diff --git a/el2_dec.anno.json b/el2_dec.anno.json index 4a203e13..1cae36fa 100644 --- a/el2_dec.anno.json +++ b/el2_dec.anno.json @@ -1,99 +1,59 @@ [ { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs1_en_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_predict_index_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_index" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_flush_path_r", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_sll", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_tlu_exu_dec_tlu_flush_path_r", "sources":[ "~el2_dec|el2_dec>io_rst_vec", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_nmi_vec", "~el2_dec|el2_dec>io_lsu_fir_addr", "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_exu_npc_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_npc_r", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_exc_type", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_lsu_p_bits_half", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_debug_wdata_rs1_d", - "sources":[ - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_valid" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_predict_nt", - "sources":[ - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_bits_way", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_way", "sources":[ "~el2_dec|el2_dec>io_exu_i0_br_way_r" ] @@ -104,388 +64,390 @@ "sources":[ "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_pred_correct_npc_x", - "sources":[ - "~el2_dec|el2_dec>io_exu_i0_pc_x" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_unsign", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_lxor", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_way", - "sources":[ - "~el2_dec|el2_dec>io_i0_brp_bits_way" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs2_bypass_data_d", - "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_data", - "~el2_dec|el2_dec>io_lsu_result_m", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_flush_lower_r", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", "sources":[ "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_sra", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_pred_correct_npc_x", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_dec_exu_dec_alu_exu_i0_pc_x" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_div_cancel", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", "sources":[ - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs1_bypass_data_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_select_pc_d", "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_data", - "~el2_dec|el2_dec>io_lsu_result_m", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_div_p_valid", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_sra", "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_div_div_p_valid", + "sources":[ + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_pja", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_srl", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_decode_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_bge", "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_lsu_p_bits_load", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_lsu_p_bits_by", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", + "sources":[ + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "sources":[ + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_alu_dec_i0_alu_decode_d", + "sources":[ + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_flush_noredir_r", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_blt", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_predict_nt", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_lsu_p_bits_unsign", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_dbg_cmd_fail", "sources":[ - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_pcall", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_lor", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec|el2_dec>io_lsu_p_bits_word", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_i0_commit_cmt", + "sink":"~el2_dec|el2_dec>io_lsu_p_bits_half", "sources":[ - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_add", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { @@ -497,485 +459,9 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_jal", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_hist", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_bne", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_div_p_bits_unsign", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_sll", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_immed_d", - "sources":[ - "~el2_dec|el2_dec>io_core_id", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_br_start_error", - "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_ifu_i0_valid", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_br_immed_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_pc4", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_pc_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_pc" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_hist", - "sources":[ - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_lsu_p_bits_load", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_flush_leak_one_r", - "sources":[ - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs2_bypass_en_d", - "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_flush_err_r", - "sources":[ - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_lsu_p_bits_store_data_bypass_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs1_bypass_en_d", - "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_beq", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_lsu_offset_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_alu_decode_d", - "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_lsu_p_bits_unsign", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_csr_write", - "sources":[ - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_ctl_en", - "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_select_pc_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_hist_r" ] }, { @@ -985,276 +471,338 @@ "~el2_dec|el2_dec>io_lsu_load_stall_any", "~el2_dec|el2_dec>io_dma_dccm_stall_any", "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_valid", - "sources":[ - "~el2_dec|el2_dec>io_exu_i0_br_valid_r", - "~el2_dec|el2_dec>io_exu_i0_br_mp_r", - "~el2_dec|el2_dec>io_exu_pmu_i0_br_ataken" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec|el2_dec>io_lsu_p_bits_load_ldst_bypass_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_csr_ren_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_valid", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_slt", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_bits_br_start_error", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_data_en", "sources":[ - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r" + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_bge", + "sink":"~el2_dec|el2_dec>io_lsu_p_bits_store_data_bypass_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_bits_br_error", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_ctl_en", "sources":[ - "~el2_dec|el2_dec>io_exu_i0_br_error_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_csr_imm", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_srl", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_fence_i_r", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_dec_tlu_fence_i_wb", "sources":[ "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_rs2_en_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_alu_dec_csr_ren_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_sub", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pja", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_slt", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_lor", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_predict_index_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pc4", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_bp_index" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_valid", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_valid", "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_valid_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_mp_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_pmu_i0_br_ataken" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_ib_exu_dec_debug_wdata_rs1_d", + "sources":[ + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_valid" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_mul_p_bits_low", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_lsu_result_corr_r" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { @@ -1262,429 +810,881 @@ "sink":"~el2_dec|el2_dec>io_dec_lsu_valid_raw_d", "sources":[ "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_lsu_p_bits_by", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_alu_dec_i0_br_immed_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_mul_p_valid", + "sink":"~el2_dec|el2_dec>io_dec_exu_gpr_exu_gpr_i0_rs1_d", "sources":[ - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_add", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "sources":[ + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_mpc_reset_run_req", "~el2_dec|el2_dec>io_lsu_fastint_stall_any", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec|el2_dec>io_lsu_fir_error", "~el2_dec|el2_dec>io_mhwakeup", "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", "~el2_dec|el2_dec>io_lsu_result_corr_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_div_p_bits_rem", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs1_bypass_en_d", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_predict_btag_d", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pret", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_bp_btag" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_predict_t", - "sources":[ - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_prett", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs1_bypass_data_d", "sources":[ - "~el2_dec|el2_dec>io_i0_brp_bits_prett" + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data", + "~el2_dec|el2_dec>io_lsu_result_m", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_unsign", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_beq", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_start_error", + "sources":[ + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_error", + "sources":[ + "~el2_dec|el2_dec>io_lsu_load_stall_any", + "~el2_dec|el2_dec>io_dma_dccm_stall_any", + "~el2_dec|el2_dec>io_lsu_store_stall_any", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_div_div_p_bits_rem", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_predict_btag_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_btag" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_mul_p_valid", + "sources":[ + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m", + "~el2_dec|el2_dec>io_dbg_cmd_wrdata", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "sources":[ + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_mul_p_bits_rs2_sign", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_jal", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_hist", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_div_div_p_bits_unsign", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_way", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_way" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "sources":[ + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_middle", + "sources":[ + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_middle_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_lsu_offset_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_ib_exu_dec_i0_pc_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pcall", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs2_en_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs1_en_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_mul_p_bits_rs1_sign", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_tlu_exu_dec_tlu_flush_lower_r", + "sources":[ + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_csr_write", + "sources":[ + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs2_bypass_data_d", + "sources":[ + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data", + "~el2_dec|el2_dec>io_lsu_result_m", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_toffset", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_rs2_bypass_en_d", + "sources":[ + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid", + "~el2_dec|el2_dec>io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_immed_d", + "sources":[ + "~el2_dec|el2_dec>io_core_id", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_prett", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_prett" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_lxor", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_predict_t", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_dec_div_dec_div_cancel", + "sources":[ + "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_error_r", + "~el2_dec|el2_dec>io_dec_exu_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec|el2_dec>io_mpc_reset_run_req", + "~el2_dec|el2_dec>io_lsu_fastint_stall_any", + "~el2_dec|el2_dec>io_lsu_fir_error", + "~el2_dec|el2_dec>io_mhwakeup", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec|el2_dec>io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec|el2_dec>io_dbg_halt_req", + "~el2_dec|el2_dec>io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle", + "~el2_dec|el2_dec>io_lsu_idle_any", + "~el2_dec|el2_dec>io_lsu_result_corr_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_land", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_csr_imm", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec|el2_dec>io_lsu_p_bits_store", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_toffset", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_bne", "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_ap_sub", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", + "~el2_dec|el2_dec>io_dbg_cmd_valid", + "~el2_dec|el2_dec>io_dbg_cmd_type", + "~el2_dec|el2_dec>io_dbg_cmd_addr", + "~el2_dec|el2_dec>io_dbg_cmd_write", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_valid", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset", + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_decode_exu_i0_predict_fghr_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_fghr" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec|el2_dec>io_dec_exu_gpr_exu_gpr_i0_rs2_d", + "sources":[ + "~el2_dec|el2_dec>io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr", "~el2_dec|el2_dec>io_dbg_cmd_valid", "~el2_dec|el2_dec>io_dbg_cmd_type", "~el2_dec|el2_dec>io_dbg_cmd_addr", "~el2_dec|el2_dec>io_dbg_cmd_write" ] }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_gpr_i0_rs2_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_blt", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_ap_land", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_mul_p_bits_rs2_sign", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_i0_predict_fghr_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_bp_fghr" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_br_error", - "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_ifu_i0_valid", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_gpr_i0_rs1_d", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_dbg_cmd_fail", - "sources":[ - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_bits_hist", - "sources":[ - "~el2_dec|el2_dec>io_exu_i0_br_hist_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_data_en", - "sources":[ - "~el2_dec|el2_dec>io_lsu_load_stall_any", - "~el2_dec|el2_dec>io_dma_dccm_stall_any", - "~el2_dec|el2_dec>io_lsu_store_stall_any", - "~el2_dec|el2_dec>io_lsu_nonblock_load_valid_m", - "~el2_dec|el2_dec>io_dbg_cmd_wrdata", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_valid", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_error", - "~el2_dec|el2_dec>io_lsu_nonblock_load_data_tag", - "~el2_dec|el2_dec>io_ifu_i0_valid", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_mpc_reset_run_req", - "~el2_dec|el2_dec>io_lsu_fastint_stall_any", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec|el2_dec>io_exu_i0_br_error_r", - "~el2_dec|el2_dec>io_exu_i0_br_start_error_r", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec|el2_dec>io_lsu_fir_error", - "~el2_dec|el2_dec>io_mhwakeup", - "~el2_dec|el2_dec>io_lsu_error_pkt_r_valid", - "~el2_dec|el2_dec>io_lsu_imprecise_error_load_any", - "~el2_dec|el2_dec>io_lsu_imprecise_error_store_any", - "~el2_dec|el2_dec>io_dbg_halt_req", - "~el2_dec|el2_dec>io_ifu_miss_state_idle", - "~el2_dec|el2_dec>io_lsu_idle_any", - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist", - "~el2_dec|el2_dec>io_lsu_result_corr_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_mul_p_bits_low", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_pc4", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_pc4" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_mul_p_bits_rs1_sign", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_i0_predict_p_d_bits_pret", - "sources":[ - "~el2_dec|el2_dec>io_ifu_i0_icaf", - "~el2_dec|el2_dec>io_ifu_i0_dbecc", - "~el2_dec|el2_dec>io_ifu_i0_instr", - "~el2_dec|el2_dec>io_dbg_cmd_valid", - "~el2_dec|el2_dec>io_dbg_cmd_type", - "~el2_dec|el2_dec>io_dbg_cmd_addr", - "~el2_dec|el2_dec>io_dbg_cmd_write", - "~el2_dec|el2_dec>io_i0_brp_bits_br_start_error", - "~el2_dec|el2_dec>io_i0_brp_bits_br_error", - "~el2_dec|el2_dec>io_i0_brp_bits_ret", - "~el2_dec|el2_dec>io_i0_brp_valid", - "~el2_dec|el2_dec>io_i0_brp_bits_toffset", - "~el2_dec|el2_dec>io_i0_brp_bits_hist" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec|el2_dec>io_dec_tlu_br0_r_pkt_bits_middle", - "sources":[ - "~el2_dec|el2_dec>io_exu_i0_br_middle_r" - ] - }, { "class":"firrtl.EmitCircuitAnnotation", "emitter":"firrtl.VerilogEmitter" diff --git a/el2_dec.fir b/el2_dec.fir index 4721a200..b3805e33 100644 --- a/el2_dec.fir +++ b/el2_dec.fir @@ -3,52 +3,52 @@ circuit el2_dec : module el2_dec_ib_ctl : input clock : Clock input reset : Reset - output io : {flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_addr : UInt<32>, flip i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, flip ifu_i0_bp_index : UInt<8>, flip ifu_i0_bp_fghr : UInt<8>, flip ifu_i0_bp_btag : UInt<5>, flip ifu_i0_pc4 : UInt<1>, flip ifu_i0_valid : UInt<1>, flip ifu_i0_icaf : UInt<1>, flip ifu_i0_icaf_type : UInt<2>, flip ifu_i0_icaf_f1 : UInt<1>, flip ifu_i0_dbecc : UInt<1>, flip ifu_i0_instr : UInt<32>, flip ifu_i0_pc : UInt<31>, dec_ib0_valid_d : UInt<1>, dec_i0_icaf_type_d : UInt<2>, dec_i0_instr_d : UInt<32>, dec_i0_pc_d : UInt<31>, dec_i0_pc4_d : UInt<1>, dec_i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, dec_i0_bp_index : UInt<8>, dec_i0_bp_fghr : UInt<8>, dec_i0_bp_btag : UInt<5>, dec_i0_icaf_d : UInt<1>, dec_i0_icaf_f1_d : UInt<1>, dec_i0_dbecc_d : UInt<1>, dec_debug_wdata_rs1_d : UInt<1>, dec_debug_fence_d : UInt<1>} + output io : {flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_addr : UInt<32>, flip ifu_ib : {ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, ifu_i0_valid : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}}, flip ib_exu : {flip dec_i0_pc_d : UInt<31>, flip dec_debug_wdata_rs1_d : UInt<1>}, dec_ib0_valid_d : UInt<1>, dec_i0_icaf_type_d : UInt<2>, dec_i0_instr_d : UInt<32>, dec_i0_pc4_d : UInt<1>, dec_i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, dec_i0_bp_index : UInt<8>, dec_i0_bp_fghr : UInt<8>, dec_i0_bp_btag : UInt<5>, dec_i0_icaf_d : UInt<1>, dec_i0_icaf_f1_d : UInt<1>, dec_i0_dbecc_d : UInt<1>, dec_debug_fence_d : UInt<1>} - io.dec_i0_icaf_f1_d <= io.ifu_i0_icaf_f1 @[el2_dec_ib_ctl.scala 8:31] - io.dec_i0_dbecc_d <= io.ifu_i0_dbecc @[el2_dec_ib_ctl.scala 9:31] - io.dec_i0_icaf_d <= io.ifu_i0_icaf @[el2_dec_ib_ctl.scala 10:31] - io.dec_i0_pc_d <= io.ifu_i0_pc @[el2_dec_ib_ctl.scala 11:31] - io.dec_i0_pc4_d <= io.ifu_i0_pc4 @[el2_dec_ib_ctl.scala 12:31] - io.dec_i0_icaf_type_d <= io.ifu_i0_icaf_type @[el2_dec_ib_ctl.scala 13:31] - io.dec_i0_brp.bits.ret <= io.i0_brp.bits.ret @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.way <= io.i0_brp.bits.way @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.prett <= io.i0_brp.bits.prett @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.bank <= io.i0_brp.bits.bank @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.br_start_error <= io.i0_brp.bits.br_start_error @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.br_error <= io.i0_brp.bits.br_error @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.hist <= io.i0_brp.bits.hist @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.bits.toffset <= io.i0_brp.bits.toffset @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_brp.valid <= io.i0_brp.valid @[el2_dec_ib_ctl.scala 14:31] - io.dec_i0_bp_index <= io.ifu_i0_bp_index @[el2_dec_ib_ctl.scala 15:31] - io.dec_i0_bp_fghr <= io.ifu_i0_bp_fghr @[el2_dec_ib_ctl.scala 16:31] - io.dec_i0_bp_btag <= io.ifu_i0_bp_btag @[el2_dec_ib_ctl.scala 17:31] - node _T = neq(io.dbg_cmd_type, UInt<2>("h02")) @[el2_dec_ib_ctl.scala 31:60] - node debug_valid = and(io.dbg_cmd_valid, _T) @[el2_dec_ib_ctl.scala 31:41] - node _T_1 = eq(io.dbg_cmd_write, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 32:38] - node debug_read = and(debug_valid, _T_1) @[el2_dec_ib_ctl.scala 32:36] - node debug_write = and(debug_valid, io.dbg_cmd_write) @[el2_dec_ib_ctl.scala 33:36] - node _T_2 = eq(io.dbg_cmd_type, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 35:55] - node debug_read_gpr = and(debug_read, _T_2) @[el2_dec_ib_ctl.scala 35:37] - node _T_3 = eq(io.dbg_cmd_type, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 36:55] - node debug_write_gpr = and(debug_write, _T_3) @[el2_dec_ib_ctl.scala 36:37] - node _T_4 = eq(io.dbg_cmd_type, UInt<1>("h01")) @[el2_dec_ib_ctl.scala 37:55] - node debug_read_csr = and(debug_read, _T_4) @[el2_dec_ib_ctl.scala 37:37] - node _T_5 = eq(io.dbg_cmd_type, UInt<1>("h01")) @[el2_dec_ib_ctl.scala 38:55] - node debug_write_csr = and(debug_write, _T_5) @[el2_dec_ib_ctl.scala 38:37] - node dreg = bits(io.dbg_cmd_addr, 4, 0) @[el2_dec_ib_ctl.scala 40:40] - node dcsr = bits(io.dbg_cmd_addr, 11, 0) @[el2_dec_ib_ctl.scala 41:40] - node _T_6 = bits(debug_read_gpr, 0, 0) @[el2_dec_ib_ctl.scala 44:20] + io.dec_i0_icaf_f1_d <= io.ifu_ib.ifu_i0_icaf_f1 @[el2_dec_ib_ctl.scala 10:31] + io.dec_i0_dbecc_d <= io.ifu_ib.ifu_i0_dbecc @[el2_dec_ib_ctl.scala 11:31] + io.dec_i0_icaf_d <= io.ifu_ib.ifu_i0_icaf @[el2_dec_ib_ctl.scala 12:31] + io.ib_exu.dec_i0_pc_d <= io.ifu_ib.ifu_i0_pc @[el2_dec_ib_ctl.scala 13:38] + io.dec_i0_pc4_d <= io.ifu_ib.ifu_i0_pc4 @[el2_dec_ib_ctl.scala 14:31] + io.dec_i0_icaf_type_d <= io.ifu_ib.ifu_i0_icaf_type @[el2_dec_ib_ctl.scala 15:31] + io.dec_i0_brp.bits.ret <= io.ifu_ib.i0_brp.bits.ret @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.way <= io.ifu_ib.i0_brp.bits.way @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.prett <= io.ifu_ib.i0_brp.bits.prett @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.bank <= io.ifu_ib.i0_brp.bits.bank @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.br_start_error <= io.ifu_ib.i0_brp.bits.br_start_error @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.br_error <= io.ifu_ib.i0_brp.bits.br_error @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.hist <= io.ifu_ib.i0_brp.bits.hist @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.bits.toffset <= io.ifu_ib.i0_brp.bits.toffset @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_brp.valid <= io.ifu_ib.i0_brp.valid @[el2_dec_ib_ctl.scala 16:31] + io.dec_i0_bp_index <= io.ifu_ib.ifu_i0_bp_index @[el2_dec_ib_ctl.scala 17:31] + io.dec_i0_bp_fghr <= io.ifu_ib.ifu_i0_bp_fghr @[el2_dec_ib_ctl.scala 18:31] + io.dec_i0_bp_btag <= io.ifu_ib.ifu_i0_bp_btag @[el2_dec_ib_ctl.scala 19:31] + node _T = neq(io.dbg_cmd_type, UInt<2>("h02")) @[el2_dec_ib_ctl.scala 33:60] + node debug_valid = and(io.dbg_cmd_valid, _T) @[el2_dec_ib_ctl.scala 33:41] + node _T_1 = eq(io.dbg_cmd_write, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 34:38] + node debug_read = and(debug_valid, _T_1) @[el2_dec_ib_ctl.scala 34:36] + node debug_write = and(debug_valid, io.dbg_cmd_write) @[el2_dec_ib_ctl.scala 35:36] + node _T_2 = eq(io.dbg_cmd_type, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 37:55] + node debug_read_gpr = and(debug_read, _T_2) @[el2_dec_ib_ctl.scala 37:37] + node _T_3 = eq(io.dbg_cmd_type, UInt<1>("h00")) @[el2_dec_ib_ctl.scala 38:55] + node debug_write_gpr = and(debug_write, _T_3) @[el2_dec_ib_ctl.scala 38:37] + node _T_4 = eq(io.dbg_cmd_type, UInt<1>("h01")) @[el2_dec_ib_ctl.scala 39:55] + node debug_read_csr = and(debug_read, _T_4) @[el2_dec_ib_ctl.scala 39:37] + node _T_5 = eq(io.dbg_cmd_type, UInt<1>("h01")) @[el2_dec_ib_ctl.scala 40:55] + node debug_write_csr = and(debug_write, _T_5) @[el2_dec_ib_ctl.scala 40:37] + node dreg = bits(io.dbg_cmd_addr, 4, 0) @[el2_dec_ib_ctl.scala 42:40] + node dcsr = bits(io.dbg_cmd_addr, 11, 0) @[el2_dec_ib_ctl.scala 43:40] + node _T_6 = bits(debug_read_gpr, 0, 0) @[el2_dec_ib_ctl.scala 46:34] node _T_7 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] node _T_8 = cat(_T_7, dreg) @[Cat.scala 29:58] node _T_9 = cat(_T_8, UInt<15>("h06033")) @[Cat.scala 29:58] - node _T_10 = bits(debug_write_gpr, 0, 0) @[el2_dec_ib_ctl.scala 45:21] - node _T_11 = cat(UInt<3>("h06"), dreg) @[Cat.scala 29:58] - node _T_12 = cat(_T_11, UInt<6>("h033")) @[Cat.scala 29:58] - node _T_13 = bits(debug_read_csr, 0, 0) @[el2_dec_ib_ctl.scala 46:20] - node _T_14 = cat(dcsr, UInt<14>("h02073")) @[Cat.scala 29:58] - node _T_15 = bits(debug_write_csr, 0, 0) @[el2_dec_ib_ctl.scala 47:21] - node _T_16 = cat(dcsr, UInt<13>("h01073")) @[Cat.scala 29:58] + node _T_10 = bits(debug_write_gpr, 0, 0) @[el2_dec_ib_ctl.scala 47:41] + node _T_11 = cat(UInt<20>("h06"), dreg) @[Cat.scala 29:58] + node _T_12 = cat(_T_11, UInt<7>("h033")) @[Cat.scala 29:58] + node _T_13 = bits(debug_read_csr, 0, 0) @[el2_dec_ib_ctl.scala 48:40] + node _T_14 = cat(dcsr, UInt<20>("h02073")) @[Cat.scala 29:58] + node _T_15 = bits(debug_write_csr, 0, 0) @[el2_dec_ib_ctl.scala 49:41] + node _T_16 = cat(dcsr, UInt<20>("h01073")) @[Cat.scala 29:58] node _T_17 = mux(_T_6, _T_9, UInt<1>("h00")) @[Mux.scala 27:72] node _T_18 = mux(_T_10, _T_12, UInt<1>("h00")) @[Mux.scala 27:72] node _T_19 = mux(_T_13, _T_14, UInt<1>("h00")) @[Mux.scala 27:72] @@ -58,16 +58,16 @@ circuit el2_dec : node _T_23 = or(_T_22, _T_20) @[Mux.scala 27:72] wire ib0_debug_in : UInt<32> @[Mux.scala 27:72] ib0_debug_in <= _T_23 @[Mux.scala 27:72] - node _T_24 = or(debug_write_gpr, debug_write_csr) @[el2_dec_ib_ctl.scala 51:47] - io.dec_debug_wdata_rs1_d <= _T_24 @[el2_dec_ib_ctl.scala 51:28] - node _T_25 = eq(dcsr, UInt<11>("h07c4")) @[el2_dec_ib_ctl.scala 54:51] - node _T_26 = and(debug_write_csr, _T_25) @[el2_dec_ib_ctl.scala 54:43] - io.dec_debug_fence_d <= _T_26 @[el2_dec_ib_ctl.scala 54:24] - node _T_27 = or(io.ifu_i0_valid, debug_valid) @[el2_dec_ib_ctl.scala 56:41] - io.dec_ib0_valid_d <= _T_27 @[el2_dec_ib_ctl.scala 56:22] - node _T_28 = bits(debug_valid, 0, 0) @[el2_dec_ib_ctl.scala 57:41] - node _T_29 = mux(_T_28, ib0_debug_in, io.ifu_i0_instr) @[el2_dec_ib_ctl.scala 57:28] - io.dec_i0_instr_d <= _T_29 @[el2_dec_ib_ctl.scala 57:22] + node _T_24 = or(debug_write_gpr, debug_write_csr) @[el2_dec_ib_ctl.scala 53:54] + io.ib_exu.dec_debug_wdata_rs1_d <= _T_24 @[el2_dec_ib_ctl.scala 53:35] + node _T_25 = eq(dcsr, UInt<11>("h07c4")) @[el2_dec_ib_ctl.scala 56:51] + node _T_26 = and(debug_write_csr, _T_25) @[el2_dec_ib_ctl.scala 56:43] + io.dec_debug_fence_d <= _T_26 @[el2_dec_ib_ctl.scala 56:24] + node _T_27 = or(io.ifu_ib.ifu_i0_valid, debug_valid) @[el2_dec_ib_ctl.scala 58:48] + io.dec_ib0_valid_d <= _T_27 @[el2_dec_ib_ctl.scala 58:22] + node _T_28 = bits(debug_valid, 0, 0) @[el2_dec_ib_ctl.scala 59:41] + node _T_29 = mux(_T_28, ib0_debug_in, io.ifu_ib.ifu_i0_instr) @[el2_dec_ib_ctl.scala 59:28] + io.dec_i0_instr_d <= _T_29 @[el2_dec_ib_ctl.scala 59:22] extmodule gated_latch : output Q : Clock @@ -2576,81 +2576,81 @@ circuit el2_dec : module el2_dec_decode_ctl : input clock : Clock input reset : AsyncReset - output io : {flip dec_tlu_flush_extint : UInt<1>, flip dec_tlu_force_halt : UInt<1>, dec_extint_stall : UInt<1>, flip ifu_i0_cinst : UInt<16>, dec_i0_inst_wb1 : UInt<32>, dec_i0_pc_wb1 : UInt<31>, flip lsu_nonblock_load_valid_m : UInt<1>, flip lsu_nonblock_load_tag_m : UInt<2>, flip lsu_nonblock_load_inv_r : UInt<1>, flip lsu_nonblock_load_inv_tag_r : UInt<2>, flip lsu_nonblock_load_data_valid : UInt<1>, flip lsu_nonblock_load_data_error : UInt<1>, flip lsu_nonblock_load_data_tag : UInt<2>, flip lsu_nonblock_load_data : UInt<32>, flip dec_i0_trigger_match_d : UInt<4>, flip dec_tlu_wr_pause_r : UInt<1>, flip dec_tlu_pipelining_disable : UInt<1>, flip lsu_trigger_match_m : UInt<4>, flip lsu_pmu_misaligned_m : UInt<1>, flip dec_tlu_debug_stall : UInt<1>, flip dec_tlu_flush_leak_one_r : UInt<1>, flip dec_debug_fence_d : UInt<1>, flip dbg_cmd_wrdata : UInt<2>, flip dec_i0_icaf_d : UInt<1>, flip dec_i0_icaf_f1_d : UInt<1>, flip dec_i0_icaf_type_d : UInt<2>, flip dec_i0_dbecc_d : UInt<1>, flip dec_i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, flip dec_i0_bp_index : UInt<8>, flip dec_i0_bp_fghr : UInt<8>, flip dec_i0_bp_btag : UInt<5>, flip dec_i0_pc_d : UInt<31>, flip lsu_idle_any : UInt<1>, flip lsu_load_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip exu_div_wren : UInt<1>, flip dec_tlu_i0_kill_writeb_wb : UInt<1>, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_pause_r : UInt<1>, flip dec_tlu_presync_d : UInt<1>, flip dec_tlu_postsync_d : UInt<1>, flip dec_i0_pc4_d : UInt<1>, flip dec_csr_rddata_d : UInt<32>, flip dec_csr_legal_d : UInt<1>, flip exu_csr_rs1_x : UInt<32>, flip lsu_result_m : UInt<32>, flip lsu_result_corr_r : UInt<32>, flip exu_flush_final : UInt<1>, flip exu_i0_pc_x : UInt<31>, flip dec_i0_instr_d : UInt<32>, flip dec_ib0_valid_d : UInt<1>, flip exu_i0_result_x : UInt<32>, flip free_clk : Clock, flip active_clk : Clock, flip clk_override : UInt<1>, dec_i0_rs1_en_d : UInt<1>, dec_i0_rs2_en_d : UInt<1>, dec_i0_rs1_d : UInt<5>, dec_i0_rs2_d : UInt<5>, dec_i0_immed_d : UInt<32>, dec_i0_br_immed_d : UInt<12>, i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, dec_i0_decode_d : UInt<1>, dec_i0_alu_decode_d : UInt<1>, dec_i0_rs1_bypass_data_d : UInt<32>, dec_i0_rs2_bypass_data_d : UInt<32>, dec_i0_waddr_r : UInt<5>, dec_i0_wen_r : UInt<1>, dec_i0_wdata_r : UInt<32>, dec_i0_select_pc_d : UInt<1>, dec_i0_rs1_bypass_en_d : UInt<2>, dec_i0_rs2_bypass_en_d : UInt<2>, lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, div_waddr_wb : UInt<5>, dec_div_cancel : UInt<1>, dec_lsu_valid_raw_d : UInt<1>, dec_lsu_offset_d : UInt<12>, dec_csr_ren_d : UInt<1>, dec_csr_wen_unq_d : UInt<1>, dec_csr_any_unq_d : UInt<1>, dec_csr_rdaddr_d : UInt<12>, dec_csr_wen_r : UInt<1>, dec_csr_wraddr_r : UInt<12>, dec_csr_wrdata_r : UInt<32>, dec_csr_stall_int_ff : UInt<1>, dec_tlu_i0_valid_r : UInt<1>, dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, dec_tlu_i0_pc_r : UInt<31>, dec_illegal_inst : UInt<32>, pred_correct_npc_x : UInt<31>, dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, i0_predict_fghr_d : UInt<8>, i0_predict_index_d : UInt<8>, i0_predict_btag_d : UInt<5>, dec_data_en : UInt<2>, dec_ctl_en : UInt<2>, dec_pmu_instr_decoded : UInt<1>, dec_pmu_decode_stall : UInt<1>, dec_pmu_presync_stall : UInt<1>, dec_pmu_postsync_stall : UInt<1>, dec_nonblock_load_wen : UInt<1>, dec_nonblock_load_waddr : UInt<5>, dec_pause_state : UInt<1>, dec_pause_state_cg : UInt<1>, dec_div_active : UInt<1>, flip scan_mode : UInt<1>} + output io : {flip decode_exu : {flip dec_data_en : UInt<2>, flip dec_ctl_en : UInt<2>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip i0_predict_fghr_d : UInt<8>, flip i0_predict_index_d : UInt<8>, flip i0_predict_btag_d : UInt<5>, flip dec_i0_rs1_en_d : UInt<1>, flip dec_i0_rs2_en_d : UInt<1>, flip dec_i0_immed_d : UInt<32>, flip dec_i0_rs1_bypass_data_d : UInt<32>, flip dec_i0_rs2_bypass_data_d : UInt<32>, flip dec_i0_select_pc_d : UInt<1>, flip dec_i0_rs1_bypass_en_d : UInt<2>, flip dec_i0_rs2_bypass_en_d : UInt<2>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip pred_correct_npc_x : UInt<31>, flip dec_extint_stall : UInt<1>, exu_i0_result_x : UInt<32>, exu_csr_rs1_x : UInt<32>}, flip dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_flush_final : UInt<1>, exu_i0_pc_x : UInt<31>}, flip dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>}, flip dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip dec_tlu_flush_extint : UInt<1>, flip dec_tlu_force_halt : UInt<1>, dec_i0_inst_wb1 : UInt<32>, dec_i0_pc_wb1 : UInt<31>, flip dec_i0_trigger_match_d : UInt<4>, flip dec_tlu_wr_pause_r : UInt<1>, flip dec_tlu_pipelining_disable : UInt<1>, flip lsu_trigger_match_m : UInt<4>, flip lsu_pmu_misaligned_m : UInt<1>, flip dec_tlu_debug_stall : UInt<1>, flip dec_tlu_flush_leak_one_r : UInt<1>, flip dec_debug_fence_d : UInt<1>, flip dbg_cmd_wrdata : UInt<2>, flip dec_i0_icaf_d : UInt<1>, flip dec_i0_icaf_f1_d : UInt<1>, flip dec_i0_icaf_type_d : UInt<2>, flip dec_i0_dbecc_d : UInt<1>, flip dec_i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, flip dec_i0_bp_index : UInt<8>, flip dec_i0_bp_fghr : UInt<8>, flip dec_i0_bp_btag : UInt<5>, flip dec_i0_pc_d : UInt<31>, flip lsu_idle_any : UInt<1>, flip lsu_load_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip exu_div_wren : UInt<1>, flip dec_tlu_i0_kill_writeb_wb : UInt<1>, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_pause_r : UInt<1>, flip dec_tlu_presync_d : UInt<1>, flip dec_tlu_postsync_d : UInt<1>, flip dec_i0_pc4_d : UInt<1>, flip dec_csr_rddata_d : UInt<32>, flip dec_csr_legal_d : UInt<1>, flip lsu_result_m : UInt<32>, flip lsu_result_corr_r : UInt<32>, flip dec_i0_instr_d : UInt<32>, flip dec_ib0_valid_d : UInt<1>, flip free_clk : Clock, flip active_clk : Clock, flip clk_override : UInt<1>, dec_i0_rs1_d : UInt<5>, dec_i0_rs2_d : UInt<5>, dec_i0_waddr_r : UInt<5>, dec_i0_wen_r : UInt<1>, dec_i0_wdata_r : UInt<32>, lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, div_waddr_wb : UInt<5>, dec_lsu_valid_raw_d : UInt<1>, dec_lsu_offset_d : UInt<12>, dec_csr_wen_unq_d : UInt<1>, dec_csr_any_unq_d : UInt<1>, dec_csr_rdaddr_d : UInt<12>, dec_csr_wen_r : UInt<1>, dec_csr_wraddr_r : UInt<12>, dec_csr_wrdata_r : UInt<32>, dec_csr_stall_int_ff : UInt<1>, dec_tlu_i0_valid_r : UInt<1>, dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, dec_tlu_i0_pc_r : UInt<31>, dec_illegal_inst : UInt<32>, dec_pmu_instr_decoded : UInt<1>, dec_pmu_decode_stall : UInt<1>, dec_pmu_presync_stall : UInt<1>, dec_pmu_postsync_stall : UInt<1>, dec_nonblock_load_wen : UInt<1>, dec_nonblock_load_waddr : UInt<5>, dec_pause_state : UInt<1>, dec_pause_state_cg : UInt<1>, dec_div_active : UInt<1>, flip scan_mode : UInt<1>, flip dec_aln : {flip dec_i0_decode_d : UInt<1>, ifu_i0_cinst : UInt<16>}} - wire _T : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}} @[el2_dec_decode_ctl.scala 126:27] - _T.bits.bfp <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32c_w <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32c_h <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32c_b <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32_w <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32_h <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.crc32_b <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.unshfl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.shfl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.grev <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.clmulr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.clmulh <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.clmul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.bdep <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.bext <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.low <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.rs2_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.bits.rs1_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - _T.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 126:27] - io.mul_p.bits.bfp <= _T.bits.bfp @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32c_w <= _T.bits.crc32c_w @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32c_h <= _T.bits.crc32c_h @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32c_b <= _T.bits.crc32c_b @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32_w <= _T.bits.crc32_w @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32_h <= _T.bits.crc32_h @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.crc32_b <= _T.bits.crc32_b @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.unshfl <= _T.bits.unshfl @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.shfl <= _T.bits.shfl @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.grev <= _T.bits.grev @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.clmulr <= _T.bits.clmulr @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.clmulh <= _T.bits.clmulh @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.clmul <= _T.bits.clmul @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.bdep <= _T.bits.bdep @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.bext <= _T.bits.bext @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.low <= _T.bits.low @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.rs2_sign <= _T.bits.rs2_sign @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.bits.rs1_sign <= _T.bits.rs1_sign @[el2_dec_decode_ctl.scala 126:12] - io.mul_p.valid <= _T.valid @[el2_dec_decode_ctl.scala 126:12] + wire _T : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}} @[el2_dec_decode_ctl.scala 136:38] + _T.bits.bfp <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32c_w <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32c_h <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32c_b <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32_w <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32_h <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.crc32_b <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.unshfl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.shfl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.grev <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.clmulr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.clmulh <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.clmul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.bdep <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.bext <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.low <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.rs2_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.bits.rs1_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + _T.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 136:38] + io.decode_exu.mul_p.bits.bfp <= _T.bits.bfp @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32c_w <= _T.bits.crc32c_w @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32c_h <= _T.bits.crc32c_h @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32c_b <= _T.bits.crc32c_b @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32_w <= _T.bits.crc32_w @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32_h <= _T.bits.crc32_h @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.crc32_b <= _T.bits.crc32_b @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.unshfl <= _T.bits.unshfl @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.shfl <= _T.bits.shfl @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.grev <= _T.bits.grev @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.clmulr <= _T.bits.clmulr @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.clmulh <= _T.bits.clmulh @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.clmul <= _T.bits.clmul @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.bdep <= _T.bits.bdep @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.bext <= _T.bits.bext @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.low <= _T.bits.low @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.rs2_sign <= _T.bits.rs2_sign @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.bits.rs1_sign <= _T.bits.rs1_sign @[el2_dec_decode_ctl.scala 136:23] + io.decode_exu.mul_p.valid <= _T.valid @[el2_dec_decode_ctl.scala 136:23] wire leak1_i1_stall_in : UInt<1> leak1_i1_stall_in <= UInt<1>("h00") wire leak1_i0_stall_in : UInt<1> leak1_i0_stall_in <= UInt<1>("h00") - wire i0r : {rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>} @[el2_dec_decode_ctl.scala 130:17] - wire d_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 131:17] - wire x_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 132:17] - wire x_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 133:20] - wire r_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 134:17] - wire r_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 135:23] - wire d_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 136:17] - wire x_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 137:17] - wire r_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 138:17] - wire r_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 139:20] - wire wbd : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 140:17] - wire i0_d_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 141:20] - wire i0_rs1_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 142:28] - wire i0_rs2_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 143:28] + wire i0r : {rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>} @[el2_dec_decode_ctl.scala 140:17] + wire d_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 141:17] + wire x_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 142:17] + wire x_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 143:20] + wire r_t : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 144:17] + wire r_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 145:23] + wire d_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 146:17] + wire x_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 147:17] + wire r_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 148:17] + wire r_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 149:20] + wire wbd : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 150:17] + wire i0_d_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 151:20] + wire i0_rs1_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 152:28] + wire i0_rs2_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 153:28] wire i0_rs1_depth_d : UInt<2> i0_rs1_depth_d <= UInt<1>("h00") wire i0_rs2_depth_d : UInt<2> i0_rs2_depth_d <= UInt<1>("h00") wire cam_wen : UInt<4> cam_wen <= UInt<1>("h00") - wire cam : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 147:17] + wire cam : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 157:17] wire cam_write : UInt<1> cam_write <= UInt<1>("h00") - wire cam_inv_reset_val : UInt<1>[4] @[el2_dec_decode_ctl.scala 149:29] - wire cam_data_reset_val : UInt<1>[4] @[el2_dec_decode_ctl.scala 150:30] - wire nonblock_load_write : UInt<1>[4] @[el2_dec_decode_ctl.scala 151:31] - wire cam_raw : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 152:20] - wire cam_in : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 153:20] - wire i0_dp : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 155:18] - wire i0_dp_raw : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 156:22] + wire cam_inv_reset_val : UInt<1>[4] @[el2_dec_decode_ctl.scala 159:29] + wire cam_data_reset_val : UInt<1>[4] @[el2_dec_decode_ctl.scala 160:30] + wire nonblock_load_write : UInt<1>[4] @[el2_dec_decode_ctl.scala 161:31] + wire cam_raw : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 162:20] + wire cam_in : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[el2_dec_decode_ctl.scala 163:20] + wire i0_dp : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 165:18] + wire i0_dp_raw : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 166:22] wire i0_rs1bypass : UInt<3> i0_rs1bypass <= UInt<1>("h00") wire i0_rs2bypass : UInt<3> @@ -2753,299 +2753,299 @@ circuit el2_dec : i0_result_x <= UInt<1>("h00") wire i0_result_r : UInt<32> i0_result_r <= UInt<1>("h00") - node _T_1 = xor(io.dec_tlu_wr_pause_r, tlu_wr_pause_r1) @[el2_dec_decode_ctl.scala 211:51] - node _T_2 = xor(tlu_wr_pause_r1, tlu_wr_pause_r2) @[el2_dec_decode_ctl.scala 212:32] - node _T_3 = or(_T_1, _T_2) @[el2_dec_decode_ctl.scala 211:73] - node _T_4 = xor(io.dec_tlu_flush_extint, io.dec_extint_stall) @[el2_dec_decode_ctl.scala 213:32] - node _T_5 = or(_T_3, _T_4) @[el2_dec_decode_ctl.scala 212:56] - node _T_6 = xor(leak1_i1_stall_in, leak1_i1_stall) @[el2_dec_decode_ctl.scala 214:32] - node _T_7 = or(_T_5, _T_6) @[el2_dec_decode_ctl.scala 213:56] - node _T_8 = xor(leak1_i0_stall_in, leak1_i0_stall) @[el2_dec_decode_ctl.scala 215:32] - node _T_9 = or(_T_7, _T_8) @[el2_dec_decode_ctl.scala 214:56] - node _T_10 = xor(pause_state_in, pause_stall) @[el2_dec_decode_ctl.scala 216:32] - node _T_11 = or(_T_9, _T_10) @[el2_dec_decode_ctl.scala 215:56] - node _T_12 = xor(ps_stall_in, postsync_stall) @[el2_dec_decode_ctl.scala 217:32] - node _T_13 = or(_T_11, _T_12) @[el2_dec_decode_ctl.scala 216:56] - node _T_14 = xor(io.exu_flush_final, flush_final_r) @[el2_dec_decode_ctl.scala 218:32] - node _T_15 = or(_T_13, _T_14) @[el2_dec_decode_ctl.scala 217:56] - node _T_16 = xor(illegal_lockout_in, illegal_lockout) @[el2_dec_decode_ctl.scala 219:32] - node data_gate_en = or(_T_15, _T_16) @[el2_dec_decode_ctl.scala 218:56] - node _T_17 = bits(data_gate_en, 0, 0) @[el2_dec_decode_ctl.scala 222:56] + node _T_1 = xor(io.dec_tlu_wr_pause_r, tlu_wr_pause_r1) @[el2_dec_decode_ctl.scala 220:51] + node _T_2 = xor(tlu_wr_pause_r1, tlu_wr_pause_r2) @[el2_dec_decode_ctl.scala 221:32] + node _T_3 = or(_T_1, _T_2) @[el2_dec_decode_ctl.scala 220:73] + node _T_4 = xor(io.dec_tlu_flush_extint, io.decode_exu.dec_extint_stall) @[el2_dec_decode_ctl.scala 222:32] + node _T_5 = or(_T_3, _T_4) @[el2_dec_decode_ctl.scala 221:56] + node _T_6 = xor(leak1_i1_stall_in, leak1_i1_stall) @[el2_dec_decode_ctl.scala 223:32] + node _T_7 = or(_T_5, _T_6) @[el2_dec_decode_ctl.scala 222:67] + node _T_8 = xor(leak1_i0_stall_in, leak1_i0_stall) @[el2_dec_decode_ctl.scala 224:32] + node _T_9 = or(_T_7, _T_8) @[el2_dec_decode_ctl.scala 223:56] + node _T_10 = xor(pause_state_in, pause_stall) @[el2_dec_decode_ctl.scala 225:32] + node _T_11 = or(_T_9, _T_10) @[el2_dec_decode_ctl.scala 224:56] + node _T_12 = xor(ps_stall_in, postsync_stall) @[el2_dec_decode_ctl.scala 226:32] + node _T_13 = or(_T_11, _T_12) @[el2_dec_decode_ctl.scala 225:56] + node _T_14 = xor(io.dec_alu.exu_flush_final, flush_final_r) @[el2_dec_decode_ctl.scala 227:40] + node _T_15 = or(_T_13, _T_14) @[el2_dec_decode_ctl.scala 226:56] + node _T_16 = xor(illegal_lockout_in, illegal_lockout) @[el2_dec_decode_ctl.scala 228:32] + node data_gate_en = or(_T_15, _T_16) @[el2_dec_decode_ctl.scala 227:64] + node _T_17 = bits(data_gate_en, 0, 0) @[el2_dec_decode_ctl.scala 231:56] inst rvclkhdr of rvclkhdr @[el2_lib.scala 483:22] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr.io.en <= _T_17 @[el2_lib.scala 485:16] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_18 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 226:62] - node i0_brp_valid = and(io.dec_i0_brp.valid, _T_18) @[el2_dec_decode_ctl.scala 226:60] - io.dec_i0_predict_p_d.bits.misp <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 227:43] - io.dec_i0_predict_p_d.bits.ataken <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 228:43] - io.dec_i0_predict_p_d.bits.boffset <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 229:43] - io.dec_i0_predict_p_d.bits.pcall <= i0_pcall @[el2_dec_decode_ctl.scala 230:43] - io.dec_i0_predict_p_d.bits.pja <= i0_pja @[el2_dec_decode_ctl.scala 231:43] - io.dec_i0_predict_p_d.bits.pret <= i0_pret @[el2_dec_decode_ctl.scala 232:43] - io.dec_i0_predict_p_d.bits.prett <= io.dec_i0_brp.bits.prett @[el2_dec_decode_ctl.scala 233:43] - io.dec_i0_predict_p_d.bits.pc4 <= io.dec_i0_pc4_d @[el2_dec_decode_ctl.scala 234:43] - io.dec_i0_predict_p_d.bits.hist <= io.dec_i0_brp.bits.hist @[el2_dec_decode_ctl.scala 235:43] - node _T_19 = and(i0_brp_valid, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 236:55] - io.dec_i0_predict_p_d.valid <= _T_19 @[el2_dec_decode_ctl.scala 236:38] - node _T_20 = or(i0_dp_raw.condbr, i0_pcall_raw) @[el2_dec_decode_ctl.scala 237:75] - node _T_21 = or(_T_20, i0_pja_raw) @[el2_dec_decode_ctl.scala 237:90] - node _T_22 = or(_T_21, i0_pret_raw) @[el2_dec_decode_ctl.scala 237:103] - node _T_23 = eq(_T_22, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 237:56] - node i0_notbr_error = and(i0_brp_valid, _T_23) @[el2_dec_decode_ctl.scala 237:54] - node _T_24 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 240:72] - node _T_25 = and(i0_brp_valid, _T_24) @[el2_dec_decode_ctl.scala 240:47] - node _T_26 = neq(io.dec_i0_brp.bits.toffset, i0_br_offset) @[el2_dec_decode_ctl.scala 240:106] - node _T_27 = and(_T_25, _T_26) @[el2_dec_decode_ctl.scala 240:76] - node _T_28 = eq(i0_pret_raw, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 240:126] - node i0_br_toffset_error = and(_T_27, _T_28) @[el2_dec_decode_ctl.scala 240:124] - node _T_29 = and(i0_brp_valid, io.dec_i0_brp.bits.ret) @[el2_dec_decode_ctl.scala 241:47] - node _T_30 = eq(i0_pret_raw, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 241:74] - node i0_ret_error = and(_T_29, _T_30) @[el2_dec_decode_ctl.scala 241:72] - node _T_31 = or(io.dec_i0_brp.bits.br_error, i0_notbr_error) @[el2_dec_decode_ctl.scala 242:62] - node _T_32 = or(_T_31, i0_br_toffset_error) @[el2_dec_decode_ctl.scala 242:79] - node i0_br_error = or(_T_32, i0_ret_error) @[el2_dec_decode_ctl.scala 242:101] - node _T_33 = and(i0_br_error, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 243:72] - node _T_34 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 243:94] - node _T_35 = and(_T_33, _T_34) @[el2_dec_decode_ctl.scala 243:92] - io.dec_i0_predict_p_d.bits.br_error <= _T_35 @[el2_dec_decode_ctl.scala 243:56] - node _T_36 = and(io.dec_i0_brp.bits.br_start_error, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 244:94] - node _T_37 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 244:116] - node _T_38 = and(_T_36, _T_37) @[el2_dec_decode_ctl.scala 244:114] - io.dec_i0_predict_p_d.bits.br_start_error <= _T_38 @[el2_dec_decode_ctl.scala 244:56] - io.i0_predict_index_d <= io.dec_i0_bp_index @[el2_dec_decode_ctl.scala 245:32] - io.i0_predict_btag_d <= io.dec_i0_bp_btag @[el2_dec_decode_ctl.scala 246:32] - node _T_39 = or(i0_br_error, io.dec_i0_brp.bits.br_start_error) @[el2_dec_decode_ctl.scala 247:47] - node _T_40 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 247:86] - node i0_br_error_all = and(_T_39, _T_40) @[el2_dec_decode_ctl.scala 247:84] - io.dec_i0_predict_p_d.bits.toffset <= i0_br_offset @[el2_dec_decode_ctl.scala 248:49] - io.i0_predict_fghr_d <= io.dec_i0_bp_fghr @[el2_dec_decode_ctl.scala 249:32] - io.dec_i0_predict_p_d.bits.way <= io.dec_i0_brp.bits.way @[el2_dec_decode_ctl.scala 250:56] - node i0_icaf_d = or(io.dec_i0_icaf_d, io.dec_i0_dbecc_d) @[el2_dec_decode_ctl.scala 256:36] - i0_dp.legal <= i0_dp_raw.legal @[el2_dec_decode_ctl.scala 259:9] - i0_dp.pm_alu <= i0_dp_raw.pm_alu @[el2_dec_decode_ctl.scala 259:9] - i0_dp.fence_i <= i0_dp_raw.fence_i @[el2_dec_decode_ctl.scala 259:9] - i0_dp.fence <= i0_dp_raw.fence @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rem <= i0_dp_raw.rem @[el2_dec_decode_ctl.scala 259:9] - i0_dp.div <= i0_dp_raw.div @[el2_dec_decode_ctl.scala 259:9] - i0_dp.low <= i0_dp_raw.low @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rs2_sign <= i0_dp_raw.rs2_sign @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rs1_sign <= i0_dp_raw.rs1_sign @[el2_dec_decode_ctl.scala 259:9] - i0_dp.mul <= i0_dp_raw.mul @[el2_dec_decode_ctl.scala 259:9] - i0_dp.mret <= i0_dp_raw.mret @[el2_dec_decode_ctl.scala 259:9] - i0_dp.ecall <= i0_dp_raw.ecall @[el2_dec_decode_ctl.scala 259:9] - i0_dp.ebreak <= i0_dp_raw.ebreak @[el2_dec_decode_ctl.scala 259:9] - i0_dp.postsync <= i0_dp_raw.postsync @[el2_dec_decode_ctl.scala 259:9] - i0_dp.presync <= i0_dp_raw.presync @[el2_dec_decode_ctl.scala 259:9] - i0_dp.csr_imm <= i0_dp_raw.csr_imm @[el2_dec_decode_ctl.scala 259:9] - i0_dp.csr_write <= i0_dp_raw.csr_write @[el2_dec_decode_ctl.scala 259:9] - i0_dp.csr_set <= i0_dp_raw.csr_set @[el2_dec_decode_ctl.scala 259:9] - i0_dp.csr_clr <= i0_dp_raw.csr_clr @[el2_dec_decode_ctl.scala 259:9] - i0_dp.csr_read <= i0_dp_raw.csr_read @[el2_dec_decode_ctl.scala 259:9] - i0_dp.word <= i0_dp_raw.word @[el2_dec_decode_ctl.scala 259:9] - i0_dp.half <= i0_dp_raw.half @[el2_dec_decode_ctl.scala 259:9] - i0_dp.by <= i0_dp_raw.by @[el2_dec_decode_ctl.scala 259:9] - i0_dp.jal <= i0_dp_raw.jal @[el2_dec_decode_ctl.scala 259:9] - i0_dp.blt <= i0_dp_raw.blt @[el2_dec_decode_ctl.scala 259:9] - i0_dp.bge <= i0_dp_raw.bge @[el2_dec_decode_ctl.scala 259:9] - i0_dp.bne <= i0_dp_raw.bne @[el2_dec_decode_ctl.scala 259:9] - i0_dp.beq <= i0_dp_raw.beq @[el2_dec_decode_ctl.scala 259:9] - i0_dp.condbr <= i0_dp_raw.condbr @[el2_dec_decode_ctl.scala 259:9] - i0_dp.unsign <= i0_dp_raw.unsign @[el2_dec_decode_ctl.scala 259:9] - i0_dp.slt <= i0_dp_raw.slt @[el2_dec_decode_ctl.scala 259:9] - i0_dp.srl <= i0_dp_raw.srl @[el2_dec_decode_ctl.scala 259:9] - i0_dp.sra <= i0_dp_raw.sra @[el2_dec_decode_ctl.scala 259:9] - i0_dp.sll <= i0_dp_raw.sll @[el2_dec_decode_ctl.scala 259:9] - i0_dp.lxor <= i0_dp_raw.lxor @[el2_dec_decode_ctl.scala 259:9] - i0_dp.lor <= i0_dp_raw.lor @[el2_dec_decode_ctl.scala 259:9] - i0_dp.land <= i0_dp_raw.land @[el2_dec_decode_ctl.scala 259:9] - i0_dp.sub <= i0_dp_raw.sub @[el2_dec_decode_ctl.scala 259:9] - i0_dp.add <= i0_dp_raw.add @[el2_dec_decode_ctl.scala 259:9] - i0_dp.lsu <= i0_dp_raw.lsu @[el2_dec_decode_ctl.scala 259:9] - i0_dp.store <= i0_dp_raw.store @[el2_dec_decode_ctl.scala 259:9] - i0_dp.load <= i0_dp_raw.load @[el2_dec_decode_ctl.scala 259:9] - i0_dp.pc <= i0_dp_raw.pc @[el2_dec_decode_ctl.scala 259:9] - i0_dp.imm20 <= i0_dp_raw.imm20 @[el2_dec_decode_ctl.scala 259:9] - i0_dp.shimm5 <= i0_dp_raw.shimm5 @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rd <= i0_dp_raw.rd @[el2_dec_decode_ctl.scala 259:9] - i0_dp.imm12 <= i0_dp_raw.imm12 @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rs2 <= i0_dp_raw.rs2 @[el2_dec_decode_ctl.scala 259:9] - i0_dp.rs1 <= i0_dp_raw.rs1 @[el2_dec_decode_ctl.scala 259:9] - i0_dp.alu <= i0_dp_raw.alu @[el2_dec_decode_ctl.scala 259:9] - node _T_41 = or(i0_br_error_all, i0_icaf_d) @[el2_dec_decode_ctl.scala 260:25] - node _T_42 = bits(_T_41, 0, 0) @[el2_dec_decode_ctl.scala 260:43] - when _T_42 : @[el2_dec_decode_ctl.scala 260:50] - wire _T_43 : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 261:35] - _T_43.legal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.pm_alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.fence_i <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.fence <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rem <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.div <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.low <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rs2_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rs1_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.mret <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.ecall <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.ebreak <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.postsync <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.presync <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.csr_imm <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.csr_write <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.csr_set <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.csr_clr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.csr_read <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.word <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.half <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.by <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.jal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.blt <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.bge <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.bne <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.beq <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.condbr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.unsign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.slt <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.srl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.sra <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.sll <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.lxor <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.lor <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.land <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.sub <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.add <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.lsu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.store <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.pc <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.imm20 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.shimm5 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rd <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.imm12 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rs2 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.rs1 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - _T_43.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 261:35] - i0_dp.legal <= _T_43.legal @[el2_dec_decode_ctl.scala 261:20] - i0_dp.pm_alu <= _T_43.pm_alu @[el2_dec_decode_ctl.scala 261:20] - i0_dp.fence_i <= _T_43.fence_i @[el2_dec_decode_ctl.scala 261:20] - i0_dp.fence <= _T_43.fence @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rem <= _T_43.rem @[el2_dec_decode_ctl.scala 261:20] - i0_dp.div <= _T_43.div @[el2_dec_decode_ctl.scala 261:20] - i0_dp.low <= _T_43.low @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rs2_sign <= _T_43.rs2_sign @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rs1_sign <= _T_43.rs1_sign @[el2_dec_decode_ctl.scala 261:20] - i0_dp.mul <= _T_43.mul @[el2_dec_decode_ctl.scala 261:20] - i0_dp.mret <= _T_43.mret @[el2_dec_decode_ctl.scala 261:20] - i0_dp.ecall <= _T_43.ecall @[el2_dec_decode_ctl.scala 261:20] - i0_dp.ebreak <= _T_43.ebreak @[el2_dec_decode_ctl.scala 261:20] - i0_dp.postsync <= _T_43.postsync @[el2_dec_decode_ctl.scala 261:20] - i0_dp.presync <= _T_43.presync @[el2_dec_decode_ctl.scala 261:20] - i0_dp.csr_imm <= _T_43.csr_imm @[el2_dec_decode_ctl.scala 261:20] - i0_dp.csr_write <= _T_43.csr_write @[el2_dec_decode_ctl.scala 261:20] - i0_dp.csr_set <= _T_43.csr_set @[el2_dec_decode_ctl.scala 261:20] - i0_dp.csr_clr <= _T_43.csr_clr @[el2_dec_decode_ctl.scala 261:20] - i0_dp.csr_read <= _T_43.csr_read @[el2_dec_decode_ctl.scala 261:20] - i0_dp.word <= _T_43.word @[el2_dec_decode_ctl.scala 261:20] - i0_dp.half <= _T_43.half @[el2_dec_decode_ctl.scala 261:20] - i0_dp.by <= _T_43.by @[el2_dec_decode_ctl.scala 261:20] - i0_dp.jal <= _T_43.jal @[el2_dec_decode_ctl.scala 261:20] - i0_dp.blt <= _T_43.blt @[el2_dec_decode_ctl.scala 261:20] - i0_dp.bge <= _T_43.bge @[el2_dec_decode_ctl.scala 261:20] - i0_dp.bne <= _T_43.bne @[el2_dec_decode_ctl.scala 261:20] - i0_dp.beq <= _T_43.beq @[el2_dec_decode_ctl.scala 261:20] - i0_dp.condbr <= _T_43.condbr @[el2_dec_decode_ctl.scala 261:20] - i0_dp.unsign <= _T_43.unsign @[el2_dec_decode_ctl.scala 261:20] - i0_dp.slt <= _T_43.slt @[el2_dec_decode_ctl.scala 261:20] - i0_dp.srl <= _T_43.srl @[el2_dec_decode_ctl.scala 261:20] - i0_dp.sra <= _T_43.sra @[el2_dec_decode_ctl.scala 261:20] - i0_dp.sll <= _T_43.sll @[el2_dec_decode_ctl.scala 261:20] - i0_dp.lxor <= _T_43.lxor @[el2_dec_decode_ctl.scala 261:20] - i0_dp.lor <= _T_43.lor @[el2_dec_decode_ctl.scala 261:20] - i0_dp.land <= _T_43.land @[el2_dec_decode_ctl.scala 261:20] - i0_dp.sub <= _T_43.sub @[el2_dec_decode_ctl.scala 261:20] - i0_dp.add <= _T_43.add @[el2_dec_decode_ctl.scala 261:20] - i0_dp.lsu <= _T_43.lsu @[el2_dec_decode_ctl.scala 261:20] - i0_dp.store <= _T_43.store @[el2_dec_decode_ctl.scala 261:20] - i0_dp.load <= _T_43.load @[el2_dec_decode_ctl.scala 261:20] - i0_dp.pc <= _T_43.pc @[el2_dec_decode_ctl.scala 261:20] - i0_dp.imm20 <= _T_43.imm20 @[el2_dec_decode_ctl.scala 261:20] - i0_dp.shimm5 <= _T_43.shimm5 @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rd <= _T_43.rd @[el2_dec_decode_ctl.scala 261:20] - i0_dp.imm12 <= _T_43.imm12 @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rs2 <= _T_43.rs2 @[el2_dec_decode_ctl.scala 261:20] - i0_dp.rs1 <= _T_43.rs1 @[el2_dec_decode_ctl.scala 261:20] - i0_dp.alu <= _T_43.alu @[el2_dec_decode_ctl.scala 261:20] - i0_dp.alu <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 262:20] - i0_dp.rs1 <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 263:20] - i0_dp.rs2 <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 264:20] - i0_dp.lor <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 265:20] - i0_dp.legal <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 266:20] - i0_dp.postsync <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 267:20] - skip @[el2_dec_decode_ctl.scala 260:50] - io.dec_i0_select_pc_d <= i0_dp.pc @[el2_dec_decode_ctl.scala 271:25] - node _T_44 = or(i0_dp.condbr, i0_pcall) @[el2_dec_decode_ctl.scala 274:38] - node _T_45 = or(_T_44, i0_pja) @[el2_dec_decode_ctl.scala 274:49] - node i0_predict_br = or(_T_45, i0_pret) @[el2_dec_decode_ctl.scala 274:58] - node _T_46 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 276:51] - node _T_47 = and(_T_46, i0_brp_valid) @[el2_dec_decode_ctl.scala 276:55] - node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 276:26] - node i0_predict_nt = and(_T_48, i0_predict_br) @[el2_dec_decode_ctl.scala 276:71] - node _T_49 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 277:51] - node _T_50 = and(_T_49, i0_brp_valid) @[el2_dec_decode_ctl.scala 277:55] - node i0_predict_t = and(_T_50, i0_predict_br) @[el2_dec_decode_ctl.scala 277:71] - node i0_ap_pc2 = eq(io.dec_i0_pc4_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 278:20] - io.i0_ap.predict_nt <= i0_predict_nt @[el2_dec_decode_ctl.scala 280:26] - io.i0_ap.predict_t <= i0_predict_t @[el2_dec_decode_ctl.scala 281:26] - io.i0_ap.add <= i0_dp.add @[el2_dec_decode_ctl.scala 283:20] - io.i0_ap.sub <= i0_dp.sub @[el2_dec_decode_ctl.scala 284:20] - io.i0_ap.land <= i0_dp.land @[el2_dec_decode_ctl.scala 285:20] - io.i0_ap.lor <= i0_dp.lor @[el2_dec_decode_ctl.scala 286:20] - io.i0_ap.lxor <= i0_dp.lxor @[el2_dec_decode_ctl.scala 287:20] - io.i0_ap.sll <= i0_dp.sll @[el2_dec_decode_ctl.scala 288:20] - io.i0_ap.srl <= i0_dp.srl @[el2_dec_decode_ctl.scala 289:20] - io.i0_ap.sra <= i0_dp.sra @[el2_dec_decode_ctl.scala 290:20] - io.i0_ap.slt <= i0_dp.slt @[el2_dec_decode_ctl.scala 291:20] - io.i0_ap.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 292:20] - io.i0_ap.beq <= i0_dp.beq @[el2_dec_decode_ctl.scala 293:20] - io.i0_ap.bne <= i0_dp.bne @[el2_dec_decode_ctl.scala 294:20] - io.i0_ap.blt <= i0_dp.blt @[el2_dec_decode_ctl.scala 295:20] - io.i0_ap.bge <= i0_dp.bge @[el2_dec_decode_ctl.scala 296:20] - io.i0_ap.csr_write <= i0_csr_write_only_d @[el2_dec_decode_ctl.scala 297:22] - io.i0_ap.csr_imm <= i0_dp.csr_imm @[el2_dec_decode_ctl.scala 298:22] - io.i0_ap.jal <= i0_jal @[el2_dec_decode_ctl.scala 299:22] - node _T_51 = eq(cam[0].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 303:78] - node _T_52 = bits(_T_51, 0, 0) @[el2_dec_decode_ctl.scala 303:137] - node _T_53 = shl(cam_write, 0) @[el2_dec_decode_ctl.scala 303:158] - node _T_54 = eq(cam[1].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 303:78] - node _T_55 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_56 = bits(_T_54, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_57 = and(_T_55, _T_56) @[el2_dec_decode_ctl.scala 303:126] - node _T_58 = bits(_T_57, 0, 0) @[el2_dec_decode_ctl.scala 303:137] - node _T_59 = shl(cam_write, 1) @[el2_dec_decode_ctl.scala 303:158] - node _T_60 = eq(cam[2].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 303:78] - node _T_61 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_62 = bits(cam[1].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_63 = and(_T_61, _T_62) @[el2_dec_decode_ctl.scala 303:126] - node _T_64 = bits(_T_63, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_65 = bits(_T_60, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_66 = and(_T_64, _T_65) @[el2_dec_decode_ctl.scala 303:126] - node _T_67 = bits(_T_66, 0, 0) @[el2_dec_decode_ctl.scala 303:137] - node _T_68 = shl(cam_write, 2) @[el2_dec_decode_ctl.scala 303:158] - node _T_69 = eq(cam[3].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 303:78] - node _T_70 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_71 = bits(cam[1].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_72 = and(_T_70, _T_71) @[el2_dec_decode_ctl.scala 303:126] - node _T_73 = bits(_T_72, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_74 = bits(cam[2].valid, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_75 = and(_T_73, _T_74) @[el2_dec_decode_ctl.scala 303:126] - node _T_76 = bits(_T_75, 0, 0) @[el2_dec_decode_ctl.scala 303:120] - node _T_77 = bits(_T_69, 0, 0) @[el2_dec_decode_ctl.scala 303:129] - node _T_78 = and(_T_76, _T_77) @[el2_dec_decode_ctl.scala 303:126] - node _T_79 = bits(_T_78, 0, 0) @[el2_dec_decode_ctl.scala 303:137] - node _T_80 = shl(cam_write, 3) @[el2_dec_decode_ctl.scala 303:158] + node _T_18 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 235:62] + node i0_brp_valid = and(io.dec_i0_brp.valid, _T_18) @[el2_dec_decode_ctl.scala 235:60] + io.decode_exu.dec_i0_predict_p_d.bits.misp <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 236:54] + io.decode_exu.dec_i0_predict_p_d.bits.ataken <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 237:54] + io.decode_exu.dec_i0_predict_p_d.bits.boffset <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 238:54] + io.decode_exu.dec_i0_predict_p_d.bits.pcall <= i0_pcall @[el2_dec_decode_ctl.scala 239:54] + io.decode_exu.dec_i0_predict_p_d.bits.pja <= i0_pja @[el2_dec_decode_ctl.scala 240:54] + io.decode_exu.dec_i0_predict_p_d.bits.pret <= i0_pret @[el2_dec_decode_ctl.scala 241:54] + io.decode_exu.dec_i0_predict_p_d.bits.prett <= io.dec_i0_brp.bits.prett @[el2_dec_decode_ctl.scala 242:54] + io.decode_exu.dec_i0_predict_p_d.bits.pc4 <= io.dec_i0_pc4_d @[el2_dec_decode_ctl.scala 243:54] + io.decode_exu.dec_i0_predict_p_d.bits.hist <= io.dec_i0_brp.bits.hist @[el2_dec_decode_ctl.scala 244:54] + node _T_19 = and(i0_brp_valid, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 245:66] + io.decode_exu.dec_i0_predict_p_d.valid <= _T_19 @[el2_dec_decode_ctl.scala 245:49] + node _T_20 = or(i0_dp_raw.condbr, i0_pcall_raw) @[el2_dec_decode_ctl.scala 246:75] + node _T_21 = or(_T_20, i0_pja_raw) @[el2_dec_decode_ctl.scala 246:90] + node _T_22 = or(_T_21, i0_pret_raw) @[el2_dec_decode_ctl.scala 246:103] + node _T_23 = eq(_T_22, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 246:56] + node i0_notbr_error = and(i0_brp_valid, _T_23) @[el2_dec_decode_ctl.scala 246:54] + node _T_24 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 249:72] + node _T_25 = and(i0_brp_valid, _T_24) @[el2_dec_decode_ctl.scala 249:47] + node _T_26 = neq(io.dec_i0_brp.bits.toffset, i0_br_offset) @[el2_dec_decode_ctl.scala 249:106] + node _T_27 = and(_T_25, _T_26) @[el2_dec_decode_ctl.scala 249:76] + node _T_28 = eq(i0_pret_raw, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 249:126] + node i0_br_toffset_error = and(_T_27, _T_28) @[el2_dec_decode_ctl.scala 249:124] + node _T_29 = and(i0_brp_valid, io.dec_i0_brp.bits.ret) @[el2_dec_decode_ctl.scala 250:47] + node _T_30 = eq(i0_pret_raw, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 250:74] + node i0_ret_error = and(_T_29, _T_30) @[el2_dec_decode_ctl.scala 250:72] + node _T_31 = or(io.dec_i0_brp.bits.br_error, i0_notbr_error) @[el2_dec_decode_ctl.scala 251:62] + node _T_32 = or(_T_31, i0_br_toffset_error) @[el2_dec_decode_ctl.scala 251:79] + node i0_br_error = or(_T_32, i0_ret_error) @[el2_dec_decode_ctl.scala 251:101] + node _T_33 = and(i0_br_error, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 252:83] + node _T_34 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 252:105] + node _T_35 = and(_T_33, _T_34) @[el2_dec_decode_ctl.scala 252:103] + io.decode_exu.dec_i0_predict_p_d.bits.br_error <= _T_35 @[el2_dec_decode_ctl.scala 252:67] + node _T_36 = and(io.dec_i0_brp.bits.br_start_error, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 253:105] + node _T_37 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 253:127] + node _T_38 = and(_T_36, _T_37) @[el2_dec_decode_ctl.scala 253:125] + io.decode_exu.dec_i0_predict_p_d.bits.br_start_error <= _T_38 @[el2_dec_decode_ctl.scala 253:67] + io.decode_exu.i0_predict_index_d <= io.dec_i0_bp_index @[el2_dec_decode_ctl.scala 254:43] + io.decode_exu.i0_predict_btag_d <= io.dec_i0_bp_btag @[el2_dec_decode_ctl.scala 255:43] + node _T_39 = or(i0_br_error, io.dec_i0_brp.bits.br_start_error) @[el2_dec_decode_ctl.scala 256:47] + node _T_40 = eq(leak1_mode, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 256:86] + node i0_br_error_all = and(_T_39, _T_40) @[el2_dec_decode_ctl.scala 256:84] + io.decode_exu.dec_i0_predict_p_d.bits.toffset <= i0_br_offset @[el2_dec_decode_ctl.scala 257:60] + io.decode_exu.i0_predict_fghr_d <= io.dec_i0_bp_fghr @[el2_dec_decode_ctl.scala 258:43] + io.decode_exu.dec_i0_predict_p_d.bits.way <= io.dec_i0_brp.bits.way @[el2_dec_decode_ctl.scala 259:67] + node i0_icaf_d = or(io.dec_i0_icaf_d, io.dec_i0_dbecc_d) @[el2_dec_decode_ctl.scala 265:36] + i0_dp.legal <= i0_dp_raw.legal @[el2_dec_decode_ctl.scala 268:9] + i0_dp.pm_alu <= i0_dp_raw.pm_alu @[el2_dec_decode_ctl.scala 268:9] + i0_dp.fence_i <= i0_dp_raw.fence_i @[el2_dec_decode_ctl.scala 268:9] + i0_dp.fence <= i0_dp_raw.fence @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rem <= i0_dp_raw.rem @[el2_dec_decode_ctl.scala 268:9] + i0_dp.div <= i0_dp_raw.div @[el2_dec_decode_ctl.scala 268:9] + i0_dp.low <= i0_dp_raw.low @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rs2_sign <= i0_dp_raw.rs2_sign @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rs1_sign <= i0_dp_raw.rs1_sign @[el2_dec_decode_ctl.scala 268:9] + i0_dp.mul <= i0_dp_raw.mul @[el2_dec_decode_ctl.scala 268:9] + i0_dp.mret <= i0_dp_raw.mret @[el2_dec_decode_ctl.scala 268:9] + i0_dp.ecall <= i0_dp_raw.ecall @[el2_dec_decode_ctl.scala 268:9] + i0_dp.ebreak <= i0_dp_raw.ebreak @[el2_dec_decode_ctl.scala 268:9] + i0_dp.postsync <= i0_dp_raw.postsync @[el2_dec_decode_ctl.scala 268:9] + i0_dp.presync <= i0_dp_raw.presync @[el2_dec_decode_ctl.scala 268:9] + i0_dp.csr_imm <= i0_dp_raw.csr_imm @[el2_dec_decode_ctl.scala 268:9] + i0_dp.csr_write <= i0_dp_raw.csr_write @[el2_dec_decode_ctl.scala 268:9] + i0_dp.csr_set <= i0_dp_raw.csr_set @[el2_dec_decode_ctl.scala 268:9] + i0_dp.csr_clr <= i0_dp_raw.csr_clr @[el2_dec_decode_ctl.scala 268:9] + i0_dp.csr_read <= i0_dp_raw.csr_read @[el2_dec_decode_ctl.scala 268:9] + i0_dp.word <= i0_dp_raw.word @[el2_dec_decode_ctl.scala 268:9] + i0_dp.half <= i0_dp_raw.half @[el2_dec_decode_ctl.scala 268:9] + i0_dp.by <= i0_dp_raw.by @[el2_dec_decode_ctl.scala 268:9] + i0_dp.jal <= i0_dp_raw.jal @[el2_dec_decode_ctl.scala 268:9] + i0_dp.blt <= i0_dp_raw.blt @[el2_dec_decode_ctl.scala 268:9] + i0_dp.bge <= i0_dp_raw.bge @[el2_dec_decode_ctl.scala 268:9] + i0_dp.bne <= i0_dp_raw.bne @[el2_dec_decode_ctl.scala 268:9] + i0_dp.beq <= i0_dp_raw.beq @[el2_dec_decode_ctl.scala 268:9] + i0_dp.condbr <= i0_dp_raw.condbr @[el2_dec_decode_ctl.scala 268:9] + i0_dp.unsign <= i0_dp_raw.unsign @[el2_dec_decode_ctl.scala 268:9] + i0_dp.slt <= i0_dp_raw.slt @[el2_dec_decode_ctl.scala 268:9] + i0_dp.srl <= i0_dp_raw.srl @[el2_dec_decode_ctl.scala 268:9] + i0_dp.sra <= i0_dp_raw.sra @[el2_dec_decode_ctl.scala 268:9] + i0_dp.sll <= i0_dp_raw.sll @[el2_dec_decode_ctl.scala 268:9] + i0_dp.lxor <= i0_dp_raw.lxor @[el2_dec_decode_ctl.scala 268:9] + i0_dp.lor <= i0_dp_raw.lor @[el2_dec_decode_ctl.scala 268:9] + i0_dp.land <= i0_dp_raw.land @[el2_dec_decode_ctl.scala 268:9] + i0_dp.sub <= i0_dp_raw.sub @[el2_dec_decode_ctl.scala 268:9] + i0_dp.add <= i0_dp_raw.add @[el2_dec_decode_ctl.scala 268:9] + i0_dp.lsu <= i0_dp_raw.lsu @[el2_dec_decode_ctl.scala 268:9] + i0_dp.store <= i0_dp_raw.store @[el2_dec_decode_ctl.scala 268:9] + i0_dp.load <= i0_dp_raw.load @[el2_dec_decode_ctl.scala 268:9] + i0_dp.pc <= i0_dp_raw.pc @[el2_dec_decode_ctl.scala 268:9] + i0_dp.imm20 <= i0_dp_raw.imm20 @[el2_dec_decode_ctl.scala 268:9] + i0_dp.shimm5 <= i0_dp_raw.shimm5 @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rd <= i0_dp_raw.rd @[el2_dec_decode_ctl.scala 268:9] + i0_dp.imm12 <= i0_dp_raw.imm12 @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rs2 <= i0_dp_raw.rs2 @[el2_dec_decode_ctl.scala 268:9] + i0_dp.rs1 <= i0_dp_raw.rs1 @[el2_dec_decode_ctl.scala 268:9] + i0_dp.alu <= i0_dp_raw.alu @[el2_dec_decode_ctl.scala 268:9] + node _T_41 = or(i0_br_error_all, i0_icaf_d) @[el2_dec_decode_ctl.scala 269:25] + node _T_42 = bits(_T_41, 0, 0) @[el2_dec_decode_ctl.scala 269:43] + when _T_42 : @[el2_dec_decode_ctl.scala 269:50] + wire _T_43 : {alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[el2_dec_decode_ctl.scala 270:35] + _T_43.legal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.pm_alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.fence_i <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.fence <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rem <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.div <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.low <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rs2_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rs1_sign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.mret <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.ecall <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.ebreak <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.postsync <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.presync <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.csr_imm <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.csr_write <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.csr_set <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.csr_clr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.csr_read <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.word <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.half <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.by <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.jal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.blt <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.bge <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.bne <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.beq <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.condbr <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.unsign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.slt <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.srl <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.sra <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.sll <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.lxor <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.lor <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.land <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.sub <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.add <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.lsu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.store <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.pc <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.imm20 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.shimm5 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rd <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.imm12 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rs2 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.rs1 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + _T_43.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 270:35] + i0_dp.legal <= _T_43.legal @[el2_dec_decode_ctl.scala 270:20] + i0_dp.pm_alu <= _T_43.pm_alu @[el2_dec_decode_ctl.scala 270:20] + i0_dp.fence_i <= _T_43.fence_i @[el2_dec_decode_ctl.scala 270:20] + i0_dp.fence <= _T_43.fence @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rem <= _T_43.rem @[el2_dec_decode_ctl.scala 270:20] + i0_dp.div <= _T_43.div @[el2_dec_decode_ctl.scala 270:20] + i0_dp.low <= _T_43.low @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rs2_sign <= _T_43.rs2_sign @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rs1_sign <= _T_43.rs1_sign @[el2_dec_decode_ctl.scala 270:20] + i0_dp.mul <= _T_43.mul @[el2_dec_decode_ctl.scala 270:20] + i0_dp.mret <= _T_43.mret @[el2_dec_decode_ctl.scala 270:20] + i0_dp.ecall <= _T_43.ecall @[el2_dec_decode_ctl.scala 270:20] + i0_dp.ebreak <= _T_43.ebreak @[el2_dec_decode_ctl.scala 270:20] + i0_dp.postsync <= _T_43.postsync @[el2_dec_decode_ctl.scala 270:20] + i0_dp.presync <= _T_43.presync @[el2_dec_decode_ctl.scala 270:20] + i0_dp.csr_imm <= _T_43.csr_imm @[el2_dec_decode_ctl.scala 270:20] + i0_dp.csr_write <= _T_43.csr_write @[el2_dec_decode_ctl.scala 270:20] + i0_dp.csr_set <= _T_43.csr_set @[el2_dec_decode_ctl.scala 270:20] + i0_dp.csr_clr <= _T_43.csr_clr @[el2_dec_decode_ctl.scala 270:20] + i0_dp.csr_read <= _T_43.csr_read @[el2_dec_decode_ctl.scala 270:20] + i0_dp.word <= _T_43.word @[el2_dec_decode_ctl.scala 270:20] + i0_dp.half <= _T_43.half @[el2_dec_decode_ctl.scala 270:20] + i0_dp.by <= _T_43.by @[el2_dec_decode_ctl.scala 270:20] + i0_dp.jal <= _T_43.jal @[el2_dec_decode_ctl.scala 270:20] + i0_dp.blt <= _T_43.blt @[el2_dec_decode_ctl.scala 270:20] + i0_dp.bge <= _T_43.bge @[el2_dec_decode_ctl.scala 270:20] + i0_dp.bne <= _T_43.bne @[el2_dec_decode_ctl.scala 270:20] + i0_dp.beq <= _T_43.beq @[el2_dec_decode_ctl.scala 270:20] + i0_dp.condbr <= _T_43.condbr @[el2_dec_decode_ctl.scala 270:20] + i0_dp.unsign <= _T_43.unsign @[el2_dec_decode_ctl.scala 270:20] + i0_dp.slt <= _T_43.slt @[el2_dec_decode_ctl.scala 270:20] + i0_dp.srl <= _T_43.srl @[el2_dec_decode_ctl.scala 270:20] + i0_dp.sra <= _T_43.sra @[el2_dec_decode_ctl.scala 270:20] + i0_dp.sll <= _T_43.sll @[el2_dec_decode_ctl.scala 270:20] + i0_dp.lxor <= _T_43.lxor @[el2_dec_decode_ctl.scala 270:20] + i0_dp.lor <= _T_43.lor @[el2_dec_decode_ctl.scala 270:20] + i0_dp.land <= _T_43.land @[el2_dec_decode_ctl.scala 270:20] + i0_dp.sub <= _T_43.sub @[el2_dec_decode_ctl.scala 270:20] + i0_dp.add <= _T_43.add @[el2_dec_decode_ctl.scala 270:20] + i0_dp.lsu <= _T_43.lsu @[el2_dec_decode_ctl.scala 270:20] + i0_dp.store <= _T_43.store @[el2_dec_decode_ctl.scala 270:20] + i0_dp.load <= _T_43.load @[el2_dec_decode_ctl.scala 270:20] + i0_dp.pc <= _T_43.pc @[el2_dec_decode_ctl.scala 270:20] + i0_dp.imm20 <= _T_43.imm20 @[el2_dec_decode_ctl.scala 270:20] + i0_dp.shimm5 <= _T_43.shimm5 @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rd <= _T_43.rd @[el2_dec_decode_ctl.scala 270:20] + i0_dp.imm12 <= _T_43.imm12 @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rs2 <= _T_43.rs2 @[el2_dec_decode_ctl.scala 270:20] + i0_dp.rs1 <= _T_43.rs1 @[el2_dec_decode_ctl.scala 270:20] + i0_dp.alu <= _T_43.alu @[el2_dec_decode_ctl.scala 270:20] + i0_dp.alu <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 271:20] + i0_dp.rs1 <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 272:20] + i0_dp.rs2 <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 273:20] + i0_dp.lor <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 274:20] + i0_dp.legal <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 275:20] + i0_dp.postsync <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 276:20] + skip @[el2_dec_decode_ctl.scala 269:50] + io.decode_exu.dec_i0_select_pc_d <= i0_dp.pc @[el2_dec_decode_ctl.scala 280:36] + node _T_44 = or(i0_dp.condbr, i0_pcall) @[el2_dec_decode_ctl.scala 283:40] + node _T_45 = or(_T_44, i0_pja) @[el2_dec_decode_ctl.scala 283:51] + node i0_predict_br = or(_T_45, i0_pret) @[el2_dec_decode_ctl.scala 283:60] + node _T_46 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 285:51] + node _T_47 = and(_T_46, i0_brp_valid) @[el2_dec_decode_ctl.scala 285:55] + node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 285:26] + node i0_predict_nt = and(_T_48, i0_predict_br) @[el2_dec_decode_ctl.scala 285:71] + node _T_49 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[el2_dec_decode_ctl.scala 286:51] + node _T_50 = and(_T_49, i0_brp_valid) @[el2_dec_decode_ctl.scala 286:55] + node i0_predict_t = and(_T_50, i0_predict_br) @[el2_dec_decode_ctl.scala 286:71] + node i0_ap_pc2 = eq(io.dec_i0_pc4_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 287:20] + io.decode_exu.i0_ap.predict_nt <= i0_predict_nt @[el2_dec_decode_ctl.scala 289:37] + io.decode_exu.i0_ap.predict_t <= i0_predict_t @[el2_dec_decode_ctl.scala 290:37] + io.decode_exu.i0_ap.add <= i0_dp.add @[el2_dec_decode_ctl.scala 292:31] + io.decode_exu.i0_ap.sub <= i0_dp.sub @[el2_dec_decode_ctl.scala 293:31] + io.decode_exu.i0_ap.land <= i0_dp.land @[el2_dec_decode_ctl.scala 294:31] + io.decode_exu.i0_ap.lor <= i0_dp.lor @[el2_dec_decode_ctl.scala 295:31] + io.decode_exu.i0_ap.lxor <= i0_dp.lxor @[el2_dec_decode_ctl.scala 296:31] + io.decode_exu.i0_ap.sll <= i0_dp.sll @[el2_dec_decode_ctl.scala 297:31] + io.decode_exu.i0_ap.srl <= i0_dp.srl @[el2_dec_decode_ctl.scala 298:31] + io.decode_exu.i0_ap.sra <= i0_dp.sra @[el2_dec_decode_ctl.scala 299:31] + io.decode_exu.i0_ap.slt <= i0_dp.slt @[el2_dec_decode_ctl.scala 300:31] + io.decode_exu.i0_ap.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 301:31] + io.decode_exu.i0_ap.beq <= i0_dp.beq @[el2_dec_decode_ctl.scala 302:31] + io.decode_exu.i0_ap.bne <= i0_dp.bne @[el2_dec_decode_ctl.scala 303:31] + io.decode_exu.i0_ap.blt <= i0_dp.blt @[el2_dec_decode_ctl.scala 304:31] + io.decode_exu.i0_ap.bge <= i0_dp.bge @[el2_dec_decode_ctl.scala 305:31] + io.decode_exu.i0_ap.csr_write <= i0_csr_write_only_d @[el2_dec_decode_ctl.scala 306:33] + io.decode_exu.i0_ap.csr_imm <= i0_dp.csr_imm @[el2_dec_decode_ctl.scala 307:33] + io.decode_exu.i0_ap.jal <= i0_jal @[el2_dec_decode_ctl.scala 308:33] + node _T_51 = eq(cam[0].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 312:78] + node _T_52 = bits(_T_51, 0, 0) @[el2_dec_decode_ctl.scala 312:137] + node _T_53 = shl(cam_write, 0) @[el2_dec_decode_ctl.scala 312:158] + node _T_54 = eq(cam[1].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 312:78] + node _T_55 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_56 = bits(_T_54, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_57 = and(_T_55, _T_56) @[el2_dec_decode_ctl.scala 312:126] + node _T_58 = bits(_T_57, 0, 0) @[el2_dec_decode_ctl.scala 312:137] + node _T_59 = shl(cam_write, 1) @[el2_dec_decode_ctl.scala 312:158] + node _T_60 = eq(cam[2].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 312:78] + node _T_61 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_62 = bits(cam[1].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_63 = and(_T_61, _T_62) @[el2_dec_decode_ctl.scala 312:126] + node _T_64 = bits(_T_63, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_65 = bits(_T_60, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_66 = and(_T_64, _T_65) @[el2_dec_decode_ctl.scala 312:126] + node _T_67 = bits(_T_66, 0, 0) @[el2_dec_decode_ctl.scala 312:137] + node _T_68 = shl(cam_write, 2) @[el2_dec_decode_ctl.scala 312:158] + node _T_69 = eq(cam[3].valid, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 312:78] + node _T_70 = bits(cam[0].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_71 = bits(cam[1].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_72 = and(_T_70, _T_71) @[el2_dec_decode_ctl.scala 312:126] + node _T_73 = bits(_T_72, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_74 = bits(cam[2].valid, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_75 = and(_T_73, _T_74) @[el2_dec_decode_ctl.scala 312:126] + node _T_76 = bits(_T_75, 0, 0) @[el2_dec_decode_ctl.scala 312:120] + node _T_77 = bits(_T_69, 0, 0) @[el2_dec_decode_ctl.scala 312:129] + node _T_78 = and(_T_76, _T_77) @[el2_dec_decode_ctl.scala 312:126] + node _T_79 = bits(_T_78, 0, 0) @[el2_dec_decode_ctl.scala 312:137] + node _T_80 = shl(cam_write, 3) @[el2_dec_decode_ctl.scala 312:158] node _T_81 = mux(_T_52, _T_53, UInt<1>("h00")) @[Mux.scala 27:72] node _T_82 = mux(_T_58, _T_59, UInt<1>("h00")) @[Mux.scala 27:72] node _T_83 = mux(_T_67, _T_68, UInt<1>("h00")) @[Mux.scala 27:72] @@ -3055,410 +3055,410 @@ circuit el2_dec : node _T_87 = or(_T_86, _T_84) @[Mux.scala 27:72] wire _T_88 : UInt<4> @[Mux.scala 27:72] _T_88 <= _T_87 @[Mux.scala 27:72] - cam_wen <= _T_88 @[el2_dec_decode_ctl.scala 303:11] - cam_write <= io.lsu_nonblock_load_valid_m @[el2_dec_decode_ctl.scala 305:25] - node cam_write_tag = bits(io.lsu_nonblock_load_tag_m, 1, 0) @[el2_dec_decode_ctl.scala 306:54] - node cam_data_reset = or(io.lsu_nonblock_load_data_valid, io.lsu_nonblock_load_data_error) @[el2_dec_decode_ctl.scala 311:63] - node _T_89 = bits(x_d.bits.i0load, 0, 0) @[el2_dec_decode_ctl.scala 314:48] - node nonblock_load_rd = mux(_T_89, x_d.bits.i0rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 314:31] - node _T_90 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 318:116] + cam_wen <= _T_88 @[el2_dec_decode_ctl.scala 312:11] + cam_write <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[el2_dec_decode_ctl.scala 314:25] + node cam_write_tag = bits(io.dctl_busbuff.lsu_nonblock_load_tag_m, 1, 0) @[el2_dec_decode_ctl.scala 315:67] + node cam_data_reset = or(io.dctl_busbuff.lsu_nonblock_load_data_valid, io.dctl_busbuff.lsu_nonblock_load_data_error) @[el2_dec_decode_ctl.scala 320:76] + node _T_89 = bits(x_d.bits.i0load, 0, 0) @[el2_dec_decode_ctl.scala 323:48] + node nonblock_load_rd = mux(_T_89, x_d.bits.i0rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 323:31] + node _T_90 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 327:129] reg nonblock_load_valid_m_delay : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_90 : @[Reg.scala 28:19] - nonblock_load_valid_m_delay <= io.lsu_nonblock_load_valid_m @[Reg.scala 28:23] + nonblock_load_valid_m_delay <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node i0_load_kill_wen_r = and(nonblock_load_valid_m_delay, r_d.bits.i0load) @[el2_dec_decode_ctl.scala 319:56] - node _T_91 = eq(io.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 321:66] - node _T_92 = and(io.lsu_nonblock_load_inv_r, _T_91) @[el2_dec_decode_ctl.scala 321:45] - node _T_93 = and(_T_92, cam[0].valid) @[el2_dec_decode_ctl.scala 321:87] - cam_inv_reset_val[0] <= _T_93 @[el2_dec_decode_ctl.scala 321:26] - node _T_94 = eq(io.lsu_nonblock_load_data_tag, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 322:67] - node _T_95 = and(cam_data_reset, _T_94) @[el2_dec_decode_ctl.scala 322:45] - node _T_96 = and(_T_95, cam_raw[0].valid) @[el2_dec_decode_ctl.scala 322:88] - cam_data_reset_val[0] <= _T_96 @[el2_dec_decode_ctl.scala 322:27] - wire _T_97 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 323:28] - _T_97.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_97.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_97.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_97.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - cam_in[0].bits.rd <= _T_97.bits.rd @[el2_dec_decode_ctl.scala 323:14] - cam_in[0].bits.tag <= _T_97.bits.tag @[el2_dec_decode_ctl.scala 323:14] - cam_in[0].bits.wb <= _T_97.bits.wb @[el2_dec_decode_ctl.scala 323:14] - cam_in[0].valid <= _T_97.valid @[el2_dec_decode_ctl.scala 323:14] - cam[0].bits.rd <= cam_raw[0].bits.rd @[el2_dec_decode_ctl.scala 324:11] - cam[0].bits.tag <= cam_raw[0].bits.tag @[el2_dec_decode_ctl.scala 324:11] - cam[0].bits.wb <= cam_raw[0].bits.wb @[el2_dec_decode_ctl.scala 324:11] - cam[0].valid <= cam_raw[0].valid @[el2_dec_decode_ctl.scala 324:11] - node _T_98 = bits(cam_data_reset_val[0], 0, 0) @[el2_dec_decode_ctl.scala 326:32] - when _T_98 : @[el2_dec_decode_ctl.scala 326:39] - cam[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 327:20] - skip @[el2_dec_decode_ctl.scala 326:39] - node _T_99 = bits(cam_wen, 0, 0) @[el2_dec_decode_ctl.scala 329:17] - node _T_100 = bits(_T_99, 0, 0) @[el2_dec_decode_ctl.scala 329:21] - when _T_100 : @[el2_dec_decode_ctl.scala 329:28] - cam_in[0].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 330:27] - cam_in[0].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 331:32] - cam_in[0].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 332:32] - cam_in[0].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 333:32] - skip @[el2_dec_decode_ctl.scala 329:28] - else : @[el2_dec_decode_ctl.scala 334:131] - node _T_101 = bits(cam_inv_reset_val[0], 0, 0) @[el2_dec_decode_ctl.scala 334:37] - node _T_102 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 334:57] - node _T_103 = eq(r_d_in.bits.i0rd, cam[0].bits.rd) @[el2_dec_decode_ctl.scala 334:85] - node _T_104 = and(_T_102, _T_103) @[el2_dec_decode_ctl.scala 334:64] - node _T_105 = bits(cam[0].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 334:123] - node _T_106 = and(_T_104, _T_105) @[el2_dec_decode_ctl.scala 334:105] - node _T_107 = or(_T_101, _T_106) @[el2_dec_decode_ctl.scala 334:44] - when _T_107 : @[el2_dec_decode_ctl.scala 334:131] - cam_in[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 335:23] - skip @[el2_dec_decode_ctl.scala 334:131] - else : @[el2_dec_decode_ctl.scala 336:16] - cam_in[0].bits.rd <= cam[0].bits.rd @[el2_dec_decode_ctl.scala 337:22] - cam_in[0].bits.tag <= cam[0].bits.tag @[el2_dec_decode_ctl.scala 337:22] - cam_in[0].bits.wb <= cam[0].bits.wb @[el2_dec_decode_ctl.scala 337:22] - cam_in[0].valid <= cam[0].valid @[el2_dec_decode_ctl.scala 337:22] - skip @[el2_dec_decode_ctl.scala 336:16] - node _T_108 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:37] - node _T_109 = eq(io.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 339:79] - node _T_110 = and(_T_108, _T_109) @[el2_dec_decode_ctl.scala 339:44] - node _T_111 = eq(cam[0].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:115] - node _T_112 = and(_T_110, _T_111) @[el2_dec_decode_ctl.scala 339:100] - when _T_112 : @[el2_dec_decode_ctl.scala 339:122] - cam_in[0].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 340:25] - skip @[el2_dec_decode_ctl.scala 339:122] - when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 343:32] - cam_in[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] - skip @[el2_dec_decode_ctl.scala 343:32] - wire _T_113 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 347:70] - _T_113.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_113.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_113.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_113.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - reg _T_114 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_113)) @[el2_dec_decode_ctl.scala 347:47] - _T_114.bits.rd <= cam_in[0].bits.rd @[el2_dec_decode_ctl.scala 347:47] - _T_114.bits.tag <= cam_in[0].bits.tag @[el2_dec_decode_ctl.scala 347:47] - _T_114.bits.wb <= cam_in[0].bits.wb @[el2_dec_decode_ctl.scala 347:47] - _T_114.valid <= cam_in[0].valid @[el2_dec_decode_ctl.scala 347:47] - cam_raw[0].bits.rd <= _T_114.bits.rd @[el2_dec_decode_ctl.scala 347:15] - cam_raw[0].bits.tag <= _T_114.bits.tag @[el2_dec_decode_ctl.scala 347:15] - cam_raw[0].bits.wb <= _T_114.bits.wb @[el2_dec_decode_ctl.scala 347:15] - cam_raw[0].valid <= _T_114.valid @[el2_dec_decode_ctl.scala 347:15] - node _T_115 = eq(io.lsu_nonblock_load_data_tag, cam_raw[0].bits.tag) @[el2_dec_decode_ctl.scala 348:46] - node _T_116 = and(_T_115, cam_raw[0].valid) @[el2_dec_decode_ctl.scala 348:71] - nonblock_load_write[0] <= _T_116 @[el2_dec_decode_ctl.scala 348:28] - node _T_117 = eq(io.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 321:66] - node _T_118 = and(io.lsu_nonblock_load_inv_r, _T_117) @[el2_dec_decode_ctl.scala 321:45] - node _T_119 = and(_T_118, cam[1].valid) @[el2_dec_decode_ctl.scala 321:87] - cam_inv_reset_val[1] <= _T_119 @[el2_dec_decode_ctl.scala 321:26] - node _T_120 = eq(io.lsu_nonblock_load_data_tag, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 322:67] - node _T_121 = and(cam_data_reset, _T_120) @[el2_dec_decode_ctl.scala 322:45] - node _T_122 = and(_T_121, cam_raw[1].valid) @[el2_dec_decode_ctl.scala 322:88] - cam_data_reset_val[1] <= _T_122 @[el2_dec_decode_ctl.scala 322:27] - wire _T_123 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 323:28] - _T_123.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_123.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_123.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_123.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - cam_in[1].bits.rd <= _T_123.bits.rd @[el2_dec_decode_ctl.scala 323:14] - cam_in[1].bits.tag <= _T_123.bits.tag @[el2_dec_decode_ctl.scala 323:14] - cam_in[1].bits.wb <= _T_123.bits.wb @[el2_dec_decode_ctl.scala 323:14] - cam_in[1].valid <= _T_123.valid @[el2_dec_decode_ctl.scala 323:14] - cam[1].bits.rd <= cam_raw[1].bits.rd @[el2_dec_decode_ctl.scala 324:11] - cam[1].bits.tag <= cam_raw[1].bits.tag @[el2_dec_decode_ctl.scala 324:11] - cam[1].bits.wb <= cam_raw[1].bits.wb @[el2_dec_decode_ctl.scala 324:11] - cam[1].valid <= cam_raw[1].valid @[el2_dec_decode_ctl.scala 324:11] - node _T_124 = bits(cam_data_reset_val[1], 0, 0) @[el2_dec_decode_ctl.scala 326:32] - when _T_124 : @[el2_dec_decode_ctl.scala 326:39] - cam[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 327:20] - skip @[el2_dec_decode_ctl.scala 326:39] - node _T_125 = bits(cam_wen, 1, 1) @[el2_dec_decode_ctl.scala 329:17] - node _T_126 = bits(_T_125, 0, 0) @[el2_dec_decode_ctl.scala 329:21] - when _T_126 : @[el2_dec_decode_ctl.scala 329:28] - cam_in[1].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 330:27] - cam_in[1].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 331:32] - cam_in[1].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 332:32] - cam_in[1].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 333:32] - skip @[el2_dec_decode_ctl.scala 329:28] - else : @[el2_dec_decode_ctl.scala 334:131] - node _T_127 = bits(cam_inv_reset_val[1], 0, 0) @[el2_dec_decode_ctl.scala 334:37] - node _T_128 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 334:57] - node _T_129 = eq(r_d_in.bits.i0rd, cam[1].bits.rd) @[el2_dec_decode_ctl.scala 334:85] - node _T_130 = and(_T_128, _T_129) @[el2_dec_decode_ctl.scala 334:64] - node _T_131 = bits(cam[1].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 334:123] - node _T_132 = and(_T_130, _T_131) @[el2_dec_decode_ctl.scala 334:105] - node _T_133 = or(_T_127, _T_132) @[el2_dec_decode_ctl.scala 334:44] - when _T_133 : @[el2_dec_decode_ctl.scala 334:131] - cam_in[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 335:23] - skip @[el2_dec_decode_ctl.scala 334:131] - else : @[el2_dec_decode_ctl.scala 336:16] - cam_in[1].bits.rd <= cam[1].bits.rd @[el2_dec_decode_ctl.scala 337:22] - cam_in[1].bits.tag <= cam[1].bits.tag @[el2_dec_decode_ctl.scala 337:22] - cam_in[1].bits.wb <= cam[1].bits.wb @[el2_dec_decode_ctl.scala 337:22] - cam_in[1].valid <= cam[1].valid @[el2_dec_decode_ctl.scala 337:22] - skip @[el2_dec_decode_ctl.scala 336:16] - node _T_134 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:37] - node _T_135 = eq(io.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 339:79] - node _T_136 = and(_T_134, _T_135) @[el2_dec_decode_ctl.scala 339:44] - node _T_137 = eq(cam[1].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:115] - node _T_138 = and(_T_136, _T_137) @[el2_dec_decode_ctl.scala 339:100] - when _T_138 : @[el2_dec_decode_ctl.scala 339:122] - cam_in[1].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 340:25] - skip @[el2_dec_decode_ctl.scala 339:122] - when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 343:32] - cam_in[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] - skip @[el2_dec_decode_ctl.scala 343:32] - wire _T_139 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 347:70] - _T_139.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_139.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_139.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_139.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - reg _T_140 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_139)) @[el2_dec_decode_ctl.scala 347:47] - _T_140.bits.rd <= cam_in[1].bits.rd @[el2_dec_decode_ctl.scala 347:47] - _T_140.bits.tag <= cam_in[1].bits.tag @[el2_dec_decode_ctl.scala 347:47] - _T_140.bits.wb <= cam_in[1].bits.wb @[el2_dec_decode_ctl.scala 347:47] - _T_140.valid <= cam_in[1].valid @[el2_dec_decode_ctl.scala 347:47] - cam_raw[1].bits.rd <= _T_140.bits.rd @[el2_dec_decode_ctl.scala 347:15] - cam_raw[1].bits.tag <= _T_140.bits.tag @[el2_dec_decode_ctl.scala 347:15] - cam_raw[1].bits.wb <= _T_140.bits.wb @[el2_dec_decode_ctl.scala 347:15] - cam_raw[1].valid <= _T_140.valid @[el2_dec_decode_ctl.scala 347:15] - node _T_141 = eq(io.lsu_nonblock_load_data_tag, cam_raw[1].bits.tag) @[el2_dec_decode_ctl.scala 348:46] - node _T_142 = and(_T_141, cam_raw[1].valid) @[el2_dec_decode_ctl.scala 348:71] - nonblock_load_write[1] <= _T_142 @[el2_dec_decode_ctl.scala 348:28] - node _T_143 = eq(io.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 321:66] - node _T_144 = and(io.lsu_nonblock_load_inv_r, _T_143) @[el2_dec_decode_ctl.scala 321:45] - node _T_145 = and(_T_144, cam[2].valid) @[el2_dec_decode_ctl.scala 321:87] - cam_inv_reset_val[2] <= _T_145 @[el2_dec_decode_ctl.scala 321:26] - node _T_146 = eq(io.lsu_nonblock_load_data_tag, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 322:67] - node _T_147 = and(cam_data_reset, _T_146) @[el2_dec_decode_ctl.scala 322:45] - node _T_148 = and(_T_147, cam_raw[2].valid) @[el2_dec_decode_ctl.scala 322:88] - cam_data_reset_val[2] <= _T_148 @[el2_dec_decode_ctl.scala 322:27] - wire _T_149 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 323:28] - _T_149.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_149.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_149.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_149.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - cam_in[2].bits.rd <= _T_149.bits.rd @[el2_dec_decode_ctl.scala 323:14] - cam_in[2].bits.tag <= _T_149.bits.tag @[el2_dec_decode_ctl.scala 323:14] - cam_in[2].bits.wb <= _T_149.bits.wb @[el2_dec_decode_ctl.scala 323:14] - cam_in[2].valid <= _T_149.valid @[el2_dec_decode_ctl.scala 323:14] - cam[2].bits.rd <= cam_raw[2].bits.rd @[el2_dec_decode_ctl.scala 324:11] - cam[2].bits.tag <= cam_raw[2].bits.tag @[el2_dec_decode_ctl.scala 324:11] - cam[2].bits.wb <= cam_raw[2].bits.wb @[el2_dec_decode_ctl.scala 324:11] - cam[2].valid <= cam_raw[2].valid @[el2_dec_decode_ctl.scala 324:11] - node _T_150 = bits(cam_data_reset_val[2], 0, 0) @[el2_dec_decode_ctl.scala 326:32] - when _T_150 : @[el2_dec_decode_ctl.scala 326:39] - cam[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 327:20] - skip @[el2_dec_decode_ctl.scala 326:39] - node _T_151 = bits(cam_wen, 2, 2) @[el2_dec_decode_ctl.scala 329:17] - node _T_152 = bits(_T_151, 0, 0) @[el2_dec_decode_ctl.scala 329:21] - when _T_152 : @[el2_dec_decode_ctl.scala 329:28] - cam_in[2].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 330:27] - cam_in[2].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 331:32] - cam_in[2].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 332:32] - cam_in[2].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 333:32] - skip @[el2_dec_decode_ctl.scala 329:28] - else : @[el2_dec_decode_ctl.scala 334:131] - node _T_153 = bits(cam_inv_reset_val[2], 0, 0) @[el2_dec_decode_ctl.scala 334:37] - node _T_154 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 334:57] - node _T_155 = eq(r_d_in.bits.i0rd, cam[2].bits.rd) @[el2_dec_decode_ctl.scala 334:85] - node _T_156 = and(_T_154, _T_155) @[el2_dec_decode_ctl.scala 334:64] - node _T_157 = bits(cam[2].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 334:123] - node _T_158 = and(_T_156, _T_157) @[el2_dec_decode_ctl.scala 334:105] - node _T_159 = or(_T_153, _T_158) @[el2_dec_decode_ctl.scala 334:44] - when _T_159 : @[el2_dec_decode_ctl.scala 334:131] - cam_in[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 335:23] - skip @[el2_dec_decode_ctl.scala 334:131] - else : @[el2_dec_decode_ctl.scala 336:16] - cam_in[2].bits.rd <= cam[2].bits.rd @[el2_dec_decode_ctl.scala 337:22] - cam_in[2].bits.tag <= cam[2].bits.tag @[el2_dec_decode_ctl.scala 337:22] - cam_in[2].bits.wb <= cam[2].bits.wb @[el2_dec_decode_ctl.scala 337:22] - cam_in[2].valid <= cam[2].valid @[el2_dec_decode_ctl.scala 337:22] - skip @[el2_dec_decode_ctl.scala 336:16] - node _T_160 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:37] - node _T_161 = eq(io.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 339:79] - node _T_162 = and(_T_160, _T_161) @[el2_dec_decode_ctl.scala 339:44] - node _T_163 = eq(cam[2].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:115] - node _T_164 = and(_T_162, _T_163) @[el2_dec_decode_ctl.scala 339:100] - when _T_164 : @[el2_dec_decode_ctl.scala 339:122] - cam_in[2].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 340:25] - skip @[el2_dec_decode_ctl.scala 339:122] - when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 343:32] - cam_in[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] - skip @[el2_dec_decode_ctl.scala 343:32] - wire _T_165 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 347:70] - _T_165.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_165.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_165.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_165.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - reg _T_166 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_165)) @[el2_dec_decode_ctl.scala 347:47] - _T_166.bits.rd <= cam_in[2].bits.rd @[el2_dec_decode_ctl.scala 347:47] - _T_166.bits.tag <= cam_in[2].bits.tag @[el2_dec_decode_ctl.scala 347:47] - _T_166.bits.wb <= cam_in[2].bits.wb @[el2_dec_decode_ctl.scala 347:47] - _T_166.valid <= cam_in[2].valid @[el2_dec_decode_ctl.scala 347:47] - cam_raw[2].bits.rd <= _T_166.bits.rd @[el2_dec_decode_ctl.scala 347:15] - cam_raw[2].bits.tag <= _T_166.bits.tag @[el2_dec_decode_ctl.scala 347:15] - cam_raw[2].bits.wb <= _T_166.bits.wb @[el2_dec_decode_ctl.scala 347:15] - cam_raw[2].valid <= _T_166.valid @[el2_dec_decode_ctl.scala 347:15] - node _T_167 = eq(io.lsu_nonblock_load_data_tag, cam_raw[2].bits.tag) @[el2_dec_decode_ctl.scala 348:46] - node _T_168 = and(_T_167, cam_raw[2].valid) @[el2_dec_decode_ctl.scala 348:71] - nonblock_load_write[2] <= _T_168 @[el2_dec_decode_ctl.scala 348:28] - node _T_169 = eq(io.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 321:66] - node _T_170 = and(io.lsu_nonblock_load_inv_r, _T_169) @[el2_dec_decode_ctl.scala 321:45] - node _T_171 = and(_T_170, cam[3].valid) @[el2_dec_decode_ctl.scala 321:87] - cam_inv_reset_val[3] <= _T_171 @[el2_dec_decode_ctl.scala 321:26] - node _T_172 = eq(io.lsu_nonblock_load_data_tag, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 322:67] - node _T_173 = and(cam_data_reset, _T_172) @[el2_dec_decode_ctl.scala 322:45] - node _T_174 = and(_T_173, cam_raw[3].valid) @[el2_dec_decode_ctl.scala 322:88] - cam_data_reset_val[3] <= _T_174 @[el2_dec_decode_ctl.scala 322:27] - wire _T_175 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 323:28] - _T_175.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_175.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_175.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - _T_175.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 323:28] - cam_in[3].bits.rd <= _T_175.bits.rd @[el2_dec_decode_ctl.scala 323:14] - cam_in[3].bits.tag <= _T_175.bits.tag @[el2_dec_decode_ctl.scala 323:14] - cam_in[3].bits.wb <= _T_175.bits.wb @[el2_dec_decode_ctl.scala 323:14] - cam_in[3].valid <= _T_175.valid @[el2_dec_decode_ctl.scala 323:14] - cam[3].bits.rd <= cam_raw[3].bits.rd @[el2_dec_decode_ctl.scala 324:11] - cam[3].bits.tag <= cam_raw[3].bits.tag @[el2_dec_decode_ctl.scala 324:11] - cam[3].bits.wb <= cam_raw[3].bits.wb @[el2_dec_decode_ctl.scala 324:11] - cam[3].valid <= cam_raw[3].valid @[el2_dec_decode_ctl.scala 324:11] - node _T_176 = bits(cam_data_reset_val[3], 0, 0) @[el2_dec_decode_ctl.scala 326:32] - when _T_176 : @[el2_dec_decode_ctl.scala 326:39] - cam[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 327:20] - skip @[el2_dec_decode_ctl.scala 326:39] - node _T_177 = bits(cam_wen, 3, 3) @[el2_dec_decode_ctl.scala 329:17] - node _T_178 = bits(_T_177, 0, 0) @[el2_dec_decode_ctl.scala 329:21] - when _T_178 : @[el2_dec_decode_ctl.scala 329:28] - cam_in[3].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 330:27] - cam_in[3].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 331:32] - cam_in[3].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 332:32] - cam_in[3].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 333:32] - skip @[el2_dec_decode_ctl.scala 329:28] - else : @[el2_dec_decode_ctl.scala 334:131] - node _T_179 = bits(cam_inv_reset_val[3], 0, 0) @[el2_dec_decode_ctl.scala 334:37] - node _T_180 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 334:57] - node _T_181 = eq(r_d_in.bits.i0rd, cam[3].bits.rd) @[el2_dec_decode_ctl.scala 334:85] - node _T_182 = and(_T_180, _T_181) @[el2_dec_decode_ctl.scala 334:64] - node _T_183 = bits(cam[3].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 334:123] - node _T_184 = and(_T_182, _T_183) @[el2_dec_decode_ctl.scala 334:105] - node _T_185 = or(_T_179, _T_184) @[el2_dec_decode_ctl.scala 334:44] - when _T_185 : @[el2_dec_decode_ctl.scala 334:131] - cam_in[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 335:23] - skip @[el2_dec_decode_ctl.scala 334:131] - else : @[el2_dec_decode_ctl.scala 336:16] - cam_in[3].bits.rd <= cam[3].bits.rd @[el2_dec_decode_ctl.scala 337:22] - cam_in[3].bits.tag <= cam[3].bits.tag @[el2_dec_decode_ctl.scala 337:22] - cam_in[3].bits.wb <= cam[3].bits.wb @[el2_dec_decode_ctl.scala 337:22] - cam_in[3].valid <= cam[3].valid @[el2_dec_decode_ctl.scala 337:22] - skip @[el2_dec_decode_ctl.scala 336:16] - node _T_186 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:37] - node _T_187 = eq(io.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 339:79] - node _T_188 = and(_T_186, _T_187) @[el2_dec_decode_ctl.scala 339:44] - node _T_189 = eq(cam[3].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 339:115] - node _T_190 = and(_T_188, _T_189) @[el2_dec_decode_ctl.scala 339:100] - when _T_190 : @[el2_dec_decode_ctl.scala 339:122] - cam_in[3].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 340:25] - skip @[el2_dec_decode_ctl.scala 339:122] - when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 343:32] - cam_in[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] - skip @[el2_dec_decode_ctl.scala 343:32] - wire _T_191 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 347:70] - _T_191.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_191.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_191.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - _T_191.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 347:70] - reg _T_192 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_191)) @[el2_dec_decode_ctl.scala 347:47] - _T_192.bits.rd <= cam_in[3].bits.rd @[el2_dec_decode_ctl.scala 347:47] - _T_192.bits.tag <= cam_in[3].bits.tag @[el2_dec_decode_ctl.scala 347:47] - _T_192.bits.wb <= cam_in[3].bits.wb @[el2_dec_decode_ctl.scala 347:47] - _T_192.valid <= cam_in[3].valid @[el2_dec_decode_ctl.scala 347:47] - cam_raw[3].bits.rd <= _T_192.bits.rd @[el2_dec_decode_ctl.scala 347:15] - cam_raw[3].bits.tag <= _T_192.bits.tag @[el2_dec_decode_ctl.scala 347:15] - cam_raw[3].bits.wb <= _T_192.bits.wb @[el2_dec_decode_ctl.scala 347:15] - cam_raw[3].valid <= _T_192.valid @[el2_dec_decode_ctl.scala 347:15] - node _T_193 = eq(io.lsu_nonblock_load_data_tag, cam_raw[3].bits.tag) @[el2_dec_decode_ctl.scala 348:46] - node _T_194 = and(_T_193, cam_raw[3].valid) @[el2_dec_decode_ctl.scala 348:71] - nonblock_load_write[3] <= _T_194 @[el2_dec_decode_ctl.scala 348:28] - io.dec_nonblock_load_waddr <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 351:29] - node _T_195 = eq(r_d_in.bits.i0rd, io.dec_nonblock_load_waddr) @[el2_dec_decode_ctl.scala 353:49] - node nonblock_load_cancel = and(_T_195, i0_wen_r) @[el2_dec_decode_ctl.scala 353:81] - node _T_196 = or(nonblock_load_write[0], nonblock_load_write[1]) @[el2_dec_decode_ctl.scala 354:95] - node _T_197 = or(_T_196, nonblock_load_write[2]) @[el2_dec_decode_ctl.scala 354:95] - node _T_198 = or(_T_197, nonblock_load_write[3]) @[el2_dec_decode_ctl.scala 354:95] - node _T_199 = bits(_T_198, 0, 0) @[el2_dec_decode_ctl.scala 354:99] - node _T_200 = and(io.lsu_nonblock_load_data_valid, _T_199) @[el2_dec_decode_ctl.scala 354:64] - node _T_201 = eq(nonblock_load_cancel, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 354:109] - node _T_202 = and(_T_200, _T_201) @[el2_dec_decode_ctl.scala 354:106] - io.dec_nonblock_load_wen <= _T_202 @[el2_dec_decode_ctl.scala 354:28] - node _T_203 = eq(nonblock_load_rd, i0r.rs1) @[el2_dec_decode_ctl.scala 355:54] - node _T_204 = and(_T_203, io.lsu_nonblock_load_valid_m) @[el2_dec_decode_ctl.scala 355:66] - node _T_205 = and(_T_204, io.dec_i0_rs1_en_d) @[el2_dec_decode_ctl.scala 355:97] - node _T_206 = eq(nonblock_load_rd, i0r.rs2) @[el2_dec_decode_ctl.scala 355:137] - node _T_207 = and(_T_206, io.lsu_nonblock_load_valid_m) @[el2_dec_decode_ctl.scala 355:149] - node _T_208 = and(_T_207, io.dec_i0_rs2_en_d) @[el2_dec_decode_ctl.scala 355:180] - node i0_nonblock_boundary_stall = or(_T_205, _T_208) @[el2_dec_decode_ctl.scala 355:118] - i0_nonblock_load_stall <= i0_nonblock_boundary_stall @[el2_dec_decode_ctl.scala 357:26] + node i0_load_kill_wen_r = and(nonblock_load_valid_m_delay, r_d.bits.i0load) @[el2_dec_decode_ctl.scala 328:56] + node _T_91 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 330:66] + node _T_92 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_91) @[el2_dec_decode_ctl.scala 330:45] + node _T_93 = and(_T_92, cam[0].valid) @[el2_dec_decode_ctl.scala 330:87] + cam_inv_reset_val[0] <= _T_93 @[el2_dec_decode_ctl.scala 330:26] + node _T_94 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 331:67] + node _T_95 = and(cam_data_reset, _T_94) @[el2_dec_decode_ctl.scala 331:45] + node _T_96 = and(_T_95, cam_raw[0].valid) @[el2_dec_decode_ctl.scala 331:88] + cam_data_reset_val[0] <= _T_96 @[el2_dec_decode_ctl.scala 331:27] + wire _T_97 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 332:28] + _T_97.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_97.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_97.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_97.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + cam_in[0].bits.rd <= _T_97.bits.rd @[el2_dec_decode_ctl.scala 332:14] + cam_in[0].bits.tag <= _T_97.bits.tag @[el2_dec_decode_ctl.scala 332:14] + cam_in[0].bits.wb <= _T_97.bits.wb @[el2_dec_decode_ctl.scala 332:14] + cam_in[0].valid <= _T_97.valid @[el2_dec_decode_ctl.scala 332:14] + cam[0].bits.rd <= cam_raw[0].bits.rd @[el2_dec_decode_ctl.scala 333:11] + cam[0].bits.tag <= cam_raw[0].bits.tag @[el2_dec_decode_ctl.scala 333:11] + cam[0].bits.wb <= cam_raw[0].bits.wb @[el2_dec_decode_ctl.scala 333:11] + cam[0].valid <= cam_raw[0].valid @[el2_dec_decode_ctl.scala 333:11] + node _T_98 = bits(cam_data_reset_val[0], 0, 0) @[el2_dec_decode_ctl.scala 335:32] + when _T_98 : @[el2_dec_decode_ctl.scala 335:39] + cam[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 336:20] + skip @[el2_dec_decode_ctl.scala 335:39] + node _T_99 = bits(cam_wen, 0, 0) @[el2_dec_decode_ctl.scala 338:17] + node _T_100 = bits(_T_99, 0, 0) @[el2_dec_decode_ctl.scala 338:21] + when _T_100 : @[el2_dec_decode_ctl.scala 338:28] + cam_in[0].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 339:27] + cam_in[0].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 340:32] + cam_in[0].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 341:32] + cam_in[0].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 342:32] + skip @[el2_dec_decode_ctl.scala 338:28] + else : @[el2_dec_decode_ctl.scala 343:131] + node _T_101 = bits(cam_inv_reset_val[0], 0, 0) @[el2_dec_decode_ctl.scala 343:37] + node _T_102 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 343:57] + node _T_103 = eq(r_d_in.bits.i0rd, cam[0].bits.rd) @[el2_dec_decode_ctl.scala 343:85] + node _T_104 = and(_T_102, _T_103) @[el2_dec_decode_ctl.scala 343:64] + node _T_105 = bits(cam[0].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 343:123] + node _T_106 = and(_T_104, _T_105) @[el2_dec_decode_ctl.scala 343:105] + node _T_107 = or(_T_101, _T_106) @[el2_dec_decode_ctl.scala 343:44] + when _T_107 : @[el2_dec_decode_ctl.scala 343:131] + cam_in[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] + skip @[el2_dec_decode_ctl.scala 343:131] + else : @[el2_dec_decode_ctl.scala 345:16] + cam_in[0].bits.rd <= cam[0].bits.rd @[el2_dec_decode_ctl.scala 346:22] + cam_in[0].bits.tag <= cam[0].bits.tag @[el2_dec_decode_ctl.scala 346:22] + cam_in[0].bits.wb <= cam[0].bits.wb @[el2_dec_decode_ctl.scala 346:22] + cam_in[0].valid <= cam[0].valid @[el2_dec_decode_ctl.scala 346:22] + skip @[el2_dec_decode_ctl.scala 345:16] + node _T_108 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:37] + node _T_109 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[el2_dec_decode_ctl.scala 348:92] + node _T_110 = and(_T_108, _T_109) @[el2_dec_decode_ctl.scala 348:44] + node _T_111 = eq(cam[0].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:128] + node _T_112 = and(_T_110, _T_111) @[el2_dec_decode_ctl.scala 348:113] + when _T_112 : @[el2_dec_decode_ctl.scala 348:135] + cam_in[0].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 349:25] + skip @[el2_dec_decode_ctl.scala 348:135] + when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 352:32] + cam_in[0].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 353:23] + skip @[el2_dec_decode_ctl.scala 352:32] + wire _T_113 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 356:70] + _T_113.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_113.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_113.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_113.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + reg _T_114 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_113)) @[el2_dec_decode_ctl.scala 356:47] + _T_114.bits.rd <= cam_in[0].bits.rd @[el2_dec_decode_ctl.scala 356:47] + _T_114.bits.tag <= cam_in[0].bits.tag @[el2_dec_decode_ctl.scala 356:47] + _T_114.bits.wb <= cam_in[0].bits.wb @[el2_dec_decode_ctl.scala 356:47] + _T_114.valid <= cam_in[0].valid @[el2_dec_decode_ctl.scala 356:47] + cam_raw[0].bits.rd <= _T_114.bits.rd @[el2_dec_decode_ctl.scala 356:15] + cam_raw[0].bits.tag <= _T_114.bits.tag @[el2_dec_decode_ctl.scala 356:15] + cam_raw[0].bits.wb <= _T_114.bits.wb @[el2_dec_decode_ctl.scala 356:15] + cam_raw[0].valid <= _T_114.valid @[el2_dec_decode_ctl.scala 356:15] + node _T_115 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[0].bits.tag) @[el2_dec_decode_ctl.scala 357:46] + node _T_116 = and(_T_115, cam_raw[0].valid) @[el2_dec_decode_ctl.scala 357:71] + nonblock_load_write[0] <= _T_116 @[el2_dec_decode_ctl.scala 357:28] + node _T_117 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 330:66] + node _T_118 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_117) @[el2_dec_decode_ctl.scala 330:45] + node _T_119 = and(_T_118, cam[1].valid) @[el2_dec_decode_ctl.scala 330:87] + cam_inv_reset_val[1] <= _T_119 @[el2_dec_decode_ctl.scala 330:26] + node _T_120 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 331:67] + node _T_121 = and(cam_data_reset, _T_120) @[el2_dec_decode_ctl.scala 331:45] + node _T_122 = and(_T_121, cam_raw[1].valid) @[el2_dec_decode_ctl.scala 331:88] + cam_data_reset_val[1] <= _T_122 @[el2_dec_decode_ctl.scala 331:27] + wire _T_123 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 332:28] + _T_123.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_123.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_123.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_123.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + cam_in[1].bits.rd <= _T_123.bits.rd @[el2_dec_decode_ctl.scala 332:14] + cam_in[1].bits.tag <= _T_123.bits.tag @[el2_dec_decode_ctl.scala 332:14] + cam_in[1].bits.wb <= _T_123.bits.wb @[el2_dec_decode_ctl.scala 332:14] + cam_in[1].valid <= _T_123.valid @[el2_dec_decode_ctl.scala 332:14] + cam[1].bits.rd <= cam_raw[1].bits.rd @[el2_dec_decode_ctl.scala 333:11] + cam[1].bits.tag <= cam_raw[1].bits.tag @[el2_dec_decode_ctl.scala 333:11] + cam[1].bits.wb <= cam_raw[1].bits.wb @[el2_dec_decode_ctl.scala 333:11] + cam[1].valid <= cam_raw[1].valid @[el2_dec_decode_ctl.scala 333:11] + node _T_124 = bits(cam_data_reset_val[1], 0, 0) @[el2_dec_decode_ctl.scala 335:32] + when _T_124 : @[el2_dec_decode_ctl.scala 335:39] + cam[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 336:20] + skip @[el2_dec_decode_ctl.scala 335:39] + node _T_125 = bits(cam_wen, 1, 1) @[el2_dec_decode_ctl.scala 338:17] + node _T_126 = bits(_T_125, 0, 0) @[el2_dec_decode_ctl.scala 338:21] + when _T_126 : @[el2_dec_decode_ctl.scala 338:28] + cam_in[1].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 339:27] + cam_in[1].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 340:32] + cam_in[1].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 341:32] + cam_in[1].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 342:32] + skip @[el2_dec_decode_ctl.scala 338:28] + else : @[el2_dec_decode_ctl.scala 343:131] + node _T_127 = bits(cam_inv_reset_val[1], 0, 0) @[el2_dec_decode_ctl.scala 343:37] + node _T_128 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 343:57] + node _T_129 = eq(r_d_in.bits.i0rd, cam[1].bits.rd) @[el2_dec_decode_ctl.scala 343:85] + node _T_130 = and(_T_128, _T_129) @[el2_dec_decode_ctl.scala 343:64] + node _T_131 = bits(cam[1].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 343:123] + node _T_132 = and(_T_130, _T_131) @[el2_dec_decode_ctl.scala 343:105] + node _T_133 = or(_T_127, _T_132) @[el2_dec_decode_ctl.scala 343:44] + when _T_133 : @[el2_dec_decode_ctl.scala 343:131] + cam_in[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] + skip @[el2_dec_decode_ctl.scala 343:131] + else : @[el2_dec_decode_ctl.scala 345:16] + cam_in[1].bits.rd <= cam[1].bits.rd @[el2_dec_decode_ctl.scala 346:22] + cam_in[1].bits.tag <= cam[1].bits.tag @[el2_dec_decode_ctl.scala 346:22] + cam_in[1].bits.wb <= cam[1].bits.wb @[el2_dec_decode_ctl.scala 346:22] + cam_in[1].valid <= cam[1].valid @[el2_dec_decode_ctl.scala 346:22] + skip @[el2_dec_decode_ctl.scala 345:16] + node _T_134 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:37] + node _T_135 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[el2_dec_decode_ctl.scala 348:92] + node _T_136 = and(_T_134, _T_135) @[el2_dec_decode_ctl.scala 348:44] + node _T_137 = eq(cam[1].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:128] + node _T_138 = and(_T_136, _T_137) @[el2_dec_decode_ctl.scala 348:113] + when _T_138 : @[el2_dec_decode_ctl.scala 348:135] + cam_in[1].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 349:25] + skip @[el2_dec_decode_ctl.scala 348:135] + when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 352:32] + cam_in[1].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 353:23] + skip @[el2_dec_decode_ctl.scala 352:32] + wire _T_139 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 356:70] + _T_139.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_139.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_139.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_139.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + reg _T_140 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_139)) @[el2_dec_decode_ctl.scala 356:47] + _T_140.bits.rd <= cam_in[1].bits.rd @[el2_dec_decode_ctl.scala 356:47] + _T_140.bits.tag <= cam_in[1].bits.tag @[el2_dec_decode_ctl.scala 356:47] + _T_140.bits.wb <= cam_in[1].bits.wb @[el2_dec_decode_ctl.scala 356:47] + _T_140.valid <= cam_in[1].valid @[el2_dec_decode_ctl.scala 356:47] + cam_raw[1].bits.rd <= _T_140.bits.rd @[el2_dec_decode_ctl.scala 356:15] + cam_raw[1].bits.tag <= _T_140.bits.tag @[el2_dec_decode_ctl.scala 356:15] + cam_raw[1].bits.wb <= _T_140.bits.wb @[el2_dec_decode_ctl.scala 356:15] + cam_raw[1].valid <= _T_140.valid @[el2_dec_decode_ctl.scala 356:15] + node _T_141 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[1].bits.tag) @[el2_dec_decode_ctl.scala 357:46] + node _T_142 = and(_T_141, cam_raw[1].valid) @[el2_dec_decode_ctl.scala 357:71] + nonblock_load_write[1] <= _T_142 @[el2_dec_decode_ctl.scala 357:28] + node _T_143 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 330:66] + node _T_144 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_143) @[el2_dec_decode_ctl.scala 330:45] + node _T_145 = and(_T_144, cam[2].valid) @[el2_dec_decode_ctl.scala 330:87] + cam_inv_reset_val[2] <= _T_145 @[el2_dec_decode_ctl.scala 330:26] + node _T_146 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 331:67] + node _T_147 = and(cam_data_reset, _T_146) @[el2_dec_decode_ctl.scala 331:45] + node _T_148 = and(_T_147, cam_raw[2].valid) @[el2_dec_decode_ctl.scala 331:88] + cam_data_reset_val[2] <= _T_148 @[el2_dec_decode_ctl.scala 331:27] + wire _T_149 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 332:28] + _T_149.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_149.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_149.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_149.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + cam_in[2].bits.rd <= _T_149.bits.rd @[el2_dec_decode_ctl.scala 332:14] + cam_in[2].bits.tag <= _T_149.bits.tag @[el2_dec_decode_ctl.scala 332:14] + cam_in[2].bits.wb <= _T_149.bits.wb @[el2_dec_decode_ctl.scala 332:14] + cam_in[2].valid <= _T_149.valid @[el2_dec_decode_ctl.scala 332:14] + cam[2].bits.rd <= cam_raw[2].bits.rd @[el2_dec_decode_ctl.scala 333:11] + cam[2].bits.tag <= cam_raw[2].bits.tag @[el2_dec_decode_ctl.scala 333:11] + cam[2].bits.wb <= cam_raw[2].bits.wb @[el2_dec_decode_ctl.scala 333:11] + cam[2].valid <= cam_raw[2].valid @[el2_dec_decode_ctl.scala 333:11] + node _T_150 = bits(cam_data_reset_val[2], 0, 0) @[el2_dec_decode_ctl.scala 335:32] + when _T_150 : @[el2_dec_decode_ctl.scala 335:39] + cam[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 336:20] + skip @[el2_dec_decode_ctl.scala 335:39] + node _T_151 = bits(cam_wen, 2, 2) @[el2_dec_decode_ctl.scala 338:17] + node _T_152 = bits(_T_151, 0, 0) @[el2_dec_decode_ctl.scala 338:21] + when _T_152 : @[el2_dec_decode_ctl.scala 338:28] + cam_in[2].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 339:27] + cam_in[2].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 340:32] + cam_in[2].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 341:32] + cam_in[2].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 342:32] + skip @[el2_dec_decode_ctl.scala 338:28] + else : @[el2_dec_decode_ctl.scala 343:131] + node _T_153 = bits(cam_inv_reset_val[2], 0, 0) @[el2_dec_decode_ctl.scala 343:37] + node _T_154 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 343:57] + node _T_155 = eq(r_d_in.bits.i0rd, cam[2].bits.rd) @[el2_dec_decode_ctl.scala 343:85] + node _T_156 = and(_T_154, _T_155) @[el2_dec_decode_ctl.scala 343:64] + node _T_157 = bits(cam[2].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 343:123] + node _T_158 = and(_T_156, _T_157) @[el2_dec_decode_ctl.scala 343:105] + node _T_159 = or(_T_153, _T_158) @[el2_dec_decode_ctl.scala 343:44] + when _T_159 : @[el2_dec_decode_ctl.scala 343:131] + cam_in[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] + skip @[el2_dec_decode_ctl.scala 343:131] + else : @[el2_dec_decode_ctl.scala 345:16] + cam_in[2].bits.rd <= cam[2].bits.rd @[el2_dec_decode_ctl.scala 346:22] + cam_in[2].bits.tag <= cam[2].bits.tag @[el2_dec_decode_ctl.scala 346:22] + cam_in[2].bits.wb <= cam[2].bits.wb @[el2_dec_decode_ctl.scala 346:22] + cam_in[2].valid <= cam[2].valid @[el2_dec_decode_ctl.scala 346:22] + skip @[el2_dec_decode_ctl.scala 345:16] + node _T_160 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:37] + node _T_161 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[el2_dec_decode_ctl.scala 348:92] + node _T_162 = and(_T_160, _T_161) @[el2_dec_decode_ctl.scala 348:44] + node _T_163 = eq(cam[2].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:128] + node _T_164 = and(_T_162, _T_163) @[el2_dec_decode_ctl.scala 348:113] + when _T_164 : @[el2_dec_decode_ctl.scala 348:135] + cam_in[2].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 349:25] + skip @[el2_dec_decode_ctl.scala 348:135] + when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 352:32] + cam_in[2].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 353:23] + skip @[el2_dec_decode_ctl.scala 352:32] + wire _T_165 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 356:70] + _T_165.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_165.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_165.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_165.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + reg _T_166 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_165)) @[el2_dec_decode_ctl.scala 356:47] + _T_166.bits.rd <= cam_in[2].bits.rd @[el2_dec_decode_ctl.scala 356:47] + _T_166.bits.tag <= cam_in[2].bits.tag @[el2_dec_decode_ctl.scala 356:47] + _T_166.bits.wb <= cam_in[2].bits.wb @[el2_dec_decode_ctl.scala 356:47] + _T_166.valid <= cam_in[2].valid @[el2_dec_decode_ctl.scala 356:47] + cam_raw[2].bits.rd <= _T_166.bits.rd @[el2_dec_decode_ctl.scala 356:15] + cam_raw[2].bits.tag <= _T_166.bits.tag @[el2_dec_decode_ctl.scala 356:15] + cam_raw[2].bits.wb <= _T_166.bits.wb @[el2_dec_decode_ctl.scala 356:15] + cam_raw[2].valid <= _T_166.valid @[el2_dec_decode_ctl.scala 356:15] + node _T_167 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[2].bits.tag) @[el2_dec_decode_ctl.scala 357:46] + node _T_168 = and(_T_167, cam_raw[2].valid) @[el2_dec_decode_ctl.scala 357:71] + nonblock_load_write[2] <= _T_168 @[el2_dec_decode_ctl.scala 357:28] + node _T_169 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 330:66] + node _T_170 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_169) @[el2_dec_decode_ctl.scala 330:45] + node _T_171 = and(_T_170, cam[3].valid) @[el2_dec_decode_ctl.scala 330:87] + cam_inv_reset_val[3] <= _T_171 @[el2_dec_decode_ctl.scala 330:26] + node _T_172 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 331:67] + node _T_173 = and(cam_data_reset, _T_172) @[el2_dec_decode_ctl.scala 331:45] + node _T_174 = and(_T_173, cam_raw[3].valid) @[el2_dec_decode_ctl.scala 331:88] + cam_data_reset_val[3] <= _T_174 @[el2_dec_decode_ctl.scala 331:27] + wire _T_175 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 332:28] + _T_175.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_175.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_175.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + _T_175.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 332:28] + cam_in[3].bits.rd <= _T_175.bits.rd @[el2_dec_decode_ctl.scala 332:14] + cam_in[3].bits.tag <= _T_175.bits.tag @[el2_dec_decode_ctl.scala 332:14] + cam_in[3].bits.wb <= _T_175.bits.wb @[el2_dec_decode_ctl.scala 332:14] + cam_in[3].valid <= _T_175.valid @[el2_dec_decode_ctl.scala 332:14] + cam[3].bits.rd <= cam_raw[3].bits.rd @[el2_dec_decode_ctl.scala 333:11] + cam[3].bits.tag <= cam_raw[3].bits.tag @[el2_dec_decode_ctl.scala 333:11] + cam[3].bits.wb <= cam_raw[3].bits.wb @[el2_dec_decode_ctl.scala 333:11] + cam[3].valid <= cam_raw[3].valid @[el2_dec_decode_ctl.scala 333:11] + node _T_176 = bits(cam_data_reset_val[3], 0, 0) @[el2_dec_decode_ctl.scala 335:32] + when _T_176 : @[el2_dec_decode_ctl.scala 335:39] + cam[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 336:20] + skip @[el2_dec_decode_ctl.scala 335:39] + node _T_177 = bits(cam_wen, 3, 3) @[el2_dec_decode_ctl.scala 338:17] + node _T_178 = bits(_T_177, 0, 0) @[el2_dec_decode_ctl.scala 338:21] + when _T_178 : @[el2_dec_decode_ctl.scala 338:28] + cam_in[3].valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 339:27] + cam_in[3].bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 340:32] + cam_in[3].bits.tag <= cam_write_tag @[el2_dec_decode_ctl.scala 341:32] + cam_in[3].bits.rd <= nonblock_load_rd @[el2_dec_decode_ctl.scala 342:32] + skip @[el2_dec_decode_ctl.scala 338:28] + else : @[el2_dec_decode_ctl.scala 343:131] + node _T_179 = bits(cam_inv_reset_val[3], 0, 0) @[el2_dec_decode_ctl.scala 343:37] + node _T_180 = bits(i0_wen_r, 0, 0) @[el2_dec_decode_ctl.scala 343:57] + node _T_181 = eq(r_d_in.bits.i0rd, cam[3].bits.rd) @[el2_dec_decode_ctl.scala 343:85] + node _T_182 = and(_T_180, _T_181) @[el2_dec_decode_ctl.scala 343:64] + node _T_183 = bits(cam[3].bits.wb, 0, 0) @[el2_dec_decode_ctl.scala 343:123] + node _T_184 = and(_T_182, _T_183) @[el2_dec_decode_ctl.scala 343:105] + node _T_185 = or(_T_179, _T_184) @[el2_dec_decode_ctl.scala 343:44] + when _T_185 : @[el2_dec_decode_ctl.scala 343:131] + cam_in[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 344:23] + skip @[el2_dec_decode_ctl.scala 343:131] + else : @[el2_dec_decode_ctl.scala 345:16] + cam_in[3].bits.rd <= cam[3].bits.rd @[el2_dec_decode_ctl.scala 346:22] + cam_in[3].bits.tag <= cam[3].bits.tag @[el2_dec_decode_ctl.scala 346:22] + cam_in[3].bits.wb <= cam[3].bits.wb @[el2_dec_decode_ctl.scala 346:22] + cam_in[3].valid <= cam[3].valid @[el2_dec_decode_ctl.scala 346:22] + skip @[el2_dec_decode_ctl.scala 345:16] + node _T_186 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:37] + node _T_187 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[el2_dec_decode_ctl.scala 348:92] + node _T_188 = and(_T_186, _T_187) @[el2_dec_decode_ctl.scala 348:44] + node _T_189 = eq(cam[3].valid, UInt<1>("h01")) @[el2_dec_decode_ctl.scala 348:128] + node _T_190 = and(_T_188, _T_189) @[el2_dec_decode_ctl.scala 348:113] + when _T_190 : @[el2_dec_decode_ctl.scala 348:135] + cam_in[3].bits.wb <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 349:25] + skip @[el2_dec_decode_ctl.scala 348:135] + when io.dec_tlu_force_halt : @[el2_dec_decode_ctl.scala 352:32] + cam_in[3].valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 353:23] + skip @[el2_dec_decode_ctl.scala 352:32] + wire _T_191 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[el2_dec_decode_ctl.scala 356:70] + _T_191.bits.rd <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_191.bits.tag <= UInt<3>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_191.bits.wb <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + _T_191.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 356:70] + reg _T_192 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, io.free_clk with : (reset => (reset, _T_191)) @[el2_dec_decode_ctl.scala 356:47] + _T_192.bits.rd <= cam_in[3].bits.rd @[el2_dec_decode_ctl.scala 356:47] + _T_192.bits.tag <= cam_in[3].bits.tag @[el2_dec_decode_ctl.scala 356:47] + _T_192.bits.wb <= cam_in[3].bits.wb @[el2_dec_decode_ctl.scala 356:47] + _T_192.valid <= cam_in[3].valid @[el2_dec_decode_ctl.scala 356:47] + cam_raw[3].bits.rd <= _T_192.bits.rd @[el2_dec_decode_ctl.scala 356:15] + cam_raw[3].bits.tag <= _T_192.bits.tag @[el2_dec_decode_ctl.scala 356:15] + cam_raw[3].bits.wb <= _T_192.bits.wb @[el2_dec_decode_ctl.scala 356:15] + cam_raw[3].valid <= _T_192.valid @[el2_dec_decode_ctl.scala 356:15] + node _T_193 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[3].bits.tag) @[el2_dec_decode_ctl.scala 357:46] + node _T_194 = and(_T_193, cam_raw[3].valid) @[el2_dec_decode_ctl.scala 357:71] + nonblock_load_write[3] <= _T_194 @[el2_dec_decode_ctl.scala 357:28] + io.dec_nonblock_load_waddr <= UInt<5>("h00") @[el2_dec_decode_ctl.scala 360:29] + node _T_195 = eq(r_d_in.bits.i0rd, io.dec_nonblock_load_waddr) @[el2_dec_decode_ctl.scala 362:49] + node nonblock_load_cancel = and(_T_195, i0_wen_r) @[el2_dec_decode_ctl.scala 362:81] + node _T_196 = or(nonblock_load_write[0], nonblock_load_write[1]) @[el2_dec_decode_ctl.scala 363:108] + node _T_197 = or(_T_196, nonblock_load_write[2]) @[el2_dec_decode_ctl.scala 363:108] + node _T_198 = or(_T_197, nonblock_load_write[3]) @[el2_dec_decode_ctl.scala 363:108] + node _T_199 = bits(_T_198, 0, 0) @[el2_dec_decode_ctl.scala 363:112] + node _T_200 = and(io.dctl_busbuff.lsu_nonblock_load_data_valid, _T_199) @[el2_dec_decode_ctl.scala 363:77] + node _T_201 = eq(nonblock_load_cancel, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 363:122] + node _T_202 = and(_T_200, _T_201) @[el2_dec_decode_ctl.scala 363:119] + io.dec_nonblock_load_wen <= _T_202 @[el2_dec_decode_ctl.scala 363:28] + node _T_203 = eq(nonblock_load_rd, i0r.rs1) @[el2_dec_decode_ctl.scala 364:54] + node _T_204 = and(_T_203, io.dctl_busbuff.lsu_nonblock_load_valid_m) @[el2_dec_decode_ctl.scala 364:66] + node _T_205 = and(_T_204, io.decode_exu.dec_i0_rs1_en_d) @[el2_dec_decode_ctl.scala 364:110] + node _T_206 = eq(nonblock_load_rd, i0r.rs2) @[el2_dec_decode_ctl.scala 364:161] + node _T_207 = and(_T_206, io.dctl_busbuff.lsu_nonblock_load_valid_m) @[el2_dec_decode_ctl.scala 364:173] + node _T_208 = and(_T_207, io.decode_exu.dec_i0_rs2_en_d) @[el2_dec_decode_ctl.scala 364:217] + node i0_nonblock_boundary_stall = or(_T_205, _T_208) @[el2_dec_decode_ctl.scala 364:142] + i0_nonblock_load_stall <= i0_nonblock_boundary_stall @[el2_dec_decode_ctl.scala 366:26] node _T_209 = bits(nonblock_load_write[0], 0, 0) @[Bitwise.scala 72:15] node _T_210 = mux(_T_209, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_211 = and(_T_210, cam[0].bits.rd) @[el2_dec_decode_ctl.scala 359:88] - node _T_212 = and(io.dec_i0_rs1_en_d, cam[0].valid) @[el2_dec_decode_ctl.scala 359:126] - node _T_213 = eq(cam[0].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 359:159] - node _T_214 = and(_T_212, _T_213) @[el2_dec_decode_ctl.scala 359:141] - node _T_215 = and(io.dec_i0_rs2_en_d, cam[0].valid) @[el2_dec_decode_ctl.scala 359:192] - node _T_216 = eq(cam[0].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 359:225] - node _T_217 = and(_T_215, _T_216) @[el2_dec_decode_ctl.scala 359:207] + node _T_211 = and(_T_210, cam[0].bits.rd) @[el2_dec_decode_ctl.scala 368:88] + node _T_212 = and(io.decode_exu.dec_i0_rs1_en_d, cam[0].valid) @[el2_dec_decode_ctl.scala 368:137] + node _T_213 = eq(cam[0].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 368:170] + node _T_214 = and(_T_212, _T_213) @[el2_dec_decode_ctl.scala 368:152] + node _T_215 = and(io.decode_exu.dec_i0_rs2_en_d, cam[0].valid) @[el2_dec_decode_ctl.scala 368:214] + node _T_216 = eq(cam[0].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 368:247] + node _T_217 = and(_T_215, _T_216) @[el2_dec_decode_ctl.scala 368:229] node _T_218 = bits(nonblock_load_write[1], 0, 0) @[Bitwise.scala 72:15] node _T_219 = mux(_T_218, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_220 = and(_T_219, cam[1].bits.rd) @[el2_dec_decode_ctl.scala 359:88] - node _T_221 = and(io.dec_i0_rs1_en_d, cam[1].valid) @[el2_dec_decode_ctl.scala 359:126] - node _T_222 = eq(cam[1].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 359:159] - node _T_223 = and(_T_221, _T_222) @[el2_dec_decode_ctl.scala 359:141] - node _T_224 = and(io.dec_i0_rs2_en_d, cam[1].valid) @[el2_dec_decode_ctl.scala 359:192] - node _T_225 = eq(cam[1].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 359:225] - node _T_226 = and(_T_224, _T_225) @[el2_dec_decode_ctl.scala 359:207] + node _T_220 = and(_T_219, cam[1].bits.rd) @[el2_dec_decode_ctl.scala 368:88] + node _T_221 = and(io.decode_exu.dec_i0_rs1_en_d, cam[1].valid) @[el2_dec_decode_ctl.scala 368:137] + node _T_222 = eq(cam[1].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 368:170] + node _T_223 = and(_T_221, _T_222) @[el2_dec_decode_ctl.scala 368:152] + node _T_224 = and(io.decode_exu.dec_i0_rs2_en_d, cam[1].valid) @[el2_dec_decode_ctl.scala 368:214] + node _T_225 = eq(cam[1].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 368:247] + node _T_226 = and(_T_224, _T_225) @[el2_dec_decode_ctl.scala 368:229] node _T_227 = bits(nonblock_load_write[2], 0, 0) @[Bitwise.scala 72:15] node _T_228 = mux(_T_227, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_229 = and(_T_228, cam[2].bits.rd) @[el2_dec_decode_ctl.scala 359:88] - node _T_230 = and(io.dec_i0_rs1_en_d, cam[2].valid) @[el2_dec_decode_ctl.scala 359:126] - node _T_231 = eq(cam[2].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 359:159] - node _T_232 = and(_T_230, _T_231) @[el2_dec_decode_ctl.scala 359:141] - node _T_233 = and(io.dec_i0_rs2_en_d, cam[2].valid) @[el2_dec_decode_ctl.scala 359:192] - node _T_234 = eq(cam[2].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 359:225] - node _T_235 = and(_T_233, _T_234) @[el2_dec_decode_ctl.scala 359:207] + node _T_229 = and(_T_228, cam[2].bits.rd) @[el2_dec_decode_ctl.scala 368:88] + node _T_230 = and(io.decode_exu.dec_i0_rs1_en_d, cam[2].valid) @[el2_dec_decode_ctl.scala 368:137] + node _T_231 = eq(cam[2].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 368:170] + node _T_232 = and(_T_230, _T_231) @[el2_dec_decode_ctl.scala 368:152] + node _T_233 = and(io.decode_exu.dec_i0_rs2_en_d, cam[2].valid) @[el2_dec_decode_ctl.scala 368:214] + node _T_234 = eq(cam[2].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 368:247] + node _T_235 = and(_T_233, _T_234) @[el2_dec_decode_ctl.scala 368:229] node _T_236 = bits(nonblock_load_write[3], 0, 0) @[Bitwise.scala 72:15] node _T_237 = mux(_T_236, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_238 = and(_T_237, cam[3].bits.rd) @[el2_dec_decode_ctl.scala 359:88] - node _T_239 = and(io.dec_i0_rs1_en_d, cam[3].valid) @[el2_dec_decode_ctl.scala 359:126] - node _T_240 = eq(cam[3].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 359:159] - node _T_241 = and(_T_239, _T_240) @[el2_dec_decode_ctl.scala 359:141] - node _T_242 = and(io.dec_i0_rs2_en_d, cam[3].valid) @[el2_dec_decode_ctl.scala 359:192] - node _T_243 = eq(cam[3].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 359:225] - node _T_244 = and(_T_242, _T_243) @[el2_dec_decode_ctl.scala 359:207] - node _T_245 = or(_T_211, _T_220) @[el2_dec_decode_ctl.scala 360:69] - node _T_246 = or(_T_245, _T_229) @[el2_dec_decode_ctl.scala 360:69] - node waddr = or(_T_246, _T_238) @[el2_dec_decode_ctl.scala 360:69] - node _T_247 = or(_T_214, _T_223) @[el2_dec_decode_ctl.scala 360:102] - node _T_248 = or(_T_247, _T_232) @[el2_dec_decode_ctl.scala 360:102] - node ld_stall_1 = or(_T_248, _T_241) @[el2_dec_decode_ctl.scala 360:102] - node _T_249 = or(_T_217, _T_226) @[el2_dec_decode_ctl.scala 360:134] - node _T_250 = or(_T_249, _T_235) @[el2_dec_decode_ctl.scala 360:134] - node ld_stall_2 = or(_T_250, _T_244) @[el2_dec_decode_ctl.scala 360:134] - io.dec_nonblock_load_waddr <= waddr @[el2_dec_decode_ctl.scala 361:29] - node _T_251 = or(ld_stall_1, ld_stall_2) @[el2_dec_decode_ctl.scala 362:38] - node _T_252 = or(_T_251, i0_nonblock_boundary_stall) @[el2_dec_decode_ctl.scala 362:51] - i0_nonblock_load_stall <= _T_252 @[el2_dec_decode_ctl.scala 362:25] - node _T_253 = eq(i0_predict_br, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 371:34] - node i0_br_unpred = and(i0_dp.jal, _T_253) @[el2_dec_decode_ctl.scala 371:32] + node _T_238 = and(_T_237, cam[3].bits.rd) @[el2_dec_decode_ctl.scala 368:88] + node _T_239 = and(io.decode_exu.dec_i0_rs1_en_d, cam[3].valid) @[el2_dec_decode_ctl.scala 368:137] + node _T_240 = eq(cam[3].bits.rd, i0r.rs1) @[el2_dec_decode_ctl.scala 368:170] + node _T_241 = and(_T_239, _T_240) @[el2_dec_decode_ctl.scala 368:152] + node _T_242 = and(io.decode_exu.dec_i0_rs2_en_d, cam[3].valid) @[el2_dec_decode_ctl.scala 368:214] + node _T_243 = eq(cam[3].bits.rd, i0r.rs2) @[el2_dec_decode_ctl.scala 368:247] + node _T_244 = and(_T_242, _T_243) @[el2_dec_decode_ctl.scala 368:229] + node _T_245 = or(_T_211, _T_220) @[el2_dec_decode_ctl.scala 369:69] + node _T_246 = or(_T_245, _T_229) @[el2_dec_decode_ctl.scala 369:69] + node waddr = or(_T_246, _T_238) @[el2_dec_decode_ctl.scala 369:69] + node _T_247 = or(_T_214, _T_223) @[el2_dec_decode_ctl.scala 369:102] + node _T_248 = or(_T_247, _T_232) @[el2_dec_decode_ctl.scala 369:102] + node ld_stall_1 = or(_T_248, _T_241) @[el2_dec_decode_ctl.scala 369:102] + node _T_249 = or(_T_217, _T_226) @[el2_dec_decode_ctl.scala 369:134] + node _T_250 = or(_T_249, _T_235) @[el2_dec_decode_ctl.scala 369:134] + node ld_stall_2 = or(_T_250, _T_244) @[el2_dec_decode_ctl.scala 369:134] + io.dec_nonblock_load_waddr <= waddr @[el2_dec_decode_ctl.scala 370:29] + node _T_251 = or(ld_stall_1, ld_stall_2) @[el2_dec_decode_ctl.scala 371:38] + node _T_252 = or(_T_251, i0_nonblock_boundary_stall) @[el2_dec_decode_ctl.scala 371:51] + i0_nonblock_load_stall <= _T_252 @[el2_dec_decode_ctl.scala 371:25] + node _T_253 = eq(i0_predict_br, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 380:34] + node i0_br_unpred = and(i0_dp.jal, _T_253) @[el2_dec_decode_ctl.scala 380:32] node _T_254 = bits(i0_legal_decode_d, 0, 0) @[Bitwise.scala 72:15] node _T_255 = mux(_T_254, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_256 = and(csr_read, io.dec_csr_wen_unq_d) @[el2_dec_decode_ctl.scala 383:16] - node _T_257 = bits(_T_256, 0, 0) @[el2_dec_decode_ctl.scala 383:30] - node _T_258 = eq(csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 384:6] - node _T_259 = and(_T_258, io.dec_csr_wen_unq_d) @[el2_dec_decode_ctl.scala 384:16] - node _T_260 = bits(_T_259, 0, 0) @[el2_dec_decode_ctl.scala 384:30] - node _T_261 = eq(io.dec_csr_wen_unq_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 385:18] - node _T_262 = and(csr_read, _T_261) @[el2_dec_decode_ctl.scala 385:16] - node _T_263 = bits(_T_262, 0, 0) @[el2_dec_decode_ctl.scala 385:30] + node _T_256 = and(csr_read, io.dec_csr_wen_unq_d) @[el2_dec_decode_ctl.scala 392:16] + node _T_257 = bits(_T_256, 0, 0) @[el2_dec_decode_ctl.scala 392:30] + node _T_258 = eq(csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 393:6] + node _T_259 = and(_T_258, io.dec_csr_wen_unq_d) @[el2_dec_decode_ctl.scala 393:16] + node _T_260 = bits(_T_259, 0, 0) @[el2_dec_decode_ctl.scala 393:30] + node _T_261 = eq(io.dec_csr_wen_unq_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 394:18] + node _T_262 = and(csr_read, _T_261) @[el2_dec_decode_ctl.scala 394:16] + node _T_263 = bits(_T_262, 0, 0) @[el2_dec_decode_ctl.scala 394:30] node _T_264 = mux(i0_dp.mul, UInt<4>("h01"), UInt<4>("h00")) @[Mux.scala 98:16] node _T_265 = mux(i0_dp.load, UInt<4>("h02"), _T_264) @[Mux.scala 98:16] node _T_266 = mux(i0_dp.store, UInt<4>("h03"), _T_265) @[Mux.scala 98:16] @@ -3473,244 +3473,244 @@ circuit el2_dec : node _T_275 = mux(i0_dp.mret, UInt<4>("h0c"), _T_274) @[Mux.scala 98:16] node _T_276 = mux(i0_dp.condbr, UInt<4>("h0d"), _T_275) @[Mux.scala 98:16] node _T_277 = mux(i0_dp.jal, UInt<4>("h0e"), _T_276) @[Mux.scala 98:16] - node _T_278 = and(_T_255, _T_277) @[el2_dec_decode_ctl.scala 375:49] - d_t.pmu_i0_itype <= _T_278 @[el2_dec_decode_ctl.scala 375:21] - inst i0_dec of el2_dec_dec_ctl @[el2_dec_decode_ctl.scala 392:22] + node _T_278 = and(_T_255, _T_277) @[el2_dec_decode_ctl.scala 384:49] + d_t.pmu_i0_itype <= _T_278 @[el2_dec_decode_ctl.scala 384:21] + inst i0_dec of el2_dec_dec_ctl @[el2_dec_decode_ctl.scala 401:22] i0_dec.clock <= clock i0_dec.reset <= reset - i0_dec.io.ins <= io.dec_i0_instr_d @[el2_dec_decode_ctl.scala 393:16] - i0_dp_raw.legal <= i0_dec.io.out.legal @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.pm_alu <= i0_dec.io.out.pm_alu @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.fence_i <= i0_dec.io.out.fence_i @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.fence <= i0_dec.io.out.fence @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rem <= i0_dec.io.out.rem @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.div <= i0_dec.io.out.div @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.low <= i0_dec.io.out.low @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rs2_sign <= i0_dec.io.out.rs2_sign @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rs1_sign <= i0_dec.io.out.rs1_sign @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.mul <= i0_dec.io.out.mul @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.mret <= i0_dec.io.out.mret @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.ecall <= i0_dec.io.out.ecall @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.ebreak <= i0_dec.io.out.ebreak @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.postsync <= i0_dec.io.out.postsync @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.presync <= i0_dec.io.out.presync @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.csr_imm <= i0_dec.io.out.csr_imm @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.csr_write <= i0_dec.io.out.csr_write @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.csr_set <= i0_dec.io.out.csr_set @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.csr_clr <= i0_dec.io.out.csr_clr @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.csr_read <= i0_dec.io.out.csr_read @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.word <= i0_dec.io.out.word @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.half <= i0_dec.io.out.half @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.by <= i0_dec.io.out.by @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.jal <= i0_dec.io.out.jal @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.blt <= i0_dec.io.out.blt @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.bge <= i0_dec.io.out.bge @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.bne <= i0_dec.io.out.bne @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.beq <= i0_dec.io.out.beq @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.condbr <= i0_dec.io.out.condbr @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.unsign <= i0_dec.io.out.unsign @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.slt <= i0_dec.io.out.slt @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.srl <= i0_dec.io.out.srl @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.sra <= i0_dec.io.out.sra @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.sll <= i0_dec.io.out.sll @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.lxor <= i0_dec.io.out.lxor @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.lor <= i0_dec.io.out.lor @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.land <= i0_dec.io.out.land @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.sub <= i0_dec.io.out.sub @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.add <= i0_dec.io.out.add @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.lsu <= i0_dec.io.out.lsu @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.store <= i0_dec.io.out.store @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.load <= i0_dec.io.out.load @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.pc <= i0_dec.io.out.pc @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.imm20 <= i0_dec.io.out.imm20 @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.shimm5 <= i0_dec.io.out.shimm5 @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rd <= i0_dec.io.out.rd @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.imm12 <= i0_dec.io.out.imm12 @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rs2 <= i0_dec.io.out.rs2 @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.rs1 <= i0_dec.io.out.rs1 @[el2_dec_decode_ctl.scala 394:12] - i0_dp_raw.alu <= i0_dec.io.out.alu @[el2_dec_decode_ctl.scala 394:12] - reg _T_279 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 396:45] - _T_279 <= io.lsu_idle_any @[el2_dec_decode_ctl.scala 396:45] - lsu_idle <= _T_279 @[el2_dec_decode_ctl.scala 396:11] - node _T_280 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 399:73] - node _T_281 = and(leak1_i1_stall, _T_280) @[el2_dec_decode_ctl.scala 399:71] - node _T_282 = or(io.dec_tlu_flush_leak_one_r, _T_281) @[el2_dec_decode_ctl.scala 399:53] - leak1_i1_stall_in <= _T_282 @[el2_dec_decode_ctl.scala 399:21] - reg _T_283 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 400:56] - _T_283 <= leak1_i1_stall_in @[el2_dec_decode_ctl.scala 400:56] - leak1_i1_stall <= _T_283 @[el2_dec_decode_ctl.scala 400:21] - leak1_mode <= leak1_i1_stall @[el2_dec_decode_ctl.scala 401:14] - node _T_284 = and(io.dec_i0_decode_d, leak1_i1_stall) @[el2_dec_decode_ctl.scala 402:45] - node _T_285 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 402:83] - node _T_286 = and(leak1_i0_stall, _T_285) @[el2_dec_decode_ctl.scala 402:81] - node _T_287 = or(_T_284, _T_286) @[el2_dec_decode_ctl.scala 402:63] - leak1_i0_stall_in <= _T_287 @[el2_dec_decode_ctl.scala 402:21] - reg _T_288 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 403:56] - _T_288 <= leak1_i0_stall_in @[el2_dec_decode_ctl.scala 403:56] - leak1_i0_stall <= _T_288 @[el2_dec_decode_ctl.scala 403:21] - node _T_289 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 407:29] - node _T_290 = bits(io.dec_i0_instr_d, 19, 12) @[el2_dec_decode_ctl.scala 407:36] - node _T_291 = bits(io.dec_i0_instr_d, 20, 20) @[el2_dec_decode_ctl.scala 407:46] - node _T_292 = bits(io.dec_i0_instr_d, 30, 21) @[el2_dec_decode_ctl.scala 407:53] + i0_dec.io.ins <= io.dec_i0_instr_d @[el2_dec_decode_ctl.scala 402:16] + i0_dp_raw.legal <= i0_dec.io.out.legal @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.pm_alu <= i0_dec.io.out.pm_alu @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.fence_i <= i0_dec.io.out.fence_i @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.fence <= i0_dec.io.out.fence @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rem <= i0_dec.io.out.rem @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.div <= i0_dec.io.out.div @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.low <= i0_dec.io.out.low @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rs2_sign <= i0_dec.io.out.rs2_sign @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rs1_sign <= i0_dec.io.out.rs1_sign @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.mul <= i0_dec.io.out.mul @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.mret <= i0_dec.io.out.mret @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.ecall <= i0_dec.io.out.ecall @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.ebreak <= i0_dec.io.out.ebreak @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.postsync <= i0_dec.io.out.postsync @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.presync <= i0_dec.io.out.presync @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.csr_imm <= i0_dec.io.out.csr_imm @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.csr_write <= i0_dec.io.out.csr_write @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.csr_set <= i0_dec.io.out.csr_set @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.csr_clr <= i0_dec.io.out.csr_clr @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.csr_read <= i0_dec.io.out.csr_read @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.word <= i0_dec.io.out.word @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.half <= i0_dec.io.out.half @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.by <= i0_dec.io.out.by @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.jal <= i0_dec.io.out.jal @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.blt <= i0_dec.io.out.blt @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.bge <= i0_dec.io.out.bge @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.bne <= i0_dec.io.out.bne @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.beq <= i0_dec.io.out.beq @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.condbr <= i0_dec.io.out.condbr @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.unsign <= i0_dec.io.out.unsign @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.slt <= i0_dec.io.out.slt @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.srl <= i0_dec.io.out.srl @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.sra <= i0_dec.io.out.sra @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.sll <= i0_dec.io.out.sll @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.lxor <= i0_dec.io.out.lxor @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.lor <= i0_dec.io.out.lor @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.land <= i0_dec.io.out.land @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.sub <= i0_dec.io.out.sub @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.add <= i0_dec.io.out.add @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.lsu <= i0_dec.io.out.lsu @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.store <= i0_dec.io.out.store @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.load <= i0_dec.io.out.load @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.pc <= i0_dec.io.out.pc @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.imm20 <= i0_dec.io.out.imm20 @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.shimm5 <= i0_dec.io.out.shimm5 @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rd <= i0_dec.io.out.rd @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.imm12 <= i0_dec.io.out.imm12 @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rs2 <= i0_dec.io.out.rs2 @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.rs1 <= i0_dec.io.out.rs1 @[el2_dec_decode_ctl.scala 403:12] + i0_dp_raw.alu <= i0_dec.io.out.alu @[el2_dec_decode_ctl.scala 403:12] + reg _T_279 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 405:45] + _T_279 <= io.lsu_idle_any @[el2_dec_decode_ctl.scala 405:45] + lsu_idle <= _T_279 @[el2_dec_decode_ctl.scala 405:11] + node _T_280 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 408:73] + node _T_281 = and(leak1_i1_stall, _T_280) @[el2_dec_decode_ctl.scala 408:71] + node _T_282 = or(io.dec_tlu_flush_leak_one_r, _T_281) @[el2_dec_decode_ctl.scala 408:53] + leak1_i1_stall_in <= _T_282 @[el2_dec_decode_ctl.scala 408:21] + reg _T_283 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 409:56] + _T_283 <= leak1_i1_stall_in @[el2_dec_decode_ctl.scala 409:56] + leak1_i1_stall <= _T_283 @[el2_dec_decode_ctl.scala 409:21] + leak1_mode <= leak1_i1_stall @[el2_dec_decode_ctl.scala 410:14] + node _T_284 = and(io.dec_aln.dec_i0_decode_d, leak1_i1_stall) @[el2_dec_decode_ctl.scala 411:53] + node _T_285 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 411:91] + node _T_286 = and(leak1_i0_stall, _T_285) @[el2_dec_decode_ctl.scala 411:89] + node _T_287 = or(_T_284, _T_286) @[el2_dec_decode_ctl.scala 411:71] + leak1_i0_stall_in <= _T_287 @[el2_dec_decode_ctl.scala 411:21] + reg _T_288 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 412:56] + _T_288 <= leak1_i0_stall_in @[el2_dec_decode_ctl.scala 412:56] + leak1_i0_stall <= _T_288 @[el2_dec_decode_ctl.scala 412:21] + node _T_289 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 416:29] + node _T_290 = bits(io.dec_i0_instr_d, 19, 12) @[el2_dec_decode_ctl.scala 416:36] + node _T_291 = bits(io.dec_i0_instr_d, 20, 20) @[el2_dec_decode_ctl.scala 416:46] + node _T_292 = bits(io.dec_i0_instr_d, 30, 21) @[el2_dec_decode_ctl.scala 416:53] node _T_293 = cat(_T_291, _T_292) @[Cat.scala 29:58] node _T_294 = cat(_T_289, _T_290) @[Cat.scala 29:58] node i0_pcall_imm = cat(_T_294, _T_293) @[Cat.scala 29:58] - node _T_295 = bits(i0_pcall_imm, 11, 11) @[el2_dec_decode_ctl.scala 408:46] - node _T_296 = bits(_T_295, 0, 0) @[el2_dec_decode_ctl.scala 408:51] - node _T_297 = bits(i0_pcall_imm, 19, 12) @[el2_dec_decode_ctl.scala 408:71] - node _T_298 = eq(_T_297, UInt<8>("h0ff")) @[el2_dec_decode_ctl.scala 408:79] - node _T_299 = bits(i0_pcall_imm, 19, 12) @[el2_dec_decode_ctl.scala 408:104] - node _T_300 = eq(_T_299, UInt<8>("h00")) @[el2_dec_decode_ctl.scala 408:112] - node i0_pcall_12b_offset = mux(_T_296, _T_298, _T_300) @[el2_dec_decode_ctl.scala 408:33] - node _T_301 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[el2_dec_decode_ctl.scala 409:47] - node _T_302 = eq(i0r.rd, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 409:76] - node _T_303 = eq(i0r.rd, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 409:98] - node _T_304 = or(_T_302, _T_303) @[el2_dec_decode_ctl.scala 409:89] - node i0_pcall_case = and(_T_301, _T_304) @[el2_dec_decode_ctl.scala 409:65] - node _T_305 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[el2_dec_decode_ctl.scala 410:47] - node _T_306 = eq(i0r.rd, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 410:76] - node _T_307 = eq(i0r.rd, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 410:98] - node _T_308 = or(_T_306, _T_307) @[el2_dec_decode_ctl.scala 410:89] - node _T_309 = eq(_T_308, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 410:67] - node i0_pja_case = and(_T_305, _T_309) @[el2_dec_decode_ctl.scala 410:65] - node _T_310 = and(i0_dp_raw.jal, i0_pcall_case) @[el2_dec_decode_ctl.scala 411:38] - i0_pcall_raw <= _T_310 @[el2_dec_decode_ctl.scala 411:20] - node _T_311 = and(i0_dp.jal, i0_pcall_case) @[el2_dec_decode_ctl.scala 412:38] - i0_pcall <= _T_311 @[el2_dec_decode_ctl.scala 412:20] - node _T_312 = and(i0_dp_raw.jal, i0_pja_case) @[el2_dec_decode_ctl.scala 413:38] - i0_pja_raw <= _T_312 @[el2_dec_decode_ctl.scala 413:20] - node _T_313 = and(i0_dp.jal, i0_pja_case) @[el2_dec_decode_ctl.scala 414:38] - i0_pja <= _T_313 @[el2_dec_decode_ctl.scala 414:20] - node _T_314 = or(i0_pcall_raw, i0_pja_raw) @[el2_dec_decode_ctl.scala 415:41] - node _T_315 = bits(_T_314, 0, 0) @[el2_dec_decode_ctl.scala 415:55] - node _T_316 = bits(i0_pcall_imm, 11, 0) @[el2_dec_decode_ctl.scala 415:75] - node _T_317 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 415:90] - node _T_318 = bits(io.dec_i0_instr_d, 7, 7) @[el2_dec_decode_ctl.scala 415:97] - node _T_319 = bits(io.dec_i0_instr_d, 30, 25) @[el2_dec_decode_ctl.scala 415:103] - node _T_320 = bits(io.dec_i0_instr_d, 11, 8) @[el2_dec_decode_ctl.scala 415:113] + node _T_295 = bits(i0_pcall_imm, 11, 11) @[el2_dec_decode_ctl.scala 417:46] + node _T_296 = bits(_T_295, 0, 0) @[el2_dec_decode_ctl.scala 417:51] + node _T_297 = bits(i0_pcall_imm, 19, 12) @[el2_dec_decode_ctl.scala 417:71] + node _T_298 = eq(_T_297, UInt<8>("h0ff")) @[el2_dec_decode_ctl.scala 417:79] + node _T_299 = bits(i0_pcall_imm, 19, 12) @[el2_dec_decode_ctl.scala 417:104] + node _T_300 = eq(_T_299, UInt<8>("h00")) @[el2_dec_decode_ctl.scala 417:112] + node i0_pcall_12b_offset = mux(_T_296, _T_298, _T_300) @[el2_dec_decode_ctl.scala 417:33] + node _T_301 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[el2_dec_decode_ctl.scala 418:47] + node _T_302 = eq(i0r.rd, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 418:76] + node _T_303 = eq(i0r.rd, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 418:98] + node _T_304 = or(_T_302, _T_303) @[el2_dec_decode_ctl.scala 418:89] + node i0_pcall_case = and(_T_301, _T_304) @[el2_dec_decode_ctl.scala 418:65] + node _T_305 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[el2_dec_decode_ctl.scala 419:47] + node _T_306 = eq(i0r.rd, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 419:76] + node _T_307 = eq(i0r.rd, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 419:98] + node _T_308 = or(_T_306, _T_307) @[el2_dec_decode_ctl.scala 419:89] + node _T_309 = eq(_T_308, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 419:67] + node i0_pja_case = and(_T_305, _T_309) @[el2_dec_decode_ctl.scala 419:65] + node _T_310 = and(i0_dp_raw.jal, i0_pcall_case) @[el2_dec_decode_ctl.scala 420:38] + i0_pcall_raw <= _T_310 @[el2_dec_decode_ctl.scala 420:20] + node _T_311 = and(i0_dp.jal, i0_pcall_case) @[el2_dec_decode_ctl.scala 421:38] + i0_pcall <= _T_311 @[el2_dec_decode_ctl.scala 421:20] + node _T_312 = and(i0_dp_raw.jal, i0_pja_case) @[el2_dec_decode_ctl.scala 422:38] + i0_pja_raw <= _T_312 @[el2_dec_decode_ctl.scala 422:20] + node _T_313 = and(i0_dp.jal, i0_pja_case) @[el2_dec_decode_ctl.scala 423:38] + i0_pja <= _T_313 @[el2_dec_decode_ctl.scala 423:20] + node _T_314 = or(i0_pcall_raw, i0_pja_raw) @[el2_dec_decode_ctl.scala 424:41] + node _T_315 = bits(_T_314, 0, 0) @[el2_dec_decode_ctl.scala 424:55] + node _T_316 = bits(i0_pcall_imm, 11, 0) @[el2_dec_decode_ctl.scala 424:75] + node _T_317 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 424:90] + node _T_318 = bits(io.dec_i0_instr_d, 7, 7) @[el2_dec_decode_ctl.scala 424:97] + node _T_319 = bits(io.dec_i0_instr_d, 30, 25) @[el2_dec_decode_ctl.scala 424:103] + node _T_320 = bits(io.dec_i0_instr_d, 11, 8) @[el2_dec_decode_ctl.scala 424:113] node _T_321 = cat(_T_319, _T_320) @[Cat.scala 29:58] node _T_322 = cat(_T_317, _T_318) @[Cat.scala 29:58] node _T_323 = cat(_T_322, _T_321) @[Cat.scala 29:58] - node _T_324 = mux(_T_315, _T_316, _T_323) @[el2_dec_decode_ctl.scala 415:26] - i0_br_offset <= _T_324 @[el2_dec_decode_ctl.scala 415:20] - node _T_325 = and(i0_dp_raw.jal, i0_dp_raw.imm12) @[el2_dec_decode_ctl.scala 417:37] - node _T_326 = eq(i0r.rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 417:65] - node _T_327 = and(_T_325, _T_326) @[el2_dec_decode_ctl.scala 417:55] - node _T_328 = eq(i0r.rs1, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 417:89] - node _T_329 = eq(i0r.rs1, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 417:111] - node _T_330 = or(_T_328, _T_329) @[el2_dec_decode_ctl.scala 417:101] - node i0_pret_case = and(_T_327, _T_330) @[el2_dec_decode_ctl.scala 417:79] - node _T_331 = and(i0_dp_raw.jal, i0_pret_case) @[el2_dec_decode_ctl.scala 418:32] - i0_pret_raw <= _T_331 @[el2_dec_decode_ctl.scala 418:15] - node _T_332 = and(i0_dp.jal, i0_pret_case) @[el2_dec_decode_ctl.scala 419:32] - i0_pret <= _T_332 @[el2_dec_decode_ctl.scala 419:15] - node _T_333 = eq(i0_pcall_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 420:35] - node _T_334 = and(i0_dp.jal, _T_333) @[el2_dec_decode_ctl.scala 420:32] - node _T_335 = eq(i0_pja_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 420:52] - node _T_336 = and(_T_334, _T_335) @[el2_dec_decode_ctl.scala 420:50] - node _T_337 = eq(i0_pret_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 420:67] - node _T_338 = and(_T_336, _T_337) @[el2_dec_decode_ctl.scala 420:65] - i0_jal <= _T_338 @[el2_dec_decode_ctl.scala 420:15] - io.div_p.valid <= div_decode_d @[el2_dec_decode_ctl.scala 423:21] - io.div_p.bits.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 424:26] - io.div_p.bits.rem <= i0_dp.rem @[el2_dec_decode_ctl.scala 425:26] - io.mul_p.valid <= mul_decode_d @[el2_dec_decode_ctl.scala 427:21] - io.mul_p.bits.rs1_sign <= i0_dp.rs1_sign @[el2_dec_decode_ctl.scala 428:26] - io.mul_p.bits.rs2_sign <= i0_dp.rs2_sign @[el2_dec_decode_ctl.scala 429:26] - io.mul_p.bits.low <= i0_dp.low @[el2_dec_decode_ctl.scala 430:26] - reg _T_339 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 432:58] - _T_339 <= io.dec_tlu_flush_extint @[el2_dec_decode_ctl.scala 432:58] - io.dec_extint_stall <= _T_339 @[el2_dec_decode_ctl.scala 432:23] - wire _T_340 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.dma <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.unsign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.store <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.dword <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.word <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.half <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.by <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.bits.fast_int <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - _T_340.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 434:27] - io.lsu_p.bits.store_data_bypass_m <= _T_340.bits.store_data_bypass_m @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.load_ldst_bypass_d <= _T_340.bits.load_ldst_bypass_d @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.store_data_bypass_d <= _T_340.bits.store_data_bypass_d @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.dma <= _T_340.bits.dma @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.unsign <= _T_340.bits.unsign @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.store <= _T_340.bits.store @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.load <= _T_340.bits.load @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.dword <= _T_340.bits.dword @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.word <= _T_340.bits.word @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.half <= _T_340.bits.half @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.by <= _T_340.bits.by @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.bits.fast_int <= _T_340.bits.fast_int @[el2_dec_decode_ctl.scala 434:12] - io.lsu_p.valid <= _T_340.valid @[el2_dec_decode_ctl.scala 434:12] - when io.dec_extint_stall : @[el2_dec_decode_ctl.scala 435:29] - io.lsu_p.bits.load <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 436:29] - io.lsu_p.bits.word <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 437:29] - io.lsu_p.bits.fast_int <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 438:29] - io.lsu_p.valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 439:24] - skip @[el2_dec_decode_ctl.scala 435:29] - else : @[el2_dec_decode_ctl.scala 440:15] - io.lsu_p.valid <= lsu_decode_d @[el2_dec_decode_ctl.scala 441:35] - io.lsu_p.bits.load <= i0_dp.load @[el2_dec_decode_ctl.scala 442:40] - io.lsu_p.bits.store <= i0_dp.store @[el2_dec_decode_ctl.scala 443:40] - io.lsu_p.bits.by <= i0_dp.by @[el2_dec_decode_ctl.scala 444:40] - io.lsu_p.bits.half <= i0_dp.half @[el2_dec_decode_ctl.scala 445:40] - io.lsu_p.bits.word <= i0_dp.word @[el2_dec_decode_ctl.scala 446:40] - io.lsu_p.bits.load_ldst_bypass_d <= load_ldst_bypass_d @[el2_dec_decode_ctl.scala 447:40] - io.lsu_p.bits.store_data_bypass_d <= store_data_bypass_d @[el2_dec_decode_ctl.scala 448:40] - io.lsu_p.bits.store_data_bypass_m <= store_data_bypass_m @[el2_dec_decode_ctl.scala 449:40] - io.lsu_p.bits.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 450:40] - skip @[el2_dec_decode_ctl.scala 440:15] - io.dec_csr_ren_d <= i0_dp.csr_read @[el2_dec_decode_ctl.scala 454:21] - node _T_341 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 455:56] - node _T_342 = and(i0_dp.csr_read, _T_341) @[el2_dec_decode_ctl.scala 455:36] - csr_read <= _T_342 @[el2_dec_decode_ctl.scala 455:18] - node _T_343 = eq(io.dec_debug_fence_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 457:42] - node i0_csr_write = and(i0_dp.csr_write, _T_343) @[el2_dec_decode_ctl.scala 457:40] - node _T_344 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 458:61] - node csr_clr_d = and(i0_dp.csr_clr, _T_344) @[el2_dec_decode_ctl.scala 458:41] - node _T_345 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 459:59] - node csr_set_d = and(i0_dp.csr_set, _T_345) @[el2_dec_decode_ctl.scala 459:39] - node _T_346 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 460:59] - node csr_write_d = and(i0_csr_write, _T_346) @[el2_dec_decode_ctl.scala 460:39] - node _T_347 = eq(i0_dp.csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 462:41] - node _T_348 = and(i0_csr_write, _T_347) @[el2_dec_decode_ctl.scala 462:39] - i0_csr_write_only_d <= _T_348 @[el2_dec_decode_ctl.scala 462:23] - node _T_349 = or(i0_dp.csr_clr, i0_dp.csr_set) @[el2_dec_decode_ctl.scala 463:42] - node _T_350 = or(_T_349, i0_csr_write) @[el2_dec_decode_ctl.scala 463:58] - io.dec_csr_wen_unq_d <= _T_350 @[el2_dec_decode_ctl.scala 463:24] - node _T_351 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 466:30] - io.dec_csr_rdaddr_d <= _T_351 @[el2_dec_decode_ctl.scala 466:24] - io.dec_csr_wraddr_r <= r_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 467:23] - node _T_352 = and(r_d.bits.csrwen, r_d.valid) @[el2_dec_decode_ctl.scala 471:39] - node _T_353 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 471:53] - node _T_354 = and(_T_352, _T_353) @[el2_dec_decode_ctl.scala 471:51] - io.dec_csr_wen_r <= _T_354 @[el2_dec_decode_ctl.scala 471:20] - node _T_355 = eq(r_d.bits.csrwaddr, UInt<10>("h0300")) @[el2_dec_decode_ctl.scala 474:50] - node _T_356 = eq(r_d.bits.csrwaddr, UInt<10>("h0304")) @[el2_dec_decode_ctl.scala 474:85] - node _T_357 = or(_T_355, _T_356) @[el2_dec_decode_ctl.scala 474:64] - node _T_358 = and(_T_357, r_d.bits.csrwen) @[el2_dec_decode_ctl.scala 474:100] - node _T_359 = and(_T_358, r_d.valid) @[el2_dec_decode_ctl.scala 474:118] - node _T_360 = eq(io.dec_tlu_i0_kill_writeb_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 474:132] - node _T_361 = and(_T_359, _T_360) @[el2_dec_decode_ctl.scala 474:130] - io.dec_csr_stall_int_ff <= _T_361 @[el2_dec_decode_ctl.scala 474:27] - reg csr_read_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 476:52] - csr_read_x <= csr_read @[el2_dec_decode_ctl.scala 476:52] - reg csr_clr_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 477:51] - csr_clr_x <= csr_clr_d @[el2_dec_decode_ctl.scala 477:51] - reg csr_set_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 478:51] - csr_set_x <= csr_set_d @[el2_dec_decode_ctl.scala 478:51] - reg csr_write_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 479:53] - csr_write_x <= csr_write_d @[el2_dec_decode_ctl.scala 479:53] - reg csr_imm_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 480:51] - csr_imm_x <= i0_dp.csr_imm @[el2_dec_decode_ctl.scala 480:51] - node _T_362 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 483:27] - node _T_363 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 483:48] + node _T_324 = mux(_T_315, _T_316, _T_323) @[el2_dec_decode_ctl.scala 424:26] + i0_br_offset <= _T_324 @[el2_dec_decode_ctl.scala 424:20] + node _T_325 = and(i0_dp_raw.jal, i0_dp_raw.imm12) @[el2_dec_decode_ctl.scala 426:37] + node _T_326 = eq(i0r.rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 426:65] + node _T_327 = and(_T_325, _T_326) @[el2_dec_decode_ctl.scala 426:55] + node _T_328 = eq(i0r.rs1, UInt<5>("h01")) @[el2_dec_decode_ctl.scala 426:89] + node _T_329 = eq(i0r.rs1, UInt<5>("h05")) @[el2_dec_decode_ctl.scala 426:111] + node _T_330 = or(_T_328, _T_329) @[el2_dec_decode_ctl.scala 426:101] + node i0_pret_case = and(_T_327, _T_330) @[el2_dec_decode_ctl.scala 426:79] + node _T_331 = and(i0_dp_raw.jal, i0_pret_case) @[el2_dec_decode_ctl.scala 427:32] + i0_pret_raw <= _T_331 @[el2_dec_decode_ctl.scala 427:15] + node _T_332 = and(i0_dp.jal, i0_pret_case) @[el2_dec_decode_ctl.scala 428:32] + i0_pret <= _T_332 @[el2_dec_decode_ctl.scala 428:15] + node _T_333 = eq(i0_pcall_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 429:35] + node _T_334 = and(i0_dp.jal, _T_333) @[el2_dec_decode_ctl.scala 429:32] + node _T_335 = eq(i0_pja_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 429:52] + node _T_336 = and(_T_334, _T_335) @[el2_dec_decode_ctl.scala 429:50] + node _T_337 = eq(i0_pret_case, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 429:67] + node _T_338 = and(_T_336, _T_337) @[el2_dec_decode_ctl.scala 429:65] + i0_jal <= _T_338 @[el2_dec_decode_ctl.scala 429:15] + io.dec_div.div_p.valid <= div_decode_d @[el2_dec_decode_ctl.scala 432:29] + io.dec_div.div_p.bits.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 433:34] + io.dec_div.div_p.bits.rem <= i0_dp.rem @[el2_dec_decode_ctl.scala 434:34] + io.decode_exu.mul_p.valid <= mul_decode_d @[el2_dec_decode_ctl.scala 436:32] + io.decode_exu.mul_p.bits.rs1_sign <= i0_dp.rs1_sign @[el2_dec_decode_ctl.scala 437:37] + io.decode_exu.mul_p.bits.rs2_sign <= i0_dp.rs2_sign @[el2_dec_decode_ctl.scala 438:37] + io.decode_exu.mul_p.bits.low <= i0_dp.low @[el2_dec_decode_ctl.scala 439:37] + reg _T_339 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 441:69] + _T_339 <= io.dec_tlu_flush_extint @[el2_dec_decode_ctl.scala 441:69] + io.decode_exu.dec_extint_stall <= _T_339 @[el2_dec_decode_ctl.scala 441:34] + wire _T_340 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.dma <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.unsign <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.store <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.dword <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.word <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.half <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.by <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.bits.fast_int <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + _T_340.valid <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 443:27] + io.lsu_p.bits.store_data_bypass_m <= _T_340.bits.store_data_bypass_m @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.load_ldst_bypass_d <= _T_340.bits.load_ldst_bypass_d @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.store_data_bypass_d <= _T_340.bits.store_data_bypass_d @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.dma <= _T_340.bits.dma @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.unsign <= _T_340.bits.unsign @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.store <= _T_340.bits.store @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.load <= _T_340.bits.load @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.dword <= _T_340.bits.dword @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.word <= _T_340.bits.word @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.half <= _T_340.bits.half @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.by <= _T_340.bits.by @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.bits.fast_int <= _T_340.bits.fast_int @[el2_dec_decode_ctl.scala 443:12] + io.lsu_p.valid <= _T_340.valid @[el2_dec_decode_ctl.scala 443:12] + when io.decode_exu.dec_extint_stall : @[el2_dec_decode_ctl.scala 444:40] + io.lsu_p.bits.load <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 445:29] + io.lsu_p.bits.word <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 446:29] + io.lsu_p.bits.fast_int <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 447:29] + io.lsu_p.valid <= UInt<1>("h01") @[el2_dec_decode_ctl.scala 448:24] + skip @[el2_dec_decode_ctl.scala 444:40] + else : @[el2_dec_decode_ctl.scala 449:15] + io.lsu_p.valid <= lsu_decode_d @[el2_dec_decode_ctl.scala 450:35] + io.lsu_p.bits.load <= i0_dp.load @[el2_dec_decode_ctl.scala 451:40] + io.lsu_p.bits.store <= i0_dp.store @[el2_dec_decode_ctl.scala 452:40] + io.lsu_p.bits.by <= i0_dp.by @[el2_dec_decode_ctl.scala 453:40] + io.lsu_p.bits.half <= i0_dp.half @[el2_dec_decode_ctl.scala 454:40] + io.lsu_p.bits.word <= i0_dp.word @[el2_dec_decode_ctl.scala 455:40] + io.lsu_p.bits.load_ldst_bypass_d <= load_ldst_bypass_d @[el2_dec_decode_ctl.scala 456:40] + io.lsu_p.bits.store_data_bypass_d <= store_data_bypass_d @[el2_dec_decode_ctl.scala 457:40] + io.lsu_p.bits.store_data_bypass_m <= store_data_bypass_m @[el2_dec_decode_ctl.scala 458:40] + io.lsu_p.bits.unsign <= i0_dp.unsign @[el2_dec_decode_ctl.scala 459:40] + skip @[el2_dec_decode_ctl.scala 449:15] + io.dec_alu.dec_csr_ren_d <= i0_dp.csr_read @[el2_dec_decode_ctl.scala 463:29] + node _T_341 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 464:56] + node _T_342 = and(i0_dp.csr_read, _T_341) @[el2_dec_decode_ctl.scala 464:36] + csr_read <= _T_342 @[el2_dec_decode_ctl.scala 464:18] + node _T_343 = eq(io.dec_debug_fence_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 466:42] + node i0_csr_write = and(i0_dp.csr_write, _T_343) @[el2_dec_decode_ctl.scala 466:40] + node _T_344 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 467:61] + node csr_clr_d = and(i0_dp.csr_clr, _T_344) @[el2_dec_decode_ctl.scala 467:41] + node _T_345 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 468:59] + node csr_set_d = and(i0_dp.csr_set, _T_345) @[el2_dec_decode_ctl.scala 468:39] + node _T_346 = bits(i0_legal_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 469:59] + node csr_write_d = and(i0_csr_write, _T_346) @[el2_dec_decode_ctl.scala 469:39] + node _T_347 = eq(i0_dp.csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 471:41] + node _T_348 = and(i0_csr_write, _T_347) @[el2_dec_decode_ctl.scala 471:39] + i0_csr_write_only_d <= _T_348 @[el2_dec_decode_ctl.scala 471:23] + node _T_349 = or(i0_dp.csr_clr, i0_dp.csr_set) @[el2_dec_decode_ctl.scala 472:42] + node _T_350 = or(_T_349, i0_csr_write) @[el2_dec_decode_ctl.scala 472:58] + io.dec_csr_wen_unq_d <= _T_350 @[el2_dec_decode_ctl.scala 472:24] + node _T_351 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 475:30] + io.dec_csr_rdaddr_d <= _T_351 @[el2_dec_decode_ctl.scala 475:24] + io.dec_csr_wraddr_r <= r_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 476:23] + node _T_352 = and(r_d.bits.csrwen, r_d.valid) @[el2_dec_decode_ctl.scala 480:39] + node _T_353 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 480:53] + node _T_354 = and(_T_352, _T_353) @[el2_dec_decode_ctl.scala 480:51] + io.dec_csr_wen_r <= _T_354 @[el2_dec_decode_ctl.scala 480:20] + node _T_355 = eq(r_d.bits.csrwaddr, UInt<10>("h0300")) @[el2_dec_decode_ctl.scala 483:50] + node _T_356 = eq(r_d.bits.csrwaddr, UInt<10>("h0304")) @[el2_dec_decode_ctl.scala 483:85] + node _T_357 = or(_T_355, _T_356) @[el2_dec_decode_ctl.scala 483:64] + node _T_358 = and(_T_357, r_d.bits.csrwen) @[el2_dec_decode_ctl.scala 483:100] + node _T_359 = and(_T_358, r_d.valid) @[el2_dec_decode_ctl.scala 483:118] + node _T_360 = eq(io.dec_tlu_i0_kill_writeb_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 483:132] + node _T_361 = and(_T_359, _T_360) @[el2_dec_decode_ctl.scala 483:130] + io.dec_csr_stall_int_ff <= _T_361 @[el2_dec_decode_ctl.scala 483:27] + reg csr_read_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 485:52] + csr_read_x <= csr_read @[el2_dec_decode_ctl.scala 485:52] + reg csr_clr_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 486:51] + csr_clr_x <= csr_clr_d @[el2_dec_decode_ctl.scala 486:51] + reg csr_set_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 487:51] + csr_set_x <= csr_set_d @[el2_dec_decode_ctl.scala 487:51] + reg csr_write_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 488:53] + csr_write_x <= csr_write_d @[el2_dec_decode_ctl.scala 488:53] + reg csr_imm_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 489:51] + csr_imm_x <= i0_dp.csr_imm @[el2_dec_decode_ctl.scala 489:51] + node _T_362 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 492:27] + node _T_363 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 492:48] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -3719,7 +3719,7 @@ circuit el2_dec : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg csrimm_x : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] csrimm_x <= _T_362 @[el2_lib.scala 514:16] - node _T_364 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 484:62] + node _T_364 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 493:62] inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -3728,7 +3728,7 @@ circuit el2_dec : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg csr_rddata_x : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] csr_rddata_x <= io.dec_csr_rddata_d @[el2_lib.scala 514:16] - node _T_365 = bits(csr_imm_x, 0, 0) @[el2_dec_decode_ctl.scala 487:15] + node _T_365 = bits(csr_imm_x, 0, 0) @[el2_dec_decode_ctl.scala 496:15] wire _T_366 : UInt<1>[27] @[el2_lib.scala 162:48] _T_366[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] _T_366[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] @@ -3783,18 +3783,18 @@ circuit el2_dec : node _T_390 = cat(_T_389, _T_366[24]) @[Cat.scala 29:58] node _T_391 = cat(_T_390, _T_366[25]) @[Cat.scala 29:58] node _T_392 = cat(_T_391, _T_366[26]) @[Cat.scala 29:58] - node _T_393 = bits(csrimm_x, 4, 0) @[el2_dec_decode_ctl.scala 487:53] + node _T_393 = bits(csrimm_x, 4, 0) @[el2_dec_decode_ctl.scala 496:53] node _T_394 = cat(_T_392, _T_393) @[Cat.scala 29:58] - node _T_395 = bits(csr_imm_x, 0, 0) @[el2_dec_decode_ctl.scala 488:16] - node _T_396 = eq(_T_395, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 488:5] + node _T_395 = bits(csr_imm_x, 0, 0) @[el2_dec_decode_ctl.scala 497:16] + node _T_396 = eq(_T_395, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 497:5] node _T_397 = mux(_T_365, _T_394, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_398 = mux(_T_396, io.exu_csr_rs1_x, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_398 = mux(_T_396, io.decode_exu.exu_csr_rs1_x, UInt<1>("h00")) @[Mux.scala 27:72] node _T_399 = or(_T_397, _T_398) @[Mux.scala 27:72] wire csr_mask_x : UInt<32> @[Mux.scala 27:72] csr_mask_x <= _T_399 @[Mux.scala 27:72] - node _T_400 = not(csr_mask_x) @[el2_dec_decode_ctl.scala 491:38] - node _T_401 = and(csr_rddata_x, _T_400) @[el2_dec_decode_ctl.scala 491:35] - node _T_402 = or(csr_rddata_x, csr_mask_x) @[el2_dec_decode_ctl.scala 492:35] + node _T_400 = not(csr_mask_x) @[el2_dec_decode_ctl.scala 500:38] + node _T_401 = and(csr_rddata_x, _T_400) @[el2_dec_decode_ctl.scala 500:35] + node _T_402 = or(csr_rddata_x, csr_mask_x) @[el2_dec_decode_ctl.scala 501:35] node _T_403 = mux(csr_clr_x, _T_401, UInt<1>("h00")) @[Mux.scala 27:72] node _T_404 = mux(csr_set_x, _T_402, UInt<1>("h00")) @[Mux.scala 27:72] node _T_405 = mux(csr_write_x, csr_mask_x, UInt<1>("h00")) @[Mux.scala 27:72] @@ -3802,1285 +3802,1288 @@ circuit el2_dec : node _T_407 = or(_T_406, _T_405) @[Mux.scala 27:72] wire write_csr_data_x : UInt @[Mux.scala 27:72] write_csr_data_x <= _T_407 @[Mux.scala 27:72] - node _T_408 = eq(io.dec_tlu_flush_pause_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 495:49] - node _T_409 = and(io.dec_tlu_flush_lower_r, _T_408) @[el2_dec_decode_ctl.scala 495:47] - node _T_410 = eq(write_csr_data, UInt<31>("h00")) @[el2_dec_decode_ctl.scala 495:109] - node _T_411 = and(pause_stall, _T_410) @[el2_dec_decode_ctl.scala 495:91] - node clear_pause = or(_T_409, _T_411) @[el2_dec_decode_ctl.scala 495:76] - node _T_412 = or(io.dec_tlu_wr_pause_r, pause_stall) @[el2_dec_decode_ctl.scala 496:44] - node _T_413 = eq(clear_pause, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 496:61] - node _T_414 = and(_T_412, _T_413) @[el2_dec_decode_ctl.scala 496:59] - pause_state_in <= _T_414 @[el2_dec_decode_ctl.scala 496:18] - reg _T_415 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 497:50] - _T_415 <= pause_state_in @[el2_dec_decode_ctl.scala 497:50] - pause_stall <= _T_415 @[el2_dec_decode_ctl.scala 497:15] - io.dec_pause_state <= pause_stall @[el2_dec_decode_ctl.scala 498:22] - reg _T_416 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 499:55] - _T_416 <= io.dec_tlu_wr_pause_r @[el2_dec_decode_ctl.scala 499:55] - tlu_wr_pause_r1 <= _T_416 @[el2_dec_decode_ctl.scala 499:19] - reg _T_417 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 500:55] - _T_417 <= tlu_wr_pause_r1 @[el2_dec_decode_ctl.scala 500:55] - tlu_wr_pause_r2 <= _T_417 @[el2_dec_decode_ctl.scala 500:19] - node _T_418 = eq(tlu_wr_pause_r1, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 502:44] - node _T_419 = eq(tlu_wr_pause_r2, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 502:64] - node _T_420 = and(_T_418, _T_419) @[el2_dec_decode_ctl.scala 502:61] - node _T_421 = and(pause_stall, _T_420) @[el2_dec_decode_ctl.scala 502:41] - io.dec_pause_state_cg <= _T_421 @[el2_dec_decode_ctl.scala 502:25] - node _T_422 = sub(write_csr_data, UInt<32>("h01")) @[el2_dec_decode_ctl.scala 505:59] - node _T_423 = tail(_T_422, 1) @[el2_dec_decode_ctl.scala 505:59] - node _T_424 = mux(io.dec_tlu_wr_pause_r, io.dec_csr_wrdata_r, write_csr_data_x) @[el2_dec_decode_ctl.scala 506:8] - node write_csr_data_in = mux(pause_stall, _T_423, _T_424) @[el2_dec_decode_ctl.scala 505:30] - node _T_425 = or(csr_clr_x, csr_set_x) @[el2_dec_decode_ctl.scala 507:34] - node _T_426 = or(_T_425, csr_write_x) @[el2_dec_decode_ctl.scala 507:46] - node _T_427 = and(_T_426, csr_read_x) @[el2_dec_decode_ctl.scala 507:61] - node _T_428 = or(_T_427, io.dec_tlu_wr_pause_r) @[el2_dec_decode_ctl.scala 507:75] - node csr_data_wen = or(_T_428, pause_stall) @[el2_dec_decode_ctl.scala 507:99] + node _T_408 = eq(io.dec_tlu_flush_pause_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 504:49] + node _T_409 = and(io.dec_tlu_flush_lower_r, _T_408) @[el2_dec_decode_ctl.scala 504:47] + node _T_410 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] + node _T_411 = bits(write_csr_data, 0, 0) @[el2_dec_decode_ctl.scala 504:145] + node _T_412 = cat(_T_410, _T_411) @[Cat.scala 29:58] + node _T_413 = eq(write_csr_data, _T_412) @[el2_dec_decode_ctl.scala 504:109] + node _T_414 = and(pause_stall, _T_413) @[el2_dec_decode_ctl.scala 504:91] + node clear_pause = or(_T_409, _T_414) @[el2_dec_decode_ctl.scala 504:76] + node _T_415 = or(io.dec_tlu_wr_pause_r, pause_stall) @[el2_dec_decode_ctl.scala 505:44] + node _T_416 = eq(clear_pause, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 505:61] + node _T_417 = and(_T_415, _T_416) @[el2_dec_decode_ctl.scala 505:59] + pause_state_in <= _T_417 @[el2_dec_decode_ctl.scala 505:18] + reg _T_418 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 506:50] + _T_418 <= pause_state_in @[el2_dec_decode_ctl.scala 506:50] + pause_stall <= _T_418 @[el2_dec_decode_ctl.scala 506:15] + io.dec_pause_state <= pause_stall @[el2_dec_decode_ctl.scala 507:22] + reg _T_419 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 508:55] + _T_419 <= io.dec_tlu_wr_pause_r @[el2_dec_decode_ctl.scala 508:55] + tlu_wr_pause_r1 <= _T_419 @[el2_dec_decode_ctl.scala 508:19] + reg _T_420 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 509:55] + _T_420 <= tlu_wr_pause_r1 @[el2_dec_decode_ctl.scala 509:55] + tlu_wr_pause_r2 <= _T_420 @[el2_dec_decode_ctl.scala 509:19] + node _T_421 = eq(tlu_wr_pause_r1, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 511:44] + node _T_422 = eq(tlu_wr_pause_r2, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 511:64] + node _T_423 = and(_T_421, _T_422) @[el2_dec_decode_ctl.scala 511:61] + node _T_424 = and(pause_stall, _T_423) @[el2_dec_decode_ctl.scala 511:41] + io.dec_pause_state_cg <= _T_424 @[el2_dec_decode_ctl.scala 511:25] + node _T_425 = sub(write_csr_data, UInt<32>("h01")) @[el2_dec_decode_ctl.scala 514:59] + node _T_426 = tail(_T_425, 1) @[el2_dec_decode_ctl.scala 514:59] + node _T_427 = mux(io.dec_tlu_wr_pause_r, io.dec_csr_wrdata_r, write_csr_data_x) @[el2_dec_decode_ctl.scala 515:8] + node write_csr_data_in = mux(pause_stall, _T_426, _T_427) @[el2_dec_decode_ctl.scala 514:30] + node _T_428 = or(csr_clr_x, csr_set_x) @[el2_dec_decode_ctl.scala 516:34] + node _T_429 = or(_T_428, csr_write_x) @[el2_dec_decode_ctl.scala 516:46] + node _T_430 = and(_T_429, csr_read_x) @[el2_dec_decode_ctl.scala 516:61] + node _T_431 = or(_T_430, io.dec_tlu_wr_pause_r) @[el2_dec_decode_ctl.scala 516:75] + node csr_data_wen = or(_T_431, pause_stall) @[el2_dec_decode_ctl.scala 516:99] inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18] rvclkhdr_3.io.en <= csr_data_wen @[el2_lib.scala 511:17] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_429 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_429 <= write_csr_data_in @[el2_lib.scala 514:16] - write_csr_data <= _T_429 @[el2_dec_decode_ctl.scala 508:18] - node _T_430 = bits(r_d.bits.csrwonly, 0, 0) @[el2_dec_decode_ctl.scala 514:49] - node _T_431 = mux(_T_430, i0_result_corr_r, write_csr_data) @[el2_dec_decode_ctl.scala 514:30] - io.dec_csr_wrdata_r <= _T_431 @[el2_dec_decode_ctl.scala 514:24] - node _T_432 = or(x_d.bits.csrwonly, r_d.bits.csrwonly) @[el2_dec_decode_ctl.scala 516:43] - node prior_csr_write = or(_T_432, wbd.bits.csrwonly) @[el2_dec_decode_ctl.scala 516:63] - node _T_433 = bits(io.dbg_cmd_wrdata, 0, 0) @[el2_dec_decode_ctl.scala 518:67] - node debug_fence_i = and(io.dec_debug_fence_d, _T_433) @[el2_dec_decode_ctl.scala 518:48] - node _T_434 = bits(io.dbg_cmd_wrdata, 1, 1) @[el2_dec_decode_ctl.scala 519:67] - node debug_fence_raw = and(io.dec_debug_fence_d, _T_434) @[el2_dec_decode_ctl.scala 519:48] - node _T_435 = or(debug_fence_raw, debug_fence_i) @[el2_dec_decode_ctl.scala 520:40] - debug_fence <= _T_435 @[el2_dec_decode_ctl.scala 520:21] - node _T_436 = or(i0_dp.presync, io.dec_tlu_presync_d) @[el2_dec_decode_ctl.scala 523:34] - node _T_437 = or(_T_436, debug_fence_i) @[el2_dec_decode_ctl.scala 523:57] - node _T_438 = or(_T_437, debug_fence_raw) @[el2_dec_decode_ctl.scala 523:73] - node i0_presync = or(_T_438, io.dec_tlu_pipelining_disable) @[el2_dec_decode_ctl.scala 523:91] - node _T_439 = or(i0_dp.postsync, io.dec_tlu_postsync_d) @[el2_dec_decode_ctl.scala 526:36] - node _T_440 = or(_T_439, debug_fence_i) @[el2_dec_decode_ctl.scala 526:60] - node _T_441 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 526:104] - node _T_442 = eq(_T_441, UInt<11>("h07c2")) @[el2_dec_decode_ctl.scala 526:112] - node _T_443 = and(i0_csr_write_only_d, _T_442) @[el2_dec_decode_ctl.scala 526:99] - node i0_postsync = or(_T_440, _T_443) @[el2_dec_decode_ctl.scala 526:76] - node any_csr_d = or(i0_dp.csr_read, i0_csr_write) @[el2_dec_decode_ctl.scala 528:34] - io.dec_csr_any_unq_d <= any_csr_d @[el2_dec_decode_ctl.scala 529:24] - node _T_444 = eq(any_csr_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 530:40] - node _T_445 = or(_T_444, io.dec_csr_legal_d) @[el2_dec_decode_ctl.scala 530:51] - node i0_legal = and(i0_dp.legal, _T_445) @[el2_dec_decode_ctl.scala 530:37] - wire _T_446 : UInt<1>[16] @[el2_lib.scala 162:48] - _T_446[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_446[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_447 = cat(_T_446[0], _T_446[1]) @[Cat.scala 29:58] - node _T_448 = cat(_T_447, _T_446[2]) @[Cat.scala 29:58] - node _T_449 = cat(_T_448, _T_446[3]) @[Cat.scala 29:58] - node _T_450 = cat(_T_449, _T_446[4]) @[Cat.scala 29:58] - node _T_451 = cat(_T_450, _T_446[5]) @[Cat.scala 29:58] - node _T_452 = cat(_T_451, _T_446[6]) @[Cat.scala 29:58] - node _T_453 = cat(_T_452, _T_446[7]) @[Cat.scala 29:58] - node _T_454 = cat(_T_453, _T_446[8]) @[Cat.scala 29:58] - node _T_455 = cat(_T_454, _T_446[9]) @[Cat.scala 29:58] - node _T_456 = cat(_T_455, _T_446[10]) @[Cat.scala 29:58] - node _T_457 = cat(_T_456, _T_446[11]) @[Cat.scala 29:58] - node _T_458 = cat(_T_457, _T_446[12]) @[Cat.scala 29:58] - node _T_459 = cat(_T_458, _T_446[13]) @[Cat.scala 29:58] - node _T_460 = cat(_T_459, _T_446[14]) @[Cat.scala 29:58] - node _T_461 = cat(_T_460, _T_446[15]) @[Cat.scala 29:58] - node _T_462 = cat(_T_461, io.ifu_i0_cinst) @[Cat.scala 29:58] - node i0_inst_d = mux(io.dec_i0_pc4_d, io.dec_i0_instr_d, _T_462) @[el2_dec_decode_ctl.scala 531:27] - node _T_463 = eq(i0_legal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 534:49] - node shift_illegal = and(io.dec_i0_decode_d, _T_463) @[el2_dec_decode_ctl.scala 534:47] - node _T_464 = eq(illegal_lockout, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 535:44] - node illegal_inst_en = and(shift_illegal, _T_464) @[el2_dec_decode_ctl.scala 535:42] + reg _T_432 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_432 <= write_csr_data_in @[el2_lib.scala 514:16] + write_csr_data <= _T_432 @[el2_dec_decode_ctl.scala 517:18] + node _T_433 = bits(r_d.bits.csrwonly, 0, 0) @[el2_dec_decode_ctl.scala 523:49] + node _T_434 = mux(_T_433, i0_result_corr_r, write_csr_data) @[el2_dec_decode_ctl.scala 523:30] + io.dec_csr_wrdata_r <= _T_434 @[el2_dec_decode_ctl.scala 523:24] + node _T_435 = or(x_d.bits.csrwonly, r_d.bits.csrwonly) @[el2_dec_decode_ctl.scala 525:43] + node prior_csr_write = or(_T_435, wbd.bits.csrwonly) @[el2_dec_decode_ctl.scala 525:63] + node _T_436 = bits(io.dbg_cmd_wrdata, 0, 0) @[el2_dec_decode_ctl.scala 527:67] + node debug_fence_i = and(io.dec_debug_fence_d, _T_436) @[el2_dec_decode_ctl.scala 527:48] + node _T_437 = bits(io.dbg_cmd_wrdata, 1, 1) @[el2_dec_decode_ctl.scala 528:67] + node debug_fence_raw = and(io.dec_debug_fence_d, _T_437) @[el2_dec_decode_ctl.scala 528:48] + node _T_438 = or(debug_fence_raw, debug_fence_i) @[el2_dec_decode_ctl.scala 529:40] + debug_fence <= _T_438 @[el2_dec_decode_ctl.scala 529:21] + node _T_439 = or(i0_dp.presync, io.dec_tlu_presync_d) @[el2_dec_decode_ctl.scala 532:34] + node _T_440 = or(_T_439, debug_fence_i) @[el2_dec_decode_ctl.scala 532:57] + node _T_441 = or(_T_440, debug_fence_raw) @[el2_dec_decode_ctl.scala 532:73] + node i0_presync = or(_T_441, io.dec_tlu_pipelining_disable) @[el2_dec_decode_ctl.scala 532:91] + node _T_442 = or(i0_dp.postsync, io.dec_tlu_postsync_d) @[el2_dec_decode_ctl.scala 535:36] + node _T_443 = or(_T_442, debug_fence_i) @[el2_dec_decode_ctl.scala 535:60] + node _T_444 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 535:104] + node _T_445 = eq(_T_444, UInt<11>("h07c2")) @[el2_dec_decode_ctl.scala 535:112] + node _T_446 = and(i0_csr_write_only_d, _T_445) @[el2_dec_decode_ctl.scala 535:99] + node i0_postsync = or(_T_443, _T_446) @[el2_dec_decode_ctl.scala 535:76] + node any_csr_d = or(i0_dp.csr_read, i0_csr_write) @[el2_dec_decode_ctl.scala 537:34] + io.dec_csr_any_unq_d <= any_csr_d @[el2_dec_decode_ctl.scala 538:24] + node _T_447 = eq(any_csr_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 539:40] + node _T_448 = or(_T_447, io.dec_csr_legal_d) @[el2_dec_decode_ctl.scala 539:51] + node i0_legal = and(i0_dp.legal, _T_448) @[el2_dec_decode_ctl.scala 539:37] + wire _T_449 : UInt<1>[16] @[el2_lib.scala 162:48] + _T_449[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_449[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_450 = cat(_T_449[0], _T_449[1]) @[Cat.scala 29:58] + node _T_451 = cat(_T_450, _T_449[2]) @[Cat.scala 29:58] + node _T_452 = cat(_T_451, _T_449[3]) @[Cat.scala 29:58] + node _T_453 = cat(_T_452, _T_449[4]) @[Cat.scala 29:58] + node _T_454 = cat(_T_453, _T_449[5]) @[Cat.scala 29:58] + node _T_455 = cat(_T_454, _T_449[6]) @[Cat.scala 29:58] + node _T_456 = cat(_T_455, _T_449[7]) @[Cat.scala 29:58] + node _T_457 = cat(_T_456, _T_449[8]) @[Cat.scala 29:58] + node _T_458 = cat(_T_457, _T_449[9]) @[Cat.scala 29:58] + node _T_459 = cat(_T_458, _T_449[10]) @[Cat.scala 29:58] + node _T_460 = cat(_T_459, _T_449[11]) @[Cat.scala 29:58] + node _T_461 = cat(_T_460, _T_449[12]) @[Cat.scala 29:58] + node _T_462 = cat(_T_461, _T_449[13]) @[Cat.scala 29:58] + node _T_463 = cat(_T_462, _T_449[14]) @[Cat.scala 29:58] + node _T_464 = cat(_T_463, _T_449[15]) @[Cat.scala 29:58] + node _T_465 = cat(_T_464, io.dec_aln.ifu_i0_cinst) @[Cat.scala 29:58] + node i0_inst_d = mux(io.dec_i0_pc4_d, io.dec_i0_instr_d, _T_465) @[el2_dec_decode_ctl.scala 540:27] + node _T_466 = eq(i0_legal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 543:57] + node shift_illegal = and(io.dec_aln.dec_i0_decode_d, _T_466) @[el2_dec_decode_ctl.scala 543:55] + node _T_467 = eq(illegal_lockout, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 544:44] + node illegal_inst_en = and(shift_illegal, _T_467) @[el2_dec_decode_ctl.scala 544:42] inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[el2_lib.scala 510:18] rvclkhdr_4.io.en <= illegal_inst_en @[el2_lib.scala 511:17] rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_465 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_465 <= i0_inst_d @[el2_lib.scala 514:16] - io.dec_illegal_inst <= _T_465 @[el2_dec_decode_ctl.scala 536:23] - node _T_466 = or(shift_illegal, illegal_lockout) @[el2_dec_decode_ctl.scala 537:40] - node _T_467 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 537:61] - node _T_468 = and(_T_466, _T_467) @[el2_dec_decode_ctl.scala 537:59] - illegal_lockout_in <= _T_468 @[el2_dec_decode_ctl.scala 537:22] - reg _T_469 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 538:54] - _T_469 <= illegal_lockout_in @[el2_dec_decode_ctl.scala 538:54] - illegal_lockout <= _T_469 @[el2_dec_decode_ctl.scala 538:19] - node i0_div_prior_div_stall = and(i0_dp.div, io.dec_div_active) @[el2_dec_decode_ctl.scala 539:42] - node _T_470 = and(i0_dp.csr_read, prior_csr_write) @[el2_dec_decode_ctl.scala 541:40] - node _T_471 = or(_T_470, io.dec_extint_stall) @[el2_dec_decode_ctl.scala 541:59] - node _T_472 = or(_T_471, pause_stall) @[el2_dec_decode_ctl.scala 541:81] - node _T_473 = or(_T_472, leak1_i0_stall) @[el2_dec_decode_ctl.scala 541:95] - node _T_474 = or(_T_473, io.dec_tlu_debug_stall) @[el2_dec_decode_ctl.scala 542:20] - node _T_475 = or(_T_474, postsync_stall) @[el2_dec_decode_ctl.scala 542:45] - node _T_476 = or(_T_475, presync_stall) @[el2_dec_decode_ctl.scala 542:62] - node _T_477 = or(i0_dp.fence, debug_fence) @[el2_dec_decode_ctl.scala 543:19] - node _T_478 = eq(lsu_idle, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 543:36] - node _T_479 = and(_T_477, _T_478) @[el2_dec_decode_ctl.scala 543:34] - node _T_480 = or(_T_476, _T_479) @[el2_dec_decode_ctl.scala 542:79] - node _T_481 = or(_T_480, i0_nonblock_load_stall) @[el2_dec_decode_ctl.scala 543:47] - node _T_482 = or(_T_481, i0_load_block_d) @[el2_dec_decode_ctl.scala 543:72] - node _T_483 = or(_T_482, i0_nonblock_div_stall) @[el2_dec_decode_ctl.scala 544:21] - node i0_block_raw_d = or(_T_483, i0_div_prior_div_stall) @[el2_dec_decode_ctl.scala 544:45] - node _T_484 = or(io.lsu_store_stall_any, io.dma_dccm_stall_any) @[el2_dec_decode_ctl.scala 546:65] - node i0_store_stall_d = and(i0_dp.store, _T_484) @[el2_dec_decode_ctl.scala 546:39] - node _T_485 = or(io.lsu_load_stall_any, io.dma_dccm_stall_any) @[el2_dec_decode_ctl.scala 547:63] - node i0_load_stall_d = and(i0_dp.load, _T_485) @[el2_dec_decode_ctl.scala 547:38] - node _T_486 = or(i0_block_raw_d, i0_store_stall_d) @[el2_dec_decode_ctl.scala 548:38] - node i0_block_d = or(_T_486, i0_load_stall_d) @[el2_dec_decode_ctl.scala 548:57] - node _T_487 = eq(i0_block_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 552:46] - node _T_488 = and(io.dec_ib0_valid_d, _T_487) @[el2_dec_decode_ctl.scala 552:44] - node _T_489 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 552:63] - node _T_490 = and(_T_488, _T_489) @[el2_dec_decode_ctl.scala 552:61] - node _T_491 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 552:91] - node _T_492 = and(_T_490, _T_491) @[el2_dec_decode_ctl.scala 552:89] - io.dec_i0_decode_d <= _T_492 @[el2_dec_decode_ctl.scala 552:22] - node _T_493 = eq(i0_block_raw_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 553:46] - node _T_494 = and(io.dec_ib0_valid_d, _T_493) @[el2_dec_decode_ctl.scala 553:44] - node _T_495 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 553:63] - node _T_496 = and(_T_494, _T_495) @[el2_dec_decode_ctl.scala 553:61] - node _T_497 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 553:91] - node i0_exudecode_d = and(_T_496, _T_497) @[el2_dec_decode_ctl.scala 553:89] - node i0_exulegal_decode_d = and(i0_exudecode_d, i0_legal) @[el2_dec_decode_ctl.scala 554:46] - io.dec_pmu_instr_decoded <= io.dec_i0_decode_d @[el2_dec_decode_ctl.scala 557:28] - node _T_498 = eq(io.dec_i0_decode_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 558:51] - node _T_499 = and(io.dec_ib0_valid_d, _T_498) @[el2_dec_decode_ctl.scala 558:49] - io.dec_pmu_decode_stall <= _T_499 @[el2_dec_decode_ctl.scala 558:27] - node _T_500 = bits(postsync_stall, 0, 0) @[el2_dec_decode_ctl.scala 559:47] - io.dec_pmu_postsync_stall <= _T_500 @[el2_dec_decode_ctl.scala 559:29] - node _T_501 = bits(presync_stall, 0, 0) @[el2_dec_decode_ctl.scala 560:46] - io.dec_pmu_presync_stall <= _T_501 @[el2_dec_decode_ctl.scala 560:29] - node prior_inflight = or(x_d.valid, r_d.valid) @[el2_dec_decode_ctl.scala 564:41] - node prior_inflight_eff = mux(i0_dp.div, x_d.valid, prior_inflight) @[el2_dec_decode_ctl.scala 565:31] - node _T_502 = and(i0_presync, prior_inflight_eff) @[el2_dec_decode_ctl.scala 567:37] - presync_stall <= _T_502 @[el2_dec_decode_ctl.scala 567:22] - reg _T_503 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 568:53] - _T_503 <= ps_stall_in @[el2_dec_decode_ctl.scala 568:53] - postsync_stall <= _T_503 @[el2_dec_decode_ctl.scala 568:18] - node _T_504 = eq(i0_legal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 570:56] - node _T_505 = or(i0_postsync, _T_504) @[el2_dec_decode_ctl.scala 570:54] - node _T_506 = and(io.dec_i0_decode_d, _T_505) @[el2_dec_decode_ctl.scala 570:39] - node _T_507 = and(postsync_stall, x_d.valid) @[el2_dec_decode_ctl.scala 570:88] - node _T_508 = or(_T_506, _T_507) @[el2_dec_decode_ctl.scala 570:69] - ps_stall_in <= _T_508 @[el2_dec_decode_ctl.scala 570:15] - node _T_509 = and(i0_exulegal_decode_d, i0_dp.alu) @[el2_dec_decode_ctl.scala 572:50] - io.dec_i0_alu_decode_d <= _T_509 @[el2_dec_decode_ctl.scala 572:26] - node _T_510 = and(i0_legal_decode_d, i0_dp.lsu) @[el2_dec_decode_ctl.scala 574:40] - lsu_decode_d <= _T_510 @[el2_dec_decode_ctl.scala 574:16] - node _T_511 = and(i0_exulegal_decode_d, i0_dp.mul) @[el2_dec_decode_ctl.scala 575:40] - mul_decode_d <= _T_511 @[el2_dec_decode_ctl.scala 575:16] - node _T_512 = and(i0_exulegal_decode_d, i0_dp.div) @[el2_dec_decode_ctl.scala 576:40] - div_decode_d <= _T_512 @[el2_dec_decode_ctl.scala 576:16] - node _T_513 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 578:45] - node _T_514 = and(r_d.valid, _T_513) @[el2_dec_decode_ctl.scala 578:43] - io.dec_tlu_i0_valid_r <= _T_514 @[el2_dec_decode_ctl.scala 578:29] - d_t.legal <= i0_legal_decode_d @[el2_dec_decode_ctl.scala 581:26] - node _T_515 = and(i0_icaf_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 582:40] - d_t.icaf <= _T_515 @[el2_dec_decode_ctl.scala 582:26] - node _T_516 = and(io.dec_i0_icaf_f1_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 583:50] - d_t.icaf_f1 <= _T_516 @[el2_dec_decode_ctl.scala 583:26] - d_t.icaf_type <= io.dec_i0_icaf_type_d @[el2_dec_decode_ctl.scala 584:26] - node _T_517 = or(i0_dp.fence_i, debug_fence_i) @[el2_dec_decode_ctl.scala 586:44] - node _T_518 = and(_T_517, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 586:61] - d_t.fence_i <= _T_518 @[el2_dec_decode_ctl.scala 586:26] - d_t.pmu_i0_br_unpred <= i0_br_unpred @[el2_dec_decode_ctl.scala 589:26] - d_t.pmu_divide <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 590:26] - d_t.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 591:26] - wire _T_519 : UInt<1>[4] @[el2_lib.scala 162:48] - _T_519[0] <= io.dec_i0_decode_d @[el2_lib.scala 162:48] - _T_519[1] <= io.dec_i0_decode_d @[el2_lib.scala 162:48] - _T_519[2] <= io.dec_i0_decode_d @[el2_lib.scala 162:48] - _T_519[3] <= io.dec_i0_decode_d @[el2_lib.scala 162:48] - node _T_520 = cat(_T_519[0], _T_519[1]) @[Cat.scala 29:58] - node _T_521 = cat(_T_520, _T_519[2]) @[Cat.scala 29:58] - node _T_522 = cat(_T_521, _T_519[3]) @[Cat.scala 29:58] - node _T_523 = and(io.dec_i0_trigger_match_d, _T_522) @[el2_dec_decode_ctl.scala 593:56] - d_t.i0trigger <= _T_523 @[el2_dec_decode_ctl.scala 593:26] - node _T_524 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 596:33] + reg _T_468 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_468 <= i0_inst_d @[el2_lib.scala 514:16] + io.dec_illegal_inst <= _T_468 @[el2_dec_decode_ctl.scala 545:23] + node _T_469 = or(shift_illegal, illegal_lockout) @[el2_dec_decode_ctl.scala 546:40] + node _T_470 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 546:61] + node _T_471 = and(_T_469, _T_470) @[el2_dec_decode_ctl.scala 546:59] + illegal_lockout_in <= _T_471 @[el2_dec_decode_ctl.scala 546:22] + reg _T_472 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 547:54] + _T_472 <= illegal_lockout_in @[el2_dec_decode_ctl.scala 547:54] + illegal_lockout <= _T_472 @[el2_dec_decode_ctl.scala 547:19] + node i0_div_prior_div_stall = and(i0_dp.div, io.dec_div_active) @[el2_dec_decode_ctl.scala 548:42] + node _T_473 = and(i0_dp.csr_read, prior_csr_write) @[el2_dec_decode_ctl.scala 550:40] + node _T_474 = or(_T_473, io.decode_exu.dec_extint_stall) @[el2_dec_decode_ctl.scala 550:59] + node _T_475 = or(_T_474, pause_stall) @[el2_dec_decode_ctl.scala 550:92] + node _T_476 = or(_T_475, leak1_i0_stall) @[el2_dec_decode_ctl.scala 550:106] + node _T_477 = or(_T_476, io.dec_tlu_debug_stall) @[el2_dec_decode_ctl.scala 551:20] + node _T_478 = or(_T_477, postsync_stall) @[el2_dec_decode_ctl.scala 551:45] + node _T_479 = or(_T_478, presync_stall) @[el2_dec_decode_ctl.scala 551:62] + node _T_480 = or(i0_dp.fence, debug_fence) @[el2_dec_decode_ctl.scala 552:19] + node _T_481 = eq(lsu_idle, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 552:36] + node _T_482 = and(_T_480, _T_481) @[el2_dec_decode_ctl.scala 552:34] + node _T_483 = or(_T_479, _T_482) @[el2_dec_decode_ctl.scala 551:79] + node _T_484 = or(_T_483, i0_nonblock_load_stall) @[el2_dec_decode_ctl.scala 552:47] + node _T_485 = or(_T_484, i0_load_block_d) @[el2_dec_decode_ctl.scala 552:72] + node _T_486 = or(_T_485, i0_nonblock_div_stall) @[el2_dec_decode_ctl.scala 553:21] + node i0_block_raw_d = or(_T_486, i0_div_prior_div_stall) @[el2_dec_decode_ctl.scala 553:45] + node _T_487 = or(io.lsu_store_stall_any, io.dma_dccm_stall_any) @[el2_dec_decode_ctl.scala 555:65] + node i0_store_stall_d = and(i0_dp.store, _T_487) @[el2_dec_decode_ctl.scala 555:39] + node _T_488 = or(io.lsu_load_stall_any, io.dma_dccm_stall_any) @[el2_dec_decode_ctl.scala 556:63] + node i0_load_stall_d = and(i0_dp.load, _T_488) @[el2_dec_decode_ctl.scala 556:38] + node _T_489 = or(i0_block_raw_d, i0_store_stall_d) @[el2_dec_decode_ctl.scala 557:38] + node i0_block_d = or(_T_489, i0_load_stall_d) @[el2_dec_decode_ctl.scala 557:57] + node _T_490 = eq(i0_block_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 561:54] + node _T_491 = and(io.dec_ib0_valid_d, _T_490) @[el2_dec_decode_ctl.scala 561:52] + node _T_492 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 561:71] + node _T_493 = and(_T_491, _T_492) @[el2_dec_decode_ctl.scala 561:69] + node _T_494 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 561:99] + node _T_495 = and(_T_493, _T_494) @[el2_dec_decode_ctl.scala 561:97] + io.dec_aln.dec_i0_decode_d <= _T_495 @[el2_dec_decode_ctl.scala 561:30] + node _T_496 = eq(i0_block_raw_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 562:46] + node _T_497 = and(io.dec_ib0_valid_d, _T_496) @[el2_dec_decode_ctl.scala 562:44] + node _T_498 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 562:63] + node _T_499 = and(_T_497, _T_498) @[el2_dec_decode_ctl.scala 562:61] + node _T_500 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 562:91] + node i0_exudecode_d = and(_T_499, _T_500) @[el2_dec_decode_ctl.scala 562:89] + node i0_exulegal_decode_d = and(i0_exudecode_d, i0_legal) @[el2_dec_decode_ctl.scala 563:46] + io.dec_pmu_instr_decoded <= io.dec_aln.dec_i0_decode_d @[el2_dec_decode_ctl.scala 566:28] + node _T_501 = eq(io.dec_aln.dec_i0_decode_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 567:51] + node _T_502 = and(io.dec_ib0_valid_d, _T_501) @[el2_dec_decode_ctl.scala 567:49] + io.dec_pmu_decode_stall <= _T_502 @[el2_dec_decode_ctl.scala 567:27] + node _T_503 = bits(postsync_stall, 0, 0) @[el2_dec_decode_ctl.scala 568:47] + io.dec_pmu_postsync_stall <= _T_503 @[el2_dec_decode_ctl.scala 568:29] + node _T_504 = bits(presync_stall, 0, 0) @[el2_dec_decode_ctl.scala 569:46] + io.dec_pmu_presync_stall <= _T_504 @[el2_dec_decode_ctl.scala 569:29] + node prior_inflight = or(x_d.valid, r_d.valid) @[el2_dec_decode_ctl.scala 573:41] + node prior_inflight_eff = mux(i0_dp.div, x_d.valid, prior_inflight) @[el2_dec_decode_ctl.scala 574:31] + node _T_505 = and(i0_presync, prior_inflight_eff) @[el2_dec_decode_ctl.scala 576:37] + presync_stall <= _T_505 @[el2_dec_decode_ctl.scala 576:22] + reg _T_506 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 577:53] + _T_506 <= ps_stall_in @[el2_dec_decode_ctl.scala 577:53] + postsync_stall <= _T_506 @[el2_dec_decode_ctl.scala 577:18] + node _T_507 = eq(i0_legal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 579:64] + node _T_508 = or(i0_postsync, _T_507) @[el2_dec_decode_ctl.scala 579:62] + node _T_509 = and(io.dec_aln.dec_i0_decode_d, _T_508) @[el2_dec_decode_ctl.scala 579:47] + node _T_510 = and(postsync_stall, x_d.valid) @[el2_dec_decode_ctl.scala 579:96] + node _T_511 = or(_T_509, _T_510) @[el2_dec_decode_ctl.scala 579:77] + ps_stall_in <= _T_511 @[el2_dec_decode_ctl.scala 579:15] + node _T_512 = and(i0_exulegal_decode_d, i0_dp.alu) @[el2_dec_decode_ctl.scala 581:58] + io.dec_alu.dec_i0_alu_decode_d <= _T_512 @[el2_dec_decode_ctl.scala 581:34] + node _T_513 = and(i0_legal_decode_d, i0_dp.lsu) @[el2_dec_decode_ctl.scala 583:40] + lsu_decode_d <= _T_513 @[el2_dec_decode_ctl.scala 583:16] + node _T_514 = and(i0_exulegal_decode_d, i0_dp.mul) @[el2_dec_decode_ctl.scala 584:40] + mul_decode_d <= _T_514 @[el2_dec_decode_ctl.scala 584:16] + node _T_515 = and(i0_exulegal_decode_d, i0_dp.div) @[el2_dec_decode_ctl.scala 585:40] + div_decode_d <= _T_515 @[el2_dec_decode_ctl.scala 585:16] + node _T_516 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 587:45] + node _T_517 = and(r_d.valid, _T_516) @[el2_dec_decode_ctl.scala 587:43] + io.dec_tlu_i0_valid_r <= _T_517 @[el2_dec_decode_ctl.scala 587:29] + d_t.legal <= i0_legal_decode_d @[el2_dec_decode_ctl.scala 590:26] + node _T_518 = and(i0_icaf_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 591:40] + d_t.icaf <= _T_518 @[el2_dec_decode_ctl.scala 591:26] + node _T_519 = and(io.dec_i0_icaf_f1_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 592:50] + d_t.icaf_f1 <= _T_519 @[el2_dec_decode_ctl.scala 592:26] + d_t.icaf_type <= io.dec_i0_icaf_type_d @[el2_dec_decode_ctl.scala 593:26] + node _T_520 = or(i0_dp.fence_i, debug_fence_i) @[el2_dec_decode_ctl.scala 595:44] + node _T_521 = and(_T_520, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 595:61] + d_t.fence_i <= _T_521 @[el2_dec_decode_ctl.scala 595:26] + d_t.pmu_i0_br_unpred <= i0_br_unpred @[el2_dec_decode_ctl.scala 598:26] + d_t.pmu_divide <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 599:26] + d_t.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 600:26] + wire _T_522 : UInt<1>[4] @[el2_lib.scala 162:48] + _T_522[0] <= io.dec_aln.dec_i0_decode_d @[el2_lib.scala 162:48] + _T_522[1] <= io.dec_aln.dec_i0_decode_d @[el2_lib.scala 162:48] + _T_522[2] <= io.dec_aln.dec_i0_decode_d @[el2_lib.scala 162:48] + _T_522[3] <= io.dec_aln.dec_i0_decode_d @[el2_lib.scala 162:48] + node _T_523 = cat(_T_522[0], _T_522[1]) @[Cat.scala 29:58] + node _T_524 = cat(_T_523, _T_522[2]) @[Cat.scala 29:58] + node _T_525 = cat(_T_524, _T_522[3]) @[Cat.scala 29:58] + node _T_526 = and(io.dec_i0_trigger_match_d, _T_525) @[el2_dec_decode_ctl.scala 602:56] + d_t.i0trigger <= _T_526 @[el2_dec_decode_ctl.scala 602:26] + node _T_527 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 605:33] inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 518:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[el2_lib.scala 520:18] - rvclkhdr_5.io.en <= _T_524 @[el2_lib.scala 521:17] + rvclkhdr_5.io.en <= _T_527 @[el2_lib.scala 521:17] rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24] - wire _T_525 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_lib.scala 524:33] - _T_525.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.pmu_divide <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.pmu_i0_itype <= UInt<4>("h00") @[el2_lib.scala 524:33] - _T_525.i0trigger <= UInt<4>("h00") @[el2_lib.scala 524:33] - _T_525.fence_i <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.icaf_type <= UInt<2>("h00") @[el2_lib.scala 524:33] - _T_525.icaf_f1 <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.icaf <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_525.legal <= UInt<1>("h00") @[el2_lib.scala 524:33] - reg _T_526 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, rvclkhdr_5.io.l1clk with : (reset => (reset, _T_525)) @[el2_lib.scala 524:16] - _T_526.pmu_lsu_misaligned <= d_t.pmu_lsu_misaligned @[el2_lib.scala 524:16] - _T_526.pmu_divide <= d_t.pmu_divide @[el2_lib.scala 524:16] - _T_526.pmu_i0_br_unpred <= d_t.pmu_i0_br_unpred @[el2_lib.scala 524:16] - _T_526.pmu_i0_itype <= d_t.pmu_i0_itype @[el2_lib.scala 524:16] - _T_526.i0trigger <= d_t.i0trigger @[el2_lib.scala 524:16] - _T_526.fence_i <= d_t.fence_i @[el2_lib.scala 524:16] - _T_526.icaf_type <= d_t.icaf_type @[el2_lib.scala 524:16] - _T_526.icaf_f1 <= d_t.icaf_f1 @[el2_lib.scala 524:16] - _T_526.icaf <= d_t.icaf @[el2_lib.scala 524:16] - _T_526.legal <= d_t.legal @[el2_lib.scala 524:16] - x_t.pmu_lsu_misaligned <= _T_526.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 596:7] - x_t.pmu_divide <= _T_526.pmu_divide @[el2_dec_decode_ctl.scala 596:7] - x_t.pmu_i0_br_unpred <= _T_526.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 596:7] - x_t.pmu_i0_itype <= _T_526.pmu_i0_itype @[el2_dec_decode_ctl.scala 596:7] - x_t.i0trigger <= _T_526.i0trigger @[el2_dec_decode_ctl.scala 596:7] - x_t.fence_i <= _T_526.fence_i @[el2_dec_decode_ctl.scala 596:7] - x_t.icaf_type <= _T_526.icaf_type @[el2_dec_decode_ctl.scala 596:7] - x_t.icaf_f1 <= _T_526.icaf_f1 @[el2_dec_decode_ctl.scala 596:7] - x_t.icaf <= _T_526.icaf @[el2_dec_decode_ctl.scala 596:7] - x_t.legal <= _T_526.legal @[el2_dec_decode_ctl.scala 596:7] - x_t_in.pmu_lsu_misaligned <= x_t.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 598:10] - x_t_in.pmu_divide <= x_t.pmu_divide @[el2_dec_decode_ctl.scala 598:10] - x_t_in.pmu_i0_br_unpred <= x_t.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 598:10] - x_t_in.pmu_i0_itype <= x_t.pmu_i0_itype @[el2_dec_decode_ctl.scala 598:10] - x_t_in.i0trigger <= x_t.i0trigger @[el2_dec_decode_ctl.scala 598:10] - x_t_in.fence_i <= x_t.fence_i @[el2_dec_decode_ctl.scala 598:10] - x_t_in.icaf_type <= x_t.icaf_type @[el2_dec_decode_ctl.scala 598:10] - x_t_in.icaf_f1 <= x_t.icaf_f1 @[el2_dec_decode_ctl.scala 598:10] - x_t_in.icaf <= x_t.icaf @[el2_dec_decode_ctl.scala 598:10] - x_t_in.legal <= x_t.legal @[el2_dec_decode_ctl.scala 598:10] - wire _T_527 : UInt<1>[4] @[el2_lib.scala 162:48] - _T_527[0] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] - _T_527[1] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] - _T_527[2] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] - _T_527[3] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] - node _T_528 = cat(_T_527[0], _T_527[1]) @[Cat.scala 29:58] - node _T_529 = cat(_T_528, _T_527[2]) @[Cat.scala 29:58] - node _T_530 = cat(_T_529, _T_527[3]) @[Cat.scala 29:58] - node _T_531 = not(_T_530) @[el2_dec_decode_ctl.scala 599:39] - node _T_532 = and(x_t.i0trigger, _T_531) @[el2_dec_decode_ctl.scala 599:37] - x_t_in.i0trigger <= _T_532 @[el2_dec_decode_ctl.scala 599:20] - node _T_533 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 601:36] + wire _T_528 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_lib.scala 524:33] + _T_528.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.pmu_divide <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.pmu_i0_itype <= UInt<4>("h00") @[el2_lib.scala 524:33] + _T_528.i0trigger <= UInt<4>("h00") @[el2_lib.scala 524:33] + _T_528.fence_i <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.icaf_type <= UInt<2>("h00") @[el2_lib.scala 524:33] + _T_528.icaf_f1 <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.icaf <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_528.legal <= UInt<1>("h00") @[el2_lib.scala 524:33] + reg _T_529 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, rvclkhdr_5.io.l1clk with : (reset => (reset, _T_528)) @[el2_lib.scala 524:16] + _T_529.pmu_lsu_misaligned <= d_t.pmu_lsu_misaligned @[el2_lib.scala 524:16] + _T_529.pmu_divide <= d_t.pmu_divide @[el2_lib.scala 524:16] + _T_529.pmu_i0_br_unpred <= d_t.pmu_i0_br_unpred @[el2_lib.scala 524:16] + _T_529.pmu_i0_itype <= d_t.pmu_i0_itype @[el2_lib.scala 524:16] + _T_529.i0trigger <= d_t.i0trigger @[el2_lib.scala 524:16] + _T_529.fence_i <= d_t.fence_i @[el2_lib.scala 524:16] + _T_529.icaf_type <= d_t.icaf_type @[el2_lib.scala 524:16] + _T_529.icaf_f1 <= d_t.icaf_f1 @[el2_lib.scala 524:16] + _T_529.icaf <= d_t.icaf @[el2_lib.scala 524:16] + _T_529.legal <= d_t.legal @[el2_lib.scala 524:16] + x_t.pmu_lsu_misaligned <= _T_529.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 605:7] + x_t.pmu_divide <= _T_529.pmu_divide @[el2_dec_decode_ctl.scala 605:7] + x_t.pmu_i0_br_unpred <= _T_529.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 605:7] + x_t.pmu_i0_itype <= _T_529.pmu_i0_itype @[el2_dec_decode_ctl.scala 605:7] + x_t.i0trigger <= _T_529.i0trigger @[el2_dec_decode_ctl.scala 605:7] + x_t.fence_i <= _T_529.fence_i @[el2_dec_decode_ctl.scala 605:7] + x_t.icaf_type <= _T_529.icaf_type @[el2_dec_decode_ctl.scala 605:7] + x_t.icaf_f1 <= _T_529.icaf_f1 @[el2_dec_decode_ctl.scala 605:7] + x_t.icaf <= _T_529.icaf @[el2_dec_decode_ctl.scala 605:7] + x_t.legal <= _T_529.legal @[el2_dec_decode_ctl.scala 605:7] + x_t_in.pmu_lsu_misaligned <= x_t.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 607:10] + x_t_in.pmu_divide <= x_t.pmu_divide @[el2_dec_decode_ctl.scala 607:10] + x_t_in.pmu_i0_br_unpred <= x_t.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 607:10] + x_t_in.pmu_i0_itype <= x_t.pmu_i0_itype @[el2_dec_decode_ctl.scala 607:10] + x_t_in.i0trigger <= x_t.i0trigger @[el2_dec_decode_ctl.scala 607:10] + x_t_in.fence_i <= x_t.fence_i @[el2_dec_decode_ctl.scala 607:10] + x_t_in.icaf_type <= x_t.icaf_type @[el2_dec_decode_ctl.scala 607:10] + x_t_in.icaf_f1 <= x_t.icaf_f1 @[el2_dec_decode_ctl.scala 607:10] + x_t_in.icaf <= x_t.icaf @[el2_dec_decode_ctl.scala 607:10] + x_t_in.legal <= x_t.legal @[el2_dec_decode_ctl.scala 607:10] + wire _T_530 : UInt<1>[4] @[el2_lib.scala 162:48] + _T_530[0] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] + _T_530[1] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] + _T_530[2] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] + _T_530[3] <= io.dec_tlu_flush_lower_wb @[el2_lib.scala 162:48] + node _T_531 = cat(_T_530[0], _T_530[1]) @[Cat.scala 29:58] + node _T_532 = cat(_T_531, _T_530[2]) @[Cat.scala 29:58] + node _T_533 = cat(_T_532, _T_530[3]) @[Cat.scala 29:58] + node _T_534 = not(_T_533) @[el2_dec_decode_ctl.scala 608:39] + node _T_535 = and(x_t.i0trigger, _T_534) @[el2_dec_decode_ctl.scala 608:37] + x_t_in.i0trigger <= _T_535 @[el2_dec_decode_ctl.scala 608:20] + node _T_536 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 610:36] inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 518:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[el2_lib.scala 520:18] - rvclkhdr_6.io.en <= _T_533 @[el2_lib.scala 521:17] + rvclkhdr_6.io.en <= _T_536 @[el2_lib.scala 521:17] rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24] - wire _T_534 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_lib.scala 524:33] - _T_534.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.pmu_divide <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.pmu_i0_itype <= UInt<4>("h00") @[el2_lib.scala 524:33] - _T_534.i0trigger <= UInt<4>("h00") @[el2_lib.scala 524:33] - _T_534.fence_i <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.icaf_type <= UInt<2>("h00") @[el2_lib.scala 524:33] - _T_534.icaf_f1 <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.icaf <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_534.legal <= UInt<1>("h00") @[el2_lib.scala 524:33] - reg _T_535 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, rvclkhdr_6.io.l1clk with : (reset => (reset, _T_534)) @[el2_lib.scala 524:16] - _T_535.pmu_lsu_misaligned <= x_t_in.pmu_lsu_misaligned @[el2_lib.scala 524:16] - _T_535.pmu_divide <= x_t_in.pmu_divide @[el2_lib.scala 524:16] - _T_535.pmu_i0_br_unpred <= x_t_in.pmu_i0_br_unpred @[el2_lib.scala 524:16] - _T_535.pmu_i0_itype <= x_t_in.pmu_i0_itype @[el2_lib.scala 524:16] - _T_535.i0trigger <= x_t_in.i0trigger @[el2_lib.scala 524:16] - _T_535.fence_i <= x_t_in.fence_i @[el2_lib.scala 524:16] - _T_535.icaf_type <= x_t_in.icaf_type @[el2_lib.scala 524:16] - _T_535.icaf_f1 <= x_t_in.icaf_f1 @[el2_lib.scala 524:16] - _T_535.icaf <= x_t_in.icaf @[el2_lib.scala 524:16] - _T_535.legal <= x_t_in.legal @[el2_lib.scala 524:16] - r_t.pmu_lsu_misaligned <= _T_535.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 601:7] - r_t.pmu_divide <= _T_535.pmu_divide @[el2_dec_decode_ctl.scala 601:7] - r_t.pmu_i0_br_unpred <= _T_535.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 601:7] - r_t.pmu_i0_itype <= _T_535.pmu_i0_itype @[el2_dec_decode_ctl.scala 601:7] - r_t.i0trigger <= _T_535.i0trigger @[el2_dec_decode_ctl.scala 601:7] - r_t.fence_i <= _T_535.fence_i @[el2_dec_decode_ctl.scala 601:7] - r_t.icaf_type <= _T_535.icaf_type @[el2_dec_decode_ctl.scala 601:7] - r_t.icaf_f1 <= _T_535.icaf_f1 @[el2_dec_decode_ctl.scala 601:7] - r_t.icaf <= _T_535.icaf @[el2_dec_decode_ctl.scala 601:7] - r_t.legal <= _T_535.legal @[el2_dec_decode_ctl.scala 601:7] - reg lsu_trigger_match_r : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 602:36] - lsu_trigger_match_r <= io.lsu_trigger_match_m @[el2_dec_decode_ctl.scala 602:36] - reg lsu_pmu_misaligned_r : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 603:37] - lsu_pmu_misaligned_r <= io.lsu_pmu_misaligned_m @[el2_dec_decode_ctl.scala 603:37] - r_t_in.pmu_lsu_misaligned <= r_t.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 605:10] - r_t_in.pmu_divide <= r_t.pmu_divide @[el2_dec_decode_ctl.scala 605:10] - r_t_in.pmu_i0_br_unpred <= r_t.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 605:10] - r_t_in.pmu_i0_itype <= r_t.pmu_i0_itype @[el2_dec_decode_ctl.scala 605:10] - r_t_in.i0trigger <= r_t.i0trigger @[el2_dec_decode_ctl.scala 605:10] - r_t_in.fence_i <= r_t.fence_i @[el2_dec_decode_ctl.scala 605:10] - r_t_in.icaf_type <= r_t.icaf_type @[el2_dec_decode_ctl.scala 605:10] - r_t_in.icaf_f1 <= r_t.icaf_f1 @[el2_dec_decode_ctl.scala 605:10] - r_t_in.icaf <= r_t.icaf @[el2_dec_decode_ctl.scala 605:10] - r_t_in.legal <= r_t.legal @[el2_dec_decode_ctl.scala 605:10] - node _T_536 = or(r_d.bits.i0load, r_d.bits.i0store) @[el2_dec_decode_ctl.scala 607:61] - wire _T_537 : UInt<1>[4] @[el2_lib.scala 162:48] - _T_537[0] <= _T_536 @[el2_lib.scala 162:48] - _T_537[1] <= _T_536 @[el2_lib.scala 162:48] - _T_537[2] <= _T_536 @[el2_lib.scala 162:48] - _T_537[3] <= _T_536 @[el2_lib.scala 162:48] - node _T_538 = cat(_T_537[0], _T_537[1]) @[Cat.scala 29:58] - node _T_539 = cat(_T_538, _T_537[2]) @[Cat.scala 29:58] - node _T_540 = cat(_T_539, _T_537[3]) @[Cat.scala 29:58] - node _T_541 = and(_T_540, lsu_trigger_match_r) @[el2_dec_decode_ctl.scala 607:82] - node _T_542 = or(_T_541, r_t.i0trigger) @[el2_dec_decode_ctl.scala 607:105] - r_t_in.i0trigger <= _T_542 @[el2_dec_decode_ctl.scala 607:33] - r_t_in.pmu_lsu_misaligned <= lsu_pmu_misaligned_r @[el2_dec_decode_ctl.scala 608:33] - node _T_543 = bits(io.dec_tlu_flush_lower_wb, 0, 0) @[el2_dec_decode_ctl.scala 610:35] - when _T_543 : @[el2_dec_decode_ctl.scala 610:43] - wire _T_544 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 610:66] - _T_544.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.pmu_divide <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.pmu_i0_itype <= UInt<4>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.i0trigger <= UInt<4>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.fence_i <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.icaf_type <= UInt<2>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.icaf_f1 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.icaf <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - _T_544.legal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 610:66] - r_t_in.pmu_lsu_misaligned <= _T_544.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 610:51] - r_t_in.pmu_divide <= _T_544.pmu_divide @[el2_dec_decode_ctl.scala 610:51] - r_t_in.pmu_i0_br_unpred <= _T_544.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 610:51] - r_t_in.pmu_i0_itype <= _T_544.pmu_i0_itype @[el2_dec_decode_ctl.scala 610:51] - r_t_in.i0trigger <= _T_544.i0trigger @[el2_dec_decode_ctl.scala 610:51] - r_t_in.fence_i <= _T_544.fence_i @[el2_dec_decode_ctl.scala 610:51] - r_t_in.icaf_type <= _T_544.icaf_type @[el2_dec_decode_ctl.scala 610:51] - r_t_in.icaf_f1 <= _T_544.icaf_f1 @[el2_dec_decode_ctl.scala 610:51] - r_t_in.icaf <= _T_544.icaf @[el2_dec_decode_ctl.scala 610:51] - r_t_in.legal <= _T_544.legal @[el2_dec_decode_ctl.scala 610:51] - skip @[el2_dec_decode_ctl.scala 610:43] - io.dec_tlu_packet_r.pmu_lsu_misaligned <= r_t_in.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.pmu_divide <= r_t_in.pmu_divide @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.pmu_i0_br_unpred <= r_t_in.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.pmu_i0_itype <= r_t_in.pmu_i0_itype @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.i0trigger <= r_t_in.i0trigger @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.fence_i <= r_t_in.fence_i @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.icaf_type <= r_t_in.icaf_type @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.icaf_f1 <= r_t_in.icaf_f1 @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.icaf <= r_t_in.icaf @[el2_dec_decode_ctl.scala 612:39] - io.dec_tlu_packet_r.legal <= r_t_in.legal @[el2_dec_decode_ctl.scala 612:39] - node _T_545 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 613:58] - io.dec_tlu_packet_r.pmu_divide <= _T_545 @[el2_dec_decode_ctl.scala 613:39] - reg _T_546 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 616:52] - _T_546 <= io.exu_flush_final @[el2_dec_decode_ctl.scala 616:52] - flush_final_r <= _T_546 @[el2_dec_decode_ctl.scala 616:17] - node _T_547 = eq(i0_block_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 618:46] - node _T_548 = and(io.dec_ib0_valid_d, _T_547) @[el2_dec_decode_ctl.scala 618:44] - node _T_549 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 618:60] - node _T_550 = and(_T_548, _T_549) @[el2_dec_decode_ctl.scala 618:58] - node _T_551 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 618:88] - node _T_552 = and(_T_550, _T_551) @[el2_dec_decode_ctl.scala 618:86] - io.dec_i0_decode_d <= _T_552 @[el2_dec_decode_ctl.scala 618:22] - node _T_553 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 620:16] - i0r.rs1 <= _T_553 @[el2_dec_decode_ctl.scala 620:11] - node _T_554 = bits(io.dec_i0_instr_d, 24, 20) @[el2_dec_decode_ctl.scala 621:16] - i0r.rs2 <= _T_554 @[el2_dec_decode_ctl.scala 621:11] - node _T_555 = bits(io.dec_i0_instr_d, 11, 7) @[el2_dec_decode_ctl.scala 622:16] - i0r.rd <= _T_555 @[el2_dec_decode_ctl.scala 622:11] - node _T_556 = neq(i0r.rs1, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 624:49] - node _T_557 = and(i0_dp.rs1, _T_556) @[el2_dec_decode_ctl.scala 624:38] - io.dec_i0_rs1_en_d <= _T_557 @[el2_dec_decode_ctl.scala 624:24] - node _T_558 = neq(i0r.rs2, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 625:49] - node _T_559 = and(i0_dp.rs2, _T_558) @[el2_dec_decode_ctl.scala 625:38] - io.dec_i0_rs2_en_d <= _T_559 @[el2_dec_decode_ctl.scala 625:24] - node _T_560 = neq(i0r.rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 626:48] - node i0_rd_en_d = and(i0_dp.rd, _T_560) @[el2_dec_decode_ctl.scala 626:37] - io.dec_i0_rs1_d <= i0r.rs1 @[el2_dec_decode_ctl.scala 627:19] - io.dec_i0_rs2_d <= i0r.rs2 @[el2_dec_decode_ctl.scala 628:19] - node i0_jalimm20 = and(i0_dp.jal, i0_dp.imm20) @[el2_dec_decode_ctl.scala 630:38] - node _T_561 = eq(i0_dp.jal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 631:27] - node i0_uiimm20 = and(_T_561, i0_dp.imm20) @[el2_dec_decode_ctl.scala 631:38] - node _T_562 = eq(i0_dp.csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 635:5] - node _T_563 = mux(i0_dp.csr_read, io.dec_csr_rddata_d, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_564 = mux(_T_562, i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_565 = or(_T_563, _T_564) @[Mux.scala 27:72] - wire _T_566 : UInt<32> @[Mux.scala 27:72] - _T_566 <= _T_565 @[Mux.scala 27:72] - io.dec_i0_immed_d <= _T_566 @[el2_dec_decode_ctl.scala 633:21] - node _T_567 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 638:38] - wire _T_568 : UInt<1>[20] @[el2_lib.scala 162:48] - _T_568[0] <= _T_567 @[el2_lib.scala 162:48] - _T_568[1] <= _T_567 @[el2_lib.scala 162:48] - _T_568[2] <= _T_567 @[el2_lib.scala 162:48] - _T_568[3] <= _T_567 @[el2_lib.scala 162:48] - _T_568[4] <= _T_567 @[el2_lib.scala 162:48] - _T_568[5] <= _T_567 @[el2_lib.scala 162:48] - _T_568[6] <= _T_567 @[el2_lib.scala 162:48] - _T_568[7] <= _T_567 @[el2_lib.scala 162:48] - _T_568[8] <= _T_567 @[el2_lib.scala 162:48] - _T_568[9] <= _T_567 @[el2_lib.scala 162:48] - _T_568[10] <= _T_567 @[el2_lib.scala 162:48] - _T_568[11] <= _T_567 @[el2_lib.scala 162:48] - _T_568[12] <= _T_567 @[el2_lib.scala 162:48] - _T_568[13] <= _T_567 @[el2_lib.scala 162:48] - _T_568[14] <= _T_567 @[el2_lib.scala 162:48] - _T_568[15] <= _T_567 @[el2_lib.scala 162:48] - _T_568[16] <= _T_567 @[el2_lib.scala 162:48] - _T_568[17] <= _T_567 @[el2_lib.scala 162:48] - _T_568[18] <= _T_567 @[el2_lib.scala 162:48] - _T_568[19] <= _T_567 @[el2_lib.scala 162:48] - node _T_569 = cat(_T_568[0], _T_568[1]) @[Cat.scala 29:58] - node _T_570 = cat(_T_569, _T_568[2]) @[Cat.scala 29:58] - node _T_571 = cat(_T_570, _T_568[3]) @[Cat.scala 29:58] - node _T_572 = cat(_T_571, _T_568[4]) @[Cat.scala 29:58] - node _T_573 = cat(_T_572, _T_568[5]) @[Cat.scala 29:58] - node _T_574 = cat(_T_573, _T_568[6]) @[Cat.scala 29:58] - node _T_575 = cat(_T_574, _T_568[7]) @[Cat.scala 29:58] - node _T_576 = cat(_T_575, _T_568[8]) @[Cat.scala 29:58] - node _T_577 = cat(_T_576, _T_568[9]) @[Cat.scala 29:58] - node _T_578 = cat(_T_577, _T_568[10]) @[Cat.scala 29:58] - node _T_579 = cat(_T_578, _T_568[11]) @[Cat.scala 29:58] - node _T_580 = cat(_T_579, _T_568[12]) @[Cat.scala 29:58] - node _T_581 = cat(_T_580, _T_568[13]) @[Cat.scala 29:58] - node _T_582 = cat(_T_581, _T_568[14]) @[Cat.scala 29:58] - node _T_583 = cat(_T_582, _T_568[15]) @[Cat.scala 29:58] - node _T_584 = cat(_T_583, _T_568[16]) @[Cat.scala 29:58] - node _T_585 = cat(_T_584, _T_568[17]) @[Cat.scala 29:58] - node _T_586 = cat(_T_585, _T_568[18]) @[Cat.scala 29:58] - node _T_587 = cat(_T_586, _T_568[19]) @[Cat.scala 29:58] - node _T_588 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 638:46] - node _T_589 = cat(_T_587, _T_588) @[Cat.scala 29:58] - wire _T_590 : UInt<1>[27] @[el2_lib.scala 162:48] - _T_590[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[16] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[17] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[18] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[19] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[20] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[21] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[22] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[23] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[24] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[25] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_590[26] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_591 = cat(_T_590[0], _T_590[1]) @[Cat.scala 29:58] - node _T_592 = cat(_T_591, _T_590[2]) @[Cat.scala 29:58] - node _T_593 = cat(_T_592, _T_590[3]) @[Cat.scala 29:58] - node _T_594 = cat(_T_593, _T_590[4]) @[Cat.scala 29:58] - node _T_595 = cat(_T_594, _T_590[5]) @[Cat.scala 29:58] - node _T_596 = cat(_T_595, _T_590[6]) @[Cat.scala 29:58] - node _T_597 = cat(_T_596, _T_590[7]) @[Cat.scala 29:58] - node _T_598 = cat(_T_597, _T_590[8]) @[Cat.scala 29:58] - node _T_599 = cat(_T_598, _T_590[9]) @[Cat.scala 29:58] - node _T_600 = cat(_T_599, _T_590[10]) @[Cat.scala 29:58] - node _T_601 = cat(_T_600, _T_590[11]) @[Cat.scala 29:58] - node _T_602 = cat(_T_601, _T_590[12]) @[Cat.scala 29:58] - node _T_603 = cat(_T_602, _T_590[13]) @[Cat.scala 29:58] - node _T_604 = cat(_T_603, _T_590[14]) @[Cat.scala 29:58] - node _T_605 = cat(_T_604, _T_590[15]) @[Cat.scala 29:58] - node _T_606 = cat(_T_605, _T_590[16]) @[Cat.scala 29:58] - node _T_607 = cat(_T_606, _T_590[17]) @[Cat.scala 29:58] - node _T_608 = cat(_T_607, _T_590[18]) @[Cat.scala 29:58] - node _T_609 = cat(_T_608, _T_590[19]) @[Cat.scala 29:58] - node _T_610 = cat(_T_609, _T_590[20]) @[Cat.scala 29:58] - node _T_611 = cat(_T_610, _T_590[21]) @[Cat.scala 29:58] - node _T_612 = cat(_T_611, _T_590[22]) @[Cat.scala 29:58] - node _T_613 = cat(_T_612, _T_590[23]) @[Cat.scala 29:58] - node _T_614 = cat(_T_613, _T_590[24]) @[Cat.scala 29:58] - node _T_615 = cat(_T_614, _T_590[25]) @[Cat.scala 29:58] - node _T_616 = cat(_T_615, _T_590[26]) @[Cat.scala 29:58] - node _T_617 = bits(io.dec_i0_instr_d, 24, 20) @[el2_dec_decode_ctl.scala 639:43] - node _T_618 = cat(_T_616, _T_617) @[Cat.scala 29:58] - node _T_619 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 640:38] - wire _T_620 : UInt<1>[12] @[el2_lib.scala 162:48] - _T_620[0] <= _T_619 @[el2_lib.scala 162:48] - _T_620[1] <= _T_619 @[el2_lib.scala 162:48] - _T_620[2] <= _T_619 @[el2_lib.scala 162:48] - _T_620[3] <= _T_619 @[el2_lib.scala 162:48] - _T_620[4] <= _T_619 @[el2_lib.scala 162:48] - _T_620[5] <= _T_619 @[el2_lib.scala 162:48] - _T_620[6] <= _T_619 @[el2_lib.scala 162:48] - _T_620[7] <= _T_619 @[el2_lib.scala 162:48] - _T_620[8] <= _T_619 @[el2_lib.scala 162:48] - _T_620[9] <= _T_619 @[el2_lib.scala 162:48] - _T_620[10] <= _T_619 @[el2_lib.scala 162:48] - _T_620[11] <= _T_619 @[el2_lib.scala 162:48] - node _T_621 = cat(_T_620[0], _T_620[1]) @[Cat.scala 29:58] - node _T_622 = cat(_T_621, _T_620[2]) @[Cat.scala 29:58] - node _T_623 = cat(_T_622, _T_620[3]) @[Cat.scala 29:58] - node _T_624 = cat(_T_623, _T_620[4]) @[Cat.scala 29:58] - node _T_625 = cat(_T_624, _T_620[5]) @[Cat.scala 29:58] - node _T_626 = cat(_T_625, _T_620[6]) @[Cat.scala 29:58] - node _T_627 = cat(_T_626, _T_620[7]) @[Cat.scala 29:58] - node _T_628 = cat(_T_627, _T_620[8]) @[Cat.scala 29:58] - node _T_629 = cat(_T_628, _T_620[9]) @[Cat.scala 29:58] - node _T_630 = cat(_T_629, _T_620[10]) @[Cat.scala 29:58] - node _T_631 = cat(_T_630, _T_620[11]) @[Cat.scala 29:58] - node _T_632 = bits(io.dec_i0_instr_d, 19, 12) @[el2_dec_decode_ctl.scala 640:46] - node _T_633 = bits(io.dec_i0_instr_d, 20, 20) @[el2_dec_decode_ctl.scala 640:56] - node _T_634 = bits(io.dec_i0_instr_d, 30, 21) @[el2_dec_decode_ctl.scala 640:63] - node _T_635 = cat(_T_634, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_636 = cat(_T_631, _T_632) @[Cat.scala 29:58] - node _T_637 = cat(_T_636, _T_633) @[Cat.scala 29:58] - node _T_638 = cat(_T_637, _T_635) @[Cat.scala 29:58] - node _T_639 = bits(io.dec_i0_instr_d, 31, 12) @[el2_dec_decode_ctl.scala 641:30] - wire _T_640 : UInt<1>[12] @[el2_lib.scala 162:48] - _T_640[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_640[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_641 = cat(_T_640[0], _T_640[1]) @[Cat.scala 29:58] - node _T_642 = cat(_T_641, _T_640[2]) @[Cat.scala 29:58] - node _T_643 = cat(_T_642, _T_640[3]) @[Cat.scala 29:58] - node _T_644 = cat(_T_643, _T_640[4]) @[Cat.scala 29:58] - node _T_645 = cat(_T_644, _T_640[5]) @[Cat.scala 29:58] - node _T_646 = cat(_T_645, _T_640[6]) @[Cat.scala 29:58] - node _T_647 = cat(_T_646, _T_640[7]) @[Cat.scala 29:58] - node _T_648 = cat(_T_647, _T_640[8]) @[Cat.scala 29:58] - node _T_649 = cat(_T_648, _T_640[9]) @[Cat.scala 29:58] - node _T_650 = cat(_T_649, _T_640[10]) @[Cat.scala 29:58] - node _T_651 = cat(_T_650, _T_640[11]) @[Cat.scala 29:58] - node _T_652 = cat(_T_639, _T_651) @[Cat.scala 29:58] - node _T_653 = and(i0_csr_write_only_d, i0_dp.csr_imm) @[el2_dec_decode_ctl.scala 642:26] - node _T_654 = bits(_T_653, 0, 0) @[el2_dec_decode_ctl.scala 642:43] - wire _T_655 : UInt<1>[27] @[el2_lib.scala 162:48] - _T_655[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[16] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[17] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[18] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[19] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[20] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[21] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[22] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[23] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[24] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[25] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_655[26] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_656 = cat(_T_655[0], _T_655[1]) @[Cat.scala 29:58] - node _T_657 = cat(_T_656, _T_655[2]) @[Cat.scala 29:58] - node _T_658 = cat(_T_657, _T_655[3]) @[Cat.scala 29:58] - node _T_659 = cat(_T_658, _T_655[4]) @[Cat.scala 29:58] - node _T_660 = cat(_T_659, _T_655[5]) @[Cat.scala 29:58] - node _T_661 = cat(_T_660, _T_655[6]) @[Cat.scala 29:58] - node _T_662 = cat(_T_661, _T_655[7]) @[Cat.scala 29:58] - node _T_663 = cat(_T_662, _T_655[8]) @[Cat.scala 29:58] - node _T_664 = cat(_T_663, _T_655[9]) @[Cat.scala 29:58] - node _T_665 = cat(_T_664, _T_655[10]) @[Cat.scala 29:58] - node _T_666 = cat(_T_665, _T_655[11]) @[Cat.scala 29:58] - node _T_667 = cat(_T_666, _T_655[12]) @[Cat.scala 29:58] - node _T_668 = cat(_T_667, _T_655[13]) @[Cat.scala 29:58] - node _T_669 = cat(_T_668, _T_655[14]) @[Cat.scala 29:58] - node _T_670 = cat(_T_669, _T_655[15]) @[Cat.scala 29:58] - node _T_671 = cat(_T_670, _T_655[16]) @[Cat.scala 29:58] - node _T_672 = cat(_T_671, _T_655[17]) @[Cat.scala 29:58] - node _T_673 = cat(_T_672, _T_655[18]) @[Cat.scala 29:58] - node _T_674 = cat(_T_673, _T_655[19]) @[Cat.scala 29:58] - node _T_675 = cat(_T_674, _T_655[20]) @[Cat.scala 29:58] - node _T_676 = cat(_T_675, _T_655[21]) @[Cat.scala 29:58] - node _T_677 = cat(_T_676, _T_655[22]) @[Cat.scala 29:58] - node _T_678 = cat(_T_677, _T_655[23]) @[Cat.scala 29:58] - node _T_679 = cat(_T_678, _T_655[24]) @[Cat.scala 29:58] - node _T_680 = cat(_T_679, _T_655[25]) @[Cat.scala 29:58] - node _T_681 = cat(_T_680, _T_655[26]) @[Cat.scala 29:58] - node _T_682 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 642:72] - node _T_683 = cat(_T_681, _T_682) @[Cat.scala 29:58] - node _T_684 = mux(i0_dp.imm12, _T_589, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_685 = mux(i0_dp.shimm5, _T_618, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_686 = mux(i0_jalimm20, _T_638, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_687 = mux(i0_uiimm20, _T_652, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_688 = mux(_T_654, _T_683, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_689 = or(_T_684, _T_685) @[Mux.scala 27:72] - node _T_690 = or(_T_689, _T_686) @[Mux.scala 27:72] - node _T_691 = or(_T_690, _T_687) @[Mux.scala 27:72] - node _T_692 = or(_T_691, _T_688) @[Mux.scala 27:72] - wire _T_693 : UInt<32> @[Mux.scala 27:72] - _T_693 <= _T_692 @[Mux.scala 27:72] - i0_immed_d <= _T_693 @[el2_dec_decode_ctl.scala 637:14] - node _T_694 = and(io.dec_i0_decode_d, i0_legal) @[el2_dec_decode_ctl.scala 644:46] - i0_legal_decode_d <= _T_694 @[el2_dec_decode_ctl.scala 644:24] - node _T_695 = and(i0_dp.mul, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 646:44] - i0_d_c.mul <= _T_695 @[el2_dec_decode_ctl.scala 646:29] - node _T_696 = and(i0_dp.load, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 647:44] - i0_d_c.load <= _T_696 @[el2_dec_decode_ctl.scala 647:29] - node _T_697 = and(i0_dp.alu, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 648:44] - i0_d_c.alu <= _T_697 @[el2_dec_decode_ctl.scala 648:29] - node _T_698 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 650:71] + wire _T_537 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_lib.scala 524:33] + _T_537.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.pmu_divide <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.pmu_i0_itype <= UInt<4>("h00") @[el2_lib.scala 524:33] + _T_537.i0trigger <= UInt<4>("h00") @[el2_lib.scala 524:33] + _T_537.fence_i <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.icaf_type <= UInt<2>("h00") @[el2_lib.scala 524:33] + _T_537.icaf_f1 <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.icaf <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_537.legal <= UInt<1>("h00") @[el2_lib.scala 524:33] + reg _T_538 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, rvclkhdr_6.io.l1clk with : (reset => (reset, _T_537)) @[el2_lib.scala 524:16] + _T_538.pmu_lsu_misaligned <= x_t_in.pmu_lsu_misaligned @[el2_lib.scala 524:16] + _T_538.pmu_divide <= x_t_in.pmu_divide @[el2_lib.scala 524:16] + _T_538.pmu_i0_br_unpred <= x_t_in.pmu_i0_br_unpred @[el2_lib.scala 524:16] + _T_538.pmu_i0_itype <= x_t_in.pmu_i0_itype @[el2_lib.scala 524:16] + _T_538.i0trigger <= x_t_in.i0trigger @[el2_lib.scala 524:16] + _T_538.fence_i <= x_t_in.fence_i @[el2_lib.scala 524:16] + _T_538.icaf_type <= x_t_in.icaf_type @[el2_lib.scala 524:16] + _T_538.icaf_f1 <= x_t_in.icaf_f1 @[el2_lib.scala 524:16] + _T_538.icaf <= x_t_in.icaf @[el2_lib.scala 524:16] + _T_538.legal <= x_t_in.legal @[el2_lib.scala 524:16] + r_t.pmu_lsu_misaligned <= _T_538.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 610:7] + r_t.pmu_divide <= _T_538.pmu_divide @[el2_dec_decode_ctl.scala 610:7] + r_t.pmu_i0_br_unpred <= _T_538.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 610:7] + r_t.pmu_i0_itype <= _T_538.pmu_i0_itype @[el2_dec_decode_ctl.scala 610:7] + r_t.i0trigger <= _T_538.i0trigger @[el2_dec_decode_ctl.scala 610:7] + r_t.fence_i <= _T_538.fence_i @[el2_dec_decode_ctl.scala 610:7] + r_t.icaf_type <= _T_538.icaf_type @[el2_dec_decode_ctl.scala 610:7] + r_t.icaf_f1 <= _T_538.icaf_f1 @[el2_dec_decode_ctl.scala 610:7] + r_t.icaf <= _T_538.icaf @[el2_dec_decode_ctl.scala 610:7] + r_t.legal <= _T_538.legal @[el2_dec_decode_ctl.scala 610:7] + reg lsu_trigger_match_r : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 611:36] + lsu_trigger_match_r <= io.lsu_trigger_match_m @[el2_dec_decode_ctl.scala 611:36] + reg lsu_pmu_misaligned_r : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 612:37] + lsu_pmu_misaligned_r <= io.lsu_pmu_misaligned_m @[el2_dec_decode_ctl.scala 612:37] + r_t_in.pmu_lsu_misaligned <= r_t.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 614:10] + r_t_in.pmu_divide <= r_t.pmu_divide @[el2_dec_decode_ctl.scala 614:10] + r_t_in.pmu_i0_br_unpred <= r_t.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 614:10] + r_t_in.pmu_i0_itype <= r_t.pmu_i0_itype @[el2_dec_decode_ctl.scala 614:10] + r_t_in.i0trigger <= r_t.i0trigger @[el2_dec_decode_ctl.scala 614:10] + r_t_in.fence_i <= r_t.fence_i @[el2_dec_decode_ctl.scala 614:10] + r_t_in.icaf_type <= r_t.icaf_type @[el2_dec_decode_ctl.scala 614:10] + r_t_in.icaf_f1 <= r_t.icaf_f1 @[el2_dec_decode_ctl.scala 614:10] + r_t_in.icaf <= r_t.icaf @[el2_dec_decode_ctl.scala 614:10] + r_t_in.legal <= r_t.legal @[el2_dec_decode_ctl.scala 614:10] + node _T_539 = or(r_d.bits.i0load, r_d.bits.i0store) @[el2_dec_decode_ctl.scala 616:61] + wire _T_540 : UInt<1>[4] @[el2_lib.scala 162:48] + _T_540[0] <= _T_539 @[el2_lib.scala 162:48] + _T_540[1] <= _T_539 @[el2_lib.scala 162:48] + _T_540[2] <= _T_539 @[el2_lib.scala 162:48] + _T_540[3] <= _T_539 @[el2_lib.scala 162:48] + node _T_541 = cat(_T_540[0], _T_540[1]) @[Cat.scala 29:58] + node _T_542 = cat(_T_541, _T_540[2]) @[Cat.scala 29:58] + node _T_543 = cat(_T_542, _T_540[3]) @[Cat.scala 29:58] + node _T_544 = and(_T_543, lsu_trigger_match_r) @[el2_dec_decode_ctl.scala 616:82] + node _T_545 = or(_T_544, r_t.i0trigger) @[el2_dec_decode_ctl.scala 616:105] + r_t_in.i0trigger <= _T_545 @[el2_dec_decode_ctl.scala 616:33] + r_t_in.pmu_lsu_misaligned <= lsu_pmu_misaligned_r @[el2_dec_decode_ctl.scala 617:33] + node _T_546 = bits(io.dec_tlu_flush_lower_wb, 0, 0) @[el2_dec_decode_ctl.scala 619:35] + when _T_546 : @[el2_dec_decode_ctl.scala 619:43] + wire _T_547 : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[el2_dec_decode_ctl.scala 619:66] + _T_547.pmu_lsu_misaligned <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.pmu_divide <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.pmu_i0_br_unpred <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.pmu_i0_itype <= UInt<4>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.i0trigger <= UInt<4>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.fence_i <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.icaf_type <= UInt<2>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.icaf_f1 <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.icaf <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + _T_547.legal <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 619:66] + r_t_in.pmu_lsu_misaligned <= _T_547.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 619:51] + r_t_in.pmu_divide <= _T_547.pmu_divide @[el2_dec_decode_ctl.scala 619:51] + r_t_in.pmu_i0_br_unpred <= _T_547.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 619:51] + r_t_in.pmu_i0_itype <= _T_547.pmu_i0_itype @[el2_dec_decode_ctl.scala 619:51] + r_t_in.i0trigger <= _T_547.i0trigger @[el2_dec_decode_ctl.scala 619:51] + r_t_in.fence_i <= _T_547.fence_i @[el2_dec_decode_ctl.scala 619:51] + r_t_in.icaf_type <= _T_547.icaf_type @[el2_dec_decode_ctl.scala 619:51] + r_t_in.icaf_f1 <= _T_547.icaf_f1 @[el2_dec_decode_ctl.scala 619:51] + r_t_in.icaf <= _T_547.icaf @[el2_dec_decode_ctl.scala 619:51] + r_t_in.legal <= _T_547.legal @[el2_dec_decode_ctl.scala 619:51] + skip @[el2_dec_decode_ctl.scala 619:43] + io.dec_tlu_packet_r.pmu_lsu_misaligned <= r_t_in.pmu_lsu_misaligned @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.pmu_divide <= r_t_in.pmu_divide @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.pmu_i0_br_unpred <= r_t_in.pmu_i0_br_unpred @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.pmu_i0_itype <= r_t_in.pmu_i0_itype @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.i0trigger <= r_t_in.i0trigger @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.fence_i <= r_t_in.fence_i @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.icaf_type <= r_t_in.icaf_type @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.icaf_f1 <= r_t_in.icaf_f1 @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.icaf <= r_t_in.icaf @[el2_dec_decode_ctl.scala 621:39] + io.dec_tlu_packet_r.legal <= r_t_in.legal @[el2_dec_decode_ctl.scala 621:39] + node _T_548 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 622:58] + io.dec_tlu_packet_r.pmu_divide <= _T_548 @[el2_dec_decode_ctl.scala 622:39] + reg _T_549 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 625:52] + _T_549 <= io.dec_alu.exu_flush_final @[el2_dec_decode_ctl.scala 625:52] + flush_final_r <= _T_549 @[el2_dec_decode_ctl.scala 625:17] + node _T_550 = eq(i0_block_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 627:54] + node _T_551 = and(io.dec_ib0_valid_d, _T_550) @[el2_dec_decode_ctl.scala 627:52] + node _T_552 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 627:68] + node _T_553 = and(_T_551, _T_552) @[el2_dec_decode_ctl.scala 627:66] + node _T_554 = eq(flush_final_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 627:96] + node _T_555 = and(_T_553, _T_554) @[el2_dec_decode_ctl.scala 627:94] + io.dec_aln.dec_i0_decode_d <= _T_555 @[el2_dec_decode_ctl.scala 627:30] + node _T_556 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 629:16] + i0r.rs1 <= _T_556 @[el2_dec_decode_ctl.scala 629:11] + node _T_557 = bits(io.dec_i0_instr_d, 24, 20) @[el2_dec_decode_ctl.scala 630:16] + i0r.rs2 <= _T_557 @[el2_dec_decode_ctl.scala 630:11] + node _T_558 = bits(io.dec_i0_instr_d, 11, 7) @[el2_dec_decode_ctl.scala 631:16] + i0r.rd <= _T_558 @[el2_dec_decode_ctl.scala 631:11] + node _T_559 = neq(i0r.rs1, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 633:60] + node _T_560 = and(i0_dp.rs1, _T_559) @[el2_dec_decode_ctl.scala 633:49] + io.decode_exu.dec_i0_rs1_en_d <= _T_560 @[el2_dec_decode_ctl.scala 633:35] + node _T_561 = neq(i0r.rs2, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 634:60] + node _T_562 = and(i0_dp.rs2, _T_561) @[el2_dec_decode_ctl.scala 634:49] + io.decode_exu.dec_i0_rs2_en_d <= _T_562 @[el2_dec_decode_ctl.scala 634:35] + node _T_563 = neq(i0r.rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 635:48] + node i0_rd_en_d = and(i0_dp.rd, _T_563) @[el2_dec_decode_ctl.scala 635:37] + io.dec_i0_rs1_d <= i0r.rs1 @[el2_dec_decode_ctl.scala 636:19] + io.dec_i0_rs2_d <= i0r.rs2 @[el2_dec_decode_ctl.scala 637:19] + node i0_jalimm20 = and(i0_dp.jal, i0_dp.imm20) @[el2_dec_decode_ctl.scala 639:38] + node _T_564 = eq(i0_dp.jal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 640:27] + node i0_uiimm20 = and(_T_564, i0_dp.imm20) @[el2_dec_decode_ctl.scala 640:38] + node _T_565 = eq(i0_dp.csr_read, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 644:5] + node _T_566 = mux(i0_dp.csr_read, io.dec_csr_rddata_d, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_567 = mux(_T_565, i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_568 = or(_T_566, _T_567) @[Mux.scala 27:72] + wire _T_569 : UInt<32> @[Mux.scala 27:72] + _T_569 <= _T_568 @[Mux.scala 27:72] + io.decode_exu.dec_i0_immed_d <= _T_569 @[el2_dec_decode_ctl.scala 642:32] + node _T_570 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 647:38] + wire _T_571 : UInt<1>[20] @[el2_lib.scala 162:48] + _T_571[0] <= _T_570 @[el2_lib.scala 162:48] + _T_571[1] <= _T_570 @[el2_lib.scala 162:48] + _T_571[2] <= _T_570 @[el2_lib.scala 162:48] + _T_571[3] <= _T_570 @[el2_lib.scala 162:48] + _T_571[4] <= _T_570 @[el2_lib.scala 162:48] + _T_571[5] <= _T_570 @[el2_lib.scala 162:48] + _T_571[6] <= _T_570 @[el2_lib.scala 162:48] + _T_571[7] <= _T_570 @[el2_lib.scala 162:48] + _T_571[8] <= _T_570 @[el2_lib.scala 162:48] + _T_571[9] <= _T_570 @[el2_lib.scala 162:48] + _T_571[10] <= _T_570 @[el2_lib.scala 162:48] + _T_571[11] <= _T_570 @[el2_lib.scala 162:48] + _T_571[12] <= _T_570 @[el2_lib.scala 162:48] + _T_571[13] <= _T_570 @[el2_lib.scala 162:48] + _T_571[14] <= _T_570 @[el2_lib.scala 162:48] + _T_571[15] <= _T_570 @[el2_lib.scala 162:48] + _T_571[16] <= _T_570 @[el2_lib.scala 162:48] + _T_571[17] <= _T_570 @[el2_lib.scala 162:48] + _T_571[18] <= _T_570 @[el2_lib.scala 162:48] + _T_571[19] <= _T_570 @[el2_lib.scala 162:48] + node _T_572 = cat(_T_571[0], _T_571[1]) @[Cat.scala 29:58] + node _T_573 = cat(_T_572, _T_571[2]) @[Cat.scala 29:58] + node _T_574 = cat(_T_573, _T_571[3]) @[Cat.scala 29:58] + node _T_575 = cat(_T_574, _T_571[4]) @[Cat.scala 29:58] + node _T_576 = cat(_T_575, _T_571[5]) @[Cat.scala 29:58] + node _T_577 = cat(_T_576, _T_571[6]) @[Cat.scala 29:58] + node _T_578 = cat(_T_577, _T_571[7]) @[Cat.scala 29:58] + node _T_579 = cat(_T_578, _T_571[8]) @[Cat.scala 29:58] + node _T_580 = cat(_T_579, _T_571[9]) @[Cat.scala 29:58] + node _T_581 = cat(_T_580, _T_571[10]) @[Cat.scala 29:58] + node _T_582 = cat(_T_581, _T_571[11]) @[Cat.scala 29:58] + node _T_583 = cat(_T_582, _T_571[12]) @[Cat.scala 29:58] + node _T_584 = cat(_T_583, _T_571[13]) @[Cat.scala 29:58] + node _T_585 = cat(_T_584, _T_571[14]) @[Cat.scala 29:58] + node _T_586 = cat(_T_585, _T_571[15]) @[Cat.scala 29:58] + node _T_587 = cat(_T_586, _T_571[16]) @[Cat.scala 29:58] + node _T_588 = cat(_T_587, _T_571[17]) @[Cat.scala 29:58] + node _T_589 = cat(_T_588, _T_571[18]) @[Cat.scala 29:58] + node _T_590 = cat(_T_589, _T_571[19]) @[Cat.scala 29:58] + node _T_591 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 647:46] + node _T_592 = cat(_T_590, _T_591) @[Cat.scala 29:58] + wire _T_593 : UInt<1>[27] @[el2_lib.scala 162:48] + _T_593[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[16] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[17] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[18] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[19] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[20] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[21] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[22] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[23] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[24] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[25] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_593[26] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_594 = cat(_T_593[0], _T_593[1]) @[Cat.scala 29:58] + node _T_595 = cat(_T_594, _T_593[2]) @[Cat.scala 29:58] + node _T_596 = cat(_T_595, _T_593[3]) @[Cat.scala 29:58] + node _T_597 = cat(_T_596, _T_593[4]) @[Cat.scala 29:58] + node _T_598 = cat(_T_597, _T_593[5]) @[Cat.scala 29:58] + node _T_599 = cat(_T_598, _T_593[6]) @[Cat.scala 29:58] + node _T_600 = cat(_T_599, _T_593[7]) @[Cat.scala 29:58] + node _T_601 = cat(_T_600, _T_593[8]) @[Cat.scala 29:58] + node _T_602 = cat(_T_601, _T_593[9]) @[Cat.scala 29:58] + node _T_603 = cat(_T_602, _T_593[10]) @[Cat.scala 29:58] + node _T_604 = cat(_T_603, _T_593[11]) @[Cat.scala 29:58] + node _T_605 = cat(_T_604, _T_593[12]) @[Cat.scala 29:58] + node _T_606 = cat(_T_605, _T_593[13]) @[Cat.scala 29:58] + node _T_607 = cat(_T_606, _T_593[14]) @[Cat.scala 29:58] + node _T_608 = cat(_T_607, _T_593[15]) @[Cat.scala 29:58] + node _T_609 = cat(_T_608, _T_593[16]) @[Cat.scala 29:58] + node _T_610 = cat(_T_609, _T_593[17]) @[Cat.scala 29:58] + node _T_611 = cat(_T_610, _T_593[18]) @[Cat.scala 29:58] + node _T_612 = cat(_T_611, _T_593[19]) @[Cat.scala 29:58] + node _T_613 = cat(_T_612, _T_593[20]) @[Cat.scala 29:58] + node _T_614 = cat(_T_613, _T_593[21]) @[Cat.scala 29:58] + node _T_615 = cat(_T_614, _T_593[22]) @[Cat.scala 29:58] + node _T_616 = cat(_T_615, _T_593[23]) @[Cat.scala 29:58] + node _T_617 = cat(_T_616, _T_593[24]) @[Cat.scala 29:58] + node _T_618 = cat(_T_617, _T_593[25]) @[Cat.scala 29:58] + node _T_619 = cat(_T_618, _T_593[26]) @[Cat.scala 29:58] + node _T_620 = bits(io.dec_i0_instr_d, 24, 20) @[el2_dec_decode_ctl.scala 648:43] + node _T_621 = cat(_T_619, _T_620) @[Cat.scala 29:58] + node _T_622 = bits(io.dec_i0_instr_d, 31, 31) @[el2_dec_decode_ctl.scala 649:38] + wire _T_623 : UInt<1>[12] @[el2_lib.scala 162:48] + _T_623[0] <= _T_622 @[el2_lib.scala 162:48] + _T_623[1] <= _T_622 @[el2_lib.scala 162:48] + _T_623[2] <= _T_622 @[el2_lib.scala 162:48] + _T_623[3] <= _T_622 @[el2_lib.scala 162:48] + _T_623[4] <= _T_622 @[el2_lib.scala 162:48] + _T_623[5] <= _T_622 @[el2_lib.scala 162:48] + _T_623[6] <= _T_622 @[el2_lib.scala 162:48] + _T_623[7] <= _T_622 @[el2_lib.scala 162:48] + _T_623[8] <= _T_622 @[el2_lib.scala 162:48] + _T_623[9] <= _T_622 @[el2_lib.scala 162:48] + _T_623[10] <= _T_622 @[el2_lib.scala 162:48] + _T_623[11] <= _T_622 @[el2_lib.scala 162:48] + node _T_624 = cat(_T_623[0], _T_623[1]) @[Cat.scala 29:58] + node _T_625 = cat(_T_624, _T_623[2]) @[Cat.scala 29:58] + node _T_626 = cat(_T_625, _T_623[3]) @[Cat.scala 29:58] + node _T_627 = cat(_T_626, _T_623[4]) @[Cat.scala 29:58] + node _T_628 = cat(_T_627, _T_623[5]) @[Cat.scala 29:58] + node _T_629 = cat(_T_628, _T_623[6]) @[Cat.scala 29:58] + node _T_630 = cat(_T_629, _T_623[7]) @[Cat.scala 29:58] + node _T_631 = cat(_T_630, _T_623[8]) @[Cat.scala 29:58] + node _T_632 = cat(_T_631, _T_623[9]) @[Cat.scala 29:58] + node _T_633 = cat(_T_632, _T_623[10]) @[Cat.scala 29:58] + node _T_634 = cat(_T_633, _T_623[11]) @[Cat.scala 29:58] + node _T_635 = bits(io.dec_i0_instr_d, 19, 12) @[el2_dec_decode_ctl.scala 649:46] + node _T_636 = bits(io.dec_i0_instr_d, 20, 20) @[el2_dec_decode_ctl.scala 649:56] + node _T_637 = bits(io.dec_i0_instr_d, 30, 21) @[el2_dec_decode_ctl.scala 649:63] + node _T_638 = cat(_T_637, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_639 = cat(_T_634, _T_635) @[Cat.scala 29:58] + node _T_640 = cat(_T_639, _T_636) @[Cat.scala 29:58] + node _T_641 = cat(_T_640, _T_638) @[Cat.scala 29:58] + node _T_642 = bits(io.dec_i0_instr_d, 31, 12) @[el2_dec_decode_ctl.scala 650:30] + wire _T_643 : UInt<1>[12] @[el2_lib.scala 162:48] + _T_643[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_643[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_644 = cat(_T_643[0], _T_643[1]) @[Cat.scala 29:58] + node _T_645 = cat(_T_644, _T_643[2]) @[Cat.scala 29:58] + node _T_646 = cat(_T_645, _T_643[3]) @[Cat.scala 29:58] + node _T_647 = cat(_T_646, _T_643[4]) @[Cat.scala 29:58] + node _T_648 = cat(_T_647, _T_643[5]) @[Cat.scala 29:58] + node _T_649 = cat(_T_648, _T_643[6]) @[Cat.scala 29:58] + node _T_650 = cat(_T_649, _T_643[7]) @[Cat.scala 29:58] + node _T_651 = cat(_T_650, _T_643[8]) @[Cat.scala 29:58] + node _T_652 = cat(_T_651, _T_643[9]) @[Cat.scala 29:58] + node _T_653 = cat(_T_652, _T_643[10]) @[Cat.scala 29:58] + node _T_654 = cat(_T_653, _T_643[11]) @[Cat.scala 29:58] + node _T_655 = cat(_T_642, _T_654) @[Cat.scala 29:58] + node _T_656 = and(i0_csr_write_only_d, i0_dp.csr_imm) @[el2_dec_decode_ctl.scala 651:26] + node _T_657 = bits(_T_656, 0, 0) @[el2_dec_decode_ctl.scala 651:43] + wire _T_658 : UInt<1>[27] @[el2_lib.scala 162:48] + _T_658[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[10] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[11] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[12] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[13] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[14] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[15] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[16] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[17] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[18] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[19] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[20] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[21] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[22] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[23] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[24] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[25] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_658[26] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_659 = cat(_T_658[0], _T_658[1]) @[Cat.scala 29:58] + node _T_660 = cat(_T_659, _T_658[2]) @[Cat.scala 29:58] + node _T_661 = cat(_T_660, _T_658[3]) @[Cat.scala 29:58] + node _T_662 = cat(_T_661, _T_658[4]) @[Cat.scala 29:58] + node _T_663 = cat(_T_662, _T_658[5]) @[Cat.scala 29:58] + node _T_664 = cat(_T_663, _T_658[6]) @[Cat.scala 29:58] + node _T_665 = cat(_T_664, _T_658[7]) @[Cat.scala 29:58] + node _T_666 = cat(_T_665, _T_658[8]) @[Cat.scala 29:58] + node _T_667 = cat(_T_666, _T_658[9]) @[Cat.scala 29:58] + node _T_668 = cat(_T_667, _T_658[10]) @[Cat.scala 29:58] + node _T_669 = cat(_T_668, _T_658[11]) @[Cat.scala 29:58] + node _T_670 = cat(_T_669, _T_658[12]) @[Cat.scala 29:58] + node _T_671 = cat(_T_670, _T_658[13]) @[Cat.scala 29:58] + node _T_672 = cat(_T_671, _T_658[14]) @[Cat.scala 29:58] + node _T_673 = cat(_T_672, _T_658[15]) @[Cat.scala 29:58] + node _T_674 = cat(_T_673, _T_658[16]) @[Cat.scala 29:58] + node _T_675 = cat(_T_674, _T_658[17]) @[Cat.scala 29:58] + node _T_676 = cat(_T_675, _T_658[18]) @[Cat.scala 29:58] + node _T_677 = cat(_T_676, _T_658[19]) @[Cat.scala 29:58] + node _T_678 = cat(_T_677, _T_658[20]) @[Cat.scala 29:58] + node _T_679 = cat(_T_678, _T_658[21]) @[Cat.scala 29:58] + node _T_680 = cat(_T_679, _T_658[22]) @[Cat.scala 29:58] + node _T_681 = cat(_T_680, _T_658[23]) @[Cat.scala 29:58] + node _T_682 = cat(_T_681, _T_658[24]) @[Cat.scala 29:58] + node _T_683 = cat(_T_682, _T_658[25]) @[Cat.scala 29:58] + node _T_684 = cat(_T_683, _T_658[26]) @[Cat.scala 29:58] + node _T_685 = bits(io.dec_i0_instr_d, 19, 15) @[el2_dec_decode_ctl.scala 651:72] + node _T_686 = cat(_T_684, _T_685) @[Cat.scala 29:58] + node _T_687 = mux(i0_dp.imm12, _T_592, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_688 = mux(i0_dp.shimm5, _T_621, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_689 = mux(i0_jalimm20, _T_641, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_690 = mux(i0_uiimm20, _T_655, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_691 = mux(_T_657, _T_686, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_692 = or(_T_687, _T_688) @[Mux.scala 27:72] + node _T_693 = or(_T_692, _T_689) @[Mux.scala 27:72] + node _T_694 = or(_T_693, _T_690) @[Mux.scala 27:72] + node _T_695 = or(_T_694, _T_691) @[Mux.scala 27:72] + wire _T_696 : UInt<32> @[Mux.scala 27:72] + _T_696 <= _T_695 @[Mux.scala 27:72] + i0_immed_d <= _T_696 @[el2_dec_decode_ctl.scala 646:14] + node _T_697 = and(io.dec_aln.dec_i0_decode_d, i0_legal) @[el2_dec_decode_ctl.scala 653:54] + i0_legal_decode_d <= _T_697 @[el2_dec_decode_ctl.scala 653:24] + node _T_698 = and(i0_dp.mul, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 655:44] + i0_d_c.mul <= _T_698 @[el2_dec_decode_ctl.scala 655:29] + node _T_699 = and(i0_dp.load, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 656:44] + i0_d_c.load <= _T_699 @[el2_dec_decode_ctl.scala 656:29] + node _T_700 = and(i0_dp.alu, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 657:44] + i0_d_c.alu <= _T_700 @[el2_dec_decode_ctl.scala 657:29] + node _T_701 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 659:71] reg i0_x_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>}, io.active_clk @[Reg.scala 15:16] - when _T_698 : @[Reg.scala 16:19] + when _T_701 : @[Reg.scala 16:19] i0_x_c.alu <= i0_d_c.alu @[Reg.scala 16:23] i0_x_c.load <= i0_d_c.load @[Reg.scala 16:23] i0_x_c.mul <= i0_d_c.mul @[Reg.scala 16:23] skip @[Reg.scala 16:19] - node _T_699 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 651:71] + node _T_702 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 660:71] reg i0_r_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>}, io.active_clk @[Reg.scala 15:16] - when _T_699 : @[Reg.scala 16:19] + when _T_702 : @[Reg.scala 16:19] i0_r_c.alu <= i0_x_c.alu @[Reg.scala 16:23] i0_r_c.load <= i0_x_c.load @[Reg.scala 16:23] i0_r_c.mul <= i0_x_c.mul @[Reg.scala 16:23] skip @[Reg.scala 16:19] - node _T_700 = bits(i0_pipe_en, 3, 1) @[el2_dec_decode_ctl.scala 652:83] - reg _T_701 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 652:72] - _T_701 <= _T_700 @[el2_dec_decode_ctl.scala 652:72] - node _T_702 = cat(io.dec_i0_decode_d, _T_701) @[Cat.scala 29:58] - i0_pipe_en <= _T_702 @[el2_dec_decode_ctl.scala 652:14] - node _T_703 = bits(i0_pipe_en, 3, 2) @[el2_dec_decode_ctl.scala 654:43] - node _T_704 = orr(_T_703) @[el2_dec_decode_ctl.scala 654:49] - node _T_705 = or(_T_704, io.clk_override) @[el2_dec_decode_ctl.scala 654:53] - i0_x_ctl_en <= _T_705 @[el2_dec_decode_ctl.scala 654:29] - node _T_706 = bits(i0_pipe_en, 2, 1) @[el2_dec_decode_ctl.scala 655:43] - node _T_707 = orr(_T_706) @[el2_dec_decode_ctl.scala 655:49] - node _T_708 = or(_T_707, io.clk_override) @[el2_dec_decode_ctl.scala 655:53] - i0_r_ctl_en <= _T_708 @[el2_dec_decode_ctl.scala 655:29] - node _T_709 = bits(i0_pipe_en, 1, 0) @[el2_dec_decode_ctl.scala 656:43] - node _T_710 = orr(_T_709) @[el2_dec_decode_ctl.scala 656:49] - node _T_711 = or(_T_710, io.clk_override) @[el2_dec_decode_ctl.scala 656:53] - i0_wb_ctl_en <= _T_711 @[el2_dec_decode_ctl.scala 656:29] - node _T_712 = bits(i0_pipe_en, 3, 3) @[el2_dec_decode_ctl.scala 657:44] - node _T_713 = or(_T_712, io.clk_override) @[el2_dec_decode_ctl.scala 657:50] - i0_x_data_en <= _T_713 @[el2_dec_decode_ctl.scala 657:29] - node _T_714 = bits(i0_pipe_en, 2, 2) @[el2_dec_decode_ctl.scala 658:44] - node _T_715 = or(_T_714, io.clk_override) @[el2_dec_decode_ctl.scala 658:50] - i0_r_data_en <= _T_715 @[el2_dec_decode_ctl.scala 658:29] - node _T_716 = bits(i0_pipe_en, 1, 1) @[el2_dec_decode_ctl.scala 659:44] - node _T_717 = or(_T_716, io.clk_override) @[el2_dec_decode_ctl.scala 659:50] - i0_wb_data_en <= _T_717 @[el2_dec_decode_ctl.scala 659:29] - node _T_718 = bits(i0_pipe_en, 0, 0) @[el2_dec_decode_ctl.scala 660:44] - node _T_719 = or(_T_718, io.clk_override) @[el2_dec_decode_ctl.scala 660:50] - i0_wb1_data_en <= _T_719 @[el2_dec_decode_ctl.scala 660:29] - node _T_720 = cat(i0_x_data_en, i0_r_data_en) @[Cat.scala 29:58] - io.dec_data_en <= _T_720 @[el2_dec_decode_ctl.scala 662:27] - node _T_721 = cat(i0_x_ctl_en, i0_r_ctl_en) @[Cat.scala 29:58] - io.dec_ctl_en <= _T_721 @[el2_dec_decode_ctl.scala 663:27] - d_d.bits.i0rd <= i0r.rd @[el2_dec_decode_ctl.scala 665:34] - node _T_722 = and(i0_rd_en_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 666:50] - d_d.bits.i0v <= _T_722 @[el2_dec_decode_ctl.scala 666:34] - d_d.valid <= io.dec_i0_decode_d @[el2_dec_decode_ctl.scala 667:27] - node _T_723 = and(i0_dp.load, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 669:50] - d_d.bits.i0load <= _T_723 @[el2_dec_decode_ctl.scala 669:34] - node _T_724 = and(i0_dp.store, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 670:50] - d_d.bits.i0store <= _T_724 @[el2_dec_decode_ctl.scala 670:34] - node _T_725 = and(i0_dp.div, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 671:50] - d_d.bits.i0div <= _T_725 @[el2_dec_decode_ctl.scala 671:34] - node _T_726 = and(io.dec_csr_wen_unq_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 673:61] - d_d.bits.csrwen <= _T_726 @[el2_dec_decode_ctl.scala 673:34] - node _T_727 = and(i0_csr_write_only_d, io.dec_i0_decode_d) @[el2_dec_decode_ctl.scala 674:58] - d_d.bits.csrwonly <= _T_727 @[el2_dec_decode_ctl.scala 674:34] - node _T_728 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 675:40] - d_d.bits.csrwaddr <= _T_728 @[el2_dec_decode_ctl.scala 675:34] - node _T_729 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 677:34] + node _T_703 = bits(i0_pipe_en, 3, 1) @[el2_dec_decode_ctl.scala 661:91] + reg _T_704 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 661:80] + _T_704 <= _T_703 @[el2_dec_decode_ctl.scala 661:80] + node _T_705 = cat(io.dec_aln.dec_i0_decode_d, _T_704) @[Cat.scala 29:58] + i0_pipe_en <= _T_705 @[el2_dec_decode_ctl.scala 661:14] + node _T_706 = bits(i0_pipe_en, 3, 2) @[el2_dec_decode_ctl.scala 663:43] + node _T_707 = orr(_T_706) @[el2_dec_decode_ctl.scala 663:49] + node _T_708 = or(_T_707, io.clk_override) @[el2_dec_decode_ctl.scala 663:53] + i0_x_ctl_en <= _T_708 @[el2_dec_decode_ctl.scala 663:29] + node _T_709 = bits(i0_pipe_en, 2, 1) @[el2_dec_decode_ctl.scala 664:43] + node _T_710 = orr(_T_709) @[el2_dec_decode_ctl.scala 664:49] + node _T_711 = or(_T_710, io.clk_override) @[el2_dec_decode_ctl.scala 664:53] + i0_r_ctl_en <= _T_711 @[el2_dec_decode_ctl.scala 664:29] + node _T_712 = bits(i0_pipe_en, 1, 0) @[el2_dec_decode_ctl.scala 665:43] + node _T_713 = orr(_T_712) @[el2_dec_decode_ctl.scala 665:49] + node _T_714 = or(_T_713, io.clk_override) @[el2_dec_decode_ctl.scala 665:53] + i0_wb_ctl_en <= _T_714 @[el2_dec_decode_ctl.scala 665:29] + node _T_715 = bits(i0_pipe_en, 3, 3) @[el2_dec_decode_ctl.scala 666:44] + node _T_716 = or(_T_715, io.clk_override) @[el2_dec_decode_ctl.scala 666:50] + i0_x_data_en <= _T_716 @[el2_dec_decode_ctl.scala 666:29] + node _T_717 = bits(i0_pipe_en, 2, 2) @[el2_dec_decode_ctl.scala 667:44] + node _T_718 = or(_T_717, io.clk_override) @[el2_dec_decode_ctl.scala 667:50] + i0_r_data_en <= _T_718 @[el2_dec_decode_ctl.scala 667:29] + node _T_719 = bits(i0_pipe_en, 1, 1) @[el2_dec_decode_ctl.scala 668:44] + node _T_720 = or(_T_719, io.clk_override) @[el2_dec_decode_ctl.scala 668:50] + i0_wb_data_en <= _T_720 @[el2_dec_decode_ctl.scala 668:29] + node _T_721 = bits(i0_pipe_en, 0, 0) @[el2_dec_decode_ctl.scala 669:44] + node _T_722 = or(_T_721, io.clk_override) @[el2_dec_decode_ctl.scala 669:50] + i0_wb1_data_en <= _T_722 @[el2_dec_decode_ctl.scala 669:29] + node _T_723 = cat(i0_x_data_en, i0_r_data_en) @[Cat.scala 29:58] + io.decode_exu.dec_data_en <= _T_723 @[el2_dec_decode_ctl.scala 671:38] + node _T_724 = cat(i0_x_ctl_en, i0_r_ctl_en) @[Cat.scala 29:58] + io.decode_exu.dec_ctl_en <= _T_724 @[el2_dec_decode_ctl.scala 672:38] + d_d.bits.i0rd <= i0r.rd @[el2_dec_decode_ctl.scala 674:34] + node _T_725 = and(i0_rd_en_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 675:50] + d_d.bits.i0v <= _T_725 @[el2_dec_decode_ctl.scala 675:34] + d_d.valid <= io.dec_aln.dec_i0_decode_d @[el2_dec_decode_ctl.scala 676:27] + node _T_726 = and(i0_dp.load, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 678:50] + d_d.bits.i0load <= _T_726 @[el2_dec_decode_ctl.scala 678:34] + node _T_727 = and(i0_dp.store, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 679:50] + d_d.bits.i0store <= _T_727 @[el2_dec_decode_ctl.scala 679:34] + node _T_728 = and(i0_dp.div, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 680:50] + d_d.bits.i0div <= _T_728 @[el2_dec_decode_ctl.scala 680:34] + node _T_729 = and(io.dec_csr_wen_unq_d, i0_legal_decode_d) @[el2_dec_decode_ctl.scala 682:61] + d_d.bits.csrwen <= _T_729 @[el2_dec_decode_ctl.scala 682:34] + node _T_730 = and(i0_csr_write_only_d, io.dec_aln.dec_i0_decode_d) @[el2_dec_decode_ctl.scala 683:58] + d_d.bits.csrwonly <= _T_730 @[el2_dec_decode_ctl.scala 683:34] + node _T_731 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 684:40] + d_d.bits.csrwaddr <= _T_731 @[el2_dec_decode_ctl.scala 684:34] + node _T_732 = bits(i0_x_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 686:34] inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 518:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[el2_lib.scala 520:18] - rvclkhdr_7.io.en <= _T_729 @[el2_lib.scala 521:17] + rvclkhdr_7.io.en <= _T_732 @[el2_lib.scala 521:17] rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24] - wire _T_730 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] - _T_730.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] - _T_730.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_730.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] - _T_730.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] - reg _T_731 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_7.io.l1clk with : (reset => (reset, _T_730)) @[el2_lib.scala 524:16] - _T_731.bits.csrwaddr <= d_d.bits.csrwaddr @[el2_lib.scala 524:16] - _T_731.bits.csrwonly <= d_d.bits.csrwonly @[el2_lib.scala 524:16] - _T_731.bits.csrwen <= d_d.bits.csrwen @[el2_lib.scala 524:16] - _T_731.bits.i0v <= d_d.bits.i0v @[el2_lib.scala 524:16] - _T_731.bits.i0div <= d_d.bits.i0div @[el2_lib.scala 524:16] - _T_731.bits.i0store <= d_d.bits.i0store @[el2_lib.scala 524:16] - _T_731.bits.i0load <= d_d.bits.i0load @[el2_lib.scala 524:16] - _T_731.bits.i0rd <= d_d.bits.i0rd @[el2_lib.scala 524:16] - _T_731.valid <= d_d.valid @[el2_lib.scala 524:16] - x_d.bits.csrwaddr <= _T_731.bits.csrwaddr @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.csrwonly <= _T_731.bits.csrwonly @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.csrwen <= _T_731.bits.csrwen @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.i0v <= _T_731.bits.i0v @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.i0div <= _T_731.bits.i0div @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.i0store <= _T_731.bits.i0store @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.i0load <= _T_731.bits.i0load @[el2_dec_decode_ctl.scala 677:7] - x_d.bits.i0rd <= _T_731.bits.i0rd @[el2_dec_decode_ctl.scala 677:7] - x_d.valid <= _T_731.valid @[el2_dec_decode_ctl.scala 677:7] - wire x_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 678:20] - x_d_in.bits.csrwaddr <= x_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.csrwonly <= x_d.bits.csrwonly @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.csrwen <= x_d.bits.csrwen @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.i0v <= x_d.bits.i0v @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.i0div <= x_d.bits.i0div @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.i0store <= x_d.bits.i0store @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.i0load <= x_d.bits.i0load @[el2_dec_decode_ctl.scala 679:10] - x_d_in.bits.i0rd <= x_d.bits.i0rd @[el2_dec_decode_ctl.scala 679:10] - x_d_in.valid <= x_d.valid @[el2_dec_decode_ctl.scala 679:10] - node _T_732 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 680:49] - node _T_733 = and(x_d.bits.i0v, _T_732) @[el2_dec_decode_ctl.scala 680:47] - node _T_734 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 680:78] - node _T_735 = and(_T_733, _T_734) @[el2_dec_decode_ctl.scala 680:76] - x_d_in.bits.i0v <= _T_735 @[el2_dec_decode_ctl.scala 680:27] - node _T_736 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 681:35] - node _T_737 = and(x_d.valid, _T_736) @[el2_dec_decode_ctl.scala 681:33] - node _T_738 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 681:64] - node _T_739 = and(_T_737, _T_738) @[el2_dec_decode_ctl.scala 681:62] - x_d_in.valid <= _T_739 @[el2_dec_decode_ctl.scala 681:20] - node _T_740 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 683:36] + wire _T_733 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] + _T_733.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] + _T_733.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_733.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] + _T_733.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] + reg _T_734 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_7.io.l1clk with : (reset => (reset, _T_733)) @[el2_lib.scala 524:16] + _T_734.bits.csrwaddr <= d_d.bits.csrwaddr @[el2_lib.scala 524:16] + _T_734.bits.csrwonly <= d_d.bits.csrwonly @[el2_lib.scala 524:16] + _T_734.bits.csrwen <= d_d.bits.csrwen @[el2_lib.scala 524:16] + _T_734.bits.i0v <= d_d.bits.i0v @[el2_lib.scala 524:16] + _T_734.bits.i0div <= d_d.bits.i0div @[el2_lib.scala 524:16] + _T_734.bits.i0store <= d_d.bits.i0store @[el2_lib.scala 524:16] + _T_734.bits.i0load <= d_d.bits.i0load @[el2_lib.scala 524:16] + _T_734.bits.i0rd <= d_d.bits.i0rd @[el2_lib.scala 524:16] + _T_734.valid <= d_d.valid @[el2_lib.scala 524:16] + x_d.bits.csrwaddr <= _T_734.bits.csrwaddr @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.csrwonly <= _T_734.bits.csrwonly @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.csrwen <= _T_734.bits.csrwen @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.i0v <= _T_734.bits.i0v @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.i0div <= _T_734.bits.i0div @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.i0store <= _T_734.bits.i0store @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.i0load <= _T_734.bits.i0load @[el2_dec_decode_ctl.scala 686:7] + x_d.bits.i0rd <= _T_734.bits.i0rd @[el2_dec_decode_ctl.scala 686:7] + x_d.valid <= _T_734.valid @[el2_dec_decode_ctl.scala 686:7] + wire x_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_dec_decode_ctl.scala 687:20] + x_d_in.bits.csrwaddr <= x_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.csrwonly <= x_d.bits.csrwonly @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.csrwen <= x_d.bits.csrwen @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.i0v <= x_d.bits.i0v @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.i0div <= x_d.bits.i0div @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.i0store <= x_d.bits.i0store @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.i0load <= x_d.bits.i0load @[el2_dec_decode_ctl.scala 688:10] + x_d_in.bits.i0rd <= x_d.bits.i0rd @[el2_dec_decode_ctl.scala 688:10] + x_d_in.valid <= x_d.valid @[el2_dec_decode_ctl.scala 688:10] + node _T_735 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 689:49] + node _T_736 = and(x_d.bits.i0v, _T_735) @[el2_dec_decode_ctl.scala 689:47] + node _T_737 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 689:78] + node _T_738 = and(_T_736, _T_737) @[el2_dec_decode_ctl.scala 689:76] + x_d_in.bits.i0v <= _T_738 @[el2_dec_decode_ctl.scala 689:27] + node _T_739 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 690:35] + node _T_740 = and(x_d.valid, _T_739) @[el2_dec_decode_ctl.scala 690:33] + node _T_741 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 690:64] + node _T_742 = and(_T_740, _T_741) @[el2_dec_decode_ctl.scala 690:62] + x_d_in.valid <= _T_742 @[el2_dec_decode_ctl.scala 690:20] + node _T_743 = bits(i0_r_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 692:36] inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 518:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[el2_lib.scala 520:18] - rvclkhdr_8.io.en <= _T_740 @[el2_lib.scala 521:17] + rvclkhdr_8.io.en <= _T_743 @[el2_lib.scala 521:17] rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24] - wire _T_741 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] - _T_741.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] - _T_741.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_741.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] - _T_741.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] - reg _T_742 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_8.io.l1clk with : (reset => (reset, _T_741)) @[el2_lib.scala 524:16] - _T_742.bits.csrwaddr <= x_d_in.bits.csrwaddr @[el2_lib.scala 524:16] - _T_742.bits.csrwonly <= x_d_in.bits.csrwonly @[el2_lib.scala 524:16] - _T_742.bits.csrwen <= x_d_in.bits.csrwen @[el2_lib.scala 524:16] - _T_742.bits.i0v <= x_d_in.bits.i0v @[el2_lib.scala 524:16] - _T_742.bits.i0div <= x_d_in.bits.i0div @[el2_lib.scala 524:16] - _T_742.bits.i0store <= x_d_in.bits.i0store @[el2_lib.scala 524:16] - _T_742.bits.i0load <= x_d_in.bits.i0load @[el2_lib.scala 524:16] - _T_742.bits.i0rd <= x_d_in.bits.i0rd @[el2_lib.scala 524:16] - _T_742.valid <= x_d_in.valid @[el2_lib.scala 524:16] - r_d.bits.csrwaddr <= _T_742.bits.csrwaddr @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.csrwonly <= _T_742.bits.csrwonly @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.csrwen <= _T_742.bits.csrwen @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.i0v <= _T_742.bits.i0v @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.i0div <= _T_742.bits.i0div @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.i0store <= _T_742.bits.i0store @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.i0load <= _T_742.bits.i0load @[el2_dec_decode_ctl.scala 683:7] - r_d.bits.i0rd <= _T_742.bits.i0rd @[el2_dec_decode_ctl.scala 683:7] - r_d.valid <= _T_742.valid @[el2_dec_decode_ctl.scala 683:7] - r_d_in.bits.csrwaddr <= r_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.csrwonly <= r_d.bits.csrwonly @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.csrwen <= r_d.bits.csrwen @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0v <= r_d.bits.i0v @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0div <= r_d.bits.i0div @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0store <= r_d.bits.i0store @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0load <= r_d.bits.i0load @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0rd <= r_d.bits.i0rd @[el2_dec_decode_ctl.scala 684:10] - r_d_in.valid <= r_d.valid @[el2_dec_decode_ctl.scala 684:10] - r_d_in.bits.i0rd <= r_d.bits.i0rd @[el2_dec_decode_ctl.scala 685:22] - node _T_743 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 687:51] - node _T_744 = and(r_d.bits.i0v, _T_743) @[el2_dec_decode_ctl.scala 687:49] - r_d_in.bits.i0v <= _T_744 @[el2_dec_decode_ctl.scala 687:27] - node _T_745 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 688:37] - node _T_746 = and(r_d.valid, _T_745) @[el2_dec_decode_ctl.scala 688:35] - r_d_in.valid <= _T_746 @[el2_dec_decode_ctl.scala 688:20] - node _T_747 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 689:51] - node _T_748 = and(r_d.bits.i0load, _T_747) @[el2_dec_decode_ctl.scala 689:49] - r_d_in.bits.i0load <= _T_748 @[el2_dec_decode_ctl.scala 689:27] - node _T_749 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 690:51] - node _T_750 = and(r_d.bits.i0store, _T_749) @[el2_dec_decode_ctl.scala 690:49] - r_d_in.bits.i0store <= _T_750 @[el2_dec_decode_ctl.scala 690:27] - node _T_751 = bits(i0_wb_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 692:37] + wire _T_744 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] + _T_744.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] + _T_744.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_744.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] + _T_744.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] + reg _T_745 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_8.io.l1clk with : (reset => (reset, _T_744)) @[el2_lib.scala 524:16] + _T_745.bits.csrwaddr <= x_d_in.bits.csrwaddr @[el2_lib.scala 524:16] + _T_745.bits.csrwonly <= x_d_in.bits.csrwonly @[el2_lib.scala 524:16] + _T_745.bits.csrwen <= x_d_in.bits.csrwen @[el2_lib.scala 524:16] + _T_745.bits.i0v <= x_d_in.bits.i0v @[el2_lib.scala 524:16] + _T_745.bits.i0div <= x_d_in.bits.i0div @[el2_lib.scala 524:16] + _T_745.bits.i0store <= x_d_in.bits.i0store @[el2_lib.scala 524:16] + _T_745.bits.i0load <= x_d_in.bits.i0load @[el2_lib.scala 524:16] + _T_745.bits.i0rd <= x_d_in.bits.i0rd @[el2_lib.scala 524:16] + _T_745.valid <= x_d_in.valid @[el2_lib.scala 524:16] + r_d.bits.csrwaddr <= _T_745.bits.csrwaddr @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.csrwonly <= _T_745.bits.csrwonly @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.csrwen <= _T_745.bits.csrwen @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.i0v <= _T_745.bits.i0v @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.i0div <= _T_745.bits.i0div @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.i0store <= _T_745.bits.i0store @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.i0load <= _T_745.bits.i0load @[el2_dec_decode_ctl.scala 692:7] + r_d.bits.i0rd <= _T_745.bits.i0rd @[el2_dec_decode_ctl.scala 692:7] + r_d.valid <= _T_745.valid @[el2_dec_decode_ctl.scala 692:7] + r_d_in.bits.csrwaddr <= r_d.bits.csrwaddr @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.csrwonly <= r_d.bits.csrwonly @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.csrwen <= r_d.bits.csrwen @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0v <= r_d.bits.i0v @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0div <= r_d.bits.i0div @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0store <= r_d.bits.i0store @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0load <= r_d.bits.i0load @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0rd <= r_d.bits.i0rd @[el2_dec_decode_ctl.scala 693:10] + r_d_in.valid <= r_d.valid @[el2_dec_decode_ctl.scala 693:10] + r_d_in.bits.i0rd <= r_d.bits.i0rd @[el2_dec_decode_ctl.scala 694:22] + node _T_746 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 696:51] + node _T_747 = and(r_d.bits.i0v, _T_746) @[el2_dec_decode_ctl.scala 696:49] + r_d_in.bits.i0v <= _T_747 @[el2_dec_decode_ctl.scala 696:27] + node _T_748 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 697:37] + node _T_749 = and(r_d.valid, _T_748) @[el2_dec_decode_ctl.scala 697:35] + r_d_in.valid <= _T_749 @[el2_dec_decode_ctl.scala 697:20] + node _T_750 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 698:51] + node _T_751 = and(r_d.bits.i0load, _T_750) @[el2_dec_decode_ctl.scala 698:49] + r_d_in.bits.i0load <= _T_751 @[el2_dec_decode_ctl.scala 698:27] + node _T_752 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 699:51] + node _T_753 = and(r_d.bits.i0store, _T_752) @[el2_dec_decode_ctl.scala 699:49] + r_d_in.bits.i0store <= _T_753 @[el2_dec_decode_ctl.scala 699:27] + node _T_754 = bits(i0_wb_ctl_en, 0, 0) @[el2_dec_decode_ctl.scala 701:37] inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 518:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[el2_lib.scala 520:18] - rvclkhdr_9.io.en <= _T_751 @[el2_lib.scala 521:17] + rvclkhdr_9.io.en <= _T_754 @[el2_lib.scala 521:17] rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24] - wire _T_752 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] - _T_752.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] - _T_752.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] - _T_752.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] - _T_752.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] - reg _T_753 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_9.io.l1clk with : (reset => (reset, _T_752)) @[el2_lib.scala 524:16] - _T_753.bits.csrwaddr <= r_d_in.bits.csrwaddr @[el2_lib.scala 524:16] - _T_753.bits.csrwonly <= r_d_in.bits.csrwonly @[el2_lib.scala 524:16] - _T_753.bits.csrwen <= r_d_in.bits.csrwen @[el2_lib.scala 524:16] - _T_753.bits.i0v <= r_d_in.bits.i0v @[el2_lib.scala 524:16] - _T_753.bits.i0div <= r_d_in.bits.i0div @[el2_lib.scala 524:16] - _T_753.bits.i0store <= r_d_in.bits.i0store @[el2_lib.scala 524:16] - _T_753.bits.i0load <= r_d_in.bits.i0load @[el2_lib.scala 524:16] - _T_753.bits.i0rd <= r_d_in.bits.i0rd @[el2_lib.scala 524:16] - _T_753.valid <= r_d_in.valid @[el2_lib.scala 524:16] - wbd.bits.csrwaddr <= _T_753.bits.csrwaddr @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.csrwonly <= _T_753.bits.csrwonly @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.csrwen <= _T_753.bits.csrwen @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.i0v <= _T_753.bits.i0v @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.i0div <= _T_753.bits.i0div @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.i0store <= _T_753.bits.i0store @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.i0load <= _T_753.bits.i0load @[el2_dec_decode_ctl.scala 692:7] - wbd.bits.i0rd <= _T_753.bits.i0rd @[el2_dec_decode_ctl.scala 692:7] - wbd.valid <= _T_753.valid @[el2_dec_decode_ctl.scala 692:7] - io.dec_i0_waddr_r <= r_d_in.bits.i0rd @[el2_dec_decode_ctl.scala 694:27] - node _T_754 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 695:47] - node _T_755 = and(r_d_in.bits.i0v, _T_754) @[el2_dec_decode_ctl.scala 695:45] - i0_wen_r <= _T_755 @[el2_dec_decode_ctl.scala 695:25] - node _T_756 = eq(r_d_in.bits.i0div, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 696:49] - node _T_757 = and(i0_wen_r, _T_756) @[el2_dec_decode_ctl.scala 696:47] - node _T_758 = eq(i0_load_kill_wen_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 696:70] - node _T_759 = and(_T_757, _T_758) @[el2_dec_decode_ctl.scala 696:68] - io.dec_i0_wen_r <= _T_759 @[el2_dec_decode_ctl.scala 696:32] - io.dec_i0_wdata_r <= i0_result_corr_r @[el2_dec_decode_ctl.scala 697:26] - node _T_760 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 699:57] + wire _T_755 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[el2_lib.scala 524:33] + _T_755.bits.csrwaddr <= UInt<12>("h00") @[el2_lib.scala 524:33] + _T_755.bits.csrwonly <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.csrwen <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.i0v <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.i0div <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.i0store <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.i0load <= UInt<1>("h00") @[el2_lib.scala 524:33] + _T_755.bits.i0rd <= UInt<5>("h00") @[el2_lib.scala 524:33] + _T_755.valid <= UInt<1>("h00") @[el2_lib.scala 524:33] + reg _T_756 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, rvclkhdr_9.io.l1clk with : (reset => (reset, _T_755)) @[el2_lib.scala 524:16] + _T_756.bits.csrwaddr <= r_d_in.bits.csrwaddr @[el2_lib.scala 524:16] + _T_756.bits.csrwonly <= r_d_in.bits.csrwonly @[el2_lib.scala 524:16] + _T_756.bits.csrwen <= r_d_in.bits.csrwen @[el2_lib.scala 524:16] + _T_756.bits.i0v <= r_d_in.bits.i0v @[el2_lib.scala 524:16] + _T_756.bits.i0div <= r_d_in.bits.i0div @[el2_lib.scala 524:16] + _T_756.bits.i0store <= r_d_in.bits.i0store @[el2_lib.scala 524:16] + _T_756.bits.i0load <= r_d_in.bits.i0load @[el2_lib.scala 524:16] + _T_756.bits.i0rd <= r_d_in.bits.i0rd @[el2_lib.scala 524:16] + _T_756.valid <= r_d_in.valid @[el2_lib.scala 524:16] + wbd.bits.csrwaddr <= _T_756.bits.csrwaddr @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.csrwonly <= _T_756.bits.csrwonly @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.csrwen <= _T_756.bits.csrwen @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.i0v <= _T_756.bits.i0v @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.i0div <= _T_756.bits.i0div @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.i0store <= _T_756.bits.i0store @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.i0load <= _T_756.bits.i0load @[el2_dec_decode_ctl.scala 701:7] + wbd.bits.i0rd <= _T_756.bits.i0rd @[el2_dec_decode_ctl.scala 701:7] + wbd.valid <= _T_756.valid @[el2_dec_decode_ctl.scala 701:7] + io.dec_i0_waddr_r <= r_d_in.bits.i0rd @[el2_dec_decode_ctl.scala 703:27] + node _T_757 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 704:47] + node _T_758 = and(r_d_in.bits.i0v, _T_757) @[el2_dec_decode_ctl.scala 704:45] + i0_wen_r <= _T_758 @[el2_dec_decode_ctl.scala 704:25] + node _T_759 = eq(r_d_in.bits.i0div, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 705:49] + node _T_760 = and(i0_wen_r, _T_759) @[el2_dec_decode_ctl.scala 705:47] + node _T_761 = eq(i0_load_kill_wen_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 705:70] + node _T_762 = and(_T_760, _T_761) @[el2_dec_decode_ctl.scala 705:68] + io.dec_i0_wen_r <= _T_762 @[el2_dec_decode_ctl.scala 705:32] + io.dec_i0_wdata_r <= i0_result_corr_r @[el2_dec_decode_ctl.scala 706:26] + node _T_763 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 708:57] inst rvclkhdr_10 of rvclkhdr_10 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_10.io.en <= _T_760 @[el2_lib.scala 511:17] + rvclkhdr_10.io.en <= _T_763 @[el2_lib.scala 511:17] rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg i0_result_r_raw : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] i0_result_r_raw <= i0_result_x @[el2_lib.scala 514:16] - node _T_761 = and(x_d.bits.i0v, x_d.bits.i0load) @[el2_dec_decode_ctl.scala 705:47] - node _T_762 = bits(_T_761, 0, 0) @[el2_dec_decode_ctl.scala 705:66] - node _T_763 = mux(_T_762, io.lsu_result_m, io.exu_i0_result_x) @[el2_dec_decode_ctl.scala 705:32] - i0_result_x <= _T_763 @[el2_dec_decode_ctl.scala 705:26] - i0_result_r <= i0_result_r_raw @[el2_dec_decode_ctl.scala 706:26] - node _T_764 = and(r_d.bits.i0v, r_d.bits.i0load) @[el2_dec_decode_ctl.scala 710:42] - node _T_765 = bits(_T_764, 0, 0) @[el2_dec_decode_ctl.scala 710:61] - node _T_766 = mux(_T_765, io.lsu_result_corr_r, i0_result_r_raw) @[el2_dec_decode_ctl.scala 710:27] - i0_result_corr_r <= _T_766 @[el2_dec_decode_ctl.scala 710:21] - node _T_767 = eq(i0_dp.jal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 711:54] - node _T_768 = and(io.i0_ap.predict_nt, _T_767) @[el2_dec_decode_ctl.scala 711:52] - node _T_769 = bits(_T_768, 0, 0) @[el2_dec_decode_ctl.scala 711:66] - wire _T_770 : UInt<1>[10] @[el2_lib.scala 162:48] - _T_770[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_770[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_771 = cat(_T_770[0], _T_770[1]) @[Cat.scala 29:58] - node _T_772 = cat(_T_771, _T_770[2]) @[Cat.scala 29:58] - node _T_773 = cat(_T_772, _T_770[3]) @[Cat.scala 29:58] - node _T_774 = cat(_T_773, _T_770[4]) @[Cat.scala 29:58] - node _T_775 = cat(_T_774, _T_770[5]) @[Cat.scala 29:58] - node _T_776 = cat(_T_775, _T_770[6]) @[Cat.scala 29:58] - node _T_777 = cat(_T_776, _T_770[7]) @[Cat.scala 29:58] - node _T_778 = cat(_T_777, _T_770[8]) @[Cat.scala 29:58] - node _T_779 = cat(_T_778, _T_770[9]) @[Cat.scala 29:58] - node _T_780 = cat(_T_779, io.dec_i0_pc4_d) @[Cat.scala 29:58] - node _T_781 = cat(_T_780, i0_ap_pc2) @[Cat.scala 29:58] - node _T_782 = mux(_T_769, i0_br_offset, _T_781) @[el2_dec_decode_ctl.scala 711:30] - io.dec_i0_br_immed_d <= _T_782 @[el2_dec_decode_ctl.scala 711:24] + node _T_764 = and(x_d.bits.i0v, x_d.bits.i0load) @[el2_dec_decode_ctl.scala 714:47] + node _T_765 = bits(_T_764, 0, 0) @[el2_dec_decode_ctl.scala 714:66] + node _T_766 = mux(_T_765, io.lsu_result_m, io.decode_exu.exu_i0_result_x) @[el2_dec_decode_ctl.scala 714:32] + i0_result_x <= _T_766 @[el2_dec_decode_ctl.scala 714:26] + i0_result_r <= i0_result_r_raw @[el2_dec_decode_ctl.scala 715:26] + node _T_767 = and(r_d.bits.i0v, r_d.bits.i0load) @[el2_dec_decode_ctl.scala 719:42] + node _T_768 = bits(_T_767, 0, 0) @[el2_dec_decode_ctl.scala 719:61] + node _T_769 = mux(_T_768, io.lsu_result_corr_r, i0_result_r_raw) @[el2_dec_decode_ctl.scala 719:27] + i0_result_corr_r <= _T_769 @[el2_dec_decode_ctl.scala 719:21] + node _T_770 = eq(i0_dp.jal, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 720:73] + node _T_771 = and(io.decode_exu.i0_ap.predict_nt, _T_770) @[el2_dec_decode_ctl.scala 720:71] + node _T_772 = bits(_T_771, 0, 0) @[el2_dec_decode_ctl.scala 720:85] + wire _T_773 : UInt<1>[10] @[el2_lib.scala 162:48] + _T_773[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_773[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_774 = cat(_T_773[0], _T_773[1]) @[Cat.scala 29:58] + node _T_775 = cat(_T_774, _T_773[2]) @[Cat.scala 29:58] + node _T_776 = cat(_T_775, _T_773[3]) @[Cat.scala 29:58] + node _T_777 = cat(_T_776, _T_773[4]) @[Cat.scala 29:58] + node _T_778 = cat(_T_777, _T_773[5]) @[Cat.scala 29:58] + node _T_779 = cat(_T_778, _T_773[6]) @[Cat.scala 29:58] + node _T_780 = cat(_T_779, _T_773[7]) @[Cat.scala 29:58] + node _T_781 = cat(_T_780, _T_773[8]) @[Cat.scala 29:58] + node _T_782 = cat(_T_781, _T_773[9]) @[Cat.scala 29:58] + node _T_783 = cat(_T_782, io.dec_i0_pc4_d) @[Cat.scala 29:58] + node _T_784 = cat(_T_783, i0_ap_pc2) @[Cat.scala 29:58] + node _T_785 = mux(_T_772, i0_br_offset, _T_784) @[el2_dec_decode_ctl.scala 720:38] + io.dec_alu.dec_i0_br_immed_d <= _T_785 @[el2_dec_decode_ctl.scala 720:32] wire last_br_immed_d : UInt<12> last_br_immed_d <= UInt<1>("h00") - node _T_783 = bits(io.i0_ap.predict_nt, 0, 0) @[el2_dec_decode_ctl.scala 713:48] - wire _T_784 : UInt<1>[10] @[el2_lib.scala 162:48] - _T_784[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] - _T_784[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] - node _T_785 = cat(_T_784[0], _T_784[1]) @[Cat.scala 29:58] - node _T_786 = cat(_T_785, _T_784[2]) @[Cat.scala 29:58] - node _T_787 = cat(_T_786, _T_784[3]) @[Cat.scala 29:58] - node _T_788 = cat(_T_787, _T_784[4]) @[Cat.scala 29:58] - node _T_789 = cat(_T_788, _T_784[5]) @[Cat.scala 29:58] - node _T_790 = cat(_T_789, _T_784[6]) @[Cat.scala 29:58] - node _T_791 = cat(_T_790, _T_784[7]) @[Cat.scala 29:58] - node _T_792 = cat(_T_791, _T_784[8]) @[Cat.scala 29:58] - node _T_793 = cat(_T_792, _T_784[9]) @[Cat.scala 29:58] - node _T_794 = cat(_T_793, io.dec_i0_pc4_d) @[Cat.scala 29:58] - node _T_795 = cat(_T_794, i0_ap_pc2) @[Cat.scala 29:58] - node _T_796 = mux(_T_783, _T_795, i0_br_offset) @[el2_dec_decode_ctl.scala 713:25] - last_br_immed_d <= _T_796 @[el2_dec_decode_ctl.scala 713:19] + node _T_786 = bits(io.decode_exu.i0_ap.predict_nt, 0, 0) @[el2_dec_decode_ctl.scala 722:59] + wire _T_787 : UInt<1>[10] @[el2_lib.scala 162:48] + _T_787[0] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[1] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[2] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[3] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[4] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[5] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[6] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[7] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[8] <= UInt<1>("h00") @[el2_lib.scala 162:48] + _T_787[9] <= UInt<1>("h00") @[el2_lib.scala 162:48] + node _T_788 = cat(_T_787[0], _T_787[1]) @[Cat.scala 29:58] + node _T_789 = cat(_T_788, _T_787[2]) @[Cat.scala 29:58] + node _T_790 = cat(_T_789, _T_787[3]) @[Cat.scala 29:58] + node _T_791 = cat(_T_790, _T_787[4]) @[Cat.scala 29:58] + node _T_792 = cat(_T_791, _T_787[5]) @[Cat.scala 29:58] + node _T_793 = cat(_T_792, _T_787[6]) @[Cat.scala 29:58] + node _T_794 = cat(_T_793, _T_787[7]) @[Cat.scala 29:58] + node _T_795 = cat(_T_794, _T_787[8]) @[Cat.scala 29:58] + node _T_796 = cat(_T_795, _T_787[9]) @[Cat.scala 29:58] + node _T_797 = cat(_T_796, io.dec_i0_pc4_d) @[Cat.scala 29:58] + node _T_798 = cat(_T_797, i0_ap_pc2) @[Cat.scala 29:58] + node _T_799 = mux(_T_786, _T_798, i0_br_offset) @[el2_dec_decode_ctl.scala 722:25] + last_br_immed_d <= _T_799 @[el2_dec_decode_ctl.scala 722:19] wire last_br_immed_x : UInt<12> last_br_immed_x <= UInt<1>("h00") - node _T_797 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 715:58] + node _T_800 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 724:58] inst rvclkhdr_11 of rvclkhdr_11 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_11.io.en <= _T_797 @[el2_lib.scala 511:17] + rvclkhdr_11.io.en <= _T_800 @[el2_lib.scala 511:17] rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_798 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_798 <= last_br_immed_d @[el2_lib.scala 514:16] - last_br_immed_x <= _T_798 @[el2_dec_decode_ctl.scala 715:19] - node _T_799 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 719:45] - node _T_800 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 719:76] - node div_e1_to_r = or(_T_799, _T_800) @[el2_dec_decode_ctl.scala 719:58] - node _T_801 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 721:48] - node _T_802 = eq(x_d.bits.i0rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 721:77] - node _T_803 = and(_T_801, _T_802) @[el2_dec_decode_ctl.scala 721:60] - node _T_804 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 722:21] - node _T_805 = and(_T_804, io.dec_tlu_flush_lower_r) @[el2_dec_decode_ctl.scala 722:33] - node _T_806 = or(_T_803, _T_805) @[el2_dec_decode_ctl.scala 721:94] - node _T_807 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 723:21] - node _T_808 = and(_T_807, io.dec_tlu_flush_lower_r) @[el2_dec_decode_ctl.scala 723:33] - node _T_809 = and(_T_808, io.dec_tlu_i0_kill_writeb_r) @[el2_dec_decode_ctl.scala 723:60] - node div_flush = or(_T_806, _T_809) @[el2_dec_decode_ctl.scala 722:62] - node _T_810 = and(io.dec_div_active, div_flush) @[el2_dec_decode_ctl.scala 727:51] - node _T_811 = eq(div_e1_to_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 728:26] - node _T_812 = and(io.dec_div_active, _T_811) @[el2_dec_decode_ctl.scala 728:24] - node _T_813 = eq(r_d.bits.i0rd, io.div_waddr_wb) @[el2_dec_decode_ctl.scala 728:56] - node _T_814 = and(_T_812, _T_813) @[el2_dec_decode_ctl.scala 728:39] - node _T_815 = and(_T_814, i0_wen_r) @[el2_dec_decode_ctl.scala 728:77] - node nonblock_div_cancel = or(_T_810, _T_815) @[el2_dec_decode_ctl.scala 727:65] - node _T_816 = bits(nonblock_div_cancel, 0, 0) @[el2_dec_decode_ctl.scala 730:53] - io.dec_div_cancel <= _T_816 @[el2_dec_decode_ctl.scala 730:29] - node i0_div_decode_d = and(i0_legal_decode_d, i0_dp.div) @[el2_dec_decode_ctl.scala 731:55] - node _T_817 = eq(io.exu_div_wren, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 733:62] - node _T_818 = and(io.dec_div_active, _T_817) @[el2_dec_decode_ctl.scala 733:60] - node _T_819 = eq(nonblock_div_cancel, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 733:81] - node _T_820 = and(_T_818, _T_819) @[el2_dec_decode_ctl.scala 733:79] - node div_active_in = or(i0_div_decode_d, _T_820) @[el2_dec_decode_ctl.scala 733:39] - reg _T_821 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 735:54] - _T_821 <= div_active_in @[el2_dec_decode_ctl.scala 735:54] - io.dec_div_active <= _T_821 @[el2_dec_decode_ctl.scala 735:21] - node _T_822 = and(io.dec_i0_rs1_en_d, io.dec_div_active) @[el2_dec_decode_ctl.scala 738:49] - node _T_823 = eq(io.div_waddr_wb, i0r.rs1) @[el2_dec_decode_ctl.scala 738:88] - node _T_824 = and(_T_822, _T_823) @[el2_dec_decode_ctl.scala 738:69] - node _T_825 = and(io.dec_i0_rs2_en_d, io.dec_div_active) @[el2_dec_decode_ctl.scala 739:25] - node _T_826 = eq(io.div_waddr_wb, i0r.rs2) @[el2_dec_decode_ctl.scala 739:64] - node _T_827 = and(_T_825, _T_826) @[el2_dec_decode_ctl.scala 739:45] - node _T_828 = or(_T_824, _T_827) @[el2_dec_decode_ctl.scala 738:102] - i0_nonblock_div_stall <= _T_828 @[el2_dec_decode_ctl.scala 738:26] - node _T_829 = bits(i0_div_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 741:59] - reg _T_830 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_829 : @[Reg.scala 28:19] - _T_830 <= i0r.rd @[Reg.scala 28:23] + reg _T_801 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_801 <= last_br_immed_d @[el2_lib.scala 514:16] + last_br_immed_x <= _T_801 @[el2_dec_decode_ctl.scala 724:19] + node _T_802 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 728:45] + node _T_803 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 728:76] + node div_e1_to_r = or(_T_802, _T_803) @[el2_dec_decode_ctl.scala 728:58] + node _T_804 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 730:48] + node _T_805 = eq(x_d.bits.i0rd, UInt<5>("h00")) @[el2_dec_decode_ctl.scala 730:77] + node _T_806 = and(_T_804, _T_805) @[el2_dec_decode_ctl.scala 730:60] + node _T_807 = and(x_d.bits.i0div, x_d.valid) @[el2_dec_decode_ctl.scala 731:21] + node _T_808 = and(_T_807, io.dec_tlu_flush_lower_r) @[el2_dec_decode_ctl.scala 731:33] + node _T_809 = or(_T_806, _T_808) @[el2_dec_decode_ctl.scala 730:94] + node _T_810 = and(r_d.bits.i0div, r_d.valid) @[el2_dec_decode_ctl.scala 732:21] + node _T_811 = and(_T_810, io.dec_tlu_flush_lower_r) @[el2_dec_decode_ctl.scala 732:33] + node _T_812 = and(_T_811, io.dec_tlu_i0_kill_writeb_r) @[el2_dec_decode_ctl.scala 732:60] + node div_flush = or(_T_809, _T_812) @[el2_dec_decode_ctl.scala 731:62] + node _T_813 = and(io.dec_div_active, div_flush) @[el2_dec_decode_ctl.scala 736:51] + node _T_814 = eq(div_e1_to_r, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 737:26] + node _T_815 = and(io.dec_div_active, _T_814) @[el2_dec_decode_ctl.scala 737:24] + node _T_816 = eq(r_d.bits.i0rd, io.div_waddr_wb) @[el2_dec_decode_ctl.scala 737:56] + node _T_817 = and(_T_815, _T_816) @[el2_dec_decode_ctl.scala 737:39] + node _T_818 = and(_T_817, i0_wen_r) @[el2_dec_decode_ctl.scala 737:77] + node nonblock_div_cancel = or(_T_813, _T_818) @[el2_dec_decode_ctl.scala 736:65] + node _T_819 = bits(nonblock_div_cancel, 0, 0) @[el2_dec_decode_ctl.scala 739:61] + io.dec_div.dec_div_cancel <= _T_819 @[el2_dec_decode_ctl.scala 739:37] + node i0_div_decode_d = and(i0_legal_decode_d, i0_dp.div) @[el2_dec_decode_ctl.scala 740:55] + node _T_820 = eq(io.exu_div_wren, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 742:62] + node _T_821 = and(io.dec_div_active, _T_820) @[el2_dec_decode_ctl.scala 742:60] + node _T_822 = eq(nonblock_div_cancel, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 742:81] + node _T_823 = and(_T_821, _T_822) @[el2_dec_decode_ctl.scala 742:79] + node div_active_in = or(i0_div_decode_d, _T_823) @[el2_dec_decode_ctl.scala 742:39] + reg _T_824 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_decode_ctl.scala 744:54] + _T_824 <= div_active_in @[el2_dec_decode_ctl.scala 744:54] + io.dec_div_active <= _T_824 @[el2_dec_decode_ctl.scala 744:21] + node _T_825 = and(io.decode_exu.dec_i0_rs1_en_d, io.dec_div_active) @[el2_dec_decode_ctl.scala 747:60] + node _T_826 = eq(io.div_waddr_wb, i0r.rs1) @[el2_dec_decode_ctl.scala 747:99] + node _T_827 = and(_T_825, _T_826) @[el2_dec_decode_ctl.scala 747:80] + node _T_828 = and(io.decode_exu.dec_i0_rs2_en_d, io.dec_div_active) @[el2_dec_decode_ctl.scala 748:36] + node _T_829 = eq(io.div_waddr_wb, i0r.rs2) @[el2_dec_decode_ctl.scala 748:75] + node _T_830 = and(_T_828, _T_829) @[el2_dec_decode_ctl.scala 748:56] + node _T_831 = or(_T_827, _T_830) @[el2_dec_decode_ctl.scala 747:113] + i0_nonblock_div_stall <= _T_831 @[el2_dec_decode_ctl.scala 747:26] + node _T_832 = bits(i0_div_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 750:59] + reg _T_833 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_832 : @[Reg.scala 28:19] + _T_833 <= i0r.rd @[Reg.scala 28:23] skip @[Reg.scala 28:19] - io.div_waddr_wb <= _T_830 @[el2_dec_decode_ctl.scala 741:19] - node _T_831 = bits(i0_inst_d, 24, 7) @[el2_dec_decode_ctl.scala 748:34] - node _T_832 = bits(i0_div_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 748:57] + io.div_waddr_wb <= _T_833 @[el2_dec_decode_ctl.scala 750:19] + node _T_834 = bits(i0_inst_d, 24, 7) @[el2_dec_decode_ctl.scala 757:34] + node _T_835 = bits(i0_div_decode_d, 0, 0) @[el2_dec_decode_ctl.scala 757:57] inst rvclkhdr_12 of rvclkhdr_12 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_12.io.en <= _T_832 @[el2_lib.scala 511:17] + rvclkhdr_12.io.en <= _T_835 @[el2_lib.scala 511:17] rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg div_inst : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - div_inst <= _T_831 @[el2_lib.scala 514:16] - node _T_833 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 749:49] + div_inst <= _T_834 @[el2_lib.scala 514:16] + node _T_836 = bits(i0_x_data_en, 0, 0) @[el2_dec_decode_ctl.scala 758:49] inst rvclkhdr_13 of rvclkhdr_13 @[el2_lib.scala 508:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset rvclkhdr_13.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_13.io.en <= _T_833 @[el2_lib.scala 511:17] + rvclkhdr_13.io.en <= _T_836 @[el2_lib.scala 511:17] rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg i0_inst_x : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] i0_inst_x <= i0_inst_d @[el2_lib.scala 514:16] - node _T_834 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 750:49] + node _T_837 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 759:49] inst rvclkhdr_14 of rvclkhdr_14 @[el2_lib.scala 508:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset rvclkhdr_14.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_14.io.en <= _T_834 @[el2_lib.scala 511:17] + rvclkhdr_14.io.en <= _T_837 @[el2_lib.scala 511:17] rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg i0_inst_r : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] i0_inst_r <= i0_inst_x @[el2_lib.scala 514:16] - node _T_835 = bits(i0_wb_data_en, 0, 0) @[el2_dec_decode_ctl.scala 752:50] + node _T_838 = bits(i0_wb_data_en, 0, 0) @[el2_dec_decode_ctl.scala 761:50] inst rvclkhdr_15 of rvclkhdr_15 @[el2_lib.scala 508:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset rvclkhdr_15.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_15.io.en <= _T_835 @[el2_lib.scala 511:17] + rvclkhdr_15.io.en <= _T_838 @[el2_lib.scala 511:17] rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg i0_inst_wb : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] i0_inst_wb <= i0_inst_r @[el2_lib.scala 514:16] - node _T_836 = bits(i0_wb1_data_en, 0, 0) @[el2_dec_decode_ctl.scala 753:53] + node _T_839 = bits(i0_wb1_data_en, 0, 0) @[el2_dec_decode_ctl.scala 762:53] inst rvclkhdr_16 of rvclkhdr_16 @[el2_lib.scala 508:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset rvclkhdr_16.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_16.io.en <= _T_836 @[el2_lib.scala 511:17] + rvclkhdr_16.io.en <= _T_839 @[el2_lib.scala 511:17] rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_837 : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_837 <= i0_inst_wb @[el2_lib.scala 514:16] - io.dec_i0_inst_wb1 <= _T_837 @[el2_dec_decode_ctl.scala 753:22] - node _T_838 = bits(i0_wb_data_en, 0, 0) @[el2_dec_decode_ctl.scala 754:53] + reg _T_840 : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_840 <= i0_inst_wb @[el2_lib.scala 514:16] + io.dec_i0_inst_wb1 <= _T_840 @[el2_dec_decode_ctl.scala 762:22] + node _T_841 = bits(i0_wb_data_en, 0, 0) @[el2_dec_decode_ctl.scala 763:53] inst rvclkhdr_17 of rvclkhdr_17 @[el2_lib.scala 508:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset rvclkhdr_17.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_17.io.en <= _T_838 @[el2_lib.scala 511:17] + rvclkhdr_17.io.en <= _T_841 @[el2_lib.scala 511:17] rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg i0_pc_wb : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] i0_pc_wb <= io.dec_tlu_i0_pc_r @[el2_lib.scala 514:16] - node _T_839 = bits(i0_wb1_data_en, 0, 0) @[el2_dec_decode_ctl.scala 756:49] + node _T_842 = bits(i0_wb1_data_en, 0, 0) @[el2_dec_decode_ctl.scala 765:49] inst rvclkhdr_18 of rvclkhdr_18 @[el2_lib.scala 508:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset rvclkhdr_18.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_18.io.en <= _T_839 @[el2_lib.scala 511:17] + rvclkhdr_18.io.en <= _T_842 @[el2_lib.scala 511:17] rvclkhdr_18.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_840 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_840 <= i0_pc_wb @[el2_lib.scala 514:16] - io.dec_i0_pc_wb1 <= _T_840 @[el2_dec_decode_ctl.scala 756:20] - node _T_841 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 757:56] + reg _T_843 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_843 <= i0_pc_wb @[el2_lib.scala 514:16] + io.dec_i0_pc_wb1 <= _T_843 @[el2_dec_decode_ctl.scala 765:20] + node _T_844 = bits(i0_r_data_en, 0, 0) @[el2_dec_decode_ctl.scala 766:64] inst rvclkhdr_19 of rvclkhdr_19 @[el2_lib.scala 508:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset rvclkhdr_19.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_19.io.en <= _T_841 @[el2_lib.scala 511:17] + rvclkhdr_19.io.en <= _T_844 @[el2_lib.scala 511:17] rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dec_i0_pc_r : UInt, rvclkhdr_19.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - dec_i0_pc_r <= io.exu_i0_pc_x @[el2_lib.scala 514:16] - io.dec_tlu_i0_pc_r <= dec_i0_pc_r @[el2_dec_decode_ctl.scala 759:27] - node _T_842 = cat(io.exu_i0_pc_x, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_843 = cat(last_br_immed_x, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_844 = bits(_T_842, 12, 1) @[el2_lib.scala 208:24] - node _T_845 = bits(_T_843, 12, 1) @[el2_lib.scala 208:40] - node _T_846 = add(_T_844, _T_845) @[el2_lib.scala 208:31] - node _T_847 = bits(_T_842, 31, 13) @[el2_lib.scala 209:20] - node _T_848 = add(_T_847, UInt<1>("h01")) @[el2_lib.scala 209:27] - node _T_849 = tail(_T_848, 1) @[el2_lib.scala 209:27] - node _T_850 = bits(_T_842, 31, 13) @[el2_lib.scala 210:20] - node _T_851 = sub(_T_850, UInt<1>("h01")) @[el2_lib.scala 210:27] - node _T_852 = tail(_T_851, 1) @[el2_lib.scala 210:27] - node _T_853 = bits(_T_843, 12, 12) @[el2_lib.scala 211:22] - node _T_854 = bits(_T_846, 12, 12) @[el2_lib.scala 212:39] - node _T_855 = eq(_T_854, UInt<1>("h00")) @[el2_lib.scala 212:28] - node _T_856 = xor(_T_853, _T_855) @[el2_lib.scala 212:26] - node _T_857 = bits(_T_856, 0, 0) @[el2_lib.scala 212:64] - node _T_858 = bits(_T_842, 31, 13) @[el2_lib.scala 212:76] - node _T_859 = eq(_T_853, UInt<1>("h00")) @[el2_lib.scala 213:20] - node _T_860 = bits(_T_846, 12, 12) @[el2_lib.scala 213:39] - node _T_861 = and(_T_859, _T_860) @[el2_lib.scala 213:26] - node _T_862 = bits(_T_861, 0, 0) @[el2_lib.scala 213:64] - node _T_863 = bits(_T_846, 12, 12) @[el2_lib.scala 214:39] - node _T_864 = eq(_T_863, UInt<1>("h00")) @[el2_lib.scala 214:28] - node _T_865 = and(_T_853, _T_864) @[el2_lib.scala 214:26] - node _T_866 = bits(_T_865, 0, 0) @[el2_lib.scala 214:64] - node _T_867 = mux(_T_857, _T_858, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_868 = mux(_T_862, _T_849, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_869 = mux(_T_866, _T_852, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_870 = or(_T_867, _T_868) @[Mux.scala 27:72] - node _T_871 = or(_T_870, _T_869) @[Mux.scala 27:72] - wire _T_872 : UInt<19> @[Mux.scala 27:72] - _T_872 <= _T_871 @[Mux.scala 27:72] - node _T_873 = bits(_T_846, 11, 0) @[el2_lib.scala 214:94] - node _T_874 = cat(_T_872, _T_873) @[Cat.scala 29:58] - node temp_pred_correct_npc_x = cat(_T_874, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_875 = bits(temp_pred_correct_npc_x, 31, 1) @[el2_dec_decode_ctl.scala 764:51] - io.pred_correct_npc_x <= _T_875 @[el2_dec_decode_ctl.scala 764:25] - node _T_876 = and(io.dec_i0_rs1_en_d, x_d.bits.i0v) @[el2_dec_decode_ctl.scala 768:48] - node _T_877 = eq(x_d.bits.i0rd, i0r.rs1) @[el2_dec_decode_ctl.scala 768:80] - node i0_rs1_depend_i0_x = and(_T_876, _T_877) @[el2_dec_decode_ctl.scala 768:63] - node _T_878 = and(io.dec_i0_rs1_en_d, r_d.bits.i0v) @[el2_dec_decode_ctl.scala 769:48] - node _T_879 = eq(r_d.bits.i0rd, i0r.rs1) @[el2_dec_decode_ctl.scala 769:80] - node i0_rs1_depend_i0_r = and(_T_878, _T_879) @[el2_dec_decode_ctl.scala 769:63] - node _T_880 = and(io.dec_i0_rs2_en_d, x_d.bits.i0v) @[el2_dec_decode_ctl.scala 771:48] - node _T_881 = eq(x_d.bits.i0rd, i0r.rs2) @[el2_dec_decode_ctl.scala 771:80] - node i0_rs2_depend_i0_x = and(_T_880, _T_881) @[el2_dec_decode_ctl.scala 771:63] - node _T_882 = and(io.dec_i0_rs2_en_d, r_d.bits.i0v) @[el2_dec_decode_ctl.scala 772:48] - node _T_883 = eq(r_d.bits.i0rd, i0r.rs2) @[el2_dec_decode_ctl.scala 772:80] - node i0_rs2_depend_i0_r = and(_T_882, _T_883) @[el2_dec_decode_ctl.scala 772:63] - node _T_884 = bits(i0_rs1_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 774:44] - node _T_885 = bits(i0_rs1_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 774:81] - wire _T_886 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 774:109] - _T_886.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 774:109] - _T_886.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 774:109] - _T_886.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 774:109] - node _T_887 = mux(_T_885, i0_r_c, _T_886) @[el2_dec_decode_ctl.scala 774:61] - node _T_888 = mux(_T_884, i0_x_c, _T_887) @[el2_dec_decode_ctl.scala 774:24] - i0_rs1_class_d.alu <= _T_888.alu @[el2_dec_decode_ctl.scala 774:18] - i0_rs1_class_d.load <= _T_888.load @[el2_dec_decode_ctl.scala 774:18] - i0_rs1_class_d.mul <= _T_888.mul @[el2_dec_decode_ctl.scala 774:18] - node _T_889 = bits(i0_rs1_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 775:44] - node _T_890 = bits(i0_rs1_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 775:83] - node _T_891 = mux(_T_890, UInt<2>("h02"), UInt<1>("h00")) @[el2_dec_decode_ctl.scala 775:63] - node _T_892 = mux(_T_889, UInt<2>("h01"), _T_891) @[el2_dec_decode_ctl.scala 775:24] - i0_rs1_depth_d <= _T_892 @[el2_dec_decode_ctl.scala 775:18] - node _T_893 = bits(i0_rs2_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 776:44] - node _T_894 = bits(i0_rs2_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 776:81] - wire _T_895 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 776:109] - _T_895.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 776:109] - _T_895.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 776:109] - _T_895.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 776:109] - node _T_896 = mux(_T_894, i0_r_c, _T_895) @[el2_dec_decode_ctl.scala 776:61] - node _T_897 = mux(_T_893, i0_x_c, _T_896) @[el2_dec_decode_ctl.scala 776:24] - i0_rs2_class_d.alu <= _T_897.alu @[el2_dec_decode_ctl.scala 776:18] - i0_rs2_class_d.load <= _T_897.load @[el2_dec_decode_ctl.scala 776:18] - i0_rs2_class_d.mul <= _T_897.mul @[el2_dec_decode_ctl.scala 776:18] - node _T_898 = bits(i0_rs2_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 777:44] - node _T_899 = bits(i0_rs2_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 777:83] - node _T_900 = mux(_T_899, UInt<2>("h02"), UInt<1>("h00")) @[el2_dec_decode_ctl.scala 777:63] - node _T_901 = mux(_T_898, UInt<2>("h01"), _T_900) @[el2_dec_decode_ctl.scala 777:24] - i0_rs2_depth_d <= _T_901 @[el2_dec_decode_ctl.scala 777:18] - i0_load_block_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 787:21] - node _T_902 = or(i0_dp.load, i0_dp.store) @[el2_dec_decode_ctl.scala 788:43] - node _T_903 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 788:74] - node _T_904 = and(_T_902, _T_903) @[el2_dec_decode_ctl.scala 788:58] - node _T_905 = and(_T_904, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 788:78] - load_ldst_bypass_d <= _T_905 @[el2_dec_decode_ctl.scala 788:27] - node _T_906 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 789:59] - node _T_907 = and(i0_dp.store, _T_906) @[el2_dec_decode_ctl.scala 789:43] - node _T_908 = and(_T_907, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 789:63] - store_data_bypass_d <= _T_908 @[el2_dec_decode_ctl.scala 789:25] - store_data_bypass_m <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 790:25] - node _T_909 = and(io.dec_i0_rs1_en_d, io.dec_nonblock_load_wen) @[el2_dec_decode_ctl.scala 794:62] - node _T_910 = eq(io.dec_nonblock_load_waddr, i0r.rs1) @[el2_dec_decode_ctl.scala 794:119] - node i0_rs1_nonblock_load_bypass_en_d = and(_T_909, _T_910) @[el2_dec_decode_ctl.scala 794:89] - node _T_911 = and(io.dec_i0_rs2_en_d, io.dec_nonblock_load_wen) @[el2_dec_decode_ctl.scala 796:62] - node _T_912 = eq(io.dec_nonblock_load_waddr, i0r.rs2) @[el2_dec_decode_ctl.scala 796:119] - node i0_rs2_nonblock_load_bypass_en_d = and(_T_911, _T_912) @[el2_dec_decode_ctl.scala 796:89] - node _T_913 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 799:41] - node _T_914 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[el2_dec_decode_ctl.scala 799:66] - node _T_915 = and(_T_913, _T_914) @[el2_dec_decode_ctl.scala 799:45] - node _T_916 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 799:104] - node _T_917 = and(_T_916, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 799:108] - node _T_918 = bits(i0_rs1_depth_d, 1, 1) @[el2_dec_decode_ctl.scala 799:149] - node _T_919 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[el2_dec_decode_ctl.scala 799:175] - node _T_920 = or(_T_919, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 799:196] - node _T_921 = and(_T_918, _T_920) @[el2_dec_decode_ctl.scala 799:153] - node _T_922 = cat(_T_915, _T_917) @[Cat.scala 29:58] - node _T_923 = cat(_T_922, _T_921) @[Cat.scala 29:58] - i0_rs1bypass <= _T_923 @[el2_dec_decode_ctl.scala 799:18] - node _T_924 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 801:41] - node _T_925 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[el2_dec_decode_ctl.scala 801:67] - node _T_926 = and(_T_924, _T_925) @[el2_dec_decode_ctl.scala 801:45] - node _T_927 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 801:105] - node _T_928 = and(_T_927, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 801:109] - node _T_929 = bits(i0_rs2_depth_d, 1, 1) @[el2_dec_decode_ctl.scala 801:149] - node _T_930 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[el2_dec_decode_ctl.scala 801:175] - node _T_931 = or(_T_930, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 801:196] - node _T_932 = and(_T_929, _T_931) @[el2_dec_decode_ctl.scala 801:153] - node _T_933 = cat(_T_926, _T_928) @[Cat.scala 29:58] - node _T_934 = cat(_T_933, _T_932) @[Cat.scala 29:58] - i0_rs2bypass <= _T_934 @[el2_dec_decode_ctl.scala 801:18] - node _T_935 = bits(i0_rs1bypass, 2, 2) @[el2_dec_decode_ctl.scala 803:54] - node _T_936 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 803:71] - node _T_937 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 803:89] - node _T_938 = or(_T_936, _T_937) @[el2_dec_decode_ctl.scala 803:75] - node _T_939 = bits(i0_rs1bypass, 2, 2) @[el2_dec_decode_ctl.scala 803:109] - node _T_940 = eq(_T_939, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 803:96] - node _T_941 = and(_T_940, i0_rs1_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 803:113] - node _T_942 = or(_T_938, _T_941) @[el2_dec_decode_ctl.scala 803:93] - node _T_943 = cat(_T_935, _T_942) @[Cat.scala 29:58] - io.dec_i0_rs1_bypass_en_d <= _T_943 @[el2_dec_decode_ctl.scala 803:34] - node _T_944 = bits(i0_rs2bypass, 2, 2) @[el2_dec_decode_ctl.scala 804:54] - node _T_945 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 804:71] - node _T_946 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 804:89] - node _T_947 = or(_T_945, _T_946) @[el2_dec_decode_ctl.scala 804:75] - node _T_948 = bits(i0_rs2bypass, 2, 2) @[el2_dec_decode_ctl.scala 804:109] - node _T_949 = eq(_T_948, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 804:96] - node _T_950 = and(_T_949, i0_rs2_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 804:113] - node _T_951 = or(_T_947, _T_950) @[el2_dec_decode_ctl.scala 804:93] - node _T_952 = cat(_T_944, _T_951) @[Cat.scala 29:58] - io.dec_i0_rs2_bypass_en_d <= _T_952 @[el2_dec_decode_ctl.scala 804:34] - node _T_953 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 808:17] - node _T_954 = bits(_T_953, 0, 0) @[el2_dec_decode_ctl.scala 808:21] - node _T_955 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 809:17] - node _T_956 = bits(_T_955, 0, 0) @[el2_dec_decode_ctl.scala 809:21] - node _T_957 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 810:19] - node _T_958 = eq(_T_957, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 810:6] - node _T_959 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 810:38] - node _T_960 = eq(_T_959, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 810:25] - node _T_961 = and(_T_958, _T_960) @[el2_dec_decode_ctl.scala 810:23] - node _T_962 = and(_T_961, i0_rs1_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 810:42] - node _T_963 = bits(_T_962, 0, 0) @[el2_dec_decode_ctl.scala 810:78] - node _T_964 = mux(_T_954, io.lsu_result_m, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_965 = mux(_T_956, i0_result_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_966 = mux(_T_963, io.lsu_nonblock_load_data, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_967 = or(_T_964, _T_965) @[Mux.scala 27:72] - node _T_968 = or(_T_967, _T_966) @[Mux.scala 27:72] - wire _T_969 : UInt<32> @[Mux.scala 27:72] - _T_969 <= _T_968 @[Mux.scala 27:72] - io.dec_i0_rs1_bypass_data_d <= _T_969 @[el2_dec_decode_ctl.scala 807:31] - node _T_970 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 813:17] - node _T_971 = bits(_T_970, 0, 0) @[el2_dec_decode_ctl.scala 813:21] - node _T_972 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 814:17] - node _T_973 = bits(_T_972, 0, 0) @[el2_dec_decode_ctl.scala 814:21] - node _T_974 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 815:19] - node _T_975 = eq(_T_974, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 815:6] - node _T_976 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 815:38] - node _T_977 = eq(_T_976, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 815:25] - node _T_978 = and(_T_975, _T_977) @[el2_dec_decode_ctl.scala 815:23] - node _T_979 = and(_T_978, i0_rs2_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 815:42] - node _T_980 = bits(_T_979, 0, 0) @[el2_dec_decode_ctl.scala 815:78] - node _T_981 = mux(_T_971, io.lsu_result_m, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_982 = mux(_T_973, i0_result_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_983 = mux(_T_980, io.lsu_nonblock_load_data, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_984 = or(_T_981, _T_982) @[Mux.scala 27:72] - node _T_985 = or(_T_984, _T_983) @[Mux.scala 27:72] - wire _T_986 : UInt<32> @[Mux.scala 27:72] - _T_986 <= _T_985 @[Mux.scala 27:72] - io.dec_i0_rs2_bypass_data_d <= _T_986 @[el2_dec_decode_ctl.scala 812:31] - node _T_987 = or(i0_dp_raw.load, i0_dp_raw.store) @[el2_dec_decode_ctl.scala 817:68] - node _T_988 = and(io.dec_ib0_valid_d, _T_987) @[el2_dec_decode_ctl.scala 817:50] - node _T_989 = eq(io.dma_dccm_stall_any, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 817:89] - node _T_990 = and(_T_988, _T_989) @[el2_dec_decode_ctl.scala 817:87] - node _T_991 = eq(i0_block_raw_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 817:114] - node _T_992 = and(_T_990, _T_991) @[el2_dec_decode_ctl.scala 817:112] - node _T_993 = or(_T_992, io.dec_extint_stall) @[el2_dec_decode_ctl.scala 817:131] - io.dec_lsu_valid_raw_d <= _T_993 @[el2_dec_decode_ctl.scala 817:26] - node _T_994 = eq(io.dec_extint_stall, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 819:6] - node _T_995 = and(_T_994, i0_dp.lsu) @[el2_dec_decode_ctl.scala 819:27] - node _T_996 = and(_T_995, i0_dp.load) @[el2_dec_decode_ctl.scala 819:39] - node _T_997 = bits(_T_996, 0, 0) @[el2_dec_decode_ctl.scala 819:53] - node _T_998 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 819:70] - node _T_999 = eq(io.dec_extint_stall, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 820:6] - node _T_1000 = and(_T_999, i0_dp.lsu) @[el2_dec_decode_ctl.scala 820:27] - node _T_1001 = and(_T_1000, i0_dp.store) @[el2_dec_decode_ctl.scala 820:39] - node _T_1002 = bits(_T_1001, 0, 0) @[el2_dec_decode_ctl.scala 820:54] - node _T_1003 = bits(io.dec_i0_instr_d, 31, 25) @[el2_dec_decode_ctl.scala 820:74] - node _T_1004 = bits(io.dec_i0_instr_d, 11, 7) @[el2_dec_decode_ctl.scala 820:84] - node _T_1005 = cat(_T_1003, _T_1004) @[Cat.scala 29:58] - node _T_1006 = mux(_T_997, _T_998, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1007 = mux(_T_1002, _T_1005, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1008 = or(_T_1006, _T_1007) @[Mux.scala 27:72] - wire _T_1009 : UInt<12> @[Mux.scala 27:72] - _T_1009 <= _T_1008 @[Mux.scala 27:72] - io.dec_lsu_offset_d <= _T_1009 @[el2_dec_decode_ctl.scala 818:23] + dec_i0_pc_r <= io.dec_alu.exu_i0_pc_x @[el2_lib.scala 514:16] + io.dec_tlu_i0_pc_r <= dec_i0_pc_r @[el2_dec_decode_ctl.scala 768:27] + node _T_845 = cat(io.dec_alu.exu_i0_pc_x, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_846 = cat(last_br_immed_x, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_847 = bits(_T_845, 12, 1) @[el2_lib.scala 208:24] + node _T_848 = bits(_T_846, 12, 1) @[el2_lib.scala 208:40] + node _T_849 = add(_T_847, _T_848) @[el2_lib.scala 208:31] + node _T_850 = bits(_T_845, 31, 13) @[el2_lib.scala 209:20] + node _T_851 = add(_T_850, UInt<1>("h01")) @[el2_lib.scala 209:27] + node _T_852 = tail(_T_851, 1) @[el2_lib.scala 209:27] + node _T_853 = bits(_T_845, 31, 13) @[el2_lib.scala 210:20] + node _T_854 = sub(_T_853, UInt<1>("h01")) @[el2_lib.scala 210:27] + node _T_855 = tail(_T_854, 1) @[el2_lib.scala 210:27] + node _T_856 = bits(_T_846, 12, 12) @[el2_lib.scala 211:22] + node _T_857 = bits(_T_849, 12, 12) @[el2_lib.scala 212:39] + node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_lib.scala 212:28] + node _T_859 = xor(_T_856, _T_858) @[el2_lib.scala 212:26] + node _T_860 = bits(_T_859, 0, 0) @[el2_lib.scala 212:64] + node _T_861 = bits(_T_845, 31, 13) @[el2_lib.scala 212:76] + node _T_862 = eq(_T_856, UInt<1>("h00")) @[el2_lib.scala 213:20] + node _T_863 = bits(_T_849, 12, 12) @[el2_lib.scala 213:39] + node _T_864 = and(_T_862, _T_863) @[el2_lib.scala 213:26] + node _T_865 = bits(_T_864, 0, 0) @[el2_lib.scala 213:64] + node _T_866 = bits(_T_849, 12, 12) @[el2_lib.scala 214:39] + node _T_867 = eq(_T_866, UInt<1>("h00")) @[el2_lib.scala 214:28] + node _T_868 = and(_T_856, _T_867) @[el2_lib.scala 214:26] + node _T_869 = bits(_T_868, 0, 0) @[el2_lib.scala 214:64] + node _T_870 = mux(_T_860, _T_861, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_871 = mux(_T_865, _T_852, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_872 = mux(_T_869, _T_855, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_873 = or(_T_870, _T_871) @[Mux.scala 27:72] + node _T_874 = or(_T_873, _T_872) @[Mux.scala 27:72] + wire _T_875 : UInt<19> @[Mux.scala 27:72] + _T_875 <= _T_874 @[Mux.scala 27:72] + node _T_876 = bits(_T_849, 11, 0) @[el2_lib.scala 214:94] + node _T_877 = cat(_T_875, _T_876) @[Cat.scala 29:58] + node temp_pred_correct_npc_x = cat(_T_877, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_878 = bits(temp_pred_correct_npc_x, 31, 1) @[el2_dec_decode_ctl.scala 773:62] + io.decode_exu.pred_correct_npc_x <= _T_878 @[el2_dec_decode_ctl.scala 773:36] + node _T_879 = and(io.decode_exu.dec_i0_rs1_en_d, x_d.bits.i0v) @[el2_dec_decode_ctl.scala 777:59] + node _T_880 = eq(x_d.bits.i0rd, i0r.rs1) @[el2_dec_decode_ctl.scala 777:91] + node i0_rs1_depend_i0_x = and(_T_879, _T_880) @[el2_dec_decode_ctl.scala 777:74] + node _T_881 = and(io.decode_exu.dec_i0_rs1_en_d, r_d.bits.i0v) @[el2_dec_decode_ctl.scala 778:59] + node _T_882 = eq(r_d.bits.i0rd, i0r.rs1) @[el2_dec_decode_ctl.scala 778:91] + node i0_rs1_depend_i0_r = and(_T_881, _T_882) @[el2_dec_decode_ctl.scala 778:74] + node _T_883 = and(io.decode_exu.dec_i0_rs2_en_d, x_d.bits.i0v) @[el2_dec_decode_ctl.scala 780:59] + node _T_884 = eq(x_d.bits.i0rd, i0r.rs2) @[el2_dec_decode_ctl.scala 780:91] + node i0_rs2_depend_i0_x = and(_T_883, _T_884) @[el2_dec_decode_ctl.scala 780:74] + node _T_885 = and(io.decode_exu.dec_i0_rs2_en_d, r_d.bits.i0v) @[el2_dec_decode_ctl.scala 781:59] + node _T_886 = eq(r_d.bits.i0rd, i0r.rs2) @[el2_dec_decode_ctl.scala 781:91] + node i0_rs2_depend_i0_r = and(_T_885, _T_886) @[el2_dec_decode_ctl.scala 781:74] + node _T_887 = bits(i0_rs1_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 783:44] + node _T_888 = bits(i0_rs1_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 783:81] + wire _T_889 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 783:109] + _T_889.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 783:109] + _T_889.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 783:109] + _T_889.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 783:109] + node _T_890 = mux(_T_888, i0_r_c, _T_889) @[el2_dec_decode_ctl.scala 783:61] + node _T_891 = mux(_T_887, i0_x_c, _T_890) @[el2_dec_decode_ctl.scala 783:24] + i0_rs1_class_d.alu <= _T_891.alu @[el2_dec_decode_ctl.scala 783:18] + i0_rs1_class_d.load <= _T_891.load @[el2_dec_decode_ctl.scala 783:18] + i0_rs1_class_d.mul <= _T_891.mul @[el2_dec_decode_ctl.scala 783:18] + node _T_892 = bits(i0_rs1_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 784:44] + node _T_893 = bits(i0_rs1_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 784:83] + node _T_894 = mux(_T_893, UInt<2>("h02"), UInt<1>("h00")) @[el2_dec_decode_ctl.scala 784:63] + node _T_895 = mux(_T_892, UInt<2>("h01"), _T_894) @[el2_dec_decode_ctl.scala 784:24] + i0_rs1_depth_d <= _T_895 @[el2_dec_decode_ctl.scala 784:18] + node _T_896 = bits(i0_rs2_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 785:44] + node _T_897 = bits(i0_rs2_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 785:81] + wire _T_898 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[el2_dec_decode_ctl.scala 785:109] + _T_898.alu <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 785:109] + _T_898.load <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 785:109] + _T_898.mul <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 785:109] + node _T_899 = mux(_T_897, i0_r_c, _T_898) @[el2_dec_decode_ctl.scala 785:61] + node _T_900 = mux(_T_896, i0_x_c, _T_899) @[el2_dec_decode_ctl.scala 785:24] + i0_rs2_class_d.alu <= _T_900.alu @[el2_dec_decode_ctl.scala 785:18] + i0_rs2_class_d.load <= _T_900.load @[el2_dec_decode_ctl.scala 785:18] + i0_rs2_class_d.mul <= _T_900.mul @[el2_dec_decode_ctl.scala 785:18] + node _T_901 = bits(i0_rs2_depend_i0_x, 0, 0) @[el2_dec_decode_ctl.scala 786:44] + node _T_902 = bits(i0_rs2_depend_i0_r, 0, 0) @[el2_dec_decode_ctl.scala 786:83] + node _T_903 = mux(_T_902, UInt<2>("h02"), UInt<1>("h00")) @[el2_dec_decode_ctl.scala 786:63] + node _T_904 = mux(_T_901, UInt<2>("h01"), _T_903) @[el2_dec_decode_ctl.scala 786:24] + i0_rs2_depth_d <= _T_904 @[el2_dec_decode_ctl.scala 786:18] + i0_load_block_d <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 796:21] + node _T_905 = or(i0_dp.load, i0_dp.store) @[el2_dec_decode_ctl.scala 797:43] + node _T_906 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 797:74] + node _T_907 = and(_T_905, _T_906) @[el2_dec_decode_ctl.scala 797:58] + node _T_908 = and(_T_907, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 797:78] + load_ldst_bypass_d <= _T_908 @[el2_dec_decode_ctl.scala 797:27] + node _T_909 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 798:59] + node _T_910 = and(i0_dp.store, _T_909) @[el2_dec_decode_ctl.scala 798:43] + node _T_911 = and(_T_910, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 798:63] + store_data_bypass_d <= _T_911 @[el2_dec_decode_ctl.scala 798:25] + store_data_bypass_m <= UInt<1>("h00") @[el2_dec_decode_ctl.scala 799:25] + node _T_912 = and(io.decode_exu.dec_i0_rs1_en_d, io.dec_nonblock_load_wen) @[el2_dec_decode_ctl.scala 803:73] + node _T_913 = eq(io.dec_nonblock_load_waddr, i0r.rs1) @[el2_dec_decode_ctl.scala 803:130] + node i0_rs1_nonblock_load_bypass_en_d = and(_T_912, _T_913) @[el2_dec_decode_ctl.scala 803:100] + node _T_914 = and(io.decode_exu.dec_i0_rs2_en_d, io.dec_nonblock_load_wen) @[el2_dec_decode_ctl.scala 805:73] + node _T_915 = eq(io.dec_nonblock_load_waddr, i0r.rs2) @[el2_dec_decode_ctl.scala 805:130] + node i0_rs2_nonblock_load_bypass_en_d = and(_T_914, _T_915) @[el2_dec_decode_ctl.scala 805:100] + node _T_916 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 808:41] + node _T_917 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[el2_dec_decode_ctl.scala 808:66] + node _T_918 = and(_T_916, _T_917) @[el2_dec_decode_ctl.scala 808:45] + node _T_919 = bits(i0_rs1_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 808:104] + node _T_920 = and(_T_919, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 808:108] + node _T_921 = bits(i0_rs1_depth_d, 1, 1) @[el2_dec_decode_ctl.scala 808:149] + node _T_922 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[el2_dec_decode_ctl.scala 808:175] + node _T_923 = or(_T_922, i0_rs1_class_d.load) @[el2_dec_decode_ctl.scala 808:196] + node _T_924 = and(_T_921, _T_923) @[el2_dec_decode_ctl.scala 808:153] + node _T_925 = cat(_T_918, _T_920) @[Cat.scala 29:58] + node _T_926 = cat(_T_925, _T_924) @[Cat.scala 29:58] + i0_rs1bypass <= _T_926 @[el2_dec_decode_ctl.scala 808:18] + node _T_927 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 810:41] + node _T_928 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[el2_dec_decode_ctl.scala 810:67] + node _T_929 = and(_T_927, _T_928) @[el2_dec_decode_ctl.scala 810:45] + node _T_930 = bits(i0_rs2_depth_d, 0, 0) @[el2_dec_decode_ctl.scala 810:105] + node _T_931 = and(_T_930, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 810:109] + node _T_932 = bits(i0_rs2_depth_d, 1, 1) @[el2_dec_decode_ctl.scala 810:149] + node _T_933 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[el2_dec_decode_ctl.scala 810:175] + node _T_934 = or(_T_933, i0_rs2_class_d.load) @[el2_dec_decode_ctl.scala 810:196] + node _T_935 = and(_T_932, _T_934) @[el2_dec_decode_ctl.scala 810:153] + node _T_936 = cat(_T_929, _T_931) @[Cat.scala 29:58] + node _T_937 = cat(_T_936, _T_935) @[Cat.scala 29:58] + i0_rs2bypass <= _T_937 @[el2_dec_decode_ctl.scala 810:18] + node _T_938 = bits(i0_rs1bypass, 2, 2) @[el2_dec_decode_ctl.scala 812:65] + node _T_939 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 812:82] + node _T_940 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 812:100] + node _T_941 = or(_T_939, _T_940) @[el2_dec_decode_ctl.scala 812:86] + node _T_942 = bits(i0_rs1bypass, 2, 2) @[el2_dec_decode_ctl.scala 812:120] + node _T_943 = eq(_T_942, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 812:107] + node _T_944 = and(_T_943, i0_rs1_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 812:124] + node _T_945 = or(_T_941, _T_944) @[el2_dec_decode_ctl.scala 812:104] + node _T_946 = cat(_T_938, _T_945) @[Cat.scala 29:58] + io.decode_exu.dec_i0_rs1_bypass_en_d <= _T_946 @[el2_dec_decode_ctl.scala 812:45] + node _T_947 = bits(i0_rs2bypass, 2, 2) @[el2_dec_decode_ctl.scala 813:65] + node _T_948 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 813:82] + node _T_949 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 813:100] + node _T_950 = or(_T_948, _T_949) @[el2_dec_decode_ctl.scala 813:86] + node _T_951 = bits(i0_rs2bypass, 2, 2) @[el2_dec_decode_ctl.scala 813:120] + node _T_952 = eq(_T_951, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 813:107] + node _T_953 = and(_T_952, i0_rs2_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 813:124] + node _T_954 = or(_T_950, _T_953) @[el2_dec_decode_ctl.scala 813:104] + node _T_955 = cat(_T_947, _T_954) @[Cat.scala 29:58] + io.decode_exu.dec_i0_rs2_bypass_en_d <= _T_955 @[el2_dec_decode_ctl.scala 813:45] + node _T_956 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 817:17] + node _T_957 = bits(_T_956, 0, 0) @[el2_dec_decode_ctl.scala 817:21] + node _T_958 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 818:17] + node _T_959 = bits(_T_958, 0, 0) @[el2_dec_decode_ctl.scala 818:21] + node _T_960 = bits(i0_rs1bypass, 1, 1) @[el2_dec_decode_ctl.scala 819:19] + node _T_961 = eq(_T_960, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 819:6] + node _T_962 = bits(i0_rs1bypass, 0, 0) @[el2_dec_decode_ctl.scala 819:38] + node _T_963 = eq(_T_962, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 819:25] + node _T_964 = and(_T_961, _T_963) @[el2_dec_decode_ctl.scala 819:23] + node _T_965 = and(_T_964, i0_rs1_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 819:42] + node _T_966 = bits(_T_965, 0, 0) @[el2_dec_decode_ctl.scala 819:78] + node _T_967 = mux(_T_957, io.lsu_result_m, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_968 = mux(_T_959, i0_result_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_969 = mux(_T_966, io.dctl_busbuff.lsu_nonblock_load_data, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_970 = or(_T_967, _T_968) @[Mux.scala 27:72] + node _T_971 = or(_T_970, _T_969) @[Mux.scala 27:72] + wire _T_972 : UInt<32> @[Mux.scala 27:72] + _T_972 <= _T_971 @[Mux.scala 27:72] + io.decode_exu.dec_i0_rs1_bypass_data_d <= _T_972 @[el2_dec_decode_ctl.scala 816:42] + node _T_973 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 822:17] + node _T_974 = bits(_T_973, 0, 0) @[el2_dec_decode_ctl.scala 822:21] + node _T_975 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 823:17] + node _T_976 = bits(_T_975, 0, 0) @[el2_dec_decode_ctl.scala 823:21] + node _T_977 = bits(i0_rs2bypass, 1, 1) @[el2_dec_decode_ctl.scala 824:19] + node _T_978 = eq(_T_977, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 824:6] + node _T_979 = bits(i0_rs2bypass, 0, 0) @[el2_dec_decode_ctl.scala 824:38] + node _T_980 = eq(_T_979, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 824:25] + node _T_981 = and(_T_978, _T_980) @[el2_dec_decode_ctl.scala 824:23] + node _T_982 = and(_T_981, i0_rs2_nonblock_load_bypass_en_d) @[el2_dec_decode_ctl.scala 824:42] + node _T_983 = bits(_T_982, 0, 0) @[el2_dec_decode_ctl.scala 824:78] + node _T_984 = mux(_T_974, io.lsu_result_m, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_985 = mux(_T_976, i0_result_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_986 = mux(_T_983, io.dctl_busbuff.lsu_nonblock_load_data, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_987 = or(_T_984, _T_985) @[Mux.scala 27:72] + node _T_988 = or(_T_987, _T_986) @[Mux.scala 27:72] + wire _T_989 : UInt<32> @[Mux.scala 27:72] + _T_989 <= _T_988 @[Mux.scala 27:72] + io.decode_exu.dec_i0_rs2_bypass_data_d <= _T_989 @[el2_dec_decode_ctl.scala 821:42] + node _T_990 = or(i0_dp_raw.load, i0_dp_raw.store) @[el2_dec_decode_ctl.scala 826:68] + node _T_991 = and(io.dec_ib0_valid_d, _T_990) @[el2_dec_decode_ctl.scala 826:50] + node _T_992 = eq(io.dma_dccm_stall_any, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 826:89] + node _T_993 = and(_T_991, _T_992) @[el2_dec_decode_ctl.scala 826:87] + node _T_994 = eq(i0_block_raw_d, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 826:114] + node _T_995 = and(_T_993, _T_994) @[el2_dec_decode_ctl.scala 826:112] + node _T_996 = or(_T_995, io.decode_exu.dec_extint_stall) @[el2_dec_decode_ctl.scala 826:131] + io.dec_lsu_valid_raw_d <= _T_996 @[el2_dec_decode_ctl.scala 826:26] + node _T_997 = eq(io.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 828:6] + node _T_998 = and(_T_997, i0_dp.lsu) @[el2_dec_decode_ctl.scala 828:38] + node _T_999 = and(_T_998, i0_dp.load) @[el2_dec_decode_ctl.scala 828:50] + node _T_1000 = bits(_T_999, 0, 0) @[el2_dec_decode_ctl.scala 828:64] + node _T_1001 = bits(io.dec_i0_instr_d, 31, 20) @[el2_dec_decode_ctl.scala 828:81] + node _T_1002 = eq(io.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_dec_decode_ctl.scala 829:6] + node _T_1003 = and(_T_1002, i0_dp.lsu) @[el2_dec_decode_ctl.scala 829:38] + node _T_1004 = and(_T_1003, i0_dp.store) @[el2_dec_decode_ctl.scala 829:50] + node _T_1005 = bits(_T_1004, 0, 0) @[el2_dec_decode_ctl.scala 829:65] + node _T_1006 = bits(io.dec_i0_instr_d, 31, 25) @[el2_dec_decode_ctl.scala 829:85] + node _T_1007 = bits(io.dec_i0_instr_d, 11, 7) @[el2_dec_decode_ctl.scala 829:95] + node _T_1008 = cat(_T_1006, _T_1007) @[Cat.scala 29:58] + node _T_1009 = mux(_T_1000, _T_1001, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1010 = mux(_T_1005, _T_1008, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1011 = or(_T_1009, _T_1010) @[Mux.scala 27:72] + wire _T_1012 : UInt<12> @[Mux.scala 27:72] + _T_1012 <= _T_1011 @[Mux.scala 27:72] + io.dec_lsu_offset_d <= _T_1012 @[el2_dec_decode_ctl.scala 827:23] extmodule gated_latch_20 : output Q : Clock @@ -5829,833 +5832,833 @@ circuit el2_dec : module el2_dec_gpr_ctl : input clock : Clock input reset : AsyncReset - output io : {flip raddr0 : UInt<5>, flip raddr1 : UInt<5>, flip wen0 : UInt<1>, flip waddr0 : UInt<5>, flip wd0 : UInt<32>, flip wen1 : UInt<1>, flip waddr1 : UInt<5>, flip wd1 : UInt<32>, flip wen2 : UInt<1>, flip waddr2 : UInt<5>, flip wd2 : UInt<32>, rd0 : UInt<32>, rd1 : UInt<32>, flip scan_mode : UInt<1>} + output io : {flip raddr0 : UInt<5>, flip raddr1 : UInt<5>, flip wen0 : UInt<1>, flip waddr0 : UInt<5>, flip wd0 : UInt<32>, flip wen1 : UInt<1>, flip waddr1 : UInt<5>, flip wd1 : UInt<32>, flip wen2 : UInt<1>, flip waddr2 : UInt<5>, flip wd2 : UInt<32>, flip scan_mode : UInt<1>, flip gpr_exu : {flip gpr_i0_rs1_d : UInt<32>, flip gpr_i0_rs2_d : UInt<32>}} - wire w0v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 10:30] - w0v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - w0v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 11:7] - wire w1v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 13:30] - w1v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - w1v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 14:7] - wire w2v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 16:30] - w2v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - w2v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 17:7] - wire gpr_in : UInt<32>[32] @[el2_dec_gpr_ctl.scala 19:22] - gpr_in[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - gpr_in[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 20:10] - wire gpr_out : UInt<32>[32] @[el2_dec_gpr_ctl.scala 22:22] - gpr_out[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] - gpr_out[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 23:11] + wire w0v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 12:30] + w0v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + w0v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 13:13] + wire w1v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 15:30] + w1v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + w1v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 16:13] + wire w2v : UInt<1>[32] @[el2_dec_gpr_ctl.scala 18:30] + w2v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + w2v[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 19:13] + wire gpr_in : UInt<32>[32] @[el2_dec_gpr_ctl.scala 21:30] + gpr_in[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + gpr_in[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 22:16] + wire gpr_out : UInt<32>[32] @[el2_dec_gpr_ctl.scala 24:30] + gpr_out[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[1] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[2] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[3] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[4] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[5] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[6] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[7] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[8] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[9] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[10] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[11] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[12] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[13] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[14] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[15] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[16] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[17] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[18] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[19] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[20] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[21] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[22] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[23] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[24] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[25] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[26] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[27] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[28] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[29] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[30] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] + gpr_out[31] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 25:17] wire gpr_wr_en : UInt<32> gpr_wr_en <= UInt<1>("h00") - w0v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 26:9] - w1v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 27:9] - w2v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 28:9] - gpr_out[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 29:13] - gpr_in[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 30:12] - io.rd0 <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 31:9] - io.rd1 <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 32:9] - node _T = eq(io.waddr0, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_1 = and(io.wen0, _T) @[el2_dec_gpr_ctl.scala 35:28] - w0v[1] <= _T_1 @[el2_dec_gpr_ctl.scala 35:16] - node _T_2 = eq(io.waddr1, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_3 = and(io.wen1, _T_2) @[el2_dec_gpr_ctl.scala 36:28] - w1v[1] <= _T_3 @[el2_dec_gpr_ctl.scala 36:16] - node _T_4 = eq(io.waddr2, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_5 = and(io.wen2, _T_4) @[el2_dec_gpr_ctl.scala 37:28] - w2v[1] <= _T_5 @[el2_dec_gpr_ctl.scala 37:16] + w0v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 28:15] + w1v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 29:15] + w2v[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 30:15] + gpr_out[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 31:19] + gpr_in[0] <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 32:18] + io.gpr_exu.gpr_i0_rs1_d <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 33:32] + io.gpr_exu.gpr_i0_rs2_d <= UInt<1>("h00") @[el2_dec_gpr_ctl.scala 34:32] + node _T = eq(io.waddr0, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_1 = and(io.wen0, _T) @[el2_dec_gpr_ctl.scala 37:33] + w0v[1] <= _T_1 @[el2_dec_gpr_ctl.scala 37:21] + node _T_2 = eq(io.waddr1, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_3 = and(io.wen1, _T_2) @[el2_dec_gpr_ctl.scala 38:33] + w1v[1] <= _T_3 @[el2_dec_gpr_ctl.scala 38:21] + node _T_4 = eq(io.waddr2, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_5 = and(io.wen2, _T_4) @[el2_dec_gpr_ctl.scala 39:33] + w2v[1] <= _T_5 @[el2_dec_gpr_ctl.scala 39:21] node _T_6 = bits(w0v[1], 0, 0) @[Bitwise.scala 72:15] node _T_7 = mux(_T_6, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_8 = and(_T_7, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_8 = and(_T_7, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_9 = bits(w1v[1], 0, 0) @[Bitwise.scala 72:15] node _T_10 = mux(_T_9, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_11 = and(_T_10, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_12 = or(_T_8, _T_11) @[el2_dec_gpr_ctl.scala 38:47] + node _T_11 = and(_T_10, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_12 = or(_T_8, _T_11) @[el2_dec_gpr_ctl.scala 40:52] node _T_13 = bits(w2v[1], 0, 0) @[Bitwise.scala 72:15] node _T_14 = mux(_T_13, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_15 = and(_T_14, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_16 = or(_T_12, _T_15) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[1] <= _T_16 @[el2_dec_gpr_ctl.scala 38:16] - node _T_17 = eq(io.waddr0, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_18 = and(io.wen0, _T_17) @[el2_dec_gpr_ctl.scala 35:28] - w0v[2] <= _T_18 @[el2_dec_gpr_ctl.scala 35:16] - node _T_19 = eq(io.waddr1, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_20 = and(io.wen1, _T_19) @[el2_dec_gpr_ctl.scala 36:28] - w1v[2] <= _T_20 @[el2_dec_gpr_ctl.scala 36:16] - node _T_21 = eq(io.waddr2, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_22 = and(io.wen2, _T_21) @[el2_dec_gpr_ctl.scala 37:28] - w2v[2] <= _T_22 @[el2_dec_gpr_ctl.scala 37:16] + node _T_15 = and(_T_14, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_16 = or(_T_12, _T_15) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[1] <= _T_16 @[el2_dec_gpr_ctl.scala 40:21] + node _T_17 = eq(io.waddr0, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_18 = and(io.wen0, _T_17) @[el2_dec_gpr_ctl.scala 37:33] + w0v[2] <= _T_18 @[el2_dec_gpr_ctl.scala 37:21] + node _T_19 = eq(io.waddr1, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_20 = and(io.wen1, _T_19) @[el2_dec_gpr_ctl.scala 38:33] + w1v[2] <= _T_20 @[el2_dec_gpr_ctl.scala 38:21] + node _T_21 = eq(io.waddr2, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_22 = and(io.wen2, _T_21) @[el2_dec_gpr_ctl.scala 39:33] + w2v[2] <= _T_22 @[el2_dec_gpr_ctl.scala 39:21] node _T_23 = bits(w0v[2], 0, 0) @[Bitwise.scala 72:15] node _T_24 = mux(_T_23, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_25 = and(_T_24, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_25 = and(_T_24, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_26 = bits(w1v[2], 0, 0) @[Bitwise.scala 72:15] node _T_27 = mux(_T_26, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_28 = and(_T_27, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_29 = or(_T_25, _T_28) @[el2_dec_gpr_ctl.scala 38:47] + node _T_28 = and(_T_27, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_29 = or(_T_25, _T_28) @[el2_dec_gpr_ctl.scala 40:52] node _T_30 = bits(w2v[2], 0, 0) @[Bitwise.scala 72:15] node _T_31 = mux(_T_30, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_32 = and(_T_31, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_33 = or(_T_29, _T_32) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[2] <= _T_33 @[el2_dec_gpr_ctl.scala 38:16] - node _T_34 = eq(io.waddr0, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_35 = and(io.wen0, _T_34) @[el2_dec_gpr_ctl.scala 35:28] - w0v[3] <= _T_35 @[el2_dec_gpr_ctl.scala 35:16] - node _T_36 = eq(io.waddr1, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_37 = and(io.wen1, _T_36) @[el2_dec_gpr_ctl.scala 36:28] - w1v[3] <= _T_37 @[el2_dec_gpr_ctl.scala 36:16] - node _T_38 = eq(io.waddr2, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_39 = and(io.wen2, _T_38) @[el2_dec_gpr_ctl.scala 37:28] - w2v[3] <= _T_39 @[el2_dec_gpr_ctl.scala 37:16] + node _T_32 = and(_T_31, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_33 = or(_T_29, _T_32) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[2] <= _T_33 @[el2_dec_gpr_ctl.scala 40:21] + node _T_34 = eq(io.waddr0, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_35 = and(io.wen0, _T_34) @[el2_dec_gpr_ctl.scala 37:33] + w0v[3] <= _T_35 @[el2_dec_gpr_ctl.scala 37:21] + node _T_36 = eq(io.waddr1, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_37 = and(io.wen1, _T_36) @[el2_dec_gpr_ctl.scala 38:33] + w1v[3] <= _T_37 @[el2_dec_gpr_ctl.scala 38:21] + node _T_38 = eq(io.waddr2, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_39 = and(io.wen2, _T_38) @[el2_dec_gpr_ctl.scala 39:33] + w2v[3] <= _T_39 @[el2_dec_gpr_ctl.scala 39:21] node _T_40 = bits(w0v[3], 0, 0) @[Bitwise.scala 72:15] node _T_41 = mux(_T_40, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_42 = and(_T_41, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_42 = and(_T_41, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_43 = bits(w1v[3], 0, 0) @[Bitwise.scala 72:15] node _T_44 = mux(_T_43, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_45 = and(_T_44, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_46 = or(_T_42, _T_45) @[el2_dec_gpr_ctl.scala 38:47] + node _T_45 = and(_T_44, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_46 = or(_T_42, _T_45) @[el2_dec_gpr_ctl.scala 40:52] node _T_47 = bits(w2v[3], 0, 0) @[Bitwise.scala 72:15] node _T_48 = mux(_T_47, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_49 = and(_T_48, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_50 = or(_T_46, _T_49) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[3] <= _T_50 @[el2_dec_gpr_ctl.scala 38:16] - node _T_51 = eq(io.waddr0, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_52 = and(io.wen0, _T_51) @[el2_dec_gpr_ctl.scala 35:28] - w0v[4] <= _T_52 @[el2_dec_gpr_ctl.scala 35:16] - node _T_53 = eq(io.waddr1, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_54 = and(io.wen1, _T_53) @[el2_dec_gpr_ctl.scala 36:28] - w1v[4] <= _T_54 @[el2_dec_gpr_ctl.scala 36:16] - node _T_55 = eq(io.waddr2, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_56 = and(io.wen2, _T_55) @[el2_dec_gpr_ctl.scala 37:28] - w2v[4] <= _T_56 @[el2_dec_gpr_ctl.scala 37:16] + node _T_49 = and(_T_48, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_50 = or(_T_46, _T_49) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[3] <= _T_50 @[el2_dec_gpr_ctl.scala 40:21] + node _T_51 = eq(io.waddr0, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_52 = and(io.wen0, _T_51) @[el2_dec_gpr_ctl.scala 37:33] + w0v[4] <= _T_52 @[el2_dec_gpr_ctl.scala 37:21] + node _T_53 = eq(io.waddr1, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_54 = and(io.wen1, _T_53) @[el2_dec_gpr_ctl.scala 38:33] + w1v[4] <= _T_54 @[el2_dec_gpr_ctl.scala 38:21] + node _T_55 = eq(io.waddr2, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_56 = and(io.wen2, _T_55) @[el2_dec_gpr_ctl.scala 39:33] + w2v[4] <= _T_56 @[el2_dec_gpr_ctl.scala 39:21] node _T_57 = bits(w0v[4], 0, 0) @[Bitwise.scala 72:15] node _T_58 = mux(_T_57, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_59 = and(_T_58, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_59 = and(_T_58, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_60 = bits(w1v[4], 0, 0) @[Bitwise.scala 72:15] node _T_61 = mux(_T_60, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_62 = and(_T_61, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_63 = or(_T_59, _T_62) @[el2_dec_gpr_ctl.scala 38:47] + node _T_62 = and(_T_61, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_63 = or(_T_59, _T_62) @[el2_dec_gpr_ctl.scala 40:52] node _T_64 = bits(w2v[4], 0, 0) @[Bitwise.scala 72:15] node _T_65 = mux(_T_64, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_66 = and(_T_65, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_67 = or(_T_63, _T_66) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[4] <= _T_67 @[el2_dec_gpr_ctl.scala 38:16] - node _T_68 = eq(io.waddr0, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_69 = and(io.wen0, _T_68) @[el2_dec_gpr_ctl.scala 35:28] - w0v[5] <= _T_69 @[el2_dec_gpr_ctl.scala 35:16] - node _T_70 = eq(io.waddr1, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_71 = and(io.wen1, _T_70) @[el2_dec_gpr_ctl.scala 36:28] - w1v[5] <= _T_71 @[el2_dec_gpr_ctl.scala 36:16] - node _T_72 = eq(io.waddr2, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_73 = and(io.wen2, _T_72) @[el2_dec_gpr_ctl.scala 37:28] - w2v[5] <= _T_73 @[el2_dec_gpr_ctl.scala 37:16] + node _T_66 = and(_T_65, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_67 = or(_T_63, _T_66) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[4] <= _T_67 @[el2_dec_gpr_ctl.scala 40:21] + node _T_68 = eq(io.waddr0, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_69 = and(io.wen0, _T_68) @[el2_dec_gpr_ctl.scala 37:33] + w0v[5] <= _T_69 @[el2_dec_gpr_ctl.scala 37:21] + node _T_70 = eq(io.waddr1, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_71 = and(io.wen1, _T_70) @[el2_dec_gpr_ctl.scala 38:33] + w1v[5] <= _T_71 @[el2_dec_gpr_ctl.scala 38:21] + node _T_72 = eq(io.waddr2, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_73 = and(io.wen2, _T_72) @[el2_dec_gpr_ctl.scala 39:33] + w2v[5] <= _T_73 @[el2_dec_gpr_ctl.scala 39:21] node _T_74 = bits(w0v[5], 0, 0) @[Bitwise.scala 72:15] node _T_75 = mux(_T_74, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_76 = and(_T_75, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_76 = and(_T_75, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_77 = bits(w1v[5], 0, 0) @[Bitwise.scala 72:15] node _T_78 = mux(_T_77, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_79 = and(_T_78, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_80 = or(_T_76, _T_79) @[el2_dec_gpr_ctl.scala 38:47] + node _T_79 = and(_T_78, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_80 = or(_T_76, _T_79) @[el2_dec_gpr_ctl.scala 40:52] node _T_81 = bits(w2v[5], 0, 0) @[Bitwise.scala 72:15] node _T_82 = mux(_T_81, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_83 = and(_T_82, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_84 = or(_T_80, _T_83) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[5] <= _T_84 @[el2_dec_gpr_ctl.scala 38:16] - node _T_85 = eq(io.waddr0, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_86 = and(io.wen0, _T_85) @[el2_dec_gpr_ctl.scala 35:28] - w0v[6] <= _T_86 @[el2_dec_gpr_ctl.scala 35:16] - node _T_87 = eq(io.waddr1, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_88 = and(io.wen1, _T_87) @[el2_dec_gpr_ctl.scala 36:28] - w1v[6] <= _T_88 @[el2_dec_gpr_ctl.scala 36:16] - node _T_89 = eq(io.waddr2, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_90 = and(io.wen2, _T_89) @[el2_dec_gpr_ctl.scala 37:28] - w2v[6] <= _T_90 @[el2_dec_gpr_ctl.scala 37:16] + node _T_83 = and(_T_82, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_84 = or(_T_80, _T_83) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[5] <= _T_84 @[el2_dec_gpr_ctl.scala 40:21] + node _T_85 = eq(io.waddr0, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_86 = and(io.wen0, _T_85) @[el2_dec_gpr_ctl.scala 37:33] + w0v[6] <= _T_86 @[el2_dec_gpr_ctl.scala 37:21] + node _T_87 = eq(io.waddr1, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_88 = and(io.wen1, _T_87) @[el2_dec_gpr_ctl.scala 38:33] + w1v[6] <= _T_88 @[el2_dec_gpr_ctl.scala 38:21] + node _T_89 = eq(io.waddr2, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_90 = and(io.wen2, _T_89) @[el2_dec_gpr_ctl.scala 39:33] + w2v[6] <= _T_90 @[el2_dec_gpr_ctl.scala 39:21] node _T_91 = bits(w0v[6], 0, 0) @[Bitwise.scala 72:15] node _T_92 = mux(_T_91, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_93 = and(_T_92, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_93 = and(_T_92, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_94 = bits(w1v[6], 0, 0) @[Bitwise.scala 72:15] node _T_95 = mux(_T_94, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_96 = and(_T_95, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_97 = or(_T_93, _T_96) @[el2_dec_gpr_ctl.scala 38:47] + node _T_96 = and(_T_95, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_97 = or(_T_93, _T_96) @[el2_dec_gpr_ctl.scala 40:52] node _T_98 = bits(w2v[6], 0, 0) @[Bitwise.scala 72:15] node _T_99 = mux(_T_98, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_100 = and(_T_99, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_101 = or(_T_97, _T_100) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[6] <= _T_101 @[el2_dec_gpr_ctl.scala 38:16] - node _T_102 = eq(io.waddr0, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_103 = and(io.wen0, _T_102) @[el2_dec_gpr_ctl.scala 35:28] - w0v[7] <= _T_103 @[el2_dec_gpr_ctl.scala 35:16] - node _T_104 = eq(io.waddr1, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_105 = and(io.wen1, _T_104) @[el2_dec_gpr_ctl.scala 36:28] - w1v[7] <= _T_105 @[el2_dec_gpr_ctl.scala 36:16] - node _T_106 = eq(io.waddr2, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_107 = and(io.wen2, _T_106) @[el2_dec_gpr_ctl.scala 37:28] - w2v[7] <= _T_107 @[el2_dec_gpr_ctl.scala 37:16] + node _T_100 = and(_T_99, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_101 = or(_T_97, _T_100) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[6] <= _T_101 @[el2_dec_gpr_ctl.scala 40:21] + node _T_102 = eq(io.waddr0, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_103 = and(io.wen0, _T_102) @[el2_dec_gpr_ctl.scala 37:33] + w0v[7] <= _T_103 @[el2_dec_gpr_ctl.scala 37:21] + node _T_104 = eq(io.waddr1, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_105 = and(io.wen1, _T_104) @[el2_dec_gpr_ctl.scala 38:33] + w1v[7] <= _T_105 @[el2_dec_gpr_ctl.scala 38:21] + node _T_106 = eq(io.waddr2, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_107 = and(io.wen2, _T_106) @[el2_dec_gpr_ctl.scala 39:33] + w2v[7] <= _T_107 @[el2_dec_gpr_ctl.scala 39:21] node _T_108 = bits(w0v[7], 0, 0) @[Bitwise.scala 72:15] node _T_109 = mux(_T_108, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_110 = and(_T_109, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_110 = and(_T_109, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_111 = bits(w1v[7], 0, 0) @[Bitwise.scala 72:15] node _T_112 = mux(_T_111, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_113 = and(_T_112, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_114 = or(_T_110, _T_113) @[el2_dec_gpr_ctl.scala 38:47] + node _T_113 = and(_T_112, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_114 = or(_T_110, _T_113) @[el2_dec_gpr_ctl.scala 40:52] node _T_115 = bits(w2v[7], 0, 0) @[Bitwise.scala 72:15] node _T_116 = mux(_T_115, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_117 = and(_T_116, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_118 = or(_T_114, _T_117) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[7] <= _T_118 @[el2_dec_gpr_ctl.scala 38:16] - node _T_119 = eq(io.waddr0, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_120 = and(io.wen0, _T_119) @[el2_dec_gpr_ctl.scala 35:28] - w0v[8] <= _T_120 @[el2_dec_gpr_ctl.scala 35:16] - node _T_121 = eq(io.waddr1, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_122 = and(io.wen1, _T_121) @[el2_dec_gpr_ctl.scala 36:28] - w1v[8] <= _T_122 @[el2_dec_gpr_ctl.scala 36:16] - node _T_123 = eq(io.waddr2, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_124 = and(io.wen2, _T_123) @[el2_dec_gpr_ctl.scala 37:28] - w2v[8] <= _T_124 @[el2_dec_gpr_ctl.scala 37:16] + node _T_117 = and(_T_116, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_118 = or(_T_114, _T_117) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[7] <= _T_118 @[el2_dec_gpr_ctl.scala 40:21] + node _T_119 = eq(io.waddr0, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_120 = and(io.wen0, _T_119) @[el2_dec_gpr_ctl.scala 37:33] + w0v[8] <= _T_120 @[el2_dec_gpr_ctl.scala 37:21] + node _T_121 = eq(io.waddr1, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_122 = and(io.wen1, _T_121) @[el2_dec_gpr_ctl.scala 38:33] + w1v[8] <= _T_122 @[el2_dec_gpr_ctl.scala 38:21] + node _T_123 = eq(io.waddr2, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_124 = and(io.wen2, _T_123) @[el2_dec_gpr_ctl.scala 39:33] + w2v[8] <= _T_124 @[el2_dec_gpr_ctl.scala 39:21] node _T_125 = bits(w0v[8], 0, 0) @[Bitwise.scala 72:15] node _T_126 = mux(_T_125, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_127 = and(_T_126, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_127 = and(_T_126, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_128 = bits(w1v[8], 0, 0) @[Bitwise.scala 72:15] node _T_129 = mux(_T_128, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_130 = and(_T_129, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_131 = or(_T_127, _T_130) @[el2_dec_gpr_ctl.scala 38:47] + node _T_130 = and(_T_129, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_131 = or(_T_127, _T_130) @[el2_dec_gpr_ctl.scala 40:52] node _T_132 = bits(w2v[8], 0, 0) @[Bitwise.scala 72:15] node _T_133 = mux(_T_132, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_134 = and(_T_133, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_135 = or(_T_131, _T_134) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[8] <= _T_135 @[el2_dec_gpr_ctl.scala 38:16] - node _T_136 = eq(io.waddr0, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_137 = and(io.wen0, _T_136) @[el2_dec_gpr_ctl.scala 35:28] - w0v[9] <= _T_137 @[el2_dec_gpr_ctl.scala 35:16] - node _T_138 = eq(io.waddr1, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_139 = and(io.wen1, _T_138) @[el2_dec_gpr_ctl.scala 36:28] - w1v[9] <= _T_139 @[el2_dec_gpr_ctl.scala 36:16] - node _T_140 = eq(io.waddr2, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_141 = and(io.wen2, _T_140) @[el2_dec_gpr_ctl.scala 37:28] - w2v[9] <= _T_141 @[el2_dec_gpr_ctl.scala 37:16] + node _T_134 = and(_T_133, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_135 = or(_T_131, _T_134) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[8] <= _T_135 @[el2_dec_gpr_ctl.scala 40:21] + node _T_136 = eq(io.waddr0, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_137 = and(io.wen0, _T_136) @[el2_dec_gpr_ctl.scala 37:33] + w0v[9] <= _T_137 @[el2_dec_gpr_ctl.scala 37:21] + node _T_138 = eq(io.waddr1, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_139 = and(io.wen1, _T_138) @[el2_dec_gpr_ctl.scala 38:33] + w1v[9] <= _T_139 @[el2_dec_gpr_ctl.scala 38:21] + node _T_140 = eq(io.waddr2, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_141 = and(io.wen2, _T_140) @[el2_dec_gpr_ctl.scala 39:33] + w2v[9] <= _T_141 @[el2_dec_gpr_ctl.scala 39:21] node _T_142 = bits(w0v[9], 0, 0) @[Bitwise.scala 72:15] node _T_143 = mux(_T_142, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_144 = and(_T_143, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_144 = and(_T_143, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_145 = bits(w1v[9], 0, 0) @[Bitwise.scala 72:15] node _T_146 = mux(_T_145, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_147 = and(_T_146, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_148 = or(_T_144, _T_147) @[el2_dec_gpr_ctl.scala 38:47] + node _T_147 = and(_T_146, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_148 = or(_T_144, _T_147) @[el2_dec_gpr_ctl.scala 40:52] node _T_149 = bits(w2v[9], 0, 0) @[Bitwise.scala 72:15] node _T_150 = mux(_T_149, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_151 = and(_T_150, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_152 = or(_T_148, _T_151) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[9] <= _T_152 @[el2_dec_gpr_ctl.scala 38:16] - node _T_153 = eq(io.waddr0, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_154 = and(io.wen0, _T_153) @[el2_dec_gpr_ctl.scala 35:28] - w0v[10] <= _T_154 @[el2_dec_gpr_ctl.scala 35:16] - node _T_155 = eq(io.waddr1, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_156 = and(io.wen1, _T_155) @[el2_dec_gpr_ctl.scala 36:28] - w1v[10] <= _T_156 @[el2_dec_gpr_ctl.scala 36:16] - node _T_157 = eq(io.waddr2, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_158 = and(io.wen2, _T_157) @[el2_dec_gpr_ctl.scala 37:28] - w2v[10] <= _T_158 @[el2_dec_gpr_ctl.scala 37:16] + node _T_151 = and(_T_150, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_152 = or(_T_148, _T_151) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[9] <= _T_152 @[el2_dec_gpr_ctl.scala 40:21] + node _T_153 = eq(io.waddr0, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_154 = and(io.wen0, _T_153) @[el2_dec_gpr_ctl.scala 37:33] + w0v[10] <= _T_154 @[el2_dec_gpr_ctl.scala 37:21] + node _T_155 = eq(io.waddr1, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_156 = and(io.wen1, _T_155) @[el2_dec_gpr_ctl.scala 38:33] + w1v[10] <= _T_156 @[el2_dec_gpr_ctl.scala 38:21] + node _T_157 = eq(io.waddr2, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_158 = and(io.wen2, _T_157) @[el2_dec_gpr_ctl.scala 39:33] + w2v[10] <= _T_158 @[el2_dec_gpr_ctl.scala 39:21] node _T_159 = bits(w0v[10], 0, 0) @[Bitwise.scala 72:15] node _T_160 = mux(_T_159, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_161 = and(_T_160, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_161 = and(_T_160, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_162 = bits(w1v[10], 0, 0) @[Bitwise.scala 72:15] node _T_163 = mux(_T_162, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_164 = and(_T_163, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_165 = or(_T_161, _T_164) @[el2_dec_gpr_ctl.scala 38:47] + node _T_164 = and(_T_163, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_165 = or(_T_161, _T_164) @[el2_dec_gpr_ctl.scala 40:52] node _T_166 = bits(w2v[10], 0, 0) @[Bitwise.scala 72:15] node _T_167 = mux(_T_166, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_168 = and(_T_167, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_169 = or(_T_165, _T_168) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[10] <= _T_169 @[el2_dec_gpr_ctl.scala 38:16] - node _T_170 = eq(io.waddr0, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_171 = and(io.wen0, _T_170) @[el2_dec_gpr_ctl.scala 35:28] - w0v[11] <= _T_171 @[el2_dec_gpr_ctl.scala 35:16] - node _T_172 = eq(io.waddr1, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_173 = and(io.wen1, _T_172) @[el2_dec_gpr_ctl.scala 36:28] - w1v[11] <= _T_173 @[el2_dec_gpr_ctl.scala 36:16] - node _T_174 = eq(io.waddr2, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_175 = and(io.wen2, _T_174) @[el2_dec_gpr_ctl.scala 37:28] - w2v[11] <= _T_175 @[el2_dec_gpr_ctl.scala 37:16] + node _T_168 = and(_T_167, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_169 = or(_T_165, _T_168) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[10] <= _T_169 @[el2_dec_gpr_ctl.scala 40:21] + node _T_170 = eq(io.waddr0, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_171 = and(io.wen0, _T_170) @[el2_dec_gpr_ctl.scala 37:33] + w0v[11] <= _T_171 @[el2_dec_gpr_ctl.scala 37:21] + node _T_172 = eq(io.waddr1, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_173 = and(io.wen1, _T_172) @[el2_dec_gpr_ctl.scala 38:33] + w1v[11] <= _T_173 @[el2_dec_gpr_ctl.scala 38:21] + node _T_174 = eq(io.waddr2, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_175 = and(io.wen2, _T_174) @[el2_dec_gpr_ctl.scala 39:33] + w2v[11] <= _T_175 @[el2_dec_gpr_ctl.scala 39:21] node _T_176 = bits(w0v[11], 0, 0) @[Bitwise.scala 72:15] node _T_177 = mux(_T_176, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_178 = and(_T_177, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_178 = and(_T_177, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_179 = bits(w1v[11], 0, 0) @[Bitwise.scala 72:15] node _T_180 = mux(_T_179, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_181 = and(_T_180, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_182 = or(_T_178, _T_181) @[el2_dec_gpr_ctl.scala 38:47] + node _T_181 = and(_T_180, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_182 = or(_T_178, _T_181) @[el2_dec_gpr_ctl.scala 40:52] node _T_183 = bits(w2v[11], 0, 0) @[Bitwise.scala 72:15] node _T_184 = mux(_T_183, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_185 = and(_T_184, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_186 = or(_T_182, _T_185) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[11] <= _T_186 @[el2_dec_gpr_ctl.scala 38:16] - node _T_187 = eq(io.waddr0, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_188 = and(io.wen0, _T_187) @[el2_dec_gpr_ctl.scala 35:28] - w0v[12] <= _T_188 @[el2_dec_gpr_ctl.scala 35:16] - node _T_189 = eq(io.waddr1, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_190 = and(io.wen1, _T_189) @[el2_dec_gpr_ctl.scala 36:28] - w1v[12] <= _T_190 @[el2_dec_gpr_ctl.scala 36:16] - node _T_191 = eq(io.waddr2, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_192 = and(io.wen2, _T_191) @[el2_dec_gpr_ctl.scala 37:28] - w2v[12] <= _T_192 @[el2_dec_gpr_ctl.scala 37:16] + node _T_185 = and(_T_184, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_186 = or(_T_182, _T_185) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[11] <= _T_186 @[el2_dec_gpr_ctl.scala 40:21] + node _T_187 = eq(io.waddr0, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_188 = and(io.wen0, _T_187) @[el2_dec_gpr_ctl.scala 37:33] + w0v[12] <= _T_188 @[el2_dec_gpr_ctl.scala 37:21] + node _T_189 = eq(io.waddr1, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_190 = and(io.wen1, _T_189) @[el2_dec_gpr_ctl.scala 38:33] + w1v[12] <= _T_190 @[el2_dec_gpr_ctl.scala 38:21] + node _T_191 = eq(io.waddr2, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_192 = and(io.wen2, _T_191) @[el2_dec_gpr_ctl.scala 39:33] + w2v[12] <= _T_192 @[el2_dec_gpr_ctl.scala 39:21] node _T_193 = bits(w0v[12], 0, 0) @[Bitwise.scala 72:15] node _T_194 = mux(_T_193, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_195 = and(_T_194, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_195 = and(_T_194, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_196 = bits(w1v[12], 0, 0) @[Bitwise.scala 72:15] node _T_197 = mux(_T_196, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_198 = and(_T_197, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_199 = or(_T_195, _T_198) @[el2_dec_gpr_ctl.scala 38:47] + node _T_198 = and(_T_197, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_199 = or(_T_195, _T_198) @[el2_dec_gpr_ctl.scala 40:52] node _T_200 = bits(w2v[12], 0, 0) @[Bitwise.scala 72:15] node _T_201 = mux(_T_200, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_202 = and(_T_201, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_203 = or(_T_199, _T_202) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[12] <= _T_203 @[el2_dec_gpr_ctl.scala 38:16] - node _T_204 = eq(io.waddr0, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_205 = and(io.wen0, _T_204) @[el2_dec_gpr_ctl.scala 35:28] - w0v[13] <= _T_205 @[el2_dec_gpr_ctl.scala 35:16] - node _T_206 = eq(io.waddr1, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_207 = and(io.wen1, _T_206) @[el2_dec_gpr_ctl.scala 36:28] - w1v[13] <= _T_207 @[el2_dec_gpr_ctl.scala 36:16] - node _T_208 = eq(io.waddr2, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_209 = and(io.wen2, _T_208) @[el2_dec_gpr_ctl.scala 37:28] - w2v[13] <= _T_209 @[el2_dec_gpr_ctl.scala 37:16] + node _T_202 = and(_T_201, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_203 = or(_T_199, _T_202) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[12] <= _T_203 @[el2_dec_gpr_ctl.scala 40:21] + node _T_204 = eq(io.waddr0, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_205 = and(io.wen0, _T_204) @[el2_dec_gpr_ctl.scala 37:33] + w0v[13] <= _T_205 @[el2_dec_gpr_ctl.scala 37:21] + node _T_206 = eq(io.waddr1, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_207 = and(io.wen1, _T_206) @[el2_dec_gpr_ctl.scala 38:33] + w1v[13] <= _T_207 @[el2_dec_gpr_ctl.scala 38:21] + node _T_208 = eq(io.waddr2, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_209 = and(io.wen2, _T_208) @[el2_dec_gpr_ctl.scala 39:33] + w2v[13] <= _T_209 @[el2_dec_gpr_ctl.scala 39:21] node _T_210 = bits(w0v[13], 0, 0) @[Bitwise.scala 72:15] node _T_211 = mux(_T_210, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_212 = and(_T_211, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_212 = and(_T_211, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_213 = bits(w1v[13], 0, 0) @[Bitwise.scala 72:15] node _T_214 = mux(_T_213, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_215 = and(_T_214, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_216 = or(_T_212, _T_215) @[el2_dec_gpr_ctl.scala 38:47] + node _T_215 = and(_T_214, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_216 = or(_T_212, _T_215) @[el2_dec_gpr_ctl.scala 40:52] node _T_217 = bits(w2v[13], 0, 0) @[Bitwise.scala 72:15] node _T_218 = mux(_T_217, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_219 = and(_T_218, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_220 = or(_T_216, _T_219) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[13] <= _T_220 @[el2_dec_gpr_ctl.scala 38:16] - node _T_221 = eq(io.waddr0, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_222 = and(io.wen0, _T_221) @[el2_dec_gpr_ctl.scala 35:28] - w0v[14] <= _T_222 @[el2_dec_gpr_ctl.scala 35:16] - node _T_223 = eq(io.waddr1, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_224 = and(io.wen1, _T_223) @[el2_dec_gpr_ctl.scala 36:28] - w1v[14] <= _T_224 @[el2_dec_gpr_ctl.scala 36:16] - node _T_225 = eq(io.waddr2, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_226 = and(io.wen2, _T_225) @[el2_dec_gpr_ctl.scala 37:28] - w2v[14] <= _T_226 @[el2_dec_gpr_ctl.scala 37:16] + node _T_219 = and(_T_218, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_220 = or(_T_216, _T_219) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[13] <= _T_220 @[el2_dec_gpr_ctl.scala 40:21] + node _T_221 = eq(io.waddr0, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_222 = and(io.wen0, _T_221) @[el2_dec_gpr_ctl.scala 37:33] + w0v[14] <= _T_222 @[el2_dec_gpr_ctl.scala 37:21] + node _T_223 = eq(io.waddr1, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_224 = and(io.wen1, _T_223) @[el2_dec_gpr_ctl.scala 38:33] + w1v[14] <= _T_224 @[el2_dec_gpr_ctl.scala 38:21] + node _T_225 = eq(io.waddr2, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_226 = and(io.wen2, _T_225) @[el2_dec_gpr_ctl.scala 39:33] + w2v[14] <= _T_226 @[el2_dec_gpr_ctl.scala 39:21] node _T_227 = bits(w0v[14], 0, 0) @[Bitwise.scala 72:15] node _T_228 = mux(_T_227, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_229 = and(_T_228, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_229 = and(_T_228, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_230 = bits(w1v[14], 0, 0) @[Bitwise.scala 72:15] node _T_231 = mux(_T_230, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_232 = and(_T_231, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_233 = or(_T_229, _T_232) @[el2_dec_gpr_ctl.scala 38:47] + node _T_232 = and(_T_231, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_233 = or(_T_229, _T_232) @[el2_dec_gpr_ctl.scala 40:52] node _T_234 = bits(w2v[14], 0, 0) @[Bitwise.scala 72:15] node _T_235 = mux(_T_234, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_236 = and(_T_235, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_237 = or(_T_233, _T_236) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[14] <= _T_237 @[el2_dec_gpr_ctl.scala 38:16] - node _T_238 = eq(io.waddr0, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_239 = and(io.wen0, _T_238) @[el2_dec_gpr_ctl.scala 35:28] - w0v[15] <= _T_239 @[el2_dec_gpr_ctl.scala 35:16] - node _T_240 = eq(io.waddr1, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_241 = and(io.wen1, _T_240) @[el2_dec_gpr_ctl.scala 36:28] - w1v[15] <= _T_241 @[el2_dec_gpr_ctl.scala 36:16] - node _T_242 = eq(io.waddr2, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_243 = and(io.wen2, _T_242) @[el2_dec_gpr_ctl.scala 37:28] - w2v[15] <= _T_243 @[el2_dec_gpr_ctl.scala 37:16] + node _T_236 = and(_T_235, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_237 = or(_T_233, _T_236) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[14] <= _T_237 @[el2_dec_gpr_ctl.scala 40:21] + node _T_238 = eq(io.waddr0, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_239 = and(io.wen0, _T_238) @[el2_dec_gpr_ctl.scala 37:33] + w0v[15] <= _T_239 @[el2_dec_gpr_ctl.scala 37:21] + node _T_240 = eq(io.waddr1, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_241 = and(io.wen1, _T_240) @[el2_dec_gpr_ctl.scala 38:33] + w1v[15] <= _T_241 @[el2_dec_gpr_ctl.scala 38:21] + node _T_242 = eq(io.waddr2, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_243 = and(io.wen2, _T_242) @[el2_dec_gpr_ctl.scala 39:33] + w2v[15] <= _T_243 @[el2_dec_gpr_ctl.scala 39:21] node _T_244 = bits(w0v[15], 0, 0) @[Bitwise.scala 72:15] node _T_245 = mux(_T_244, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_246 = and(_T_245, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_246 = and(_T_245, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_247 = bits(w1v[15], 0, 0) @[Bitwise.scala 72:15] node _T_248 = mux(_T_247, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_249 = and(_T_248, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_250 = or(_T_246, _T_249) @[el2_dec_gpr_ctl.scala 38:47] + node _T_249 = and(_T_248, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_250 = or(_T_246, _T_249) @[el2_dec_gpr_ctl.scala 40:52] node _T_251 = bits(w2v[15], 0, 0) @[Bitwise.scala 72:15] node _T_252 = mux(_T_251, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_253 = and(_T_252, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_254 = or(_T_250, _T_253) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[15] <= _T_254 @[el2_dec_gpr_ctl.scala 38:16] - node _T_255 = eq(io.waddr0, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_256 = and(io.wen0, _T_255) @[el2_dec_gpr_ctl.scala 35:28] - w0v[16] <= _T_256 @[el2_dec_gpr_ctl.scala 35:16] - node _T_257 = eq(io.waddr1, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_258 = and(io.wen1, _T_257) @[el2_dec_gpr_ctl.scala 36:28] - w1v[16] <= _T_258 @[el2_dec_gpr_ctl.scala 36:16] - node _T_259 = eq(io.waddr2, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_260 = and(io.wen2, _T_259) @[el2_dec_gpr_ctl.scala 37:28] - w2v[16] <= _T_260 @[el2_dec_gpr_ctl.scala 37:16] + node _T_253 = and(_T_252, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_254 = or(_T_250, _T_253) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[15] <= _T_254 @[el2_dec_gpr_ctl.scala 40:21] + node _T_255 = eq(io.waddr0, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_256 = and(io.wen0, _T_255) @[el2_dec_gpr_ctl.scala 37:33] + w0v[16] <= _T_256 @[el2_dec_gpr_ctl.scala 37:21] + node _T_257 = eq(io.waddr1, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_258 = and(io.wen1, _T_257) @[el2_dec_gpr_ctl.scala 38:33] + w1v[16] <= _T_258 @[el2_dec_gpr_ctl.scala 38:21] + node _T_259 = eq(io.waddr2, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_260 = and(io.wen2, _T_259) @[el2_dec_gpr_ctl.scala 39:33] + w2v[16] <= _T_260 @[el2_dec_gpr_ctl.scala 39:21] node _T_261 = bits(w0v[16], 0, 0) @[Bitwise.scala 72:15] node _T_262 = mux(_T_261, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_263 = and(_T_262, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_263 = and(_T_262, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_264 = bits(w1v[16], 0, 0) @[Bitwise.scala 72:15] node _T_265 = mux(_T_264, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_266 = and(_T_265, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_267 = or(_T_263, _T_266) @[el2_dec_gpr_ctl.scala 38:47] + node _T_266 = and(_T_265, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_267 = or(_T_263, _T_266) @[el2_dec_gpr_ctl.scala 40:52] node _T_268 = bits(w2v[16], 0, 0) @[Bitwise.scala 72:15] node _T_269 = mux(_T_268, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_270 = and(_T_269, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_271 = or(_T_267, _T_270) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[16] <= _T_271 @[el2_dec_gpr_ctl.scala 38:16] - node _T_272 = eq(io.waddr0, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_273 = and(io.wen0, _T_272) @[el2_dec_gpr_ctl.scala 35:28] - w0v[17] <= _T_273 @[el2_dec_gpr_ctl.scala 35:16] - node _T_274 = eq(io.waddr1, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_275 = and(io.wen1, _T_274) @[el2_dec_gpr_ctl.scala 36:28] - w1v[17] <= _T_275 @[el2_dec_gpr_ctl.scala 36:16] - node _T_276 = eq(io.waddr2, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_277 = and(io.wen2, _T_276) @[el2_dec_gpr_ctl.scala 37:28] - w2v[17] <= _T_277 @[el2_dec_gpr_ctl.scala 37:16] + node _T_270 = and(_T_269, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_271 = or(_T_267, _T_270) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[16] <= _T_271 @[el2_dec_gpr_ctl.scala 40:21] + node _T_272 = eq(io.waddr0, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_273 = and(io.wen0, _T_272) @[el2_dec_gpr_ctl.scala 37:33] + w0v[17] <= _T_273 @[el2_dec_gpr_ctl.scala 37:21] + node _T_274 = eq(io.waddr1, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_275 = and(io.wen1, _T_274) @[el2_dec_gpr_ctl.scala 38:33] + w1v[17] <= _T_275 @[el2_dec_gpr_ctl.scala 38:21] + node _T_276 = eq(io.waddr2, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_277 = and(io.wen2, _T_276) @[el2_dec_gpr_ctl.scala 39:33] + w2v[17] <= _T_277 @[el2_dec_gpr_ctl.scala 39:21] node _T_278 = bits(w0v[17], 0, 0) @[Bitwise.scala 72:15] node _T_279 = mux(_T_278, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_280 = and(_T_279, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_280 = and(_T_279, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_281 = bits(w1v[17], 0, 0) @[Bitwise.scala 72:15] node _T_282 = mux(_T_281, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_283 = and(_T_282, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_284 = or(_T_280, _T_283) @[el2_dec_gpr_ctl.scala 38:47] + node _T_283 = and(_T_282, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_284 = or(_T_280, _T_283) @[el2_dec_gpr_ctl.scala 40:52] node _T_285 = bits(w2v[17], 0, 0) @[Bitwise.scala 72:15] node _T_286 = mux(_T_285, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_287 = and(_T_286, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_288 = or(_T_284, _T_287) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[17] <= _T_288 @[el2_dec_gpr_ctl.scala 38:16] - node _T_289 = eq(io.waddr0, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_290 = and(io.wen0, _T_289) @[el2_dec_gpr_ctl.scala 35:28] - w0v[18] <= _T_290 @[el2_dec_gpr_ctl.scala 35:16] - node _T_291 = eq(io.waddr1, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_292 = and(io.wen1, _T_291) @[el2_dec_gpr_ctl.scala 36:28] - w1v[18] <= _T_292 @[el2_dec_gpr_ctl.scala 36:16] - node _T_293 = eq(io.waddr2, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_294 = and(io.wen2, _T_293) @[el2_dec_gpr_ctl.scala 37:28] - w2v[18] <= _T_294 @[el2_dec_gpr_ctl.scala 37:16] + node _T_287 = and(_T_286, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_288 = or(_T_284, _T_287) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[17] <= _T_288 @[el2_dec_gpr_ctl.scala 40:21] + node _T_289 = eq(io.waddr0, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_290 = and(io.wen0, _T_289) @[el2_dec_gpr_ctl.scala 37:33] + w0v[18] <= _T_290 @[el2_dec_gpr_ctl.scala 37:21] + node _T_291 = eq(io.waddr1, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_292 = and(io.wen1, _T_291) @[el2_dec_gpr_ctl.scala 38:33] + w1v[18] <= _T_292 @[el2_dec_gpr_ctl.scala 38:21] + node _T_293 = eq(io.waddr2, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_294 = and(io.wen2, _T_293) @[el2_dec_gpr_ctl.scala 39:33] + w2v[18] <= _T_294 @[el2_dec_gpr_ctl.scala 39:21] node _T_295 = bits(w0v[18], 0, 0) @[Bitwise.scala 72:15] node _T_296 = mux(_T_295, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_297 = and(_T_296, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_297 = and(_T_296, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_298 = bits(w1v[18], 0, 0) @[Bitwise.scala 72:15] node _T_299 = mux(_T_298, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_300 = and(_T_299, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_301 = or(_T_297, _T_300) @[el2_dec_gpr_ctl.scala 38:47] + node _T_300 = and(_T_299, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_301 = or(_T_297, _T_300) @[el2_dec_gpr_ctl.scala 40:52] node _T_302 = bits(w2v[18], 0, 0) @[Bitwise.scala 72:15] node _T_303 = mux(_T_302, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_304 = and(_T_303, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_305 = or(_T_301, _T_304) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[18] <= _T_305 @[el2_dec_gpr_ctl.scala 38:16] - node _T_306 = eq(io.waddr0, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_307 = and(io.wen0, _T_306) @[el2_dec_gpr_ctl.scala 35:28] - w0v[19] <= _T_307 @[el2_dec_gpr_ctl.scala 35:16] - node _T_308 = eq(io.waddr1, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_309 = and(io.wen1, _T_308) @[el2_dec_gpr_ctl.scala 36:28] - w1v[19] <= _T_309 @[el2_dec_gpr_ctl.scala 36:16] - node _T_310 = eq(io.waddr2, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_311 = and(io.wen2, _T_310) @[el2_dec_gpr_ctl.scala 37:28] - w2v[19] <= _T_311 @[el2_dec_gpr_ctl.scala 37:16] + node _T_304 = and(_T_303, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_305 = or(_T_301, _T_304) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[18] <= _T_305 @[el2_dec_gpr_ctl.scala 40:21] + node _T_306 = eq(io.waddr0, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_307 = and(io.wen0, _T_306) @[el2_dec_gpr_ctl.scala 37:33] + w0v[19] <= _T_307 @[el2_dec_gpr_ctl.scala 37:21] + node _T_308 = eq(io.waddr1, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_309 = and(io.wen1, _T_308) @[el2_dec_gpr_ctl.scala 38:33] + w1v[19] <= _T_309 @[el2_dec_gpr_ctl.scala 38:21] + node _T_310 = eq(io.waddr2, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_311 = and(io.wen2, _T_310) @[el2_dec_gpr_ctl.scala 39:33] + w2v[19] <= _T_311 @[el2_dec_gpr_ctl.scala 39:21] node _T_312 = bits(w0v[19], 0, 0) @[Bitwise.scala 72:15] node _T_313 = mux(_T_312, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_314 = and(_T_313, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_314 = and(_T_313, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_315 = bits(w1v[19], 0, 0) @[Bitwise.scala 72:15] node _T_316 = mux(_T_315, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_317 = and(_T_316, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_318 = or(_T_314, _T_317) @[el2_dec_gpr_ctl.scala 38:47] + node _T_317 = and(_T_316, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_318 = or(_T_314, _T_317) @[el2_dec_gpr_ctl.scala 40:52] node _T_319 = bits(w2v[19], 0, 0) @[Bitwise.scala 72:15] node _T_320 = mux(_T_319, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_321 = and(_T_320, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_322 = or(_T_318, _T_321) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[19] <= _T_322 @[el2_dec_gpr_ctl.scala 38:16] - node _T_323 = eq(io.waddr0, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_324 = and(io.wen0, _T_323) @[el2_dec_gpr_ctl.scala 35:28] - w0v[20] <= _T_324 @[el2_dec_gpr_ctl.scala 35:16] - node _T_325 = eq(io.waddr1, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_326 = and(io.wen1, _T_325) @[el2_dec_gpr_ctl.scala 36:28] - w1v[20] <= _T_326 @[el2_dec_gpr_ctl.scala 36:16] - node _T_327 = eq(io.waddr2, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_328 = and(io.wen2, _T_327) @[el2_dec_gpr_ctl.scala 37:28] - w2v[20] <= _T_328 @[el2_dec_gpr_ctl.scala 37:16] + node _T_321 = and(_T_320, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_322 = or(_T_318, _T_321) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[19] <= _T_322 @[el2_dec_gpr_ctl.scala 40:21] + node _T_323 = eq(io.waddr0, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_324 = and(io.wen0, _T_323) @[el2_dec_gpr_ctl.scala 37:33] + w0v[20] <= _T_324 @[el2_dec_gpr_ctl.scala 37:21] + node _T_325 = eq(io.waddr1, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_326 = and(io.wen1, _T_325) @[el2_dec_gpr_ctl.scala 38:33] + w1v[20] <= _T_326 @[el2_dec_gpr_ctl.scala 38:21] + node _T_327 = eq(io.waddr2, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_328 = and(io.wen2, _T_327) @[el2_dec_gpr_ctl.scala 39:33] + w2v[20] <= _T_328 @[el2_dec_gpr_ctl.scala 39:21] node _T_329 = bits(w0v[20], 0, 0) @[Bitwise.scala 72:15] node _T_330 = mux(_T_329, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_331 = and(_T_330, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_331 = and(_T_330, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_332 = bits(w1v[20], 0, 0) @[Bitwise.scala 72:15] node _T_333 = mux(_T_332, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_334 = and(_T_333, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_335 = or(_T_331, _T_334) @[el2_dec_gpr_ctl.scala 38:47] + node _T_334 = and(_T_333, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_335 = or(_T_331, _T_334) @[el2_dec_gpr_ctl.scala 40:52] node _T_336 = bits(w2v[20], 0, 0) @[Bitwise.scala 72:15] node _T_337 = mux(_T_336, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_338 = and(_T_337, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_339 = or(_T_335, _T_338) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[20] <= _T_339 @[el2_dec_gpr_ctl.scala 38:16] - node _T_340 = eq(io.waddr0, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_341 = and(io.wen0, _T_340) @[el2_dec_gpr_ctl.scala 35:28] - w0v[21] <= _T_341 @[el2_dec_gpr_ctl.scala 35:16] - node _T_342 = eq(io.waddr1, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_343 = and(io.wen1, _T_342) @[el2_dec_gpr_ctl.scala 36:28] - w1v[21] <= _T_343 @[el2_dec_gpr_ctl.scala 36:16] - node _T_344 = eq(io.waddr2, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_345 = and(io.wen2, _T_344) @[el2_dec_gpr_ctl.scala 37:28] - w2v[21] <= _T_345 @[el2_dec_gpr_ctl.scala 37:16] + node _T_338 = and(_T_337, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_339 = or(_T_335, _T_338) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[20] <= _T_339 @[el2_dec_gpr_ctl.scala 40:21] + node _T_340 = eq(io.waddr0, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_341 = and(io.wen0, _T_340) @[el2_dec_gpr_ctl.scala 37:33] + w0v[21] <= _T_341 @[el2_dec_gpr_ctl.scala 37:21] + node _T_342 = eq(io.waddr1, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_343 = and(io.wen1, _T_342) @[el2_dec_gpr_ctl.scala 38:33] + w1v[21] <= _T_343 @[el2_dec_gpr_ctl.scala 38:21] + node _T_344 = eq(io.waddr2, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_345 = and(io.wen2, _T_344) @[el2_dec_gpr_ctl.scala 39:33] + w2v[21] <= _T_345 @[el2_dec_gpr_ctl.scala 39:21] node _T_346 = bits(w0v[21], 0, 0) @[Bitwise.scala 72:15] node _T_347 = mux(_T_346, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_348 = and(_T_347, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_348 = and(_T_347, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_349 = bits(w1v[21], 0, 0) @[Bitwise.scala 72:15] node _T_350 = mux(_T_349, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_351 = and(_T_350, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_352 = or(_T_348, _T_351) @[el2_dec_gpr_ctl.scala 38:47] + node _T_351 = and(_T_350, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_352 = or(_T_348, _T_351) @[el2_dec_gpr_ctl.scala 40:52] node _T_353 = bits(w2v[21], 0, 0) @[Bitwise.scala 72:15] node _T_354 = mux(_T_353, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_355 = and(_T_354, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_356 = or(_T_352, _T_355) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[21] <= _T_356 @[el2_dec_gpr_ctl.scala 38:16] - node _T_357 = eq(io.waddr0, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_358 = and(io.wen0, _T_357) @[el2_dec_gpr_ctl.scala 35:28] - w0v[22] <= _T_358 @[el2_dec_gpr_ctl.scala 35:16] - node _T_359 = eq(io.waddr1, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_360 = and(io.wen1, _T_359) @[el2_dec_gpr_ctl.scala 36:28] - w1v[22] <= _T_360 @[el2_dec_gpr_ctl.scala 36:16] - node _T_361 = eq(io.waddr2, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_362 = and(io.wen2, _T_361) @[el2_dec_gpr_ctl.scala 37:28] - w2v[22] <= _T_362 @[el2_dec_gpr_ctl.scala 37:16] + node _T_355 = and(_T_354, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_356 = or(_T_352, _T_355) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[21] <= _T_356 @[el2_dec_gpr_ctl.scala 40:21] + node _T_357 = eq(io.waddr0, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_358 = and(io.wen0, _T_357) @[el2_dec_gpr_ctl.scala 37:33] + w0v[22] <= _T_358 @[el2_dec_gpr_ctl.scala 37:21] + node _T_359 = eq(io.waddr1, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_360 = and(io.wen1, _T_359) @[el2_dec_gpr_ctl.scala 38:33] + w1v[22] <= _T_360 @[el2_dec_gpr_ctl.scala 38:21] + node _T_361 = eq(io.waddr2, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_362 = and(io.wen2, _T_361) @[el2_dec_gpr_ctl.scala 39:33] + w2v[22] <= _T_362 @[el2_dec_gpr_ctl.scala 39:21] node _T_363 = bits(w0v[22], 0, 0) @[Bitwise.scala 72:15] node _T_364 = mux(_T_363, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_365 = and(_T_364, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_365 = and(_T_364, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_366 = bits(w1v[22], 0, 0) @[Bitwise.scala 72:15] node _T_367 = mux(_T_366, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_368 = and(_T_367, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_369 = or(_T_365, _T_368) @[el2_dec_gpr_ctl.scala 38:47] + node _T_368 = and(_T_367, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_369 = or(_T_365, _T_368) @[el2_dec_gpr_ctl.scala 40:52] node _T_370 = bits(w2v[22], 0, 0) @[Bitwise.scala 72:15] node _T_371 = mux(_T_370, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_372 = and(_T_371, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_373 = or(_T_369, _T_372) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[22] <= _T_373 @[el2_dec_gpr_ctl.scala 38:16] - node _T_374 = eq(io.waddr0, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_375 = and(io.wen0, _T_374) @[el2_dec_gpr_ctl.scala 35:28] - w0v[23] <= _T_375 @[el2_dec_gpr_ctl.scala 35:16] - node _T_376 = eq(io.waddr1, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_377 = and(io.wen1, _T_376) @[el2_dec_gpr_ctl.scala 36:28] - w1v[23] <= _T_377 @[el2_dec_gpr_ctl.scala 36:16] - node _T_378 = eq(io.waddr2, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_379 = and(io.wen2, _T_378) @[el2_dec_gpr_ctl.scala 37:28] - w2v[23] <= _T_379 @[el2_dec_gpr_ctl.scala 37:16] + node _T_372 = and(_T_371, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_373 = or(_T_369, _T_372) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[22] <= _T_373 @[el2_dec_gpr_ctl.scala 40:21] + node _T_374 = eq(io.waddr0, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_375 = and(io.wen0, _T_374) @[el2_dec_gpr_ctl.scala 37:33] + w0v[23] <= _T_375 @[el2_dec_gpr_ctl.scala 37:21] + node _T_376 = eq(io.waddr1, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_377 = and(io.wen1, _T_376) @[el2_dec_gpr_ctl.scala 38:33] + w1v[23] <= _T_377 @[el2_dec_gpr_ctl.scala 38:21] + node _T_378 = eq(io.waddr2, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_379 = and(io.wen2, _T_378) @[el2_dec_gpr_ctl.scala 39:33] + w2v[23] <= _T_379 @[el2_dec_gpr_ctl.scala 39:21] node _T_380 = bits(w0v[23], 0, 0) @[Bitwise.scala 72:15] node _T_381 = mux(_T_380, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_382 = and(_T_381, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_382 = and(_T_381, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_383 = bits(w1v[23], 0, 0) @[Bitwise.scala 72:15] node _T_384 = mux(_T_383, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_385 = and(_T_384, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_386 = or(_T_382, _T_385) @[el2_dec_gpr_ctl.scala 38:47] + node _T_385 = and(_T_384, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_386 = or(_T_382, _T_385) @[el2_dec_gpr_ctl.scala 40:52] node _T_387 = bits(w2v[23], 0, 0) @[Bitwise.scala 72:15] node _T_388 = mux(_T_387, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_389 = and(_T_388, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_390 = or(_T_386, _T_389) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[23] <= _T_390 @[el2_dec_gpr_ctl.scala 38:16] - node _T_391 = eq(io.waddr0, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_392 = and(io.wen0, _T_391) @[el2_dec_gpr_ctl.scala 35:28] - w0v[24] <= _T_392 @[el2_dec_gpr_ctl.scala 35:16] - node _T_393 = eq(io.waddr1, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_394 = and(io.wen1, _T_393) @[el2_dec_gpr_ctl.scala 36:28] - w1v[24] <= _T_394 @[el2_dec_gpr_ctl.scala 36:16] - node _T_395 = eq(io.waddr2, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_396 = and(io.wen2, _T_395) @[el2_dec_gpr_ctl.scala 37:28] - w2v[24] <= _T_396 @[el2_dec_gpr_ctl.scala 37:16] + node _T_389 = and(_T_388, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_390 = or(_T_386, _T_389) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[23] <= _T_390 @[el2_dec_gpr_ctl.scala 40:21] + node _T_391 = eq(io.waddr0, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_392 = and(io.wen0, _T_391) @[el2_dec_gpr_ctl.scala 37:33] + w0v[24] <= _T_392 @[el2_dec_gpr_ctl.scala 37:21] + node _T_393 = eq(io.waddr1, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_394 = and(io.wen1, _T_393) @[el2_dec_gpr_ctl.scala 38:33] + w1v[24] <= _T_394 @[el2_dec_gpr_ctl.scala 38:21] + node _T_395 = eq(io.waddr2, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_396 = and(io.wen2, _T_395) @[el2_dec_gpr_ctl.scala 39:33] + w2v[24] <= _T_396 @[el2_dec_gpr_ctl.scala 39:21] node _T_397 = bits(w0v[24], 0, 0) @[Bitwise.scala 72:15] node _T_398 = mux(_T_397, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_399 = and(_T_398, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_399 = and(_T_398, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_400 = bits(w1v[24], 0, 0) @[Bitwise.scala 72:15] node _T_401 = mux(_T_400, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_402 = and(_T_401, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_403 = or(_T_399, _T_402) @[el2_dec_gpr_ctl.scala 38:47] + node _T_402 = and(_T_401, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_403 = or(_T_399, _T_402) @[el2_dec_gpr_ctl.scala 40:52] node _T_404 = bits(w2v[24], 0, 0) @[Bitwise.scala 72:15] node _T_405 = mux(_T_404, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_406 = and(_T_405, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_407 = or(_T_403, _T_406) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[24] <= _T_407 @[el2_dec_gpr_ctl.scala 38:16] - node _T_408 = eq(io.waddr0, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_409 = and(io.wen0, _T_408) @[el2_dec_gpr_ctl.scala 35:28] - w0v[25] <= _T_409 @[el2_dec_gpr_ctl.scala 35:16] - node _T_410 = eq(io.waddr1, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_411 = and(io.wen1, _T_410) @[el2_dec_gpr_ctl.scala 36:28] - w1v[25] <= _T_411 @[el2_dec_gpr_ctl.scala 36:16] - node _T_412 = eq(io.waddr2, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_413 = and(io.wen2, _T_412) @[el2_dec_gpr_ctl.scala 37:28] - w2v[25] <= _T_413 @[el2_dec_gpr_ctl.scala 37:16] + node _T_406 = and(_T_405, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_407 = or(_T_403, _T_406) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[24] <= _T_407 @[el2_dec_gpr_ctl.scala 40:21] + node _T_408 = eq(io.waddr0, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_409 = and(io.wen0, _T_408) @[el2_dec_gpr_ctl.scala 37:33] + w0v[25] <= _T_409 @[el2_dec_gpr_ctl.scala 37:21] + node _T_410 = eq(io.waddr1, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_411 = and(io.wen1, _T_410) @[el2_dec_gpr_ctl.scala 38:33] + w1v[25] <= _T_411 @[el2_dec_gpr_ctl.scala 38:21] + node _T_412 = eq(io.waddr2, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_413 = and(io.wen2, _T_412) @[el2_dec_gpr_ctl.scala 39:33] + w2v[25] <= _T_413 @[el2_dec_gpr_ctl.scala 39:21] node _T_414 = bits(w0v[25], 0, 0) @[Bitwise.scala 72:15] node _T_415 = mux(_T_414, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_416 = and(_T_415, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_416 = and(_T_415, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_417 = bits(w1v[25], 0, 0) @[Bitwise.scala 72:15] node _T_418 = mux(_T_417, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_419 = and(_T_418, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_420 = or(_T_416, _T_419) @[el2_dec_gpr_ctl.scala 38:47] + node _T_419 = and(_T_418, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_420 = or(_T_416, _T_419) @[el2_dec_gpr_ctl.scala 40:52] node _T_421 = bits(w2v[25], 0, 0) @[Bitwise.scala 72:15] node _T_422 = mux(_T_421, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_423 = and(_T_422, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_424 = or(_T_420, _T_423) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[25] <= _T_424 @[el2_dec_gpr_ctl.scala 38:16] - node _T_425 = eq(io.waddr0, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_426 = and(io.wen0, _T_425) @[el2_dec_gpr_ctl.scala 35:28] - w0v[26] <= _T_426 @[el2_dec_gpr_ctl.scala 35:16] - node _T_427 = eq(io.waddr1, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_428 = and(io.wen1, _T_427) @[el2_dec_gpr_ctl.scala 36:28] - w1v[26] <= _T_428 @[el2_dec_gpr_ctl.scala 36:16] - node _T_429 = eq(io.waddr2, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_430 = and(io.wen2, _T_429) @[el2_dec_gpr_ctl.scala 37:28] - w2v[26] <= _T_430 @[el2_dec_gpr_ctl.scala 37:16] + node _T_423 = and(_T_422, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_424 = or(_T_420, _T_423) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[25] <= _T_424 @[el2_dec_gpr_ctl.scala 40:21] + node _T_425 = eq(io.waddr0, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_426 = and(io.wen0, _T_425) @[el2_dec_gpr_ctl.scala 37:33] + w0v[26] <= _T_426 @[el2_dec_gpr_ctl.scala 37:21] + node _T_427 = eq(io.waddr1, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_428 = and(io.wen1, _T_427) @[el2_dec_gpr_ctl.scala 38:33] + w1v[26] <= _T_428 @[el2_dec_gpr_ctl.scala 38:21] + node _T_429 = eq(io.waddr2, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_430 = and(io.wen2, _T_429) @[el2_dec_gpr_ctl.scala 39:33] + w2v[26] <= _T_430 @[el2_dec_gpr_ctl.scala 39:21] node _T_431 = bits(w0v[26], 0, 0) @[Bitwise.scala 72:15] node _T_432 = mux(_T_431, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_433 = and(_T_432, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_433 = and(_T_432, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_434 = bits(w1v[26], 0, 0) @[Bitwise.scala 72:15] node _T_435 = mux(_T_434, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_436 = and(_T_435, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_437 = or(_T_433, _T_436) @[el2_dec_gpr_ctl.scala 38:47] + node _T_436 = and(_T_435, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_437 = or(_T_433, _T_436) @[el2_dec_gpr_ctl.scala 40:52] node _T_438 = bits(w2v[26], 0, 0) @[Bitwise.scala 72:15] node _T_439 = mux(_T_438, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_440 = and(_T_439, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_441 = or(_T_437, _T_440) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[26] <= _T_441 @[el2_dec_gpr_ctl.scala 38:16] - node _T_442 = eq(io.waddr0, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_443 = and(io.wen0, _T_442) @[el2_dec_gpr_ctl.scala 35:28] - w0v[27] <= _T_443 @[el2_dec_gpr_ctl.scala 35:16] - node _T_444 = eq(io.waddr1, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_445 = and(io.wen1, _T_444) @[el2_dec_gpr_ctl.scala 36:28] - w1v[27] <= _T_445 @[el2_dec_gpr_ctl.scala 36:16] - node _T_446 = eq(io.waddr2, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_447 = and(io.wen2, _T_446) @[el2_dec_gpr_ctl.scala 37:28] - w2v[27] <= _T_447 @[el2_dec_gpr_ctl.scala 37:16] + node _T_440 = and(_T_439, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_441 = or(_T_437, _T_440) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[26] <= _T_441 @[el2_dec_gpr_ctl.scala 40:21] + node _T_442 = eq(io.waddr0, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_443 = and(io.wen0, _T_442) @[el2_dec_gpr_ctl.scala 37:33] + w0v[27] <= _T_443 @[el2_dec_gpr_ctl.scala 37:21] + node _T_444 = eq(io.waddr1, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_445 = and(io.wen1, _T_444) @[el2_dec_gpr_ctl.scala 38:33] + w1v[27] <= _T_445 @[el2_dec_gpr_ctl.scala 38:21] + node _T_446 = eq(io.waddr2, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_447 = and(io.wen2, _T_446) @[el2_dec_gpr_ctl.scala 39:33] + w2v[27] <= _T_447 @[el2_dec_gpr_ctl.scala 39:21] node _T_448 = bits(w0v[27], 0, 0) @[Bitwise.scala 72:15] node _T_449 = mux(_T_448, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_450 = and(_T_449, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_450 = and(_T_449, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_451 = bits(w1v[27], 0, 0) @[Bitwise.scala 72:15] node _T_452 = mux(_T_451, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_453 = and(_T_452, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_454 = or(_T_450, _T_453) @[el2_dec_gpr_ctl.scala 38:47] + node _T_453 = and(_T_452, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_454 = or(_T_450, _T_453) @[el2_dec_gpr_ctl.scala 40:52] node _T_455 = bits(w2v[27], 0, 0) @[Bitwise.scala 72:15] node _T_456 = mux(_T_455, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_457 = and(_T_456, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_458 = or(_T_454, _T_457) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[27] <= _T_458 @[el2_dec_gpr_ctl.scala 38:16] - node _T_459 = eq(io.waddr0, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_460 = and(io.wen0, _T_459) @[el2_dec_gpr_ctl.scala 35:28] - w0v[28] <= _T_460 @[el2_dec_gpr_ctl.scala 35:16] - node _T_461 = eq(io.waddr1, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_462 = and(io.wen1, _T_461) @[el2_dec_gpr_ctl.scala 36:28] - w1v[28] <= _T_462 @[el2_dec_gpr_ctl.scala 36:16] - node _T_463 = eq(io.waddr2, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_464 = and(io.wen2, _T_463) @[el2_dec_gpr_ctl.scala 37:28] - w2v[28] <= _T_464 @[el2_dec_gpr_ctl.scala 37:16] + node _T_457 = and(_T_456, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_458 = or(_T_454, _T_457) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[27] <= _T_458 @[el2_dec_gpr_ctl.scala 40:21] + node _T_459 = eq(io.waddr0, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_460 = and(io.wen0, _T_459) @[el2_dec_gpr_ctl.scala 37:33] + w0v[28] <= _T_460 @[el2_dec_gpr_ctl.scala 37:21] + node _T_461 = eq(io.waddr1, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_462 = and(io.wen1, _T_461) @[el2_dec_gpr_ctl.scala 38:33] + w1v[28] <= _T_462 @[el2_dec_gpr_ctl.scala 38:21] + node _T_463 = eq(io.waddr2, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_464 = and(io.wen2, _T_463) @[el2_dec_gpr_ctl.scala 39:33] + w2v[28] <= _T_464 @[el2_dec_gpr_ctl.scala 39:21] node _T_465 = bits(w0v[28], 0, 0) @[Bitwise.scala 72:15] node _T_466 = mux(_T_465, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_467 = and(_T_466, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_467 = and(_T_466, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_468 = bits(w1v[28], 0, 0) @[Bitwise.scala 72:15] node _T_469 = mux(_T_468, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_470 = and(_T_469, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_471 = or(_T_467, _T_470) @[el2_dec_gpr_ctl.scala 38:47] + node _T_470 = and(_T_469, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_471 = or(_T_467, _T_470) @[el2_dec_gpr_ctl.scala 40:52] node _T_472 = bits(w2v[28], 0, 0) @[Bitwise.scala 72:15] node _T_473 = mux(_T_472, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_474 = and(_T_473, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_475 = or(_T_471, _T_474) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[28] <= _T_475 @[el2_dec_gpr_ctl.scala 38:16] - node _T_476 = eq(io.waddr0, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_477 = and(io.wen0, _T_476) @[el2_dec_gpr_ctl.scala 35:28] - w0v[29] <= _T_477 @[el2_dec_gpr_ctl.scala 35:16] - node _T_478 = eq(io.waddr1, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_479 = and(io.wen1, _T_478) @[el2_dec_gpr_ctl.scala 36:28] - w1v[29] <= _T_479 @[el2_dec_gpr_ctl.scala 36:16] - node _T_480 = eq(io.waddr2, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_481 = and(io.wen2, _T_480) @[el2_dec_gpr_ctl.scala 37:28] - w2v[29] <= _T_481 @[el2_dec_gpr_ctl.scala 37:16] + node _T_474 = and(_T_473, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_475 = or(_T_471, _T_474) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[28] <= _T_475 @[el2_dec_gpr_ctl.scala 40:21] + node _T_476 = eq(io.waddr0, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_477 = and(io.wen0, _T_476) @[el2_dec_gpr_ctl.scala 37:33] + w0v[29] <= _T_477 @[el2_dec_gpr_ctl.scala 37:21] + node _T_478 = eq(io.waddr1, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_479 = and(io.wen1, _T_478) @[el2_dec_gpr_ctl.scala 38:33] + w1v[29] <= _T_479 @[el2_dec_gpr_ctl.scala 38:21] + node _T_480 = eq(io.waddr2, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_481 = and(io.wen2, _T_480) @[el2_dec_gpr_ctl.scala 39:33] + w2v[29] <= _T_481 @[el2_dec_gpr_ctl.scala 39:21] node _T_482 = bits(w0v[29], 0, 0) @[Bitwise.scala 72:15] node _T_483 = mux(_T_482, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_484 = and(_T_483, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_484 = and(_T_483, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_485 = bits(w1v[29], 0, 0) @[Bitwise.scala 72:15] node _T_486 = mux(_T_485, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_487 = and(_T_486, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_488 = or(_T_484, _T_487) @[el2_dec_gpr_ctl.scala 38:47] + node _T_487 = and(_T_486, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_488 = or(_T_484, _T_487) @[el2_dec_gpr_ctl.scala 40:52] node _T_489 = bits(w2v[29], 0, 0) @[Bitwise.scala 72:15] node _T_490 = mux(_T_489, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_491 = and(_T_490, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_492 = or(_T_488, _T_491) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[29] <= _T_492 @[el2_dec_gpr_ctl.scala 38:16] - node _T_493 = eq(io.waddr0, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_494 = and(io.wen0, _T_493) @[el2_dec_gpr_ctl.scala 35:28] - w0v[30] <= _T_494 @[el2_dec_gpr_ctl.scala 35:16] - node _T_495 = eq(io.waddr1, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_496 = and(io.wen1, _T_495) @[el2_dec_gpr_ctl.scala 36:28] - w1v[30] <= _T_496 @[el2_dec_gpr_ctl.scala 36:16] - node _T_497 = eq(io.waddr2, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_498 = and(io.wen2, _T_497) @[el2_dec_gpr_ctl.scala 37:28] - w2v[30] <= _T_498 @[el2_dec_gpr_ctl.scala 37:16] + node _T_491 = and(_T_490, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_492 = or(_T_488, _T_491) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[29] <= _T_492 @[el2_dec_gpr_ctl.scala 40:21] + node _T_493 = eq(io.waddr0, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_494 = and(io.wen0, _T_493) @[el2_dec_gpr_ctl.scala 37:33] + w0v[30] <= _T_494 @[el2_dec_gpr_ctl.scala 37:21] + node _T_495 = eq(io.waddr1, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_496 = and(io.wen1, _T_495) @[el2_dec_gpr_ctl.scala 38:33] + w1v[30] <= _T_496 @[el2_dec_gpr_ctl.scala 38:21] + node _T_497 = eq(io.waddr2, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_498 = and(io.wen2, _T_497) @[el2_dec_gpr_ctl.scala 39:33] + w2v[30] <= _T_498 @[el2_dec_gpr_ctl.scala 39:21] node _T_499 = bits(w0v[30], 0, 0) @[Bitwise.scala 72:15] node _T_500 = mux(_T_499, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_501 = and(_T_500, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_501 = and(_T_500, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_502 = bits(w1v[30], 0, 0) @[Bitwise.scala 72:15] node _T_503 = mux(_T_502, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_504 = and(_T_503, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_505 = or(_T_501, _T_504) @[el2_dec_gpr_ctl.scala 38:47] + node _T_504 = and(_T_503, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_505 = or(_T_501, _T_504) @[el2_dec_gpr_ctl.scala 40:52] node _T_506 = bits(w2v[30], 0, 0) @[Bitwise.scala 72:15] node _T_507 = mux(_T_506, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_508 = and(_T_507, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_509 = or(_T_505, _T_508) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[30] <= _T_509 @[el2_dec_gpr_ctl.scala 38:16] - node _T_510 = eq(io.waddr0, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 35:40] - node _T_511 = and(io.wen0, _T_510) @[el2_dec_gpr_ctl.scala 35:28] - w0v[31] <= _T_511 @[el2_dec_gpr_ctl.scala 35:16] - node _T_512 = eq(io.waddr1, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 36:40] - node _T_513 = and(io.wen1, _T_512) @[el2_dec_gpr_ctl.scala 36:28] - w1v[31] <= _T_513 @[el2_dec_gpr_ctl.scala 36:16] - node _T_514 = eq(io.waddr2, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 37:40] - node _T_515 = and(io.wen2, _T_514) @[el2_dec_gpr_ctl.scala 37:28] - w2v[31] <= _T_515 @[el2_dec_gpr_ctl.scala 37:16] + node _T_508 = and(_T_507, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_509 = or(_T_505, _T_508) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[30] <= _T_509 @[el2_dec_gpr_ctl.scala 40:21] + node _T_510 = eq(io.waddr0, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 37:45] + node _T_511 = and(io.wen0, _T_510) @[el2_dec_gpr_ctl.scala 37:33] + w0v[31] <= _T_511 @[el2_dec_gpr_ctl.scala 37:21] + node _T_512 = eq(io.waddr1, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 38:45] + node _T_513 = and(io.wen1, _T_512) @[el2_dec_gpr_ctl.scala 38:33] + w1v[31] <= _T_513 @[el2_dec_gpr_ctl.scala 38:21] + node _T_514 = eq(io.waddr2, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 39:45] + node _T_515 = and(io.wen2, _T_514) @[el2_dec_gpr_ctl.scala 39:33] + w2v[31] <= _T_515 @[el2_dec_gpr_ctl.scala 39:21] node _T_516 = bits(w0v[31], 0, 0) @[Bitwise.scala 72:15] node _T_517 = mux(_T_516, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_518 = and(_T_517, io.wd0) @[el2_dec_gpr_ctl.scala 38:37] + node _T_518 = and(_T_517, io.wd0) @[el2_dec_gpr_ctl.scala 40:42] node _T_519 = bits(w1v[31], 0, 0) @[Bitwise.scala 72:15] node _T_520 = mux(_T_519, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_521 = and(_T_520, io.wd1) @[el2_dec_gpr_ctl.scala 38:66] - node _T_522 = or(_T_518, _T_521) @[el2_dec_gpr_ctl.scala 38:47] + node _T_521 = and(_T_520, io.wd1) @[el2_dec_gpr_ctl.scala 40:71] + node _T_522 = or(_T_518, _T_521) @[el2_dec_gpr_ctl.scala 40:52] node _T_523 = bits(w2v[31], 0, 0) @[Bitwise.scala 72:15] node _T_524 = mux(_T_523, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_525 = and(_T_524, io.wd2) @[el2_dec_gpr_ctl.scala 38:95] - node _T_526 = or(_T_522, _T_525) @[el2_dec_gpr_ctl.scala 38:76] - gpr_in[31] <= _T_526 @[el2_dec_gpr_ctl.scala 38:16] + node _T_525 = and(_T_524, io.wd2) @[el2_dec_gpr_ctl.scala 40:100] + node _T_526 = or(_T_522, _T_525) @[el2_dec_gpr_ctl.scala 40:81] + gpr_in[31] <= _T_526 @[el2_dec_gpr_ctl.scala 40:21] node _T_527 = cat(w0v[1], w0v[0]) @[Cat.scala 29:58] node _T_528 = cat(w0v[2], _T_527) @[Cat.scala 29:58] node _T_529 = cat(w0v[3], _T_528) @[Cat.scala 29:58] @@ -6718,7 +6721,7 @@ circuit el2_dec : node _T_586 = cat(w1v[29], _T_585) @[Cat.scala 29:58] node _T_587 = cat(w1v[30], _T_586) @[Cat.scala 29:58] node _T_588 = cat(w1v[31], _T_587) @[Cat.scala 29:58] - node _T_589 = or(_T_557, _T_588) @[el2_dec_gpr_ctl.scala 40:51] + node _T_589 = or(_T_557, _T_588) @[el2_dec_gpr_ctl.scala 42:57] node _T_590 = cat(w2v[1], w2v[0]) @[Cat.scala 29:58] node _T_591 = cat(w2v[2], _T_590) @[Cat.scala 29:58] node _T_592 = cat(w2v[3], _T_591) @[Cat.scala 29:58] @@ -6750,9 +6753,9 @@ circuit el2_dec : node _T_618 = cat(w2v[29], _T_617) @[Cat.scala 29:58] node _T_619 = cat(w2v[30], _T_618) @[Cat.scala 29:58] node _T_620 = cat(w2v[31], _T_619) @[Cat.scala 29:58] - node _T_621 = or(_T_589, _T_620) @[el2_dec_gpr_ctl.scala 40:89] - gpr_wr_en <= _T_621 @[el2_dec_gpr_ctl.scala 40:12] - node _T_622 = bits(gpr_wr_en, 1, 1) @[el2_dec_gpr_ctl.scala 44:43] + node _T_621 = or(_T_589, _T_620) @[el2_dec_gpr_ctl.scala 42:95] + gpr_wr_en <= _T_621 @[el2_dec_gpr_ctl.scala 42:18] + node _T_622 = bits(gpr_wr_en, 1, 1) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr of rvclkhdr_20 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -6761,8 +6764,8 @@ circuit el2_dec : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_623 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_623 <= gpr_in[1] @[el2_lib.scala 514:16] - gpr_out[1] <= _T_623 @[el2_dec_gpr_ctl.scala 44:15] - node _T_624 = bits(gpr_wr_en, 2, 2) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[1] <= _T_623 @[el2_dec_gpr_ctl.scala 46:21] + node _T_624 = bits(gpr_wr_en, 2, 2) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_1 of rvclkhdr_21 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -6771,8 +6774,8 @@ circuit el2_dec : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_625 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_625 <= gpr_in[2] @[el2_lib.scala 514:16] - gpr_out[2] <= _T_625 @[el2_dec_gpr_ctl.scala 44:15] - node _T_626 = bits(gpr_wr_en, 3, 3) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[2] <= _T_625 @[el2_dec_gpr_ctl.scala 46:21] + node _T_626 = bits(gpr_wr_en, 3, 3) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_2 of rvclkhdr_22 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -6781,8 +6784,8 @@ circuit el2_dec : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_627 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_627 <= gpr_in[3] @[el2_lib.scala 514:16] - gpr_out[3] <= _T_627 @[el2_dec_gpr_ctl.scala 44:15] - node _T_628 = bits(gpr_wr_en, 4, 4) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[3] <= _T_627 @[el2_dec_gpr_ctl.scala 46:21] + node _T_628 = bits(gpr_wr_en, 4, 4) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_3 of rvclkhdr_23 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -6791,8 +6794,8 @@ circuit el2_dec : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_629 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_629 <= gpr_in[4] @[el2_lib.scala 514:16] - gpr_out[4] <= _T_629 @[el2_dec_gpr_ctl.scala 44:15] - node _T_630 = bits(gpr_wr_en, 5, 5) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[4] <= _T_629 @[el2_dec_gpr_ctl.scala 46:21] + node _T_630 = bits(gpr_wr_en, 5, 5) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_4 of rvclkhdr_24 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -6801,8 +6804,8 @@ circuit el2_dec : rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_631 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_631 <= gpr_in[5] @[el2_lib.scala 514:16] - gpr_out[5] <= _T_631 @[el2_dec_gpr_ctl.scala 44:15] - node _T_632 = bits(gpr_wr_en, 6, 6) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[5] <= _T_631 @[el2_dec_gpr_ctl.scala 46:21] + node _T_632 = bits(gpr_wr_en, 6, 6) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_5 of rvclkhdr_25 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset @@ -6811,8 +6814,8 @@ circuit el2_dec : rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_633 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_633 <= gpr_in[6] @[el2_lib.scala 514:16] - gpr_out[6] <= _T_633 @[el2_dec_gpr_ctl.scala 44:15] - node _T_634 = bits(gpr_wr_en, 7, 7) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[6] <= _T_633 @[el2_dec_gpr_ctl.scala 46:21] + node _T_634 = bits(gpr_wr_en, 7, 7) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_6 of rvclkhdr_26 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset @@ -6821,8 +6824,8 @@ circuit el2_dec : rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_635 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_635 <= gpr_in[7] @[el2_lib.scala 514:16] - gpr_out[7] <= _T_635 @[el2_dec_gpr_ctl.scala 44:15] - node _T_636 = bits(gpr_wr_en, 8, 8) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[7] <= _T_635 @[el2_dec_gpr_ctl.scala 46:21] + node _T_636 = bits(gpr_wr_en, 8, 8) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_7 of rvclkhdr_27 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset @@ -6831,8 +6834,8 @@ circuit el2_dec : rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_637 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_637 <= gpr_in[8] @[el2_lib.scala 514:16] - gpr_out[8] <= _T_637 @[el2_dec_gpr_ctl.scala 44:15] - node _T_638 = bits(gpr_wr_en, 9, 9) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[8] <= _T_637 @[el2_dec_gpr_ctl.scala 46:21] + node _T_638 = bits(gpr_wr_en, 9, 9) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_8 of rvclkhdr_28 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset @@ -6841,8 +6844,8 @@ circuit el2_dec : rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_639 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_639 <= gpr_in[9] @[el2_lib.scala 514:16] - gpr_out[9] <= _T_639 @[el2_dec_gpr_ctl.scala 44:15] - node _T_640 = bits(gpr_wr_en, 10, 10) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[9] <= _T_639 @[el2_dec_gpr_ctl.scala 46:21] + node _T_640 = bits(gpr_wr_en, 10, 10) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_9 of rvclkhdr_29 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset @@ -6851,8 +6854,8 @@ circuit el2_dec : rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_641 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_641 <= gpr_in[10] @[el2_lib.scala 514:16] - gpr_out[10] <= _T_641 @[el2_dec_gpr_ctl.scala 44:15] - node _T_642 = bits(gpr_wr_en, 11, 11) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[10] <= _T_641 @[el2_dec_gpr_ctl.scala 46:21] + node _T_642 = bits(gpr_wr_en, 11, 11) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_10 of rvclkhdr_30 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset @@ -6861,8 +6864,8 @@ circuit el2_dec : rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_643 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_643 <= gpr_in[11] @[el2_lib.scala 514:16] - gpr_out[11] <= _T_643 @[el2_dec_gpr_ctl.scala 44:15] - node _T_644 = bits(gpr_wr_en, 12, 12) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[11] <= _T_643 @[el2_dec_gpr_ctl.scala 46:21] + node _T_644 = bits(gpr_wr_en, 12, 12) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_11 of rvclkhdr_31 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset @@ -6871,8 +6874,8 @@ circuit el2_dec : rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_645 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_645 <= gpr_in[12] @[el2_lib.scala 514:16] - gpr_out[12] <= _T_645 @[el2_dec_gpr_ctl.scala 44:15] - node _T_646 = bits(gpr_wr_en, 13, 13) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[12] <= _T_645 @[el2_dec_gpr_ctl.scala 46:21] + node _T_646 = bits(gpr_wr_en, 13, 13) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_12 of rvclkhdr_32 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset @@ -6881,8 +6884,8 @@ circuit el2_dec : rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_647 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_647 <= gpr_in[13] @[el2_lib.scala 514:16] - gpr_out[13] <= _T_647 @[el2_dec_gpr_ctl.scala 44:15] - node _T_648 = bits(gpr_wr_en, 14, 14) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[13] <= _T_647 @[el2_dec_gpr_ctl.scala 46:21] + node _T_648 = bits(gpr_wr_en, 14, 14) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_13 of rvclkhdr_33 @[el2_lib.scala 508:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset @@ -6891,8 +6894,8 @@ circuit el2_dec : rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_649 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_649 <= gpr_in[14] @[el2_lib.scala 514:16] - gpr_out[14] <= _T_649 @[el2_dec_gpr_ctl.scala 44:15] - node _T_650 = bits(gpr_wr_en, 15, 15) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[14] <= _T_649 @[el2_dec_gpr_ctl.scala 46:21] + node _T_650 = bits(gpr_wr_en, 15, 15) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_14 of rvclkhdr_34 @[el2_lib.scala 508:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset @@ -6901,8 +6904,8 @@ circuit el2_dec : rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_651 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_651 <= gpr_in[15] @[el2_lib.scala 514:16] - gpr_out[15] <= _T_651 @[el2_dec_gpr_ctl.scala 44:15] - node _T_652 = bits(gpr_wr_en, 16, 16) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[15] <= _T_651 @[el2_dec_gpr_ctl.scala 46:21] + node _T_652 = bits(gpr_wr_en, 16, 16) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_15 of rvclkhdr_35 @[el2_lib.scala 508:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset @@ -6911,8 +6914,8 @@ circuit el2_dec : rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_653 : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_653 <= gpr_in[16] @[el2_lib.scala 514:16] - gpr_out[16] <= _T_653 @[el2_dec_gpr_ctl.scala 44:15] - node _T_654 = bits(gpr_wr_en, 17, 17) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[16] <= _T_653 @[el2_dec_gpr_ctl.scala 46:21] + node _T_654 = bits(gpr_wr_en, 17, 17) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_16 of rvclkhdr_36 @[el2_lib.scala 508:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset @@ -6921,8 +6924,8 @@ circuit el2_dec : rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_655 : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_655 <= gpr_in[17] @[el2_lib.scala 514:16] - gpr_out[17] <= _T_655 @[el2_dec_gpr_ctl.scala 44:15] - node _T_656 = bits(gpr_wr_en, 18, 18) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[17] <= _T_655 @[el2_dec_gpr_ctl.scala 46:21] + node _T_656 = bits(gpr_wr_en, 18, 18) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_17 of rvclkhdr_37 @[el2_lib.scala 508:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset @@ -6931,8 +6934,8 @@ circuit el2_dec : rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_657 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_657 <= gpr_in[18] @[el2_lib.scala 514:16] - gpr_out[18] <= _T_657 @[el2_dec_gpr_ctl.scala 44:15] - node _T_658 = bits(gpr_wr_en, 19, 19) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[18] <= _T_657 @[el2_dec_gpr_ctl.scala 46:21] + node _T_658 = bits(gpr_wr_en, 19, 19) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_18 of rvclkhdr_38 @[el2_lib.scala 508:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset @@ -6941,8 +6944,8 @@ circuit el2_dec : rvclkhdr_18.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_659 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_659 <= gpr_in[19] @[el2_lib.scala 514:16] - gpr_out[19] <= _T_659 @[el2_dec_gpr_ctl.scala 44:15] - node _T_660 = bits(gpr_wr_en, 20, 20) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[19] <= _T_659 @[el2_dec_gpr_ctl.scala 46:21] + node _T_660 = bits(gpr_wr_en, 20, 20) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_19 of rvclkhdr_39 @[el2_lib.scala 508:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset @@ -6951,8 +6954,8 @@ circuit el2_dec : rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_661 : UInt, rvclkhdr_19.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_661 <= gpr_in[20] @[el2_lib.scala 514:16] - gpr_out[20] <= _T_661 @[el2_dec_gpr_ctl.scala 44:15] - node _T_662 = bits(gpr_wr_en, 21, 21) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[20] <= _T_661 @[el2_dec_gpr_ctl.scala 46:21] + node _T_662 = bits(gpr_wr_en, 21, 21) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_20 of rvclkhdr_40 @[el2_lib.scala 508:23] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset @@ -6961,8 +6964,8 @@ circuit el2_dec : rvclkhdr_20.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_663 : UInt, rvclkhdr_20.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_663 <= gpr_in[21] @[el2_lib.scala 514:16] - gpr_out[21] <= _T_663 @[el2_dec_gpr_ctl.scala 44:15] - node _T_664 = bits(gpr_wr_en, 22, 22) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[21] <= _T_663 @[el2_dec_gpr_ctl.scala 46:21] + node _T_664 = bits(gpr_wr_en, 22, 22) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_21 of rvclkhdr_41 @[el2_lib.scala 508:23] rvclkhdr_21.clock <= clock rvclkhdr_21.reset <= reset @@ -6971,8 +6974,8 @@ circuit el2_dec : rvclkhdr_21.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_665 : UInt, rvclkhdr_21.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_665 <= gpr_in[22] @[el2_lib.scala 514:16] - gpr_out[22] <= _T_665 @[el2_dec_gpr_ctl.scala 44:15] - node _T_666 = bits(gpr_wr_en, 23, 23) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[22] <= _T_665 @[el2_dec_gpr_ctl.scala 46:21] + node _T_666 = bits(gpr_wr_en, 23, 23) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_22 of rvclkhdr_42 @[el2_lib.scala 508:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset @@ -6981,8 +6984,8 @@ circuit el2_dec : rvclkhdr_22.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_667 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_667 <= gpr_in[23] @[el2_lib.scala 514:16] - gpr_out[23] <= _T_667 @[el2_dec_gpr_ctl.scala 44:15] - node _T_668 = bits(gpr_wr_en, 24, 24) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[23] <= _T_667 @[el2_dec_gpr_ctl.scala 46:21] + node _T_668 = bits(gpr_wr_en, 24, 24) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_23 of rvclkhdr_43 @[el2_lib.scala 508:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset @@ -6991,8 +6994,8 @@ circuit el2_dec : rvclkhdr_23.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_669 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_669 <= gpr_in[24] @[el2_lib.scala 514:16] - gpr_out[24] <= _T_669 @[el2_dec_gpr_ctl.scala 44:15] - node _T_670 = bits(gpr_wr_en, 25, 25) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[24] <= _T_669 @[el2_dec_gpr_ctl.scala 46:21] + node _T_670 = bits(gpr_wr_en, 25, 25) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_24 of rvclkhdr_44 @[el2_lib.scala 508:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset @@ -7001,8 +7004,8 @@ circuit el2_dec : rvclkhdr_24.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_671 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_671 <= gpr_in[25] @[el2_lib.scala 514:16] - gpr_out[25] <= _T_671 @[el2_dec_gpr_ctl.scala 44:15] - node _T_672 = bits(gpr_wr_en, 26, 26) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[25] <= _T_671 @[el2_dec_gpr_ctl.scala 46:21] + node _T_672 = bits(gpr_wr_en, 26, 26) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_25 of rvclkhdr_45 @[el2_lib.scala 508:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset @@ -7011,8 +7014,8 @@ circuit el2_dec : rvclkhdr_25.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_673 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_673 <= gpr_in[26] @[el2_lib.scala 514:16] - gpr_out[26] <= _T_673 @[el2_dec_gpr_ctl.scala 44:15] - node _T_674 = bits(gpr_wr_en, 27, 27) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[26] <= _T_673 @[el2_dec_gpr_ctl.scala 46:21] + node _T_674 = bits(gpr_wr_en, 27, 27) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_26 of rvclkhdr_46 @[el2_lib.scala 508:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset @@ -7021,8 +7024,8 @@ circuit el2_dec : rvclkhdr_26.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_675 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_675 <= gpr_in[27] @[el2_lib.scala 514:16] - gpr_out[27] <= _T_675 @[el2_dec_gpr_ctl.scala 44:15] - node _T_676 = bits(gpr_wr_en, 28, 28) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[27] <= _T_675 @[el2_dec_gpr_ctl.scala 46:21] + node _T_676 = bits(gpr_wr_en, 28, 28) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_27 of rvclkhdr_47 @[el2_lib.scala 508:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset @@ -7031,8 +7034,8 @@ circuit el2_dec : rvclkhdr_27.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_677 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_677 <= gpr_in[28] @[el2_lib.scala 514:16] - gpr_out[28] <= _T_677 @[el2_dec_gpr_ctl.scala 44:15] - node _T_678 = bits(gpr_wr_en, 29, 29) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[28] <= _T_677 @[el2_dec_gpr_ctl.scala 46:21] + node _T_678 = bits(gpr_wr_en, 29, 29) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_28 of rvclkhdr_48 @[el2_lib.scala 508:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset @@ -7041,8 +7044,8 @@ circuit el2_dec : rvclkhdr_28.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_679 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_679 <= gpr_in[29] @[el2_lib.scala 514:16] - gpr_out[29] <= _T_679 @[el2_dec_gpr_ctl.scala 44:15] - node _T_680 = bits(gpr_wr_en, 30, 30) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[29] <= _T_679 @[el2_dec_gpr_ctl.scala 46:21] + node _T_680 = bits(gpr_wr_en, 30, 30) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_29 of rvclkhdr_49 @[el2_lib.scala 508:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset @@ -7051,8 +7054,8 @@ circuit el2_dec : rvclkhdr_29.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_681 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_681 <= gpr_in[30] @[el2_lib.scala 514:16] - gpr_out[30] <= _T_681 @[el2_dec_gpr_ctl.scala 44:15] - node _T_682 = bits(gpr_wr_en, 31, 31) @[el2_dec_gpr_ctl.scala 44:43] + gpr_out[30] <= _T_681 @[el2_dec_gpr_ctl.scala 46:21] + node _T_682 = bits(gpr_wr_en, 31, 31) @[el2_dec_gpr_ctl.scala 46:49] inst rvclkhdr_30 of rvclkhdr_50 @[el2_lib.scala 508:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset @@ -7061,69 +7064,69 @@ circuit el2_dec : rvclkhdr_30.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_683 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_683 <= gpr_in[31] @[el2_lib.scala 514:16] - gpr_out[31] <= _T_683 @[el2_dec_gpr_ctl.scala 44:15] - node _T_684 = eq(io.raddr0, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_685 = bits(_T_684, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_686 = eq(io.raddr0, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_687 = bits(_T_686, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_688 = eq(io.raddr0, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_689 = bits(_T_688, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_690 = eq(io.raddr0, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_691 = bits(_T_690, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_692 = eq(io.raddr0, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_693 = bits(_T_692, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_694 = eq(io.raddr0, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_695 = bits(_T_694, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_696 = eq(io.raddr0, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_697 = bits(_T_696, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_698 = eq(io.raddr0, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_699 = bits(_T_698, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_700 = eq(io.raddr0, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_701 = bits(_T_700, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_702 = eq(io.raddr0, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_703 = bits(_T_702, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_704 = eq(io.raddr0, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_705 = bits(_T_704, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_706 = eq(io.raddr0, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_707 = bits(_T_706, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_708 = eq(io.raddr0, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_709 = bits(_T_708, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_710 = eq(io.raddr0, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_711 = bits(_T_710, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_712 = eq(io.raddr0, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_713 = bits(_T_712, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_714 = eq(io.raddr0, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_715 = bits(_T_714, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_716 = eq(io.raddr0, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_717 = bits(_T_716, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_718 = eq(io.raddr0, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_719 = bits(_T_718, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_720 = eq(io.raddr0, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_721 = bits(_T_720, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_722 = eq(io.raddr0, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_723 = bits(_T_722, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_724 = eq(io.raddr0, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_725 = bits(_T_724, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_726 = eq(io.raddr0, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_727 = bits(_T_726, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_728 = eq(io.raddr0, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_729 = bits(_T_728, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_730 = eq(io.raddr0, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_731 = bits(_T_730, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_732 = eq(io.raddr0, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_733 = bits(_T_732, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_734 = eq(io.raddr0, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_735 = bits(_T_734, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_736 = eq(io.raddr0, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_737 = bits(_T_736, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_738 = eq(io.raddr0, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_739 = bits(_T_738, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_740 = eq(io.raddr0, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_741 = bits(_T_740, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_742 = eq(io.raddr0, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_743 = bits(_T_742, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] - node _T_744 = eq(io.raddr0, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 47:49] - node _T_745 = bits(_T_744, 0, 0) @[el2_dec_gpr_ctl.scala 47:57] + gpr_out[31] <= _T_683 @[el2_dec_gpr_ctl.scala 46:21] + node _T_684 = eq(io.raddr0, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_685 = bits(_T_684, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_686 = eq(io.raddr0, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_687 = bits(_T_686, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_688 = eq(io.raddr0, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_689 = bits(_T_688, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_690 = eq(io.raddr0, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_691 = bits(_T_690, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_692 = eq(io.raddr0, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_693 = bits(_T_692, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_694 = eq(io.raddr0, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_695 = bits(_T_694, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_696 = eq(io.raddr0, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_697 = bits(_T_696, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_698 = eq(io.raddr0, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_699 = bits(_T_698, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_700 = eq(io.raddr0, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_701 = bits(_T_700, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_702 = eq(io.raddr0, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_703 = bits(_T_702, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_704 = eq(io.raddr0, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_705 = bits(_T_704, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_706 = eq(io.raddr0, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_707 = bits(_T_706, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_708 = eq(io.raddr0, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_709 = bits(_T_708, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_710 = eq(io.raddr0, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_711 = bits(_T_710, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_712 = eq(io.raddr0, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_713 = bits(_T_712, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_714 = eq(io.raddr0, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_715 = bits(_T_714, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_716 = eq(io.raddr0, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_717 = bits(_T_716, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_718 = eq(io.raddr0, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_719 = bits(_T_718, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_720 = eq(io.raddr0, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_721 = bits(_T_720, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_722 = eq(io.raddr0, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_723 = bits(_T_722, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_724 = eq(io.raddr0, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_725 = bits(_T_724, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_726 = eq(io.raddr0, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_727 = bits(_T_726, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_728 = eq(io.raddr0, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_729 = bits(_T_728, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_730 = eq(io.raddr0, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_731 = bits(_T_730, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_732 = eq(io.raddr0, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_733 = bits(_T_732, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_734 = eq(io.raddr0, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_735 = bits(_T_734, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_736 = eq(io.raddr0, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_737 = bits(_T_736, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_738 = eq(io.raddr0, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_739 = bits(_T_738, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_740 = eq(io.raddr0, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_741 = bits(_T_740, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_742 = eq(io.raddr0, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_743 = bits(_T_742, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] + node _T_744 = eq(io.raddr0, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 49:72] + node _T_745 = bits(_T_744, 0, 0) @[el2_dec_gpr_ctl.scala 49:80] node _T_746 = mux(_T_685, gpr_out[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_747 = mux(_T_687, gpr_out[2], UInt<1>("h00")) @[Mux.scala 27:72] node _T_748 = mux(_T_689, gpr_out[3], UInt<1>("h00")) @[Mux.scala 27:72] @@ -7187,69 +7190,69 @@ circuit el2_dec : node _T_806 = or(_T_805, _T_776) @[Mux.scala 27:72] wire _T_807 : UInt<32> @[Mux.scala 27:72] _T_807 <= _T_806 @[Mux.scala 27:72] - io.rd0 <= _T_807 @[el2_dec_gpr_ctl.scala 47:9] - node _T_808 = eq(io.raddr1, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_809 = bits(_T_808, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_810 = eq(io.raddr1, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_811 = bits(_T_810, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_812 = eq(io.raddr1, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_813 = bits(_T_812, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_814 = eq(io.raddr1, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_815 = bits(_T_814, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_816 = eq(io.raddr1, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_817 = bits(_T_816, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_818 = eq(io.raddr1, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_819 = bits(_T_818, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_820 = eq(io.raddr1, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_821 = bits(_T_820, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_822 = eq(io.raddr1, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_823 = bits(_T_822, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_824 = eq(io.raddr1, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_825 = bits(_T_824, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_826 = eq(io.raddr1, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_827 = bits(_T_826, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_828 = eq(io.raddr1, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_829 = bits(_T_828, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_830 = eq(io.raddr1, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_831 = bits(_T_830, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_832 = eq(io.raddr1, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_833 = bits(_T_832, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_834 = eq(io.raddr1, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_835 = bits(_T_834, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_836 = eq(io.raddr1, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_837 = bits(_T_836, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_838 = eq(io.raddr1, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_839 = bits(_T_838, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_840 = eq(io.raddr1, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_841 = bits(_T_840, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_842 = eq(io.raddr1, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_843 = bits(_T_842, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_844 = eq(io.raddr1, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_845 = bits(_T_844, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_846 = eq(io.raddr1, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_847 = bits(_T_846, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_848 = eq(io.raddr1, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_849 = bits(_T_848, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_850 = eq(io.raddr1, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_851 = bits(_T_850, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_852 = eq(io.raddr1, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_853 = bits(_T_852, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_854 = eq(io.raddr1, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_855 = bits(_T_854, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_856 = eq(io.raddr1, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_857 = bits(_T_856, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_858 = eq(io.raddr1, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_859 = bits(_T_858, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_860 = eq(io.raddr1, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_861 = bits(_T_860, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_862 = eq(io.raddr1, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_863 = bits(_T_862, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_864 = eq(io.raddr1, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_865 = bits(_T_864, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_866 = eq(io.raddr1, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_867 = bits(_T_866, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] - node _T_868 = eq(io.raddr1, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 48:49] - node _T_869 = bits(_T_868, 0, 0) @[el2_dec_gpr_ctl.scala 48:57] + io.gpr_exu.gpr_i0_rs1_d <= _T_807 @[el2_dec_gpr_ctl.scala 49:32] + node _T_808 = eq(io.raddr1, UInt<1>("h01")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_809 = bits(_T_808, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_810 = eq(io.raddr1, UInt<2>("h02")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_811 = bits(_T_810, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_812 = eq(io.raddr1, UInt<2>("h03")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_813 = bits(_T_812, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_814 = eq(io.raddr1, UInt<3>("h04")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_815 = bits(_T_814, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_816 = eq(io.raddr1, UInt<3>("h05")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_817 = bits(_T_816, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_818 = eq(io.raddr1, UInt<3>("h06")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_819 = bits(_T_818, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_820 = eq(io.raddr1, UInt<3>("h07")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_821 = bits(_T_820, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_822 = eq(io.raddr1, UInt<4>("h08")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_823 = bits(_T_822, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_824 = eq(io.raddr1, UInt<4>("h09")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_825 = bits(_T_824, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_826 = eq(io.raddr1, UInt<4>("h0a")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_827 = bits(_T_826, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_828 = eq(io.raddr1, UInt<4>("h0b")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_829 = bits(_T_828, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_830 = eq(io.raddr1, UInt<4>("h0c")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_831 = bits(_T_830, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_832 = eq(io.raddr1, UInt<4>("h0d")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_833 = bits(_T_832, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_834 = eq(io.raddr1, UInt<4>("h0e")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_835 = bits(_T_834, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_836 = eq(io.raddr1, UInt<4>("h0f")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_837 = bits(_T_836, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_838 = eq(io.raddr1, UInt<5>("h010")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_839 = bits(_T_838, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_840 = eq(io.raddr1, UInt<5>("h011")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_841 = bits(_T_840, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_842 = eq(io.raddr1, UInt<5>("h012")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_843 = bits(_T_842, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_844 = eq(io.raddr1, UInt<5>("h013")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_845 = bits(_T_844, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_846 = eq(io.raddr1, UInt<5>("h014")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_847 = bits(_T_846, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_848 = eq(io.raddr1, UInt<5>("h015")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_849 = bits(_T_848, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_850 = eq(io.raddr1, UInt<5>("h016")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_851 = bits(_T_850, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_852 = eq(io.raddr1, UInt<5>("h017")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_853 = bits(_T_852, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_854 = eq(io.raddr1, UInt<5>("h018")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_855 = bits(_T_854, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_856 = eq(io.raddr1, UInt<5>("h019")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_857 = bits(_T_856, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_858 = eq(io.raddr1, UInt<5>("h01a")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_859 = bits(_T_858, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_860 = eq(io.raddr1, UInt<5>("h01b")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_861 = bits(_T_860, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_862 = eq(io.raddr1, UInt<5>("h01c")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_863 = bits(_T_862, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_864 = eq(io.raddr1, UInt<5>("h01d")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_865 = bits(_T_864, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_866 = eq(io.raddr1, UInt<5>("h01e")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_867 = bits(_T_866, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] + node _T_868 = eq(io.raddr1, UInt<5>("h01f")) @[el2_dec_gpr_ctl.scala 50:72] + node _T_869 = bits(_T_868, 0, 0) @[el2_dec_gpr_ctl.scala 50:80] node _T_870 = mux(_T_809, gpr_out[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_871 = mux(_T_811, gpr_out[2], UInt<1>("h00")) @[Mux.scala 27:72] node _T_872 = mux(_T_813, gpr_out[3], UInt<1>("h00")) @[Mux.scala 27:72] @@ -7313,7 +7316,7 @@ circuit el2_dec : node _T_930 = or(_T_929, _T_900) @[Mux.scala 27:72] wire _T_931 : UInt<32> @[Mux.scala 27:72] _T_931 <= _T_930 @[Mux.scala 27:72] - io.rd1 <= _T_931 @[el2_dec_gpr_ctl.scala 48:9] + io.gpr_exu.gpr_i0_rs2_d <= _T_931 @[el2_dec_gpr_ctl.scala 50:32] extmodule gated_latch_51 : output Q : Clock @@ -7428,32 +7431,32 @@ circuit el2_dec : mitcnt1 <= UInt<1>("h00") wire mitcnt0 : UInt<32> mitcnt0 <= UInt<1>("h00") - node mit0_match_ns = geq(mitcnt0, mitb0) @[el2_dec_tlu_ctl.scala 2752:30] - node mit1_match_ns = geq(mitcnt1, mitb1) @[el2_dec_tlu_ctl.scala 2753:30] - io.dec_timer_t0_pulse <= mit0_match_ns @[el2_dec_tlu_ctl.scala 2755:25] - io.dec_timer_t1_pulse <= mit1_match_ns @[el2_dec_tlu_ctl.scala 2756:25] - node _T = eq(io.dec_csr_wraddr_r, UInt<12>("h07d2")) @[el2_dec_tlu_ctl.scala 2763:66] - node wr_mitcnt0_r = and(io.dec_csr_wen_r_mod, _T) @[el2_dec_tlu_ctl.scala 2763:43] - node _T_1 = bits(mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2765:31] - node _T_2 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2765:50] - node _T_3 = bits(mitctl0, 2, 2) @[el2_dec_tlu_ctl.scala 2765:79] - node _T_4 = or(_T_2, _T_3) @[el2_dec_tlu_ctl.scala 2765:70] - node _T_5 = and(_T_1, _T_4) @[el2_dec_tlu_ctl.scala 2765:47] - node _T_6 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2765:106] - node _T_7 = bits(mitctl0, 1, 1) @[el2_dec_tlu_ctl.scala 2765:141] - node _T_8 = or(_T_6, _T_7) @[el2_dec_tlu_ctl.scala 2765:132] - node _T_9 = and(_T_5, _T_8) @[el2_dec_tlu_ctl.scala 2765:103] - node _T_10 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2765:167] - node mitcnt0_inc_ok = and(_T_9, _T_10) @[el2_dec_tlu_ctl.scala 2765:165] - node _T_11 = add(mitcnt0, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2766:29] - node mitcnt0_inc = tail(_T_11, 1) @[el2_dec_tlu_ctl.scala 2766:29] - node _T_12 = bits(mit0_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2767:38] - node _T_13 = bits(wr_mitcnt0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2767:68] - node _T_14 = mux(_T_13, io.dec_csr_wrdata_r, mitcnt0_inc) @[el2_dec_tlu_ctl.scala 2767:54] - node mitcnt0_ns = mux(_T_12, UInt<1>("h00"), _T_14) @[el2_dec_tlu_ctl.scala 2767:23] - node _T_15 = or(wr_mitcnt0_r, mitcnt0_inc_ok) @[el2_dec_tlu_ctl.scala 2768:59] - node _T_16 = or(_T_15, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2768:76] - node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 2768:93] + node mit0_match_ns = geq(mitcnt0, mitb0) @[el2_dec_tlu_ctl.scala 2754:36] + node mit1_match_ns = geq(mitcnt1, mitb1) @[el2_dec_tlu_ctl.scala 2755:36] + io.dec_timer_t0_pulse <= mit0_match_ns @[el2_dec_tlu_ctl.scala 2757:31] + io.dec_timer_t1_pulse <= mit1_match_ns @[el2_dec_tlu_ctl.scala 2758:31] + node _T = eq(io.dec_csr_wraddr_r, UInt<12>("h07d2")) @[el2_dec_tlu_ctl.scala 2765:72] + node wr_mitcnt0_r = and(io.dec_csr_wen_r_mod, _T) @[el2_dec_tlu_ctl.scala 2765:49] + node _T_1 = bits(mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2767:37] + node _T_2 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2767:56] + node _T_3 = bits(mitctl0, 2, 2) @[el2_dec_tlu_ctl.scala 2767:85] + node _T_4 = or(_T_2, _T_3) @[el2_dec_tlu_ctl.scala 2767:76] + node _T_5 = and(_T_1, _T_4) @[el2_dec_tlu_ctl.scala 2767:53] + node _T_6 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2767:112] + node _T_7 = bits(mitctl0, 1, 1) @[el2_dec_tlu_ctl.scala 2767:147] + node _T_8 = or(_T_6, _T_7) @[el2_dec_tlu_ctl.scala 2767:138] + node _T_9 = and(_T_5, _T_8) @[el2_dec_tlu_ctl.scala 2767:109] + node _T_10 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2767:173] + node mitcnt0_inc_ok = and(_T_9, _T_10) @[el2_dec_tlu_ctl.scala 2767:171] + node _T_11 = add(mitcnt0, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2768:35] + node mitcnt0_inc = tail(_T_11, 1) @[el2_dec_tlu_ctl.scala 2768:35] + node _T_12 = bits(mit0_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2769:44] + node _T_13 = bits(wr_mitcnt0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2769:74] + node _T_14 = mux(_T_13, io.dec_csr_wrdata_r, mitcnt0_inc) @[el2_dec_tlu_ctl.scala 2769:60] + node mitcnt0_ns = mux(_T_12, UInt<1>("h00"), _T_14) @[el2_dec_tlu_ctl.scala 2769:29] + node _T_15 = or(wr_mitcnt0_r, mitcnt0_inc_ok) @[el2_dec_tlu_ctl.scala 2770:59] + node _T_16 = or(_T_15, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2770:76] + node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 2770:93] inst rvclkhdr of rvclkhdr_51 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -7462,34 +7465,34 @@ circuit el2_dec : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_18 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_18 <= mitcnt0_ns @[el2_lib.scala 514:16] - mitcnt0 <= _T_18 @[el2_dec_tlu_ctl.scala 2768:25] - node _T_19 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d5")) @[el2_dec_tlu_ctl.scala 2775:66] - node wr_mitcnt1_r = and(io.dec_csr_wen_r_mod, _T_19) @[el2_dec_tlu_ctl.scala 2775:43] - node _T_20 = bits(mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2777:31] - node _T_21 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2777:50] - node _T_22 = bits(mitctl1, 2, 2) @[el2_dec_tlu_ctl.scala 2777:79] - node _T_23 = or(_T_21, _T_22) @[el2_dec_tlu_ctl.scala 2777:70] - node _T_24 = and(_T_20, _T_23) @[el2_dec_tlu_ctl.scala 2777:47] - node _T_25 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2777:106] - node _T_26 = bits(mitctl1, 1, 1) @[el2_dec_tlu_ctl.scala 2777:141] - node _T_27 = or(_T_25, _T_26) @[el2_dec_tlu_ctl.scala 2777:132] - node _T_28 = and(_T_24, _T_27) @[el2_dec_tlu_ctl.scala 2777:103] - node _T_29 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2777:167] - node mitcnt1_inc_ok = and(_T_28, _T_29) @[el2_dec_tlu_ctl.scala 2777:165] + mitcnt0 <= _T_18 @[el2_dec_tlu_ctl.scala 2770:25] + node _T_19 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d5")) @[el2_dec_tlu_ctl.scala 2777:72] + node wr_mitcnt1_r = and(io.dec_csr_wen_r_mod, _T_19) @[el2_dec_tlu_ctl.scala 2777:49] + node _T_20 = bits(mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2779:37] + node _T_21 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2779:56] + node _T_22 = bits(mitctl1, 2, 2) @[el2_dec_tlu_ctl.scala 2779:85] + node _T_23 = or(_T_21, _T_22) @[el2_dec_tlu_ctl.scala 2779:76] + node _T_24 = and(_T_20, _T_23) @[el2_dec_tlu_ctl.scala 2779:53] + node _T_25 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2779:112] + node _T_26 = bits(mitctl1, 1, 1) @[el2_dec_tlu_ctl.scala 2779:147] + node _T_27 = or(_T_25, _T_26) @[el2_dec_tlu_ctl.scala 2779:138] + node _T_28 = and(_T_24, _T_27) @[el2_dec_tlu_ctl.scala 2779:109] + node _T_29 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2779:173] + node mitcnt1_inc_ok = and(_T_28, _T_29) @[el2_dec_tlu_ctl.scala 2779:171] node _T_30 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_31 = bits(mitctl1, 3, 3) @[el2_dec_tlu_ctl.scala 2780:62] - node _T_32 = not(_T_31) @[el2_dec_tlu_ctl.scala 2780:54] - node _T_33 = or(_T_32, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2780:66] + node _T_31 = bits(mitctl1, 3, 3) @[el2_dec_tlu_ctl.scala 2782:68] + node _T_32 = not(_T_31) @[el2_dec_tlu_ctl.scala 2782:60] + node _T_33 = or(_T_32, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2782:72] node _T_34 = cat(_T_30, _T_33) @[Cat.scala 29:58] - node _T_35 = add(mitcnt1, _T_34) @[el2_dec_tlu_ctl.scala 2780:29] - node mitcnt1_inc = tail(_T_35, 1) @[el2_dec_tlu_ctl.scala 2780:29] - node _T_36 = bits(mit1_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2781:39] - node _T_37 = bits(wr_mitcnt1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2781:69] - node _T_38 = mux(_T_37, io.dec_csr_wrdata_r, mitcnt1_inc) @[el2_dec_tlu_ctl.scala 2781:55] - node mitcnt1_ns = mux(_T_36, UInt<1>("h00"), _T_38) @[el2_dec_tlu_ctl.scala 2781:24] - node _T_39 = or(wr_mitcnt1_r, mitcnt1_inc_ok) @[el2_dec_tlu_ctl.scala 2782:52] - node _T_40 = or(_T_39, mit1_match_ns) @[el2_dec_tlu_ctl.scala 2782:69] - node _T_41 = bits(_T_40, 0, 0) @[el2_dec_tlu_ctl.scala 2782:86] + node _T_35 = add(mitcnt1, _T_34) @[el2_dec_tlu_ctl.scala 2782:35] + node mitcnt1_inc = tail(_T_35, 1) @[el2_dec_tlu_ctl.scala 2782:35] + node _T_36 = bits(mit1_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2783:45] + node _T_37 = bits(wr_mitcnt1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2783:75] + node _T_38 = mux(_T_37, io.dec_csr_wrdata_r, mitcnt1_inc) @[el2_dec_tlu_ctl.scala 2783:61] + node mitcnt1_ns = mux(_T_36, UInt<1>("h00"), _T_38) @[el2_dec_tlu_ctl.scala 2783:30] + node _T_39 = or(wr_mitcnt1_r, mitcnt1_inc_ok) @[el2_dec_tlu_ctl.scala 2784:60] + node _T_40 = or(_T_39, mit1_match_ns) @[el2_dec_tlu_ctl.scala 2784:77] + node _T_41 = bits(_T_40, 0, 0) @[el2_dec_tlu_ctl.scala 2784:94] inst rvclkhdr_1 of rvclkhdr_52 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -7498,11 +7501,11 @@ circuit el2_dec : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_42 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_42 <= mitcnt1_ns @[el2_lib.scala 514:16] - mitcnt1 <= _T_42 @[el2_dec_tlu_ctl.scala 2782:17] - node _T_43 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d3")) @[el2_dec_tlu_ctl.scala 2789:64] - node wr_mitb0_r = and(io.dec_csr_wen_r_mod, _T_43) @[el2_dec_tlu_ctl.scala 2789:41] - node _T_44 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2790:30] - node _T_45 = bits(wr_mitb0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2790:63] + mitcnt1 <= _T_42 @[el2_dec_tlu_ctl.scala 2784:25] + node _T_43 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d3")) @[el2_dec_tlu_ctl.scala 2791:70] + node wr_mitb0_r = and(io.dec_csr_wen_r_mod, _T_43) @[el2_dec_tlu_ctl.scala 2791:47] + node _T_44 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2792:38] + node _T_45 = bits(wr_mitb0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2792:71] inst rvclkhdr_2 of rvclkhdr_53 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -7511,12 +7514,12 @@ circuit el2_dec : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mitb0_b : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mitb0_b <= _T_44 @[el2_lib.scala 514:16] - node _T_46 = not(mitb0_b) @[el2_dec_tlu_ctl.scala 2791:14] - mitb0 <= _T_46 @[el2_dec_tlu_ctl.scala 2791:11] - node _T_47 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d6")) @[el2_dec_tlu_ctl.scala 2798:63] - node wr_mitb1_r = and(io.dec_csr_wen_r_mod, _T_47) @[el2_dec_tlu_ctl.scala 2798:41] - node _T_48 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2799:23] - node _T_49 = bits(wr_mitb1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2799:56] + node _T_46 = not(mitb0_b) @[el2_dec_tlu_ctl.scala 2793:22] + mitb0 <= _T_46 @[el2_dec_tlu_ctl.scala 2793:19] + node _T_47 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d6")) @[el2_dec_tlu_ctl.scala 2800:69] + node wr_mitb1_r = and(io.dec_csr_wen_r_mod, _T_47) @[el2_dec_tlu_ctl.scala 2800:47] + node _T_48 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2801:29] + node _T_49 = bits(wr_mitb1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2801:62] inst rvclkhdr_3 of rvclkhdr_54 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -7525,55 +7528,55 @@ circuit el2_dec : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mitb1_b : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mitb1_b <= _T_48 @[el2_lib.scala 514:16] - node _T_50 = not(mitb1_b) @[el2_dec_tlu_ctl.scala 2800:12] - mitb1 <= _T_50 @[el2_dec_tlu_ctl.scala 2800:9] - node _T_51 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d4")) @[el2_dec_tlu_ctl.scala 2811:66] - node wr_mitctl0_r = and(io.dec_csr_wen_r_mod, _T_51) @[el2_dec_tlu_ctl.scala 2811:43] - node _T_52 = bits(wr_mitctl0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2812:45] - node _T_53 = bits(io.dec_csr_wrdata_r, 2, 0) @[el2_dec_tlu_ctl.scala 2812:72] - node _T_54 = bits(mitctl0, 2, 0) @[el2_dec_tlu_ctl.scala 2812:86] - node mitctl0_ns = mux(_T_52, _T_53, _T_54) @[el2_dec_tlu_ctl.scala 2812:31] - node _T_55 = bits(mitctl0_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2814:35] - node mitctl0_0_b_ns = not(_T_55) @[el2_dec_tlu_ctl.scala 2814:24] - reg mitctl0_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2815:54] - mitctl0_0_b <= mitctl0_0_b_ns @[el2_dec_tlu_ctl.scala 2815:54] - node _T_56 = bits(mitctl0_ns, 2, 1) @[el2_dec_tlu_ctl.scala 2816:78] - reg _T_57 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2816:67] - _T_57 <= _T_56 @[el2_dec_tlu_ctl.scala 2816:67] - node _T_58 = not(mitctl0_0_b) @[el2_dec_tlu_ctl.scala 2816:90] + node _T_50 = not(mitb1_b) @[el2_dec_tlu_ctl.scala 2802:18] + mitb1 <= _T_50 @[el2_dec_tlu_ctl.scala 2802:15] + node _T_51 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d4")) @[el2_dec_tlu_ctl.scala 2813:72] + node wr_mitctl0_r = and(io.dec_csr_wen_r_mod, _T_51) @[el2_dec_tlu_ctl.scala 2813:49] + node _T_52 = bits(wr_mitctl0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2814:45] + node _T_53 = bits(io.dec_csr_wrdata_r, 2, 0) @[el2_dec_tlu_ctl.scala 2814:72] + node _T_54 = bits(mitctl0, 2, 0) @[el2_dec_tlu_ctl.scala 2814:86] + node mitctl0_ns = mux(_T_52, _T_53, _T_54) @[el2_dec_tlu_ctl.scala 2814:31] + node _T_55 = bits(mitctl0_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2816:41] + node mitctl0_0_b_ns = not(_T_55) @[el2_dec_tlu_ctl.scala 2816:30] + reg mitctl0_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2817:60] + mitctl0_0_b <= mitctl0_0_b_ns @[el2_dec_tlu_ctl.scala 2817:60] + node _T_56 = bits(mitctl0_ns, 2, 1) @[el2_dec_tlu_ctl.scala 2818:78] + reg _T_57 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2818:67] + _T_57 <= _T_56 @[el2_dec_tlu_ctl.scala 2818:67] + node _T_58 = not(mitctl0_0_b) @[el2_dec_tlu_ctl.scala 2818:90] node _T_59 = cat(_T_57, _T_58) @[Cat.scala 29:58] - mitctl0 <= _T_59 @[el2_dec_tlu_ctl.scala 2816:31] - node _T_60 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d7")) @[el2_dec_tlu_ctl.scala 2826:65] - node wr_mitctl1_r = and(io.dec_csr_wen_r_mod, _T_60) @[el2_dec_tlu_ctl.scala 2826:43] - node _T_61 = bits(wr_mitctl1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2827:45] - node _T_62 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2827:71] - node _T_63 = bits(mitctl1, 3, 0) @[el2_dec_tlu_ctl.scala 2827:85] - node mitctl1_ns = mux(_T_61, _T_62, _T_63) @[el2_dec_tlu_ctl.scala 2827:31] - node _T_64 = bits(mitctl1_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2828:34] - node mitctl1_0_b_ns = not(_T_64) @[el2_dec_tlu_ctl.scala 2828:23] - reg mitctl1_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2829:49] - mitctl1_0_b <= mitctl1_0_b_ns @[el2_dec_tlu_ctl.scala 2829:49] - node _T_65 = bits(mitctl1_ns, 3, 1) @[el2_dec_tlu_ctl.scala 2830:57] - reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2830:46] - _T_66 <= _T_65 @[el2_dec_tlu_ctl.scala 2830:46] - node _T_67 = not(mitctl1_0_b) @[el2_dec_tlu_ctl.scala 2830:69] + mitctl0 <= _T_59 @[el2_dec_tlu_ctl.scala 2818:31] + node _T_60 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d7")) @[el2_dec_tlu_ctl.scala 2828:71] + node wr_mitctl1_r = and(io.dec_csr_wen_r_mod, _T_60) @[el2_dec_tlu_ctl.scala 2828:49] + node _T_61 = bits(wr_mitctl1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2829:45] + node _T_62 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2829:71] + node _T_63 = bits(mitctl1, 3, 0) @[el2_dec_tlu_ctl.scala 2829:85] + node mitctl1_ns = mux(_T_61, _T_62, _T_63) @[el2_dec_tlu_ctl.scala 2829:31] + node _T_64 = bits(mitctl1_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2830:40] + node mitctl1_0_b_ns = not(_T_64) @[el2_dec_tlu_ctl.scala 2830:29] + reg mitctl1_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2831:55] + mitctl1_0_b <= mitctl1_0_b_ns @[el2_dec_tlu_ctl.scala 2831:55] + node _T_65 = bits(mitctl1_ns, 3, 1) @[el2_dec_tlu_ctl.scala 2832:63] + reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2832:52] + _T_66 <= _T_65 @[el2_dec_tlu_ctl.scala 2832:52] + node _T_67 = not(mitctl1_0_b) @[el2_dec_tlu_ctl.scala 2832:75] node _T_68 = cat(_T_66, _T_67) @[Cat.scala 29:58] - mitctl1 <= _T_68 @[el2_dec_tlu_ctl.scala 2830:10] - node _T_69 = or(io.csr_mitcnt1, io.csr_mitcnt0) @[el2_dec_tlu_ctl.scala 2832:43] - node _T_70 = or(_T_69, io.csr_mitb1) @[el2_dec_tlu_ctl.scala 2832:60] - node _T_71 = or(_T_70, io.csr_mitb0) @[el2_dec_tlu_ctl.scala 2832:75] - node _T_72 = or(_T_71, io.csr_mitctl0) @[el2_dec_tlu_ctl.scala 2832:90] - node _T_73 = or(_T_72, io.csr_mitctl1) @[el2_dec_tlu_ctl.scala 2832:107] - io.dec_timer_read_d <= _T_73 @[el2_dec_tlu_ctl.scala 2832:25] - node _T_74 = bits(io.csr_mitcnt0, 0, 0) @[el2_dec_tlu_ctl.scala 2834:20] - node _T_75 = bits(mitcnt0, 31, 0) @[el2_dec_tlu_ctl.scala 2834:39] - node _T_76 = bits(io.csr_mitcnt1, 0, 0) @[el2_dec_tlu_ctl.scala 2835:20] - node _T_77 = bits(io.csr_mitb0, 0, 0) @[el2_dec_tlu_ctl.scala 2836:18] - node _T_78 = bits(io.csr_mitb1, 0, 0) @[el2_dec_tlu_ctl.scala 2837:18] - node _T_79 = bits(io.csr_mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2838:20] + mitctl1 <= _T_68 @[el2_dec_tlu_ctl.scala 2832:16] + node _T_69 = or(io.csr_mitcnt1, io.csr_mitcnt0) @[el2_dec_tlu_ctl.scala 2834:51] + node _T_70 = or(_T_69, io.csr_mitb1) @[el2_dec_tlu_ctl.scala 2834:68] + node _T_71 = or(_T_70, io.csr_mitb0) @[el2_dec_tlu_ctl.scala 2834:83] + node _T_72 = or(_T_71, io.csr_mitctl0) @[el2_dec_tlu_ctl.scala 2834:98] + node _T_73 = or(_T_72, io.csr_mitctl1) @[el2_dec_tlu_ctl.scala 2834:115] + io.dec_timer_read_d <= _T_73 @[el2_dec_tlu_ctl.scala 2834:33] + node _T_74 = bits(io.csr_mitcnt0, 0, 0) @[el2_dec_tlu_ctl.scala 2836:25] + node _T_75 = bits(mitcnt0, 31, 0) @[el2_dec_tlu_ctl.scala 2836:44] + node _T_76 = bits(io.csr_mitcnt1, 0, 0) @[el2_dec_tlu_ctl.scala 2837:32] + node _T_77 = bits(io.csr_mitb0, 0, 0) @[el2_dec_tlu_ctl.scala 2838:30] + node _T_78 = bits(io.csr_mitb1, 0, 0) @[el2_dec_tlu_ctl.scala 2839:30] + node _T_79 = bits(io.csr_mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2840:32] node _T_80 = mux(UInt<1>("h00"), UInt<29>("h01fffffff"), UInt<29>("h00")) @[Bitwise.scala 72:12] node _T_81 = cat(_T_80, mitctl0) @[Cat.scala 29:58] - node _T_82 = bits(io.csr_mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2839:20] + node _T_82 = bits(io.csr_mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2841:32] node _T_83 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_84 = cat(_T_83, mitctl1) @[Cat.scala 29:58] node _T_85 = mux(_T_74, _T_75, UInt<1>("h00")) @[Mux.scala 27:72] @@ -7589,7 +7592,7 @@ circuit el2_dec : node _T_95 = or(_T_94, _T_90) @[Mux.scala 27:72] wire _T_96 : UInt<32> @[Mux.scala 27:72] _T_96 <= _T_95 @[Mux.scala 27:72] - io.dec_timer_rddata_d <= _T_96 @[el2_dec_tlu_ctl.scala 2833:33] + io.dec_timer_rddata_d <= _T_96 @[el2_dec_tlu_ctl.scala 2835:33] extmodule gated_latch_55 : output Q : Clock @@ -8530,7 +8533,7 @@ circuit el2_dec : module csr_tlu : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_i0_decode_d : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip ifu_ic_debug_rd_data_valid : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_pmu_bus_trxn : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, flip dec_csr_wen_r : UInt<1>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, flip dec_tlu_dbg_halted : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, dec_csr_rddata_d : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip lsu_pmu_bus_error : UInt<1>, flip ifu_pmu_bus_error : UInt<1>, flip lsu_pmu_bus_misaligned : UInt<1>, flip lsu_pmu_bus_trxn : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, dec_tlu_meipt : UInt<4>, flip pic_pl : UInt<4>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meihap : UInt<30>, flip pic_claimid : UInt<8>, flip iccm_dma_sb_error : UInt<1>, flip lsu_imprecise_error_addr_any : UInt<32>, flip lsu_imprecise_error_load_any : UInt<1>, flip lsu_imprecise_error_store_any : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_wb_coalescing_disable : UInt<1>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_sideeffect_posted_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_external_ldfwd_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, flip dec_illegal_inst : UInt<32>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip mexintpend : UInt<1>, flip exu_npc_r : UInt<31>, flip mpc_reset_run_req : UInt<1>, flip rst_vec : UInt<31>, flip core_id : UInt<28>, flip dec_timer_rddata_d : UInt<32>, flip dec_timer_read_d : UInt<1>, dec_csr_wen_r_mod : UInt<1>, flip rfpc_i0_r : UInt<1>, flip i0_trigger_hit_r : UInt<1>, fw_halt_req : UInt<1>, mstatus : UInt<2>, flip exc_or_int_valid_r : UInt<1>, flip mret_r : UInt<1>, mstatus_mie_ns : UInt<1>, flip dcsr_single_step_running_f : UInt<1>, dcsr : UInt<16>, mtvec : UInt<31>, mip : UInt<6>, flip dec_timer_t0_pulse : UInt<1>, flip dec_timer_t1_pulse : UInt<1>, flip timer_int_sync : UInt<1>, flip soft_int_sync : UInt<1>, mie_ns : UInt<6>, flip csr_wr_clk : Clock, flip ebreak_to_debug_mode_r : UInt<1>, flip dec_tlu_pmu_fw_halted : UInt<1>, flip lsu_fir_error : UInt<2>, npc_r : UInt<31>, flip tlu_flush_lower_r_d1 : UInt<1>, flip dec_tlu_flush_noredir_r_d1 : UInt<1>, flip tlu_flush_path_r_d1 : UInt<31>, npc_r_d1 : UInt<31>, flip reset_delayed : UInt<1>, mepc : UInt<31>, flip interrupt_valid_r : UInt<1>, flip i0_exception_valid_r : UInt<1>, flip lsu_exc_valid_r : UInt<1>, flip mepc_trigger_hit_sel_pc_r : UInt<1>, flip e4e5_int_clk : Clock, flip lsu_i0_exc_r : UInt<1>, flip inst_acc_r : UInt<1>, flip inst_acc_second_r : UInt<1>, flip take_nmi : UInt<1>, flip lsu_error_pkt_addr_r : UInt<32>, flip exc_cause_r : UInt<5>, flip i0_valid_wb : UInt<1>, flip exc_or_int_valid_r_d1 : UInt<1>, flip interrupt_valid_r_d1 : UInt<1>, flip clk_override : UInt<1>, flip i0_exception_valid_r_d1 : UInt<1>, flip lsu_i0_exc_r_d1 : UInt<1>, flip exc_cause_wb : UInt<5>, flip nmi_lsu_store_type : UInt<1>, flip nmi_lsu_load_type : UInt<1>, flip tlu_i0_commit_cmt : UInt<1>, flip ebreak_r : UInt<1>, flip ecall_r : UInt<1>, flip illegal_r : UInt<1>, mdseac_locked_ns : UInt<1>, flip mdseac_locked_f : UInt<1>, flip nmi_int_detected_f : UInt<1>, flip internal_dbg_halt_mode_f2 : UInt<1>, flip ext_int_freeze_d1 : UInt<1>, flip ic_perr_r_d1 : UInt<1>, flip iccm_sbecc_r_d1 : UInt<1>, flip lsu_single_ecc_error_r_d1 : UInt<1>, flip ifu_miss_state_idle_f : UInt<1>, flip lsu_idle_any_f : UInt<1>, flip dbg_tlu_halted_f : UInt<1>, flip dbg_tlu_halted : UInt<1>, flip debug_halt_req_f : UInt<1>, force_halt : UInt<1>, flip take_ext_int_start : UInt<1>, flip trigger_hit_dmode_r_d1 : UInt<1>, flip trigger_hit_r_d1 : UInt<1>, flip dcsr_single_step_done_f : UInt<1>, flip ebreak_to_debug_mode_r_d1 : UInt<1>, flip debug_halt_req : UInt<1>, flip allow_dbg_halt_csr_write : UInt<1>, flip internal_dbg_halt_mode_f : UInt<1>, flip enter_debug_halt_req : UInt<1>, flip internal_dbg_halt_mode : UInt<1>, flip request_debug_mode_done : UInt<1>, flip request_debug_mode_r : UInt<1>, dpc : UInt<31>, flip update_hit_bit_r : UInt<4>, flip take_timer_int : UInt<1>, flip take_int_timer0_int : UInt<1>, flip take_int_timer1_int : UInt<1>, flip take_ext_int : UInt<1>, flip tlu_flush_lower_r : UInt<1>, flip dec_tlu_br0_error_r : UInt<1>, flip dec_tlu_br0_start_error_r : UInt<1>, flip lsu_pmu_load_external_r : UInt<1>, flip lsu_pmu_store_external_r : UInt<1>, flip csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}, mtdata1_t : UInt<10>[4]} + output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_i0_decode_d : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip ifu_ic_debug_rd_data_valid : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_pmu_bus_trxn : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, flip dec_csr_wen_r : UInt<1>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, flip dec_tlu_dbg_halted : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, dec_csr_rddata_d : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, flip ifu_pmu_bus_error : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, dec_tlu_meipt : UInt<4>, flip pic_pl : UInt<4>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meihap : UInt<30>, flip pic_claimid : UInt<8>, flip iccm_dma_sb_error : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, flip dec_illegal_inst : UInt<32>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip mexintpend : UInt<1>, flip exu_npc_r : UInt<31>, flip mpc_reset_run_req : UInt<1>, flip rst_vec : UInt<31>, flip core_id : UInt<28>, flip dec_timer_rddata_d : UInt<32>, flip dec_timer_read_d : UInt<1>, dec_csr_wen_r_mod : UInt<1>, flip rfpc_i0_r : UInt<1>, flip i0_trigger_hit_r : UInt<1>, fw_halt_req : UInt<1>, mstatus : UInt<2>, flip exc_or_int_valid_r : UInt<1>, flip mret_r : UInt<1>, mstatus_mie_ns : UInt<1>, flip dcsr_single_step_running_f : UInt<1>, dcsr : UInt<16>, mtvec : UInt<31>, mip : UInt<6>, flip dec_timer_t0_pulse : UInt<1>, flip dec_timer_t1_pulse : UInt<1>, flip timer_int_sync : UInt<1>, flip soft_int_sync : UInt<1>, mie_ns : UInt<6>, flip csr_wr_clk : Clock, flip ebreak_to_debug_mode_r : UInt<1>, flip dec_tlu_pmu_fw_halted : UInt<1>, flip lsu_fir_error : UInt<2>, npc_r : UInt<31>, flip tlu_flush_lower_r_d1 : UInt<1>, flip dec_tlu_flush_noredir_r_d1 : UInt<1>, flip tlu_flush_path_r_d1 : UInt<31>, npc_r_d1 : UInt<31>, flip reset_delayed : UInt<1>, mepc : UInt<31>, flip interrupt_valid_r : UInt<1>, flip i0_exception_valid_r : UInt<1>, flip lsu_exc_valid_r : UInt<1>, flip mepc_trigger_hit_sel_pc_r : UInt<1>, flip e4e5_int_clk : Clock, flip lsu_i0_exc_r : UInt<1>, flip inst_acc_r : UInt<1>, flip inst_acc_second_r : UInt<1>, flip take_nmi : UInt<1>, flip lsu_error_pkt_addr_r : UInt<32>, flip exc_cause_r : UInt<5>, flip i0_valid_wb : UInt<1>, flip exc_or_int_valid_r_d1 : UInt<1>, flip interrupt_valid_r_d1 : UInt<1>, flip clk_override : UInt<1>, flip i0_exception_valid_r_d1 : UInt<1>, flip lsu_i0_exc_r_d1 : UInt<1>, flip exc_cause_wb : UInt<5>, flip nmi_lsu_store_type : UInt<1>, flip nmi_lsu_load_type : UInt<1>, flip tlu_i0_commit_cmt : UInt<1>, flip ebreak_r : UInt<1>, flip ecall_r : UInt<1>, flip illegal_r : UInt<1>, mdseac_locked_ns : UInt<1>, flip mdseac_locked_f : UInt<1>, flip nmi_int_detected_f : UInt<1>, flip internal_dbg_halt_mode_f2 : UInt<1>, flip ext_int_freeze_d1 : UInt<1>, flip ic_perr_r_d1 : UInt<1>, flip iccm_sbecc_r_d1 : UInt<1>, flip lsu_single_ecc_error_r_d1 : UInt<1>, flip ifu_miss_state_idle_f : UInt<1>, flip lsu_idle_any_f : UInt<1>, flip dbg_tlu_halted_f : UInt<1>, flip dbg_tlu_halted : UInt<1>, flip debug_halt_req_f : UInt<1>, force_halt : UInt<1>, flip take_ext_int_start : UInt<1>, flip trigger_hit_dmode_r_d1 : UInt<1>, flip trigger_hit_r_d1 : UInt<1>, flip dcsr_single_step_done_f : UInt<1>, flip ebreak_to_debug_mode_r_d1 : UInt<1>, flip debug_halt_req : UInt<1>, flip allow_dbg_halt_csr_write : UInt<1>, flip internal_dbg_halt_mode_f : UInt<1>, flip enter_debug_halt_req : UInt<1>, flip internal_dbg_halt_mode : UInt<1>, flip request_debug_mode_done : UInt<1>, flip request_debug_mode_r : UInt<1>, dpc : UInt<31>, flip update_hit_bit_r : UInt<4>, flip take_timer_int : UInt<1>, flip take_int_timer0_int : UInt<1>, flip take_int_timer1_int : UInt<1>, flip take_ext_int : UInt<1>, flip tlu_flush_lower_r : UInt<1>, flip dec_tlu_br0_error_r : UInt<1>, flip dec_tlu_br0_start_error_r : UInt<1>, flip lsu_pmu_load_external_r : UInt<1>, flip lsu_pmu_store_external_r : UInt<1>, flip csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}, mtdata1_t : UInt<10>[4]} wire miccme_ce_req : UInt<1> miccme_ce_req <= UInt<1>("h00") @@ -8572,8 +8575,8 @@ circuit el2_dec : perfcnt_halted <= UInt<1>("h00") wire mhpmc3_incr : UInt<64> mhpmc3_incr <= UInt<1>("h00") - wire mhpme_vec : UInt<10>[4] @[el2_dec_tlu_ctl.scala 1474:41] - wire mtdata2_t : UInt<32>[4] @[el2_dec_tlu_ctl.scala 1475:65] + wire mhpme_vec : UInt<10>[4] @[el2_dec_tlu_ctl.scala 1475:41] + wire mtdata2_t : UInt<32>[4] @[el2_dec_tlu_ctl.scala 1476:65] wire wr_meicpct_r : UInt<1> wr_meicpct_r <= UInt<1>("h00") wire force_halt_ctr_f : UInt<32> @@ -8582,8 +8585,6 @@ circuit el2_dec : mdccmect_inc <= UInt<1>("h00") wire miccmect_inc : UInt<27> miccmect_inc <= UInt<1>("h00") - wire fw_halted : UInt<1> - fw_halted <= UInt<1>("h00") wire micect_inc : UInt<27> micect_inc <= UInt<1>("h00") wire mdseac_en : UInt<1> @@ -8650,3217 +8651,3219 @@ circuit el2_dec : mpmc <= UInt<1>("h00") wire dicad1 : UInt<32> dicad1 <= UInt<1>("h00") - node _T = eq(io.i0_trigger_hit_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1530:46] - node _T_1 = and(io.dec_csr_wen_r, _T) @[el2_dec_tlu_ctl.scala 1530:44] - node _T_2 = eq(io.rfpc_i0_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1530:69] - node _T_3 = and(_T_1, _T_2) @[el2_dec_tlu_ctl.scala 1530:67] - io.dec_csr_wen_r_mod <= _T_3 @[el2_dec_tlu_ctl.scala 1530:24] - node _T_4 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1531:65] - node _T_5 = eq(_T_4, UInt<12>("h0300")) @[el2_dec_tlu_ctl.scala 1531:72] - node wr_mstatus_r = and(io.dec_csr_wen_r_mod, _T_5) @[el2_dec_tlu_ctl.scala 1531:43] - node _T_6 = eq(mpmc_b_ns, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1534:29] - node set_mie_pmu_fw_halt = and(_T_6, io.fw_halt_req) @[el2_dec_tlu_ctl.scala 1534:40] - node _T_7 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1537:6] - node _T_8 = and(_T_7, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1537:20] - node _T_9 = bits(_T_8, 0, 0) @[el2_dec_tlu_ctl.scala 1537:45] - node _T_10 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1537:69] - node _T_11 = bits(_T_10, 0, 0) @[el2_dec_tlu_ctl.scala 1537:69] - node _T_12 = and(wr_mstatus_r, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1538:19] - node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 1538:44] - node _T_14 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1538:77] - node _T_15 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1539:18] - node _T_16 = and(io.mret_r, _T_15) @[el2_dec_tlu_ctl.scala 1539:16] - node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 1539:42] - node _T_18 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1539:71] - node _T_19 = cat(UInt<1>("h01"), _T_18) @[Cat.scala 29:58] - node _T_20 = bits(set_mie_pmu_fw_halt, 0, 0) @[el2_dec_tlu_ctl.scala 1540:27] - node _T_21 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1540:51] - node _T_22 = cat(_T_21, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_23 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1541:21] - node _T_24 = and(wr_mstatus_r, _T_23) @[el2_dec_tlu_ctl.scala 1541:19] - node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 1541:45] - node _T_26 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1541:78] - node _T_27 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1541:102] - node _T_28 = cat(_T_26, _T_27) @[Cat.scala 29:58] - node _T_29 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:6] - node _T_30 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:22] - node _T_31 = and(_T_29, _T_30) @[el2_dec_tlu_ctl.scala 1542:20] - node _T_32 = eq(io.mret_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:47] - node _T_33 = and(_T_31, _T_32) @[el2_dec_tlu_ctl.scala 1542:45] - node _T_34 = eq(set_mie_pmu_fw_halt, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:60] - node _T_35 = and(_T_33, _T_34) @[el2_dec_tlu_ctl.scala 1542:58] - node _T_36 = bits(_T_35, 0, 0) @[el2_dec_tlu_ctl.scala 1542:82] - node _T_37 = mux(_T_9, _T_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_38 = mux(_T_13, _T_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_39 = mux(_T_17, _T_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_40 = mux(_T_20, _T_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_41 = mux(_T_25, _T_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_42 = mux(_T_36, io.mstatus, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_43 = or(_T_37, _T_38) @[Mux.scala 27:72] - node _T_44 = or(_T_43, _T_39) @[Mux.scala 27:72] - node _T_45 = or(_T_44, _T_40) @[Mux.scala 27:72] + node _T = eq(io.i0_trigger_hit_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1531:45] + node _T_1 = and(io.dec_csr_wen_r, _T) @[el2_dec_tlu_ctl.scala 1531:43] + node _T_2 = eq(io.rfpc_i0_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1531:68] + node _T_3 = and(_T_1, _T_2) @[el2_dec_tlu_ctl.scala 1531:66] + io.dec_csr_wen_r_mod <= _T_3 @[el2_dec_tlu_ctl.scala 1531:23] + node _T_4 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1532:64] + node _T_5 = eq(_T_4, UInt<12>("h0300")) @[el2_dec_tlu_ctl.scala 1532:71] + node wr_mstatus_r = and(io.dec_csr_wen_r_mod, _T_5) @[el2_dec_tlu_ctl.scala 1532:42] + node _T_6 = eq(mpmc_b_ns, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1535:28] + node set_mie_pmu_fw_halt = and(_T_6, io.fw_halt_req) @[el2_dec_tlu_ctl.scala 1535:39] + node _T_7 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1538:5] + node _T_8 = and(_T_7, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1538:19] + node _T_9 = bits(_T_8, 0, 0) @[el2_dec_tlu_ctl.scala 1538:44] + node _T_10 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1538:68] + node _T_11 = bits(_T_10, 0, 0) @[el2_dec_tlu_ctl.scala 1538:68] + node _T_12 = cat(_T_11, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_13 = and(wr_mstatus_r, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1539:18] + node _T_14 = bits(_T_13, 0, 0) @[el2_dec_tlu_ctl.scala 1539:43] + node _T_15 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1539:76] + node _T_16 = cat(_T_15, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_17 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1540:17] + node _T_18 = and(io.mret_r, _T_17) @[el2_dec_tlu_ctl.scala 1540:15] + node _T_19 = bits(_T_18, 0, 0) @[el2_dec_tlu_ctl.scala 1540:41] + node _T_20 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1540:70] + node _T_21 = cat(UInt<1>("h01"), _T_20) @[Cat.scala 29:58] + node _T_22 = bits(set_mie_pmu_fw_halt, 0, 0) @[el2_dec_tlu_ctl.scala 1541:26] + node _T_23 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1541:50] + node _T_24 = cat(_T_23, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_25 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:20] + node _T_26 = and(wr_mstatus_r, _T_25) @[el2_dec_tlu_ctl.scala 1542:18] + node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 1542:44] + node _T_28 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1542:77] + node _T_29 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1542:101] + node _T_30 = cat(_T_28, _T_29) @[Cat.scala 29:58] + node _T_31 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:5] + node _T_32 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:21] + node _T_33 = and(_T_31, _T_32) @[el2_dec_tlu_ctl.scala 1543:19] + node _T_34 = eq(io.mret_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:46] + node _T_35 = and(_T_33, _T_34) @[el2_dec_tlu_ctl.scala 1543:44] + node _T_36 = eq(set_mie_pmu_fw_halt, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:59] + node _T_37 = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 1543:57] + node _T_38 = bits(_T_37, 0, 0) @[el2_dec_tlu_ctl.scala 1543:81] + node _T_39 = mux(_T_9, _T_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_40 = mux(_T_14, _T_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_41 = mux(_T_19, _T_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_42 = mux(_T_22, _T_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_43 = mux(_T_27, _T_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_44 = mux(_T_38, io.mstatus, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_45 = or(_T_39, _T_40) @[Mux.scala 27:72] node _T_46 = or(_T_45, _T_41) @[Mux.scala 27:72] node _T_47 = or(_T_46, _T_42) @[Mux.scala 27:72] + node _T_48 = or(_T_47, _T_43) @[Mux.scala 27:72] + node _T_49 = or(_T_48, _T_44) @[Mux.scala 27:72] wire mstatus_ns : UInt<2> @[Mux.scala 27:72] - mstatus_ns <= _T_47 @[Mux.scala 27:72] - node _T_48 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1545:34] - node _T_49 = bits(_T_48, 0, 0) @[el2_dec_tlu_ctl.scala 1545:34] - node _T_50 = not(io.dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 1545:51] - node _T_51 = bits(io.dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 1545:91] - node _T_52 = or(_T_50, _T_51) @[el2_dec_tlu_ctl.scala 1545:82] - node _T_53 = and(_T_49, _T_52) @[el2_dec_tlu_ctl.scala 1545:48] - io.mstatus_mie_ns <= _T_53 @[el2_dec_tlu_ctl.scala 1545:21] - reg _T_54 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1547:12] - _T_54 <= mstatus_ns @[el2_dec_tlu_ctl.scala 1547:12] - io.mstatus <= _T_54 @[el2_dec_tlu_ctl.scala 1546:14] - node _T_55 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1556:63] - node _T_56 = eq(_T_55, UInt<12>("h0305")) @[el2_dec_tlu_ctl.scala 1556:70] - node wr_mtvec_r = and(io.dec_csr_wen_r_mod, _T_56) @[el2_dec_tlu_ctl.scala 1556:41] - node _T_57 = bits(io.dec_csr_wrdata_r, 31, 2) @[el2_dec_tlu_ctl.scala 1557:41] - node _T_58 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1557:69] - node mtvec_ns = cat(_T_57, _T_58) @[Cat.scala 29:58] - node _T_59 = bits(wr_mtvec_r, 0, 0) @[el2_dec_tlu_ctl.scala 1558:43] + mstatus_ns <= _T_49 @[Mux.scala 27:72] + node _T_50 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1546:33] + node _T_51 = bits(_T_50, 0, 0) @[el2_dec_tlu_ctl.scala 1546:33] + node _T_52 = not(io.dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 1546:50] + node _T_53 = bits(io.dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 1546:90] + node _T_54 = or(_T_52, _T_53) @[el2_dec_tlu_ctl.scala 1546:81] + node _T_55 = and(_T_51, _T_54) @[el2_dec_tlu_ctl.scala 1546:47] + io.mstatus_mie_ns <= _T_55 @[el2_dec_tlu_ctl.scala 1546:20] + reg _T_56 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1548:11] + _T_56 <= mstatus_ns @[el2_dec_tlu_ctl.scala 1548:11] + io.mstatus <= _T_56 @[el2_dec_tlu_ctl.scala 1547:13] + node _T_57 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1557:62] + node _T_58 = eq(_T_57, UInt<12>("h0305")) @[el2_dec_tlu_ctl.scala 1557:69] + node wr_mtvec_r = and(io.dec_csr_wen_r_mod, _T_58) @[el2_dec_tlu_ctl.scala 1557:40] + node _T_59 = bits(io.dec_csr_wrdata_r, 31, 2) @[el2_dec_tlu_ctl.scala 1558:40] + node _T_60 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1558:68] + node mtvec_ns = cat(_T_59, _T_60) @[Cat.scala 29:58] + node _T_61 = bits(wr_mtvec_r, 0, 0) @[el2_dec_tlu_ctl.scala 1559:42] inst rvclkhdr of rvclkhdr_59 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr.io.en <= _T_59 @[el2_lib.scala 511:17] + rvclkhdr.io.en <= _T_61 @[el2_lib.scala 511:17] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_60 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_60 <= mtvec_ns @[el2_lib.scala 514:16] - io.mtvec <= _T_60 @[el2_dec_tlu_ctl.scala 1558:12] - node _T_61 = or(mdccme_ce_req, miccme_ce_req) @[el2_dec_tlu_ctl.scala 1570:31] - node ce_int = or(_T_61, mice_ce_req) @[el2_dec_tlu_ctl.scala 1570:47] - node _T_62 = cat(io.mexintpend, io.timer_int_sync) @[Cat.scala 29:58] - node _T_63 = cat(_T_62, io.soft_int_sync) @[Cat.scala 29:58] - node _T_64 = cat(ce_int, io.dec_timer_t0_pulse) @[Cat.scala 29:58] - node _T_65 = cat(_T_64, io.dec_timer_t1_pulse) @[Cat.scala 29:58] - node mip_ns = cat(_T_65, _T_63) @[Cat.scala 29:58] - reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1574:12] - _T_66 <= mip_ns @[el2_dec_tlu_ctl.scala 1574:12] - io.mip <= _T_66 @[el2_dec_tlu_ctl.scala 1573:10] - node _T_67 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1586:61] - node _T_68 = eq(_T_67, UInt<12>("h0304")) @[el2_dec_tlu_ctl.scala 1586:68] - node wr_mie_r = and(io.dec_csr_wen_r_mod, _T_68) @[el2_dec_tlu_ctl.scala 1586:39] - node _T_69 = bits(wr_mie_r, 0, 0) @[el2_dec_tlu_ctl.scala 1587:29] - node _T_70 = bits(io.dec_csr_wrdata_r, 30, 28) @[el2_dec_tlu_ctl.scala 1587:60] - node _T_71 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1587:89] - node _T_72 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1587:114] - node _T_73 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1587:138] - node _T_74 = cat(_T_72, _T_73) @[Cat.scala 29:58] - node _T_75 = cat(_T_70, _T_71) @[Cat.scala 29:58] - node _T_76 = cat(_T_75, _T_74) @[Cat.scala 29:58] - node _T_77 = mux(_T_69, _T_76, mie) @[el2_dec_tlu_ctl.scala 1587:19] - io.mie_ns <= _T_77 @[el2_dec_tlu_ctl.scala 1587:13] - reg _T_78 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1589:12] - _T_78 <= io.mie_ns @[el2_dec_tlu_ctl.scala 1589:12] - mie <= _T_78 @[el2_dec_tlu_ctl.scala 1588:7] - node _T_79 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1596:64] - node kill_ebreak_count_r = and(io.ebreak_to_debug_mode_r, _T_79) @[el2_dec_tlu_ctl.scala 1596:55] - node _T_80 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1598:65] - node _T_81 = eq(_T_80, UInt<12>("h0b00")) @[el2_dec_tlu_ctl.scala 1598:72] - node wr_mcyclel_r = and(io.dec_csr_wen_r_mod, _T_81) @[el2_dec_tlu_ctl.scala 1598:43] - node _T_82 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1600:81] - node _T_83 = and(io.dec_tlu_dbg_halted, _T_82) @[el2_dec_tlu_ctl.scala 1600:72] - node _T_84 = or(kill_ebreak_count_r, _T_83) @[el2_dec_tlu_ctl.scala 1600:47] - node _T_85 = or(_T_84, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 1600:95] - node _T_86 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 1600:137] - node _T_87 = or(_T_85, _T_86) @[el2_dec_tlu_ctl.scala 1600:122] - node mcyclel_cout_in = not(_T_87) @[el2_dec_tlu_ctl.scala 1600:25] + reg _T_62 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_62 <= mtvec_ns @[el2_lib.scala 514:16] + io.mtvec <= _T_62 @[el2_dec_tlu_ctl.scala 1559:11] + node _T_63 = or(mdccme_ce_req, miccme_ce_req) @[el2_dec_tlu_ctl.scala 1571:30] + node ce_int = or(_T_63, mice_ce_req) @[el2_dec_tlu_ctl.scala 1571:46] + node _T_64 = cat(io.mexintpend, io.timer_int_sync) @[Cat.scala 29:58] + node _T_65 = cat(_T_64, io.soft_int_sync) @[Cat.scala 29:58] + node _T_66 = cat(ce_int, io.dec_timer_t0_pulse) @[Cat.scala 29:58] + node _T_67 = cat(_T_66, io.dec_timer_t1_pulse) @[Cat.scala 29:58] + node mip_ns = cat(_T_67, _T_65) @[Cat.scala 29:58] + reg _T_68 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1575:11] + _T_68 <= mip_ns @[el2_dec_tlu_ctl.scala 1575:11] + io.mip <= _T_68 @[el2_dec_tlu_ctl.scala 1574:9] + node _T_69 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1587:60] + node _T_70 = eq(_T_69, UInt<12>("h0304")) @[el2_dec_tlu_ctl.scala 1587:67] + node wr_mie_r = and(io.dec_csr_wen_r_mod, _T_70) @[el2_dec_tlu_ctl.scala 1587:38] + node _T_71 = bits(wr_mie_r, 0, 0) @[el2_dec_tlu_ctl.scala 1588:28] + node _T_72 = bits(io.dec_csr_wrdata_r, 30, 28) @[el2_dec_tlu_ctl.scala 1588:59] + node _T_73 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1588:88] + node _T_74 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1588:113] + node _T_75 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1588:137] + node _T_76 = cat(_T_74, _T_75) @[Cat.scala 29:58] + node _T_77 = cat(_T_72, _T_73) @[Cat.scala 29:58] + node _T_78 = cat(_T_77, _T_76) @[Cat.scala 29:58] + node _T_79 = mux(_T_71, _T_78, mie) @[el2_dec_tlu_ctl.scala 1588:18] + io.mie_ns <= _T_79 @[el2_dec_tlu_ctl.scala 1588:12] + reg _T_80 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1590:11] + _T_80 <= io.mie_ns @[el2_dec_tlu_ctl.scala 1590:11] + mie <= _T_80 @[el2_dec_tlu_ctl.scala 1589:6] + node _T_81 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1597:63] + node kill_ebreak_count_r = and(io.ebreak_to_debug_mode_r, _T_81) @[el2_dec_tlu_ctl.scala 1597:54] + node _T_82 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1599:64] + node _T_83 = eq(_T_82, UInt<12>("h0b00")) @[el2_dec_tlu_ctl.scala 1599:71] + node wr_mcyclel_r = and(io.dec_csr_wen_r_mod, _T_83) @[el2_dec_tlu_ctl.scala 1599:42] + node _T_84 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1601:80] + node _T_85 = and(io.dec_tlu_dbg_halted, _T_84) @[el2_dec_tlu_ctl.scala 1601:71] + node _T_86 = or(kill_ebreak_count_r, _T_85) @[el2_dec_tlu_ctl.scala 1601:46] + node _T_87 = or(_T_86, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 1601:94] + node _T_88 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 1601:136] + node _T_89 = or(_T_87, _T_88) @[el2_dec_tlu_ctl.scala 1601:121] + node mcyclel_cout_in = not(_T_89) @[el2_dec_tlu_ctl.scala 1601:24] wire mcyclel_inc : UInt<33> mcyclel_inc <= UInt<1>("h00") - node _T_88 = cat(UInt<31>("h00"), mcyclel_cout_in) @[Cat.scala 29:58] - node _T_89 = add(mcyclel, _T_88) @[el2_dec_tlu_ctl.scala 1604:26] - node _T_90 = tail(_T_89, 1) @[el2_dec_tlu_ctl.scala 1604:26] - mcyclel_inc <= _T_90 @[el2_dec_tlu_ctl.scala 1604:15] - node _T_91 = bits(wr_mcyclel_r, 0, 0) @[el2_dec_tlu_ctl.scala 1605:37] - node mcyclel_ns = mux(_T_91, io.dec_csr_wrdata_r, mcyclel_inc) @[el2_dec_tlu_ctl.scala 1605:23] - node _T_92 = bits(mcyclel_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1606:33] - node mcyclel_cout = bits(_T_92, 0, 0) @[el2_dec_tlu_ctl.scala 1606:38] - node _T_93 = or(wr_mcyclel_r, mcyclel_cout_in) @[el2_dec_tlu_ctl.scala 1607:47] - node _T_94 = bits(_T_93, 0, 0) @[el2_dec_tlu_ctl.scala 1607:73] + node _T_90 = cat(UInt<31>("h00"), mcyclel_cout_in) @[Cat.scala 29:58] + node _T_91 = add(mcyclel, _T_90) @[el2_dec_tlu_ctl.scala 1605:25] + mcyclel_inc <= _T_91 @[el2_dec_tlu_ctl.scala 1605:14] + node _T_92 = bits(wr_mcyclel_r, 0, 0) @[el2_dec_tlu_ctl.scala 1606:36] + node _T_93 = bits(mcyclel_inc, 31, 0) @[el2_dec_tlu_ctl.scala 1606:76] + node mcyclel_ns = mux(_T_92, io.dec_csr_wrdata_r, _T_93) @[el2_dec_tlu_ctl.scala 1606:22] + node _T_94 = bits(mcyclel_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1607:32] + node mcyclel_cout = bits(_T_94, 0, 0) @[el2_dec_tlu_ctl.scala 1607:37] + node _T_95 = or(wr_mcyclel_r, mcyclel_cout_in) @[el2_dec_tlu_ctl.scala 1608:46] + node _T_96 = bits(_T_95, 0, 0) @[el2_dec_tlu_ctl.scala 1608:72] inst rvclkhdr_1 of rvclkhdr_60 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_1.io.en <= _T_94 @[el2_lib.scala 511:17] + rvclkhdr_1.io.en <= _T_96 @[el2_lib.scala 511:17] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_95 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_95 <= mcyclel_ns @[el2_lib.scala 514:16] - mcyclel <= _T_95 @[el2_dec_tlu_ctl.scala 1607:11] - node _T_96 = eq(wr_mcycleh_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1608:72] - node _T_97 = and(mcyclel_cout, _T_96) @[el2_dec_tlu_ctl.scala 1608:70] - reg mcyclel_cout_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1608:55] - mcyclel_cout_f <= _T_97 @[el2_dec_tlu_ctl.scala 1608:55] - node _T_98 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1614:62] - node _T_99 = eq(_T_98, UInt<12>("h0b80")) @[el2_dec_tlu_ctl.scala 1614:69] - node _T_100 = and(io.dec_csr_wen_r_mod, _T_99) @[el2_dec_tlu_ctl.scala 1614:40] - wr_mcycleh_r <= _T_100 @[el2_dec_tlu_ctl.scala 1614:16] - node _T_101 = cat(UInt<31>("h00"), mcyclel_cout_f) @[Cat.scala 29:58] - node _T_102 = add(mcycleh, _T_101) @[el2_dec_tlu_ctl.scala 1616:29] - node mcycleh_inc = tail(_T_102, 1) @[el2_dec_tlu_ctl.scala 1616:29] - node _T_103 = bits(wr_mcycleh_r, 0, 0) @[el2_dec_tlu_ctl.scala 1617:37] - node mcycleh_ns = mux(_T_103, io.dec_csr_wrdata_r, mcycleh_inc) @[el2_dec_tlu_ctl.scala 1617:23] - node _T_104 = or(wr_mcycleh_r, mcyclel_cout_f) @[el2_dec_tlu_ctl.scala 1619:47] - node _T_105 = bits(_T_104, 0, 0) @[el2_dec_tlu_ctl.scala 1619:65] + reg _T_97 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_97 <= mcyclel_ns @[el2_lib.scala 514:16] + mcyclel <= _T_97 @[el2_dec_tlu_ctl.scala 1608:10] + node _T_98 = eq(wr_mcycleh_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1609:71] + node _T_99 = and(mcyclel_cout, _T_98) @[el2_dec_tlu_ctl.scala 1609:69] + reg mcyclel_cout_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1609:54] + mcyclel_cout_f <= _T_99 @[el2_dec_tlu_ctl.scala 1609:54] + node _T_100 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1615:61] + node _T_101 = eq(_T_100, UInt<12>("h0b80")) @[el2_dec_tlu_ctl.scala 1615:68] + node _T_102 = and(io.dec_csr_wen_r_mod, _T_101) @[el2_dec_tlu_ctl.scala 1615:39] + wr_mcycleh_r <= _T_102 @[el2_dec_tlu_ctl.scala 1615:15] + node _T_103 = cat(UInt<31>("h00"), mcyclel_cout_f) @[Cat.scala 29:58] + node _T_104 = add(mcycleh, _T_103) @[el2_dec_tlu_ctl.scala 1617:28] + node mcycleh_inc = tail(_T_104, 1) @[el2_dec_tlu_ctl.scala 1617:28] + node _T_105 = bits(wr_mcycleh_r, 0, 0) @[el2_dec_tlu_ctl.scala 1618:36] + node mcycleh_ns = mux(_T_105, io.dec_csr_wrdata_r, mcycleh_inc) @[el2_dec_tlu_ctl.scala 1618:22] + node _T_106 = or(wr_mcycleh_r, mcyclel_cout_f) @[el2_dec_tlu_ctl.scala 1620:46] + node _T_107 = bits(_T_106, 0, 0) @[el2_dec_tlu_ctl.scala 1620:64] inst rvclkhdr_2 of rvclkhdr_61 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_2.io.en <= _T_105 @[el2_lib.scala 511:17] + rvclkhdr_2.io.en <= _T_107 @[el2_lib.scala 511:17] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_106 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_106 <= mcycleh_ns @[el2_lib.scala 514:16] - mcycleh <= _T_106 @[el2_dec_tlu_ctl.scala 1619:11] - node _T_107 = or(io.ebreak_r, io.ecall_r) @[el2_dec_tlu_ctl.scala 1633:73] - node _T_108 = or(_T_107, io.ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 1633:86] - node _T_109 = or(_T_108, io.illegal_r) @[el2_dec_tlu_ctl.scala 1633:114] - node _T_110 = bits(mcountinhibit, 2, 2) @[el2_dec_tlu_ctl.scala 1633:144] - node _T_111 = or(_T_109, _T_110) @[el2_dec_tlu_ctl.scala 1633:129] - node _T_112 = bits(_T_111, 0, 0) @[el2_dec_tlu_ctl.scala 1633:149] - node _T_113 = not(_T_112) @[el2_dec_tlu_ctl.scala 1633:59] - node i0_valid_no_ebreak_ecall_r = and(io.tlu_i0_commit_cmt, _T_113) @[el2_dec_tlu_ctl.scala 1633:57] - node _T_114 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1635:67] - node _T_115 = eq(_T_114, UInt<12>("h0b02")) @[el2_dec_tlu_ctl.scala 1635:74] - node wr_minstretl_r = and(io.dec_csr_wen_r_mod, _T_115) @[el2_dec_tlu_ctl.scala 1635:45] - node _T_116 = cat(UInt<31>("h00"), i0_valid_no_ebreak_ecall_r) @[Cat.scala 29:58] - node _T_117 = add(minstretl, _T_116) @[el2_dec_tlu_ctl.scala 1637:30] - node _T_118 = tail(_T_117, 1) @[el2_dec_tlu_ctl.scala 1637:30] - minstretl_inc <= _T_118 @[el2_dec_tlu_ctl.scala 1637:17] - node minstretl_cout = bits(minstretl_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1638:37] - node _T_119 = or(i0_valid_no_ebreak_ecall_r, wr_minstretl_r) @[el2_dec_tlu_ctl.scala 1639:53] - node minstret_enable = bits(_T_119, 0, 0) @[el2_dec_tlu_ctl.scala 1639:71] - node _T_120 = bits(wr_minstretl_r, 0, 0) @[el2_dec_tlu_ctl.scala 1641:41] - node minstretl_ns = mux(_T_120, io.dec_csr_wrdata_r, minstretl_inc) @[el2_dec_tlu_ctl.scala 1641:25] - node _T_121 = bits(minstret_enable, 0, 0) @[el2_dec_tlu_ctl.scala 1642:52] + reg _T_108 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_108 <= mcycleh_ns @[el2_lib.scala 514:16] + mcycleh <= _T_108 @[el2_dec_tlu_ctl.scala 1620:10] + node _T_109 = or(io.ebreak_r, io.ecall_r) @[el2_dec_tlu_ctl.scala 1634:72] + node _T_110 = or(_T_109, io.ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 1634:85] + node _T_111 = or(_T_110, io.illegal_r) @[el2_dec_tlu_ctl.scala 1634:113] + node _T_112 = bits(mcountinhibit, 2, 2) @[el2_dec_tlu_ctl.scala 1634:143] + node _T_113 = or(_T_111, _T_112) @[el2_dec_tlu_ctl.scala 1634:128] + node _T_114 = bits(_T_113, 0, 0) @[el2_dec_tlu_ctl.scala 1634:148] + node _T_115 = not(_T_114) @[el2_dec_tlu_ctl.scala 1634:58] + node i0_valid_no_ebreak_ecall_r = and(io.tlu_i0_commit_cmt, _T_115) @[el2_dec_tlu_ctl.scala 1634:56] + node _T_116 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1636:66] + node _T_117 = eq(_T_116, UInt<12>("h0b02")) @[el2_dec_tlu_ctl.scala 1636:73] + node wr_minstretl_r = and(io.dec_csr_wen_r_mod, _T_117) @[el2_dec_tlu_ctl.scala 1636:44] + node _T_118 = cat(UInt<31>("h00"), i0_valid_no_ebreak_ecall_r) @[Cat.scala 29:58] + node _T_119 = add(minstretl, _T_118) @[el2_dec_tlu_ctl.scala 1638:29] + minstretl_inc <= _T_119 @[el2_dec_tlu_ctl.scala 1638:16] + node minstretl_cout = bits(minstretl_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1639:36] + node _T_120 = or(i0_valid_no_ebreak_ecall_r, wr_minstretl_r) @[el2_dec_tlu_ctl.scala 1640:52] + node minstret_enable = bits(_T_120, 0, 0) @[el2_dec_tlu_ctl.scala 1640:70] + node _T_121 = bits(wr_minstretl_r, 0, 0) @[el2_dec_tlu_ctl.scala 1642:40] + node _T_122 = bits(minstretl_inc, 31, 0) @[el2_dec_tlu_ctl.scala 1642:83] + node minstretl_ns = mux(_T_121, io.dec_csr_wrdata_r, _T_122) @[el2_dec_tlu_ctl.scala 1642:24] + node _T_123 = bits(minstret_enable, 0, 0) @[el2_dec_tlu_ctl.scala 1643:51] inst rvclkhdr_3 of rvclkhdr_62 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_3.io.en <= _T_121 @[el2_lib.scala 511:17] + rvclkhdr_3.io.en <= _T_123 @[el2_lib.scala 511:17] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_122 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_122 <= minstretl_ns @[el2_lib.scala 514:16] - minstretl <= _T_122 @[el2_dec_tlu_ctl.scala 1642:13] - reg minstret_enable_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1643:57] - minstret_enable_f <= minstret_enable @[el2_dec_tlu_ctl.scala 1643:57] - node _T_123 = not(wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1644:76] - node _T_124 = and(minstretl_cout, _T_123) @[el2_dec_tlu_ctl.scala 1644:74] - reg minstretl_cout_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1644:57] - minstretl_cout_f <= _T_124 @[el2_dec_tlu_ctl.scala 1644:57] - node _T_125 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1652:65] - node _T_126 = eq(_T_125, UInt<12>("h0b82")) @[el2_dec_tlu_ctl.scala 1652:72] - node _T_127 = and(io.dec_csr_wen_r_mod, _T_126) @[el2_dec_tlu_ctl.scala 1652:43] - node _T_128 = bits(_T_127, 0, 0) @[el2_dec_tlu_ctl.scala 1652:88] - wr_minstreth_r <= _T_128 @[el2_dec_tlu_ctl.scala 1652:18] - node _T_129 = cat(UInt<31>("h00"), minstretl_cout_f) @[Cat.scala 29:58] - node _T_130 = add(minstreth, _T_129) @[el2_dec_tlu_ctl.scala 1655:30] - node _T_131 = tail(_T_130, 1) @[el2_dec_tlu_ctl.scala 1655:30] - minstreth_inc <= _T_131 @[el2_dec_tlu_ctl.scala 1655:17] - node _T_132 = bits(wr_minstreth_r, 0, 0) @[el2_dec_tlu_ctl.scala 1656:42] - node minstreth_ns = mux(_T_132, io.dec_csr_wrdata_r, minstreth_inc) @[el2_dec_tlu_ctl.scala 1656:26] - node _T_133 = or(minstret_enable_f, wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1658:56] - node _T_134 = bits(_T_133, 0, 0) @[el2_dec_tlu_ctl.scala 1658:74] + reg _T_124 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_124 <= minstretl_ns @[el2_lib.scala 514:16] + minstretl <= _T_124 @[el2_dec_tlu_ctl.scala 1643:12] + reg minstret_enable_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1644:56] + minstret_enable_f <= minstret_enable @[el2_dec_tlu_ctl.scala 1644:56] + node _T_125 = not(wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1645:75] + node _T_126 = and(minstretl_cout, _T_125) @[el2_dec_tlu_ctl.scala 1645:73] + reg minstretl_cout_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1645:56] + minstretl_cout_f <= _T_126 @[el2_dec_tlu_ctl.scala 1645:56] + node _T_127 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1653:64] + node _T_128 = eq(_T_127, UInt<12>("h0b82")) @[el2_dec_tlu_ctl.scala 1653:71] + node _T_129 = and(io.dec_csr_wen_r_mod, _T_128) @[el2_dec_tlu_ctl.scala 1653:42] + node _T_130 = bits(_T_129, 0, 0) @[el2_dec_tlu_ctl.scala 1653:87] + wr_minstreth_r <= _T_130 @[el2_dec_tlu_ctl.scala 1653:17] + node _T_131 = cat(UInt<31>("h00"), minstretl_cout_f) @[Cat.scala 29:58] + node _T_132 = add(minstreth, _T_131) @[el2_dec_tlu_ctl.scala 1656:29] + node _T_133 = tail(_T_132, 1) @[el2_dec_tlu_ctl.scala 1656:29] + minstreth_inc <= _T_133 @[el2_dec_tlu_ctl.scala 1656:16] + node _T_134 = bits(wr_minstreth_r, 0, 0) @[el2_dec_tlu_ctl.scala 1657:41] + node minstreth_ns = mux(_T_134, io.dec_csr_wrdata_r, minstreth_inc) @[el2_dec_tlu_ctl.scala 1657:25] + node _T_135 = or(minstret_enable_f, wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1659:55] + node _T_136 = bits(_T_135, 0, 0) @[el2_dec_tlu_ctl.scala 1659:73] inst rvclkhdr_4 of rvclkhdr_63 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_4.io.en <= _T_134 @[el2_lib.scala 511:17] + rvclkhdr_4.io.en <= _T_136 @[el2_lib.scala 511:17] rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_135 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_135 <= minstreth_ns @[el2_lib.scala 514:16] - minstreth <= _T_135 @[el2_dec_tlu_ctl.scala 1658:13] - node _T_136 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1666:66] - node _T_137 = eq(_T_136, UInt<12>("h0340")) @[el2_dec_tlu_ctl.scala 1666:73] - node wr_mscratch_r = and(io.dec_csr_wen_r_mod, _T_137) @[el2_dec_tlu_ctl.scala 1666:44] - node _T_138 = bits(wr_mscratch_r, 0, 0) @[el2_dec_tlu_ctl.scala 1668:56] + reg _T_137 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_137 <= minstreth_ns @[el2_lib.scala 514:16] + minstreth <= _T_137 @[el2_dec_tlu_ctl.scala 1659:12] + node _T_138 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1667:65] + node _T_139 = eq(_T_138, UInt<12>("h0340")) @[el2_dec_tlu_ctl.scala 1667:72] + node wr_mscratch_r = and(io.dec_csr_wen_r_mod, _T_139) @[el2_dec_tlu_ctl.scala 1667:43] + node _T_140 = bits(wr_mscratch_r, 0, 0) @[el2_dec_tlu_ctl.scala 1669:55] inst rvclkhdr_5 of rvclkhdr_64 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_5.io.en <= _T_138 @[el2_lib.scala 511:17] + rvclkhdr_5.io.en <= _T_140 @[el2_lib.scala 511:17] rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_139 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_139 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mscratch <= _T_139 @[el2_dec_tlu_ctl.scala 1668:12] - node _T_140 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1677:23] - node _T_141 = eq(io.tlu_flush_lower_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1677:48] - node _T_142 = and(_T_140, _T_141) @[el2_dec_tlu_ctl.scala 1677:46] - node sel_exu_npc_r = and(_T_142, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1677:73] - node _T_143 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:25] - node _T_144 = and(_T_143, io.tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 1678:48] - node _T_145 = eq(io.dec_tlu_flush_noredir_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:76] - node sel_flush_npc_r = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 1678:74] - node _T_146 = eq(sel_exu_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:24] - node _T_147 = eq(sel_flush_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:41] - node sel_hold_npc_r = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 1679:39] - node _T_148 = bits(sel_exu_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1682:19] - node _T_149 = eq(io.mpc_reset_run_req, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1683:6] - node _T_150 = and(_T_149, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1683:28] - node _T_151 = bits(_T_150, 0, 0) @[el2_dec_tlu_ctl.scala 1683:48] - node _T_152 = bits(sel_flush_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1684:21] - node _T_153 = bits(sel_hold_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1685:20] - node _T_154 = mux(_T_148, io.exu_npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_155 = mux(_T_151, io.rst_vec, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_156 = mux(_T_152, io.tlu_flush_path_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_157 = mux(_T_153, io.npc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_158 = or(_T_154, _T_155) @[Mux.scala 27:72] - node _T_159 = or(_T_158, _T_156) @[Mux.scala 27:72] - node _T_160 = or(_T_159, _T_157) @[Mux.scala 27:72] - wire _T_161 : UInt<31> @[Mux.scala 27:72] - _T_161 <= _T_160 @[Mux.scala 27:72] - io.npc_r <= _T_161 @[el2_dec_tlu_ctl.scala 1681:12] - node _T_162 = or(sel_exu_npc_r, sel_flush_npc_r) @[el2_dec_tlu_ctl.scala 1687:49] - node _T_163 = or(_T_162, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1687:67] - node _T_164 = bits(_T_163, 0, 0) @[el2_dec_tlu_ctl.scala 1687:87] + reg _T_141 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_141 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mscratch <= _T_141 @[el2_dec_tlu_ctl.scala 1669:11] + node _T_142 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:22] + node _T_143 = eq(io.tlu_flush_lower_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:47] + node _T_144 = and(_T_142, _T_143) @[el2_dec_tlu_ctl.scala 1678:45] + node sel_exu_npc_r = and(_T_144, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1678:72] + node _T_145 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:24] + node _T_146 = and(_T_145, io.tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 1679:47] + node _T_147 = eq(io.dec_tlu_flush_noredir_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:75] + node sel_flush_npc_r = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 1679:73] + node _T_148 = eq(sel_exu_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1680:23] + node _T_149 = eq(sel_flush_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1680:40] + node sel_hold_npc_r = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 1680:38] + node _T_150 = bits(sel_exu_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1683:26] + node _T_151 = eq(io.mpc_reset_run_req, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1684:13] + node _T_152 = and(_T_151, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1684:35] + node _T_153 = bits(_T_152, 0, 0) @[el2_dec_tlu_ctl.scala 1684:55] + node _T_154 = bits(sel_flush_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1685:28] + node _T_155 = bits(sel_hold_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1686:27] + node _T_156 = mux(_T_150, io.exu_npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_157 = mux(_T_153, io.rst_vec, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_158 = mux(_T_154, io.tlu_flush_path_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_159 = mux(_T_155, io.npc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_160 = or(_T_156, _T_157) @[Mux.scala 27:72] + node _T_161 = or(_T_160, _T_158) @[Mux.scala 27:72] + node _T_162 = or(_T_161, _T_159) @[Mux.scala 27:72] + wire _T_163 : UInt<31> @[Mux.scala 27:72] + _T_163 <= _T_162 @[Mux.scala 27:72] + io.npc_r <= _T_163 @[el2_dec_tlu_ctl.scala 1682:11] + node _T_164 = or(sel_exu_npc_r, sel_flush_npc_r) @[el2_dec_tlu_ctl.scala 1688:48] + node _T_165 = or(_T_164, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1688:66] + node _T_166 = bits(_T_165, 0, 0) @[el2_dec_tlu_ctl.scala 1688:86] inst rvclkhdr_6 of rvclkhdr_65 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_6.io.en <= _T_164 @[el2_lib.scala 511:17] + rvclkhdr_6.io.en <= _T_166 @[el2_lib.scala 511:17] rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_165 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_165 <= io.npc_r @[el2_lib.scala 514:16] - io.npc_r_d1 <= _T_165 @[el2_dec_tlu_ctl.scala 1687:15] - node _T_166 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1690:22] - node _T_167 = and(_T_166, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1690:45] - node pc0_valid_r = bits(_T_167, 0, 0) @[el2_dec_tlu_ctl.scala 1690:70] - node _T_168 = not(pc0_valid_r) @[el2_dec_tlu_ctl.scala 1694:5] - node _T_169 = mux(pc0_valid_r, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_170 = mux(_T_168, pc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_171 = or(_T_169, _T_170) @[Mux.scala 27:72] + reg _T_167 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_167 <= io.npc_r @[el2_lib.scala 514:16] + io.npc_r_d1 <= _T_167 @[el2_dec_tlu_ctl.scala 1688:14] + node _T_168 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1691:21] + node _T_169 = and(_T_168, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1691:44] + node pc0_valid_r = bits(_T_169, 0, 0) @[el2_dec_tlu_ctl.scala 1691:69] + node _T_170 = not(pc0_valid_r) @[el2_dec_tlu_ctl.scala 1695:22] + node _T_171 = mux(pc0_valid_r, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_172 = mux(_T_170, pc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_173 = or(_T_171, _T_172) @[Mux.scala 27:72] wire pc_r : UInt<31> @[Mux.scala 27:72] - pc_r <= _T_171 @[Mux.scala 27:72] + pc_r <= _T_173 @[Mux.scala 27:72] inst rvclkhdr_7 of rvclkhdr_66 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[el2_lib.scala 510:18] rvclkhdr_7.io.en <= pc0_valid_r @[el2_lib.scala 511:17] rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_172 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_172 <= pc_r @[el2_lib.scala 514:16] - pc_r_d1 <= _T_172 @[el2_dec_tlu_ctl.scala 1696:11] - node _T_173 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1698:62] - node _T_174 = eq(_T_173, UInt<12>("h0341")) @[el2_dec_tlu_ctl.scala 1698:69] - node wr_mepc_r = and(io.dec_csr_wen_r_mod, _T_174) @[el2_dec_tlu_ctl.scala 1698:40] - node _T_175 = or(io.i0_exception_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1701:30] - node _T_176 = or(_T_175, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1701:51] - node _T_177 = bits(_T_176, 0, 0) @[el2_dec_tlu_ctl.scala 1701:83] - node _T_178 = bits(io.interrupt_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1702:28] - node _T_179 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1703:18] - node _T_180 = and(wr_mepc_r, _T_179) @[el2_dec_tlu_ctl.scala 1703:16] - node _T_181 = bits(_T_180, 0, 0) @[el2_dec_tlu_ctl.scala 1703:42] - node _T_182 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 1703:107] - node _T_183 = eq(wr_mepc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:6] - node _T_184 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:19] - node _T_185 = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 1704:17] - node _T_186 = bits(_T_185, 0, 0) @[el2_dec_tlu_ctl.scala 1704:43] - node _T_187 = mux(_T_177, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_188 = mux(_T_178, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_189 = mux(_T_181, _T_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_190 = mux(_T_186, io.mepc, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_191 = or(_T_187, _T_188) @[Mux.scala 27:72] - node _T_192 = or(_T_191, _T_189) @[Mux.scala 27:72] - node _T_193 = or(_T_192, _T_190) @[Mux.scala 27:72] + reg _T_174 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_174 <= pc_r @[el2_lib.scala 514:16] + pc_r_d1 <= _T_174 @[el2_dec_tlu_ctl.scala 1697:10] + node _T_175 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1699:61] + node _T_176 = eq(_T_175, UInt<12>("h0341")) @[el2_dec_tlu_ctl.scala 1699:68] + node wr_mepc_r = and(io.dec_csr_wen_r_mod, _T_176) @[el2_dec_tlu_ctl.scala 1699:39] + node _T_177 = or(io.i0_exception_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1702:27] + node _T_178 = or(_T_177, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1702:48] + node _T_179 = bits(_T_178, 0, 0) @[el2_dec_tlu_ctl.scala 1702:80] + node _T_180 = bits(io.interrupt_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1703:25] + node _T_181 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:15] + node _T_182 = and(wr_mepc_r, _T_181) @[el2_dec_tlu_ctl.scala 1704:13] + node _T_183 = bits(_T_182, 0, 0) @[el2_dec_tlu_ctl.scala 1704:39] + node _T_184 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 1704:104] + node _T_185 = eq(wr_mepc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1705:3] + node _T_186 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1705:16] + node _T_187 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 1705:14] + node _T_188 = bits(_T_187, 0, 0) @[el2_dec_tlu_ctl.scala 1705:40] + node _T_189 = mux(_T_179, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_190 = mux(_T_180, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_191 = mux(_T_183, _T_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_192 = mux(_T_188, io.mepc, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_193 = or(_T_189, _T_190) @[Mux.scala 27:72] + node _T_194 = or(_T_193, _T_191) @[Mux.scala 27:72] + node _T_195 = or(_T_194, _T_192) @[Mux.scala 27:72] wire mepc_ns : UInt<31> @[Mux.scala 27:72] - mepc_ns <= _T_193 @[Mux.scala 27:72] - reg _T_194 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1706:48] - _T_194 <= mepc_ns @[el2_dec_tlu_ctl.scala 1706:48] - io.mepc <= _T_194 @[el2_dec_tlu_ctl.scala 1706:11] - node _T_195 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1713:64] - node _T_196 = eq(_T_195, UInt<12>("h0342")) @[el2_dec_tlu_ctl.scala 1713:71] - node wr_mcause_r = and(io.dec_csr_wen_r_mod, _T_196) @[el2_dec_tlu_ctl.scala 1713:42] - node _T_197 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1714:52] - node mcause_sel_nmi_store = and(_T_197, io.nmi_lsu_store_type) @[el2_dec_tlu_ctl.scala 1714:66] - node _T_198 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1715:51] - node mcause_sel_nmi_load = and(_T_198, io.nmi_lsu_load_type) @[el2_dec_tlu_ctl.scala 1715:65] - node _T_199 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1716:50] - node _T_200 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1716:83] - node mcause_sel_nmi_ext = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 1716:64] - node _T_201 = andr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1722:52] - node _T_202 = bits(io.lsu_fir_error, 1, 1) @[el2_dec_tlu_ctl.scala 1722:75] - node _T_203 = bits(io.lsu_fir_error, 0, 0) @[el2_dec_tlu_ctl.scala 1722:98] - node _T_204 = not(_T_203) @[el2_dec_tlu_ctl.scala 1722:81] - node _T_205 = and(_T_202, _T_204) @[el2_dec_tlu_ctl.scala 1722:79] - node mcause_fir_error_type = cat(_T_201, _T_205) @[Cat.scala 29:58] - node _T_206 = bits(mcause_sel_nmi_store, 0, 0) @[el2_dec_tlu_ctl.scala 1725:26] - node _T_207 = bits(mcause_sel_nmi_load, 0, 0) @[el2_dec_tlu_ctl.scala 1726:25] - node _T_208 = bits(mcause_sel_nmi_ext, 0, 0) @[el2_dec_tlu_ctl.scala 1727:24] - node _T_209 = cat(UInt<28>("h0f000100"), UInt<2>("h00")) @[Cat.scala 29:58] - node _T_210 = cat(_T_209, mcause_fir_error_type) @[Cat.scala 29:58] - node _T_211 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1728:30] - node _T_212 = and(io.exc_or_int_valid_r, _T_211) @[el2_dec_tlu_ctl.scala 1728:28] - node _T_213 = bits(_T_212, 0, 0) @[el2_dec_tlu_ctl.scala 1728:44] - node _T_214 = cat(io.interrupt_valid_r, UInt<26>("h00")) @[Cat.scala 29:58] - node _T_215 = cat(_T_214, io.exc_cause_r) @[Cat.scala 29:58] - node _T_216 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1729:20] - node _T_217 = and(wr_mcause_r, _T_216) @[el2_dec_tlu_ctl.scala 1729:18] - node _T_218 = bits(_T_217, 0, 0) @[el2_dec_tlu_ctl.scala 1729:44] - node _T_219 = not(wr_mcause_r) @[el2_dec_tlu_ctl.scala 1730:6] - node _T_220 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1730:21] - node _T_221 = and(_T_219, _T_220) @[el2_dec_tlu_ctl.scala 1730:19] - node _T_222 = bits(_T_221, 0, 0) @[el2_dec_tlu_ctl.scala 1730:45] - node _T_223 = mux(_T_206, UInt<32>("h0f0000000"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_224 = mux(_T_207, UInt<32>("h0f0000001"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_225 = mux(_T_208, _T_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_226 = mux(_T_213, _T_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_227 = mux(_T_218, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_228 = mux(_T_222, mcause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_229 = or(_T_223, _T_224) @[Mux.scala 27:72] - node _T_230 = or(_T_229, _T_225) @[Mux.scala 27:72] - node _T_231 = or(_T_230, _T_226) @[Mux.scala 27:72] + mepc_ns <= _T_195 @[Mux.scala 27:72] + reg _T_196 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1707:47] + _T_196 <= mepc_ns @[el2_dec_tlu_ctl.scala 1707:47] + io.mepc <= _T_196 @[el2_dec_tlu_ctl.scala 1707:10] + node _T_197 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1714:65] + node _T_198 = eq(_T_197, UInt<12>("h0342")) @[el2_dec_tlu_ctl.scala 1714:72] + node wr_mcause_r = and(io.dec_csr_wen_r_mod, _T_198) @[el2_dec_tlu_ctl.scala 1714:43] + node _T_199 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1715:53] + node mcause_sel_nmi_store = and(_T_199, io.nmi_lsu_store_type) @[el2_dec_tlu_ctl.scala 1715:67] + node _T_200 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1716:52] + node mcause_sel_nmi_load = and(_T_200, io.nmi_lsu_load_type) @[el2_dec_tlu_ctl.scala 1716:66] + node _T_201 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1717:51] + node _T_202 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1717:84] + node mcause_sel_nmi_ext = and(_T_201, _T_202) @[el2_dec_tlu_ctl.scala 1717:65] + node _T_203 = andr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1723:53] + node _T_204 = bits(io.lsu_fir_error, 1, 1) @[el2_dec_tlu_ctl.scala 1723:76] + node _T_205 = bits(io.lsu_fir_error, 0, 0) @[el2_dec_tlu_ctl.scala 1723:99] + node _T_206 = not(_T_205) @[el2_dec_tlu_ctl.scala 1723:82] + node _T_207 = and(_T_204, _T_206) @[el2_dec_tlu_ctl.scala 1723:80] + node mcause_fir_error_type = cat(_T_203, _T_207) @[Cat.scala 29:58] + node _T_208 = bits(mcause_sel_nmi_store, 0, 0) @[el2_dec_tlu_ctl.scala 1726:52] + node _T_209 = bits(mcause_sel_nmi_load, 0, 0) @[el2_dec_tlu_ctl.scala 1727:51] + node _T_210 = bits(mcause_sel_nmi_ext, 0, 0) @[el2_dec_tlu_ctl.scala 1728:50] + node _T_211 = cat(UInt<28>("h0f000100"), UInt<2>("h00")) @[Cat.scala 29:58] + node _T_212 = cat(_T_211, mcause_fir_error_type) @[Cat.scala 29:58] + node _T_213 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1729:56] + node _T_214 = and(io.exc_or_int_valid_r, _T_213) @[el2_dec_tlu_ctl.scala 1729:54] + node _T_215 = bits(_T_214, 0, 0) @[el2_dec_tlu_ctl.scala 1729:70] + node _T_216 = cat(io.interrupt_valid_r, UInt<26>("h00")) @[Cat.scala 29:58] + node _T_217 = cat(_T_216, io.exc_cause_r) @[Cat.scala 29:58] + node _T_218 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1730:46] + node _T_219 = and(wr_mcause_r, _T_218) @[el2_dec_tlu_ctl.scala 1730:44] + node _T_220 = bits(_T_219, 0, 0) @[el2_dec_tlu_ctl.scala 1730:70] + node _T_221 = not(wr_mcause_r) @[el2_dec_tlu_ctl.scala 1731:32] + node _T_222 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1731:47] + node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 1731:45] + node _T_224 = bits(_T_223, 0, 0) @[el2_dec_tlu_ctl.scala 1731:71] + node _T_225 = mux(_T_208, UInt<32>("h0f0000000"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_226 = mux(_T_209, UInt<32>("h0f0000001"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_227 = mux(_T_210, _T_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_228 = mux(_T_215, _T_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_229 = mux(_T_220, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_230 = mux(_T_224, mcause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_231 = or(_T_225, _T_226) @[Mux.scala 27:72] node _T_232 = or(_T_231, _T_227) @[Mux.scala 27:72] node _T_233 = or(_T_232, _T_228) @[Mux.scala 27:72] + node _T_234 = or(_T_233, _T_229) @[Mux.scala 27:72] + node _T_235 = or(_T_234, _T_230) @[Mux.scala 27:72] wire mcause_ns : UInt<32> @[Mux.scala 27:72] - mcause_ns <= _T_233 @[Mux.scala 27:72] - reg _T_234 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1732:47] - _T_234 <= mcause_ns @[el2_dec_tlu_ctl.scala 1732:47] - mcause <= _T_234 @[el2_dec_tlu_ctl.scala 1732:10] - node _T_235 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1739:65] - node _T_236 = eq(_T_235, UInt<12>("h07ff")) @[el2_dec_tlu_ctl.scala 1739:72] - node wr_mscause_r = and(io.dec_csr_wen_r_mod, _T_236) @[el2_dec_tlu_ctl.scala 1739:43] - node _T_237 = eq(io.dec_tlu_packet_r.icaf_type, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 1741:57] - node _T_238 = cat(UInt<2>("h00"), io.dec_tlu_packet_r.icaf_type) @[Cat.scala 29:58] - node ifu_mscause = mux(_T_237, UInt<4>("h09"), _T_238) @[el2_dec_tlu_ctl.scala 1741:25] - node _T_239 = bits(io.lsu_i0_exc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1744:21] - node _T_240 = bits(io.i0_trigger_hit_r, 0, 0) @[el2_dec_tlu_ctl.scala 1745:25] - node _T_241 = bits(io.ebreak_r, 0, 0) @[el2_dec_tlu_ctl.scala 1746:17] - node _T_242 = bits(io.inst_acc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1747:19] - node _T_243 = mux(_T_239, io.lsu_error_pkt_r.bits.mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_244 = mux(_T_240, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_245 = mux(_T_241, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_246 = mux(_T_242, ifu_mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_247 = or(_T_243, _T_244) @[Mux.scala 27:72] - node _T_248 = or(_T_247, _T_245) @[Mux.scala 27:72] - node _T_249 = or(_T_248, _T_246) @[Mux.scala 27:72] + mcause_ns <= _T_235 @[Mux.scala 27:72] + reg _T_236 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1733:49] + _T_236 <= mcause_ns @[el2_dec_tlu_ctl.scala 1733:49] + mcause <= _T_236 @[el2_dec_tlu_ctl.scala 1733:12] + node _T_237 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1740:64] + node _T_238 = eq(_T_237, UInt<12>("h07ff")) @[el2_dec_tlu_ctl.scala 1740:71] + node wr_mscause_r = and(io.dec_csr_wen_r_mod, _T_238) @[el2_dec_tlu_ctl.scala 1740:42] + node _T_239 = eq(io.dec_tlu_packet_r.icaf_type, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 1742:56] + node _T_240 = cat(UInt<2>("h00"), io.dec_tlu_packet_r.icaf_type) @[Cat.scala 29:58] + node ifu_mscause = mux(_T_239, UInt<4>("h09"), _T_240) @[el2_dec_tlu_ctl.scala 1742:24] + node _T_241 = bits(io.lsu_i0_exc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1745:36] + node _T_242 = bits(io.i0_trigger_hit_r, 0, 0) @[el2_dec_tlu_ctl.scala 1746:40] + node _T_243 = bits(io.ebreak_r, 0, 0) @[el2_dec_tlu_ctl.scala 1747:32] + node _T_244 = bits(io.inst_acc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1748:34] + node _T_245 = mux(_T_241, io.lsu_error_pkt_r.bits.mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_246 = mux(_T_242, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_247 = mux(_T_243, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_248 = mux(_T_244, ifu_mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_249 = or(_T_245, _T_246) @[Mux.scala 27:72] + node _T_250 = or(_T_249, _T_247) @[Mux.scala 27:72] + node _T_251 = or(_T_250, _T_248) @[Mux.scala 27:72] wire mscause_type : UInt<4> @[Mux.scala 27:72] - mscause_type <= _T_249 @[Mux.scala 27:72] - node _T_250 = bits(io.exc_or_int_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1751:29] - node _T_251 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1752:21] - node _T_252 = and(wr_mscause_r, _T_251) @[el2_dec_tlu_ctl.scala 1752:19] - node _T_253 = bits(_T_252, 0, 0) @[el2_dec_tlu_ctl.scala 1752:45] - node _T_254 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 1752:84] - node _T_255 = eq(wr_mscause_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:6] - node _T_256 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:22] - node _T_257 = and(_T_255, _T_256) @[el2_dec_tlu_ctl.scala 1753:20] - node _T_258 = bits(_T_257, 0, 0) @[el2_dec_tlu_ctl.scala 1753:46] - node _T_259 = mux(_T_250, mscause_type, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_260 = mux(_T_253, _T_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_261 = mux(_T_258, mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_262 = or(_T_259, _T_260) @[Mux.scala 27:72] - node _T_263 = or(_T_262, _T_261) @[Mux.scala 27:72] + mscause_type <= _T_251 @[Mux.scala 27:72] + node _T_252 = bits(io.exc_or_int_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1752:48] + node _T_253 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:40] + node _T_254 = and(wr_mscause_r, _T_253) @[el2_dec_tlu_ctl.scala 1753:38] + node _T_255 = bits(_T_254, 0, 0) @[el2_dec_tlu_ctl.scala 1753:64] + node _T_256 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 1753:103] + node _T_257 = eq(wr_mscause_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1754:25] + node _T_258 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1754:41] + node _T_259 = and(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 1754:39] + node _T_260 = bits(_T_259, 0, 0) @[el2_dec_tlu_ctl.scala 1754:65] + node _T_261 = mux(_T_252, mscause_type, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_262 = mux(_T_255, _T_256, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_263 = mux(_T_260, mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_264 = or(_T_261, _T_262) @[Mux.scala 27:72] + node _T_265 = or(_T_264, _T_263) @[Mux.scala 27:72] wire mscause_ns : UInt<4> @[Mux.scala 27:72] - mscause_ns <= _T_263 @[Mux.scala 27:72] - reg _T_264 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1755:48] - _T_264 <= mscause_ns @[el2_dec_tlu_ctl.scala 1755:48] - mscause <= _T_264 @[el2_dec_tlu_ctl.scala 1755:11] - node _T_265 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1762:63] - node _T_266 = eq(_T_265, UInt<12>("h0343")) @[el2_dec_tlu_ctl.scala 1762:70] - node wr_mtval_r = and(io.dec_csr_wen_r_mod, _T_266) @[el2_dec_tlu_ctl.scala 1762:41] - node _T_267 = not(io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1763:84] - node _T_268 = and(io.inst_acc_r, _T_267) @[el2_dec_tlu_ctl.scala 1763:82] - node _T_269 = or(io.ebreak_r, _T_268) @[el2_dec_tlu_ctl.scala 1763:65] - node _T_270 = or(_T_269, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1763:107] - node _T_271 = and(io.exc_or_int_valid_r, _T_270) @[el2_dec_tlu_ctl.scala 1763:50] - node _T_272 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1763:141] - node mtval_capture_pc_r = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 1763:139] - node _T_273 = and(io.inst_acc_r, io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1764:73] - node _T_274 = and(io.exc_or_int_valid_r, _T_273) @[el2_dec_tlu_ctl.scala 1764:56] - node _T_275 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1764:99] - node mtval_capture_pc_plus2_r = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 1764:97] - node _T_276 = and(io.exc_or_int_valid_r, io.illegal_r) @[el2_dec_tlu_ctl.scala 1765:52] - node _T_277 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1765:69] - node mtval_capture_inst_r = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 1765:67] - node _T_278 = and(io.exc_or_int_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1766:51] - node _T_279 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1766:74] - node mtval_capture_lsu_r = and(_T_278, _T_279) @[el2_dec_tlu_ctl.scala 1766:72] - node _T_280 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1767:47] - node _T_281 = and(io.exc_or_int_valid_r, _T_280) @[el2_dec_tlu_ctl.scala 1767:45] - node _T_282 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1767:69] - node _T_283 = and(_T_281, _T_282) @[el2_dec_tlu_ctl.scala 1767:67] - node _T_284 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1767:93] - node _T_285 = and(_T_283, _T_284) @[el2_dec_tlu_ctl.scala 1767:91] - node _T_286 = not(io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1767:116] - node mtval_clear_r = and(_T_285, _T_286) @[el2_dec_tlu_ctl.scala 1767:114] - node _T_287 = bits(mtval_capture_pc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1771:26] - node _T_288 = cat(pc_r, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_289 = bits(mtval_capture_pc_plus2_r, 0, 0) @[el2_dec_tlu_ctl.scala 1772:32] - node _T_290 = add(pc_r, UInt<31>("h01")) @[el2_dec_tlu_ctl.scala 1772:84] - node _T_291 = tail(_T_290, 1) @[el2_dec_tlu_ctl.scala 1772:84] - node _T_292 = cat(_T_291, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_293 = bits(mtval_capture_inst_r, 0, 0) @[el2_dec_tlu_ctl.scala 1773:28] - node _T_294 = bits(mtval_capture_lsu_r, 0, 0) @[el2_dec_tlu_ctl.scala 1774:27] - node _T_295 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1775:19] - node _T_296 = and(wr_mtval_r, _T_295) @[el2_dec_tlu_ctl.scala 1775:17] - node _T_297 = bits(_T_296, 0, 0) @[el2_dec_tlu_ctl.scala 1775:49] - node _T_298 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1776:6] - node _T_299 = not(wr_mtval_r) @[el2_dec_tlu_ctl.scala 1776:21] - node _T_300 = and(_T_298, _T_299) @[el2_dec_tlu_ctl.scala 1776:19] - node _T_301 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1776:35] - node _T_302 = and(_T_300, _T_301) @[el2_dec_tlu_ctl.scala 1776:33] - node _T_303 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1776:57] - node _T_304 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 1776:55] - node _T_305 = not(mtval_clear_r) @[el2_dec_tlu_ctl.scala 1776:81] - node _T_306 = and(_T_304, _T_305) @[el2_dec_tlu_ctl.scala 1776:79] - node _T_307 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1776:98] - node _T_308 = and(_T_306, _T_307) @[el2_dec_tlu_ctl.scala 1776:96] - node _T_309 = bits(_T_308, 0, 0) @[el2_dec_tlu_ctl.scala 1776:120] - node _T_310 = mux(_T_287, _T_288, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_311 = mux(_T_289, _T_292, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_312 = mux(_T_293, io.dec_illegal_inst, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_313 = mux(_T_294, io.lsu_error_pkt_addr_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_314 = mux(_T_297, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_315 = mux(_T_309, mtval, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_316 = or(_T_310, _T_311) @[Mux.scala 27:72] - node _T_317 = or(_T_316, _T_312) @[Mux.scala 27:72] - node _T_318 = or(_T_317, _T_313) @[Mux.scala 27:72] + mscause_ns <= _T_265 @[Mux.scala 27:72] + reg _T_266 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1756:47] + _T_266 <= mscause_ns @[el2_dec_tlu_ctl.scala 1756:47] + mscause <= _T_266 @[el2_dec_tlu_ctl.scala 1756:10] + node _T_267 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1763:62] + node _T_268 = eq(_T_267, UInt<12>("h0343")) @[el2_dec_tlu_ctl.scala 1763:69] + node wr_mtval_r = and(io.dec_csr_wen_r_mod, _T_268) @[el2_dec_tlu_ctl.scala 1763:40] + node _T_269 = not(io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1764:83] + node _T_270 = and(io.inst_acc_r, _T_269) @[el2_dec_tlu_ctl.scala 1764:81] + node _T_271 = or(io.ebreak_r, _T_270) @[el2_dec_tlu_ctl.scala 1764:64] + node _T_272 = or(_T_271, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1764:106] + node _T_273 = and(io.exc_or_int_valid_r, _T_272) @[el2_dec_tlu_ctl.scala 1764:49] + node _T_274 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1764:140] + node mtval_capture_pc_r = and(_T_273, _T_274) @[el2_dec_tlu_ctl.scala 1764:138] + node _T_275 = and(io.inst_acc_r, io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1765:72] + node _T_276 = and(io.exc_or_int_valid_r, _T_275) @[el2_dec_tlu_ctl.scala 1765:55] + node _T_277 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1765:98] + node mtval_capture_pc_plus2_r = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 1765:96] + node _T_278 = and(io.exc_or_int_valid_r, io.illegal_r) @[el2_dec_tlu_ctl.scala 1766:51] + node _T_279 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1766:68] + node mtval_capture_inst_r = and(_T_278, _T_279) @[el2_dec_tlu_ctl.scala 1766:66] + node _T_280 = and(io.exc_or_int_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1767:50] + node _T_281 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1767:73] + node mtval_capture_lsu_r = and(_T_280, _T_281) @[el2_dec_tlu_ctl.scala 1767:71] + node _T_282 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1768:46] + node _T_283 = and(io.exc_or_int_valid_r, _T_282) @[el2_dec_tlu_ctl.scala 1768:44] + node _T_284 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1768:68] + node _T_285 = and(_T_283, _T_284) @[el2_dec_tlu_ctl.scala 1768:66] + node _T_286 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1768:92] + node _T_287 = and(_T_285, _T_286) @[el2_dec_tlu_ctl.scala 1768:90] + node _T_288 = not(io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1768:115] + node mtval_clear_r = and(_T_287, _T_288) @[el2_dec_tlu_ctl.scala 1768:113] + node _T_289 = bits(mtval_capture_pc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1772:25] + node _T_290 = cat(pc_r, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_291 = bits(mtval_capture_pc_plus2_r, 0, 0) @[el2_dec_tlu_ctl.scala 1773:31] + node _T_292 = add(pc_r, UInt<31>("h01")) @[el2_dec_tlu_ctl.scala 1773:83] + node _T_293 = tail(_T_292, 1) @[el2_dec_tlu_ctl.scala 1773:83] + node _T_294 = cat(_T_293, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_295 = bits(mtval_capture_inst_r, 0, 0) @[el2_dec_tlu_ctl.scala 1774:27] + node _T_296 = bits(mtval_capture_lsu_r, 0, 0) @[el2_dec_tlu_ctl.scala 1775:26] + node _T_297 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1776:18] + node _T_298 = and(wr_mtval_r, _T_297) @[el2_dec_tlu_ctl.scala 1776:16] + node _T_299 = bits(_T_298, 0, 0) @[el2_dec_tlu_ctl.scala 1776:48] + node _T_300 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1777:5] + node _T_301 = not(wr_mtval_r) @[el2_dec_tlu_ctl.scala 1777:20] + node _T_302 = and(_T_300, _T_301) @[el2_dec_tlu_ctl.scala 1777:18] + node _T_303 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1777:34] + node _T_304 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 1777:32] + node _T_305 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1777:56] + node _T_306 = and(_T_304, _T_305) @[el2_dec_tlu_ctl.scala 1777:54] + node _T_307 = not(mtval_clear_r) @[el2_dec_tlu_ctl.scala 1777:80] + node _T_308 = and(_T_306, _T_307) @[el2_dec_tlu_ctl.scala 1777:78] + node _T_309 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1777:97] + node _T_310 = and(_T_308, _T_309) @[el2_dec_tlu_ctl.scala 1777:95] + node _T_311 = bits(_T_310, 0, 0) @[el2_dec_tlu_ctl.scala 1777:119] + node _T_312 = mux(_T_289, _T_290, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_313 = mux(_T_291, _T_294, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_314 = mux(_T_295, io.dec_illegal_inst, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_315 = mux(_T_296, io.lsu_error_pkt_addr_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_316 = mux(_T_299, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_317 = mux(_T_311, mtval, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_318 = or(_T_312, _T_313) @[Mux.scala 27:72] node _T_319 = or(_T_318, _T_314) @[Mux.scala 27:72] node _T_320 = or(_T_319, _T_315) @[Mux.scala 27:72] + node _T_321 = or(_T_320, _T_316) @[Mux.scala 27:72] + node _T_322 = or(_T_321, _T_317) @[Mux.scala 27:72] wire mtval_ns : UInt<32> @[Mux.scala 27:72] - mtval_ns <= _T_320 @[Mux.scala 27:72] - reg _T_321 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1778:47] - _T_321 <= mtval_ns @[el2_dec_tlu_ctl.scala 1778:47] - mtval <= _T_321 @[el2_dec_tlu_ctl.scala 1778:9] - node _T_322 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1793:62] - node _T_323 = eq(_T_322, UInt<12>("h07f8")) @[el2_dec_tlu_ctl.scala 1793:69] - node wr_mcgc_r = and(io.dec_csr_wen_r_mod, _T_323) @[el2_dec_tlu_ctl.scala 1793:40] - node _T_324 = bits(io.dec_csr_wrdata_r, 8, 0) @[el2_dec_tlu_ctl.scala 1795:40] - node _T_325 = bits(wr_mcgc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1795:56] + mtval_ns <= _T_322 @[Mux.scala 27:72] + reg _T_323 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1779:46] + _T_323 <= mtval_ns @[el2_dec_tlu_ctl.scala 1779:46] + mtval <= _T_323 @[el2_dec_tlu_ctl.scala 1779:8] + node _T_324 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1794:61] + node _T_325 = eq(_T_324, UInt<12>("h07f8")) @[el2_dec_tlu_ctl.scala 1794:68] + node wr_mcgc_r = and(io.dec_csr_wen_r_mod, _T_325) @[el2_dec_tlu_ctl.scala 1794:39] + node _T_326 = bits(io.dec_csr_wrdata_r, 8, 0) @[el2_dec_tlu_ctl.scala 1796:39] + node _T_327 = bits(wr_mcgc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1796:55] inst rvclkhdr_8 of rvclkhdr_67 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_8.io.en <= _T_325 @[el2_lib.scala 511:17] + rvclkhdr_8.io.en <= _T_327 @[el2_lib.scala 511:17] rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mcgc : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - mcgc <= _T_324 @[el2_lib.scala 514:16] - node _T_326 = bits(mcgc, 8, 8) @[el2_dec_tlu_ctl.scala 1797:39] - io.dec_tlu_misc_clk_override <= _T_326 @[el2_dec_tlu_ctl.scala 1797:32] - node _T_327 = bits(mcgc, 7, 7) @[el2_dec_tlu_ctl.scala 1798:39] - io.dec_tlu_dec_clk_override <= _T_327 @[el2_dec_tlu_ctl.scala 1798:32] - node _T_328 = bits(mcgc, 5, 5) @[el2_dec_tlu_ctl.scala 1799:39] - io.dec_tlu_ifu_clk_override <= _T_328 @[el2_dec_tlu_ctl.scala 1799:32] - node _T_329 = bits(mcgc, 4, 4) @[el2_dec_tlu_ctl.scala 1800:39] - io.dec_tlu_lsu_clk_override <= _T_329 @[el2_dec_tlu_ctl.scala 1800:32] - node _T_330 = bits(mcgc, 3, 3) @[el2_dec_tlu_ctl.scala 1801:39] - io.dec_tlu_bus_clk_override <= _T_330 @[el2_dec_tlu_ctl.scala 1801:32] - node _T_331 = bits(mcgc, 2, 2) @[el2_dec_tlu_ctl.scala 1802:39] - io.dec_tlu_pic_clk_override <= _T_331 @[el2_dec_tlu_ctl.scala 1802:32] - node _T_332 = bits(mcgc, 1, 1) @[el2_dec_tlu_ctl.scala 1803:39] - io.dec_tlu_dccm_clk_override <= _T_332 @[el2_dec_tlu_ctl.scala 1803:32] - node _T_333 = bits(mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 1804:39] - io.dec_tlu_icm_clk_override <= _T_333 @[el2_dec_tlu_ctl.scala 1804:32] - node _T_334 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1823:62] - node _T_335 = eq(_T_334, UInt<12>("h07f9")) @[el2_dec_tlu_ctl.scala 1823:69] - node wr_mfdc_r = and(io.dec_csr_wen_r_mod, _T_335) @[el2_dec_tlu_ctl.scala 1823:40] - node _T_336 = bits(wr_mfdc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1827:40] + mcgc <= _T_326 @[el2_lib.scala 514:16] + node _T_328 = bits(mcgc, 8, 8) @[el2_dec_tlu_ctl.scala 1798:38] + io.dec_tlu_misc_clk_override <= _T_328 @[el2_dec_tlu_ctl.scala 1798:31] + node _T_329 = bits(mcgc, 7, 7) @[el2_dec_tlu_ctl.scala 1799:38] + io.dec_tlu_dec_clk_override <= _T_329 @[el2_dec_tlu_ctl.scala 1799:31] + node _T_330 = bits(mcgc, 5, 5) @[el2_dec_tlu_ctl.scala 1800:38] + io.dec_tlu_ifu_clk_override <= _T_330 @[el2_dec_tlu_ctl.scala 1800:31] + node _T_331 = bits(mcgc, 4, 4) @[el2_dec_tlu_ctl.scala 1801:38] + io.dec_tlu_lsu_clk_override <= _T_331 @[el2_dec_tlu_ctl.scala 1801:31] + node _T_332 = bits(mcgc, 3, 3) @[el2_dec_tlu_ctl.scala 1802:38] + io.dec_tlu_bus_clk_override <= _T_332 @[el2_dec_tlu_ctl.scala 1802:31] + node _T_333 = bits(mcgc, 2, 2) @[el2_dec_tlu_ctl.scala 1803:38] + io.dec_tlu_pic_clk_override <= _T_333 @[el2_dec_tlu_ctl.scala 1803:31] + node _T_334 = bits(mcgc, 1, 1) @[el2_dec_tlu_ctl.scala 1804:38] + io.dec_tlu_dccm_clk_override <= _T_334 @[el2_dec_tlu_ctl.scala 1804:31] + node _T_335 = bits(mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 1805:38] + io.dec_tlu_icm_clk_override <= _T_335 @[el2_dec_tlu_ctl.scala 1805:31] + node _T_336 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1824:61] + node _T_337 = eq(_T_336, UInt<12>("h07f9")) @[el2_dec_tlu_ctl.scala 1824:68] + node wr_mfdc_r = and(io.dec_csr_wen_r_mod, _T_337) @[el2_dec_tlu_ctl.scala 1824:39] + node _T_338 = bits(wr_mfdc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1828:39] inst rvclkhdr_9 of rvclkhdr_68 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_9.io.en <= _T_336 @[el2_lib.scala 511:17] + rvclkhdr_9.io.en <= _T_338 @[el2_lib.scala 511:17] rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_337 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_337 <= mfdc_ns @[el2_lib.scala 514:16] - mfdc_int <= _T_337 @[el2_dec_tlu_ctl.scala 1827:12] - node _T_338 = bits(io.dec_csr_wrdata_r, 18, 16) @[el2_dec_tlu_ctl.scala 1832:40] - node _T_339 = not(_T_338) @[el2_dec_tlu_ctl.scala 1832:20] - node _T_340 = bits(io.dec_csr_wrdata_r, 11, 7) @[el2_dec_tlu_ctl.scala 1832:67] - node _T_341 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1832:95] - node _T_342 = not(_T_341) @[el2_dec_tlu_ctl.scala 1832:75] - node _T_343 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1832:119] - node _T_344 = cat(_T_342, _T_343) @[Cat.scala 29:58] - node _T_345 = cat(_T_339, _T_340) @[Cat.scala 29:58] - node _T_346 = cat(_T_345, _T_344) @[Cat.scala 29:58] - mfdc_ns <= _T_346 @[el2_dec_tlu_ctl.scala 1832:13] - node _T_347 = bits(mfdc_int, 14, 12) @[el2_dec_tlu_ctl.scala 1833:29] - node _T_348 = not(_T_347) @[el2_dec_tlu_ctl.scala 1833:20] - node _T_349 = bits(mfdc_int, 11, 7) @[el2_dec_tlu_ctl.scala 1833:55] - node _T_350 = bits(mfdc_int, 6, 6) @[el2_dec_tlu_ctl.scala 1833:72] - node _T_351 = not(_T_350) @[el2_dec_tlu_ctl.scala 1833:63] - node _T_352 = bits(mfdc_int, 5, 0) @[el2_dec_tlu_ctl.scala 1833:85] - node _T_353 = cat(_T_351, _T_352) @[Cat.scala 29:58] - node _T_354 = cat(_T_348, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_355 = cat(_T_354, _T_349) @[Cat.scala 29:58] - node _T_356 = cat(_T_355, _T_353) @[Cat.scala 29:58] - mfdc <= _T_356 @[el2_dec_tlu_ctl.scala 1833:13] - node _T_357 = bits(mfdc, 18, 16) @[el2_dec_tlu_ctl.scala 1841:47] - io.dec_tlu_dma_qos_prty <= _T_357 @[el2_dec_tlu_ctl.scala 1841:40] - node _T_358 = bits(mfdc, 11, 11) @[el2_dec_tlu_ctl.scala 1842:47] - io.dec_tlu_external_ldfwd_disable <= _T_358 @[el2_dec_tlu_ctl.scala 1842:40] - node _T_359 = bits(mfdc, 8, 8) @[el2_dec_tlu_ctl.scala 1843:47] - io.dec_tlu_core_ecc_disable <= _T_359 @[el2_dec_tlu_ctl.scala 1843:40] - node _T_360 = bits(mfdc, 6, 6) @[el2_dec_tlu_ctl.scala 1844:47] - io.dec_tlu_sideeffect_posted_disable <= _T_360 @[el2_dec_tlu_ctl.scala 1844:40] - node _T_361 = bits(mfdc, 3, 3) @[el2_dec_tlu_ctl.scala 1845:47] - io.dec_tlu_bpred_disable <= _T_361 @[el2_dec_tlu_ctl.scala 1845:40] - node _T_362 = bits(mfdc, 2, 2) @[el2_dec_tlu_ctl.scala 1846:47] - io.dec_tlu_wb_coalescing_disable <= _T_362 @[el2_dec_tlu_ctl.scala 1846:40] - node _T_363 = bits(mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 1847:47] - io.dec_tlu_pipelining_disable <= _T_363 @[el2_dec_tlu_ctl.scala 1847:40] - node _T_364 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1856:71] - node _T_365 = eq(_T_364, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 1856:78] - node _T_366 = and(io.dec_csr_wen_r_mod, _T_365) @[el2_dec_tlu_ctl.scala 1856:49] - node _T_367 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1856:90] - node _T_368 = and(_T_366, _T_367) @[el2_dec_tlu_ctl.scala 1856:88] - node _T_369 = not(io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 1856:114] - node _T_370 = and(_T_368, _T_369) @[el2_dec_tlu_ctl.scala 1856:112] - io.dec_tlu_wr_pause_r <= _T_370 @[el2_dec_tlu_ctl.scala 1856:25] - node _T_371 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1863:62] - node _T_372 = eq(_T_371, UInt<12>("h07c0")) @[el2_dec_tlu_ctl.scala 1863:69] - node wr_mrac_r = and(io.dec_csr_wen_r_mod, _T_372) @[el2_dec_tlu_ctl.scala 1863:40] - node _T_373 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1866:40] - node _T_374 = bits(io.dec_csr_wrdata_r, 30, 30) @[el2_dec_tlu_ctl.scala 1866:65] - node _T_375 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1866:92] - node _T_376 = not(_T_375) @[el2_dec_tlu_ctl.scala 1866:72] - node _T_377 = and(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 1866:70] - node _T_378 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1867:24] - node _T_379 = bits(io.dec_csr_wrdata_r, 28, 28) @[el2_dec_tlu_ctl.scala 1867:49] - node _T_380 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1867:76] - node _T_381 = not(_T_380) @[el2_dec_tlu_ctl.scala 1867:56] - node _T_382 = and(_T_379, _T_381) @[el2_dec_tlu_ctl.scala 1867:54] - node _T_383 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1868:24] - node _T_384 = bits(io.dec_csr_wrdata_r, 26, 26) @[el2_dec_tlu_ctl.scala 1868:49] - node _T_385 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1868:76] - node _T_386 = not(_T_385) @[el2_dec_tlu_ctl.scala 1868:56] - node _T_387 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 1868:54] - node _T_388 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1869:24] - node _T_389 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 1869:49] - node _T_390 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1869:76] - node _T_391 = not(_T_390) @[el2_dec_tlu_ctl.scala 1869:56] - node _T_392 = and(_T_389, _T_391) @[el2_dec_tlu_ctl.scala 1869:54] - node _T_393 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1870:24] - node _T_394 = bits(io.dec_csr_wrdata_r, 22, 22) @[el2_dec_tlu_ctl.scala 1870:49] - node _T_395 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1870:76] - node _T_396 = not(_T_395) @[el2_dec_tlu_ctl.scala 1870:56] - node _T_397 = and(_T_394, _T_396) @[el2_dec_tlu_ctl.scala 1870:54] - node _T_398 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1871:24] - node _T_399 = bits(io.dec_csr_wrdata_r, 20, 20) @[el2_dec_tlu_ctl.scala 1871:49] - node _T_400 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1871:76] - node _T_401 = not(_T_400) @[el2_dec_tlu_ctl.scala 1871:56] - node _T_402 = and(_T_399, _T_401) @[el2_dec_tlu_ctl.scala 1871:54] - node _T_403 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1872:24] - node _T_404 = bits(io.dec_csr_wrdata_r, 18, 18) @[el2_dec_tlu_ctl.scala 1872:49] - node _T_405 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1872:76] - node _T_406 = not(_T_405) @[el2_dec_tlu_ctl.scala 1872:56] - node _T_407 = and(_T_404, _T_406) @[el2_dec_tlu_ctl.scala 1872:54] - node _T_408 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1873:24] - node _T_409 = bits(io.dec_csr_wrdata_r, 16, 16) @[el2_dec_tlu_ctl.scala 1873:49] - node _T_410 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1873:76] - node _T_411 = not(_T_410) @[el2_dec_tlu_ctl.scala 1873:56] - node _T_412 = and(_T_409, _T_411) @[el2_dec_tlu_ctl.scala 1873:54] - node _T_413 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1874:24] - node _T_414 = bits(io.dec_csr_wrdata_r, 14, 14) @[el2_dec_tlu_ctl.scala 1874:49] - node _T_415 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1874:76] - node _T_416 = not(_T_415) @[el2_dec_tlu_ctl.scala 1874:56] - node _T_417 = and(_T_414, _T_416) @[el2_dec_tlu_ctl.scala 1874:54] - node _T_418 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1875:24] - node _T_419 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 1875:49] - node _T_420 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1875:76] - node _T_421 = not(_T_420) @[el2_dec_tlu_ctl.scala 1875:56] - node _T_422 = and(_T_419, _T_421) @[el2_dec_tlu_ctl.scala 1875:54] - node _T_423 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1876:24] - node _T_424 = bits(io.dec_csr_wrdata_r, 10, 10) @[el2_dec_tlu_ctl.scala 1876:49] - node _T_425 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1876:76] - node _T_426 = not(_T_425) @[el2_dec_tlu_ctl.scala 1876:56] - node _T_427 = and(_T_424, _T_426) @[el2_dec_tlu_ctl.scala 1876:54] - node _T_428 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1877:24] - node _T_429 = bits(io.dec_csr_wrdata_r, 8, 8) @[el2_dec_tlu_ctl.scala 1877:49] - node _T_430 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1877:76] - node _T_431 = not(_T_430) @[el2_dec_tlu_ctl.scala 1877:56] - node _T_432 = and(_T_429, _T_431) @[el2_dec_tlu_ctl.scala 1877:53] - node _T_433 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1878:24] - node _T_434 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1878:49] - node _T_435 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1878:76] - node _T_436 = not(_T_435) @[el2_dec_tlu_ctl.scala 1878:56] - node _T_437 = and(_T_434, _T_436) @[el2_dec_tlu_ctl.scala 1878:53] - node _T_438 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1879:24] - node _T_439 = bits(io.dec_csr_wrdata_r, 4, 4) @[el2_dec_tlu_ctl.scala 1879:49] - node _T_440 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1879:76] - node _T_441 = not(_T_440) @[el2_dec_tlu_ctl.scala 1879:56] - node _T_442 = and(_T_439, _T_441) @[el2_dec_tlu_ctl.scala 1879:53] - node _T_443 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1880:24] - node _T_444 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 1880:49] - node _T_445 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1880:76] - node _T_446 = not(_T_445) @[el2_dec_tlu_ctl.scala 1880:56] - node _T_447 = and(_T_444, _T_446) @[el2_dec_tlu_ctl.scala 1880:53] - node _T_448 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1881:24] - node _T_449 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1881:49] - node _T_450 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1881:76] - node _T_451 = not(_T_450) @[el2_dec_tlu_ctl.scala 1881:56] - node _T_452 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 1881:53] - node _T_453 = cat(_T_448, _T_452) @[Cat.scala 29:58] - node _T_454 = cat(_T_443, _T_447) @[Cat.scala 29:58] - node _T_455 = cat(_T_454, _T_453) @[Cat.scala 29:58] - node _T_456 = cat(_T_438, _T_442) @[Cat.scala 29:58] - node _T_457 = cat(_T_433, _T_437) @[Cat.scala 29:58] - node _T_458 = cat(_T_457, _T_456) @[Cat.scala 29:58] - node _T_459 = cat(_T_458, _T_455) @[Cat.scala 29:58] - node _T_460 = cat(_T_428, _T_432) @[Cat.scala 29:58] - node _T_461 = cat(_T_423, _T_427) @[Cat.scala 29:58] - node _T_462 = cat(_T_461, _T_460) @[Cat.scala 29:58] - node _T_463 = cat(_T_418, _T_422) @[Cat.scala 29:58] - node _T_464 = cat(_T_413, _T_417) @[Cat.scala 29:58] - node _T_465 = cat(_T_464, _T_463) @[Cat.scala 29:58] - node _T_466 = cat(_T_465, _T_462) @[Cat.scala 29:58] - node _T_467 = cat(_T_466, _T_459) @[Cat.scala 29:58] - node _T_468 = cat(_T_408, _T_412) @[Cat.scala 29:58] - node _T_469 = cat(_T_403, _T_407) @[Cat.scala 29:58] - node _T_470 = cat(_T_469, _T_468) @[Cat.scala 29:58] - node _T_471 = cat(_T_398, _T_402) @[Cat.scala 29:58] - node _T_472 = cat(_T_393, _T_397) @[Cat.scala 29:58] - node _T_473 = cat(_T_472, _T_471) @[Cat.scala 29:58] - node _T_474 = cat(_T_473, _T_470) @[Cat.scala 29:58] - node _T_475 = cat(_T_388, _T_392) @[Cat.scala 29:58] - node _T_476 = cat(_T_383, _T_387) @[Cat.scala 29:58] - node _T_477 = cat(_T_476, _T_475) @[Cat.scala 29:58] - node _T_478 = cat(_T_378, _T_382) @[Cat.scala 29:58] - node _T_479 = cat(_T_373, _T_377) @[Cat.scala 29:58] - node _T_480 = cat(_T_479, _T_478) @[Cat.scala 29:58] - node _T_481 = cat(_T_480, _T_477) @[Cat.scala 29:58] - node _T_482 = cat(_T_481, _T_474) @[Cat.scala 29:58] - node mrac_in = cat(_T_482, _T_467) @[Cat.scala 29:58] - node _T_483 = bits(wr_mrac_r, 0, 0) @[el2_dec_tlu_ctl.scala 1884:39] + reg _T_339 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_339 <= mfdc_ns @[el2_lib.scala 514:16] + mfdc_int <= _T_339 @[el2_dec_tlu_ctl.scala 1828:11] + node _T_340 = bits(io.dec_csr_wrdata_r, 18, 16) @[el2_dec_tlu_ctl.scala 1833:40] + node _T_341 = not(_T_340) @[el2_dec_tlu_ctl.scala 1833:20] + node _T_342 = bits(io.dec_csr_wrdata_r, 11, 7) @[el2_dec_tlu_ctl.scala 1833:67] + node _T_343 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1833:95] + node _T_344 = not(_T_343) @[el2_dec_tlu_ctl.scala 1833:75] + node _T_345 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1833:119] + node _T_346 = cat(_T_344, _T_345) @[Cat.scala 29:58] + node _T_347 = cat(_T_341, _T_342) @[Cat.scala 29:58] + node _T_348 = cat(_T_347, _T_346) @[Cat.scala 29:58] + mfdc_ns <= _T_348 @[el2_dec_tlu_ctl.scala 1833:13] + node _T_349 = bits(mfdc_int, 14, 12) @[el2_dec_tlu_ctl.scala 1834:29] + node _T_350 = not(_T_349) @[el2_dec_tlu_ctl.scala 1834:20] + node _T_351 = bits(mfdc_int, 11, 7) @[el2_dec_tlu_ctl.scala 1834:55] + node _T_352 = bits(mfdc_int, 6, 6) @[el2_dec_tlu_ctl.scala 1834:72] + node _T_353 = not(_T_352) @[el2_dec_tlu_ctl.scala 1834:63] + node _T_354 = bits(mfdc_int, 5, 0) @[el2_dec_tlu_ctl.scala 1834:85] + node _T_355 = cat(_T_353, _T_354) @[Cat.scala 29:58] + node _T_356 = cat(_T_350, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_357 = cat(_T_356, _T_351) @[Cat.scala 29:58] + node _T_358 = cat(_T_357, _T_355) @[Cat.scala 29:58] + mfdc <= _T_358 @[el2_dec_tlu_ctl.scala 1834:13] + node _T_359 = bits(mfdc, 18, 16) @[el2_dec_tlu_ctl.scala 1842:46] + io.dec_tlu_dma_qos_prty <= _T_359 @[el2_dec_tlu_ctl.scala 1842:39] + node _T_360 = bits(mfdc, 11, 11) @[el2_dec_tlu_ctl.scala 1843:58] + io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= _T_360 @[el2_dec_tlu_ctl.scala 1843:51] + node _T_361 = bits(mfdc, 8, 8) @[el2_dec_tlu_ctl.scala 1844:46] + io.dec_tlu_core_ecc_disable <= _T_361 @[el2_dec_tlu_ctl.scala 1844:39] + node _T_362 = bits(mfdc, 6, 6) @[el2_dec_tlu_ctl.scala 1845:58] + io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= _T_362 @[el2_dec_tlu_ctl.scala 1845:51] + node _T_363 = bits(mfdc, 3, 3) @[el2_dec_tlu_ctl.scala 1846:46] + io.dec_tlu_bpred_disable <= _T_363 @[el2_dec_tlu_ctl.scala 1846:39] + node _T_364 = bits(mfdc, 2, 2) @[el2_dec_tlu_ctl.scala 1847:58] + io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= _T_364 @[el2_dec_tlu_ctl.scala 1847:51] + node _T_365 = bits(mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 1848:46] + io.dec_tlu_pipelining_disable <= _T_365 @[el2_dec_tlu_ctl.scala 1848:39] + node _T_366 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1857:70] + node _T_367 = eq(_T_366, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 1857:77] + node _T_368 = and(io.dec_csr_wen_r_mod, _T_367) @[el2_dec_tlu_ctl.scala 1857:48] + node _T_369 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1857:89] + node _T_370 = and(_T_368, _T_369) @[el2_dec_tlu_ctl.scala 1857:87] + node _T_371 = not(io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 1857:113] + node _T_372 = and(_T_370, _T_371) @[el2_dec_tlu_ctl.scala 1857:111] + io.dec_tlu_wr_pause_r <= _T_372 @[el2_dec_tlu_ctl.scala 1857:24] + node _T_373 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1864:61] + node _T_374 = eq(_T_373, UInt<12>("h07c0")) @[el2_dec_tlu_ctl.scala 1864:68] + node wr_mrac_r = and(io.dec_csr_wen_r_mod, _T_374) @[el2_dec_tlu_ctl.scala 1864:39] + node _T_375 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1867:39] + node _T_376 = bits(io.dec_csr_wrdata_r, 30, 30) @[el2_dec_tlu_ctl.scala 1867:64] + node _T_377 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1867:91] + node _T_378 = not(_T_377) @[el2_dec_tlu_ctl.scala 1867:71] + node _T_379 = and(_T_376, _T_378) @[el2_dec_tlu_ctl.scala 1867:69] + node _T_380 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1868:41] + node _T_381 = bits(io.dec_csr_wrdata_r, 28, 28) @[el2_dec_tlu_ctl.scala 1868:66] + node _T_382 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1868:93] + node _T_383 = not(_T_382) @[el2_dec_tlu_ctl.scala 1868:73] + node _T_384 = and(_T_381, _T_383) @[el2_dec_tlu_ctl.scala 1868:71] + node _T_385 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1869:41] + node _T_386 = bits(io.dec_csr_wrdata_r, 26, 26) @[el2_dec_tlu_ctl.scala 1869:66] + node _T_387 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1869:93] + node _T_388 = not(_T_387) @[el2_dec_tlu_ctl.scala 1869:73] + node _T_389 = and(_T_386, _T_388) @[el2_dec_tlu_ctl.scala 1869:71] + node _T_390 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1870:41] + node _T_391 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 1870:66] + node _T_392 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1870:93] + node _T_393 = not(_T_392) @[el2_dec_tlu_ctl.scala 1870:73] + node _T_394 = and(_T_391, _T_393) @[el2_dec_tlu_ctl.scala 1870:71] + node _T_395 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1871:41] + node _T_396 = bits(io.dec_csr_wrdata_r, 22, 22) @[el2_dec_tlu_ctl.scala 1871:66] + node _T_397 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1871:93] + node _T_398 = not(_T_397) @[el2_dec_tlu_ctl.scala 1871:73] + node _T_399 = and(_T_396, _T_398) @[el2_dec_tlu_ctl.scala 1871:71] + node _T_400 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1872:41] + node _T_401 = bits(io.dec_csr_wrdata_r, 20, 20) @[el2_dec_tlu_ctl.scala 1872:66] + node _T_402 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1872:93] + node _T_403 = not(_T_402) @[el2_dec_tlu_ctl.scala 1872:73] + node _T_404 = and(_T_401, _T_403) @[el2_dec_tlu_ctl.scala 1872:71] + node _T_405 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1873:41] + node _T_406 = bits(io.dec_csr_wrdata_r, 18, 18) @[el2_dec_tlu_ctl.scala 1873:66] + node _T_407 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1873:93] + node _T_408 = not(_T_407) @[el2_dec_tlu_ctl.scala 1873:73] + node _T_409 = and(_T_406, _T_408) @[el2_dec_tlu_ctl.scala 1873:71] + node _T_410 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1874:41] + node _T_411 = bits(io.dec_csr_wrdata_r, 16, 16) @[el2_dec_tlu_ctl.scala 1874:66] + node _T_412 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1874:93] + node _T_413 = not(_T_412) @[el2_dec_tlu_ctl.scala 1874:73] + node _T_414 = and(_T_411, _T_413) @[el2_dec_tlu_ctl.scala 1874:71] + node _T_415 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1875:41] + node _T_416 = bits(io.dec_csr_wrdata_r, 14, 14) @[el2_dec_tlu_ctl.scala 1875:66] + node _T_417 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1875:93] + node _T_418 = not(_T_417) @[el2_dec_tlu_ctl.scala 1875:73] + node _T_419 = and(_T_416, _T_418) @[el2_dec_tlu_ctl.scala 1875:71] + node _T_420 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1876:41] + node _T_421 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 1876:66] + node _T_422 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1876:93] + node _T_423 = not(_T_422) @[el2_dec_tlu_ctl.scala 1876:73] + node _T_424 = and(_T_421, _T_423) @[el2_dec_tlu_ctl.scala 1876:71] + node _T_425 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1877:41] + node _T_426 = bits(io.dec_csr_wrdata_r, 10, 10) @[el2_dec_tlu_ctl.scala 1877:66] + node _T_427 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1877:93] + node _T_428 = not(_T_427) @[el2_dec_tlu_ctl.scala 1877:73] + node _T_429 = and(_T_426, _T_428) @[el2_dec_tlu_ctl.scala 1877:71] + node _T_430 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1878:41] + node _T_431 = bits(io.dec_csr_wrdata_r, 8, 8) @[el2_dec_tlu_ctl.scala 1878:66] + node _T_432 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1878:93] + node _T_433 = not(_T_432) @[el2_dec_tlu_ctl.scala 1878:73] + node _T_434 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 1878:70] + node _T_435 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1879:41] + node _T_436 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1879:66] + node _T_437 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1879:93] + node _T_438 = not(_T_437) @[el2_dec_tlu_ctl.scala 1879:73] + node _T_439 = and(_T_436, _T_438) @[el2_dec_tlu_ctl.scala 1879:70] + node _T_440 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1880:41] + node _T_441 = bits(io.dec_csr_wrdata_r, 4, 4) @[el2_dec_tlu_ctl.scala 1880:66] + node _T_442 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1880:93] + node _T_443 = not(_T_442) @[el2_dec_tlu_ctl.scala 1880:73] + node _T_444 = and(_T_441, _T_443) @[el2_dec_tlu_ctl.scala 1880:70] + node _T_445 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1881:41] + node _T_446 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 1881:66] + node _T_447 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1881:93] + node _T_448 = not(_T_447) @[el2_dec_tlu_ctl.scala 1881:73] + node _T_449 = and(_T_446, _T_448) @[el2_dec_tlu_ctl.scala 1881:70] + node _T_450 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1882:41] + node _T_451 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1882:66] + node _T_452 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1882:93] + node _T_453 = not(_T_452) @[el2_dec_tlu_ctl.scala 1882:73] + node _T_454 = and(_T_451, _T_453) @[el2_dec_tlu_ctl.scala 1882:70] + node _T_455 = cat(_T_450, _T_454) @[Cat.scala 29:58] + node _T_456 = cat(_T_445, _T_449) @[Cat.scala 29:58] + node _T_457 = cat(_T_456, _T_455) @[Cat.scala 29:58] + node _T_458 = cat(_T_440, _T_444) @[Cat.scala 29:58] + node _T_459 = cat(_T_435, _T_439) @[Cat.scala 29:58] + node _T_460 = cat(_T_459, _T_458) @[Cat.scala 29:58] + node _T_461 = cat(_T_460, _T_457) @[Cat.scala 29:58] + node _T_462 = cat(_T_430, _T_434) @[Cat.scala 29:58] + node _T_463 = cat(_T_425, _T_429) @[Cat.scala 29:58] + node _T_464 = cat(_T_463, _T_462) @[Cat.scala 29:58] + node _T_465 = cat(_T_420, _T_424) @[Cat.scala 29:58] + node _T_466 = cat(_T_415, _T_419) @[Cat.scala 29:58] + node _T_467 = cat(_T_466, _T_465) @[Cat.scala 29:58] + node _T_468 = cat(_T_467, _T_464) @[Cat.scala 29:58] + node _T_469 = cat(_T_468, _T_461) @[Cat.scala 29:58] + node _T_470 = cat(_T_410, _T_414) @[Cat.scala 29:58] + node _T_471 = cat(_T_405, _T_409) @[Cat.scala 29:58] + node _T_472 = cat(_T_471, _T_470) @[Cat.scala 29:58] + node _T_473 = cat(_T_400, _T_404) @[Cat.scala 29:58] + node _T_474 = cat(_T_395, _T_399) @[Cat.scala 29:58] + node _T_475 = cat(_T_474, _T_473) @[Cat.scala 29:58] + node _T_476 = cat(_T_475, _T_472) @[Cat.scala 29:58] + node _T_477 = cat(_T_390, _T_394) @[Cat.scala 29:58] + node _T_478 = cat(_T_385, _T_389) @[Cat.scala 29:58] + node _T_479 = cat(_T_478, _T_477) @[Cat.scala 29:58] + node _T_480 = cat(_T_380, _T_384) @[Cat.scala 29:58] + node _T_481 = cat(_T_375, _T_379) @[Cat.scala 29:58] + node _T_482 = cat(_T_481, _T_480) @[Cat.scala 29:58] + node _T_483 = cat(_T_482, _T_479) @[Cat.scala 29:58] + node _T_484 = cat(_T_483, _T_476) @[Cat.scala 29:58] + node mrac_in = cat(_T_484, _T_469) @[Cat.scala 29:58] + node _T_485 = bits(wr_mrac_r, 0, 0) @[el2_dec_tlu_ctl.scala 1885:38] inst rvclkhdr_10 of rvclkhdr_69 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_10.io.en <= _T_483 @[el2_lib.scala 511:17] + rvclkhdr_10.io.en <= _T_485 @[el2_lib.scala 511:17] rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mrac : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mrac <= mrac_in @[el2_lib.scala 514:16] - io.dec_tlu_mrac_ff <= mrac @[el2_dec_tlu_ctl.scala 1886:22] - node _T_484 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1894:63] - node _T_485 = eq(_T_484, UInt<12>("h0bc0")) @[el2_dec_tlu_ctl.scala 1894:70] - node wr_mdeau_r = and(io.dec_csr_wen_r_mod, _T_485) @[el2_dec_tlu_ctl.scala 1894:41] - node _T_486 = not(wr_mdeau_r) @[el2_dec_tlu_ctl.scala 1904:60] - node _T_487 = and(io.mdseac_locked_f, _T_486) @[el2_dec_tlu_ctl.scala 1904:58] - node _T_488 = or(mdseac_en, _T_487) @[el2_dec_tlu_ctl.scala 1904:36] - io.mdseac_locked_ns <= _T_488 @[el2_dec_tlu_ctl.scala 1904:23] - node _T_489 = or(io.lsu_imprecise_error_store_any, io.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 1906:50] - node _T_490 = not(io.nmi_int_detected_f) @[el2_dec_tlu_ctl.scala 1906:87] - node _T_491 = and(_T_489, _T_490) @[el2_dec_tlu_ctl.scala 1906:85] - node _T_492 = not(io.mdseac_locked_f) @[el2_dec_tlu_ctl.scala 1906:112] - node _T_493 = and(_T_491, _T_492) @[el2_dec_tlu_ctl.scala 1906:110] - mdseac_en <= _T_493 @[el2_dec_tlu_ctl.scala 1906:13] - node _T_494 = bits(mdseac_en, 0, 0) @[el2_dec_tlu_ctl.scala 1908:65] + io.dec_tlu_mrac_ff <= mrac @[el2_dec_tlu_ctl.scala 1887:21] + node _T_486 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1895:62] + node _T_487 = eq(_T_486, UInt<12>("h0bc0")) @[el2_dec_tlu_ctl.scala 1895:69] + node wr_mdeau_r = and(io.dec_csr_wen_r_mod, _T_487) @[el2_dec_tlu_ctl.scala 1895:40] + node _T_488 = not(wr_mdeau_r) @[el2_dec_tlu_ctl.scala 1905:59] + node _T_489 = and(io.mdseac_locked_f, _T_488) @[el2_dec_tlu_ctl.scala 1905:57] + node _T_490 = or(mdseac_en, _T_489) @[el2_dec_tlu_ctl.scala 1905:35] + io.mdseac_locked_ns <= _T_490 @[el2_dec_tlu_ctl.scala 1905:22] + node _T_491 = or(io.tlu_busbuff.lsu_imprecise_error_store_any, io.tlu_busbuff.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 1907:61] + node _T_492 = not(io.nmi_int_detected_f) @[el2_dec_tlu_ctl.scala 1907:110] + node _T_493 = and(_T_491, _T_492) @[el2_dec_tlu_ctl.scala 1907:108] + node _T_494 = not(io.mdseac_locked_f) @[el2_dec_tlu_ctl.scala 1907:135] + node _T_495 = and(_T_493, _T_494) @[el2_dec_tlu_ctl.scala 1907:133] + mdseac_en <= _T_495 @[el2_dec_tlu_ctl.scala 1907:12] + node _T_496 = bits(mdseac_en, 0, 0) @[el2_dec_tlu_ctl.scala 1909:76] inst rvclkhdr_11 of rvclkhdr_70 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_11.io.en <= _T_494 @[el2_lib.scala 511:17] + rvclkhdr_11.io.en <= _T_496 @[el2_lib.scala 511:17] rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mdseac : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - mdseac <= io.lsu_imprecise_error_addr_any @[el2_lib.scala 514:16] - node _T_495 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1917:62] - node _T_496 = eq(_T_495, UInt<12>("h07c6")) @[el2_dec_tlu_ctl.scala 1917:69] - node wr_mpmc_r = and(io.dec_csr_wen_r_mod, _T_496) @[el2_dec_tlu_ctl.scala 1917:40] - node _T_497 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1921:52] - node _T_498 = and(wr_mpmc_r, _T_497) @[el2_dec_tlu_ctl.scala 1921:31] - node _T_499 = not(io.internal_dbg_halt_mode_f2) @[el2_dec_tlu_ctl.scala 1921:58] - node _T_500 = and(_T_498, _T_499) @[el2_dec_tlu_ctl.scala 1921:56] - node _T_501 = not(io.ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 1921:90] - node _T_502 = and(_T_500, _T_501) @[el2_dec_tlu_ctl.scala 1921:88] - io.fw_halt_req <= _T_502 @[el2_dec_tlu_ctl.scala 1921:18] - node _T_503 = or(io.fw_halt_req, fw_halted) @[el2_dec_tlu_ctl.scala 1923:38] - node _T_504 = not(set_mie_pmu_fw_halt) @[el2_dec_tlu_ctl.scala 1923:53] - node fw_halted_ns = and(_T_503, _T_504) @[el2_dec_tlu_ctl.scala 1923:51] - node _T_505 = bits(wr_mpmc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1924:30] - node _T_506 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1924:58] - node _T_507 = not(_T_506) @[el2_dec_tlu_ctl.scala 1924:38] - node _T_508 = not(mpmc) @[el2_dec_tlu_ctl.scala 1924:63] - node _T_509 = mux(_T_505, _T_507, _T_508) @[el2_dec_tlu_ctl.scala 1924:19] - mpmc_b_ns <= _T_509 @[el2_dec_tlu_ctl.scala 1924:13] - reg _T_510 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1926:45] - _T_510 <= mpmc_b_ns @[el2_dec_tlu_ctl.scala 1926:45] - mpmc_b <= _T_510 @[el2_dec_tlu_ctl.scala 1926:10] - reg _T_511 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1927:46] - _T_511 <= fw_halted_ns @[el2_dec_tlu_ctl.scala 1927:46] - fw_halted <= _T_511 @[el2_dec_tlu_ctl.scala 1927:13] - node _T_512 = not(mpmc_b) @[el2_dec_tlu_ctl.scala 1929:11] - mpmc <= _T_512 @[el2_dec_tlu_ctl.scala 1929:8] - node _T_513 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1938:41] - node _T_514 = gt(_T_513, UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 1938:49] - node _T_515 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1938:93] - node csr_sat = mux(_T_514, UInt<5>("h01a"), _T_515) @[el2_dec_tlu_ctl.scala 1938:20] - node _T_516 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1940:64] - node _T_517 = eq(_T_516, UInt<12>("h07f0")) @[el2_dec_tlu_ctl.scala 1940:71] - node wr_micect_r = and(io.dec_csr_wen_r_mod, _T_517) @[el2_dec_tlu_ctl.scala 1940:42] - node _T_518 = cat(UInt<26>("h00"), io.ic_perr_r_d1) @[Cat.scala 29:58] - node _T_519 = add(micect, _T_518) @[el2_dec_tlu_ctl.scala 1941:24] - node _T_520 = tail(_T_519, 1) @[el2_dec_tlu_ctl.scala 1941:24] - micect_inc <= _T_520 @[el2_dec_tlu_ctl.scala 1941:14] - node _T_521 = bits(wr_micect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1942:36] - node _T_522 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1942:76] - node _T_523 = cat(csr_sat, _T_522) @[Cat.scala 29:58] - node _T_524 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1942:96] - node _T_525 = cat(_T_524, micect_inc) @[Cat.scala 29:58] - node micect_ns = mux(_T_521, _T_523, _T_525) @[el2_dec_tlu_ctl.scala 1942:23] - node _T_526 = or(wr_micect_r, io.ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 1944:43] - node _T_527 = bits(_T_526, 0, 0) @[el2_dec_tlu_ctl.scala 1944:62] + mdseac <= io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_lib.scala 514:16] + node _T_497 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1918:61] + node _T_498 = eq(_T_497, UInt<12>("h07c6")) @[el2_dec_tlu_ctl.scala 1918:68] + node wr_mpmc_r = and(io.dec_csr_wen_r_mod, _T_498) @[el2_dec_tlu_ctl.scala 1918:39] + node _T_499 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1922:51] + node _T_500 = and(wr_mpmc_r, _T_499) @[el2_dec_tlu_ctl.scala 1922:30] + node _T_501 = not(io.internal_dbg_halt_mode_f2) @[el2_dec_tlu_ctl.scala 1922:57] + node _T_502 = and(_T_500, _T_501) @[el2_dec_tlu_ctl.scala 1922:55] + node _T_503 = not(io.ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 1922:89] + node _T_504 = and(_T_502, _T_503) @[el2_dec_tlu_ctl.scala 1922:87] + io.fw_halt_req <= _T_504 @[el2_dec_tlu_ctl.scala 1922:17] + wire fw_halted_ns : UInt<1> + fw_halted_ns <= UInt<1>("h00") + reg fw_halted : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1924:48] + fw_halted <= fw_halted_ns @[el2_dec_tlu_ctl.scala 1924:48] + node _T_505 = or(io.fw_halt_req, fw_halted) @[el2_dec_tlu_ctl.scala 1925:34] + node _T_506 = not(set_mie_pmu_fw_halt) @[el2_dec_tlu_ctl.scala 1925:49] + node _T_507 = and(_T_505, _T_506) @[el2_dec_tlu_ctl.scala 1925:47] + fw_halted_ns <= _T_507 @[el2_dec_tlu_ctl.scala 1925:15] + node _T_508 = bits(wr_mpmc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1926:29] + node _T_509 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1926:57] + node _T_510 = not(_T_509) @[el2_dec_tlu_ctl.scala 1926:37] + node _T_511 = not(mpmc) @[el2_dec_tlu_ctl.scala 1926:62] + node _T_512 = mux(_T_508, _T_510, _T_511) @[el2_dec_tlu_ctl.scala 1926:18] + mpmc_b_ns <= _T_512 @[el2_dec_tlu_ctl.scala 1926:12] + reg _T_513 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1928:44] + _T_513 <= mpmc_b_ns @[el2_dec_tlu_ctl.scala 1928:44] + mpmc_b <= _T_513 @[el2_dec_tlu_ctl.scala 1928:9] + node _T_514 = not(mpmc_b) @[el2_dec_tlu_ctl.scala 1931:10] + mpmc <= _T_514 @[el2_dec_tlu_ctl.scala 1931:7] + node _T_515 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1940:40] + node _T_516 = gt(_T_515, UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 1940:48] + node _T_517 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1940:92] + node csr_sat = mux(_T_516, UInt<5>("h01a"), _T_517) @[el2_dec_tlu_ctl.scala 1940:19] + node _T_518 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1942:63] + node _T_519 = eq(_T_518, UInt<12>("h07f0")) @[el2_dec_tlu_ctl.scala 1942:70] + node wr_micect_r = and(io.dec_csr_wen_r_mod, _T_519) @[el2_dec_tlu_ctl.scala 1942:41] + node _T_520 = cat(UInt<26>("h00"), io.ic_perr_r_d1) @[Cat.scala 29:58] + node _T_521 = add(micect, _T_520) @[el2_dec_tlu_ctl.scala 1943:23] + node _T_522 = tail(_T_521, 1) @[el2_dec_tlu_ctl.scala 1943:23] + micect_inc <= _T_522 @[el2_dec_tlu_ctl.scala 1943:13] + node _T_523 = bits(wr_micect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1944:35] + node _T_524 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1944:75] + node _T_525 = cat(csr_sat, _T_524) @[Cat.scala 29:58] + node _T_526 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1944:95] + node _T_527 = cat(_T_526, micect_inc) @[Cat.scala 29:58] + node micect_ns = mux(_T_523, _T_525, _T_527) @[el2_dec_tlu_ctl.scala 1944:22] + node _T_528 = or(wr_micect_r, io.ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 1946:42] + node _T_529 = bits(_T_528, 0, 0) @[el2_dec_tlu_ctl.scala 1946:61] inst rvclkhdr_12 of rvclkhdr_71 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_12.io.en <= _T_527 @[el2_lib.scala 511:17] + rvclkhdr_12.io.en <= _T_529 @[el2_lib.scala 511:17] rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_528 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_528 <= micect_ns @[el2_lib.scala 514:16] - micect <= _T_528 @[el2_dec_tlu_ctl.scala 1944:10] - node _T_529 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1946:48] - node _T_530 = dshl(UInt<32>("h0ffffffff"), _T_529) @[el2_dec_tlu_ctl.scala 1946:39] - node _T_531 = orr(_T_530) @[el2_dec_tlu_ctl.scala 1946:57] - node _T_532 = bits(micect, 26, 0) @[el2_dec_tlu_ctl.scala 1946:83] - node _T_533 = cat(UInt<5>("h00"), _T_532) @[Cat.scala 29:58] - node _T_534 = and(_T_531, _T_533) @[el2_dec_tlu_ctl.scala 1946:61] - mice_ce_req <= _T_534 @[el2_dec_tlu_ctl.scala 1946:15] - node _T_535 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1955:70] - node _T_536 = eq(_T_535, UInt<12>("h07f1")) @[el2_dec_tlu_ctl.scala 1955:77] - node wr_miccmect_r = and(io.dec_csr_wen_r_mod, _T_536) @[el2_dec_tlu_ctl.scala 1955:48] - node _T_537 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1956:27] - node _T_538 = or(io.iccm_sbecc_r_d1, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1956:71] - node _T_539 = cat(UInt<26>("h00"), _T_538) @[Cat.scala 29:58] - node _T_540 = add(_T_537, _T_539) @[el2_dec_tlu_ctl.scala 1956:34] - node _T_541 = tail(_T_540, 1) @[el2_dec_tlu_ctl.scala 1956:34] - miccmect_inc <= _T_541 @[el2_dec_tlu_ctl.scala 1956:16] - node _T_542 = bits(wr_miccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1957:46] - node _T_543 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1957:86] - node _T_544 = cat(csr_sat, _T_543) @[Cat.scala 29:58] - node _T_545 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1957:108] - node _T_546 = cat(_T_545, miccmect_inc) @[Cat.scala 29:58] - node miccmect_ns = mux(_T_542, _T_544, _T_546) @[el2_dec_tlu_ctl.scala 1957:31] - node _T_547 = or(wr_miccmect_r, io.iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 1959:49] - node _T_548 = or(_T_547, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1959:70] - node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 1959:94] + reg _T_530 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_530 <= micect_ns @[el2_lib.scala 514:16] + micect <= _T_530 @[el2_dec_tlu_ctl.scala 1946:9] + node _T_531 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1948:48] + node _T_532 = dshl(UInt<32>("h0ffffffff"), _T_531) @[el2_dec_tlu_ctl.scala 1948:39] + node _T_533 = bits(micect, 26, 0) @[el2_dec_tlu_ctl.scala 1948:79] + node _T_534 = cat(UInt<5>("h00"), _T_533) @[Cat.scala 29:58] + node _T_535 = and(_T_532, _T_534) @[el2_dec_tlu_ctl.scala 1948:57] + node _T_536 = orr(_T_535) @[el2_dec_tlu_ctl.scala 1948:88] + mice_ce_req <= _T_536 @[el2_dec_tlu_ctl.scala 1948:14] + node _T_537 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1957:69] + node _T_538 = eq(_T_537, UInt<12>("h07f1")) @[el2_dec_tlu_ctl.scala 1957:76] + node wr_miccmect_r = and(io.dec_csr_wen_r_mod, _T_538) @[el2_dec_tlu_ctl.scala 1957:47] + node _T_539 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1958:26] + node _T_540 = or(io.iccm_sbecc_r_d1, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1958:70] + node _T_541 = cat(UInt<26>("h00"), _T_540) @[Cat.scala 29:58] + node _T_542 = add(_T_539, _T_541) @[el2_dec_tlu_ctl.scala 1958:33] + node _T_543 = tail(_T_542, 1) @[el2_dec_tlu_ctl.scala 1958:33] + miccmect_inc <= _T_543 @[el2_dec_tlu_ctl.scala 1958:15] + node _T_544 = bits(wr_miccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1959:45] + node _T_545 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1959:85] + node _T_546 = cat(csr_sat, _T_545) @[Cat.scala 29:58] + node _T_547 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1959:107] + node _T_548 = cat(_T_547, miccmect_inc) @[Cat.scala 29:58] + node miccmect_ns = mux(_T_544, _T_546, _T_548) @[el2_dec_tlu_ctl.scala 1959:30] + node _T_549 = or(wr_miccmect_r, io.iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 1961:48] + node _T_550 = or(_T_549, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1961:69] + node _T_551 = bits(_T_550, 0, 0) @[el2_dec_tlu_ctl.scala 1961:93] inst rvclkhdr_13 of rvclkhdr_72 @[el2_lib.scala 508:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset rvclkhdr_13.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_13.io.en <= _T_549 @[el2_lib.scala 511:17] + rvclkhdr_13.io.en <= _T_551 @[el2_lib.scala 511:17] rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_550 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_550 <= miccmect_ns @[el2_lib.scala 514:16] - miccmect <= _T_550 @[el2_dec_tlu_ctl.scala 1959:12] - node _T_551 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1960:53] - node _T_552 = dshl(UInt<32>("h0ffffffff"), _T_551) @[el2_dec_tlu_ctl.scala 1960:42] - node _T_553 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1960:86] - node _T_554 = cat(UInt<5>("h00"), _T_553) @[Cat.scala 29:58] - node _T_555 = and(_T_552, _T_554) @[el2_dec_tlu_ctl.scala 1960:62] - node _T_556 = orr(_T_555) @[el2_dec_tlu_ctl.scala 1960:95] - miccme_ce_req <= _T_556 @[el2_dec_tlu_ctl.scala 1960:17] - node _T_557 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1969:70] - node _T_558 = eq(_T_557, UInt<12>("h07f2")) @[el2_dec_tlu_ctl.scala 1969:77] - node wr_mdccmect_r = and(io.dec_csr_wen_r_mod, _T_558) @[el2_dec_tlu_ctl.scala 1969:48] - node _T_559 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1970:27] - node _T_560 = cat(UInt<26>("h00"), io.lsu_single_ecc_error_r_d1) @[Cat.scala 29:58] - node _T_561 = add(_T_559, _T_560) @[el2_dec_tlu_ctl.scala 1970:34] - node _T_562 = tail(_T_561, 1) @[el2_dec_tlu_ctl.scala 1970:34] - mdccmect_inc <= _T_562 @[el2_dec_tlu_ctl.scala 1970:16] - node _T_563 = bits(wr_mdccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1971:46] - node _T_564 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1971:86] - node _T_565 = cat(csr_sat, _T_564) @[Cat.scala 29:58] - node _T_566 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1971:108] - node _T_567 = cat(_T_566, mdccmect_inc) @[Cat.scala 29:58] - node mdccmect_ns = mux(_T_563, _T_565, _T_567) @[el2_dec_tlu_ctl.scala 1971:31] - node _T_568 = or(wr_mdccmect_r, io.lsu_single_ecc_error_r_d1) @[el2_dec_tlu_ctl.scala 1973:50] - node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 1973:82] + reg _T_552 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_552 <= miccmect_ns @[el2_lib.scala 514:16] + miccmect <= _T_552 @[el2_dec_tlu_ctl.scala 1961:11] + node _T_553 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1963:51] + node _T_554 = dshl(UInt<32>("h0ffffffff"), _T_553) @[el2_dec_tlu_ctl.scala 1963:40] + node _T_555 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1963:84] + node _T_556 = cat(UInt<5>("h00"), _T_555) @[Cat.scala 29:58] + node _T_557 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 1963:60] + node _T_558 = orr(_T_557) @[el2_dec_tlu_ctl.scala 1963:93] + miccme_ce_req <= _T_558 @[el2_dec_tlu_ctl.scala 1963:15] + node _T_559 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1972:69] + node _T_560 = eq(_T_559, UInt<12>("h07f2")) @[el2_dec_tlu_ctl.scala 1972:76] + node wr_mdccmect_r = and(io.dec_csr_wen_r_mod, _T_560) @[el2_dec_tlu_ctl.scala 1972:47] + node _T_561 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1973:26] + node _T_562 = cat(UInt<26>("h00"), io.lsu_single_ecc_error_r_d1) @[Cat.scala 29:58] + node _T_563 = add(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 1973:33] + node _T_564 = tail(_T_563, 1) @[el2_dec_tlu_ctl.scala 1973:33] + mdccmect_inc <= _T_564 @[el2_dec_tlu_ctl.scala 1973:15] + node _T_565 = bits(wr_mdccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1974:45] + node _T_566 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1974:85] + node _T_567 = cat(csr_sat, _T_566) @[Cat.scala 29:58] + node _T_568 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1974:107] + node _T_569 = cat(_T_568, mdccmect_inc) @[Cat.scala 29:58] + node mdccmect_ns = mux(_T_565, _T_567, _T_569) @[el2_dec_tlu_ctl.scala 1974:30] + node _T_570 = or(wr_mdccmect_r, io.lsu_single_ecc_error_r_d1) @[el2_dec_tlu_ctl.scala 1976:49] + node _T_571 = bits(_T_570, 0, 0) @[el2_dec_tlu_ctl.scala 1976:81] inst rvclkhdr_14 of rvclkhdr_73 @[el2_lib.scala 508:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset rvclkhdr_14.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_14.io.en <= _T_569 @[el2_lib.scala 511:17] + rvclkhdr_14.io.en <= _T_571 @[el2_lib.scala 511:17] rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_570 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_570 <= mdccmect_ns @[el2_lib.scala 514:16] - mdccmect <= _T_570 @[el2_dec_tlu_ctl.scala 1973:12] - node _T_571 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1975:53] - node _T_572 = dshl(UInt<32>("h0ffffffff"), _T_571) @[el2_dec_tlu_ctl.scala 1975:42] - node _T_573 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1975:86] - node _T_574 = cat(UInt<5>("h00"), _T_573) @[Cat.scala 29:58] - node _T_575 = and(_T_572, _T_574) @[el2_dec_tlu_ctl.scala 1975:62] - node _T_576 = orr(_T_575) @[el2_dec_tlu_ctl.scala 1975:95] - mdccme_ce_req <= _T_576 @[el2_dec_tlu_ctl.scala 1975:17] - node _T_577 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1985:63] - node _T_578 = eq(_T_577, UInt<12>("h07ce")) @[el2_dec_tlu_ctl.scala 1985:70] - node wr_mfdht_r = and(io.dec_csr_wen_r_mod, _T_578) @[el2_dec_tlu_ctl.scala 1985:41] - node _T_579 = bits(wr_mfdht_r, 0, 0) @[el2_dec_tlu_ctl.scala 1987:33] - node _T_580 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1987:60] - node mfdht_ns = mux(_T_579, _T_580, mfdht) @[el2_dec_tlu_ctl.scala 1987:21] - reg _T_581 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1989:44] - _T_581 <= mfdht_ns @[el2_dec_tlu_ctl.scala 1989:44] - mfdht <= _T_581 @[el2_dec_tlu_ctl.scala 1989:9] - node _T_582 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1998:63] - node _T_583 = eq(_T_582, UInt<12>("h07cf")) @[el2_dec_tlu_ctl.scala 1998:70] - node wr_mfdhs_r = and(io.dec_csr_wen_r_mod, _T_583) @[el2_dec_tlu_ctl.scala 1998:41] - node _T_584 = bits(wr_mfdhs_r, 0, 0) @[el2_dec_tlu_ctl.scala 2000:33] - node _T_585 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2000:61] - node _T_586 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2001:30] - node _T_587 = and(io.dbg_tlu_halted, _T_586) @[el2_dec_tlu_ctl.scala 2001:28] - node _T_588 = bits(_T_587, 0, 0) @[el2_dec_tlu_ctl.scala 2001:52] - node _T_589 = not(io.lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 2001:65] - node _T_590 = not(io.ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 2001:85] - node _T_591 = cat(_T_589, _T_590) @[Cat.scala 29:58] - node _T_592 = mux(_T_588, _T_591, mfdhs) @[el2_dec_tlu_ctl.scala 2001:8] - node mfdhs_ns = mux(_T_584, _T_585, _T_592) @[el2_dec_tlu_ctl.scala 2000:21] - node _T_593 = or(wr_mfdhs_r, io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2003:72] - node _T_594 = bits(_T_593, 0, 0) @[el2_dec_tlu_ctl.scala 2003:93] - reg _T_595 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_594 : @[Reg.scala 28:19] - _T_595 <= mfdhs_ns @[Reg.scala 28:23] + reg _T_572 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_572 <= mdccmect_ns @[el2_lib.scala 514:16] + mdccmect <= _T_572 @[el2_dec_tlu_ctl.scala 1976:11] + node _T_573 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1978:52] + node _T_574 = dshl(UInt<32>("h0ffffffff"), _T_573) @[el2_dec_tlu_ctl.scala 1978:41] + node _T_575 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1978:85] + node _T_576 = cat(UInt<5>("h00"), _T_575) @[Cat.scala 29:58] + node _T_577 = and(_T_574, _T_576) @[el2_dec_tlu_ctl.scala 1978:61] + node _T_578 = orr(_T_577) @[el2_dec_tlu_ctl.scala 1978:94] + mdccme_ce_req <= _T_578 @[el2_dec_tlu_ctl.scala 1978:16] + node _T_579 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1988:62] + node _T_580 = eq(_T_579, UInt<12>("h07ce")) @[el2_dec_tlu_ctl.scala 1988:69] + node wr_mfdht_r = and(io.dec_csr_wen_r_mod, _T_580) @[el2_dec_tlu_ctl.scala 1988:40] + node _T_581 = bits(wr_mfdht_r, 0, 0) @[el2_dec_tlu_ctl.scala 1990:32] + node _T_582 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1990:59] + node mfdht_ns = mux(_T_581, _T_582, mfdht) @[el2_dec_tlu_ctl.scala 1990:20] + reg _T_583 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1992:43] + _T_583 <= mfdht_ns @[el2_dec_tlu_ctl.scala 1992:43] + mfdht <= _T_583 @[el2_dec_tlu_ctl.scala 1992:8] + node _T_584 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2001:62] + node _T_585 = eq(_T_584, UInt<12>("h07cf")) @[el2_dec_tlu_ctl.scala 2001:69] + node wr_mfdhs_r = and(io.dec_csr_wen_r_mod, _T_585) @[el2_dec_tlu_ctl.scala 2001:40] + node _T_586 = bits(wr_mfdhs_r, 0, 0) @[el2_dec_tlu_ctl.scala 2003:32] + node _T_587 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2003:60] + node _T_588 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2004:43] + node _T_589 = and(io.dbg_tlu_halted, _T_588) @[el2_dec_tlu_ctl.scala 2004:41] + node _T_590 = bits(_T_589, 0, 0) @[el2_dec_tlu_ctl.scala 2004:65] + node _T_591 = not(io.lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 2004:78] + node _T_592 = not(io.ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 2004:98] + node _T_593 = cat(_T_591, _T_592) @[Cat.scala 29:58] + node _T_594 = mux(_T_590, _T_593, mfdhs) @[el2_dec_tlu_ctl.scala 2004:21] + node mfdhs_ns = mux(_T_586, _T_587, _T_594) @[el2_dec_tlu_ctl.scala 2003:20] + node _T_595 = or(wr_mfdhs_r, io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2006:71] + node _T_596 = bits(_T_595, 0, 0) @[el2_dec_tlu_ctl.scala 2006:92] + reg _T_597 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_596 : @[Reg.scala 28:19] + _T_597 <= mfdhs_ns @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mfdhs <= _T_595 @[el2_dec_tlu_ctl.scala 2003:9] - node _T_596 = bits(io.debug_halt_req_f, 0, 0) @[el2_dec_tlu_ctl.scala 2005:48] - node _T_597 = add(force_halt_ctr_f, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2005:75] - node _T_598 = tail(_T_597, 1) @[el2_dec_tlu_ctl.scala 2005:75] - node _T_599 = bits(io.dbg_tlu_halted_f, 0, 0) @[el2_dec_tlu_ctl.scala 2006:29] - node _T_600 = mux(_T_599, UInt<32>("h00"), force_halt_ctr_f) @[el2_dec_tlu_ctl.scala 2006:8] - node force_halt_ctr = mux(_T_596, _T_598, _T_600) @[el2_dec_tlu_ctl.scala 2005:27] - node _T_601 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2008:82] - reg _T_602 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_601 : @[Reg.scala 28:19] - _T_602 <= force_halt_ctr @[Reg.scala 28:23] + mfdhs <= _T_597 @[el2_dec_tlu_ctl.scala 2006:8] + node _T_598 = bits(io.debug_halt_req_f, 0, 0) @[el2_dec_tlu_ctl.scala 2008:47] + node _T_599 = add(force_halt_ctr_f, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2008:74] + node _T_600 = tail(_T_599, 1) @[el2_dec_tlu_ctl.scala 2008:74] + node _T_601 = bits(io.dbg_tlu_halted_f, 0, 0) @[el2_dec_tlu_ctl.scala 2009:48] + node _T_602 = mux(_T_601, UInt<32>("h00"), force_halt_ctr_f) @[el2_dec_tlu_ctl.scala 2009:27] + node force_halt_ctr = mux(_T_598, _T_600, _T_602) @[el2_dec_tlu_ctl.scala 2008:26] + node _T_603 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2011:81] + reg _T_604 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_603 : @[Reg.scala 28:19] + _T_604 <= force_halt_ctr @[Reg.scala 28:23] skip @[Reg.scala 28:19] - force_halt_ctr_f <= _T_602 @[el2_dec_tlu_ctl.scala 2008:20] - node _T_603 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2010:25] - node _T_604 = bits(mfdht, 5, 1) @[el2_dec_tlu_ctl.scala 2010:80] - node _T_605 = dshl(UInt<32>("h0ffffffff"), _T_604) @[el2_dec_tlu_ctl.scala 2010:72] - node _T_606 = and(force_halt_ctr_f, _T_605) @[el2_dec_tlu_ctl.scala 2010:49] - node _T_607 = orr(_T_606) @[el2_dec_tlu_ctl.scala 2010:88] - node _T_608 = and(_T_603, _T_607) @[el2_dec_tlu_ctl.scala 2010:29] - io.force_halt <= _T_608 @[el2_dec_tlu_ctl.scala 2010:17] - node _T_609 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2018:63] - node _T_610 = eq(_T_609, UInt<12>("h0bc8")) @[el2_dec_tlu_ctl.scala 2018:70] - node wr_meivt_r = and(io.dec_csr_wen_r_mod, _T_610) @[el2_dec_tlu_ctl.scala 2018:41] - node _T_611 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2020:41] - node _T_612 = bits(wr_meivt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2020:60] + force_halt_ctr_f <= _T_604 @[el2_dec_tlu_ctl.scala 2011:19] + node _T_605 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2013:24] + node _T_606 = bits(mfdht, 5, 1) @[el2_dec_tlu_ctl.scala 2013:79] + node _T_607 = dshl(UInt<32>("h0ffffffff"), _T_606) @[el2_dec_tlu_ctl.scala 2013:71] + node _T_608 = and(force_halt_ctr_f, _T_607) @[el2_dec_tlu_ctl.scala 2013:48] + node _T_609 = orr(_T_608) @[el2_dec_tlu_ctl.scala 2013:87] + node _T_610 = and(_T_605, _T_609) @[el2_dec_tlu_ctl.scala 2013:28] + io.force_halt <= _T_610 @[el2_dec_tlu_ctl.scala 2013:16] + node _T_611 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2021:62] + node _T_612 = eq(_T_611, UInt<12>("h0bc8")) @[el2_dec_tlu_ctl.scala 2021:69] + node wr_meivt_r = and(io.dec_csr_wen_r_mod, _T_612) @[el2_dec_tlu_ctl.scala 2021:40] + node _T_613 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2023:40] + node _T_614 = bits(wr_meivt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2023:59] inst rvclkhdr_15 of rvclkhdr_74 @[el2_lib.scala 508:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset rvclkhdr_15.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_15.io.en <= _T_612 @[el2_lib.scala 511:17] + rvclkhdr_15.io.en <= _T_614 @[el2_lib.scala 511:17] rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg meivt : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - meivt <= _T_611 @[el2_lib.scala 514:16] - node _T_613 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2032:50] + meivt <= _T_613 @[el2_lib.scala 514:16] + node _T_615 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2035:49] inst rvclkhdr_16 of rvclkhdr_75 @[el2_lib.scala 508:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset rvclkhdr_16.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_16.io.en <= _T_613 @[el2_lib.scala 511:17] + rvclkhdr_16.io.en <= _T_615 @[el2_lib.scala 511:17] rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg meihap : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] meihap <= io.pic_claimid @[el2_lib.scala 514:16] - node _T_614 = cat(meivt, meihap) @[Cat.scala 29:58] - node _T_615 = cat(_T_614, UInt<2>("h00")) @[Cat.scala 29:58] - io.dec_tlu_meihap <= _T_615 @[el2_dec_tlu_ctl.scala 2033:21] - node _T_616 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2042:66] - node _T_617 = eq(_T_616, UInt<12>("h0bcc")) @[el2_dec_tlu_ctl.scala 2042:73] - node wr_meicurpl_r = and(io.dec_csr_wen_r_mod, _T_617) @[el2_dec_tlu_ctl.scala 2042:44] - node _T_618 = bits(wr_meicurpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2043:39] - node _T_619 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2043:66] - node meicurpl_ns = mux(_T_618, _T_619, meicurpl) @[el2_dec_tlu_ctl.scala 2043:24] - reg _T_620 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2045:47] - _T_620 <= meicurpl_ns @[el2_dec_tlu_ctl.scala 2045:47] - meicurpl <= _T_620 @[el2_dec_tlu_ctl.scala 2045:12] - io.dec_tlu_meicurpl <= meicurpl @[el2_dec_tlu_ctl.scala 2047:23] - node _T_621 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2057:67] - node _T_622 = eq(_T_621, UInt<12>("h0bcb")) @[el2_dec_tlu_ctl.scala 2057:74] - node _T_623 = and(io.dec_csr_wen_r_mod, _T_622) @[el2_dec_tlu_ctl.scala 2057:45] - node wr_meicidpl_r = or(_T_623, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2057:89] - node _T_624 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2059:38] - node _T_625 = bits(wr_meicidpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2060:23] - node _T_626 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2060:50] - node _T_627 = mux(_T_625, _T_626, meicidpl) @[el2_dec_tlu_ctl.scala 2060:8] - node meicidpl_ns = mux(_T_624, io.pic_pl, _T_627) @[el2_dec_tlu_ctl.scala 2059:24] - reg _T_628 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2062:45] - _T_628 <= meicidpl_ns @[el2_dec_tlu_ctl.scala 2062:45] - meicidpl <= _T_628 @[el2_dec_tlu_ctl.scala 2062:12] - node _T_629 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2069:63] - node _T_630 = eq(_T_629, UInt<12>("h0bca")) @[el2_dec_tlu_ctl.scala 2069:70] - node _T_631 = and(io.dec_csr_wen_r_mod, _T_630) @[el2_dec_tlu_ctl.scala 2069:41] - node _T_632 = or(_T_631, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2069:84] - wr_meicpct_r <= _T_632 @[el2_dec_tlu_ctl.scala 2069:16] - node _T_633 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2078:63] - node _T_634 = eq(_T_633, UInt<12>("h0bc9")) @[el2_dec_tlu_ctl.scala 2078:70] - node wr_meipt_r = and(io.dec_csr_wen_r_mod, _T_634) @[el2_dec_tlu_ctl.scala 2078:41] - node _T_635 = bits(wr_meipt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2079:33] - node _T_636 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2079:60] - node meipt_ns = mux(_T_635, _T_636, meipt) @[el2_dec_tlu_ctl.scala 2079:21] - reg _T_637 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2081:44] - _T_637 <= meipt_ns @[el2_dec_tlu_ctl.scala 2081:44] - meipt <= _T_637 @[el2_dec_tlu_ctl.scala 2081:9] - io.dec_tlu_meipt <= meipt @[el2_dec_tlu_ctl.scala 2083:20] - node _T_638 = and(io.trigger_hit_r_d1, io.dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 2109:90] - node trigger_hit_for_dscr_cause_r_d1 = or(io.trigger_hit_dmode_r_d1, _T_638) @[el2_dec_tlu_ctl.scala 2109:67] - node _T_639 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2112:35] - node _T_640 = and(io.dcsr_single_step_done_f, _T_639) @[el2_dec_tlu_ctl.scala 2112:33] - node _T_641 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2112:67] - node _T_642 = and(_T_640, _T_641) @[el2_dec_tlu_ctl.scala 2112:65] - node _T_643 = not(io.debug_halt_req) @[el2_dec_tlu_ctl.scala 2112:102] - node _T_644 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2112:100] - node _T_645 = bits(_T_644, 0, 0) @[el2_dec_tlu_ctl.scala 2112:122] - node _T_646 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2113:26] - node _T_647 = and(io.debug_halt_req, _T_646) @[el2_dec_tlu_ctl.scala 2113:24] - node _T_648 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2113:58] - node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 2113:56] - node _T_650 = bits(_T_649, 0, 0) @[el2_dec_tlu_ctl.scala 2113:92] - node _T_651 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2114:37] - node _T_652 = and(io.ebreak_to_debug_mode_r_d1, _T_651) @[el2_dec_tlu_ctl.scala 2114:35] - node _T_653 = bits(_T_652, 0, 0) @[el2_dec_tlu_ctl.scala 2114:71] - node _T_654 = bits(trigger_hit_for_dscr_cause_r_d1, 0, 0) @[el2_dec_tlu_ctl.scala 2115:39] - node _T_655 = mux(_T_645, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_656 = mux(_T_650, UInt<3>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_657 = mux(_T_653, UInt<3>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_658 = mux(_T_654, UInt<3>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_659 = or(_T_655, _T_656) @[Mux.scala 27:72] - node _T_660 = or(_T_659, _T_657) @[Mux.scala 27:72] + node _T_616 = cat(meivt, meihap) @[Cat.scala 29:58] + io.dec_tlu_meihap <= _T_616 @[el2_dec_tlu_ctl.scala 2036:20] + node _T_617 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2045:65] + node _T_618 = eq(_T_617, UInt<12>("h0bcc")) @[el2_dec_tlu_ctl.scala 2045:72] + node wr_meicurpl_r = and(io.dec_csr_wen_r_mod, _T_618) @[el2_dec_tlu_ctl.scala 2045:43] + node _T_619 = bits(wr_meicurpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2046:38] + node _T_620 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2046:65] + node meicurpl_ns = mux(_T_619, _T_620, meicurpl) @[el2_dec_tlu_ctl.scala 2046:23] + reg _T_621 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2048:46] + _T_621 <= meicurpl_ns @[el2_dec_tlu_ctl.scala 2048:46] + meicurpl <= _T_621 @[el2_dec_tlu_ctl.scala 2048:11] + io.dec_tlu_meicurpl <= meicurpl @[el2_dec_tlu_ctl.scala 2050:22] + node _T_622 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2060:66] + node _T_623 = eq(_T_622, UInt<12>("h0bcb")) @[el2_dec_tlu_ctl.scala 2060:73] + node _T_624 = and(io.dec_csr_wen_r_mod, _T_623) @[el2_dec_tlu_ctl.scala 2060:44] + node wr_meicidpl_r = or(_T_624, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2060:88] + node _T_625 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2062:37] + node _T_626 = bits(wr_meicidpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2063:38] + node _T_627 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2063:65] + node _T_628 = mux(_T_626, _T_627, meicidpl) @[el2_dec_tlu_ctl.scala 2063:23] + node meicidpl_ns = mux(_T_625, io.pic_pl, _T_628) @[el2_dec_tlu_ctl.scala 2062:23] + reg _T_629 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2065:44] + _T_629 <= meicidpl_ns @[el2_dec_tlu_ctl.scala 2065:44] + meicidpl <= _T_629 @[el2_dec_tlu_ctl.scala 2065:11] + node _T_630 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2072:62] + node _T_631 = eq(_T_630, UInt<12>("h0bca")) @[el2_dec_tlu_ctl.scala 2072:69] + node _T_632 = and(io.dec_csr_wen_r_mod, _T_631) @[el2_dec_tlu_ctl.scala 2072:40] + node _T_633 = or(_T_632, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2072:83] + wr_meicpct_r <= _T_633 @[el2_dec_tlu_ctl.scala 2072:15] + node _T_634 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2081:62] + node _T_635 = eq(_T_634, UInt<12>("h0bc9")) @[el2_dec_tlu_ctl.scala 2081:69] + node wr_meipt_r = and(io.dec_csr_wen_r_mod, _T_635) @[el2_dec_tlu_ctl.scala 2081:40] + node _T_636 = bits(wr_meipt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2082:32] + node _T_637 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2082:59] + node meipt_ns = mux(_T_636, _T_637, meipt) @[el2_dec_tlu_ctl.scala 2082:20] + reg _T_638 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2084:43] + _T_638 <= meipt_ns @[el2_dec_tlu_ctl.scala 2084:43] + meipt <= _T_638 @[el2_dec_tlu_ctl.scala 2084:8] + io.dec_tlu_meipt <= meipt @[el2_dec_tlu_ctl.scala 2086:19] + node _T_639 = and(io.trigger_hit_r_d1, io.dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 2112:89] + node trigger_hit_for_dscr_cause_r_d1 = or(io.trigger_hit_dmode_r_d1, _T_639) @[el2_dec_tlu_ctl.scala 2112:66] + node _T_640 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2115:31] + node _T_641 = and(io.dcsr_single_step_done_f, _T_640) @[el2_dec_tlu_ctl.scala 2115:29] + node _T_642 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2115:63] + node _T_643 = and(_T_641, _T_642) @[el2_dec_tlu_ctl.scala 2115:61] + node _T_644 = not(io.debug_halt_req) @[el2_dec_tlu_ctl.scala 2115:98] + node _T_645 = and(_T_643, _T_644) @[el2_dec_tlu_ctl.scala 2115:96] + node _T_646 = bits(_T_645, 0, 0) @[el2_dec_tlu_ctl.scala 2115:118] + node _T_647 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2116:48] + node _T_648 = and(io.debug_halt_req, _T_647) @[el2_dec_tlu_ctl.scala 2116:46] + node _T_649 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2116:80] + node _T_650 = and(_T_648, _T_649) @[el2_dec_tlu_ctl.scala 2116:78] + node _T_651 = bits(_T_650, 0, 0) @[el2_dec_tlu_ctl.scala 2116:114] + node _T_652 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2117:77] + node _T_653 = and(io.ebreak_to_debug_mode_r_d1, _T_652) @[el2_dec_tlu_ctl.scala 2117:75] + node _T_654 = bits(_T_653, 0, 0) @[el2_dec_tlu_ctl.scala 2117:111] + node _T_655 = bits(trigger_hit_for_dscr_cause_r_d1, 0, 0) @[el2_dec_tlu_ctl.scala 2118:108] + node _T_656 = mux(_T_646, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_657 = mux(_T_651, UInt<3>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_658 = mux(_T_654, UInt<3>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_659 = mux(_T_655, UInt<3>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_660 = or(_T_656, _T_657) @[Mux.scala 27:72] node _T_661 = or(_T_660, _T_658) @[Mux.scala 27:72] + node _T_662 = or(_T_661, _T_659) @[Mux.scala 27:72] wire dcsr_cause : UInt<3> @[Mux.scala 27:72] - dcsr_cause <= _T_661 @[Mux.scala 27:72] - node _T_662 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2117:47] - node _T_663 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2117:92] - node _T_664 = eq(_T_663, UInt<12>("h07b0")) @[el2_dec_tlu_ctl.scala 2117:99] - node wr_dcsr_r = and(_T_662, _T_664) @[el2_dec_tlu_ctl.scala 2117:70] - node _T_665 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2123:70] - node _T_666 = eq(_T_665, UInt<3>("h03")) @[el2_dec_tlu_ctl.scala 2123:76] - node dcsr_cause_upgradeable = and(io.internal_dbg_halt_mode_f, _T_666) @[el2_dec_tlu_ctl.scala 2123:60] - node _T_667 = not(io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2124:60] - node _T_668 = or(_T_667, dcsr_cause_upgradeable) @[el2_dec_tlu_ctl.scala 2124:79] - node enter_debug_halt_req_le = and(io.enter_debug_halt_req, _T_668) @[el2_dec_tlu_ctl.scala 2124:57] - node nmi_in_debug_mode = and(io.nmi_int_detected_f, io.internal_dbg_halt_mode_f) @[el2_dec_tlu_ctl.scala 2126:49] - node _T_669 = bits(enter_debug_halt_req_le, 0, 0) @[el2_dec_tlu_ctl.scala 2127:45] - node _T_670 = bits(io.dcsr, 15, 9) @[el2_dec_tlu_ctl.scala 2127:65] - node _T_671 = bits(io.dcsr, 5, 2) @[el2_dec_tlu_ctl.scala 2127:92] - node _T_672 = cat(_T_671, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_673 = cat(_T_670, dcsr_cause) @[Cat.scala 29:58] - node _T_674 = cat(_T_673, _T_672) @[Cat.scala 29:58] - node _T_675 = bits(wr_dcsr_r, 0, 0) @[el2_dec_tlu_ctl.scala 2128:19] - node _T_676 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 2128:50] - node _T_677 = bits(io.dec_csr_wrdata_r, 11, 10) @[el2_dec_tlu_ctl.scala 2128:85] - node _T_678 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2128:111] - node _T_679 = bits(io.dcsr, 3, 3) @[el2_dec_tlu_ctl.scala 2128:155] - node _T_680 = or(nmi_in_debug_mode, _T_679) @[el2_dec_tlu_ctl.scala 2128:146] - node _T_681 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2128:179] - node _T_682 = cat(_T_681, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_683 = cat(UInt<2>("h00"), _T_680) @[Cat.scala 29:58] - node _T_684 = cat(_T_683, _T_682) @[Cat.scala 29:58] - node _T_685 = cat(UInt<1>("h00"), _T_678) @[Cat.scala 29:58] - node _T_686 = cat(_T_676, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_687 = cat(_T_686, _T_677) @[Cat.scala 29:58] - node _T_688 = cat(_T_687, _T_685) @[Cat.scala 29:58] - node _T_689 = cat(_T_688, _T_684) @[Cat.scala 29:58] - node _T_690 = bits(io.dcsr, 15, 4) @[el2_dec_tlu_ctl.scala 2128:212] - node _T_691 = bits(io.dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 2128:246] - node _T_692 = cat(_T_691, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_693 = cat(_T_690, nmi_in_debug_mode) @[Cat.scala 29:58] - node _T_694 = cat(_T_693, _T_692) @[Cat.scala 29:58] - node _T_695 = mux(_T_675, _T_689, _T_694) @[el2_dec_tlu_ctl.scala 2128:8] - node dcsr_ns = mux(_T_669, _T_674, _T_695) @[el2_dec_tlu_ctl.scala 2127:20] - node _T_696 = or(enter_debug_halt_req_le, wr_dcsr_r) @[el2_dec_tlu_ctl.scala 2130:55] - node _T_697 = or(_T_696, io.internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 2130:67] - node _T_698 = or(_T_697, io.take_nmi) @[el2_dec_tlu_ctl.scala 2130:95] - node _T_699 = bits(_T_698, 0, 0) @[el2_dec_tlu_ctl.scala 2130:110] + dcsr_cause <= _T_662 @[Mux.scala 27:72] + node _T_663 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2120:46] + node _T_664 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2120:91] + node _T_665 = eq(_T_664, UInt<12>("h07b0")) @[el2_dec_tlu_ctl.scala 2120:98] + node wr_dcsr_r = and(_T_663, _T_665) @[el2_dec_tlu_ctl.scala 2120:69] + node _T_666 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2126:69] + node _T_667 = eq(_T_666, UInt<3>("h03")) @[el2_dec_tlu_ctl.scala 2126:75] + node dcsr_cause_upgradeable = and(io.internal_dbg_halt_mode_f, _T_667) @[el2_dec_tlu_ctl.scala 2126:59] + node _T_668 = not(io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2127:59] + node _T_669 = or(_T_668, dcsr_cause_upgradeable) @[el2_dec_tlu_ctl.scala 2127:78] + node enter_debug_halt_req_le = and(io.enter_debug_halt_req, _T_669) @[el2_dec_tlu_ctl.scala 2127:56] + node nmi_in_debug_mode = and(io.nmi_int_detected_f, io.internal_dbg_halt_mode_f) @[el2_dec_tlu_ctl.scala 2129:48] + node _T_670 = bits(enter_debug_halt_req_le, 0, 0) @[el2_dec_tlu_ctl.scala 2130:44] + node _T_671 = bits(io.dcsr, 15, 9) @[el2_dec_tlu_ctl.scala 2130:64] + node _T_672 = bits(io.dcsr, 5, 2) @[el2_dec_tlu_ctl.scala 2130:91] + node _T_673 = cat(_T_672, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_674 = cat(_T_671, dcsr_cause) @[Cat.scala 29:58] + node _T_675 = cat(_T_674, _T_673) @[Cat.scala 29:58] + node _T_676 = bits(wr_dcsr_r, 0, 0) @[el2_dec_tlu_ctl.scala 2131:18] + node _T_677 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 2131:49] + node _T_678 = bits(io.dec_csr_wrdata_r, 11, 10) @[el2_dec_tlu_ctl.scala 2131:84] + node _T_679 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2131:110] + node _T_680 = bits(io.dcsr, 3, 3) @[el2_dec_tlu_ctl.scala 2131:154] + node _T_681 = or(nmi_in_debug_mode, _T_680) @[el2_dec_tlu_ctl.scala 2131:145] + node _T_682 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2131:178] + node _T_683 = cat(_T_682, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_684 = cat(UInt<2>("h00"), _T_681) @[Cat.scala 29:58] + node _T_685 = cat(_T_684, _T_683) @[Cat.scala 29:58] + node _T_686 = cat(UInt<1>("h00"), _T_679) @[Cat.scala 29:58] + node _T_687 = cat(_T_677, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_688 = cat(_T_687, _T_678) @[Cat.scala 29:58] + node _T_689 = cat(_T_688, _T_686) @[Cat.scala 29:58] + node _T_690 = cat(_T_689, _T_685) @[Cat.scala 29:58] + node _T_691 = bits(io.dcsr, 15, 4) @[el2_dec_tlu_ctl.scala 2131:211] + node _T_692 = bits(io.dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 2131:245] + node _T_693 = cat(_T_692, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_694 = cat(_T_691, nmi_in_debug_mode) @[Cat.scala 29:58] + node _T_695 = cat(_T_694, _T_693) @[Cat.scala 29:58] + node _T_696 = mux(_T_676, _T_690, _T_695) @[el2_dec_tlu_ctl.scala 2131:7] + node dcsr_ns = mux(_T_670, _T_675, _T_696) @[el2_dec_tlu_ctl.scala 2130:19] + node _T_697 = or(enter_debug_halt_req_le, wr_dcsr_r) @[el2_dec_tlu_ctl.scala 2133:54] + node _T_698 = or(_T_697, io.internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 2133:66] + node _T_699 = or(_T_698, io.take_nmi) @[el2_dec_tlu_ctl.scala 2133:94] + node _T_700 = bits(_T_699, 0, 0) @[el2_dec_tlu_ctl.scala 2133:109] inst rvclkhdr_17 of rvclkhdr_76 @[el2_lib.scala 508:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset rvclkhdr_17.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_17.io.en <= _T_699 @[el2_lib.scala 511:17] + rvclkhdr_17.io.en <= _T_700 @[el2_lib.scala 511:17] rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_700 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_700 <= dcsr_ns @[el2_lib.scala 514:16] - io.dcsr <= _T_700 @[el2_dec_tlu_ctl.scala 2130:11] - node _T_701 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2138:46] - node _T_702 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2138:91] - node _T_703 = eq(_T_702, UInt<12>("h07b1")) @[el2_dec_tlu_ctl.scala 2138:98] - node wr_dpc_r = and(_T_701, _T_703) @[el2_dec_tlu_ctl.scala 2138:69] - node _T_704 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2139:45] - node _T_705 = and(io.dbg_tlu_halted, _T_704) @[el2_dec_tlu_ctl.scala 2139:43] - node _T_706 = not(io.request_debug_mode_done) @[el2_dec_tlu_ctl.scala 2139:68] - node dpc_capture_npc = and(_T_705, _T_706) @[el2_dec_tlu_ctl.scala 2139:66] - node _T_707 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2143:6] - node _T_708 = not(dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2143:24] - node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 2143:22] - node _T_710 = and(_T_709, wr_dpc_r) @[el2_dec_tlu_ctl.scala 2143:41] - node _T_711 = bits(_T_710, 0, 0) @[el2_dec_tlu_ctl.scala 2143:53] - node _T_712 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 2143:82] - node _T_713 = bits(io.request_debug_mode_r, 0, 0) @[el2_dec_tlu_ctl.scala 2144:22] - node _T_714 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2145:6] - node _T_715 = and(_T_714, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2145:22] - node _T_716 = bits(_T_715, 0, 0) @[el2_dec_tlu_ctl.scala 2145:41] - node _T_717 = mux(_T_711, _T_712, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_718 = mux(_T_713, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_719 = mux(_T_716, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_720 = or(_T_717, _T_718) @[Mux.scala 27:72] - node _T_721 = or(_T_720, _T_719) @[Mux.scala 27:72] + reg _T_701 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_701 <= dcsr_ns @[el2_lib.scala 514:16] + io.dcsr <= _T_701 @[el2_dec_tlu_ctl.scala 2133:10] + node _T_702 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2141:45] + node _T_703 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2141:90] + node _T_704 = eq(_T_703, UInt<12>("h07b1")) @[el2_dec_tlu_ctl.scala 2141:97] + node wr_dpc_r = and(_T_702, _T_704) @[el2_dec_tlu_ctl.scala 2141:68] + node _T_705 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2142:44] + node _T_706 = and(io.dbg_tlu_halted, _T_705) @[el2_dec_tlu_ctl.scala 2142:42] + node _T_707 = not(io.request_debug_mode_done) @[el2_dec_tlu_ctl.scala 2142:67] + node dpc_capture_npc = and(_T_706, _T_707) @[el2_dec_tlu_ctl.scala 2142:65] + node _T_708 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2146:21] + node _T_709 = not(dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2146:39] + node _T_710 = and(_T_708, _T_709) @[el2_dec_tlu_ctl.scala 2146:37] + node _T_711 = and(_T_710, wr_dpc_r) @[el2_dec_tlu_ctl.scala 2146:56] + node _T_712 = bits(_T_711, 0, 0) @[el2_dec_tlu_ctl.scala 2146:68] + node _T_713 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 2146:97] + node _T_714 = bits(io.request_debug_mode_r, 0, 0) @[el2_dec_tlu_ctl.scala 2147:68] + node _T_715 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2148:33] + node _T_716 = and(_T_715, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2148:49] + node _T_717 = bits(_T_716, 0, 0) @[el2_dec_tlu_ctl.scala 2148:68] + node _T_718 = mux(_T_712, _T_713, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_719 = mux(_T_714, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_720 = mux(_T_717, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_721 = or(_T_718, _T_719) @[Mux.scala 27:72] + node _T_722 = or(_T_721, _T_720) @[Mux.scala 27:72] wire dpc_ns : UInt<31> @[Mux.scala 27:72] - dpc_ns <= _T_721 @[Mux.scala 27:72] - node _T_722 = or(wr_dpc_r, io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2147:37] - node _T_723 = or(_T_722, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2147:54] - node _T_724 = bits(_T_723, 0, 0) @[el2_dec_tlu_ctl.scala 2147:73] + dpc_ns <= _T_722 @[Mux.scala 27:72] + node _T_723 = or(wr_dpc_r, io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2150:36] + node _T_724 = or(_T_723, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2150:53] + node _T_725 = bits(_T_724, 0, 0) @[el2_dec_tlu_ctl.scala 2150:72] inst rvclkhdr_18 of rvclkhdr_77 @[el2_lib.scala 508:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset rvclkhdr_18.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_18.io.en <= _T_724 @[el2_lib.scala 511:17] + rvclkhdr_18.io.en <= _T_725 @[el2_lib.scala 511:17] rvclkhdr_18.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_725 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_725 <= dpc_ns @[el2_lib.scala 514:16] - io.dpc <= _T_725 @[el2_dec_tlu_ctl.scala 2147:10] - node _T_726 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 2161:44] - node _T_727 = bits(io.dec_csr_wrdata_r, 21, 20) @[el2_dec_tlu_ctl.scala 2161:69] - node _T_728 = bits(io.dec_csr_wrdata_r, 16, 3) @[el2_dec_tlu_ctl.scala 2161:97] - node _T_729 = cat(_T_726, _T_727) @[Cat.scala 29:58] - node dicawics_ns = cat(_T_729, _T_728) @[Cat.scala 29:58] - node _T_730 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2162:51] - node _T_731 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2162:96] - node _T_732 = eq(_T_731, UInt<12>("h07c8")) @[el2_dec_tlu_ctl.scala 2162:103] - node wr_dicawics_r = and(_T_730, _T_732) @[el2_dec_tlu_ctl.scala 2162:74] - node _T_733 = bits(wr_dicawics_r, 0, 0) @[el2_dec_tlu_ctl.scala 2164:51] + reg _T_726 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_726 <= dpc_ns @[el2_lib.scala 514:16] + io.dpc <= _T_726 @[el2_dec_tlu_ctl.scala 2150:9] + node _T_727 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 2164:43] + node _T_728 = bits(io.dec_csr_wrdata_r, 21, 20) @[el2_dec_tlu_ctl.scala 2164:68] + node _T_729 = bits(io.dec_csr_wrdata_r, 16, 3) @[el2_dec_tlu_ctl.scala 2164:96] + node _T_730 = cat(_T_727, _T_728) @[Cat.scala 29:58] + node dicawics_ns = cat(_T_730, _T_729) @[Cat.scala 29:58] + node _T_731 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2165:50] + node _T_732 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2165:95] + node _T_733 = eq(_T_732, UInt<12>("h07c8")) @[el2_dec_tlu_ctl.scala 2165:102] + node wr_dicawics_r = and(_T_731, _T_733) @[el2_dec_tlu_ctl.scala 2165:73] + node _T_734 = bits(wr_dicawics_r, 0, 0) @[el2_dec_tlu_ctl.scala 2167:50] inst rvclkhdr_19 of rvclkhdr_78 @[el2_lib.scala 508:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset rvclkhdr_19.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_19.io.en <= _T_733 @[el2_lib.scala 511:17] + rvclkhdr_19.io.en <= _T_734 @[el2_lib.scala 511:17] rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicawics : UInt, rvclkhdr_19.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicawics <= dicawics_ns @[el2_lib.scala 514:16] - node _T_734 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2180:49] - node _T_735 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2180:94] - node _T_736 = eq(_T_735, UInt<12>("h07c9")) @[el2_dec_tlu_ctl.scala 2180:101] - node wr_dicad0_r = and(_T_734, _T_736) @[el2_dec_tlu_ctl.scala 2180:72] - node _T_737 = bits(wr_dicad0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2181:35] - node dicad0_ns = mux(_T_737, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) @[el2_dec_tlu_ctl.scala 2181:22] - node _T_738 = or(wr_dicad0_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2183:47] - node _T_739 = bits(_T_738, 0, 0) @[el2_dec_tlu_ctl.scala 2183:80] + node _T_735 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2183:48] + node _T_736 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2183:93] + node _T_737 = eq(_T_736, UInt<12>("h07c9")) @[el2_dec_tlu_ctl.scala 2183:100] + node wr_dicad0_r = and(_T_735, _T_737) @[el2_dec_tlu_ctl.scala 2183:71] + node _T_738 = bits(wr_dicad0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2184:34] + node dicad0_ns = mux(_T_738, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) @[el2_dec_tlu_ctl.scala 2184:21] + node _T_739 = or(wr_dicad0_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2186:46] + node _T_740 = bits(_T_739, 0, 0) @[el2_dec_tlu_ctl.scala 2186:79] inst rvclkhdr_20 of rvclkhdr_79 @[el2_lib.scala 508:23] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset rvclkhdr_20.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_20.io.en <= _T_739 @[el2_lib.scala 511:17] + rvclkhdr_20.io.en <= _T_740 @[el2_lib.scala 511:17] rvclkhdr_20.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicad0 : UInt, rvclkhdr_20.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicad0 <= dicad0_ns @[el2_lib.scala 514:16] - node _T_740 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2193:50] - node _T_741 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2193:95] - node _T_742 = eq(_T_741, UInt<12>("h07cc")) @[el2_dec_tlu_ctl.scala 2193:102] - node wr_dicad0h_r = and(_T_740, _T_742) @[el2_dec_tlu_ctl.scala 2193:73] - node _T_743 = bits(wr_dicad0h_r, 0, 0) @[el2_dec_tlu_ctl.scala 2195:37] - node _T_744 = bits(io.ifu_ic_debug_rd_data, 63, 32) @[el2_dec_tlu_ctl.scala 2195:89] - node dicad0h_ns = mux(_T_743, io.dec_csr_wrdata_r, _T_744) @[el2_dec_tlu_ctl.scala 2195:23] - node _T_745 = or(wr_dicad0h_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2197:49] - node _T_746 = bits(_T_745, 0, 0) @[el2_dec_tlu_ctl.scala 2197:82] + node _T_741 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2196:49] + node _T_742 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2196:94] + node _T_743 = eq(_T_742, UInt<12>("h07cc")) @[el2_dec_tlu_ctl.scala 2196:101] + node wr_dicad0h_r = and(_T_741, _T_743) @[el2_dec_tlu_ctl.scala 2196:72] + node _T_744 = bits(wr_dicad0h_r, 0, 0) @[el2_dec_tlu_ctl.scala 2198:36] + node _T_745 = bits(io.ifu_ic_debug_rd_data, 63, 32) @[el2_dec_tlu_ctl.scala 2198:88] + node dicad0h_ns = mux(_T_744, io.dec_csr_wrdata_r, _T_745) @[el2_dec_tlu_ctl.scala 2198:22] + node _T_746 = or(wr_dicad0h_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2200:48] + node _T_747 = bits(_T_746, 0, 0) @[el2_dec_tlu_ctl.scala 2200:81] inst rvclkhdr_21 of rvclkhdr_80 @[el2_lib.scala 508:23] rvclkhdr_21.clock <= clock rvclkhdr_21.reset <= reset rvclkhdr_21.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_21.io.en <= _T_746 @[el2_lib.scala 511:17] + rvclkhdr_21.io.en <= _T_747 @[el2_lib.scala 511:17] rvclkhdr_21.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicad0h : UInt, rvclkhdr_21.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicad0h <= dicad0h_ns @[el2_lib.scala 514:16] - wire _T_747 : UInt<7> - _T_747 <= UInt<1>("h00") - node _T_748 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2205:51] - node _T_749 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2205:96] - node _T_750 = eq(_T_749, UInt<12>("h07ca")) @[el2_dec_tlu_ctl.scala 2205:103] - node _T_751 = and(_T_748, _T_750) @[el2_dec_tlu_ctl.scala 2205:74] - node _T_752 = bits(_T_751, 0, 0) @[el2_dec_tlu_ctl.scala 2207:37] - node _T_753 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[el2_dec_tlu_ctl.scala 2207:89] - node _T_754 = mux(_T_752, io.dec_csr_wrdata_r, _T_753) @[el2_dec_tlu_ctl.scala 2207:24] - node _T_755 = or(_T_751, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2209:81] - node _T_756 = bits(_T_755, 0, 0) @[el2_dec_tlu_ctl.scala 2209:114] - reg _T_757 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_756 : @[Reg.scala 28:19] - _T_757 <= _T_754 @[Reg.scala 28:23] + wire _T_748 : UInt<7> + _T_748 <= UInt<1>("h00") + node _T_749 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2208:48] + node _T_750 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2208:93] + node _T_751 = eq(_T_750, UInt<12>("h07ca")) @[el2_dec_tlu_ctl.scala 2208:100] + node _T_752 = and(_T_749, _T_751) @[el2_dec_tlu_ctl.scala 2208:71] + node _T_753 = bits(_T_752, 0, 0) @[el2_dec_tlu_ctl.scala 2210:34] + node _T_754 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[el2_dec_tlu_ctl.scala 2210:86] + node _T_755 = mux(_T_753, io.dec_csr_wrdata_r, _T_754) @[el2_dec_tlu_ctl.scala 2210:21] + node _T_756 = or(_T_752, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2212:78] + node _T_757 = bits(_T_756, 0, 0) @[el2_dec_tlu_ctl.scala 2212:111] + reg _T_758 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_757 : @[Reg.scala 28:19] + _T_758 <= _T_755 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_747 <= _T_757 @[el2_dec_tlu_ctl.scala 2209:16] - node _T_758 = cat(UInt<25>("h00"), _T_747) @[Cat.scala 29:58] - dicad1 <= _T_758 @[el2_dec_tlu_ctl.scala 2210:12] - node _T_759 = bits(dicad1, 6, 0) @[el2_dec_tlu_ctl.scala 2232:78] - node _T_760 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2232:92] - node _T_761 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2232:106] - node _T_762 = cat(_T_759, _T_760) @[Cat.scala 29:58] - node _T_763 = cat(_T_762, _T_761) @[Cat.scala 29:58] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_763 @[el2_dec_tlu_ctl.scala 2232:65] - io.dec_tlu_ic_diag_pkt.icache_dicawics <= dicawics @[el2_dec_tlu_ctl.scala 2235:42] - node _T_764 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 2237:53] - node _T_765 = and(_T_764, io.dec_i0_decode_d) @[el2_dec_tlu_ctl.scala 2237:76] - node _T_766 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 2237:99] - node _T_767 = and(_T_765, _T_766) @[el2_dec_tlu_ctl.scala 2237:97] - node _T_768 = bits(io.dec_csr_rdaddr_d, 11, 0) @[el2_dec_tlu_ctl.scala 2237:143] - node _T_769 = eq(_T_768, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2237:150] - node icache_rd_valid = and(_T_767, _T_769) @[el2_dec_tlu_ctl.scala 2237:121] - node _T_770 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2238:53] - node _T_771 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2238:98] - node _T_772 = eq(_T_771, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2238:105] - node icache_wr_valid = and(_T_770, _T_772) @[el2_dec_tlu_ctl.scala 2238:76] - reg icache_rd_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2240:59] - icache_rd_valid_f <= icache_rd_valid @[el2_dec_tlu_ctl.scala 2240:59] - reg icache_wr_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2241:59] - icache_wr_valid_f <= icache_wr_valid @[el2_dec_tlu_ctl.scala 2241:59] - io.dec_tlu_ic_diag_pkt.icache_rd_valid <= icache_rd_valid_f @[el2_dec_tlu_ctl.scala 2243:42] - io.dec_tlu_ic_diag_pkt.icache_wr_valid <= icache_wr_valid_f @[el2_dec_tlu_ctl.scala 2244:42] - node _T_773 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2252:63] - node _T_774 = eq(_T_773, UInt<12>("h07a0")) @[el2_dec_tlu_ctl.scala 2252:70] - node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_774) @[el2_dec_tlu_ctl.scala 2252:41] - node _T_775 = bits(wr_mtsel_r, 0, 0) @[el2_dec_tlu_ctl.scala 2253:33] - node _T_776 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2253:60] - node mtsel_ns = mux(_T_775, _T_776, mtsel) @[el2_dec_tlu_ctl.scala 2253:21] - reg _T_777 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2255:44] - _T_777 <= mtsel_ns @[el2_dec_tlu_ctl.scala 2255:44] - mtsel <= _T_777 @[el2_dec_tlu_ctl.scala 2255:9] - node _T_778 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2290:39] - node _T_779 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2290:65] - node _T_780 = not(_T_779) @[el2_dec_tlu_ctl.scala 2290:45] - node tdata_load = and(_T_778, _T_780) @[el2_dec_tlu_ctl.scala 2290:43] - node _T_781 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2292:41] - node _T_782 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2292:67] - node _T_783 = not(_T_782) @[el2_dec_tlu_ctl.scala 2292:47] - node tdata_opcode = and(_T_781, _T_783) @[el2_dec_tlu_ctl.scala 2292:45] - node _T_784 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2294:42] - node _T_785 = and(_T_784, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2294:47] - node _T_786 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 2294:91] - node tdata_action = and(_T_785, _T_786) @[el2_dec_tlu_ctl.scala 2294:70] - node _T_787 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2296:48] - node _T_788 = and(_T_787, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2296:53] - node _T_789 = bits(io.dec_csr_wrdata_r, 20, 19) @[el2_dec_tlu_ctl.scala 2296:95] - node _T_790 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 2296:137] - node _T_791 = bits(io.dec_csr_wrdata_r, 7, 6) @[el2_dec_tlu_ctl.scala 2297:24] - node _T_792 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 2297:64] - node _T_793 = cat(_T_792, tdata_load) @[Cat.scala 29:58] - node _T_794 = cat(_T_791, tdata_opcode) @[Cat.scala 29:58] - node _T_795 = cat(_T_794, _T_793) @[Cat.scala 29:58] - node _T_796 = cat(tdata_action, _T_790) @[Cat.scala 29:58] - node _T_797 = cat(_T_788, _T_789) @[Cat.scala 29:58] - node _T_798 = cat(_T_797, _T_796) @[Cat.scala 29:58] - node tdata_wrdata_r = cat(_T_798, _T_795) @[Cat.scala 29:58] - node _T_799 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_800 = eq(_T_799, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_801 = and(io.dec_csr_wen_r_mod, _T_800) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_802 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_803 = and(_T_801, _T_802) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_804 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_805 = not(_T_804) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_806 = or(_T_805, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_807 = and(_T_803, _T_806) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_808 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_809 = eq(_T_808, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_810 = and(io.dec_csr_wen_r_mod, _T_809) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_811 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_813 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_814 = not(_T_813) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_815 = or(_T_814, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_816 = and(_T_812, _T_815) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_817 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_818 = eq(_T_817, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_819 = and(io.dec_csr_wen_r_mod, _T_818) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_820 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_821 = and(_T_819, _T_820) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_822 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_823 = not(_T_822) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_824 = or(_T_823, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_825 = and(_T_821, _T_824) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_826 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_827 = eq(_T_826, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_828 = and(io.dec_csr_wen_r_mod, _T_827) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_829 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_830 = and(_T_828, _T_829) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_831 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_832 = not(_T_831) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_833 = or(_T_832, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_834 = and(_T_830, _T_833) @[el2_dec_tlu_ctl.scala 2300:136] - wire wr_mtdata1_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[0] <= _T_807 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[1] <= _T_816 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[2] <= _T_825 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[3] <= _T_834 @[el2_dec_tlu_ctl.scala 2300:43] - node _T_835 = bits(wr_mtdata1_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_836 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_837 = bits(io.update_hit_bit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_838 = bits(io.mtdata1_t[0], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_839 = or(_T_837, _T_838) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_840 = bits(io.mtdata1_t[0], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_841 = cat(_T_836, _T_839) @[Cat.scala 29:58] - node _T_842 = cat(_T_841, _T_840) @[Cat.scala 29:58] - node _T_843 = mux(_T_835, tdata_wrdata_r, _T_842) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_844 = bits(wr_mtdata1_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_845 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_846 = bits(io.update_hit_bit_r, 1, 1) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_847 = bits(io.mtdata1_t[1], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_848 = or(_T_846, _T_847) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_849 = bits(io.mtdata1_t[1], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_850 = cat(_T_845, _T_848) @[Cat.scala 29:58] - node _T_851 = cat(_T_850, _T_849) @[Cat.scala 29:58] - node _T_852 = mux(_T_844, tdata_wrdata_r, _T_851) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_853 = bits(wr_mtdata1_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_854 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_855 = bits(io.update_hit_bit_r, 2, 2) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_856 = bits(io.mtdata1_t[2], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_857 = or(_T_855, _T_856) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_858 = bits(io.mtdata1_t[2], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_859 = cat(_T_854, _T_857) @[Cat.scala 29:58] - node _T_860 = cat(_T_859, _T_858) @[Cat.scala 29:58] - node _T_861 = mux(_T_853, tdata_wrdata_r, _T_860) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_862 = bits(wr_mtdata1_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_863 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_864 = bits(io.update_hit_bit_r, 3, 3) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_865 = bits(io.mtdata1_t[3], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_866 = or(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_867 = bits(io.mtdata1_t[3], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_868 = cat(_T_863, _T_866) @[Cat.scala 29:58] - node _T_869 = cat(_T_868, _T_867) @[Cat.scala 29:58] - node _T_870 = mux(_T_862, tdata_wrdata_r, _T_869) @[el2_dec_tlu_ctl.scala 2301:50] - wire mtdata1_t_ns : UInt<10>[4] @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[0] <= _T_843 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[1] <= _T_852 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[2] <= _T_861 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[3] <= _T_870 @[el2_dec_tlu_ctl.scala 2301:41] - reg _T_871 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_871 <= mtdata1_t_ns[0] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[0] <= _T_871 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_872 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_872 <= mtdata1_t_ns[1] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[1] <= _T_872 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_873 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_873 <= mtdata1_t_ns[2] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[2] <= _T_873 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_874 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_874 <= mtdata1_t_ns[3] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[3] <= _T_874 @[el2_dec_tlu_ctl.scala 2303:41] - node _T_875 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_876 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_877 = bits(io.mtdata1_t[0], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_878 = bits(io.mtdata1_t[0], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_879 = bits(io.mtdata1_t[0], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_880 = bits(io.mtdata1_t[0], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_881 = cat(UInt<3>("h00"), _T_880) @[Cat.scala 29:58] - node _T_882 = cat(_T_878, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_883 = cat(_T_882, _T_879) @[Cat.scala 29:58] - node _T_884 = cat(_T_883, _T_881) @[Cat.scala 29:58] - node _T_885 = cat(_T_877, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_886 = cat(UInt<4>("h02"), _T_876) @[Cat.scala 29:58] - node _T_887 = cat(_T_886, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_888 = cat(_T_887, _T_885) @[Cat.scala 29:58] - node _T_889 = cat(_T_888, _T_884) @[Cat.scala 29:58] - node _T_890 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_891 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_892 = bits(io.mtdata1_t[1], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_893 = bits(io.mtdata1_t[1], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_894 = bits(io.mtdata1_t[1], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_895 = bits(io.mtdata1_t[1], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_896 = cat(UInt<3>("h00"), _T_895) @[Cat.scala 29:58] - node _T_897 = cat(_T_893, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_898 = cat(_T_897, _T_894) @[Cat.scala 29:58] - node _T_899 = cat(_T_898, _T_896) @[Cat.scala 29:58] - node _T_900 = cat(_T_892, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_901 = cat(UInt<4>("h02"), _T_891) @[Cat.scala 29:58] - node _T_902 = cat(_T_901, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_903 = cat(_T_902, _T_900) @[Cat.scala 29:58] - node _T_904 = cat(_T_903, _T_899) @[Cat.scala 29:58] - node _T_905 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_906 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_907 = bits(io.mtdata1_t[2], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_908 = bits(io.mtdata1_t[2], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_909 = bits(io.mtdata1_t[2], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_910 = bits(io.mtdata1_t[2], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_911 = cat(UInt<3>("h00"), _T_910) @[Cat.scala 29:58] - node _T_912 = cat(_T_908, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_913 = cat(_T_912, _T_909) @[Cat.scala 29:58] - node _T_914 = cat(_T_913, _T_911) @[Cat.scala 29:58] - node _T_915 = cat(_T_907, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_916 = cat(UInt<4>("h02"), _T_906) @[Cat.scala 29:58] - node _T_917 = cat(_T_916, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_918 = cat(_T_917, _T_915) @[Cat.scala 29:58] - node _T_919 = cat(_T_918, _T_914) @[Cat.scala 29:58] - node _T_920 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_921 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_922 = bits(io.mtdata1_t[3], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_923 = bits(io.mtdata1_t[3], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_924 = bits(io.mtdata1_t[3], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_925 = bits(io.mtdata1_t[3], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_926 = cat(UInt<3>("h00"), _T_925) @[Cat.scala 29:58] - node _T_927 = cat(_T_923, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_928 = cat(_T_927, _T_924) @[Cat.scala 29:58] - node _T_929 = cat(_T_928, _T_926) @[Cat.scala 29:58] - node _T_930 = cat(_T_922, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_931 = cat(UInt<4>("h02"), _T_921) @[Cat.scala 29:58] - node _T_932 = cat(_T_931, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_933 = cat(_T_932, _T_930) @[Cat.scala 29:58] - node _T_934 = cat(_T_933, _T_929) @[Cat.scala 29:58] - node _T_935 = mux(_T_875, _T_889, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_936 = mux(_T_890, _T_904, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_937 = mux(_T_905, _T_919, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_938 = mux(_T_920, _T_934, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_939 = or(_T_935, _T_936) @[Mux.scala 27:72] - node _T_940 = or(_T_939, _T_937) @[Mux.scala 27:72] + _T_748 <= _T_758 @[el2_dec_tlu_ctl.scala 2212:13] + node _T_759 = cat(UInt<25>("h00"), _T_748) @[Cat.scala 29:58] + dicad1 <= _T_759 @[el2_dec_tlu_ctl.scala 2213:9] + node _T_760 = bits(dicad1, 6, 0) @[el2_dec_tlu_ctl.scala 2235:77] + node _T_761 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2235:91] + node _T_762 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2235:105] + node _T_763 = cat(_T_760, _T_761) @[Cat.scala 29:58] + node _T_764 = cat(_T_763, _T_762) @[Cat.scala 29:58] + io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_764 @[el2_dec_tlu_ctl.scala 2235:64] + io.dec_tlu_ic_diag_pkt.icache_dicawics <= dicawics @[el2_dec_tlu_ctl.scala 2238:41] + node _T_765 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 2240:52] + node _T_766 = and(_T_765, io.dec_i0_decode_d) @[el2_dec_tlu_ctl.scala 2240:75] + node _T_767 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 2240:98] + node _T_768 = and(_T_766, _T_767) @[el2_dec_tlu_ctl.scala 2240:96] + node _T_769 = bits(io.dec_csr_rdaddr_d, 11, 0) @[el2_dec_tlu_ctl.scala 2240:142] + node _T_770 = eq(_T_769, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2240:149] + node icache_rd_valid = and(_T_768, _T_770) @[el2_dec_tlu_ctl.scala 2240:120] + node _T_771 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2241:52] + node _T_772 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2241:97] + node _T_773 = eq(_T_772, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2241:104] + node icache_wr_valid = and(_T_771, _T_773) @[el2_dec_tlu_ctl.scala 2241:75] + reg icache_rd_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2243:58] + icache_rd_valid_f <= icache_rd_valid @[el2_dec_tlu_ctl.scala 2243:58] + reg icache_wr_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2244:58] + icache_wr_valid_f <= icache_wr_valid @[el2_dec_tlu_ctl.scala 2244:58] + io.dec_tlu_ic_diag_pkt.icache_rd_valid <= icache_rd_valid_f @[el2_dec_tlu_ctl.scala 2246:41] + io.dec_tlu_ic_diag_pkt.icache_wr_valid <= icache_wr_valid_f @[el2_dec_tlu_ctl.scala 2247:41] + node _T_774 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2255:62] + node _T_775 = eq(_T_774, UInt<12>("h07a0")) @[el2_dec_tlu_ctl.scala 2255:69] + node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_775) @[el2_dec_tlu_ctl.scala 2255:40] + node _T_776 = bits(wr_mtsel_r, 0, 0) @[el2_dec_tlu_ctl.scala 2256:32] + node _T_777 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2256:59] + node mtsel_ns = mux(_T_776, _T_777, mtsel) @[el2_dec_tlu_ctl.scala 2256:20] + reg _T_778 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2258:43] + _T_778 <= mtsel_ns @[el2_dec_tlu_ctl.scala 2258:43] + mtsel <= _T_778 @[el2_dec_tlu_ctl.scala 2258:8] + node _T_779 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2293:38] + node _T_780 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2293:64] + node _T_781 = not(_T_780) @[el2_dec_tlu_ctl.scala 2293:44] + node tdata_load = and(_T_779, _T_781) @[el2_dec_tlu_ctl.scala 2293:42] + node _T_782 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2295:40] + node _T_783 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2295:66] + node _T_784 = not(_T_783) @[el2_dec_tlu_ctl.scala 2295:46] + node tdata_opcode = and(_T_782, _T_784) @[el2_dec_tlu_ctl.scala 2295:44] + node _T_785 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2297:41] + node _T_786 = and(_T_785, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2297:46] + node _T_787 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 2297:90] + node tdata_action = and(_T_786, _T_787) @[el2_dec_tlu_ctl.scala 2297:69] + node _T_788 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2299:47] + node _T_789 = and(_T_788, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2299:52] + node _T_790 = bits(io.dec_csr_wrdata_r, 20, 19) @[el2_dec_tlu_ctl.scala 2299:94] + node _T_791 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 2299:136] + node _T_792 = bits(io.dec_csr_wrdata_r, 7, 6) @[el2_dec_tlu_ctl.scala 2300:43] + node _T_793 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 2300:83] + node _T_794 = cat(_T_793, tdata_load) @[Cat.scala 29:58] + node _T_795 = cat(_T_792, tdata_opcode) @[Cat.scala 29:58] + node _T_796 = cat(_T_795, _T_794) @[Cat.scala 29:58] + node _T_797 = cat(tdata_action, _T_791) @[Cat.scala 29:58] + node _T_798 = cat(_T_789, _T_790) @[Cat.scala 29:58] + node _T_799 = cat(_T_798, _T_797) @[Cat.scala 29:58] + node tdata_wrdata_r = cat(_T_799, _T_796) @[Cat.scala 29:58] + node _T_800 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_801 = eq(_T_800, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_802 = and(io.dec_csr_wen_r_mod, _T_801) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_803 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_804 = and(_T_802, _T_803) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_805 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_806 = not(_T_805) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_807 = or(_T_806, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_808 = and(_T_804, _T_807) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_809 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_810 = eq(_T_809, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_811 = and(io.dec_csr_wen_r_mod, _T_810) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_812 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_813 = and(_T_811, _T_812) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_814 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_815 = not(_T_814) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_816 = or(_T_815, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_817 = and(_T_813, _T_816) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_818 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_819 = eq(_T_818, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_820 = and(io.dec_csr_wen_r_mod, _T_819) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_821 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_822 = and(_T_820, _T_821) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_823 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_824 = not(_T_823) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_825 = or(_T_824, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_826 = and(_T_822, _T_825) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_827 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_828 = eq(_T_827, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_829 = and(io.dec_csr_wen_r_mod, _T_828) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_830 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_831 = and(_T_829, _T_830) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_832 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_833 = not(_T_832) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_834 = or(_T_833, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_835 = and(_T_831, _T_834) @[el2_dec_tlu_ctl.scala 2303:135] + wire wr_mtdata1_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[0] <= _T_808 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[1] <= _T_817 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[2] <= _T_826 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[3] <= _T_835 @[el2_dec_tlu_ctl.scala 2303:42] + node _T_836 = bits(wr_mtdata1_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_837 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_838 = bits(io.update_hit_bit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_839 = bits(io.mtdata1_t[0], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_840 = or(_T_838, _T_839) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_841 = bits(io.mtdata1_t[0], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_842 = cat(_T_837, _T_840) @[Cat.scala 29:58] + node _T_843 = cat(_T_842, _T_841) @[Cat.scala 29:58] + node _T_844 = mux(_T_836, tdata_wrdata_r, _T_843) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_845 = bits(wr_mtdata1_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_846 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_847 = bits(io.update_hit_bit_r, 1, 1) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_848 = bits(io.mtdata1_t[1], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_849 = or(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_850 = bits(io.mtdata1_t[1], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_851 = cat(_T_846, _T_849) @[Cat.scala 29:58] + node _T_852 = cat(_T_851, _T_850) @[Cat.scala 29:58] + node _T_853 = mux(_T_845, tdata_wrdata_r, _T_852) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_854 = bits(wr_mtdata1_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_855 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_856 = bits(io.update_hit_bit_r, 2, 2) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_857 = bits(io.mtdata1_t[2], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_858 = or(_T_856, _T_857) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_859 = bits(io.mtdata1_t[2], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_860 = cat(_T_855, _T_858) @[Cat.scala 29:58] + node _T_861 = cat(_T_860, _T_859) @[Cat.scala 29:58] + node _T_862 = mux(_T_854, tdata_wrdata_r, _T_861) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_863 = bits(wr_mtdata1_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_864 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_865 = bits(io.update_hit_bit_r, 3, 3) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_866 = bits(io.mtdata1_t[3], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_867 = or(_T_865, _T_866) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_868 = bits(io.mtdata1_t[3], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_869 = cat(_T_864, _T_867) @[Cat.scala 29:58] + node _T_870 = cat(_T_869, _T_868) @[Cat.scala 29:58] + node _T_871 = mux(_T_863, tdata_wrdata_r, _T_870) @[el2_dec_tlu_ctl.scala 2304:49] + wire mtdata1_t_ns : UInt<10>[4] @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[0] <= _T_844 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[1] <= _T_853 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[2] <= _T_862 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[3] <= _T_871 @[el2_dec_tlu_ctl.scala 2304:40] + reg _T_872 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_872 <= mtdata1_t_ns[0] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[0] <= _T_872 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_873 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_873 <= mtdata1_t_ns[1] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[1] <= _T_873 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_874 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_874 <= mtdata1_t_ns[2] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[2] <= _T_874 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_875 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_875 <= mtdata1_t_ns[3] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[3] <= _T_875 @[el2_dec_tlu_ctl.scala 2306:39] + node _T_876 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_877 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_878 = bits(io.mtdata1_t[0], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_879 = bits(io.mtdata1_t[0], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_880 = bits(io.mtdata1_t[0], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_881 = bits(io.mtdata1_t[0], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_882 = cat(UInt<3>("h00"), _T_881) @[Cat.scala 29:58] + node _T_883 = cat(_T_879, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_884 = cat(_T_883, _T_880) @[Cat.scala 29:58] + node _T_885 = cat(_T_884, _T_882) @[Cat.scala 29:58] + node _T_886 = cat(_T_878, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_887 = cat(UInt<4>("h02"), _T_877) @[Cat.scala 29:58] + node _T_888 = cat(_T_887, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_889 = cat(_T_888, _T_886) @[Cat.scala 29:58] + node _T_890 = cat(_T_889, _T_885) @[Cat.scala 29:58] + node _T_891 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_892 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_893 = bits(io.mtdata1_t[1], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_894 = bits(io.mtdata1_t[1], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_895 = bits(io.mtdata1_t[1], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_896 = bits(io.mtdata1_t[1], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_897 = cat(UInt<3>("h00"), _T_896) @[Cat.scala 29:58] + node _T_898 = cat(_T_894, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_899 = cat(_T_898, _T_895) @[Cat.scala 29:58] + node _T_900 = cat(_T_899, _T_897) @[Cat.scala 29:58] + node _T_901 = cat(_T_893, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_902 = cat(UInt<4>("h02"), _T_892) @[Cat.scala 29:58] + node _T_903 = cat(_T_902, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_904 = cat(_T_903, _T_901) @[Cat.scala 29:58] + node _T_905 = cat(_T_904, _T_900) @[Cat.scala 29:58] + node _T_906 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_907 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_908 = bits(io.mtdata1_t[2], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_909 = bits(io.mtdata1_t[2], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_910 = bits(io.mtdata1_t[2], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_911 = bits(io.mtdata1_t[2], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_912 = cat(UInt<3>("h00"), _T_911) @[Cat.scala 29:58] + node _T_913 = cat(_T_909, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_914 = cat(_T_913, _T_910) @[Cat.scala 29:58] + node _T_915 = cat(_T_914, _T_912) @[Cat.scala 29:58] + node _T_916 = cat(_T_908, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_917 = cat(UInt<4>("h02"), _T_907) @[Cat.scala 29:58] + node _T_918 = cat(_T_917, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_919 = cat(_T_918, _T_916) @[Cat.scala 29:58] + node _T_920 = cat(_T_919, _T_915) @[Cat.scala 29:58] + node _T_921 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_922 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_923 = bits(io.mtdata1_t[3], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_924 = bits(io.mtdata1_t[3], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_925 = bits(io.mtdata1_t[3], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_926 = bits(io.mtdata1_t[3], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_927 = cat(UInt<3>("h00"), _T_926) @[Cat.scala 29:58] + node _T_928 = cat(_T_924, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_929 = cat(_T_928, _T_925) @[Cat.scala 29:58] + node _T_930 = cat(_T_929, _T_927) @[Cat.scala 29:58] + node _T_931 = cat(_T_923, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_932 = cat(UInt<4>("h02"), _T_922) @[Cat.scala 29:58] + node _T_933 = cat(_T_932, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_934 = cat(_T_933, _T_931) @[Cat.scala 29:58] + node _T_935 = cat(_T_934, _T_930) @[Cat.scala 29:58] + node _T_936 = mux(_T_876, _T_890, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_937 = mux(_T_891, _T_905, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_938 = mux(_T_906, _T_920, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_939 = mux(_T_921, _T_935, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_940 = or(_T_936, _T_937) @[Mux.scala 27:72] node _T_941 = or(_T_940, _T_938) @[Mux.scala 27:72] + node _T_942 = or(_T_941, _T_939) @[Mux.scala 27:72] wire mtdata1_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata1_tsel_out <= _T_941 @[Mux.scala 27:72] - node _T_942 = bits(io.mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[0].select <= _T_942 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_943 = bits(io.mtdata1_t[0], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[0].match_pkt <= _T_943 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_944 = bits(io.mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[0].store <= _T_944 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_945 = bits(io.mtdata1_t[0], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[0].load <= _T_945 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_946 = bits(io.mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[0].execute <= _T_946 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_947 = bits(io.mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[0].m <= _T_947 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_948 = bits(io.mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[1].select <= _T_948 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_949 = bits(io.mtdata1_t[1], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[1].match_pkt <= _T_949 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_950 = bits(io.mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[1].store <= _T_950 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_951 = bits(io.mtdata1_t[1], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[1].load <= _T_951 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_952 = bits(io.mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[1].execute <= _T_952 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_953 = bits(io.mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[1].m <= _T_953 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_954 = bits(io.mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[2].select <= _T_954 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_955 = bits(io.mtdata1_t[2], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[2].match_pkt <= _T_955 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_956 = bits(io.mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[2].store <= _T_956 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_957 = bits(io.mtdata1_t[2], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[2].load <= _T_957 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_958 = bits(io.mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[2].execute <= _T_958 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_959 = bits(io.mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[2].m <= _T_959 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_960 = bits(io.mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[3].select <= _T_960 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_961 = bits(io.mtdata1_t[3], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[3].match_pkt <= _T_961 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_962 = bits(io.mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[3].store <= _T_962 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_963 = bits(io.mtdata1_t[3], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[3].load <= _T_963 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_964 = bits(io.mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[3].execute <= _T_964 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_965 = bits(io.mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[3].m <= _T_965 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_966 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_967 = eq(_T_966, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_968 = and(io.dec_csr_wen_r_mod, _T_967) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_969 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_970 = and(_T_968, _T_969) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_971 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_972 = not(_T_971) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_973 = or(_T_972, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_974 = and(_T_970, _T_973) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_975 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_976 = eq(_T_975, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_977 = and(io.dec_csr_wen_r_mod, _T_976) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_978 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_979 = and(_T_977, _T_978) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_980 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_981 = not(_T_980) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_982 = or(_T_981, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_983 = and(_T_979, _T_982) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_984 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_985 = eq(_T_984, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_986 = and(io.dec_csr_wen_r_mod, _T_985) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_987 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_988 = and(_T_986, _T_987) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_989 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_990 = not(_T_989) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_991 = or(_T_990, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_992 = and(_T_988, _T_991) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_993 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_994 = eq(_T_993, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_995 = and(io.dec_csr_wen_r_mod, _T_994) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_996 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_997 = and(_T_995, _T_996) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_998 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_999 = not(_T_998) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_1000 = or(_T_999, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_1001 = and(_T_997, _T_1000) @[el2_dec_tlu_ctl.scala 2320:135] - wire wr_mtdata2_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[0] <= _T_974 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[1] <= _T_983 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[2] <= _T_992 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[3] <= _T_1001 @[el2_dec_tlu_ctl.scala 2320:43] - node _T_1002 = bits(wr_mtdata2_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + mtdata1_tsel_out <= _T_942 @[Mux.scala 27:72] + node _T_943 = bits(io.mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[0].select <= _T_943 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_944 = bits(io.mtdata1_t[0], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[0].match_pkt <= _T_944 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_945 = bits(io.mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[0].store <= _T_945 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_946 = bits(io.mtdata1_t[0], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[0].load <= _T_946 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_947 = bits(io.mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[0].execute <= _T_947 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_948 = bits(io.mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[0].m <= _T_948 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_949 = bits(io.mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[1].select <= _T_949 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_950 = bits(io.mtdata1_t[1], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[1].match_pkt <= _T_950 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_951 = bits(io.mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[1].store <= _T_951 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_952 = bits(io.mtdata1_t[1], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[1].load <= _T_952 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_953 = bits(io.mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[1].execute <= _T_953 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_954 = bits(io.mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[1].m <= _T_954 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_955 = bits(io.mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[2].select <= _T_955 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_956 = bits(io.mtdata1_t[2], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[2].match_pkt <= _T_956 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_957 = bits(io.mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[2].store <= _T_957 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_958 = bits(io.mtdata1_t[2], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[2].load <= _T_958 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_959 = bits(io.mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[2].execute <= _T_959 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_960 = bits(io.mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[2].m <= _T_960 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_961 = bits(io.mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[3].select <= _T_961 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_962 = bits(io.mtdata1_t[3], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[3].match_pkt <= _T_962 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_963 = bits(io.mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[3].store <= _T_963 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_964 = bits(io.mtdata1_t[3], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[3].load <= _T_964 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_965 = bits(io.mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[3].execute <= _T_965 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_966 = bits(io.mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[3].m <= _T_966 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_967 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_968 = eq(_T_967, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_969 = and(io.dec_csr_wen_r_mod, _T_968) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_970 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_971 = and(_T_969, _T_970) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_972 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_973 = not(_T_972) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_974 = or(_T_973, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_975 = and(_T_971, _T_974) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_976 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_977 = eq(_T_976, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_978 = and(io.dec_csr_wen_r_mod, _T_977) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_979 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_980 = and(_T_978, _T_979) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_981 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_982 = not(_T_981) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_983 = or(_T_982, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_984 = and(_T_980, _T_983) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_985 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_986 = eq(_T_985, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_987 = and(io.dec_csr_wen_r_mod, _T_986) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_988 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_989 = and(_T_987, _T_988) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_990 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_991 = not(_T_990) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_992 = or(_T_991, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_993 = and(_T_989, _T_992) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_994 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_995 = eq(_T_994, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_996 = and(io.dec_csr_wen_r_mod, _T_995) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_997 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_998 = and(_T_996, _T_997) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_999 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_1000 = not(_T_999) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_1001 = or(_T_1000, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_1002 = and(_T_998, _T_1001) @[el2_dec_tlu_ctl.scala 2323:134] + wire wr_mtdata2_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[0] <= _T_975 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[1] <= _T_984 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[2] <= _T_993 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[3] <= _T_1002 @[el2_dec_tlu_ctl.scala 2323:42] + node _T_1003 = bits(wr_mtdata2_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_22 of rvclkhdr_81 @[el2_lib.scala 508:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset rvclkhdr_22.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_22.io.en <= _T_1002 @[el2_lib.scala 511:17] + rvclkhdr_22.io.en <= _T_1003 @[el2_lib.scala 511:17] rvclkhdr_22.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1003 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1003 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[0] <= _T_1003 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1004 = bits(wr_mtdata2_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1004 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1004 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[0] <= _T_1004 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1005 = bits(wr_mtdata2_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_23 of rvclkhdr_82 @[el2_lib.scala 508:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset rvclkhdr_23.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_23.io.en <= _T_1004 @[el2_lib.scala 511:17] + rvclkhdr_23.io.en <= _T_1005 @[el2_lib.scala 511:17] rvclkhdr_23.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1005 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1005 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[1] <= _T_1005 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1006 = bits(wr_mtdata2_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1006 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1006 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[1] <= _T_1006 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1007 = bits(wr_mtdata2_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_24 of rvclkhdr_83 @[el2_lib.scala 508:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset rvclkhdr_24.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_24.io.en <= _T_1006 @[el2_lib.scala 511:17] + rvclkhdr_24.io.en <= _T_1007 @[el2_lib.scala 511:17] rvclkhdr_24.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1007 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1007 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[2] <= _T_1007 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1008 = bits(wr_mtdata2_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1008 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1008 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[2] <= _T_1008 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1009 = bits(wr_mtdata2_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_25 of rvclkhdr_84 @[el2_lib.scala 508:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset rvclkhdr_25.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_25.io.en <= _T_1008 @[el2_lib.scala 511:17] + rvclkhdr_25.io.en <= _T_1009 @[el2_lib.scala 511:17] rvclkhdr_25.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1009 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1009 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[3] <= _T_1009 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1010 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1011 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1012 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1013 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1014 = mux(_T_1010, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1015 = mux(_T_1011, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1016 = mux(_T_1012, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1017 = mux(_T_1013, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1018 = or(_T_1014, _T_1015) @[Mux.scala 27:72] - node _T_1019 = or(_T_1018, _T_1016) @[Mux.scala 27:72] + reg _T_1010 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1010 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[3] <= _T_1010 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1011 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1012 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1013 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1014 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1015 = mux(_T_1011, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1016 = mux(_T_1012, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1017 = mux(_T_1013, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1018 = mux(_T_1014, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1019 = or(_T_1015, _T_1016) @[Mux.scala 27:72] node _T_1020 = or(_T_1019, _T_1017) @[Mux.scala 27:72] + node _T_1021 = or(_T_1020, _T_1018) @[Mux.scala 27:72] wire mtdata2_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata2_tsel_out <= _T_1020 @[Mux.scala 27:72] - io.trigger_pkt_any[0].tdata2 <= mtdata2_t[0] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[1].tdata2 <= mtdata2_t[1] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[2].tdata2 <= mtdata2_t[2] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[3].tdata2 <= mtdata2_t[3] @[el2_dec_tlu_ctl.scala 2326:53] - mhpme_vec[0] <= mhpme3 @[el2_dec_tlu_ctl.scala 2336:16] - mhpme_vec[1] <= mhpme4 @[el2_dec_tlu_ctl.scala 2337:16] - mhpme_vec[2] <= mhpme5 @[el2_dec_tlu_ctl.scala 2338:16] - mhpme_vec[3] <= mhpme6 @[el2_dec_tlu_ctl.scala 2339:16] - node _T_1021 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] - node _T_1022 = mux(_T_1021, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1022) @[el2_dec_tlu_ctl.scala 2345:60] - wire mhpmc_inc_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2346:25] - wire mhpmc_inc_r_d1 : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2347:28] - node _T_1023 = bits(mcountinhibit, 3, 3) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1024 = not(_T_1023) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1025 = eq(mhpme_vec[0], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1026 = bits(_T_1025, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1027 = eq(mhpme_vec[0], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1028 = bits(_T_1027, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1029 = eq(mhpme_vec[0], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1030 = bits(_T_1029, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1031 = eq(mhpme_vec[0], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1032 = bits(_T_1031, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1033 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1034 = and(io.tlu_i0_commit_cmt, _T_1033) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1035 = eq(mhpme_vec[0], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1036 = bits(_T_1035, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1037 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1038 = and(io.tlu_i0_commit_cmt, _T_1037) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1039 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1040 = and(_T_1038, _T_1039) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1041 = eq(mhpme_vec[0], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1042 = bits(_T_1041, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1043 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1044 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1045 = and(_T_1043, _T_1044) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1046 = eq(mhpme_vec[0], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1047 = bits(_T_1046, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1048 = eq(mhpme_vec[0], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1049 = bits(_T_1048, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1050 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1051 = bits(_T_1050, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1052 = eq(mhpme_vec[0], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1053 = bits(_T_1052, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1054 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1055 = eq(mhpme_vec[0], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1056 = bits(_T_1055, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1057 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1058 = eq(mhpme_vec[0], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1059 = bits(_T_1058, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1060 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1061 = eq(mhpme_vec[0], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1062 = bits(_T_1061, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1063 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1064 = eq(mhpme_vec[0], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1065 = bits(_T_1064, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1066 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1067 = eq(mhpme_vec[0], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1068 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1067) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1069 = bits(_T_1068, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1070 = and(_T_1066, _T_1069) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1071 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1072 = and(_T_1070, _T_1071) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1073 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1074 = and(_T_1072, _T_1073) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1075 = eq(mhpme_vec[0], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1076 = bits(_T_1075, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1077 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1078 = eq(mhpme_vec[0], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1079 = bits(_T_1078, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1080 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1081 = eq(mhpme_vec[0], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1082 = bits(_T_1081, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1083 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1084 = eq(mhpme_vec[0], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1085 = bits(_T_1084, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1086 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1087 = eq(mhpme_vec[0], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1088 = bits(_T_1087, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1089 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1090 = eq(mhpme_vec[0], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1091 = bits(_T_1090, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1092 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1093 = eq(mhpme_vec[0], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1094 = bits(_T_1093, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1095 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1096 = eq(mhpme_vec[0], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1097 = bits(_T_1096, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1098 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1099 = eq(mhpme_vec[0], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1100 = bits(_T_1099, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1101 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1102 = eq(mhpme_vec[0], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1103 = bits(_T_1102, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1105 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1106 = or(_T_1104, _T_1105) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1107 = eq(mhpme_vec[0], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1108 = bits(_T_1107, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1109 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1110 = eq(mhpme_vec[0], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1111 = bits(_T_1110, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1112 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1113 = eq(mhpme_vec[0], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1114 = bits(_T_1113, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1115 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1116 = eq(mhpme_vec[0], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1117 = bits(_T_1116, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1118 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1119 = bits(_T_1118, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1120 = eq(mhpme_vec[0], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1121 = bits(_T_1120, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1122 = eq(mhpme_vec[0], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1123 = bits(_T_1122, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1124 = eq(mhpme_vec[0], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1125 = bits(_T_1124, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1126 = eq(mhpme_vec[0], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1127 = bits(_T_1126, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1128 = eq(mhpme_vec[0], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1129 = bits(_T_1128, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1130 = eq(mhpme_vec[0], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1131 = bits(_T_1130, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1132 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1133 = or(_T_1132, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1134 = eq(mhpme_vec[0], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1135 = bits(_T_1134, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1136 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1137 = or(_T_1136, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1138 = eq(mhpme_vec[0], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1139 = bits(_T_1138, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1140 = eq(mhpme_vec[0], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1141 = bits(_T_1140, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1142 = eq(mhpme_vec[0], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1143 = bits(_T_1142, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1144 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1145 = and(_T_1144, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1146 = eq(mhpme_vec[0], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1147 = bits(_T_1146, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1148 = eq(mhpme_vec[0], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1149 = bits(_T_1148, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1150 = eq(mhpme_vec[0], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1151 = bits(_T_1150, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1152 = eq(mhpme_vec[0], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1153 = bits(_T_1152, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1154 = eq(mhpme_vec[0], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1155 = bits(_T_1154, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1156 = eq(mhpme_vec[0], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1157 = bits(_T_1156, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1158 = eq(mhpme_vec[0], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1159 = bits(_T_1158, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1160 = eq(mhpme_vec[0], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1161 = bits(_T_1160, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1162 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1163 = bits(_T_1162, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1164 = not(_T_1163) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1165 = eq(mhpme_vec[0], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1166 = bits(_T_1165, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1167 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1168 = bits(_T_1167, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1169 = not(_T_1168) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1170 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1171 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1172 = and(_T_1170, _T_1171) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1173 = and(_T_1169, _T_1172) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1174 = eq(mhpme_vec[0], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1175 = bits(_T_1174, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1176 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1177 = eq(mhpme_vec[0], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1178 = bits(_T_1177, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1179 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1180 = eq(mhpme_vec[0], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1181 = bits(_T_1180, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1182 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1183 = eq(mhpme_vec[0], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1184 = bits(_T_1183, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1185 = eq(mhpme_vec[0], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1186 = bits(_T_1185, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1187 = eq(mhpme_vec[0], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1188 = bits(_T_1187, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1189 = eq(mhpme_vec[0], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1190 = bits(_T_1189, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1191 = eq(mhpme_vec[0], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1192 = bits(_T_1191, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1193 = mux(_T_1026, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1194 = mux(_T_1028, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1195 = mux(_T_1030, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1196 = mux(_T_1032, _T_1034, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1197 = mux(_T_1036, _T_1040, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1198 = mux(_T_1042, _T_1045, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1199 = mux(_T_1047, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1200 = mux(_T_1049, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1201 = mux(_T_1051, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1202 = mux(_T_1053, _T_1054, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1203 = mux(_T_1056, _T_1057, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1204 = mux(_T_1059, _T_1060, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1205 = mux(_T_1062, _T_1063, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1206 = mux(_T_1065, _T_1074, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1207 = mux(_T_1076, _T_1077, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1208 = mux(_T_1079, _T_1080, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1209 = mux(_T_1082, _T_1083, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1210 = mux(_T_1085, _T_1086, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1211 = mux(_T_1088, _T_1089, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1212 = mux(_T_1091, _T_1092, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1213 = mux(_T_1094, _T_1095, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1214 = mux(_T_1097, _T_1098, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1215 = mux(_T_1100, _T_1101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1216 = mux(_T_1103, _T_1106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1217 = mux(_T_1108, _T_1109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1218 = mux(_T_1111, _T_1112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1219 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1220 = mux(_T_1117, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1221 = mux(_T_1119, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1222 = mux(_T_1121, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1223 = mux(_T_1123, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1224 = mux(_T_1125, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1225 = mux(_T_1127, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1226 = mux(_T_1129, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1227 = mux(_T_1131, _T_1133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1228 = mux(_T_1135, _T_1137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1229 = mux(_T_1139, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1230 = mux(_T_1141, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1231 = mux(_T_1143, _T_1145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1232 = mux(_T_1147, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1233 = mux(_T_1149, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1234 = mux(_T_1151, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1235 = mux(_T_1153, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1236 = mux(_T_1155, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1237 = mux(_T_1157, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1238 = mux(_T_1159, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1239 = mux(_T_1161, _T_1164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1240 = mux(_T_1166, _T_1173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1241 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1242 = mux(_T_1178, _T_1179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1243 = mux(_T_1181, _T_1182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1244 = mux(_T_1184, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1245 = mux(_T_1186, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1246 = mux(_T_1188, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1247 = mux(_T_1190, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1248 = mux(_T_1192, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1249 = or(_T_1193, _T_1194) @[Mux.scala 27:72] - node _T_1250 = or(_T_1249, _T_1195) @[Mux.scala 27:72] - node _T_1251 = or(_T_1250, _T_1196) @[Mux.scala 27:72] - node _T_1252 = or(_T_1251, _T_1197) @[Mux.scala 27:72] - node _T_1253 = or(_T_1252, _T_1198) @[Mux.scala 27:72] - node _T_1254 = or(_T_1253, _T_1199) @[Mux.scala 27:72] - node _T_1255 = or(_T_1254, _T_1200) @[Mux.scala 27:72] - node _T_1256 = or(_T_1255, _T_1201) @[Mux.scala 27:72] - node _T_1257 = or(_T_1256, _T_1202) @[Mux.scala 27:72] - node _T_1258 = or(_T_1257, _T_1203) @[Mux.scala 27:72] - node _T_1259 = or(_T_1258, _T_1204) @[Mux.scala 27:72] - node _T_1260 = or(_T_1259, _T_1205) @[Mux.scala 27:72] - node _T_1261 = or(_T_1260, _T_1206) @[Mux.scala 27:72] - node _T_1262 = or(_T_1261, _T_1207) @[Mux.scala 27:72] - node _T_1263 = or(_T_1262, _T_1208) @[Mux.scala 27:72] - node _T_1264 = or(_T_1263, _T_1209) @[Mux.scala 27:72] - node _T_1265 = or(_T_1264, _T_1210) @[Mux.scala 27:72] - node _T_1266 = or(_T_1265, _T_1211) @[Mux.scala 27:72] - node _T_1267 = or(_T_1266, _T_1212) @[Mux.scala 27:72] - node _T_1268 = or(_T_1267, _T_1213) @[Mux.scala 27:72] - node _T_1269 = or(_T_1268, _T_1214) @[Mux.scala 27:72] - node _T_1270 = or(_T_1269, _T_1215) @[Mux.scala 27:72] - node _T_1271 = or(_T_1270, _T_1216) @[Mux.scala 27:72] - node _T_1272 = or(_T_1271, _T_1217) @[Mux.scala 27:72] - node _T_1273 = or(_T_1272, _T_1218) @[Mux.scala 27:72] - node _T_1274 = or(_T_1273, _T_1219) @[Mux.scala 27:72] - node _T_1275 = or(_T_1274, _T_1220) @[Mux.scala 27:72] - node _T_1276 = or(_T_1275, _T_1221) @[Mux.scala 27:72] - node _T_1277 = or(_T_1276, _T_1222) @[Mux.scala 27:72] - node _T_1278 = or(_T_1277, _T_1223) @[Mux.scala 27:72] - node _T_1279 = or(_T_1278, _T_1224) @[Mux.scala 27:72] - node _T_1280 = or(_T_1279, _T_1225) @[Mux.scala 27:72] - node _T_1281 = or(_T_1280, _T_1226) @[Mux.scala 27:72] - node _T_1282 = or(_T_1281, _T_1227) @[Mux.scala 27:72] - node _T_1283 = or(_T_1282, _T_1228) @[Mux.scala 27:72] - node _T_1284 = or(_T_1283, _T_1229) @[Mux.scala 27:72] - node _T_1285 = or(_T_1284, _T_1230) @[Mux.scala 27:72] - node _T_1286 = or(_T_1285, _T_1231) @[Mux.scala 27:72] - node _T_1287 = or(_T_1286, _T_1232) @[Mux.scala 27:72] - node _T_1288 = or(_T_1287, _T_1233) @[Mux.scala 27:72] - node _T_1289 = or(_T_1288, _T_1234) @[Mux.scala 27:72] - node _T_1290 = or(_T_1289, _T_1235) @[Mux.scala 27:72] - node _T_1291 = or(_T_1290, _T_1236) @[Mux.scala 27:72] - node _T_1292 = or(_T_1291, _T_1237) @[Mux.scala 27:72] - node _T_1293 = or(_T_1292, _T_1238) @[Mux.scala 27:72] - node _T_1294 = or(_T_1293, _T_1239) @[Mux.scala 27:72] - node _T_1295 = or(_T_1294, _T_1240) @[Mux.scala 27:72] - node _T_1296 = or(_T_1295, _T_1241) @[Mux.scala 27:72] - node _T_1297 = or(_T_1296, _T_1242) @[Mux.scala 27:72] - node _T_1298 = or(_T_1297, _T_1243) @[Mux.scala 27:72] - node _T_1299 = or(_T_1298, _T_1244) @[Mux.scala 27:72] - node _T_1300 = or(_T_1299, _T_1245) @[Mux.scala 27:72] - node _T_1301 = or(_T_1300, _T_1246) @[Mux.scala 27:72] - node _T_1302 = or(_T_1301, _T_1247) @[Mux.scala 27:72] - node _T_1303 = or(_T_1302, _T_1248) @[Mux.scala 27:72] - wire _T_1304 : UInt<6> @[Mux.scala 27:72] - _T_1304 <= _T_1303 @[Mux.scala 27:72] - node _T_1305 = and(_T_1024, _T_1304) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[0] <= _T_1305 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1306 = bits(mcountinhibit, 4, 4) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1307 = not(_T_1306) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1308 = eq(mhpme_vec[1], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1309 = bits(_T_1308, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1310 = eq(mhpme_vec[1], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1311 = bits(_T_1310, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1312 = eq(mhpme_vec[1], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1313 = bits(_T_1312, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1314 = eq(mhpme_vec[1], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1315 = bits(_T_1314, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1316 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1317 = and(io.tlu_i0_commit_cmt, _T_1316) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1318 = eq(mhpme_vec[1], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1319 = bits(_T_1318, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1320 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1321 = and(io.tlu_i0_commit_cmt, _T_1320) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1322 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1323 = and(_T_1321, _T_1322) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1324 = eq(mhpme_vec[1], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1325 = bits(_T_1324, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1326 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1327 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1328 = and(_T_1326, _T_1327) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1329 = eq(mhpme_vec[1], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1330 = bits(_T_1329, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1331 = eq(mhpme_vec[1], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1332 = bits(_T_1331, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1333 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1334 = bits(_T_1333, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1335 = eq(mhpme_vec[1], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1336 = bits(_T_1335, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1337 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1338 = eq(mhpme_vec[1], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1339 = bits(_T_1338, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1340 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1341 = eq(mhpme_vec[1], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1342 = bits(_T_1341, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1343 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1344 = eq(mhpme_vec[1], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1345 = bits(_T_1344, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1346 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1347 = eq(mhpme_vec[1], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1348 = bits(_T_1347, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1349 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1350 = eq(mhpme_vec[1], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1351 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1350) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1352 = bits(_T_1351, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1353 = and(_T_1349, _T_1352) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1354 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1355 = and(_T_1353, _T_1354) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1356 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1357 = and(_T_1355, _T_1356) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1358 = eq(mhpme_vec[1], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1359 = bits(_T_1358, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1360 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1361 = eq(mhpme_vec[1], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1362 = bits(_T_1361, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1363 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1364 = eq(mhpme_vec[1], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1365 = bits(_T_1364, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1366 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1367 = eq(mhpme_vec[1], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1368 = bits(_T_1367, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1369 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1370 = eq(mhpme_vec[1], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1371 = bits(_T_1370, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1372 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1373 = eq(mhpme_vec[1], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1374 = bits(_T_1373, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1375 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1376 = eq(mhpme_vec[1], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1377 = bits(_T_1376, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1378 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1379 = eq(mhpme_vec[1], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1380 = bits(_T_1379, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1381 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1382 = eq(mhpme_vec[1], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1383 = bits(_T_1382, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1384 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1385 = eq(mhpme_vec[1], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1386 = bits(_T_1385, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1387 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1389 = or(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1390 = eq(mhpme_vec[1], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1391 = bits(_T_1390, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1392 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1393 = eq(mhpme_vec[1], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1394 = bits(_T_1393, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1395 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1396 = eq(mhpme_vec[1], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1397 = bits(_T_1396, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1398 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1399 = eq(mhpme_vec[1], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1400 = bits(_T_1399, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1401 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1402 = bits(_T_1401, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1403 = eq(mhpme_vec[1], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1404 = bits(_T_1403, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1405 = eq(mhpme_vec[1], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1406 = bits(_T_1405, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1407 = eq(mhpme_vec[1], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1408 = bits(_T_1407, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1409 = eq(mhpme_vec[1], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1410 = bits(_T_1409, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1411 = eq(mhpme_vec[1], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1412 = bits(_T_1411, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1413 = eq(mhpme_vec[1], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1414 = bits(_T_1413, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1415 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1416 = or(_T_1415, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1417 = eq(mhpme_vec[1], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1418 = bits(_T_1417, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1419 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1420 = or(_T_1419, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1421 = eq(mhpme_vec[1], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1422 = bits(_T_1421, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1423 = eq(mhpme_vec[1], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1424 = bits(_T_1423, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1425 = eq(mhpme_vec[1], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1426 = bits(_T_1425, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1427 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1428 = and(_T_1427, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1429 = eq(mhpme_vec[1], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1430 = bits(_T_1429, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1431 = eq(mhpme_vec[1], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1432 = bits(_T_1431, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1433 = eq(mhpme_vec[1], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1434 = bits(_T_1433, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1435 = eq(mhpme_vec[1], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1436 = bits(_T_1435, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1437 = eq(mhpme_vec[1], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1438 = bits(_T_1437, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1439 = eq(mhpme_vec[1], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1440 = bits(_T_1439, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1441 = eq(mhpme_vec[1], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1442 = bits(_T_1441, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1443 = eq(mhpme_vec[1], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1444 = bits(_T_1443, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1445 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1446 = bits(_T_1445, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1447 = not(_T_1446) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1448 = eq(mhpme_vec[1], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1449 = bits(_T_1448, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1450 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1451 = bits(_T_1450, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1452 = not(_T_1451) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1453 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1454 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1455 = and(_T_1453, _T_1454) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1456 = and(_T_1452, _T_1455) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1457 = eq(mhpme_vec[1], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1458 = bits(_T_1457, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1459 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1460 = eq(mhpme_vec[1], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1461 = bits(_T_1460, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1462 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1463 = eq(mhpme_vec[1], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1464 = bits(_T_1463, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1465 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1466 = eq(mhpme_vec[1], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1467 = bits(_T_1466, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1468 = eq(mhpme_vec[1], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1469 = bits(_T_1468, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1470 = eq(mhpme_vec[1], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1471 = bits(_T_1470, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1472 = eq(mhpme_vec[1], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1473 = bits(_T_1472, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1474 = eq(mhpme_vec[1], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1475 = bits(_T_1474, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1476 = mux(_T_1309, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1477 = mux(_T_1311, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1478 = mux(_T_1313, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1479 = mux(_T_1315, _T_1317, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1480 = mux(_T_1319, _T_1323, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1481 = mux(_T_1325, _T_1328, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1482 = mux(_T_1330, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1483 = mux(_T_1332, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1484 = mux(_T_1334, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1485 = mux(_T_1336, _T_1337, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1486 = mux(_T_1339, _T_1340, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1487 = mux(_T_1342, _T_1343, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1488 = mux(_T_1345, _T_1346, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1489 = mux(_T_1348, _T_1357, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1490 = mux(_T_1359, _T_1360, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1491 = mux(_T_1362, _T_1363, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1492 = mux(_T_1365, _T_1366, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1493 = mux(_T_1368, _T_1369, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1494 = mux(_T_1371, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1495 = mux(_T_1374, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1496 = mux(_T_1377, _T_1378, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1497 = mux(_T_1380, _T_1381, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1498 = mux(_T_1383, _T_1384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1499 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1500 = mux(_T_1391, _T_1392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1501 = mux(_T_1394, _T_1395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1502 = mux(_T_1397, _T_1398, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1503 = mux(_T_1400, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1504 = mux(_T_1402, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1505 = mux(_T_1404, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1506 = mux(_T_1406, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1507 = mux(_T_1408, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1508 = mux(_T_1410, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1509 = mux(_T_1412, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1510 = mux(_T_1414, _T_1416, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1511 = mux(_T_1418, _T_1420, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1512 = mux(_T_1422, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1513 = mux(_T_1424, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1514 = mux(_T_1426, _T_1428, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1515 = mux(_T_1430, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1516 = mux(_T_1432, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1517 = mux(_T_1434, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1518 = mux(_T_1436, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1519 = mux(_T_1438, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1520 = mux(_T_1440, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1521 = mux(_T_1442, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1522 = mux(_T_1444, _T_1447, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1523 = mux(_T_1449, _T_1456, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1524 = mux(_T_1458, _T_1459, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1525 = mux(_T_1461, _T_1462, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1526 = mux(_T_1464, _T_1465, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1527 = mux(_T_1467, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1528 = mux(_T_1469, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1529 = mux(_T_1471, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1530 = mux(_T_1473, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1531 = mux(_T_1475, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1532 = or(_T_1476, _T_1477) @[Mux.scala 27:72] - node _T_1533 = or(_T_1532, _T_1478) @[Mux.scala 27:72] - node _T_1534 = or(_T_1533, _T_1479) @[Mux.scala 27:72] - node _T_1535 = or(_T_1534, _T_1480) @[Mux.scala 27:72] - node _T_1536 = or(_T_1535, _T_1481) @[Mux.scala 27:72] - node _T_1537 = or(_T_1536, _T_1482) @[Mux.scala 27:72] - node _T_1538 = or(_T_1537, _T_1483) @[Mux.scala 27:72] - node _T_1539 = or(_T_1538, _T_1484) @[Mux.scala 27:72] - node _T_1540 = or(_T_1539, _T_1485) @[Mux.scala 27:72] - node _T_1541 = or(_T_1540, _T_1486) @[Mux.scala 27:72] - node _T_1542 = or(_T_1541, _T_1487) @[Mux.scala 27:72] - node _T_1543 = or(_T_1542, _T_1488) @[Mux.scala 27:72] - node _T_1544 = or(_T_1543, _T_1489) @[Mux.scala 27:72] - node _T_1545 = or(_T_1544, _T_1490) @[Mux.scala 27:72] - node _T_1546 = or(_T_1545, _T_1491) @[Mux.scala 27:72] - node _T_1547 = or(_T_1546, _T_1492) @[Mux.scala 27:72] - node _T_1548 = or(_T_1547, _T_1493) @[Mux.scala 27:72] - node _T_1549 = or(_T_1548, _T_1494) @[Mux.scala 27:72] - node _T_1550 = or(_T_1549, _T_1495) @[Mux.scala 27:72] - node _T_1551 = or(_T_1550, _T_1496) @[Mux.scala 27:72] - node _T_1552 = or(_T_1551, _T_1497) @[Mux.scala 27:72] - node _T_1553 = or(_T_1552, _T_1498) @[Mux.scala 27:72] - node _T_1554 = or(_T_1553, _T_1499) @[Mux.scala 27:72] - node _T_1555 = or(_T_1554, _T_1500) @[Mux.scala 27:72] - node _T_1556 = or(_T_1555, _T_1501) @[Mux.scala 27:72] - node _T_1557 = or(_T_1556, _T_1502) @[Mux.scala 27:72] - node _T_1558 = or(_T_1557, _T_1503) @[Mux.scala 27:72] - node _T_1559 = or(_T_1558, _T_1504) @[Mux.scala 27:72] - node _T_1560 = or(_T_1559, _T_1505) @[Mux.scala 27:72] - node _T_1561 = or(_T_1560, _T_1506) @[Mux.scala 27:72] - node _T_1562 = or(_T_1561, _T_1507) @[Mux.scala 27:72] - node _T_1563 = or(_T_1562, _T_1508) @[Mux.scala 27:72] - node _T_1564 = or(_T_1563, _T_1509) @[Mux.scala 27:72] - node _T_1565 = or(_T_1564, _T_1510) @[Mux.scala 27:72] - node _T_1566 = or(_T_1565, _T_1511) @[Mux.scala 27:72] - node _T_1567 = or(_T_1566, _T_1512) @[Mux.scala 27:72] - node _T_1568 = or(_T_1567, _T_1513) @[Mux.scala 27:72] - node _T_1569 = or(_T_1568, _T_1514) @[Mux.scala 27:72] - node _T_1570 = or(_T_1569, _T_1515) @[Mux.scala 27:72] - node _T_1571 = or(_T_1570, _T_1516) @[Mux.scala 27:72] - node _T_1572 = or(_T_1571, _T_1517) @[Mux.scala 27:72] - node _T_1573 = or(_T_1572, _T_1518) @[Mux.scala 27:72] - node _T_1574 = or(_T_1573, _T_1519) @[Mux.scala 27:72] - node _T_1575 = or(_T_1574, _T_1520) @[Mux.scala 27:72] - node _T_1576 = or(_T_1575, _T_1521) @[Mux.scala 27:72] - node _T_1577 = or(_T_1576, _T_1522) @[Mux.scala 27:72] - node _T_1578 = or(_T_1577, _T_1523) @[Mux.scala 27:72] - node _T_1579 = or(_T_1578, _T_1524) @[Mux.scala 27:72] - node _T_1580 = or(_T_1579, _T_1525) @[Mux.scala 27:72] - node _T_1581 = or(_T_1580, _T_1526) @[Mux.scala 27:72] - node _T_1582 = or(_T_1581, _T_1527) @[Mux.scala 27:72] - node _T_1583 = or(_T_1582, _T_1528) @[Mux.scala 27:72] - node _T_1584 = or(_T_1583, _T_1529) @[Mux.scala 27:72] - node _T_1585 = or(_T_1584, _T_1530) @[Mux.scala 27:72] - node _T_1586 = or(_T_1585, _T_1531) @[Mux.scala 27:72] - wire _T_1587 : UInt<6> @[Mux.scala 27:72] - _T_1587 <= _T_1586 @[Mux.scala 27:72] - node _T_1588 = and(_T_1307, _T_1587) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[1] <= _T_1588 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1589 = bits(mcountinhibit, 5, 5) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1590 = not(_T_1589) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1591 = eq(mhpme_vec[2], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1592 = bits(_T_1591, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1593 = eq(mhpme_vec[2], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1594 = bits(_T_1593, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1595 = eq(mhpme_vec[2], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1596 = bits(_T_1595, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1597 = eq(mhpme_vec[2], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1598 = bits(_T_1597, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1599 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1600 = and(io.tlu_i0_commit_cmt, _T_1599) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1601 = eq(mhpme_vec[2], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1602 = bits(_T_1601, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1603 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1604 = and(io.tlu_i0_commit_cmt, _T_1603) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1605 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1606 = and(_T_1604, _T_1605) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1607 = eq(mhpme_vec[2], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1608 = bits(_T_1607, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1609 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1610 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1611 = and(_T_1609, _T_1610) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1612 = eq(mhpme_vec[2], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1613 = bits(_T_1612, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1614 = eq(mhpme_vec[2], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1615 = bits(_T_1614, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1616 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1617 = bits(_T_1616, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1618 = eq(mhpme_vec[2], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1619 = bits(_T_1618, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1620 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1621 = eq(mhpme_vec[2], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1622 = bits(_T_1621, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1623 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1624 = eq(mhpme_vec[2], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1625 = bits(_T_1624, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1626 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1627 = eq(mhpme_vec[2], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1628 = bits(_T_1627, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1629 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1630 = eq(mhpme_vec[2], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1631 = bits(_T_1630, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1632 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1633 = eq(mhpme_vec[2], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1634 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1633) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1635 = bits(_T_1634, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1636 = and(_T_1632, _T_1635) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1637 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1638 = and(_T_1636, _T_1637) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1639 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1640 = and(_T_1638, _T_1639) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1641 = eq(mhpme_vec[2], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1642 = bits(_T_1641, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1643 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1644 = eq(mhpme_vec[2], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1645 = bits(_T_1644, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1646 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1647 = eq(mhpme_vec[2], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1648 = bits(_T_1647, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1649 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1650 = eq(mhpme_vec[2], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1651 = bits(_T_1650, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1652 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1653 = eq(mhpme_vec[2], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1654 = bits(_T_1653, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1655 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1656 = eq(mhpme_vec[2], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1657 = bits(_T_1656, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1658 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1659 = eq(mhpme_vec[2], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1660 = bits(_T_1659, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1661 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1662 = eq(mhpme_vec[2], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1663 = bits(_T_1662, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1664 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1665 = eq(mhpme_vec[2], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1666 = bits(_T_1665, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1667 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1668 = eq(mhpme_vec[2], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1669 = bits(_T_1668, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1670 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1671 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1672 = or(_T_1670, _T_1671) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1673 = eq(mhpme_vec[2], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1674 = bits(_T_1673, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1675 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1676 = eq(mhpme_vec[2], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1677 = bits(_T_1676, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1678 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1679 = eq(mhpme_vec[2], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1680 = bits(_T_1679, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1681 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1682 = eq(mhpme_vec[2], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1683 = bits(_T_1682, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1684 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1685 = bits(_T_1684, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1686 = eq(mhpme_vec[2], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1687 = bits(_T_1686, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1688 = eq(mhpme_vec[2], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1689 = bits(_T_1688, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1690 = eq(mhpme_vec[2], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1691 = bits(_T_1690, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1692 = eq(mhpme_vec[2], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1693 = bits(_T_1692, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1694 = eq(mhpme_vec[2], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1695 = bits(_T_1694, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1696 = eq(mhpme_vec[2], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1697 = bits(_T_1696, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1698 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1699 = or(_T_1698, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1700 = eq(mhpme_vec[2], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1701 = bits(_T_1700, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1702 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1703 = or(_T_1702, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1704 = eq(mhpme_vec[2], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1705 = bits(_T_1704, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1706 = eq(mhpme_vec[2], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1707 = bits(_T_1706, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1708 = eq(mhpme_vec[2], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1709 = bits(_T_1708, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1710 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1711 = and(_T_1710, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1712 = eq(mhpme_vec[2], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1713 = bits(_T_1712, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1714 = eq(mhpme_vec[2], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1715 = bits(_T_1714, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1716 = eq(mhpme_vec[2], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1717 = bits(_T_1716, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1718 = eq(mhpme_vec[2], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1719 = bits(_T_1718, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1720 = eq(mhpme_vec[2], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1721 = bits(_T_1720, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1722 = eq(mhpme_vec[2], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1723 = bits(_T_1722, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1724 = eq(mhpme_vec[2], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1725 = bits(_T_1724, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1726 = eq(mhpme_vec[2], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1727 = bits(_T_1726, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1728 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1729 = bits(_T_1728, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1730 = not(_T_1729) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1731 = eq(mhpme_vec[2], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1732 = bits(_T_1731, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1733 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1734 = bits(_T_1733, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1735 = not(_T_1734) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1736 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1737 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1738 = and(_T_1736, _T_1737) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1739 = and(_T_1735, _T_1738) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1740 = eq(mhpme_vec[2], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1741 = bits(_T_1740, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1742 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1743 = eq(mhpme_vec[2], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1744 = bits(_T_1743, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1745 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1746 = eq(mhpme_vec[2], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1747 = bits(_T_1746, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1748 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1749 = eq(mhpme_vec[2], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1750 = bits(_T_1749, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1751 = eq(mhpme_vec[2], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1752 = bits(_T_1751, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1753 = eq(mhpme_vec[2], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1754 = bits(_T_1753, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1755 = eq(mhpme_vec[2], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1756 = bits(_T_1755, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1757 = eq(mhpme_vec[2], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1758 = bits(_T_1757, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1759 = mux(_T_1592, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1760 = mux(_T_1594, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1761 = mux(_T_1596, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1762 = mux(_T_1598, _T_1600, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1763 = mux(_T_1602, _T_1606, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1764 = mux(_T_1608, _T_1611, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1765 = mux(_T_1613, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1766 = mux(_T_1615, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1767 = mux(_T_1617, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1768 = mux(_T_1619, _T_1620, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1769 = mux(_T_1622, _T_1623, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1770 = mux(_T_1625, _T_1626, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1771 = mux(_T_1628, _T_1629, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1772 = mux(_T_1631, _T_1640, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1773 = mux(_T_1642, _T_1643, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1774 = mux(_T_1645, _T_1646, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1775 = mux(_T_1648, _T_1649, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1776 = mux(_T_1651, _T_1652, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1777 = mux(_T_1654, _T_1655, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1778 = mux(_T_1657, _T_1658, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1779 = mux(_T_1660, _T_1661, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1780 = mux(_T_1663, _T_1664, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1781 = mux(_T_1666, _T_1667, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1782 = mux(_T_1669, _T_1672, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1783 = mux(_T_1674, _T_1675, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1784 = mux(_T_1677, _T_1678, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1785 = mux(_T_1680, _T_1681, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1786 = mux(_T_1683, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1787 = mux(_T_1685, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1788 = mux(_T_1687, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1789 = mux(_T_1689, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1790 = mux(_T_1691, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1791 = mux(_T_1693, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1792 = mux(_T_1695, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1793 = mux(_T_1697, _T_1699, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1794 = mux(_T_1701, _T_1703, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1795 = mux(_T_1705, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1796 = mux(_T_1707, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1797 = mux(_T_1709, _T_1711, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1798 = mux(_T_1713, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1799 = mux(_T_1715, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1800 = mux(_T_1717, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1801 = mux(_T_1719, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1802 = mux(_T_1721, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1803 = mux(_T_1723, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1804 = mux(_T_1725, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1805 = mux(_T_1727, _T_1730, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1806 = mux(_T_1732, _T_1739, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1807 = mux(_T_1741, _T_1742, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1808 = mux(_T_1744, _T_1745, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1809 = mux(_T_1747, _T_1748, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1810 = mux(_T_1750, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1811 = mux(_T_1752, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1812 = mux(_T_1754, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1813 = mux(_T_1756, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1814 = mux(_T_1758, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1815 = or(_T_1759, _T_1760) @[Mux.scala 27:72] - node _T_1816 = or(_T_1815, _T_1761) @[Mux.scala 27:72] - node _T_1817 = or(_T_1816, _T_1762) @[Mux.scala 27:72] - node _T_1818 = or(_T_1817, _T_1763) @[Mux.scala 27:72] - node _T_1819 = or(_T_1818, _T_1764) @[Mux.scala 27:72] - node _T_1820 = or(_T_1819, _T_1765) @[Mux.scala 27:72] - node _T_1821 = or(_T_1820, _T_1766) @[Mux.scala 27:72] - node _T_1822 = or(_T_1821, _T_1767) @[Mux.scala 27:72] - node _T_1823 = or(_T_1822, _T_1768) @[Mux.scala 27:72] - node _T_1824 = or(_T_1823, _T_1769) @[Mux.scala 27:72] - node _T_1825 = or(_T_1824, _T_1770) @[Mux.scala 27:72] - node _T_1826 = or(_T_1825, _T_1771) @[Mux.scala 27:72] - node _T_1827 = or(_T_1826, _T_1772) @[Mux.scala 27:72] - node _T_1828 = or(_T_1827, _T_1773) @[Mux.scala 27:72] - node _T_1829 = or(_T_1828, _T_1774) @[Mux.scala 27:72] - node _T_1830 = or(_T_1829, _T_1775) @[Mux.scala 27:72] - node _T_1831 = or(_T_1830, _T_1776) @[Mux.scala 27:72] - node _T_1832 = or(_T_1831, _T_1777) @[Mux.scala 27:72] - node _T_1833 = or(_T_1832, _T_1778) @[Mux.scala 27:72] - node _T_1834 = or(_T_1833, _T_1779) @[Mux.scala 27:72] - node _T_1835 = or(_T_1834, _T_1780) @[Mux.scala 27:72] - node _T_1836 = or(_T_1835, _T_1781) @[Mux.scala 27:72] - node _T_1837 = or(_T_1836, _T_1782) @[Mux.scala 27:72] - node _T_1838 = or(_T_1837, _T_1783) @[Mux.scala 27:72] - node _T_1839 = or(_T_1838, _T_1784) @[Mux.scala 27:72] - node _T_1840 = or(_T_1839, _T_1785) @[Mux.scala 27:72] - node _T_1841 = or(_T_1840, _T_1786) @[Mux.scala 27:72] - node _T_1842 = or(_T_1841, _T_1787) @[Mux.scala 27:72] - node _T_1843 = or(_T_1842, _T_1788) @[Mux.scala 27:72] - node _T_1844 = or(_T_1843, _T_1789) @[Mux.scala 27:72] - node _T_1845 = or(_T_1844, _T_1790) @[Mux.scala 27:72] - node _T_1846 = or(_T_1845, _T_1791) @[Mux.scala 27:72] - node _T_1847 = or(_T_1846, _T_1792) @[Mux.scala 27:72] - node _T_1848 = or(_T_1847, _T_1793) @[Mux.scala 27:72] - node _T_1849 = or(_T_1848, _T_1794) @[Mux.scala 27:72] - node _T_1850 = or(_T_1849, _T_1795) @[Mux.scala 27:72] - node _T_1851 = or(_T_1850, _T_1796) @[Mux.scala 27:72] - node _T_1852 = or(_T_1851, _T_1797) @[Mux.scala 27:72] - node _T_1853 = or(_T_1852, _T_1798) @[Mux.scala 27:72] - node _T_1854 = or(_T_1853, _T_1799) @[Mux.scala 27:72] - node _T_1855 = or(_T_1854, _T_1800) @[Mux.scala 27:72] - node _T_1856 = or(_T_1855, _T_1801) @[Mux.scala 27:72] - node _T_1857 = or(_T_1856, _T_1802) @[Mux.scala 27:72] - node _T_1858 = or(_T_1857, _T_1803) @[Mux.scala 27:72] - node _T_1859 = or(_T_1858, _T_1804) @[Mux.scala 27:72] - node _T_1860 = or(_T_1859, _T_1805) @[Mux.scala 27:72] - node _T_1861 = or(_T_1860, _T_1806) @[Mux.scala 27:72] - node _T_1862 = or(_T_1861, _T_1807) @[Mux.scala 27:72] - node _T_1863 = or(_T_1862, _T_1808) @[Mux.scala 27:72] - node _T_1864 = or(_T_1863, _T_1809) @[Mux.scala 27:72] - node _T_1865 = or(_T_1864, _T_1810) @[Mux.scala 27:72] - node _T_1866 = or(_T_1865, _T_1811) @[Mux.scala 27:72] - node _T_1867 = or(_T_1866, _T_1812) @[Mux.scala 27:72] - node _T_1868 = or(_T_1867, _T_1813) @[Mux.scala 27:72] - node _T_1869 = or(_T_1868, _T_1814) @[Mux.scala 27:72] - wire _T_1870 : UInt<6> @[Mux.scala 27:72] - _T_1870 <= _T_1869 @[Mux.scala 27:72] - node _T_1871 = and(_T_1590, _T_1870) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[2] <= _T_1871 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1872 = bits(mcountinhibit, 6, 6) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1873 = not(_T_1872) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1874 = eq(mhpme_vec[3], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1875 = bits(_T_1874, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1876 = eq(mhpme_vec[3], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1877 = bits(_T_1876, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1878 = eq(mhpme_vec[3], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1879 = bits(_T_1878, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1880 = eq(mhpme_vec[3], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1881 = bits(_T_1880, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1882 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1883 = and(io.tlu_i0_commit_cmt, _T_1882) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1884 = eq(mhpme_vec[3], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1885 = bits(_T_1884, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1886 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1887 = and(io.tlu_i0_commit_cmt, _T_1886) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1888 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1889 = and(_T_1887, _T_1888) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1890 = eq(mhpme_vec[3], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1891 = bits(_T_1890, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1892 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1893 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1894 = and(_T_1892, _T_1893) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1895 = eq(mhpme_vec[3], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1896 = bits(_T_1895, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1897 = eq(mhpme_vec[3], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1898 = bits(_T_1897, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1899 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1900 = bits(_T_1899, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1901 = eq(mhpme_vec[3], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1902 = bits(_T_1901, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1903 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1904 = eq(mhpme_vec[3], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1905 = bits(_T_1904, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1906 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1907 = eq(mhpme_vec[3], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1908 = bits(_T_1907, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1909 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1910 = eq(mhpme_vec[3], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1911 = bits(_T_1910, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1912 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1913 = eq(mhpme_vec[3], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1914 = bits(_T_1913, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1915 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1916 = eq(mhpme_vec[3], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1917 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1916) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1918 = bits(_T_1917, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1919 = and(_T_1915, _T_1918) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1920 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1921 = and(_T_1919, _T_1920) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1922 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1923 = and(_T_1921, _T_1922) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1924 = eq(mhpme_vec[3], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1925 = bits(_T_1924, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1926 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1927 = eq(mhpme_vec[3], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1928 = bits(_T_1927, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1929 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1930 = eq(mhpme_vec[3], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1931 = bits(_T_1930, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1932 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1933 = eq(mhpme_vec[3], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1934 = bits(_T_1933, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1935 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1936 = eq(mhpme_vec[3], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1937 = bits(_T_1936, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1938 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1939 = eq(mhpme_vec[3], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1940 = bits(_T_1939, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1941 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1942 = eq(mhpme_vec[3], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1943 = bits(_T_1942, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1944 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1945 = eq(mhpme_vec[3], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1946 = bits(_T_1945, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1947 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1948 = eq(mhpme_vec[3], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1949 = bits(_T_1948, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1950 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1951 = eq(mhpme_vec[3], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1952 = bits(_T_1951, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1953 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1954 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1955 = or(_T_1953, _T_1954) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1956 = eq(mhpme_vec[3], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1957 = bits(_T_1956, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1958 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1959 = eq(mhpme_vec[3], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1960 = bits(_T_1959, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1961 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1962 = eq(mhpme_vec[3], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1963 = bits(_T_1962, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1964 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1965 = eq(mhpme_vec[3], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1966 = bits(_T_1965, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1967 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1968 = bits(_T_1967, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1969 = eq(mhpme_vec[3], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1970 = bits(_T_1969, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1971 = eq(mhpme_vec[3], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1972 = bits(_T_1971, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1973 = eq(mhpme_vec[3], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1974 = bits(_T_1973, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1975 = eq(mhpme_vec[3], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1976 = bits(_T_1975, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1977 = eq(mhpme_vec[3], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1978 = bits(_T_1977, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1979 = eq(mhpme_vec[3], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1980 = bits(_T_1979, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1981 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1982 = or(_T_1981, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1983 = eq(mhpme_vec[3], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1984 = bits(_T_1983, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1985 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1986 = or(_T_1985, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1987 = eq(mhpme_vec[3], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1988 = bits(_T_1987, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1989 = eq(mhpme_vec[3], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1990 = bits(_T_1989, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1991 = eq(mhpme_vec[3], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1992 = bits(_T_1991, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1993 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1994 = and(_T_1993, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1995 = eq(mhpme_vec[3], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1996 = bits(_T_1995, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1997 = eq(mhpme_vec[3], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1998 = bits(_T_1997, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1999 = eq(mhpme_vec[3], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_2000 = bits(_T_1999, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_2001 = eq(mhpme_vec[3], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_2002 = bits(_T_2001, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_2003 = eq(mhpme_vec[3], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_2004 = bits(_T_2003, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_2005 = eq(mhpme_vec[3], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_2006 = bits(_T_2005, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_2007 = eq(mhpme_vec[3], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_2008 = bits(_T_2007, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_2009 = eq(mhpme_vec[3], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_2010 = bits(_T_2009, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_2011 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_2012 = bits(_T_2011, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_2013 = not(_T_2012) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_2014 = eq(mhpme_vec[3], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_2015 = bits(_T_2014, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_2016 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_2017 = bits(_T_2016, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_2018 = not(_T_2017) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_2019 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_2020 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_2021 = and(_T_2019, _T_2020) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_2022 = and(_T_2018, _T_2021) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_2023 = eq(mhpme_vec[3], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_2024 = bits(_T_2023, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_2025 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_2026 = eq(mhpme_vec[3], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_2027 = bits(_T_2026, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_2028 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_2029 = eq(mhpme_vec[3], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_2030 = bits(_T_2029, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_2031 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_2032 = eq(mhpme_vec[3], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_2033 = bits(_T_2032, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_2034 = eq(mhpme_vec[3], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_2035 = bits(_T_2034, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_2036 = eq(mhpme_vec[3], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_2037 = bits(_T_2036, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_2038 = eq(mhpme_vec[3], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_2039 = bits(_T_2038, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_2040 = eq(mhpme_vec[3], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_2041 = bits(_T_2040, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_2042 = mux(_T_1875, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2043 = mux(_T_1877, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2044 = mux(_T_1879, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2045 = mux(_T_1881, _T_1883, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2046 = mux(_T_1885, _T_1889, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2047 = mux(_T_1891, _T_1894, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2048 = mux(_T_1896, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2049 = mux(_T_1898, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2050 = mux(_T_1900, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2051 = mux(_T_1902, _T_1903, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2052 = mux(_T_1905, _T_1906, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2053 = mux(_T_1908, _T_1909, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2054 = mux(_T_1911, _T_1912, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2055 = mux(_T_1914, _T_1923, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2056 = mux(_T_1925, _T_1926, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2057 = mux(_T_1928, _T_1929, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2058 = mux(_T_1931, _T_1932, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2059 = mux(_T_1934, _T_1935, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2060 = mux(_T_1937, _T_1938, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2061 = mux(_T_1940, _T_1941, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2062 = mux(_T_1943, _T_1944, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2063 = mux(_T_1946, _T_1947, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2064 = mux(_T_1949, _T_1950, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2065 = mux(_T_1952, _T_1955, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2066 = mux(_T_1957, _T_1958, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2067 = mux(_T_1960, _T_1961, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2068 = mux(_T_1963, _T_1964, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2069 = mux(_T_1966, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2070 = mux(_T_1968, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2071 = mux(_T_1970, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2072 = mux(_T_1972, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2073 = mux(_T_1974, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2074 = mux(_T_1976, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2075 = mux(_T_1978, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2076 = mux(_T_1980, _T_1982, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2077 = mux(_T_1984, _T_1986, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2078 = mux(_T_1988, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2079 = mux(_T_1990, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2080 = mux(_T_1992, _T_1994, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2081 = mux(_T_1996, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2082 = mux(_T_1998, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2083 = mux(_T_2000, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2084 = mux(_T_2002, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2085 = mux(_T_2004, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2086 = mux(_T_2006, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2087 = mux(_T_2008, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2088 = mux(_T_2010, _T_2013, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2089 = mux(_T_2015, _T_2022, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2090 = mux(_T_2024, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2091 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2092 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2093 = mux(_T_2033, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2094 = mux(_T_2035, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2095 = mux(_T_2037, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2096 = mux(_T_2039, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2097 = mux(_T_2041, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2098 = or(_T_2042, _T_2043) @[Mux.scala 27:72] - node _T_2099 = or(_T_2098, _T_2044) @[Mux.scala 27:72] - node _T_2100 = or(_T_2099, _T_2045) @[Mux.scala 27:72] - node _T_2101 = or(_T_2100, _T_2046) @[Mux.scala 27:72] - node _T_2102 = or(_T_2101, _T_2047) @[Mux.scala 27:72] - node _T_2103 = or(_T_2102, _T_2048) @[Mux.scala 27:72] - node _T_2104 = or(_T_2103, _T_2049) @[Mux.scala 27:72] - node _T_2105 = or(_T_2104, _T_2050) @[Mux.scala 27:72] - node _T_2106 = or(_T_2105, _T_2051) @[Mux.scala 27:72] - node _T_2107 = or(_T_2106, _T_2052) @[Mux.scala 27:72] - node _T_2108 = or(_T_2107, _T_2053) @[Mux.scala 27:72] - node _T_2109 = or(_T_2108, _T_2054) @[Mux.scala 27:72] - node _T_2110 = or(_T_2109, _T_2055) @[Mux.scala 27:72] - node _T_2111 = or(_T_2110, _T_2056) @[Mux.scala 27:72] - node _T_2112 = or(_T_2111, _T_2057) @[Mux.scala 27:72] - node _T_2113 = or(_T_2112, _T_2058) @[Mux.scala 27:72] - node _T_2114 = or(_T_2113, _T_2059) @[Mux.scala 27:72] - node _T_2115 = or(_T_2114, _T_2060) @[Mux.scala 27:72] - node _T_2116 = or(_T_2115, _T_2061) @[Mux.scala 27:72] - node _T_2117 = or(_T_2116, _T_2062) @[Mux.scala 27:72] - node _T_2118 = or(_T_2117, _T_2063) @[Mux.scala 27:72] - node _T_2119 = or(_T_2118, _T_2064) @[Mux.scala 27:72] - node _T_2120 = or(_T_2119, _T_2065) @[Mux.scala 27:72] - node _T_2121 = or(_T_2120, _T_2066) @[Mux.scala 27:72] - node _T_2122 = or(_T_2121, _T_2067) @[Mux.scala 27:72] - node _T_2123 = or(_T_2122, _T_2068) @[Mux.scala 27:72] - node _T_2124 = or(_T_2123, _T_2069) @[Mux.scala 27:72] - node _T_2125 = or(_T_2124, _T_2070) @[Mux.scala 27:72] - node _T_2126 = or(_T_2125, _T_2071) @[Mux.scala 27:72] - node _T_2127 = or(_T_2126, _T_2072) @[Mux.scala 27:72] - node _T_2128 = or(_T_2127, _T_2073) @[Mux.scala 27:72] - node _T_2129 = or(_T_2128, _T_2074) @[Mux.scala 27:72] - node _T_2130 = or(_T_2129, _T_2075) @[Mux.scala 27:72] - node _T_2131 = or(_T_2130, _T_2076) @[Mux.scala 27:72] - node _T_2132 = or(_T_2131, _T_2077) @[Mux.scala 27:72] - node _T_2133 = or(_T_2132, _T_2078) @[Mux.scala 27:72] - node _T_2134 = or(_T_2133, _T_2079) @[Mux.scala 27:72] - node _T_2135 = or(_T_2134, _T_2080) @[Mux.scala 27:72] - node _T_2136 = or(_T_2135, _T_2081) @[Mux.scala 27:72] - node _T_2137 = or(_T_2136, _T_2082) @[Mux.scala 27:72] - node _T_2138 = or(_T_2137, _T_2083) @[Mux.scala 27:72] - node _T_2139 = or(_T_2138, _T_2084) @[Mux.scala 27:72] - node _T_2140 = or(_T_2139, _T_2085) @[Mux.scala 27:72] - node _T_2141 = or(_T_2140, _T_2086) @[Mux.scala 27:72] - node _T_2142 = or(_T_2141, _T_2087) @[Mux.scala 27:72] - node _T_2143 = or(_T_2142, _T_2088) @[Mux.scala 27:72] - node _T_2144 = or(_T_2143, _T_2089) @[Mux.scala 27:72] - node _T_2145 = or(_T_2144, _T_2090) @[Mux.scala 27:72] - node _T_2146 = or(_T_2145, _T_2091) @[Mux.scala 27:72] - node _T_2147 = or(_T_2146, _T_2092) @[Mux.scala 27:72] - node _T_2148 = or(_T_2147, _T_2093) @[Mux.scala 27:72] - node _T_2149 = or(_T_2148, _T_2094) @[Mux.scala 27:72] - node _T_2150 = or(_T_2149, _T_2095) @[Mux.scala 27:72] - node _T_2151 = or(_T_2150, _T_2096) @[Mux.scala 27:72] - node _T_2152 = or(_T_2151, _T_2097) @[Mux.scala 27:72] - wire _T_2153 : UInt<6> @[Mux.scala 27:72] - _T_2153 <= _T_2152 @[Mux.scala 27:72] - node _T_2154 = and(_T_1873, _T_2153) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[3] <= _T_2154 @[el2_dec_tlu_ctl.scala 2351:20] - reg _T_2155 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2413:54] - _T_2155 <= mhpmc_inc_r[0] @[el2_dec_tlu_ctl.scala 2413:54] - mhpmc_inc_r_d1[0] <= _T_2155 @[el2_dec_tlu_ctl.scala 2413:21] - reg _T_2156 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2414:54] - _T_2156 <= mhpmc_inc_r[1] @[el2_dec_tlu_ctl.scala 2414:54] - mhpmc_inc_r_d1[1] <= _T_2156 @[el2_dec_tlu_ctl.scala 2414:21] - reg _T_2157 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2415:54] - _T_2157 <= mhpmc_inc_r[2] @[el2_dec_tlu_ctl.scala 2415:54] - mhpmc_inc_r_d1[2] <= _T_2157 @[el2_dec_tlu_ctl.scala 2415:21] - reg _T_2158 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2416:54] - _T_2158 <= mhpmc_inc_r[3] @[el2_dec_tlu_ctl.scala 2416:54] - mhpmc_inc_r_d1[3] <= _T_2158 @[el2_dec_tlu_ctl.scala 2416:21] - reg perfcnt_halted_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2417:57] - perfcnt_halted_d1 <= perfcnt_halted @[el2_dec_tlu_ctl.scala 2417:57] - node _T_2159 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2420:54] - node _T_2160 = and(io.dec_tlu_dbg_halted, _T_2159) @[el2_dec_tlu_ctl.scala 2420:45] - node _T_2161 = or(_T_2160, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2420:68] - perfcnt_halted <= _T_2161 @[el2_dec_tlu_ctl.scala 2420:18] - node _T_2162 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2421:71] - node _T_2163 = and(io.dec_tlu_dbg_halted, _T_2162) @[el2_dec_tlu_ctl.scala 2421:62] - node _T_2164 = not(_T_2163) @[el2_dec_tlu_ctl.scala 2421:38] - node _T_2165 = bits(_T_2164, 0, 0) @[Bitwise.scala 72:15] - node _T_2166 = mux(_T_2165, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2167 = bits(mhpme_vec[3], 9, 9) @[el2_dec_tlu_ctl.scala 2421:105] - node _T_2168 = bits(mhpme_vec[2], 9, 9) @[el2_dec_tlu_ctl.scala 2421:121] - node _T_2169 = bits(mhpme_vec[1], 9, 9) @[el2_dec_tlu_ctl.scala 2421:137] - node _T_2170 = bits(mhpme_vec[0], 9, 9) @[el2_dec_tlu_ctl.scala 2421:153] - node _T_2171 = cat(_T_2169, _T_2170) @[Cat.scala 29:58] - node _T_2172 = cat(_T_2167, _T_2168) @[Cat.scala 29:58] - node _T_2173 = cat(_T_2172, _T_2171) @[Cat.scala 29:58] - node perfcnt_during_sleep = and(_T_2166, _T_2173) @[el2_dec_tlu_ctl.scala 2421:87] - node _T_2174 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2423:89] - node _T_2175 = not(_T_2174) @[el2_dec_tlu_ctl.scala 2423:68] - node _T_2176 = and(perfcnt_halted_d1, _T_2175) @[el2_dec_tlu_ctl.scala 2423:66] - node _T_2177 = not(_T_2176) @[el2_dec_tlu_ctl.scala 2423:46] - node _T_2178 = and(mhpmc_inc_r_d1[0], _T_2177) @[el2_dec_tlu_ctl.scala 2423:44] - io.dec_tlu_perfcnt0 <= _T_2178 @[el2_dec_tlu_ctl.scala 2423:23] - node _T_2179 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2424:89] - node _T_2180 = not(_T_2179) @[el2_dec_tlu_ctl.scala 2424:68] - node _T_2181 = and(perfcnt_halted_d1, _T_2180) @[el2_dec_tlu_ctl.scala 2424:66] - node _T_2182 = not(_T_2181) @[el2_dec_tlu_ctl.scala 2424:46] - node _T_2183 = and(mhpmc_inc_r_d1[1], _T_2182) @[el2_dec_tlu_ctl.scala 2424:44] - io.dec_tlu_perfcnt1 <= _T_2183 @[el2_dec_tlu_ctl.scala 2424:23] - node _T_2184 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2425:89] - node _T_2185 = not(_T_2184) @[el2_dec_tlu_ctl.scala 2425:68] - node _T_2186 = and(perfcnt_halted_d1, _T_2185) @[el2_dec_tlu_ctl.scala 2425:66] - node _T_2187 = not(_T_2186) @[el2_dec_tlu_ctl.scala 2425:46] - node _T_2188 = and(mhpmc_inc_r_d1[2], _T_2187) @[el2_dec_tlu_ctl.scala 2425:44] - io.dec_tlu_perfcnt2 <= _T_2188 @[el2_dec_tlu_ctl.scala 2425:23] - node _T_2189 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2426:89] - node _T_2190 = not(_T_2189) @[el2_dec_tlu_ctl.scala 2426:68] - node _T_2191 = and(perfcnt_halted_d1, _T_2190) @[el2_dec_tlu_ctl.scala 2426:66] - node _T_2192 = not(_T_2191) @[el2_dec_tlu_ctl.scala 2426:46] - node _T_2193 = and(mhpmc_inc_r_d1[3], _T_2192) @[el2_dec_tlu_ctl.scala 2426:44] - io.dec_tlu_perfcnt3 <= _T_2193 @[el2_dec_tlu_ctl.scala 2426:23] - node _T_2194 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2432:66] - node _T_2195 = eq(_T_2194, UInt<12>("h0b03")) @[el2_dec_tlu_ctl.scala 2432:73] - node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2195) @[el2_dec_tlu_ctl.scala 2432:44] - node _T_2196 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2433:24] - node _T_2197 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2433:62] - node _T_2198 = or(_T_2196, _T_2197) @[el2_dec_tlu_ctl.scala 2433:40] - node _T_2199 = orr(mhpmc_inc_r[0]) @[el2_dec_tlu_ctl.scala 2433:87] - node mhpmc3_wr_en1 = and(_T_2198, _T_2199) @[el2_dec_tlu_ctl.scala 2433:67] - node mhpmc3_wr_en = or(mhpmc3_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2434:37] - node _T_2200 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2437:29] - node _T_2201 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2437:42] - node _T_2202 = cat(_T_2200, _T_2201) @[Cat.scala 29:58] - node _T_2203 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] - node _T_2204 = add(_T_2202, _T_2203) @[el2_dec_tlu_ctl.scala 2437:50] - node _T_2205 = tail(_T_2204, 1) @[el2_dec_tlu_ctl.scala 2437:50] - mhpmc3_incr <= _T_2205 @[el2_dec_tlu_ctl.scala 2437:15] - node _T_2206 = bits(mhpmc3_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2438:37] - node _T_2207 = bits(mhpmc3_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2438:77] - node mhpmc3_ns = mux(_T_2206, io.dec_csr_wrdata_r, _T_2207) @[el2_dec_tlu_ctl.scala 2438:22] - node _T_2208 = bits(mhpmc3_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2440:43] + mtdata2_tsel_out <= _T_1021 @[Mux.scala 27:72] + io.trigger_pkt_any[0].tdata2 <= mtdata2_t[0] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[1].tdata2 <= mtdata2_t[1] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[2].tdata2 <= mtdata2_t[2] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[3].tdata2 <= mtdata2_t[3] @[el2_dec_tlu_ctl.scala 2329:51] + mhpme_vec[0] <= mhpme3 @[el2_dec_tlu_ctl.scala 2339:15] + mhpme_vec[1] <= mhpme4 @[el2_dec_tlu_ctl.scala 2340:15] + mhpme_vec[2] <= mhpme5 @[el2_dec_tlu_ctl.scala 2341:15] + mhpme_vec[3] <= mhpme6 @[el2_dec_tlu_ctl.scala 2342:15] + node _T_1022 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] + node _T_1023 = mux(_T_1022, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1023) @[el2_dec_tlu_ctl.scala 2348:59] + wire mhpmc_inc_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2349:24] + wire mhpmc_inc_r_d1 : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2350:27] + node _T_1024 = bits(mcountinhibit, 3, 3) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1025 = not(_T_1024) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1026 = eq(mhpme_vec[0], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1027 = bits(_T_1026, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1028 = eq(mhpme_vec[0], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1029 = bits(_T_1028, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1030 = eq(mhpme_vec[0], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1031 = bits(_T_1030, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1032 = eq(mhpme_vec[0], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1033 = bits(_T_1032, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1034 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1035 = and(io.tlu_i0_commit_cmt, _T_1034) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1036 = eq(mhpme_vec[0], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1037 = bits(_T_1036, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1038 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1039 = and(io.tlu_i0_commit_cmt, _T_1038) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1040 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1041 = and(_T_1039, _T_1040) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1042 = eq(mhpme_vec[0], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1043 = bits(_T_1042, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1044 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1045 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1046 = and(_T_1044, _T_1045) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1047 = eq(mhpme_vec[0], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1048 = bits(_T_1047, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1049 = eq(mhpme_vec[0], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1050 = bits(_T_1049, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1051 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1052 = bits(_T_1051, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1053 = eq(mhpme_vec[0], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1054 = bits(_T_1053, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1055 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1056 = eq(mhpme_vec[0], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1057 = bits(_T_1056, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1058 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1059 = eq(mhpme_vec[0], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1060 = bits(_T_1059, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1061 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1062 = eq(mhpme_vec[0], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1063 = bits(_T_1062, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1064 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1065 = eq(mhpme_vec[0], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1066 = bits(_T_1065, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1067 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1068 = and(_T_1067, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1069 = eq(mhpme_vec[0], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1070 = bits(_T_1069, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1071 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1072 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1073 = and(_T_1071, _T_1072) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1074 = eq(mhpme_vec[0], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1075 = bits(_T_1074, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1076 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1077 = eq(mhpme_vec[0], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1078 = bits(_T_1077, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1079 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1080 = eq(mhpme_vec[0], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1081 = bits(_T_1080, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1082 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1083 = eq(mhpme_vec[0], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1084 = bits(_T_1083, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1085 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1086 = eq(mhpme_vec[0], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1087 = bits(_T_1086, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1088 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1089 = eq(mhpme_vec[0], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1090 = bits(_T_1089, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1091 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1092 = eq(mhpme_vec[0], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1093 = bits(_T_1092, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1094 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1095 = eq(mhpme_vec[0], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1096 = bits(_T_1095, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1097 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1098 = eq(mhpme_vec[0], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1099 = bits(_T_1098, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1100 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1101 = eq(mhpme_vec[0], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1102 = bits(_T_1101, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1103 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1105 = or(_T_1103, _T_1104) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1106 = eq(mhpme_vec[0], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1107 = bits(_T_1106, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1108 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1109 = eq(mhpme_vec[0], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1110 = bits(_T_1109, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1111 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1112 = eq(mhpme_vec[0], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1113 = bits(_T_1112, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1114 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1115 = eq(mhpme_vec[0], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1116 = bits(_T_1115, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1117 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1118 = bits(_T_1117, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1119 = eq(mhpme_vec[0], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1120 = bits(_T_1119, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1121 = eq(mhpme_vec[0], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1122 = bits(_T_1121, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1123 = eq(mhpme_vec[0], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1124 = bits(_T_1123, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1125 = eq(mhpme_vec[0], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1126 = bits(_T_1125, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1127 = eq(mhpme_vec[0], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1128 = bits(_T_1127, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1129 = eq(mhpme_vec[0], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1130 = bits(_T_1129, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1131 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1132 = or(_T_1131, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1133 = eq(mhpme_vec[0], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1134 = bits(_T_1133, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1135 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1136 = or(_T_1135, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1137 = eq(mhpme_vec[0], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1138 = bits(_T_1137, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1139 = eq(mhpme_vec[0], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1140 = bits(_T_1139, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1141 = eq(mhpme_vec[0], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1142 = bits(_T_1141, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1143 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1144 = and(_T_1143, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1145 = eq(mhpme_vec[0], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1146 = bits(_T_1145, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1147 = eq(mhpme_vec[0], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1148 = bits(_T_1147, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1149 = eq(mhpme_vec[0], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1150 = bits(_T_1149, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1151 = eq(mhpme_vec[0], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1152 = bits(_T_1151, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1153 = eq(mhpme_vec[0], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1154 = bits(_T_1153, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1155 = eq(mhpme_vec[0], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1156 = bits(_T_1155, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1157 = eq(mhpme_vec[0], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1158 = bits(_T_1157, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1159 = eq(mhpme_vec[0], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1160 = bits(_T_1159, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1161 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1162 = bits(_T_1161, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1163 = not(_T_1162) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1164 = eq(mhpme_vec[0], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1165 = bits(_T_1164, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1166 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1167 = bits(_T_1166, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1168 = not(_T_1167) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1169 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1170 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1171 = and(_T_1169, _T_1170) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1172 = orr(_T_1171) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1173 = and(_T_1168, _T_1172) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1174 = eq(mhpme_vec[0], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1175 = bits(_T_1174, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1176 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1177 = eq(mhpme_vec[0], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1178 = bits(_T_1177, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1179 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1180 = eq(mhpme_vec[0], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1181 = bits(_T_1180, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1182 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1183 = eq(mhpme_vec[0], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1184 = bits(_T_1183, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1185 = eq(mhpme_vec[0], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1186 = bits(_T_1185, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1187 = eq(mhpme_vec[0], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1188 = bits(_T_1187, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1189 = eq(mhpme_vec[0], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1190 = bits(_T_1189, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1191 = eq(mhpme_vec[0], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1192 = bits(_T_1191, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1193 = mux(_T_1027, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1194 = mux(_T_1029, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1195 = mux(_T_1031, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1196 = mux(_T_1033, _T_1035, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1197 = mux(_T_1037, _T_1041, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1198 = mux(_T_1043, _T_1046, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1199 = mux(_T_1048, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1200 = mux(_T_1050, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1201 = mux(_T_1052, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1202 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1203 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1204 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1205 = mux(_T_1063, _T_1064, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1206 = mux(_T_1066, _T_1068, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1207 = mux(_T_1070, _T_1073, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1208 = mux(_T_1075, _T_1076, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1209 = mux(_T_1078, _T_1079, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1210 = mux(_T_1081, _T_1082, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1211 = mux(_T_1084, _T_1085, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1212 = mux(_T_1087, _T_1088, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1213 = mux(_T_1090, _T_1091, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1214 = mux(_T_1093, _T_1094, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1215 = mux(_T_1096, _T_1097, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1216 = mux(_T_1099, _T_1100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1217 = mux(_T_1102, _T_1105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1218 = mux(_T_1107, _T_1108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1219 = mux(_T_1110, _T_1111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1220 = mux(_T_1113, _T_1114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1221 = mux(_T_1116, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1222 = mux(_T_1118, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1223 = mux(_T_1120, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1224 = mux(_T_1122, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1225 = mux(_T_1124, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1226 = mux(_T_1126, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1227 = mux(_T_1128, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1228 = mux(_T_1130, _T_1132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1229 = mux(_T_1134, _T_1136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1230 = mux(_T_1138, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1231 = mux(_T_1140, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1232 = mux(_T_1142, _T_1144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1233 = mux(_T_1146, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1234 = mux(_T_1148, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1235 = mux(_T_1150, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1236 = mux(_T_1152, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1237 = mux(_T_1154, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1238 = mux(_T_1156, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1239 = mux(_T_1158, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1240 = mux(_T_1160, _T_1163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1241 = mux(_T_1165, _T_1173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1242 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1243 = mux(_T_1178, _T_1179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1244 = mux(_T_1181, _T_1182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1245 = mux(_T_1184, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1246 = mux(_T_1186, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1247 = mux(_T_1188, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1248 = mux(_T_1190, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1249 = mux(_T_1192, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1250 = or(_T_1193, _T_1194) @[Mux.scala 27:72] + node _T_1251 = or(_T_1250, _T_1195) @[Mux.scala 27:72] + node _T_1252 = or(_T_1251, _T_1196) @[Mux.scala 27:72] + node _T_1253 = or(_T_1252, _T_1197) @[Mux.scala 27:72] + node _T_1254 = or(_T_1253, _T_1198) @[Mux.scala 27:72] + node _T_1255 = or(_T_1254, _T_1199) @[Mux.scala 27:72] + node _T_1256 = or(_T_1255, _T_1200) @[Mux.scala 27:72] + node _T_1257 = or(_T_1256, _T_1201) @[Mux.scala 27:72] + node _T_1258 = or(_T_1257, _T_1202) @[Mux.scala 27:72] + node _T_1259 = or(_T_1258, _T_1203) @[Mux.scala 27:72] + node _T_1260 = or(_T_1259, _T_1204) @[Mux.scala 27:72] + node _T_1261 = or(_T_1260, _T_1205) @[Mux.scala 27:72] + node _T_1262 = or(_T_1261, _T_1206) @[Mux.scala 27:72] + node _T_1263 = or(_T_1262, _T_1207) @[Mux.scala 27:72] + node _T_1264 = or(_T_1263, _T_1208) @[Mux.scala 27:72] + node _T_1265 = or(_T_1264, _T_1209) @[Mux.scala 27:72] + node _T_1266 = or(_T_1265, _T_1210) @[Mux.scala 27:72] + node _T_1267 = or(_T_1266, _T_1211) @[Mux.scala 27:72] + node _T_1268 = or(_T_1267, _T_1212) @[Mux.scala 27:72] + node _T_1269 = or(_T_1268, _T_1213) @[Mux.scala 27:72] + node _T_1270 = or(_T_1269, _T_1214) @[Mux.scala 27:72] + node _T_1271 = or(_T_1270, _T_1215) @[Mux.scala 27:72] + node _T_1272 = or(_T_1271, _T_1216) @[Mux.scala 27:72] + node _T_1273 = or(_T_1272, _T_1217) @[Mux.scala 27:72] + node _T_1274 = or(_T_1273, _T_1218) @[Mux.scala 27:72] + node _T_1275 = or(_T_1274, _T_1219) @[Mux.scala 27:72] + node _T_1276 = or(_T_1275, _T_1220) @[Mux.scala 27:72] + node _T_1277 = or(_T_1276, _T_1221) @[Mux.scala 27:72] + node _T_1278 = or(_T_1277, _T_1222) @[Mux.scala 27:72] + node _T_1279 = or(_T_1278, _T_1223) @[Mux.scala 27:72] + node _T_1280 = or(_T_1279, _T_1224) @[Mux.scala 27:72] + node _T_1281 = or(_T_1280, _T_1225) @[Mux.scala 27:72] + node _T_1282 = or(_T_1281, _T_1226) @[Mux.scala 27:72] + node _T_1283 = or(_T_1282, _T_1227) @[Mux.scala 27:72] + node _T_1284 = or(_T_1283, _T_1228) @[Mux.scala 27:72] + node _T_1285 = or(_T_1284, _T_1229) @[Mux.scala 27:72] + node _T_1286 = or(_T_1285, _T_1230) @[Mux.scala 27:72] + node _T_1287 = or(_T_1286, _T_1231) @[Mux.scala 27:72] + node _T_1288 = or(_T_1287, _T_1232) @[Mux.scala 27:72] + node _T_1289 = or(_T_1288, _T_1233) @[Mux.scala 27:72] + node _T_1290 = or(_T_1289, _T_1234) @[Mux.scala 27:72] + node _T_1291 = or(_T_1290, _T_1235) @[Mux.scala 27:72] + node _T_1292 = or(_T_1291, _T_1236) @[Mux.scala 27:72] + node _T_1293 = or(_T_1292, _T_1237) @[Mux.scala 27:72] + node _T_1294 = or(_T_1293, _T_1238) @[Mux.scala 27:72] + node _T_1295 = or(_T_1294, _T_1239) @[Mux.scala 27:72] + node _T_1296 = or(_T_1295, _T_1240) @[Mux.scala 27:72] + node _T_1297 = or(_T_1296, _T_1241) @[Mux.scala 27:72] + node _T_1298 = or(_T_1297, _T_1242) @[Mux.scala 27:72] + node _T_1299 = or(_T_1298, _T_1243) @[Mux.scala 27:72] + node _T_1300 = or(_T_1299, _T_1244) @[Mux.scala 27:72] + node _T_1301 = or(_T_1300, _T_1245) @[Mux.scala 27:72] + node _T_1302 = or(_T_1301, _T_1246) @[Mux.scala 27:72] + node _T_1303 = or(_T_1302, _T_1247) @[Mux.scala 27:72] + node _T_1304 = or(_T_1303, _T_1248) @[Mux.scala 27:72] + node _T_1305 = or(_T_1304, _T_1249) @[Mux.scala 27:72] + wire _T_1306 : UInt<1> @[Mux.scala 27:72] + _T_1306 <= _T_1305 @[Mux.scala 27:72] + node _T_1307 = and(_T_1025, _T_1306) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[0] <= _T_1307 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1308 = bits(mcountinhibit, 4, 4) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1309 = not(_T_1308) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1310 = eq(mhpme_vec[1], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1311 = bits(_T_1310, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1312 = eq(mhpme_vec[1], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1313 = bits(_T_1312, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1314 = eq(mhpme_vec[1], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1315 = bits(_T_1314, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1316 = eq(mhpme_vec[1], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1317 = bits(_T_1316, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1318 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1319 = and(io.tlu_i0_commit_cmt, _T_1318) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1320 = eq(mhpme_vec[1], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1321 = bits(_T_1320, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1322 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1323 = and(io.tlu_i0_commit_cmt, _T_1322) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1324 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1325 = and(_T_1323, _T_1324) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1326 = eq(mhpme_vec[1], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1327 = bits(_T_1326, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1328 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1329 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1330 = and(_T_1328, _T_1329) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1331 = eq(mhpme_vec[1], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1332 = bits(_T_1331, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1333 = eq(mhpme_vec[1], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1334 = bits(_T_1333, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1335 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1336 = bits(_T_1335, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1337 = eq(mhpme_vec[1], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1338 = bits(_T_1337, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1339 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1340 = eq(mhpme_vec[1], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1341 = bits(_T_1340, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1342 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1343 = eq(mhpme_vec[1], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1344 = bits(_T_1343, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1345 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1346 = eq(mhpme_vec[1], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1347 = bits(_T_1346, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1348 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1349 = eq(mhpme_vec[1], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1350 = bits(_T_1349, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1351 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1352 = and(_T_1351, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1353 = eq(mhpme_vec[1], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1354 = bits(_T_1353, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1355 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1356 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1357 = and(_T_1355, _T_1356) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1358 = eq(mhpme_vec[1], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1359 = bits(_T_1358, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1360 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1361 = eq(mhpme_vec[1], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1362 = bits(_T_1361, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1363 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1364 = eq(mhpme_vec[1], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1365 = bits(_T_1364, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1366 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1367 = eq(mhpme_vec[1], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1368 = bits(_T_1367, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1369 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1370 = eq(mhpme_vec[1], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1371 = bits(_T_1370, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1372 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1373 = eq(mhpme_vec[1], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1374 = bits(_T_1373, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1375 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1376 = eq(mhpme_vec[1], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1377 = bits(_T_1376, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1378 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1379 = eq(mhpme_vec[1], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1380 = bits(_T_1379, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1381 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1382 = eq(mhpme_vec[1], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1383 = bits(_T_1382, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1384 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1385 = eq(mhpme_vec[1], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1386 = bits(_T_1385, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1387 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1389 = or(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1390 = eq(mhpme_vec[1], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1391 = bits(_T_1390, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1392 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1393 = eq(mhpme_vec[1], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1394 = bits(_T_1393, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1395 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1396 = eq(mhpme_vec[1], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1397 = bits(_T_1396, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1398 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1399 = eq(mhpme_vec[1], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1400 = bits(_T_1399, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1401 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1402 = bits(_T_1401, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1403 = eq(mhpme_vec[1], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1404 = bits(_T_1403, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1405 = eq(mhpme_vec[1], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1406 = bits(_T_1405, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1407 = eq(mhpme_vec[1], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1408 = bits(_T_1407, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1409 = eq(mhpme_vec[1], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1410 = bits(_T_1409, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1411 = eq(mhpme_vec[1], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1412 = bits(_T_1411, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1413 = eq(mhpme_vec[1], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1414 = bits(_T_1413, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1415 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1416 = or(_T_1415, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1417 = eq(mhpme_vec[1], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1418 = bits(_T_1417, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1419 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1420 = or(_T_1419, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1421 = eq(mhpme_vec[1], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1422 = bits(_T_1421, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1423 = eq(mhpme_vec[1], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1424 = bits(_T_1423, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1425 = eq(mhpme_vec[1], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1426 = bits(_T_1425, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1427 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1428 = and(_T_1427, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1429 = eq(mhpme_vec[1], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1430 = bits(_T_1429, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1431 = eq(mhpme_vec[1], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1432 = bits(_T_1431, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1433 = eq(mhpme_vec[1], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1434 = bits(_T_1433, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1435 = eq(mhpme_vec[1], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1436 = bits(_T_1435, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1437 = eq(mhpme_vec[1], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1438 = bits(_T_1437, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1439 = eq(mhpme_vec[1], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1440 = bits(_T_1439, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1441 = eq(mhpme_vec[1], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1442 = bits(_T_1441, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1443 = eq(mhpme_vec[1], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1444 = bits(_T_1443, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1445 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1446 = bits(_T_1445, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1447 = not(_T_1446) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1448 = eq(mhpme_vec[1], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1449 = bits(_T_1448, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1450 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1451 = bits(_T_1450, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1452 = not(_T_1451) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1453 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1454 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1455 = and(_T_1453, _T_1454) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1456 = orr(_T_1455) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1457 = and(_T_1452, _T_1456) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1458 = eq(mhpme_vec[1], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1459 = bits(_T_1458, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1460 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1461 = eq(mhpme_vec[1], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1462 = bits(_T_1461, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1463 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1464 = eq(mhpme_vec[1], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1465 = bits(_T_1464, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1466 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1467 = eq(mhpme_vec[1], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1468 = bits(_T_1467, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1469 = eq(mhpme_vec[1], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1470 = bits(_T_1469, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1471 = eq(mhpme_vec[1], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1472 = bits(_T_1471, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1473 = eq(mhpme_vec[1], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1474 = bits(_T_1473, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1475 = eq(mhpme_vec[1], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1476 = bits(_T_1475, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1477 = mux(_T_1311, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1478 = mux(_T_1313, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1479 = mux(_T_1315, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1480 = mux(_T_1317, _T_1319, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1481 = mux(_T_1321, _T_1325, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1482 = mux(_T_1327, _T_1330, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1483 = mux(_T_1332, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1484 = mux(_T_1334, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1485 = mux(_T_1336, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1486 = mux(_T_1338, _T_1339, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1487 = mux(_T_1341, _T_1342, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1488 = mux(_T_1344, _T_1345, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1489 = mux(_T_1347, _T_1348, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1490 = mux(_T_1350, _T_1352, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1491 = mux(_T_1354, _T_1357, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1492 = mux(_T_1359, _T_1360, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1493 = mux(_T_1362, _T_1363, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1494 = mux(_T_1365, _T_1366, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1495 = mux(_T_1368, _T_1369, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1496 = mux(_T_1371, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1497 = mux(_T_1374, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1498 = mux(_T_1377, _T_1378, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1499 = mux(_T_1380, _T_1381, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1500 = mux(_T_1383, _T_1384, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1501 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1502 = mux(_T_1391, _T_1392, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1503 = mux(_T_1394, _T_1395, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1504 = mux(_T_1397, _T_1398, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1505 = mux(_T_1400, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1506 = mux(_T_1402, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1507 = mux(_T_1404, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1508 = mux(_T_1406, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1509 = mux(_T_1408, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1510 = mux(_T_1410, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1511 = mux(_T_1412, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1512 = mux(_T_1414, _T_1416, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1513 = mux(_T_1418, _T_1420, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1514 = mux(_T_1422, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1515 = mux(_T_1424, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1516 = mux(_T_1426, _T_1428, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1517 = mux(_T_1430, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1518 = mux(_T_1432, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1519 = mux(_T_1434, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1520 = mux(_T_1436, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1521 = mux(_T_1438, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1522 = mux(_T_1440, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1523 = mux(_T_1442, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1524 = mux(_T_1444, _T_1447, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1525 = mux(_T_1449, _T_1457, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1526 = mux(_T_1459, _T_1460, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1527 = mux(_T_1462, _T_1463, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1528 = mux(_T_1465, _T_1466, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1529 = mux(_T_1468, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1530 = mux(_T_1470, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1531 = mux(_T_1472, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1532 = mux(_T_1474, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1533 = mux(_T_1476, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1534 = or(_T_1477, _T_1478) @[Mux.scala 27:72] + node _T_1535 = or(_T_1534, _T_1479) @[Mux.scala 27:72] + node _T_1536 = or(_T_1535, _T_1480) @[Mux.scala 27:72] + node _T_1537 = or(_T_1536, _T_1481) @[Mux.scala 27:72] + node _T_1538 = or(_T_1537, _T_1482) @[Mux.scala 27:72] + node _T_1539 = or(_T_1538, _T_1483) @[Mux.scala 27:72] + node _T_1540 = or(_T_1539, _T_1484) @[Mux.scala 27:72] + node _T_1541 = or(_T_1540, _T_1485) @[Mux.scala 27:72] + node _T_1542 = or(_T_1541, _T_1486) @[Mux.scala 27:72] + node _T_1543 = or(_T_1542, _T_1487) @[Mux.scala 27:72] + node _T_1544 = or(_T_1543, _T_1488) @[Mux.scala 27:72] + node _T_1545 = or(_T_1544, _T_1489) @[Mux.scala 27:72] + node _T_1546 = or(_T_1545, _T_1490) @[Mux.scala 27:72] + node _T_1547 = or(_T_1546, _T_1491) @[Mux.scala 27:72] + node _T_1548 = or(_T_1547, _T_1492) @[Mux.scala 27:72] + node _T_1549 = or(_T_1548, _T_1493) @[Mux.scala 27:72] + node _T_1550 = or(_T_1549, _T_1494) @[Mux.scala 27:72] + node _T_1551 = or(_T_1550, _T_1495) @[Mux.scala 27:72] + node _T_1552 = or(_T_1551, _T_1496) @[Mux.scala 27:72] + node _T_1553 = or(_T_1552, _T_1497) @[Mux.scala 27:72] + node _T_1554 = or(_T_1553, _T_1498) @[Mux.scala 27:72] + node _T_1555 = or(_T_1554, _T_1499) @[Mux.scala 27:72] + node _T_1556 = or(_T_1555, _T_1500) @[Mux.scala 27:72] + node _T_1557 = or(_T_1556, _T_1501) @[Mux.scala 27:72] + node _T_1558 = or(_T_1557, _T_1502) @[Mux.scala 27:72] + node _T_1559 = or(_T_1558, _T_1503) @[Mux.scala 27:72] + node _T_1560 = or(_T_1559, _T_1504) @[Mux.scala 27:72] + node _T_1561 = or(_T_1560, _T_1505) @[Mux.scala 27:72] + node _T_1562 = or(_T_1561, _T_1506) @[Mux.scala 27:72] + node _T_1563 = or(_T_1562, _T_1507) @[Mux.scala 27:72] + node _T_1564 = or(_T_1563, _T_1508) @[Mux.scala 27:72] + node _T_1565 = or(_T_1564, _T_1509) @[Mux.scala 27:72] + node _T_1566 = or(_T_1565, _T_1510) @[Mux.scala 27:72] + node _T_1567 = or(_T_1566, _T_1511) @[Mux.scala 27:72] + node _T_1568 = or(_T_1567, _T_1512) @[Mux.scala 27:72] + node _T_1569 = or(_T_1568, _T_1513) @[Mux.scala 27:72] + node _T_1570 = or(_T_1569, _T_1514) @[Mux.scala 27:72] + node _T_1571 = or(_T_1570, _T_1515) @[Mux.scala 27:72] + node _T_1572 = or(_T_1571, _T_1516) @[Mux.scala 27:72] + node _T_1573 = or(_T_1572, _T_1517) @[Mux.scala 27:72] + node _T_1574 = or(_T_1573, _T_1518) @[Mux.scala 27:72] + node _T_1575 = or(_T_1574, _T_1519) @[Mux.scala 27:72] + node _T_1576 = or(_T_1575, _T_1520) @[Mux.scala 27:72] + node _T_1577 = or(_T_1576, _T_1521) @[Mux.scala 27:72] + node _T_1578 = or(_T_1577, _T_1522) @[Mux.scala 27:72] + node _T_1579 = or(_T_1578, _T_1523) @[Mux.scala 27:72] + node _T_1580 = or(_T_1579, _T_1524) @[Mux.scala 27:72] + node _T_1581 = or(_T_1580, _T_1525) @[Mux.scala 27:72] + node _T_1582 = or(_T_1581, _T_1526) @[Mux.scala 27:72] + node _T_1583 = or(_T_1582, _T_1527) @[Mux.scala 27:72] + node _T_1584 = or(_T_1583, _T_1528) @[Mux.scala 27:72] + node _T_1585 = or(_T_1584, _T_1529) @[Mux.scala 27:72] + node _T_1586 = or(_T_1585, _T_1530) @[Mux.scala 27:72] + node _T_1587 = or(_T_1586, _T_1531) @[Mux.scala 27:72] + node _T_1588 = or(_T_1587, _T_1532) @[Mux.scala 27:72] + node _T_1589 = or(_T_1588, _T_1533) @[Mux.scala 27:72] + wire _T_1590 : UInt<1> @[Mux.scala 27:72] + _T_1590 <= _T_1589 @[Mux.scala 27:72] + node _T_1591 = and(_T_1309, _T_1590) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[1] <= _T_1591 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1592 = bits(mcountinhibit, 5, 5) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1593 = not(_T_1592) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1594 = eq(mhpme_vec[2], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1595 = bits(_T_1594, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1596 = eq(mhpme_vec[2], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1597 = bits(_T_1596, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1598 = eq(mhpme_vec[2], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1599 = bits(_T_1598, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1600 = eq(mhpme_vec[2], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1601 = bits(_T_1600, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1602 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1603 = and(io.tlu_i0_commit_cmt, _T_1602) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1604 = eq(mhpme_vec[2], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1605 = bits(_T_1604, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1606 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1607 = and(io.tlu_i0_commit_cmt, _T_1606) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1608 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1609 = and(_T_1607, _T_1608) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1610 = eq(mhpme_vec[2], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1611 = bits(_T_1610, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1612 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1613 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1614 = and(_T_1612, _T_1613) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1615 = eq(mhpme_vec[2], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1616 = bits(_T_1615, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1617 = eq(mhpme_vec[2], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1618 = bits(_T_1617, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1619 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1620 = bits(_T_1619, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1621 = eq(mhpme_vec[2], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1622 = bits(_T_1621, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1623 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1624 = eq(mhpme_vec[2], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1625 = bits(_T_1624, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1626 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1627 = eq(mhpme_vec[2], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1628 = bits(_T_1627, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1629 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1630 = eq(mhpme_vec[2], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1631 = bits(_T_1630, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1632 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1633 = eq(mhpme_vec[2], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1634 = bits(_T_1633, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1635 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1636 = and(_T_1635, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1637 = eq(mhpme_vec[2], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1638 = bits(_T_1637, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1639 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1640 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1641 = and(_T_1639, _T_1640) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1642 = eq(mhpme_vec[2], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1643 = bits(_T_1642, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1644 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1645 = eq(mhpme_vec[2], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1646 = bits(_T_1645, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1647 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1648 = eq(mhpme_vec[2], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1649 = bits(_T_1648, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1650 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1651 = eq(mhpme_vec[2], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1652 = bits(_T_1651, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1653 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1654 = eq(mhpme_vec[2], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1655 = bits(_T_1654, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1656 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1657 = eq(mhpme_vec[2], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1658 = bits(_T_1657, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1659 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1660 = eq(mhpme_vec[2], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1661 = bits(_T_1660, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1662 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1663 = eq(mhpme_vec[2], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1664 = bits(_T_1663, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1665 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1666 = eq(mhpme_vec[2], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1667 = bits(_T_1666, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1668 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1669 = eq(mhpme_vec[2], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1670 = bits(_T_1669, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1671 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1672 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1673 = or(_T_1671, _T_1672) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1674 = eq(mhpme_vec[2], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1675 = bits(_T_1674, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1676 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1677 = eq(mhpme_vec[2], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1678 = bits(_T_1677, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1679 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1680 = eq(mhpme_vec[2], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1681 = bits(_T_1680, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1682 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1683 = eq(mhpme_vec[2], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1684 = bits(_T_1683, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1685 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1686 = bits(_T_1685, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1687 = eq(mhpme_vec[2], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1688 = bits(_T_1687, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1689 = eq(mhpme_vec[2], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1690 = bits(_T_1689, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1691 = eq(mhpme_vec[2], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1692 = bits(_T_1691, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1693 = eq(mhpme_vec[2], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1694 = bits(_T_1693, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1695 = eq(mhpme_vec[2], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1696 = bits(_T_1695, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1697 = eq(mhpme_vec[2], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1698 = bits(_T_1697, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1699 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1700 = or(_T_1699, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1701 = eq(mhpme_vec[2], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1702 = bits(_T_1701, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1703 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1704 = or(_T_1703, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1705 = eq(mhpme_vec[2], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1706 = bits(_T_1705, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1707 = eq(mhpme_vec[2], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1708 = bits(_T_1707, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1709 = eq(mhpme_vec[2], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1710 = bits(_T_1709, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1711 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1712 = and(_T_1711, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1713 = eq(mhpme_vec[2], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1714 = bits(_T_1713, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1715 = eq(mhpme_vec[2], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1716 = bits(_T_1715, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1717 = eq(mhpme_vec[2], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1718 = bits(_T_1717, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1719 = eq(mhpme_vec[2], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1720 = bits(_T_1719, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1721 = eq(mhpme_vec[2], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1722 = bits(_T_1721, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1723 = eq(mhpme_vec[2], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1724 = bits(_T_1723, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1725 = eq(mhpme_vec[2], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1726 = bits(_T_1725, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1727 = eq(mhpme_vec[2], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1728 = bits(_T_1727, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1729 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1730 = bits(_T_1729, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1731 = not(_T_1730) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1732 = eq(mhpme_vec[2], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1733 = bits(_T_1732, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1734 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1735 = bits(_T_1734, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1736 = not(_T_1735) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1737 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1738 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1739 = and(_T_1737, _T_1738) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1740 = orr(_T_1739) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1741 = and(_T_1736, _T_1740) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1742 = eq(mhpme_vec[2], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1743 = bits(_T_1742, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1744 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1745 = eq(mhpme_vec[2], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1746 = bits(_T_1745, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1747 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1748 = eq(mhpme_vec[2], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1749 = bits(_T_1748, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1750 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1751 = eq(mhpme_vec[2], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1752 = bits(_T_1751, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1753 = eq(mhpme_vec[2], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1754 = bits(_T_1753, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1755 = eq(mhpme_vec[2], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1756 = bits(_T_1755, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1757 = eq(mhpme_vec[2], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1758 = bits(_T_1757, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1759 = eq(mhpme_vec[2], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1760 = bits(_T_1759, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1761 = mux(_T_1595, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1762 = mux(_T_1597, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1763 = mux(_T_1599, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1764 = mux(_T_1601, _T_1603, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1765 = mux(_T_1605, _T_1609, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1766 = mux(_T_1611, _T_1614, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1767 = mux(_T_1616, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1768 = mux(_T_1618, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1769 = mux(_T_1620, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1770 = mux(_T_1622, _T_1623, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1771 = mux(_T_1625, _T_1626, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1772 = mux(_T_1628, _T_1629, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1773 = mux(_T_1631, _T_1632, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1774 = mux(_T_1634, _T_1636, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1775 = mux(_T_1638, _T_1641, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1776 = mux(_T_1643, _T_1644, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1777 = mux(_T_1646, _T_1647, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1778 = mux(_T_1649, _T_1650, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1779 = mux(_T_1652, _T_1653, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1780 = mux(_T_1655, _T_1656, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1781 = mux(_T_1658, _T_1659, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1782 = mux(_T_1661, _T_1662, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1783 = mux(_T_1664, _T_1665, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1784 = mux(_T_1667, _T_1668, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1785 = mux(_T_1670, _T_1673, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1786 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1787 = mux(_T_1678, _T_1679, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1788 = mux(_T_1681, _T_1682, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1789 = mux(_T_1684, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1790 = mux(_T_1686, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1791 = mux(_T_1688, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1792 = mux(_T_1690, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1793 = mux(_T_1692, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1794 = mux(_T_1694, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1795 = mux(_T_1696, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1796 = mux(_T_1698, _T_1700, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1797 = mux(_T_1702, _T_1704, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1798 = mux(_T_1706, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1799 = mux(_T_1708, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1800 = mux(_T_1710, _T_1712, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1801 = mux(_T_1714, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1802 = mux(_T_1716, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1803 = mux(_T_1718, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1804 = mux(_T_1720, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1805 = mux(_T_1722, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1806 = mux(_T_1724, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1807 = mux(_T_1726, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1808 = mux(_T_1728, _T_1731, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1809 = mux(_T_1733, _T_1741, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1810 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1811 = mux(_T_1746, _T_1747, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1812 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1813 = mux(_T_1752, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1814 = mux(_T_1754, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1815 = mux(_T_1756, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1816 = mux(_T_1758, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1817 = mux(_T_1760, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1818 = or(_T_1761, _T_1762) @[Mux.scala 27:72] + node _T_1819 = or(_T_1818, _T_1763) @[Mux.scala 27:72] + node _T_1820 = or(_T_1819, _T_1764) @[Mux.scala 27:72] + node _T_1821 = or(_T_1820, _T_1765) @[Mux.scala 27:72] + node _T_1822 = or(_T_1821, _T_1766) @[Mux.scala 27:72] + node _T_1823 = or(_T_1822, _T_1767) @[Mux.scala 27:72] + node _T_1824 = or(_T_1823, _T_1768) @[Mux.scala 27:72] + node _T_1825 = or(_T_1824, _T_1769) @[Mux.scala 27:72] + node _T_1826 = or(_T_1825, _T_1770) @[Mux.scala 27:72] + node _T_1827 = or(_T_1826, _T_1771) @[Mux.scala 27:72] + node _T_1828 = or(_T_1827, _T_1772) @[Mux.scala 27:72] + node _T_1829 = or(_T_1828, _T_1773) @[Mux.scala 27:72] + node _T_1830 = or(_T_1829, _T_1774) @[Mux.scala 27:72] + node _T_1831 = or(_T_1830, _T_1775) @[Mux.scala 27:72] + node _T_1832 = or(_T_1831, _T_1776) @[Mux.scala 27:72] + node _T_1833 = or(_T_1832, _T_1777) @[Mux.scala 27:72] + node _T_1834 = or(_T_1833, _T_1778) @[Mux.scala 27:72] + node _T_1835 = or(_T_1834, _T_1779) @[Mux.scala 27:72] + node _T_1836 = or(_T_1835, _T_1780) @[Mux.scala 27:72] + node _T_1837 = or(_T_1836, _T_1781) @[Mux.scala 27:72] + node _T_1838 = or(_T_1837, _T_1782) @[Mux.scala 27:72] + node _T_1839 = or(_T_1838, _T_1783) @[Mux.scala 27:72] + node _T_1840 = or(_T_1839, _T_1784) @[Mux.scala 27:72] + node _T_1841 = or(_T_1840, _T_1785) @[Mux.scala 27:72] + node _T_1842 = or(_T_1841, _T_1786) @[Mux.scala 27:72] + node _T_1843 = or(_T_1842, _T_1787) @[Mux.scala 27:72] + node _T_1844 = or(_T_1843, _T_1788) @[Mux.scala 27:72] + node _T_1845 = or(_T_1844, _T_1789) @[Mux.scala 27:72] + node _T_1846 = or(_T_1845, _T_1790) @[Mux.scala 27:72] + node _T_1847 = or(_T_1846, _T_1791) @[Mux.scala 27:72] + node _T_1848 = or(_T_1847, _T_1792) @[Mux.scala 27:72] + node _T_1849 = or(_T_1848, _T_1793) @[Mux.scala 27:72] + node _T_1850 = or(_T_1849, _T_1794) @[Mux.scala 27:72] + node _T_1851 = or(_T_1850, _T_1795) @[Mux.scala 27:72] + node _T_1852 = or(_T_1851, _T_1796) @[Mux.scala 27:72] + node _T_1853 = or(_T_1852, _T_1797) @[Mux.scala 27:72] + node _T_1854 = or(_T_1853, _T_1798) @[Mux.scala 27:72] + node _T_1855 = or(_T_1854, _T_1799) @[Mux.scala 27:72] + node _T_1856 = or(_T_1855, _T_1800) @[Mux.scala 27:72] + node _T_1857 = or(_T_1856, _T_1801) @[Mux.scala 27:72] + node _T_1858 = or(_T_1857, _T_1802) @[Mux.scala 27:72] + node _T_1859 = or(_T_1858, _T_1803) @[Mux.scala 27:72] + node _T_1860 = or(_T_1859, _T_1804) @[Mux.scala 27:72] + node _T_1861 = or(_T_1860, _T_1805) @[Mux.scala 27:72] + node _T_1862 = or(_T_1861, _T_1806) @[Mux.scala 27:72] + node _T_1863 = or(_T_1862, _T_1807) @[Mux.scala 27:72] + node _T_1864 = or(_T_1863, _T_1808) @[Mux.scala 27:72] + node _T_1865 = or(_T_1864, _T_1809) @[Mux.scala 27:72] + node _T_1866 = or(_T_1865, _T_1810) @[Mux.scala 27:72] + node _T_1867 = or(_T_1866, _T_1811) @[Mux.scala 27:72] + node _T_1868 = or(_T_1867, _T_1812) @[Mux.scala 27:72] + node _T_1869 = or(_T_1868, _T_1813) @[Mux.scala 27:72] + node _T_1870 = or(_T_1869, _T_1814) @[Mux.scala 27:72] + node _T_1871 = or(_T_1870, _T_1815) @[Mux.scala 27:72] + node _T_1872 = or(_T_1871, _T_1816) @[Mux.scala 27:72] + node _T_1873 = or(_T_1872, _T_1817) @[Mux.scala 27:72] + wire _T_1874 : UInt<1> @[Mux.scala 27:72] + _T_1874 <= _T_1873 @[Mux.scala 27:72] + node _T_1875 = and(_T_1593, _T_1874) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[2] <= _T_1875 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1876 = bits(mcountinhibit, 6, 6) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1877 = not(_T_1876) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1878 = eq(mhpme_vec[3], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1879 = bits(_T_1878, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1880 = eq(mhpme_vec[3], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1881 = bits(_T_1880, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1882 = eq(mhpme_vec[3], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1883 = bits(_T_1882, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1884 = eq(mhpme_vec[3], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1885 = bits(_T_1884, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1886 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1887 = and(io.tlu_i0_commit_cmt, _T_1886) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1888 = eq(mhpme_vec[3], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1889 = bits(_T_1888, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1890 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1891 = and(io.tlu_i0_commit_cmt, _T_1890) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1892 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1893 = and(_T_1891, _T_1892) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1894 = eq(mhpme_vec[3], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1895 = bits(_T_1894, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1896 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1897 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1898 = and(_T_1896, _T_1897) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1899 = eq(mhpme_vec[3], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1900 = bits(_T_1899, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1901 = eq(mhpme_vec[3], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1902 = bits(_T_1901, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1903 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1904 = bits(_T_1903, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1905 = eq(mhpme_vec[3], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1906 = bits(_T_1905, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1907 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1908 = eq(mhpme_vec[3], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1909 = bits(_T_1908, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1910 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1911 = eq(mhpme_vec[3], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1912 = bits(_T_1911, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1913 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1914 = eq(mhpme_vec[3], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1915 = bits(_T_1914, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1916 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1917 = eq(mhpme_vec[3], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1918 = bits(_T_1917, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1919 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1920 = and(_T_1919, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1921 = eq(mhpme_vec[3], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1922 = bits(_T_1921, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1923 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1924 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1925 = and(_T_1923, _T_1924) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1926 = eq(mhpme_vec[3], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1927 = bits(_T_1926, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1928 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1929 = eq(mhpme_vec[3], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1930 = bits(_T_1929, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1931 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1932 = eq(mhpme_vec[3], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1933 = bits(_T_1932, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1934 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1935 = eq(mhpme_vec[3], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1936 = bits(_T_1935, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1937 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1938 = eq(mhpme_vec[3], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1939 = bits(_T_1938, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1940 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1941 = eq(mhpme_vec[3], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1942 = bits(_T_1941, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1943 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1944 = eq(mhpme_vec[3], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1945 = bits(_T_1944, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1946 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1947 = eq(mhpme_vec[3], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1948 = bits(_T_1947, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1949 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1950 = eq(mhpme_vec[3], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1951 = bits(_T_1950, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1952 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1953 = eq(mhpme_vec[3], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1954 = bits(_T_1953, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1955 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1956 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1957 = or(_T_1955, _T_1956) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1958 = eq(mhpme_vec[3], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1959 = bits(_T_1958, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1960 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1961 = eq(mhpme_vec[3], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1962 = bits(_T_1961, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1963 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1964 = eq(mhpme_vec[3], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1965 = bits(_T_1964, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1966 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1967 = eq(mhpme_vec[3], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1968 = bits(_T_1967, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1969 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1970 = bits(_T_1969, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1971 = eq(mhpme_vec[3], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1972 = bits(_T_1971, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1973 = eq(mhpme_vec[3], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1974 = bits(_T_1973, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1975 = eq(mhpme_vec[3], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1976 = bits(_T_1975, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1977 = eq(mhpme_vec[3], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1978 = bits(_T_1977, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1979 = eq(mhpme_vec[3], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1980 = bits(_T_1979, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1981 = eq(mhpme_vec[3], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1982 = bits(_T_1981, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1983 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1984 = or(_T_1983, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1985 = eq(mhpme_vec[3], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1986 = bits(_T_1985, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1987 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1988 = or(_T_1987, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1989 = eq(mhpme_vec[3], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1990 = bits(_T_1989, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1991 = eq(mhpme_vec[3], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1992 = bits(_T_1991, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1993 = eq(mhpme_vec[3], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1994 = bits(_T_1993, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1995 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1996 = and(_T_1995, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1997 = eq(mhpme_vec[3], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1998 = bits(_T_1997, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1999 = eq(mhpme_vec[3], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_2000 = bits(_T_1999, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_2001 = eq(mhpme_vec[3], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_2002 = bits(_T_2001, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_2003 = eq(mhpme_vec[3], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_2004 = bits(_T_2003, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_2005 = eq(mhpme_vec[3], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_2006 = bits(_T_2005, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_2007 = eq(mhpme_vec[3], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_2008 = bits(_T_2007, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_2009 = eq(mhpme_vec[3], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_2010 = bits(_T_2009, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_2011 = eq(mhpme_vec[3], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_2012 = bits(_T_2011, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_2013 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_2014 = bits(_T_2013, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_2015 = not(_T_2014) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_2016 = eq(mhpme_vec[3], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_2017 = bits(_T_2016, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_2018 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_2019 = bits(_T_2018, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_2020 = not(_T_2019) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_2021 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_2022 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_2023 = and(_T_2021, _T_2022) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_2024 = orr(_T_2023) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_2025 = and(_T_2020, _T_2024) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_2026 = eq(mhpme_vec[3], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_2027 = bits(_T_2026, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_2028 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_2029 = eq(mhpme_vec[3], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_2030 = bits(_T_2029, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_2031 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_2032 = eq(mhpme_vec[3], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_2033 = bits(_T_2032, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_2034 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_2035 = eq(mhpme_vec[3], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_2036 = bits(_T_2035, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_2037 = eq(mhpme_vec[3], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_2038 = bits(_T_2037, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_2039 = eq(mhpme_vec[3], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_2040 = bits(_T_2039, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_2041 = eq(mhpme_vec[3], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_2042 = bits(_T_2041, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_2043 = eq(mhpme_vec[3], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_2044 = bits(_T_2043, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_2045 = mux(_T_1879, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2046 = mux(_T_1881, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2047 = mux(_T_1883, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2048 = mux(_T_1885, _T_1887, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2049 = mux(_T_1889, _T_1893, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2050 = mux(_T_1895, _T_1898, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2051 = mux(_T_1900, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2052 = mux(_T_1902, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2053 = mux(_T_1904, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2054 = mux(_T_1906, _T_1907, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2055 = mux(_T_1909, _T_1910, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2056 = mux(_T_1912, _T_1913, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2057 = mux(_T_1915, _T_1916, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2058 = mux(_T_1918, _T_1920, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2059 = mux(_T_1922, _T_1925, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2060 = mux(_T_1927, _T_1928, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2061 = mux(_T_1930, _T_1931, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2062 = mux(_T_1933, _T_1934, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2063 = mux(_T_1936, _T_1937, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2064 = mux(_T_1939, _T_1940, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2065 = mux(_T_1942, _T_1943, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2066 = mux(_T_1945, _T_1946, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2067 = mux(_T_1948, _T_1949, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2068 = mux(_T_1951, _T_1952, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2069 = mux(_T_1954, _T_1957, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2070 = mux(_T_1959, _T_1960, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2071 = mux(_T_1962, _T_1963, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2072 = mux(_T_1965, _T_1966, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2073 = mux(_T_1968, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2074 = mux(_T_1970, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2075 = mux(_T_1972, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2076 = mux(_T_1974, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2077 = mux(_T_1976, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2078 = mux(_T_1978, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2079 = mux(_T_1980, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2080 = mux(_T_1982, _T_1984, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2081 = mux(_T_1986, _T_1988, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2082 = mux(_T_1990, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2083 = mux(_T_1992, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2084 = mux(_T_1994, _T_1996, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2085 = mux(_T_1998, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2086 = mux(_T_2000, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2087 = mux(_T_2002, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2088 = mux(_T_2004, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2089 = mux(_T_2006, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2090 = mux(_T_2008, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2091 = mux(_T_2010, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2092 = mux(_T_2012, _T_2015, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2093 = mux(_T_2017, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2094 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2095 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2096 = mux(_T_2033, _T_2034, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2097 = mux(_T_2036, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2098 = mux(_T_2038, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2099 = mux(_T_2040, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2100 = mux(_T_2042, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2101 = mux(_T_2044, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2102 = or(_T_2045, _T_2046) @[Mux.scala 27:72] + node _T_2103 = or(_T_2102, _T_2047) @[Mux.scala 27:72] + node _T_2104 = or(_T_2103, _T_2048) @[Mux.scala 27:72] + node _T_2105 = or(_T_2104, _T_2049) @[Mux.scala 27:72] + node _T_2106 = or(_T_2105, _T_2050) @[Mux.scala 27:72] + node _T_2107 = or(_T_2106, _T_2051) @[Mux.scala 27:72] + node _T_2108 = or(_T_2107, _T_2052) @[Mux.scala 27:72] + node _T_2109 = or(_T_2108, _T_2053) @[Mux.scala 27:72] + node _T_2110 = or(_T_2109, _T_2054) @[Mux.scala 27:72] + node _T_2111 = or(_T_2110, _T_2055) @[Mux.scala 27:72] + node _T_2112 = or(_T_2111, _T_2056) @[Mux.scala 27:72] + node _T_2113 = or(_T_2112, _T_2057) @[Mux.scala 27:72] + node _T_2114 = or(_T_2113, _T_2058) @[Mux.scala 27:72] + node _T_2115 = or(_T_2114, _T_2059) @[Mux.scala 27:72] + node _T_2116 = or(_T_2115, _T_2060) @[Mux.scala 27:72] + node _T_2117 = or(_T_2116, _T_2061) @[Mux.scala 27:72] + node _T_2118 = or(_T_2117, _T_2062) @[Mux.scala 27:72] + node _T_2119 = or(_T_2118, _T_2063) @[Mux.scala 27:72] + node _T_2120 = or(_T_2119, _T_2064) @[Mux.scala 27:72] + node _T_2121 = or(_T_2120, _T_2065) @[Mux.scala 27:72] + node _T_2122 = or(_T_2121, _T_2066) @[Mux.scala 27:72] + node _T_2123 = or(_T_2122, _T_2067) @[Mux.scala 27:72] + node _T_2124 = or(_T_2123, _T_2068) @[Mux.scala 27:72] + node _T_2125 = or(_T_2124, _T_2069) @[Mux.scala 27:72] + node _T_2126 = or(_T_2125, _T_2070) @[Mux.scala 27:72] + node _T_2127 = or(_T_2126, _T_2071) @[Mux.scala 27:72] + node _T_2128 = or(_T_2127, _T_2072) @[Mux.scala 27:72] + node _T_2129 = or(_T_2128, _T_2073) @[Mux.scala 27:72] + node _T_2130 = or(_T_2129, _T_2074) @[Mux.scala 27:72] + node _T_2131 = or(_T_2130, _T_2075) @[Mux.scala 27:72] + node _T_2132 = or(_T_2131, _T_2076) @[Mux.scala 27:72] + node _T_2133 = or(_T_2132, _T_2077) @[Mux.scala 27:72] + node _T_2134 = or(_T_2133, _T_2078) @[Mux.scala 27:72] + node _T_2135 = or(_T_2134, _T_2079) @[Mux.scala 27:72] + node _T_2136 = or(_T_2135, _T_2080) @[Mux.scala 27:72] + node _T_2137 = or(_T_2136, _T_2081) @[Mux.scala 27:72] + node _T_2138 = or(_T_2137, _T_2082) @[Mux.scala 27:72] + node _T_2139 = or(_T_2138, _T_2083) @[Mux.scala 27:72] + node _T_2140 = or(_T_2139, _T_2084) @[Mux.scala 27:72] + node _T_2141 = or(_T_2140, _T_2085) @[Mux.scala 27:72] + node _T_2142 = or(_T_2141, _T_2086) @[Mux.scala 27:72] + node _T_2143 = or(_T_2142, _T_2087) @[Mux.scala 27:72] + node _T_2144 = or(_T_2143, _T_2088) @[Mux.scala 27:72] + node _T_2145 = or(_T_2144, _T_2089) @[Mux.scala 27:72] + node _T_2146 = or(_T_2145, _T_2090) @[Mux.scala 27:72] + node _T_2147 = or(_T_2146, _T_2091) @[Mux.scala 27:72] + node _T_2148 = or(_T_2147, _T_2092) @[Mux.scala 27:72] + node _T_2149 = or(_T_2148, _T_2093) @[Mux.scala 27:72] + node _T_2150 = or(_T_2149, _T_2094) @[Mux.scala 27:72] + node _T_2151 = or(_T_2150, _T_2095) @[Mux.scala 27:72] + node _T_2152 = or(_T_2151, _T_2096) @[Mux.scala 27:72] + node _T_2153 = or(_T_2152, _T_2097) @[Mux.scala 27:72] + node _T_2154 = or(_T_2153, _T_2098) @[Mux.scala 27:72] + node _T_2155 = or(_T_2154, _T_2099) @[Mux.scala 27:72] + node _T_2156 = or(_T_2155, _T_2100) @[Mux.scala 27:72] + node _T_2157 = or(_T_2156, _T_2101) @[Mux.scala 27:72] + wire _T_2158 : UInt<1> @[Mux.scala 27:72] + _T_2158 <= _T_2157 @[Mux.scala 27:72] + node _T_2159 = and(_T_1877, _T_2158) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[3] <= _T_2159 @[el2_dec_tlu_ctl.scala 2354:19] + reg _T_2160 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2415:53] + _T_2160 <= mhpmc_inc_r[0] @[el2_dec_tlu_ctl.scala 2415:53] + mhpmc_inc_r_d1[0] <= _T_2160 @[el2_dec_tlu_ctl.scala 2415:20] + reg _T_2161 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2416:53] + _T_2161 <= mhpmc_inc_r[1] @[el2_dec_tlu_ctl.scala 2416:53] + mhpmc_inc_r_d1[1] <= _T_2161 @[el2_dec_tlu_ctl.scala 2416:20] + reg _T_2162 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2417:53] + _T_2162 <= mhpmc_inc_r[2] @[el2_dec_tlu_ctl.scala 2417:53] + mhpmc_inc_r_d1[2] <= _T_2162 @[el2_dec_tlu_ctl.scala 2417:20] + reg _T_2163 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2418:53] + _T_2163 <= mhpmc_inc_r[3] @[el2_dec_tlu_ctl.scala 2418:53] + mhpmc_inc_r_d1[3] <= _T_2163 @[el2_dec_tlu_ctl.scala 2418:20] + reg perfcnt_halted_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2419:56] + perfcnt_halted_d1 <= perfcnt_halted @[el2_dec_tlu_ctl.scala 2419:56] + node _T_2164 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2422:53] + node _T_2165 = and(io.dec_tlu_dbg_halted, _T_2164) @[el2_dec_tlu_ctl.scala 2422:44] + node _T_2166 = or(_T_2165, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2422:67] + perfcnt_halted <= _T_2166 @[el2_dec_tlu_ctl.scala 2422:17] + node _T_2167 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2423:70] + node _T_2168 = and(io.dec_tlu_dbg_halted, _T_2167) @[el2_dec_tlu_ctl.scala 2423:61] + node _T_2169 = not(_T_2168) @[el2_dec_tlu_ctl.scala 2423:37] + node _T_2170 = bits(_T_2169, 0, 0) @[Bitwise.scala 72:15] + node _T_2171 = mux(_T_2170, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2172 = bits(mhpme_vec[3], 9, 9) @[el2_dec_tlu_ctl.scala 2423:104] + node _T_2173 = bits(mhpme_vec[2], 9, 9) @[el2_dec_tlu_ctl.scala 2423:120] + node _T_2174 = bits(mhpme_vec[1], 9, 9) @[el2_dec_tlu_ctl.scala 2423:136] + node _T_2175 = bits(mhpme_vec[0], 9, 9) @[el2_dec_tlu_ctl.scala 2423:152] + node _T_2176 = cat(_T_2174, _T_2175) @[Cat.scala 29:58] + node _T_2177 = cat(_T_2172, _T_2173) @[Cat.scala 29:58] + node _T_2178 = cat(_T_2177, _T_2176) @[Cat.scala 29:58] + node perfcnt_during_sleep = and(_T_2171, _T_2178) @[el2_dec_tlu_ctl.scala 2423:86] + node _T_2179 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2425:88] + node _T_2180 = not(_T_2179) @[el2_dec_tlu_ctl.scala 2425:67] + node _T_2181 = and(perfcnt_halted_d1, _T_2180) @[el2_dec_tlu_ctl.scala 2425:65] + node _T_2182 = not(_T_2181) @[el2_dec_tlu_ctl.scala 2425:45] + node _T_2183 = and(mhpmc_inc_r_d1[0], _T_2182) @[el2_dec_tlu_ctl.scala 2425:43] + io.dec_tlu_perfcnt0 <= _T_2183 @[el2_dec_tlu_ctl.scala 2425:22] + node _T_2184 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2426:88] + node _T_2185 = not(_T_2184) @[el2_dec_tlu_ctl.scala 2426:67] + node _T_2186 = and(perfcnt_halted_d1, _T_2185) @[el2_dec_tlu_ctl.scala 2426:65] + node _T_2187 = not(_T_2186) @[el2_dec_tlu_ctl.scala 2426:45] + node _T_2188 = and(mhpmc_inc_r_d1[1], _T_2187) @[el2_dec_tlu_ctl.scala 2426:43] + io.dec_tlu_perfcnt1 <= _T_2188 @[el2_dec_tlu_ctl.scala 2426:22] + node _T_2189 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2427:88] + node _T_2190 = not(_T_2189) @[el2_dec_tlu_ctl.scala 2427:67] + node _T_2191 = and(perfcnt_halted_d1, _T_2190) @[el2_dec_tlu_ctl.scala 2427:65] + node _T_2192 = not(_T_2191) @[el2_dec_tlu_ctl.scala 2427:45] + node _T_2193 = and(mhpmc_inc_r_d1[2], _T_2192) @[el2_dec_tlu_ctl.scala 2427:43] + io.dec_tlu_perfcnt2 <= _T_2193 @[el2_dec_tlu_ctl.scala 2427:22] + node _T_2194 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2428:88] + node _T_2195 = not(_T_2194) @[el2_dec_tlu_ctl.scala 2428:67] + node _T_2196 = and(perfcnt_halted_d1, _T_2195) @[el2_dec_tlu_ctl.scala 2428:65] + node _T_2197 = not(_T_2196) @[el2_dec_tlu_ctl.scala 2428:45] + node _T_2198 = and(mhpmc_inc_r_d1[3], _T_2197) @[el2_dec_tlu_ctl.scala 2428:43] + io.dec_tlu_perfcnt3 <= _T_2198 @[el2_dec_tlu_ctl.scala 2428:22] + node _T_2199 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2434:65] + node _T_2200 = eq(_T_2199, UInt<12>("h0b03")) @[el2_dec_tlu_ctl.scala 2434:72] + node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2200) @[el2_dec_tlu_ctl.scala 2434:43] + node _T_2201 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2435:23] + node _T_2202 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2435:61] + node _T_2203 = or(_T_2201, _T_2202) @[el2_dec_tlu_ctl.scala 2435:39] + node _T_2204 = orr(mhpmc_inc_r[0]) @[el2_dec_tlu_ctl.scala 2435:86] + node mhpmc3_wr_en1 = and(_T_2203, _T_2204) @[el2_dec_tlu_ctl.scala 2435:66] + node mhpmc3_wr_en = or(mhpmc3_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2436:36] + node _T_2205 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2439:28] + node _T_2206 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2439:41] + node _T_2207 = cat(_T_2205, _T_2206) @[Cat.scala 29:58] + node _T_2208 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] + node _T_2209 = add(_T_2207, _T_2208) @[el2_dec_tlu_ctl.scala 2439:49] + node _T_2210 = tail(_T_2209, 1) @[el2_dec_tlu_ctl.scala 2439:49] + mhpmc3_incr <= _T_2210 @[el2_dec_tlu_ctl.scala 2439:14] + node _T_2211 = bits(mhpmc3_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2440:36] + node _T_2212 = bits(mhpmc3_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2440:76] + node mhpmc3_ns = mux(_T_2211, io.dec_csr_wrdata_r, _T_2212) @[el2_dec_tlu_ctl.scala 2440:21] + node _T_2213 = bits(mhpmc3_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2442:42] inst rvclkhdr_26 of rvclkhdr_85 @[el2_lib.scala 508:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset rvclkhdr_26.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_26.io.en <= _T_2208 @[el2_lib.scala 511:17] + rvclkhdr_26.io.en <= _T_2213 @[el2_lib.scala 511:17] rvclkhdr_26.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2209 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2209 <= mhpmc3_ns @[el2_lib.scala 514:16] - mhpmc3 <= _T_2209 @[el2_dec_tlu_ctl.scala 2440:10] - node _T_2210 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2442:67] - node _T_2211 = eq(_T_2210, UInt<12>("h0b83")) @[el2_dec_tlu_ctl.scala 2442:74] - node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2211) @[el2_dec_tlu_ctl.scala 2442:45] - node mhpmc3h_wr_en = or(mhpmc3h_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2443:39] - node _T_2212 = bits(mhpmc3h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2444:39] - node _T_2213 = bits(mhpmc3_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2444:79] - node mhpmc3h_ns = mux(_T_2212, io.dec_csr_wrdata_r, _T_2213) @[el2_dec_tlu_ctl.scala 2444:23] - node _T_2214 = bits(mhpmc3h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2446:47] + reg _T_2214 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2214 <= mhpmc3_ns @[el2_lib.scala 514:16] + mhpmc3 <= _T_2214 @[el2_dec_tlu_ctl.scala 2442:9] + node _T_2215 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2444:66] + node _T_2216 = eq(_T_2215, UInt<12>("h0b83")) @[el2_dec_tlu_ctl.scala 2444:73] + node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2216) @[el2_dec_tlu_ctl.scala 2444:44] + node mhpmc3h_wr_en = or(mhpmc3h_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2445:38] + node _T_2217 = bits(mhpmc3h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2446:38] + node _T_2218 = bits(mhpmc3_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2446:78] + node mhpmc3h_ns = mux(_T_2217, io.dec_csr_wrdata_r, _T_2218) @[el2_dec_tlu_ctl.scala 2446:22] + node _T_2219 = bits(mhpmc3h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2448:46] inst rvclkhdr_27 of rvclkhdr_86 @[el2_lib.scala 508:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset rvclkhdr_27.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_27.io.en <= _T_2214 @[el2_lib.scala 511:17] + rvclkhdr_27.io.en <= _T_2219 @[el2_lib.scala 511:17] rvclkhdr_27.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2215 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2215 <= mhpmc3h_ns @[el2_lib.scala 514:16] - mhpmc3h <= _T_2215 @[el2_dec_tlu_ctl.scala 2446:11] - node _T_2216 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2451:66] - node _T_2217 = eq(_T_2216, UInt<12>("h0b04")) @[el2_dec_tlu_ctl.scala 2451:73] - node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2217) @[el2_dec_tlu_ctl.scala 2451:44] - node _T_2218 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2452:24] - node _T_2219 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2452:62] - node _T_2220 = or(_T_2218, _T_2219) @[el2_dec_tlu_ctl.scala 2452:40] - node _T_2221 = orr(mhpmc_inc_r[1]) @[el2_dec_tlu_ctl.scala 2452:87] - node mhpmc4_wr_en1 = and(_T_2220, _T_2221) @[el2_dec_tlu_ctl.scala 2452:67] - node mhpmc4_wr_en = or(mhpmc4_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2453:37] - node _T_2222 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2457:29] - node _T_2223 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2457:42] - node _T_2224 = cat(_T_2222, _T_2223) @[Cat.scala 29:58] - node _T_2225 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] - node _T_2226 = add(_T_2224, _T_2225) @[el2_dec_tlu_ctl.scala 2457:50] - node _T_2227 = tail(_T_2226, 1) @[el2_dec_tlu_ctl.scala 2457:50] - mhpmc4_incr <= _T_2227 @[el2_dec_tlu_ctl.scala 2457:15] - node _T_2228 = bits(mhpmc4_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2458:37] - node _T_2229 = bits(io.dec_csr_wrdata_r, 31, 0) @[el2_dec_tlu_ctl.scala 2458:64] - node _T_2230 = bits(mhpmc4_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2458:83] - node mhpmc4_ns = mux(_T_2228, _T_2229, _T_2230) @[el2_dec_tlu_ctl.scala 2458:22] - node _T_2231 = bits(mhpmc4_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2459:44] + reg _T_2220 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2220 <= mhpmc3h_ns @[el2_lib.scala 514:16] + mhpmc3h <= _T_2220 @[el2_dec_tlu_ctl.scala 2448:10] + node _T_2221 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2453:65] + node _T_2222 = eq(_T_2221, UInt<12>("h0b04")) @[el2_dec_tlu_ctl.scala 2453:72] + node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2222) @[el2_dec_tlu_ctl.scala 2453:43] + node _T_2223 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2454:23] + node _T_2224 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2454:61] + node _T_2225 = or(_T_2223, _T_2224) @[el2_dec_tlu_ctl.scala 2454:39] + node _T_2226 = orr(mhpmc_inc_r[1]) @[el2_dec_tlu_ctl.scala 2454:86] + node mhpmc4_wr_en1 = and(_T_2225, _T_2226) @[el2_dec_tlu_ctl.scala 2454:66] + node mhpmc4_wr_en = or(mhpmc4_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2455:36] + node _T_2227 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2459:28] + node _T_2228 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2459:41] + node _T_2229 = cat(_T_2227, _T_2228) @[Cat.scala 29:58] + node _T_2230 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] + node _T_2231 = add(_T_2229, _T_2230) @[el2_dec_tlu_ctl.scala 2459:49] + node _T_2232 = tail(_T_2231, 1) @[el2_dec_tlu_ctl.scala 2459:49] + mhpmc4_incr <= _T_2232 @[el2_dec_tlu_ctl.scala 2459:14] + node _T_2233 = bits(mhpmc4_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2460:36] + node _T_2234 = bits(io.dec_csr_wrdata_r, 31, 0) @[el2_dec_tlu_ctl.scala 2460:63] + node _T_2235 = bits(mhpmc4_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2460:82] + node mhpmc4_ns = mux(_T_2233, _T_2234, _T_2235) @[el2_dec_tlu_ctl.scala 2460:21] + node _T_2236 = bits(mhpmc4_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2461:43] inst rvclkhdr_28 of rvclkhdr_87 @[el2_lib.scala 508:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset rvclkhdr_28.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_28.io.en <= _T_2231 @[el2_lib.scala 511:17] + rvclkhdr_28.io.en <= _T_2236 @[el2_lib.scala 511:17] rvclkhdr_28.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2232 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2232 <= mhpmc4_ns @[el2_lib.scala 514:16] - mhpmc4 <= _T_2232 @[el2_dec_tlu_ctl.scala 2459:10] - node _T_2233 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2461:67] - node _T_2234 = eq(_T_2233, UInt<12>("h0b84")) @[el2_dec_tlu_ctl.scala 2461:74] - node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2234) @[el2_dec_tlu_ctl.scala 2461:45] - node mhpmc4h_wr_en = or(mhpmc4h_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2462:39] - node _T_2235 = bits(mhpmc4h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2463:39] - node _T_2236 = bits(mhpmc4_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2463:79] - node mhpmc4h_ns = mux(_T_2235, io.dec_csr_wrdata_r, _T_2236) @[el2_dec_tlu_ctl.scala 2463:23] - node _T_2237 = bits(mhpmc4h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2464:47] + reg _T_2237 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2237 <= mhpmc4_ns @[el2_lib.scala 514:16] + mhpmc4 <= _T_2237 @[el2_dec_tlu_ctl.scala 2461:9] + node _T_2238 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2463:66] + node _T_2239 = eq(_T_2238, UInt<12>("h0b84")) @[el2_dec_tlu_ctl.scala 2463:73] + node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2239) @[el2_dec_tlu_ctl.scala 2463:44] + node mhpmc4h_wr_en = or(mhpmc4h_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2464:38] + node _T_2240 = bits(mhpmc4h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2465:38] + node _T_2241 = bits(mhpmc4_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2465:78] + node mhpmc4h_ns = mux(_T_2240, io.dec_csr_wrdata_r, _T_2241) @[el2_dec_tlu_ctl.scala 2465:22] + node _T_2242 = bits(mhpmc4h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2466:46] inst rvclkhdr_29 of rvclkhdr_88 @[el2_lib.scala 508:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset rvclkhdr_29.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_29.io.en <= _T_2237 @[el2_lib.scala 511:17] + rvclkhdr_29.io.en <= _T_2242 @[el2_lib.scala 511:17] rvclkhdr_29.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2238 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2238 <= mhpmc4h_ns @[el2_lib.scala 514:16] - mhpmc4h <= _T_2238 @[el2_dec_tlu_ctl.scala 2464:11] - node _T_2239 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2470:66] - node _T_2240 = eq(_T_2239, UInt<12>("h0b05")) @[el2_dec_tlu_ctl.scala 2470:73] - node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2240) @[el2_dec_tlu_ctl.scala 2470:44] - node _T_2241 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2471:24] - node _T_2242 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2471:62] - node _T_2243 = or(_T_2241, _T_2242) @[el2_dec_tlu_ctl.scala 2471:40] - node _T_2244 = orr(mhpmc_inc_r[2]) @[el2_dec_tlu_ctl.scala 2471:87] - node mhpmc5_wr_en1 = and(_T_2243, _T_2244) @[el2_dec_tlu_ctl.scala 2471:67] - node mhpmc5_wr_en = or(mhpmc5_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2472:37] - node _T_2245 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2474:29] - node _T_2246 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2474:42] - node _T_2247 = cat(_T_2245, _T_2246) @[Cat.scala 29:58] - node _T_2248 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] - node _T_2249 = add(_T_2247, _T_2248) @[el2_dec_tlu_ctl.scala 2474:50] - node _T_2250 = tail(_T_2249, 1) @[el2_dec_tlu_ctl.scala 2474:50] - mhpmc5_incr <= _T_2250 @[el2_dec_tlu_ctl.scala 2474:15] - node _T_2251 = bits(mhpmc5_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2475:37] - node _T_2252 = bits(mhpmc5_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2475:77] - node mhpmc5_ns = mux(_T_2251, io.dec_csr_wrdata_r, _T_2252) @[el2_dec_tlu_ctl.scala 2475:22] - node _T_2253 = bits(mhpmc5_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2477:44] + reg _T_2243 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2243 <= mhpmc4h_ns @[el2_lib.scala 514:16] + mhpmc4h <= _T_2243 @[el2_dec_tlu_ctl.scala 2466:10] + node _T_2244 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2472:65] + node _T_2245 = eq(_T_2244, UInt<12>("h0b05")) @[el2_dec_tlu_ctl.scala 2472:72] + node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2245) @[el2_dec_tlu_ctl.scala 2472:43] + node _T_2246 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2473:23] + node _T_2247 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2473:61] + node _T_2248 = or(_T_2246, _T_2247) @[el2_dec_tlu_ctl.scala 2473:39] + node _T_2249 = orr(mhpmc_inc_r[2]) @[el2_dec_tlu_ctl.scala 2473:86] + node mhpmc5_wr_en1 = and(_T_2248, _T_2249) @[el2_dec_tlu_ctl.scala 2473:66] + node mhpmc5_wr_en = or(mhpmc5_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2474:36] + node _T_2250 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2476:28] + node _T_2251 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2476:41] + node _T_2252 = cat(_T_2250, _T_2251) @[Cat.scala 29:58] + node _T_2253 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] + node _T_2254 = add(_T_2252, _T_2253) @[el2_dec_tlu_ctl.scala 2476:49] + node _T_2255 = tail(_T_2254, 1) @[el2_dec_tlu_ctl.scala 2476:49] + mhpmc5_incr <= _T_2255 @[el2_dec_tlu_ctl.scala 2476:14] + node _T_2256 = bits(mhpmc5_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2477:36] + node _T_2257 = bits(mhpmc5_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2477:76] + node mhpmc5_ns = mux(_T_2256, io.dec_csr_wrdata_r, _T_2257) @[el2_dec_tlu_ctl.scala 2477:21] + node _T_2258 = bits(mhpmc5_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2479:43] inst rvclkhdr_30 of rvclkhdr_89 @[el2_lib.scala 508:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset rvclkhdr_30.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_30.io.en <= _T_2253 @[el2_lib.scala 511:17] + rvclkhdr_30.io.en <= _T_2258 @[el2_lib.scala 511:17] rvclkhdr_30.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2254 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2254 <= mhpmc5_ns @[el2_lib.scala 514:16] - mhpmc5 <= _T_2254 @[el2_dec_tlu_ctl.scala 2477:10] - node _T_2255 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2479:67] - node _T_2256 = eq(_T_2255, UInt<12>("h0b85")) @[el2_dec_tlu_ctl.scala 2479:74] - node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2256) @[el2_dec_tlu_ctl.scala 2479:45] - node mhpmc5h_wr_en = or(mhpmc5h_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2480:39] - node _T_2257 = bits(mhpmc5h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2481:39] - node _T_2258 = bits(mhpmc5_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2481:79] - node mhpmc5h_ns = mux(_T_2257, io.dec_csr_wrdata_r, _T_2258) @[el2_dec_tlu_ctl.scala 2481:23] - node _T_2259 = bits(mhpmc5h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2483:47] + reg _T_2259 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2259 <= mhpmc5_ns @[el2_lib.scala 514:16] + mhpmc5 <= _T_2259 @[el2_dec_tlu_ctl.scala 2479:9] + node _T_2260 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2481:66] + node _T_2261 = eq(_T_2260, UInt<12>("h0b85")) @[el2_dec_tlu_ctl.scala 2481:73] + node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2261) @[el2_dec_tlu_ctl.scala 2481:44] + node mhpmc5h_wr_en = or(mhpmc5h_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2482:38] + node _T_2262 = bits(mhpmc5h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2483:38] + node _T_2263 = bits(mhpmc5_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2483:78] + node mhpmc5h_ns = mux(_T_2262, io.dec_csr_wrdata_r, _T_2263) @[el2_dec_tlu_ctl.scala 2483:22] + node _T_2264 = bits(mhpmc5h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2485:46] inst rvclkhdr_31 of rvclkhdr_90 @[el2_lib.scala 508:23] rvclkhdr_31.clock <= clock rvclkhdr_31.reset <= reset rvclkhdr_31.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_31.io.en <= _T_2259 @[el2_lib.scala 511:17] + rvclkhdr_31.io.en <= _T_2264 @[el2_lib.scala 511:17] rvclkhdr_31.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2260 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2260 <= mhpmc5h_ns @[el2_lib.scala 514:16] - mhpmc5h <= _T_2260 @[el2_dec_tlu_ctl.scala 2483:11] - node _T_2261 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2488:66] - node _T_2262 = eq(_T_2261, UInt<12>("h0b06")) @[el2_dec_tlu_ctl.scala 2488:73] - node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2262) @[el2_dec_tlu_ctl.scala 2488:44] - node _T_2263 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2489:24] - node _T_2264 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2489:62] - node _T_2265 = or(_T_2263, _T_2264) @[el2_dec_tlu_ctl.scala 2489:40] - node _T_2266 = orr(mhpmc_inc_r[3]) @[el2_dec_tlu_ctl.scala 2489:87] - node mhpmc6_wr_en1 = and(_T_2265, _T_2266) @[el2_dec_tlu_ctl.scala 2489:67] - node mhpmc6_wr_en = or(mhpmc6_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2490:37] - node _T_2267 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2492:29] - node _T_2268 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2492:42] - node _T_2269 = cat(_T_2267, _T_2268) @[Cat.scala 29:58] - node _T_2270 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] - node _T_2271 = add(_T_2269, _T_2270) @[el2_dec_tlu_ctl.scala 2492:50] - node _T_2272 = tail(_T_2271, 1) @[el2_dec_tlu_ctl.scala 2492:50] - mhpmc6_incr <= _T_2272 @[el2_dec_tlu_ctl.scala 2492:15] - node _T_2273 = bits(mhpmc6_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2493:37] - node _T_2274 = bits(mhpmc6_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2493:77] - node mhpmc6_ns = mux(_T_2273, io.dec_csr_wrdata_r, _T_2274) @[el2_dec_tlu_ctl.scala 2493:22] - node _T_2275 = bits(mhpmc6_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2495:44] + reg _T_2265 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2265 <= mhpmc5h_ns @[el2_lib.scala 514:16] + mhpmc5h <= _T_2265 @[el2_dec_tlu_ctl.scala 2485:10] + node _T_2266 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2490:65] + node _T_2267 = eq(_T_2266, UInt<12>("h0b06")) @[el2_dec_tlu_ctl.scala 2490:72] + node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2267) @[el2_dec_tlu_ctl.scala 2490:43] + node _T_2268 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2491:23] + node _T_2269 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2491:61] + node _T_2270 = or(_T_2268, _T_2269) @[el2_dec_tlu_ctl.scala 2491:39] + node _T_2271 = orr(mhpmc_inc_r[3]) @[el2_dec_tlu_ctl.scala 2491:86] + node mhpmc6_wr_en1 = and(_T_2270, _T_2271) @[el2_dec_tlu_ctl.scala 2491:66] + node mhpmc6_wr_en = or(mhpmc6_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2492:36] + node _T_2272 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2494:28] + node _T_2273 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2494:41] + node _T_2274 = cat(_T_2272, _T_2273) @[Cat.scala 29:58] + node _T_2275 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] + node _T_2276 = add(_T_2274, _T_2275) @[el2_dec_tlu_ctl.scala 2494:49] + node _T_2277 = tail(_T_2276, 1) @[el2_dec_tlu_ctl.scala 2494:49] + mhpmc6_incr <= _T_2277 @[el2_dec_tlu_ctl.scala 2494:14] + node _T_2278 = bits(mhpmc6_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2495:36] + node _T_2279 = bits(mhpmc6_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2495:76] + node mhpmc6_ns = mux(_T_2278, io.dec_csr_wrdata_r, _T_2279) @[el2_dec_tlu_ctl.scala 2495:21] + node _T_2280 = bits(mhpmc6_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2497:43] inst rvclkhdr_32 of rvclkhdr_91 @[el2_lib.scala 508:23] rvclkhdr_32.clock <= clock rvclkhdr_32.reset <= reset rvclkhdr_32.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_32.io.en <= _T_2275 @[el2_lib.scala 511:17] + rvclkhdr_32.io.en <= _T_2280 @[el2_lib.scala 511:17] rvclkhdr_32.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2276 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2276 <= mhpmc6_ns @[el2_lib.scala 514:16] - mhpmc6 <= _T_2276 @[el2_dec_tlu_ctl.scala 2495:10] - node _T_2277 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2497:67] - node _T_2278 = eq(_T_2277, UInt<12>("h0b86")) @[el2_dec_tlu_ctl.scala 2497:74] - node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2278) @[el2_dec_tlu_ctl.scala 2497:45] - node mhpmc6h_wr_en = or(mhpmc6h_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2498:39] - node _T_2279 = bits(mhpmc6h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2499:39] - node _T_2280 = bits(mhpmc6_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2499:79] - node mhpmc6h_ns = mux(_T_2279, io.dec_csr_wrdata_r, _T_2280) @[el2_dec_tlu_ctl.scala 2499:23] - node _T_2281 = bits(mhpmc6h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2501:47] + reg _T_2281 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2281 <= mhpmc6_ns @[el2_lib.scala 514:16] + mhpmc6 <= _T_2281 @[el2_dec_tlu_ctl.scala 2497:9] + node _T_2282 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2499:66] + node _T_2283 = eq(_T_2282, UInt<12>("h0b86")) @[el2_dec_tlu_ctl.scala 2499:73] + node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2283) @[el2_dec_tlu_ctl.scala 2499:44] + node mhpmc6h_wr_en = or(mhpmc6h_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2500:38] + node _T_2284 = bits(mhpmc6h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2501:38] + node _T_2285 = bits(mhpmc6_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2501:78] + node mhpmc6h_ns = mux(_T_2284, io.dec_csr_wrdata_r, _T_2285) @[el2_dec_tlu_ctl.scala 2501:22] + node _T_2286 = bits(mhpmc6h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2503:46] inst rvclkhdr_33 of rvclkhdr_92 @[el2_lib.scala 508:23] rvclkhdr_33.clock <= clock rvclkhdr_33.reset <= reset rvclkhdr_33.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_33.io.en <= _T_2281 @[el2_lib.scala 511:17] + rvclkhdr_33.io.en <= _T_2286 @[el2_lib.scala 511:17] rvclkhdr_33.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2282 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2282 <= mhpmc6h_ns @[el2_lib.scala 514:16] - mhpmc6h <= _T_2282 @[el2_dec_tlu_ctl.scala 2501:11] - node _T_2283 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2508:51] - node _T_2284 = gt(_T_2283, UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2508:57] - node _T_2285 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2508:94] - node _T_2286 = orr(_T_2285) @[el2_dec_tlu_ctl.scala 2508:103] - node _T_2287 = or(_T_2284, _T_2286) @[el2_dec_tlu_ctl.scala 2508:72] - node _T_2288 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2508:142] - node event_saturate_r = mux(_T_2287, UInt<10>("h0204"), _T_2288) @[el2_dec_tlu_ctl.scala 2508:29] - node _T_2289 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2510:64] - node _T_2290 = eq(_T_2289, UInt<12>("h0323")) @[el2_dec_tlu_ctl.scala 2510:71] - node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2290) @[el2_dec_tlu_ctl.scala 2510:42] - node _T_2291 = bits(wr_mhpme3_r, 0, 0) @[el2_dec_tlu_ctl.scala 2512:81] - reg _T_2292 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2291 : @[Reg.scala 28:19] - _T_2292 <= event_saturate_r @[Reg.scala 28:23] + reg _T_2287 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2287 <= mhpmc6h_ns @[el2_lib.scala 514:16] + mhpmc6h <= _T_2287 @[el2_dec_tlu_ctl.scala 2503:10] + node _T_2288 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2510:50] + node _T_2289 = gt(_T_2288, UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2510:56] + node _T_2290 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2510:93] + node _T_2291 = orr(_T_2290) @[el2_dec_tlu_ctl.scala 2510:102] + node _T_2292 = or(_T_2289, _T_2291) @[el2_dec_tlu_ctl.scala 2510:71] + node _T_2293 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2510:141] + node event_saturate_r = mux(_T_2292, UInt<10>("h0204"), _T_2293) @[el2_dec_tlu_ctl.scala 2510:28] + node _T_2294 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2512:63] + node _T_2295 = eq(_T_2294, UInt<12>("h0323")) @[el2_dec_tlu_ctl.scala 2512:70] + node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2295) @[el2_dec_tlu_ctl.scala 2512:41] + node _T_2296 = bits(wr_mhpme3_r, 0, 0) @[el2_dec_tlu_ctl.scala 2514:80] + reg _T_2297 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2296 : @[Reg.scala 28:19] + _T_2297 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme3 <= _T_2292 @[el2_dec_tlu_ctl.scala 2512:10] - node _T_2293 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2517:64] - node _T_2294 = eq(_T_2293, UInt<12>("h0324")) @[el2_dec_tlu_ctl.scala 2517:71] - node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2294) @[el2_dec_tlu_ctl.scala 2517:42] - node _T_2295 = bits(wr_mhpme4_r, 0, 0) @[el2_dec_tlu_ctl.scala 2518:81] - reg _T_2296 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2295 : @[Reg.scala 28:19] - _T_2296 <= event_saturate_r @[Reg.scala 28:23] + mhpme3 <= _T_2297 @[el2_dec_tlu_ctl.scala 2514:9] + node _T_2298 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2519:63] + node _T_2299 = eq(_T_2298, UInt<12>("h0324")) @[el2_dec_tlu_ctl.scala 2519:70] + node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2299) @[el2_dec_tlu_ctl.scala 2519:41] + node _T_2300 = bits(wr_mhpme4_r, 0, 0) @[el2_dec_tlu_ctl.scala 2520:80] + reg _T_2301 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2300 : @[Reg.scala 28:19] + _T_2301 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme4 <= _T_2296 @[el2_dec_tlu_ctl.scala 2518:10] - node _T_2297 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2524:64] - node _T_2298 = eq(_T_2297, UInt<12>("h0325")) @[el2_dec_tlu_ctl.scala 2524:71] - node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2298) @[el2_dec_tlu_ctl.scala 2524:42] - node _T_2299 = bits(wr_mhpme5_r, 0, 0) @[el2_dec_tlu_ctl.scala 2525:81] - reg _T_2300 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2299 : @[Reg.scala 28:19] - _T_2300 <= event_saturate_r @[Reg.scala 28:23] + mhpme4 <= _T_2301 @[el2_dec_tlu_ctl.scala 2520:9] + node _T_2302 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2526:63] + node _T_2303 = eq(_T_2302, UInt<12>("h0325")) @[el2_dec_tlu_ctl.scala 2526:70] + node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2303) @[el2_dec_tlu_ctl.scala 2526:41] + node _T_2304 = bits(wr_mhpme5_r, 0, 0) @[el2_dec_tlu_ctl.scala 2527:80] + reg _T_2305 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2304 : @[Reg.scala 28:19] + _T_2305 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme5 <= _T_2300 @[el2_dec_tlu_ctl.scala 2525:10] - node _T_2301 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2531:64] - node _T_2302 = eq(_T_2301, UInt<12>("h0326")) @[el2_dec_tlu_ctl.scala 2531:71] - node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2302) @[el2_dec_tlu_ctl.scala 2531:42] - node _T_2303 = bits(wr_mhpme6_r, 0, 0) @[el2_dec_tlu_ctl.scala 2532:81] - reg _T_2304 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2303 : @[Reg.scala 28:19] - _T_2304 <= event_saturate_r @[Reg.scala 28:23] + mhpme5 <= _T_2305 @[el2_dec_tlu_ctl.scala 2527:9] + node _T_2306 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2533:63] + node _T_2307 = eq(_T_2306, UInt<12>("h0326")) @[el2_dec_tlu_ctl.scala 2533:70] + node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2307) @[el2_dec_tlu_ctl.scala 2533:41] + node _T_2308 = bits(wr_mhpme6_r, 0, 0) @[el2_dec_tlu_ctl.scala 2534:80] + reg _T_2309 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2308 : @[Reg.scala 28:19] + _T_2309 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme6 <= _T_2304 @[el2_dec_tlu_ctl.scala 2532:10] - node _T_2305 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2548:71] - node _T_2306 = eq(_T_2305, UInt<12>("h0320")) @[el2_dec_tlu_ctl.scala 2548:78] - node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2306) @[el2_dec_tlu_ctl.scala 2548:49] - node _T_2307 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2550:55] + mhpme6 <= _T_2309 @[el2_dec_tlu_ctl.scala 2534:9] + node _T_2310 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2550:70] + node _T_2311 = eq(_T_2310, UInt<12>("h0320")) @[el2_dec_tlu_ctl.scala 2550:77] + node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2311) @[el2_dec_tlu_ctl.scala 2550:48] + node _T_2312 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2552:54] wire temp_ncount0 : UInt<1> - temp_ncount0 <= _T_2307 - node _T_2308 = bits(mcountinhibit, 1, 1) @[el2_dec_tlu_ctl.scala 2551:55] + temp_ncount0 <= _T_2312 + node _T_2313 = bits(mcountinhibit, 1, 1) @[el2_dec_tlu_ctl.scala 2553:54] wire temp_ncount1 : UInt<1> - temp_ncount1 <= _T_2308 - node _T_2309 = bits(mcountinhibit, 6, 2) @[el2_dec_tlu_ctl.scala 2552:56] + temp_ncount1 <= _T_2313 + node _T_2314 = bits(mcountinhibit, 6, 2) @[el2_dec_tlu_ctl.scala 2554:55] wire temp_ncount6_2 : UInt<5> - temp_ncount6_2 <= _T_2309 - node _T_2310 = bits(io.dec_csr_wrdata_r, 6, 2) @[el2_dec_tlu_ctl.scala 2553:75] - node _T_2311 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2553:104] - reg _T_2312 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2311 : @[Reg.scala 28:19] - _T_2312 <= _T_2310 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2314 + node _T_2315 = bits(io.dec_csr_wrdata_r, 6, 2) @[el2_dec_tlu_ctl.scala 2555:74] + node _T_2316 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:103] + reg _T_2317 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2316 : @[Reg.scala 28:19] + _T_2317 <= _T_2315 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount6_2 <= _T_2312 @[el2_dec_tlu_ctl.scala 2553:18] - node _T_2313 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:73] - node _T_2314 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:100] - reg _T_2315 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2314 : @[Reg.scala 28:19] - _T_2315 <= _T_2313 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2317 @[el2_dec_tlu_ctl.scala 2555:17] + node _T_2318 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2557:72] + node _T_2319 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2557:99] + reg _T_2320 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2319 : @[Reg.scala 28:19] + _T_2320 <= _T_2318 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount0 <= _T_2315 @[el2_dec_tlu_ctl.scala 2555:16] - node _T_2316 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2317 = cat(_T_2316, temp_ncount0) @[Cat.scala 29:58] - mcountinhibit <= _T_2317 @[el2_dec_tlu_ctl.scala 2556:17] - node _T_2318 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 2563:52] - node _T_2319 = or(_T_2318, io.interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 2563:79] - node _T_2320 = or(_T_2319, io.dec_tlu_i0_valid_wb1) @[el2_dec_tlu_ctl.scala 2563:105] - node _T_2321 = or(_T_2320, io.dec_tlu_i0_exc_valid_wb1) @[el2_dec_tlu_ctl.scala 2563:131] - node _T_2322 = or(_T_2321, io.dec_tlu_int_valid_wb1) @[el2_dec_tlu_ctl.scala 2564:33] - node _T_2323 = or(_T_2322, io.clk_override) @[el2_dec_tlu_ctl.scala 2564:60] - node _T_2324 = bits(_T_2323, 0, 0) @[el2_dec_tlu_ctl.scala 2564:79] + temp_ncount0 <= _T_2320 @[el2_dec_tlu_ctl.scala 2557:15] + node _T_2321 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2322 = cat(_T_2321, temp_ncount0) @[Cat.scala 29:58] + mcountinhibit <= _T_2322 @[el2_dec_tlu_ctl.scala 2558:16] + node _T_2323 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 2565:51] + node _T_2324 = or(_T_2323, io.interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 2565:78] + node _T_2325 = or(_T_2324, io.dec_tlu_i0_valid_wb1) @[el2_dec_tlu_ctl.scala 2565:104] + node _T_2326 = or(_T_2325, io.dec_tlu_i0_exc_valid_wb1) @[el2_dec_tlu_ctl.scala 2565:130] + node _T_2327 = or(_T_2326, io.dec_tlu_int_valid_wb1) @[el2_dec_tlu_ctl.scala 2566:32] + node _T_2328 = or(_T_2327, io.clk_override) @[el2_dec_tlu_ctl.scala 2566:59] + node _T_2329 = bits(_T_2328, 0, 0) @[el2_dec_tlu_ctl.scala 2566:78] inst rvclkhdr_34 of rvclkhdr_93 @[el2_lib.scala 483:22] rvclkhdr_34.clock <= clock rvclkhdr_34.reset <= reset rvclkhdr_34.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_34.io.en <= _T_2324 @[el2_lib.scala 485:16] + rvclkhdr_34.io.en <= _T_2329 @[el2_lib.scala 485:16] rvclkhdr_34.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg _T_2325 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2566:63] - _T_2325 <= io.i0_valid_wb @[el2_dec_tlu_ctl.scala 2566:63] - io.dec_tlu_i0_valid_wb1 <= _T_2325 @[el2_dec_tlu_ctl.scala 2566:31] - node _T_2326 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[el2_dec_tlu_ctl.scala 2567:92] - node _T_2327 = not(io.trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 2567:138] - node _T_2328 = and(io.trigger_hit_r_d1, _T_2327) @[el2_dec_tlu_ctl.scala 2567:136] - node _T_2329 = or(_T_2326, _T_2328) @[el2_dec_tlu_ctl.scala 2567:113] - reg _T_2330 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2567:63] - _T_2330 <= _T_2329 @[el2_dec_tlu_ctl.scala 2567:63] - io.dec_tlu_i0_exc_valid_wb1 <= _T_2330 @[el2_dec_tlu_ctl.scala 2567:31] - reg _T_2331 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2568:63] - _T_2331 <= io.exc_cause_wb @[el2_dec_tlu_ctl.scala 2568:63] - io.dec_tlu_exc_cause_wb1 <= _T_2331 @[el2_dec_tlu_ctl.scala 2568:31] - reg _T_2332 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2569:63] - _T_2332 <= io.interrupt_valid_r_d1 @[el2_dec_tlu_ctl.scala 2569:63] - io.dec_tlu_int_valid_wb1 <= _T_2332 @[el2_dec_tlu_ctl.scala 2569:31] - io.dec_tlu_mtval_wb1 <= mtval @[el2_dec_tlu_ctl.scala 2571:25] - node _T_2333 = bits(io.csr_pkt.csr_misa, 0, 0) @[el2_dec_tlu_ctl.scala 2577:25] - node _T_2334 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[el2_dec_tlu_ctl.scala 2578:30] - node _T_2335 = bits(io.csr_pkt.csr_marchid, 0, 0) @[el2_dec_tlu_ctl.scala 2579:28] - node _T_2336 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[el2_dec_tlu_ctl.scala 2580:27] - node _T_2337 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[el2_dec_tlu_ctl.scala 2581:28] - node _T_2338 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_2339 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2582:28] - node _T_2340 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 2582:91] - node _T_2341 = bits(io.mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2582:116] - node _T_2342 = cat(UInt<3>("h00"), _T_2341) @[Cat.scala 29:58] - node _T_2343 = cat(_T_2342, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2344 = cat(UInt<3>("h00"), _T_2340) @[Cat.scala 29:58] - node _T_2345 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2346 = cat(_T_2345, _T_2344) @[Cat.scala 29:58] - node _T_2347 = cat(_T_2346, _T_2343) @[Cat.scala 29:58] - node _T_2348 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2583:26] - node _T_2349 = bits(io.mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 2583:58] - node _T_2350 = bits(io.mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2583:84] - node _T_2351 = cat(_T_2349, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2352 = cat(_T_2351, _T_2350) @[Cat.scala 29:58] - node _T_2353 = bits(io.csr_pkt.csr_mip, 0, 0) @[el2_dec_tlu_ctl.scala 2584:24] - node _T_2354 = bits(io.mip, 5, 3) @[el2_dec_tlu_ctl.scala 2584:66] - node _T_2355 = bits(io.mip, 2, 2) @[el2_dec_tlu_ctl.scala 2584:90] - node _T_2356 = bits(io.mip, 1, 1) @[el2_dec_tlu_ctl.scala 2584:111] - node _T_2357 = bits(io.mip, 0, 0) @[el2_dec_tlu_ctl.scala 2584:132] - node _T_2358 = cat(_T_2357, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2359 = cat(_T_2356, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2360 = cat(_T_2359, _T_2358) @[Cat.scala 29:58] - node _T_2361 = cat(_T_2355, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2362 = cat(UInt<1>("h00"), _T_2354) @[Cat.scala 29:58] - node _T_2363 = cat(_T_2362, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2364 = cat(_T_2363, _T_2361) @[Cat.scala 29:58] - node _T_2365 = cat(_T_2364, _T_2360) @[Cat.scala 29:58] - node _T_2366 = bits(io.csr_pkt.csr_mie, 0, 0) @[el2_dec_tlu_ctl.scala 2585:24] - node _T_2367 = bits(mie, 5, 3) @[el2_dec_tlu_ctl.scala 2585:63] - node _T_2368 = bits(mie, 2, 2) @[el2_dec_tlu_ctl.scala 2585:84] - node _T_2369 = bits(mie, 1, 1) @[el2_dec_tlu_ctl.scala 2585:102] - node _T_2370 = bits(mie, 0, 0) @[el2_dec_tlu_ctl.scala 2585:120] - node _T_2371 = cat(_T_2370, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2372 = cat(_T_2369, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2373 = cat(_T_2372, _T_2371) @[Cat.scala 29:58] - node _T_2374 = cat(_T_2368, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2375 = cat(UInt<1>("h00"), _T_2367) @[Cat.scala 29:58] - node _T_2376 = cat(_T_2375, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2377 = cat(_T_2376, _T_2374) @[Cat.scala 29:58] - node _T_2378 = cat(_T_2377, _T_2373) @[Cat.scala 29:58] - node _T_2379 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[el2_dec_tlu_ctl.scala 2586:28] - node _T_2380 = bits(mcyclel, 31, 0) @[el2_dec_tlu_ctl.scala 2586:53] - node _T_2381 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[el2_dec_tlu_ctl.scala 2587:28] - node _T_2382 = bits(mcycleh_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2587:57] - node _T_2383 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[el2_dec_tlu_ctl.scala 2588:30] - node _T_2384 = bits(minstretl, 31, 0) @[el2_dec_tlu_ctl.scala 2588:60] - node _T_2385 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[el2_dec_tlu_ctl.scala 2589:30] - node _T_2386 = bits(minstreth_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2589:60] - node _T_2387 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[el2_dec_tlu_ctl.scala 2590:29] - node _T_2388 = bits(mscratch, 31, 0) @[el2_dec_tlu_ctl.scala 2590:54] - node _T_2389 = bits(io.csr_pkt.csr_mepc, 0, 0) @[el2_dec_tlu_ctl.scala 2591:25] - node _T_2390 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2391 = bits(io.csr_pkt.csr_mcause, 0, 0) @[el2_dec_tlu_ctl.scala 2592:27] - node _T_2392 = bits(mcause, 31, 0) @[el2_dec_tlu_ctl.scala 2592:52] - node _T_2393 = bits(io.csr_pkt.csr_mscause, 0, 0) @[el2_dec_tlu_ctl.scala 2593:28] - node _T_2394 = bits(mscause, 3, 0) @[el2_dec_tlu_ctl.scala 2593:68] - node _T_2395 = cat(UInt<28>("h00"), _T_2394) @[Cat.scala 29:58] - node _T_2396 = bits(io.csr_pkt.csr_mtval, 0, 0) @[el2_dec_tlu_ctl.scala 2594:26] - node _T_2397 = bits(mtval, 31, 0) @[el2_dec_tlu_ctl.scala 2594:51] - node _T_2398 = bits(io.csr_pkt.csr_mrac, 0, 0) @[el2_dec_tlu_ctl.scala 2595:25] - node _T_2399 = bits(mrac, 31, 0) @[el2_dec_tlu_ctl.scala 2595:50] - node _T_2400 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[el2_dec_tlu_ctl.scala 2596:27] - node _T_2401 = bits(mdseac, 31, 0) @[el2_dec_tlu_ctl.scala 2596:52] - node _T_2402 = bits(io.csr_pkt.csr_meivt, 0, 0) @[el2_dec_tlu_ctl.scala 2597:26] - node _T_2403 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] - node _T_2404 = bits(io.csr_pkt.csr_meihap, 0, 0) @[el2_dec_tlu_ctl.scala 2598:27] - node _T_2405 = cat(meivt, meihap) @[Cat.scala 29:58] - node _T_2406 = cat(_T_2405, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_2407 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[el2_dec_tlu_ctl.scala 2599:29] - node _T_2408 = bits(meicurpl, 3, 0) @[el2_dec_tlu_ctl.scala 2599:69] - node _T_2409 = cat(UInt<28>("h00"), _T_2408) @[Cat.scala 29:58] - node _T_2410 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[el2_dec_tlu_ctl.scala 2600:29] - node _T_2411 = bits(meicidpl, 3, 0) @[el2_dec_tlu_ctl.scala 2600:69] - node _T_2412 = cat(UInt<28>("h00"), _T_2411) @[Cat.scala 29:58] - node _T_2413 = bits(io.csr_pkt.csr_meipt, 0, 0) @[el2_dec_tlu_ctl.scala 2601:26] - node _T_2414 = bits(meipt, 3, 0) @[el2_dec_tlu_ctl.scala 2601:66] - node _T_2415 = cat(UInt<28>("h00"), _T_2414) @[Cat.scala 29:58] - node _T_2416 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 2602:25] - node _T_2417 = bits(mcgc, 8, 0) @[el2_dec_tlu_ctl.scala 2602:65] - node _T_2418 = cat(UInt<23>("h00"), _T_2417) @[Cat.scala 29:58] - node _T_2419 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 2603:25] - node _T_2420 = bits(mfdc, 18, 0) @[el2_dec_tlu_ctl.scala 2603:65] - node _T_2421 = cat(UInt<13>("h00"), _T_2420) @[Cat.scala 29:58] - node _T_2422 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[el2_dec_tlu_ctl.scala 2604:25] - node _T_2423 = bits(io.dcsr, 15, 2) @[el2_dec_tlu_ctl.scala 2604:73] - node _T_2424 = cat(UInt<16>("h04000"), _T_2423) @[Cat.scala 29:58] - node _T_2425 = cat(_T_2424, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2426 = bits(io.csr_pkt.csr_dpc, 0, 0) @[el2_dec_tlu_ctl.scala 2605:24] - node _T_2427 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2428 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[el2_dec_tlu_ctl.scala 2606:27] - node _T_2429 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2606:52] - node _T_2430 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[el2_dec_tlu_ctl.scala 2607:28] - node _T_2431 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2607:53] - node _T_2432 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[el2_dec_tlu_ctl.scala 2608:27] - node _T_2433 = bits(dicad1, 31, 0) @[el2_dec_tlu_ctl.scala 2608:52] - node _T_2434 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[el2_dec_tlu_ctl.scala 2609:29] - node _T_2435 = bits(dicawics, 16, 16) @[el2_dec_tlu_ctl.scala 2609:68] - node _T_2436 = bits(dicawics, 15, 14) @[el2_dec_tlu_ctl.scala 2609:92] - node _T_2437 = bits(dicawics, 13, 0) @[el2_dec_tlu_ctl.scala 2609:119] - node _T_2438 = cat(UInt<3>("h00"), _T_2437) @[Cat.scala 29:58] - node _T_2439 = cat(_T_2438, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2440 = cat(UInt<2>("h00"), _T_2436) @[Cat.scala 29:58] - node _T_2441 = cat(UInt<7>("h00"), _T_2435) @[Cat.scala 29:58] - node _T_2442 = cat(_T_2441, _T_2440) @[Cat.scala 29:58] - node _T_2443 = cat(_T_2442, _T_2439) @[Cat.scala 29:58] - node _T_2444 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[el2_dec_tlu_ctl.scala 2610:26] - node _T_2445 = bits(mtsel, 1, 0) @[el2_dec_tlu_ctl.scala 2610:66] - node _T_2446 = cat(UInt<30>("h00"), _T_2445) @[Cat.scala 29:58] - node _T_2447 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[el2_dec_tlu_ctl.scala 2611:28] - node _T_2448 = bits(mtdata1_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2611:62] - node _T_2449 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[el2_dec_tlu_ctl.scala 2612:28] - node _T_2450 = bits(mtdata2_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2612:62] - node _T_2451 = bits(io.csr_pkt.csr_micect, 0, 0) @[el2_dec_tlu_ctl.scala 2613:27] - node _T_2452 = bits(micect, 31, 0) @[el2_dec_tlu_ctl.scala 2613:52] - node _T_2453 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2614:29] - node _T_2454 = bits(miccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2614:54] - node _T_2455 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2615:29] - node _T_2456 = bits(mdccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2615:54] - node _T_2457 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[el2_dec_tlu_ctl.scala 2616:27] - node _T_2458 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2616:52] - node _T_2459 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[el2_dec_tlu_ctl.scala 2617:27] - node _T_2460 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2617:52] - node _T_2461 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[el2_dec_tlu_ctl.scala 2618:27] - node _T_2462 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2618:52] - node _T_2463 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[el2_dec_tlu_ctl.scala 2619:27] - node _T_2464 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2619:52] - node _T_2465 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[el2_dec_tlu_ctl.scala 2620:28] - node _T_2466 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2620:53] - node _T_2467 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[el2_dec_tlu_ctl.scala 2621:28] - node _T_2468 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2621:53] - node _T_2469 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[el2_dec_tlu_ctl.scala 2622:28] - node _T_2470 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2622:53] - node _T_2471 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[el2_dec_tlu_ctl.scala 2623:28] - node _T_2472 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2623:53] - node _T_2473 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2624:26] - node _T_2474 = bits(mfdht, 5, 0) @[el2_dec_tlu_ctl.scala 2624:66] - node _T_2475 = cat(UInt<26>("h00"), _T_2474) @[Cat.scala 29:58] - node _T_2476 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[el2_dec_tlu_ctl.scala 2625:26] - node _T_2477 = bits(mfdhs, 1, 0) @[el2_dec_tlu_ctl.scala 2625:66] - node _T_2478 = cat(UInt<30>("h00"), _T_2477) @[Cat.scala 29:58] - node _T_2479 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[el2_dec_tlu_ctl.scala 2626:27] - node _T_2480 = bits(mhpme3, 9, 0) @[el2_dec_tlu_ctl.scala 2626:67] - node _T_2481 = cat(UInt<22>("h00"), _T_2480) @[Cat.scala 29:58] - node _T_2482 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[el2_dec_tlu_ctl.scala 2627:27] - node _T_2483 = bits(mhpme4, 9, 0) @[el2_dec_tlu_ctl.scala 2627:67] - node _T_2484 = cat(UInt<22>("h00"), _T_2483) @[Cat.scala 29:58] - node _T_2485 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[el2_dec_tlu_ctl.scala 2628:27] - node _T_2486 = bits(mhpme5, 9, 0) @[el2_dec_tlu_ctl.scala 2628:66] - node _T_2487 = cat(UInt<22>("h00"), _T_2486) @[Cat.scala 29:58] - node _T_2488 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[el2_dec_tlu_ctl.scala 2629:27] - node _T_2489 = bits(mhpme6, 9, 0) @[el2_dec_tlu_ctl.scala 2629:66] - node _T_2490 = cat(UInt<22>("h00"), _T_2489) @[Cat.scala 29:58] - node _T_2491 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2630:34] - node _T_2492 = bits(mcountinhibit, 6, 0) @[el2_dec_tlu_ctl.scala 2630:74] - node _T_2493 = cat(UInt<25>("h00"), _T_2492) @[Cat.scala 29:58] - node _T_2494 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[el2_dec_tlu_ctl.scala 2631:25] - node _T_2495 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] - node _T_2496 = cat(_T_2495, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2497 = bits(io.dec_timer_read_d, 0, 0) @[el2_dec_tlu_ctl.scala 2632:25] - node _T_2498 = bits(io.dec_timer_rddata_d, 31, 0) @[el2_dec_tlu_ctl.scala 2632:64] - node _T_2499 = mux(_T_2333, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2500 = mux(_T_2334, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2501 = mux(_T_2335, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2502 = mux(_T_2336, UInt<32>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2503 = mux(_T_2337, _T_2338, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2504 = mux(_T_2339, _T_2347, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2505 = mux(_T_2348, _T_2352, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2506 = mux(_T_2353, _T_2365, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2507 = mux(_T_2366, _T_2378, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2508 = mux(_T_2379, _T_2380, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2509 = mux(_T_2381, _T_2382, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2510 = mux(_T_2383, _T_2384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2511 = mux(_T_2385, _T_2386, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2512 = mux(_T_2387, _T_2388, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2513 = mux(_T_2389, _T_2390, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2514 = mux(_T_2391, _T_2392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2515 = mux(_T_2393, _T_2395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2516 = mux(_T_2396, _T_2397, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2517 = mux(_T_2398, _T_2399, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2518 = mux(_T_2400, _T_2401, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2519 = mux(_T_2402, _T_2403, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2520 = mux(_T_2404, _T_2406, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2521 = mux(_T_2407, _T_2409, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2522 = mux(_T_2410, _T_2412, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2523 = mux(_T_2413, _T_2415, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2524 = mux(_T_2416, _T_2418, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2525 = mux(_T_2419, _T_2421, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2526 = mux(_T_2422, _T_2425, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2527 = mux(_T_2426, _T_2427, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2528 = mux(_T_2428, _T_2429, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2529 = mux(_T_2430, _T_2431, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2530 = mux(_T_2432, _T_2433, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2531 = mux(_T_2434, _T_2443, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2532 = mux(_T_2444, _T_2446, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2533 = mux(_T_2447, _T_2448, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2534 = mux(_T_2449, _T_2450, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2535 = mux(_T_2451, _T_2452, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2536 = mux(_T_2453, _T_2454, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2537 = mux(_T_2455, _T_2456, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2538 = mux(_T_2457, _T_2458, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2539 = mux(_T_2459, _T_2460, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2540 = mux(_T_2461, _T_2462, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2541 = mux(_T_2463, _T_2464, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2542 = mux(_T_2465, _T_2466, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2543 = mux(_T_2467, _T_2468, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2544 = mux(_T_2469, _T_2470, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2545 = mux(_T_2471, _T_2472, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2546 = mux(_T_2473, _T_2475, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2547 = mux(_T_2476, _T_2478, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2548 = mux(_T_2479, _T_2481, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2549 = mux(_T_2482, _T_2484, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2550 = mux(_T_2485, _T_2487, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2551 = mux(_T_2488, _T_2490, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2552 = mux(_T_2491, _T_2493, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2553 = mux(_T_2494, _T_2496, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2554 = mux(_T_2497, _T_2498, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2555 = or(_T_2499, _T_2500) @[Mux.scala 27:72] - node _T_2556 = or(_T_2555, _T_2501) @[Mux.scala 27:72] - node _T_2557 = or(_T_2556, _T_2502) @[Mux.scala 27:72] - node _T_2558 = or(_T_2557, _T_2503) @[Mux.scala 27:72] - node _T_2559 = or(_T_2558, _T_2504) @[Mux.scala 27:72] - node _T_2560 = or(_T_2559, _T_2505) @[Mux.scala 27:72] + reg _T_2330 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2568:62] + _T_2330 <= io.i0_valid_wb @[el2_dec_tlu_ctl.scala 2568:62] + io.dec_tlu_i0_valid_wb1 <= _T_2330 @[el2_dec_tlu_ctl.scala 2568:30] + node _T_2331 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[el2_dec_tlu_ctl.scala 2569:91] + node _T_2332 = not(io.trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 2569:137] + node _T_2333 = and(io.trigger_hit_r_d1, _T_2332) @[el2_dec_tlu_ctl.scala 2569:135] + node _T_2334 = or(_T_2331, _T_2333) @[el2_dec_tlu_ctl.scala 2569:112] + reg _T_2335 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2569:62] + _T_2335 <= _T_2334 @[el2_dec_tlu_ctl.scala 2569:62] + io.dec_tlu_i0_exc_valid_wb1 <= _T_2335 @[el2_dec_tlu_ctl.scala 2569:30] + reg _T_2336 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2570:62] + _T_2336 <= io.exc_cause_wb @[el2_dec_tlu_ctl.scala 2570:62] + io.dec_tlu_exc_cause_wb1 <= _T_2336 @[el2_dec_tlu_ctl.scala 2570:30] + reg _T_2337 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2571:62] + _T_2337 <= io.interrupt_valid_r_d1 @[el2_dec_tlu_ctl.scala 2571:62] + io.dec_tlu_int_valid_wb1 <= _T_2337 @[el2_dec_tlu_ctl.scala 2571:30] + io.dec_tlu_mtval_wb1 <= mtval @[el2_dec_tlu_ctl.scala 2573:24] + node _T_2338 = bits(io.csr_pkt.csr_misa, 0, 0) @[el2_dec_tlu_ctl.scala 2579:61] + node _T_2339 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[el2_dec_tlu_ctl.scala 2580:42] + node _T_2340 = bits(io.csr_pkt.csr_marchid, 0, 0) @[el2_dec_tlu_ctl.scala 2581:40] + node _T_2341 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[el2_dec_tlu_ctl.scala 2582:39] + node _T_2342 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[el2_dec_tlu_ctl.scala 2583:40] + node _T_2343 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_2344 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2584:40] + node _T_2345 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 2584:103] + node _T_2346 = bits(io.mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2584:128] + node _T_2347 = cat(UInt<3>("h00"), _T_2346) @[Cat.scala 29:58] + node _T_2348 = cat(_T_2347, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2349 = cat(UInt<3>("h00"), _T_2345) @[Cat.scala 29:58] + node _T_2350 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2351 = cat(_T_2350, _T_2349) @[Cat.scala 29:58] + node _T_2352 = cat(_T_2351, _T_2348) @[Cat.scala 29:58] + node _T_2353 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2585:38] + node _T_2354 = bits(io.mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 2585:70] + node _T_2355 = bits(io.mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2585:96] + node _T_2356 = cat(_T_2354, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2357 = cat(_T_2356, _T_2355) @[Cat.scala 29:58] + node _T_2358 = bits(io.csr_pkt.csr_mip, 0, 0) @[el2_dec_tlu_ctl.scala 2586:36] + node _T_2359 = bits(io.mip, 5, 3) @[el2_dec_tlu_ctl.scala 2586:78] + node _T_2360 = bits(io.mip, 2, 2) @[el2_dec_tlu_ctl.scala 2586:102] + node _T_2361 = bits(io.mip, 1, 1) @[el2_dec_tlu_ctl.scala 2586:123] + node _T_2362 = bits(io.mip, 0, 0) @[el2_dec_tlu_ctl.scala 2586:144] + node _T_2363 = cat(_T_2362, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2364 = cat(_T_2361, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2365 = cat(_T_2364, _T_2363) @[Cat.scala 29:58] + node _T_2366 = cat(_T_2360, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2367 = cat(UInt<1>("h00"), _T_2359) @[Cat.scala 29:58] + node _T_2368 = cat(_T_2367, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2369 = cat(_T_2368, _T_2366) @[Cat.scala 29:58] + node _T_2370 = cat(_T_2369, _T_2365) @[Cat.scala 29:58] + node _T_2371 = bits(io.csr_pkt.csr_mie, 0, 0) @[el2_dec_tlu_ctl.scala 2587:36] + node _T_2372 = bits(mie, 5, 3) @[el2_dec_tlu_ctl.scala 2587:75] + node _T_2373 = bits(mie, 2, 2) @[el2_dec_tlu_ctl.scala 2587:96] + node _T_2374 = bits(mie, 1, 1) @[el2_dec_tlu_ctl.scala 2587:114] + node _T_2375 = bits(mie, 0, 0) @[el2_dec_tlu_ctl.scala 2587:132] + node _T_2376 = cat(_T_2375, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2377 = cat(_T_2374, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2378 = cat(_T_2377, _T_2376) @[Cat.scala 29:58] + node _T_2379 = cat(_T_2373, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2380 = cat(UInt<1>("h00"), _T_2372) @[Cat.scala 29:58] + node _T_2381 = cat(_T_2380, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2382 = cat(_T_2381, _T_2379) @[Cat.scala 29:58] + node _T_2383 = cat(_T_2382, _T_2378) @[Cat.scala 29:58] + node _T_2384 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[el2_dec_tlu_ctl.scala 2588:40] + node _T_2385 = bits(mcyclel, 31, 0) @[el2_dec_tlu_ctl.scala 2588:65] + node _T_2386 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[el2_dec_tlu_ctl.scala 2589:40] + node _T_2387 = bits(mcycleh_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2589:69] + node _T_2388 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[el2_dec_tlu_ctl.scala 2590:42] + node _T_2389 = bits(minstretl, 31, 0) @[el2_dec_tlu_ctl.scala 2590:72] + node _T_2390 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[el2_dec_tlu_ctl.scala 2591:42] + node _T_2391 = bits(minstreth_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2591:72] + node _T_2392 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[el2_dec_tlu_ctl.scala 2592:41] + node _T_2393 = bits(mscratch, 31, 0) @[el2_dec_tlu_ctl.scala 2592:66] + node _T_2394 = bits(io.csr_pkt.csr_mepc, 0, 0) @[el2_dec_tlu_ctl.scala 2593:37] + node _T_2395 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2396 = bits(io.csr_pkt.csr_mcause, 0, 0) @[el2_dec_tlu_ctl.scala 2594:39] + node _T_2397 = bits(mcause, 31, 0) @[el2_dec_tlu_ctl.scala 2594:64] + node _T_2398 = bits(io.csr_pkt.csr_mscause, 0, 0) @[el2_dec_tlu_ctl.scala 2595:40] + node _T_2399 = bits(mscause, 3, 0) @[el2_dec_tlu_ctl.scala 2595:80] + node _T_2400 = cat(UInt<28>("h00"), _T_2399) @[Cat.scala 29:58] + node _T_2401 = bits(io.csr_pkt.csr_mtval, 0, 0) @[el2_dec_tlu_ctl.scala 2596:38] + node _T_2402 = bits(mtval, 31, 0) @[el2_dec_tlu_ctl.scala 2596:63] + node _T_2403 = bits(io.csr_pkt.csr_mrac, 0, 0) @[el2_dec_tlu_ctl.scala 2597:37] + node _T_2404 = bits(mrac, 31, 0) @[el2_dec_tlu_ctl.scala 2597:62] + node _T_2405 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[el2_dec_tlu_ctl.scala 2598:39] + node _T_2406 = bits(mdseac, 31, 0) @[el2_dec_tlu_ctl.scala 2598:64] + node _T_2407 = bits(io.csr_pkt.csr_meivt, 0, 0) @[el2_dec_tlu_ctl.scala 2599:38] + node _T_2408 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] + node _T_2409 = bits(io.csr_pkt.csr_meihap, 0, 0) @[el2_dec_tlu_ctl.scala 2600:39] + node _T_2410 = cat(meivt, meihap) @[Cat.scala 29:58] + node _T_2411 = cat(_T_2410, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_2412 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[el2_dec_tlu_ctl.scala 2601:41] + node _T_2413 = bits(meicurpl, 3, 0) @[el2_dec_tlu_ctl.scala 2601:81] + node _T_2414 = cat(UInt<28>("h00"), _T_2413) @[Cat.scala 29:58] + node _T_2415 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[el2_dec_tlu_ctl.scala 2602:41] + node _T_2416 = bits(meicidpl, 3, 0) @[el2_dec_tlu_ctl.scala 2602:81] + node _T_2417 = cat(UInt<28>("h00"), _T_2416) @[Cat.scala 29:58] + node _T_2418 = bits(io.csr_pkt.csr_meipt, 0, 0) @[el2_dec_tlu_ctl.scala 2603:38] + node _T_2419 = bits(meipt, 3, 0) @[el2_dec_tlu_ctl.scala 2603:78] + node _T_2420 = cat(UInt<28>("h00"), _T_2419) @[Cat.scala 29:58] + node _T_2421 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 2604:37] + node _T_2422 = bits(mcgc, 8, 0) @[el2_dec_tlu_ctl.scala 2604:77] + node _T_2423 = cat(UInt<23>("h00"), _T_2422) @[Cat.scala 29:58] + node _T_2424 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 2605:37] + node _T_2425 = bits(mfdc, 18, 0) @[el2_dec_tlu_ctl.scala 2605:77] + node _T_2426 = cat(UInt<13>("h00"), _T_2425) @[Cat.scala 29:58] + node _T_2427 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[el2_dec_tlu_ctl.scala 2606:37] + node _T_2428 = bits(io.dcsr, 15, 2) @[el2_dec_tlu_ctl.scala 2606:85] + node _T_2429 = cat(UInt<16>("h04000"), _T_2428) @[Cat.scala 29:58] + node _T_2430 = cat(_T_2429, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2431 = bits(io.csr_pkt.csr_dpc, 0, 0) @[el2_dec_tlu_ctl.scala 2607:36] + node _T_2432 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2433 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[el2_dec_tlu_ctl.scala 2608:39] + node _T_2434 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2608:64] + node _T_2435 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[el2_dec_tlu_ctl.scala 2609:40] + node _T_2436 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2609:65] + node _T_2437 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[el2_dec_tlu_ctl.scala 2610:39] + node _T_2438 = bits(dicad1, 31, 0) @[el2_dec_tlu_ctl.scala 2610:64] + node _T_2439 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[el2_dec_tlu_ctl.scala 2611:41] + node _T_2440 = bits(dicawics, 16, 16) @[el2_dec_tlu_ctl.scala 2611:80] + node _T_2441 = bits(dicawics, 15, 14) @[el2_dec_tlu_ctl.scala 2611:104] + node _T_2442 = bits(dicawics, 13, 0) @[el2_dec_tlu_ctl.scala 2611:131] + node _T_2443 = cat(UInt<3>("h00"), _T_2442) @[Cat.scala 29:58] + node _T_2444 = cat(_T_2443, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2445 = cat(UInt<2>("h00"), _T_2441) @[Cat.scala 29:58] + node _T_2446 = cat(UInt<7>("h00"), _T_2440) @[Cat.scala 29:58] + node _T_2447 = cat(_T_2446, _T_2445) @[Cat.scala 29:58] + node _T_2448 = cat(_T_2447, _T_2444) @[Cat.scala 29:58] + node _T_2449 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[el2_dec_tlu_ctl.scala 2612:38] + node _T_2450 = bits(mtsel, 1, 0) @[el2_dec_tlu_ctl.scala 2612:78] + node _T_2451 = cat(UInt<30>("h00"), _T_2450) @[Cat.scala 29:58] + node _T_2452 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[el2_dec_tlu_ctl.scala 2613:40] + node _T_2453 = bits(mtdata1_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2613:74] + node _T_2454 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[el2_dec_tlu_ctl.scala 2614:40] + node _T_2455 = bits(mtdata2_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2614:74] + node _T_2456 = bits(io.csr_pkt.csr_micect, 0, 0) @[el2_dec_tlu_ctl.scala 2615:39] + node _T_2457 = bits(micect, 31, 0) @[el2_dec_tlu_ctl.scala 2615:64] + node _T_2458 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2616:41] + node _T_2459 = bits(miccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2616:66] + node _T_2460 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2617:41] + node _T_2461 = bits(mdccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2617:66] + node _T_2462 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[el2_dec_tlu_ctl.scala 2618:39] + node _T_2463 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2618:64] + node _T_2464 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[el2_dec_tlu_ctl.scala 2619:39] + node _T_2465 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2619:64] + node _T_2466 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[el2_dec_tlu_ctl.scala 2620:39] + node _T_2467 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2620:64] + node _T_2468 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[el2_dec_tlu_ctl.scala 2621:39] + node _T_2469 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2621:64] + node _T_2470 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[el2_dec_tlu_ctl.scala 2622:40] + node _T_2471 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2622:65] + node _T_2472 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[el2_dec_tlu_ctl.scala 2623:40] + node _T_2473 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2623:65] + node _T_2474 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[el2_dec_tlu_ctl.scala 2624:40] + node _T_2475 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2624:65] + node _T_2476 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[el2_dec_tlu_ctl.scala 2625:40] + node _T_2477 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2625:65] + node _T_2478 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2626:38] + node _T_2479 = bits(mfdht, 5, 0) @[el2_dec_tlu_ctl.scala 2626:78] + node _T_2480 = cat(UInt<26>("h00"), _T_2479) @[Cat.scala 29:58] + node _T_2481 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[el2_dec_tlu_ctl.scala 2627:38] + node _T_2482 = bits(mfdhs, 1, 0) @[el2_dec_tlu_ctl.scala 2627:78] + node _T_2483 = cat(UInt<30>("h00"), _T_2482) @[Cat.scala 29:58] + node _T_2484 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[el2_dec_tlu_ctl.scala 2628:39] + node _T_2485 = bits(mhpme3, 9, 0) @[el2_dec_tlu_ctl.scala 2628:79] + node _T_2486 = cat(UInt<22>("h00"), _T_2485) @[Cat.scala 29:58] + node _T_2487 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[el2_dec_tlu_ctl.scala 2629:39] + node _T_2488 = bits(mhpme4, 9, 0) @[el2_dec_tlu_ctl.scala 2629:79] + node _T_2489 = cat(UInt<22>("h00"), _T_2488) @[Cat.scala 29:58] + node _T_2490 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[el2_dec_tlu_ctl.scala 2630:39] + node _T_2491 = bits(mhpme5, 9, 0) @[el2_dec_tlu_ctl.scala 2630:78] + node _T_2492 = cat(UInt<22>("h00"), _T_2491) @[Cat.scala 29:58] + node _T_2493 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[el2_dec_tlu_ctl.scala 2631:39] + node _T_2494 = bits(mhpme6, 9, 0) @[el2_dec_tlu_ctl.scala 2631:78] + node _T_2495 = cat(UInt<22>("h00"), _T_2494) @[Cat.scala 29:58] + node _T_2496 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2632:46] + node _T_2497 = bits(mcountinhibit, 6, 0) @[el2_dec_tlu_ctl.scala 2632:86] + node _T_2498 = cat(UInt<25>("h00"), _T_2497) @[Cat.scala 29:58] + node _T_2499 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[el2_dec_tlu_ctl.scala 2633:37] + node _T_2500 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] + node _T_2501 = cat(_T_2500, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2502 = bits(io.dec_timer_read_d, 0, 0) @[el2_dec_tlu_ctl.scala 2634:37] + node _T_2503 = bits(io.dec_timer_rddata_d, 31, 0) @[el2_dec_tlu_ctl.scala 2634:76] + node _T_2504 = mux(_T_2338, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2505 = mux(_T_2339, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2506 = mux(_T_2340, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2507 = mux(_T_2341, UInt<32>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2508 = mux(_T_2342, _T_2343, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2509 = mux(_T_2344, _T_2352, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2510 = mux(_T_2353, _T_2357, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2511 = mux(_T_2358, _T_2370, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2512 = mux(_T_2371, _T_2383, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2513 = mux(_T_2384, _T_2385, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2514 = mux(_T_2386, _T_2387, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2515 = mux(_T_2388, _T_2389, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2516 = mux(_T_2390, _T_2391, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2517 = mux(_T_2392, _T_2393, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2518 = mux(_T_2394, _T_2395, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2519 = mux(_T_2396, _T_2397, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2520 = mux(_T_2398, _T_2400, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2521 = mux(_T_2401, _T_2402, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2522 = mux(_T_2403, _T_2404, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2523 = mux(_T_2405, _T_2406, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2524 = mux(_T_2407, _T_2408, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2525 = mux(_T_2409, _T_2411, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2526 = mux(_T_2412, _T_2414, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2527 = mux(_T_2415, _T_2417, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2528 = mux(_T_2418, _T_2420, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2529 = mux(_T_2421, _T_2423, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2530 = mux(_T_2424, _T_2426, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2531 = mux(_T_2427, _T_2430, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2532 = mux(_T_2431, _T_2432, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2533 = mux(_T_2433, _T_2434, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2534 = mux(_T_2435, _T_2436, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2535 = mux(_T_2437, _T_2438, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2536 = mux(_T_2439, _T_2448, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2537 = mux(_T_2449, _T_2451, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2538 = mux(_T_2452, _T_2453, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2539 = mux(_T_2454, _T_2455, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2540 = mux(_T_2456, _T_2457, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2541 = mux(_T_2458, _T_2459, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2542 = mux(_T_2460, _T_2461, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2543 = mux(_T_2462, _T_2463, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2544 = mux(_T_2464, _T_2465, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2545 = mux(_T_2466, _T_2467, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2546 = mux(_T_2468, _T_2469, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2547 = mux(_T_2470, _T_2471, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2548 = mux(_T_2472, _T_2473, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2549 = mux(_T_2474, _T_2475, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2550 = mux(_T_2476, _T_2477, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2551 = mux(_T_2478, _T_2480, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2552 = mux(_T_2481, _T_2483, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2553 = mux(_T_2484, _T_2486, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2554 = mux(_T_2487, _T_2489, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2555 = mux(_T_2490, _T_2492, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2556 = mux(_T_2493, _T_2495, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2557 = mux(_T_2496, _T_2498, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2558 = mux(_T_2499, _T_2501, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2559 = mux(_T_2502, _T_2503, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2560 = or(_T_2504, _T_2505) @[Mux.scala 27:72] node _T_2561 = or(_T_2560, _T_2506) @[Mux.scala 27:72] node _T_2562 = or(_T_2561, _T_2507) @[Mux.scala 27:72] node _T_2563 = or(_T_2562, _T_2508) @[Mux.scala 27:72] @@ -11910,1697 +11913,1702 @@ circuit el2_dec : node _T_2607 = or(_T_2606, _T_2552) @[Mux.scala 27:72] node _T_2608 = or(_T_2607, _T_2553) @[Mux.scala 27:72] node _T_2609 = or(_T_2608, _T_2554) @[Mux.scala 27:72] - wire _T_2610 : UInt @[Mux.scala 27:72] - _T_2610 <= _T_2609 @[Mux.scala 27:72] - io.dec_csr_rddata_d <= _T_2610 @[el2_dec_tlu_ctl.scala 2576:22] + node _T_2610 = or(_T_2609, _T_2555) @[Mux.scala 27:72] + node _T_2611 = or(_T_2610, _T_2556) @[Mux.scala 27:72] + node _T_2612 = or(_T_2611, _T_2557) @[Mux.scala 27:72] + node _T_2613 = or(_T_2612, _T_2558) @[Mux.scala 27:72] + node _T_2614 = or(_T_2613, _T_2559) @[Mux.scala 27:72] + wire _T_2615 : UInt @[Mux.scala 27:72] + _T_2615 <= _T_2614 @[Mux.scala 27:72] + io.dec_csr_rddata_d <= _T_2615 @[el2_dec_tlu_ctl.scala 2578:21] module el2_dec_decode_csr_read : input clock : Clock input reset : AsyncReset output io : {flip dec_csr_rdaddr_d : UInt<12>, csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}} - node _T = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1 = eq(_T, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_2 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_3 = eq(_T_2, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_4 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_5 = eq(_T_4, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_6 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_7 = eq(_T_6, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_8 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_9 = and(_T_1, _T_3) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_10 = and(_T_9, _T_5) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_11 = and(_T_10, _T_7) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_12 = and(_T_11, _T_8) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_misa <= _T_12 @[el2_dec_tlu_ctl.scala 2650:49] - node _T_13 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_14 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_15 = eq(_T_14, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_16 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_17 = eq(_T_16, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_18 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_19 = and(_T_13, _T_15) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_20 = and(_T_19, _T_17) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_21 = and(_T_20, _T_18) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mvendorid <= _T_21 @[el2_dec_tlu_ctl.scala 2651:49] - node _T_22 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_23 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_24 = eq(_T_23, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_25 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_26 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_27 = eq(_T_26, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_28 = and(_T_22, _T_24) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_29 = and(_T_28, _T_25) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_30 = and(_T_29, _T_27) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_marchid <= _T_30 @[el2_dec_tlu_ctl.scala 2652:57] - node _T_31 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_32 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_33 = eq(_T_32, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_34 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_35 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_36 = and(_T_31, _T_33) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_37 = and(_T_36, _T_34) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_38 = and(_T_37, _T_35) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mimpid <= _T_38 @[el2_dec_tlu_ctl.scala 2653:57] - node _T_39 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_40 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_41 = eq(_T_40, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_42 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_43 = and(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_44 = and(_T_43, _T_42) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhartid <= _T_44 @[el2_dec_tlu_ctl.scala 2654:57] - node _T_45 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_46 = eq(_T_45, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_47 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_49 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_50 = eq(_T_49, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_51 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_52 = eq(_T_51, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_53 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_54 = eq(_T_53, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_55 = and(_T_46, _T_48) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_56 = and(_T_55, _T_50) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_57 = and(_T_56, _T_52) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_58 = and(_T_57, _T_54) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mstatus <= _T_58 @[el2_dec_tlu_ctl.scala 2655:57] - node _T_59 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_61 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_62 = eq(_T_61, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_63 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_64 = eq(_T_63, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_65 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_66 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_67 = and(_T_60, _T_62) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_68 = and(_T_67, _T_64) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_69 = and(_T_68, _T_65) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_70 = and(_T_69, _T_66) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtvec <= _T_70 @[el2_dec_tlu_ctl.scala 2656:49] - node _T_71 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_72 = eq(_T_71, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_73 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_74 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_75 = and(_T_72, _T_73) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_76 = and(_T_75, _T_74) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mip <= _T_76 @[el2_dec_tlu_ctl.scala 2657:57] - node _T_77 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_78 = eq(_T_77, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_79 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_80 = eq(_T_79, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_81 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_82 = eq(_T_81, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_83 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_84 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_85 = eq(_T_84, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_86 = and(_T_78, _T_80) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_87 = and(_T_86, _T_82) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_88 = and(_T_87, _T_83) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_89 = and(_T_88, _T_85) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mie <= _T_89 @[el2_dec_tlu_ctl.scala 2658:57] - node _T_90 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_91 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_93 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_94 = eq(_T_93, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_95 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_96 = eq(_T_95, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_97 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_98 = eq(_T_97, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_99 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_100 = eq(_T_99, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_101 = and(_T_90, _T_92) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_102 = and(_T_101, _T_94) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_103 = and(_T_102, _T_96) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_104 = and(_T_103, _T_98) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_105 = and(_T_104, _T_100) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcyclel <= _T_105 @[el2_dec_tlu_ctl.scala 2659:57] - node _T_106 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_107 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_108 = eq(_T_107, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_109 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_111 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_112 = eq(_T_111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_113 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_114 = eq(_T_113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_115 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_116 = eq(_T_115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_117 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_119 = and(_T_106, _T_108) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_120 = and(_T_119, _T_110) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_121 = and(_T_120, _T_112) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_122 = and(_T_121, _T_114) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_123 = and(_T_122, _T_116) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_124 = and(_T_123, _T_118) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcycleh <= _T_124 @[el2_dec_tlu_ctl.scala 2660:57] - node _T_125 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_126 = eq(_T_125, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_127 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_128 = eq(_T_127, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_129 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_131 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_132 = eq(_T_131, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_133 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_135 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_136 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_138 = and(_T_126, _T_128) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_139 = and(_T_138, _T_130) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_140 = and(_T_139, _T_132) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_141 = and(_T_140, _T_134) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_142 = and(_T_141, _T_135) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_143 = and(_T_142, _T_137) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_minstretl <= _T_143 @[el2_dec_tlu_ctl.scala 2661:49] - node _T_144 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_145 = eq(_T_144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_146 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_147 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_148 = eq(_T_147, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_149 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_150 = eq(_T_149, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_151 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_152 = eq(_T_151, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_153 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_154 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_155 = eq(_T_154, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_156 = and(_T_145, _T_146) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_157 = and(_T_156, _T_148) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_158 = and(_T_157, _T_150) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_159 = and(_T_158, _T_152) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_160 = and(_T_159, _T_153) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_161 = and(_T_160, _T_155) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_minstreth <= _T_161 @[el2_dec_tlu_ctl.scala 2662:49] - node _T_162 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_163 = eq(_T_162, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_164 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_165 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_166 = eq(_T_165, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_167 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_168 = eq(_T_167, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_169 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_171 = and(_T_163, _T_164) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_172 = and(_T_171, _T_166) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_173 = and(_T_172, _T_168) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_174 = and(_T_173, _T_170) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mscratch <= _T_174 @[el2_dec_tlu_ctl.scala 2663:49] - node _T_175 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_177 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_178 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_179 = eq(_T_178, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_180 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_181 = and(_T_176, _T_177) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_182 = and(_T_181, _T_179) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_183 = and(_T_182, _T_180) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mepc <= _T_183 @[el2_dec_tlu_ctl.scala 2664:49] - node _T_184 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_186 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_187 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_188 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_189 = eq(_T_188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_190 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_191 = and(_T_190, _T_187) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_192 = and(_T_191, _T_189) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcause <= _T_192 @[el2_dec_tlu_ctl.scala 2665:57] - node _T_193 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_194 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_195 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_196 = and(_T_193, _T_194) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_197 = and(_T_196, _T_195) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mscause <= _T_197 @[el2_dec_tlu_ctl.scala 2666:57] - node _T_198 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_199 = eq(_T_198, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_200 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_201 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_202 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_203 = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_204 = and(_T_203, _T_201) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_205 = and(_T_204, _T_202) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtval <= _T_205 @[el2_dec_tlu_ctl.scala 2667:49] - node _T_206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_207 = eq(_T_206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_208 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_209 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_210 = eq(_T_209, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_211 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_212 = eq(_T_211, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_213 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_214 = eq(_T_213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_215 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_216 = eq(_T_215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_217 = and(_T_207, _T_208) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_218 = and(_T_217, _T_210) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_219 = and(_T_218, _T_212) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_220 = and(_T_219, _T_214) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_221 = and(_T_220, _T_216) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mrac <= _T_221 @[el2_dec_tlu_ctl.scala 2668:49] - node _T_222 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_223 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_224 = eq(_T_223, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_225 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_226 = eq(_T_225, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_227 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_228 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_229 = eq(_T_228, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_230 = and(_T_222, _T_224) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_231 = and(_T_230, _T_226) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_232 = and(_T_231, _T_227) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_233 = and(_T_232, _T_229) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dmst <= _T_233 @[el2_dec_tlu_ctl.scala 2669:49] - node _T_234 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_235 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_236 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_237 = eq(_T_236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_238 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_240 = and(_T_234, _T_235) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_241 = and(_T_240, _T_237) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_242 = and(_T_241, _T_239) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdseac <= _T_242 @[el2_dec_tlu_ctl.scala 2670:57] - node _T_243 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_244 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_245 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_246 = and(_T_243, _T_244) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_247 = and(_T_246, _T_245) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meihap <= _T_247 @[el2_dec_tlu_ctl.scala 2671:57] - node _T_248 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_250 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_251 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_252 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_253 = eq(_T_252, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_254 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_255 = eq(_T_254, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_256 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_258 = and(_T_249, _T_250) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_259 = and(_T_258, _T_251) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_260 = and(_T_259, _T_253) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_261 = and(_T_260, _T_255) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_262 = and(_T_261, _T_257) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meivt <= _T_262 @[el2_dec_tlu_ctl.scala 2672:49] - node _T_263 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_264 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_265 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_266 = eq(_T_265, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_267 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_268 = and(_T_263, _T_264) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_269 = and(_T_268, _T_266) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_270 = and(_T_269, _T_267) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meipt <= _T_270 @[el2_dec_tlu_ctl.scala 2673:49] - node _T_271 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_272 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_273 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_274 = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_275 = and(_T_274, _T_273) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicurpl <= _T_275 @[el2_dec_tlu_ctl.scala 2674:49] - node _T_276 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_277 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_278 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_279 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_280 = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_281 = and(_T_280, _T_278) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_282 = and(_T_281, _T_279) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicidpl <= _T_282 @[el2_dec_tlu_ctl.scala 2675:49] - node _T_283 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_284 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_285 = eq(_T_284, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_286 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_287 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_288 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_289 = eq(_T_288, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_290 = and(_T_283, _T_285) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_291 = and(_T_290, _T_286) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_292 = and(_T_291, _T_287) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_293 = and(_T_292, _T_289) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dcsr <= _T_293 @[el2_dec_tlu_ctl.scala 2676:49] - node _T_294 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_295 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_296 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_297 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_298 = eq(_T_297, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_299 = and(_T_294, _T_295) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_300 = and(_T_299, _T_296) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_301 = and(_T_300, _T_298) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcgc <= _T_301 @[el2_dec_tlu_ctl.scala 2677:49] - node _T_302 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_303 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_304 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_305 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_307 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_308 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_309 = and(_T_308, _T_304) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_310 = and(_T_309, _T_306) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_311 = and(_T_310, _T_307) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdc <= _T_311 @[el2_dec_tlu_ctl.scala 2678:49] - node _T_312 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_313 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_315 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_316 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_317 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_318 = and(_T_312, _T_314) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_319 = and(_T_318, _T_315) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_320 = and(_T_319, _T_316) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_321 = and(_T_320, _T_317) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dpc <= _T_321 @[el2_dec_tlu_ctl.scala 2679:57] - node _T_322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_323 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_324 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_325 = eq(_T_324, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_326 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_328 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_329 = eq(_T_328, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_330 = and(_T_322, _T_323) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_331 = and(_T_330, _T_325) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_332 = and(_T_331, _T_327) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_333 = and(_T_332, _T_329) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtsel <= _T_333 @[el2_dec_tlu_ctl.scala 2680:49] - node _T_334 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_335 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_336 = eq(_T_335, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_337 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_339 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_340 = and(_T_334, _T_336) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_341 = and(_T_340, _T_338) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_342 = and(_T_341, _T_339) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtdata1 <= _T_342 @[el2_dec_tlu_ctl.scala 2681:57] - node _T_343 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_344 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_345 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_347 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_348 = and(_T_343, _T_344) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_349 = and(_T_348, _T_346) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_350 = and(_T_349, _T_347) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtdata2 <= _T_350 @[el2_dec_tlu_ctl.scala 2682:57] - node _T_351 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_352 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_354 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_355 = eq(_T_354, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_356 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_358 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_359 = eq(_T_358, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_360 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_361 = and(_T_351, _T_353) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_362 = and(_T_361, _T_355) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_363 = and(_T_362, _T_357) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_364 = and(_T_363, _T_359) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_365 = and(_T_364, _T_360) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc3 <= _T_365 @[el2_dec_tlu_ctl.scala 2683:57] - node _T_366 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_367 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_368 = eq(_T_367, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_369 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_370 = eq(_T_369, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_371 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_372 = eq(_T_371, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_373 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_374 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_375 = eq(_T_374, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_376 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_377 = eq(_T_376, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_378 = and(_T_366, _T_368) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_379 = and(_T_378, _T_370) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_380 = and(_T_379, _T_372) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_381 = and(_T_380, _T_373) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_382 = and(_T_381, _T_375) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_383 = and(_T_382, _T_377) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc4 <= _T_383 @[el2_dec_tlu_ctl.scala 2684:57] - node _T_384 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_385 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_386 = eq(_T_385, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_387 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_388 = eq(_T_387, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_389 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_390 = eq(_T_389, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_391 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_393 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_394 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_395 = and(_T_394, _T_388) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_396 = and(_T_395, _T_390) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_397 = and(_T_396, _T_392) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_398 = and(_T_397, _T_393) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc5 <= _T_398 @[el2_dec_tlu_ctl.scala 2685:57] - node _T_399 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_401 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_402 = eq(_T_401, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_403 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_404 = eq(_T_403, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_405 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_407 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_408 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_409 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_410 = eq(_T_409, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_411 = and(_T_400, _T_402) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_412 = and(_T_411, _T_404) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_413 = and(_T_412, _T_406) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_414 = and(_T_413, _T_407) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_415 = and(_T_414, _T_408) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_416 = and(_T_415, _T_410) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc6 <= _T_416 @[el2_dec_tlu_ctl.scala 2686:57] - node _T_417 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_418 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_420 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_421 = eq(_T_420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_422 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_423 = eq(_T_422, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_424 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_425 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_426 = and(_T_417, _T_419) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_427 = and(_T_426, _T_421) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_428 = and(_T_427, _T_423) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_429 = and(_T_428, _T_424) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_430 = and(_T_429, _T_425) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc3h <= _T_430 @[el2_dec_tlu_ctl.scala 2687:57] - node _T_431 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_432 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_433 = eq(_T_432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_434 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_436 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_437 = eq(_T_436, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_438 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_439 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_440 = eq(_T_439, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_441 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_442 = eq(_T_441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_443 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_444 = and(_T_443, _T_435) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_445 = and(_T_444, _T_437) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_446 = and(_T_445, _T_438) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_447 = and(_T_446, _T_440) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_448 = and(_T_447, _T_442) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc4h <= _T_448 @[el2_dec_tlu_ctl.scala 2688:57] - node _T_449 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_450 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_452 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_453 = eq(_T_452, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_454 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_455 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_456 = eq(_T_455, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_457 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_458 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_459 = and(_T_458, _T_453) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_460 = and(_T_459, _T_454) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_461 = and(_T_460, _T_456) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_462 = and(_T_461, _T_457) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc5h <= _T_462 @[el2_dec_tlu_ctl.scala 2689:57] - node _T_463 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_464 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_465 = eq(_T_464, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_466 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_468 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_469 = eq(_T_468, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_470 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_471 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_472 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_473 = eq(_T_472, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_474 = and(_T_463, _T_465) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_475 = and(_T_474, _T_467) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_476 = and(_T_475, _T_469) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_477 = and(_T_476, _T_470) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_478 = and(_T_477, _T_471) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_479 = and(_T_478, _T_473) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc6h <= _T_479 @[el2_dec_tlu_ctl.scala 2690:57] - node _T_480 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_482 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_483 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_484 = eq(_T_483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_485 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_487 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_488 = eq(_T_487, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_489 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_490 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_491 = and(_T_490, _T_484) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_492 = and(_T_491, _T_486) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_493 = and(_T_492, _T_488) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_494 = and(_T_493, _T_489) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme3 <= _T_494 @[el2_dec_tlu_ctl.scala 2691:57] - node _T_495 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_496 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_498 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_499 = eq(_T_498, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_500 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_501 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_503 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_504 = eq(_T_503, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_505 = and(_T_495, _T_497) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_506 = and(_T_505, _T_499) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_507 = and(_T_506, _T_500) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_508 = and(_T_507, _T_502) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_509 = and(_T_508, _T_504) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme4 <= _T_509 @[el2_dec_tlu_ctl.scala 2692:57] - node _T_510 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_511 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_512 = eq(_T_511, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_513 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_514 = eq(_T_513, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_515 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_516 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_517 = eq(_T_516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_518 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_519 = and(_T_510, _T_512) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_520 = and(_T_519, _T_514) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_521 = and(_T_520, _T_515) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_522 = and(_T_521, _T_517) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_523 = and(_T_522, _T_518) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme5 <= _T_523 @[el2_dec_tlu_ctl.scala 2693:57] - node _T_524 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_525 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_527 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_528 = eq(_T_527, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_529 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_530 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_531 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_532 = eq(_T_531, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_533 = and(_T_524, _T_526) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_534 = and(_T_533, _T_528) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_535 = and(_T_534, _T_529) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_536 = and(_T_535, _T_530) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_537 = and(_T_536, _T_532) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme6 <= _T_537 @[el2_dec_tlu_ctl.scala 2694:57] - node _T_538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_539 = eq(_T_538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_540 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_541 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_542 = eq(_T_541, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_544 = eq(_T_543, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_545 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_546 = eq(_T_545, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_547 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_548 = eq(_T_547, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_549 = and(_T_539, _T_540) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_550 = and(_T_549, _T_542) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_551 = and(_T_550, _T_544) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_552 = and(_T_551, _T_546) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_553 = and(_T_552, _T_548) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcountinhibit <= _T_553 @[el2_dec_tlu_ctl.scala 2695:41] - node _T_554 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_555 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_556 = eq(_T_555, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_557 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_558 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_559 = eq(_T_558, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_560 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_561 = eq(_T_560, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_562 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_563 = and(_T_562, _T_557) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_564 = and(_T_563, _T_559) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_565 = and(_T_564, _T_561) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitctl0 <= _T_565 @[el2_dec_tlu_ctl.scala 2696:57] - node _T_566 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_567 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_569 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_570 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_571 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_572 = and(_T_566, _T_568) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_573 = and(_T_572, _T_569) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_574 = and(_T_573, _T_570) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_575 = and(_T_574, _T_571) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitctl1 <= _T_575 @[el2_dec_tlu_ctl.scala 2697:57] - node _T_576 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_577 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_578 = eq(_T_577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_579 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_580 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_581 = eq(_T_580, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_582 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_583 = and(_T_576, _T_578) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_584 = and(_T_583, _T_579) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_585 = and(_T_584, _T_581) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_586 = and(_T_585, _T_582) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitb0 <= _T_586 @[el2_dec_tlu_ctl.scala 2698:49] - node _T_587 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_588 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_589 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_590 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_591 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_592 = eq(_T_591, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_593 = and(_T_587, _T_588) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_594 = and(_T_593, _T_589) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_595 = and(_T_594, _T_590) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_596 = and(_T_595, _T_592) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitb1 <= _T_596 @[el2_dec_tlu_ctl.scala 2699:49] - node _T_597 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_598 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_599 = eq(_T_598, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_600 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_601 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_602 = eq(_T_601, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_603 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_604 = eq(_T_603, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_605 = and(_T_597, _T_599) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_606 = and(_T_605, _T_600) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_607 = and(_T_606, _T_602) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_608 = and(_T_607, _T_604) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitcnt0 <= _T_608 @[el2_dec_tlu_ctl.scala 2700:57] - node _T_609 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_610 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_611 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_612 = eq(_T_611, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_613 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_614 = and(_T_609, _T_610) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_615 = and(_T_614, _T_612) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_616 = and(_T_615, _T_613) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitcnt1 <= _T_616 @[el2_dec_tlu_ctl.scala 2701:57] - node _T_617 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_618 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_619 = eq(_T_618, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_620 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_621 = eq(_T_620, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_622 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_623 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_624 = and(_T_617, _T_619) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_625 = and(_T_624, _T_621) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_626 = and(_T_625, _T_622) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_627 = and(_T_626, _T_623) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mpmc <= _T_627 @[el2_dec_tlu_ctl.scala 2702:49] - node _T_628 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_629 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_630 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_631 = eq(_T_630, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_632 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_633 = eq(_T_632, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_634 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_635 = eq(_T_634, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_636 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_637 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_638 = and(_T_637, _T_631) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_639 = and(_T_638, _T_633) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_640 = and(_T_639, _T_635) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_641 = and(_T_640, _T_636) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcpc <= _T_641 @[el2_dec_tlu_ctl.scala 2703:49] - node _T_642 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_643 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_644 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_645 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_646 = eq(_T_645, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_647 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_648 = and(_T_647, _T_644) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_649 = and(_T_648, _T_646) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicpct <= _T_649 @[el2_dec_tlu_ctl.scala 2704:57] - node _T_650 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_651 = eq(_T_650, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_652 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_653 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_654 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_655 = eq(_T_654, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_656 = and(_T_651, _T_652) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_657 = and(_T_656, _T_653) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_658 = and(_T_657, _T_655) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdeau <= _T_658 @[el2_dec_tlu_ctl.scala 2705:49] - node _T_659 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_660 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_661 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_662 = eq(_T_661, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_663 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_664 = eq(_T_663, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_665 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_667 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_668 = and(_T_667, _T_662) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_669 = and(_T_668, _T_664) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_670 = and(_T_669, _T_666) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_micect <= _T_670 @[el2_dec_tlu_ctl.scala 2706:57] - node _T_671 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_672 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_673 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_674 = eq(_T_673, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_675 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_676 = and(_T_671, _T_672) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_677 = and(_T_676, _T_674) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_678 = and(_T_677, _T_675) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_miccmect <= _T_678 @[el2_dec_tlu_ctl.scala 2707:49] - node _T_679 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_680 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_681 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_682 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_683 = eq(_T_682, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_684 = and(_T_679, _T_680) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_685 = and(_T_684, _T_681) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_686 = and(_T_685, _T_683) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdccmect <= _T_686 @[el2_dec_tlu_ctl.scala 2708:49] - node _T_687 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_688 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_689 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_690 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_691 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_692 = eq(_T_691, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_693 = and(_T_687, _T_688) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_694 = and(_T_693, _T_689) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_695 = and(_T_694, _T_690) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_696 = and(_T_695, _T_692) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdht <= _T_696 @[el2_dec_tlu_ctl.scala 2709:49] - node _T_697 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_698 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_699 = eq(_T_698, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_700 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_701 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_702 = and(_T_697, _T_699) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_703 = and(_T_702, _T_700) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_704 = and(_T_703, _T_701) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdhs <= _T_704 @[el2_dec_tlu_ctl.scala 2710:49] - node _T_705 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_706 = eq(_T_705, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_707 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_708 = eq(_T_707, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_709 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_710 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_711 = eq(_T_710, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_712 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_713 = eq(_T_712, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_714 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_715 = eq(_T_714, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_716 = and(_T_706, _T_708) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_717 = and(_T_716, _T_709) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_718 = and(_T_717, _T_711) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_719 = and(_T_718, _T_713) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_720 = and(_T_719, _T_715) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicawics <= _T_720 @[el2_dec_tlu_ctl.scala 2711:49] - node _T_721 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_722 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_723 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_724 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_725 = eq(_T_724, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_726 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_727 = and(_T_726, _T_723) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_728 = and(_T_727, _T_725) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad0h <= _T_728 @[el2_dec_tlu_ctl.scala 2712:57] - node _T_729 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_730 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_731 = eq(_T_730, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_732 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_733 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_734 = eq(_T_733, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_735 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_736 = and(_T_729, _T_731) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_737 = and(_T_736, _T_732) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_738 = and(_T_737, _T_734) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_739 = and(_T_738, _T_735) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad0 <= _T_739 @[el2_dec_tlu_ctl.scala 2713:57] - node _T_740 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_741 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_742 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_743 = eq(_T_742, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_744 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_745 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_746 = eq(_T_745, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_747 = and(_T_740, _T_741) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_748 = and(_T_747, _T_743) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_749 = and(_T_748, _T_744) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_750 = and(_T_749, _T_746) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad1 <= _T_750 @[el2_dec_tlu_ctl.scala 2714:57] - node _T_751 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_752 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_753 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_754 = eq(_T_753, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_755 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_756 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_757 = and(_T_751, _T_752) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_758 = and(_T_757, _T_754) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_759 = and(_T_758, _T_755) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_760 = and(_T_759, _T_756) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicago <= _T_760 @[el2_dec_tlu_ctl.scala 2715:57] - node _T_761 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_762 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_763 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_764 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_765 = eq(_T_764, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_766 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_767 = and(_T_761, _T_762) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_768 = and(_T_767, _T_763) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_769 = and(_T_768, _T_765) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_770 = and(_T_769, _T_766) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_771 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_772 = eq(_T_771, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_773 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_774 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_775 = eq(_T_774, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_776 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_778 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_779 = eq(_T_778, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_780 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_781 = eq(_T_780, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_782 = and(_T_772, _T_773) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_783 = and(_T_782, _T_775) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_784 = and(_T_783, _T_777) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_785 = and(_T_784, _T_779) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_786 = and(_T_785, _T_781) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_787 = or(_T_770, _T_786) @[el2_dec_tlu_ctl.scala 2716:73] - node _T_788 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_789 = eq(_T_788, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_790 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_791 = eq(_T_790, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_792 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_794 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_795 = eq(_T_794, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_796 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_798 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_799 = and(_T_789, _T_791) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_800 = and(_T_799, _T_793) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_801 = and(_T_800, _T_795) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_802 = and(_T_801, _T_797) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_803 = and(_T_802, _T_798) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_804 = or(_T_787, _T_803) @[el2_dec_tlu_ctl.scala 2716:113] - node _T_805 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_806 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_807 = eq(_T_806, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_808 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_809 = eq(_T_808, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_810 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_811 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_812 = eq(_T_811, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_813 = and(_T_805, _T_807) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_814 = and(_T_813, _T_809) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_815 = and(_T_814, _T_810) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_816 = and(_T_815, _T_812) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_817 = or(_T_804, _T_816) @[el2_dec_tlu_ctl.scala 2716:147] - node _T_818 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_819 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_820 = eq(_T_819, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_821 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_822 = eq(_T_821, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_823 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_824 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_825 = eq(_T_824, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_826 = and(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_827 = and(_T_826, _T_822) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_828 = and(_T_827, _T_823) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_829 = and(_T_828, _T_825) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_830 = or(_T_817, _T_829) @[el2_dec_tlu_ctl.scala 2717:41] - node _T_831 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_832 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_834 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_835 = eq(_T_834, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_836 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_837 = eq(_T_836, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_838 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_839 = eq(_T_838, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_840 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_841 = and(_T_831, _T_833) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_842 = and(_T_841, _T_835) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_843 = and(_T_842, _T_837) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_844 = and(_T_843, _T_839) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_845 = and(_T_844, _T_840) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_846 = or(_T_830, _T_845) @[el2_dec_tlu_ctl.scala 2717:81] - io.csr_pkt.presync <= _T_846 @[el2_dec_tlu_ctl.scala 2716:26] - node _T_847 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_848 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_849 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_850 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_852 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_853 = and(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_854 = and(_T_853, _T_849) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_855 = and(_T_854, _T_851) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_856 = and(_T_855, _T_852) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_857 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_859 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_860 = eq(_T_859, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_861 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_862 = eq(_T_861, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_863 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_864 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_865 = and(_T_858, _T_860) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_866 = and(_T_865, _T_862) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_867 = and(_T_866, _T_863) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_868 = and(_T_867, _T_864) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_869 = or(_T_856, _T_868) @[el2_dec_tlu_ctl.scala 2718:73] - node _T_870 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_871 = eq(_T_870, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_872 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_873 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_874 = eq(_T_873, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_875 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_876 = and(_T_871, _T_872) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_877 = and(_T_876, _T_874) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_878 = and(_T_877, _T_875) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_879 = or(_T_869, _T_878) @[el2_dec_tlu_ctl.scala 2718:113] - node _T_880 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_881 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_882 = eq(_T_881, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_883 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_884 = eq(_T_883, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_885 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_886 = and(_T_880, _T_882) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_887 = and(_T_886, _T_884) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_888 = and(_T_887, _T_885) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_889 = or(_T_879, _T_888) @[el2_dec_tlu_ctl.scala 2718:154] - node _T_890 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_891 = eq(_T_890, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_892 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_893 = eq(_T_892, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_894 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_895 = eq(_T_894, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_896 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_897 = eq(_T_896, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_898 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_899 = eq(_T_898, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_900 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_901 = eq(_T_900, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_902 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_903 = eq(_T_902, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_904 = and(_T_891, _T_893) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_905 = and(_T_904, _T_895) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_906 = and(_T_905, _T_897) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_907 = and(_T_906, _T_899) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_908 = and(_T_907, _T_901) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_909 = and(_T_908, _T_903) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_910 = or(_T_889, _T_909) @[el2_dec_tlu_ctl.scala 2719:41] - node _T_911 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_912 = eq(_T_911, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_913 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_914 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_915 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_916 = eq(_T_915, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_917 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_918 = eq(_T_917, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_919 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_920 = eq(_T_919, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_921 = and(_T_912, _T_913) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_922 = and(_T_921, _T_914) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_923 = and(_T_922, _T_916) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_924 = and(_T_923, _T_918) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_925 = and(_T_924, _T_920) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_926 = or(_T_910, _T_925) @[el2_dec_tlu_ctl.scala 2719:81] - node _T_927 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_928 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_929 = eq(_T_928, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_930 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_931 = eq(_T_930, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_932 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_933 = eq(_T_932, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_934 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_935 = and(_T_927, _T_929) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_936 = and(_T_935, _T_931) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_937 = and(_T_936, _T_933) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_938 = and(_T_937, _T_934) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_939 = or(_T_926, _T_938) @[el2_dec_tlu_ctl.scala 2719:114] - io.csr_pkt.postsync <= _T_939 @[el2_dec_tlu_ctl.scala 2718:24] - node _T_940 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_941 = eq(_T_940, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_942 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_943 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_944 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_945 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_946 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_947 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_948 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_949 = eq(_T_948, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_950 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_951 = eq(_T_950, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_952 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_953 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_954 = eq(_T_953, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_955 = and(_T_941, _T_942) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_956 = and(_T_955, _T_943) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_957 = and(_T_956, _T_944) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_958 = and(_T_957, _T_945) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_959 = and(_T_958, _T_946) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_960 = and(_T_959, _T_947) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_961 = and(_T_960, _T_949) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_962 = and(_T_961, _T_951) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_963 = and(_T_962, _T_952) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_964 = and(_T_963, _T_954) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_965 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_966 = eq(_T_965, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_967 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_968 = eq(_T_967, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_969 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_970 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_971 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_972 = eq(_T_971, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_973 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_974 = eq(_T_973, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_975 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_976 = eq(_T_975, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_977 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_978 = eq(_T_977, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_979 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_980 = eq(_T_979, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_981 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_982 = eq(_T_981, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_983 = and(_T_966, _T_968) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_984 = and(_T_983, _T_969) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_985 = and(_T_984, _T_970) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_986 = and(_T_985, _T_972) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_987 = and(_T_986, _T_974) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_988 = and(_T_987, _T_976) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_989 = and(_T_988, _T_978) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_990 = and(_T_989, _T_980) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_991 = and(_T_990, _T_982) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_992 = or(_T_964, _T_991) @[el2_dec_tlu_ctl.scala 2721:73] - node _T_993 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_995 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_996 = eq(_T_995, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_997 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_998 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_999 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1000 = eq(_T_999, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1001 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1002 = eq(_T_1001, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1003 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1004 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1005 = eq(_T_1004, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1006 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1008 = and(_T_994, _T_996) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1009 = and(_T_1008, _T_997) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1010 = and(_T_1009, _T_998) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1011 = and(_T_1010, _T_1000) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1012 = and(_T_1011, _T_1002) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1013 = and(_T_1012, _T_1003) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1014 = and(_T_1013, _T_1005) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1015 = and(_T_1014, _T_1007) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1016 = or(_T_992, _T_1015) @[el2_dec_tlu_ctl.scala 2721:121] - node _T_1017 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1018 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1019 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1020 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1021 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1022 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1023 = eq(_T_1022, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1024 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1025 = eq(_T_1024, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1026 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1027 = eq(_T_1026, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1028 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1029 = eq(_T_1028, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1030 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1031 = eq(_T_1030, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1032 = and(_T_1017, _T_1018) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1033 = and(_T_1032, _T_1019) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1034 = and(_T_1033, _T_1020) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1035 = and(_T_1034, _T_1021) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1036 = and(_T_1035, _T_1023) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1037 = and(_T_1036, _T_1025) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1038 = and(_T_1037, _T_1027) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1039 = and(_T_1038, _T_1029) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1040 = and(_T_1039, _T_1031) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1041 = or(_T_1016, _T_1040) @[el2_dec_tlu_ctl.scala 2722:57] - node _T_1042 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1043 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1045 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1046 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1047 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1049 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1050 = eq(_T_1049, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1051 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1053 = and(_T_1042, _T_1044) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1054 = and(_T_1053, _T_1045) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1055 = and(_T_1054, _T_1046) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1056 = and(_T_1055, _T_1048) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1057 = and(_T_1056, _T_1050) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1058 = and(_T_1057, _T_1052) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1059 = or(_T_1041, _T_1058) @[el2_dec_tlu_ctl.scala 2722:105] - node _T_1060 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1061 = eq(_T_1060, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1062 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1063 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1064 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1065 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1066 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1067 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1068 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1069 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1070 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1071 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1072 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1073 = and(_T_1061, _T_1062) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1074 = and(_T_1073, _T_1063) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1075 = and(_T_1074, _T_1064) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1076 = and(_T_1075, _T_1065) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1077 = and(_T_1076, _T_1066) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1078 = and(_T_1077, _T_1067) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1079 = and(_T_1078, _T_1068) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1080 = and(_T_1079, _T_1069) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1081 = and(_T_1080, _T_1070) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1082 = and(_T_1081, _T_1071) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1083 = and(_T_1082, _T_1072) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1084 = or(_T_1059, _T_1083) @[el2_dec_tlu_ctl.scala 2723:65] - node _T_1085 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1086 = eq(_T_1085, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1087 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1088 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1089 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1090 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1091 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1092 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1093 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1094 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1095 = eq(_T_1094, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1096 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1097 = eq(_T_1096, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1098 = and(_T_1086, _T_1087) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1099 = and(_T_1098, _T_1088) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1100 = and(_T_1099, _T_1089) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1101 = and(_T_1100, _T_1090) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1102 = and(_T_1101, _T_1091) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1103 = and(_T_1102, _T_1092) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1104 = and(_T_1103, _T_1093) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1105 = and(_T_1104, _T_1095) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1106 = and(_T_1105, _T_1097) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1107 = or(_T_1084, _T_1106) @[el2_dec_tlu_ctl.scala 2723:113] - node _T_1108 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1109 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1110 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1111 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1112 = eq(_T_1111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1113 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1114 = eq(_T_1113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1115 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1116 = eq(_T_1115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1117 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1118 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1119 = eq(_T_1118, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1120 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1121 = eq(_T_1120, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1122 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1123 = and(_T_1108, _T_1109) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1124 = and(_T_1123, _T_1110) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1125 = and(_T_1124, _T_1112) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1126 = and(_T_1125, _T_1114) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1127 = and(_T_1126, _T_1116) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1128 = and(_T_1127, _T_1117) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1129 = and(_T_1128, _T_1119) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1130 = and(_T_1129, _T_1121) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1131 = and(_T_1130, _T_1122) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1132 = or(_T_1107, _T_1131) @[el2_dec_tlu_ctl.scala 2724:57] - node _T_1133 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1135 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1136 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1137 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1138 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1139 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1140 = eq(_T_1139, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1141 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1142 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1144 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1145 = eq(_T_1144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1146 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1148 = and(_T_1134, _T_1135) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1149 = and(_T_1148, _T_1136) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1150 = and(_T_1149, _T_1137) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1151 = and(_T_1150, _T_1138) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1152 = and(_T_1151, _T_1140) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1153 = and(_T_1152, _T_1141) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1154 = and(_T_1153, _T_1143) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1155 = and(_T_1154, _T_1145) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1156 = and(_T_1155, _T_1147) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1157 = or(_T_1132, _T_1156) @[el2_dec_tlu_ctl.scala 2724:113] - node _T_1158 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1159 = eq(_T_1158, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1160 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1161 = eq(_T_1160, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1162 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1163 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1164 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1165 = eq(_T_1164, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1166 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1167 = eq(_T_1166, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1168 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1169 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1170 = and(_T_1159, _T_1161) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1171 = and(_T_1170, _T_1162) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1172 = and(_T_1171, _T_1163) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1173 = and(_T_1172, _T_1165) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1174 = and(_T_1173, _T_1167) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1175 = and(_T_1174, _T_1168) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1176 = and(_T_1175, _T_1169) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1177 = or(_T_1157, _T_1176) @[el2_dec_tlu_ctl.scala 2725:57] - node _T_1178 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1179 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1180 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1181 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1182 = eq(_T_1181, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1183 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1184 = eq(_T_1183, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1185 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1186 = eq(_T_1185, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1187 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1188 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1189 = eq(_T_1188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1190 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1191 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1192 = eq(_T_1191, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1193 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1195 = and(_T_1178, _T_1179) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1196 = and(_T_1195, _T_1180) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1197 = and(_T_1196, _T_1182) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1198 = and(_T_1197, _T_1184) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1199 = and(_T_1198, _T_1186) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1200 = and(_T_1199, _T_1187) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1201 = and(_T_1200, _T_1189) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1202 = and(_T_1201, _T_1190) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1203 = and(_T_1202, _T_1192) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1204 = and(_T_1203, _T_1194) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1205 = or(_T_1177, _T_1204) @[el2_dec_tlu_ctl.scala 2725:113] - node _T_1206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1207 = eq(_T_1206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1208 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1209 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1210 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1211 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1212 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1213 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1215 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1217 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1218 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1219 = and(_T_1207, _T_1208) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1220 = and(_T_1219, _T_1209) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1221 = and(_T_1220, _T_1210) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1222 = and(_T_1221, _T_1211) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1223 = and(_T_1222, _T_1212) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1224 = and(_T_1223, _T_1214) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1225 = and(_T_1224, _T_1216) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1226 = and(_T_1225, _T_1217) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1227 = and(_T_1226, _T_1218) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1228 = or(_T_1205, _T_1227) @[el2_dec_tlu_ctl.scala 2726:57] - node _T_1229 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1230 = eq(_T_1229, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1231 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1232 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1233 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1234 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1235 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1236 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1237 = eq(_T_1236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1238 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1239 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1240 = eq(_T_1239, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1241 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1242 = and(_T_1230, _T_1231) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1243 = and(_T_1242, _T_1232) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1244 = and(_T_1243, _T_1233) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1245 = and(_T_1244, _T_1234) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1246 = and(_T_1245, _T_1235) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1247 = and(_T_1246, _T_1237) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1248 = and(_T_1247, _T_1238) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1249 = and(_T_1248, _T_1240) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1250 = and(_T_1249, _T_1241) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1251 = or(_T_1228, _T_1250) @[el2_dec_tlu_ctl.scala 2726:113] - node _T_1252 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1253 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1254 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1255 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1256 = eq(_T_1255, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1257 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1258 = eq(_T_1257, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1259 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1261 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1262 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1263 = eq(_T_1262, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1264 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1265 = eq(_T_1264, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1266 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1267 = and(_T_1252, _T_1253) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1268 = and(_T_1267, _T_1254) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1269 = and(_T_1268, _T_1256) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1270 = and(_T_1269, _T_1258) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1271 = and(_T_1270, _T_1260) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1272 = and(_T_1271, _T_1261) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1273 = and(_T_1272, _T_1263) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1274 = and(_T_1273, _T_1265) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1275 = and(_T_1274, _T_1266) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1276 = or(_T_1251, _T_1275) @[el2_dec_tlu_ctl.scala 2727:57] - node _T_1277 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1279 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1280 = eq(_T_1279, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1281 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1282 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1283 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1284 = eq(_T_1283, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1285 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1286 = eq(_T_1285, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1287 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1288 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1289 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1290 = and(_T_1278, _T_1280) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1291 = and(_T_1290, _T_1281) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1292 = and(_T_1291, _T_1282) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1293 = and(_T_1292, _T_1284) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1294 = and(_T_1293, _T_1286) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1295 = and(_T_1294, _T_1287) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1296 = and(_T_1295, _T_1288) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1297 = and(_T_1296, _T_1289) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1298 = or(_T_1276, _T_1297) @[el2_dec_tlu_ctl.scala 2727:113] - node _T_1299 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1300 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1301 = eq(_T_1300, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1302 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1303 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1304 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1305 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1307 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1309 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1310 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1312 = and(_T_1299, _T_1301) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1313 = and(_T_1312, _T_1302) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1314 = and(_T_1313, _T_1303) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1315 = and(_T_1314, _T_1304) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1316 = and(_T_1315, _T_1306) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1317 = and(_T_1316, _T_1308) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1318 = and(_T_1317, _T_1309) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1319 = and(_T_1318, _T_1311) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1320 = or(_T_1298, _T_1319) @[el2_dec_tlu_ctl.scala 2728:65] - node _T_1321 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1324 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1325 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1326 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1327 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1328 = eq(_T_1327, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1329 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1330 = eq(_T_1329, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1331 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1332 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1334 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1336 = and(_T_1321, _T_1323) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1337 = and(_T_1336, _T_1324) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1338 = and(_T_1337, _T_1325) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1339 = and(_T_1338, _T_1326) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1340 = and(_T_1339, _T_1328) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1341 = and(_T_1340, _T_1330) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1342 = and(_T_1341, _T_1331) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1343 = and(_T_1342, _T_1333) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1344 = and(_T_1343, _T_1335) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1345 = or(_T_1320, _T_1344) @[el2_dec_tlu_ctl.scala 2728:121] - node _T_1346 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1347 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1349 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1350 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1351 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1352 = eq(_T_1351, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1353 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1355 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1356 = and(_T_1346, _T_1348) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1357 = and(_T_1356, _T_1349) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1358 = and(_T_1357, _T_1350) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1359 = and(_T_1358, _T_1352) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1360 = and(_T_1359, _T_1354) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1361 = and(_T_1360, _T_1355) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1362 = or(_T_1345, _T_1361) @[el2_dec_tlu_ctl.scala 2729:57] - node _T_1363 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1364 = eq(_T_1363, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1365 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1366 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1367 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1368 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1369 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1370 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1371 = eq(_T_1370, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1372 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1373 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1375 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1376 = and(_T_1364, _T_1365) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1377 = and(_T_1376, _T_1366) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1378 = and(_T_1377, _T_1367) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1379 = and(_T_1378, _T_1368) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1380 = and(_T_1379, _T_1369) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1381 = and(_T_1380, _T_1371) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1382 = and(_T_1381, _T_1372) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1383 = and(_T_1382, _T_1374) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1384 = and(_T_1383, _T_1375) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1385 = or(_T_1362, _T_1384) @[el2_dec_tlu_ctl.scala 2729:113] - node _T_1386 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1387 = eq(_T_1386, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1388 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1389 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1390 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1391 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1392 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1393 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1394 = eq(_T_1393, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1395 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1396 = eq(_T_1395, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1397 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1398 = eq(_T_1397, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1399 = and(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1400 = and(_T_1399, _T_1389) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1401 = and(_T_1400, _T_1390) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1402 = and(_T_1401, _T_1391) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1403 = and(_T_1402, _T_1392) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1404 = and(_T_1403, _T_1394) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1405 = and(_T_1404, _T_1396) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1406 = and(_T_1405, _T_1398) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1407 = or(_T_1385, _T_1406) @[el2_dec_tlu_ctl.scala 2730:57] - node _T_1408 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1409 = eq(_T_1408, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1410 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1411 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1412 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1413 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1414 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1415 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1417 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1418 = eq(_T_1417, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1419 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1420 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1421 = eq(_T_1420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1422 = and(_T_1409, _T_1410) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1423 = and(_T_1422, _T_1411) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1424 = and(_T_1423, _T_1412) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1425 = and(_T_1424, _T_1413) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1426 = and(_T_1425, _T_1414) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1427 = and(_T_1426, _T_1416) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1428 = and(_T_1427, _T_1418) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1429 = and(_T_1428, _T_1419) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1430 = and(_T_1429, _T_1421) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1431 = or(_T_1407, _T_1430) @[el2_dec_tlu_ctl.scala 2730:113] - node _T_1432 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1434 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1435 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1436 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1437 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1438 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1440 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1441 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1442 = eq(_T_1441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1443 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1444 = eq(_T_1443, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1445 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1447 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1448 = eq(_T_1447, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1449 = and(_T_1433, _T_1434) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1450 = and(_T_1449, _T_1435) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1451 = and(_T_1450, _T_1436) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1452 = and(_T_1451, _T_1437) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1453 = and(_T_1452, _T_1439) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1454 = and(_T_1453, _T_1440) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1455 = and(_T_1454, _T_1442) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1456 = and(_T_1455, _T_1444) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1457 = and(_T_1456, _T_1446) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1458 = and(_T_1457, _T_1448) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1459 = or(_T_1431, _T_1458) @[el2_dec_tlu_ctl.scala 2731:57] - node _T_1460 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1461 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1463 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1464 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1465 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1467 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1468 = eq(_T_1467, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1469 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1470 = and(_T_1460, _T_1462) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1471 = and(_T_1470, _T_1463) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1472 = and(_T_1471, _T_1464) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1473 = and(_T_1472, _T_1466) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1474 = and(_T_1473, _T_1468) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1475 = and(_T_1474, _T_1469) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1476 = or(_T_1459, _T_1475) @[el2_dec_tlu_ctl.scala 2731:105] - node _T_1477 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1478 = eq(_T_1477, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1479 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1480 = eq(_T_1479, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1481 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1482 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1483 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1485 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1486 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1488 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1489 = eq(_T_1488, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1490 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1492 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1494 = and(_T_1478, _T_1480) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1495 = and(_T_1494, _T_1481) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1496 = and(_T_1495, _T_1482) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1497 = and(_T_1496, _T_1484) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1498 = and(_T_1497, _T_1485) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1499 = and(_T_1498, _T_1487) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1500 = and(_T_1499, _T_1489) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1501 = and(_T_1500, _T_1491) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1502 = and(_T_1501, _T_1493) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1503 = or(_T_1476, _T_1502) @[el2_dec_tlu_ctl.scala 2732:65] - node _T_1504 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1505 = eq(_T_1504, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1506 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1507 = eq(_T_1506, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1508 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1509 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1510 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1511 = eq(_T_1510, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1512 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1513 = eq(_T_1512, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1514 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1515 = eq(_T_1514, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1516 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1517 = eq(_T_1516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1518 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1519 = eq(_T_1518, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1520 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1522 = and(_T_1505, _T_1507) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1523 = and(_T_1522, _T_1508) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1524 = and(_T_1523, _T_1509) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1525 = and(_T_1524, _T_1511) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1526 = and(_T_1525, _T_1513) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1527 = and(_T_1526, _T_1515) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1528 = and(_T_1527, _T_1517) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1529 = and(_T_1528, _T_1519) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1530 = and(_T_1529, _T_1521) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1531 = or(_T_1503, _T_1530) @[el2_dec_tlu_ctl.scala 2732:113] - node _T_1532 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1533 = eq(_T_1532, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1534 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1535 = eq(_T_1534, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1536 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1537 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1539 = eq(_T_1538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1540 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1541 = eq(_T_1540, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1542 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1544 = and(_T_1533, _T_1535) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1545 = and(_T_1544, _T_1536) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1546 = and(_T_1545, _T_1537) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1547 = and(_T_1546, _T_1539) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1548 = and(_T_1547, _T_1541) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1549 = and(_T_1548, _T_1542) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1550 = and(_T_1549, _T_1543) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1551 = or(_T_1531, _T_1550) @[el2_dec_tlu_ctl.scala 2733:57] - node _T_1552 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1553 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1554 = eq(_T_1553, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1555 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1556 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1557 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1558 = eq(_T_1557, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1559 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1560 = eq(_T_1559, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1561 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1562 = and(_T_1552, _T_1554) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1563 = and(_T_1562, _T_1555) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1564 = and(_T_1563, _T_1556) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1565 = and(_T_1564, _T_1558) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1566 = and(_T_1565, _T_1560) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1567 = and(_T_1566, _T_1561) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1568 = or(_T_1551, _T_1567) @[el2_dec_tlu_ctl.scala 2733:113] - node _T_1569 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1570 = eq(_T_1569, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1571 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1572 = eq(_T_1571, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1573 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1574 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1575 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1576 = eq(_T_1575, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1577 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1578 = eq(_T_1577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1579 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1580 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1581 = and(_T_1570, _T_1572) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1582 = and(_T_1581, _T_1573) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1583 = and(_T_1582, _T_1574) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1584 = and(_T_1583, _T_1576) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1585 = and(_T_1584, _T_1578) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1586 = and(_T_1585, _T_1579) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1587 = and(_T_1586, _T_1580) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1588 = or(_T_1568, _T_1587) @[el2_dec_tlu_ctl.scala 2734:65] - node _T_1589 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1590 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1591 = eq(_T_1590, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1592 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1593 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1594 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1595 = eq(_T_1594, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1596 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1597 = eq(_T_1596, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1598 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1599 = and(_T_1589, _T_1591) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1600 = and(_T_1599, _T_1592) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1601 = and(_T_1600, _T_1593) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1602 = and(_T_1601, _T_1595) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1603 = and(_T_1602, _T_1597) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1604 = and(_T_1603, _T_1598) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1605 = or(_T_1588, _T_1604) @[el2_dec_tlu_ctl.scala 2734:121] - io.csr_pkt.legal <= _T_1605 @[el2_dec_tlu_ctl.scala 2721:20] + node _T = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1 = eq(_T, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_2 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_3 = eq(_T_2, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_4 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_5 = eq(_T_4, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_6 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_7 = eq(_T_6, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_8 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_9 = and(_T_1, _T_3) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_10 = and(_T_9, _T_5) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_11 = and(_T_10, _T_7) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_12 = and(_T_11, _T_8) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_misa <= _T_12 @[el2_dec_tlu_ctl.scala 2652:57] + node _T_13 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_14 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_15 = eq(_T_14, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_16 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_17 = eq(_T_16, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_18 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_19 = and(_T_13, _T_15) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_20 = and(_T_19, _T_17) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_21 = and(_T_20, _T_18) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mvendorid <= _T_21 @[el2_dec_tlu_ctl.scala 2653:57] + node _T_22 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_23 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_24 = eq(_T_23, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_25 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_26 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_27 = eq(_T_26, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_28 = and(_T_22, _T_24) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_29 = and(_T_28, _T_25) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_30 = and(_T_29, _T_27) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_marchid <= _T_30 @[el2_dec_tlu_ctl.scala 2654:57] + node _T_31 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_32 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_33 = eq(_T_32, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_34 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_35 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_36 = and(_T_31, _T_33) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_37 = and(_T_36, _T_34) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_38 = and(_T_37, _T_35) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mimpid <= _T_38 @[el2_dec_tlu_ctl.scala 2655:57] + node _T_39 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_40 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_41 = eq(_T_40, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_42 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_43 = and(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_44 = and(_T_43, _T_42) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhartid <= _T_44 @[el2_dec_tlu_ctl.scala 2656:57] + node _T_45 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_46 = eq(_T_45, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_47 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_49 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_50 = eq(_T_49, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_51 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_52 = eq(_T_51, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_53 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_54 = eq(_T_53, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_55 = and(_T_46, _T_48) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_56 = and(_T_55, _T_50) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_57 = and(_T_56, _T_52) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_58 = and(_T_57, _T_54) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mstatus <= _T_58 @[el2_dec_tlu_ctl.scala 2657:57] + node _T_59 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_61 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_62 = eq(_T_61, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_63 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_64 = eq(_T_63, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_65 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_66 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_67 = and(_T_60, _T_62) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_68 = and(_T_67, _T_64) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_69 = and(_T_68, _T_65) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_70 = and(_T_69, _T_66) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtvec <= _T_70 @[el2_dec_tlu_ctl.scala 2658:57] + node _T_71 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_72 = eq(_T_71, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_73 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_74 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_75 = and(_T_72, _T_73) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_76 = and(_T_75, _T_74) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mip <= _T_76 @[el2_dec_tlu_ctl.scala 2659:65] + node _T_77 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_78 = eq(_T_77, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_79 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_80 = eq(_T_79, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_81 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_82 = eq(_T_81, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_83 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_84 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_85 = eq(_T_84, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_86 = and(_T_78, _T_80) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_87 = and(_T_86, _T_82) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_88 = and(_T_87, _T_83) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_89 = and(_T_88, _T_85) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mie <= _T_89 @[el2_dec_tlu_ctl.scala 2660:65] + node _T_90 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_91 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_93 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_94 = eq(_T_93, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_95 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_96 = eq(_T_95, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_97 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_98 = eq(_T_97, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_99 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_100 = eq(_T_99, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_101 = and(_T_90, _T_92) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_102 = and(_T_101, _T_94) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_103 = and(_T_102, _T_96) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_104 = and(_T_103, _T_98) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_105 = and(_T_104, _T_100) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcyclel <= _T_105 @[el2_dec_tlu_ctl.scala 2661:57] + node _T_106 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_107 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_108 = eq(_T_107, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_109 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_111 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_112 = eq(_T_111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_113 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_114 = eq(_T_113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_115 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_116 = eq(_T_115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_117 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_119 = and(_T_106, _T_108) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_120 = and(_T_119, _T_110) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_121 = and(_T_120, _T_112) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_122 = and(_T_121, _T_114) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_123 = and(_T_122, _T_116) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_124 = and(_T_123, _T_118) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcycleh <= _T_124 @[el2_dec_tlu_ctl.scala 2662:57] + node _T_125 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_126 = eq(_T_125, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_127 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_128 = eq(_T_127, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_129 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_131 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_132 = eq(_T_131, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_133 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_135 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_136 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_138 = and(_T_126, _T_128) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_139 = and(_T_138, _T_130) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_140 = and(_T_139, _T_132) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_141 = and(_T_140, _T_134) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_142 = and(_T_141, _T_135) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_143 = and(_T_142, _T_137) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_minstretl <= _T_143 @[el2_dec_tlu_ctl.scala 2663:57] + node _T_144 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_145 = eq(_T_144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_146 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_147 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_148 = eq(_T_147, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_149 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_150 = eq(_T_149, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_151 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_152 = eq(_T_151, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_153 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_154 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_155 = eq(_T_154, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_156 = and(_T_145, _T_146) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_157 = and(_T_156, _T_148) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_158 = and(_T_157, _T_150) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_159 = and(_T_158, _T_152) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_160 = and(_T_159, _T_153) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_161 = and(_T_160, _T_155) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_minstreth <= _T_161 @[el2_dec_tlu_ctl.scala 2664:57] + node _T_162 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_163 = eq(_T_162, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_164 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_165 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_166 = eq(_T_165, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_167 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_168 = eq(_T_167, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_169 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_171 = and(_T_163, _T_164) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_172 = and(_T_171, _T_166) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_173 = and(_T_172, _T_168) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_174 = and(_T_173, _T_170) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mscratch <= _T_174 @[el2_dec_tlu_ctl.scala 2665:57] + node _T_175 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_177 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_178 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_179 = eq(_T_178, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_180 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_181 = and(_T_176, _T_177) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_182 = and(_T_181, _T_179) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_183 = and(_T_182, _T_180) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mepc <= _T_183 @[el2_dec_tlu_ctl.scala 2666:57] + node _T_184 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_186 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_187 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_188 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_189 = eq(_T_188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_190 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_191 = and(_T_190, _T_187) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_192 = and(_T_191, _T_189) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcause <= _T_192 @[el2_dec_tlu_ctl.scala 2667:57] + node _T_193 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_194 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_195 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_196 = and(_T_193, _T_194) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_197 = and(_T_196, _T_195) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mscause <= _T_197 @[el2_dec_tlu_ctl.scala 2668:57] + node _T_198 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_199 = eq(_T_198, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_200 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_201 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_202 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_203 = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_204 = and(_T_203, _T_201) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_205 = and(_T_204, _T_202) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtval <= _T_205 @[el2_dec_tlu_ctl.scala 2669:57] + node _T_206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_207 = eq(_T_206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_208 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_209 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_210 = eq(_T_209, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_211 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_212 = eq(_T_211, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_213 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_214 = eq(_T_213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_215 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_216 = eq(_T_215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_217 = and(_T_207, _T_208) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_218 = and(_T_217, _T_210) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_219 = and(_T_218, _T_212) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_220 = and(_T_219, _T_214) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_221 = and(_T_220, _T_216) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mrac <= _T_221 @[el2_dec_tlu_ctl.scala 2670:57] + node _T_222 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_223 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_224 = eq(_T_223, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_225 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_226 = eq(_T_225, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_227 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_228 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_229 = eq(_T_228, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_230 = and(_T_222, _T_224) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_231 = and(_T_230, _T_226) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_232 = and(_T_231, _T_227) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_233 = and(_T_232, _T_229) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dmst <= _T_233 @[el2_dec_tlu_ctl.scala 2671:57] + node _T_234 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_235 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_236 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_237 = eq(_T_236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_238 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_240 = and(_T_234, _T_235) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_241 = and(_T_240, _T_237) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_242 = and(_T_241, _T_239) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdseac <= _T_242 @[el2_dec_tlu_ctl.scala 2672:57] + node _T_243 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_244 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_245 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_246 = and(_T_243, _T_244) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_247 = and(_T_246, _T_245) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meihap <= _T_247 @[el2_dec_tlu_ctl.scala 2673:57] + node _T_248 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_250 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_251 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_252 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_253 = eq(_T_252, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_254 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_255 = eq(_T_254, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_256 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_258 = and(_T_249, _T_250) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_259 = and(_T_258, _T_251) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_260 = and(_T_259, _T_253) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_261 = and(_T_260, _T_255) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_262 = and(_T_261, _T_257) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meivt <= _T_262 @[el2_dec_tlu_ctl.scala 2674:57] + node _T_263 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_264 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_265 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_266 = eq(_T_265, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_267 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_268 = and(_T_263, _T_264) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_269 = and(_T_268, _T_266) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_270 = and(_T_269, _T_267) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meipt <= _T_270 @[el2_dec_tlu_ctl.scala 2675:57] + node _T_271 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_272 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_273 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_274 = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_275 = and(_T_274, _T_273) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicurpl <= _T_275 @[el2_dec_tlu_ctl.scala 2676:57] + node _T_276 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_277 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_278 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_279 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_280 = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_281 = and(_T_280, _T_278) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_282 = and(_T_281, _T_279) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicidpl <= _T_282 @[el2_dec_tlu_ctl.scala 2677:57] + node _T_283 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_284 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_285 = eq(_T_284, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_286 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_287 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_288 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_289 = eq(_T_288, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_290 = and(_T_283, _T_285) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_291 = and(_T_290, _T_286) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_292 = and(_T_291, _T_287) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_293 = and(_T_292, _T_289) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dcsr <= _T_293 @[el2_dec_tlu_ctl.scala 2678:57] + node _T_294 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_295 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_296 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_297 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_298 = eq(_T_297, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_299 = and(_T_294, _T_295) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_300 = and(_T_299, _T_296) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_301 = and(_T_300, _T_298) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcgc <= _T_301 @[el2_dec_tlu_ctl.scala 2679:57] + node _T_302 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_303 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_304 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_305 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_307 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_308 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_309 = and(_T_308, _T_304) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_310 = and(_T_309, _T_306) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_311 = and(_T_310, _T_307) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdc <= _T_311 @[el2_dec_tlu_ctl.scala 2680:57] + node _T_312 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_313 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_315 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_316 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_317 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_318 = and(_T_312, _T_314) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_319 = and(_T_318, _T_315) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_320 = and(_T_319, _T_316) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_321 = and(_T_320, _T_317) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dpc <= _T_321 @[el2_dec_tlu_ctl.scala 2681:65] + node _T_322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_323 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_324 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_325 = eq(_T_324, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_326 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_328 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_329 = eq(_T_328, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_330 = and(_T_322, _T_323) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_331 = and(_T_330, _T_325) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_332 = and(_T_331, _T_327) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_333 = and(_T_332, _T_329) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtsel <= _T_333 @[el2_dec_tlu_ctl.scala 2682:57] + node _T_334 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_335 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_336 = eq(_T_335, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_337 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_339 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_340 = and(_T_334, _T_336) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_341 = and(_T_340, _T_338) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_342 = and(_T_341, _T_339) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtdata1 <= _T_342 @[el2_dec_tlu_ctl.scala 2683:57] + node _T_343 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_344 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_345 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_347 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_348 = and(_T_343, _T_344) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_349 = and(_T_348, _T_346) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_350 = and(_T_349, _T_347) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtdata2 <= _T_350 @[el2_dec_tlu_ctl.scala 2684:57] + node _T_351 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_352 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_354 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_355 = eq(_T_354, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_356 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_358 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_359 = eq(_T_358, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_360 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_361 = and(_T_351, _T_353) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_362 = and(_T_361, _T_355) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_363 = and(_T_362, _T_357) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_364 = and(_T_363, _T_359) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_365 = and(_T_364, _T_360) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc3 <= _T_365 @[el2_dec_tlu_ctl.scala 2685:57] + node _T_366 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_367 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_368 = eq(_T_367, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_369 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_370 = eq(_T_369, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_371 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_372 = eq(_T_371, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_373 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_374 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_375 = eq(_T_374, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_376 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_377 = eq(_T_376, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_378 = and(_T_366, _T_368) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_379 = and(_T_378, _T_370) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_380 = and(_T_379, _T_372) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_381 = and(_T_380, _T_373) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_382 = and(_T_381, _T_375) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_383 = and(_T_382, _T_377) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc4 <= _T_383 @[el2_dec_tlu_ctl.scala 2686:57] + node _T_384 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_385 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_386 = eq(_T_385, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_387 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_388 = eq(_T_387, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_389 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_390 = eq(_T_389, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_391 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_393 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_394 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_395 = and(_T_394, _T_388) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_396 = and(_T_395, _T_390) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_397 = and(_T_396, _T_392) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_398 = and(_T_397, _T_393) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc5 <= _T_398 @[el2_dec_tlu_ctl.scala 2687:57] + node _T_399 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_401 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_402 = eq(_T_401, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_403 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_404 = eq(_T_403, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_405 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_407 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_408 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_409 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_410 = eq(_T_409, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_411 = and(_T_400, _T_402) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_412 = and(_T_411, _T_404) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_413 = and(_T_412, _T_406) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_414 = and(_T_413, _T_407) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_415 = and(_T_414, _T_408) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_416 = and(_T_415, _T_410) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc6 <= _T_416 @[el2_dec_tlu_ctl.scala 2688:57] + node _T_417 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_418 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_420 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_421 = eq(_T_420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_422 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_423 = eq(_T_422, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_424 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_425 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_426 = and(_T_417, _T_419) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_427 = and(_T_426, _T_421) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_428 = and(_T_427, _T_423) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_429 = and(_T_428, _T_424) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_430 = and(_T_429, _T_425) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc3h <= _T_430 @[el2_dec_tlu_ctl.scala 2689:57] + node _T_431 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_432 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_433 = eq(_T_432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_434 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_436 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_437 = eq(_T_436, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_438 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_439 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_440 = eq(_T_439, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_441 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_442 = eq(_T_441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_443 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_444 = and(_T_443, _T_435) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_445 = and(_T_444, _T_437) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_446 = and(_T_445, _T_438) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_447 = and(_T_446, _T_440) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_448 = and(_T_447, _T_442) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc4h <= _T_448 @[el2_dec_tlu_ctl.scala 2690:57] + node _T_449 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_450 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_452 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_453 = eq(_T_452, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_454 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_455 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_456 = eq(_T_455, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_457 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_458 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_459 = and(_T_458, _T_453) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_460 = and(_T_459, _T_454) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_461 = and(_T_460, _T_456) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_462 = and(_T_461, _T_457) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc5h <= _T_462 @[el2_dec_tlu_ctl.scala 2691:57] + node _T_463 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_464 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_465 = eq(_T_464, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_466 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_468 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_469 = eq(_T_468, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_470 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_471 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_472 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_473 = eq(_T_472, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_474 = and(_T_463, _T_465) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_475 = and(_T_474, _T_467) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_476 = and(_T_475, _T_469) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_477 = and(_T_476, _T_470) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_478 = and(_T_477, _T_471) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_479 = and(_T_478, _T_473) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc6h <= _T_479 @[el2_dec_tlu_ctl.scala 2692:57] + node _T_480 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_482 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_483 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_484 = eq(_T_483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_485 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_487 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_488 = eq(_T_487, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_489 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_490 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_491 = and(_T_490, _T_484) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_492 = and(_T_491, _T_486) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_493 = and(_T_492, _T_488) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_494 = and(_T_493, _T_489) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme3 <= _T_494 @[el2_dec_tlu_ctl.scala 2693:57] + node _T_495 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_496 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_498 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_499 = eq(_T_498, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_500 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_501 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_503 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_504 = eq(_T_503, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_505 = and(_T_495, _T_497) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_506 = and(_T_505, _T_499) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_507 = and(_T_506, _T_500) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_508 = and(_T_507, _T_502) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_509 = and(_T_508, _T_504) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme4 <= _T_509 @[el2_dec_tlu_ctl.scala 2694:57] + node _T_510 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_511 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_512 = eq(_T_511, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_513 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_514 = eq(_T_513, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_515 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_516 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_517 = eq(_T_516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_518 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_519 = and(_T_510, _T_512) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_520 = and(_T_519, _T_514) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_521 = and(_T_520, _T_515) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_522 = and(_T_521, _T_517) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_523 = and(_T_522, _T_518) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme5 <= _T_523 @[el2_dec_tlu_ctl.scala 2695:57] + node _T_524 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_525 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_527 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_528 = eq(_T_527, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_529 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_530 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_531 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_532 = eq(_T_531, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_533 = and(_T_524, _T_526) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_534 = and(_T_533, _T_528) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_535 = and(_T_534, _T_529) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_536 = and(_T_535, _T_530) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_537 = and(_T_536, _T_532) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme6 <= _T_537 @[el2_dec_tlu_ctl.scala 2696:57] + node _T_538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_539 = eq(_T_538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_540 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_541 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_542 = eq(_T_541, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_544 = eq(_T_543, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_545 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_546 = eq(_T_545, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_547 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_548 = eq(_T_547, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_549 = and(_T_539, _T_540) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_550 = and(_T_549, _T_542) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_551 = and(_T_550, _T_544) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_552 = and(_T_551, _T_546) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_553 = and(_T_552, _T_548) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcountinhibit <= _T_553 @[el2_dec_tlu_ctl.scala 2697:49] + node _T_554 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_555 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_556 = eq(_T_555, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_557 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_558 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_559 = eq(_T_558, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_560 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_561 = eq(_T_560, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_562 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_563 = and(_T_562, _T_557) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_564 = and(_T_563, _T_559) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_565 = and(_T_564, _T_561) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitctl0 <= _T_565 @[el2_dec_tlu_ctl.scala 2698:57] + node _T_566 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_567 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_569 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_570 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_571 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_572 = and(_T_566, _T_568) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_573 = and(_T_572, _T_569) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_574 = and(_T_573, _T_570) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_575 = and(_T_574, _T_571) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitctl1 <= _T_575 @[el2_dec_tlu_ctl.scala 2699:57] + node _T_576 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_577 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_578 = eq(_T_577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_579 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_580 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_581 = eq(_T_580, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_582 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_583 = and(_T_576, _T_578) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_584 = and(_T_583, _T_579) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_585 = and(_T_584, _T_581) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_586 = and(_T_585, _T_582) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitb0 <= _T_586 @[el2_dec_tlu_ctl.scala 2700:57] + node _T_587 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_588 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_589 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_590 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_591 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_592 = eq(_T_591, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_593 = and(_T_587, _T_588) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_594 = and(_T_593, _T_589) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_595 = and(_T_594, _T_590) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_596 = and(_T_595, _T_592) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitb1 <= _T_596 @[el2_dec_tlu_ctl.scala 2701:57] + node _T_597 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_598 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_599 = eq(_T_598, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_600 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_601 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_602 = eq(_T_601, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_603 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_604 = eq(_T_603, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_605 = and(_T_597, _T_599) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_606 = and(_T_605, _T_600) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_607 = and(_T_606, _T_602) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_608 = and(_T_607, _T_604) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitcnt0 <= _T_608 @[el2_dec_tlu_ctl.scala 2702:57] + node _T_609 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_610 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_611 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_612 = eq(_T_611, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_613 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_614 = and(_T_609, _T_610) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_615 = and(_T_614, _T_612) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_616 = and(_T_615, _T_613) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitcnt1 <= _T_616 @[el2_dec_tlu_ctl.scala 2703:57] + node _T_617 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_618 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_619 = eq(_T_618, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_620 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_621 = eq(_T_620, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_622 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_623 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_624 = and(_T_617, _T_619) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_625 = and(_T_624, _T_621) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_626 = and(_T_625, _T_622) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_627 = and(_T_626, _T_623) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mpmc <= _T_627 @[el2_dec_tlu_ctl.scala 2704:57] + node _T_628 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_629 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_630 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_631 = eq(_T_630, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_632 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_633 = eq(_T_632, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_634 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_635 = eq(_T_634, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_636 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_637 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_638 = and(_T_637, _T_631) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_639 = and(_T_638, _T_633) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_640 = and(_T_639, _T_635) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_641 = and(_T_640, _T_636) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcpc <= _T_641 @[el2_dec_tlu_ctl.scala 2705:57] + node _T_642 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_643 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_644 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_645 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_646 = eq(_T_645, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_647 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_648 = and(_T_647, _T_644) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_649 = and(_T_648, _T_646) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicpct <= _T_649 @[el2_dec_tlu_ctl.scala 2706:57] + node _T_650 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_651 = eq(_T_650, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_652 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_653 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_654 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_655 = eq(_T_654, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_656 = and(_T_651, _T_652) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_657 = and(_T_656, _T_653) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_658 = and(_T_657, _T_655) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdeau <= _T_658 @[el2_dec_tlu_ctl.scala 2707:57] + node _T_659 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_660 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_661 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_662 = eq(_T_661, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_663 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_664 = eq(_T_663, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_665 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_667 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_668 = and(_T_667, _T_662) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_669 = and(_T_668, _T_664) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_670 = and(_T_669, _T_666) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_micect <= _T_670 @[el2_dec_tlu_ctl.scala 2708:57] + node _T_671 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_672 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_673 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_674 = eq(_T_673, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_675 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_676 = and(_T_671, _T_672) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_677 = and(_T_676, _T_674) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_678 = and(_T_677, _T_675) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_miccmect <= _T_678 @[el2_dec_tlu_ctl.scala 2709:57] + node _T_679 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_680 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_681 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_682 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_683 = eq(_T_682, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_684 = and(_T_679, _T_680) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_685 = and(_T_684, _T_681) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_686 = and(_T_685, _T_683) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdccmect <= _T_686 @[el2_dec_tlu_ctl.scala 2710:57] + node _T_687 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_688 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_689 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_690 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_691 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_692 = eq(_T_691, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_693 = and(_T_687, _T_688) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_694 = and(_T_693, _T_689) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_695 = and(_T_694, _T_690) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_696 = and(_T_695, _T_692) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdht <= _T_696 @[el2_dec_tlu_ctl.scala 2711:57] + node _T_697 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_698 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_699 = eq(_T_698, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_700 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_701 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_702 = and(_T_697, _T_699) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_703 = and(_T_702, _T_700) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_704 = and(_T_703, _T_701) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdhs <= _T_704 @[el2_dec_tlu_ctl.scala 2712:57] + node _T_705 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_706 = eq(_T_705, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_707 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_708 = eq(_T_707, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_709 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_710 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_711 = eq(_T_710, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_712 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_713 = eq(_T_712, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_714 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_715 = eq(_T_714, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_716 = and(_T_706, _T_708) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_717 = and(_T_716, _T_709) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_718 = and(_T_717, _T_711) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_719 = and(_T_718, _T_713) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_720 = and(_T_719, _T_715) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicawics <= _T_720 @[el2_dec_tlu_ctl.scala 2713:57] + node _T_721 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_722 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_723 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_724 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_725 = eq(_T_724, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_726 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_727 = and(_T_726, _T_723) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_728 = and(_T_727, _T_725) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad0h <= _T_728 @[el2_dec_tlu_ctl.scala 2714:57] + node _T_729 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_730 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_731 = eq(_T_730, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_732 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_733 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_734 = eq(_T_733, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_735 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_736 = and(_T_729, _T_731) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_737 = and(_T_736, _T_732) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_738 = and(_T_737, _T_734) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_739 = and(_T_738, _T_735) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad0 <= _T_739 @[el2_dec_tlu_ctl.scala 2715:57] + node _T_740 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_741 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_742 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_743 = eq(_T_742, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_744 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_745 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_746 = eq(_T_745, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_747 = and(_T_740, _T_741) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_748 = and(_T_747, _T_743) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_749 = and(_T_748, _T_744) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_750 = and(_T_749, _T_746) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad1 <= _T_750 @[el2_dec_tlu_ctl.scala 2716:57] + node _T_751 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_752 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_753 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_754 = eq(_T_753, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_755 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_756 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_757 = and(_T_751, _T_752) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_758 = and(_T_757, _T_754) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_759 = and(_T_758, _T_755) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_760 = and(_T_759, _T_756) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicago <= _T_760 @[el2_dec_tlu_ctl.scala 2717:57] + node _T_761 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_762 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_763 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_764 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_765 = eq(_T_764, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_766 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_767 = and(_T_761, _T_762) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_768 = and(_T_767, _T_763) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_769 = and(_T_768, _T_765) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_770 = and(_T_769, _T_766) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_771 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_772 = eq(_T_771, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_773 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_774 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_775 = eq(_T_774, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_776 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_778 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_779 = eq(_T_778, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_780 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_781 = eq(_T_780, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_782 = and(_T_772, _T_773) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_783 = and(_T_782, _T_775) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_784 = and(_T_783, _T_777) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_785 = and(_T_784, _T_779) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_786 = and(_T_785, _T_781) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_787 = or(_T_770, _T_786) @[el2_dec_tlu_ctl.scala 2718:81] + node _T_788 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_789 = eq(_T_788, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_790 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_791 = eq(_T_790, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_792 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_794 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_795 = eq(_T_794, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_796 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_798 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_799 = and(_T_789, _T_791) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_800 = and(_T_799, _T_793) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_801 = and(_T_800, _T_795) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_802 = and(_T_801, _T_797) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_803 = and(_T_802, _T_798) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_804 = or(_T_787, _T_803) @[el2_dec_tlu_ctl.scala 2718:121] + node _T_805 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_806 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_807 = eq(_T_806, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_808 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_809 = eq(_T_808, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_810 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_811 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_812 = eq(_T_811, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_813 = and(_T_805, _T_807) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_814 = and(_T_813, _T_809) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_815 = and(_T_814, _T_810) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_816 = and(_T_815, _T_812) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_817 = or(_T_804, _T_816) @[el2_dec_tlu_ctl.scala 2718:155] + node _T_818 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_819 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_820 = eq(_T_819, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_821 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_822 = eq(_T_821, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_823 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_824 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_825 = eq(_T_824, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_826 = and(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_827 = and(_T_826, _T_822) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_828 = and(_T_827, _T_823) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_829 = and(_T_828, _T_825) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_830 = or(_T_817, _T_829) @[el2_dec_tlu_ctl.scala 2719:97] + node _T_831 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_832 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_834 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_835 = eq(_T_834, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_836 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_837 = eq(_T_836, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_838 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_839 = eq(_T_838, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_840 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_841 = and(_T_831, _T_833) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_842 = and(_T_841, _T_835) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_843 = and(_T_842, _T_837) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_844 = and(_T_843, _T_839) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_845 = and(_T_844, _T_840) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_846 = or(_T_830, _T_845) @[el2_dec_tlu_ctl.scala 2719:137] + io.csr_pkt.presync <= _T_846 @[el2_dec_tlu_ctl.scala 2718:34] + node _T_847 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_848 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_849 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_850 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_852 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_853 = and(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_854 = and(_T_853, _T_849) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_855 = and(_T_854, _T_851) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_856 = and(_T_855, _T_852) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_857 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_859 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_860 = eq(_T_859, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_861 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_862 = eq(_T_861, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_863 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_864 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_865 = and(_T_858, _T_860) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_866 = and(_T_865, _T_862) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_867 = and(_T_866, _T_863) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_868 = and(_T_867, _T_864) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_869 = or(_T_856, _T_868) @[el2_dec_tlu_ctl.scala 2720:81] + node _T_870 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_871 = eq(_T_870, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_872 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_873 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_874 = eq(_T_873, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_875 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_876 = and(_T_871, _T_872) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_877 = and(_T_876, _T_874) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_878 = and(_T_877, _T_875) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_879 = or(_T_869, _T_878) @[el2_dec_tlu_ctl.scala 2720:121] + node _T_880 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_881 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_882 = eq(_T_881, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_883 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_884 = eq(_T_883, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_885 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_886 = and(_T_880, _T_882) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_887 = and(_T_886, _T_884) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_888 = and(_T_887, _T_885) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_889 = or(_T_879, _T_888) @[el2_dec_tlu_ctl.scala 2720:162] + node _T_890 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_891 = eq(_T_890, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_892 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_893 = eq(_T_892, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_894 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_895 = eq(_T_894, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_896 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_897 = eq(_T_896, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_898 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_899 = eq(_T_898, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_900 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_901 = eq(_T_900, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_902 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_903 = eq(_T_902, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_904 = and(_T_891, _T_893) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_905 = and(_T_904, _T_895) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_906 = and(_T_905, _T_897) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_907 = and(_T_906, _T_899) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_908 = and(_T_907, _T_901) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_909 = and(_T_908, _T_903) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_910 = or(_T_889, _T_909) @[el2_dec_tlu_ctl.scala 2721:105] + node _T_911 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_912 = eq(_T_911, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_913 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_914 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_915 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_916 = eq(_T_915, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_917 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_918 = eq(_T_917, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_919 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_920 = eq(_T_919, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_921 = and(_T_912, _T_913) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_922 = and(_T_921, _T_914) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_923 = and(_T_922, _T_916) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_924 = and(_T_923, _T_918) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_925 = and(_T_924, _T_920) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_926 = or(_T_910, _T_925) @[el2_dec_tlu_ctl.scala 2721:145] + node _T_927 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_928 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_929 = eq(_T_928, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_930 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_931 = eq(_T_930, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_932 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_933 = eq(_T_932, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_934 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_935 = and(_T_927, _T_929) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_936 = and(_T_935, _T_931) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_937 = and(_T_936, _T_933) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_938 = and(_T_937, _T_934) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_939 = or(_T_926, _T_938) @[el2_dec_tlu_ctl.scala 2721:178] + io.csr_pkt.postsync <= _T_939 @[el2_dec_tlu_ctl.scala 2720:30] + node _T_940 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_941 = eq(_T_940, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_942 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_943 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_944 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_945 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_946 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_947 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_948 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_949 = eq(_T_948, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_950 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_951 = eq(_T_950, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_952 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_953 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_954 = eq(_T_953, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_955 = and(_T_941, _T_942) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_956 = and(_T_955, _T_943) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_957 = and(_T_956, _T_944) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_958 = and(_T_957, _T_945) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_959 = and(_T_958, _T_946) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_960 = and(_T_959, _T_947) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_961 = and(_T_960, _T_949) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_962 = and(_T_961, _T_951) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_963 = and(_T_962, _T_952) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_964 = and(_T_963, _T_954) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_965 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_966 = eq(_T_965, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_967 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_968 = eq(_T_967, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_969 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_970 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_971 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_972 = eq(_T_971, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_973 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_974 = eq(_T_973, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_975 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_976 = eq(_T_975, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_977 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_978 = eq(_T_977, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_979 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_980 = eq(_T_979, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_981 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_982 = eq(_T_981, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_983 = and(_T_966, _T_968) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_984 = and(_T_983, _T_969) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_985 = and(_T_984, _T_970) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_986 = and(_T_985, _T_972) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_987 = and(_T_986, _T_974) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_988 = and(_T_987, _T_976) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_989 = and(_T_988, _T_978) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_990 = and(_T_989, _T_980) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_991 = and(_T_990, _T_982) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_992 = or(_T_964, _T_991) @[el2_dec_tlu_ctl.scala 2723:81] + node _T_993 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_995 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_996 = eq(_T_995, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_997 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_998 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_999 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1000 = eq(_T_999, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1001 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1002 = eq(_T_1001, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1003 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1004 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1005 = eq(_T_1004, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1006 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1008 = and(_T_994, _T_996) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1009 = and(_T_1008, _T_997) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1010 = and(_T_1009, _T_998) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1011 = and(_T_1010, _T_1000) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1012 = and(_T_1011, _T_1002) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1013 = and(_T_1012, _T_1003) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1014 = and(_T_1013, _T_1005) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1015 = and(_T_1014, _T_1007) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1016 = or(_T_992, _T_1015) @[el2_dec_tlu_ctl.scala 2723:129] + node _T_1017 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1018 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1019 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1020 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1021 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1022 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1023 = eq(_T_1022, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1024 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1025 = eq(_T_1024, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1026 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1027 = eq(_T_1026, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1028 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1029 = eq(_T_1028, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1030 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1031 = eq(_T_1030, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1032 = and(_T_1017, _T_1018) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1033 = and(_T_1032, _T_1019) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1034 = and(_T_1033, _T_1020) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1035 = and(_T_1034, _T_1021) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1036 = and(_T_1035, _T_1023) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1037 = and(_T_1036, _T_1025) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1038 = and(_T_1037, _T_1027) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1039 = and(_T_1038, _T_1029) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1040 = and(_T_1039, _T_1031) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1041 = or(_T_1016, _T_1040) @[el2_dec_tlu_ctl.scala 2724:105] + node _T_1042 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1043 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1045 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1046 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1047 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1049 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1050 = eq(_T_1049, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1051 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1053 = and(_T_1042, _T_1044) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1054 = and(_T_1053, _T_1045) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1055 = and(_T_1054, _T_1046) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1056 = and(_T_1055, _T_1048) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1057 = and(_T_1056, _T_1050) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1058 = and(_T_1057, _T_1052) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1059 = or(_T_1041, _T_1058) @[el2_dec_tlu_ctl.scala 2724:153] + node _T_1060 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1061 = eq(_T_1060, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1062 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1063 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1064 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1065 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1066 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1067 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1068 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1069 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1070 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1071 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1072 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1073 = and(_T_1061, _T_1062) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1074 = and(_T_1073, _T_1063) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1075 = and(_T_1074, _T_1064) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1076 = and(_T_1075, _T_1065) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1077 = and(_T_1076, _T_1066) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1078 = and(_T_1077, _T_1067) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1079 = and(_T_1078, _T_1068) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1080 = and(_T_1079, _T_1069) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1081 = and(_T_1080, _T_1070) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1082 = and(_T_1081, _T_1071) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1083 = and(_T_1082, _T_1072) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1084 = or(_T_1059, _T_1083) @[el2_dec_tlu_ctl.scala 2725:105] + node _T_1085 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1086 = eq(_T_1085, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1087 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1088 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1089 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1090 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1091 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1092 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1093 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1094 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1095 = eq(_T_1094, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1096 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1097 = eq(_T_1096, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1098 = and(_T_1086, _T_1087) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1099 = and(_T_1098, _T_1088) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1100 = and(_T_1099, _T_1089) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1101 = and(_T_1100, _T_1090) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1102 = and(_T_1101, _T_1091) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1103 = and(_T_1102, _T_1092) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1104 = and(_T_1103, _T_1093) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1105 = and(_T_1104, _T_1095) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1106 = and(_T_1105, _T_1097) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1107 = or(_T_1084, _T_1106) @[el2_dec_tlu_ctl.scala 2725:153] + node _T_1108 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1109 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1110 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1111 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1112 = eq(_T_1111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1113 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1114 = eq(_T_1113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1115 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1116 = eq(_T_1115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1117 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1118 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1119 = eq(_T_1118, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1120 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1121 = eq(_T_1120, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1122 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1123 = and(_T_1108, _T_1109) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1124 = and(_T_1123, _T_1110) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1125 = and(_T_1124, _T_1112) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1126 = and(_T_1125, _T_1114) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1127 = and(_T_1126, _T_1116) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1128 = and(_T_1127, _T_1117) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1129 = and(_T_1128, _T_1119) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1130 = and(_T_1129, _T_1121) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1131 = and(_T_1130, _T_1122) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1132 = or(_T_1107, _T_1131) @[el2_dec_tlu_ctl.scala 2726:105] + node _T_1133 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1135 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1136 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1137 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1138 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1139 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1140 = eq(_T_1139, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1141 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1142 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1144 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1145 = eq(_T_1144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1146 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1148 = and(_T_1134, _T_1135) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1149 = and(_T_1148, _T_1136) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1150 = and(_T_1149, _T_1137) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1151 = and(_T_1150, _T_1138) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1152 = and(_T_1151, _T_1140) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1153 = and(_T_1152, _T_1141) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1154 = and(_T_1153, _T_1143) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1155 = and(_T_1154, _T_1145) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1156 = and(_T_1155, _T_1147) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1157 = or(_T_1132, _T_1156) @[el2_dec_tlu_ctl.scala 2726:161] + node _T_1158 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1159 = eq(_T_1158, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1160 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1161 = eq(_T_1160, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1162 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1163 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1164 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1165 = eq(_T_1164, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1166 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1167 = eq(_T_1166, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1168 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1169 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1170 = and(_T_1159, _T_1161) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1171 = and(_T_1170, _T_1162) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1172 = and(_T_1171, _T_1163) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1173 = and(_T_1172, _T_1165) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1174 = and(_T_1173, _T_1167) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1175 = and(_T_1174, _T_1168) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1176 = and(_T_1175, _T_1169) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1177 = or(_T_1157, _T_1176) @[el2_dec_tlu_ctl.scala 2727:105] + node _T_1178 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1179 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1180 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1181 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1182 = eq(_T_1181, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1183 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1184 = eq(_T_1183, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1185 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1186 = eq(_T_1185, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1187 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1188 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1189 = eq(_T_1188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1190 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1191 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1192 = eq(_T_1191, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1193 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1195 = and(_T_1178, _T_1179) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1196 = and(_T_1195, _T_1180) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1197 = and(_T_1196, _T_1182) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1198 = and(_T_1197, _T_1184) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1199 = and(_T_1198, _T_1186) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1200 = and(_T_1199, _T_1187) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1201 = and(_T_1200, _T_1189) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1202 = and(_T_1201, _T_1190) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1203 = and(_T_1202, _T_1192) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1204 = and(_T_1203, _T_1194) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1205 = or(_T_1177, _T_1204) @[el2_dec_tlu_ctl.scala 2727:161] + node _T_1206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1207 = eq(_T_1206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1208 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1209 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1210 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1211 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1212 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1213 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1215 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1217 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1218 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1219 = and(_T_1207, _T_1208) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1220 = and(_T_1219, _T_1209) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1221 = and(_T_1220, _T_1210) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1222 = and(_T_1221, _T_1211) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1223 = and(_T_1222, _T_1212) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1224 = and(_T_1223, _T_1214) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1225 = and(_T_1224, _T_1216) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1226 = and(_T_1225, _T_1217) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1227 = and(_T_1226, _T_1218) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1228 = or(_T_1205, _T_1227) @[el2_dec_tlu_ctl.scala 2728:97] + node _T_1229 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1230 = eq(_T_1229, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1231 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1232 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1233 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1234 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1235 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1236 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1237 = eq(_T_1236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1238 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1239 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1240 = eq(_T_1239, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1241 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1242 = and(_T_1230, _T_1231) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1243 = and(_T_1242, _T_1232) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1244 = and(_T_1243, _T_1233) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1245 = and(_T_1244, _T_1234) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1246 = and(_T_1245, _T_1235) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1247 = and(_T_1246, _T_1237) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1248 = and(_T_1247, _T_1238) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1249 = and(_T_1248, _T_1240) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1250 = and(_T_1249, _T_1241) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1251 = or(_T_1228, _T_1250) @[el2_dec_tlu_ctl.scala 2728:153] + node _T_1252 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1253 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1254 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1255 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1256 = eq(_T_1255, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1257 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1258 = eq(_T_1257, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1259 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1261 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1262 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1263 = eq(_T_1262, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1264 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1265 = eq(_T_1264, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1266 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1267 = and(_T_1252, _T_1253) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1268 = and(_T_1267, _T_1254) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1269 = and(_T_1268, _T_1256) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1270 = and(_T_1269, _T_1258) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1271 = and(_T_1270, _T_1260) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1272 = and(_T_1271, _T_1261) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1273 = and(_T_1272, _T_1263) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1274 = and(_T_1273, _T_1265) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1275 = and(_T_1274, _T_1266) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1276 = or(_T_1251, _T_1275) @[el2_dec_tlu_ctl.scala 2729:105] + node _T_1277 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1279 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1280 = eq(_T_1279, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1281 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1282 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1283 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1284 = eq(_T_1283, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1285 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1286 = eq(_T_1285, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1287 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1288 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1289 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1290 = and(_T_1278, _T_1280) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1291 = and(_T_1290, _T_1281) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1292 = and(_T_1291, _T_1282) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1293 = and(_T_1292, _T_1284) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1294 = and(_T_1293, _T_1286) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1295 = and(_T_1294, _T_1287) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1296 = and(_T_1295, _T_1288) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1297 = and(_T_1296, _T_1289) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1298 = or(_T_1276, _T_1297) @[el2_dec_tlu_ctl.scala 2729:161] + node _T_1299 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1300 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1301 = eq(_T_1300, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1302 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1303 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1304 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1305 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1307 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1309 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1310 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1312 = and(_T_1299, _T_1301) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1313 = and(_T_1312, _T_1302) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1314 = and(_T_1313, _T_1303) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1315 = and(_T_1314, _T_1304) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1316 = and(_T_1315, _T_1306) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1317 = and(_T_1316, _T_1308) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1318 = and(_T_1317, _T_1309) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1319 = and(_T_1318, _T_1311) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1320 = or(_T_1298, _T_1319) @[el2_dec_tlu_ctl.scala 2730:105] + node _T_1321 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1324 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1325 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1326 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1327 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1328 = eq(_T_1327, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1329 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1330 = eq(_T_1329, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1331 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1332 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1334 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1336 = and(_T_1321, _T_1323) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1337 = and(_T_1336, _T_1324) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1338 = and(_T_1337, _T_1325) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1339 = and(_T_1338, _T_1326) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1340 = and(_T_1339, _T_1328) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1341 = and(_T_1340, _T_1330) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1342 = and(_T_1341, _T_1331) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1343 = and(_T_1342, _T_1333) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1344 = and(_T_1343, _T_1335) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1345 = or(_T_1320, _T_1344) @[el2_dec_tlu_ctl.scala 2730:161] + node _T_1346 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1347 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1349 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1350 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1351 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1352 = eq(_T_1351, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1353 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1355 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1356 = and(_T_1346, _T_1348) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1357 = and(_T_1356, _T_1349) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1358 = and(_T_1357, _T_1350) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1359 = and(_T_1358, _T_1352) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1360 = and(_T_1359, _T_1354) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1361 = and(_T_1360, _T_1355) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1362 = or(_T_1345, _T_1361) @[el2_dec_tlu_ctl.scala 2731:105] + node _T_1363 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1364 = eq(_T_1363, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1365 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1366 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1367 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1368 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1369 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1370 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1371 = eq(_T_1370, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1372 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1373 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1375 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1376 = and(_T_1364, _T_1365) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1377 = and(_T_1376, _T_1366) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1378 = and(_T_1377, _T_1367) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1379 = and(_T_1378, _T_1368) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1380 = and(_T_1379, _T_1369) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1381 = and(_T_1380, _T_1371) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1382 = and(_T_1381, _T_1372) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1383 = and(_T_1382, _T_1374) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1384 = and(_T_1383, _T_1375) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1385 = or(_T_1362, _T_1384) @[el2_dec_tlu_ctl.scala 2731:161] + node _T_1386 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1387 = eq(_T_1386, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1388 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1389 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1390 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1391 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1392 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1393 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1394 = eq(_T_1393, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1395 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1396 = eq(_T_1395, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1397 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1398 = eq(_T_1397, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1399 = and(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1400 = and(_T_1399, _T_1389) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1401 = and(_T_1400, _T_1390) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1402 = and(_T_1401, _T_1391) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1403 = and(_T_1402, _T_1392) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1404 = and(_T_1403, _T_1394) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1405 = and(_T_1404, _T_1396) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1406 = and(_T_1405, _T_1398) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1407 = or(_T_1385, _T_1406) @[el2_dec_tlu_ctl.scala 2732:105] + node _T_1408 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1409 = eq(_T_1408, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1410 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1411 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1412 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1413 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1414 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1415 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1417 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1418 = eq(_T_1417, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1419 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1420 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1421 = eq(_T_1420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1422 = and(_T_1409, _T_1410) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1423 = and(_T_1422, _T_1411) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1424 = and(_T_1423, _T_1412) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1425 = and(_T_1424, _T_1413) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1426 = and(_T_1425, _T_1414) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1427 = and(_T_1426, _T_1416) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1428 = and(_T_1427, _T_1418) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1429 = and(_T_1428, _T_1419) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1430 = and(_T_1429, _T_1421) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1431 = or(_T_1407, _T_1430) @[el2_dec_tlu_ctl.scala 2732:161] + node _T_1432 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1434 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1435 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1436 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1437 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1438 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1440 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1441 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1442 = eq(_T_1441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1443 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1444 = eq(_T_1443, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1445 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1447 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1448 = eq(_T_1447, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1449 = and(_T_1433, _T_1434) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1450 = and(_T_1449, _T_1435) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1451 = and(_T_1450, _T_1436) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1452 = and(_T_1451, _T_1437) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1453 = and(_T_1452, _T_1439) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1454 = and(_T_1453, _T_1440) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1455 = and(_T_1454, _T_1442) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1456 = and(_T_1455, _T_1444) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1457 = and(_T_1456, _T_1446) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1458 = and(_T_1457, _T_1448) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1459 = or(_T_1431, _T_1458) @[el2_dec_tlu_ctl.scala 2733:105] + node _T_1460 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1461 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1463 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1464 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1465 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1467 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1468 = eq(_T_1467, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1469 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1470 = and(_T_1460, _T_1462) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1471 = and(_T_1470, _T_1463) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1472 = and(_T_1471, _T_1464) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1473 = and(_T_1472, _T_1466) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1474 = and(_T_1473, _T_1468) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1475 = and(_T_1474, _T_1469) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1476 = or(_T_1459, _T_1475) @[el2_dec_tlu_ctl.scala 2733:153] + node _T_1477 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1478 = eq(_T_1477, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1479 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1480 = eq(_T_1479, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1481 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1482 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1483 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1485 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1486 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1488 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1489 = eq(_T_1488, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1490 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1492 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1494 = and(_T_1478, _T_1480) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1495 = and(_T_1494, _T_1481) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1496 = and(_T_1495, _T_1482) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1497 = and(_T_1496, _T_1484) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1498 = and(_T_1497, _T_1485) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1499 = and(_T_1498, _T_1487) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1500 = and(_T_1499, _T_1489) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1501 = and(_T_1500, _T_1491) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1502 = and(_T_1501, _T_1493) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1503 = or(_T_1476, _T_1502) @[el2_dec_tlu_ctl.scala 2734:113] + node _T_1504 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1505 = eq(_T_1504, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1506 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1507 = eq(_T_1506, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1508 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1509 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1510 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1511 = eq(_T_1510, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1512 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1513 = eq(_T_1512, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1514 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1515 = eq(_T_1514, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1516 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1517 = eq(_T_1516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1518 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1519 = eq(_T_1518, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1520 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1522 = and(_T_1505, _T_1507) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1523 = and(_T_1522, _T_1508) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1524 = and(_T_1523, _T_1509) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1525 = and(_T_1524, _T_1511) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1526 = and(_T_1525, _T_1513) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1527 = and(_T_1526, _T_1515) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1528 = and(_T_1527, _T_1517) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1529 = and(_T_1528, _T_1519) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1530 = and(_T_1529, _T_1521) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1531 = or(_T_1503, _T_1530) @[el2_dec_tlu_ctl.scala 2734:161] + node _T_1532 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1533 = eq(_T_1532, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1534 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1535 = eq(_T_1534, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1536 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1537 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1539 = eq(_T_1538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1540 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1541 = eq(_T_1540, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1542 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1544 = and(_T_1533, _T_1535) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1545 = and(_T_1544, _T_1536) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1546 = and(_T_1545, _T_1537) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1547 = and(_T_1546, _T_1539) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1548 = and(_T_1547, _T_1541) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1549 = and(_T_1548, _T_1542) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1550 = and(_T_1549, _T_1543) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1551 = or(_T_1531, _T_1550) @[el2_dec_tlu_ctl.scala 2735:97] + node _T_1552 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1553 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1554 = eq(_T_1553, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1555 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1556 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1557 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1558 = eq(_T_1557, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1559 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1560 = eq(_T_1559, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1561 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1562 = and(_T_1552, _T_1554) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1563 = and(_T_1562, _T_1555) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1564 = and(_T_1563, _T_1556) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1565 = and(_T_1564, _T_1558) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1566 = and(_T_1565, _T_1560) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1567 = and(_T_1566, _T_1561) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1568 = or(_T_1551, _T_1567) @[el2_dec_tlu_ctl.scala 2735:153] + node _T_1569 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1570 = eq(_T_1569, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1571 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1572 = eq(_T_1571, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1573 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1574 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1575 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1576 = eq(_T_1575, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1577 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1578 = eq(_T_1577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1579 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1580 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1581 = and(_T_1570, _T_1572) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1582 = and(_T_1581, _T_1573) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1583 = and(_T_1582, _T_1574) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1584 = and(_T_1583, _T_1576) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1585 = and(_T_1584, _T_1578) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1586 = and(_T_1585, _T_1579) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1587 = and(_T_1586, _T_1580) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1588 = or(_T_1568, _T_1587) @[el2_dec_tlu_ctl.scala 2736:113] + node _T_1589 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1590 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1591 = eq(_T_1590, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1592 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1593 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1594 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1595 = eq(_T_1594, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1596 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1597 = eq(_T_1596, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1598 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1599 = and(_T_1589, _T_1591) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1600 = and(_T_1599, _T_1592) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1601 = and(_T_1600, _T_1593) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1602 = and(_T_1601, _T_1595) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1603 = and(_T_1602, _T_1597) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1604 = and(_T_1603, _T_1598) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1605 = or(_T_1588, _T_1604) @[el2_dec_tlu_ctl.scala 2736:169] + io.csr_pkt.legal <= _T_1605 @[el2_dec_tlu_ctl.scala 2723:26] module el2_dec_tlu_ctl : input clock : Clock input reset : AsyncReset - output io : {flip active_clk : Clock, flip free_clk : Clock, flip scan_mode : UInt<1>, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, flip lsu_fastint_stall_any : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, flip ifu_pmu_bus_error : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip ifu_pmu_bus_trxn : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip lsu_pmu_bus_trxn : UInt<1>, flip lsu_pmu_bus_misaligned : UInt<1>, flip lsu_pmu_bus_error : UInt<1>, flip lsu_pmu_bus_busy : UInt<1>, flip lsu_pmu_load_external_m : UInt<1>, flip lsu_pmu_store_external_m : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip iccm_dma_sb_error : UInt<1>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip dec_pause_state : UInt<1>, flip lsu_imprecise_error_store_any : UInt<1>, flip lsu_imprecise_error_load_any : UInt<1>, flip lsu_imprecise_error_addr_any : UInt<32>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_r : UInt<1>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_tlu_i0_valid_r : UInt<1>, flip exu_npc_r : UInt<31>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip dec_illegal_inst : UInt<32>, flip dec_i0_decode_d : UInt<1>, flip exu_i0_br_hist_r : UInt<2>, flip exu_i0_br_error_r : UInt<1>, flip exu_i0_br_start_error_r : UInt<1>, flip exu_i0_br_valid_r : UInt<1>, flip exu_i0_br_mp_r : UInt<1>, flip exu_i0_br_middle_r : UInt<1>, flip exu_i0_br_way_r : UInt<1>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_debug_stall : UInt<1>, dec_tlu_flush_noredir_r : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_tlu_flush_leak_one_r : UInt<1>, dec_tlu_flush_err_r : UInt<1>, dec_tlu_flush_extint : UInt<1>, dec_tlu_meihap : UInt<30>, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, flip ifu_miss_state_idle : UInt<1>, flip lsu_idle_any : UInt<1>, flip dec_div_active : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_ic_error_start : UInt<1>, flip ifu_iccm_rd_ecc_single_err : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, flip ifu_ic_debug_rd_data_valid : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, dec_csr_rddata_d : UInt<32>, dec_csr_legal_d : UInt<1>, dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, dec_tlu_i0_kill_writeb_wb : UInt<1>, dec_tlu_flush_lower_wb : UInt<1>, dec_tlu_i0_commit_cmt : UInt<1>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_flush_lower_r : UInt<1>, dec_tlu_flush_path_r : UInt<31>, dec_tlu_fence_i_r : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, dec_tlu_flush_pause_r : UInt<1>, dec_tlu_presync_d : UInt<1>, dec_tlu_postsync_d : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_force_halt : UInt<1>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_external_ldfwd_disable : UInt<1>, dec_tlu_sideeffect_posted_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_wb_coalescing_disable : UInt<1>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>} + output io : {flip tlu_exu : {flip dec_tlu_meihap : UInt<30>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_path_r : UInt<31>, exu_i0_br_hist_r : UInt<2>, exu_i0_br_error_r : UInt<1>, exu_i0_br_start_error_r : UInt<1>, exu_i0_br_index_r : UInt<8>, exu_i0_br_valid_r : UInt<1>, exu_i0_br_mp_r : UInt<1>, exu_i0_br_middle_r : UInt<1>, exu_pmu_i0_br_misp : UInt<1>, exu_pmu_i0_br_ataken : UInt<1>, exu_pmu_i0_pc4 : UInt<1>, exu_npc_r : UInt<31>}, flip active_clk : Clock, flip free_clk : Clock, flip scan_mode : UInt<1>, flip tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, flip lsu_fastint_stall_any : UInt<1>, flip lsu_idle_any : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip iccm_dma_sb_error : UInt<1>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip dec_pause_state : UInt<1>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_r : UInt<1>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip dec_illegal_inst : UInt<32>, flip dec_i0_decode_d : UInt<1>, flip exu_i0_br_way_r : UInt<1>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_debug_stall : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_tlu_flush_extint : UInt<1>, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, flip dec_div_active : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, dec_csr_rddata_d : UInt<32>, dec_csr_legal_d : UInt<1>, dec_tlu_i0_kill_writeb_wb : UInt<1>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, dec_tlu_flush_pause_r : UInt<1>, dec_tlu_presync_d : UInt<1>, dec_tlu_postsync_d : UInt<1>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip tlu_bp : {flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>}, flip tlu_ifc : {flip dec_tlu_flush_noredir_wb : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifu_pmu_fetch_stall : UInt<1>}, flip tlu_mem : {flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}} - wire mtdata1_t : UInt<10>[4] @[el2_dec_tlu_ctl.scala 236:59] + wire mtdata1_t : UInt<10>[4] @[el2_dec_tlu_ctl.scala 233:67] wire pause_expired_wb : UInt<1> pause_expired_wb <= UInt<1>("h00") wire take_nmi_r_d1 : UInt<1> @@ -13827,30 +13835,30 @@ circuit el2_dec : mtvec <= UInt<1>("h00") wire mip : UInt<6> mip <= UInt<1>("h00") - wire csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>} @[el2_dec_tlu_ctl.scala 351:41] + wire csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>} @[el2_dec_tlu_ctl.scala 348:41] wire dec_tlu_mpc_halted_only_ns : UInt<1> dec_tlu_mpc_halted_only_ns <= UInt<1>("h00") - node _T = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 354:33] - node _T_1 = and(_T, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 354:51] - dec_tlu_mpc_halted_only_ns <= _T_1 @[el2_dec_tlu_ctl.scala 354:30] - inst int_timers of el2_dec_timer_ctl @[el2_dec_tlu_ctl.scala 355:24] + node _T = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 351:39] + node _T_1 = and(_T, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 351:57] + dec_tlu_mpc_halted_only_ns <= _T_1 @[el2_dec_tlu_ctl.scala 351:36] + inst int_timers of el2_dec_timer_ctl @[el2_dec_tlu_ctl.scala 352:30] int_timers.clock <= clock int_timers.reset <= reset - int_timers.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 356:57] - int_timers.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 357:57] - int_timers.io.dec_csr_wen_r_mod <= dec_csr_wen_r_mod @[el2_dec_tlu_ctl.scala 358:49] - int_timers.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 359:49] - int_timers.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 360:49] - int_timers.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 361:49] - int_timers.io.csr_mitctl0 <= csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 362:49] - int_timers.io.csr_mitctl1 <= csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 363:49] - int_timers.io.csr_mitb0 <= csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 364:57] - int_timers.io.csr_mitb1 <= csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 365:57] - int_timers.io.csr_mitcnt0 <= csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 366:49] - int_timers.io.csr_mitcnt1 <= csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 367:49] - int_timers.io.dec_pause_state <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 368:41] - int_timers.io.dec_tlu_pmu_fw_halted <= dec_tlu_pmu_fw_halted @[el2_dec_tlu_ctl.scala 369:41] - int_timers.io.internal_dbg_halt_timers <= internal_dbg_halt_timers @[el2_dec_tlu_ctl.scala 370:41] + int_timers.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 353:57] + int_timers.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 354:57] + int_timers.io.dec_csr_wen_r_mod <= dec_csr_wen_r_mod @[el2_dec_tlu_ctl.scala 355:49] + int_timers.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 356:49] + int_timers.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 357:49] + int_timers.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 358:49] + int_timers.io.csr_mitctl0 <= csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 359:57] + int_timers.io.csr_mitctl1 <= csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 360:57] + int_timers.io.csr_mitb0 <= csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 361:57] + int_timers.io.csr_mitb1 <= csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 362:57] + int_timers.io.csr_mitcnt0 <= csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 363:57] + int_timers.io.csr_mitcnt1 <= csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 364:57] + int_timers.io.dec_pause_state <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 365:49] + int_timers.io.dec_tlu_pmu_fw_halted <= dec_tlu_pmu_fw_halted @[el2_dec_tlu_ctl.scala 366:49] + int_timers.io.internal_dbg_halt_timers <= internal_dbg_halt_timers @[el2_dec_tlu_ctl.scala 367:47] node _T_2 = cat(io.i_cpu_run_req, io.mpc_debug_halt_req) @[Cat.scala 29:58] node _T_3 = cat(_T_2, io.mpc_debug_run_req) @[Cat.scala 29:58] node _T_4 = cat(io.soft_int, io.i_cpu_halt_req) @[Cat.scala 29:58] @@ -13861,841 +13869,841 @@ circuit el2_dec : _T_8 <= _T_7 @[el2_lib.scala 177:81] reg syncro_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 177:58] syncro_ff <= _T_8 @[el2_lib.scala 177:58] - node nmi_int_sync = bits(syncro_ff, 6, 6) @[el2_dec_tlu_ctl.scala 382:67] - node timer_int_sync = bits(syncro_ff, 5, 5) @[el2_dec_tlu_ctl.scala 383:59] - node soft_int_sync = bits(syncro_ff, 4, 4) @[el2_dec_tlu_ctl.scala 384:59] - node i_cpu_halt_req_sync = bits(syncro_ff, 3, 3) @[el2_dec_tlu_ctl.scala 385:59] - node i_cpu_run_req_sync = bits(syncro_ff, 2, 2) @[el2_dec_tlu_ctl.scala 386:59] - node mpc_debug_halt_req_sync_raw = bits(syncro_ff, 1, 1) @[el2_dec_tlu_ctl.scala 387:51] - node mpc_debug_run_req_sync = bits(syncro_ff, 0, 0) @[el2_dec_tlu_ctl.scala 388:51] - node _T_9 = or(dec_csr_wen_r_mod, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 391:52] - node _T_10 = bits(_T_9, 0, 0) @[el2_dec_tlu_ctl.scala 391:68] + node nmi_int_sync = bits(syncro_ff, 6, 6) @[el2_dec_tlu_ctl.scala 379:67] + node timer_int_sync = bits(syncro_ff, 5, 5) @[el2_dec_tlu_ctl.scala 380:59] + node soft_int_sync = bits(syncro_ff, 4, 4) @[el2_dec_tlu_ctl.scala 381:59] + node i_cpu_halt_req_sync = bits(syncro_ff, 3, 3) @[el2_dec_tlu_ctl.scala 382:59] + node i_cpu_run_req_sync = bits(syncro_ff, 2, 2) @[el2_dec_tlu_ctl.scala 383:59] + node mpc_debug_halt_req_sync_raw = bits(syncro_ff, 1, 1) @[el2_dec_tlu_ctl.scala 384:51] + node mpc_debug_run_req_sync = bits(syncro_ff, 0, 0) @[el2_dec_tlu_ctl.scala 385:51] + node _T_9 = or(dec_csr_wen_r_mod, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 388:58] + node _T_10 = bits(_T_9, 0, 0) @[el2_dec_tlu_ctl.scala 388:74] inst rvclkhdr of rvclkhdr_55 @[el2_lib.scala 483:22] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr.io.en <= _T_10 @[el2_lib.scala 485:16] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_11 = or(io.lsu_error_pkt_r.valid, lsu_exc_valid_r_d1) @[el2_dec_tlu_ctl.scala 392:61] - node _T_12 = or(_T_11, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 392:82] - node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 392:98] + node _T_11 = or(io.lsu_error_pkt_r.valid, lsu_exc_valid_r_d1) @[el2_dec_tlu_ctl.scala 389:67] + node _T_12 = or(_T_11, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 389:88] + node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 389:104] inst rvclkhdr_1 of rvclkhdr_56 @[el2_lib.scala 483:22] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_1.io.en <= _T_13 @[el2_lib.scala 485:16] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node e4e5_valid = or(io.dec_tlu_i0_valid_r, e5_valid) @[el2_dec_tlu_ctl.scala 395:29] - node _T_14 = or(debug_mode_status, i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 396:49] - node _T_15 = or(_T_14, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 396:68] - node _T_16 = or(_T_15, interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 396:88] - node _T_17 = or(_T_16, reset_delayed) @[el2_dec_tlu_ctl.scala 396:111] - node _T_18 = or(_T_17, pause_expired_r) @[el2_dec_tlu_ctl.scala 396:127] - node _T_19 = or(_T_18, pause_expired_wb) @[el2_dec_tlu_ctl.scala 396:145] - node _T_20 = or(_T_19, ic_perr_r) @[el2_dec_tlu_ctl.scala 396:164] - node _T_21 = or(_T_20, ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 396:176] - node _T_22 = or(_T_21, iccm_sbecc_r) @[el2_dec_tlu_ctl.scala 396:191] - node _T_23 = or(_T_22, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 396:206] - node flush_clkvalid = or(_T_23, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 396:224] - node _T_24 = or(e4e5_valid, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 398:43] - node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 398:59] + node e4e5_valid = or(io.dec_tlu_i0_valid_r, e5_valid) @[el2_dec_tlu_ctl.scala 392:30] + node _T_14 = or(debug_mode_status, i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 393:50] + node _T_15 = or(_T_14, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 393:69] + node _T_16 = or(_T_15, interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 393:89] + node _T_17 = or(_T_16, reset_delayed) @[el2_dec_tlu_ctl.scala 393:112] + node _T_18 = or(_T_17, pause_expired_r) @[el2_dec_tlu_ctl.scala 393:128] + node _T_19 = or(_T_18, pause_expired_wb) @[el2_dec_tlu_ctl.scala 393:146] + node _T_20 = or(_T_19, ic_perr_r) @[el2_dec_tlu_ctl.scala 393:165] + node _T_21 = or(_T_20, ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 393:177] + node _T_22 = or(_T_21, iccm_sbecc_r) @[el2_dec_tlu_ctl.scala 393:192] + node _T_23 = or(_T_22, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 393:207] + node flush_clkvalid = or(_T_23, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 393:225] + node _T_24 = or(e4e5_valid, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 395:49] + node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 395:65] inst rvclkhdr_2 of rvclkhdr_57 @[el2_lib.scala 483:22] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_2.io.en <= _T_25 @[el2_lib.scala 485:16] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_26 = or(e4e5_valid, flush_clkvalid) @[el2_dec_tlu_ctl.scala 399:47] - node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 399:65] + node _T_26 = or(e4e5_valid, flush_clkvalid) @[el2_dec_tlu_ctl.scala 396:53] + node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 396:71] inst rvclkhdr_3 of rvclkhdr_58 @[el2_lib.scala 483:22] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_3.io.en <= _T_27 @[el2_lib.scala 485:16] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg iccm_repair_state_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 401:72] - iccm_repair_state_d1 <= iccm_repair_state_ns @[el2_dec_tlu_ctl.scala 401:72] - reg _T_28 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 402:81] - _T_28 <= ic_perr_r @[el2_dec_tlu_ctl.scala 402:81] - ic_perr_r_d1 <= _T_28 @[el2_dec_tlu_ctl.scala 402:49] - reg _T_29 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 403:89] - _T_29 <= iccm_sbecc_r @[el2_dec_tlu_ctl.scala 403:89] - iccm_sbecc_r_d1 <= _T_29 @[el2_dec_tlu_ctl.scala 403:57] - reg _T_30 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 404:89] - _T_30 <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 404:89] - e5_valid <= _T_30 @[el2_dec_tlu_ctl.scala 404:57] - reg _T_31 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 405:73] - _T_31 <= internal_dbg_halt_mode @[el2_dec_tlu_ctl.scala 405:73] - debug_mode_status <= _T_31 @[el2_dec_tlu_ctl.scala 405:41] - reg lsu_pmu_load_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 406:72] - lsu_pmu_load_external_r <= io.lsu_pmu_load_external_m @[el2_dec_tlu_ctl.scala 406:72] - reg lsu_pmu_store_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 407:64] - lsu_pmu_store_external_r <= io.lsu_pmu_store_external_m @[el2_dec_tlu_ctl.scala 407:64] - reg tlu_flush_lower_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 408:72] - tlu_flush_lower_r_d1 <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 408:72] - reg _T_32 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 409:65] - _T_32 <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 409:65] - io.dec_tlu_i0_kill_writeb_wb <= _T_32 @[el2_dec_tlu_ctl.scala 409:33] - reg internal_dbg_halt_mode_f2 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 410:64] - internal_dbg_halt_mode_f2 <= debug_mode_status @[el2_dec_tlu_ctl.scala 410:64] - reg _T_33 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 411:73] - _T_33 <= force_halt @[el2_dec_tlu_ctl.scala 411:73] - io.dec_tlu_force_halt <= _T_33 @[el2_dec_tlu_ctl.scala 411:41] - io.dec_tlu_i0_kill_writeb_r <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 415:33] - reg reset_detect : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 416:80] - reset_detect <= UInt<1>("h01") @[el2_dec_tlu_ctl.scala 416:80] - reg reset_detected : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 417:80] - reset_detected <= reset_detect @[el2_dec_tlu_ctl.scala 417:80] - node _T_34 = xor(reset_detect, reset_detected) @[el2_dec_tlu_ctl.scala 418:64] - reset_delayed <= _T_34 @[el2_dec_tlu_ctl.scala 418:49] - reg nmi_int_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 420:64] - nmi_int_delayed <= nmi_int_sync @[el2_dec_tlu_ctl.scala 420:64] - reg nmi_int_detected_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 421:72] - nmi_int_detected_f <= nmi_int_detected @[el2_dec_tlu_ctl.scala 421:72] - reg nmi_lsu_load_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 422:72] - nmi_lsu_load_type_f <= nmi_lsu_load_type @[el2_dec_tlu_ctl.scala 422:72] - reg nmi_lsu_store_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 423:64] - nmi_lsu_store_type_f <= nmi_lsu_store_type @[el2_dec_tlu_ctl.scala 423:64] - node _T_35 = not(mdseac_locked_f) @[el2_dec_tlu_ctl.scala 427:26] - node _T_36 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 427:78] - node nmi_lsu_detected = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 427:43] - node _T_37 = not(nmi_int_delayed) @[el2_dec_tlu_ctl.scala 429:39] - node _T_38 = and(nmi_int_sync, _T_37) @[el2_dec_tlu_ctl.scala 429:37] - node _T_39 = or(_T_38, nmi_lsu_detected) @[el2_dec_tlu_ctl.scala 429:57] - node _T_40 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:100] - node _T_41 = and(nmi_int_detected_f, _T_40) @[el2_dec_tlu_ctl.scala 429:98] - node _T_42 = or(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 429:76] - node _T_43 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 429:159] - node _T_44 = and(take_ext_int_start_d3, _T_43) @[el2_dec_tlu_ctl.scala 429:140] - node _T_45 = or(_T_42, _T_44) @[el2_dec_tlu_ctl.scala 429:116] - nmi_int_detected <= _T_45 @[el2_dec_tlu_ctl.scala 429:20] - node _T_46 = and(nmi_lsu_detected, io.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 431:42] - node _T_47 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 431:101] - node _T_48 = and(nmi_int_detected_f, _T_47) @[el2_dec_tlu_ctl.scala 431:99] - node _T_49 = not(_T_48) @[el2_dec_tlu_ctl.scala 431:78] - node _T_50 = and(_T_46, _T_49) @[el2_dec_tlu_ctl.scala 431:76] - node _T_51 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 431:143] - node _T_52 = and(nmi_lsu_load_type_f, _T_51) @[el2_dec_tlu_ctl.scala 431:141] - node _T_53 = or(_T_50, _T_52) @[el2_dec_tlu_ctl.scala 431:118] - nmi_lsu_load_type <= _T_53 @[el2_dec_tlu_ctl.scala 431:21] - node _T_54 = and(nmi_lsu_detected, io.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 432:43] - node _T_55 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 432:103] - node _T_56 = and(nmi_int_detected_f, _T_55) @[el2_dec_tlu_ctl.scala 432:101] - node _T_57 = not(_T_56) @[el2_dec_tlu_ctl.scala 432:80] - node _T_58 = and(_T_54, _T_57) @[el2_dec_tlu_ctl.scala 432:78] - node _T_59 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 432:146] - node _T_60 = and(nmi_lsu_store_type_f, _T_59) @[el2_dec_tlu_ctl.scala 432:144] - node _T_61 = or(_T_58, _T_60) @[el2_dec_tlu_ctl.scala 432:120] - nmi_lsu_store_type <= _T_61 @[el2_dec_tlu_ctl.scala 432:22] - node _T_62 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 439:63] - node mpc_debug_halt_req_sync = and(mpc_debug_halt_req_sync_raw, _T_62) @[el2_dec_tlu_ctl.scala 439:61] - reg mpc_debug_halt_req_sync_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 440:64] - mpc_debug_halt_req_sync_f <= mpc_debug_halt_req_sync @[el2_dec_tlu_ctl.scala 440:64] - reg mpc_debug_run_req_sync_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 441:64] - mpc_debug_run_req_sync_f <= mpc_debug_run_req_sync @[el2_dec_tlu_ctl.scala 441:64] - reg _T_63 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 442:81] - _T_63 <= mpc_halt_state_ns @[el2_dec_tlu_ctl.scala 442:81] - mpc_halt_state_f <= _T_63 @[el2_dec_tlu_ctl.scala 442:49] - reg mpc_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 443:80] - mpc_run_state_f <= mpc_run_state_ns @[el2_dec_tlu_ctl.scala 443:80] - reg debug_brkpt_status_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 444:72] - debug_brkpt_status_f <= debug_brkpt_status_ns @[el2_dec_tlu_ctl.scala 444:72] - reg mpc_debug_halt_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 445:72] - mpc_debug_halt_ack_f <= mpc_debug_halt_ack_ns @[el2_dec_tlu_ctl.scala 445:72] - reg mpc_debug_run_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 446:80] - mpc_debug_run_ack_f <= mpc_debug_run_ack_ns @[el2_dec_tlu_ctl.scala 446:80] - reg _T_64 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 447:81] - _T_64 <= dbg_halt_state_ns @[el2_dec_tlu_ctl.scala 447:81] - dbg_halt_state_f <= _T_64 @[el2_dec_tlu_ctl.scala 447:49] - reg dbg_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 448:80] - dbg_run_state_f <= dbg_run_state_ns @[el2_dec_tlu_ctl.scala 448:80] - reg _T_65 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 449:73] - _T_65 <= dec_tlu_mpc_halted_only_ns @[el2_dec_tlu_ctl.scala 449:73] - io.dec_tlu_mpc_halted_only <= _T_65 @[el2_dec_tlu_ctl.scala 449:41] - node _T_66 = not(mpc_debug_halt_req_sync_f) @[el2_dec_tlu_ctl.scala 453:65] - node mpc_debug_halt_req_sync_pulse = and(mpc_debug_halt_req_sync, _T_66) @[el2_dec_tlu_ctl.scala 453:63] - node _T_67 = not(mpc_debug_run_req_sync_f) @[el2_dec_tlu_ctl.scala 454:64] - node mpc_debug_run_req_sync_pulse = and(mpc_debug_run_req_sync, _T_67) @[el2_dec_tlu_ctl.scala 454:62] - node _T_68 = or(mpc_halt_state_f, mpc_debug_halt_req_sync_pulse) @[el2_dec_tlu_ctl.scala 456:42] - node _T_69 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 456:93] - node _T_70 = and(reset_delayed, _T_69) @[el2_dec_tlu_ctl.scala 456:91] - node _T_71 = or(_T_68, _T_70) @[el2_dec_tlu_ctl.scala 456:74] - node _T_72 = not(mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 456:119] - node _T_73 = and(_T_71, _T_72) @[el2_dec_tlu_ctl.scala 456:117] - mpc_halt_state_ns <= _T_73 @[el2_dec_tlu_ctl.scala 456:21] - node _T_74 = not(mpc_debug_run_ack_f) @[el2_dec_tlu_ctl.scala 457:74] - node _T_75 = and(mpc_debug_run_req_sync_pulse, _T_74) @[el2_dec_tlu_ctl.scala 457:72] - node _T_76 = or(mpc_run_state_f, _T_75) @[el2_dec_tlu_ctl.scala 457:40] - node _T_77 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 457:127] - node _T_78 = and(debug_mode_status, _T_77) @[el2_dec_tlu_ctl.scala 457:125] - node _T_79 = and(_T_76, _T_78) @[el2_dec_tlu_ctl.scala 457:97] - mpc_run_state_ns <= _T_79 @[el2_dec_tlu_ctl.scala 457:20] - node _T_80 = or(dbg_halt_req_final, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 459:64] - node _T_81 = or(_T_80, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 459:90] - node _T_82 = or(_T_81, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 459:115] - node _T_83 = or(dbg_halt_state_f, _T_82) @[el2_dec_tlu_ctl.scala 459:42] - node _T_84 = not(io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 459:147] - node _T_85 = and(_T_83, _T_84) @[el2_dec_tlu_ctl.scala 459:145] - dbg_halt_state_ns <= _T_85 @[el2_dec_tlu_ctl.scala 459:21] - node _T_86 = or(dbg_run_state_f, io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 460:40] - node _T_87 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 460:91] - node _T_88 = and(debug_mode_status, _T_87) @[el2_dec_tlu_ctl.scala 460:89] - node _T_89 = and(_T_86, _T_88) @[el2_dec_tlu_ctl.scala 460:61] - dbg_run_state_ns <= _T_89 @[el2_dec_tlu_ctl.scala 460:20] - node _T_90 = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 463:33] - node _T_91 = and(_T_90, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 463:51] - dec_tlu_mpc_halted_only_ns <= _T_91 @[el2_dec_tlu_ctl.scala 463:30] - node debug_brkpt_valid = or(ebreak_to_debug_mode_r_d1, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 466:53] - node _T_92 = or(debug_brkpt_valid, debug_brkpt_status_f) @[el2_dec_tlu_ctl.scala 467:47] - node _T_93 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 467:99] - node _T_94 = and(internal_dbg_halt_mode, _T_93) @[el2_dec_tlu_ctl.scala 467:97] - node _T_95 = and(_T_92, _T_94) @[el2_dec_tlu_ctl.scala 467:71] - debug_brkpt_status_ns <= _T_95 @[el2_dec_tlu_ctl.scala 467:25] - node _T_96 = and(mpc_halt_state_f, debug_mode_status) @[el2_dec_tlu_ctl.scala 470:45] - node _T_97 = and(_T_96, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 470:72] - node _T_98 = and(_T_97, core_empty) @[el2_dec_tlu_ctl.scala 470:98] - mpc_debug_halt_ack_ns <= _T_98 @[el2_dec_tlu_ctl.scala 470:25] - node _T_99 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 471:53] - node _T_100 = and(mpc_debug_run_req_sync, _T_99) @[el2_dec_tlu_ctl.scala 471:51] - node _T_101 = not(mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 471:74] - node _T_102 = and(_T_100, _T_101) @[el2_dec_tlu_ctl.scala 471:72] - node _T_103 = and(mpc_debug_run_ack_f, mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 471:123] - node _T_104 = or(_T_102, _T_103) @[el2_dec_tlu_ctl.scala 471:100] - mpc_debug_run_ack_ns <= _T_104 @[el2_dec_tlu_ctl.scala 471:24] - io.mpc_debug_halt_ack <= mpc_debug_halt_ack_f @[el2_dec_tlu_ctl.scala 474:25] - io.mpc_debug_run_ack <= mpc_debug_run_ack_f @[el2_dec_tlu_ctl.scala 475:25] - io.debug_brkpt_status <= debug_brkpt_status_f @[el2_dec_tlu_ctl.scala 476:25] - node _T_105 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 479:47] - node dbg_halt_req_held_ns = and(_T_105, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 479:68] - node _T_106 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 480:42] - node _T_107 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 480:65] - node _T_108 = and(_T_106, _T_107) @[el2_dec_tlu_ctl.scala 480:63] - dbg_halt_req_final <= _T_108 @[el2_dec_tlu_ctl.scala 480:22] - node _T_109 = or(dbg_halt_req_final, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 483:44] - node _T_110 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 483:89] - node _T_111 = and(reset_delayed, _T_110) @[el2_dec_tlu_ctl.scala 483:87] - node _T_112 = or(_T_109, _T_111) @[el2_dec_tlu_ctl.scala 483:70] - node _T_113 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 483:115] - node _T_114 = and(_T_112, _T_113) @[el2_dec_tlu_ctl.scala 483:113] - node _T_115 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 483:143] - node debug_halt_req = and(_T_114, _T_115) @[el2_dec_tlu_ctl.scala 483:141] - node _T_116 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 485:26] - node _T_117 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 485:69] - node _T_118 = and(mpc_run_state_ns, _T_117) @[el2_dec_tlu_ctl.scala 485:67] - node _T_119 = not(mpc_halt_state_ns) @[el2_dec_tlu_ctl.scala 485:111] - node _T_120 = and(dbg_run_state_ns, _T_119) @[el2_dec_tlu_ctl.scala 485:109] - node _T_121 = or(_T_118, _T_120) @[el2_dec_tlu_ctl.scala 485:89] - node debug_resume_req = and(_T_116, _T_121) @[el2_dec_tlu_ctl.scala 485:46] - node _T_122 = or(debug_halt_req_f, pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 490:37] - node _T_123 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 490:60] - node _T_124 = and(_T_122, _T_123) @[el2_dec_tlu_ctl.scala 490:58] - node _T_125 = not(mret_r) @[el2_dec_tlu_ctl.scala 490:83] - node _T_126 = and(_T_124, _T_125) @[el2_dec_tlu_ctl.scala 490:81] - node _T_127 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 490:93] - node _T_128 = and(_T_126, _T_127) @[el2_dec_tlu_ctl.scala 490:91] - node _T_129 = not(dec_tlu_flush_noredir_r_d1) @[el2_dec_tlu_ctl.scala 490:109] - node _T_130 = and(_T_128, _T_129) @[el2_dec_tlu_ctl.scala 490:107] - node _T_131 = not(take_reset) @[el2_dec_tlu_ctl.scala 490:139] - node take_halt = and(_T_130, _T_131) @[el2_dec_tlu_ctl.scala 490:137] - node _T_132 = not(dec_tlu_flush_pause_r_d1) @[el2_dec_tlu_ctl.scala 493:50] - node _T_133 = and(dec_tlu_flush_noredir_r_d1, _T_132) @[el2_dec_tlu_ctl.scala 493:48] - node _T_134 = not(take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 493:78] - node _T_135 = and(_T_133, _T_134) @[el2_dec_tlu_ctl.scala 493:76] - node _T_136 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 493:120] - node _T_137 = and(halt_taken_f, _T_136) @[el2_dec_tlu_ctl.scala 493:118] - node _T_138 = not(pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 493:140] - node _T_139 = and(_T_137, _T_138) @[el2_dec_tlu_ctl.scala 493:138] - node _T_140 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 493:163] - node _T_141 = and(_T_139, _T_140) @[el2_dec_tlu_ctl.scala 493:161] - node halt_taken = or(_T_135, _T_141) @[el2_dec_tlu_ctl.scala 493:102] - node _T_142 = and(io.lsu_idle_any, lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 497:47] - node _T_143 = and(_T_142, io.ifu_miss_state_idle) @[el2_dec_tlu_ctl.scala 497:64] - node _T_144 = and(_T_143, ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 497:89] - node _T_145 = not(debug_halt_req) @[el2_dec_tlu_ctl.scala 497:115] - node _T_146 = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 497:113] - node _T_147 = not(debug_halt_req_d1) @[el2_dec_tlu_ctl.scala 497:133] - node _T_148 = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 497:131] - node _T_149 = not(io.dec_div_active) @[el2_dec_tlu_ctl.scala 497:154] - node _T_150 = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 497:152] - node _T_151 = or(force_halt, _T_150) @[el2_dec_tlu_ctl.scala 497:28] - core_empty <= _T_151 @[el2_dec_tlu_ctl.scala 497:14] - node _T_152 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 503:31] - node _T_153 = and(_T_152, debug_halt_req) @[el2_dec_tlu_ctl.scala 503:57] - node _T_154 = or(_T_153, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 503:75] - node _T_155 = or(_T_154, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 503:101] - node enter_debug_halt_req = or(_T_155, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 503:126] - node _T_156 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 506:105] - node _T_157 = not(_T_156) @[el2_dec_tlu_ctl.scala 506:100] - node _T_158 = and(debug_resume_req_f, _T_157) @[el2_dec_tlu_ctl.scala 506:98] - node _T_159 = not(_T_158) @[el2_dec_tlu_ctl.scala 506:77] - node _T_160 = and(debug_mode_status, _T_159) @[el2_dec_tlu_ctl.scala 506:75] - node _T_161 = or(debug_halt_req_ns, _T_160) @[el2_dec_tlu_ctl.scala 506:47] - internal_dbg_halt_mode <= _T_161 @[el2_dec_tlu_ctl.scala 506:26] - node _T_162 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 508:61] - node allow_dbg_halt_csr_write = and(debug_mode_status, _T_162) @[el2_dec_tlu_ctl.scala 508:59] - node _T_163 = and(debug_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 513:42] - node _T_164 = and(_T_163, halt_taken) @[el2_dec_tlu_ctl.scala 513:55] - node _T_165 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 513:91] - node _T_166 = and(dbg_tlu_halted_f, _T_165) @[el2_dec_tlu_ctl.scala 513:89] - node dbg_tlu_halted = or(_T_164, _T_166) @[el2_dec_tlu_ctl.scala 513:69] - node _T_167 = not(dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 514:67] - node _T_168 = and(debug_halt_req_f, _T_167) @[el2_dec_tlu_ctl.scala 514:65] - node _T_169 = or(enter_debug_halt_req, _T_168) @[el2_dec_tlu_ctl.scala 514:45] - debug_halt_req_ns <= _T_169 @[el2_dec_tlu_ctl.scala 514:21] - node _T_170 = and(debug_resume_req_f, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 515:43] - node resume_ack_ns = and(_T_170, dbg_run_state_ns) @[el2_dec_tlu_ctl.scala 515:62] - node _T_171 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 517:55] - node _T_172 = and(io.dec_tlu_i0_valid_r, _T_171) @[el2_dec_tlu_ctl.scala 517:53] - node _T_173 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 517:84] - node _T_174 = and(_T_172, _T_173) @[el2_dec_tlu_ctl.scala 517:78] - node _T_175 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 517:98] - node dcsr_single_step_done = and(_T_174, _T_175) @[el2_dec_tlu_ctl.scala 517:96] - node _T_176 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 519:60] - node _T_177 = and(debug_resume_req_f, _T_176) @[el2_dec_tlu_ctl.scala 519:54] - node _T_178 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 519:105] - node _T_179 = and(dcsr_single_step_running_f, _T_178) @[el2_dec_tlu_ctl.scala 519:103] - node dcsr_single_step_running = or(_T_177, _T_179) @[el2_dec_tlu_ctl.scala 519:73] - node dbg_cmd_done_ns = and(io.dec_tlu_i0_valid_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 521:47] - node _T_180 = or(trigger_hit_dmode_r, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 524:51] - node _T_181 = not(io.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 524:106] - node _T_182 = and(request_debug_mode_r_d1, _T_181) @[el2_dec_tlu_ctl.scala 524:104] - node request_debug_mode_r = or(_T_180, _T_182) @[el2_dec_tlu_ctl.scala 524:77] - node _T_183 = or(request_debug_mode_r_d1, request_debug_mode_done_f) @[el2_dec_tlu_ctl.scala 526:58] - node _T_184 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 526:89] - node request_debug_mode_done = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 526:87] - reg _T_185 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 529:73] - _T_185 <= io.dec_tlu_flush_noredir_r @[el2_dec_tlu_ctl.scala 529:73] - dec_tlu_flush_noredir_r_d1 <= _T_185 @[el2_dec_tlu_ctl.scala 529:41] - reg _T_186 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 530:81] - _T_186 <= halt_taken @[el2_dec_tlu_ctl.scala 530:81] - halt_taken_f <= _T_186 @[el2_dec_tlu_ctl.scala 530:49] - reg _T_187 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 531:89] - _T_187 <= io.lsu_idle_any @[el2_dec_tlu_ctl.scala 531:89] - lsu_idle_any_f <= _T_187 @[el2_dec_tlu_ctl.scala 531:57] - reg _T_188 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 532:73] - _T_188 <= io.ifu_miss_state_idle @[el2_dec_tlu_ctl.scala 532:73] - ifu_miss_state_idle_f <= _T_188 @[el2_dec_tlu_ctl.scala 532:41] - reg _T_189 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 533:81] - _T_189 <= dbg_tlu_halted @[el2_dec_tlu_ctl.scala 533:81] - dbg_tlu_halted_f <= _T_189 @[el2_dec_tlu_ctl.scala 533:49] - reg _T_190 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 534:73] - _T_190 <= resume_ack_ns @[el2_dec_tlu_ctl.scala 534:73] - io.dec_tlu_resume_ack <= _T_190 @[el2_dec_tlu_ctl.scala 534:41] - reg _T_191 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 535:81] - _T_191 <= debug_halt_req_ns @[el2_dec_tlu_ctl.scala 535:81] - debug_halt_req_f <= _T_191 @[el2_dec_tlu_ctl.scala 535:49] - reg _T_192 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 536:81] - _T_192 <= debug_resume_req @[el2_dec_tlu_ctl.scala 536:81] - debug_resume_req_f <= _T_192 @[el2_dec_tlu_ctl.scala 536:49] - reg _T_193 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 537:81] - _T_193 <= trigger_hit_dmode_r @[el2_dec_tlu_ctl.scala 537:81] - trigger_hit_dmode_r_d1 <= _T_193 @[el2_dec_tlu_ctl.scala 537:49] - reg _T_194 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 538:81] - _T_194 <= dcsr_single_step_done @[el2_dec_tlu_ctl.scala 538:81] - dcsr_single_step_done_f <= _T_194 @[el2_dec_tlu_ctl.scala 538:49] - reg _T_195 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 539:81] - _T_195 <= debug_halt_req @[el2_dec_tlu_ctl.scala 539:81] - debug_halt_req_d1 <= _T_195 @[el2_dec_tlu_ctl.scala 539:49] - reg dec_tlu_wr_pause_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 540:73] - dec_tlu_wr_pause_r_d1 <= io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 540:73] - reg dec_pause_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 541:73] - dec_pause_state_f <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 541:73] - reg _T_196 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 542:81] - _T_196 <= request_debug_mode_r @[el2_dec_tlu_ctl.scala 542:81] - request_debug_mode_r_d1 <= _T_196 @[el2_dec_tlu_ctl.scala 542:49] - reg _T_197 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 543:73] - _T_197 <= request_debug_mode_done @[el2_dec_tlu_ctl.scala 543:73] - request_debug_mode_done_f <= _T_197 @[el2_dec_tlu_ctl.scala 543:41] - reg _T_198 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 544:73] - _T_198 <= dcsr_single_step_running @[el2_dec_tlu_ctl.scala 544:73] - dcsr_single_step_running_f <= _T_198 @[el2_dec_tlu_ctl.scala 544:41] - reg _T_199 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 545:73] - _T_199 <= io.dec_tlu_flush_pause_r @[el2_dec_tlu_ctl.scala 545:73] - dec_tlu_flush_pause_r_d1 <= _T_199 @[el2_dec_tlu_ctl.scala 545:41] - reg _T_200 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 546:81] - _T_200 <= dbg_halt_req_held_ns @[el2_dec_tlu_ctl.scala 546:81] - dbg_halt_req_held <= _T_200 @[el2_dec_tlu_ctl.scala 546:49] - io.dec_tlu_debug_stall <= debug_halt_req_f @[el2_dec_tlu_ctl.scala 549:41] - io.dec_tlu_dbg_halted <= dbg_tlu_halted_f @[el2_dec_tlu_ctl.scala 550:41] - io.dec_tlu_debug_mode <= debug_mode_status @[el2_dec_tlu_ctl.scala 551:41] - dec_tlu_pmu_fw_halted <= pmu_fw_tlu_halted_f @[el2_dec_tlu_ctl.scala 552:41] - node _T_201 = and(fence_i_r, internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 555:56] - node _T_202 = or(take_halt, _T_201) @[el2_dec_tlu_ctl.scala 555:43] - node _T_203 = or(_T_202, io.dec_tlu_flush_pause_r) @[el2_dec_tlu_ctl.scala 555:82] - node _T_204 = and(i0_trigger_hit_r, trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 555:129] - node _T_205 = or(_T_203, _T_204) @[el2_dec_tlu_ctl.scala 555:109] - node _T_206 = or(_T_205, take_ext_int_start) @[el2_dec_tlu_ctl.scala 555:152] - io.dec_tlu_flush_noredir_r <= _T_206 @[el2_dec_tlu_ctl.scala 555:30] - io.dec_tlu_flush_extint <= take_ext_int_start @[el2_dec_tlu_ctl.scala 557:27] - node _T_207 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 560:55] - node _T_208 = and(dec_tlu_wr_pause_r_d1, _T_207) @[el2_dec_tlu_ctl.scala 560:53] - node _T_209 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 560:76] - node _T_210 = and(_T_208, _T_209) @[el2_dec_tlu_ctl.scala 560:74] - io.dec_tlu_flush_pause_r <= _T_210 @[el2_dec_tlu_ctl.scala 560:28] - node _T_211 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 562:22] - node _T_212 = and(_T_211, dec_pause_state_f) @[el2_dec_tlu_ctl.scala 562:42] - node _T_213 = or(ext_int_ready, ce_int_ready) @[el2_dec_tlu_ctl.scala 562:80] - node _T_214 = or(_T_213, timer_int_ready) @[el2_dec_tlu_ctl.scala 562:95] - node _T_215 = or(_T_214, soft_int_ready) @[el2_dec_tlu_ctl.scala 562:113] - node _T_216 = or(_T_215, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 562:130] - node _T_217 = or(_T_216, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 562:154] - node _T_218 = or(_T_217, nmi_int_detected) @[el2_dec_tlu_ctl.scala 562:178] - node _T_219 = or(_T_218, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 562:197] - node _T_220 = not(_T_219) @[el2_dec_tlu_ctl.scala 562:64] - node _T_221 = and(_T_212, _T_220) @[el2_dec_tlu_ctl.scala 562:62] - node _T_222 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 562:220] - node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 562:218] - node _T_224 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 562:244] - node _T_225 = and(_T_223, _T_224) @[el2_dec_tlu_ctl.scala 562:242] - node _T_226 = not(pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 562:264] - node _T_227 = and(_T_225, _T_226) @[el2_dec_tlu_ctl.scala 562:262] - node _T_228 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 562:285] - node _T_229 = and(_T_227, _T_228) @[el2_dec_tlu_ctl.scala 562:283] - pause_expired_r <= _T_229 @[el2_dec_tlu_ctl.scala 562:19] - node _T_230 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 564:66] - node _T_231 = and(io.dec_tlu_flush_lower_r, _T_230) @[el2_dec_tlu_ctl.scala 564:60] - node _T_232 = or(io.dec_tlu_resume_ack, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 564:103] - node _T_233 = and(_T_231, _T_232) @[el2_dec_tlu_ctl.scala 564:78] - node _T_234 = not(io.dec_tlu_flush_noredir_r) @[el2_dec_tlu_ctl.scala 564:133] - node _T_235 = and(_T_233, _T_234) @[el2_dec_tlu_ctl.scala 564:131] - io.dec_tlu_flush_leak_one_r <= _T_235 @[el2_dec_tlu_ctl.scala 564:31] - node _T_236 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 565:70] - node _T_237 = and(io.dec_tlu_flush_lower_r, _T_236) @[el2_dec_tlu_ctl.scala 565:54] - io.dec_tlu_flush_err_r <= _T_237 @[el2_dec_tlu_ctl.scala 565:26] - io.dec_dbg_cmd_done <= dbg_cmd_done_ns @[el2_dec_tlu_ctl.scala 568:23] - node _T_238 = and(illegal_r, io.dec_dbg_cmd_done) @[el2_dec_tlu_ctl.scala 569:36] - io.dec_dbg_cmd_fail <= _T_238 @[el2_dec_tlu_ctl.scala 569:23] - node _T_239 = bits(mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 582:42] - node _T_240 = bits(mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 582:69] - node _T_241 = bits(mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 582:96] - node _T_242 = bits(mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 582:123] + reg iccm_repair_state_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 398:80] + iccm_repair_state_d1 <= iccm_repair_state_ns @[el2_dec_tlu_ctl.scala 398:80] + reg _T_28 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 399:89] + _T_28 <= ic_perr_r @[el2_dec_tlu_ctl.scala 399:89] + ic_perr_r_d1 <= _T_28 @[el2_dec_tlu_ctl.scala 399:57] + reg _T_29 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 400:89] + _T_29 <= iccm_sbecc_r @[el2_dec_tlu_ctl.scala 400:89] + iccm_sbecc_r_d1 <= _T_29 @[el2_dec_tlu_ctl.scala 400:57] + reg _T_30 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 401:97] + _T_30 <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 401:97] + e5_valid <= _T_30 @[el2_dec_tlu_ctl.scala 401:65] + reg _T_31 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 402:81] + _T_31 <= internal_dbg_halt_mode @[el2_dec_tlu_ctl.scala 402:81] + debug_mode_status <= _T_31 @[el2_dec_tlu_ctl.scala 402:49] + reg lsu_pmu_load_external_r : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 403:80] + lsu_pmu_load_external_r <= io.tlu_busbuff.lsu_pmu_load_external_m @[el2_dec_tlu_ctl.scala 403:80] + reg lsu_pmu_store_external_r : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 404:72] + lsu_pmu_store_external_r <= io.tlu_busbuff.lsu_pmu_store_external_m @[el2_dec_tlu_ctl.scala 404:72] + reg tlu_flush_lower_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 405:80] + tlu_flush_lower_r_d1 <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 405:80] + reg _T_32 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 406:73] + _T_32 <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 406:73] + io.dec_tlu_i0_kill_writeb_wb <= _T_32 @[el2_dec_tlu_ctl.scala 406:41] + reg internal_dbg_halt_mode_f2 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 407:72] + internal_dbg_halt_mode_f2 <= debug_mode_status @[el2_dec_tlu_ctl.scala 407:72] + reg _T_33 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 408:89] + _T_33 <= force_halt @[el2_dec_tlu_ctl.scala 408:89] + io.tlu_mem.dec_tlu_force_halt <= _T_33 @[el2_dec_tlu_ctl.scala 408:57] + io.dec_tlu_i0_kill_writeb_r <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 412:41] + reg reset_detect : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 413:88] + reset_detect <= UInt<1>("h01") @[el2_dec_tlu_ctl.scala 413:88] + reg reset_detected : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 414:88] + reset_detected <= reset_detect @[el2_dec_tlu_ctl.scala 414:88] + node _T_34 = xor(reset_detect, reset_detected) @[el2_dec_tlu_ctl.scala 415:64] + reset_delayed <= _T_34 @[el2_dec_tlu_ctl.scala 415:49] + reg nmi_int_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 417:72] + nmi_int_delayed <= nmi_int_sync @[el2_dec_tlu_ctl.scala 417:72] + reg nmi_int_detected_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 418:72] + nmi_int_detected_f <= nmi_int_detected @[el2_dec_tlu_ctl.scala 418:72] + reg nmi_lsu_load_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 419:72] + nmi_lsu_load_type_f <= nmi_lsu_load_type @[el2_dec_tlu_ctl.scala 419:72] + reg nmi_lsu_store_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 420:72] + nmi_lsu_store_type_f <= nmi_lsu_store_type @[el2_dec_tlu_ctl.scala 420:72] + node _T_35 = not(mdseac_locked_f) @[el2_dec_tlu_ctl.scala 424:32] + node _T_36 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 424:96] + node nmi_lsu_detected = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 424:49] + node _T_37 = not(nmi_int_delayed) @[el2_dec_tlu_ctl.scala 426:45] + node _T_38 = and(nmi_int_sync, _T_37) @[el2_dec_tlu_ctl.scala 426:43] + node _T_39 = or(_T_38, nmi_lsu_detected) @[el2_dec_tlu_ctl.scala 426:63] + node _T_40 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 426:106] + node _T_41 = and(nmi_int_detected_f, _T_40) @[el2_dec_tlu_ctl.scala 426:104] + node _T_42 = or(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 426:82] + node _T_43 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 426:165] + node _T_44 = and(take_ext_int_start_d3, _T_43) @[el2_dec_tlu_ctl.scala 426:146] + node _T_45 = or(_T_42, _T_44) @[el2_dec_tlu_ctl.scala 426:122] + nmi_int_detected <= _T_45 @[el2_dec_tlu_ctl.scala 426:26] + node _T_46 = and(nmi_lsu_detected, io.tlu_busbuff.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 428:48] + node _T_47 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 428:119] + node _T_48 = and(nmi_int_detected_f, _T_47) @[el2_dec_tlu_ctl.scala 428:117] + node _T_49 = not(_T_48) @[el2_dec_tlu_ctl.scala 428:96] + node _T_50 = and(_T_46, _T_49) @[el2_dec_tlu_ctl.scala 428:94] + node _T_51 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 428:161] + node _T_52 = and(nmi_lsu_load_type_f, _T_51) @[el2_dec_tlu_ctl.scala 428:159] + node _T_53 = or(_T_50, _T_52) @[el2_dec_tlu_ctl.scala 428:136] + nmi_lsu_load_type <= _T_53 @[el2_dec_tlu_ctl.scala 428:27] + node _T_54 = and(nmi_lsu_detected, io.tlu_busbuff.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 429:49] + node _T_55 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:121] + node _T_56 = and(nmi_int_detected_f, _T_55) @[el2_dec_tlu_ctl.scala 429:119] + node _T_57 = not(_T_56) @[el2_dec_tlu_ctl.scala 429:98] + node _T_58 = and(_T_54, _T_57) @[el2_dec_tlu_ctl.scala 429:96] + node _T_59 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:164] + node _T_60 = and(nmi_lsu_store_type_f, _T_59) @[el2_dec_tlu_ctl.scala 429:162] + node _T_61 = or(_T_58, _T_60) @[el2_dec_tlu_ctl.scala 429:138] + nmi_lsu_store_type <= _T_61 @[el2_dec_tlu_ctl.scala 429:28] + node _T_62 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 436:69] + node mpc_debug_halt_req_sync = and(mpc_debug_halt_req_sync_raw, _T_62) @[el2_dec_tlu_ctl.scala 436:67] + reg mpc_debug_halt_req_sync_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 437:72] + mpc_debug_halt_req_sync_f <= mpc_debug_halt_req_sync @[el2_dec_tlu_ctl.scala 437:72] + reg mpc_debug_run_req_sync_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 438:72] + mpc_debug_run_req_sync_f <= mpc_debug_run_req_sync @[el2_dec_tlu_ctl.scala 438:72] + reg _T_63 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 439:89] + _T_63 <= mpc_halt_state_ns @[el2_dec_tlu_ctl.scala 439:89] + mpc_halt_state_f <= _T_63 @[el2_dec_tlu_ctl.scala 439:57] + reg mpc_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 440:88] + mpc_run_state_f <= mpc_run_state_ns @[el2_dec_tlu_ctl.scala 440:88] + reg debug_brkpt_status_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 441:80] + debug_brkpt_status_f <= debug_brkpt_status_ns @[el2_dec_tlu_ctl.scala 441:80] + reg mpc_debug_halt_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 442:80] + mpc_debug_halt_ack_f <= mpc_debug_halt_ack_ns @[el2_dec_tlu_ctl.scala 442:80] + reg mpc_debug_run_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 443:80] + mpc_debug_run_ack_f <= mpc_debug_run_ack_ns @[el2_dec_tlu_ctl.scala 443:80] + reg _T_64 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 444:89] + _T_64 <= dbg_halt_state_ns @[el2_dec_tlu_ctl.scala 444:89] + dbg_halt_state_f <= _T_64 @[el2_dec_tlu_ctl.scala 444:57] + reg dbg_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 445:88] + dbg_run_state_f <= dbg_run_state_ns @[el2_dec_tlu_ctl.scala 445:88] + reg _T_65 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 446:81] + _T_65 <= dec_tlu_mpc_halted_only_ns @[el2_dec_tlu_ctl.scala 446:81] + io.dec_tlu_mpc_halted_only <= _T_65 @[el2_dec_tlu_ctl.scala 446:49] + node _T_66 = not(mpc_debug_halt_req_sync_f) @[el2_dec_tlu_ctl.scala 450:71] + node mpc_debug_halt_req_sync_pulse = and(mpc_debug_halt_req_sync, _T_66) @[el2_dec_tlu_ctl.scala 450:69] + node _T_67 = not(mpc_debug_run_req_sync_f) @[el2_dec_tlu_ctl.scala 451:70] + node mpc_debug_run_req_sync_pulse = and(mpc_debug_run_req_sync, _T_67) @[el2_dec_tlu_ctl.scala 451:68] + node _T_68 = or(mpc_halt_state_f, mpc_debug_halt_req_sync_pulse) @[el2_dec_tlu_ctl.scala 453:48] + node _T_69 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 453:99] + node _T_70 = and(reset_delayed, _T_69) @[el2_dec_tlu_ctl.scala 453:97] + node _T_71 = or(_T_68, _T_70) @[el2_dec_tlu_ctl.scala 453:80] + node _T_72 = not(mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 453:125] + node _T_73 = and(_T_71, _T_72) @[el2_dec_tlu_ctl.scala 453:123] + mpc_halt_state_ns <= _T_73 @[el2_dec_tlu_ctl.scala 453:27] + node _T_74 = not(mpc_debug_run_ack_f) @[el2_dec_tlu_ctl.scala 454:80] + node _T_75 = and(mpc_debug_run_req_sync_pulse, _T_74) @[el2_dec_tlu_ctl.scala 454:78] + node _T_76 = or(mpc_run_state_f, _T_75) @[el2_dec_tlu_ctl.scala 454:46] + node _T_77 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 454:133] + node _T_78 = and(debug_mode_status, _T_77) @[el2_dec_tlu_ctl.scala 454:131] + node _T_79 = and(_T_76, _T_78) @[el2_dec_tlu_ctl.scala 454:103] + mpc_run_state_ns <= _T_79 @[el2_dec_tlu_ctl.scala 454:26] + node _T_80 = or(dbg_halt_req_final, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 456:70] + node _T_81 = or(_T_80, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 456:96] + node _T_82 = or(_T_81, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 456:121] + node _T_83 = or(dbg_halt_state_f, _T_82) @[el2_dec_tlu_ctl.scala 456:48] + node _T_84 = not(io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 456:153] + node _T_85 = and(_T_83, _T_84) @[el2_dec_tlu_ctl.scala 456:151] + dbg_halt_state_ns <= _T_85 @[el2_dec_tlu_ctl.scala 456:27] + node _T_86 = or(dbg_run_state_f, io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 457:46] + node _T_87 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 457:97] + node _T_88 = and(debug_mode_status, _T_87) @[el2_dec_tlu_ctl.scala 457:95] + node _T_89 = and(_T_86, _T_88) @[el2_dec_tlu_ctl.scala 457:67] + dbg_run_state_ns <= _T_89 @[el2_dec_tlu_ctl.scala 457:26] + node _T_90 = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 460:39] + node _T_91 = and(_T_90, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 460:57] + dec_tlu_mpc_halted_only_ns <= _T_91 @[el2_dec_tlu_ctl.scala 460:36] + node debug_brkpt_valid = or(ebreak_to_debug_mode_r_d1, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 463:59] + node _T_92 = or(debug_brkpt_valid, debug_brkpt_status_f) @[el2_dec_tlu_ctl.scala 464:53] + node _T_93 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 464:105] + node _T_94 = and(internal_dbg_halt_mode, _T_93) @[el2_dec_tlu_ctl.scala 464:103] + node _T_95 = and(_T_92, _T_94) @[el2_dec_tlu_ctl.scala 464:77] + debug_brkpt_status_ns <= _T_95 @[el2_dec_tlu_ctl.scala 464:31] + node _T_96 = and(mpc_halt_state_f, debug_mode_status) @[el2_dec_tlu_ctl.scala 467:51] + node _T_97 = and(_T_96, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 467:78] + node _T_98 = and(_T_97, core_empty) @[el2_dec_tlu_ctl.scala 467:104] + mpc_debug_halt_ack_ns <= _T_98 @[el2_dec_tlu_ctl.scala 467:31] + node _T_99 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 468:59] + node _T_100 = and(mpc_debug_run_req_sync, _T_99) @[el2_dec_tlu_ctl.scala 468:57] + node _T_101 = not(mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 468:80] + node _T_102 = and(_T_100, _T_101) @[el2_dec_tlu_ctl.scala 468:78] + node _T_103 = and(mpc_debug_run_ack_f, mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 468:129] + node _T_104 = or(_T_102, _T_103) @[el2_dec_tlu_ctl.scala 468:106] + mpc_debug_run_ack_ns <= _T_104 @[el2_dec_tlu_ctl.scala 468:30] + io.mpc_debug_halt_ack <= mpc_debug_halt_ack_f @[el2_dec_tlu_ctl.scala 471:31] + io.mpc_debug_run_ack <= mpc_debug_run_ack_f @[el2_dec_tlu_ctl.scala 472:31] + io.debug_brkpt_status <= debug_brkpt_status_f @[el2_dec_tlu_ctl.scala 473:31] + node _T_105 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 476:53] + node dbg_halt_req_held_ns = and(_T_105, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 476:74] + node _T_106 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 477:48] + node _T_107 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 477:71] + node _T_108 = and(_T_106, _T_107) @[el2_dec_tlu_ctl.scala 477:69] + dbg_halt_req_final <= _T_108 @[el2_dec_tlu_ctl.scala 477:28] + node _T_109 = or(dbg_halt_req_final, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 480:50] + node _T_110 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 480:95] + node _T_111 = and(reset_delayed, _T_110) @[el2_dec_tlu_ctl.scala 480:93] + node _T_112 = or(_T_109, _T_111) @[el2_dec_tlu_ctl.scala 480:76] + node _T_113 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 480:121] + node _T_114 = and(_T_112, _T_113) @[el2_dec_tlu_ctl.scala 480:119] + node _T_115 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 480:149] + node debug_halt_req = and(_T_114, _T_115) @[el2_dec_tlu_ctl.scala 480:147] + node _T_116 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 482:32] + node _T_117 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 482:75] + node _T_118 = and(mpc_run_state_ns, _T_117) @[el2_dec_tlu_ctl.scala 482:73] + node _T_119 = not(mpc_halt_state_ns) @[el2_dec_tlu_ctl.scala 482:117] + node _T_120 = and(dbg_run_state_ns, _T_119) @[el2_dec_tlu_ctl.scala 482:115] + node _T_121 = or(_T_118, _T_120) @[el2_dec_tlu_ctl.scala 482:95] + node debug_resume_req = and(_T_116, _T_121) @[el2_dec_tlu_ctl.scala 482:52] + node _T_122 = or(debug_halt_req_f, pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 487:43] + node _T_123 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 487:66] + node _T_124 = and(_T_122, _T_123) @[el2_dec_tlu_ctl.scala 487:64] + node _T_125 = not(mret_r) @[el2_dec_tlu_ctl.scala 487:89] + node _T_126 = and(_T_124, _T_125) @[el2_dec_tlu_ctl.scala 487:87] + node _T_127 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 487:99] + node _T_128 = and(_T_126, _T_127) @[el2_dec_tlu_ctl.scala 487:97] + node _T_129 = not(dec_tlu_flush_noredir_r_d1) @[el2_dec_tlu_ctl.scala 487:115] + node _T_130 = and(_T_128, _T_129) @[el2_dec_tlu_ctl.scala 487:113] + node _T_131 = not(take_reset) @[el2_dec_tlu_ctl.scala 487:145] + node take_halt = and(_T_130, _T_131) @[el2_dec_tlu_ctl.scala 487:143] + node _T_132 = not(dec_tlu_flush_pause_r_d1) @[el2_dec_tlu_ctl.scala 490:56] + node _T_133 = and(dec_tlu_flush_noredir_r_d1, _T_132) @[el2_dec_tlu_ctl.scala 490:54] + node _T_134 = not(take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 490:84] + node _T_135 = and(_T_133, _T_134) @[el2_dec_tlu_ctl.scala 490:82] + node _T_136 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 490:126] + node _T_137 = and(halt_taken_f, _T_136) @[el2_dec_tlu_ctl.scala 490:124] + node _T_138 = not(pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 490:146] + node _T_139 = and(_T_137, _T_138) @[el2_dec_tlu_ctl.scala 490:144] + node _T_140 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 490:169] + node _T_141 = and(_T_139, _T_140) @[el2_dec_tlu_ctl.scala 490:167] + node halt_taken = or(_T_135, _T_141) @[el2_dec_tlu_ctl.scala 490:108] + node _T_142 = and(io.lsu_idle_any, lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 494:53] + node _T_143 = and(_T_142, io.tlu_mem.ifu_miss_state_idle) @[el2_dec_tlu_ctl.scala 494:70] + node _T_144 = and(_T_143, ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 494:103] + node _T_145 = not(debug_halt_req) @[el2_dec_tlu_ctl.scala 494:129] + node _T_146 = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 494:127] + node _T_147 = not(debug_halt_req_d1) @[el2_dec_tlu_ctl.scala 494:147] + node _T_148 = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 494:145] + node _T_149 = not(io.dec_div_active) @[el2_dec_tlu_ctl.scala 494:168] + node _T_150 = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 494:166] + node _T_151 = or(force_halt, _T_150) @[el2_dec_tlu_ctl.scala 494:34] + core_empty <= _T_151 @[el2_dec_tlu_ctl.scala 494:20] + node _T_152 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 500:37] + node _T_153 = and(_T_152, debug_halt_req) @[el2_dec_tlu_ctl.scala 500:63] + node _T_154 = or(_T_153, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 500:81] + node _T_155 = or(_T_154, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 500:107] + node enter_debug_halt_req = or(_T_155, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 500:132] + node _T_156 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 503:111] + node _T_157 = not(_T_156) @[el2_dec_tlu_ctl.scala 503:106] + node _T_158 = and(debug_resume_req_f, _T_157) @[el2_dec_tlu_ctl.scala 503:104] + node _T_159 = not(_T_158) @[el2_dec_tlu_ctl.scala 503:83] + node _T_160 = and(debug_mode_status, _T_159) @[el2_dec_tlu_ctl.scala 503:81] + node _T_161 = or(debug_halt_req_ns, _T_160) @[el2_dec_tlu_ctl.scala 503:53] + internal_dbg_halt_mode <= _T_161 @[el2_dec_tlu_ctl.scala 503:32] + node _T_162 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 505:67] + node allow_dbg_halt_csr_write = and(debug_mode_status, _T_162) @[el2_dec_tlu_ctl.scala 505:65] + node _T_163 = and(debug_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 510:48] + node _T_164 = and(_T_163, halt_taken) @[el2_dec_tlu_ctl.scala 510:61] + node _T_165 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 510:97] + node _T_166 = and(dbg_tlu_halted_f, _T_165) @[el2_dec_tlu_ctl.scala 510:95] + node dbg_tlu_halted = or(_T_164, _T_166) @[el2_dec_tlu_ctl.scala 510:75] + node _T_167 = not(dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 511:73] + node _T_168 = and(debug_halt_req_f, _T_167) @[el2_dec_tlu_ctl.scala 511:71] + node _T_169 = or(enter_debug_halt_req, _T_168) @[el2_dec_tlu_ctl.scala 511:51] + debug_halt_req_ns <= _T_169 @[el2_dec_tlu_ctl.scala 511:27] + node _T_170 = and(debug_resume_req_f, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 512:49] + node resume_ack_ns = and(_T_170, dbg_run_state_ns) @[el2_dec_tlu_ctl.scala 512:68] + node _T_171 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 514:61] + node _T_172 = and(io.dec_tlu_i0_valid_r, _T_171) @[el2_dec_tlu_ctl.scala 514:59] + node _T_173 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 514:90] + node _T_174 = and(_T_172, _T_173) @[el2_dec_tlu_ctl.scala 514:84] + node _T_175 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 514:104] + node dcsr_single_step_done = and(_T_174, _T_175) @[el2_dec_tlu_ctl.scala 514:102] + node _T_176 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 516:66] + node _T_177 = and(debug_resume_req_f, _T_176) @[el2_dec_tlu_ctl.scala 516:60] + node _T_178 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 516:111] + node _T_179 = and(dcsr_single_step_running_f, _T_178) @[el2_dec_tlu_ctl.scala 516:109] + node dcsr_single_step_running = or(_T_177, _T_179) @[el2_dec_tlu_ctl.scala 516:79] + node dbg_cmd_done_ns = and(io.dec_tlu_i0_valid_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 518:53] + node _T_180 = or(trigger_hit_dmode_r, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 521:57] + node _T_181 = not(io.tlu_bp.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 521:112] + node _T_182 = and(request_debug_mode_r_d1, _T_181) @[el2_dec_tlu_ctl.scala 521:110] + node request_debug_mode_r = or(_T_180, _T_182) @[el2_dec_tlu_ctl.scala 521:83] + node _T_183 = or(request_debug_mode_r_d1, request_debug_mode_done_f) @[el2_dec_tlu_ctl.scala 523:64] + node _T_184 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 523:95] + node request_debug_mode_done = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 523:93] + reg _T_185 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 526:81] + _T_185 <= io.tlu_ifc.dec_tlu_flush_noredir_wb @[el2_dec_tlu_ctl.scala 526:81] + dec_tlu_flush_noredir_r_d1 <= _T_185 @[el2_dec_tlu_ctl.scala 526:49] + reg _T_186 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 527:89] + _T_186 <= halt_taken @[el2_dec_tlu_ctl.scala 527:89] + halt_taken_f <= _T_186 @[el2_dec_tlu_ctl.scala 527:57] + reg _T_187 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 528:89] + _T_187 <= io.lsu_idle_any @[el2_dec_tlu_ctl.scala 528:89] + lsu_idle_any_f <= _T_187 @[el2_dec_tlu_ctl.scala 528:57] + reg _T_188 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 529:81] + _T_188 <= io.tlu_mem.ifu_miss_state_idle @[el2_dec_tlu_ctl.scala 529:81] + ifu_miss_state_idle_f <= _T_188 @[el2_dec_tlu_ctl.scala 529:49] + reg _T_189 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 530:89] + _T_189 <= dbg_tlu_halted @[el2_dec_tlu_ctl.scala 530:89] + dbg_tlu_halted_f <= _T_189 @[el2_dec_tlu_ctl.scala 530:57] + reg _T_190 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 531:81] + _T_190 <= resume_ack_ns @[el2_dec_tlu_ctl.scala 531:81] + io.dec_tlu_resume_ack <= _T_190 @[el2_dec_tlu_ctl.scala 531:49] + reg _T_191 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 532:89] + _T_191 <= debug_halt_req_ns @[el2_dec_tlu_ctl.scala 532:89] + debug_halt_req_f <= _T_191 @[el2_dec_tlu_ctl.scala 532:57] + reg _T_192 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 533:89] + _T_192 <= debug_resume_req @[el2_dec_tlu_ctl.scala 533:89] + debug_resume_req_f <= _T_192 @[el2_dec_tlu_ctl.scala 533:57] + reg _T_193 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 534:81] + _T_193 <= trigger_hit_dmode_r @[el2_dec_tlu_ctl.scala 534:81] + trigger_hit_dmode_r_d1 <= _T_193 @[el2_dec_tlu_ctl.scala 534:49] + reg _T_194 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 535:81] + _T_194 <= dcsr_single_step_done @[el2_dec_tlu_ctl.scala 535:81] + dcsr_single_step_done_f <= _T_194 @[el2_dec_tlu_ctl.scala 535:49] + reg _T_195 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 536:89] + _T_195 <= debug_halt_req @[el2_dec_tlu_ctl.scala 536:89] + debug_halt_req_d1 <= _T_195 @[el2_dec_tlu_ctl.scala 536:57] + reg dec_tlu_wr_pause_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 537:81] + dec_tlu_wr_pause_r_d1 <= io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 537:81] + reg dec_pause_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 538:81] + dec_pause_state_f <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 538:81] + reg _T_196 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 539:81] + _T_196 <= request_debug_mode_r @[el2_dec_tlu_ctl.scala 539:81] + request_debug_mode_r_d1 <= _T_196 @[el2_dec_tlu_ctl.scala 539:49] + reg _T_197 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 540:73] + _T_197 <= request_debug_mode_done @[el2_dec_tlu_ctl.scala 540:73] + request_debug_mode_done_f <= _T_197 @[el2_dec_tlu_ctl.scala 540:41] + reg _T_198 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 541:73] + _T_198 <= dcsr_single_step_running @[el2_dec_tlu_ctl.scala 541:73] + dcsr_single_step_running_f <= _T_198 @[el2_dec_tlu_ctl.scala 541:41] + reg _T_199 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 542:73] + _T_199 <= io.dec_tlu_flush_pause_r @[el2_dec_tlu_ctl.scala 542:73] + dec_tlu_flush_pause_r_d1 <= _T_199 @[el2_dec_tlu_ctl.scala 542:41] + reg _T_200 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 543:81] + _T_200 <= dbg_halt_req_held_ns @[el2_dec_tlu_ctl.scala 543:81] + dbg_halt_req_held <= _T_200 @[el2_dec_tlu_ctl.scala 543:49] + io.dec_tlu_debug_stall <= debug_halt_req_f @[el2_dec_tlu_ctl.scala 546:41] + io.dec_tlu_dbg_halted <= dbg_tlu_halted_f @[el2_dec_tlu_ctl.scala 547:41] + io.dec_tlu_debug_mode <= debug_mode_status @[el2_dec_tlu_ctl.scala 548:41] + dec_tlu_pmu_fw_halted <= pmu_fw_tlu_halted_f @[el2_dec_tlu_ctl.scala 549:41] + node _T_201 = and(fence_i_r, internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 552:71] + node _T_202 = or(take_halt, _T_201) @[el2_dec_tlu_ctl.scala 552:58] + node _T_203 = or(_T_202, io.dec_tlu_flush_pause_r) @[el2_dec_tlu_ctl.scala 552:97] + node _T_204 = and(i0_trigger_hit_r, trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 552:144] + node _T_205 = or(_T_203, _T_204) @[el2_dec_tlu_ctl.scala 552:124] + node _T_206 = or(_T_205, take_ext_int_start) @[el2_dec_tlu_ctl.scala 552:167] + io.tlu_ifc.dec_tlu_flush_noredir_wb <= _T_206 @[el2_dec_tlu_ctl.scala 552:45] + io.dec_tlu_flush_extint <= take_ext_int_start @[el2_dec_tlu_ctl.scala 554:33] + node _T_207 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 557:61] + node _T_208 = and(dec_tlu_wr_pause_r_d1, _T_207) @[el2_dec_tlu_ctl.scala 557:59] + node _T_209 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 557:82] + node _T_210 = and(_T_208, _T_209) @[el2_dec_tlu_ctl.scala 557:80] + io.dec_tlu_flush_pause_r <= _T_210 @[el2_dec_tlu_ctl.scala 557:34] + node _T_211 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 559:28] + node _T_212 = and(_T_211, dec_pause_state_f) @[el2_dec_tlu_ctl.scala 559:48] + node _T_213 = or(ext_int_ready, ce_int_ready) @[el2_dec_tlu_ctl.scala 559:86] + node _T_214 = or(_T_213, timer_int_ready) @[el2_dec_tlu_ctl.scala 559:101] + node _T_215 = or(_T_214, soft_int_ready) @[el2_dec_tlu_ctl.scala 559:119] + node _T_216 = or(_T_215, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 559:136] + node _T_217 = or(_T_216, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 559:160] + node _T_218 = or(_T_217, nmi_int_detected) @[el2_dec_tlu_ctl.scala 559:184] + node _T_219 = or(_T_218, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 559:203] + node _T_220 = not(_T_219) @[el2_dec_tlu_ctl.scala 559:70] + node _T_221 = and(_T_212, _T_220) @[el2_dec_tlu_ctl.scala 559:68] + node _T_222 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 559:226] + node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 559:224] + node _T_224 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 559:250] + node _T_225 = and(_T_223, _T_224) @[el2_dec_tlu_ctl.scala 559:248] + node _T_226 = not(pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 559:270] + node _T_227 = and(_T_225, _T_226) @[el2_dec_tlu_ctl.scala 559:268] + node _T_228 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 559:291] + node _T_229 = and(_T_227, _T_228) @[el2_dec_tlu_ctl.scala 559:289] + pause_expired_r <= _T_229 @[el2_dec_tlu_ctl.scala 559:25] + node _T_230 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 561:88] + node _T_231 = and(io.tlu_exu.dec_tlu_flush_lower_r, _T_230) @[el2_dec_tlu_ctl.scala 561:82] + node _T_232 = or(io.dec_tlu_resume_ack, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 561:125] + node _T_233 = and(_T_231, _T_232) @[el2_dec_tlu_ctl.scala 561:100] + node _T_234 = not(io.tlu_ifc.dec_tlu_flush_noredir_wb) @[el2_dec_tlu_ctl.scala 561:155] + node _T_235 = and(_T_233, _T_234) @[el2_dec_tlu_ctl.scala 561:153] + io.tlu_bp.dec_tlu_flush_leak_one_wb <= _T_235 @[el2_dec_tlu_ctl.scala 561:45] + node _T_236 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 562:93] + node _T_237 = and(io.tlu_exu.dec_tlu_flush_lower_r, _T_236) @[el2_dec_tlu_ctl.scala 562:77] + io.tlu_mem.dec_tlu_flush_err_wb <= _T_237 @[el2_dec_tlu_ctl.scala 562:41] + io.dec_dbg_cmd_done <= dbg_cmd_done_ns @[el2_dec_tlu_ctl.scala 565:29] + node _T_238 = and(illegal_r, io.dec_dbg_cmd_done) @[el2_dec_tlu_ctl.scala 566:42] + io.dec_dbg_cmd_fail <= _T_238 @[el2_dec_tlu_ctl.scala 566:29] + node _T_239 = bits(mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 579:48] + node _T_240 = bits(mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 579:75] + node _T_241 = bits(mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 579:102] + node _T_242 = bits(mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 579:129] node _T_243 = cat(_T_241, _T_242) @[Cat.scala 29:58] node _T_244 = cat(_T_239, _T_240) @[Cat.scala 29:58] node trigger_execute = cat(_T_244, _T_243) @[Cat.scala 29:58] - node _T_245 = bits(mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 583:44] - node _T_246 = bits(mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 583:71] - node _T_247 = bits(mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 583:98] - node _T_248 = bits(mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 583:125] + node _T_245 = bits(mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 580:52] + node _T_246 = bits(mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 580:79] + node _T_247 = bits(mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 580:106] + node _T_248 = bits(mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 580:133] node _T_249 = cat(_T_247, _T_248) @[Cat.scala 29:58] node _T_250 = cat(_T_245, _T_246) @[Cat.scala 29:58] node trigger_data = cat(_T_250, _T_249) @[Cat.scala 29:58] - node _T_251 = bits(mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 584:44] - node _T_252 = bits(mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 584:71] - node _T_253 = bits(mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 584:98] - node _T_254 = bits(mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 584:125] + node _T_251 = bits(mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 581:52] + node _T_252 = bits(mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 581:79] + node _T_253 = bits(mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 581:106] + node _T_254 = bits(mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 581:133] node _T_255 = cat(_T_253, _T_254) @[Cat.scala 29:58] node _T_256 = cat(_T_251, _T_252) @[Cat.scala 29:58] node trigger_store = cat(_T_256, _T_255) @[Cat.scala 29:58] - node _T_257 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 587:45] - node _T_258 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:71] - node _T_259 = or(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 587:62] - node _T_260 = bits(mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 587:100] - node _T_261 = and(_T_259, _T_260) @[el2_dec_tlu_ctl.scala 587:86] - node _T_262 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 587:133] - node _T_263 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:159] - node _T_264 = or(_T_262, _T_263) @[el2_dec_tlu_ctl.scala 587:150] - node _T_265 = bits(mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 587:188] - node _T_266 = and(_T_264, _T_265) @[el2_dec_tlu_ctl.scala 587:174] - node _T_267 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 587:222] - node _T_268 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:248] - node _T_269 = or(_T_267, _T_268) @[el2_dec_tlu_ctl.scala 587:239] - node _T_270 = bits(mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 587:277] - node _T_271 = and(_T_269, _T_270) @[el2_dec_tlu_ctl.scala 587:263] - node _T_272 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 587:311] - node _T_273 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:337] - node _T_274 = or(_T_272, _T_273) @[el2_dec_tlu_ctl.scala 587:328] - node _T_275 = bits(mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 587:366] - node _T_276 = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 587:352] + node _T_257 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 584:45] + node _T_258 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:71] + node _T_259 = or(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 584:62] + node _T_260 = bits(mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 584:100] + node _T_261 = and(_T_259, _T_260) @[el2_dec_tlu_ctl.scala 584:86] + node _T_262 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 584:133] + node _T_263 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:159] + node _T_264 = or(_T_262, _T_263) @[el2_dec_tlu_ctl.scala 584:150] + node _T_265 = bits(mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 584:188] + node _T_266 = and(_T_264, _T_265) @[el2_dec_tlu_ctl.scala 584:174] + node _T_267 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 584:222] + node _T_268 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:248] + node _T_269 = or(_T_267, _T_268) @[el2_dec_tlu_ctl.scala 584:239] + node _T_270 = bits(mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 584:277] + node _T_271 = and(_T_269, _T_270) @[el2_dec_tlu_ctl.scala 584:263] + node _T_272 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 584:311] + node _T_273 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:337] + node _T_274 = or(_T_272, _T_273) @[el2_dec_tlu_ctl.scala 584:328] + node _T_275 = bits(mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 584:366] + node _T_276 = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 584:352] node _T_277 = cat(_T_271, _T_276) @[Cat.scala 29:58] node _T_278 = cat(_T_261, _T_266) @[Cat.scala 29:58] node trigger_enabled = cat(_T_278, _T_277) @[Cat.scala 29:58] - node _T_279 = and(trigger_execute, trigger_data) @[el2_dec_tlu_ctl.scala 590:56] + node _T_279 = and(trigger_execute, trigger_data) @[el2_dec_tlu_ctl.scala 587:57] node _T_280 = bits(inst_acc_r_raw, 0, 0) @[Bitwise.scala 72:15] node _T_281 = mux(_T_280, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_282 = and(_T_279, _T_281) @[el2_dec_tlu_ctl.scala 590:71] - node _T_283 = or(io.exu_i0_br_error_r, io.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 590:128] + node _T_282 = and(_T_279, _T_281) @[el2_dec_tlu_ctl.scala 587:72] + node _T_283 = or(io.tlu_exu.exu_i0_br_error_r, io.tlu_exu.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 587:137] node _T_284 = bits(_T_283, 0, 0) @[Bitwise.scala 72:15] node _T_285 = mux(_T_284, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_286 = or(_T_282, _T_285) @[el2_dec_tlu_ctl.scala 590:97] - node i0_iside_trigger_has_pri_r = not(_T_286) @[el2_dec_tlu_ctl.scala 590:37] - node _T_287 = and(trigger_store, trigger_data) @[el2_dec_tlu_ctl.scala 593:50] + node _T_286 = or(_T_282, _T_285) @[el2_dec_tlu_ctl.scala 587:98] + node i0_iside_trigger_has_pri_r = not(_T_286) @[el2_dec_tlu_ctl.scala 587:38] + node _T_287 = and(trigger_store, trigger_data) @[el2_dec_tlu_ctl.scala 590:51] node _T_288 = bits(lsu_i0_exc_r_raw, 0, 0) @[Bitwise.scala 72:15] node _T_289 = mux(_T_288, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_290 = and(_T_287, _T_289) @[el2_dec_tlu_ctl.scala 593:65] - node i0_lsu_trigger_has_pri_r = not(_T_290) @[el2_dec_tlu_ctl.scala 593:34] + node _T_290 = and(_T_287, _T_289) @[el2_dec_tlu_ctl.scala 590:66] + node i0_lsu_trigger_has_pri_r = not(_T_290) @[el2_dec_tlu_ctl.scala 590:35] node _T_291 = bits(io.dec_tlu_i0_valid_r, 0, 0) @[Bitwise.scala 72:15] node _T_292 = mux(_T_291, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_293 = bits(io.dec_tlu_packet_r.i0trigger, 3, 0) @[el2_dec_tlu_ctl.scala 598:83] - node _T_294 = and(_T_292, _T_293) @[el2_dec_tlu_ctl.scala 598:52] - node _T_295 = and(_T_294, i0_iside_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 598:89] - node _T_296 = and(_T_295, i0_lsu_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 598:118] - node i0trigger_qual_r = and(_T_296, trigger_enabled) @[el2_dec_tlu_ctl.scala 598:145] - node _T_297 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 600:57] + node _T_293 = bits(io.dec_tlu_packet_r.i0trigger, 3, 0) @[el2_dec_tlu_ctl.scala 595:84] + node _T_294 = and(_T_292, _T_293) @[el2_dec_tlu_ctl.scala 595:53] + node _T_295 = and(_T_294, i0_iside_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 595:90] + node _T_296 = and(_T_295, i0_lsu_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 595:119] + node i0trigger_qual_r = and(_T_296, trigger_enabled) @[el2_dec_tlu_ctl.scala 595:146] + node _T_297 = or(io.tlu_bp.dec_tlu_flush_lower_wb, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 597:65] node _T_298 = bits(_T_297, 0, 0) @[Bitwise.scala 72:15] node _T_299 = mux(_T_298, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_300 = not(_T_299) @[el2_dec_tlu_ctl.scala 600:22] - node i0_trigger_r = and(_T_300, i0trigger_qual_r) @[el2_dec_tlu_ctl.scala 600:83] - node _T_301 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 603:52] - node _T_302 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 603:72] - node _T_303 = not(_T_302) @[el2_dec_tlu_ctl.scala 603:59] - node _T_304 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 603:102] - node _T_305 = or(_T_303, _T_304) @[el2_dec_tlu_ctl.scala 603:88] - node _T_306 = and(_T_301, _T_305) @[el2_dec_tlu_ctl.scala 603:56] - node _T_307 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 603:120] - node _T_308 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 603:140] - node _T_309 = not(_T_308) @[el2_dec_tlu_ctl.scala 603:127] - node _T_310 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 603:170] - node _T_311 = or(_T_309, _T_310) @[el2_dec_tlu_ctl.scala 603:156] - node _T_312 = and(_T_307, _T_311) @[el2_dec_tlu_ctl.scala 603:124] - node _T_313 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 603:188] - node _T_314 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 603:208] - node _T_315 = not(_T_314) @[el2_dec_tlu_ctl.scala 603:195] - node _T_316 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 603:238] - node _T_317 = or(_T_315, _T_316) @[el2_dec_tlu_ctl.scala 603:224] - node _T_318 = and(_T_313, _T_317) @[el2_dec_tlu_ctl.scala 603:192] - node _T_319 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 603:256] - node _T_320 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 603:276] - node _T_321 = not(_T_320) @[el2_dec_tlu_ctl.scala 603:263] - node _T_322 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 603:306] - node _T_323 = or(_T_321, _T_322) @[el2_dec_tlu_ctl.scala 603:292] - node _T_324 = and(_T_319, _T_323) @[el2_dec_tlu_ctl.scala 603:260] + node _T_300 = not(_T_299) @[el2_dec_tlu_ctl.scala 597:23] + node i0_trigger_r = and(_T_300, i0trigger_qual_r) @[el2_dec_tlu_ctl.scala 597:91] + node _T_301 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 600:53] + node _T_302 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 600:73] + node _T_303 = not(_T_302) @[el2_dec_tlu_ctl.scala 600:60] + node _T_304 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 600:103] + node _T_305 = or(_T_303, _T_304) @[el2_dec_tlu_ctl.scala 600:89] + node _T_306 = and(_T_301, _T_305) @[el2_dec_tlu_ctl.scala 600:57] + node _T_307 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 600:121] + node _T_308 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 600:141] + node _T_309 = not(_T_308) @[el2_dec_tlu_ctl.scala 600:128] + node _T_310 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 600:171] + node _T_311 = or(_T_309, _T_310) @[el2_dec_tlu_ctl.scala 600:157] + node _T_312 = and(_T_307, _T_311) @[el2_dec_tlu_ctl.scala 600:125] + node _T_313 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 600:189] + node _T_314 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 600:209] + node _T_315 = not(_T_314) @[el2_dec_tlu_ctl.scala 600:196] + node _T_316 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 600:239] + node _T_317 = or(_T_315, _T_316) @[el2_dec_tlu_ctl.scala 600:225] + node _T_318 = and(_T_313, _T_317) @[el2_dec_tlu_ctl.scala 600:193] + node _T_319 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 600:257] + node _T_320 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 600:277] + node _T_321 = not(_T_320) @[el2_dec_tlu_ctl.scala 600:264] + node _T_322 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 600:307] + node _T_323 = or(_T_321, _T_322) @[el2_dec_tlu_ctl.scala 600:293] + node _T_324 = and(_T_319, _T_323) @[el2_dec_tlu_ctl.scala 600:261] node _T_325 = cat(_T_318, _T_324) @[Cat.scala 29:58] node _T_326 = cat(_T_306, _T_312) @[Cat.scala 29:58] node i0_trigger_chain_masked_r = cat(_T_326, _T_325) @[Cat.scala 29:58] - node i0_trigger_hit_raw_r = orr(i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 606:56] - i0_trigger_hit_r <= i0_trigger_hit_raw_r @[el2_dec_tlu_ctl.scala 608:25] - node _T_327 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 612:44] - node _T_328 = bits(mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 612:75] - node _T_329 = and(_T_327, _T_328) @[el2_dec_tlu_ctl.scala 612:61] - node _T_330 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 612:104] - node _T_331 = bits(mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 612:135] - node _T_332 = and(_T_330, _T_331) @[el2_dec_tlu_ctl.scala 612:121] - node _T_333 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 612:164] - node _T_334 = bits(mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 612:195] - node _T_335 = and(_T_333, _T_334) @[el2_dec_tlu_ctl.scala 612:181] - node _T_336 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 612:224] - node _T_337 = bits(mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 612:255] - node _T_338 = and(_T_336, _T_337) @[el2_dec_tlu_ctl.scala 612:241] + node i0_trigger_hit_raw_r = orr(i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 603:57] + i0_trigger_hit_r <= i0_trigger_hit_raw_r @[el2_dec_tlu_ctl.scala 605:25] + node _T_327 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 609:44] + node _T_328 = bits(mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 609:75] + node _T_329 = and(_T_327, _T_328) @[el2_dec_tlu_ctl.scala 609:61] + node _T_330 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 609:104] + node _T_331 = bits(mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 609:135] + node _T_332 = and(_T_330, _T_331) @[el2_dec_tlu_ctl.scala 609:121] + node _T_333 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 609:164] + node _T_334 = bits(mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 609:195] + node _T_335 = and(_T_333, _T_334) @[el2_dec_tlu_ctl.scala 609:181] + node _T_336 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 609:224] + node _T_337 = bits(mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 609:255] + node _T_338 = and(_T_336, _T_337) @[el2_dec_tlu_ctl.scala 609:241] node _T_339 = cat(_T_335, _T_338) @[Cat.scala 29:58] node _T_340 = cat(_T_329, _T_332) @[Cat.scala 29:58] node trigger_action = cat(_T_340, _T_339) @[Cat.scala 29:58] node _T_341 = bits(i0_trigger_hit_r, 0, 0) @[Bitwise.scala 72:15] node _T_342 = mux(_T_341, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node update_hit_bit_r = and(_T_342, i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 615:56] - node _T_343 = and(i0_trigger_chain_masked_r, trigger_action) @[el2_dec_tlu_ctl.scala 618:56] - node i0_trigger_action_r = orr(_T_343) @[el2_dec_tlu_ctl.scala 618:74] - node _T_344 = and(i0_trigger_hit_r, i0_trigger_action_r) @[el2_dec_tlu_ctl.scala 620:44] - trigger_hit_dmode_r <= _T_344 @[el2_dec_tlu_ctl.scala 620:23] - node _T_345 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 622:54] - node mepc_trigger_hit_sel_pc_r = and(i0_trigger_hit_r, _T_345) @[el2_dec_tlu_ctl.scala 622:52] - node _T_346 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 649:56] - node _T_347 = and(i_cpu_halt_req_sync, _T_346) @[el2_dec_tlu_ctl.scala 649:54] - node _T_348 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 649:81] - node i_cpu_halt_req_sync_qual = and(_T_347, _T_348) @[el2_dec_tlu_ctl.scala 649:79] - node _T_349 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 650:54] - node _T_350 = and(i_cpu_run_req_sync, _T_349) @[el2_dec_tlu_ctl.scala 650:52] - node _T_351 = and(_T_350, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 650:77] - node _T_352 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 650:101] - node i_cpu_run_req_sync_qual = and(_T_351, _T_352) @[el2_dec_tlu_ctl.scala 650:99] - reg i_cpu_halt_req_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 652:80] - i_cpu_halt_req_d1 <= i_cpu_halt_req_sync_qual @[el2_dec_tlu_ctl.scala 652:80] - reg i_cpu_run_req_d1_raw : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 653:72] - i_cpu_run_req_d1_raw <= i_cpu_run_req_sync_qual @[el2_dec_tlu_ctl.scala 653:72] - reg _T_353 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 654:73] - _T_353 <= cpu_halt_status @[el2_dec_tlu_ctl.scala 654:73] - io.o_cpu_halt_status <= _T_353 @[el2_dec_tlu_ctl.scala 654:41] - reg _T_354 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 655:81] - _T_354 <= cpu_halt_ack @[el2_dec_tlu_ctl.scala 655:81] - io.o_cpu_halt_ack <= _T_354 @[el2_dec_tlu_ctl.scala 655:49] - reg _T_355 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 656:81] - _T_355 <= cpu_run_ack @[el2_dec_tlu_ctl.scala 656:81] - io.o_cpu_run_ack <= _T_355 @[el2_dec_tlu_ctl.scala 656:49] - reg internal_pmu_fw_halt_mode_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 657:66] - internal_pmu_fw_halt_mode_f <= internal_pmu_fw_halt_mode @[el2_dec_tlu_ctl.scala 657:66] - reg _T_356 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 658:73] - _T_356 <= pmu_fw_halt_req_ns @[el2_dec_tlu_ctl.scala 658:73] - pmu_fw_halt_req_f <= _T_356 @[el2_dec_tlu_ctl.scala 658:41] - reg _T_357 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 659:73] - _T_357 <= pmu_fw_tlu_halted @[el2_dec_tlu_ctl.scala 659:73] - pmu_fw_tlu_halted_f <= _T_357 @[el2_dec_tlu_ctl.scala 659:41] - reg _T_358 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 660:65] - _T_358 <= int_timer0_int_hold @[el2_dec_tlu_ctl.scala 660:65] - int_timer0_int_hold_f <= _T_358 @[el2_dec_tlu_ctl.scala 660:33] - reg _T_359 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 661:65] - _T_359 <= int_timer1_int_hold @[el2_dec_tlu_ctl.scala 661:65] - int_timer1_int_hold_f <= _T_359 @[el2_dec_tlu_ctl.scala 661:33] - node _T_360 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 665:51] - node ext_halt_pulse = and(i_cpu_halt_req_sync_qual, _T_360) @[el2_dec_tlu_ctl.scala 665:49] - node enter_pmu_fw_halt_req = or(ext_halt_pulse, fw_halt_req) @[el2_dec_tlu_ctl.scala 666:47] - node _T_361 = not(pmu_fw_tlu_halted) @[el2_dec_tlu_ctl.scala 667:71] - node _T_362 = and(pmu_fw_halt_req_f, _T_361) @[el2_dec_tlu_ctl.scala 667:69] - node _T_363 = or(enter_pmu_fw_halt_req, _T_362) @[el2_dec_tlu_ctl.scala 667:48] - node _T_364 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 667:94] - node _T_365 = and(_T_363, _T_364) @[el2_dec_tlu_ctl.scala 667:92] - pmu_fw_halt_req_ns <= _T_365 @[el2_dec_tlu_ctl.scala 667:22] - node _T_366 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 668:84] - node _T_367 = and(internal_pmu_fw_halt_mode_f, _T_366) @[el2_dec_tlu_ctl.scala 668:82] - node _T_368 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 668:104] - node _T_369 = and(_T_367, _T_368) @[el2_dec_tlu_ctl.scala 668:102] - node _T_370 = or(pmu_fw_halt_req_ns, _T_369) @[el2_dec_tlu_ctl.scala 668:51] - internal_pmu_fw_halt_mode <= _T_370 @[el2_dec_tlu_ctl.scala 668:29] - node _T_371 = and(pmu_fw_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 671:44] - node _T_372 = and(_T_371, halt_taken) @[el2_dec_tlu_ctl.scala 671:57] - node _T_373 = not(enter_debug_halt_req) @[el2_dec_tlu_ctl.scala 671:72] - node _T_374 = and(_T_372, _T_373) @[el2_dec_tlu_ctl.scala 671:70] - node _T_375 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:120] - node _T_376 = and(pmu_fw_tlu_halted_f, _T_375) @[el2_dec_tlu_ctl.scala 671:118] - node _T_377 = or(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 671:95] - node _T_378 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 671:142] - node _T_379 = and(_T_377, _T_378) @[el2_dec_tlu_ctl.scala 671:140] - pmu_fw_tlu_halted <= _T_379 @[el2_dec_tlu_ctl.scala 671:21] - node _T_380 = and(i_cpu_halt_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 673:37] - cpu_halt_ack <= _T_380 @[el2_dec_tlu_ctl.scala 673:16] - node _T_381 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 674:45] - node _T_382 = and(pmu_fw_tlu_halted_f, _T_381) @[el2_dec_tlu_ctl.scala 674:43] - node _T_383 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 674:90] - node _T_384 = and(io.o_cpu_halt_status, _T_383) @[el2_dec_tlu_ctl.scala 674:88] - node _T_385 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 674:110] - node _T_386 = and(_T_384, _T_385) @[el2_dec_tlu_ctl.scala 674:108] - node _T_387 = or(_T_382, _T_386) @[el2_dec_tlu_ctl.scala 674:64] - cpu_halt_status <= _T_387 @[el2_dec_tlu_ctl.scala 674:19] - node _T_388 = and(io.o_cpu_halt_status, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 675:40] - node _T_389 = and(io.o_cpu_run_ack, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 675:87] - node _T_390 = or(_T_388, _T_389) @[el2_dec_tlu_ctl.scala 675:67] - cpu_run_ack <= _T_390 @[el2_dec_tlu_ctl.scala 675:15] - io.o_debug_mode_status <= debug_mode_status @[el2_dec_tlu_ctl.scala 677:26] - node _T_391 = or(nmi_int_detected, timer_int_ready) @[el2_dec_tlu_ctl.scala 680:65] - node _T_392 = or(_T_391, soft_int_ready) @[el2_dec_tlu_ctl.scala 680:83] - node _T_393 = or(_T_392, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 680:100] - node _T_394 = or(_T_393, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 680:124] - node _T_395 = and(io.mhwakeup, mhwakeup_ready) @[el2_dec_tlu_ctl.scala 680:163] - node _T_396 = or(_T_394, _T_395) @[el2_dec_tlu_ctl.scala 680:148] - node _T_397 = and(_T_396, io.o_cpu_halt_status) @[el2_dec_tlu_ctl.scala 680:182] - node _T_398 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 680:207] - node _T_399 = and(_T_397, _T_398) @[el2_dec_tlu_ctl.scala 680:205] - node _T_400 = or(i_cpu_run_req_d1_raw, _T_399) @[el2_dec_tlu_ctl.scala 680:44] - i_cpu_run_req_d1 <= _T_400 @[el2_dec_tlu_ctl.scala 680:20] - reg _T_401 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 686:89] - _T_401 <= mdseac_locked_ns @[el2_dec_tlu_ctl.scala 686:89] - mdseac_locked_f <= _T_401 @[el2_dec_tlu_ctl.scala 686:57] - reg lsu_single_ecc_error_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 687:64] - lsu_single_ecc_error_r_d1 <= io.lsu_single_ecc_error_incr @[el2_dec_tlu_ctl.scala 687:64] - node _T_402 = not(io.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 689:56] - node lsu_exc_valid_r_raw = and(io.lsu_error_pkt_r.valid, _T_402) @[el2_dec_tlu_ctl.scala 689:54] - lsu_i0_exc_r_raw <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 690:20] - node _T_403 = and(lsu_i0_exc_r_raw, lsu_exc_valid_r_raw) @[el2_dec_tlu_ctl.scala 691:39] - node _T_404 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 691:63] - node _T_405 = and(_T_403, _T_404) @[el2_dec_tlu_ctl.scala 691:61] - node _T_406 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 691:83] - node lsu_exc_valid_r = and(_T_405, _T_406) @[el2_dec_tlu_ctl.scala 691:81] - reg _T_407 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 693:74] - _T_407 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 693:74] - lsu_exc_valid_r_d1 <= _T_407 @[el2_dec_tlu_ctl.scala 693:41] - reg lsu_i0_exc_r_d1 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 694:73] - lsu_i0_exc_r_d1 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 694:73] - node _T_408 = not(io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 695:39] - node lsu_exc_ma_r = and(lsu_exc_valid_r, _T_408) @[el2_dec_tlu_ctl.scala 695:37] - node lsu_exc_acc_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 696:37] - node lsu_exc_st_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 697:37] - node _T_409 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 701:48] - node _T_410 = and(io.dec_tlu_i0_valid_r, _T_409) @[el2_dec_tlu_ctl.scala 701:46] - node _T_411 = not(io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 701:69] - node _T_412 = and(_T_411, io.lsu_error_pkt_r.bits.single_ecc_error) @[el2_dec_tlu_ctl.scala 701:104] - node lsu_i0_rfnpc_r = and(_T_410, _T_412) @[el2_dec_tlu_ctl.scala 701:66] - node _T_413 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 704:51] - node _T_414 = and(io.dec_tlu_i0_valid_r, _T_413) @[el2_dec_tlu_ctl.scala 704:49] - node _T_415 = not(lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 704:64] - node _T_416 = and(_T_414, _T_415) @[el2_dec_tlu_ctl.scala 704:62] - node _T_417 = not(inst_acc_r) @[el2_dec_tlu_ctl.scala 704:81] - node _T_418 = and(_T_416, _T_417) @[el2_dec_tlu_ctl.scala 704:78] - node _T_419 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 704:95] - node _T_420 = and(_T_418, _T_419) @[el2_dec_tlu_ctl.scala 704:93] - node _T_421 = not(request_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 704:120] - node _T_422 = and(_T_420, _T_421) @[el2_dec_tlu_ctl.scala 704:118] - node _T_423 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 704:147] - node tlu_i0_commit_cmt = and(_T_422, _T_423) @[el2_dec_tlu_ctl.scala 704:145] - node _T_424 = or(rfpc_i0_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 707:37] - node _T_425 = or(_T_424, inst_acc_r) @[el2_dec_tlu_ctl.scala 707:52] - node _T_426 = and(illegal_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 707:78] - node _T_427 = or(_T_425, _T_426) @[el2_dec_tlu_ctl.scala 707:65] - node _T_428 = or(_T_427, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 707:103] - tlu_i0_kill_writeb_r <= _T_428 @[el2_dec_tlu_ctl.scala 707:24] - io.dec_tlu_i0_commit_cmt <= tlu_i0_commit_cmt @[el2_dec_tlu_ctl.scala 708:28] - node _T_429 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 713:43] - node _T_430 = and(io.dec_tlu_i0_valid_r, _T_429) @[el2_dec_tlu_ctl.scala 713:41] - node _T_431 = or(io.exu_i0_br_error_r, io.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 713:89] - node _T_432 = and(_T_430, _T_431) @[el2_dec_tlu_ctl.scala 713:65] - node _T_433 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 713:137] - node _T_434 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 713:158] - node _T_435 = and(_T_433, _T_434) @[el2_dec_tlu_ctl.scala 713:156] - node _T_436 = or(_T_432, _T_435) @[el2_dec_tlu_ctl.scala 713:120] - node _T_437 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 713:182] - node _T_438 = and(_T_436, _T_437) @[el2_dec_tlu_ctl.scala 713:179] - node _T_439 = not(lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 713:203] - node _T_440 = and(_T_438, _T_439) @[el2_dec_tlu_ctl.scala 713:200] - rfpc_i0_r <= _T_440 @[el2_dec_tlu_ctl.scala 713:13] - node _T_441 = not(io.dec_tlu_flush_lower_r) @[el2_dec_tlu_ctl.scala 716:69] - node _T_442 = and(iccm_repair_state_d1, _T_441) @[el2_dec_tlu_ctl.scala 716:67] - node _T_443 = or(iccm_sbecc_r_d1, _T_442) @[el2_dec_tlu_ctl.scala 716:43] - iccm_repair_state_ns <= _T_443 @[el2_dec_tlu_ctl.scala 716:24] - node _T_444 = and(tlu_i0_commit_cmt, iccm_repair_state_d1) @[el2_dec_tlu_ctl.scala 722:51] - node _T_445 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 722:87] - node _T_446 = or(_T_445, mret_r) @[el2_dec_tlu_ctl.scala 722:97] - node _T_447 = or(_T_446, take_reset) @[el2_dec_tlu_ctl.scala 722:106] - node _T_448 = or(_T_447, illegal_r) @[el2_dec_tlu_ctl.scala 722:119] - node _T_449 = eq(io.dec_csr_wraddr_r, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 722:175] - node _T_450 = and(dec_csr_wen_r_mod, _T_449) @[el2_dec_tlu_ctl.scala 722:152] - node _T_451 = or(_T_448, _T_450) @[el2_dec_tlu_ctl.scala 722:131] - node _T_452 = not(_T_451) @[el2_dec_tlu_ctl.scala 722:76] - node iccm_repair_state_rfnpc = and(_T_444, _T_452) @[el2_dec_tlu_ctl.scala 722:74] - node _T_453 = and(io.exu_i0_br_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 725:50] - node _T_454 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 725:76] - node dec_tlu_br0_error_r = and(_T_453, _T_454) @[el2_dec_tlu_ctl.scala 725:74] - node _T_455 = and(io.exu_i0_br_start_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 726:62] - node _T_456 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 726:88] - node dec_tlu_br0_start_error_r = and(_T_455, _T_456) @[el2_dec_tlu_ctl.scala 726:86] - node _T_457 = and(io.exu_i0_br_valid_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 727:46] - node _T_458 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 727:72] - node _T_459 = and(_T_457, _T_458) @[el2_dec_tlu_ctl.scala 727:70] - node _T_460 = not(io.exu_i0_br_mp_r) @[el2_dec_tlu_ctl.scala 727:97] - node _T_461 = not(io.exu_pmu_i0_br_ataken) @[el2_dec_tlu_ctl.scala 727:118] - node _T_462 = or(_T_460, _T_461) @[el2_dec_tlu_ctl.scala 727:116] - node dec_tlu_br0_v_r = and(_T_459, _T_462) @[el2_dec_tlu_ctl.scala 727:94] - io.dec_tlu_br0_r_pkt.bits.hist <= io.exu_i0_br_hist_r @[el2_dec_tlu_ctl.scala 730:57] - io.dec_tlu_br0_r_pkt.bits.br_error <= dec_tlu_br0_error_r @[el2_dec_tlu_ctl.scala 731:49] - io.dec_tlu_br0_r_pkt.bits.br_start_error <= dec_tlu_br0_start_error_r @[el2_dec_tlu_ctl.scala 732:49] - io.dec_tlu_br0_r_pkt.valid <= dec_tlu_br0_v_r @[el2_dec_tlu_ctl.scala 733:49] - io.dec_tlu_br0_r_pkt.bits.way <= io.exu_i0_br_way_r @[el2_dec_tlu_ctl.scala 734:57] - io.dec_tlu_br0_r_pkt.bits.middle <= io.exu_i0_br_middle_r @[el2_dec_tlu_ctl.scala 735:57] - node _T_463 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 738:51] - node _T_464 = and(_T_463, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 738:64] - node _T_465 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 738:90] - node _T_466 = and(_T_464, _T_465) @[el2_dec_tlu_ctl.scala 738:88] - node _T_467 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 738:115] - node _T_468 = not(_T_467) @[el2_dec_tlu_ctl.scala 738:110] - node _T_469 = and(_T_466, _T_468) @[el2_dec_tlu_ctl.scala 738:108] - node _T_470 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 738:132] - node _T_471 = and(_T_469, _T_470) @[el2_dec_tlu_ctl.scala 738:130] - ebreak_r <= _T_471 @[el2_dec_tlu_ctl.scala 738:13] - node _T_472 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 739:51] - node _T_473 = and(_T_472, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 739:64] - node _T_474 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 739:90] - node _T_475 = and(_T_473, _T_474) @[el2_dec_tlu_ctl.scala 739:88] - node _T_476 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 739:110] - node _T_477 = and(_T_475, _T_476) @[el2_dec_tlu_ctl.scala 739:108] - ecall_r <= _T_477 @[el2_dec_tlu_ctl.scala 739:13] - node _T_478 = not(io.dec_tlu_packet_r.legal) @[el2_dec_tlu_ctl.scala 740:17] - node _T_479 = and(_T_478, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 740:46] - node _T_480 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 740:72] - node _T_481 = and(_T_479, _T_480) @[el2_dec_tlu_ctl.scala 740:70] - node _T_482 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 740:92] - node _T_483 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 740:90] - illegal_r <= _T_483 @[el2_dec_tlu_ctl.scala 740:13] - node _T_484 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 741:51] - node _T_485 = and(_T_484, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 741:64] - node _T_486 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 741:90] - node _T_487 = and(_T_485, _T_486) @[el2_dec_tlu_ctl.scala 741:88] - node _T_488 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 741:110] - node _T_489 = and(_T_487, _T_488) @[el2_dec_tlu_ctl.scala 741:108] - mret_r <= _T_489 @[el2_dec_tlu_ctl.scala 741:13] - node _T_490 = and(io.dec_tlu_packet_r.fence_i, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 743:49] - node _T_491 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 743:75] - node _T_492 = and(_T_490, _T_491) @[el2_dec_tlu_ctl.scala 743:73] - node _T_493 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 743:96] - node _T_494 = and(_T_492, _T_493) @[el2_dec_tlu_ctl.scala 743:94] - fence_i_r <= _T_494 @[el2_dec_tlu_ctl.scala 743:16] - node _T_495 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 744:44] - node _T_496 = and(io.ifu_ic_error_start, _T_495) @[el2_dec_tlu_ctl.scala 744:42] - node _T_497 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 744:66] - node _T_498 = or(_T_497, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 744:92] - node _T_499 = and(_T_496, _T_498) @[el2_dec_tlu_ctl.scala 744:63] - node _T_500 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 744:122] - node _T_501 = and(_T_499, _T_500) @[el2_dec_tlu_ctl.scala 744:120] - ic_perr_r <= _T_501 @[el2_dec_tlu_ctl.scala 744:16] - node _T_502 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 745:52] - node _T_503 = and(io.ifu_iccm_rd_ecc_single_err, _T_502) @[el2_dec_tlu_ctl.scala 745:50] - node _T_504 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 745:74] - node _T_505 = or(_T_504, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 745:100] - node _T_506 = and(_T_503, _T_505) @[el2_dec_tlu_ctl.scala 745:71] - node _T_507 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 745:130] - node _T_508 = and(_T_506, _T_507) @[el2_dec_tlu_ctl.scala 745:128] - iccm_sbecc_r <= _T_508 @[el2_dec_tlu_ctl.scala 745:16] - node _T_509 = and(io.dec_tlu_packet_r.icaf, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 746:48] - inst_acc_r_raw <= _T_509 @[el2_dec_tlu_ctl.scala 746:19] - node _T_510 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 747:34] - node _T_511 = and(inst_acc_r_raw, _T_510) @[el2_dec_tlu_ctl.scala 747:32] - node _T_512 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 747:47] - node _T_513 = and(_T_511, _T_512) @[el2_dec_tlu_ctl.scala 747:45] - inst_acc_r <= _T_513 @[el2_dec_tlu_ctl.scala 747:14] - node _T_514 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 750:63] - node _T_515 = and(_T_514, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 750:76] - node _T_516 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 750:102] - node _T_517 = and(_T_515, _T_516) @[el2_dec_tlu_ctl.scala 750:100] - node _T_518 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 750:126] - node _T_519 = and(_T_517, _T_518) @[el2_dec_tlu_ctl.scala 750:120] - node _T_520 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 750:143] - node _T_521 = and(_T_519, _T_520) @[el2_dec_tlu_ctl.scala 750:141] - ebreak_to_debug_mode_r <= _T_521 @[el2_dec_tlu_ctl.scala 750:26] - reg _T_522 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 752:58] - _T_522 <= ebreak_to_debug_mode_r @[el2_dec_tlu_ctl.scala 752:58] - ebreak_to_debug_mode_r_d1 <= _T_522 @[el2_dec_tlu_ctl.scala 752:28] - io.dec_tlu_fence_i_r <= fence_i_r @[el2_dec_tlu_ctl.scala 753:24] - node _T_523 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 766:40] - node _T_524 = or(_T_523, illegal_r) @[el2_dec_tlu_ctl.scala 766:50] - node _T_525 = or(_T_524, inst_acc_r) @[el2_dec_tlu_ctl.scala 766:62] - node _T_526 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 766:78] - node _T_527 = and(_T_525, _T_526) @[el2_dec_tlu_ctl.scala 766:76] - node _T_528 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 766:91] - node i0_exception_valid_r = and(_T_527, _T_528) @[el2_dec_tlu_ctl.scala 766:89] - node _T_529 = not(take_nmi) @[el2_dec_tlu_ctl.scala 775:21] - node _T_530 = and(take_ext_int, _T_529) @[el2_dec_tlu_ctl.scala 775:19] - node _T_531 = bits(_T_530, 0, 0) @[el2_dec_tlu_ctl.scala 775:32] - node _T_532 = not(take_nmi) @[el2_dec_tlu_ctl.scala 776:23] - node _T_533 = and(take_timer_int, _T_532) @[el2_dec_tlu_ctl.scala 776:21] - node _T_534 = bits(_T_533, 0, 0) @[el2_dec_tlu_ctl.scala 776:34] - node _T_535 = not(take_nmi) @[el2_dec_tlu_ctl.scala 777:22] - node _T_536 = and(take_soft_int, _T_535) @[el2_dec_tlu_ctl.scala 777:20] - node _T_537 = bits(_T_536, 0, 0) @[el2_dec_tlu_ctl.scala 777:33] - node _T_538 = not(take_nmi) @[el2_dec_tlu_ctl.scala 778:28] - node _T_539 = and(take_int_timer0_int, _T_538) @[el2_dec_tlu_ctl.scala 778:26] - node _T_540 = bits(_T_539, 0, 0) @[el2_dec_tlu_ctl.scala 778:39] - node _T_541 = not(take_nmi) @[el2_dec_tlu_ctl.scala 779:28] - node _T_542 = and(take_int_timer1_int, _T_541) @[el2_dec_tlu_ctl.scala 779:26] - node _T_543 = bits(_T_542, 0, 0) @[el2_dec_tlu_ctl.scala 779:39] - node _T_544 = not(take_nmi) @[el2_dec_tlu_ctl.scala 780:20] - node _T_545 = and(take_ce_int, _T_544) @[el2_dec_tlu_ctl.scala 780:18] - node _T_546 = bits(_T_545, 0, 0) @[el2_dec_tlu_ctl.scala 780:31] - node _T_547 = not(take_nmi) @[el2_dec_tlu_ctl.scala 781:18] - node _T_548 = and(illegal_r, _T_547) @[el2_dec_tlu_ctl.scala 781:16] - node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 781:29] - node _T_550 = not(take_nmi) @[el2_dec_tlu_ctl.scala 782:17] - node _T_551 = and(ecall_r, _T_550) @[el2_dec_tlu_ctl.scala 782:15] - node _T_552 = bits(_T_551, 0, 0) @[el2_dec_tlu_ctl.scala 782:28] - node _T_553 = not(take_nmi) @[el2_dec_tlu_ctl.scala 783:20] - node _T_554 = and(inst_acc_r, _T_553) @[el2_dec_tlu_ctl.scala 783:18] - node _T_555 = bits(_T_554, 0, 0) @[el2_dec_tlu_ctl.scala 783:31] - node _T_556 = or(ebreak_r, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 784:16] - node _T_557 = not(take_nmi) @[el2_dec_tlu_ctl.scala 784:38] - node _T_558 = and(_T_556, _T_557) @[el2_dec_tlu_ctl.scala 784:36] - node _T_559 = bits(_T_558, 0, 0) @[el2_dec_tlu_ctl.scala 784:49] - node _T_560 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 785:21] - node _T_561 = and(lsu_exc_ma_r, _T_560) @[el2_dec_tlu_ctl.scala 785:19] - node _T_562 = not(take_nmi) @[el2_dec_tlu_ctl.scala 785:37] - node _T_563 = and(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 785:35] - node _T_564 = bits(_T_563, 0, 0) @[el2_dec_tlu_ctl.scala 785:48] - node _T_565 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 786:22] - node _T_566 = and(lsu_exc_acc_r, _T_565) @[el2_dec_tlu_ctl.scala 786:20] - node _T_567 = not(take_nmi) @[el2_dec_tlu_ctl.scala 786:38] - node _T_568 = and(_T_566, _T_567) @[el2_dec_tlu_ctl.scala 786:36] - node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 786:49] - node _T_570 = and(lsu_exc_ma_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 787:19] - node _T_571 = not(take_nmi) @[el2_dec_tlu_ctl.scala 787:36] - node _T_572 = and(_T_570, _T_571) @[el2_dec_tlu_ctl.scala 787:34] - node _T_573 = bits(_T_572, 0, 0) @[el2_dec_tlu_ctl.scala 787:47] - node _T_574 = and(lsu_exc_acc_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 788:20] - node _T_575 = not(take_nmi) @[el2_dec_tlu_ctl.scala 788:37] - node _T_576 = and(_T_574, _T_575) @[el2_dec_tlu_ctl.scala 788:35] - node _T_577 = bits(_T_576, 0, 0) @[el2_dec_tlu_ctl.scala 788:48] + node update_hit_bit_r = and(_T_342, i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 612:56] + node _T_343 = and(i0_trigger_chain_masked_r, trigger_action) @[el2_dec_tlu_ctl.scala 615:57] + node i0_trigger_action_r = orr(_T_343) @[el2_dec_tlu_ctl.scala 615:75] + node _T_344 = and(i0_trigger_hit_r, i0_trigger_action_r) @[el2_dec_tlu_ctl.scala 617:45] + trigger_hit_dmode_r <= _T_344 @[el2_dec_tlu_ctl.scala 617:24] + node _T_345 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 619:55] + node mepc_trigger_hit_sel_pc_r = and(i0_trigger_hit_r, _T_345) @[el2_dec_tlu_ctl.scala 619:53] + node _T_346 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 646:62] + node _T_347 = and(i_cpu_halt_req_sync, _T_346) @[el2_dec_tlu_ctl.scala 646:60] + node _T_348 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 646:87] + node i_cpu_halt_req_sync_qual = and(_T_347, _T_348) @[el2_dec_tlu_ctl.scala 646:85] + node _T_349 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 647:60] + node _T_350 = and(i_cpu_run_req_sync, _T_349) @[el2_dec_tlu_ctl.scala 647:58] + node _T_351 = and(_T_350, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 647:83] + node _T_352 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 647:107] + node i_cpu_run_req_sync_qual = and(_T_351, _T_352) @[el2_dec_tlu_ctl.scala 647:105] + reg i_cpu_halt_req_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 649:80] + i_cpu_halt_req_d1 <= i_cpu_halt_req_sync_qual @[el2_dec_tlu_ctl.scala 649:80] + reg i_cpu_run_req_d1_raw : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 650:80] + i_cpu_run_req_d1_raw <= i_cpu_run_req_sync_qual @[el2_dec_tlu_ctl.scala 650:80] + reg _T_353 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 651:81] + _T_353 <= cpu_halt_status @[el2_dec_tlu_ctl.scala 651:81] + io.o_cpu_halt_status <= _T_353 @[el2_dec_tlu_ctl.scala 651:49] + reg _T_354 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 652:81] + _T_354 <= cpu_halt_ack @[el2_dec_tlu_ctl.scala 652:81] + io.o_cpu_halt_ack <= _T_354 @[el2_dec_tlu_ctl.scala 652:49] + reg _T_355 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 653:81] + _T_355 <= cpu_run_ack @[el2_dec_tlu_ctl.scala 653:81] + io.o_cpu_run_ack <= _T_355 @[el2_dec_tlu_ctl.scala 653:49] + reg internal_pmu_fw_halt_mode_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 654:68] + internal_pmu_fw_halt_mode_f <= internal_pmu_fw_halt_mode @[el2_dec_tlu_ctl.scala 654:68] + reg _T_356 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 655:73] + _T_356 <= pmu_fw_halt_req_ns @[el2_dec_tlu_ctl.scala 655:73] + pmu_fw_halt_req_f <= _T_356 @[el2_dec_tlu_ctl.scala 655:41] + reg _T_357 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 656:73] + _T_357 <= pmu_fw_tlu_halted @[el2_dec_tlu_ctl.scala 656:73] + pmu_fw_tlu_halted_f <= _T_357 @[el2_dec_tlu_ctl.scala 656:41] + reg _T_358 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 657:73] + _T_358 <= int_timer0_int_hold @[el2_dec_tlu_ctl.scala 657:73] + int_timer0_int_hold_f <= _T_358 @[el2_dec_tlu_ctl.scala 657:41] + reg _T_359 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 658:73] + _T_359 <= int_timer1_int_hold @[el2_dec_tlu_ctl.scala 658:73] + int_timer1_int_hold_f <= _T_359 @[el2_dec_tlu_ctl.scala 658:41] + node _T_360 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 662:52] + node ext_halt_pulse = and(i_cpu_halt_req_sync_qual, _T_360) @[el2_dec_tlu_ctl.scala 662:50] + node enter_pmu_fw_halt_req = or(ext_halt_pulse, fw_halt_req) @[el2_dec_tlu_ctl.scala 663:48] + node _T_361 = not(pmu_fw_tlu_halted) @[el2_dec_tlu_ctl.scala 664:72] + node _T_362 = and(pmu_fw_halt_req_f, _T_361) @[el2_dec_tlu_ctl.scala 664:70] + node _T_363 = or(enter_pmu_fw_halt_req, _T_362) @[el2_dec_tlu_ctl.scala 664:49] + node _T_364 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 664:95] + node _T_365 = and(_T_363, _T_364) @[el2_dec_tlu_ctl.scala 664:93] + pmu_fw_halt_req_ns <= _T_365 @[el2_dec_tlu_ctl.scala 664:23] + node _T_366 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 665:85] + node _T_367 = and(internal_pmu_fw_halt_mode_f, _T_366) @[el2_dec_tlu_ctl.scala 665:83] + node _T_368 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 665:105] + node _T_369 = and(_T_367, _T_368) @[el2_dec_tlu_ctl.scala 665:103] + node _T_370 = or(pmu_fw_halt_req_ns, _T_369) @[el2_dec_tlu_ctl.scala 665:52] + internal_pmu_fw_halt_mode <= _T_370 @[el2_dec_tlu_ctl.scala 665:30] + node _T_371 = and(pmu_fw_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 668:45] + node _T_372 = and(_T_371, halt_taken) @[el2_dec_tlu_ctl.scala 668:58] + node _T_373 = not(enter_debug_halt_req) @[el2_dec_tlu_ctl.scala 668:73] + node _T_374 = and(_T_372, _T_373) @[el2_dec_tlu_ctl.scala 668:71] + node _T_375 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 668:121] + node _T_376 = and(pmu_fw_tlu_halted_f, _T_375) @[el2_dec_tlu_ctl.scala 668:119] + node _T_377 = or(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 668:96] + node _T_378 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 668:143] + node _T_379 = and(_T_377, _T_378) @[el2_dec_tlu_ctl.scala 668:141] + pmu_fw_tlu_halted <= _T_379 @[el2_dec_tlu_ctl.scala 668:22] + node _T_380 = and(i_cpu_halt_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 670:38] + cpu_halt_ack <= _T_380 @[el2_dec_tlu_ctl.scala 670:17] + node _T_381 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:46] + node _T_382 = and(pmu_fw_tlu_halted_f, _T_381) @[el2_dec_tlu_ctl.scala 671:44] + node _T_383 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:91] + node _T_384 = and(io.o_cpu_halt_status, _T_383) @[el2_dec_tlu_ctl.scala 671:89] + node _T_385 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 671:111] + node _T_386 = and(_T_384, _T_385) @[el2_dec_tlu_ctl.scala 671:109] + node _T_387 = or(_T_382, _T_386) @[el2_dec_tlu_ctl.scala 671:65] + cpu_halt_status <= _T_387 @[el2_dec_tlu_ctl.scala 671:20] + node _T_388 = and(io.o_cpu_halt_status, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 672:41] + node _T_389 = and(io.o_cpu_run_ack, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 672:88] + node _T_390 = or(_T_388, _T_389) @[el2_dec_tlu_ctl.scala 672:68] + cpu_run_ack <= _T_390 @[el2_dec_tlu_ctl.scala 672:16] + io.o_debug_mode_status <= debug_mode_status @[el2_dec_tlu_ctl.scala 674:27] + node _T_391 = or(nmi_int_detected, timer_int_ready) @[el2_dec_tlu_ctl.scala 677:66] + node _T_392 = or(_T_391, soft_int_ready) @[el2_dec_tlu_ctl.scala 677:84] + node _T_393 = or(_T_392, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 677:101] + node _T_394 = or(_T_393, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 677:125] + node _T_395 = and(io.mhwakeup, mhwakeup_ready) @[el2_dec_tlu_ctl.scala 677:164] + node _T_396 = or(_T_394, _T_395) @[el2_dec_tlu_ctl.scala 677:149] + node _T_397 = and(_T_396, io.o_cpu_halt_status) @[el2_dec_tlu_ctl.scala 677:183] + node _T_398 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 677:208] + node _T_399 = and(_T_397, _T_398) @[el2_dec_tlu_ctl.scala 677:206] + node _T_400 = or(i_cpu_run_req_d1_raw, _T_399) @[el2_dec_tlu_ctl.scala 677:45] + i_cpu_run_req_d1 <= _T_400 @[el2_dec_tlu_ctl.scala 677:21] + reg _T_401 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 683:89] + _T_401 <= mdseac_locked_ns @[el2_dec_tlu_ctl.scala 683:89] + mdseac_locked_f <= _T_401 @[el2_dec_tlu_ctl.scala 683:57] + reg lsu_single_ecc_error_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 684:72] + lsu_single_ecc_error_r_d1 <= io.lsu_single_ecc_error_incr @[el2_dec_tlu_ctl.scala 684:72] + node _T_402 = not(io.tlu_bp.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 686:57] + node lsu_exc_valid_r_raw = and(io.lsu_error_pkt_r.valid, _T_402) @[el2_dec_tlu_ctl.scala 686:55] + lsu_i0_exc_r_raw <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 687:21] + node _T_403 = and(lsu_i0_exc_r_raw, lsu_exc_valid_r_raw) @[el2_dec_tlu_ctl.scala 688:40] + node _T_404 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 688:64] + node _T_405 = and(_T_403, _T_404) @[el2_dec_tlu_ctl.scala 688:62] + node _T_406 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 688:84] + node lsu_exc_valid_r = and(_T_405, _T_406) @[el2_dec_tlu_ctl.scala 688:82] + reg _T_407 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 690:74] + _T_407 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 690:74] + lsu_exc_valid_r_d1 <= _T_407 @[el2_dec_tlu_ctl.scala 690:41] + reg lsu_i0_exc_r_d1 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 691:73] + lsu_i0_exc_r_d1 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 691:73] + node _T_408 = not(io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 692:40] + node lsu_exc_ma_r = and(lsu_exc_valid_r, _T_408) @[el2_dec_tlu_ctl.scala 692:38] + node lsu_exc_acc_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 693:38] + node lsu_exc_st_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 694:38] + node _T_409 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 698:49] + node _T_410 = and(io.dec_tlu_i0_valid_r, _T_409) @[el2_dec_tlu_ctl.scala 698:47] + node _T_411 = not(io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 698:70] + node _T_412 = and(_T_411, io.lsu_error_pkt_r.bits.single_ecc_error) @[el2_dec_tlu_ctl.scala 698:105] + node lsu_i0_rfnpc_r = and(_T_410, _T_412) @[el2_dec_tlu_ctl.scala 698:67] + node _T_413 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 701:52] + node _T_414 = and(io.dec_tlu_i0_valid_r, _T_413) @[el2_dec_tlu_ctl.scala 701:50] + node _T_415 = not(lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 701:65] + node _T_416 = and(_T_414, _T_415) @[el2_dec_tlu_ctl.scala 701:63] + node _T_417 = not(inst_acc_r) @[el2_dec_tlu_ctl.scala 701:82] + node _T_418 = and(_T_416, _T_417) @[el2_dec_tlu_ctl.scala 701:79] + node _T_419 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 701:96] + node _T_420 = and(_T_418, _T_419) @[el2_dec_tlu_ctl.scala 701:94] + node _T_421 = not(request_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 701:121] + node _T_422 = and(_T_420, _T_421) @[el2_dec_tlu_ctl.scala 701:119] + node _T_423 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 701:148] + node tlu_i0_commit_cmt = and(_T_422, _T_423) @[el2_dec_tlu_ctl.scala 701:146] + node _T_424 = or(rfpc_i0_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 704:38] + node _T_425 = or(_T_424, inst_acc_r) @[el2_dec_tlu_ctl.scala 704:53] + node _T_426 = and(illegal_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 704:79] + node _T_427 = or(_T_425, _T_426) @[el2_dec_tlu_ctl.scala 704:66] + node _T_428 = or(_T_427, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 704:104] + tlu_i0_kill_writeb_r <= _T_428 @[el2_dec_tlu_ctl.scala 704:25] + io.tlu_mem.dec_tlu_i0_commit_cmt <= tlu_i0_commit_cmt @[el2_dec_tlu_ctl.scala 705:37] + node _T_429 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 710:44] + node _T_430 = and(io.dec_tlu_i0_valid_r, _T_429) @[el2_dec_tlu_ctl.scala 710:42] + node _T_431 = or(io.tlu_exu.exu_i0_br_error_r, io.tlu_exu.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 710:98] + node _T_432 = and(_T_430, _T_431) @[el2_dec_tlu_ctl.scala 710:66] + node _T_433 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 710:154] + node _T_434 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 710:175] + node _T_435 = and(_T_433, _T_434) @[el2_dec_tlu_ctl.scala 710:173] + node _T_436 = or(_T_432, _T_435) @[el2_dec_tlu_ctl.scala 710:137] + node _T_437 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 710:199] + node _T_438 = and(_T_436, _T_437) @[el2_dec_tlu_ctl.scala 710:196] + node _T_439 = not(lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 710:220] + node _T_440 = and(_T_438, _T_439) @[el2_dec_tlu_ctl.scala 710:217] + rfpc_i0_r <= _T_440 @[el2_dec_tlu_ctl.scala 710:14] + node _T_441 = not(io.tlu_exu.dec_tlu_flush_lower_r) @[el2_dec_tlu_ctl.scala 713:70] + node _T_442 = and(iccm_repair_state_d1, _T_441) @[el2_dec_tlu_ctl.scala 713:68] + node _T_443 = or(iccm_sbecc_r_d1, _T_442) @[el2_dec_tlu_ctl.scala 713:44] + iccm_repair_state_ns <= _T_443 @[el2_dec_tlu_ctl.scala 713:25] + node _T_444 = and(tlu_i0_commit_cmt, iccm_repair_state_d1) @[el2_dec_tlu_ctl.scala 719:52] + node _T_445 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 719:88] + node _T_446 = or(_T_445, mret_r) @[el2_dec_tlu_ctl.scala 719:98] + node _T_447 = or(_T_446, take_reset) @[el2_dec_tlu_ctl.scala 719:107] + node _T_448 = or(_T_447, illegal_r) @[el2_dec_tlu_ctl.scala 719:120] + node _T_449 = eq(io.dec_csr_wraddr_r, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 719:176] + node _T_450 = and(dec_csr_wen_r_mod, _T_449) @[el2_dec_tlu_ctl.scala 719:153] + node _T_451 = or(_T_448, _T_450) @[el2_dec_tlu_ctl.scala 719:132] + node _T_452 = not(_T_451) @[el2_dec_tlu_ctl.scala 719:77] + node iccm_repair_state_rfnpc = and(_T_444, _T_452) @[el2_dec_tlu_ctl.scala 719:75] + node _T_453 = and(io.tlu_exu.exu_i0_br_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 722:59] + node _T_454 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 722:85] + node dec_tlu_br0_error_r = and(_T_453, _T_454) @[el2_dec_tlu_ctl.scala 722:83] + node _T_455 = and(io.tlu_exu.exu_i0_br_start_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 723:71] + node _T_456 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 723:97] + node dec_tlu_br0_start_error_r = and(_T_455, _T_456) @[el2_dec_tlu_ctl.scala 723:95] + node _T_457 = and(io.tlu_exu.exu_i0_br_valid_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 724:55] + node _T_458 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 724:81] + node _T_459 = and(_T_457, _T_458) @[el2_dec_tlu_ctl.scala 724:79] + node _T_460 = not(io.tlu_exu.exu_i0_br_mp_r) @[el2_dec_tlu_ctl.scala 724:106] + node _T_461 = not(io.tlu_exu.exu_pmu_i0_br_ataken) @[el2_dec_tlu_ctl.scala 724:135] + node _T_462 = or(_T_460, _T_461) @[el2_dec_tlu_ctl.scala 724:133] + node dec_tlu_br0_v_r = and(_T_459, _T_462) @[el2_dec_tlu_ctl.scala 724:103] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.hist <= io.tlu_exu.exu_i0_br_hist_r @[el2_dec_tlu_ctl.scala 727:65] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_error <= dec_tlu_br0_error_r @[el2_dec_tlu_ctl.scala 728:57] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_start_error <= dec_tlu_br0_start_error_r @[el2_dec_tlu_ctl.scala 729:57] + io.tlu_bp.dec_tlu_br0_r_pkt.valid <= dec_tlu_br0_v_r @[el2_dec_tlu_ctl.scala 730:57] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.way <= io.exu_i0_br_way_r @[el2_dec_tlu_ctl.scala 731:65] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.middle <= io.tlu_exu.exu_i0_br_middle_r @[el2_dec_tlu_ctl.scala 732:65] + node _T_463 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 735:51] + node _T_464 = and(_T_463, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 735:64] + node _T_465 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 735:90] + node _T_466 = and(_T_464, _T_465) @[el2_dec_tlu_ctl.scala 735:88] + node _T_467 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 735:115] + node _T_468 = not(_T_467) @[el2_dec_tlu_ctl.scala 735:110] + node _T_469 = and(_T_466, _T_468) @[el2_dec_tlu_ctl.scala 735:108] + node _T_470 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 735:132] + node _T_471 = and(_T_469, _T_470) @[el2_dec_tlu_ctl.scala 735:130] + ebreak_r <= _T_471 @[el2_dec_tlu_ctl.scala 735:13] + node _T_472 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 736:51] + node _T_473 = and(_T_472, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 736:64] + node _T_474 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 736:90] + node _T_475 = and(_T_473, _T_474) @[el2_dec_tlu_ctl.scala 736:88] + node _T_476 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 736:110] + node _T_477 = and(_T_475, _T_476) @[el2_dec_tlu_ctl.scala 736:108] + ecall_r <= _T_477 @[el2_dec_tlu_ctl.scala 736:13] + node _T_478 = not(io.dec_tlu_packet_r.legal) @[el2_dec_tlu_ctl.scala 737:17] + node _T_479 = and(_T_478, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 737:46] + node _T_480 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 737:72] + node _T_481 = and(_T_479, _T_480) @[el2_dec_tlu_ctl.scala 737:70] + node _T_482 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 737:92] + node _T_483 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 737:90] + illegal_r <= _T_483 @[el2_dec_tlu_ctl.scala 737:13] + node _T_484 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 738:51] + node _T_485 = and(_T_484, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 738:64] + node _T_486 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 738:90] + node _T_487 = and(_T_485, _T_486) @[el2_dec_tlu_ctl.scala 738:88] + node _T_488 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 738:110] + node _T_489 = and(_T_487, _T_488) @[el2_dec_tlu_ctl.scala 738:108] + mret_r <= _T_489 @[el2_dec_tlu_ctl.scala 738:13] + node _T_490 = and(io.dec_tlu_packet_r.fence_i, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 740:50] + node _T_491 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 740:76] + node _T_492 = and(_T_490, _T_491) @[el2_dec_tlu_ctl.scala 740:74] + node _T_493 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 740:97] + node _T_494 = and(_T_492, _T_493) @[el2_dec_tlu_ctl.scala 740:95] + fence_i_r <= _T_494 @[el2_dec_tlu_ctl.scala 740:17] + node _T_495 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 741:53] + node _T_496 = and(io.tlu_mem.ifu_ic_error_start, _T_495) @[el2_dec_tlu_ctl.scala 741:51] + node _T_497 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 741:75] + node _T_498 = or(_T_497, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 741:101] + node _T_499 = and(_T_496, _T_498) @[el2_dec_tlu_ctl.scala 741:72] + node _T_500 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 741:131] + node _T_501 = and(_T_499, _T_500) @[el2_dec_tlu_ctl.scala 741:129] + ic_perr_r <= _T_501 @[el2_dec_tlu_ctl.scala 741:17] + node _T_502 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 742:61] + node _T_503 = and(io.tlu_mem.ifu_iccm_rd_ecc_single_err, _T_502) @[el2_dec_tlu_ctl.scala 742:59] + node _T_504 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 742:83] + node _T_505 = or(_T_504, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 742:109] + node _T_506 = and(_T_503, _T_505) @[el2_dec_tlu_ctl.scala 742:80] + node _T_507 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 742:139] + node _T_508 = and(_T_506, _T_507) @[el2_dec_tlu_ctl.scala 742:137] + iccm_sbecc_r <= _T_508 @[el2_dec_tlu_ctl.scala 742:17] + node _T_509 = and(io.dec_tlu_packet_r.icaf, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 743:49] + inst_acc_r_raw <= _T_509 @[el2_dec_tlu_ctl.scala 743:20] + node _T_510 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 744:35] + node _T_511 = and(inst_acc_r_raw, _T_510) @[el2_dec_tlu_ctl.scala 744:33] + node _T_512 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 744:48] + node _T_513 = and(_T_511, _T_512) @[el2_dec_tlu_ctl.scala 744:46] + inst_acc_r <= _T_513 @[el2_dec_tlu_ctl.scala 744:15] + node _T_514 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 747:64] + node _T_515 = and(_T_514, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 747:77] + node _T_516 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 747:103] + node _T_517 = and(_T_515, _T_516) @[el2_dec_tlu_ctl.scala 747:101] + node _T_518 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 747:127] + node _T_519 = and(_T_517, _T_518) @[el2_dec_tlu_ctl.scala 747:121] + node _T_520 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 747:144] + node _T_521 = and(_T_519, _T_520) @[el2_dec_tlu_ctl.scala 747:142] + ebreak_to_debug_mode_r <= _T_521 @[el2_dec_tlu_ctl.scala 747:27] + reg _T_522 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 749:64] + _T_522 <= ebreak_to_debug_mode_r @[el2_dec_tlu_ctl.scala 749:64] + ebreak_to_debug_mode_r_d1 <= _T_522 @[el2_dec_tlu_ctl.scala 749:34] + io.tlu_mem.dec_tlu_fence_i_wb <= fence_i_r @[el2_dec_tlu_ctl.scala 750:39] + node _T_523 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 763:41] + node _T_524 = or(_T_523, illegal_r) @[el2_dec_tlu_ctl.scala 763:51] + node _T_525 = or(_T_524, inst_acc_r) @[el2_dec_tlu_ctl.scala 763:63] + node _T_526 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 763:79] + node _T_527 = and(_T_525, _T_526) @[el2_dec_tlu_ctl.scala 763:77] + node _T_528 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 763:92] + node i0_exception_valid_r = and(_T_527, _T_528) @[el2_dec_tlu_ctl.scala 763:90] + node _T_529 = not(take_nmi) @[el2_dec_tlu_ctl.scala 772:33] + node _T_530 = and(take_ext_int, _T_529) @[el2_dec_tlu_ctl.scala 772:31] + node _T_531 = bits(_T_530, 0, 0) @[el2_dec_tlu_ctl.scala 772:44] + node _T_532 = not(take_nmi) @[el2_dec_tlu_ctl.scala 773:27] + node _T_533 = and(take_timer_int, _T_532) @[el2_dec_tlu_ctl.scala 773:25] + node _T_534 = bits(_T_533, 0, 0) @[el2_dec_tlu_ctl.scala 773:38] + node _T_535 = not(take_nmi) @[el2_dec_tlu_ctl.scala 774:26] + node _T_536 = and(take_soft_int, _T_535) @[el2_dec_tlu_ctl.scala 774:24] + node _T_537 = bits(_T_536, 0, 0) @[el2_dec_tlu_ctl.scala 774:37] + node _T_538 = not(take_nmi) @[el2_dec_tlu_ctl.scala 775:32] + node _T_539 = and(take_int_timer0_int, _T_538) @[el2_dec_tlu_ctl.scala 775:30] + node _T_540 = bits(_T_539, 0, 0) @[el2_dec_tlu_ctl.scala 775:43] + node _T_541 = not(take_nmi) @[el2_dec_tlu_ctl.scala 776:32] + node _T_542 = and(take_int_timer1_int, _T_541) @[el2_dec_tlu_ctl.scala 776:30] + node _T_543 = bits(_T_542, 0, 0) @[el2_dec_tlu_ctl.scala 776:43] + node _T_544 = not(take_nmi) @[el2_dec_tlu_ctl.scala 777:24] + node _T_545 = and(take_ce_int, _T_544) @[el2_dec_tlu_ctl.scala 777:22] + node _T_546 = bits(_T_545, 0, 0) @[el2_dec_tlu_ctl.scala 777:35] + node _T_547 = not(take_nmi) @[el2_dec_tlu_ctl.scala 778:22] + node _T_548 = and(illegal_r, _T_547) @[el2_dec_tlu_ctl.scala 778:20] + node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 778:33] + node _T_550 = not(take_nmi) @[el2_dec_tlu_ctl.scala 779:21] + node _T_551 = and(ecall_r, _T_550) @[el2_dec_tlu_ctl.scala 779:19] + node _T_552 = bits(_T_551, 0, 0) @[el2_dec_tlu_ctl.scala 779:32] + node _T_553 = not(take_nmi) @[el2_dec_tlu_ctl.scala 780:24] + node _T_554 = and(inst_acc_r, _T_553) @[el2_dec_tlu_ctl.scala 780:22] + node _T_555 = bits(_T_554, 0, 0) @[el2_dec_tlu_ctl.scala 780:35] + node _T_556 = or(ebreak_r, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 781:20] + node _T_557 = not(take_nmi) @[el2_dec_tlu_ctl.scala 781:42] + node _T_558 = and(_T_556, _T_557) @[el2_dec_tlu_ctl.scala 781:40] + node _T_559 = bits(_T_558, 0, 0) @[el2_dec_tlu_ctl.scala 781:53] + node _T_560 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 782:25] + node _T_561 = and(lsu_exc_ma_r, _T_560) @[el2_dec_tlu_ctl.scala 782:23] + node _T_562 = not(take_nmi) @[el2_dec_tlu_ctl.scala 782:41] + node _T_563 = and(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 782:39] + node _T_564 = bits(_T_563, 0, 0) @[el2_dec_tlu_ctl.scala 782:52] + node _T_565 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 783:26] + node _T_566 = and(lsu_exc_acc_r, _T_565) @[el2_dec_tlu_ctl.scala 783:24] + node _T_567 = not(take_nmi) @[el2_dec_tlu_ctl.scala 783:42] + node _T_568 = and(_T_566, _T_567) @[el2_dec_tlu_ctl.scala 783:40] + node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 783:53] + node _T_570 = and(lsu_exc_ma_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 784:23] + node _T_571 = not(take_nmi) @[el2_dec_tlu_ctl.scala 784:40] + node _T_572 = and(_T_570, _T_571) @[el2_dec_tlu_ctl.scala 784:38] + node _T_573 = bits(_T_572, 0, 0) @[el2_dec_tlu_ctl.scala 784:51] + node _T_574 = and(lsu_exc_acc_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 785:24] + node _T_575 = not(take_nmi) @[el2_dec_tlu_ctl.scala 785:41] + node _T_576 = and(_T_574, _T_575) @[el2_dec_tlu_ctl.scala 785:39] + node _T_577 = bits(_T_576, 0, 0) @[el2_dec_tlu_ctl.scala 785:52] node _T_578 = mux(_T_531, UInt<5>("h0b"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_579 = mux(_T_534, UInt<5>("h07"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_580 = mux(_T_537, UInt<5>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -14725,281 +14733,281 @@ circuit el2_dec : node _T_604 = or(_T_603, _T_591) @[Mux.scala 27:72] wire exc_cause_r : UInt<5> @[Mux.scala 27:72] exc_cause_r <= _T_604 @[Mux.scala 27:72] - node _T_605 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 799:23] - node _T_606 = and(_T_605, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 799:48] - node _T_607 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 799:70] - node _T_608 = and(_T_606, _T_607) @[el2_dec_tlu_ctl.scala 799:65] - node _T_609 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 799:91] - node _T_610 = and(_T_608, _T_609) @[el2_dec_tlu_ctl.scala 799:83] - mhwakeup_ready <= _T_610 @[el2_dec_tlu_ctl.scala 799:19] - node _T_611 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 800:22] - node _T_612 = and(_T_611, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 800:47] - node _T_613 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 800:69] - node _T_614 = and(_T_612, _T_613) @[el2_dec_tlu_ctl.scala 800:64] - node _T_615 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 800:90] - node _T_616 = and(_T_614, _T_615) @[el2_dec_tlu_ctl.scala 800:82] - node _T_617 = not(ignore_ext_int_due_to_lsu_stall) @[el2_dec_tlu_ctl.scala 800:103] - node _T_618 = and(_T_616, _T_617) @[el2_dec_tlu_ctl.scala 800:101] - ext_int_ready <= _T_618 @[el2_dec_tlu_ctl.scala 800:19] - node _T_619 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 801:22] - node _T_620 = and(_T_619, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 801:47] - node _T_621 = bits(mip, 5, 5) @[el2_dec_tlu_ctl.scala 801:69] - node _T_622 = and(_T_620, _T_621) @[el2_dec_tlu_ctl.scala 801:64] - node _T_623 = bits(mie_ns, 5, 5) @[el2_dec_tlu_ctl.scala 801:90] - node _T_624 = and(_T_622, _T_623) @[el2_dec_tlu_ctl.scala 801:82] - ce_int_ready <= _T_624 @[el2_dec_tlu_ctl.scala 801:19] - node _T_625 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 802:22] - node _T_626 = and(_T_625, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 802:47] - node _T_627 = bits(mip, 0, 0) @[el2_dec_tlu_ctl.scala 802:69] - node _T_628 = and(_T_626, _T_627) @[el2_dec_tlu_ctl.scala 802:64] - node _T_629 = bits(mie_ns, 0, 0) @[el2_dec_tlu_ctl.scala 802:90] - node _T_630 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 802:82] - soft_int_ready <= _T_630 @[el2_dec_tlu_ctl.scala 802:19] - node _T_631 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 803:22] - node _T_632 = and(_T_631, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 803:47] - node _T_633 = bits(mip, 1, 1) @[el2_dec_tlu_ctl.scala 803:69] - node _T_634 = and(_T_632, _T_633) @[el2_dec_tlu_ctl.scala 803:64] - node _T_635 = bits(mie_ns, 1, 1) @[el2_dec_tlu_ctl.scala 803:90] - node _T_636 = and(_T_634, _T_635) @[el2_dec_tlu_ctl.scala 803:82] - timer_int_ready <= _T_636 @[el2_dec_tlu_ctl.scala 803:19] - node _T_637 = bits(mie_ns, 4, 4) @[el2_dec_tlu_ctl.scala 806:56] - node int_timer0_int_possible = and(mstatus_mie_ns, _T_637) @[el2_dec_tlu_ctl.scala 806:48] - node _T_638 = bits(mip, 4, 4) @[el2_dec_tlu_ctl.scala 807:33] - node int_timer0_int_ready = and(_T_638, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 807:46] - node _T_639 = bits(mie_ns, 3, 3) @[el2_dec_tlu_ctl.scala 808:56] - node int_timer1_int_possible = and(mstatus_mie_ns, _T_639) @[el2_dec_tlu_ctl.scala 808:48] - node _T_640 = bits(mip, 3, 3) @[el2_dec_tlu_ctl.scala 809:33] - node int_timer1_int_ready = and(_T_640, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 809:46] - node _T_641 = or(io.dec_csr_stall_int_ff, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 813:51] - node _T_642 = or(_T_641, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 813:73] - node int_timer_stalled = or(_T_642, mret_r) @[el2_dec_tlu_ctl.scala 813:97] - node _T_643 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 815:71] - node _T_644 = and(int_timer0_int_ready, _T_643) @[el2_dec_tlu_ctl.scala 815:48] - node _T_645 = and(int_timer0_int_possible, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 815:120] - node _T_646 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 815:146] - node _T_647 = and(_T_645, _T_646) @[el2_dec_tlu_ctl.scala 815:144] - node _T_648 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 815:167] - node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 815:165] - node _T_650 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 815:189] - node _T_651 = and(_T_649, _T_650) @[el2_dec_tlu_ctl.scala 815:187] - node _T_652 = or(_T_644, _T_651) @[el2_dec_tlu_ctl.scala 815:93] - int_timer0_int_hold <= _T_652 @[el2_dec_tlu_ctl.scala 815:23] - node _T_653 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 816:71] - node _T_654 = and(int_timer1_int_ready, _T_653) @[el2_dec_tlu_ctl.scala 816:48] - node _T_655 = and(int_timer1_int_possible, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 816:120] - node _T_656 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 816:146] - node _T_657 = and(_T_655, _T_656) @[el2_dec_tlu_ctl.scala 816:144] - node _T_658 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 816:167] - node _T_659 = and(_T_657, _T_658) @[el2_dec_tlu_ctl.scala 816:165] - node _T_660 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 816:189] - node _T_661 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 816:187] - node _T_662 = or(_T_654, _T_661) @[el2_dec_tlu_ctl.scala 816:93] - int_timer1_int_hold <= _T_662 @[el2_dec_tlu_ctl.scala 816:23] - node _T_663 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 818:58] - node _T_664 = and(debug_mode_status, _T_663) @[el2_dec_tlu_ctl.scala 818:56] - internal_dbg_halt_timers <= _T_664 @[el2_dec_tlu_ctl.scala 818:28] - node _T_665 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 820:54] - node _T_666 = or(_T_665, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 820:80] - node _T_667 = and(internal_dbg_halt_mode, _T_666) @[el2_dec_tlu_ctl.scala 820:51] - node _T_668 = or(_T_667, internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 820:106] - node _T_669 = or(_T_668, i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 820:134] - node _T_670 = or(_T_669, take_nmi) @[el2_dec_tlu_ctl.scala 820:154] - node _T_671 = or(_T_670, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 820:165] - node _T_672 = or(_T_671, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 820:190] - node _T_673 = or(_T_672, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 820:213] - node _T_674 = or(_T_673, mret_r) @[el2_dec_tlu_ctl.scala 820:237] - node block_interrupts = or(_T_674, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 820:246] - reg _T_675 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 824:58] - _T_675 <= take_ext_int_start @[el2_dec_tlu_ctl.scala 824:58] - take_ext_int_start_d1 <= _T_675 @[el2_dec_tlu_ctl.scala 824:26] - reg _T_676 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 825:58] - _T_676 <= take_ext_int_start_d1 @[el2_dec_tlu_ctl.scala 825:58] - take_ext_int_start_d2 <= _T_676 @[el2_dec_tlu_ctl.scala 825:26] - reg _T_677 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 826:58] - _T_677 <= take_ext_int_start_d2 @[el2_dec_tlu_ctl.scala 826:58] - take_ext_int_start_d3 <= _T_677 @[el2_dec_tlu_ctl.scala 826:26] - reg _T_678 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 827:58] - _T_678 <= ext_int_freeze @[el2_dec_tlu_ctl.scala 827:58] - ext_int_freeze_d1 <= _T_678 @[el2_dec_tlu_ctl.scala 827:26] - node _T_679 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 828:43] - node _T_680 = and(ext_int_ready, _T_679) @[el2_dec_tlu_ctl.scala 828:41] - take_ext_int_start <= _T_680 @[el2_dec_tlu_ctl.scala 828:24] - node _T_681 = or(take_ext_int_start, take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 830:42] - node _T_682 = or(_T_681, take_ext_int_start_d2) @[el2_dec_tlu_ctl.scala 830:66] - node _T_683 = or(_T_682, take_ext_int_start_d3) @[el2_dec_tlu_ctl.scala 830:90] - ext_int_freeze <= _T_683 @[el2_dec_tlu_ctl.scala 830:20] - node _T_684 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 831:63] - node _T_685 = not(_T_684) @[el2_dec_tlu_ctl.scala 831:45] - node _T_686 = and(take_ext_int_start_d3, _T_685) @[el2_dec_tlu_ctl.scala 831:43] - take_ext_int <= _T_686 @[el2_dec_tlu_ctl.scala 831:18] - node _T_687 = and(csr_pkt.csr_meicpct, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 832:45] - fast_int_meicpct <= _T_687 @[el2_dec_tlu_ctl.scala 832:22] - ignore_ext_int_due_to_lsu_stall <= io.lsu_fastint_stall_any @[el2_dec_tlu_ctl.scala 833:37] - node _T_688 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 846:34] - node _T_689 = and(ce_int_ready, _T_688) @[el2_dec_tlu_ctl.scala 846:32] - node _T_690 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 846:51] - node _T_691 = and(_T_689, _T_690) @[el2_dec_tlu_ctl.scala 846:49] - take_ce_int <= _T_691 @[el2_dec_tlu_ctl.scala 846:16] - node _T_692 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 847:37] - node _T_693 = and(soft_int_ready, _T_692) @[el2_dec_tlu_ctl.scala 847:35] - node _T_694 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 847:54] - node _T_695 = and(_T_693, _T_694) @[el2_dec_tlu_ctl.scala 847:52] - node _T_696 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 847:70] - node _T_697 = and(_T_695, _T_696) @[el2_dec_tlu_ctl.scala 847:68] - take_soft_int <= _T_697 @[el2_dec_tlu_ctl.scala 847:17] - node _T_698 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 848:39] - node _T_699 = and(timer_int_ready, _T_698) @[el2_dec_tlu_ctl.scala 848:37] - node _T_700 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 848:57] - node _T_701 = and(_T_699, _T_700) @[el2_dec_tlu_ctl.scala 848:55] - node _T_702 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 848:74] - node _T_703 = and(_T_701, _T_702) @[el2_dec_tlu_ctl.scala 848:72] - node _T_704 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 848:90] - node _T_705 = and(_T_703, _T_704) @[el2_dec_tlu_ctl.scala 848:88] - take_timer_int <= _T_705 @[el2_dec_tlu_ctl.scala 848:18] - node _T_706 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 849:48] - node _T_707 = and(_T_706, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 849:73] - node _T_708 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 849:101] - node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 849:99] - node _T_710 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 849:128] - node _T_711 = and(_T_709, _T_710) @[el2_dec_tlu_ctl.scala 849:126] - node _T_712 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 849:147] - node _T_713 = and(_T_711, _T_712) @[el2_dec_tlu_ctl.scala 849:145] - node _T_714 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 849:165] - node _T_715 = and(_T_713, _T_714) @[el2_dec_tlu_ctl.scala 849:163] - node _T_716 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 849:182] - node _T_717 = and(_T_715, _T_716) @[el2_dec_tlu_ctl.scala 849:180] - node _T_718 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 849:198] - node _T_719 = and(_T_717, _T_718) @[el2_dec_tlu_ctl.scala 849:196] - take_int_timer0_int <= _T_719 @[el2_dec_tlu_ctl.scala 849:23] - node _T_720 = or(int_timer1_int_ready, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 850:48] - node _T_721 = and(_T_720, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 850:73] - node _T_722 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 850:101] - node _T_723 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 850:99] - node _T_724 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 850:151] - node _T_725 = not(_T_724) @[el2_dec_tlu_ctl.scala 850:128] - node _T_726 = and(_T_723, _T_725) @[el2_dec_tlu_ctl.scala 850:126] - node _T_727 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 850:178] - node _T_728 = and(_T_726, _T_727) @[el2_dec_tlu_ctl.scala 850:176] - node _T_729 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 850:197] - node _T_730 = and(_T_728, _T_729) @[el2_dec_tlu_ctl.scala 850:195] - node _T_731 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 850:215] - node _T_732 = and(_T_730, _T_731) @[el2_dec_tlu_ctl.scala 850:213] - node _T_733 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 850:232] - node _T_734 = and(_T_732, _T_733) @[el2_dec_tlu_ctl.scala 850:230] - node _T_735 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 850:248] - node _T_736 = and(_T_734, _T_735) @[el2_dec_tlu_ctl.scala 850:246] - take_int_timer1_int <= _T_736 @[el2_dec_tlu_ctl.scala 850:23] - node _T_737 = and(reset_delayed, io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 851:31] - take_reset <= _T_737 @[el2_dec_tlu_ctl.scala 851:14] - node _T_738 = not(internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 852:34] - node _T_739 = and(nmi_int_detected, _T_738) @[el2_dec_tlu_ctl.scala 852:32] - node _T_740 = not(internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 852:64] - node _T_741 = bits(dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 852:124] - node _T_742 = and(dcsr_single_step_running_f, _T_741) @[el2_dec_tlu_ctl.scala 852:118] - node _T_743 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 852:140] - node _T_744 = and(_T_742, _T_743) @[el2_dec_tlu_ctl.scala 852:138] - node _T_745 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 852:165] - node _T_746 = and(_T_744, _T_745) @[el2_dec_tlu_ctl.scala 852:163] - node _T_747 = or(_T_740, _T_746) @[el2_dec_tlu_ctl.scala 852:88] - node _T_748 = and(_T_739, _T_747) @[el2_dec_tlu_ctl.scala 852:61] - node _T_749 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 852:194] - node _T_750 = and(_T_748, _T_749) @[el2_dec_tlu_ctl.scala 852:192] - node _T_751 = not(mret_r) @[el2_dec_tlu_ctl.scala 852:217] - node _T_752 = and(_T_750, _T_751) @[el2_dec_tlu_ctl.scala 852:215] - node _T_753 = not(take_reset) @[el2_dec_tlu_ctl.scala 852:227] - node _T_754 = and(_T_752, _T_753) @[el2_dec_tlu_ctl.scala 852:225] - node _T_755 = not(ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 852:241] - node _T_756 = and(_T_754, _T_755) @[el2_dec_tlu_ctl.scala 852:239] - node _T_757 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 852:268] - node _T_758 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 852:331] - node _T_759 = and(take_ext_int_start_d3, _T_758) @[el2_dec_tlu_ctl.scala 852:312] - node _T_760 = or(_T_757, _T_759) @[el2_dec_tlu_ctl.scala 852:287] - node _T_761 = and(_T_756, _T_760) @[el2_dec_tlu_ctl.scala 852:265] - take_nmi <= _T_761 @[el2_dec_tlu_ctl.scala 852:12] - node _T_762 = or(take_ext_int, take_timer_int) @[el2_dec_tlu_ctl.scala 855:37] - node _T_763 = or(_T_762, take_soft_int) @[el2_dec_tlu_ctl.scala 855:54] - node _T_764 = or(_T_763, take_nmi) @[el2_dec_tlu_ctl.scala 855:70] - node _T_765 = or(_T_764, take_ce_int) @[el2_dec_tlu_ctl.scala 855:81] - node _T_766 = or(_T_765, take_int_timer0_int) @[el2_dec_tlu_ctl.scala 855:95] - node _T_767 = or(_T_766, take_int_timer1_int) @[el2_dec_tlu_ctl.scala 855:117] - interrupt_valid_r <= _T_767 @[el2_dec_tlu_ctl.scala 855:21] - node _T_768 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 860:33] + node _T_605 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 796:24] + node _T_606 = and(_T_605, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 796:49] + node _T_607 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 796:71] + node _T_608 = and(_T_606, _T_607) @[el2_dec_tlu_ctl.scala 796:66] + node _T_609 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 796:92] + node _T_610 = and(_T_608, _T_609) @[el2_dec_tlu_ctl.scala 796:84] + mhwakeup_ready <= _T_610 @[el2_dec_tlu_ctl.scala 796:20] + node _T_611 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 797:23] + node _T_612 = and(_T_611, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 797:48] + node _T_613 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 797:70] + node _T_614 = and(_T_612, _T_613) @[el2_dec_tlu_ctl.scala 797:65] + node _T_615 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 797:91] + node _T_616 = and(_T_614, _T_615) @[el2_dec_tlu_ctl.scala 797:83] + node _T_617 = not(ignore_ext_int_due_to_lsu_stall) @[el2_dec_tlu_ctl.scala 797:104] + node _T_618 = and(_T_616, _T_617) @[el2_dec_tlu_ctl.scala 797:102] + ext_int_ready <= _T_618 @[el2_dec_tlu_ctl.scala 797:20] + node _T_619 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 798:23] + node _T_620 = and(_T_619, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 798:48] + node _T_621 = bits(mip, 5, 5) @[el2_dec_tlu_ctl.scala 798:70] + node _T_622 = and(_T_620, _T_621) @[el2_dec_tlu_ctl.scala 798:65] + node _T_623 = bits(mie_ns, 5, 5) @[el2_dec_tlu_ctl.scala 798:91] + node _T_624 = and(_T_622, _T_623) @[el2_dec_tlu_ctl.scala 798:83] + ce_int_ready <= _T_624 @[el2_dec_tlu_ctl.scala 798:20] + node _T_625 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 799:23] + node _T_626 = and(_T_625, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 799:48] + node _T_627 = bits(mip, 0, 0) @[el2_dec_tlu_ctl.scala 799:70] + node _T_628 = and(_T_626, _T_627) @[el2_dec_tlu_ctl.scala 799:65] + node _T_629 = bits(mie_ns, 0, 0) @[el2_dec_tlu_ctl.scala 799:91] + node _T_630 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 799:83] + soft_int_ready <= _T_630 @[el2_dec_tlu_ctl.scala 799:20] + node _T_631 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 800:23] + node _T_632 = and(_T_631, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 800:48] + node _T_633 = bits(mip, 1, 1) @[el2_dec_tlu_ctl.scala 800:70] + node _T_634 = and(_T_632, _T_633) @[el2_dec_tlu_ctl.scala 800:65] + node _T_635 = bits(mie_ns, 1, 1) @[el2_dec_tlu_ctl.scala 800:91] + node _T_636 = and(_T_634, _T_635) @[el2_dec_tlu_ctl.scala 800:83] + timer_int_ready <= _T_636 @[el2_dec_tlu_ctl.scala 800:20] + node _T_637 = bits(mie_ns, 4, 4) @[el2_dec_tlu_ctl.scala 803:57] + node int_timer0_int_possible = and(mstatus_mie_ns, _T_637) @[el2_dec_tlu_ctl.scala 803:49] + node _T_638 = bits(mip, 4, 4) @[el2_dec_tlu_ctl.scala 804:34] + node int_timer0_int_ready = and(_T_638, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 804:47] + node _T_639 = bits(mie_ns, 3, 3) @[el2_dec_tlu_ctl.scala 805:57] + node int_timer1_int_possible = and(mstatus_mie_ns, _T_639) @[el2_dec_tlu_ctl.scala 805:49] + node _T_640 = bits(mip, 3, 3) @[el2_dec_tlu_ctl.scala 806:34] + node int_timer1_int_ready = and(_T_640, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 806:47] + node _T_641 = or(io.dec_csr_stall_int_ff, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 810:52] + node _T_642 = or(_T_641, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 810:74] + node int_timer_stalled = or(_T_642, mret_r) @[el2_dec_tlu_ctl.scala 810:98] + node _T_643 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 812:72] + node _T_644 = and(int_timer0_int_ready, _T_643) @[el2_dec_tlu_ctl.scala 812:49] + node _T_645 = and(int_timer0_int_possible, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 812:121] + node _T_646 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 812:147] + node _T_647 = and(_T_645, _T_646) @[el2_dec_tlu_ctl.scala 812:145] + node _T_648 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 812:168] + node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 812:166] + node _T_650 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 812:190] + node _T_651 = and(_T_649, _T_650) @[el2_dec_tlu_ctl.scala 812:188] + node _T_652 = or(_T_644, _T_651) @[el2_dec_tlu_ctl.scala 812:94] + int_timer0_int_hold <= _T_652 @[el2_dec_tlu_ctl.scala 812:24] + node _T_653 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 813:72] + node _T_654 = and(int_timer1_int_ready, _T_653) @[el2_dec_tlu_ctl.scala 813:49] + node _T_655 = and(int_timer1_int_possible, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 813:121] + node _T_656 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 813:147] + node _T_657 = and(_T_655, _T_656) @[el2_dec_tlu_ctl.scala 813:145] + node _T_658 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 813:168] + node _T_659 = and(_T_657, _T_658) @[el2_dec_tlu_ctl.scala 813:166] + node _T_660 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 813:190] + node _T_661 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 813:188] + node _T_662 = or(_T_654, _T_661) @[el2_dec_tlu_ctl.scala 813:94] + int_timer1_int_hold <= _T_662 @[el2_dec_tlu_ctl.scala 813:24] + node _T_663 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 815:59] + node _T_664 = and(debug_mode_status, _T_663) @[el2_dec_tlu_ctl.scala 815:57] + internal_dbg_halt_timers <= _T_664 @[el2_dec_tlu_ctl.scala 815:29] + node _T_665 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 817:55] + node _T_666 = or(_T_665, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 817:81] + node _T_667 = and(internal_dbg_halt_mode, _T_666) @[el2_dec_tlu_ctl.scala 817:52] + node _T_668 = or(_T_667, internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 817:107] + node _T_669 = or(_T_668, i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 817:135] + node _T_670 = or(_T_669, take_nmi) @[el2_dec_tlu_ctl.scala 817:155] + node _T_671 = or(_T_670, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 817:166] + node _T_672 = or(_T_671, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 817:191] + node _T_673 = or(_T_672, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 817:214] + node _T_674 = or(_T_673, mret_r) @[el2_dec_tlu_ctl.scala 817:238] + node block_interrupts = or(_T_674, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 817:247] + reg _T_675 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 821:62] + _T_675 <= take_ext_int_start @[el2_dec_tlu_ctl.scala 821:62] + take_ext_int_start_d1 <= _T_675 @[el2_dec_tlu_ctl.scala 821:30] + reg _T_676 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 822:62] + _T_676 <= take_ext_int_start_d1 @[el2_dec_tlu_ctl.scala 822:62] + take_ext_int_start_d2 <= _T_676 @[el2_dec_tlu_ctl.scala 822:30] + reg _T_677 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 823:62] + _T_677 <= take_ext_int_start_d2 @[el2_dec_tlu_ctl.scala 823:62] + take_ext_int_start_d3 <= _T_677 @[el2_dec_tlu_ctl.scala 823:30] + reg _T_678 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 824:66] + _T_678 <= ext_int_freeze @[el2_dec_tlu_ctl.scala 824:66] + ext_int_freeze_d1 <= _T_678 @[el2_dec_tlu_ctl.scala 824:34] + node _T_679 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 825:47] + node _T_680 = and(ext_int_ready, _T_679) @[el2_dec_tlu_ctl.scala 825:45] + take_ext_int_start <= _T_680 @[el2_dec_tlu_ctl.scala 825:28] + node _T_681 = or(take_ext_int_start, take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 827:46] + node _T_682 = or(_T_681, take_ext_int_start_d2) @[el2_dec_tlu_ctl.scala 827:70] + node _T_683 = or(_T_682, take_ext_int_start_d3) @[el2_dec_tlu_ctl.scala 827:94] + ext_int_freeze <= _T_683 @[el2_dec_tlu_ctl.scala 827:24] + node _T_684 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 828:67] + node _T_685 = not(_T_684) @[el2_dec_tlu_ctl.scala 828:49] + node _T_686 = and(take_ext_int_start_d3, _T_685) @[el2_dec_tlu_ctl.scala 828:47] + take_ext_int <= _T_686 @[el2_dec_tlu_ctl.scala 828:22] + node _T_687 = and(csr_pkt.csr_meicpct, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 829:49] + fast_int_meicpct <= _T_687 @[el2_dec_tlu_ctl.scala 829:26] + ignore_ext_int_due_to_lsu_stall <= io.lsu_fastint_stall_any @[el2_dec_tlu_ctl.scala 830:41] + node _T_688 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 843:35] + node _T_689 = and(ce_int_ready, _T_688) @[el2_dec_tlu_ctl.scala 843:33] + node _T_690 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 843:52] + node _T_691 = and(_T_689, _T_690) @[el2_dec_tlu_ctl.scala 843:50] + take_ce_int <= _T_691 @[el2_dec_tlu_ctl.scala 843:17] + node _T_692 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 844:38] + node _T_693 = and(soft_int_ready, _T_692) @[el2_dec_tlu_ctl.scala 844:36] + node _T_694 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 844:55] + node _T_695 = and(_T_693, _T_694) @[el2_dec_tlu_ctl.scala 844:53] + node _T_696 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 844:71] + node _T_697 = and(_T_695, _T_696) @[el2_dec_tlu_ctl.scala 844:69] + take_soft_int <= _T_697 @[el2_dec_tlu_ctl.scala 844:18] + node _T_698 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 845:40] + node _T_699 = and(timer_int_ready, _T_698) @[el2_dec_tlu_ctl.scala 845:38] + node _T_700 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 845:58] + node _T_701 = and(_T_699, _T_700) @[el2_dec_tlu_ctl.scala 845:56] + node _T_702 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 845:75] + node _T_703 = and(_T_701, _T_702) @[el2_dec_tlu_ctl.scala 845:73] + node _T_704 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 845:91] + node _T_705 = and(_T_703, _T_704) @[el2_dec_tlu_ctl.scala 845:89] + take_timer_int <= _T_705 @[el2_dec_tlu_ctl.scala 845:19] + node _T_706 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 846:49] + node _T_707 = and(_T_706, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 846:74] + node _T_708 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 846:102] + node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 846:100] + node _T_710 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 846:129] + node _T_711 = and(_T_709, _T_710) @[el2_dec_tlu_ctl.scala 846:127] + node _T_712 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 846:148] + node _T_713 = and(_T_711, _T_712) @[el2_dec_tlu_ctl.scala 846:146] + node _T_714 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 846:166] + node _T_715 = and(_T_713, _T_714) @[el2_dec_tlu_ctl.scala 846:164] + node _T_716 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 846:183] + node _T_717 = and(_T_715, _T_716) @[el2_dec_tlu_ctl.scala 846:181] + node _T_718 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 846:199] + node _T_719 = and(_T_717, _T_718) @[el2_dec_tlu_ctl.scala 846:197] + take_int_timer0_int <= _T_719 @[el2_dec_tlu_ctl.scala 846:24] + node _T_720 = or(int_timer1_int_ready, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 847:49] + node _T_721 = and(_T_720, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 847:74] + node _T_722 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 847:102] + node _T_723 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 847:100] + node _T_724 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 847:152] + node _T_725 = not(_T_724) @[el2_dec_tlu_ctl.scala 847:129] + node _T_726 = and(_T_723, _T_725) @[el2_dec_tlu_ctl.scala 847:127] + node _T_727 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 847:179] + node _T_728 = and(_T_726, _T_727) @[el2_dec_tlu_ctl.scala 847:177] + node _T_729 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 847:198] + node _T_730 = and(_T_728, _T_729) @[el2_dec_tlu_ctl.scala 847:196] + node _T_731 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 847:216] + node _T_732 = and(_T_730, _T_731) @[el2_dec_tlu_ctl.scala 847:214] + node _T_733 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 847:233] + node _T_734 = and(_T_732, _T_733) @[el2_dec_tlu_ctl.scala 847:231] + node _T_735 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 847:249] + node _T_736 = and(_T_734, _T_735) @[el2_dec_tlu_ctl.scala 847:247] + take_int_timer1_int <= _T_736 @[el2_dec_tlu_ctl.scala 847:24] + node _T_737 = and(reset_delayed, io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 848:32] + take_reset <= _T_737 @[el2_dec_tlu_ctl.scala 848:15] + node _T_738 = not(internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 849:35] + node _T_739 = and(nmi_int_detected, _T_738) @[el2_dec_tlu_ctl.scala 849:33] + node _T_740 = not(internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 849:65] + node _T_741 = bits(dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 849:125] + node _T_742 = and(dcsr_single_step_running_f, _T_741) @[el2_dec_tlu_ctl.scala 849:119] + node _T_743 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 849:141] + node _T_744 = and(_T_742, _T_743) @[el2_dec_tlu_ctl.scala 849:139] + node _T_745 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 849:166] + node _T_746 = and(_T_744, _T_745) @[el2_dec_tlu_ctl.scala 849:164] + node _T_747 = or(_T_740, _T_746) @[el2_dec_tlu_ctl.scala 849:89] + node _T_748 = and(_T_739, _T_747) @[el2_dec_tlu_ctl.scala 849:62] + node _T_749 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 849:195] + node _T_750 = and(_T_748, _T_749) @[el2_dec_tlu_ctl.scala 849:193] + node _T_751 = not(mret_r) @[el2_dec_tlu_ctl.scala 849:218] + node _T_752 = and(_T_750, _T_751) @[el2_dec_tlu_ctl.scala 849:216] + node _T_753 = not(take_reset) @[el2_dec_tlu_ctl.scala 849:228] + node _T_754 = and(_T_752, _T_753) @[el2_dec_tlu_ctl.scala 849:226] + node _T_755 = not(ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 849:242] + node _T_756 = and(_T_754, _T_755) @[el2_dec_tlu_ctl.scala 849:240] + node _T_757 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 849:269] + node _T_758 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 849:332] + node _T_759 = and(take_ext_int_start_d3, _T_758) @[el2_dec_tlu_ctl.scala 849:313] + node _T_760 = or(_T_757, _T_759) @[el2_dec_tlu_ctl.scala 849:288] + node _T_761 = and(_T_756, _T_760) @[el2_dec_tlu_ctl.scala 849:266] + take_nmi <= _T_761 @[el2_dec_tlu_ctl.scala 849:13] + node _T_762 = or(take_ext_int, take_timer_int) @[el2_dec_tlu_ctl.scala 852:38] + node _T_763 = or(_T_762, take_soft_int) @[el2_dec_tlu_ctl.scala 852:55] + node _T_764 = or(_T_763, take_nmi) @[el2_dec_tlu_ctl.scala 852:71] + node _T_765 = or(_T_764, take_ce_int) @[el2_dec_tlu_ctl.scala 852:82] + node _T_766 = or(_T_765, take_int_timer0_int) @[el2_dec_tlu_ctl.scala 852:96] + node _T_767 = or(_T_766, take_int_timer1_int) @[el2_dec_tlu_ctl.scala 852:118] + interrupt_valid_r <= _T_767 @[el2_dec_tlu_ctl.scala 852:22] + node _T_768 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 857:34] node _T_769 = cat(_T_768, UInt<1>("h00")) @[Cat.scala 29:58] node _T_770 = cat(UInt<25>("h00"), exc_cause_r) @[Cat.scala 29:58] node _T_771 = cat(_T_770, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_772 = add(_T_769, _T_771) @[el2_dec_tlu_ctl.scala 860:50] - node vectored_path = tail(_T_772, 1) @[el2_dec_tlu_ctl.scala 860:50] - node _T_773 = bits(take_nmi, 0, 0) @[el2_dec_tlu_ctl.scala 861:37] - node _T_774 = bits(mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 861:66] - node _T_775 = eq(_T_774, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 861:70] - node _T_776 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 861:103] + node _T_772 = add(_T_769, _T_771) @[el2_dec_tlu_ctl.scala 857:51] + node vectored_path = tail(_T_772, 1) @[el2_dec_tlu_ctl.scala 857:51] + node _T_773 = bits(take_nmi, 0, 0) @[el2_dec_tlu_ctl.scala 858:38] + node _T_774 = bits(mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 858:67] + node _T_775 = eq(_T_774, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 858:71] + node _T_776 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 858:104] node _T_777 = cat(_T_776, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_778 = mux(_T_775, vectored_path, _T_777) @[el2_dec_tlu_ctl.scala 861:60] - node interrupt_path = mux(_T_773, io.nmi_vec, _T_778) @[el2_dec_tlu_ctl.scala 861:27] - node _T_779 = or(lsu_i0_rfnpc_r, fence_i_r) @[el2_dec_tlu_ctl.scala 862:35] - node _T_780 = or(_T_779, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 862:47] - node _T_781 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 862:95] - node _T_782 = and(i_cpu_run_req_d1, _T_781) @[el2_dec_tlu_ctl.scala 862:93] - node _T_783 = or(_T_780, _T_782) @[el2_dec_tlu_ctl.scala 862:73] - node _T_784 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 862:130] - node _T_785 = and(rfpc_i0_r, _T_784) @[el2_dec_tlu_ctl.scala 862:128] - node sel_npc_r = or(_T_783, _T_785) @[el2_dec_tlu_ctl.scala 862:115] - node _T_786 = and(i_cpu_run_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 863:42] - node sel_npc_resume = or(_T_786, pause_expired_r) @[el2_dec_tlu_ctl.scala 863:65] - node _T_787 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 864:64] - node _T_788 = not(_T_787) @[el2_dec_tlu_ctl.scala 864:46] - node sel_fir_addr = and(take_ext_int_start_d3, _T_788) @[el2_dec_tlu_ctl.scala 864:44] - node _T_789 = or(i0_exception_valid_r, rfpc_i0_r) @[el2_dec_tlu_ctl.scala 865:48] - node _T_790 = or(_T_789, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 865:60] - node _T_791 = or(_T_790, fence_i_r) @[el2_dec_tlu_ctl.scala 865:78] - node _T_792 = or(_T_791, lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 865:90] - node _T_793 = or(_T_792, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 865:107] - node _T_794 = or(_T_793, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 865:134] - node _T_795 = or(_T_794, sel_npc_resume) @[el2_dec_tlu_ctl.scala 865:156] - node _T_796 = or(_T_795, dec_tlu_wr_pause_r_d1) @[el2_dec_tlu_ctl.scala 865:174] - node _T_797 = or(_T_796, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 865:200] - synchronous_flush_r <= _T_797 @[el2_dec_tlu_ctl.scala 865:24] - node _T_798 = or(interrupt_valid_r, mret_r) @[el2_dec_tlu_ctl.scala 866:42] - node _T_799 = or(_T_798, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 866:51] - node _T_800 = or(_T_799, take_halt) @[el2_dec_tlu_ctl.scala 866:73] - node _T_801 = or(_T_800, take_reset) @[el2_dec_tlu_ctl.scala 866:85] - node _T_802 = or(_T_801, take_ext_int_start) @[el2_dec_tlu_ctl.scala 866:98] - tlu_flush_lower_r <= _T_802 @[el2_dec_tlu_ctl.scala 866:21] - node _T_803 = bits(take_reset, 0, 0) @[el2_dec_tlu_ctl.scala 868:41] - node _T_804 = bits(sel_fir_addr, 0, 0) @[el2_dec_tlu_ctl.scala 869:20] - node _T_805 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 870:14] - node _T_806 = eq(sel_npc_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 870:32] - node _T_807 = and(_T_805, _T_806) @[el2_dec_tlu_ctl.scala 870:21] - node _T_808 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 871:14] - node _T_809 = eq(rfpc_i0_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 871:32] - node _T_810 = and(_T_808, _T_809) @[el2_dec_tlu_ctl.scala 871:21] - node _T_811 = eq(io.dec_tlu_i0_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 871:62] - node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 871:39] - node _T_813 = eq(sel_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 871:80] - node _T_814 = and(_T_812, _T_813) @[el2_dec_tlu_ctl.scala 871:69] - node _T_815 = eq(interrupt_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 872:23] - node _T_816 = eq(sel_fir_addr, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 872:44] - node _T_817 = and(_T_815, _T_816) @[el2_dec_tlu_ctl.scala 872:30] - node _T_818 = or(i0_exception_valid_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 873:28] - node _T_819 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 873:68] - node _T_820 = and(i0_trigger_hit_r, _T_819) @[el2_dec_tlu_ctl.scala 873:66] - node _T_821 = or(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 873:46] - node _T_822 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 873:93] - node _T_823 = and(_T_821, _T_822) @[el2_dec_tlu_ctl.scala 873:91] - node _T_824 = not(sel_fir_addr) @[el2_dec_tlu_ctl.scala 873:114] - node _T_825 = and(_T_823, _T_824) @[el2_dec_tlu_ctl.scala 873:112] - node _T_826 = bits(_T_825, 0, 0) @[el2_dec_tlu_ctl.scala 873:129] - node _T_827 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 873:149] + node _T_778 = mux(_T_775, vectored_path, _T_777) @[el2_dec_tlu_ctl.scala 858:61] + node interrupt_path = mux(_T_773, io.nmi_vec, _T_778) @[el2_dec_tlu_ctl.scala 858:28] + node _T_779 = or(lsu_i0_rfnpc_r, fence_i_r) @[el2_dec_tlu_ctl.scala 859:36] + node _T_780 = or(_T_779, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 859:48] + node _T_781 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 859:96] + node _T_782 = and(i_cpu_run_req_d1, _T_781) @[el2_dec_tlu_ctl.scala 859:94] + node _T_783 = or(_T_780, _T_782) @[el2_dec_tlu_ctl.scala 859:74] + node _T_784 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 859:131] + node _T_785 = and(rfpc_i0_r, _T_784) @[el2_dec_tlu_ctl.scala 859:129] + node sel_npc_r = or(_T_783, _T_785) @[el2_dec_tlu_ctl.scala 859:116] + node _T_786 = and(i_cpu_run_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 860:43] + node sel_npc_resume = or(_T_786, pause_expired_r) @[el2_dec_tlu_ctl.scala 860:66] + node _T_787 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 861:65] + node _T_788 = not(_T_787) @[el2_dec_tlu_ctl.scala 861:47] + node sel_fir_addr = and(take_ext_int_start_d3, _T_788) @[el2_dec_tlu_ctl.scala 861:45] + node _T_789 = or(i0_exception_valid_r, rfpc_i0_r) @[el2_dec_tlu_ctl.scala 862:49] + node _T_790 = or(_T_789, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 862:61] + node _T_791 = or(_T_790, fence_i_r) @[el2_dec_tlu_ctl.scala 862:79] + node _T_792 = or(_T_791, lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 862:91] + node _T_793 = or(_T_792, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 862:108] + node _T_794 = or(_T_793, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 862:135] + node _T_795 = or(_T_794, sel_npc_resume) @[el2_dec_tlu_ctl.scala 862:157] + node _T_796 = or(_T_795, dec_tlu_wr_pause_r_d1) @[el2_dec_tlu_ctl.scala 862:175] + node _T_797 = or(_T_796, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 862:201] + synchronous_flush_r <= _T_797 @[el2_dec_tlu_ctl.scala 862:25] + node _T_798 = or(interrupt_valid_r, mret_r) @[el2_dec_tlu_ctl.scala 863:43] + node _T_799 = or(_T_798, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 863:52] + node _T_800 = or(_T_799, take_halt) @[el2_dec_tlu_ctl.scala 863:74] + node _T_801 = or(_T_800, take_reset) @[el2_dec_tlu_ctl.scala 863:86] + node _T_802 = or(_T_801, take_ext_int_start) @[el2_dec_tlu_ctl.scala 863:99] + tlu_flush_lower_r <= _T_802 @[el2_dec_tlu_ctl.scala 863:22] + node _T_803 = bits(take_reset, 0, 0) @[el2_dec_tlu_ctl.scala 865:42] + node _T_804 = bits(sel_fir_addr, 0, 0) @[el2_dec_tlu_ctl.scala 866:72] + node _T_805 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 867:66] + node _T_806 = eq(sel_npc_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 867:84] + node _T_807 = and(_T_805, _T_806) @[el2_dec_tlu_ctl.scala 867:73] + node _T_808 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 868:66] + node _T_809 = eq(rfpc_i0_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 868:84] + node _T_810 = and(_T_808, _T_809) @[el2_dec_tlu_ctl.scala 868:73] + node _T_811 = eq(io.dec_tlu_i0_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 868:114] + node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 868:91] + node _T_813 = eq(sel_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 868:132] + node _T_814 = and(_T_812, _T_813) @[el2_dec_tlu_ctl.scala 868:121] + node _T_815 = eq(interrupt_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 869:75] + node _T_816 = eq(sel_fir_addr, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 869:96] + node _T_817 = and(_T_815, _T_816) @[el2_dec_tlu_ctl.scala 869:82] + node _T_818 = or(i0_exception_valid_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 870:80] + node _T_819 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 870:120] + node _T_820 = and(i0_trigger_hit_r, _T_819) @[el2_dec_tlu_ctl.scala 870:118] + node _T_821 = or(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 870:98] + node _T_822 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 870:145] + node _T_823 = and(_T_821, _T_822) @[el2_dec_tlu_ctl.scala 870:143] + node _T_824 = not(sel_fir_addr) @[el2_dec_tlu_ctl.scala 870:166] + node _T_825 = and(_T_823, _T_824) @[el2_dec_tlu_ctl.scala 870:164] + node _T_826 = bits(_T_825, 0, 0) @[el2_dec_tlu_ctl.scala 870:181] + node _T_827 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 870:205] node _T_828 = cat(_T_827, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_829 = not(take_nmi) @[el2_dec_tlu_ctl.scala 874:6] - node _T_830 = and(_T_829, mret_r) @[el2_dec_tlu_ctl.scala 874:16] - node _T_831 = bits(_T_830, 0, 0) @[el2_dec_tlu_ctl.scala 874:26] - node _T_832 = not(take_nmi) @[el2_dec_tlu_ctl.scala 875:6] - node _T_833 = and(_T_832, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 875:16] - node _T_834 = bits(_T_833, 0, 0) @[el2_dec_tlu_ctl.scala 875:38] - node _T_835 = not(take_nmi) @[el2_dec_tlu_ctl.scala 876:6] - node _T_836 = and(_T_835, sel_npc_resume) @[el2_dec_tlu_ctl.scala 876:16] - node _T_837 = bits(_T_836, 0, 0) @[el2_dec_tlu_ctl.scala 876:34] + node _T_829 = not(take_nmi) @[el2_dec_tlu_ctl.scala 871:58] + node _T_830 = and(_T_829, mret_r) @[el2_dec_tlu_ctl.scala 871:68] + node _T_831 = bits(_T_830, 0, 0) @[el2_dec_tlu_ctl.scala 871:78] + node _T_832 = not(take_nmi) @[el2_dec_tlu_ctl.scala 872:58] + node _T_833 = and(_T_832, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 872:68] + node _T_834 = bits(_T_833, 0, 0) @[el2_dec_tlu_ctl.scala 872:90] + node _T_835 = not(take_nmi) @[el2_dec_tlu_ctl.scala 873:58] + node _T_836 = and(_T_835, sel_npc_resume) @[el2_dec_tlu_ctl.scala 873:68] + node _T_837 = bits(_T_836, 0, 0) @[el2_dec_tlu_ctl.scala 873:86] node _T_838 = mux(_T_804, io.lsu_fir_addr, UInt<1>("h00")) @[Mux.scala 27:72] node _T_839 = mux(_T_807, npc_r, UInt<1>("h00")) @[Mux.scala 27:72] node _T_840 = mux(_T_814, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] @@ -15017,174 +15025,177 @@ circuit el2_dec : node _T_852 = or(_T_851, _T_845) @[Mux.scala 27:72] wire _T_853 : UInt<31> @[Mux.scala 27:72] _T_853 <= _T_852 @[Mux.scala 27:72] - node tlu_flush_path_r = mux(_T_803, io.rst_vec, _T_853) @[el2_dec_tlu_ctl.scala 868:29] - reg tlu_flush_path_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 879:58] - tlu_flush_path_r_d1 <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 879:58] - io.dec_tlu_flush_lower_wb <= tlu_flush_lower_r_d1 @[el2_dec_tlu_ctl.scala 881:33] - io.dec_tlu_flush_lower_r <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 882:33] - io.dec_tlu_flush_path_r <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 883:33] - node _T_854 = or(lsu_exc_valid_r, i0_exception_valid_r) @[el2_dec_tlu_ctl.scala 886:44] - node _T_855 = or(_T_854, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 886:67] - node _T_856 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 886:109] - node _T_857 = and(i0_trigger_hit_r, _T_856) @[el2_dec_tlu_ctl.scala 886:107] - node exc_or_int_valid_r = or(_T_855, _T_857) @[el2_dec_tlu_ctl.scala 886:87] - reg _T_858 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 888:82] - _T_858 <= interrupt_valid_r @[el2_dec_tlu_ctl.scala 888:82] - interrupt_valid_r_d1 <= _T_858 @[el2_dec_tlu_ctl.scala 888:49] - reg i0_exception_valid_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 889:81] - i0_exception_valid_r_d1 <= i0_exception_valid_r @[el2_dec_tlu_ctl.scala 889:81] - reg _T_859 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 890:82] - _T_859 <= exc_or_int_valid_r @[el2_dec_tlu_ctl.scala 890:82] - exc_or_int_valid_r_d1 <= _T_859 @[el2_dec_tlu_ctl.scala 890:49] - reg exc_cause_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 891:89] - exc_cause_wb <= exc_cause_r @[el2_dec_tlu_ctl.scala 891:89] - node _T_860 = not(illegal_r) @[el2_dec_tlu_ctl.scala 892:119] - node _T_861 = and(tlu_i0_commit_cmt, _T_860) @[el2_dec_tlu_ctl.scala 892:117] - reg i0_valid_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 892:97] - i0_valid_wb <= _T_861 @[el2_dec_tlu_ctl.scala 892:97] - reg trigger_hit_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 893:81] - trigger_hit_r_d1 <= i0_trigger_hit_r @[el2_dec_tlu_ctl.scala 893:81] - reg _T_862 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 894:90] - _T_862 <= take_nmi @[el2_dec_tlu_ctl.scala 894:90] - take_nmi_r_d1 <= _T_862 @[el2_dec_tlu_ctl.scala 894:57] - reg _T_863 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 895:90] - _T_863 <= pause_expired_r @[el2_dec_tlu_ctl.scala 895:90] - pause_expired_wb <= _T_863 @[el2_dec_tlu_ctl.scala 895:57] - inst csr of csr_tlu @[el2_dec_tlu_ctl.scala 897:17] + node tlu_flush_path_r = mux(_T_803, io.rst_vec, _T_853) @[el2_dec_tlu_ctl.scala 865:30] + reg tlu_flush_path_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 876:64] + tlu_flush_path_r_d1 <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 876:64] + io.tlu_bp.dec_tlu_flush_lower_wb <= tlu_flush_lower_r_d1 @[el2_dec_tlu_ctl.scala 878:49] + io.tlu_mem.dec_tlu_flush_lower_wb <= io.tlu_bp.dec_tlu_flush_lower_wb @[el2_dec_tlu_ctl.scala 879:41] + io.tlu_exu.dec_tlu_flush_lower_r <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 880:49] + io.tlu_exu.dec_tlu_flush_path_r <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 881:49] + node _T_854 = or(lsu_exc_valid_r, i0_exception_valid_r) @[el2_dec_tlu_ctl.scala 884:45] + node _T_855 = or(_T_854, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 884:68] + node _T_856 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 884:110] + node _T_857 = and(i0_trigger_hit_r, _T_856) @[el2_dec_tlu_ctl.scala 884:108] + node exc_or_int_valid_r = or(_T_855, _T_857) @[el2_dec_tlu_ctl.scala 884:88] + reg _T_858 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 886:90] + _T_858 <= interrupt_valid_r @[el2_dec_tlu_ctl.scala 886:90] + interrupt_valid_r_d1 <= _T_858 @[el2_dec_tlu_ctl.scala 886:57] + reg i0_exception_valid_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 887:89] + i0_exception_valid_r_d1 <= i0_exception_valid_r @[el2_dec_tlu_ctl.scala 887:89] + reg _T_859 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 888:90] + _T_859 <= exc_or_int_valid_r @[el2_dec_tlu_ctl.scala 888:90] + exc_or_int_valid_r_d1 <= _T_859 @[el2_dec_tlu_ctl.scala 888:57] + reg exc_cause_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 889:89] + exc_cause_wb <= exc_cause_r @[el2_dec_tlu_ctl.scala 889:89] + node _T_860 = not(illegal_r) @[el2_dec_tlu_ctl.scala 890:119] + node _T_861 = and(tlu_i0_commit_cmt, _T_860) @[el2_dec_tlu_ctl.scala 890:117] + reg i0_valid_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 890:97] + i0_valid_wb <= _T_861 @[el2_dec_tlu_ctl.scala 890:97] + reg trigger_hit_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 891:89] + trigger_hit_r_d1 <= i0_trigger_hit_r @[el2_dec_tlu_ctl.scala 891:89] + reg _T_862 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 892:98] + _T_862 <= take_nmi @[el2_dec_tlu_ctl.scala 892:98] + take_nmi_r_d1 <= _T_862 @[el2_dec_tlu_ctl.scala 892:65] + reg _T_863 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 893:90] + _T_863 <= pause_expired_r @[el2_dec_tlu_ctl.scala 893:90] + pause_expired_wb <= _T_863 @[el2_dec_tlu_ctl.scala 893:57] + inst csr of csr_tlu @[el2_dec_tlu_ctl.scala 895:15] csr.clock <= clock csr.reset <= reset - csr.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 898:44] - csr.io.active_clk <= io.active_clk @[el2_dec_tlu_ctl.scala 899:44] - csr.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 900:44] - csr.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 901:44] - csr.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 902:44] - csr.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 903:44] - csr.io.dec_csr_wen_unq_d <= io.dec_csr_wen_unq_d @[el2_dec_tlu_ctl.scala 904:44] - csr.io.dec_i0_decode_d <= io.dec_i0_decode_d @[el2_dec_tlu_ctl.scala 905:44] - csr.io.ifu_ic_debug_rd_data_valid <= io.ifu_ic_debug_rd_data_valid @[el2_dec_tlu_ctl.scala 906:44] - csr.io.ifu_pmu_bus_trxn <= io.ifu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 907:44] - csr.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec_tlu_ctl.scala 908:44] - csr.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec_tlu_ctl.scala 909:44] - csr.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec_tlu_ctl.scala 910:44] - csr.io.dec_pmu_presync_stall <= io.dec_pmu_presync_stall @[el2_dec_tlu_ctl.scala 911:44] - csr.io.dec_pmu_postsync_stall <= io.dec_pmu_postsync_stall @[el2_dec_tlu_ctl.scala 912:44] - csr.io.dec_pmu_decode_stall <= io.dec_pmu_decode_stall @[el2_dec_tlu_ctl.scala 913:44] - csr.io.ifu_pmu_fetch_stall <= io.ifu_pmu_fetch_stall @[el2_dec_tlu_ctl.scala 914:44] - csr.io.dec_tlu_packet_r.pmu_lsu_misaligned <= io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_divide <= io.dec_tlu_packet_r.pmu_divide @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_i0_br_unpred <= io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_i0_itype <= io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.i0trigger <= io.dec_tlu_packet_r.i0trigger @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.fence_i <= io.dec_tlu_packet_r.fence_i @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf_type <= io.dec_tlu_packet_r.icaf_type @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf_f1 <= io.dec_tlu_packet_r.icaf_f1 @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf <= io.dec_tlu_packet_r.icaf @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.legal <= io.dec_tlu_packet_r.legal @[el2_dec_tlu_ctl.scala 915:44] - csr.io.exu_pmu_i0_br_ataken <= io.exu_pmu_i0_br_ataken @[el2_dec_tlu_ctl.scala 916:44] - csr.io.exu_pmu_i0_br_misp <= io.exu_pmu_i0_br_misp @[el2_dec_tlu_ctl.scala 917:44] - csr.io.dec_pmu_instr_decoded <= io.dec_pmu_instr_decoded @[el2_dec_tlu_ctl.scala 918:44] - csr.io.ifu_pmu_instr_aligned <= io.ifu_pmu_instr_aligned @[el2_dec_tlu_ctl.scala 919:44] - csr.io.exu_pmu_i0_pc4 <= io.exu_pmu_i0_pc4 @[el2_dec_tlu_ctl.scala 920:44] - csr.io.ifu_pmu_ic_miss <= io.ifu_pmu_ic_miss @[el2_dec_tlu_ctl.scala 921:44] - csr.io.ifu_pmu_ic_hit <= io.ifu_pmu_ic_hit @[el2_dec_tlu_ctl.scala 922:44] - csr.io.dec_csr_wen_r <= io.dec_csr_wen_r @[el2_dec_tlu_ctl.scala 923:44] - csr.io.dec_tlu_dbg_halted <= io.dec_tlu_dbg_halted @[el2_dec_tlu_ctl.scala 924:44] - csr.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec_tlu_ctl.scala 925:44] - csr.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec_tlu_ctl.scala 926:44] - csr.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec_tlu_ctl.scala 927:44] - csr.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec_tlu_ctl.scala 928:44] - csr.io.lsu_pmu_bus_busy <= io.lsu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 929:44] - csr.io.dec_tlu_i0_pc_r <= io.dec_tlu_i0_pc_r @[el2_dec_tlu_ctl.scala 930:44] - csr.io.dec_tlu_i0_valid_r <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 931:44] - csr.io.dec_csr_stall_int_ff <= io.dec_csr_stall_int_ff @[el2_dec_tlu_ctl.scala 932:44] - csr.io.dec_csr_any_unq_d <= io.dec_csr_any_unq_d @[el2_dec_tlu_ctl.scala 933:44] - csr.io.ifu_pmu_bus_busy <= io.ifu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 934:44] - csr.io.lsu_pmu_bus_error <= io.lsu_pmu_bus_error @[el2_dec_tlu_ctl.scala 935:44] - csr.io.ifu_pmu_bus_error <= io.ifu_pmu_bus_error @[el2_dec_tlu_ctl.scala 936:44] - csr.io.lsu_pmu_bus_misaligned <= io.lsu_pmu_bus_misaligned @[el2_dec_tlu_ctl.scala 937:44] - csr.io.lsu_pmu_bus_trxn <= io.lsu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 938:44] - csr.io.ifu_ic_debug_rd_data <= io.ifu_ic_debug_rd_data @[el2_dec_tlu_ctl.scala 939:44] - csr.io.pic_pl <= io.pic_pl @[el2_dec_tlu_ctl.scala 940:44] - csr.io.pic_claimid <= io.pic_claimid @[el2_dec_tlu_ctl.scala 941:44] - csr.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec_tlu_ctl.scala 942:44] - csr.io.lsu_imprecise_error_addr_any <= io.lsu_imprecise_error_addr_any @[el2_dec_tlu_ctl.scala 943:44] - csr.io.lsu_imprecise_error_load_any <= io.lsu_imprecise_error_load_any @[el2_dec_tlu_ctl.scala 944:44] - csr.io.lsu_imprecise_error_store_any <= io.lsu_imprecise_error_store_any @[el2_dec_tlu_ctl.scala 945:44] - csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 946:44] - csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 947:44] - csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 948:44] - csr.io.exu_npc_r <= io.exu_npc_r @[el2_dec_tlu_ctl.scala 949:44] - csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 950:44] - csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 951:44] - csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 952:44] - csr.io.dec_timer_rddata_d <= int_timers.io.dec_timer_rddata_d @[el2_dec_tlu_ctl.scala 953:44] - csr.io.dec_timer_read_d <= int_timers.io.dec_timer_read_d @[el2_dec_tlu_ctl.scala 954:44] - io.dec_tlu_meicurpl <= csr.io.dec_tlu_meicurpl @[el2_dec_tlu_ctl.scala 955:44] - io.dec_tlu_meihap <= csr.io.dec_tlu_meihap @[el2_dec_tlu_ctl.scala 956:44] - io.dec_tlu_meipt <= csr.io.dec_tlu_meipt @[el2_dec_tlu_ctl.scala 957:44] - io.dec_tlu_int_valid_wb1 <= csr.io.dec_tlu_int_valid_wb1 @[el2_dec_tlu_ctl.scala 958:44] - io.dec_tlu_i0_exc_valid_wb1 <= csr.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec_tlu_ctl.scala 959:44] - io.dec_tlu_i0_valid_wb1 <= csr.io.dec_tlu_i0_valid_wb1 @[el2_dec_tlu_ctl.scala 960:44] - io.dec_tlu_ic_diag_pkt.icache_wr_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_rd_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_dicawics <= csr.io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= csr.io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec_tlu_ctl.scala 961:44] - io.trigger_pkt_any[0].tdata2 <= csr.io.trigger_pkt_any[0].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].m <= csr.io.trigger_pkt_any[0].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].execute <= csr.io.trigger_pkt_any[0].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].load <= csr.io.trigger_pkt_any[0].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].store <= csr.io.trigger_pkt_any[0].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].match_pkt <= csr.io.trigger_pkt_any[0].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].select <= csr.io.trigger_pkt_any[0].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].tdata2 <= csr.io.trigger_pkt_any[1].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].m <= csr.io.trigger_pkt_any[1].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].execute <= csr.io.trigger_pkt_any[1].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].load <= csr.io.trigger_pkt_any[1].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].store <= csr.io.trigger_pkt_any[1].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].match_pkt <= csr.io.trigger_pkt_any[1].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].select <= csr.io.trigger_pkt_any[1].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].tdata2 <= csr.io.trigger_pkt_any[2].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].m <= csr.io.trigger_pkt_any[2].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].execute <= csr.io.trigger_pkt_any[2].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].load <= csr.io.trigger_pkt_any[2].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].store <= csr.io.trigger_pkt_any[2].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].match_pkt <= csr.io.trigger_pkt_any[2].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].select <= csr.io.trigger_pkt_any[2].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].tdata2 <= csr.io.trigger_pkt_any[3].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].m <= csr.io.trigger_pkt_any[3].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].execute <= csr.io.trigger_pkt_any[3].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].load <= csr.io.trigger_pkt_any[3].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].store <= csr.io.trigger_pkt_any[3].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].match_pkt <= csr.io.trigger_pkt_any[3].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].select <= csr.io.trigger_pkt_any[3].select @[el2_dec_tlu_ctl.scala 962:40] - io.dec_tlu_mtval_wb1 <= csr.io.dec_tlu_mtval_wb1 @[el2_dec_tlu_ctl.scala 963:40] - io.dec_tlu_exc_cause_wb1 <= csr.io.dec_tlu_exc_cause_wb1 @[el2_dec_tlu_ctl.scala 964:40] - io.dec_tlu_perfcnt0 <= csr.io.dec_tlu_perfcnt0 @[el2_dec_tlu_ctl.scala 965:40] - io.dec_tlu_perfcnt1 <= csr.io.dec_tlu_perfcnt1 @[el2_dec_tlu_ctl.scala 966:40] - io.dec_tlu_perfcnt2 <= csr.io.dec_tlu_perfcnt2 @[el2_dec_tlu_ctl.scala 967:40] - io.dec_tlu_perfcnt3 <= csr.io.dec_tlu_perfcnt3 @[el2_dec_tlu_ctl.scala 968:40] - io.dec_tlu_misc_clk_override <= csr.io.dec_tlu_misc_clk_override @[el2_dec_tlu_ctl.scala 969:40] - io.dec_tlu_dec_clk_override <= csr.io.dec_tlu_dec_clk_override @[el2_dec_tlu_ctl.scala 970:40] - io.dec_tlu_ifu_clk_override <= csr.io.dec_tlu_ifu_clk_override @[el2_dec_tlu_ctl.scala 971:40] - io.dec_tlu_lsu_clk_override <= csr.io.dec_tlu_lsu_clk_override @[el2_dec_tlu_ctl.scala 972:40] - io.dec_tlu_bus_clk_override <= csr.io.dec_tlu_bus_clk_override @[el2_dec_tlu_ctl.scala 973:40] - io.dec_tlu_pic_clk_override <= csr.io.dec_tlu_pic_clk_override @[el2_dec_tlu_ctl.scala 974:40] - io.dec_tlu_dccm_clk_override <= csr.io.dec_tlu_dccm_clk_override @[el2_dec_tlu_ctl.scala 975:40] - io.dec_tlu_icm_clk_override <= csr.io.dec_tlu_icm_clk_override @[el2_dec_tlu_ctl.scala 976:40] - io.dec_csr_rddata_d <= csr.io.dec_csr_rddata_d @[el2_dec_tlu_ctl.scala 977:40] - io.dec_tlu_pipelining_disable <= csr.io.dec_tlu_pipelining_disable @[el2_dec_tlu_ctl.scala 978:40] - io.dec_tlu_wr_pause_r <= csr.io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 979:40] - io.dec_tlu_mrac_ff <= csr.io.dec_tlu_mrac_ff @[el2_dec_tlu_ctl.scala 980:40] - io.dec_tlu_wb_coalescing_disable <= csr.io.dec_tlu_wb_coalescing_disable @[el2_dec_tlu_ctl.scala 981:40] - io.dec_tlu_bpred_disable <= csr.io.dec_tlu_bpred_disable @[el2_dec_tlu_ctl.scala 982:40] - io.dec_tlu_sideeffect_posted_disable <= csr.io.dec_tlu_sideeffect_posted_disable @[el2_dec_tlu_ctl.scala 983:40] - io.dec_tlu_core_ecc_disable <= csr.io.dec_tlu_core_ecc_disable @[el2_dec_tlu_ctl.scala 984:40] - io.dec_tlu_external_ldfwd_disable <= csr.io.dec_tlu_external_ldfwd_disable @[el2_dec_tlu_ctl.scala 985:40] + csr.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 896:44] + csr.io.active_clk <= io.active_clk @[el2_dec_tlu_ctl.scala 897:44] + csr.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 898:44] + csr.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 899:44] + csr.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 900:44] + csr.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 901:44] + csr.io.dec_csr_wen_unq_d <= io.dec_csr_wen_unq_d @[el2_dec_tlu_ctl.scala 902:44] + csr.io.dec_i0_decode_d <= io.dec_i0_decode_d @[el2_dec_tlu_ctl.scala 903:44] + csr.io.ifu_ic_debug_rd_data_valid <= io.tlu_mem.ifu_ic_debug_rd_data_valid @[el2_dec_tlu_ctl.scala 904:44] + csr.io.ifu_pmu_bus_trxn <= io.tlu_mem.ifu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 905:44] + csr.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec_tlu_ctl.scala 906:44] + csr.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec_tlu_ctl.scala 907:44] + csr.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec_tlu_ctl.scala 908:44] + csr.io.dec_pmu_presync_stall <= io.dec_pmu_presync_stall @[el2_dec_tlu_ctl.scala 909:44] + csr.io.dec_pmu_postsync_stall <= io.dec_pmu_postsync_stall @[el2_dec_tlu_ctl.scala 910:44] + csr.io.dec_pmu_decode_stall <= io.dec_pmu_decode_stall @[el2_dec_tlu_ctl.scala 911:44] + csr.io.ifu_pmu_fetch_stall <= io.tlu_ifc.ifu_pmu_fetch_stall @[el2_dec_tlu_ctl.scala 912:44] + csr.io.dec_tlu_packet_r.pmu_lsu_misaligned <= io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_divide <= io.dec_tlu_packet_r.pmu_divide @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_i0_br_unpred <= io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_i0_itype <= io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.i0trigger <= io.dec_tlu_packet_r.i0trigger @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.fence_i <= io.dec_tlu_packet_r.fence_i @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf_type <= io.dec_tlu_packet_r.icaf_type @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf_f1 <= io.dec_tlu_packet_r.icaf_f1 @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf <= io.dec_tlu_packet_r.icaf @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.legal <= io.dec_tlu_packet_r.legal @[el2_dec_tlu_ctl.scala 913:44] + csr.io.exu_pmu_i0_br_ataken <= io.tlu_exu.exu_pmu_i0_br_ataken @[el2_dec_tlu_ctl.scala 914:44] + csr.io.exu_pmu_i0_br_misp <= io.tlu_exu.exu_pmu_i0_br_misp @[el2_dec_tlu_ctl.scala 915:44] + csr.io.dec_pmu_instr_decoded <= io.dec_pmu_instr_decoded @[el2_dec_tlu_ctl.scala 916:44] + csr.io.ifu_pmu_instr_aligned <= io.ifu_pmu_instr_aligned @[el2_dec_tlu_ctl.scala 917:44] + csr.io.exu_pmu_i0_pc4 <= io.tlu_exu.exu_pmu_i0_pc4 @[el2_dec_tlu_ctl.scala 918:44] + csr.io.ifu_pmu_ic_miss <= io.tlu_mem.ifu_pmu_ic_miss @[el2_dec_tlu_ctl.scala 919:44] + csr.io.ifu_pmu_ic_hit <= io.tlu_mem.ifu_pmu_ic_hit @[el2_dec_tlu_ctl.scala 920:44] + csr.io.dec_csr_wen_r <= io.dec_csr_wen_r @[el2_dec_tlu_ctl.scala 921:44] + csr.io.dec_tlu_dbg_halted <= io.dec_tlu_dbg_halted @[el2_dec_tlu_ctl.scala 922:44] + csr.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec_tlu_ctl.scala 923:44] + csr.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec_tlu_ctl.scala 924:44] + csr.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec_tlu_ctl.scala 925:44] + csr.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec_tlu_ctl.scala 926:44] + csr.io.dec_tlu_i0_pc_r <= io.dec_tlu_i0_pc_r @[el2_dec_tlu_ctl.scala 927:44] + csr.io.dec_tlu_i0_valid_r <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 928:44] + csr.io.dec_csr_stall_int_ff <= io.dec_csr_stall_int_ff @[el2_dec_tlu_ctl.scala 929:44] + csr.io.dec_csr_any_unq_d <= io.dec_csr_any_unq_d @[el2_dec_tlu_ctl.scala 930:44] + csr.io.ifu_pmu_bus_busy <= io.tlu_mem.ifu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 931:44] + csr.io.ifu_pmu_bus_error <= io.tlu_mem.ifu_pmu_bus_error @[el2_dec_tlu_ctl.scala 932:44] + csr.io.tlu_busbuff.lsu_pmu_store_external_m <= io.tlu_busbuff.lsu_pmu_store_external_m @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_load_external_m <= io.tlu_busbuff.lsu_pmu_load_external_m @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_imprecise_error_addr_any <= io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_imprecise_error_store_any <= io.tlu_busbuff.lsu_imprecise_error_store_any @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_imprecise_error_load_any <= io.tlu_busbuff.lsu_imprecise_error_load_any @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= csr.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= csr.io.tlu_busbuff.dec_tlu_wb_coalescing_disable @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= csr.io.tlu_busbuff.dec_tlu_external_ldfwd_disable @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_busy <= io.tlu_busbuff.lsu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_error <= io.tlu_busbuff.lsu_pmu_bus_error @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_misaligned <= io.tlu_busbuff.lsu_pmu_bus_misaligned @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_trxn <= io.tlu_busbuff.lsu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 933:18] + csr.io.ifu_ic_debug_rd_data <= io.tlu_mem.ifu_ic_debug_rd_data @[el2_dec_tlu_ctl.scala 944:44] + csr.io.pic_pl <= io.pic_pl @[el2_dec_tlu_ctl.scala 945:44] + csr.io.pic_claimid <= io.pic_claimid @[el2_dec_tlu_ctl.scala 946:44] + csr.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec_tlu_ctl.scala 947:44] + csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 949:44] + csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 950:44] + csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 951:44] + csr.io.exu_npc_r <= io.tlu_exu.exu_npc_r @[el2_dec_tlu_ctl.scala 952:44] + csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 953:44] + csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 954:44] + csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 955:44] + csr.io.dec_timer_rddata_d <= int_timers.io.dec_timer_rddata_d @[el2_dec_tlu_ctl.scala 956:44] + csr.io.dec_timer_read_d <= int_timers.io.dec_timer_read_d @[el2_dec_tlu_ctl.scala 957:44] + io.dec_tlu_meicurpl <= csr.io.dec_tlu_meicurpl @[el2_dec_tlu_ctl.scala 958:44] + io.tlu_exu.dec_tlu_meihap <= csr.io.dec_tlu_meihap @[el2_dec_tlu_ctl.scala 959:52] + io.dec_tlu_meipt <= csr.io.dec_tlu_meipt @[el2_dec_tlu_ctl.scala 960:44] + io.dec_tlu_int_valid_wb1 <= csr.io.dec_tlu_int_valid_wb1 @[el2_dec_tlu_ctl.scala 961:44] + io.dec_tlu_i0_exc_valid_wb1 <= csr.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec_tlu_ctl.scala 962:44] + io.dec_tlu_i0_valid_wb1 <= csr.io.dec_tlu_i0_valid_wb1 @[el2_dec_tlu_ctl.scala 963:44] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wr_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_rd_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_dicawics <= csr.io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wrdata <= csr.io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec_tlu_ctl.scala 964:52] + io.trigger_pkt_any[0].tdata2 <= csr.io.trigger_pkt_any[0].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].m <= csr.io.trigger_pkt_any[0].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].execute <= csr.io.trigger_pkt_any[0].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].load <= csr.io.trigger_pkt_any[0].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].store <= csr.io.trigger_pkt_any[0].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].match_pkt <= csr.io.trigger_pkt_any[0].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].select <= csr.io.trigger_pkt_any[0].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].tdata2 <= csr.io.trigger_pkt_any[1].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].m <= csr.io.trigger_pkt_any[1].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].execute <= csr.io.trigger_pkt_any[1].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].load <= csr.io.trigger_pkt_any[1].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].store <= csr.io.trigger_pkt_any[1].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].match_pkt <= csr.io.trigger_pkt_any[1].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].select <= csr.io.trigger_pkt_any[1].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].tdata2 <= csr.io.trigger_pkt_any[2].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].m <= csr.io.trigger_pkt_any[2].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].execute <= csr.io.trigger_pkt_any[2].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].load <= csr.io.trigger_pkt_any[2].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].store <= csr.io.trigger_pkt_any[2].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].match_pkt <= csr.io.trigger_pkt_any[2].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].select <= csr.io.trigger_pkt_any[2].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].tdata2 <= csr.io.trigger_pkt_any[3].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].m <= csr.io.trigger_pkt_any[3].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].execute <= csr.io.trigger_pkt_any[3].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].load <= csr.io.trigger_pkt_any[3].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].store <= csr.io.trigger_pkt_any[3].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].match_pkt <= csr.io.trigger_pkt_any[3].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].select <= csr.io.trigger_pkt_any[3].select @[el2_dec_tlu_ctl.scala 965:40] + io.dec_tlu_mtval_wb1 <= csr.io.dec_tlu_mtval_wb1 @[el2_dec_tlu_ctl.scala 966:40] + io.dec_tlu_exc_cause_wb1 <= csr.io.dec_tlu_exc_cause_wb1 @[el2_dec_tlu_ctl.scala 967:40] + io.dec_tlu_perfcnt0 <= csr.io.dec_tlu_perfcnt0 @[el2_dec_tlu_ctl.scala 968:40] + io.dec_tlu_perfcnt1 <= csr.io.dec_tlu_perfcnt1 @[el2_dec_tlu_ctl.scala 969:40] + io.dec_tlu_perfcnt2 <= csr.io.dec_tlu_perfcnt2 @[el2_dec_tlu_ctl.scala 970:40] + io.dec_tlu_perfcnt3 <= csr.io.dec_tlu_perfcnt3 @[el2_dec_tlu_ctl.scala 971:40] + io.dec_tlu_misc_clk_override <= csr.io.dec_tlu_misc_clk_override @[el2_dec_tlu_ctl.scala 972:40] + io.dec_tlu_dec_clk_override <= csr.io.dec_tlu_dec_clk_override @[el2_dec_tlu_ctl.scala 973:40] + io.dec_tlu_ifu_clk_override <= csr.io.dec_tlu_ifu_clk_override @[el2_dec_tlu_ctl.scala 974:40] + io.dec_tlu_lsu_clk_override <= csr.io.dec_tlu_lsu_clk_override @[el2_dec_tlu_ctl.scala 975:40] + io.dec_tlu_bus_clk_override <= csr.io.dec_tlu_bus_clk_override @[el2_dec_tlu_ctl.scala 976:40] + io.dec_tlu_pic_clk_override <= csr.io.dec_tlu_pic_clk_override @[el2_dec_tlu_ctl.scala 977:40] + io.dec_tlu_dccm_clk_override <= csr.io.dec_tlu_dccm_clk_override @[el2_dec_tlu_ctl.scala 978:40] + io.dec_tlu_icm_clk_override <= csr.io.dec_tlu_icm_clk_override @[el2_dec_tlu_ctl.scala 979:40] + io.dec_csr_rddata_d <= csr.io.dec_csr_rddata_d @[el2_dec_tlu_ctl.scala 980:40] + io.dec_tlu_pipelining_disable <= csr.io.dec_tlu_pipelining_disable @[el2_dec_tlu_ctl.scala 981:40] + io.dec_tlu_wr_pause_r <= csr.io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 982:40] + io.tlu_ifc.dec_tlu_mrac_ff <= csr.io.dec_tlu_mrac_ff @[el2_dec_tlu_ctl.scala 983:48] + io.tlu_bp.dec_tlu_bpred_disable <= csr.io.dec_tlu_bpred_disable @[el2_dec_tlu_ctl.scala 984:47] + io.tlu_mem.dec_tlu_core_ecc_disable <= csr.io.dec_tlu_core_ecc_disable @[el2_dec_tlu_ctl.scala 985:48] io.dec_tlu_dma_qos_prty <= csr.io.dec_tlu_dma_qos_prty @[el2_dec_tlu_ctl.scala 986:40] csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 987:44] csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 988:44] @@ -15194,7 +15205,7 @@ circuit el2_dec : csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 988:44] csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 988:44] csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 989:44] - csr.io.exu_npc_r <= io.exu_npc_r @[el2_dec_tlu_ctl.scala 990:44] + csr.io.exu_npc_r <= io.tlu_exu.exu_npc_r @[el2_dec_tlu_ctl.scala 990:44] csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 991:44] csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 992:44] csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 993:44] @@ -15365,113 +15376,113 @@ circuit el2_dec : inst csr_read of el2_dec_decode_csr_read @[el2_dec_tlu_ctl.scala 1090:22] csr_read.clock <= clock csr_read.reset <= reset - csr_read.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 1091:31] - csr_pkt.legal <= csr_read.io.csr_pkt.legal @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.postsync <= csr_read.io.csr_pkt.postsync @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.presync <= csr_read.io.csr_pkt.presync @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicago <= csr_read.io.csr_pkt.csr_dicago @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad1 <= csr_read.io.csr_pkt.csr_dicad1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad0 <= csr_read.io.csr_pkt.csr_dicad0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad0h <= csr_read.io.csr_pkt.csr_dicad0h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicawics <= csr_read.io.csr_pkt.csr_dicawics @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdhs <= csr_read.io.csr_pkt.csr_mfdhs @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdht <= csr_read.io.csr_pkt.csr_mfdht @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdccmect <= csr_read.io.csr_pkt.csr_mdccmect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_miccmect <= csr_read.io.csr_pkt.csr_miccmect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_micect <= csr_read.io.csr_pkt.csr_micect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdeau <= csr_read.io.csr_pkt.csr_mdeau @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicpct <= csr_read.io.csr_pkt.csr_meicpct @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcpc <= csr_read.io.csr_pkt.csr_mcpc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mpmc <= csr_read.io.csr_pkt.csr_mpmc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitcnt1 <= csr_read.io.csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitcnt0 <= csr_read.io.csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitb1 <= csr_read.io.csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitb0 <= csr_read.io.csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitctl1 <= csr_read.io.csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitctl0 <= csr_read.io.csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcountinhibit <= csr_read.io.csr_pkt.csr_mcountinhibit @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme6 <= csr_read.io.csr_pkt.csr_mhpme6 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme5 <= csr_read.io.csr_pkt.csr_mhpme5 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme4 <= csr_read.io.csr_pkt.csr_mhpme4 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme3 <= csr_read.io.csr_pkt.csr_mhpme3 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc6h <= csr_read.io.csr_pkt.csr_mhpmc6h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc5h <= csr_read.io.csr_pkt.csr_mhpmc5h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc4h <= csr_read.io.csr_pkt.csr_mhpmc4h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc3h <= csr_read.io.csr_pkt.csr_mhpmc3h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc6 <= csr_read.io.csr_pkt.csr_mhpmc6 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc5 <= csr_read.io.csr_pkt.csr_mhpmc5 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc4 <= csr_read.io.csr_pkt.csr_mhpmc4 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc3 <= csr_read.io.csr_pkt.csr_mhpmc3 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtdata2 <= csr_read.io.csr_pkt.csr_mtdata2 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtdata1 <= csr_read.io.csr_pkt.csr_mtdata1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtsel <= csr_read.io.csr_pkt.csr_mtsel @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dpc <= csr_read.io.csr_pkt.csr_dpc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdc <= csr_read.io.csr_pkt.csr_mfdc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcgc <= csr_read.io.csr_pkt.csr_mcgc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dcsr <= csr_read.io.csr_pkt.csr_dcsr @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicidpl <= csr_read.io.csr_pkt.csr_meicidpl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicurpl <= csr_read.io.csr_pkt.csr_meicurpl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meipt <= csr_read.io.csr_pkt.csr_meipt @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meivt <= csr_read.io.csr_pkt.csr_meivt @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meihap <= csr_read.io.csr_pkt.csr_meihap @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdseac <= csr_read.io.csr_pkt.csr_mdseac @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dmst <= csr_read.io.csr_pkt.csr_dmst @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mrac <= csr_read.io.csr_pkt.csr_mrac @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtval <= csr_read.io.csr_pkt.csr_mtval @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mscause <= csr_read.io.csr_pkt.csr_mscause @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcause <= csr_read.io.csr_pkt.csr_mcause @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mepc <= csr_read.io.csr_pkt.csr_mepc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mscratch <= csr_read.io.csr_pkt.csr_mscratch @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_minstreth <= csr_read.io.csr_pkt.csr_minstreth @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_minstretl <= csr_read.io.csr_pkt.csr_minstretl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcycleh <= csr_read.io.csr_pkt.csr_mcycleh @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcyclel <= csr_read.io.csr_pkt.csr_mcyclel @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mie <= csr_read.io.csr_pkt.csr_mie @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mip <= csr_read.io.csr_pkt.csr_mip @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtvec <= csr_read.io.csr_pkt.csr_mtvec @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mstatus <= csr_read.io.csr_pkt.csr_mstatus @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhartid <= csr_read.io.csr_pkt.csr_mhartid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mimpid <= csr_read.io.csr_pkt.csr_mimpid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_marchid <= csr_read.io.csr_pkt.csr_marchid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mvendorid <= csr_read.io.csr_pkt.csr_mvendorid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_misa <= csr_read.io.csr_pkt.csr_misa @[el2_dec_tlu_ctl.scala 1092:10] - node _T_864 = and(csr_pkt.presync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1094:44] - node _T_865 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 1094:69] - node _T_866 = and(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 1094:67] - io.dec_tlu_presync_d <= _T_866 @[el2_dec_tlu_ctl.scala 1094:25] - node _T_867 = and(csr_pkt.postsync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1095:45] - io.dec_tlu_postsync_d <= _T_867 @[el2_dec_tlu_ctl.scala 1095:25] - node _T_868 = or(csr_pkt.csr_mitcnt0, csr_pkt.csr_mitcnt1) @[el2_dec_tlu_ctl.scala 1098:52] - node _T_869 = or(_T_868, csr_pkt.csr_mitb0) @[el2_dec_tlu_ctl.scala 1098:74] - node _T_870 = or(_T_869, csr_pkt.csr_mitb1) @[el2_dec_tlu_ctl.scala 1098:94] - node _T_871 = or(_T_870, csr_pkt.csr_mitctl0) @[el2_dec_tlu_ctl.scala 1098:114] - node _T_872 = or(_T_871, csr_pkt.csr_mitctl1) @[el2_dec_tlu_ctl.scala 1098:136] - node _T_873 = not(UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 1098:161] - node conditionally_illegal = and(_T_872, _T_873) @[el2_dec_tlu_ctl.scala 1098:159] - node _T_874 = or(csr_pkt.csr_dcsr, csr_pkt.csr_dpc) @[el2_dec_tlu_ctl.scala 1099:57] - node _T_875 = or(_T_874, csr_pkt.csr_dmst) @[el2_dec_tlu_ctl.scala 1099:75] - node _T_876 = or(_T_875, csr_pkt.csr_dicawics) @[el2_dec_tlu_ctl.scala 1099:94] - node _T_877 = or(_T_876, csr_pkt.csr_dicad0) @[el2_dec_tlu_ctl.scala 1099:117] - node _T_878 = or(_T_877, csr_pkt.csr_dicad0h) @[el2_dec_tlu_ctl.scala 1099:138] - node _T_879 = or(_T_878, csr_pkt.csr_dicad1) @[el2_dec_tlu_ctl.scala 1099:160] - node _T_880 = or(_T_879, csr_pkt.csr_dicago) @[el2_dec_tlu_ctl.scala 1099:181] - node _T_881 = not(_T_880) @[el2_dec_tlu_ctl.scala 1099:38] - node _T_882 = or(_T_881, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 1099:203] - node _T_883 = and(csr_pkt.legal, _T_882) @[el2_dec_tlu_ctl.scala 1099:35] - node _T_884 = not(fast_int_meicpct) @[el2_dec_tlu_ctl.scala 1099:225] - node _T_885 = and(_T_883, _T_884) @[el2_dec_tlu_ctl.scala 1099:223] - node _T_886 = not(conditionally_illegal) @[el2_dec_tlu_ctl.scala 1099:245] - node valid_csr = and(_T_885, _T_886) @[el2_dec_tlu_ctl.scala 1099:243] - node _T_887 = and(io.dec_csr_any_unq_d, valid_csr) @[el2_dec_tlu_ctl.scala 1101:48] - node _T_888 = or(csr_pkt.csr_mvendorid, csr_pkt.csr_marchid) @[el2_dec_tlu_ctl.scala 1101:109] - node _T_889 = or(_T_888, csr_pkt.csr_mimpid) @[el2_dec_tlu_ctl.scala 1101:131] - node _T_890 = or(_T_889, csr_pkt.csr_mhartid) @[el2_dec_tlu_ctl.scala 1101:152] - node _T_891 = or(_T_890, csr_pkt.csr_mdseac) @[el2_dec_tlu_ctl.scala 1101:174] - node _T_892 = or(_T_891, csr_pkt.csr_meihap) @[el2_dec_tlu_ctl.scala 1101:195] - node _T_893 = and(io.dec_csr_wen_unq_d, _T_892) @[el2_dec_tlu_ctl.scala 1101:84] - node _T_894 = not(_T_893) @[el2_dec_tlu_ctl.scala 1101:61] - node _T_895 = and(_T_887, _T_894) @[el2_dec_tlu_ctl.scala 1101:59] - io.dec_csr_legal_d <= _T_895 @[el2_dec_tlu_ctl.scala 1101:22] + csr_read.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 1091:37] + csr_pkt.legal <= csr_read.io.csr_pkt.legal @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.postsync <= csr_read.io.csr_pkt.postsync @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.presync <= csr_read.io.csr_pkt.presync @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicago <= csr_read.io.csr_pkt.csr_dicago @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad1 <= csr_read.io.csr_pkt.csr_dicad1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad0 <= csr_read.io.csr_pkt.csr_dicad0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad0h <= csr_read.io.csr_pkt.csr_dicad0h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicawics <= csr_read.io.csr_pkt.csr_dicawics @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdhs <= csr_read.io.csr_pkt.csr_mfdhs @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdht <= csr_read.io.csr_pkt.csr_mfdht @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdccmect <= csr_read.io.csr_pkt.csr_mdccmect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_miccmect <= csr_read.io.csr_pkt.csr_miccmect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_micect <= csr_read.io.csr_pkt.csr_micect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdeau <= csr_read.io.csr_pkt.csr_mdeau @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicpct <= csr_read.io.csr_pkt.csr_meicpct @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcpc <= csr_read.io.csr_pkt.csr_mcpc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mpmc <= csr_read.io.csr_pkt.csr_mpmc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitcnt1 <= csr_read.io.csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitcnt0 <= csr_read.io.csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitb1 <= csr_read.io.csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitb0 <= csr_read.io.csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitctl1 <= csr_read.io.csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitctl0 <= csr_read.io.csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcountinhibit <= csr_read.io.csr_pkt.csr_mcountinhibit @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme6 <= csr_read.io.csr_pkt.csr_mhpme6 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme5 <= csr_read.io.csr_pkt.csr_mhpme5 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme4 <= csr_read.io.csr_pkt.csr_mhpme4 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme3 <= csr_read.io.csr_pkt.csr_mhpme3 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc6h <= csr_read.io.csr_pkt.csr_mhpmc6h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc5h <= csr_read.io.csr_pkt.csr_mhpmc5h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc4h <= csr_read.io.csr_pkt.csr_mhpmc4h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc3h <= csr_read.io.csr_pkt.csr_mhpmc3h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc6 <= csr_read.io.csr_pkt.csr_mhpmc6 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc5 <= csr_read.io.csr_pkt.csr_mhpmc5 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc4 <= csr_read.io.csr_pkt.csr_mhpmc4 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc3 <= csr_read.io.csr_pkt.csr_mhpmc3 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtdata2 <= csr_read.io.csr_pkt.csr_mtdata2 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtdata1 <= csr_read.io.csr_pkt.csr_mtdata1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtsel <= csr_read.io.csr_pkt.csr_mtsel @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dpc <= csr_read.io.csr_pkt.csr_dpc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdc <= csr_read.io.csr_pkt.csr_mfdc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcgc <= csr_read.io.csr_pkt.csr_mcgc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dcsr <= csr_read.io.csr_pkt.csr_dcsr @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicidpl <= csr_read.io.csr_pkt.csr_meicidpl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicurpl <= csr_read.io.csr_pkt.csr_meicurpl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meipt <= csr_read.io.csr_pkt.csr_meipt @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meivt <= csr_read.io.csr_pkt.csr_meivt @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meihap <= csr_read.io.csr_pkt.csr_meihap @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdseac <= csr_read.io.csr_pkt.csr_mdseac @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dmst <= csr_read.io.csr_pkt.csr_dmst @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mrac <= csr_read.io.csr_pkt.csr_mrac @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtval <= csr_read.io.csr_pkt.csr_mtval @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mscause <= csr_read.io.csr_pkt.csr_mscause @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcause <= csr_read.io.csr_pkt.csr_mcause @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mepc <= csr_read.io.csr_pkt.csr_mepc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mscratch <= csr_read.io.csr_pkt.csr_mscratch @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_minstreth <= csr_read.io.csr_pkt.csr_minstreth @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_minstretl <= csr_read.io.csr_pkt.csr_minstretl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcycleh <= csr_read.io.csr_pkt.csr_mcycleh @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcyclel <= csr_read.io.csr_pkt.csr_mcyclel @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mie <= csr_read.io.csr_pkt.csr_mie @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mip <= csr_read.io.csr_pkt.csr_mip @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtvec <= csr_read.io.csr_pkt.csr_mtvec @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mstatus <= csr_read.io.csr_pkt.csr_mstatus @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhartid <= csr_read.io.csr_pkt.csr_mhartid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mimpid <= csr_read.io.csr_pkt.csr_mimpid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_marchid <= csr_read.io.csr_pkt.csr_marchid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mvendorid <= csr_read.io.csr_pkt.csr_mvendorid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_misa <= csr_read.io.csr_pkt.csr_misa @[el2_dec_tlu_ctl.scala 1092:16] + node _T_864 = and(csr_pkt.presync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1094:42] + node _T_865 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 1094:67] + node _T_866 = and(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 1094:65] + io.dec_tlu_presync_d <= _T_866 @[el2_dec_tlu_ctl.scala 1094:23] + node _T_867 = and(csr_pkt.postsync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1095:43] + io.dec_tlu_postsync_d <= _T_867 @[el2_dec_tlu_ctl.scala 1095:23] + node _T_868 = or(csr_pkt.csr_mitcnt0, csr_pkt.csr_mitcnt1) @[el2_dec_tlu_ctl.scala 1098:50] + node _T_869 = or(_T_868, csr_pkt.csr_mitb0) @[el2_dec_tlu_ctl.scala 1098:72] + node _T_870 = or(_T_869, csr_pkt.csr_mitb1) @[el2_dec_tlu_ctl.scala 1098:92] + node _T_871 = or(_T_870, csr_pkt.csr_mitctl0) @[el2_dec_tlu_ctl.scala 1098:112] + node _T_872 = or(_T_871, csr_pkt.csr_mitctl1) @[el2_dec_tlu_ctl.scala 1098:134] + node _T_873 = not(UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 1098:159] + node conditionally_illegal = and(_T_872, _T_873) @[el2_dec_tlu_ctl.scala 1098:157] + node _T_874 = or(csr_pkt.csr_dcsr, csr_pkt.csr_dpc) @[el2_dec_tlu_ctl.scala 1099:55] + node _T_875 = or(_T_874, csr_pkt.csr_dmst) @[el2_dec_tlu_ctl.scala 1099:73] + node _T_876 = or(_T_875, csr_pkt.csr_dicawics) @[el2_dec_tlu_ctl.scala 1099:92] + node _T_877 = or(_T_876, csr_pkt.csr_dicad0) @[el2_dec_tlu_ctl.scala 1099:115] + node _T_878 = or(_T_877, csr_pkt.csr_dicad0h) @[el2_dec_tlu_ctl.scala 1099:136] + node _T_879 = or(_T_878, csr_pkt.csr_dicad1) @[el2_dec_tlu_ctl.scala 1099:158] + node _T_880 = or(_T_879, csr_pkt.csr_dicago) @[el2_dec_tlu_ctl.scala 1099:179] + node _T_881 = not(_T_880) @[el2_dec_tlu_ctl.scala 1099:36] + node _T_882 = or(_T_881, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 1099:201] + node _T_883 = and(csr_pkt.legal, _T_882) @[el2_dec_tlu_ctl.scala 1099:33] + node _T_884 = not(fast_int_meicpct) @[el2_dec_tlu_ctl.scala 1099:223] + node _T_885 = and(_T_883, _T_884) @[el2_dec_tlu_ctl.scala 1099:221] + node _T_886 = not(conditionally_illegal) @[el2_dec_tlu_ctl.scala 1099:243] + node valid_csr = and(_T_885, _T_886) @[el2_dec_tlu_ctl.scala 1099:241] + node _T_887 = and(io.dec_csr_any_unq_d, valid_csr) @[el2_dec_tlu_ctl.scala 1101:46] + node _T_888 = or(csr_pkt.csr_mvendorid, csr_pkt.csr_marchid) @[el2_dec_tlu_ctl.scala 1101:107] + node _T_889 = or(_T_888, csr_pkt.csr_mimpid) @[el2_dec_tlu_ctl.scala 1101:129] + node _T_890 = or(_T_889, csr_pkt.csr_mhartid) @[el2_dec_tlu_ctl.scala 1101:150] + node _T_891 = or(_T_890, csr_pkt.csr_mdseac) @[el2_dec_tlu_ctl.scala 1101:172] + node _T_892 = or(_T_891, csr_pkt.csr_meihap) @[el2_dec_tlu_ctl.scala 1101:193] + node _T_893 = and(io.dec_csr_wen_unq_d, _T_892) @[el2_dec_tlu_ctl.scala 1101:82] + node _T_894 = not(_T_893) @[el2_dec_tlu_ctl.scala 1101:59] + node _T_895 = and(_T_887, _T_894) @[el2_dec_tlu_ctl.scala 1101:57] + io.dec_csr_legal_d <= _T_895 @[el2_dec_tlu_ctl.scala 1101:20] module el2_dec_trigger : input clock : Clock @@ -16931,7 +16942,7 @@ circuit el2_dec : module el2_dec : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip lsu_fastint_stall_any : UInt<1>, dec_extint_stall : UInt<1>, dec_i0_decode_d : UInt<1>, dec_pause_state_cg : UInt<1>, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip lsu_nonblock_load_valid_m : UInt<1>, flip lsu_nonblock_load_tag_m : UInt<2>, flip lsu_nonblock_load_inv_r : UInt<1>, flip lsu_nonblock_load_inv_tag_r : UInt<2>, flip lsu_nonblock_load_data_valid : UInt<1>, flip lsu_nonblock_load_data_error : UInt<1>, flip lsu_nonblock_load_data_tag : UInt<2>, flip lsu_nonblock_load_data : UInt<32>, flip lsu_pmu_bus_trxn : UInt<1>, flip lsu_pmu_bus_misaligned : UInt<1>, flip lsu_pmu_bus_error : UInt<1>, flip lsu_pmu_bus_busy : UInt<1>, flip lsu_pmu_misaligned_m : UInt<1>, flip lsu_pmu_load_external_m : UInt<1>, flip lsu_pmu_store_external_m : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip ifu_pmu_instr_aligned : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, flip ifu_pmu_bus_error : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip ifu_pmu_bus_trxn : UInt<1>, flip ifu_ic_error_start : UInt<1>, flip ifu_iccm_rd_ecc_single_err : UInt<1>, flip lsu_trigger_match_m : UInt<4>, flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_addr : UInt<32>, flip dbg_cmd_wrdata : UInt<2>, flip ifu_i0_icaf : UInt<1>, flip ifu_i0_icaf_type : UInt<2>, flip ifu_i0_icaf_f1 : UInt<1>, flip ifu_i0_dbecc : UInt<1>, flip lsu_idle_any : UInt<1>, flip i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, flip ifu_i0_bp_index : UInt<8>, flip ifu_i0_bp_fghr : UInt<8>, flip ifu_i0_bp_btag : UInt<5>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip lsu_imprecise_error_load_any : UInt<1>, flip lsu_imprecise_error_store_any : UInt<1>, flip lsu_imprecise_error_addr_any : UInt<32>, flip exu_div_result : UInt<32>, flip exu_div_wren : UInt<1>, flip exu_csr_rs1_x : UInt<32>, flip lsu_result_m : UInt<32>, flip lsu_result_corr_r : UInt<32>, flip lsu_load_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip iccm_dma_sb_error : UInt<1>, flip exu_flush_final : UInt<1>, flip exu_npc_r : UInt<31>, flip exu_i0_result_x : UInt<32>, flip ifu_i0_valid : UInt<1>, flip ifu_i0_instr : UInt<32>, flip ifu_i0_pc : UInt<31>, flip ifu_i0_pc4 : UInt<1>, flip exu_i0_pc_x : UInt<31>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, flip ifu_ic_debug_rd_data : UInt<71>, flip ifu_ic_debug_rd_data_valid : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, flip ifu_miss_state_idle : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_flush_noredir_r : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_tlu_flush_leak_one_r : UInt<1>, dec_tlu_flush_err_r : UInt<1>, dec_tlu_meihap : UInt<30>, dec_debug_wdata_rs1_d : UInt<1>, dec_dbg_rddata : UInt<32>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], dec_tlu_force_halt : UInt<1>, flip exu_i0_br_hist_r : UInt<2>, flip exu_i0_br_error_r : UInt<1>, flip exu_i0_br_start_error_r : UInt<1>, flip exu_i0_br_valid_r : UInt<1>, flip exu_i0_br_mp_r : UInt<1>, flip exu_i0_br_middle_r : UInt<1>, flip exu_i0_br_way_r : UInt<1>, dec_i0_rs1_en_d : UInt<1>, dec_i0_rs2_en_d : UInt<1>, gpr_i0_rs1_d : UInt<32>, gpr_i0_rs2_d : UInt<32>, dec_i0_immed_d : UInt<32>, dec_i0_br_immed_d : UInt<12>, i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, dec_i0_alu_decode_d : UInt<1>, dec_i0_select_pc_d : UInt<1>, dec_i0_pc_d : UInt<31>, dec_i0_rs1_bypass_en_d : UInt<2>, dec_i0_rs2_bypass_en_d : UInt<2>, dec_i0_rs1_bypass_data_d : UInt<32>, dec_i0_rs2_bypass_data_d : UInt<32>, lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, dec_div_cancel : UInt<1>, dec_lsu_offset_d : UInt<12>, dec_csr_ren_d : UInt<1>, dec_tlu_flush_lower_r : UInt<1>, dec_tlu_flush_path_r : UInt<31>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_fence_i_r : UInt<1>, pred_correct_npc_x : UInt<31>, dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, i0_predict_fghr_d : UInt<8>, i0_predict_index_d : UInt<8>, i0_predict_btag_d : UInt<5>, dec_lsu_valid_raw_d : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_data_en : UInt<2>, dec_ctl_en : UInt<2>, flip ifu_i0_cinst : UInt<16>, rv_trace_pkt : {rv_i_valid_ip : UInt<2>, rv_i_insn_ip : UInt<32>, rv_i_address_ip : UInt<32>, rv_i_exception_ip : UInt<2>, rv_i_ecause_ip : UInt<5>, rv_i_interrupt_ip : UInt<2>, rv_i_tval_ip : UInt<32>}, dec_tlu_external_ldfwd_disable : UInt<1>, dec_tlu_sideeffect_posted_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_wb_coalescing_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, dec_tlu_i0_commit_cmt : UInt<1>, flip scan_mode : UInt<1>} + output io : {flip free_clk : Clock, flip active_clk : Clock, flip lsu_fastint_stall_any : UInt<1>, dec_pause_state_cg : UInt<1>, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, flip lsu_dec : {tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}}, flip lsu_pmu_misaligned_m : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip lsu_trigger_match_m : UInt<4>, flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_addr : UInt<32>, flip dbg_cmd_wrdata : UInt<2>, flip lsu_idle_any : UInt<1>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip exu_div_result : UInt<32>, flip exu_div_wren : UInt<1>, flip lsu_result_m : UInt<32>, flip lsu_result_corr_r : UInt<32>, flip lsu_load_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip iccm_dma_sb_error : UInt<1>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_dbg_rddata : UInt<32>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip exu_i0_br_way_r : UInt<1>, lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, dec_lsu_offset_d : UInt<12>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_lsu_valid_raw_d : UInt<1>, rv_trace_pkt : {rv_i_valid_ip : UInt<2>, rv_i_insn_ip : UInt<32>, rv_i_address_ip : UInt<32>, rv_i_exception_ip : UInt<2>, rv_i_ecause_ip : UInt<5>, rv_i_interrupt_ip : UInt<2>, rv_i_tval_ip : UInt<32>}, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, flip scan_mode : UInt<1>, flip ifu_dec : {dec_aln : {aln_dec : {flip dec_i0_decode_d : UInt<1>, ifu_i0_cinst : UInt<16>}, aln_ib : {ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, ifu_i0_valid : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}}, ifu_pmu_instr_aligned : UInt<1>}, dec_mem_ctrl : {flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}, dec_ifc : {flip dec_tlu_flush_noredir_wb : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifu_pmu_fetch_stall : UInt<1>}, dec_bp : {flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>}}, flip dec_exu : {dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_flush_final : UInt<1>, exu_i0_pc_x : UInt<31>}, dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>}, decode_exu : {flip dec_data_en : UInt<2>, flip dec_ctl_en : UInt<2>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip i0_predict_fghr_d : UInt<8>, flip i0_predict_index_d : UInt<8>, flip i0_predict_btag_d : UInt<5>, flip dec_i0_rs1_en_d : UInt<1>, flip dec_i0_rs2_en_d : UInt<1>, flip dec_i0_immed_d : UInt<32>, flip dec_i0_rs1_bypass_data_d : UInt<32>, flip dec_i0_rs2_bypass_data_d : UInt<32>, flip dec_i0_select_pc_d : UInt<1>, flip dec_i0_rs1_bypass_en_d : UInt<2>, flip dec_i0_rs2_bypass_en_d : UInt<2>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip pred_correct_npc_x : UInt<31>, flip dec_extint_stall : UInt<1>, exu_i0_result_x : UInt<32>, exu_csr_rs1_x : UInt<32>}, tlu_exu : {flip dec_tlu_meihap : UInt<30>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_path_r : UInt<31>, exu_i0_br_hist_r : UInt<2>, exu_i0_br_error_r : UInt<1>, exu_i0_br_start_error_r : UInt<1>, exu_i0_br_index_r : UInt<8>, exu_i0_br_valid_r : UInt<1>, exu_i0_br_mp_r : UInt<1>, exu_i0_br_middle_r : UInt<1>, exu_pmu_i0_br_misp : UInt<1>, exu_pmu_i0_br_ataken : UInt<1>, exu_pmu_i0_pc4 : UInt<1>, exu_npc_r : UInt<31>}, ib_exu : {flip dec_i0_pc_d : UInt<31>, flip dec_debug_wdata_rs1_d : UInt<1>}, gpr_exu : {flip gpr_i0_rs1_d : UInt<32>, flip gpr_i0_rs2_d : UInt<32>}}} wire dec_i0_inst_wb1 : UInt<32> dec_i0_inst_wb1 <= UInt<1>("h00") @@ -16947,443 +16958,446 @@ circuit el2_dec : dec_tlu_mtval_wb1 <= UInt<1>("h00") wire dec_tlu_i0_exc_valid_wb1 : UInt<1> dec_tlu_i0_exc_valid_wb1 <= UInt<1>("h00") - inst instbuff of el2_dec_ib_ctl @[el2_dec.scala 285:24] + inst instbuff of el2_dec_ib_ctl @[el2_dec.scala 352:24] instbuff.clock <= clock instbuff.reset <= reset - inst decode of el2_dec_decode_ctl @[el2_dec.scala 286:22] + inst decode of el2_dec_decode_ctl @[el2_dec.scala 353:22] decode.clock <= clock decode.reset <= reset - inst gpr of el2_dec_gpr_ctl @[el2_dec.scala 287:19] + inst gpr of el2_dec_gpr_ctl @[el2_dec.scala 354:19] gpr.clock <= clock gpr.reset <= reset - inst tlu of el2_dec_tlu_ctl @[el2_dec.scala 288:19] + inst tlu of el2_dec_tlu_ctl @[el2_dec.scala 355:19] tlu.clock <= clock tlu.reset <= reset - inst dec_trigger of el2_dec_trigger @[el2_dec.scala 289:27] + inst dec_trigger of el2_dec_trigger @[el2_dec.scala 356:27] dec_trigger.clock <= clock dec_trigger.reset <= reset - io.dec_i0_pc_d <= instbuff.io.dec_i0_pc_d @[el2_dec.scala 291:18] - instbuff.io.dbg_cmd_valid <= io.dbg_cmd_valid @[el2_dec.scala 297:45] - instbuff.io.dbg_cmd_write <= io.dbg_cmd_write @[el2_dec.scala 298:45] - instbuff.io.dbg_cmd_type <= io.dbg_cmd_type @[el2_dec.scala 299:45] - instbuff.io.dbg_cmd_addr <= io.dbg_cmd_addr @[el2_dec.scala 300:45] - instbuff.io.i0_brp.bits.ret <= io.i0_brp.bits.ret @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.way <= io.i0_brp.bits.way @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.prett <= io.i0_brp.bits.prett @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.bank <= io.i0_brp.bits.bank @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.br_start_error <= io.i0_brp.bits.br_start_error @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.br_error <= io.i0_brp.bits.br_error @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.hist <= io.i0_brp.bits.hist @[el2_dec.scala 301:55] - instbuff.io.i0_brp.bits.toffset <= io.i0_brp.bits.toffset @[el2_dec.scala 301:55] - instbuff.io.i0_brp.valid <= io.i0_brp.valid @[el2_dec.scala 301:55] - instbuff.io.ifu_i0_bp_index <= io.ifu_i0_bp_index @[el2_dec.scala 302:35] - instbuff.io.ifu_i0_bp_fghr <= io.ifu_i0_bp_fghr @[el2_dec.scala 303:35] - instbuff.io.ifu_i0_bp_btag <= io.ifu_i0_bp_btag @[el2_dec.scala 304:35] - instbuff.io.ifu_i0_pc4 <= io.ifu_i0_pc4 @[el2_dec.scala 305:35] - instbuff.io.ifu_i0_valid <= io.ifu_i0_valid @[el2_dec.scala 306:35] - instbuff.io.ifu_i0_icaf <= io.ifu_i0_icaf @[el2_dec.scala 307:35] - instbuff.io.ifu_i0_icaf_type <= io.ifu_i0_icaf_type @[el2_dec.scala 308:35] - instbuff.io.ifu_i0_icaf_f1 <= io.ifu_i0_icaf_f1 @[el2_dec.scala 309:35] - instbuff.io.ifu_i0_dbecc <= io.ifu_i0_dbecc @[el2_dec.scala 310:35] - instbuff.io.ifu_i0_instr <= io.ifu_i0_instr @[el2_dec.scala 311:35] - instbuff.io.ifu_i0_pc <= io.ifu_i0_pc @[el2_dec.scala 312:35] - io.dec_debug_wdata_rs1_d <= instbuff.io.dec_debug_wdata_rs1_d @[el2_dec.scala 314:38] - dec_trigger.io.dec_i0_pc_d <= instbuff.io.dec_i0_pc_d @[el2_dec.scala 320:30] - dec_trigger.io.trigger_pkt_any[0].tdata2 <= tlu.io.trigger_pkt_any[0].tdata2 @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].m <= tlu.io.trigger_pkt_any[0].m @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].execute <= tlu.io.trigger_pkt_any[0].execute @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].load <= tlu.io.trigger_pkt_any[0].load @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].store <= tlu.io.trigger_pkt_any[0].store @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].match_pkt <= tlu.io.trigger_pkt_any[0].match_pkt @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[0].select <= tlu.io.trigger_pkt_any[0].select @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].tdata2 <= tlu.io.trigger_pkt_any[1].tdata2 @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].m <= tlu.io.trigger_pkt_any[1].m @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].execute <= tlu.io.trigger_pkt_any[1].execute @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].load <= tlu.io.trigger_pkt_any[1].load @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].store <= tlu.io.trigger_pkt_any[1].store @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].match_pkt <= tlu.io.trigger_pkt_any[1].match_pkt @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[1].select <= tlu.io.trigger_pkt_any[1].select @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].tdata2 <= tlu.io.trigger_pkt_any[2].tdata2 @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].m <= tlu.io.trigger_pkt_any[2].m @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].execute <= tlu.io.trigger_pkt_any[2].execute @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].load <= tlu.io.trigger_pkt_any[2].load @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].store <= tlu.io.trigger_pkt_any[2].store @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].match_pkt <= tlu.io.trigger_pkt_any[2].match_pkt @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[2].select <= tlu.io.trigger_pkt_any[2].select @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].tdata2 <= tlu.io.trigger_pkt_any[3].tdata2 @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].m <= tlu.io.trigger_pkt_any[3].m @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].execute <= tlu.io.trigger_pkt_any[3].execute @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].load <= tlu.io.trigger_pkt_any[3].load @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].store <= tlu.io.trigger_pkt_any[3].store @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].match_pkt <= tlu.io.trigger_pkt_any[3].match_pkt @[el2_dec.scala 321:34] - dec_trigger.io.trigger_pkt_any[3].select <= tlu.io.trigger_pkt_any[3].select @[el2_dec.scala 321:34] - decode.io.dec_tlu_flush_extint <= tlu.io.dec_tlu_flush_extint @[el2_dec.scala 330:48] - decode.io.dec_tlu_force_halt <= tlu.io.dec_tlu_force_halt @[el2_dec.scala 331:48] - decode.io.ifu_i0_cinst <= io.ifu_i0_cinst @[el2_dec.scala 332:48] - decode.io.lsu_nonblock_load_valid_m <= io.lsu_nonblock_load_valid_m @[el2_dec.scala 333:48] - decode.io.lsu_nonblock_load_tag_m <= io.lsu_nonblock_load_tag_m @[el2_dec.scala 334:48] - decode.io.lsu_nonblock_load_inv_r <= io.lsu_nonblock_load_inv_r @[el2_dec.scala 335:48] - decode.io.lsu_nonblock_load_inv_tag_r <= io.lsu_nonblock_load_inv_tag_r @[el2_dec.scala 336:48] - decode.io.lsu_nonblock_load_data_valid <= io.lsu_nonblock_load_data_valid @[el2_dec.scala 337:48] - decode.io.lsu_nonblock_load_data_error <= io.lsu_nonblock_load_data_error @[el2_dec.scala 338:48] - decode.io.lsu_nonblock_load_data_tag <= io.lsu_nonblock_load_data_tag @[el2_dec.scala 339:48] - decode.io.lsu_nonblock_load_data <= io.lsu_nonblock_load_data @[el2_dec.scala 340:48] - decode.io.dec_i0_trigger_match_d <= dec_trigger.io.dec_i0_trigger_match_d @[el2_dec.scala 341:48] - decode.io.dec_tlu_wr_pause_r <= tlu.io.dec_tlu_wr_pause_r @[el2_dec.scala 342:48] - decode.io.dec_tlu_pipelining_disable <= tlu.io.dec_tlu_pipelining_disable @[el2_dec.scala 343:48] - decode.io.lsu_trigger_match_m <= io.lsu_trigger_match_m @[el2_dec.scala 344:48] - decode.io.lsu_pmu_misaligned_m <= io.lsu_pmu_bus_misaligned @[el2_dec.scala 345:48] - decode.io.dec_tlu_debug_stall <= tlu.io.dec_tlu_debug_stall @[el2_dec.scala 346:48] - decode.io.dec_tlu_flush_leak_one_r <= tlu.io.dec_tlu_flush_leak_one_r @[el2_dec.scala 347:48] - decode.io.dec_debug_fence_d <= instbuff.io.dec_debug_fence_d @[el2_dec.scala 348:48] - decode.io.dbg_cmd_wrdata <= io.dbg_cmd_wrdata @[el2_dec.scala 349:48] - decode.io.dec_i0_icaf_d <= instbuff.io.dec_i0_icaf_d @[el2_dec.scala 350:48] - decode.io.dec_i0_icaf_f1_d <= instbuff.io.dec_i0_icaf_f1_d @[el2_dec.scala 351:48] - decode.io.dec_i0_icaf_type_d <= instbuff.io.dec_i0_icaf_type_d @[el2_dec.scala 352:48] - decode.io.dec_i0_dbecc_d <= instbuff.io.dec_i0_dbecc_d @[el2_dec.scala 353:48] - decode.io.dec_i0_brp.bits.ret <= instbuff.io.dec_i0_brp.bits.ret @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.way <= instbuff.io.dec_i0_brp.bits.way @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.prett <= instbuff.io.dec_i0_brp.bits.prett @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.bank <= instbuff.io.dec_i0_brp.bits.bank @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.br_start_error <= instbuff.io.dec_i0_brp.bits.br_start_error @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.br_error <= instbuff.io.dec_i0_brp.bits.br_error @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.hist <= instbuff.io.dec_i0_brp.bits.hist @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.bits.toffset <= instbuff.io.dec_i0_brp.bits.toffset @[el2_dec.scala 354:48] - decode.io.dec_i0_brp.valid <= instbuff.io.dec_i0_brp.valid @[el2_dec.scala 354:48] - decode.io.dec_i0_bp_index <= instbuff.io.dec_i0_bp_index @[el2_dec.scala 355:48] - decode.io.dec_i0_bp_fghr <= instbuff.io.dec_i0_bp_fghr @[el2_dec.scala 356:48] - decode.io.dec_i0_bp_btag <= instbuff.io.dec_i0_bp_btag @[el2_dec.scala 357:48] - decode.io.dec_i0_pc_d <= instbuff.io.dec_i0_pc_d @[el2_dec.scala 358:48] - decode.io.lsu_idle_any <= io.lsu_idle_any @[el2_dec.scala 359:48] - decode.io.lsu_load_stall_any <= io.lsu_load_stall_any @[el2_dec.scala 360:48] - decode.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec.scala 361:48] - decode.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec.scala 362:48] - decode.io.exu_div_wren <= io.exu_div_wren @[el2_dec.scala 363:48] - decode.io.dec_tlu_i0_kill_writeb_wb <= tlu.io.dec_tlu_i0_kill_writeb_wb @[el2_dec.scala 364:48] - decode.io.dec_tlu_flush_lower_wb <= tlu.io.dec_tlu_flush_lower_wb @[el2_dec.scala 365:48] - decode.io.dec_tlu_i0_kill_writeb_r <= tlu.io.dec_tlu_i0_kill_writeb_r @[el2_dec.scala 366:48] - decode.io.dec_tlu_flush_lower_r <= tlu.io.dec_tlu_flush_lower_r @[el2_dec.scala 367:48] - decode.io.dec_tlu_flush_pause_r <= tlu.io.dec_tlu_flush_pause_r @[el2_dec.scala 368:48] - decode.io.dec_tlu_presync_d <= tlu.io.dec_tlu_presync_d @[el2_dec.scala 369:48] - decode.io.dec_tlu_postsync_d <= tlu.io.dec_tlu_postsync_d @[el2_dec.scala 370:48] - decode.io.dec_i0_pc4_d <= instbuff.io.dec_i0_pc4_d @[el2_dec.scala 371:48] - decode.io.dec_csr_rddata_d <= tlu.io.dec_csr_rddata_d @[el2_dec.scala 372:48] - decode.io.dec_csr_legal_d <= tlu.io.dec_csr_legal_d @[el2_dec.scala 373:48] - decode.io.exu_csr_rs1_x <= io.exu_csr_rs1_x @[el2_dec.scala 374:48] - decode.io.lsu_result_m <= io.lsu_result_m @[el2_dec.scala 375:48] - decode.io.lsu_result_corr_r <= io.lsu_result_corr_r @[el2_dec.scala 376:48] - decode.io.exu_flush_final <= io.exu_flush_final @[el2_dec.scala 377:48] - decode.io.exu_i0_pc_x <= io.exu_i0_pc_x @[el2_dec.scala 378:48] - decode.io.dec_i0_instr_d <= instbuff.io.dec_i0_instr_d @[el2_dec.scala 379:48] - decode.io.dec_ib0_valid_d <= instbuff.io.dec_ib0_valid_d @[el2_dec.scala 380:48] - decode.io.exu_i0_result_x <= io.exu_i0_result_x @[el2_dec.scala 381:48] - decode.io.free_clk <= io.free_clk @[el2_dec.scala 383:48] - decode.io.active_clk <= io.active_clk @[el2_dec.scala 384:48] - decode.io.clk_override <= tlu.io.dec_tlu_dec_clk_override @[el2_dec.scala 385:48] - decode.io.scan_mode <= io.scan_mode @[el2_dec.scala 387:48] - io.dec_extint_stall <= decode.io.dec_extint_stall @[el2_dec.scala 389:40] - dec_i0_inst_wb1 <= decode.io.dec_i0_inst_wb1 @[el2_dec.scala 390:40] - dec_i0_pc_wb1 <= decode.io.dec_i0_pc_wb1 @[el2_dec.scala 391:40] - io.dec_i0_rs1_en_d <= decode.io.dec_i0_rs1_en_d @[el2_dec.scala 392:40] - io.dec_i0_rs2_en_d <= decode.io.dec_i0_rs2_en_d @[el2_dec.scala 393:40] - io.dec_i0_immed_d <= decode.io.dec_i0_immed_d @[el2_dec.scala 394:40] - io.dec_i0_br_immed_d <= decode.io.dec_i0_br_immed_d @[el2_dec.scala 395:40] - io.i0_ap.csr_imm <= decode.io.i0_ap.csr_imm @[el2_dec.scala 396:40] - io.i0_ap.csr_write <= decode.io.i0_ap.csr_write @[el2_dec.scala 396:40] - io.i0_ap.predict_nt <= decode.io.i0_ap.predict_nt @[el2_dec.scala 396:40] - io.i0_ap.predict_t <= decode.io.i0_ap.predict_t @[el2_dec.scala 396:40] - io.i0_ap.jal <= decode.io.i0_ap.jal @[el2_dec.scala 396:40] - io.i0_ap.unsign <= decode.io.i0_ap.unsign @[el2_dec.scala 396:40] - io.i0_ap.slt <= decode.io.i0_ap.slt @[el2_dec.scala 396:40] - io.i0_ap.sub <= decode.io.i0_ap.sub @[el2_dec.scala 396:40] - io.i0_ap.add <= decode.io.i0_ap.add @[el2_dec.scala 396:40] - io.i0_ap.bge <= decode.io.i0_ap.bge @[el2_dec.scala 396:40] - io.i0_ap.blt <= decode.io.i0_ap.blt @[el2_dec.scala 396:40] - io.i0_ap.bne <= decode.io.i0_ap.bne @[el2_dec.scala 396:40] - io.i0_ap.beq <= decode.io.i0_ap.beq @[el2_dec.scala 396:40] - io.i0_ap.sra <= decode.io.i0_ap.sra @[el2_dec.scala 396:40] - io.i0_ap.srl <= decode.io.i0_ap.srl @[el2_dec.scala 396:40] - io.i0_ap.sll <= decode.io.i0_ap.sll @[el2_dec.scala 396:40] - io.i0_ap.lxor <= decode.io.i0_ap.lxor @[el2_dec.scala 396:40] - io.i0_ap.lor <= decode.io.i0_ap.lor @[el2_dec.scala 396:40] - io.i0_ap.land <= decode.io.i0_ap.land @[el2_dec.scala 396:40] - io.dec_i0_decode_d <= decode.io.dec_i0_decode_d @[el2_dec.scala 397:40] - io.dec_i0_alu_decode_d <= decode.io.dec_i0_alu_decode_d @[el2_dec.scala 398:40] - io.dec_i0_rs1_bypass_data_d <= decode.io.dec_i0_rs1_bypass_data_d @[el2_dec.scala 399:40] - io.dec_i0_rs2_bypass_data_d <= decode.io.dec_i0_rs2_bypass_data_d @[el2_dec.scala 400:40] - io.dec_i0_select_pc_d <= decode.io.dec_i0_select_pc_d @[el2_dec.scala 401:40] - io.dec_i0_rs1_bypass_en_d <= decode.io.dec_i0_rs1_bypass_en_d @[el2_dec.scala 402:40] - io.dec_i0_rs2_bypass_en_d <= decode.io.dec_i0_rs2_bypass_en_d @[el2_dec.scala 403:40] - io.lsu_p.bits.store_data_bypass_m <= decode.io.lsu_p.bits.store_data_bypass_m @[el2_dec.scala 404:40] - io.lsu_p.bits.load_ldst_bypass_d <= decode.io.lsu_p.bits.load_ldst_bypass_d @[el2_dec.scala 404:40] - io.lsu_p.bits.store_data_bypass_d <= decode.io.lsu_p.bits.store_data_bypass_d @[el2_dec.scala 404:40] - io.lsu_p.bits.dma <= decode.io.lsu_p.bits.dma @[el2_dec.scala 404:40] - io.lsu_p.bits.unsign <= decode.io.lsu_p.bits.unsign @[el2_dec.scala 404:40] - io.lsu_p.bits.store <= decode.io.lsu_p.bits.store @[el2_dec.scala 404:40] - io.lsu_p.bits.load <= decode.io.lsu_p.bits.load @[el2_dec.scala 404:40] - io.lsu_p.bits.dword <= decode.io.lsu_p.bits.dword @[el2_dec.scala 404:40] - io.lsu_p.bits.word <= decode.io.lsu_p.bits.word @[el2_dec.scala 404:40] - io.lsu_p.bits.half <= decode.io.lsu_p.bits.half @[el2_dec.scala 404:40] - io.lsu_p.bits.by <= decode.io.lsu_p.bits.by @[el2_dec.scala 404:40] - io.lsu_p.bits.fast_int <= decode.io.lsu_p.bits.fast_int @[el2_dec.scala 404:40] - io.lsu_p.valid <= decode.io.lsu_p.valid @[el2_dec.scala 404:40] - io.mul_p.bits.bfp <= decode.io.mul_p.bits.bfp @[el2_dec.scala 405:40] - io.mul_p.bits.crc32c_w <= decode.io.mul_p.bits.crc32c_w @[el2_dec.scala 405:40] - io.mul_p.bits.crc32c_h <= decode.io.mul_p.bits.crc32c_h @[el2_dec.scala 405:40] - io.mul_p.bits.crc32c_b <= decode.io.mul_p.bits.crc32c_b @[el2_dec.scala 405:40] - io.mul_p.bits.crc32_w <= decode.io.mul_p.bits.crc32_w @[el2_dec.scala 405:40] - io.mul_p.bits.crc32_h <= decode.io.mul_p.bits.crc32_h @[el2_dec.scala 405:40] - io.mul_p.bits.crc32_b <= decode.io.mul_p.bits.crc32_b @[el2_dec.scala 405:40] - io.mul_p.bits.unshfl <= decode.io.mul_p.bits.unshfl @[el2_dec.scala 405:40] - io.mul_p.bits.shfl <= decode.io.mul_p.bits.shfl @[el2_dec.scala 405:40] - io.mul_p.bits.grev <= decode.io.mul_p.bits.grev @[el2_dec.scala 405:40] - io.mul_p.bits.clmulr <= decode.io.mul_p.bits.clmulr @[el2_dec.scala 405:40] - io.mul_p.bits.clmulh <= decode.io.mul_p.bits.clmulh @[el2_dec.scala 405:40] - io.mul_p.bits.clmul <= decode.io.mul_p.bits.clmul @[el2_dec.scala 405:40] - io.mul_p.bits.bdep <= decode.io.mul_p.bits.bdep @[el2_dec.scala 405:40] - io.mul_p.bits.bext <= decode.io.mul_p.bits.bext @[el2_dec.scala 405:40] - io.mul_p.bits.low <= decode.io.mul_p.bits.low @[el2_dec.scala 405:40] - io.mul_p.bits.rs2_sign <= decode.io.mul_p.bits.rs2_sign @[el2_dec.scala 405:40] - io.mul_p.bits.rs1_sign <= decode.io.mul_p.bits.rs1_sign @[el2_dec.scala 405:40] - io.mul_p.valid <= decode.io.mul_p.valid @[el2_dec.scala 405:40] - io.div_p.bits.rem <= decode.io.div_p.bits.rem @[el2_dec.scala 406:40] - io.div_p.bits.unsign <= decode.io.div_p.bits.unsign @[el2_dec.scala 406:40] - io.div_p.valid <= decode.io.div_p.valid @[el2_dec.scala 406:40] - io.dec_div_cancel <= decode.io.dec_div_cancel @[el2_dec.scala 407:40] - io.dec_lsu_valid_raw_d <= decode.io.dec_lsu_valid_raw_d @[el2_dec.scala 408:40] - io.dec_lsu_offset_d <= decode.io.dec_lsu_offset_d @[el2_dec.scala 409:40] - io.dec_csr_ren_d <= decode.io.dec_csr_ren_d @[el2_dec.scala 410:40] - io.pred_correct_npc_x <= decode.io.pred_correct_npc_x @[el2_dec.scala 411:40] - io.dec_i0_predict_p_d.bits.way <= decode.io.dec_i0_predict_p_d.bits.way @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.pja <= decode.io.dec_i0_predict_p_d.bits.pja @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.pret <= decode.io.dec_i0_predict_p_d.bits.pret @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.pcall <= decode.io.dec_i0_predict_p_d.bits.pcall @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.prett <= decode.io.dec_i0_predict_p_d.bits.prett @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.br_start_error <= decode.io.dec_i0_predict_p_d.bits.br_start_error @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.br_error <= decode.io.dec_i0_predict_p_d.bits.br_error @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.toffset <= decode.io.dec_i0_predict_p_d.bits.toffset @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.hist <= decode.io.dec_i0_predict_p_d.bits.hist @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.pc4 <= decode.io.dec_i0_predict_p_d.bits.pc4 @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.boffset <= decode.io.dec_i0_predict_p_d.bits.boffset @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.ataken <= decode.io.dec_i0_predict_p_d.bits.ataken @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.bits.misp <= decode.io.dec_i0_predict_p_d.bits.misp @[el2_dec.scala 412:40] - io.dec_i0_predict_p_d.valid <= decode.io.dec_i0_predict_p_d.valid @[el2_dec.scala 412:40] - io.i0_predict_fghr_d <= decode.io.i0_predict_fghr_d @[el2_dec.scala 413:40] - io.i0_predict_index_d <= decode.io.i0_predict_index_d @[el2_dec.scala 414:40] - io.i0_predict_btag_d <= decode.io.i0_predict_btag_d @[el2_dec.scala 415:40] - io.dec_data_en <= decode.io.dec_data_en @[el2_dec.scala 416:40] - io.dec_ctl_en <= decode.io.dec_ctl_en @[el2_dec.scala 417:40] - io.dec_pause_state_cg <= decode.io.dec_pause_state_cg @[el2_dec.scala 418:40] - gpr.io.raddr0 <= decode.io.dec_i0_rs1_d @[el2_dec.scala 425:23] - gpr.io.raddr1 <= decode.io.dec_i0_rs2_d @[el2_dec.scala 426:23] - gpr.io.wen0 <= decode.io.dec_i0_wen_r @[el2_dec.scala 427:23] - gpr.io.waddr0 <= decode.io.dec_i0_waddr_r @[el2_dec.scala 428:23] - gpr.io.wd0 <= decode.io.dec_i0_wdata_r @[el2_dec.scala 429:23] - gpr.io.wen1 <= decode.io.dec_nonblock_load_wen @[el2_dec.scala 430:23] - gpr.io.waddr1 <= decode.io.dec_nonblock_load_waddr @[el2_dec.scala 431:23] - gpr.io.wd1 <= io.lsu_nonblock_load_data @[el2_dec.scala 432:23] - gpr.io.wen2 <= io.exu_div_wren @[el2_dec.scala 433:23] - gpr.io.waddr2 <= decode.io.div_waddr_wb @[el2_dec.scala 434:23] - gpr.io.wd2 <= io.exu_div_result @[el2_dec.scala 435:23] - gpr.io.scan_mode <= io.scan_mode @[el2_dec.scala 438:23] - io.gpr_i0_rs1_d <= gpr.io.rd0 @[el2_dec.scala 440:19] - io.gpr_i0_rs2_d <= gpr.io.rd1 @[el2_dec.scala 441:19] - tlu.io.active_clk <= io.active_clk @[el2_dec.scala 450:45] - tlu.io.free_clk <= io.free_clk @[el2_dec.scala 451:45] - tlu.io.scan_mode <= io.scan_mode @[el2_dec.scala 453:45] - tlu.io.rst_vec <= io.rst_vec @[el2_dec.scala 454:45] - tlu.io.nmi_int <= io.nmi_int @[el2_dec.scala 455:45] - tlu.io.nmi_vec <= io.nmi_vec @[el2_dec.scala 456:45] - tlu.io.i_cpu_halt_req <= io.i_cpu_halt_req @[el2_dec.scala 457:45] - tlu.io.i_cpu_run_req <= io.i_cpu_run_req @[el2_dec.scala 458:45] - tlu.io.lsu_fastint_stall_any <= io.lsu_fastint_stall_any @[el2_dec.scala 459:45] - tlu.io.ifu_pmu_instr_aligned <= io.ifu_pmu_instr_aligned @[el2_dec.scala 460:45] - tlu.io.ifu_pmu_fetch_stall <= io.ifu_pmu_fetch_stall @[el2_dec.scala 461:45] - tlu.io.ifu_pmu_ic_miss <= io.ifu_pmu_ic_miss @[el2_dec.scala 462:45] - tlu.io.ifu_pmu_ic_hit <= io.ifu_pmu_ic_hit @[el2_dec.scala 463:45] - tlu.io.ifu_pmu_bus_error <= io.ifu_pmu_bus_error @[el2_dec.scala 464:45] - tlu.io.ifu_pmu_bus_busy <= io.ifu_pmu_bus_busy @[el2_dec.scala 465:45] - tlu.io.ifu_pmu_bus_trxn <= io.ifu_pmu_bus_trxn @[el2_dec.scala 466:45] - tlu.io.dec_pmu_instr_decoded <= decode.io.dec_pmu_instr_decoded @[el2_dec.scala 467:45] - tlu.io.dec_pmu_decode_stall <= decode.io.dec_pmu_decode_stall @[el2_dec.scala 468:45] - tlu.io.dec_pmu_presync_stall <= decode.io.dec_pmu_presync_stall @[el2_dec.scala 469:45] - tlu.io.dec_pmu_postsync_stall <= decode.io.dec_pmu_postsync_stall @[el2_dec.scala 470:45] - tlu.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec.scala 471:45] - tlu.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec.scala 472:45] - tlu.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec.scala 473:45] - tlu.io.exu_pmu_i0_br_misp <= io.exu_pmu_i0_br_misp @[el2_dec.scala 474:45] - tlu.io.exu_pmu_i0_br_ataken <= io.exu_pmu_i0_br_ataken @[el2_dec.scala 475:45] - tlu.io.exu_pmu_i0_pc4 <= io.exu_pmu_i0_pc4 @[el2_dec.scala 476:45] - tlu.io.lsu_pmu_bus_trxn <= io.lsu_pmu_bus_trxn @[el2_dec.scala 477:45] - tlu.io.lsu_pmu_bus_misaligned <= io.lsu_pmu_bus_misaligned @[el2_dec.scala 478:45] - tlu.io.lsu_pmu_bus_error <= io.lsu_pmu_bus_error @[el2_dec.scala 479:45] - tlu.io.lsu_pmu_bus_busy <= io.lsu_pmu_bus_busy @[el2_dec.scala 480:45] - tlu.io.lsu_pmu_load_external_m <= io.lsu_pmu_load_external_m @[el2_dec.scala 481:45] - tlu.io.lsu_pmu_store_external_m <= io.lsu_pmu_store_external_m @[el2_dec.scala 482:45] - tlu.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec.scala 483:45] - tlu.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec.scala 484:45] - tlu.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec.scala 485:45] - tlu.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec.scala 486:45] - tlu.io.lsu_fir_addr <= io.lsu_fir_addr @[el2_dec.scala 487:45] - tlu.io.lsu_fir_error <= io.lsu_fir_error @[el2_dec.scala 488:45] - tlu.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec.scala 489:45] - tlu.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec.scala 490:45] - tlu.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec.scala 490:45] - tlu.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec.scala 490:45] - tlu.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec.scala 490:45] - tlu.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec.scala 490:45] - tlu.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec.scala 490:45] - tlu.io.lsu_single_ecc_error_incr <= io.lsu_single_ecc_error_incr @[el2_dec.scala 491:45] - tlu.io.dec_pause_state <= decode.io.dec_pause_state @[el2_dec.scala 492:45] - tlu.io.lsu_imprecise_error_store_any <= io.lsu_imprecise_error_store_any @[el2_dec.scala 493:45] - tlu.io.lsu_imprecise_error_load_any <= io.lsu_imprecise_error_load_any @[el2_dec.scala 494:45] - tlu.io.lsu_imprecise_error_addr_any <= io.lsu_imprecise_error_addr_any @[el2_dec.scala 495:45] - tlu.io.dec_csr_wen_unq_d <= decode.io.dec_csr_wen_unq_d @[el2_dec.scala 496:45] - tlu.io.dec_csr_any_unq_d <= decode.io.dec_csr_any_unq_d @[el2_dec.scala 497:45] - tlu.io.dec_csr_rdaddr_d <= decode.io.dec_csr_rdaddr_d @[el2_dec.scala 498:45] - tlu.io.dec_csr_wen_r <= decode.io.dec_csr_wen_r @[el2_dec.scala 499:45] - tlu.io.dec_csr_wraddr_r <= decode.io.dec_csr_wraddr_r @[el2_dec.scala 500:45] - tlu.io.dec_csr_wrdata_r <= decode.io.dec_csr_wrdata_r @[el2_dec.scala 501:45] - tlu.io.dec_csr_stall_int_ff <= decode.io.dec_csr_stall_int_ff @[el2_dec.scala 502:45] - tlu.io.dec_tlu_i0_valid_r <= decode.io.dec_tlu_i0_valid_r @[el2_dec.scala 503:45] - tlu.io.exu_npc_r <= io.exu_npc_r @[el2_dec.scala 504:45] - tlu.io.dec_tlu_i0_pc_r <= decode.io.dec_tlu_i0_pc_r @[el2_dec.scala 505:45] - tlu.io.dec_tlu_packet_r.pmu_lsu_misaligned <= decode.io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.pmu_divide <= decode.io.dec_tlu_packet_r.pmu_divide @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.pmu_i0_br_unpred <= decode.io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.pmu_i0_itype <= decode.io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.i0trigger <= decode.io.dec_tlu_packet_r.i0trigger @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.fence_i <= decode.io.dec_tlu_packet_r.fence_i @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.icaf_type <= decode.io.dec_tlu_packet_r.icaf_type @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.icaf_f1 <= decode.io.dec_tlu_packet_r.icaf_f1 @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.icaf <= decode.io.dec_tlu_packet_r.icaf @[el2_dec.scala 506:45] - tlu.io.dec_tlu_packet_r.legal <= decode.io.dec_tlu_packet_r.legal @[el2_dec.scala 506:45] - tlu.io.dec_illegal_inst <= decode.io.dec_illegal_inst @[el2_dec.scala 507:45] - tlu.io.dec_i0_decode_d <= decode.io.dec_i0_decode_d @[el2_dec.scala 508:45] - tlu.io.exu_i0_br_hist_r <= io.exu_i0_br_hist_r @[el2_dec.scala 509:45] - tlu.io.exu_i0_br_error_r <= io.exu_i0_br_error_r @[el2_dec.scala 510:45] - tlu.io.exu_i0_br_start_error_r <= io.exu_i0_br_start_error_r @[el2_dec.scala 511:45] - tlu.io.exu_i0_br_valid_r <= io.exu_i0_br_valid_r @[el2_dec.scala 512:45] - tlu.io.exu_i0_br_mp_r <= io.exu_i0_br_mp_r @[el2_dec.scala 513:45] - tlu.io.exu_i0_br_middle_r <= io.exu_i0_br_middle_r @[el2_dec.scala 514:45] - tlu.io.exu_i0_br_way_r <= io.exu_i0_br_way_r @[el2_dec.scala 515:45] - tlu.io.dbg_halt_req <= io.dbg_halt_req @[el2_dec.scala 516:45] - tlu.io.dbg_resume_req <= io.dbg_resume_req @[el2_dec.scala 517:45] - tlu.io.ifu_miss_state_idle <= io.ifu_miss_state_idle @[el2_dec.scala 518:45] - tlu.io.lsu_idle_any <= io.lsu_idle_any @[el2_dec.scala 519:45] - tlu.io.dec_div_active <= decode.io.dec_div_active @[el2_dec.scala 520:45] - tlu.io.ifu_ic_error_start <= io.ifu_ic_error_start @[el2_dec.scala 521:45] - tlu.io.ifu_iccm_rd_ecc_single_err <= io.ifu_iccm_rd_ecc_single_err @[el2_dec.scala 522:45] - tlu.io.ifu_ic_debug_rd_data <= io.ifu_ic_debug_rd_data @[el2_dec.scala 523:45] - tlu.io.ifu_ic_debug_rd_data_valid <= io.ifu_ic_debug_rd_data_valid @[el2_dec.scala 524:45] - tlu.io.pic_claimid <= io.pic_claimid @[el2_dec.scala 525:45] - tlu.io.pic_pl <= io.pic_pl @[el2_dec.scala 526:45] - tlu.io.mhwakeup <= io.mhwakeup @[el2_dec.scala 527:45] - tlu.io.mexintpend <= io.mexintpend @[el2_dec.scala 528:45] - tlu.io.timer_int <= io.timer_int @[el2_dec.scala 529:45] - tlu.io.soft_int <= io.soft_int @[el2_dec.scala 530:45] - tlu.io.core_id <= io.core_id @[el2_dec.scala 531:45] - tlu.io.mpc_debug_halt_req <= io.mpc_debug_halt_req @[el2_dec.scala 532:45] - tlu.io.mpc_debug_run_req <= io.mpc_debug_run_req @[el2_dec.scala 533:45] - tlu.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec.scala 534:45] - io.dec_dbg_cmd_done <= tlu.io.dec_dbg_cmd_done @[el2_dec.scala 536:28] - io.dec_dbg_cmd_fail <= tlu.io.dec_dbg_cmd_fail @[el2_dec.scala 537:28] - io.dec_tlu_dbg_halted <= tlu.io.dec_tlu_dbg_halted @[el2_dec.scala 538:28] - io.dec_tlu_debug_mode <= tlu.io.dec_tlu_debug_mode @[el2_dec.scala 539:28] - io.dec_tlu_resume_ack <= tlu.io.dec_tlu_resume_ack @[el2_dec.scala 540:28] - io.dec_tlu_flush_noredir_r <= tlu.io.dec_tlu_flush_noredir_r @[el2_dec.scala 541:34] - io.dec_tlu_mpc_halted_only <= tlu.io.dec_tlu_mpc_halted_only @[el2_dec.scala 542:34] - io.dec_tlu_flush_leak_one_r <= tlu.io.dec_tlu_flush_leak_one_r @[el2_dec.scala 543:34] - io.dec_tlu_flush_err_r <= tlu.io.dec_tlu_flush_err_r @[el2_dec.scala 544:34] - io.dec_tlu_meihap <= tlu.io.dec_tlu_meihap @[el2_dec.scala 545:29] - io.trigger_pkt_any[0].tdata2 <= tlu.io.trigger_pkt_any[0].tdata2 @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].m <= tlu.io.trigger_pkt_any[0].m @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].execute <= tlu.io.trigger_pkt_any[0].execute @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].load <= tlu.io.trigger_pkt_any[0].load @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].store <= tlu.io.trigger_pkt_any[0].store @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].match_pkt <= tlu.io.trigger_pkt_any[0].match_pkt @[el2_dec.scala 546:29] - io.trigger_pkt_any[0].select <= tlu.io.trigger_pkt_any[0].select @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].tdata2 <= tlu.io.trigger_pkt_any[1].tdata2 @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].m <= tlu.io.trigger_pkt_any[1].m @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].execute <= tlu.io.trigger_pkt_any[1].execute @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].load <= tlu.io.trigger_pkt_any[1].load @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].store <= tlu.io.trigger_pkt_any[1].store @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].match_pkt <= tlu.io.trigger_pkt_any[1].match_pkt @[el2_dec.scala 546:29] - io.trigger_pkt_any[1].select <= tlu.io.trigger_pkt_any[1].select @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].tdata2 <= tlu.io.trigger_pkt_any[2].tdata2 @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].m <= tlu.io.trigger_pkt_any[2].m @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].execute <= tlu.io.trigger_pkt_any[2].execute @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].load <= tlu.io.trigger_pkt_any[2].load @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].store <= tlu.io.trigger_pkt_any[2].store @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].match_pkt <= tlu.io.trigger_pkt_any[2].match_pkt @[el2_dec.scala 546:29] - io.trigger_pkt_any[2].select <= tlu.io.trigger_pkt_any[2].select @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].tdata2 <= tlu.io.trigger_pkt_any[3].tdata2 @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].m <= tlu.io.trigger_pkt_any[3].m @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].execute <= tlu.io.trigger_pkt_any[3].execute @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].load <= tlu.io.trigger_pkt_any[3].load @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].store <= tlu.io.trigger_pkt_any[3].store @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].match_pkt <= tlu.io.trigger_pkt_any[3].match_pkt @[el2_dec.scala 546:29] - io.trigger_pkt_any[3].select <= tlu.io.trigger_pkt_any[3].select @[el2_dec.scala 546:29] - io.dec_tlu_ic_diag_pkt.icache_wr_valid <= tlu.io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec.scala 547:29] - io.dec_tlu_ic_diag_pkt.icache_rd_valid <= tlu.io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec.scala 547:29] - io.dec_tlu_ic_diag_pkt.icache_dicawics <= tlu.io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec.scala 547:29] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= tlu.io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec.scala 547:29] - io.o_cpu_halt_status <= tlu.io.o_cpu_halt_status @[el2_dec.scala 548:29] - io.o_cpu_halt_ack <= tlu.io.o_cpu_halt_ack @[el2_dec.scala 549:29] - io.o_cpu_run_ack <= tlu.io.o_cpu_run_ack @[el2_dec.scala 550:29] - io.o_debug_mode_status <= tlu.io.o_debug_mode_status @[el2_dec.scala 551:29] - io.mpc_debug_halt_ack <= tlu.io.mpc_debug_halt_ack @[el2_dec.scala 552:29] - io.mpc_debug_run_ack <= tlu.io.mpc_debug_run_ack @[el2_dec.scala 553:29] - io.debug_brkpt_status <= tlu.io.debug_brkpt_status @[el2_dec.scala 554:29] - io.dec_tlu_meicurpl <= tlu.io.dec_tlu_meicurpl @[el2_dec.scala 555:29] - io.dec_tlu_meipt <= tlu.io.dec_tlu_meipt @[el2_dec.scala 556:29] - io.dec_tlu_br0_r_pkt.bits.middle <= tlu.io.dec_tlu_br0_r_pkt.bits.middle @[el2_dec.scala 557:42] - io.dec_tlu_br0_r_pkt.bits.way <= tlu.io.dec_tlu_br0_r_pkt.bits.way @[el2_dec.scala 557:42] - io.dec_tlu_br0_r_pkt.bits.br_start_error <= tlu.io.dec_tlu_br0_r_pkt.bits.br_start_error @[el2_dec.scala 557:42] - io.dec_tlu_br0_r_pkt.bits.br_error <= tlu.io.dec_tlu_br0_r_pkt.bits.br_error @[el2_dec.scala 557:42] - io.dec_tlu_br0_r_pkt.bits.hist <= tlu.io.dec_tlu_br0_r_pkt.bits.hist @[el2_dec.scala 557:42] - io.dec_tlu_br0_r_pkt.valid <= tlu.io.dec_tlu_br0_r_pkt.valid @[el2_dec.scala 557:42] - io.dec_tlu_i0_commit_cmt <= tlu.io.dec_tlu_i0_commit_cmt @[el2_dec.scala 558:34] - io.dec_tlu_i0_kill_writeb_r <= tlu.io.dec_tlu_i0_kill_writeb_r @[el2_dec.scala 559:34] - io.dec_tlu_flush_lower_r <= tlu.io.dec_tlu_flush_lower_r @[el2_dec.scala 560:34] - io.dec_tlu_flush_path_r <= tlu.io.dec_tlu_flush_path_r @[el2_dec.scala 561:34] - io.dec_tlu_fence_i_r <= tlu.io.dec_tlu_fence_i_r @[el2_dec.scala 562:34] - io.dec_tlu_mrac_ff <= tlu.io.dec_tlu_mrac_ff @[el2_dec.scala 563:29] - io.dec_tlu_force_halt <= tlu.io.dec_tlu_force_halt @[el2_dec.scala 564:29] - io.dec_tlu_perfcnt0 <= tlu.io.dec_tlu_perfcnt0 @[el2_dec.scala 565:29] - io.dec_tlu_perfcnt1 <= tlu.io.dec_tlu_perfcnt1 @[el2_dec.scala 566:29] - io.dec_tlu_perfcnt2 <= tlu.io.dec_tlu_perfcnt2 @[el2_dec.scala 567:29] - io.dec_tlu_perfcnt3 <= tlu.io.dec_tlu_perfcnt3 @[el2_dec.scala 568:29] - dec_tlu_i0_exc_valid_wb1 <= tlu.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec.scala 569:32] - dec_tlu_i0_valid_wb1 <= tlu.io.dec_tlu_i0_valid_wb1 @[el2_dec.scala 570:32] - dec_tlu_int_valid_wb1 <= tlu.io.dec_tlu_int_valid_wb1 @[el2_dec.scala 571:32] - dec_tlu_exc_cause_wb1 <= tlu.io.dec_tlu_exc_cause_wb1 @[el2_dec.scala 572:32] - dec_tlu_mtval_wb1 <= tlu.io.dec_tlu_mtval_wb1 @[el2_dec.scala 573:32] - io.dec_tlu_external_ldfwd_disable <= tlu.io.dec_tlu_external_ldfwd_disable @[el2_dec.scala 574:43] - io.dec_tlu_sideeffect_posted_disable <= tlu.io.dec_tlu_sideeffect_posted_disable @[el2_dec.scala 575:43] - io.dec_tlu_core_ecc_disable <= tlu.io.dec_tlu_core_ecc_disable @[el2_dec.scala 576:43] - io.dec_tlu_bpred_disable <= tlu.io.dec_tlu_bpred_disable @[el2_dec.scala 577:43] - io.dec_tlu_wb_coalescing_disable <= tlu.io.dec_tlu_wb_coalescing_disable @[el2_dec.scala 578:43] - io.dec_tlu_dma_qos_prty <= tlu.io.dec_tlu_dma_qos_prty @[el2_dec.scala 579:35] - io.dec_tlu_misc_clk_override <= tlu.io.dec_tlu_misc_clk_override @[el2_dec.scala 580:35] - io.dec_tlu_ifu_clk_override <= tlu.io.dec_tlu_ifu_clk_override @[el2_dec.scala 581:36] - io.dec_tlu_lsu_clk_override <= tlu.io.dec_tlu_lsu_clk_override @[el2_dec.scala 582:36] - io.dec_tlu_bus_clk_override <= tlu.io.dec_tlu_bus_clk_override @[el2_dec.scala 583:36] - io.dec_tlu_pic_clk_override <= tlu.io.dec_tlu_pic_clk_override @[el2_dec.scala 584:36] - io.dec_tlu_dccm_clk_override <= tlu.io.dec_tlu_dccm_clk_override @[el2_dec.scala 585:36] - io.dec_tlu_icm_clk_override <= tlu.io.dec_tlu_icm_clk_override @[el2_dec.scala 586:36] - io.rv_trace_pkt.rv_i_insn_ip <= decode.io.dec_i0_inst_wb1 @[el2_dec.scala 590:32] + instbuff.io.ifu_ib.i0_brp.bits.ret <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.ret @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.way <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.way @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.prett <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.prett @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.bank <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.bank @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.br_start_error <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.br_start_error @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.br_error <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.br_error @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.hist <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.hist @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.bits.toffset <= io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.toffset @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.i0_brp.valid <= io.ifu_dec.dec_aln.aln_ib.i0_brp.valid @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_pc4 <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_pc4 @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_pc <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_pc @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_instr <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_instr @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_valid <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_valid @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_bp_btag <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_btag @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_bp_fghr <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_fghr @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_bp_index <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_index @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_dbecc <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_dbecc @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_icaf_f1 <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf_f1 @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_icaf_type <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf_type @[el2_dec.scala 364:22] + instbuff.io.ifu_ib.ifu_i0_icaf <= io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf @[el2_dec.scala 364:22] + io.dec_exu.ib_exu.dec_debug_wdata_rs1_d <= instbuff.io.ib_exu.dec_debug_wdata_rs1_d @[el2_dec.scala 365:22] + io.dec_exu.ib_exu.dec_i0_pc_d <= instbuff.io.ib_exu.dec_i0_pc_d @[el2_dec.scala 365:22] + instbuff.io.dbg_cmd_valid <= io.dbg_cmd_valid @[el2_dec.scala 366:45] + instbuff.io.dbg_cmd_write <= io.dbg_cmd_write @[el2_dec.scala 367:45] + instbuff.io.dbg_cmd_type <= io.dbg_cmd_type @[el2_dec.scala 368:45] + instbuff.io.dbg_cmd_addr <= io.dbg_cmd_addr @[el2_dec.scala 369:45] + dec_trigger.io.dec_i0_pc_d <= instbuff.io.ib_exu.dec_i0_pc_d @[el2_dec.scala 389:30] + dec_trigger.io.trigger_pkt_any[0].tdata2 <= tlu.io.trigger_pkt_any[0].tdata2 @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].m <= tlu.io.trigger_pkt_any[0].m @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].execute <= tlu.io.trigger_pkt_any[0].execute @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].load <= tlu.io.trigger_pkt_any[0].load @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].store <= tlu.io.trigger_pkt_any[0].store @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].match_pkt <= tlu.io.trigger_pkt_any[0].match_pkt @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[0].select <= tlu.io.trigger_pkt_any[0].select @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].tdata2 <= tlu.io.trigger_pkt_any[1].tdata2 @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].m <= tlu.io.trigger_pkt_any[1].m @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].execute <= tlu.io.trigger_pkt_any[1].execute @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].load <= tlu.io.trigger_pkt_any[1].load @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].store <= tlu.io.trigger_pkt_any[1].store @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].match_pkt <= tlu.io.trigger_pkt_any[1].match_pkt @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[1].select <= tlu.io.trigger_pkt_any[1].select @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].tdata2 <= tlu.io.trigger_pkt_any[2].tdata2 @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].m <= tlu.io.trigger_pkt_any[2].m @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].execute <= tlu.io.trigger_pkt_any[2].execute @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].load <= tlu.io.trigger_pkt_any[2].load @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].store <= tlu.io.trigger_pkt_any[2].store @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].match_pkt <= tlu.io.trigger_pkt_any[2].match_pkt @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[2].select <= tlu.io.trigger_pkt_any[2].select @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].tdata2 <= tlu.io.trigger_pkt_any[3].tdata2 @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].m <= tlu.io.trigger_pkt_any[3].m @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].execute <= tlu.io.trigger_pkt_any[3].execute @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].load <= tlu.io.trigger_pkt_any[3].load @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].store <= tlu.io.trigger_pkt_any[3].store @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].match_pkt <= tlu.io.trigger_pkt_any[3].match_pkt @[el2_dec.scala 390:34] + dec_trigger.io.trigger_pkt_any[3].select <= tlu.io.trigger_pkt_any[3].select @[el2_dec.scala 390:34] + decode.io.dec_aln.ifu_i0_cinst <= io.ifu_dec.dec_aln.aln_dec.ifu_i0_cinst @[el2_dec.scala 399:21] + io.ifu_dec.dec_aln.aln_dec.dec_i0_decode_d <= decode.io.dec_aln.dec_i0_decode_d @[el2_dec.scala 399:21] + decode.io.decode_exu.exu_csr_rs1_x <= io.dec_exu.decode_exu.exu_csr_rs1_x @[el2_dec.scala 400:23] + decode.io.decode_exu.exu_i0_result_x <= io.dec_exu.decode_exu.exu_i0_result_x @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_extint_stall <= decode.io.decode_exu.dec_extint_stall @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.pred_correct_npc_x <= decode.io.decode_exu.pred_correct_npc_x @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.bfp <= decode.io.decode_exu.mul_p.bits.bfp @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32c_w <= decode.io.decode_exu.mul_p.bits.crc32c_w @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32c_h <= decode.io.decode_exu.mul_p.bits.crc32c_h @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32c_b <= decode.io.decode_exu.mul_p.bits.crc32c_b @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32_w <= decode.io.decode_exu.mul_p.bits.crc32_w @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32_h <= decode.io.decode_exu.mul_p.bits.crc32_h @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.crc32_b <= decode.io.decode_exu.mul_p.bits.crc32_b @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.unshfl <= decode.io.decode_exu.mul_p.bits.unshfl @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.shfl <= decode.io.decode_exu.mul_p.bits.shfl @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.grev <= decode.io.decode_exu.mul_p.bits.grev @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.clmulr <= decode.io.decode_exu.mul_p.bits.clmulr @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.clmulh <= decode.io.decode_exu.mul_p.bits.clmulh @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.clmul <= decode.io.decode_exu.mul_p.bits.clmul @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.bdep <= decode.io.decode_exu.mul_p.bits.bdep @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.bext <= decode.io.decode_exu.mul_p.bits.bext @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.low <= decode.io.decode_exu.mul_p.bits.low @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.rs2_sign <= decode.io.decode_exu.mul_p.bits.rs2_sign @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.bits.rs1_sign <= decode.io.decode_exu.mul_p.bits.rs1_sign @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.mul_p.valid <= decode.io.decode_exu.mul_p.valid @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d <= decode.io.decode_exu.dec_i0_rs2_bypass_en_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d <= decode.io.decode_exu.dec_i0_rs1_bypass_en_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_select_pc_d <= decode.io.decode_exu.dec_i0_select_pc_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs2_bypass_data_d <= decode.io.decode_exu.dec_i0_rs2_bypass_data_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs1_bypass_data_d <= decode.io.decode_exu.dec_i0_rs1_bypass_data_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_immed_d <= decode.io.decode_exu.dec_i0_immed_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs2_en_d <= decode.io.decode_exu.dec_i0_rs2_en_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_rs1_en_d <= decode.io.decode_exu.dec_i0_rs1_en_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_predict_btag_d <= decode.io.decode_exu.i0_predict_btag_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_predict_index_d <= decode.io.decode_exu.i0_predict_index_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_predict_fghr_d <= decode.io.decode_exu.i0_predict_fghr_d @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.way <= decode.io.decode_exu.dec_i0_predict_p_d.bits.way @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pja <= decode.io.decode_exu.dec_i0_predict_p_d.bits.pja @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pret <= decode.io.decode_exu.dec_i0_predict_p_d.bits.pret @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pcall <= decode.io.decode_exu.dec_i0_predict_p_d.bits.pcall @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.prett <= decode.io.decode_exu.dec_i0_predict_p_d.bits.prett @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_start_error <= decode.io.decode_exu.dec_i0_predict_p_d.bits.br_start_error @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_error <= decode.io.decode_exu.dec_i0_predict_p_d.bits.br_error @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.toffset <= decode.io.decode_exu.dec_i0_predict_p_d.bits.toffset @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.hist <= decode.io.decode_exu.dec_i0_predict_p_d.bits.hist @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pc4 <= decode.io.decode_exu.dec_i0_predict_p_d.bits.pc4 @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.boffset <= decode.io.decode_exu.dec_i0_predict_p_d.bits.boffset @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.ataken <= decode.io.decode_exu.dec_i0_predict_p_d.bits.ataken @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.misp <= decode.io.decode_exu.dec_i0_predict_p_d.bits.misp @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_i0_predict_p_d.valid <= decode.io.decode_exu.dec_i0_predict_p_d.valid @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.csr_imm <= decode.io.decode_exu.i0_ap.csr_imm @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.csr_write <= decode.io.decode_exu.i0_ap.csr_write @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.predict_nt <= decode.io.decode_exu.i0_ap.predict_nt @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.predict_t <= decode.io.decode_exu.i0_ap.predict_t @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.jal <= decode.io.decode_exu.i0_ap.jal @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.unsign <= decode.io.decode_exu.i0_ap.unsign @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.slt <= decode.io.decode_exu.i0_ap.slt @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.sub <= decode.io.decode_exu.i0_ap.sub @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.add <= decode.io.decode_exu.i0_ap.add @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.bge <= decode.io.decode_exu.i0_ap.bge @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.blt <= decode.io.decode_exu.i0_ap.blt @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.bne <= decode.io.decode_exu.i0_ap.bne @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.beq <= decode.io.decode_exu.i0_ap.beq @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.sra <= decode.io.decode_exu.i0_ap.sra @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.srl <= decode.io.decode_exu.i0_ap.srl @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.sll <= decode.io.decode_exu.i0_ap.sll @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.lxor <= decode.io.decode_exu.i0_ap.lxor @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.lor <= decode.io.decode_exu.i0_ap.lor @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.i0_ap.land <= decode.io.decode_exu.i0_ap.land @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_ctl_en <= decode.io.decode_exu.dec_ctl_en @[el2_dec.scala 400:23] + io.dec_exu.decode_exu.dec_data_en <= decode.io.decode_exu.dec_data_en @[el2_dec.scala 400:23] + decode.io.dec_alu.exu_i0_pc_x <= io.dec_exu.dec_alu.exu_i0_pc_x @[el2_dec.scala 401:20] + decode.io.dec_alu.exu_flush_final <= io.dec_exu.dec_alu.exu_flush_final @[el2_dec.scala 401:20] + io.dec_exu.dec_alu.dec_i0_br_immed_d <= decode.io.dec_alu.dec_i0_br_immed_d @[el2_dec.scala 401:20] + io.dec_exu.dec_alu.dec_csr_ren_d <= decode.io.dec_alu.dec_csr_ren_d @[el2_dec.scala 401:20] + io.dec_exu.dec_alu.dec_i0_alu_decode_d <= decode.io.dec_alu.dec_i0_alu_decode_d @[el2_dec.scala 401:20] + io.dec_exu.dec_div.dec_div_cancel <= decode.io.dec_div.dec_div_cancel @[el2_dec.scala 402:20] + io.dec_exu.dec_div.div_p.bits.rem <= decode.io.dec_div.div_p.bits.rem @[el2_dec.scala 402:20] + io.dec_exu.dec_div.div_p.bits.unsign <= decode.io.dec_div.div_p.bits.unsign @[el2_dec.scala 402:20] + io.dec_exu.dec_div.div_p.valid <= decode.io.dec_div.div_p.valid @[el2_dec.scala 402:20] + decode.io.dec_tlu_flush_extint <= tlu.io.dec_tlu_flush_extint @[el2_dec.scala 403:48] + decode.io.dec_tlu_force_halt <= tlu.io.tlu_mem.dec_tlu_force_halt @[el2_dec.scala 404:48] + decode.io.dctl_busbuff.lsu_nonblock_load_data <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_data_tag <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_data_error <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_data_valid <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_inv_r <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_tag_m <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m @[el2_dec.scala 406:26] + decode.io.dctl_busbuff.lsu_nonblock_load_valid_m <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m @[el2_dec.scala 406:26] + decode.io.dec_i0_trigger_match_d <= dec_trigger.io.dec_i0_trigger_match_d @[el2_dec.scala 415:48] + decode.io.dec_tlu_wr_pause_r <= tlu.io.dec_tlu_wr_pause_r @[el2_dec.scala 416:48] + decode.io.dec_tlu_pipelining_disable <= tlu.io.dec_tlu_pipelining_disable @[el2_dec.scala 417:48] + decode.io.lsu_trigger_match_m <= io.lsu_trigger_match_m @[el2_dec.scala 418:48] + decode.io.lsu_pmu_misaligned_m <= io.lsu_pmu_misaligned_m @[el2_dec.scala 419:48] + decode.io.dec_tlu_debug_stall <= tlu.io.dec_tlu_debug_stall @[el2_dec.scala 420:48] + decode.io.dec_tlu_flush_leak_one_r <= tlu.io.tlu_bp.dec_tlu_flush_leak_one_wb @[el2_dec.scala 421:48] + decode.io.dec_debug_fence_d <= instbuff.io.dec_debug_fence_d @[el2_dec.scala 422:48] + decode.io.dbg_cmd_wrdata <= io.dbg_cmd_wrdata @[el2_dec.scala 423:48] + decode.io.dec_i0_icaf_d <= instbuff.io.dec_i0_icaf_d @[el2_dec.scala 424:48] + decode.io.dec_i0_icaf_f1_d <= instbuff.io.dec_i0_icaf_f1_d @[el2_dec.scala 425:48] + decode.io.dec_i0_icaf_type_d <= instbuff.io.dec_i0_icaf_type_d @[el2_dec.scala 426:48] + decode.io.dec_i0_dbecc_d <= instbuff.io.dec_i0_dbecc_d @[el2_dec.scala 427:48] + decode.io.dec_i0_brp.bits.ret <= instbuff.io.dec_i0_brp.bits.ret @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.way <= instbuff.io.dec_i0_brp.bits.way @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.prett <= instbuff.io.dec_i0_brp.bits.prett @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.bank <= instbuff.io.dec_i0_brp.bits.bank @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.br_start_error <= instbuff.io.dec_i0_brp.bits.br_start_error @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.br_error <= instbuff.io.dec_i0_brp.bits.br_error @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.hist <= instbuff.io.dec_i0_brp.bits.hist @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.bits.toffset <= instbuff.io.dec_i0_brp.bits.toffset @[el2_dec.scala 428:48] + decode.io.dec_i0_brp.valid <= instbuff.io.dec_i0_brp.valid @[el2_dec.scala 428:48] + decode.io.dec_i0_bp_index <= instbuff.io.dec_i0_bp_index @[el2_dec.scala 429:48] + decode.io.dec_i0_bp_fghr <= instbuff.io.dec_i0_bp_fghr @[el2_dec.scala 430:48] + decode.io.dec_i0_bp_btag <= instbuff.io.dec_i0_bp_btag @[el2_dec.scala 431:48] + decode.io.dec_i0_pc_d <= instbuff.io.ib_exu.dec_i0_pc_d @[el2_dec.scala 432:48] + decode.io.lsu_idle_any <= io.lsu_idle_any @[el2_dec.scala 433:48] + decode.io.lsu_load_stall_any <= io.lsu_load_stall_any @[el2_dec.scala 434:48] + decode.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec.scala 435:48] + decode.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec.scala 436:48] + decode.io.exu_div_wren <= io.exu_div_wren @[el2_dec.scala 437:48] + decode.io.dec_tlu_i0_kill_writeb_wb <= tlu.io.dec_tlu_i0_kill_writeb_wb @[el2_dec.scala 438:48] + decode.io.dec_tlu_flush_lower_wb <= tlu.io.tlu_bp.dec_tlu_flush_lower_wb @[el2_dec.scala 439:48] + decode.io.dec_tlu_i0_kill_writeb_r <= tlu.io.dec_tlu_i0_kill_writeb_r @[el2_dec.scala 440:48] + decode.io.dec_tlu_flush_lower_r <= tlu.io.tlu_exu.dec_tlu_flush_lower_r @[el2_dec.scala 441:48] + decode.io.dec_tlu_flush_pause_r <= tlu.io.dec_tlu_flush_pause_r @[el2_dec.scala 442:48] + decode.io.dec_tlu_presync_d <= tlu.io.dec_tlu_presync_d @[el2_dec.scala 443:48] + decode.io.dec_tlu_postsync_d <= tlu.io.dec_tlu_postsync_d @[el2_dec.scala 444:48] + decode.io.dec_i0_pc4_d <= instbuff.io.dec_i0_pc4_d @[el2_dec.scala 445:48] + decode.io.dec_csr_rddata_d <= tlu.io.dec_csr_rddata_d @[el2_dec.scala 446:48] + decode.io.dec_csr_legal_d <= tlu.io.dec_csr_legal_d @[el2_dec.scala 447:48] + decode.io.lsu_result_m <= io.lsu_result_m @[el2_dec.scala 449:48] + decode.io.lsu_result_corr_r <= io.lsu_result_corr_r @[el2_dec.scala 450:48] + decode.io.dec_i0_instr_d <= instbuff.io.dec_i0_instr_d @[el2_dec.scala 453:48] + decode.io.dec_ib0_valid_d <= instbuff.io.dec_ib0_valid_d @[el2_dec.scala 454:48] + decode.io.free_clk <= io.free_clk @[el2_dec.scala 457:48] + decode.io.active_clk <= io.active_clk @[el2_dec.scala 458:48] + decode.io.clk_override <= tlu.io.dec_tlu_dec_clk_override @[el2_dec.scala 459:48] + decode.io.scan_mode <= io.scan_mode @[el2_dec.scala 461:48] + dec_i0_inst_wb1 <= decode.io.dec_i0_inst_wb1 @[el2_dec.scala 467:40] + dec_i0_pc_wb1 <= decode.io.dec_i0_pc_wb1 @[el2_dec.scala 468:40] + io.lsu_p.bits.store_data_bypass_m <= decode.io.lsu_p.bits.store_data_bypass_m @[el2_dec.scala 481:40] + io.lsu_p.bits.load_ldst_bypass_d <= decode.io.lsu_p.bits.load_ldst_bypass_d @[el2_dec.scala 481:40] + io.lsu_p.bits.store_data_bypass_d <= decode.io.lsu_p.bits.store_data_bypass_d @[el2_dec.scala 481:40] + io.lsu_p.bits.dma <= decode.io.lsu_p.bits.dma @[el2_dec.scala 481:40] + io.lsu_p.bits.unsign <= decode.io.lsu_p.bits.unsign @[el2_dec.scala 481:40] + io.lsu_p.bits.store <= decode.io.lsu_p.bits.store @[el2_dec.scala 481:40] + io.lsu_p.bits.load <= decode.io.lsu_p.bits.load @[el2_dec.scala 481:40] + io.lsu_p.bits.dword <= decode.io.lsu_p.bits.dword @[el2_dec.scala 481:40] + io.lsu_p.bits.word <= decode.io.lsu_p.bits.word @[el2_dec.scala 481:40] + io.lsu_p.bits.half <= decode.io.lsu_p.bits.half @[el2_dec.scala 481:40] + io.lsu_p.bits.by <= decode.io.lsu_p.bits.by @[el2_dec.scala 481:40] + io.lsu_p.bits.fast_int <= decode.io.lsu_p.bits.fast_int @[el2_dec.scala 481:40] + io.lsu_p.valid <= decode.io.lsu_p.valid @[el2_dec.scala 481:40] + io.dec_lsu_valid_raw_d <= decode.io.dec_lsu_valid_raw_d @[el2_dec.scala 485:40] + io.dec_lsu_offset_d <= decode.io.dec_lsu_offset_d @[el2_dec.scala 486:40] + io.dec_pause_state_cg <= decode.io.dec_pause_state_cg @[el2_dec.scala 495:40] + gpr.io.raddr0 <= decode.io.dec_i0_rs1_d @[el2_dec.scala 502:23] + gpr.io.raddr1 <= decode.io.dec_i0_rs2_d @[el2_dec.scala 503:23] + gpr.io.wen0 <= decode.io.dec_i0_wen_r @[el2_dec.scala 504:23] + gpr.io.waddr0 <= decode.io.dec_i0_waddr_r @[el2_dec.scala 505:23] + gpr.io.wd0 <= decode.io.dec_i0_wdata_r @[el2_dec.scala 506:23] + gpr.io.wen1 <= decode.io.dec_nonblock_load_wen @[el2_dec.scala 507:23] + gpr.io.waddr1 <= decode.io.dec_nonblock_load_waddr @[el2_dec.scala 508:23] + gpr.io.wd1 <= io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data @[el2_dec.scala 509:23] + gpr.io.wen2 <= io.exu_div_wren @[el2_dec.scala 510:23] + gpr.io.waddr2 <= decode.io.div_waddr_wb @[el2_dec.scala 511:23] + gpr.io.wd2 <= io.exu_div_result @[el2_dec.scala 512:23] + gpr.io.scan_mode <= io.scan_mode @[el2_dec.scala 515:23] + io.dec_exu.gpr_exu.gpr_i0_rs2_d <= gpr.io.gpr_exu.gpr_i0_rs2_d @[el2_dec.scala 517:22] + io.dec_exu.gpr_exu.gpr_i0_rs1_d <= gpr.io.gpr_exu.gpr_i0_rs1_d @[el2_dec.scala 517:22] + tlu.io.tlu_mem.ifu_miss_state_idle <= io.ifu_dec.dec_mem_ctrl.ifu_miss_state_idle @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_ic_debug_rd_data_valid <= io.ifu_dec.dec_mem_ctrl.ifu_ic_debug_rd_data_valid @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_ic_debug_rd_data <= io.ifu_dec.dec_mem_ctrl.ifu_ic_debug_rd_data @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_iccm_rd_ecc_single_err <= io.ifu_dec.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_ic_error_start <= io.ifu_dec.dec_mem_ctrl.ifu_ic_error_start @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_pmu_bus_trxn <= io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_trxn @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_pmu_bus_busy <= io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_busy @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_pmu_bus_error <= io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_error @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_pmu_ic_hit <= io.ifu_dec.dec_mem_ctrl.ifu_pmu_ic_hit @[el2_dec.scala 525:18] + tlu.io.tlu_mem.ifu_pmu_ic_miss <= io.ifu_dec.dec_mem_ctrl.ifu_pmu_ic_miss @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_core_ecc_disable <= tlu.io.tlu_mem.dec_tlu_core_ecc_disable @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid <= tlu.io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid <= tlu.io.tlu_mem.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics <= tlu.io.tlu_mem.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata <= tlu.io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_fence_i_wb <= tlu.io.tlu_mem.dec_tlu_fence_i_wb @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_force_halt <= tlu.io.tlu_mem.dec_tlu_force_halt @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_i0_commit_cmt <= tlu.io.tlu_mem.dec_tlu_i0_commit_cmt @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_flush_err_wb <= tlu.io.tlu_mem.dec_tlu_flush_err_wb @[el2_dec.scala 525:18] + io.ifu_dec.dec_mem_ctrl.dec_tlu_flush_lower_wb <= tlu.io.tlu_mem.dec_tlu_flush_lower_wb @[el2_dec.scala 525:18] + tlu.io.tlu_ifc.ifu_pmu_fetch_stall <= io.ifu_dec.dec_ifc.ifu_pmu_fetch_stall @[el2_dec.scala 526:18] + io.ifu_dec.dec_ifc.dec_tlu_mrac_ff <= tlu.io.tlu_ifc.dec_tlu_mrac_ff @[el2_dec.scala 526:18] + io.ifu_dec.dec_ifc.dec_tlu_flush_noredir_wb <= tlu.io.tlu_ifc.dec_tlu_flush_noredir_wb @[el2_dec.scala 526:18] + io.ifu_dec.dec_bp.dec_tlu_bpred_disable <= tlu.io.tlu_bp.dec_tlu_bpred_disable @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_flush_leak_one_wb <= tlu.io.tlu_bp.dec_tlu_flush_leak_one_wb @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_flush_lower_wb <= tlu.io.tlu_bp.dec_tlu_flush_lower_wb @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.middle <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.bits.middle @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.way <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.bits.way @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.br_start_error <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_start_error @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.br_error <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_error @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.hist <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.bits.hist @[el2_dec.scala 527:17] + io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.valid <= tlu.io.tlu_bp.dec_tlu_br0_r_pkt.valid @[el2_dec.scala 527:17] + tlu.io.tlu_exu.exu_npc_r <= io.dec_exu.tlu_exu.exu_npc_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_pmu_i0_pc4 <= io.dec_exu.tlu_exu.exu_pmu_i0_pc4 @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_pmu_i0_br_ataken <= io.dec_exu.tlu_exu.exu_pmu_i0_br_ataken @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_pmu_i0_br_misp <= io.dec_exu.tlu_exu.exu_pmu_i0_br_misp @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_middle_r <= io.dec_exu.tlu_exu.exu_i0_br_middle_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_mp_r <= io.dec_exu.tlu_exu.exu_i0_br_mp_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_valid_r <= io.dec_exu.tlu_exu.exu_i0_br_valid_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_index_r <= io.dec_exu.tlu_exu.exu_i0_br_index_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_start_error_r <= io.dec_exu.tlu_exu.exu_i0_br_start_error_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_error_r <= io.dec_exu.tlu_exu.exu_i0_br_error_r @[el2_dec.scala 528:18] + tlu.io.tlu_exu.exu_i0_br_hist_r <= io.dec_exu.tlu_exu.exu_i0_br_hist_r @[el2_dec.scala 528:18] + io.dec_exu.tlu_exu.dec_tlu_flush_path_r <= tlu.io.tlu_exu.dec_tlu_flush_path_r @[el2_dec.scala 528:18] + io.dec_exu.tlu_exu.dec_tlu_flush_lower_r <= tlu.io.tlu_exu.dec_tlu_flush_lower_r @[el2_dec.scala 528:18] + io.dec_exu.tlu_exu.dec_tlu_meihap <= tlu.io.tlu_exu.dec_tlu_meihap @[el2_dec.scala 528:18] + tlu.io.active_clk <= io.active_clk @[el2_dec.scala 530:45] + tlu.io.free_clk <= io.free_clk @[el2_dec.scala 531:45] + tlu.io.scan_mode <= io.scan_mode @[el2_dec.scala 533:45] + tlu.io.rst_vec <= io.rst_vec @[el2_dec.scala 534:45] + tlu.io.nmi_int <= io.nmi_int @[el2_dec.scala 535:45] + tlu.io.nmi_vec <= io.nmi_vec @[el2_dec.scala 536:45] + tlu.io.i_cpu_halt_req <= io.i_cpu_halt_req @[el2_dec.scala 537:45] + tlu.io.i_cpu_run_req <= io.i_cpu_run_req @[el2_dec.scala 538:45] + tlu.io.lsu_fastint_stall_any <= io.lsu_fastint_stall_any @[el2_dec.scala 539:45] + tlu.io.ifu_pmu_instr_aligned <= io.ifu_dec.dec_aln.ifu_pmu_instr_aligned @[el2_dec.scala 540:45] + tlu.io.dec_pmu_instr_decoded <= decode.io.dec_pmu_instr_decoded @[el2_dec.scala 547:45] + tlu.io.dec_pmu_decode_stall <= decode.io.dec_pmu_decode_stall @[el2_dec.scala 548:45] + tlu.io.dec_pmu_presync_stall <= decode.io.dec_pmu_presync_stall @[el2_dec.scala 549:45] + tlu.io.dec_pmu_postsync_stall <= decode.io.dec_pmu_postsync_stall @[el2_dec.scala 550:45] + tlu.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec.scala 551:45] + tlu.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec.scala 552:45] + tlu.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec.scala 553:45] + tlu.io.tlu_busbuff.lsu_pmu_store_external_m <= io.lsu_dec.tlu_busbuff.lsu_pmu_store_external_m @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_pmu_load_external_m <= io.lsu_dec.tlu_busbuff.lsu_pmu_load_external_m @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_imprecise_error_addr_any <= io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_imprecise_error_store_any <= io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_imprecise_error_load_any <= io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any @[el2_dec.scala 557:26] + io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= tlu.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[el2_dec.scala 557:26] + io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable <= tlu.io.tlu_busbuff.dec_tlu_wb_coalescing_disable @[el2_dec.scala 557:26] + io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable <= tlu.io.tlu_busbuff.dec_tlu_external_ldfwd_disable @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_pmu_bus_busy <= io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_pmu_bus_error <= io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_pmu_bus_misaligned <= io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned @[el2_dec.scala 557:26] + tlu.io.tlu_busbuff.lsu_pmu_bus_trxn <= io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn @[el2_dec.scala 557:26] + tlu.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec.scala 570:45] + tlu.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec.scala 571:45] + tlu.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec.scala 572:45] + tlu.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec.scala 573:45] + tlu.io.lsu_fir_addr <= io.lsu_fir_addr @[el2_dec.scala 574:45] + tlu.io.lsu_fir_error <= io.lsu_fir_error @[el2_dec.scala 575:45] + tlu.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec.scala 576:45] + tlu.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec.scala 577:45] + tlu.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec.scala 577:45] + tlu.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec.scala 577:45] + tlu.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec.scala 577:45] + tlu.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec.scala 577:45] + tlu.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec.scala 577:45] + tlu.io.lsu_single_ecc_error_incr <= io.lsu_single_ecc_error_incr @[el2_dec.scala 578:45] + tlu.io.dec_pause_state <= decode.io.dec_pause_state @[el2_dec.scala 579:45] + tlu.io.dec_csr_wen_unq_d <= decode.io.dec_csr_wen_unq_d @[el2_dec.scala 581:45] + tlu.io.dec_csr_any_unq_d <= decode.io.dec_csr_any_unq_d @[el2_dec.scala 582:45] + tlu.io.dec_csr_rdaddr_d <= decode.io.dec_csr_rdaddr_d @[el2_dec.scala 583:45] + tlu.io.dec_csr_wen_r <= decode.io.dec_csr_wen_r @[el2_dec.scala 584:45] + tlu.io.dec_csr_wraddr_r <= decode.io.dec_csr_wraddr_r @[el2_dec.scala 585:45] + tlu.io.dec_csr_wrdata_r <= decode.io.dec_csr_wrdata_r @[el2_dec.scala 586:45] + tlu.io.dec_csr_stall_int_ff <= decode.io.dec_csr_stall_int_ff @[el2_dec.scala 587:45] + tlu.io.dec_tlu_i0_valid_r <= decode.io.dec_tlu_i0_valid_r @[el2_dec.scala 588:45] + tlu.io.dec_tlu_i0_pc_r <= decode.io.dec_tlu_i0_pc_r @[el2_dec.scala 590:45] + tlu.io.dec_tlu_packet_r.pmu_lsu_misaligned <= decode.io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.pmu_divide <= decode.io.dec_tlu_packet_r.pmu_divide @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.pmu_i0_br_unpred <= decode.io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.pmu_i0_itype <= decode.io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.i0trigger <= decode.io.dec_tlu_packet_r.i0trigger @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.fence_i <= decode.io.dec_tlu_packet_r.fence_i @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.icaf_type <= decode.io.dec_tlu_packet_r.icaf_type @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.icaf_f1 <= decode.io.dec_tlu_packet_r.icaf_f1 @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.icaf <= decode.io.dec_tlu_packet_r.icaf @[el2_dec.scala 591:45] + tlu.io.dec_tlu_packet_r.legal <= decode.io.dec_tlu_packet_r.legal @[el2_dec.scala 591:45] + tlu.io.dec_illegal_inst <= decode.io.dec_illegal_inst @[el2_dec.scala 592:45] + tlu.io.dec_i0_decode_d <= decode.io.dec_aln.dec_i0_decode_d @[el2_dec.scala 593:45] + tlu.io.exu_i0_br_way_r <= io.exu_i0_br_way_r @[el2_dec.scala 600:45] + tlu.io.dbg_halt_req <= io.dbg_halt_req @[el2_dec.scala 601:45] + tlu.io.dbg_resume_req <= io.dbg_resume_req @[el2_dec.scala 602:45] + tlu.io.lsu_idle_any <= io.lsu_idle_any @[el2_dec.scala 604:45] + tlu.io.dec_div_active <= decode.io.dec_div_active @[el2_dec.scala 605:45] + tlu.io.pic_claimid <= io.pic_claimid @[el2_dec.scala 610:45] + tlu.io.pic_pl <= io.pic_pl @[el2_dec.scala 611:45] + tlu.io.mhwakeup <= io.mhwakeup @[el2_dec.scala 612:45] + tlu.io.mexintpend <= io.mexintpend @[el2_dec.scala 613:45] + tlu.io.timer_int <= io.timer_int @[el2_dec.scala 614:45] + tlu.io.soft_int <= io.soft_int @[el2_dec.scala 615:45] + tlu.io.core_id <= io.core_id @[el2_dec.scala 616:45] + tlu.io.mpc_debug_halt_req <= io.mpc_debug_halt_req @[el2_dec.scala 617:45] + tlu.io.mpc_debug_run_req <= io.mpc_debug_run_req @[el2_dec.scala 618:45] + tlu.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec.scala 619:45] + io.dec_dbg_cmd_done <= tlu.io.dec_dbg_cmd_done @[el2_dec.scala 625:28] + io.dec_dbg_cmd_fail <= tlu.io.dec_dbg_cmd_fail @[el2_dec.scala 626:28] + io.dec_tlu_dbg_halted <= tlu.io.dec_tlu_dbg_halted @[el2_dec.scala 627:28] + io.dec_tlu_debug_mode <= tlu.io.dec_tlu_debug_mode @[el2_dec.scala 628:28] + io.dec_tlu_resume_ack <= tlu.io.dec_tlu_resume_ack @[el2_dec.scala 629:28] + io.dec_tlu_mpc_halted_only <= tlu.io.dec_tlu_mpc_halted_only @[el2_dec.scala 631:51] + io.trigger_pkt_any[0].tdata2 <= tlu.io.trigger_pkt_any[0].tdata2 @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].m <= tlu.io.trigger_pkt_any[0].m @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].execute <= tlu.io.trigger_pkt_any[0].execute @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].load <= tlu.io.trigger_pkt_any[0].load @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].store <= tlu.io.trigger_pkt_any[0].store @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].match_pkt <= tlu.io.trigger_pkt_any[0].match_pkt @[el2_dec.scala 635:29] + io.trigger_pkt_any[0].select <= tlu.io.trigger_pkt_any[0].select @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].tdata2 <= tlu.io.trigger_pkt_any[1].tdata2 @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].m <= tlu.io.trigger_pkt_any[1].m @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].execute <= tlu.io.trigger_pkt_any[1].execute @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].load <= tlu.io.trigger_pkt_any[1].load @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].store <= tlu.io.trigger_pkt_any[1].store @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].match_pkt <= tlu.io.trigger_pkt_any[1].match_pkt @[el2_dec.scala 635:29] + io.trigger_pkt_any[1].select <= tlu.io.trigger_pkt_any[1].select @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].tdata2 <= tlu.io.trigger_pkt_any[2].tdata2 @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].m <= tlu.io.trigger_pkt_any[2].m @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].execute <= tlu.io.trigger_pkt_any[2].execute @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].load <= tlu.io.trigger_pkt_any[2].load @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].store <= tlu.io.trigger_pkt_any[2].store @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].match_pkt <= tlu.io.trigger_pkt_any[2].match_pkt @[el2_dec.scala 635:29] + io.trigger_pkt_any[2].select <= tlu.io.trigger_pkt_any[2].select @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].tdata2 <= tlu.io.trigger_pkt_any[3].tdata2 @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].m <= tlu.io.trigger_pkt_any[3].m @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].execute <= tlu.io.trigger_pkt_any[3].execute @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].load <= tlu.io.trigger_pkt_any[3].load @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].store <= tlu.io.trigger_pkt_any[3].store @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].match_pkt <= tlu.io.trigger_pkt_any[3].match_pkt @[el2_dec.scala 635:29] + io.trigger_pkt_any[3].select <= tlu.io.trigger_pkt_any[3].select @[el2_dec.scala 635:29] + io.o_cpu_halt_status <= tlu.io.o_cpu_halt_status @[el2_dec.scala 637:29] + io.o_cpu_halt_ack <= tlu.io.o_cpu_halt_ack @[el2_dec.scala 638:29] + io.o_cpu_run_ack <= tlu.io.o_cpu_run_ack @[el2_dec.scala 639:29] + io.o_debug_mode_status <= tlu.io.o_debug_mode_status @[el2_dec.scala 640:29] + io.mpc_debug_halt_ack <= tlu.io.mpc_debug_halt_ack @[el2_dec.scala 641:29] + io.mpc_debug_run_ack <= tlu.io.mpc_debug_run_ack @[el2_dec.scala 642:29] + io.debug_brkpt_status <= tlu.io.debug_brkpt_status @[el2_dec.scala 643:29] + io.dec_tlu_meicurpl <= tlu.io.dec_tlu_meicurpl @[el2_dec.scala 644:29] + io.dec_tlu_meipt <= tlu.io.dec_tlu_meipt @[el2_dec.scala 645:29] + io.dec_tlu_i0_kill_writeb_r <= tlu.io.dec_tlu_i0_kill_writeb_r @[el2_dec.scala 648:34] + io.dec_tlu_perfcnt0 <= tlu.io.dec_tlu_perfcnt0 @[el2_dec.scala 654:29] + io.dec_tlu_perfcnt1 <= tlu.io.dec_tlu_perfcnt1 @[el2_dec.scala 655:29] + io.dec_tlu_perfcnt2 <= tlu.io.dec_tlu_perfcnt2 @[el2_dec.scala 656:29] + io.dec_tlu_perfcnt3 <= tlu.io.dec_tlu_perfcnt3 @[el2_dec.scala 657:29] + dec_tlu_i0_exc_valid_wb1 <= tlu.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec.scala 658:32] + dec_tlu_i0_valid_wb1 <= tlu.io.dec_tlu_i0_valid_wb1 @[el2_dec.scala 659:32] + dec_tlu_int_valid_wb1 <= tlu.io.dec_tlu_int_valid_wb1 @[el2_dec.scala 660:32] + dec_tlu_exc_cause_wb1 <= tlu.io.dec_tlu_exc_cause_wb1 @[el2_dec.scala 661:32] + dec_tlu_mtval_wb1 <= tlu.io.dec_tlu_mtval_wb1 @[el2_dec.scala 662:32] + io.dec_tlu_dma_qos_prty <= tlu.io.dec_tlu_dma_qos_prty @[el2_dec.scala 663:35] + io.dec_tlu_misc_clk_override <= tlu.io.dec_tlu_misc_clk_override @[el2_dec.scala 664:35] + io.dec_tlu_ifu_clk_override <= tlu.io.dec_tlu_ifu_clk_override @[el2_dec.scala 665:36] + io.dec_tlu_lsu_clk_override <= tlu.io.dec_tlu_lsu_clk_override @[el2_dec.scala 666:36] + io.dec_tlu_bus_clk_override <= tlu.io.dec_tlu_bus_clk_override @[el2_dec.scala 667:36] + io.dec_tlu_pic_clk_override <= tlu.io.dec_tlu_pic_clk_override @[el2_dec.scala 668:36] + io.dec_tlu_dccm_clk_override <= tlu.io.dec_tlu_dccm_clk_override @[el2_dec.scala 669:36] + io.dec_tlu_icm_clk_override <= tlu.io.dec_tlu_icm_clk_override @[el2_dec.scala 670:36] + io.rv_trace_pkt.rv_i_insn_ip <= decode.io.dec_i0_inst_wb1 @[el2_dec.scala 674:32] node _T = cat(decode.io.dec_i0_pc_wb1, UInt<1>("h00")) @[Cat.scala 29:58] - io.rv_trace_pkt.rv_i_address_ip <= _T @[el2_dec.scala 591:35] - node _T_1 = or(tlu.io.dec_tlu_i0_valid_wb1, tlu.io.dec_tlu_i0_exc_valid_wb1) @[el2_dec.scala 592:98] + io.rv_trace_pkt.rv_i_address_ip <= _T @[el2_dec.scala 675:35] + node _T_1 = or(tlu.io.dec_tlu_i0_valid_wb1, tlu.io.dec_tlu_i0_exc_valid_wb1) @[el2_dec.scala 676:98] node _T_2 = cat(tlu.io.dec_tlu_int_valid_wb1, _T_1) @[Cat.scala 29:58] - io.rv_trace_pkt.rv_i_valid_ip <= _T_2 @[el2_dec.scala 592:33] + io.rv_trace_pkt.rv_i_valid_ip <= _T_2 @[el2_dec.scala 676:33] node _T_3 = cat(tlu.io.dec_tlu_int_valid_wb1, tlu.io.dec_tlu_i0_exc_valid_wb1) @[Cat.scala 29:58] - io.rv_trace_pkt.rv_i_exception_ip <= _T_3 @[el2_dec.scala 593:37] - node _T_4 = bits(tlu.io.dec_tlu_exc_cause_wb1, 4, 0) @[el2_dec.scala 594:65] - io.rv_trace_pkt.rv_i_ecause_ip <= _T_4 @[el2_dec.scala 594:34] + io.rv_trace_pkt.rv_i_exception_ip <= _T_3 @[el2_dec.scala 677:37] + node _T_4 = bits(tlu.io.dec_tlu_exc_cause_wb1, 4, 0) @[el2_dec.scala 678:65] + io.rv_trace_pkt.rv_i_ecause_ip <= _T_4 @[el2_dec.scala 678:34] node _T_5 = cat(tlu.io.dec_tlu_int_valid_wb1, UInt<1>("h00")) @[Cat.scala 29:58] - io.rv_trace_pkt.rv_i_interrupt_ip <= _T_5 @[el2_dec.scala 595:37] - io.rv_trace_pkt.rv_i_tval_ip <= tlu.io.dec_tlu_mtval_wb1 @[el2_dec.scala 596:32] - io.dec_dbg_rddata <= decode.io.dec_i0_wdata_r @[el2_dec.scala 600:21] + io.rv_trace_pkt.rv_i_interrupt_ip <= _T_5 @[el2_dec.scala 679:37] + io.rv_trace_pkt.rv_i_tval_ip <= tlu.io.dec_tlu_mtval_wb1 @[el2_dec.scala 680:32] + io.dec_dbg_rddata <= decode.io.dec_i0_wdata_r @[el2_dec.scala 684:21] diff --git a/el2_dec.v b/el2_dec.v index a20a2246..18b33849 100644 --- a/el2_dec.v +++ b/el2_dec.v @@ -3,29 +3,30 @@ module el2_dec_ib_ctl( input io_dbg_cmd_write, input [1:0] io_dbg_cmd_type, input [31:0] io_dbg_cmd_addr, - input io_i0_brp_valid, - input [11:0] io_i0_brp_bits_toffset, - input [1:0] io_i0_brp_bits_hist, - input io_i0_brp_bits_br_error, - input io_i0_brp_bits_br_start_error, - input [30:0] io_i0_brp_bits_prett, - input io_i0_brp_bits_way, - input io_i0_brp_bits_ret, - input [7:0] io_ifu_i0_bp_index, - input [7:0] io_ifu_i0_bp_fghr, - input [4:0] io_ifu_i0_bp_btag, - input io_ifu_i0_pc4, - input io_ifu_i0_valid, - input io_ifu_i0_icaf, - input [1:0] io_ifu_i0_icaf_type, - input io_ifu_i0_icaf_f1, - input io_ifu_i0_dbecc, - input [31:0] io_ifu_i0_instr, - input [30:0] io_ifu_i0_pc, + input io_ifu_ib_ifu_i0_icaf, + input [1:0] io_ifu_ib_ifu_i0_icaf_type, + input io_ifu_ib_ifu_i0_icaf_f1, + input io_ifu_ib_ifu_i0_dbecc, + input [7:0] io_ifu_ib_ifu_i0_bp_index, + input [7:0] io_ifu_ib_ifu_i0_bp_fghr, + input [4:0] io_ifu_ib_ifu_i0_bp_btag, + input io_ifu_ib_ifu_i0_valid, + input [31:0] io_ifu_ib_ifu_i0_instr, + input [30:0] io_ifu_ib_ifu_i0_pc, + input io_ifu_ib_ifu_i0_pc4, + input io_ifu_ib_i0_brp_valid, + input [11:0] io_ifu_ib_i0_brp_bits_toffset, + input [1:0] io_ifu_ib_i0_brp_bits_hist, + input io_ifu_ib_i0_brp_bits_br_error, + input io_ifu_ib_i0_brp_bits_br_start_error, + input [30:0] io_ifu_ib_i0_brp_bits_prett, + input io_ifu_ib_i0_brp_bits_way, + input io_ifu_ib_i0_brp_bits_ret, + output [30:0] io_ib_exu_dec_i0_pc_d, + output io_ib_exu_dec_debug_wdata_rs1_d, output io_dec_ib0_valid_d, output [1:0] io_dec_i0_icaf_type_d, output [31:0] io_dec_i0_instr_d, - output [30:0] io_dec_i0_pc_d, output io_dec_i0_pc4_d, output io_dec_i0_brp_valid, output [11:0] io_dec_i0_brp_bits_toffset, @@ -41,58 +42,54 @@ module el2_dec_ib_ctl( output io_dec_i0_icaf_d, output io_dec_i0_icaf_f1_d, output io_dec_i0_dbecc_d, - output io_dec_debug_wdata_rs1_d, output io_dec_debug_fence_d ); - wire _T = io_dbg_cmd_type != 2'h2; // @[el2_dec_ib_ctl.scala 31:60] - wire debug_valid = io_dbg_cmd_valid & _T; // @[el2_dec_ib_ctl.scala 31:41] - wire _T_1 = ~io_dbg_cmd_write; // @[el2_dec_ib_ctl.scala 32:38] - wire debug_read = debug_valid & _T_1; // @[el2_dec_ib_ctl.scala 32:36] - wire debug_write = debug_valid & io_dbg_cmd_write; // @[el2_dec_ib_ctl.scala 33:36] - wire _T_2 = io_dbg_cmd_type == 2'h0; // @[el2_dec_ib_ctl.scala 35:55] - wire debug_read_gpr = debug_read & _T_2; // @[el2_dec_ib_ctl.scala 35:37] - wire debug_write_gpr = debug_write & _T_2; // @[el2_dec_ib_ctl.scala 36:37] - wire _T_4 = io_dbg_cmd_type == 2'h1; // @[el2_dec_ib_ctl.scala 37:55] - wire debug_read_csr = debug_read & _T_4; // @[el2_dec_ib_ctl.scala 37:37] - wire debug_write_csr = debug_write & _T_4; // @[el2_dec_ib_ctl.scala 38:37] - wire [4:0] dreg = io_dbg_cmd_addr[4:0]; // @[el2_dec_ib_ctl.scala 40:40] - wire [11:0] dcsr = io_dbg_cmd_addr[11:0]; // @[el2_dec_ib_ctl.scala 41:40] + wire _T = io_dbg_cmd_type != 2'h2; // @[el2_dec_ib_ctl.scala 33:60] + wire debug_valid = io_dbg_cmd_valid & _T; // @[el2_dec_ib_ctl.scala 33:41] + wire _T_1 = ~io_dbg_cmd_write; // @[el2_dec_ib_ctl.scala 34:38] + wire debug_read = debug_valid & _T_1; // @[el2_dec_ib_ctl.scala 34:36] + wire debug_write = debug_valid & io_dbg_cmd_write; // @[el2_dec_ib_ctl.scala 35:36] + wire _T_2 = io_dbg_cmd_type == 2'h0; // @[el2_dec_ib_ctl.scala 37:55] + wire debug_read_gpr = debug_read & _T_2; // @[el2_dec_ib_ctl.scala 37:37] + wire debug_write_gpr = debug_write & _T_2; // @[el2_dec_ib_ctl.scala 38:37] + wire _T_4 = io_dbg_cmd_type == 2'h1; // @[el2_dec_ib_ctl.scala 39:55] + wire debug_read_csr = debug_read & _T_4; // @[el2_dec_ib_ctl.scala 39:37] + wire debug_write_csr = debug_write & _T_4; // @[el2_dec_ib_ctl.scala 40:37] + wire [4:0] dreg = io_dbg_cmd_addr[4:0]; // @[el2_dec_ib_ctl.scala 42:40] + wire [11:0] dcsr = io_dbg_cmd_addr[11:0]; // @[el2_dec_ib_ctl.scala 43:40] wire [31:0] _T_9 = {12'h0,dreg,15'h6033}; // @[Cat.scala 29:58] - wire [13:0] _T_12 = {3'h6,dreg,6'h33}; // @[Cat.scala 29:58] - wire [25:0] _T_14 = {dcsr,14'h2073}; // @[Cat.scala 29:58] - wire [24:0] _T_16 = {dcsr,13'h1073}; // @[Cat.scala 29:58] + wire [31:0] _T_12 = {20'h6,dreg,7'h33}; // @[Cat.scala 29:58] + wire [31:0] _T_14 = {dcsr,20'h2073}; // @[Cat.scala 29:58] + wire [31:0] _T_16 = {dcsr,20'h1073}; // @[Cat.scala 29:58] wire [31:0] _T_17 = debug_read_gpr ? _T_9 : 32'h0; // @[Mux.scala 27:72] - wire [13:0] _T_18 = debug_write_gpr ? _T_12 : 14'h0; // @[Mux.scala 27:72] - wire [25:0] _T_19 = debug_read_csr ? _T_14 : 26'h0; // @[Mux.scala 27:72] - wire [24:0] _T_20 = debug_write_csr ? _T_16 : 25'h0; // @[Mux.scala 27:72] - wire [31:0] _GEN_0 = {{18'd0}, _T_18}; // @[Mux.scala 27:72] - wire [31:0] _T_21 = _T_17 | _GEN_0; // @[Mux.scala 27:72] - wire [31:0] _GEN_1 = {{6'd0}, _T_19}; // @[Mux.scala 27:72] - wire [31:0] _T_22 = _T_21 | _GEN_1; // @[Mux.scala 27:72] - wire [31:0] _GEN_2 = {{7'd0}, _T_20}; // @[Mux.scala 27:72] - wire [31:0] ib0_debug_in = _T_22 | _GEN_2; // @[Mux.scala 27:72] - wire _T_25 = dcsr == 12'h7c4; // @[el2_dec_ib_ctl.scala 54:51] - assign io_dec_ib0_valid_d = io_ifu_i0_valid | debug_valid; // @[el2_dec_ib_ctl.scala 56:22] - assign io_dec_i0_icaf_type_d = io_ifu_i0_icaf_type; // @[el2_dec_ib_ctl.scala 13:31] - assign io_dec_i0_instr_d = debug_valid ? ib0_debug_in : io_ifu_i0_instr; // @[el2_dec_ib_ctl.scala 57:22] - assign io_dec_i0_pc_d = io_ifu_i0_pc; // @[el2_dec_ib_ctl.scala 11:31] - assign io_dec_i0_pc4_d = io_ifu_i0_pc4; // @[el2_dec_ib_ctl.scala 12:31] - assign io_dec_i0_brp_valid = io_i0_brp_valid; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_toffset = io_i0_brp_bits_toffset; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_hist = io_i0_brp_bits_hist; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_br_error = io_i0_brp_bits_br_error; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_br_start_error = io_i0_brp_bits_br_start_error; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_prett = io_i0_brp_bits_prett; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_way = io_i0_brp_bits_way; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_brp_bits_ret = io_i0_brp_bits_ret; // @[el2_dec_ib_ctl.scala 14:31] - assign io_dec_i0_bp_index = io_ifu_i0_bp_index; // @[el2_dec_ib_ctl.scala 15:31] - assign io_dec_i0_bp_fghr = io_ifu_i0_bp_fghr; // @[el2_dec_ib_ctl.scala 16:31] - assign io_dec_i0_bp_btag = io_ifu_i0_bp_btag; // @[el2_dec_ib_ctl.scala 17:31] - assign io_dec_i0_icaf_d = io_ifu_i0_icaf; // @[el2_dec_ib_ctl.scala 10:31] - assign io_dec_i0_icaf_f1_d = io_ifu_i0_icaf_f1; // @[el2_dec_ib_ctl.scala 8:31] - assign io_dec_i0_dbecc_d = io_ifu_i0_dbecc; // @[el2_dec_ib_ctl.scala 9:31] - assign io_dec_debug_wdata_rs1_d = debug_write_gpr | debug_write_csr; // @[el2_dec_ib_ctl.scala 51:28] - assign io_dec_debug_fence_d = debug_write_csr & _T_25; // @[el2_dec_ib_ctl.scala 54:24] + wire [31:0] _T_18 = debug_write_gpr ? _T_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_19 = debug_read_csr ? _T_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_20 = debug_write_csr ? _T_16 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_21 = _T_17 | _T_18; // @[Mux.scala 27:72] + wire [31:0] _T_22 = _T_21 | _T_19; // @[Mux.scala 27:72] + wire [31:0] ib0_debug_in = _T_22 | _T_20; // @[Mux.scala 27:72] + wire _T_25 = dcsr == 12'h7c4; // @[el2_dec_ib_ctl.scala 56:51] + assign io_ib_exu_dec_i0_pc_d = io_ifu_ib_ifu_i0_pc; // @[el2_dec_ib_ctl.scala 13:38] + assign io_ib_exu_dec_debug_wdata_rs1_d = debug_write_gpr | debug_write_csr; // @[el2_dec_ib_ctl.scala 53:35] + assign io_dec_ib0_valid_d = io_ifu_ib_ifu_i0_valid | debug_valid; // @[el2_dec_ib_ctl.scala 58:22] + assign io_dec_i0_icaf_type_d = io_ifu_ib_ifu_i0_icaf_type; // @[el2_dec_ib_ctl.scala 15:31] + assign io_dec_i0_instr_d = debug_valid ? ib0_debug_in : io_ifu_ib_ifu_i0_instr; // @[el2_dec_ib_ctl.scala 59:22] + assign io_dec_i0_pc4_d = io_ifu_ib_ifu_i0_pc4; // @[el2_dec_ib_ctl.scala 14:31] + assign io_dec_i0_brp_valid = io_ifu_ib_i0_brp_valid; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_toffset = io_ifu_ib_i0_brp_bits_toffset; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_hist = io_ifu_ib_i0_brp_bits_hist; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_br_error = io_ifu_ib_i0_brp_bits_br_error; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_br_start_error = io_ifu_ib_i0_brp_bits_br_start_error; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_prett = io_ifu_ib_i0_brp_bits_prett; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_way = io_ifu_ib_i0_brp_bits_way; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_brp_bits_ret = io_ifu_ib_i0_brp_bits_ret; // @[el2_dec_ib_ctl.scala 16:31] + assign io_dec_i0_bp_index = io_ifu_ib_ifu_i0_bp_index; // @[el2_dec_ib_ctl.scala 17:31] + assign io_dec_i0_bp_fghr = io_ifu_ib_ifu_i0_bp_fghr; // @[el2_dec_ib_ctl.scala 18:31] + assign io_dec_i0_bp_btag = io_ifu_ib_ifu_i0_bp_btag; // @[el2_dec_ib_ctl.scala 19:31] + assign io_dec_i0_icaf_d = io_ifu_ib_ifu_i0_icaf; // @[el2_dec_ib_ctl.scala 12:31] + assign io_dec_i0_icaf_f1_d = io_ifu_ib_ifu_i0_icaf_f1; // @[el2_dec_ib_ctl.scala 10:31] + assign io_dec_i0_dbecc_d = io_ifu_ib_ifu_i0_dbecc; // @[el2_dec_ib_ctl.scala 11:31] + assign io_dec_debug_fence_d = debug_write_csr & _T_25; // @[el2_dec_ib_ctl.scala 56:24] endmodule module rvclkhdr( output io_l1clk, @@ -827,20 +824,78 @@ endmodule module el2_dec_decode_ctl( input clock, input reset, + output [1:0] io_decode_exu_dec_data_en, + output [1:0] io_decode_exu_dec_ctl_en, + output io_decode_exu_i0_ap_land, + output io_decode_exu_i0_ap_lor, + output io_decode_exu_i0_ap_lxor, + output io_decode_exu_i0_ap_sll, + output io_decode_exu_i0_ap_srl, + output io_decode_exu_i0_ap_sra, + output io_decode_exu_i0_ap_beq, + output io_decode_exu_i0_ap_bne, + output io_decode_exu_i0_ap_blt, + output io_decode_exu_i0_ap_bge, + output io_decode_exu_i0_ap_add, + output io_decode_exu_i0_ap_sub, + output io_decode_exu_i0_ap_slt, + output io_decode_exu_i0_ap_unsign, + output io_decode_exu_i0_ap_jal, + output io_decode_exu_i0_ap_predict_t, + output io_decode_exu_i0_ap_predict_nt, + output io_decode_exu_i0_ap_csr_write, + output io_decode_exu_i0_ap_csr_imm, + output io_decode_exu_dec_i0_predict_p_d_valid, + output io_decode_exu_dec_i0_predict_p_d_bits_pc4, + output [1:0] io_decode_exu_dec_i0_predict_p_d_bits_hist, + output [11:0] io_decode_exu_dec_i0_predict_p_d_bits_toffset, + output io_decode_exu_dec_i0_predict_p_d_bits_br_error, + output io_decode_exu_dec_i0_predict_p_d_bits_br_start_error, + output [30:0] io_decode_exu_dec_i0_predict_p_d_bits_prett, + output io_decode_exu_dec_i0_predict_p_d_bits_pcall, + output io_decode_exu_dec_i0_predict_p_d_bits_pret, + output io_decode_exu_dec_i0_predict_p_d_bits_pja, + output io_decode_exu_dec_i0_predict_p_d_bits_way, + output [7:0] io_decode_exu_i0_predict_fghr_d, + output [7:0] io_decode_exu_i0_predict_index_d, + output [4:0] io_decode_exu_i0_predict_btag_d, + output io_decode_exu_dec_i0_rs1_en_d, + output io_decode_exu_dec_i0_rs2_en_d, + output [31:0] io_decode_exu_dec_i0_immed_d, + output [31:0] io_decode_exu_dec_i0_rs1_bypass_data_d, + output [31:0] io_decode_exu_dec_i0_rs2_bypass_data_d, + output io_decode_exu_dec_i0_select_pc_d, + output [1:0] io_decode_exu_dec_i0_rs1_bypass_en_d, + output [1:0] io_decode_exu_dec_i0_rs2_bypass_en_d, + output io_decode_exu_mul_p_valid, + output io_decode_exu_mul_p_bits_rs1_sign, + output io_decode_exu_mul_p_bits_rs2_sign, + output io_decode_exu_mul_p_bits_low, + output [30:0] io_decode_exu_pred_correct_npc_x, + output io_decode_exu_dec_extint_stall, + input [31:0] io_decode_exu_exu_i0_result_x, + input [31:0] io_decode_exu_exu_csr_rs1_x, + output io_dec_alu_dec_i0_alu_decode_d, + output io_dec_alu_dec_csr_ren_d, + output [11:0] io_dec_alu_dec_i0_br_immed_d, + input io_dec_alu_exu_flush_final, + input [30:0] io_dec_alu_exu_i0_pc_x, + output io_dec_div_div_p_valid, + output io_dec_div_div_p_bits_unsign, + output io_dec_div_div_p_bits_rem, + output io_dec_div_dec_div_cancel, + input io_dctl_busbuff_lsu_nonblock_load_valid_m, + input [1:0] io_dctl_busbuff_lsu_nonblock_load_tag_m, + input io_dctl_busbuff_lsu_nonblock_load_inv_r, + input [1:0] io_dctl_busbuff_lsu_nonblock_load_inv_tag_r, + input io_dctl_busbuff_lsu_nonblock_load_data_valid, + input io_dctl_busbuff_lsu_nonblock_load_data_error, + input [1:0] io_dctl_busbuff_lsu_nonblock_load_data_tag, + input [31:0] io_dctl_busbuff_lsu_nonblock_load_data, input io_dec_tlu_flush_extint, input io_dec_tlu_force_halt, - output io_dec_extint_stall, - input [15:0] io_ifu_i0_cinst, output [31:0] io_dec_i0_inst_wb1, output [30:0] io_dec_i0_pc_wb1, - input io_lsu_nonblock_load_valid_m, - input [1:0] io_lsu_nonblock_load_tag_m, - input io_lsu_nonblock_load_inv_r, - input [1:0] io_lsu_nonblock_load_inv_tag_r, - input io_lsu_nonblock_load_data_valid, - input io_lsu_nonblock_load_data_error, - input [1:0] io_lsu_nonblock_load_data_tag, - input [31:0] io_lsu_nonblock_load_data, input [3:0] io_dec_i0_trigger_match_d, input io_dec_tlu_wr_pause_r, input io_dec_tlu_pipelining_disable, @@ -880,52 +935,18 @@ module el2_dec_decode_ctl( input io_dec_i0_pc4_d, input [31:0] io_dec_csr_rddata_d, input io_dec_csr_legal_d, - input [31:0] io_exu_csr_rs1_x, input [31:0] io_lsu_result_m, input [31:0] io_lsu_result_corr_r, - input io_exu_flush_final, - input [30:0] io_exu_i0_pc_x, input [31:0] io_dec_i0_instr_d, input io_dec_ib0_valid_d, - input [31:0] io_exu_i0_result_x, input io_free_clk, input io_active_clk, input io_clk_override, - output io_dec_i0_rs1_en_d, - output io_dec_i0_rs2_en_d, output [4:0] io_dec_i0_rs1_d, output [4:0] io_dec_i0_rs2_d, - output [31:0] io_dec_i0_immed_d, - output [11:0] io_dec_i0_br_immed_d, - output io_i0_ap_land, - output io_i0_ap_lor, - output io_i0_ap_lxor, - output io_i0_ap_sll, - output io_i0_ap_srl, - output io_i0_ap_sra, - output io_i0_ap_beq, - output io_i0_ap_bne, - output io_i0_ap_blt, - output io_i0_ap_bge, - output io_i0_ap_add, - output io_i0_ap_sub, - output io_i0_ap_slt, - output io_i0_ap_unsign, - output io_i0_ap_jal, - output io_i0_ap_predict_t, - output io_i0_ap_predict_nt, - output io_i0_ap_csr_write, - output io_i0_ap_csr_imm, - output io_dec_i0_decode_d, - output io_dec_i0_alu_decode_d, - output [31:0] io_dec_i0_rs1_bypass_data_d, - output [31:0] io_dec_i0_rs2_bypass_data_d, output [4:0] io_dec_i0_waddr_r, output io_dec_i0_wen_r, output [31:0] io_dec_i0_wdata_r, - output io_dec_i0_select_pc_d, - output [1:0] io_dec_i0_rs1_bypass_en_d, - output [1:0] io_dec_i0_rs2_bypass_en_d, output io_lsu_p_valid, output io_lsu_p_bits_fast_int, output io_lsu_p_bits_by, @@ -936,18 +957,9 @@ module el2_dec_decode_ctl( output io_lsu_p_bits_unsign, output io_lsu_p_bits_store_data_bypass_d, output io_lsu_p_bits_load_ldst_bypass_d, - output io_mul_p_valid, - output io_mul_p_bits_rs1_sign, - output io_mul_p_bits_rs2_sign, - output io_mul_p_bits_low, - output io_div_p_valid, - output io_div_p_bits_unsign, - output io_div_p_bits_rem, output [4:0] io_div_waddr_wb, - output io_dec_div_cancel, output io_dec_lsu_valid_raw_d, output [11:0] io_dec_lsu_offset_d, - output io_dec_csr_ren_d, output io_dec_csr_wen_unq_d, output io_dec_csr_any_unq_d, output [11:0] io_dec_csr_rdaddr_d, @@ -968,23 +980,6 @@ module el2_dec_decode_ctl( output io_dec_tlu_packet_r_pmu_lsu_misaligned, output [30:0] io_dec_tlu_i0_pc_r, output [31:0] io_dec_illegal_inst, - output [30:0] io_pred_correct_npc_x, - output io_dec_i0_predict_p_d_valid, - output io_dec_i0_predict_p_d_bits_pc4, - output [1:0] io_dec_i0_predict_p_d_bits_hist, - output [11:0] io_dec_i0_predict_p_d_bits_toffset, - output io_dec_i0_predict_p_d_bits_br_error, - output io_dec_i0_predict_p_d_bits_br_start_error, - output [30:0] io_dec_i0_predict_p_d_bits_prett, - output io_dec_i0_predict_p_d_bits_pcall, - output io_dec_i0_predict_p_d_bits_pret, - output io_dec_i0_predict_p_d_bits_pja, - output io_dec_i0_predict_p_d_bits_way, - output [7:0] io_i0_predict_fghr_d, - output [7:0] io_i0_predict_index_d, - output [4:0] io_i0_predict_btag_d, - output [1:0] io_dec_data_en, - output [1:0] io_dec_ctl_en, output io_dec_pmu_instr_decoded, output io_dec_pmu_decode_stall, output io_dec_pmu_presync_stall, @@ -994,7 +989,9 @@ module el2_dec_decode_ctl( output io_dec_pause_state, output io_dec_pause_state_cg, output io_dec_div_active, - input io_scan_mode + input io_scan_mode, + output io_dec_aln_dec_i0_decode_d, + input [15:0] io_dec_aln_ifu_i0_cinst ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -1093,57 +1090,57 @@ module el2_dec_decode_ctl( wire rvclkhdr_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_io_scan_mode; // @[el2_lib.scala 483:22] - wire [31:0] i0_dec_io_ins; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_alu; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rs1; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rs2; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_imm12; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rd; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_shimm5; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_imm20; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_pc; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_load; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_store; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_lsu; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_add; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_sub; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_land; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_lor; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_lxor; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_sll; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_sra; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_srl; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_slt; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_unsign; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_condbr; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_beq; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_bne; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_bge; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_blt; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_jal; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_by; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_half; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_word; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_csr_read; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_csr_clr; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_csr_set; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_csr_write; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_csr_imm; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_presync; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_postsync; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_ebreak; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_ecall; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_mret; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_mul; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rs1_sign; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rs2_sign; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_low; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_div; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_rem; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_fence; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_fence_i; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_pm_alu; // @[el2_dec_decode_ctl.scala 392:22] - wire i0_dec_io_out_legal; // @[el2_dec_decode_ctl.scala 392:22] + wire [31:0] i0_dec_io_ins; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_alu; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rs1; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rs2; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_imm12; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rd; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_shimm5; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_imm20; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_pc; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_load; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_store; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_lsu; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_add; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_sub; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_land; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_lor; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_lxor; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_sll; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_sra; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_srl; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_slt; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_unsign; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_condbr; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_beq; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_bne; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_bge; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_blt; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_jal; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_by; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_half; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_word; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_csr_read; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_csr_clr; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_csr_set; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_csr_write; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_csr_imm; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_presync; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_postsync; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_ebreak; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_ecall; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_mret; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_mul; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rs1_sign; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rs2_sign; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_low; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_div; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_rem; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_fence; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_fence_i; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_pm_alu; // @[el2_dec_decode_ctl.scala 401:22] + wire i0_dec_io_out_legal; // @[el2_dec_decode_ctl.scala 401:22] wire rvclkhdr_1_io_l1clk; // @[el2_lib.scala 508:23] wire rvclkhdr_1_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_1_io_en; // @[el2_lib.scala 508:23] @@ -1220,249 +1217,250 @@ module el2_dec_decode_ctl( wire rvclkhdr_19_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_19_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_19_io_scan_mode; // @[el2_lib.scala 508:23] - reg tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 499:55] - wire _T_1 = io_dec_tlu_wr_pause_r ^ tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 211:51] - reg tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 500:55] - wire _T_2 = tlu_wr_pause_r1 ^ tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 212:32] - wire _T_3 = _T_1 | _T_2; // @[el2_dec_decode_ctl.scala 211:73] - wire _T_4 = io_dec_tlu_flush_extint ^ io_dec_extint_stall; // @[el2_dec_decode_ctl.scala 213:32] - wire _T_5 = _T_3 | _T_4; // @[el2_dec_decode_ctl.scala 212:56] - reg leak1_i1_stall; // @[el2_dec_decode_ctl.scala 400:56] - wire _T_280 = ~io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 399:73] - wire _T_281 = leak1_i1_stall & _T_280; // @[el2_dec_decode_ctl.scala 399:71] - wire leak1_i1_stall_in = io_dec_tlu_flush_leak_one_r | _T_281; // @[el2_dec_decode_ctl.scala 399:53] - wire _T_6 = leak1_i1_stall_in ^ leak1_i1_stall; // @[el2_dec_decode_ctl.scala 214:32] - wire _T_7 = _T_5 | _T_6; // @[el2_dec_decode_ctl.scala 213:56] - wire _T_284 = io_dec_i0_decode_d & leak1_i1_stall; // @[el2_dec_decode_ctl.scala 402:45] - reg leak1_i0_stall; // @[el2_dec_decode_ctl.scala 403:56] - wire _T_286 = leak1_i0_stall & _T_280; // @[el2_dec_decode_ctl.scala 402:81] - wire leak1_i0_stall_in = _T_284 | _T_286; // @[el2_dec_decode_ctl.scala 402:63] - wire _T_8 = leak1_i0_stall_in ^ leak1_i0_stall; // @[el2_dec_decode_ctl.scala 215:32] - wire _T_9 = _T_7 | _T_8; // @[el2_dec_decode_ctl.scala 214:56] - reg pause_stall; // @[el2_dec_decode_ctl.scala 497:50] - wire _T_412 = io_dec_tlu_wr_pause_r | pause_stall; // @[el2_dec_decode_ctl.scala 496:44] - wire _T_408 = ~io_dec_tlu_flush_pause_r; // @[el2_dec_decode_ctl.scala 495:49] - wire _T_409 = io_dec_tlu_flush_lower_r & _T_408; // @[el2_dec_decode_ctl.scala 495:47] + reg tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 508:55] + wire _T_1 = io_dec_tlu_wr_pause_r ^ tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 220:51] + reg tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 509:55] + wire _T_2 = tlu_wr_pause_r1 ^ tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 221:32] + wire _T_3 = _T_1 | _T_2; // @[el2_dec_decode_ctl.scala 220:73] + wire _T_4 = io_dec_tlu_flush_extint ^ io_decode_exu_dec_extint_stall; // @[el2_dec_decode_ctl.scala 222:32] + wire _T_5 = _T_3 | _T_4; // @[el2_dec_decode_ctl.scala 221:56] + reg leak1_i1_stall; // @[el2_dec_decode_ctl.scala 409:56] + wire _T_280 = ~io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 408:73] + wire _T_281 = leak1_i1_stall & _T_280; // @[el2_dec_decode_ctl.scala 408:71] + wire leak1_i1_stall_in = io_dec_tlu_flush_leak_one_r | _T_281; // @[el2_dec_decode_ctl.scala 408:53] + wire _T_6 = leak1_i1_stall_in ^ leak1_i1_stall; // @[el2_dec_decode_ctl.scala 223:32] + wire _T_7 = _T_5 | _T_6; // @[el2_dec_decode_ctl.scala 222:67] + wire _T_284 = io_dec_aln_dec_i0_decode_d & leak1_i1_stall; // @[el2_dec_decode_ctl.scala 411:53] + reg leak1_i0_stall; // @[el2_dec_decode_ctl.scala 412:56] + wire _T_286 = leak1_i0_stall & _T_280; // @[el2_dec_decode_ctl.scala 411:89] + wire leak1_i0_stall_in = _T_284 | _T_286; // @[el2_dec_decode_ctl.scala 411:71] + wire _T_8 = leak1_i0_stall_in ^ leak1_i0_stall; // @[el2_dec_decode_ctl.scala 224:32] + wire _T_9 = _T_7 | _T_8; // @[el2_dec_decode_ctl.scala 223:56] + reg pause_stall; // @[el2_dec_decode_ctl.scala 506:50] + wire _T_415 = io_dec_tlu_wr_pause_r | pause_stall; // @[el2_dec_decode_ctl.scala 505:44] + wire _T_408 = ~io_dec_tlu_flush_pause_r; // @[el2_dec_decode_ctl.scala 504:49] + wire _T_409 = io_dec_tlu_flush_lower_r & _T_408; // @[el2_dec_decode_ctl.scala 504:47] reg [31:0] write_csr_data; // @[el2_lib.scala 514:16] - wire _T_410 = write_csr_data == 32'h0; // @[el2_dec_decode_ctl.scala 495:109] - wire _T_411 = pause_stall & _T_410; // @[el2_dec_decode_ctl.scala 495:91] - wire clear_pause = _T_409 | _T_411; // @[el2_dec_decode_ctl.scala 495:76] - wire _T_413 = ~clear_pause; // @[el2_dec_decode_ctl.scala 496:61] - wire pause_state_in = _T_412 & _T_413; // @[el2_dec_decode_ctl.scala 496:59] - wire _T_10 = pause_state_in ^ pause_stall; // @[el2_dec_decode_ctl.scala 216:32] - wire _T_11 = _T_9 | _T_10; // @[el2_dec_decode_ctl.scala 215:56] - wire _T_18 = ~leak1_i1_stall; // @[el2_dec_decode_ctl.scala 226:62] - wire i0_brp_valid = io_dec_i0_brp_valid & _T_18; // @[el2_dec_decode_ctl.scala 226:60] - wire i0_dp_raw_condbr = i0_dec_io_out_condbr; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_jal = i0_dec_io_out_jal; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] + wire [31:0] _T_412 = {31'h0,write_csr_data[0]}; // @[Cat.scala 29:58] + wire _T_413 = write_csr_data == _T_412; // @[el2_dec_decode_ctl.scala 504:109] + wire _T_414 = pause_stall & _T_413; // @[el2_dec_decode_ctl.scala 504:91] + wire clear_pause = _T_409 | _T_414; // @[el2_dec_decode_ctl.scala 504:76] + wire _T_416 = ~clear_pause; // @[el2_dec_decode_ctl.scala 505:61] + wire pause_state_in = _T_415 & _T_416; // @[el2_dec_decode_ctl.scala 505:59] + wire _T_10 = pause_state_in ^ pause_stall; // @[el2_dec_decode_ctl.scala 225:32] + wire _T_11 = _T_9 | _T_10; // @[el2_dec_decode_ctl.scala 224:56] + wire _T_18 = ~leak1_i1_stall; // @[el2_dec_decode_ctl.scala 235:62] + wire i0_brp_valid = io_dec_i0_brp_valid & _T_18; // @[el2_dec_decode_ctl.scala 235:60] + wire i0_dp_raw_condbr = i0_dec_io_out_condbr; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_jal = i0_dec_io_out_jal; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] wire [19:0] i0_pcall_imm = {io_dec_i0_instr_d[31],io_dec_i0_instr_d[19:12],io_dec_i0_instr_d[20],io_dec_i0_instr_d[30:21]}; // @[Cat.scala 29:58] - wire _T_298 = i0_pcall_imm[19:12] == 8'hff; // @[el2_dec_decode_ctl.scala 408:79] - wire _T_300 = i0_pcall_imm[19:12] == 8'h0; // @[el2_dec_decode_ctl.scala 408:112] - wire i0_pcall_12b_offset = i0_pcall_imm[11] ? _T_298 : _T_300; // @[el2_dec_decode_ctl.scala 408:33] - wire i0_dp_raw_imm20 = i0_dec_io_out_imm20; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire _T_301 = i0_pcall_12b_offset & i0_dp_raw_imm20; // @[el2_dec_decode_ctl.scala 409:47] - wire [4:0] i0r_rd = io_dec_i0_instr_d[11:7]; // @[el2_dec_decode_ctl.scala 622:16] - wire _T_302 = i0r_rd == 5'h1; // @[el2_dec_decode_ctl.scala 409:76] - wire _T_303 = i0r_rd == 5'h5; // @[el2_dec_decode_ctl.scala 409:98] - wire _T_304 = _T_302 | _T_303; // @[el2_dec_decode_ctl.scala 409:89] - wire i0_pcall_case = _T_301 & _T_304; // @[el2_dec_decode_ctl.scala 409:65] - wire i0_pcall_raw = i0_dp_raw_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 411:38] - wire _T_20 = i0_dp_raw_condbr | i0_pcall_raw; // @[el2_dec_decode_ctl.scala 237:75] - wire _T_309 = ~_T_304; // @[el2_dec_decode_ctl.scala 410:67] - wire i0_pja_case = _T_301 & _T_309; // @[el2_dec_decode_ctl.scala 410:65] - wire i0_pja_raw = i0_dp_raw_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 413:38] - wire _T_21 = _T_20 | i0_pja_raw; // @[el2_dec_decode_ctl.scala 237:90] - wire i0_dp_raw_imm12 = i0_dec_io_out_imm12; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire _T_325 = i0_dp_raw_jal & i0_dp_raw_imm12; // @[el2_dec_decode_ctl.scala 417:37] - wire _T_326 = i0r_rd == 5'h0; // @[el2_dec_decode_ctl.scala 417:65] - wire _T_327 = _T_325 & _T_326; // @[el2_dec_decode_ctl.scala 417:55] - wire [4:0] i0r_rs1 = io_dec_i0_instr_d[19:15]; // @[el2_dec_decode_ctl.scala 620:16] - wire _T_328 = i0r_rs1 == 5'h1; // @[el2_dec_decode_ctl.scala 417:89] - wire _T_329 = i0r_rs1 == 5'h5; // @[el2_dec_decode_ctl.scala 417:111] - wire _T_330 = _T_328 | _T_329; // @[el2_dec_decode_ctl.scala 417:101] - wire i0_pret_case = _T_327 & _T_330; // @[el2_dec_decode_ctl.scala 417:79] - wire i0_pret_raw = i0_dp_raw_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 418:32] - wire _T_22 = _T_21 | i0_pret_raw; // @[el2_dec_decode_ctl.scala 237:103] - wire _T_23 = ~_T_22; // @[el2_dec_decode_ctl.scala 237:56] - wire i0_notbr_error = i0_brp_valid & _T_23; // @[el2_dec_decode_ctl.scala 237:54] - wire _T_31 = io_dec_i0_brp_bits_br_error | i0_notbr_error; // @[el2_dec_decode_ctl.scala 242:62] - wire _T_25 = i0_brp_valid & io_dec_i0_brp_bits_hist[1]; // @[el2_dec_decode_ctl.scala 240:47] - wire _T_314 = i0_pcall_raw | i0_pja_raw; // @[el2_dec_decode_ctl.scala 415:41] + wire _T_298 = i0_pcall_imm[19:12] == 8'hff; // @[el2_dec_decode_ctl.scala 417:79] + wire _T_300 = i0_pcall_imm[19:12] == 8'h0; // @[el2_dec_decode_ctl.scala 417:112] + wire i0_pcall_12b_offset = i0_pcall_imm[11] ? _T_298 : _T_300; // @[el2_dec_decode_ctl.scala 417:33] + wire i0_dp_raw_imm20 = i0_dec_io_out_imm20; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire _T_301 = i0_pcall_12b_offset & i0_dp_raw_imm20; // @[el2_dec_decode_ctl.scala 418:47] + wire [4:0] i0r_rd = io_dec_i0_instr_d[11:7]; // @[el2_dec_decode_ctl.scala 631:16] + wire _T_302 = i0r_rd == 5'h1; // @[el2_dec_decode_ctl.scala 418:76] + wire _T_303 = i0r_rd == 5'h5; // @[el2_dec_decode_ctl.scala 418:98] + wire _T_304 = _T_302 | _T_303; // @[el2_dec_decode_ctl.scala 418:89] + wire i0_pcall_case = _T_301 & _T_304; // @[el2_dec_decode_ctl.scala 418:65] + wire i0_pcall_raw = i0_dp_raw_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 420:38] + wire _T_20 = i0_dp_raw_condbr | i0_pcall_raw; // @[el2_dec_decode_ctl.scala 246:75] + wire _T_309 = ~_T_304; // @[el2_dec_decode_ctl.scala 419:67] + wire i0_pja_case = _T_301 & _T_309; // @[el2_dec_decode_ctl.scala 419:65] + wire i0_pja_raw = i0_dp_raw_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 422:38] + wire _T_21 = _T_20 | i0_pja_raw; // @[el2_dec_decode_ctl.scala 246:90] + wire i0_dp_raw_imm12 = i0_dec_io_out_imm12; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire _T_325 = i0_dp_raw_jal & i0_dp_raw_imm12; // @[el2_dec_decode_ctl.scala 426:37] + wire _T_326 = i0r_rd == 5'h0; // @[el2_dec_decode_ctl.scala 426:65] + wire _T_327 = _T_325 & _T_326; // @[el2_dec_decode_ctl.scala 426:55] + wire [4:0] i0r_rs1 = io_dec_i0_instr_d[19:15]; // @[el2_dec_decode_ctl.scala 629:16] + wire _T_328 = i0r_rs1 == 5'h1; // @[el2_dec_decode_ctl.scala 426:89] + wire _T_329 = i0r_rs1 == 5'h5; // @[el2_dec_decode_ctl.scala 426:111] + wire _T_330 = _T_328 | _T_329; // @[el2_dec_decode_ctl.scala 426:101] + wire i0_pret_case = _T_327 & _T_330; // @[el2_dec_decode_ctl.scala 426:79] + wire i0_pret_raw = i0_dp_raw_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 427:32] + wire _T_22 = _T_21 | i0_pret_raw; // @[el2_dec_decode_ctl.scala 246:103] + wire _T_23 = ~_T_22; // @[el2_dec_decode_ctl.scala 246:56] + wire i0_notbr_error = i0_brp_valid & _T_23; // @[el2_dec_decode_ctl.scala 246:54] + wire _T_31 = io_dec_i0_brp_bits_br_error | i0_notbr_error; // @[el2_dec_decode_ctl.scala 251:62] + wire _T_25 = i0_brp_valid & io_dec_i0_brp_bits_hist[1]; // @[el2_dec_decode_ctl.scala 249:47] + wire _T_314 = i0_pcall_raw | i0_pja_raw; // @[el2_dec_decode_ctl.scala 424:41] wire [11:0] _T_323 = {io_dec_i0_instr_d[31],io_dec_i0_instr_d[7],io_dec_i0_instr_d[30:25],io_dec_i0_instr_d[11:8]}; // @[Cat.scala 29:58] - wire [11:0] i0_br_offset = _T_314 ? i0_pcall_imm[11:0] : _T_323; // @[el2_dec_decode_ctl.scala 415:26] - wire _T_26 = io_dec_i0_brp_bits_toffset != i0_br_offset; // @[el2_dec_decode_ctl.scala 240:106] - wire _T_27 = _T_25 & _T_26; // @[el2_dec_decode_ctl.scala 240:76] - wire _T_28 = ~i0_pret_raw; // @[el2_dec_decode_ctl.scala 240:126] - wire i0_br_toffset_error = _T_27 & _T_28; // @[el2_dec_decode_ctl.scala 240:124] - wire _T_32 = _T_31 | i0_br_toffset_error; // @[el2_dec_decode_ctl.scala 242:79] - wire _T_29 = i0_brp_valid & io_dec_i0_brp_bits_ret; // @[el2_dec_decode_ctl.scala 241:47] - wire i0_ret_error = _T_29 & _T_28; // @[el2_dec_decode_ctl.scala 241:72] - wire i0_br_error = _T_32 | i0_ret_error; // @[el2_dec_decode_ctl.scala 242:101] - wire _T_39 = i0_br_error | io_dec_i0_brp_bits_br_start_error; // @[el2_dec_decode_ctl.scala 247:47] - wire i0_br_error_all = _T_39 & _T_18; // @[el2_dec_decode_ctl.scala 247:84] - wire i0_icaf_d = io_dec_i0_icaf_d | io_dec_i0_dbecc_d; // @[el2_dec_decode_ctl.scala 256:36] - wire _T_41 = i0_br_error_all | i0_icaf_d; // @[el2_dec_decode_ctl.scala 260:25] - wire i0_dp_raw_postsync = i0_dec_io_out_postsync; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_postsync = _T_41 | i0_dp_raw_postsync; // @[el2_dec_decode_ctl.scala 260:50] - wire _T_439 = i0_dp_postsync | io_dec_tlu_postsync_d; // @[el2_dec_decode_ctl.scala 526:36] - wire debug_fence_i = io_dec_debug_fence_d & io_dbg_cmd_wrdata[0]; // @[el2_dec_decode_ctl.scala 518:48] - wire _T_440 = _T_439 | debug_fence_i; // @[el2_dec_decode_ctl.scala 526:60] - wire i0_dp_raw_csr_write = i0_dec_io_out_csr_write; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_csr_write = _T_41 ? 1'h0 : i0_dp_raw_csr_write; // @[el2_dec_decode_ctl.scala 260:50] - wire _T_343 = ~io_dec_debug_fence_d; // @[el2_dec_decode_ctl.scala 457:42] - wire i0_csr_write = i0_dp_csr_write & _T_343; // @[el2_dec_decode_ctl.scala 457:40] - wire i0_dp_raw_csr_read = i0_dec_io_out_csr_read; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_csr_read = _T_41 ? 1'h0 : i0_dp_raw_csr_read; // @[el2_dec_decode_ctl.scala 260:50] - wire _T_347 = ~i0_dp_csr_read; // @[el2_dec_decode_ctl.scala 462:41] - wire i0_csr_write_only_d = i0_csr_write & _T_347; // @[el2_dec_decode_ctl.scala 462:39] - wire _T_442 = io_dec_i0_instr_d[31:20] == 12'h7c2; // @[el2_dec_decode_ctl.scala 526:112] - wire _T_443 = i0_csr_write_only_d & _T_442; // @[el2_dec_decode_ctl.scala 526:99] - wire i0_postsync = _T_440 | _T_443; // @[el2_dec_decode_ctl.scala 526:76] - wire i0_dp_raw_legal = i0_dec_io_out_legal; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_legal = _T_41 | i0_dp_raw_legal; // @[el2_dec_decode_ctl.scala 260:50] - wire any_csr_d = i0_dp_csr_read | i0_csr_write; // @[el2_dec_decode_ctl.scala 528:34] - wire _T_444 = ~any_csr_d; // @[el2_dec_decode_ctl.scala 530:40] - wire _T_445 = _T_444 | io_dec_csr_legal_d; // @[el2_dec_decode_ctl.scala 530:51] - wire i0_legal = i0_dp_legal & _T_445; // @[el2_dec_decode_ctl.scala 530:37] - wire _T_504 = ~i0_legal; // @[el2_dec_decode_ctl.scala 570:56] - wire _T_505 = i0_postsync | _T_504; // @[el2_dec_decode_ctl.scala 570:54] - wire _T_506 = io_dec_i0_decode_d & _T_505; // @[el2_dec_decode_ctl.scala 570:39] - reg postsync_stall; // @[el2_dec_decode_ctl.scala 568:53] + wire [11:0] i0_br_offset = _T_314 ? i0_pcall_imm[11:0] : _T_323; // @[el2_dec_decode_ctl.scala 424:26] + wire _T_26 = io_dec_i0_brp_bits_toffset != i0_br_offset; // @[el2_dec_decode_ctl.scala 249:106] + wire _T_27 = _T_25 & _T_26; // @[el2_dec_decode_ctl.scala 249:76] + wire _T_28 = ~i0_pret_raw; // @[el2_dec_decode_ctl.scala 249:126] + wire i0_br_toffset_error = _T_27 & _T_28; // @[el2_dec_decode_ctl.scala 249:124] + wire _T_32 = _T_31 | i0_br_toffset_error; // @[el2_dec_decode_ctl.scala 251:79] + wire _T_29 = i0_brp_valid & io_dec_i0_brp_bits_ret; // @[el2_dec_decode_ctl.scala 250:47] + wire i0_ret_error = _T_29 & _T_28; // @[el2_dec_decode_ctl.scala 250:72] + wire i0_br_error = _T_32 | i0_ret_error; // @[el2_dec_decode_ctl.scala 251:101] + wire _T_39 = i0_br_error | io_dec_i0_brp_bits_br_start_error; // @[el2_dec_decode_ctl.scala 256:47] + wire i0_br_error_all = _T_39 & _T_18; // @[el2_dec_decode_ctl.scala 256:84] + wire i0_icaf_d = io_dec_i0_icaf_d | io_dec_i0_dbecc_d; // @[el2_dec_decode_ctl.scala 265:36] + wire _T_41 = i0_br_error_all | i0_icaf_d; // @[el2_dec_decode_ctl.scala 269:25] + wire i0_dp_raw_postsync = i0_dec_io_out_postsync; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_postsync = _T_41 | i0_dp_raw_postsync; // @[el2_dec_decode_ctl.scala 269:50] + wire _T_442 = i0_dp_postsync | io_dec_tlu_postsync_d; // @[el2_dec_decode_ctl.scala 535:36] + wire debug_fence_i = io_dec_debug_fence_d & io_dbg_cmd_wrdata[0]; // @[el2_dec_decode_ctl.scala 527:48] + wire _T_443 = _T_442 | debug_fence_i; // @[el2_dec_decode_ctl.scala 535:60] + wire i0_dp_raw_csr_write = i0_dec_io_out_csr_write; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_csr_write = _T_41 ? 1'h0 : i0_dp_raw_csr_write; // @[el2_dec_decode_ctl.scala 269:50] + wire _T_343 = ~io_dec_debug_fence_d; // @[el2_dec_decode_ctl.scala 466:42] + wire i0_csr_write = i0_dp_csr_write & _T_343; // @[el2_dec_decode_ctl.scala 466:40] + wire i0_dp_raw_csr_read = i0_dec_io_out_csr_read; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_csr_read = _T_41 ? 1'h0 : i0_dp_raw_csr_read; // @[el2_dec_decode_ctl.scala 269:50] + wire _T_347 = ~i0_dp_csr_read; // @[el2_dec_decode_ctl.scala 471:41] + wire i0_csr_write_only_d = i0_csr_write & _T_347; // @[el2_dec_decode_ctl.scala 471:39] + wire _T_445 = io_dec_i0_instr_d[31:20] == 12'h7c2; // @[el2_dec_decode_ctl.scala 535:112] + wire _T_446 = i0_csr_write_only_d & _T_445; // @[el2_dec_decode_ctl.scala 535:99] + wire i0_postsync = _T_443 | _T_446; // @[el2_dec_decode_ctl.scala 535:76] + wire i0_dp_raw_legal = i0_dec_io_out_legal; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_legal = _T_41 | i0_dp_raw_legal; // @[el2_dec_decode_ctl.scala 269:50] + wire any_csr_d = i0_dp_csr_read | i0_csr_write; // @[el2_dec_decode_ctl.scala 537:34] + wire _T_447 = ~any_csr_d; // @[el2_dec_decode_ctl.scala 539:40] + wire _T_448 = _T_447 | io_dec_csr_legal_d; // @[el2_dec_decode_ctl.scala 539:51] + wire i0_legal = i0_dp_legal & _T_448; // @[el2_dec_decode_ctl.scala 539:37] + wire _T_507 = ~i0_legal; // @[el2_dec_decode_ctl.scala 579:64] + wire _T_508 = i0_postsync | _T_507; // @[el2_dec_decode_ctl.scala 579:62] + wire _T_509 = io_dec_aln_dec_i0_decode_d & _T_508; // @[el2_dec_decode_ctl.scala 579:47] + reg postsync_stall; // @[el2_dec_decode_ctl.scala 577:53] reg x_d_valid; // @[el2_lib.scala 524:16] - wire _T_507 = postsync_stall & x_d_valid; // @[el2_dec_decode_ctl.scala 570:88] - wire ps_stall_in = _T_506 | _T_507; // @[el2_dec_decode_ctl.scala 570:69] - wire _T_12 = ps_stall_in ^ postsync_stall; // @[el2_dec_decode_ctl.scala 217:32] - wire _T_13 = _T_11 | _T_12; // @[el2_dec_decode_ctl.scala 216:56] - reg flush_final_r; // @[el2_dec_decode_ctl.scala 616:52] - wire _T_14 = io_exu_flush_final ^ flush_final_r; // @[el2_dec_decode_ctl.scala 218:32] - wire _T_15 = _T_13 | _T_14; // @[el2_dec_decode_ctl.scala 217:56] - wire shift_illegal = io_dec_i0_decode_d & _T_504; // @[el2_dec_decode_ctl.scala 534:47] - reg illegal_lockout; // @[el2_dec_decode_ctl.scala 538:54] - wire _T_466 = shift_illegal | illegal_lockout; // @[el2_dec_decode_ctl.scala 537:40] - wire _T_467 = ~flush_final_r; // @[el2_dec_decode_ctl.scala 537:61] - wire illegal_lockout_in = _T_466 & _T_467; // @[el2_dec_decode_ctl.scala 537:59] - wire _T_16 = illegal_lockout_in ^ illegal_lockout; // @[el2_dec_decode_ctl.scala 219:32] - wire i0_legal_decode_d = io_dec_i0_decode_d & i0_legal; // @[el2_dec_decode_ctl.scala 644:46] - wire _T_33 = i0_br_error & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 243:72] - wire _T_36 = io_dec_i0_brp_bits_br_start_error & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 244:94] - wire i0_dp_raw_pm_alu = i0_dec_io_out_pm_alu; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_pm_alu = _T_41 ? 1'h0 : i0_dp_raw_pm_alu; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_fence_i = i0_dec_io_out_fence_i; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_fence_i = _T_41 ? 1'h0 : i0_dp_raw_fence_i; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_fence = i0_dec_io_out_fence; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_fence = _T_41 ? 1'h0 : i0_dp_raw_fence; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_rem = i0_dec_io_out_rem; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_div = i0_dec_io_out_div; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_div = _T_41 ? 1'h0 : i0_dp_raw_div; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_low = i0_dec_io_out_low; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_rs2_sign = i0_dec_io_out_rs2_sign; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_rs1_sign = i0_dec_io_out_rs1_sign; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_mul = i0_dec_io_out_mul; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_mul = _T_41 ? 1'h0 : i0_dp_raw_mul; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_mret = i0_dec_io_out_mret; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_mret = _T_41 ? 1'h0 : i0_dp_raw_mret; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_ecall = i0_dec_io_out_ecall; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_ecall = _T_41 ? 1'h0 : i0_dp_raw_ecall; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_ebreak = i0_dec_io_out_ebreak; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_ebreak = _T_41 ? 1'h0 : i0_dp_raw_ebreak; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_presync = i0_dec_io_out_presync; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_presync = _T_41 ? 1'h0 : i0_dp_raw_presync; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_csr_imm = i0_dec_io_out_csr_imm; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_csr_imm = _T_41 ? 1'h0 : i0_dp_raw_csr_imm; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_csr_set = i0_dec_io_out_csr_set; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_csr_set = _T_41 ? 1'h0 : i0_dp_raw_csr_set; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_csr_clr = i0_dec_io_out_csr_clr; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_csr_clr = _T_41 ? 1'h0 : i0_dp_raw_csr_clr; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_word = i0_dec_io_out_word; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_word = _T_41 ? 1'h0 : i0_dp_raw_word; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_half = i0_dec_io_out_half; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_half = _T_41 ? 1'h0 : i0_dp_raw_half; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_by = i0_dec_io_out_by; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_by = _T_41 ? 1'h0 : i0_dp_raw_by; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_jal = _T_41 ? 1'h0 : i0_dp_raw_jal; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_blt = i0_dec_io_out_blt; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_bge = i0_dec_io_out_bge; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_bne = i0_dec_io_out_bne; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_beq = i0_dec_io_out_beq; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_condbr = _T_41 ? 1'h0 : i0_dp_raw_condbr; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_unsign = i0_dec_io_out_unsign; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_slt = i0_dec_io_out_slt; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_srl = i0_dec_io_out_srl; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_sra = i0_dec_io_out_sra; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_sll = i0_dec_io_out_sll; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_lxor = i0_dec_io_out_lxor; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_lor = i0_dec_io_out_lor; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_land = i0_dec_io_out_land; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_sub = i0_dec_io_out_sub; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_add = i0_dec_io_out_add; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_raw_lsu = i0_dec_io_out_lsu; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_lsu = _T_41 ? 1'h0 : i0_dp_raw_lsu; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_store = i0_dec_io_out_store; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_store = _T_41 ? 1'h0 : i0_dp_raw_store; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_load = i0_dec_io_out_load; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_load = _T_41 ? 1'h0 : i0_dp_raw_load; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_pc = i0_dec_io_out_pc; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_imm20 = _T_41 ? 1'h0 : i0_dp_raw_imm20; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_shimm5 = i0_dec_io_out_shimm5; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_shimm5 = _T_41 ? 1'h0 : i0_dp_raw_shimm5; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_rd = i0_dec_io_out_rd; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_rd = _T_41 ? 1'h0 : i0_dp_raw_rd; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_imm12 = _T_41 ? 1'h0 : i0_dp_raw_imm12; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_rs2 = i0_dec_io_out_rs2; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_rs2 = _T_41 | i0_dp_raw_rs2; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_rs1 = i0_dec_io_out_rs1; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_rs1 = _T_41 | i0_dp_raw_rs1; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_dp_raw_alu = i0_dec_io_out_alu; // @[el2_dec_decode_ctl.scala 156:22 el2_dec_decode_ctl.scala 394:12] - wire i0_dp_alu = _T_41 | i0_dp_raw_alu; // @[el2_dec_decode_ctl.scala 260:50] - wire i0_pcall = i0_dp_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 412:38] - wire _T_44 = i0_dp_condbr | i0_pcall; // @[el2_dec_decode_ctl.scala 274:38] - wire i0_pja = i0_dp_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 414:38] - wire _T_45 = _T_44 | i0_pja; // @[el2_dec_decode_ctl.scala 274:49] - wire i0_pret = i0_dp_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 419:32] - wire i0_predict_br = _T_45 | i0_pret; // @[el2_dec_decode_ctl.scala 274:58] - wire _T_47 = io_dec_i0_brp_bits_hist[1] & i0_brp_valid; // @[el2_dec_decode_ctl.scala 276:55] - wire _T_48 = ~_T_47; // @[el2_dec_decode_ctl.scala 276:26] - wire i0_ap_pc2 = ~io_dec_i0_pc4_d; // @[el2_dec_decode_ctl.scala 278:20] - wire cam_data_reset = io_lsu_nonblock_load_data_valid | io_lsu_nonblock_load_data_error; // @[el2_dec_decode_ctl.scala 311:63] - reg [2:0] cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 347:47] - wire [2:0] _GEN_123 = {{1'd0}, io_lsu_nonblock_load_data_tag}; // @[el2_dec_decode_ctl.scala 322:67] - wire _T_94 = _GEN_123 == cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 322:67] - wire _T_95 = cam_data_reset & _T_94; // @[el2_dec_decode_ctl.scala 322:45] - reg cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 347:47] - wire cam_data_reset_val_0 = _T_95 & cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 322:88] - wire cam_0_valid = cam_data_reset_val_0 ? 1'h0 : cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 326:39] - wire _T_51 = ~cam_0_valid; // @[el2_dec_decode_ctl.scala 303:78] - reg [2:0] cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_120 = _GEN_123 == cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 322:67] - wire _T_121 = cam_data_reset & _T_120; // @[el2_dec_decode_ctl.scala 322:45] - reg cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 347:47] - wire cam_data_reset_val_1 = _T_121 & cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 322:88] - wire cam_1_valid = cam_data_reset_val_1 ? 1'h0 : cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 326:39] - wire _T_54 = ~cam_1_valid; // @[el2_dec_decode_ctl.scala 303:78] - wire _T_57 = cam_0_valid & _T_54; // @[el2_dec_decode_ctl.scala 303:126] - wire [1:0] _T_59 = {io_lsu_nonblock_load_valid_m, 1'h0}; // @[el2_dec_decode_ctl.scala 303:158] - reg [2:0] cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_146 = _GEN_123 == cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 322:67] - wire _T_147 = cam_data_reset & _T_146; // @[el2_dec_decode_ctl.scala 322:45] - reg cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 347:47] - wire cam_data_reset_val_2 = _T_147 & cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 322:88] - wire cam_2_valid = cam_data_reset_val_2 ? 1'h0 : cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 326:39] - wire _T_60 = ~cam_2_valid; // @[el2_dec_decode_ctl.scala 303:78] - wire _T_63 = cam_0_valid & cam_1_valid; // @[el2_dec_decode_ctl.scala 303:126] - wire _T_66 = _T_63 & _T_60; // @[el2_dec_decode_ctl.scala 303:126] - wire [2:0] _T_68 = {io_lsu_nonblock_load_valid_m, 2'h0}; // @[el2_dec_decode_ctl.scala 303:158] - reg [2:0] cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_172 = _GEN_123 == cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 322:67] - wire _T_173 = cam_data_reset & _T_172; // @[el2_dec_decode_ctl.scala 322:45] - reg cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 347:47] - wire cam_data_reset_val_3 = _T_173 & cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 322:88] - wire cam_3_valid = cam_data_reset_val_3 ? 1'h0 : cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 326:39] - wire _T_69 = ~cam_3_valid; // @[el2_dec_decode_ctl.scala 303:78] - wire _T_75 = _T_63 & cam_2_valid; // @[el2_dec_decode_ctl.scala 303:126] - wire _T_78 = _T_75 & _T_69; // @[el2_dec_decode_ctl.scala 303:126] - wire [3:0] _T_80 = {io_lsu_nonblock_load_valid_m, 3'h0}; // @[el2_dec_decode_ctl.scala 303:158] - wire _T_81 = _T_51 & io_lsu_nonblock_load_valid_m; // @[Mux.scala 27:72] + wire _T_510 = postsync_stall & x_d_valid; // @[el2_dec_decode_ctl.scala 579:96] + wire ps_stall_in = _T_509 | _T_510; // @[el2_dec_decode_ctl.scala 579:77] + wire _T_12 = ps_stall_in ^ postsync_stall; // @[el2_dec_decode_ctl.scala 226:32] + wire _T_13 = _T_11 | _T_12; // @[el2_dec_decode_ctl.scala 225:56] + reg flush_final_r; // @[el2_dec_decode_ctl.scala 625:52] + wire _T_14 = io_dec_alu_exu_flush_final ^ flush_final_r; // @[el2_dec_decode_ctl.scala 227:40] + wire _T_15 = _T_13 | _T_14; // @[el2_dec_decode_ctl.scala 226:56] + wire shift_illegal = io_dec_aln_dec_i0_decode_d & _T_507; // @[el2_dec_decode_ctl.scala 543:55] + reg illegal_lockout; // @[el2_dec_decode_ctl.scala 547:54] + wire _T_469 = shift_illegal | illegal_lockout; // @[el2_dec_decode_ctl.scala 546:40] + wire _T_470 = ~flush_final_r; // @[el2_dec_decode_ctl.scala 546:61] + wire illegal_lockout_in = _T_469 & _T_470; // @[el2_dec_decode_ctl.scala 546:59] + wire _T_16 = illegal_lockout_in ^ illegal_lockout; // @[el2_dec_decode_ctl.scala 228:32] + wire i0_legal_decode_d = io_dec_aln_dec_i0_decode_d & i0_legal; // @[el2_dec_decode_ctl.scala 653:54] + wire _T_33 = i0_br_error & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 252:83] + wire _T_36 = io_dec_i0_brp_bits_br_start_error & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 253:105] + wire i0_dp_raw_pm_alu = i0_dec_io_out_pm_alu; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_pm_alu = _T_41 ? 1'h0 : i0_dp_raw_pm_alu; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_fence_i = i0_dec_io_out_fence_i; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_fence_i = _T_41 ? 1'h0 : i0_dp_raw_fence_i; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_fence = i0_dec_io_out_fence; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_fence = _T_41 ? 1'h0 : i0_dp_raw_fence; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_rem = i0_dec_io_out_rem; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_div = i0_dec_io_out_div; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_div = _T_41 ? 1'h0 : i0_dp_raw_div; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_low = i0_dec_io_out_low; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_rs2_sign = i0_dec_io_out_rs2_sign; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_rs1_sign = i0_dec_io_out_rs1_sign; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_mul = i0_dec_io_out_mul; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_mul = _T_41 ? 1'h0 : i0_dp_raw_mul; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_mret = i0_dec_io_out_mret; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_mret = _T_41 ? 1'h0 : i0_dp_raw_mret; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_ecall = i0_dec_io_out_ecall; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_ecall = _T_41 ? 1'h0 : i0_dp_raw_ecall; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_ebreak = i0_dec_io_out_ebreak; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_ebreak = _T_41 ? 1'h0 : i0_dp_raw_ebreak; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_presync = i0_dec_io_out_presync; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_presync = _T_41 ? 1'h0 : i0_dp_raw_presync; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_csr_imm = i0_dec_io_out_csr_imm; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_csr_imm = _T_41 ? 1'h0 : i0_dp_raw_csr_imm; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_csr_set = i0_dec_io_out_csr_set; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_csr_set = _T_41 ? 1'h0 : i0_dp_raw_csr_set; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_csr_clr = i0_dec_io_out_csr_clr; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_csr_clr = _T_41 ? 1'h0 : i0_dp_raw_csr_clr; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_word = i0_dec_io_out_word; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_word = _T_41 ? 1'h0 : i0_dp_raw_word; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_half = i0_dec_io_out_half; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_half = _T_41 ? 1'h0 : i0_dp_raw_half; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_by = i0_dec_io_out_by; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_by = _T_41 ? 1'h0 : i0_dp_raw_by; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_jal = _T_41 ? 1'h0 : i0_dp_raw_jal; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_blt = i0_dec_io_out_blt; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_bge = i0_dec_io_out_bge; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_bne = i0_dec_io_out_bne; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_beq = i0_dec_io_out_beq; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_condbr = _T_41 ? 1'h0 : i0_dp_raw_condbr; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_unsign = i0_dec_io_out_unsign; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_slt = i0_dec_io_out_slt; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_srl = i0_dec_io_out_srl; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_sra = i0_dec_io_out_sra; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_sll = i0_dec_io_out_sll; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_lxor = i0_dec_io_out_lxor; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_lor = i0_dec_io_out_lor; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_land = i0_dec_io_out_land; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_sub = i0_dec_io_out_sub; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_add = i0_dec_io_out_add; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_raw_lsu = i0_dec_io_out_lsu; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_lsu = _T_41 ? 1'h0 : i0_dp_raw_lsu; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_store = i0_dec_io_out_store; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_store = _T_41 ? 1'h0 : i0_dp_raw_store; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_load = i0_dec_io_out_load; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_load = _T_41 ? 1'h0 : i0_dp_raw_load; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_pc = i0_dec_io_out_pc; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_imm20 = _T_41 ? 1'h0 : i0_dp_raw_imm20; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_shimm5 = i0_dec_io_out_shimm5; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_shimm5 = _T_41 ? 1'h0 : i0_dp_raw_shimm5; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_rd = i0_dec_io_out_rd; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_rd = _T_41 ? 1'h0 : i0_dp_raw_rd; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_imm12 = _T_41 ? 1'h0 : i0_dp_raw_imm12; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_rs2 = i0_dec_io_out_rs2; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_rs2 = _T_41 | i0_dp_raw_rs2; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_rs1 = i0_dec_io_out_rs1; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_rs1 = _T_41 | i0_dp_raw_rs1; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_dp_raw_alu = i0_dec_io_out_alu; // @[el2_dec_decode_ctl.scala 166:22 el2_dec_decode_ctl.scala 403:12] + wire i0_dp_alu = _T_41 | i0_dp_raw_alu; // @[el2_dec_decode_ctl.scala 269:50] + wire i0_pcall = i0_dp_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 421:38] + wire _T_44 = i0_dp_condbr | i0_pcall; // @[el2_dec_decode_ctl.scala 283:40] + wire i0_pja = i0_dp_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 423:38] + wire _T_45 = _T_44 | i0_pja; // @[el2_dec_decode_ctl.scala 283:51] + wire i0_pret = i0_dp_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 428:32] + wire i0_predict_br = _T_45 | i0_pret; // @[el2_dec_decode_ctl.scala 283:60] + wire _T_47 = io_dec_i0_brp_bits_hist[1] & i0_brp_valid; // @[el2_dec_decode_ctl.scala 285:55] + wire _T_48 = ~_T_47; // @[el2_dec_decode_ctl.scala 285:26] + wire i0_ap_pc2 = ~io_dec_i0_pc4_d; // @[el2_dec_decode_ctl.scala 287:20] + wire cam_data_reset = io_dctl_busbuff_lsu_nonblock_load_data_valid | io_dctl_busbuff_lsu_nonblock_load_data_error; // @[el2_dec_decode_ctl.scala 320:76] + reg [2:0] cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 356:47] + wire [2:0] _GEN_123 = {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_data_tag}; // @[el2_dec_decode_ctl.scala 331:67] + wire _T_94 = _GEN_123 == cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 331:67] + wire _T_95 = cam_data_reset & _T_94; // @[el2_dec_decode_ctl.scala 331:45] + reg cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 356:47] + wire cam_data_reset_val_0 = _T_95 & cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 331:88] + wire cam_0_valid = cam_data_reset_val_0 ? 1'h0 : cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 335:39] + wire _T_51 = ~cam_0_valid; // @[el2_dec_decode_ctl.scala 312:78] + reg [2:0] cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_120 = _GEN_123 == cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 331:67] + wire _T_121 = cam_data_reset & _T_120; // @[el2_dec_decode_ctl.scala 331:45] + reg cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 356:47] + wire cam_data_reset_val_1 = _T_121 & cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 331:88] + wire cam_1_valid = cam_data_reset_val_1 ? 1'h0 : cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 335:39] + wire _T_54 = ~cam_1_valid; // @[el2_dec_decode_ctl.scala 312:78] + wire _T_57 = cam_0_valid & _T_54; // @[el2_dec_decode_ctl.scala 312:126] + wire [1:0] _T_59 = {io_dctl_busbuff_lsu_nonblock_load_valid_m, 1'h0}; // @[el2_dec_decode_ctl.scala 312:158] + reg [2:0] cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_146 = _GEN_123 == cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 331:67] + wire _T_147 = cam_data_reset & _T_146; // @[el2_dec_decode_ctl.scala 331:45] + reg cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 356:47] + wire cam_data_reset_val_2 = _T_147 & cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 331:88] + wire cam_2_valid = cam_data_reset_val_2 ? 1'h0 : cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 335:39] + wire _T_60 = ~cam_2_valid; // @[el2_dec_decode_ctl.scala 312:78] + wire _T_63 = cam_0_valid & cam_1_valid; // @[el2_dec_decode_ctl.scala 312:126] + wire _T_66 = _T_63 & _T_60; // @[el2_dec_decode_ctl.scala 312:126] + wire [2:0] _T_68 = {io_dctl_busbuff_lsu_nonblock_load_valid_m, 2'h0}; // @[el2_dec_decode_ctl.scala 312:158] + reg [2:0] cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_172 = _GEN_123 == cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 331:67] + wire _T_173 = cam_data_reset & _T_172; // @[el2_dec_decode_ctl.scala 331:45] + reg cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 356:47] + wire cam_data_reset_val_3 = _T_173 & cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 331:88] + wire cam_3_valid = cam_data_reset_val_3 ? 1'h0 : cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 335:39] + wire _T_69 = ~cam_3_valid; // @[el2_dec_decode_ctl.scala 312:78] + wire _T_75 = _T_63 & cam_2_valid; // @[el2_dec_decode_ctl.scala 312:126] + wire _T_78 = _T_75 & _T_69; // @[el2_dec_decode_ctl.scala 312:126] + wire [3:0] _T_80 = {io_dctl_busbuff_lsu_nonblock_load_valid_m, 3'h0}; // @[el2_dec_decode_ctl.scala 312:158] + wire _T_81 = _T_51 & io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[Mux.scala 27:72] wire [1:0] _T_82 = _T_57 ? _T_59 : 2'h0; // @[Mux.scala 27:72] wire [2:0] _T_83 = _T_66 ? _T_68 : 3'h0; // @[Mux.scala 27:72] wire [3:0] _T_84 = _T_78 ? _T_80 : 4'h0; // @[Mux.scala 27:72] @@ -1474,150 +1472,150 @@ module el2_dec_decode_ctl( wire [3:0] cam_wen = _GEN_129 | _T_84; // @[Mux.scala 27:72] reg x_d_bits_i0load; // @[el2_lib.scala 524:16] reg [4:0] x_d_bits_i0rd; // @[el2_lib.scala 524:16] - wire [4:0] nonblock_load_rd = x_d_bits_i0load ? x_d_bits_i0rd : 5'h0; // @[el2_dec_decode_ctl.scala 314:31] - reg [2:0] _T_701; // @[el2_dec_decode_ctl.scala 652:72] - wire [3:0] i0_pipe_en = {io_dec_i0_decode_d,_T_701}; // @[Cat.scala 29:58] - wire _T_707 = |i0_pipe_en[2:1]; // @[el2_dec_decode_ctl.scala 655:49] - wire i0_r_ctl_en = _T_707 | io_clk_override; // @[el2_dec_decode_ctl.scala 655:53] + wire [4:0] nonblock_load_rd = x_d_bits_i0load ? x_d_bits_i0rd : 5'h0; // @[el2_dec_decode_ctl.scala 323:31] + reg [2:0] _T_704; // @[el2_dec_decode_ctl.scala 661:80] + wire [3:0] i0_pipe_en = {io_dec_aln_dec_i0_decode_d,_T_704}; // @[Cat.scala 29:58] + wire _T_710 = |i0_pipe_en[2:1]; // @[el2_dec_decode_ctl.scala 664:49] + wire i0_r_ctl_en = _T_710 | io_clk_override; // @[el2_dec_decode_ctl.scala 664:53] reg nonblock_load_valid_m_delay; // @[Reg.scala 27:20] reg r_d_bits_i0load; // @[el2_lib.scala 524:16] - wire i0_load_kill_wen_r = nonblock_load_valid_m_delay & r_d_bits_i0load; // @[el2_dec_decode_ctl.scala 319:56] - wire [2:0] _GEN_130 = {{1'd0}, io_lsu_nonblock_load_inv_tag_r}; // @[el2_dec_decode_ctl.scala 321:66] - wire _T_91 = _GEN_130 == cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 321:66] - wire _T_92 = io_lsu_nonblock_load_inv_r & _T_91; // @[el2_dec_decode_ctl.scala 321:45] - wire cam_inv_reset_val_0 = _T_92 & cam_0_valid; // @[el2_dec_decode_ctl.scala 321:87] + wire i0_load_kill_wen_r = nonblock_load_valid_m_delay & r_d_bits_i0load; // @[el2_dec_decode_ctl.scala 328:56] + wire [2:0] _GEN_130 = {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_inv_tag_r}; // @[el2_dec_decode_ctl.scala 330:66] + wire _T_91 = _GEN_130 == cam_raw_0_bits_tag; // @[el2_dec_decode_ctl.scala 330:66] + wire _T_92 = io_dctl_busbuff_lsu_nonblock_load_inv_r & _T_91; // @[el2_dec_decode_ctl.scala 330:45] + wire cam_inv_reset_val_0 = _T_92 & cam_0_valid; // @[el2_dec_decode_ctl.scala 330:87] reg r_d_bits_i0v; // @[el2_lib.scala 524:16] - wire _T_743 = ~io_dec_tlu_flush_lower_wb; // @[el2_dec_decode_ctl.scala 687:51] - wire r_d_in_bits_i0v = r_d_bits_i0v & _T_743; // @[el2_dec_decode_ctl.scala 687:49] - wire _T_754 = ~io_dec_tlu_i0_kill_writeb_r; // @[el2_dec_decode_ctl.scala 695:47] - wire i0_wen_r = r_d_in_bits_i0v & _T_754; // @[el2_dec_decode_ctl.scala 695:45] + wire _T_746 = ~io_dec_tlu_flush_lower_wb; // @[el2_dec_decode_ctl.scala 696:51] + wire r_d_in_bits_i0v = r_d_bits_i0v & _T_746; // @[el2_dec_decode_ctl.scala 696:49] + wire _T_757 = ~io_dec_tlu_i0_kill_writeb_r; // @[el2_dec_decode_ctl.scala 704:47] + wire i0_wen_r = r_d_in_bits_i0v & _T_757; // @[el2_dec_decode_ctl.scala 704:45] reg [4:0] r_d_bits_i0rd; // @[el2_lib.scala 524:16] - reg [4:0] cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_103 = r_d_bits_i0rd == cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 334:85] - wire _T_104 = i0_wen_r & _T_103; // @[el2_dec_decode_ctl.scala 334:64] - reg cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_106 = _T_104 & cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 334:105] - wire _T_107 = cam_inv_reset_val_0 | _T_106; // @[el2_dec_decode_ctl.scala 334:44] - wire _GEN_52 = _T_107 ? 1'h0 : cam_0_valid; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_55 = _T_107 ? 1'h0 : cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_56 = cam_wen[0] | _GEN_52; // @[el2_dec_decode_ctl.scala 329:28] - wire _GEN_57 = cam_wen[0] ? 1'h0 : _GEN_55; // @[el2_dec_decode_ctl.scala 329:28] - wire _T_110 = nonblock_load_valid_m_delay & _T_91; // @[el2_dec_decode_ctl.scala 339:44] - wire _T_112 = _T_110 & cam_0_valid; // @[el2_dec_decode_ctl.scala 339:100] - wire nonblock_load_write_0 = _T_94 & cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 348:71] - wire _T_117 = _GEN_130 == cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 321:66] - wire _T_118 = io_lsu_nonblock_load_inv_r & _T_117; // @[el2_dec_decode_ctl.scala 321:45] - wire cam_inv_reset_val_1 = _T_118 & cam_1_valid; // @[el2_dec_decode_ctl.scala 321:87] - reg [4:0] cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_129 = r_d_bits_i0rd == cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 334:85] - wire _T_130 = i0_wen_r & _T_129; // @[el2_dec_decode_ctl.scala 334:64] - reg cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_132 = _T_130 & cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 334:105] - wire _T_133 = cam_inv_reset_val_1 | _T_132; // @[el2_dec_decode_ctl.scala 334:44] - wire _GEN_63 = _T_133 ? 1'h0 : cam_1_valid; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_66 = _T_133 ? 1'h0 : cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_67 = cam_wen[1] | _GEN_63; // @[el2_dec_decode_ctl.scala 329:28] - wire _GEN_68 = cam_wen[1] ? 1'h0 : _GEN_66; // @[el2_dec_decode_ctl.scala 329:28] - wire _T_136 = nonblock_load_valid_m_delay & _T_117; // @[el2_dec_decode_ctl.scala 339:44] - wire _T_138 = _T_136 & cam_1_valid; // @[el2_dec_decode_ctl.scala 339:100] - wire nonblock_load_write_1 = _T_120 & cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 348:71] - wire _T_143 = _GEN_130 == cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 321:66] - wire _T_144 = io_lsu_nonblock_load_inv_r & _T_143; // @[el2_dec_decode_ctl.scala 321:45] - wire cam_inv_reset_val_2 = _T_144 & cam_2_valid; // @[el2_dec_decode_ctl.scala 321:87] - reg [4:0] cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_155 = r_d_bits_i0rd == cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 334:85] - wire _T_156 = i0_wen_r & _T_155; // @[el2_dec_decode_ctl.scala 334:64] - reg cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_158 = _T_156 & cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 334:105] - wire _T_159 = cam_inv_reset_val_2 | _T_158; // @[el2_dec_decode_ctl.scala 334:44] - wire _GEN_74 = _T_159 ? 1'h0 : cam_2_valid; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_77 = _T_159 ? 1'h0 : cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_78 = cam_wen[2] | _GEN_74; // @[el2_dec_decode_ctl.scala 329:28] - wire _GEN_79 = cam_wen[2] ? 1'h0 : _GEN_77; // @[el2_dec_decode_ctl.scala 329:28] - wire _T_162 = nonblock_load_valid_m_delay & _T_143; // @[el2_dec_decode_ctl.scala 339:44] - wire _T_164 = _T_162 & cam_2_valid; // @[el2_dec_decode_ctl.scala 339:100] - wire nonblock_load_write_2 = _T_146 & cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 348:71] - wire _T_169 = _GEN_130 == cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 321:66] - wire _T_170 = io_lsu_nonblock_load_inv_r & _T_169; // @[el2_dec_decode_ctl.scala 321:45] - wire cam_inv_reset_val_3 = _T_170 & cam_3_valid; // @[el2_dec_decode_ctl.scala 321:87] - reg [4:0] cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_181 = r_d_bits_i0rd == cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 334:85] - wire _T_182 = i0_wen_r & _T_181; // @[el2_dec_decode_ctl.scala 334:64] - reg cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 347:47] - wire _T_184 = _T_182 & cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 334:105] - wire _T_185 = cam_inv_reset_val_3 | _T_184; // @[el2_dec_decode_ctl.scala 334:44] - wire _GEN_85 = _T_185 ? 1'h0 : cam_3_valid; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_88 = _T_185 ? 1'h0 : cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 334:131] - wire _GEN_89 = cam_wen[3] | _GEN_85; // @[el2_dec_decode_ctl.scala 329:28] - wire _GEN_90 = cam_wen[3] ? 1'h0 : _GEN_88; // @[el2_dec_decode_ctl.scala 329:28] - wire _T_188 = nonblock_load_valid_m_delay & _T_169; // @[el2_dec_decode_ctl.scala 339:44] - wire _T_190 = _T_188 & cam_3_valid; // @[el2_dec_decode_ctl.scala 339:100] - wire nonblock_load_write_3 = _T_172 & cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 348:71] - wire _T_195 = r_d_bits_i0rd == io_dec_nonblock_load_waddr; // @[el2_dec_decode_ctl.scala 353:49] - wire nonblock_load_cancel = _T_195 & i0_wen_r; // @[el2_dec_decode_ctl.scala 353:81] - wire _T_196 = nonblock_load_write_0 | nonblock_load_write_1; // @[el2_dec_decode_ctl.scala 354:95] - wire _T_197 = _T_196 | nonblock_load_write_2; // @[el2_dec_decode_ctl.scala 354:95] - wire _T_198 = _T_197 | nonblock_load_write_3; // @[el2_dec_decode_ctl.scala 354:95] - wire _T_200 = io_lsu_nonblock_load_data_valid & _T_198; // @[el2_dec_decode_ctl.scala 354:64] - wire _T_201 = ~nonblock_load_cancel; // @[el2_dec_decode_ctl.scala 354:109] - wire _T_203 = nonblock_load_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 355:54] - wire _T_204 = _T_203 & io_lsu_nonblock_load_valid_m; // @[el2_dec_decode_ctl.scala 355:66] - wire _T_205 = _T_204 & io_dec_i0_rs1_en_d; // @[el2_dec_decode_ctl.scala 355:97] - wire [4:0] i0r_rs2 = io_dec_i0_instr_d[24:20]; // @[el2_dec_decode_ctl.scala 621:16] - wire _T_206 = nonblock_load_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 355:137] - wire _T_207 = _T_206 & io_lsu_nonblock_load_valid_m; // @[el2_dec_decode_ctl.scala 355:149] - wire _T_208 = _T_207 & io_dec_i0_rs2_en_d; // @[el2_dec_decode_ctl.scala 355:180] - wire i0_nonblock_boundary_stall = _T_205 | _T_208; // @[el2_dec_decode_ctl.scala 355:118] + reg [4:0] cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_103 = r_d_bits_i0rd == cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 343:85] + wire _T_104 = i0_wen_r & _T_103; // @[el2_dec_decode_ctl.scala 343:64] + reg cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_106 = _T_104 & cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 343:105] + wire _T_107 = cam_inv_reset_val_0 | _T_106; // @[el2_dec_decode_ctl.scala 343:44] + wire _GEN_52 = _T_107 ? 1'h0 : cam_0_valid; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_55 = _T_107 ? 1'h0 : cam_raw_0_bits_wb; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_56 = cam_wen[0] | _GEN_52; // @[el2_dec_decode_ctl.scala 338:28] + wire _GEN_57 = cam_wen[0] ? 1'h0 : _GEN_55; // @[el2_dec_decode_ctl.scala 338:28] + wire _T_110 = nonblock_load_valid_m_delay & _T_91; // @[el2_dec_decode_ctl.scala 348:44] + wire _T_112 = _T_110 & cam_0_valid; // @[el2_dec_decode_ctl.scala 348:113] + wire nonblock_load_write_0 = _T_94 & cam_raw_0_valid; // @[el2_dec_decode_ctl.scala 357:71] + wire _T_117 = _GEN_130 == cam_raw_1_bits_tag; // @[el2_dec_decode_ctl.scala 330:66] + wire _T_118 = io_dctl_busbuff_lsu_nonblock_load_inv_r & _T_117; // @[el2_dec_decode_ctl.scala 330:45] + wire cam_inv_reset_val_1 = _T_118 & cam_1_valid; // @[el2_dec_decode_ctl.scala 330:87] + reg [4:0] cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_129 = r_d_bits_i0rd == cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 343:85] + wire _T_130 = i0_wen_r & _T_129; // @[el2_dec_decode_ctl.scala 343:64] + reg cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_132 = _T_130 & cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 343:105] + wire _T_133 = cam_inv_reset_val_1 | _T_132; // @[el2_dec_decode_ctl.scala 343:44] + wire _GEN_63 = _T_133 ? 1'h0 : cam_1_valid; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_66 = _T_133 ? 1'h0 : cam_raw_1_bits_wb; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_67 = cam_wen[1] | _GEN_63; // @[el2_dec_decode_ctl.scala 338:28] + wire _GEN_68 = cam_wen[1] ? 1'h0 : _GEN_66; // @[el2_dec_decode_ctl.scala 338:28] + wire _T_136 = nonblock_load_valid_m_delay & _T_117; // @[el2_dec_decode_ctl.scala 348:44] + wire _T_138 = _T_136 & cam_1_valid; // @[el2_dec_decode_ctl.scala 348:113] + wire nonblock_load_write_1 = _T_120 & cam_raw_1_valid; // @[el2_dec_decode_ctl.scala 357:71] + wire _T_143 = _GEN_130 == cam_raw_2_bits_tag; // @[el2_dec_decode_ctl.scala 330:66] + wire _T_144 = io_dctl_busbuff_lsu_nonblock_load_inv_r & _T_143; // @[el2_dec_decode_ctl.scala 330:45] + wire cam_inv_reset_val_2 = _T_144 & cam_2_valid; // @[el2_dec_decode_ctl.scala 330:87] + reg [4:0] cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_155 = r_d_bits_i0rd == cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 343:85] + wire _T_156 = i0_wen_r & _T_155; // @[el2_dec_decode_ctl.scala 343:64] + reg cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_158 = _T_156 & cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 343:105] + wire _T_159 = cam_inv_reset_val_2 | _T_158; // @[el2_dec_decode_ctl.scala 343:44] + wire _GEN_74 = _T_159 ? 1'h0 : cam_2_valid; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_77 = _T_159 ? 1'h0 : cam_raw_2_bits_wb; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_78 = cam_wen[2] | _GEN_74; // @[el2_dec_decode_ctl.scala 338:28] + wire _GEN_79 = cam_wen[2] ? 1'h0 : _GEN_77; // @[el2_dec_decode_ctl.scala 338:28] + wire _T_162 = nonblock_load_valid_m_delay & _T_143; // @[el2_dec_decode_ctl.scala 348:44] + wire _T_164 = _T_162 & cam_2_valid; // @[el2_dec_decode_ctl.scala 348:113] + wire nonblock_load_write_2 = _T_146 & cam_raw_2_valid; // @[el2_dec_decode_ctl.scala 357:71] + wire _T_169 = _GEN_130 == cam_raw_3_bits_tag; // @[el2_dec_decode_ctl.scala 330:66] + wire _T_170 = io_dctl_busbuff_lsu_nonblock_load_inv_r & _T_169; // @[el2_dec_decode_ctl.scala 330:45] + wire cam_inv_reset_val_3 = _T_170 & cam_3_valid; // @[el2_dec_decode_ctl.scala 330:87] + reg [4:0] cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_181 = r_d_bits_i0rd == cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 343:85] + wire _T_182 = i0_wen_r & _T_181; // @[el2_dec_decode_ctl.scala 343:64] + reg cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 356:47] + wire _T_184 = _T_182 & cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 343:105] + wire _T_185 = cam_inv_reset_val_3 | _T_184; // @[el2_dec_decode_ctl.scala 343:44] + wire _GEN_85 = _T_185 ? 1'h0 : cam_3_valid; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_88 = _T_185 ? 1'h0 : cam_raw_3_bits_wb; // @[el2_dec_decode_ctl.scala 343:131] + wire _GEN_89 = cam_wen[3] | _GEN_85; // @[el2_dec_decode_ctl.scala 338:28] + wire _GEN_90 = cam_wen[3] ? 1'h0 : _GEN_88; // @[el2_dec_decode_ctl.scala 338:28] + wire _T_188 = nonblock_load_valid_m_delay & _T_169; // @[el2_dec_decode_ctl.scala 348:44] + wire _T_190 = _T_188 & cam_3_valid; // @[el2_dec_decode_ctl.scala 348:113] + wire nonblock_load_write_3 = _T_172 & cam_raw_3_valid; // @[el2_dec_decode_ctl.scala 357:71] + wire _T_195 = r_d_bits_i0rd == io_dec_nonblock_load_waddr; // @[el2_dec_decode_ctl.scala 362:49] + wire nonblock_load_cancel = _T_195 & i0_wen_r; // @[el2_dec_decode_ctl.scala 362:81] + wire _T_196 = nonblock_load_write_0 | nonblock_load_write_1; // @[el2_dec_decode_ctl.scala 363:108] + wire _T_197 = _T_196 | nonblock_load_write_2; // @[el2_dec_decode_ctl.scala 363:108] + wire _T_198 = _T_197 | nonblock_load_write_3; // @[el2_dec_decode_ctl.scala 363:108] + wire _T_200 = io_dctl_busbuff_lsu_nonblock_load_data_valid & _T_198; // @[el2_dec_decode_ctl.scala 363:77] + wire _T_201 = ~nonblock_load_cancel; // @[el2_dec_decode_ctl.scala 363:122] + wire _T_203 = nonblock_load_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 364:54] + wire _T_204 = _T_203 & io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[el2_dec_decode_ctl.scala 364:66] + wire _T_205 = _T_204 & io_decode_exu_dec_i0_rs1_en_d; // @[el2_dec_decode_ctl.scala 364:110] + wire [4:0] i0r_rs2 = io_dec_i0_instr_d[24:20]; // @[el2_dec_decode_ctl.scala 630:16] + wire _T_206 = nonblock_load_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 364:161] + wire _T_207 = _T_206 & io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[el2_dec_decode_ctl.scala 364:173] + wire _T_208 = _T_207 & io_decode_exu_dec_i0_rs2_en_d; // @[el2_dec_decode_ctl.scala 364:217] + wire i0_nonblock_boundary_stall = _T_205 | _T_208; // @[el2_dec_decode_ctl.scala 364:142] wire [4:0] _T_210 = nonblock_load_write_0 ? 5'h1f : 5'h0; // @[Bitwise.scala 72:12] - wire [4:0] _T_211 = _T_210 & cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 359:88] - wire _T_212 = io_dec_i0_rs1_en_d & cam_0_valid; // @[el2_dec_decode_ctl.scala 359:126] - wire _T_213 = cam_raw_0_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 359:159] - wire _T_214 = _T_212 & _T_213; // @[el2_dec_decode_ctl.scala 359:141] - wire _T_215 = io_dec_i0_rs2_en_d & cam_0_valid; // @[el2_dec_decode_ctl.scala 359:192] - wire _T_216 = cam_raw_0_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 359:225] - wire _T_217 = _T_215 & _T_216; // @[el2_dec_decode_ctl.scala 359:207] + wire [4:0] _T_211 = _T_210 & cam_raw_0_bits_rd; // @[el2_dec_decode_ctl.scala 368:88] + wire _T_212 = io_decode_exu_dec_i0_rs1_en_d & cam_0_valid; // @[el2_dec_decode_ctl.scala 368:137] + wire _T_213 = cam_raw_0_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 368:170] + wire _T_214 = _T_212 & _T_213; // @[el2_dec_decode_ctl.scala 368:152] + wire _T_215 = io_decode_exu_dec_i0_rs2_en_d & cam_0_valid; // @[el2_dec_decode_ctl.scala 368:214] + wire _T_216 = cam_raw_0_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 368:247] + wire _T_217 = _T_215 & _T_216; // @[el2_dec_decode_ctl.scala 368:229] wire [4:0] _T_219 = nonblock_load_write_1 ? 5'h1f : 5'h0; // @[Bitwise.scala 72:12] - wire [4:0] _T_220 = _T_219 & cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 359:88] - wire _T_221 = io_dec_i0_rs1_en_d & cam_1_valid; // @[el2_dec_decode_ctl.scala 359:126] - wire _T_222 = cam_raw_1_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 359:159] - wire _T_223 = _T_221 & _T_222; // @[el2_dec_decode_ctl.scala 359:141] - wire _T_224 = io_dec_i0_rs2_en_d & cam_1_valid; // @[el2_dec_decode_ctl.scala 359:192] - wire _T_225 = cam_raw_1_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 359:225] - wire _T_226 = _T_224 & _T_225; // @[el2_dec_decode_ctl.scala 359:207] + wire [4:0] _T_220 = _T_219 & cam_raw_1_bits_rd; // @[el2_dec_decode_ctl.scala 368:88] + wire _T_221 = io_decode_exu_dec_i0_rs1_en_d & cam_1_valid; // @[el2_dec_decode_ctl.scala 368:137] + wire _T_222 = cam_raw_1_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 368:170] + wire _T_223 = _T_221 & _T_222; // @[el2_dec_decode_ctl.scala 368:152] + wire _T_224 = io_decode_exu_dec_i0_rs2_en_d & cam_1_valid; // @[el2_dec_decode_ctl.scala 368:214] + wire _T_225 = cam_raw_1_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 368:247] + wire _T_226 = _T_224 & _T_225; // @[el2_dec_decode_ctl.scala 368:229] wire [4:0] _T_228 = nonblock_load_write_2 ? 5'h1f : 5'h0; // @[Bitwise.scala 72:12] - wire [4:0] _T_229 = _T_228 & cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 359:88] - wire _T_230 = io_dec_i0_rs1_en_d & cam_2_valid; // @[el2_dec_decode_ctl.scala 359:126] - wire _T_231 = cam_raw_2_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 359:159] - wire _T_232 = _T_230 & _T_231; // @[el2_dec_decode_ctl.scala 359:141] - wire _T_233 = io_dec_i0_rs2_en_d & cam_2_valid; // @[el2_dec_decode_ctl.scala 359:192] - wire _T_234 = cam_raw_2_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 359:225] - wire _T_235 = _T_233 & _T_234; // @[el2_dec_decode_ctl.scala 359:207] + wire [4:0] _T_229 = _T_228 & cam_raw_2_bits_rd; // @[el2_dec_decode_ctl.scala 368:88] + wire _T_230 = io_decode_exu_dec_i0_rs1_en_d & cam_2_valid; // @[el2_dec_decode_ctl.scala 368:137] + wire _T_231 = cam_raw_2_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 368:170] + wire _T_232 = _T_230 & _T_231; // @[el2_dec_decode_ctl.scala 368:152] + wire _T_233 = io_decode_exu_dec_i0_rs2_en_d & cam_2_valid; // @[el2_dec_decode_ctl.scala 368:214] + wire _T_234 = cam_raw_2_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 368:247] + wire _T_235 = _T_233 & _T_234; // @[el2_dec_decode_ctl.scala 368:229] wire [4:0] _T_237 = nonblock_load_write_3 ? 5'h1f : 5'h0; // @[Bitwise.scala 72:12] - wire [4:0] _T_238 = _T_237 & cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 359:88] - wire _T_239 = io_dec_i0_rs1_en_d & cam_3_valid; // @[el2_dec_decode_ctl.scala 359:126] - wire _T_240 = cam_raw_3_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 359:159] - wire _T_241 = _T_239 & _T_240; // @[el2_dec_decode_ctl.scala 359:141] - wire _T_242 = io_dec_i0_rs2_en_d & cam_3_valid; // @[el2_dec_decode_ctl.scala 359:192] - wire _T_243 = cam_raw_3_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 359:225] - wire _T_244 = _T_242 & _T_243; // @[el2_dec_decode_ctl.scala 359:207] - wire [4:0] _T_245 = _T_211 | _T_220; // @[el2_dec_decode_ctl.scala 360:69] - wire [4:0] _T_246 = _T_245 | _T_229; // @[el2_dec_decode_ctl.scala 360:69] - wire _T_247 = _T_214 | _T_223; // @[el2_dec_decode_ctl.scala 360:102] - wire _T_248 = _T_247 | _T_232; // @[el2_dec_decode_ctl.scala 360:102] - wire ld_stall_1 = _T_248 | _T_241; // @[el2_dec_decode_ctl.scala 360:102] - wire _T_249 = _T_217 | _T_226; // @[el2_dec_decode_ctl.scala 360:134] - wire _T_250 = _T_249 | _T_235; // @[el2_dec_decode_ctl.scala 360:134] - wire ld_stall_2 = _T_250 | _T_244; // @[el2_dec_decode_ctl.scala 360:134] - wire _T_251 = ld_stall_1 | ld_stall_2; // @[el2_dec_decode_ctl.scala 362:38] - wire i0_nonblock_load_stall = _T_251 | i0_nonblock_boundary_stall; // @[el2_dec_decode_ctl.scala 362:51] - wire _T_253 = ~i0_predict_br; // @[el2_dec_decode_ctl.scala 371:34] + wire [4:0] _T_238 = _T_237 & cam_raw_3_bits_rd; // @[el2_dec_decode_ctl.scala 368:88] + wire _T_239 = io_decode_exu_dec_i0_rs1_en_d & cam_3_valid; // @[el2_dec_decode_ctl.scala 368:137] + wire _T_240 = cam_raw_3_bits_rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 368:170] + wire _T_241 = _T_239 & _T_240; // @[el2_dec_decode_ctl.scala 368:152] + wire _T_242 = io_decode_exu_dec_i0_rs2_en_d & cam_3_valid; // @[el2_dec_decode_ctl.scala 368:214] + wire _T_243 = cam_raw_3_bits_rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 368:247] + wire _T_244 = _T_242 & _T_243; // @[el2_dec_decode_ctl.scala 368:229] + wire [4:0] _T_245 = _T_211 | _T_220; // @[el2_dec_decode_ctl.scala 369:69] + wire [4:0] _T_246 = _T_245 | _T_229; // @[el2_dec_decode_ctl.scala 369:69] + wire _T_247 = _T_214 | _T_223; // @[el2_dec_decode_ctl.scala 369:102] + wire _T_248 = _T_247 | _T_232; // @[el2_dec_decode_ctl.scala 369:102] + wire ld_stall_1 = _T_248 | _T_241; // @[el2_dec_decode_ctl.scala 369:102] + wire _T_249 = _T_217 | _T_226; // @[el2_dec_decode_ctl.scala 369:134] + wire _T_250 = _T_249 | _T_235; // @[el2_dec_decode_ctl.scala 369:134] + wire ld_stall_2 = _T_250 | _T_244; // @[el2_dec_decode_ctl.scala 369:134] + wire _T_251 = ld_stall_1 | ld_stall_2; // @[el2_dec_decode_ctl.scala 371:38] + wire i0_nonblock_load_stall = _T_251 | i0_nonblock_boundary_stall; // @[el2_dec_decode_ctl.scala 371:51] + wire _T_253 = ~i0_predict_br; // @[el2_dec_decode_ctl.scala 380:34] wire [3:0] _T_255 = i0_legal_decode_d ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire csr_read = i0_dp_csr_read & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 455:36] - wire _T_256 = csr_read & io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 383:16] - wire _T_258 = ~csr_read; // @[el2_dec_decode_ctl.scala 384:6] - wire _T_259 = _T_258 & io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 384:16] - wire _T_261 = ~io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 385:18] - wire _T_262 = csr_read & _T_261; // @[el2_dec_decode_ctl.scala 385:16] + wire csr_read = i0_dp_csr_read & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 464:36] + wire _T_256 = csr_read & io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 392:16] + wire _T_258 = ~csr_read; // @[el2_dec_decode_ctl.scala 393:6] + wire _T_259 = _T_258 & io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 393:16] + wire _T_261 = ~io_dec_csr_wen_unq_d; // @[el2_dec_decode_ctl.scala 394:18] + wire _T_262 = csr_read & _T_261; // @[el2_dec_decode_ctl.scala 394:16] wire [3:0] _T_264 = i0_dp_mul ? 4'h1 : 4'h0; // @[Mux.scala 98:16] wire [3:0] _T_265 = i0_dp_load ? 4'h2 : _T_264; // @[Mux.scala 98:16] wire [3:0] _T_266 = i0_dp_store ? 4'h3 : _T_265; // @[Mux.scala 98:16] @@ -1632,143 +1630,143 @@ module el2_dec_decode_ctl( wire [3:0] _T_275 = i0_dp_mret ? 4'hc : _T_274; // @[Mux.scala 98:16] wire [3:0] _T_276 = i0_dp_condbr ? 4'hd : _T_275; // @[Mux.scala 98:16] wire [3:0] _T_277 = i0_dp_jal ? 4'he : _T_276; // @[Mux.scala 98:16] - reg lsu_idle; // @[el2_dec_decode_ctl.scala 396:45] - wire _T_333 = ~i0_pcall_case; // @[el2_dec_decode_ctl.scala 420:35] - wire _T_334 = i0_dp_jal & _T_333; // @[el2_dec_decode_ctl.scala 420:32] - wire _T_335 = ~i0_pja_case; // @[el2_dec_decode_ctl.scala 420:52] - wire _T_336 = _T_334 & _T_335; // @[el2_dec_decode_ctl.scala 420:50] - wire _T_337 = ~i0_pret_case; // @[el2_dec_decode_ctl.scala 420:67] - reg _T_339; // @[el2_dec_decode_ctl.scala 432:58] - wire lsu_decode_d = i0_legal_decode_d & i0_dp_lsu; // @[el2_dec_decode_ctl.scala 574:40] - wire _T_902 = i0_dp_load | i0_dp_store; // @[el2_dec_decode_ctl.scala 788:43] + reg lsu_idle; // @[el2_dec_decode_ctl.scala 405:45] + wire _T_333 = ~i0_pcall_case; // @[el2_dec_decode_ctl.scala 429:35] + wire _T_334 = i0_dp_jal & _T_333; // @[el2_dec_decode_ctl.scala 429:32] + wire _T_335 = ~i0_pja_case; // @[el2_dec_decode_ctl.scala 429:52] + wire _T_336 = _T_334 & _T_335; // @[el2_dec_decode_ctl.scala 429:50] + wire _T_337 = ~i0_pret_case; // @[el2_dec_decode_ctl.scala 429:67] + reg _T_339; // @[el2_dec_decode_ctl.scala 441:69] + wire lsu_decode_d = i0_legal_decode_d & i0_dp_lsu; // @[el2_dec_decode_ctl.scala 583:40] + wire _T_905 = i0_dp_load | i0_dp_store; // @[el2_dec_decode_ctl.scala 797:43] reg x_d_bits_i0v; // @[el2_lib.scala 524:16] - wire _T_876 = io_dec_i0_rs1_en_d & x_d_bits_i0v; // @[el2_dec_decode_ctl.scala 768:48] - wire _T_877 = x_d_bits_i0rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 768:80] - wire i0_rs1_depend_i0_x = _T_876 & _T_877; // @[el2_dec_decode_ctl.scala 768:63] - wire _T_878 = io_dec_i0_rs1_en_d & r_d_bits_i0v; // @[el2_dec_decode_ctl.scala 769:48] - wire _T_879 = r_d_bits_i0rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 769:80] - wire i0_rs1_depend_i0_r = _T_878 & _T_879; // @[el2_dec_decode_ctl.scala 769:63] - wire [1:0] _T_891 = i0_rs1_depend_i0_r ? 2'h2 : 2'h0; // @[el2_dec_decode_ctl.scala 775:63] - wire [1:0] i0_rs1_depth_d = i0_rs1_depend_i0_x ? 2'h1 : _T_891; // @[el2_dec_decode_ctl.scala 775:24] - wire _T_904 = _T_902 & i0_rs1_depth_d[0]; // @[el2_dec_decode_ctl.scala 788:58] + wire _T_879 = io_decode_exu_dec_i0_rs1_en_d & x_d_bits_i0v; // @[el2_dec_decode_ctl.scala 777:59] + wire _T_880 = x_d_bits_i0rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 777:91] + wire i0_rs1_depend_i0_x = _T_879 & _T_880; // @[el2_dec_decode_ctl.scala 777:74] + wire _T_881 = io_decode_exu_dec_i0_rs1_en_d & r_d_bits_i0v; // @[el2_dec_decode_ctl.scala 778:59] + wire _T_882 = r_d_bits_i0rd == i0r_rs1; // @[el2_dec_decode_ctl.scala 778:91] + wire i0_rs1_depend_i0_r = _T_881 & _T_882; // @[el2_dec_decode_ctl.scala 778:74] + wire [1:0] _T_894 = i0_rs1_depend_i0_r ? 2'h2 : 2'h0; // @[el2_dec_decode_ctl.scala 784:63] + wire [1:0] i0_rs1_depth_d = i0_rs1_depend_i0_x ? 2'h1 : _T_894; // @[el2_dec_decode_ctl.scala 784:24] + wire _T_907 = _T_905 & i0_rs1_depth_d[0]; // @[el2_dec_decode_ctl.scala 797:58] reg i0_x_c_load; // @[Reg.scala 15:16] reg i0_r_c_load; // @[Reg.scala 15:16] - wire _T_887_load = i0_rs1_depend_i0_r & i0_r_c_load; // @[el2_dec_decode_ctl.scala 774:61] - wire i0_rs1_class_d_load = i0_rs1_depend_i0_x ? i0_x_c_load : _T_887_load; // @[el2_dec_decode_ctl.scala 774:24] - wire load_ldst_bypass_d = _T_904 & i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 788:78] - wire _T_880 = io_dec_i0_rs2_en_d & x_d_bits_i0v; // @[el2_dec_decode_ctl.scala 771:48] - wire _T_881 = x_d_bits_i0rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 771:80] - wire i0_rs2_depend_i0_x = _T_880 & _T_881; // @[el2_dec_decode_ctl.scala 771:63] - wire _T_882 = io_dec_i0_rs2_en_d & r_d_bits_i0v; // @[el2_dec_decode_ctl.scala 772:48] - wire _T_883 = r_d_bits_i0rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 772:80] - wire i0_rs2_depend_i0_r = _T_882 & _T_883; // @[el2_dec_decode_ctl.scala 772:63] - wire [1:0] _T_900 = i0_rs2_depend_i0_r ? 2'h2 : 2'h0; // @[el2_dec_decode_ctl.scala 777:63] - wire [1:0] i0_rs2_depth_d = i0_rs2_depend_i0_x ? 2'h1 : _T_900; // @[el2_dec_decode_ctl.scala 777:24] - wire _T_907 = i0_dp_store & i0_rs2_depth_d[0]; // @[el2_dec_decode_ctl.scala 789:43] - wire _T_896_load = i0_rs2_depend_i0_r & i0_r_c_load; // @[el2_dec_decode_ctl.scala 776:61] - wire i0_rs2_class_d_load = i0_rs2_depend_i0_x ? i0_x_c_load : _T_896_load; // @[el2_dec_decode_ctl.scala 776:24] - wire store_data_bypass_d = _T_907 & i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 789:63] - wire _T_349 = i0_dp_csr_clr | i0_dp_csr_set; // @[el2_dec_decode_ctl.scala 463:42] + wire _T_890_load = i0_rs1_depend_i0_r & i0_r_c_load; // @[el2_dec_decode_ctl.scala 783:61] + wire i0_rs1_class_d_load = i0_rs1_depend_i0_x ? i0_x_c_load : _T_890_load; // @[el2_dec_decode_ctl.scala 783:24] + wire load_ldst_bypass_d = _T_907 & i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 797:78] + wire _T_883 = io_decode_exu_dec_i0_rs2_en_d & x_d_bits_i0v; // @[el2_dec_decode_ctl.scala 780:59] + wire _T_884 = x_d_bits_i0rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 780:91] + wire i0_rs2_depend_i0_x = _T_883 & _T_884; // @[el2_dec_decode_ctl.scala 780:74] + wire _T_885 = io_decode_exu_dec_i0_rs2_en_d & r_d_bits_i0v; // @[el2_dec_decode_ctl.scala 781:59] + wire _T_886 = r_d_bits_i0rd == i0r_rs2; // @[el2_dec_decode_ctl.scala 781:91] + wire i0_rs2_depend_i0_r = _T_885 & _T_886; // @[el2_dec_decode_ctl.scala 781:74] + wire [1:0] _T_903 = i0_rs2_depend_i0_r ? 2'h2 : 2'h0; // @[el2_dec_decode_ctl.scala 786:63] + wire [1:0] i0_rs2_depth_d = i0_rs2_depend_i0_x ? 2'h1 : _T_903; // @[el2_dec_decode_ctl.scala 786:24] + wire _T_910 = i0_dp_store & i0_rs2_depth_d[0]; // @[el2_dec_decode_ctl.scala 798:43] + wire _T_899_load = i0_rs2_depend_i0_r & i0_r_c_load; // @[el2_dec_decode_ctl.scala 785:61] + wire i0_rs2_class_d_load = i0_rs2_depend_i0_x ? i0_x_c_load : _T_899_load; // @[el2_dec_decode_ctl.scala 785:24] + wire store_data_bypass_d = _T_910 & i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 798:63] + wire _T_349 = i0_dp_csr_clr | i0_dp_csr_set; // @[el2_dec_decode_ctl.scala 472:42] reg r_d_bits_csrwen; // @[el2_lib.scala 524:16] reg r_d_valid; // @[el2_lib.scala 524:16] - wire _T_352 = r_d_bits_csrwen & r_d_valid; // @[el2_dec_decode_ctl.scala 471:39] + wire _T_352 = r_d_bits_csrwen & r_d_valid; // @[el2_dec_decode_ctl.scala 480:39] reg [11:0] r_d_bits_csrwaddr; // @[el2_lib.scala 524:16] - wire _T_355 = r_d_bits_csrwaddr == 12'h300; // @[el2_dec_decode_ctl.scala 474:50] - wire _T_356 = r_d_bits_csrwaddr == 12'h304; // @[el2_dec_decode_ctl.scala 474:85] - wire _T_357 = _T_355 | _T_356; // @[el2_dec_decode_ctl.scala 474:64] - wire _T_358 = _T_357 & r_d_bits_csrwen; // @[el2_dec_decode_ctl.scala 474:100] - wire _T_359 = _T_358 & r_d_valid; // @[el2_dec_decode_ctl.scala 474:118] - wire _T_360 = ~io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec_decode_ctl.scala 474:132] - reg csr_read_x; // @[el2_dec_decode_ctl.scala 476:52] - reg csr_clr_x; // @[el2_dec_decode_ctl.scala 477:51] - reg csr_set_x; // @[el2_dec_decode_ctl.scala 478:51] - reg csr_write_x; // @[el2_dec_decode_ctl.scala 479:53] - reg csr_imm_x; // @[el2_dec_decode_ctl.scala 480:51] - wire i0_x_data_en = i0_pipe_en[3] | io_clk_override; // @[el2_dec_decode_ctl.scala 657:50] + wire _T_355 = r_d_bits_csrwaddr == 12'h300; // @[el2_dec_decode_ctl.scala 483:50] + wire _T_356 = r_d_bits_csrwaddr == 12'h304; // @[el2_dec_decode_ctl.scala 483:85] + wire _T_357 = _T_355 | _T_356; // @[el2_dec_decode_ctl.scala 483:64] + wire _T_358 = _T_357 & r_d_bits_csrwen; // @[el2_dec_decode_ctl.scala 483:100] + wire _T_359 = _T_358 & r_d_valid; // @[el2_dec_decode_ctl.scala 483:118] + wire _T_360 = ~io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec_decode_ctl.scala 483:132] + reg csr_read_x; // @[el2_dec_decode_ctl.scala 485:52] + reg csr_clr_x; // @[el2_dec_decode_ctl.scala 486:51] + reg csr_set_x; // @[el2_dec_decode_ctl.scala 487:51] + reg csr_write_x; // @[el2_dec_decode_ctl.scala 488:53] + reg csr_imm_x; // @[el2_dec_decode_ctl.scala 489:51] + wire i0_x_data_en = i0_pipe_en[3] | io_clk_override; // @[el2_dec_decode_ctl.scala 666:50] reg [4:0] csrimm_x; // @[el2_lib.scala 514:16] reg [31:0] csr_rddata_x; // @[el2_lib.scala 514:16] wire [31:0] _T_394 = {27'h0,csrimm_x}; // @[Cat.scala 29:58] - wire _T_396 = ~csr_imm_x; // @[el2_dec_decode_ctl.scala 488:5] + wire _T_396 = ~csr_imm_x; // @[el2_dec_decode_ctl.scala 497:5] wire [31:0] _T_397 = csr_imm_x ? _T_394 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_398 = _T_396 ? io_exu_csr_rs1_x : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_398 = _T_396 ? io_decode_exu_exu_csr_rs1_x : 32'h0; // @[Mux.scala 27:72] wire [31:0] csr_mask_x = _T_397 | _T_398; // @[Mux.scala 27:72] - wire [31:0] _T_400 = ~csr_mask_x; // @[el2_dec_decode_ctl.scala 491:38] - wire [31:0] _T_401 = csr_rddata_x & _T_400; // @[el2_dec_decode_ctl.scala 491:35] - wire [31:0] _T_402 = csr_rddata_x | csr_mask_x; // @[el2_dec_decode_ctl.scala 492:35] + wire [31:0] _T_400 = ~csr_mask_x; // @[el2_dec_decode_ctl.scala 500:38] + wire [31:0] _T_401 = csr_rddata_x & _T_400; // @[el2_dec_decode_ctl.scala 500:35] + wire [31:0] _T_402 = csr_rddata_x | csr_mask_x; // @[el2_dec_decode_ctl.scala 501:35] wire [31:0] _T_403 = csr_clr_x ? _T_401 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_404 = csr_set_x ? _T_402 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_405 = csr_write_x ? csr_mask_x : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_406 = _T_403 | _T_404; // @[Mux.scala 27:72] wire [31:0] write_csr_data_x = _T_406 | _T_405; // @[Mux.scala 27:72] - wire _T_418 = ~tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 502:44] - wire _T_419 = ~tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 502:64] - wire _T_420 = _T_418 & _T_419; // @[el2_dec_decode_ctl.scala 502:61] - wire [31:0] _T_423 = write_csr_data - 32'h1; // @[el2_dec_decode_ctl.scala 505:59] - wire _T_425 = csr_clr_x | csr_set_x; // @[el2_dec_decode_ctl.scala 507:34] - wire _T_426 = _T_425 | csr_write_x; // @[el2_dec_decode_ctl.scala 507:46] - wire _T_427 = _T_426 & csr_read_x; // @[el2_dec_decode_ctl.scala 507:61] - wire _T_428 = _T_427 | io_dec_tlu_wr_pause_r; // @[el2_dec_decode_ctl.scala 507:75] + wire _T_421 = ~tlu_wr_pause_r1; // @[el2_dec_decode_ctl.scala 511:44] + wire _T_422 = ~tlu_wr_pause_r2; // @[el2_dec_decode_ctl.scala 511:64] + wire _T_423 = _T_421 & _T_422; // @[el2_dec_decode_ctl.scala 511:61] + wire [31:0] _T_426 = write_csr_data - 32'h1; // @[el2_dec_decode_ctl.scala 514:59] + wire _T_428 = csr_clr_x | csr_set_x; // @[el2_dec_decode_ctl.scala 516:34] + wire _T_429 = _T_428 | csr_write_x; // @[el2_dec_decode_ctl.scala 516:46] + wire _T_430 = _T_429 & csr_read_x; // @[el2_dec_decode_ctl.scala 516:61] + wire _T_431 = _T_430 | io_dec_tlu_wr_pause_r; // @[el2_dec_decode_ctl.scala 516:75] reg r_d_bits_csrwonly; // @[el2_lib.scala 524:16] - wire _T_764 = r_d_bits_i0v & r_d_bits_i0load; // @[el2_dec_decode_ctl.scala 710:42] + wire _T_767 = r_d_bits_i0v & r_d_bits_i0load; // @[el2_dec_decode_ctl.scala 719:42] reg [31:0] i0_result_r_raw; // @[el2_lib.scala 514:16] - wire [31:0] i0_result_corr_r = _T_764 ? io_lsu_result_corr_r : i0_result_r_raw; // @[el2_dec_decode_ctl.scala 710:27] + wire [31:0] i0_result_corr_r = _T_767 ? io_lsu_result_corr_r : i0_result_r_raw; // @[el2_dec_decode_ctl.scala 719:27] reg x_d_bits_csrwonly; // @[el2_lib.scala 524:16] - wire _T_432 = x_d_bits_csrwonly | r_d_bits_csrwonly; // @[el2_dec_decode_ctl.scala 516:43] + wire _T_435 = x_d_bits_csrwonly | r_d_bits_csrwonly; // @[el2_dec_decode_ctl.scala 525:43] reg wbd_bits_csrwonly; // @[el2_lib.scala 524:16] - wire prior_csr_write = _T_432 | wbd_bits_csrwonly; // @[el2_dec_decode_ctl.scala 516:63] - wire debug_fence_raw = io_dec_debug_fence_d & io_dbg_cmd_wrdata[1]; // @[el2_dec_decode_ctl.scala 519:48] - wire debug_fence = debug_fence_raw | debug_fence_i; // @[el2_dec_decode_ctl.scala 520:40] - wire _T_436 = i0_dp_presync | io_dec_tlu_presync_d; // @[el2_dec_decode_ctl.scala 523:34] - wire _T_437 = _T_436 | debug_fence_i; // @[el2_dec_decode_ctl.scala 523:57] - wire _T_438 = _T_437 | debug_fence_raw; // @[el2_dec_decode_ctl.scala 523:73] - wire i0_presync = _T_438 | io_dec_tlu_pipelining_disable; // @[el2_dec_decode_ctl.scala 523:91] - wire [31:0] _T_462 = {16'h0,io_ifu_i0_cinst}; // @[Cat.scala 29:58] - wire _T_464 = ~illegal_lockout; // @[el2_dec_decode_ctl.scala 535:44] - reg [31:0] _T_465; // @[el2_lib.scala 514:16] - wire i0_div_prior_div_stall = i0_dp_div & io_dec_div_active; // @[el2_dec_decode_ctl.scala 539:42] - wire _T_470 = i0_dp_csr_read & prior_csr_write; // @[el2_dec_decode_ctl.scala 541:40] - wire _T_471 = _T_470 | io_dec_extint_stall; // @[el2_dec_decode_ctl.scala 541:59] - wire _T_472 = _T_471 | pause_stall; // @[el2_dec_decode_ctl.scala 541:81] - wire _T_473 = _T_472 | leak1_i0_stall; // @[el2_dec_decode_ctl.scala 541:95] - wire _T_474 = _T_473 | io_dec_tlu_debug_stall; // @[el2_dec_decode_ctl.scala 542:20] - wire _T_475 = _T_474 | postsync_stall; // @[el2_dec_decode_ctl.scala 542:45] - wire prior_inflight = x_d_valid | r_d_valid; // @[el2_dec_decode_ctl.scala 564:41] - wire prior_inflight_eff = i0_dp_div ? x_d_valid : prior_inflight; // @[el2_dec_decode_ctl.scala 565:31] - wire presync_stall = i0_presync & prior_inflight_eff; // @[el2_dec_decode_ctl.scala 567:37] - wire _T_476 = _T_475 | presync_stall; // @[el2_dec_decode_ctl.scala 542:62] - wire _T_477 = i0_dp_fence | debug_fence; // @[el2_dec_decode_ctl.scala 543:19] - wire _T_478 = ~lsu_idle; // @[el2_dec_decode_ctl.scala 543:36] - wire _T_479 = _T_477 & _T_478; // @[el2_dec_decode_ctl.scala 543:34] - wire _T_480 = _T_476 | _T_479; // @[el2_dec_decode_ctl.scala 542:79] - wire _T_481 = _T_480 | i0_nonblock_load_stall; // @[el2_dec_decode_ctl.scala 543:47] - wire _T_822 = io_dec_i0_rs1_en_d & io_dec_div_active; // @[el2_dec_decode_ctl.scala 738:49] - wire _T_823 = io_div_waddr_wb == i0r_rs1; // @[el2_dec_decode_ctl.scala 738:88] - wire _T_824 = _T_822 & _T_823; // @[el2_dec_decode_ctl.scala 738:69] - wire _T_825 = io_dec_i0_rs2_en_d & io_dec_div_active; // @[el2_dec_decode_ctl.scala 739:25] - wire _T_826 = io_div_waddr_wb == i0r_rs2; // @[el2_dec_decode_ctl.scala 739:64] - wire _T_827 = _T_825 & _T_826; // @[el2_dec_decode_ctl.scala 739:45] - wire i0_nonblock_div_stall = _T_824 | _T_827; // @[el2_dec_decode_ctl.scala 738:102] - wire _T_483 = _T_481 | i0_nonblock_div_stall; // @[el2_dec_decode_ctl.scala 544:21] - wire i0_block_raw_d = _T_483 | i0_div_prior_div_stall; // @[el2_dec_decode_ctl.scala 544:45] - wire _T_484 = io_lsu_store_stall_any | io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 546:65] - wire i0_store_stall_d = i0_dp_store & _T_484; // @[el2_dec_decode_ctl.scala 546:39] - wire _T_485 = io_lsu_load_stall_any | io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 547:63] - wire i0_load_stall_d = i0_dp_load & _T_485; // @[el2_dec_decode_ctl.scala 547:38] - wire _T_486 = i0_block_raw_d | i0_store_stall_d; // @[el2_dec_decode_ctl.scala 548:38] - wire i0_block_d = _T_486 | i0_load_stall_d; // @[el2_dec_decode_ctl.scala 548:57] - wire _T_487 = ~i0_block_d; // @[el2_dec_decode_ctl.scala 552:46] - wire _T_488 = io_dec_ib0_valid_d & _T_487; // @[el2_dec_decode_ctl.scala 552:44] - wire _T_490 = _T_488 & _T_280; // @[el2_dec_decode_ctl.scala 552:61] - wire _T_493 = ~i0_block_raw_d; // @[el2_dec_decode_ctl.scala 553:46] - wire _T_494 = io_dec_ib0_valid_d & _T_493; // @[el2_dec_decode_ctl.scala 553:44] - wire _T_496 = _T_494 & _T_280; // @[el2_dec_decode_ctl.scala 553:61] - wire i0_exudecode_d = _T_496 & _T_467; // @[el2_dec_decode_ctl.scala 553:89] - wire i0_exulegal_decode_d = i0_exudecode_d & i0_legal; // @[el2_dec_decode_ctl.scala 554:46] - wire _T_498 = ~io_dec_i0_decode_d; // @[el2_dec_decode_ctl.scala 558:51] - wire _T_517 = i0_dp_fence_i | debug_fence_i; // @[el2_dec_decode_ctl.scala 586:44] - wire [3:0] _T_522 = {io_dec_i0_decode_d,io_dec_i0_decode_d,io_dec_i0_decode_d,io_dec_i0_decode_d}; // @[Cat.scala 29:58] - wire _T_704 = |i0_pipe_en[3:2]; // @[el2_dec_decode_ctl.scala 654:49] - wire i0_x_ctl_en = _T_704 | io_clk_override; // @[el2_dec_decode_ctl.scala 654:53] + wire prior_csr_write = _T_435 | wbd_bits_csrwonly; // @[el2_dec_decode_ctl.scala 525:63] + wire debug_fence_raw = io_dec_debug_fence_d & io_dbg_cmd_wrdata[1]; // @[el2_dec_decode_ctl.scala 528:48] + wire debug_fence = debug_fence_raw | debug_fence_i; // @[el2_dec_decode_ctl.scala 529:40] + wire _T_439 = i0_dp_presync | io_dec_tlu_presync_d; // @[el2_dec_decode_ctl.scala 532:34] + wire _T_440 = _T_439 | debug_fence_i; // @[el2_dec_decode_ctl.scala 532:57] + wire _T_441 = _T_440 | debug_fence_raw; // @[el2_dec_decode_ctl.scala 532:73] + wire i0_presync = _T_441 | io_dec_tlu_pipelining_disable; // @[el2_dec_decode_ctl.scala 532:91] + wire [31:0] _T_465 = {16'h0,io_dec_aln_ifu_i0_cinst}; // @[Cat.scala 29:58] + wire _T_467 = ~illegal_lockout; // @[el2_dec_decode_ctl.scala 544:44] + reg [31:0] _T_468; // @[el2_lib.scala 514:16] + wire i0_div_prior_div_stall = i0_dp_div & io_dec_div_active; // @[el2_dec_decode_ctl.scala 548:42] + wire _T_473 = i0_dp_csr_read & prior_csr_write; // @[el2_dec_decode_ctl.scala 550:40] + wire _T_474 = _T_473 | io_decode_exu_dec_extint_stall; // @[el2_dec_decode_ctl.scala 550:59] + wire _T_475 = _T_474 | pause_stall; // @[el2_dec_decode_ctl.scala 550:92] + wire _T_476 = _T_475 | leak1_i0_stall; // @[el2_dec_decode_ctl.scala 550:106] + wire _T_477 = _T_476 | io_dec_tlu_debug_stall; // @[el2_dec_decode_ctl.scala 551:20] + wire _T_478 = _T_477 | postsync_stall; // @[el2_dec_decode_ctl.scala 551:45] + wire prior_inflight = x_d_valid | r_d_valid; // @[el2_dec_decode_ctl.scala 573:41] + wire prior_inflight_eff = i0_dp_div ? x_d_valid : prior_inflight; // @[el2_dec_decode_ctl.scala 574:31] + wire presync_stall = i0_presync & prior_inflight_eff; // @[el2_dec_decode_ctl.scala 576:37] + wire _T_479 = _T_478 | presync_stall; // @[el2_dec_decode_ctl.scala 551:62] + wire _T_480 = i0_dp_fence | debug_fence; // @[el2_dec_decode_ctl.scala 552:19] + wire _T_481 = ~lsu_idle; // @[el2_dec_decode_ctl.scala 552:36] + wire _T_482 = _T_480 & _T_481; // @[el2_dec_decode_ctl.scala 552:34] + wire _T_483 = _T_479 | _T_482; // @[el2_dec_decode_ctl.scala 551:79] + wire _T_484 = _T_483 | i0_nonblock_load_stall; // @[el2_dec_decode_ctl.scala 552:47] + wire _T_825 = io_decode_exu_dec_i0_rs1_en_d & io_dec_div_active; // @[el2_dec_decode_ctl.scala 747:60] + wire _T_826 = io_div_waddr_wb == i0r_rs1; // @[el2_dec_decode_ctl.scala 747:99] + wire _T_827 = _T_825 & _T_826; // @[el2_dec_decode_ctl.scala 747:80] + wire _T_828 = io_decode_exu_dec_i0_rs2_en_d & io_dec_div_active; // @[el2_dec_decode_ctl.scala 748:36] + wire _T_829 = io_div_waddr_wb == i0r_rs2; // @[el2_dec_decode_ctl.scala 748:75] + wire _T_830 = _T_828 & _T_829; // @[el2_dec_decode_ctl.scala 748:56] + wire i0_nonblock_div_stall = _T_827 | _T_830; // @[el2_dec_decode_ctl.scala 747:113] + wire _T_486 = _T_484 | i0_nonblock_div_stall; // @[el2_dec_decode_ctl.scala 553:21] + wire i0_block_raw_d = _T_486 | i0_div_prior_div_stall; // @[el2_dec_decode_ctl.scala 553:45] + wire _T_487 = io_lsu_store_stall_any | io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 555:65] + wire i0_store_stall_d = i0_dp_store & _T_487; // @[el2_dec_decode_ctl.scala 555:39] + wire _T_488 = io_lsu_load_stall_any | io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 556:63] + wire i0_load_stall_d = i0_dp_load & _T_488; // @[el2_dec_decode_ctl.scala 556:38] + wire _T_489 = i0_block_raw_d | i0_store_stall_d; // @[el2_dec_decode_ctl.scala 557:38] + wire i0_block_d = _T_489 | i0_load_stall_d; // @[el2_dec_decode_ctl.scala 557:57] + wire _T_490 = ~i0_block_d; // @[el2_dec_decode_ctl.scala 561:54] + wire _T_491 = io_dec_ib0_valid_d & _T_490; // @[el2_dec_decode_ctl.scala 561:52] + wire _T_493 = _T_491 & _T_280; // @[el2_dec_decode_ctl.scala 561:69] + wire _T_496 = ~i0_block_raw_d; // @[el2_dec_decode_ctl.scala 562:46] + wire _T_497 = io_dec_ib0_valid_d & _T_496; // @[el2_dec_decode_ctl.scala 562:44] + wire _T_499 = _T_497 & _T_280; // @[el2_dec_decode_ctl.scala 562:61] + wire i0_exudecode_d = _T_499 & _T_470; // @[el2_dec_decode_ctl.scala 562:89] + wire i0_exulegal_decode_d = i0_exudecode_d & i0_legal; // @[el2_dec_decode_ctl.scala 563:46] + wire _T_501 = ~io_dec_aln_dec_i0_decode_d; // @[el2_dec_decode_ctl.scala 567:51] + wire _T_520 = i0_dp_fence_i | debug_fence_i; // @[el2_dec_decode_ctl.scala 595:44] + wire [3:0] _T_525 = {io_dec_aln_dec_i0_decode_d,io_dec_aln_dec_i0_decode_d,io_dec_aln_dec_i0_decode_d,io_dec_aln_dec_i0_decode_d}; // @[Cat.scala 29:58] + wire _T_707 = |i0_pipe_en[3:2]; // @[el2_dec_decode_ctl.scala 663:49] + wire i0_x_ctl_en = _T_707 | io_clk_override; // @[el2_dec_decode_ctl.scala 663:53] reg x_t_legal; // @[el2_lib.scala 524:16] reg x_t_icaf; // @[el2_lib.scala 524:16] reg x_t_icaf_f1; // @[el2_lib.scala 524:16] @@ -1777,8 +1775,8 @@ module el2_dec_decode_ctl( reg [3:0] x_t_i0trigger; // @[el2_lib.scala 524:16] reg [3:0] x_t_pmu_i0_itype; // @[el2_lib.scala 524:16] reg x_t_pmu_i0_br_unpred; // @[el2_lib.scala 524:16] - wire [3:0] _T_530 = {io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb}; // @[Cat.scala 29:58] - wire [3:0] _T_531 = ~_T_530; // @[el2_dec_decode_ctl.scala 599:39] + wire [3:0] _T_533 = {io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb,io_dec_tlu_flush_lower_wb}; // @[Cat.scala 29:58] + wire [3:0] _T_534 = ~_T_533; // @[el2_dec_decode_ctl.scala 608:39] reg r_t_legal; // @[el2_lib.scala 524:16] reg r_t_icaf; // @[el2_lib.scala 524:16] reg r_t_icaf_f1; // @[el2_lib.scala 524:16] @@ -1787,178 +1785,178 @@ module el2_dec_decode_ctl( reg [3:0] r_t_i0trigger; // @[el2_lib.scala 524:16] reg [3:0] r_t_pmu_i0_itype; // @[el2_lib.scala 524:16] reg r_t_pmu_i0_br_unpred; // @[el2_lib.scala 524:16] - reg [3:0] lsu_trigger_match_r; // @[el2_dec_decode_ctl.scala 602:36] - reg lsu_pmu_misaligned_r; // @[el2_dec_decode_ctl.scala 603:37] + reg [3:0] lsu_trigger_match_r; // @[el2_dec_decode_ctl.scala 611:36] + reg lsu_pmu_misaligned_r; // @[el2_dec_decode_ctl.scala 612:37] reg r_d_bits_i0store; // @[el2_lib.scala 524:16] - wire _T_536 = r_d_bits_i0load | r_d_bits_i0store; // @[el2_dec_decode_ctl.scala 607:61] - wire [3:0] _T_540 = {_T_536,_T_536,_T_536,_T_536}; // @[Cat.scala 29:58] - wire [3:0] _T_541 = _T_540 & lsu_trigger_match_r; // @[el2_dec_decode_ctl.scala 607:82] - wire [3:0] _T_542 = _T_541 | r_t_i0trigger; // @[el2_dec_decode_ctl.scala 607:105] + wire _T_539 = r_d_bits_i0load | r_d_bits_i0store; // @[el2_dec_decode_ctl.scala 616:61] + wire [3:0] _T_543 = {_T_539,_T_539,_T_539,_T_539}; // @[Cat.scala 29:58] + wire [3:0] _T_544 = _T_543 & lsu_trigger_match_r; // @[el2_dec_decode_ctl.scala 616:82] + wire [3:0] _T_545 = _T_544 | r_t_i0trigger; // @[el2_dec_decode_ctl.scala 616:105] reg r_d_bits_i0div; // @[el2_lib.scala 524:16] - wire _T_545 = r_d_bits_i0div & r_d_valid; // @[el2_dec_decode_ctl.scala 613:58] - wire _T_556 = i0r_rs1 != 5'h0; // @[el2_dec_decode_ctl.scala 624:49] - wire _T_558 = i0r_rs2 != 5'h0; // @[el2_dec_decode_ctl.scala 625:49] - wire _T_560 = i0r_rd != 5'h0; // @[el2_dec_decode_ctl.scala 626:48] - wire i0_rd_en_d = i0_dp_rd & _T_560; // @[el2_dec_decode_ctl.scala 626:37] - wire i0_jalimm20 = i0_dp_jal & i0_dp_imm20; // @[el2_dec_decode_ctl.scala 630:38] - wire _T_561 = ~i0_dp_jal; // @[el2_dec_decode_ctl.scala 631:27] - wire i0_uiimm20 = _T_561 & i0_dp_imm20; // @[el2_dec_decode_ctl.scala 631:38] - wire [31:0] _T_563 = i0_dp_csr_read ? io_dec_csr_rddata_d : 32'h0; // @[Mux.scala 27:72] - wire [9:0] _T_577 = {io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31]}; // @[Cat.scala 29:58] - wire [18:0] _T_586 = {_T_577,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31]}; // @[Cat.scala 29:58] - wire [31:0] _T_589 = {_T_586,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31:20]}; // @[Cat.scala 29:58] - wire [31:0] _T_684 = i0_dp_imm12 ? _T_589 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_618 = {27'h0,i0r_rs2}; // @[Cat.scala 29:58] - wire [31:0] _T_685 = i0_dp_shimm5 ? _T_618 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_689 = _T_684 | _T_685; // @[Mux.scala 27:72] - wire [31:0] _T_638 = {_T_577,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[19:12],io_dec_i0_instr_d[20],io_dec_i0_instr_d[30:21],1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_686 = i0_jalimm20 ? _T_638 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_690 = _T_689 | _T_686; // @[Mux.scala 27:72] - wire [31:0] _T_652 = {io_dec_i0_instr_d[31:12],12'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_687 = i0_uiimm20 ? _T_652 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_691 = _T_690 | _T_687; // @[Mux.scala 27:72] - wire _T_653 = i0_csr_write_only_d & i0_dp_csr_imm; // @[el2_dec_decode_ctl.scala 642:26] - wire [31:0] _T_683 = {27'h0,i0r_rs1}; // @[Cat.scala 29:58] - wire [31:0] _T_688 = _T_653 ? _T_683 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] i0_immed_d = _T_691 | _T_688; // @[Mux.scala 27:72] - wire [31:0] _T_564 = _T_347 ? i0_immed_d : 32'h0; // @[Mux.scala 27:72] - wire i0_d_c_mul = i0_dp_mul & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 646:44] - wire i0_d_c_load = i0_dp_load & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 647:44] - wire i0_d_c_alu = i0_dp_alu & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 648:44] + wire _T_548 = r_d_bits_i0div & r_d_valid; // @[el2_dec_decode_ctl.scala 622:58] + wire _T_559 = i0r_rs1 != 5'h0; // @[el2_dec_decode_ctl.scala 633:60] + wire _T_561 = i0r_rs2 != 5'h0; // @[el2_dec_decode_ctl.scala 634:60] + wire _T_563 = i0r_rd != 5'h0; // @[el2_dec_decode_ctl.scala 635:48] + wire i0_rd_en_d = i0_dp_rd & _T_563; // @[el2_dec_decode_ctl.scala 635:37] + wire i0_jalimm20 = i0_dp_jal & i0_dp_imm20; // @[el2_dec_decode_ctl.scala 639:38] + wire _T_564 = ~i0_dp_jal; // @[el2_dec_decode_ctl.scala 640:27] + wire i0_uiimm20 = _T_564 & i0_dp_imm20; // @[el2_dec_decode_ctl.scala 640:38] + wire [31:0] _T_566 = i0_dp_csr_read ? io_dec_csr_rddata_d : 32'h0; // @[Mux.scala 27:72] + wire [9:0] _T_580 = {io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31]}; // @[Cat.scala 29:58] + wire [18:0] _T_589 = {_T_580,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[31]}; // @[Cat.scala 29:58] + wire [31:0] _T_592 = {_T_589,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31:20]}; // @[Cat.scala 29:58] + wire [31:0] _T_687 = i0_dp_imm12 ? _T_592 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_621 = {27'h0,i0r_rs2}; // @[Cat.scala 29:58] + wire [31:0] _T_688 = i0_dp_shimm5 ? _T_621 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_692 = _T_687 | _T_688; // @[Mux.scala 27:72] + wire [31:0] _T_641 = {_T_580,io_dec_i0_instr_d[31],io_dec_i0_instr_d[31],io_dec_i0_instr_d[19:12],io_dec_i0_instr_d[20],io_dec_i0_instr_d[30:21],1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_689 = i0_jalimm20 ? _T_641 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_693 = _T_692 | _T_689; // @[Mux.scala 27:72] + wire [31:0] _T_655 = {io_dec_i0_instr_d[31:12],12'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_690 = i0_uiimm20 ? _T_655 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_694 = _T_693 | _T_690; // @[Mux.scala 27:72] + wire _T_656 = i0_csr_write_only_d & i0_dp_csr_imm; // @[el2_dec_decode_ctl.scala 651:26] + wire [31:0] _T_686 = {27'h0,i0r_rs1}; // @[Cat.scala 29:58] + wire [31:0] _T_691 = _T_656 ? _T_686 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] i0_immed_d = _T_694 | _T_691; // @[Mux.scala 27:72] + wire [31:0] _T_567 = _T_347 ? i0_immed_d : 32'h0; // @[Mux.scala 27:72] + wire i0_d_c_mul = i0_dp_mul & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 655:44] + wire i0_d_c_load = i0_dp_load & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 656:44] + wire i0_d_c_alu = i0_dp_alu & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 657:44] reg i0_x_c_mul; // @[Reg.scala 15:16] reg i0_x_c_alu; // @[Reg.scala 15:16] reg i0_r_c_mul; // @[Reg.scala 15:16] reg i0_r_c_alu; // @[Reg.scala 15:16] - wire _T_710 = |i0_pipe_en[1:0]; // @[el2_dec_decode_ctl.scala 656:49] - wire i0_r_data_en = i0_pipe_en[2] | io_clk_override; // @[el2_dec_decode_ctl.scala 658:50] + wire _T_713 = |i0_pipe_en[1:0]; // @[el2_dec_decode_ctl.scala 665:49] + wire i0_r_data_en = i0_pipe_en[2] | io_clk_override; // @[el2_dec_decode_ctl.scala 667:50] reg x_d_bits_i0store; // @[el2_lib.scala 524:16] reg x_d_bits_i0div; // @[el2_lib.scala 524:16] reg x_d_bits_csrwen; // @[el2_lib.scala 524:16] reg [11:0] x_d_bits_csrwaddr; // @[el2_lib.scala 524:16] - wire _T_733 = x_d_bits_i0v & _T_743; // @[el2_dec_decode_ctl.scala 680:47] - wire _T_737 = x_d_valid & _T_743; // @[el2_dec_decode_ctl.scala 681:33] - wire _T_756 = ~r_d_bits_i0div; // @[el2_dec_decode_ctl.scala 696:49] - wire _T_757 = i0_wen_r & _T_756; // @[el2_dec_decode_ctl.scala 696:47] - wire _T_758 = ~i0_load_kill_wen_r; // @[el2_dec_decode_ctl.scala 696:70] - wire _T_761 = x_d_bits_i0v & x_d_bits_i0load; // @[el2_dec_decode_ctl.scala 705:47] - wire _T_768 = io_i0_ap_predict_nt & _T_561; // @[el2_dec_decode_ctl.scala 711:52] - wire [11:0] _T_781 = {10'h0,io_dec_i0_pc4_d,i0_ap_pc2}; // @[Cat.scala 29:58] + wire _T_736 = x_d_bits_i0v & _T_746; // @[el2_dec_decode_ctl.scala 689:47] + wire _T_740 = x_d_valid & _T_746; // @[el2_dec_decode_ctl.scala 690:33] + wire _T_759 = ~r_d_bits_i0div; // @[el2_dec_decode_ctl.scala 705:49] + wire _T_760 = i0_wen_r & _T_759; // @[el2_dec_decode_ctl.scala 705:47] + wire _T_761 = ~i0_load_kill_wen_r; // @[el2_dec_decode_ctl.scala 705:70] + wire _T_764 = x_d_bits_i0v & x_d_bits_i0load; // @[el2_dec_decode_ctl.scala 714:47] + wire _T_771 = io_decode_exu_i0_ap_predict_nt & _T_564; // @[el2_dec_decode_ctl.scala 720:71] + wire [11:0] _T_784 = {10'h0,io_dec_i0_pc4_d,i0_ap_pc2}; // @[Cat.scala 29:58] reg [11:0] last_br_immed_x; // @[el2_lib.scala 514:16] - wire _T_799 = x_d_bits_i0div & x_d_valid; // @[el2_dec_decode_ctl.scala 719:45] - wire div_e1_to_r = _T_799 | _T_545; // @[el2_dec_decode_ctl.scala 719:58] - wire _T_802 = x_d_bits_i0rd == 5'h0; // @[el2_dec_decode_ctl.scala 721:77] - wire _T_803 = _T_799 & _T_802; // @[el2_dec_decode_ctl.scala 721:60] - wire _T_805 = _T_799 & io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 722:33] - wire _T_806 = _T_803 | _T_805; // @[el2_dec_decode_ctl.scala 721:94] - wire _T_808 = _T_545 & io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 723:33] - wire _T_809 = _T_808 & io_dec_tlu_i0_kill_writeb_r; // @[el2_dec_decode_ctl.scala 723:60] - wire div_flush = _T_806 | _T_809; // @[el2_dec_decode_ctl.scala 722:62] - wire _T_810 = io_dec_div_active & div_flush; // @[el2_dec_decode_ctl.scala 727:51] - wire _T_811 = ~div_e1_to_r; // @[el2_dec_decode_ctl.scala 728:26] - wire _T_812 = io_dec_div_active & _T_811; // @[el2_dec_decode_ctl.scala 728:24] - wire _T_813 = r_d_bits_i0rd == io_div_waddr_wb; // @[el2_dec_decode_ctl.scala 728:56] - wire _T_814 = _T_812 & _T_813; // @[el2_dec_decode_ctl.scala 728:39] - wire _T_815 = _T_814 & i0_wen_r; // @[el2_dec_decode_ctl.scala 728:77] - wire nonblock_div_cancel = _T_810 | _T_815; // @[el2_dec_decode_ctl.scala 727:65] - wire i0_div_decode_d = i0_legal_decode_d & i0_dp_div; // @[el2_dec_decode_ctl.scala 731:55] - wire _T_817 = ~io_exu_div_wren; // @[el2_dec_decode_ctl.scala 733:62] - wire _T_818 = io_dec_div_active & _T_817; // @[el2_dec_decode_ctl.scala 733:60] - wire _T_819 = ~nonblock_div_cancel; // @[el2_dec_decode_ctl.scala 733:81] - wire _T_820 = _T_818 & _T_819; // @[el2_dec_decode_ctl.scala 733:79] - reg _T_821; // @[el2_dec_decode_ctl.scala 735:54] - reg [4:0] _T_830; // @[Reg.scala 27:20] + wire _T_802 = x_d_bits_i0div & x_d_valid; // @[el2_dec_decode_ctl.scala 728:45] + wire div_e1_to_r = _T_802 | _T_548; // @[el2_dec_decode_ctl.scala 728:58] + wire _T_805 = x_d_bits_i0rd == 5'h0; // @[el2_dec_decode_ctl.scala 730:77] + wire _T_806 = _T_802 & _T_805; // @[el2_dec_decode_ctl.scala 730:60] + wire _T_808 = _T_802 & io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 731:33] + wire _T_809 = _T_806 | _T_808; // @[el2_dec_decode_ctl.scala 730:94] + wire _T_811 = _T_548 & io_dec_tlu_flush_lower_r; // @[el2_dec_decode_ctl.scala 732:33] + wire _T_812 = _T_811 & io_dec_tlu_i0_kill_writeb_r; // @[el2_dec_decode_ctl.scala 732:60] + wire div_flush = _T_809 | _T_812; // @[el2_dec_decode_ctl.scala 731:62] + wire _T_813 = io_dec_div_active & div_flush; // @[el2_dec_decode_ctl.scala 736:51] + wire _T_814 = ~div_e1_to_r; // @[el2_dec_decode_ctl.scala 737:26] + wire _T_815 = io_dec_div_active & _T_814; // @[el2_dec_decode_ctl.scala 737:24] + wire _T_816 = r_d_bits_i0rd == io_div_waddr_wb; // @[el2_dec_decode_ctl.scala 737:56] + wire _T_817 = _T_815 & _T_816; // @[el2_dec_decode_ctl.scala 737:39] + wire _T_818 = _T_817 & i0_wen_r; // @[el2_dec_decode_ctl.scala 737:77] + wire nonblock_div_cancel = _T_813 | _T_818; // @[el2_dec_decode_ctl.scala 736:65] + wire i0_div_decode_d = i0_legal_decode_d & i0_dp_div; // @[el2_dec_decode_ctl.scala 740:55] + wire _T_820 = ~io_exu_div_wren; // @[el2_dec_decode_ctl.scala 742:62] + wire _T_821 = io_dec_div_active & _T_820; // @[el2_dec_decode_ctl.scala 742:60] + wire _T_822 = ~nonblock_div_cancel; // @[el2_dec_decode_ctl.scala 742:81] + wire _T_823 = _T_821 & _T_822; // @[el2_dec_decode_ctl.scala 742:79] + reg _T_824; // @[el2_dec_decode_ctl.scala 744:54] + reg [4:0] _T_833; // @[Reg.scala 27:20] reg [31:0] i0_inst_x; // @[el2_lib.scala 514:16] reg [31:0] i0_inst_r; // @[el2_lib.scala 514:16] reg [31:0] i0_inst_wb; // @[el2_lib.scala 514:16] - reg [31:0] _T_837; // @[el2_lib.scala 514:16] + reg [31:0] _T_840; // @[el2_lib.scala 514:16] reg [30:0] i0_pc_wb; // @[el2_lib.scala 514:16] - reg [30:0] _T_840; // @[el2_lib.scala 514:16] + reg [30:0] _T_843; // @[el2_lib.scala 514:16] reg [30:0] dec_i0_pc_r; // @[el2_lib.scala 514:16] - wire [31:0] _T_842 = {io_exu_i0_pc_x,1'h0}; // @[Cat.scala 29:58] - wire [12:0] _T_843 = {last_br_immed_x,1'h0}; // @[Cat.scala 29:58] - wire [12:0] _T_846 = _T_842[12:1] + _T_843[12:1]; // @[el2_lib.scala 208:31] - wire [18:0] _T_849 = _T_842[31:13] + 19'h1; // @[el2_lib.scala 209:27] - wire [18:0] _T_852 = _T_842[31:13] - 19'h1; // @[el2_lib.scala 210:27] - wire _T_855 = ~_T_846[12]; // @[el2_lib.scala 212:28] - wire _T_856 = _T_843[12] ^ _T_855; // @[el2_lib.scala 212:26] - wire _T_859 = ~_T_843[12]; // @[el2_lib.scala 213:20] - wire _T_861 = _T_859 & _T_846[12]; // @[el2_lib.scala 213:26] - wire _T_865 = _T_843[12] & _T_855; // @[el2_lib.scala 214:26] - wire [18:0] _T_867 = _T_856 ? _T_842[31:13] : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_868 = _T_861 ? _T_849 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_869 = _T_865 ? _T_852 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_870 = _T_867 | _T_868; // @[Mux.scala 27:72] - wire [18:0] _T_871 = _T_870 | _T_869; // @[Mux.scala 27:72] - wire [31:0] temp_pred_correct_npc_x = {_T_871,_T_846[11:0],1'h0}; // @[Cat.scala 29:58] - wire _T_887_mul = i0_rs1_depend_i0_r & i0_r_c_mul; // @[el2_dec_decode_ctl.scala 774:61] - wire _T_887_alu = i0_rs1_depend_i0_r & i0_r_c_alu; // @[el2_dec_decode_ctl.scala 774:61] - wire i0_rs1_class_d_mul = i0_rs1_depend_i0_x ? i0_x_c_mul : _T_887_mul; // @[el2_dec_decode_ctl.scala 774:24] - wire i0_rs1_class_d_alu = i0_rs1_depend_i0_x ? i0_x_c_alu : _T_887_alu; // @[el2_dec_decode_ctl.scala 774:24] - wire _T_896_mul = i0_rs2_depend_i0_r & i0_r_c_mul; // @[el2_dec_decode_ctl.scala 776:61] - wire _T_896_alu = i0_rs2_depend_i0_r & i0_r_c_alu; // @[el2_dec_decode_ctl.scala 776:61] - wire i0_rs2_class_d_mul = i0_rs2_depend_i0_x ? i0_x_c_mul : _T_896_mul; // @[el2_dec_decode_ctl.scala 776:24] - wire i0_rs2_class_d_alu = i0_rs2_depend_i0_x ? i0_x_c_alu : _T_896_alu; // @[el2_dec_decode_ctl.scala 776:24] - wire _T_909 = io_dec_i0_rs1_en_d & io_dec_nonblock_load_wen; // @[el2_dec_decode_ctl.scala 794:62] - wire _T_910 = io_dec_nonblock_load_waddr == i0r_rs1; // @[el2_dec_decode_ctl.scala 794:119] - wire i0_rs1_nonblock_load_bypass_en_d = _T_909 & _T_910; // @[el2_dec_decode_ctl.scala 794:89] - wire _T_911 = io_dec_i0_rs2_en_d & io_dec_nonblock_load_wen; // @[el2_dec_decode_ctl.scala 796:62] - wire _T_912 = io_dec_nonblock_load_waddr == i0r_rs2; // @[el2_dec_decode_ctl.scala 796:119] - wire i0_rs2_nonblock_load_bypass_en_d = _T_911 & _T_912; // @[el2_dec_decode_ctl.scala 796:89] - wire _T_914 = i0_rs1_class_d_alu | i0_rs1_class_d_mul; // @[el2_dec_decode_ctl.scala 799:66] - wire _T_915 = i0_rs1_depth_d[0] & _T_914; // @[el2_dec_decode_ctl.scala 799:45] - wire _T_917 = i0_rs1_depth_d[0] & i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 799:108] - wire _T_920 = _T_914 | i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 799:196] - wire _T_921 = i0_rs1_depth_d[1] & _T_920; // @[el2_dec_decode_ctl.scala 799:153] - wire [2:0] i0_rs1bypass = {_T_915,_T_917,_T_921}; // @[Cat.scala 29:58] - wire _T_925 = i0_rs2_class_d_alu | i0_rs2_class_d_mul; // @[el2_dec_decode_ctl.scala 801:67] - wire _T_926 = i0_rs2_depth_d[0] & _T_925; // @[el2_dec_decode_ctl.scala 801:45] - wire _T_928 = i0_rs2_depth_d[0] & i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 801:109] - wire _T_931 = _T_925 | i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 801:196] - wire _T_932 = i0_rs2_depth_d[1] & _T_931; // @[el2_dec_decode_ctl.scala 801:153] - wire [2:0] i0_rs2bypass = {_T_926,_T_928,_T_932}; // @[Cat.scala 29:58] - wire _T_938 = i0_rs1bypass[1] | i0_rs1bypass[0]; // @[el2_dec_decode_ctl.scala 803:75] - wire _T_940 = ~i0_rs1bypass[2]; // @[el2_dec_decode_ctl.scala 803:96] - wire _T_941 = _T_940 & i0_rs1_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 803:113] - wire _T_942 = _T_938 | _T_941; // @[el2_dec_decode_ctl.scala 803:93] - wire _T_947 = i0_rs2bypass[1] | i0_rs2bypass[0]; // @[el2_dec_decode_ctl.scala 804:75] - wire _T_949 = ~i0_rs2bypass[2]; // @[el2_dec_decode_ctl.scala 804:96] - wire _T_950 = _T_949 & i0_rs2_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 804:113] - wire _T_951 = _T_947 | _T_950; // @[el2_dec_decode_ctl.scala 804:93] - wire _T_958 = ~i0_rs1bypass[1]; // @[el2_dec_decode_ctl.scala 810:6] - wire _T_960 = ~i0_rs1bypass[0]; // @[el2_dec_decode_ctl.scala 810:25] - wire _T_961 = _T_958 & _T_960; // @[el2_dec_decode_ctl.scala 810:23] - wire _T_962 = _T_961 & i0_rs1_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 810:42] - wire [31:0] _T_964 = i0_rs1bypass[1] ? io_lsu_result_m : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_965 = i0_rs1bypass[0] ? i0_result_r_raw : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_966 = _T_962 ? io_lsu_nonblock_load_data : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_967 = _T_964 | _T_965; // @[Mux.scala 27:72] - wire _T_975 = ~i0_rs2bypass[1]; // @[el2_dec_decode_ctl.scala 815:6] - wire _T_977 = ~i0_rs2bypass[0]; // @[el2_dec_decode_ctl.scala 815:25] - wire _T_978 = _T_975 & _T_977; // @[el2_dec_decode_ctl.scala 815:23] - wire _T_979 = _T_978 & i0_rs2_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 815:42] - wire [31:0] _T_981 = i0_rs2bypass[1] ? io_lsu_result_m : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_982 = i0_rs2bypass[0] ? i0_result_r_raw : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_983 = _T_979 ? io_lsu_nonblock_load_data : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_984 = _T_981 | _T_982; // @[Mux.scala 27:72] - wire _T_987 = i0_dp_raw_load | i0_dp_raw_store; // @[el2_dec_decode_ctl.scala 817:68] - wire _T_988 = io_dec_ib0_valid_d & _T_987; // @[el2_dec_decode_ctl.scala 817:50] - wire _T_989 = ~io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 817:89] - wire _T_990 = _T_988 & _T_989; // @[el2_dec_decode_ctl.scala 817:87] - wire _T_992 = _T_990 & _T_493; // @[el2_dec_decode_ctl.scala 817:112] - wire _T_994 = ~io_dec_extint_stall; // @[el2_dec_decode_ctl.scala 819:6] - wire _T_995 = _T_994 & i0_dp_lsu; // @[el2_dec_decode_ctl.scala 819:27] - wire _T_996 = _T_995 & i0_dp_load; // @[el2_dec_decode_ctl.scala 819:39] - wire _T_1001 = _T_995 & i0_dp_store; // @[el2_dec_decode_ctl.scala 820:39] - wire [11:0] _T_1005 = {io_dec_i0_instr_d[31:25],i0r_rd}; // @[Cat.scala 29:58] - wire [11:0] _T_1006 = _T_996 ? io_dec_i0_instr_d[31:20] : 12'h0; // @[Mux.scala 27:72] - wire [11:0] _T_1007 = _T_1001 ? _T_1005 : 12'h0; // @[Mux.scala 27:72] + wire [31:0] _T_845 = {io_dec_alu_exu_i0_pc_x,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_846 = {last_br_immed_x,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_849 = _T_845[12:1] + _T_846[12:1]; // @[el2_lib.scala 208:31] + wire [18:0] _T_852 = _T_845[31:13] + 19'h1; // @[el2_lib.scala 209:27] + wire [18:0] _T_855 = _T_845[31:13] - 19'h1; // @[el2_lib.scala 210:27] + wire _T_858 = ~_T_849[12]; // @[el2_lib.scala 212:28] + wire _T_859 = _T_846[12] ^ _T_858; // @[el2_lib.scala 212:26] + wire _T_862 = ~_T_846[12]; // @[el2_lib.scala 213:20] + wire _T_864 = _T_862 & _T_849[12]; // @[el2_lib.scala 213:26] + wire _T_868 = _T_846[12] & _T_858; // @[el2_lib.scala 214:26] + wire [18:0] _T_870 = _T_859 ? _T_845[31:13] : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_871 = _T_864 ? _T_852 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_872 = _T_868 ? _T_855 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_873 = _T_870 | _T_871; // @[Mux.scala 27:72] + wire [18:0] _T_874 = _T_873 | _T_872; // @[Mux.scala 27:72] + wire [31:0] temp_pred_correct_npc_x = {_T_874,_T_849[11:0],1'h0}; // @[Cat.scala 29:58] + wire _T_890_mul = i0_rs1_depend_i0_r & i0_r_c_mul; // @[el2_dec_decode_ctl.scala 783:61] + wire _T_890_alu = i0_rs1_depend_i0_r & i0_r_c_alu; // @[el2_dec_decode_ctl.scala 783:61] + wire i0_rs1_class_d_mul = i0_rs1_depend_i0_x ? i0_x_c_mul : _T_890_mul; // @[el2_dec_decode_ctl.scala 783:24] + wire i0_rs1_class_d_alu = i0_rs1_depend_i0_x ? i0_x_c_alu : _T_890_alu; // @[el2_dec_decode_ctl.scala 783:24] + wire _T_899_mul = i0_rs2_depend_i0_r & i0_r_c_mul; // @[el2_dec_decode_ctl.scala 785:61] + wire _T_899_alu = i0_rs2_depend_i0_r & i0_r_c_alu; // @[el2_dec_decode_ctl.scala 785:61] + wire i0_rs2_class_d_mul = i0_rs2_depend_i0_x ? i0_x_c_mul : _T_899_mul; // @[el2_dec_decode_ctl.scala 785:24] + wire i0_rs2_class_d_alu = i0_rs2_depend_i0_x ? i0_x_c_alu : _T_899_alu; // @[el2_dec_decode_ctl.scala 785:24] + wire _T_912 = io_decode_exu_dec_i0_rs1_en_d & io_dec_nonblock_load_wen; // @[el2_dec_decode_ctl.scala 803:73] + wire _T_913 = io_dec_nonblock_load_waddr == i0r_rs1; // @[el2_dec_decode_ctl.scala 803:130] + wire i0_rs1_nonblock_load_bypass_en_d = _T_912 & _T_913; // @[el2_dec_decode_ctl.scala 803:100] + wire _T_914 = io_decode_exu_dec_i0_rs2_en_d & io_dec_nonblock_load_wen; // @[el2_dec_decode_ctl.scala 805:73] + wire _T_915 = io_dec_nonblock_load_waddr == i0r_rs2; // @[el2_dec_decode_ctl.scala 805:130] + wire i0_rs2_nonblock_load_bypass_en_d = _T_914 & _T_915; // @[el2_dec_decode_ctl.scala 805:100] + wire _T_917 = i0_rs1_class_d_alu | i0_rs1_class_d_mul; // @[el2_dec_decode_ctl.scala 808:66] + wire _T_918 = i0_rs1_depth_d[0] & _T_917; // @[el2_dec_decode_ctl.scala 808:45] + wire _T_920 = i0_rs1_depth_d[0] & i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 808:108] + wire _T_923 = _T_917 | i0_rs1_class_d_load; // @[el2_dec_decode_ctl.scala 808:196] + wire _T_924 = i0_rs1_depth_d[1] & _T_923; // @[el2_dec_decode_ctl.scala 808:153] + wire [2:0] i0_rs1bypass = {_T_918,_T_920,_T_924}; // @[Cat.scala 29:58] + wire _T_928 = i0_rs2_class_d_alu | i0_rs2_class_d_mul; // @[el2_dec_decode_ctl.scala 810:67] + wire _T_929 = i0_rs2_depth_d[0] & _T_928; // @[el2_dec_decode_ctl.scala 810:45] + wire _T_931 = i0_rs2_depth_d[0] & i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 810:109] + wire _T_934 = _T_928 | i0_rs2_class_d_load; // @[el2_dec_decode_ctl.scala 810:196] + wire _T_935 = i0_rs2_depth_d[1] & _T_934; // @[el2_dec_decode_ctl.scala 810:153] + wire [2:0] i0_rs2bypass = {_T_929,_T_931,_T_935}; // @[Cat.scala 29:58] + wire _T_941 = i0_rs1bypass[1] | i0_rs1bypass[0]; // @[el2_dec_decode_ctl.scala 812:86] + wire _T_943 = ~i0_rs1bypass[2]; // @[el2_dec_decode_ctl.scala 812:107] + wire _T_944 = _T_943 & i0_rs1_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 812:124] + wire _T_945 = _T_941 | _T_944; // @[el2_dec_decode_ctl.scala 812:104] + wire _T_950 = i0_rs2bypass[1] | i0_rs2bypass[0]; // @[el2_dec_decode_ctl.scala 813:86] + wire _T_952 = ~i0_rs2bypass[2]; // @[el2_dec_decode_ctl.scala 813:107] + wire _T_953 = _T_952 & i0_rs2_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 813:124] + wire _T_954 = _T_950 | _T_953; // @[el2_dec_decode_ctl.scala 813:104] + wire _T_961 = ~i0_rs1bypass[1]; // @[el2_dec_decode_ctl.scala 819:6] + wire _T_963 = ~i0_rs1bypass[0]; // @[el2_dec_decode_ctl.scala 819:25] + wire _T_964 = _T_961 & _T_963; // @[el2_dec_decode_ctl.scala 819:23] + wire _T_965 = _T_964 & i0_rs1_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 819:42] + wire [31:0] _T_967 = i0_rs1bypass[1] ? io_lsu_result_m : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_968 = i0_rs1bypass[0] ? i0_result_r_raw : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_969 = _T_965 ? io_dctl_busbuff_lsu_nonblock_load_data : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_970 = _T_967 | _T_968; // @[Mux.scala 27:72] + wire _T_978 = ~i0_rs2bypass[1]; // @[el2_dec_decode_ctl.scala 824:6] + wire _T_980 = ~i0_rs2bypass[0]; // @[el2_dec_decode_ctl.scala 824:25] + wire _T_981 = _T_978 & _T_980; // @[el2_dec_decode_ctl.scala 824:23] + wire _T_982 = _T_981 & i0_rs2_nonblock_load_bypass_en_d; // @[el2_dec_decode_ctl.scala 824:42] + wire [31:0] _T_984 = i0_rs2bypass[1] ? io_lsu_result_m : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_985 = i0_rs2bypass[0] ? i0_result_r_raw : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_986 = _T_982 ? io_dctl_busbuff_lsu_nonblock_load_data : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_987 = _T_984 | _T_985; // @[Mux.scala 27:72] + wire _T_990 = i0_dp_raw_load | i0_dp_raw_store; // @[el2_dec_decode_ctl.scala 826:68] + wire _T_991 = io_dec_ib0_valid_d & _T_990; // @[el2_dec_decode_ctl.scala 826:50] + wire _T_992 = ~io_dma_dccm_stall_any; // @[el2_dec_decode_ctl.scala 826:89] + wire _T_993 = _T_991 & _T_992; // @[el2_dec_decode_ctl.scala 826:87] + wire _T_995 = _T_993 & _T_496; // @[el2_dec_decode_ctl.scala 826:112] + wire _T_997 = ~io_decode_exu_dec_extint_stall; // @[el2_dec_decode_ctl.scala 828:6] + wire _T_998 = _T_997 & i0_dp_lsu; // @[el2_dec_decode_ctl.scala 828:38] + wire _T_999 = _T_998 & i0_dp_load; // @[el2_dec_decode_ctl.scala 828:50] + wire _T_1004 = _T_998 & i0_dp_store; // @[el2_dec_decode_ctl.scala 829:50] + wire [11:0] _T_1008 = {io_dec_i0_instr_d[31:25],i0r_rd}; // @[Cat.scala 29:58] + wire [11:0] _T_1009 = _T_999 ? io_dec_i0_instr_d[31:20] : 12'h0; // @[Mux.scala 27:72] + wire [11:0] _T_1010 = _T_1004 ? _T_1008 : 12'h0; // @[Mux.scala 27:72] rvclkhdr rvclkhdr ( // @[el2_lib.scala 483:22] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), .io_en(rvclkhdr_io_en), .io_scan_mode(rvclkhdr_io_scan_mode) ); - el2_dec_dec_ctl i0_dec ( // @[el2_dec_decode_ctl.scala 392:22] + el2_dec_dec_ctl i0_dec ( // @[el2_dec_decode_ctl.scala 401:22] .io_ins(i0_dec_io_ins), .io_out_alu(i0_dec_io_out_alu), .io_out_rs1(i0_dec_io_out_rs1), @@ -2125,116 +2123,116 @@ module el2_dec_decode_ctl( .io_en(rvclkhdr_19_io_en), .io_scan_mode(rvclkhdr_19_io_scan_mode) ); - assign io_dec_extint_stall = _T_339; // @[el2_dec_decode_ctl.scala 432:23] - assign io_dec_i0_inst_wb1 = _T_837; // @[el2_dec_decode_ctl.scala 753:22] - assign io_dec_i0_pc_wb1 = _T_840; // @[el2_dec_decode_ctl.scala 756:20] - assign io_dec_i0_rs1_en_d = i0_dp_rs1 & _T_556; // @[el2_dec_decode_ctl.scala 624:24] - assign io_dec_i0_rs2_en_d = i0_dp_rs2 & _T_558; // @[el2_dec_decode_ctl.scala 625:24] - assign io_dec_i0_rs1_d = io_dec_i0_instr_d[19:15]; // @[el2_dec_decode_ctl.scala 627:19] - assign io_dec_i0_rs2_d = io_dec_i0_instr_d[24:20]; // @[el2_dec_decode_ctl.scala 628:19] - assign io_dec_i0_immed_d = _T_563 | _T_564; // @[el2_dec_decode_ctl.scala 633:21] - assign io_dec_i0_br_immed_d = _T_768 ? i0_br_offset : _T_781; // @[el2_dec_decode_ctl.scala 711:24] - assign io_i0_ap_land = _T_41 ? 1'h0 : i0_dp_raw_land; // @[el2_dec_decode_ctl.scala 285:20] - assign io_i0_ap_lor = _T_41 | i0_dp_raw_lor; // @[el2_dec_decode_ctl.scala 286:20] - assign io_i0_ap_lxor = _T_41 ? 1'h0 : i0_dp_raw_lxor; // @[el2_dec_decode_ctl.scala 287:20] - assign io_i0_ap_sll = _T_41 ? 1'h0 : i0_dp_raw_sll; // @[el2_dec_decode_ctl.scala 288:20] - assign io_i0_ap_srl = _T_41 ? 1'h0 : i0_dp_raw_srl; // @[el2_dec_decode_ctl.scala 289:20] - assign io_i0_ap_sra = _T_41 ? 1'h0 : i0_dp_raw_sra; // @[el2_dec_decode_ctl.scala 290:20] - assign io_i0_ap_beq = _T_41 ? 1'h0 : i0_dp_raw_beq; // @[el2_dec_decode_ctl.scala 293:20] - assign io_i0_ap_bne = _T_41 ? 1'h0 : i0_dp_raw_bne; // @[el2_dec_decode_ctl.scala 294:20] - assign io_i0_ap_blt = _T_41 ? 1'h0 : i0_dp_raw_blt; // @[el2_dec_decode_ctl.scala 295:20] - assign io_i0_ap_bge = _T_41 ? 1'h0 : i0_dp_raw_bge; // @[el2_dec_decode_ctl.scala 296:20] - assign io_i0_ap_add = _T_41 ? 1'h0 : i0_dp_raw_add; // @[el2_dec_decode_ctl.scala 283:20] - assign io_i0_ap_sub = _T_41 ? 1'h0 : i0_dp_raw_sub; // @[el2_dec_decode_ctl.scala 284:20] - assign io_i0_ap_slt = _T_41 ? 1'h0 : i0_dp_raw_slt; // @[el2_dec_decode_ctl.scala 291:20] - assign io_i0_ap_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 292:20] - assign io_i0_ap_jal = _T_336 & _T_337; // @[el2_dec_decode_ctl.scala 299:22] - assign io_i0_ap_predict_t = _T_47 & i0_predict_br; // @[el2_dec_decode_ctl.scala 281:26] - assign io_i0_ap_predict_nt = _T_48 & i0_predict_br; // @[el2_dec_decode_ctl.scala 280:26] - assign io_i0_ap_csr_write = i0_csr_write & _T_347; // @[el2_dec_decode_ctl.scala 297:22] - assign io_i0_ap_csr_imm = _T_41 ? 1'h0 : i0_dp_raw_csr_imm; // @[el2_dec_decode_ctl.scala 298:22] - assign io_dec_i0_decode_d = _T_490 & _T_467; // @[el2_dec_decode_ctl.scala 552:22 el2_dec_decode_ctl.scala 618:22] - assign io_dec_i0_alu_decode_d = i0_exulegal_decode_d & i0_dp_alu; // @[el2_dec_decode_ctl.scala 572:26] - assign io_dec_i0_rs1_bypass_data_d = _T_967 | _T_966; // @[el2_dec_decode_ctl.scala 807:31] - assign io_dec_i0_rs2_bypass_data_d = _T_984 | _T_983; // @[el2_dec_decode_ctl.scala 812:31] - assign io_dec_i0_waddr_r = r_d_bits_i0rd; // @[el2_dec_decode_ctl.scala 694:27] - assign io_dec_i0_wen_r = _T_757 & _T_758; // @[el2_dec_decode_ctl.scala 696:32] - assign io_dec_i0_wdata_r = _T_764 ? io_lsu_result_corr_r : i0_result_r_raw; // @[el2_dec_decode_ctl.scala 697:26] - assign io_dec_i0_select_pc_d = _T_41 ? 1'h0 : i0_dp_raw_pc; // @[el2_dec_decode_ctl.scala 271:25] - assign io_dec_i0_rs1_bypass_en_d = {i0_rs1bypass[2],_T_942}; // @[el2_dec_decode_ctl.scala 803:34] - assign io_dec_i0_rs2_bypass_en_d = {i0_rs2bypass[2],_T_951}; // @[el2_dec_decode_ctl.scala 804:34] - assign io_lsu_p_valid = io_dec_extint_stall | lsu_decode_d; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 439:24 el2_dec_decode_ctl.scala 441:35] - assign io_lsu_p_bits_fast_int = io_dec_extint_stall; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 438:29] - assign io_lsu_p_bits_by = io_dec_extint_stall ? 1'h0 : i0_dp_by; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 444:40] - assign io_lsu_p_bits_half = io_dec_extint_stall ? 1'h0 : i0_dp_half; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 445:40] - assign io_lsu_p_bits_word = io_dec_extint_stall | i0_dp_word; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 437:29 el2_dec_decode_ctl.scala 446:40] - assign io_lsu_p_bits_load = io_dec_extint_stall | i0_dp_load; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 436:29 el2_dec_decode_ctl.scala 442:40] - assign io_lsu_p_bits_store = io_dec_extint_stall ? 1'h0 : i0_dp_store; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 443:40] - assign io_lsu_p_bits_unsign = io_dec_extint_stall ? 1'h0 : i0_dp_unsign; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 450:40] - assign io_lsu_p_bits_store_data_bypass_d = io_dec_extint_stall ? 1'h0 : store_data_bypass_d; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 448:40] - assign io_lsu_p_bits_load_ldst_bypass_d = io_dec_extint_stall ? 1'h0 : load_ldst_bypass_d; // @[el2_dec_decode_ctl.scala 434:12 el2_dec_decode_ctl.scala 447:40] - assign io_mul_p_valid = i0_exulegal_decode_d & i0_dp_mul; // @[el2_dec_decode_ctl.scala 126:12 el2_dec_decode_ctl.scala 427:21] - assign io_mul_p_bits_rs1_sign = _T_41 ? 1'h0 : i0_dp_raw_rs1_sign; // @[el2_dec_decode_ctl.scala 126:12 el2_dec_decode_ctl.scala 428:26] - assign io_mul_p_bits_rs2_sign = _T_41 ? 1'h0 : i0_dp_raw_rs2_sign; // @[el2_dec_decode_ctl.scala 126:12 el2_dec_decode_ctl.scala 429:26] - assign io_mul_p_bits_low = _T_41 ? 1'h0 : i0_dp_raw_low; // @[el2_dec_decode_ctl.scala 126:12 el2_dec_decode_ctl.scala 430:26] - assign io_div_p_valid = i0_exulegal_decode_d & i0_dp_div; // @[el2_dec_decode_ctl.scala 423:21] - assign io_div_p_bits_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 424:26] - assign io_div_p_bits_rem = _T_41 ? 1'h0 : i0_dp_raw_rem; // @[el2_dec_decode_ctl.scala 425:26] - assign io_div_waddr_wb = _T_830; // @[el2_dec_decode_ctl.scala 741:19] - assign io_dec_div_cancel = _T_810 | _T_815; // @[el2_dec_decode_ctl.scala 730:29] - assign io_dec_lsu_valid_raw_d = _T_992 | io_dec_extint_stall; // @[el2_dec_decode_ctl.scala 817:26] - assign io_dec_lsu_offset_d = _T_1006 | _T_1007; // @[el2_dec_decode_ctl.scala 818:23] - assign io_dec_csr_ren_d = _T_41 ? 1'h0 : i0_dp_raw_csr_read; // @[el2_dec_decode_ctl.scala 454:21] - assign io_dec_csr_wen_unq_d = _T_349 | i0_csr_write; // @[el2_dec_decode_ctl.scala 463:24] - assign io_dec_csr_any_unq_d = i0_dp_csr_read | i0_csr_write; // @[el2_dec_decode_ctl.scala 529:24] - assign io_dec_csr_rdaddr_d = io_dec_i0_instr_d[31:20]; // @[el2_dec_decode_ctl.scala 466:24] - assign io_dec_csr_wen_r = _T_352 & _T_754; // @[el2_dec_decode_ctl.scala 471:20] - assign io_dec_csr_wraddr_r = r_d_bits_csrwaddr; // @[el2_dec_decode_ctl.scala 467:23] - assign io_dec_csr_wrdata_r = r_d_bits_csrwonly ? i0_result_corr_r : write_csr_data; // @[el2_dec_decode_ctl.scala 514:24] - assign io_dec_csr_stall_int_ff = _T_359 & _T_360; // @[el2_dec_decode_ctl.scala 474:27] - assign io_dec_tlu_i0_valid_r = r_d_valid & _T_743; // @[el2_dec_decode_ctl.scala 578:29] - assign io_dec_tlu_packet_r_legal = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_legal; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_icaf = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_icaf; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_icaf_f1 = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_icaf_f1; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_icaf_type = io_dec_tlu_flush_lower_wb ? 2'h0 : r_t_icaf_type; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_fence_i = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_fence_i; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_i0trigger = io_dec_tlu_flush_lower_wb ? 4'h0 : _T_542; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_flush_lower_wb ? 4'h0 : r_t_pmu_i0_itype; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_pmu_i0_br_unpred; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_packet_r_pmu_divide = r_d_bits_i0div & r_d_valid; // @[el2_dec_decode_ctl.scala 612:39 el2_dec_decode_ctl.scala 613:39] - assign io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_flush_lower_wb ? 1'h0 : lsu_pmu_misaligned_r; // @[el2_dec_decode_ctl.scala 612:39] - assign io_dec_tlu_i0_pc_r = dec_i0_pc_r; // @[el2_dec_decode_ctl.scala 759:27] - assign io_dec_illegal_inst = _T_465; // @[el2_dec_decode_ctl.scala 536:23] - assign io_pred_correct_npc_x = temp_pred_correct_npc_x[31:1]; // @[el2_dec_decode_ctl.scala 764:25] - assign io_dec_i0_predict_p_d_valid = i0_brp_valid & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 236:38] - assign io_dec_i0_predict_p_d_bits_pc4 = io_dec_i0_pc4_d; // @[el2_dec_decode_ctl.scala 234:43] - assign io_dec_i0_predict_p_d_bits_hist = io_dec_i0_brp_bits_hist; // @[el2_dec_decode_ctl.scala 235:43] - assign io_dec_i0_predict_p_d_bits_toffset = _T_314 ? i0_pcall_imm[11:0] : _T_323; // @[el2_dec_decode_ctl.scala 248:49] - assign io_dec_i0_predict_p_d_bits_br_error = _T_33 & _T_18; // @[el2_dec_decode_ctl.scala 243:56] - assign io_dec_i0_predict_p_d_bits_br_start_error = _T_36 & _T_18; // @[el2_dec_decode_ctl.scala 244:56] - assign io_dec_i0_predict_p_d_bits_prett = io_dec_i0_brp_bits_prett; // @[el2_dec_decode_ctl.scala 233:43] - assign io_dec_i0_predict_p_d_bits_pcall = i0_dp_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 230:43] - assign io_dec_i0_predict_p_d_bits_pret = i0_dp_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 232:43] - assign io_dec_i0_predict_p_d_bits_pja = i0_dp_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 231:43] - assign io_dec_i0_predict_p_d_bits_way = io_dec_i0_brp_bits_way; // @[el2_dec_decode_ctl.scala 250:56] - assign io_i0_predict_fghr_d = io_dec_i0_bp_fghr; // @[el2_dec_decode_ctl.scala 249:32] - assign io_i0_predict_index_d = io_dec_i0_bp_index; // @[el2_dec_decode_ctl.scala 245:32] - assign io_i0_predict_btag_d = io_dec_i0_bp_btag; // @[el2_dec_decode_ctl.scala 246:32] - assign io_dec_data_en = {i0_x_data_en,i0_r_data_en}; // @[el2_dec_decode_ctl.scala 662:27] - assign io_dec_ctl_en = {i0_x_ctl_en,i0_r_ctl_en}; // @[el2_dec_decode_ctl.scala 663:27] - assign io_dec_pmu_instr_decoded = io_dec_i0_decode_d; // @[el2_dec_decode_ctl.scala 557:28] - assign io_dec_pmu_decode_stall = io_dec_ib0_valid_d & _T_498; // @[el2_dec_decode_ctl.scala 558:27] - assign io_dec_pmu_presync_stall = i0_presync & prior_inflight_eff; // @[el2_dec_decode_ctl.scala 560:29] - assign io_dec_pmu_postsync_stall = postsync_stall; // @[el2_dec_decode_ctl.scala 559:29] - assign io_dec_nonblock_load_wen = _T_200 & _T_201; // @[el2_dec_decode_ctl.scala 354:28] - assign io_dec_nonblock_load_waddr = _T_246 | _T_238; // @[el2_dec_decode_ctl.scala 351:29 el2_dec_decode_ctl.scala 361:29] - assign io_dec_pause_state = pause_stall; // @[el2_dec_decode_ctl.scala 498:22] - assign io_dec_pause_state_cg = pause_stall & _T_420; // @[el2_dec_decode_ctl.scala 502:25] - assign io_dec_div_active = _T_821; // @[el2_dec_decode_ctl.scala 735:21] + assign io_decode_exu_dec_data_en = {i0_x_data_en,i0_r_data_en}; // @[el2_dec_decode_ctl.scala 671:38] + assign io_decode_exu_dec_ctl_en = {i0_x_ctl_en,i0_r_ctl_en}; // @[el2_dec_decode_ctl.scala 672:38] + assign io_decode_exu_i0_ap_land = _T_41 ? 1'h0 : i0_dp_raw_land; // @[el2_dec_decode_ctl.scala 294:31] + assign io_decode_exu_i0_ap_lor = _T_41 | i0_dp_raw_lor; // @[el2_dec_decode_ctl.scala 295:31] + assign io_decode_exu_i0_ap_lxor = _T_41 ? 1'h0 : i0_dp_raw_lxor; // @[el2_dec_decode_ctl.scala 296:31] + assign io_decode_exu_i0_ap_sll = _T_41 ? 1'h0 : i0_dp_raw_sll; // @[el2_dec_decode_ctl.scala 297:31] + assign io_decode_exu_i0_ap_srl = _T_41 ? 1'h0 : i0_dp_raw_srl; // @[el2_dec_decode_ctl.scala 298:31] + assign io_decode_exu_i0_ap_sra = _T_41 ? 1'h0 : i0_dp_raw_sra; // @[el2_dec_decode_ctl.scala 299:31] + assign io_decode_exu_i0_ap_beq = _T_41 ? 1'h0 : i0_dp_raw_beq; // @[el2_dec_decode_ctl.scala 302:31] + assign io_decode_exu_i0_ap_bne = _T_41 ? 1'h0 : i0_dp_raw_bne; // @[el2_dec_decode_ctl.scala 303:31] + assign io_decode_exu_i0_ap_blt = _T_41 ? 1'h0 : i0_dp_raw_blt; // @[el2_dec_decode_ctl.scala 304:31] + assign io_decode_exu_i0_ap_bge = _T_41 ? 1'h0 : i0_dp_raw_bge; // @[el2_dec_decode_ctl.scala 305:31] + assign io_decode_exu_i0_ap_add = _T_41 ? 1'h0 : i0_dp_raw_add; // @[el2_dec_decode_ctl.scala 292:31] + assign io_decode_exu_i0_ap_sub = _T_41 ? 1'h0 : i0_dp_raw_sub; // @[el2_dec_decode_ctl.scala 293:31] + assign io_decode_exu_i0_ap_slt = _T_41 ? 1'h0 : i0_dp_raw_slt; // @[el2_dec_decode_ctl.scala 300:31] + assign io_decode_exu_i0_ap_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 301:31] + assign io_decode_exu_i0_ap_jal = _T_336 & _T_337; // @[el2_dec_decode_ctl.scala 308:33] + assign io_decode_exu_i0_ap_predict_t = _T_47 & i0_predict_br; // @[el2_dec_decode_ctl.scala 290:37] + assign io_decode_exu_i0_ap_predict_nt = _T_48 & i0_predict_br; // @[el2_dec_decode_ctl.scala 289:37] + assign io_decode_exu_i0_ap_csr_write = i0_csr_write & _T_347; // @[el2_dec_decode_ctl.scala 306:33] + assign io_decode_exu_i0_ap_csr_imm = _T_41 ? 1'h0 : i0_dp_raw_csr_imm; // @[el2_dec_decode_ctl.scala 307:33] + assign io_decode_exu_dec_i0_predict_p_d_valid = i0_brp_valid & i0_legal_decode_d; // @[el2_dec_decode_ctl.scala 245:49] + assign io_decode_exu_dec_i0_predict_p_d_bits_pc4 = io_dec_i0_pc4_d; // @[el2_dec_decode_ctl.scala 243:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_hist = io_dec_i0_brp_bits_hist; // @[el2_dec_decode_ctl.scala 244:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_toffset = _T_314 ? i0_pcall_imm[11:0] : _T_323; // @[el2_dec_decode_ctl.scala 257:60] + assign io_decode_exu_dec_i0_predict_p_d_bits_br_error = _T_33 & _T_18; // @[el2_dec_decode_ctl.scala 252:67] + assign io_decode_exu_dec_i0_predict_p_d_bits_br_start_error = _T_36 & _T_18; // @[el2_dec_decode_ctl.scala 253:67] + assign io_decode_exu_dec_i0_predict_p_d_bits_prett = io_dec_i0_brp_bits_prett; // @[el2_dec_decode_ctl.scala 242:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_pcall = i0_dp_jal & i0_pcall_case; // @[el2_dec_decode_ctl.scala 239:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_pret = i0_dp_jal & i0_pret_case; // @[el2_dec_decode_ctl.scala 241:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_pja = i0_dp_jal & i0_pja_case; // @[el2_dec_decode_ctl.scala 240:54] + assign io_decode_exu_dec_i0_predict_p_d_bits_way = io_dec_i0_brp_bits_way; // @[el2_dec_decode_ctl.scala 259:67] + assign io_decode_exu_i0_predict_fghr_d = io_dec_i0_bp_fghr; // @[el2_dec_decode_ctl.scala 258:43] + assign io_decode_exu_i0_predict_index_d = io_dec_i0_bp_index; // @[el2_dec_decode_ctl.scala 254:43] + assign io_decode_exu_i0_predict_btag_d = io_dec_i0_bp_btag; // @[el2_dec_decode_ctl.scala 255:43] + assign io_decode_exu_dec_i0_rs1_en_d = i0_dp_rs1 & _T_559; // @[el2_dec_decode_ctl.scala 633:35] + assign io_decode_exu_dec_i0_rs2_en_d = i0_dp_rs2 & _T_561; // @[el2_dec_decode_ctl.scala 634:35] + assign io_decode_exu_dec_i0_immed_d = _T_566 | _T_567; // @[el2_dec_decode_ctl.scala 642:32] + assign io_decode_exu_dec_i0_rs1_bypass_data_d = _T_970 | _T_969; // @[el2_dec_decode_ctl.scala 816:42] + assign io_decode_exu_dec_i0_rs2_bypass_data_d = _T_987 | _T_986; // @[el2_dec_decode_ctl.scala 821:42] + assign io_decode_exu_dec_i0_select_pc_d = _T_41 ? 1'h0 : i0_dp_raw_pc; // @[el2_dec_decode_ctl.scala 280:36] + assign io_decode_exu_dec_i0_rs1_bypass_en_d = {i0_rs1bypass[2],_T_945}; // @[el2_dec_decode_ctl.scala 812:45] + assign io_decode_exu_dec_i0_rs2_bypass_en_d = {i0_rs2bypass[2],_T_954}; // @[el2_dec_decode_ctl.scala 813:45] + assign io_decode_exu_mul_p_valid = i0_exulegal_decode_d & i0_dp_mul; // @[el2_dec_decode_ctl.scala 136:23 el2_dec_decode_ctl.scala 436:32] + assign io_decode_exu_mul_p_bits_rs1_sign = _T_41 ? 1'h0 : i0_dp_raw_rs1_sign; // @[el2_dec_decode_ctl.scala 136:23 el2_dec_decode_ctl.scala 437:37] + assign io_decode_exu_mul_p_bits_rs2_sign = _T_41 ? 1'h0 : i0_dp_raw_rs2_sign; // @[el2_dec_decode_ctl.scala 136:23 el2_dec_decode_ctl.scala 438:37] + assign io_decode_exu_mul_p_bits_low = _T_41 ? 1'h0 : i0_dp_raw_low; // @[el2_dec_decode_ctl.scala 136:23 el2_dec_decode_ctl.scala 439:37] + assign io_decode_exu_pred_correct_npc_x = temp_pred_correct_npc_x[31:1]; // @[el2_dec_decode_ctl.scala 773:36] + assign io_decode_exu_dec_extint_stall = _T_339; // @[el2_dec_decode_ctl.scala 441:34] + assign io_dec_alu_dec_i0_alu_decode_d = i0_exulegal_decode_d & i0_dp_alu; // @[el2_dec_decode_ctl.scala 581:34] + assign io_dec_alu_dec_csr_ren_d = _T_41 ? 1'h0 : i0_dp_raw_csr_read; // @[el2_dec_decode_ctl.scala 463:29] + assign io_dec_alu_dec_i0_br_immed_d = _T_771 ? i0_br_offset : _T_784; // @[el2_dec_decode_ctl.scala 720:32] + assign io_dec_div_div_p_valid = i0_exulegal_decode_d & i0_dp_div; // @[el2_dec_decode_ctl.scala 432:29] + assign io_dec_div_div_p_bits_unsign = _T_41 ? 1'h0 : i0_dp_raw_unsign; // @[el2_dec_decode_ctl.scala 433:34] + assign io_dec_div_div_p_bits_rem = _T_41 ? 1'h0 : i0_dp_raw_rem; // @[el2_dec_decode_ctl.scala 434:34] + assign io_dec_div_dec_div_cancel = _T_813 | _T_818; // @[el2_dec_decode_ctl.scala 739:37] + assign io_dec_i0_inst_wb1 = _T_840; // @[el2_dec_decode_ctl.scala 762:22] + assign io_dec_i0_pc_wb1 = _T_843; // @[el2_dec_decode_ctl.scala 765:20] + assign io_dec_i0_rs1_d = io_dec_i0_instr_d[19:15]; // @[el2_dec_decode_ctl.scala 636:19] + assign io_dec_i0_rs2_d = io_dec_i0_instr_d[24:20]; // @[el2_dec_decode_ctl.scala 637:19] + assign io_dec_i0_waddr_r = r_d_bits_i0rd; // @[el2_dec_decode_ctl.scala 703:27] + assign io_dec_i0_wen_r = _T_760 & _T_761; // @[el2_dec_decode_ctl.scala 705:32] + assign io_dec_i0_wdata_r = _T_767 ? io_lsu_result_corr_r : i0_result_r_raw; // @[el2_dec_decode_ctl.scala 706:26] + assign io_lsu_p_valid = io_decode_exu_dec_extint_stall | lsu_decode_d; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 448:24 el2_dec_decode_ctl.scala 450:35] + assign io_lsu_p_bits_fast_int = io_decode_exu_dec_extint_stall; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 447:29] + assign io_lsu_p_bits_by = io_decode_exu_dec_extint_stall ? 1'h0 : i0_dp_by; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 453:40] + assign io_lsu_p_bits_half = io_decode_exu_dec_extint_stall ? 1'h0 : i0_dp_half; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 454:40] + assign io_lsu_p_bits_word = io_decode_exu_dec_extint_stall | i0_dp_word; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 446:29 el2_dec_decode_ctl.scala 455:40] + assign io_lsu_p_bits_load = io_decode_exu_dec_extint_stall | i0_dp_load; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 445:29 el2_dec_decode_ctl.scala 451:40] + assign io_lsu_p_bits_store = io_decode_exu_dec_extint_stall ? 1'h0 : i0_dp_store; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 452:40] + assign io_lsu_p_bits_unsign = io_decode_exu_dec_extint_stall ? 1'h0 : i0_dp_unsign; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 459:40] + assign io_lsu_p_bits_store_data_bypass_d = io_decode_exu_dec_extint_stall ? 1'h0 : store_data_bypass_d; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 457:40] + assign io_lsu_p_bits_load_ldst_bypass_d = io_decode_exu_dec_extint_stall ? 1'h0 : load_ldst_bypass_d; // @[el2_dec_decode_ctl.scala 443:12 el2_dec_decode_ctl.scala 456:40] + assign io_div_waddr_wb = _T_833; // @[el2_dec_decode_ctl.scala 750:19] + assign io_dec_lsu_valid_raw_d = _T_995 | io_decode_exu_dec_extint_stall; // @[el2_dec_decode_ctl.scala 826:26] + assign io_dec_lsu_offset_d = _T_1009 | _T_1010; // @[el2_dec_decode_ctl.scala 827:23] + assign io_dec_csr_wen_unq_d = _T_349 | i0_csr_write; // @[el2_dec_decode_ctl.scala 472:24] + assign io_dec_csr_any_unq_d = i0_dp_csr_read | i0_csr_write; // @[el2_dec_decode_ctl.scala 538:24] + assign io_dec_csr_rdaddr_d = io_dec_i0_instr_d[31:20]; // @[el2_dec_decode_ctl.scala 475:24] + assign io_dec_csr_wen_r = _T_352 & _T_757; // @[el2_dec_decode_ctl.scala 480:20] + assign io_dec_csr_wraddr_r = r_d_bits_csrwaddr; // @[el2_dec_decode_ctl.scala 476:23] + assign io_dec_csr_wrdata_r = r_d_bits_csrwonly ? i0_result_corr_r : write_csr_data; // @[el2_dec_decode_ctl.scala 523:24] + assign io_dec_csr_stall_int_ff = _T_359 & _T_360; // @[el2_dec_decode_ctl.scala 483:27] + assign io_dec_tlu_i0_valid_r = r_d_valid & _T_746; // @[el2_dec_decode_ctl.scala 587:29] + assign io_dec_tlu_packet_r_legal = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_legal; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_icaf = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_icaf; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_icaf_f1 = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_icaf_f1; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_icaf_type = io_dec_tlu_flush_lower_wb ? 2'h0 : r_t_icaf_type; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_fence_i = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_fence_i; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_i0trigger = io_dec_tlu_flush_lower_wb ? 4'h0 : _T_545; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_flush_lower_wb ? 4'h0 : r_t_pmu_i0_itype; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_flush_lower_wb ? 1'h0 : r_t_pmu_i0_br_unpred; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_packet_r_pmu_divide = r_d_bits_i0div & r_d_valid; // @[el2_dec_decode_ctl.scala 621:39 el2_dec_decode_ctl.scala 622:39] + assign io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_flush_lower_wb ? 1'h0 : lsu_pmu_misaligned_r; // @[el2_dec_decode_ctl.scala 621:39] + assign io_dec_tlu_i0_pc_r = dec_i0_pc_r; // @[el2_dec_decode_ctl.scala 768:27] + assign io_dec_illegal_inst = _T_468; // @[el2_dec_decode_ctl.scala 545:23] + assign io_dec_pmu_instr_decoded = io_dec_aln_dec_i0_decode_d; // @[el2_dec_decode_ctl.scala 566:28] + assign io_dec_pmu_decode_stall = io_dec_ib0_valid_d & _T_501; // @[el2_dec_decode_ctl.scala 567:27] + assign io_dec_pmu_presync_stall = i0_presync & prior_inflight_eff; // @[el2_dec_decode_ctl.scala 569:29] + assign io_dec_pmu_postsync_stall = postsync_stall; // @[el2_dec_decode_ctl.scala 568:29] + assign io_dec_nonblock_load_wen = _T_200 & _T_201; // @[el2_dec_decode_ctl.scala 363:28] + assign io_dec_nonblock_load_waddr = _T_246 | _T_238; // @[el2_dec_decode_ctl.scala 360:29 el2_dec_decode_ctl.scala 370:29] + assign io_dec_pause_state = pause_stall; // @[el2_dec_decode_ctl.scala 507:22] + assign io_dec_pause_state_cg = pause_stall & _T_423; // @[el2_dec_decode_ctl.scala 511:25] + assign io_dec_div_active = _T_824; // @[el2_dec_decode_ctl.scala 744:21] + assign io_dec_aln_dec_i0_decode_d = _T_493 & _T_470; // @[el2_dec_decode_ctl.scala 561:30 el2_dec_decode_ctl.scala 627:30] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_io_en = _T_15 | _T_16; // @[el2_lib.scala 485:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] - assign i0_dec_io_ins = io_dec_i0_instr_d; // @[el2_dec_decode_ctl.scala 393:16] + assign i0_dec_io_ins = io_dec_i0_instr_d; // @[el2_dec_decode_ctl.scala 402:16] assign rvclkhdr_1_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_1_io_en = i0_pipe_en[3] | io_clk_override; // @[el2_lib.scala 511:17] assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -2242,25 +2240,25 @@ module el2_dec_decode_ctl( assign rvclkhdr_2_io_en = i0_pipe_en[3] | io_clk_override; // @[el2_lib.scala 511:17] assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_3_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_3_io_en = _T_428 | pause_stall; // @[el2_lib.scala 511:17] + assign rvclkhdr_3_io_en = _T_431 | pause_stall; // @[el2_lib.scala 511:17] assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_4_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_4_io_en = shift_illegal & _T_464; // @[el2_lib.scala 511:17] + assign rvclkhdr_4_io_en = shift_illegal & _T_467; // @[el2_lib.scala 511:17] assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_5_io_clk = clock; // @[el2_lib.scala 520:18] - assign rvclkhdr_5_io_en = _T_704 | io_clk_override; // @[el2_lib.scala 521:17] + assign rvclkhdr_5_io_en = _T_707 | io_clk_override; // @[el2_lib.scala 521:17] assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[el2_lib.scala 522:24] assign rvclkhdr_6_io_clk = clock; // @[el2_lib.scala 520:18] - assign rvclkhdr_6_io_en = _T_704 | io_clk_override; // @[el2_lib.scala 521:17] + assign rvclkhdr_6_io_en = _T_707 | io_clk_override; // @[el2_lib.scala 521:17] assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[el2_lib.scala 522:24] assign rvclkhdr_7_io_clk = clock; // @[el2_lib.scala 520:18] - assign rvclkhdr_7_io_en = _T_704 | io_clk_override; // @[el2_lib.scala 521:17] + assign rvclkhdr_7_io_en = _T_707 | io_clk_override; // @[el2_lib.scala 521:17] assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[el2_lib.scala 522:24] assign rvclkhdr_8_io_clk = clock; // @[el2_lib.scala 520:18] - assign rvclkhdr_8_io_en = _T_707 | io_clk_override; // @[el2_lib.scala 521:17] + assign rvclkhdr_8_io_en = _T_710 | io_clk_override; // @[el2_lib.scala 521:17] assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[el2_lib.scala 522:24] assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 520:18] - assign rvclkhdr_9_io_en = _T_710 | io_clk_override; // @[el2_lib.scala 521:17] + assign rvclkhdr_9_io_en = _T_713 | io_clk_override; // @[el2_lib.scala 521:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 522:24] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_10_io_en = i0_pipe_en[2] | io_clk_override; // @[el2_lib.scala 511:17] @@ -2368,7 +2366,7 @@ initial begin _RAND_19 = {1{`RANDOM}}; x_d_bits_i0rd = _RAND_19[4:0]; _RAND_20 = {1{`RANDOM}}; - _T_701 = _RAND_20[2:0]; + _T_704 = _RAND_20[2:0]; _RAND_21 = {1{`RANDOM}}; nonblock_load_valid_m_delay = _RAND_21[0:0]; _RAND_22 = {1{`RANDOM}}; @@ -2432,7 +2430,7 @@ initial begin _RAND_51 = {1{`RANDOM}}; wbd_bits_csrwonly = _RAND_51[0:0]; _RAND_52 = {1{`RANDOM}}; - _T_465 = _RAND_52[31:0]; + _T_468 = _RAND_52[31:0]; _RAND_53 = {1{`RANDOM}}; x_t_legal = _RAND_53[0:0]; _RAND_54 = {1{`RANDOM}}; @@ -2492,9 +2490,9 @@ initial begin _RAND_81 = {1{`RANDOM}}; last_br_immed_x = _RAND_81[11:0]; _RAND_82 = {1{`RANDOM}}; - _T_821 = _RAND_82[0:0]; + _T_824 = _RAND_82[0:0]; _RAND_83 = {1{`RANDOM}}; - _T_830 = _RAND_83[4:0]; + _T_833 = _RAND_83[4:0]; _RAND_84 = {1{`RANDOM}}; i0_inst_x = _RAND_84[31:0]; _RAND_85 = {1{`RANDOM}}; @@ -2502,11 +2500,11 @@ initial begin _RAND_86 = {1{`RANDOM}}; i0_inst_wb = _RAND_86[31:0]; _RAND_87 = {1{`RANDOM}}; - _T_837 = _RAND_87[31:0]; + _T_840 = _RAND_87[31:0]; _RAND_88 = {1{`RANDOM}}; i0_pc_wb = _RAND_88[30:0]; _RAND_89 = {1{`RANDOM}}; - _T_840 = _RAND_89[30:0]; + _T_843 = _RAND_89[30:0]; _RAND_90 = {1{`RANDOM}}; dec_i0_pc_r = _RAND_90[30:0]; `endif // RANDOMIZE_REG_INIT @@ -2571,7 +2569,7 @@ initial begin x_d_bits_i0rd = 5'h0; end if (reset) begin - _T_701 = 3'h0; + _T_704 = 3'h0; end if (reset) begin nonblock_load_valid_m_delay = 1'h0; @@ -2661,7 +2659,7 @@ initial begin wbd_bits_csrwonly = 1'h0; end if (reset) begin - _T_465 = 32'h0; + _T_468 = 32'h0; end if (reset) begin x_t_legal = 1'h0; @@ -2739,10 +2737,10 @@ initial begin last_br_immed_x = 12'h0; end if (reset) begin - _T_821 = 1'h0; + _T_824 = 1'h0; end if (reset) begin - _T_830 = 5'h0; + _T_833 = 5'h0; end if (reset) begin i0_inst_x = 32'h0; @@ -2754,13 +2752,13 @@ initial begin i0_inst_wb = 32'h0; end if (reset) begin - _T_837 = 32'h0; + _T_840 = 32'h0; end if (reset) begin i0_pc_wb = 31'h0; end if (reset) begin - _T_840 = 31'h0; + _T_843 = 31'h0; end if (reset) begin dec_i0_pc_r = 31'h0; @@ -2823,14 +2821,14 @@ end // initial if (reset) begin pause_stall <= 1'h0; end else begin - pause_stall <= _T_412 & _T_413; + pause_stall <= _T_415 & _T_416; end end always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin if (reset) begin write_csr_data <= 32'h0; end else if (pause_stall) begin - write_csr_data <= _T_423; + write_csr_data <= _T_426; end else if (io_dec_tlu_wr_pause_r) begin write_csr_data <= io_dec_csr_wrdata_r; end else begin @@ -2841,35 +2839,35 @@ end // initial if (reset) begin postsync_stall <= 1'h0; end else begin - postsync_stall <= _T_506 | _T_507; + postsync_stall <= _T_509 | _T_510; end end always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin if (reset) begin x_d_valid <= 1'h0; end else begin - x_d_valid <= io_dec_i0_decode_d; + x_d_valid <= io_dec_aln_dec_i0_decode_d; end end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin flush_final_r <= 1'h0; end else begin - flush_final_r <= io_exu_flush_final; + flush_final_r <= io_dec_alu_exu_flush_final; end end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin illegal_lockout <= 1'h0; end else begin - illegal_lockout <= _T_466 & _T_467; + illegal_lockout <= _T_469 & _T_470; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin cam_raw_0_bits_tag <= 3'h0; end else if (cam_wen[0]) begin - cam_raw_0_bits_tag <= {{1'd0}, io_lsu_nonblock_load_tag_m}; + cam_raw_0_bits_tag <= {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_tag_m}; end else if (_T_107) begin cam_raw_0_bits_tag <= 3'h0; end @@ -2887,7 +2885,7 @@ end // initial if (reset) begin cam_raw_1_bits_tag <= 3'h0; end else if (cam_wen[1]) begin - cam_raw_1_bits_tag <= {{1'd0}, io_lsu_nonblock_load_tag_m}; + cam_raw_1_bits_tag <= {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_tag_m}; end else if (_T_133) begin cam_raw_1_bits_tag <= 3'h0; end @@ -2905,7 +2903,7 @@ end // initial if (reset) begin cam_raw_2_bits_tag <= 3'h0; end else if (cam_wen[2]) begin - cam_raw_2_bits_tag <= {{1'd0}, io_lsu_nonblock_load_tag_m}; + cam_raw_2_bits_tag <= {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_tag_m}; end else if (_T_159) begin cam_raw_2_bits_tag <= 3'h0; end @@ -2923,7 +2921,7 @@ end // initial if (reset) begin cam_raw_3_bits_tag <= 3'h0; end else if (cam_wen[3]) begin - cam_raw_3_bits_tag <= {{1'd0}, io_lsu_nonblock_load_tag_m}; + cam_raw_3_bits_tag <= {{1'd0}, io_dctl_busbuff_lsu_nonblock_load_tag_m}; end else if (_T_185) begin cam_raw_3_bits_tag <= 3'h0; end @@ -2953,16 +2951,16 @@ end // initial end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_701 <= 3'h0; + _T_704 <= 3'h0; end else begin - _T_701 <= i0_pipe_en[3:1]; + _T_704 <= i0_pipe_en[3:1]; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin nonblock_load_valid_m_delay <= 1'h0; end else if (i0_r_ctl_en) begin - nonblock_load_valid_m_delay <= io_lsu_nonblock_load_valid_m; + nonblock_load_valid_m_delay <= io_dctl_busbuff_lsu_nonblock_load_valid_m; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin @@ -2976,7 +2974,7 @@ end // initial if (reset) begin r_d_bits_i0v <= 1'h0; end else begin - r_d_bits_i0v <= _T_733 & _T_280; + r_d_bits_i0v <= _T_736 & _T_280; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin @@ -3098,7 +3096,7 @@ end // initial if (reset) begin r_d_valid <= 1'h0; end else begin - r_d_valid <= _T_737 & _T_280; + r_d_valid <= _T_740 & _T_280; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin @@ -3169,17 +3167,17 @@ end // initial always @(posedge rvclkhdr_10_io_l1clk or posedge reset) begin if (reset) begin i0_result_r_raw <= 32'h0; - end else if (_T_761) begin + end else if (_T_764) begin i0_result_r_raw <= io_lsu_result_m; end else begin - i0_result_r_raw <= io_exu_i0_result_x; + i0_result_r_raw <= io_decode_exu_exu_i0_result_x; end end always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin if (reset) begin x_d_bits_csrwonly <= 1'h0; end else begin - x_d_bits_csrwonly <= i0_csr_write_only_d & io_dec_i0_decode_d; + x_d_bits_csrwonly <= i0_csr_write_only_d & io_dec_aln_dec_i0_decode_d; end end always @(posedge rvclkhdr_9_io_l1clk or posedge reset) begin @@ -3191,18 +3189,18 @@ end // initial end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin if (reset) begin - _T_465 <= 32'h0; + _T_468 <= 32'h0; end else if (io_dec_i0_pc4_d) begin - _T_465 <= io_dec_i0_instr_d; + _T_468 <= io_dec_i0_instr_d; end else begin - _T_465 <= _T_462; + _T_468 <= _T_465; end end always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin if (reset) begin x_t_legal <= 1'h0; end else begin - x_t_legal <= io_dec_i0_decode_d & i0_legal; + x_t_legal <= io_dec_aln_dec_i0_decode_d & i0_legal; end end always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin @@ -3230,14 +3228,14 @@ end // initial if (reset) begin x_t_fence_i <= 1'h0; end else begin - x_t_fence_i <= _T_517 & i0_legal_decode_d; + x_t_fence_i <= _T_520 & i0_legal_decode_d; end end always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin if (reset) begin x_t_i0trigger <= 4'h0; end else begin - x_t_i0trigger <= io_dec_i0_trigger_match_d & _T_522; + x_t_i0trigger <= io_dec_i0_trigger_match_d & _T_525; end end always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin @@ -3293,7 +3291,7 @@ end // initial if (reset) begin r_t_i0trigger <= 4'h0; end else begin - r_t_i0trigger <= x_t_i0trigger & _T_531; + r_t_i0trigger <= x_t_i0trigger & _T_534; end end always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin @@ -3369,8 +3367,8 @@ end // initial always @(posedge rvclkhdr_11_io_l1clk or posedge reset) begin if (reset) begin last_br_immed_x <= 12'h0; - end else if (io_i0_ap_predict_nt) begin - last_br_immed_x <= _T_781; + end else if (io_decode_exu_i0_ap_predict_nt) begin + last_br_immed_x <= _T_784; end else if (_T_314) begin last_br_immed_x <= i0_pcall_imm[11:0]; end else begin @@ -3379,16 +3377,16 @@ end // initial end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_821 <= 1'h0; + _T_824 <= 1'h0; end else begin - _T_821 <= i0_div_decode_d | _T_820; + _T_824 <= i0_div_decode_d | _T_823; end end always @(posedge clock or posedge reset) begin if (reset) begin - _T_830 <= 5'h0; + _T_833 <= 5'h0; end else if (i0_div_decode_d) begin - _T_830 <= i0r_rd; + _T_833 <= i0r_rd; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin @@ -3397,7 +3395,7 @@ end // initial end else if (io_dec_i0_pc4_d) begin i0_inst_x <= io_dec_i0_instr_d; end else begin - i0_inst_x <= _T_462; + i0_inst_x <= _T_465; end end always @(posedge rvclkhdr_14_io_l1clk or posedge reset) begin @@ -3416,9 +3414,9 @@ end // initial end always @(posedge rvclkhdr_16_io_l1clk or posedge reset) begin if (reset) begin - _T_837 <= 32'h0; + _T_840 <= 32'h0; end else begin - _T_837 <= i0_inst_wb; + _T_840 <= i0_inst_wb; end end always @(posedge rvclkhdr_17_io_l1clk or posedge reset) begin @@ -3430,16 +3428,16 @@ end // initial end always @(posedge rvclkhdr_18_io_l1clk or posedge reset) begin if (reset) begin - _T_840 <= 31'h0; + _T_843 <= 31'h0; end else begin - _T_840 <= i0_pc_wb; + _T_843 <= i0_pc_wb; end end always @(posedge rvclkhdr_19_io_l1clk or posedge reset) begin if (reset) begin dec_i0_pc_r <= 31'h0; end else begin - dec_i0_pc_r <= io_exu_i0_pc_x; + dec_i0_pc_r <= io_dec_alu_exu_i0_pc_x; end end endmodule @@ -3457,9 +3455,9 @@ module el2_dec_gpr_ctl( input io_wen2, input [4:0] io_waddr2, input [31:0] io_wd2, - output [31:0] io_rd0, - output [31:0] io_rd1, - input io_scan_mode + input io_scan_mode, + output [31:0] io_gpr_exu_gpr_i0_rs1_d, + output [31:0] io_gpr_exu_gpr_i0_rs2_d ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -3618,409 +3616,409 @@ module el2_dec_gpr_ctl( wire rvclkhdr_30_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_30_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_30_io_scan_mode; // @[el2_lib.scala 508:23] - wire _T = io_waddr0 == 5'h1; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_1 = io_wen0 & _T; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_2 = io_waddr1 == 5'h1; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_1 = io_wen1 & _T_2; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_4 = io_waddr2 == 5'h1; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_1 = io_wen2 & _T_4; // @[el2_dec_gpr_ctl.scala 37:28] + wire _T = io_waddr0 == 5'h1; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_1 = io_wen0 & _T; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_2 = io_waddr1 == 5'h1; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_1 = io_wen1 & _T_2; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_4 = io_waddr2 == 5'h1; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_1 = io_wen2 & _T_4; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_7 = w0v_1 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_8 = _T_7 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_8 = _T_7 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_10 = w1v_1 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_11 = _T_10 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_12 = _T_8 | _T_11; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_11 = _T_10 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_12 = _T_8 | _T_11; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_14 = w2v_1 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_15 = _T_14 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_17 = io_waddr0 == 5'h2; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_2 = io_wen0 & _T_17; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_19 = io_waddr1 == 5'h2; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_2 = io_wen1 & _T_19; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_21 = io_waddr2 == 5'h2; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_2 = io_wen2 & _T_21; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_15 = _T_14 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_17 = io_waddr0 == 5'h2; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_2 = io_wen0 & _T_17; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_19 = io_waddr1 == 5'h2; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_2 = io_wen1 & _T_19; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_21 = io_waddr2 == 5'h2; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_2 = io_wen2 & _T_21; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_24 = w0v_2 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_25 = _T_24 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_25 = _T_24 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_27 = w1v_2 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_28 = _T_27 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_29 = _T_25 | _T_28; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_28 = _T_27 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_29 = _T_25 | _T_28; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_31 = w2v_2 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_32 = _T_31 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_34 = io_waddr0 == 5'h3; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_3 = io_wen0 & _T_34; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_36 = io_waddr1 == 5'h3; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_3 = io_wen1 & _T_36; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_38 = io_waddr2 == 5'h3; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_3 = io_wen2 & _T_38; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_32 = _T_31 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_34 = io_waddr0 == 5'h3; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_3 = io_wen0 & _T_34; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_36 = io_waddr1 == 5'h3; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_3 = io_wen1 & _T_36; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_38 = io_waddr2 == 5'h3; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_3 = io_wen2 & _T_38; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_41 = w0v_3 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_42 = _T_41 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_42 = _T_41 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_44 = w1v_3 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_45 = _T_44 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_46 = _T_42 | _T_45; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_45 = _T_44 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_46 = _T_42 | _T_45; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_48 = w2v_3 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_49 = _T_48 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_51 = io_waddr0 == 5'h4; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_4 = io_wen0 & _T_51; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_53 = io_waddr1 == 5'h4; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_4 = io_wen1 & _T_53; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_55 = io_waddr2 == 5'h4; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_4 = io_wen2 & _T_55; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_49 = _T_48 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_51 = io_waddr0 == 5'h4; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_4 = io_wen0 & _T_51; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_53 = io_waddr1 == 5'h4; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_4 = io_wen1 & _T_53; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_55 = io_waddr2 == 5'h4; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_4 = io_wen2 & _T_55; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_58 = w0v_4 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_59 = _T_58 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_59 = _T_58 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_61 = w1v_4 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_62 = _T_61 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_63 = _T_59 | _T_62; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_62 = _T_61 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_63 = _T_59 | _T_62; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_65 = w2v_4 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_66 = _T_65 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_68 = io_waddr0 == 5'h5; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_5 = io_wen0 & _T_68; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_70 = io_waddr1 == 5'h5; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_5 = io_wen1 & _T_70; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_72 = io_waddr2 == 5'h5; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_5 = io_wen2 & _T_72; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_66 = _T_65 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_68 = io_waddr0 == 5'h5; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_5 = io_wen0 & _T_68; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_70 = io_waddr1 == 5'h5; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_5 = io_wen1 & _T_70; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_72 = io_waddr2 == 5'h5; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_5 = io_wen2 & _T_72; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_75 = w0v_5 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_76 = _T_75 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_76 = _T_75 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_78 = w1v_5 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_79 = _T_78 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_80 = _T_76 | _T_79; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_79 = _T_78 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_80 = _T_76 | _T_79; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_82 = w2v_5 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_83 = _T_82 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_85 = io_waddr0 == 5'h6; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_6 = io_wen0 & _T_85; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_87 = io_waddr1 == 5'h6; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_6 = io_wen1 & _T_87; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_89 = io_waddr2 == 5'h6; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_6 = io_wen2 & _T_89; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_83 = _T_82 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_85 = io_waddr0 == 5'h6; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_6 = io_wen0 & _T_85; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_87 = io_waddr1 == 5'h6; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_6 = io_wen1 & _T_87; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_89 = io_waddr2 == 5'h6; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_6 = io_wen2 & _T_89; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_92 = w0v_6 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_93 = _T_92 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_93 = _T_92 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_95 = w1v_6 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_96 = _T_95 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_97 = _T_93 | _T_96; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_96 = _T_95 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_97 = _T_93 | _T_96; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_99 = w2v_6 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_100 = _T_99 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_102 = io_waddr0 == 5'h7; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_7 = io_wen0 & _T_102; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_104 = io_waddr1 == 5'h7; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_7 = io_wen1 & _T_104; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_106 = io_waddr2 == 5'h7; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_7 = io_wen2 & _T_106; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_100 = _T_99 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_102 = io_waddr0 == 5'h7; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_7 = io_wen0 & _T_102; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_104 = io_waddr1 == 5'h7; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_7 = io_wen1 & _T_104; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_106 = io_waddr2 == 5'h7; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_7 = io_wen2 & _T_106; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_109 = w0v_7 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_110 = _T_109 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_110 = _T_109 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_112 = w1v_7 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_113 = _T_112 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_114 = _T_110 | _T_113; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_113 = _T_112 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_114 = _T_110 | _T_113; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_116 = w2v_7 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_117 = _T_116 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_119 = io_waddr0 == 5'h8; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_8 = io_wen0 & _T_119; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_121 = io_waddr1 == 5'h8; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_8 = io_wen1 & _T_121; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_123 = io_waddr2 == 5'h8; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_8 = io_wen2 & _T_123; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_117 = _T_116 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_119 = io_waddr0 == 5'h8; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_8 = io_wen0 & _T_119; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_121 = io_waddr1 == 5'h8; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_8 = io_wen1 & _T_121; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_123 = io_waddr2 == 5'h8; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_8 = io_wen2 & _T_123; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_126 = w0v_8 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_127 = _T_126 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_127 = _T_126 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_129 = w1v_8 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_130 = _T_129 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_131 = _T_127 | _T_130; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_130 = _T_129 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_131 = _T_127 | _T_130; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_133 = w2v_8 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_134 = _T_133 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_136 = io_waddr0 == 5'h9; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_9 = io_wen0 & _T_136; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_138 = io_waddr1 == 5'h9; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_9 = io_wen1 & _T_138; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_140 = io_waddr2 == 5'h9; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_9 = io_wen2 & _T_140; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_134 = _T_133 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_136 = io_waddr0 == 5'h9; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_9 = io_wen0 & _T_136; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_138 = io_waddr1 == 5'h9; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_9 = io_wen1 & _T_138; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_140 = io_waddr2 == 5'h9; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_9 = io_wen2 & _T_140; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_143 = w0v_9 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_144 = _T_143 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_144 = _T_143 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_146 = w1v_9 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_147 = _T_146 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_148 = _T_144 | _T_147; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_147 = _T_146 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_148 = _T_144 | _T_147; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_150 = w2v_9 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_151 = _T_150 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_153 = io_waddr0 == 5'ha; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_10 = io_wen0 & _T_153; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_155 = io_waddr1 == 5'ha; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_10 = io_wen1 & _T_155; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_157 = io_waddr2 == 5'ha; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_10 = io_wen2 & _T_157; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_151 = _T_150 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_153 = io_waddr0 == 5'ha; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_10 = io_wen0 & _T_153; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_155 = io_waddr1 == 5'ha; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_10 = io_wen1 & _T_155; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_157 = io_waddr2 == 5'ha; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_10 = io_wen2 & _T_157; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_160 = w0v_10 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_161 = _T_160 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_161 = _T_160 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_163 = w1v_10 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_164 = _T_163 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_165 = _T_161 | _T_164; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_164 = _T_163 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_165 = _T_161 | _T_164; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_167 = w2v_10 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_168 = _T_167 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_170 = io_waddr0 == 5'hb; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_11 = io_wen0 & _T_170; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_172 = io_waddr1 == 5'hb; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_11 = io_wen1 & _T_172; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_174 = io_waddr2 == 5'hb; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_11 = io_wen2 & _T_174; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_168 = _T_167 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_170 = io_waddr0 == 5'hb; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_11 = io_wen0 & _T_170; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_172 = io_waddr1 == 5'hb; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_11 = io_wen1 & _T_172; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_174 = io_waddr2 == 5'hb; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_11 = io_wen2 & _T_174; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_177 = w0v_11 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_178 = _T_177 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_178 = _T_177 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_180 = w1v_11 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_181 = _T_180 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_182 = _T_178 | _T_181; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_181 = _T_180 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_182 = _T_178 | _T_181; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_184 = w2v_11 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_185 = _T_184 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_187 = io_waddr0 == 5'hc; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_12 = io_wen0 & _T_187; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_189 = io_waddr1 == 5'hc; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_12 = io_wen1 & _T_189; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_191 = io_waddr2 == 5'hc; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_12 = io_wen2 & _T_191; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_185 = _T_184 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_187 = io_waddr0 == 5'hc; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_12 = io_wen0 & _T_187; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_189 = io_waddr1 == 5'hc; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_12 = io_wen1 & _T_189; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_191 = io_waddr2 == 5'hc; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_12 = io_wen2 & _T_191; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_194 = w0v_12 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_195 = _T_194 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_195 = _T_194 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_197 = w1v_12 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_198 = _T_197 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_199 = _T_195 | _T_198; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_198 = _T_197 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_199 = _T_195 | _T_198; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_201 = w2v_12 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_202 = _T_201 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_204 = io_waddr0 == 5'hd; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_13 = io_wen0 & _T_204; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_206 = io_waddr1 == 5'hd; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_13 = io_wen1 & _T_206; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_208 = io_waddr2 == 5'hd; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_13 = io_wen2 & _T_208; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_202 = _T_201 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_204 = io_waddr0 == 5'hd; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_13 = io_wen0 & _T_204; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_206 = io_waddr1 == 5'hd; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_13 = io_wen1 & _T_206; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_208 = io_waddr2 == 5'hd; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_13 = io_wen2 & _T_208; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_211 = w0v_13 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_212 = _T_211 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_212 = _T_211 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_214 = w1v_13 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_215 = _T_214 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_216 = _T_212 | _T_215; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_215 = _T_214 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_216 = _T_212 | _T_215; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_218 = w2v_13 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_219 = _T_218 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_221 = io_waddr0 == 5'he; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_14 = io_wen0 & _T_221; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_223 = io_waddr1 == 5'he; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_14 = io_wen1 & _T_223; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_225 = io_waddr2 == 5'he; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_14 = io_wen2 & _T_225; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_219 = _T_218 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_221 = io_waddr0 == 5'he; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_14 = io_wen0 & _T_221; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_223 = io_waddr1 == 5'he; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_14 = io_wen1 & _T_223; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_225 = io_waddr2 == 5'he; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_14 = io_wen2 & _T_225; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_228 = w0v_14 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_229 = _T_228 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_229 = _T_228 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_231 = w1v_14 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_232 = _T_231 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_233 = _T_229 | _T_232; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_232 = _T_231 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_233 = _T_229 | _T_232; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_235 = w2v_14 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_236 = _T_235 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_238 = io_waddr0 == 5'hf; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_15 = io_wen0 & _T_238; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_240 = io_waddr1 == 5'hf; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_15 = io_wen1 & _T_240; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_242 = io_waddr2 == 5'hf; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_15 = io_wen2 & _T_242; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_236 = _T_235 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_238 = io_waddr0 == 5'hf; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_15 = io_wen0 & _T_238; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_240 = io_waddr1 == 5'hf; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_15 = io_wen1 & _T_240; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_242 = io_waddr2 == 5'hf; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_15 = io_wen2 & _T_242; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_245 = w0v_15 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_246 = _T_245 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_246 = _T_245 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_248 = w1v_15 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_249 = _T_248 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_250 = _T_246 | _T_249; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_249 = _T_248 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_250 = _T_246 | _T_249; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_252 = w2v_15 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_253 = _T_252 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_255 = io_waddr0 == 5'h10; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_16 = io_wen0 & _T_255; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_257 = io_waddr1 == 5'h10; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_16 = io_wen1 & _T_257; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_259 = io_waddr2 == 5'h10; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_16 = io_wen2 & _T_259; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_253 = _T_252 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_255 = io_waddr0 == 5'h10; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_16 = io_wen0 & _T_255; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_257 = io_waddr1 == 5'h10; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_16 = io_wen1 & _T_257; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_259 = io_waddr2 == 5'h10; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_16 = io_wen2 & _T_259; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_262 = w0v_16 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_263 = _T_262 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_263 = _T_262 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_265 = w1v_16 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_266 = _T_265 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_267 = _T_263 | _T_266; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_266 = _T_265 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_267 = _T_263 | _T_266; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_269 = w2v_16 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_270 = _T_269 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_272 = io_waddr0 == 5'h11; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_17 = io_wen0 & _T_272; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_274 = io_waddr1 == 5'h11; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_17 = io_wen1 & _T_274; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_276 = io_waddr2 == 5'h11; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_17 = io_wen2 & _T_276; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_270 = _T_269 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_272 = io_waddr0 == 5'h11; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_17 = io_wen0 & _T_272; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_274 = io_waddr1 == 5'h11; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_17 = io_wen1 & _T_274; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_276 = io_waddr2 == 5'h11; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_17 = io_wen2 & _T_276; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_279 = w0v_17 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_280 = _T_279 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_280 = _T_279 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_282 = w1v_17 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_283 = _T_282 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_284 = _T_280 | _T_283; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_283 = _T_282 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_284 = _T_280 | _T_283; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_286 = w2v_17 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_287 = _T_286 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_289 = io_waddr0 == 5'h12; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_18 = io_wen0 & _T_289; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_291 = io_waddr1 == 5'h12; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_18 = io_wen1 & _T_291; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_293 = io_waddr2 == 5'h12; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_18 = io_wen2 & _T_293; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_287 = _T_286 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_289 = io_waddr0 == 5'h12; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_18 = io_wen0 & _T_289; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_291 = io_waddr1 == 5'h12; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_18 = io_wen1 & _T_291; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_293 = io_waddr2 == 5'h12; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_18 = io_wen2 & _T_293; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_296 = w0v_18 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_297 = _T_296 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_297 = _T_296 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_299 = w1v_18 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_300 = _T_299 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_301 = _T_297 | _T_300; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_300 = _T_299 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_301 = _T_297 | _T_300; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_303 = w2v_18 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_304 = _T_303 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_306 = io_waddr0 == 5'h13; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_19 = io_wen0 & _T_306; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_308 = io_waddr1 == 5'h13; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_19 = io_wen1 & _T_308; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_310 = io_waddr2 == 5'h13; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_19 = io_wen2 & _T_310; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_304 = _T_303 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_306 = io_waddr0 == 5'h13; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_19 = io_wen0 & _T_306; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_308 = io_waddr1 == 5'h13; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_19 = io_wen1 & _T_308; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_310 = io_waddr2 == 5'h13; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_19 = io_wen2 & _T_310; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_313 = w0v_19 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_314 = _T_313 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_314 = _T_313 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_316 = w1v_19 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_317 = _T_316 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_318 = _T_314 | _T_317; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_317 = _T_316 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_318 = _T_314 | _T_317; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_320 = w2v_19 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_321 = _T_320 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_323 = io_waddr0 == 5'h14; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_20 = io_wen0 & _T_323; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_325 = io_waddr1 == 5'h14; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_20 = io_wen1 & _T_325; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_327 = io_waddr2 == 5'h14; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_20 = io_wen2 & _T_327; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_321 = _T_320 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_323 = io_waddr0 == 5'h14; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_20 = io_wen0 & _T_323; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_325 = io_waddr1 == 5'h14; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_20 = io_wen1 & _T_325; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_327 = io_waddr2 == 5'h14; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_20 = io_wen2 & _T_327; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_330 = w0v_20 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_331 = _T_330 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_331 = _T_330 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_333 = w1v_20 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_334 = _T_333 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_335 = _T_331 | _T_334; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_334 = _T_333 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_335 = _T_331 | _T_334; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_337 = w2v_20 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_338 = _T_337 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_340 = io_waddr0 == 5'h15; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_21 = io_wen0 & _T_340; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_342 = io_waddr1 == 5'h15; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_21 = io_wen1 & _T_342; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_344 = io_waddr2 == 5'h15; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_21 = io_wen2 & _T_344; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_338 = _T_337 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_340 = io_waddr0 == 5'h15; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_21 = io_wen0 & _T_340; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_342 = io_waddr1 == 5'h15; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_21 = io_wen1 & _T_342; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_344 = io_waddr2 == 5'h15; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_21 = io_wen2 & _T_344; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_347 = w0v_21 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_348 = _T_347 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_348 = _T_347 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_350 = w1v_21 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_351 = _T_350 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_352 = _T_348 | _T_351; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_351 = _T_350 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_352 = _T_348 | _T_351; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_354 = w2v_21 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_355 = _T_354 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_357 = io_waddr0 == 5'h16; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_22 = io_wen0 & _T_357; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_359 = io_waddr1 == 5'h16; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_22 = io_wen1 & _T_359; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_361 = io_waddr2 == 5'h16; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_22 = io_wen2 & _T_361; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_355 = _T_354 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_357 = io_waddr0 == 5'h16; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_22 = io_wen0 & _T_357; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_359 = io_waddr1 == 5'h16; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_22 = io_wen1 & _T_359; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_361 = io_waddr2 == 5'h16; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_22 = io_wen2 & _T_361; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_364 = w0v_22 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_365 = _T_364 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_365 = _T_364 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_367 = w1v_22 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_368 = _T_367 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_369 = _T_365 | _T_368; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_368 = _T_367 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_369 = _T_365 | _T_368; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_371 = w2v_22 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_372 = _T_371 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_374 = io_waddr0 == 5'h17; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_23 = io_wen0 & _T_374; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_376 = io_waddr1 == 5'h17; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_23 = io_wen1 & _T_376; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_378 = io_waddr2 == 5'h17; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_23 = io_wen2 & _T_378; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_372 = _T_371 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_374 = io_waddr0 == 5'h17; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_23 = io_wen0 & _T_374; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_376 = io_waddr1 == 5'h17; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_23 = io_wen1 & _T_376; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_378 = io_waddr2 == 5'h17; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_23 = io_wen2 & _T_378; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_381 = w0v_23 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_382 = _T_381 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_382 = _T_381 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_384 = w1v_23 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_385 = _T_384 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_386 = _T_382 | _T_385; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_385 = _T_384 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_386 = _T_382 | _T_385; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_388 = w2v_23 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_389 = _T_388 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_391 = io_waddr0 == 5'h18; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_24 = io_wen0 & _T_391; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_393 = io_waddr1 == 5'h18; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_24 = io_wen1 & _T_393; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_395 = io_waddr2 == 5'h18; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_24 = io_wen2 & _T_395; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_389 = _T_388 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_391 = io_waddr0 == 5'h18; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_24 = io_wen0 & _T_391; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_393 = io_waddr1 == 5'h18; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_24 = io_wen1 & _T_393; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_395 = io_waddr2 == 5'h18; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_24 = io_wen2 & _T_395; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_398 = w0v_24 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_399 = _T_398 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_399 = _T_398 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_401 = w1v_24 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_402 = _T_401 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_403 = _T_399 | _T_402; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_402 = _T_401 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_403 = _T_399 | _T_402; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_405 = w2v_24 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_406 = _T_405 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_408 = io_waddr0 == 5'h19; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_25 = io_wen0 & _T_408; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_410 = io_waddr1 == 5'h19; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_25 = io_wen1 & _T_410; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_412 = io_waddr2 == 5'h19; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_25 = io_wen2 & _T_412; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_406 = _T_405 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_408 = io_waddr0 == 5'h19; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_25 = io_wen0 & _T_408; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_410 = io_waddr1 == 5'h19; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_25 = io_wen1 & _T_410; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_412 = io_waddr2 == 5'h19; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_25 = io_wen2 & _T_412; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_415 = w0v_25 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_416 = _T_415 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_416 = _T_415 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_418 = w1v_25 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_419 = _T_418 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_420 = _T_416 | _T_419; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_419 = _T_418 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_420 = _T_416 | _T_419; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_422 = w2v_25 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_423 = _T_422 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_425 = io_waddr0 == 5'h1a; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_26 = io_wen0 & _T_425; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_427 = io_waddr1 == 5'h1a; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_26 = io_wen1 & _T_427; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_429 = io_waddr2 == 5'h1a; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_26 = io_wen2 & _T_429; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_423 = _T_422 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_425 = io_waddr0 == 5'h1a; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_26 = io_wen0 & _T_425; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_427 = io_waddr1 == 5'h1a; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_26 = io_wen1 & _T_427; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_429 = io_waddr2 == 5'h1a; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_26 = io_wen2 & _T_429; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_432 = w0v_26 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_433 = _T_432 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_433 = _T_432 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_435 = w1v_26 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_436 = _T_435 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_437 = _T_433 | _T_436; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_436 = _T_435 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_437 = _T_433 | _T_436; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_439 = w2v_26 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_440 = _T_439 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_442 = io_waddr0 == 5'h1b; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_27 = io_wen0 & _T_442; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_444 = io_waddr1 == 5'h1b; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_27 = io_wen1 & _T_444; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_446 = io_waddr2 == 5'h1b; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_27 = io_wen2 & _T_446; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_440 = _T_439 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_442 = io_waddr0 == 5'h1b; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_27 = io_wen0 & _T_442; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_444 = io_waddr1 == 5'h1b; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_27 = io_wen1 & _T_444; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_446 = io_waddr2 == 5'h1b; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_27 = io_wen2 & _T_446; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_449 = w0v_27 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_450 = _T_449 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_450 = _T_449 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_452 = w1v_27 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_453 = _T_452 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_454 = _T_450 | _T_453; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_453 = _T_452 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_454 = _T_450 | _T_453; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_456 = w2v_27 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_457 = _T_456 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_459 = io_waddr0 == 5'h1c; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_28 = io_wen0 & _T_459; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_461 = io_waddr1 == 5'h1c; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_28 = io_wen1 & _T_461; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_463 = io_waddr2 == 5'h1c; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_28 = io_wen2 & _T_463; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_457 = _T_456 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_459 = io_waddr0 == 5'h1c; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_28 = io_wen0 & _T_459; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_461 = io_waddr1 == 5'h1c; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_28 = io_wen1 & _T_461; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_463 = io_waddr2 == 5'h1c; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_28 = io_wen2 & _T_463; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_466 = w0v_28 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_467 = _T_466 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_467 = _T_466 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_469 = w1v_28 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_470 = _T_469 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_471 = _T_467 | _T_470; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_470 = _T_469 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_471 = _T_467 | _T_470; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_473 = w2v_28 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_474 = _T_473 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_476 = io_waddr0 == 5'h1d; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_29 = io_wen0 & _T_476; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_478 = io_waddr1 == 5'h1d; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_29 = io_wen1 & _T_478; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_480 = io_waddr2 == 5'h1d; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_29 = io_wen2 & _T_480; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_474 = _T_473 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_476 = io_waddr0 == 5'h1d; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_29 = io_wen0 & _T_476; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_478 = io_waddr1 == 5'h1d; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_29 = io_wen1 & _T_478; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_480 = io_waddr2 == 5'h1d; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_29 = io_wen2 & _T_480; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_483 = w0v_29 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_484 = _T_483 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_484 = _T_483 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_486 = w1v_29 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_487 = _T_486 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_488 = _T_484 | _T_487; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_487 = _T_486 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_488 = _T_484 | _T_487; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_490 = w2v_29 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_491 = _T_490 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_493 = io_waddr0 == 5'h1e; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_30 = io_wen0 & _T_493; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_495 = io_waddr1 == 5'h1e; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_30 = io_wen1 & _T_495; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_497 = io_waddr2 == 5'h1e; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_30 = io_wen2 & _T_497; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_491 = _T_490 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_493 = io_waddr0 == 5'h1e; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_30 = io_wen0 & _T_493; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_495 = io_waddr1 == 5'h1e; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_30 = io_wen1 & _T_495; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_497 = io_waddr2 == 5'h1e; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_30 = io_wen2 & _T_497; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_500 = w0v_30 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_501 = _T_500 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_501 = _T_500 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_503 = w1v_30 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_504 = _T_503 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_505 = _T_501 | _T_504; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_504 = _T_503 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_505 = _T_501 | _T_504; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_507 = w2v_30 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_508 = _T_507 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] - wire _T_510 = io_waddr0 == 5'h1f; // @[el2_dec_gpr_ctl.scala 35:40] - wire w0v_31 = io_wen0 & _T_510; // @[el2_dec_gpr_ctl.scala 35:28] - wire _T_512 = io_waddr1 == 5'h1f; // @[el2_dec_gpr_ctl.scala 36:40] - wire w1v_31 = io_wen1 & _T_512; // @[el2_dec_gpr_ctl.scala 36:28] - wire _T_514 = io_waddr2 == 5'h1f; // @[el2_dec_gpr_ctl.scala 37:40] - wire w2v_31 = io_wen2 & _T_514; // @[el2_dec_gpr_ctl.scala 37:28] + wire [31:0] _T_508 = _T_507 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] + wire _T_510 = io_waddr0 == 5'h1f; // @[el2_dec_gpr_ctl.scala 37:45] + wire w0v_31 = io_wen0 & _T_510; // @[el2_dec_gpr_ctl.scala 37:33] + wire _T_512 = io_waddr1 == 5'h1f; // @[el2_dec_gpr_ctl.scala 38:45] + wire w1v_31 = io_wen1 & _T_512; // @[el2_dec_gpr_ctl.scala 38:33] + wire _T_514 = io_waddr2 == 5'h1f; // @[el2_dec_gpr_ctl.scala 39:45] + wire w2v_31 = io_wen2 & _T_514; // @[el2_dec_gpr_ctl.scala 39:33] wire [31:0] _T_517 = w0v_31 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_518 = _T_517 & io_wd0; // @[el2_dec_gpr_ctl.scala 38:37] + wire [31:0] _T_518 = _T_517 & io_wd0; // @[el2_dec_gpr_ctl.scala 40:42] wire [31:0] _T_520 = w1v_31 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_521 = _T_520 & io_wd1; // @[el2_dec_gpr_ctl.scala 38:66] - wire [31:0] _T_522 = _T_518 | _T_521; // @[el2_dec_gpr_ctl.scala 38:47] + wire [31:0] _T_521 = _T_520 & io_wd1; // @[el2_dec_gpr_ctl.scala 40:71] + wire [31:0] _T_522 = _T_518 | _T_521; // @[el2_dec_gpr_ctl.scala 40:52] wire [31:0] _T_524 = w2v_31 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_525 = _T_524 & io_wd2; // @[el2_dec_gpr_ctl.scala 38:95] + wire [31:0] _T_525 = _T_524 & io_wd2; // @[el2_dec_gpr_ctl.scala 40:100] wire [9:0] _T_535 = {w0v_9,w0v_8,w0v_7,w0v_6,w0v_5,w0v_4,w0v_3,w0v_2,w0v_1,1'h0}; // @[Cat.scala 29:58] wire [18:0] _T_544 = {w0v_18,w0v_17,w0v_16,w0v_15,w0v_14,w0v_13,w0v_12,w0v_11,w0v_10,_T_535}; // @[Cat.scala 29:58] wire [27:0] _T_553 = {w0v_27,w0v_26,w0v_25,w0v_24,w0v_23,w0v_22,w0v_21,w0v_20,w0v_19,_T_544}; // @[Cat.scala 29:58] @@ -4029,12 +4027,12 @@ module el2_dec_gpr_ctl( wire [18:0] _T_575 = {w1v_18,w1v_17,w1v_16,w1v_15,w1v_14,w1v_13,w1v_12,w1v_11,w1v_10,_T_566}; // @[Cat.scala 29:58] wire [27:0] _T_584 = {w1v_27,w1v_26,w1v_25,w1v_24,w1v_23,w1v_22,w1v_21,w1v_20,w1v_19,_T_575}; // @[Cat.scala 29:58] wire [31:0] _T_588 = {w1v_31,w1v_30,w1v_29,w1v_28,_T_584}; // @[Cat.scala 29:58] - wire [31:0] _T_589 = _T_557 | _T_588; // @[el2_dec_gpr_ctl.scala 40:51] + wire [31:0] _T_589 = _T_557 | _T_588; // @[el2_dec_gpr_ctl.scala 42:57] wire [9:0] _T_598 = {w2v_9,w2v_8,w2v_7,w2v_6,w2v_5,w2v_4,w2v_3,w2v_2,w2v_1,1'h0}; // @[Cat.scala 29:58] wire [18:0] _T_607 = {w2v_18,w2v_17,w2v_16,w2v_15,w2v_14,w2v_13,w2v_12,w2v_11,w2v_10,_T_598}; // @[Cat.scala 29:58] wire [27:0] _T_616 = {w2v_27,w2v_26,w2v_25,w2v_24,w2v_23,w2v_22,w2v_21,w2v_20,w2v_19,_T_607}; // @[Cat.scala 29:58] wire [31:0] _T_620 = {w2v_31,w2v_30,w2v_29,w2v_28,_T_616}; // @[Cat.scala 29:58] - wire [31:0] gpr_wr_en = _T_589 | _T_620; // @[el2_dec_gpr_ctl.scala 40:89] + wire [31:0] gpr_wr_en = _T_589 | _T_620; // @[el2_dec_gpr_ctl.scala 42:95] reg [31:0] gpr_out_1; // @[el2_lib.scala 514:16] reg [31:0] gpr_out_2; // @[el2_lib.scala 514:16] reg [31:0] gpr_out_3; // @[el2_lib.scala 514:16] @@ -4066,37 +4064,37 @@ module el2_dec_gpr_ctl( reg [31:0] gpr_out_29; // @[el2_lib.scala 514:16] reg [31:0] gpr_out_30; // @[el2_lib.scala 514:16] reg [31:0] gpr_out_31; // @[el2_lib.scala 514:16] - wire _T_684 = io_raddr0 == 5'h1; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_686 = io_raddr0 == 5'h2; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_688 = io_raddr0 == 5'h3; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_690 = io_raddr0 == 5'h4; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_692 = io_raddr0 == 5'h5; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_694 = io_raddr0 == 5'h6; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_696 = io_raddr0 == 5'h7; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_698 = io_raddr0 == 5'h8; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_700 = io_raddr0 == 5'h9; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_702 = io_raddr0 == 5'ha; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_704 = io_raddr0 == 5'hb; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_706 = io_raddr0 == 5'hc; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_708 = io_raddr0 == 5'hd; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_710 = io_raddr0 == 5'he; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_712 = io_raddr0 == 5'hf; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_714 = io_raddr0 == 5'h10; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_716 = io_raddr0 == 5'h11; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_718 = io_raddr0 == 5'h12; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_720 = io_raddr0 == 5'h13; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_722 = io_raddr0 == 5'h14; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_724 = io_raddr0 == 5'h15; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_726 = io_raddr0 == 5'h16; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_728 = io_raddr0 == 5'h17; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_730 = io_raddr0 == 5'h18; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_732 = io_raddr0 == 5'h19; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_734 = io_raddr0 == 5'h1a; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_736 = io_raddr0 == 5'h1b; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_738 = io_raddr0 == 5'h1c; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_740 = io_raddr0 == 5'h1d; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_742 = io_raddr0 == 5'h1e; // @[el2_dec_gpr_ctl.scala 47:49] - wire _T_744 = io_raddr0 == 5'h1f; // @[el2_dec_gpr_ctl.scala 47:49] + wire _T_684 = io_raddr0 == 5'h1; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_686 = io_raddr0 == 5'h2; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_688 = io_raddr0 == 5'h3; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_690 = io_raddr0 == 5'h4; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_692 = io_raddr0 == 5'h5; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_694 = io_raddr0 == 5'h6; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_696 = io_raddr0 == 5'h7; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_698 = io_raddr0 == 5'h8; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_700 = io_raddr0 == 5'h9; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_702 = io_raddr0 == 5'ha; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_704 = io_raddr0 == 5'hb; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_706 = io_raddr0 == 5'hc; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_708 = io_raddr0 == 5'hd; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_710 = io_raddr0 == 5'he; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_712 = io_raddr0 == 5'hf; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_714 = io_raddr0 == 5'h10; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_716 = io_raddr0 == 5'h11; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_718 = io_raddr0 == 5'h12; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_720 = io_raddr0 == 5'h13; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_722 = io_raddr0 == 5'h14; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_724 = io_raddr0 == 5'h15; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_726 = io_raddr0 == 5'h16; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_728 = io_raddr0 == 5'h17; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_730 = io_raddr0 == 5'h18; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_732 = io_raddr0 == 5'h19; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_734 = io_raddr0 == 5'h1a; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_736 = io_raddr0 == 5'h1b; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_738 = io_raddr0 == 5'h1c; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_740 = io_raddr0 == 5'h1d; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_742 = io_raddr0 == 5'h1e; // @[el2_dec_gpr_ctl.scala 49:72] + wire _T_744 = io_raddr0 == 5'h1f; // @[el2_dec_gpr_ctl.scala 49:72] wire [31:0] _T_746 = _T_684 ? gpr_out_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_747 = _T_686 ? gpr_out_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_748 = _T_688 ? gpr_out_3 : 32'h0; // @[Mux.scala 27:72] @@ -4157,37 +4155,37 @@ module el2_dec_gpr_ctl( wire [31:0] _T_803 = _T_802 | _T_773; // @[Mux.scala 27:72] wire [31:0] _T_804 = _T_803 | _T_774; // @[Mux.scala 27:72] wire [31:0] _T_805 = _T_804 | _T_775; // @[Mux.scala 27:72] - wire _T_808 = io_raddr1 == 5'h1; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_810 = io_raddr1 == 5'h2; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_812 = io_raddr1 == 5'h3; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_814 = io_raddr1 == 5'h4; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_816 = io_raddr1 == 5'h5; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_818 = io_raddr1 == 5'h6; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_820 = io_raddr1 == 5'h7; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_822 = io_raddr1 == 5'h8; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_824 = io_raddr1 == 5'h9; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_826 = io_raddr1 == 5'ha; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_828 = io_raddr1 == 5'hb; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_830 = io_raddr1 == 5'hc; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_832 = io_raddr1 == 5'hd; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_834 = io_raddr1 == 5'he; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_836 = io_raddr1 == 5'hf; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_838 = io_raddr1 == 5'h10; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_840 = io_raddr1 == 5'h11; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_842 = io_raddr1 == 5'h12; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_844 = io_raddr1 == 5'h13; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_846 = io_raddr1 == 5'h14; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_848 = io_raddr1 == 5'h15; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_850 = io_raddr1 == 5'h16; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_852 = io_raddr1 == 5'h17; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_854 = io_raddr1 == 5'h18; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_856 = io_raddr1 == 5'h19; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_858 = io_raddr1 == 5'h1a; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_860 = io_raddr1 == 5'h1b; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_862 = io_raddr1 == 5'h1c; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_864 = io_raddr1 == 5'h1d; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_866 = io_raddr1 == 5'h1e; // @[el2_dec_gpr_ctl.scala 48:49] - wire _T_868 = io_raddr1 == 5'h1f; // @[el2_dec_gpr_ctl.scala 48:49] + wire _T_808 = io_raddr1 == 5'h1; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_810 = io_raddr1 == 5'h2; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_812 = io_raddr1 == 5'h3; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_814 = io_raddr1 == 5'h4; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_816 = io_raddr1 == 5'h5; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_818 = io_raddr1 == 5'h6; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_820 = io_raddr1 == 5'h7; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_822 = io_raddr1 == 5'h8; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_824 = io_raddr1 == 5'h9; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_826 = io_raddr1 == 5'ha; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_828 = io_raddr1 == 5'hb; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_830 = io_raddr1 == 5'hc; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_832 = io_raddr1 == 5'hd; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_834 = io_raddr1 == 5'he; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_836 = io_raddr1 == 5'hf; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_838 = io_raddr1 == 5'h10; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_840 = io_raddr1 == 5'h11; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_842 = io_raddr1 == 5'h12; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_844 = io_raddr1 == 5'h13; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_846 = io_raddr1 == 5'h14; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_848 = io_raddr1 == 5'h15; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_850 = io_raddr1 == 5'h16; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_852 = io_raddr1 == 5'h17; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_854 = io_raddr1 == 5'h18; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_856 = io_raddr1 == 5'h19; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_858 = io_raddr1 == 5'h1a; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_860 = io_raddr1 == 5'h1b; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_862 = io_raddr1 == 5'h1c; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_864 = io_raddr1 == 5'h1d; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_866 = io_raddr1 == 5'h1e; // @[el2_dec_gpr_ctl.scala 50:72] + wire _T_868 = io_raddr1 == 5'h1f; // @[el2_dec_gpr_ctl.scala 50:72] wire [31:0] _T_870 = _T_808 ? gpr_out_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_871 = _T_810 ? gpr_out_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_872 = _T_812 ? gpr_out_3 : 32'h0; // @[Mux.scala 27:72] @@ -4434,8 +4432,8 @@ module el2_dec_gpr_ctl( .io_en(rvclkhdr_30_io_en), .io_scan_mode(rvclkhdr_30_io_scan_mode) ); - assign io_rd0 = _T_805 | _T_776; // @[el2_dec_gpr_ctl.scala 31:9 el2_dec_gpr_ctl.scala 47:9] - assign io_rd1 = _T_929 | _T_900; // @[el2_dec_gpr_ctl.scala 32:9 el2_dec_gpr_ctl.scala 48:9] + assign io_gpr_exu_gpr_i0_rs1_d = _T_805 | _T_776; // @[el2_dec_gpr_ctl.scala 33:32 el2_dec_gpr_ctl.scala 49:32] + assign io_gpr_exu_gpr_i0_rs2_d = _T_929 | _T_900; // @[el2_dec_gpr_ctl.scala 34:32 el2_dec_gpr_ctl.scala 50:32] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = gpr_wr_en[1]; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -4994,56 +4992,56 @@ module el2_dec_timer_ctl( wire rvclkhdr_3_io_scan_mode; // @[el2_lib.scala 508:23] reg [31:0] mitcnt0; // @[el2_lib.scala 514:16] reg [31:0] mitb0_b; // @[el2_lib.scala 514:16] - wire [31:0] mitb0 = ~mitb0_b; // @[el2_dec_tlu_ctl.scala 2791:14] - wire mit0_match_ns = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2752:30] + wire [31:0] mitb0 = ~mitb0_b; // @[el2_dec_tlu_ctl.scala 2793:22] + wire mit0_match_ns = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2754:36] reg [31:0] mitcnt1; // @[el2_lib.scala 514:16] reg [31:0] mitb1_b; // @[el2_lib.scala 514:16] - wire [31:0] mitb1 = ~mitb1_b; // @[el2_dec_tlu_ctl.scala 2800:12] - wire mit1_match_ns = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2753:30] - wire _T = io_dec_csr_wraddr_r == 12'h7d2; // @[el2_dec_tlu_ctl.scala 2763:66] - wire wr_mitcnt0_r = io_dec_csr_wen_r_mod & _T; // @[el2_dec_tlu_ctl.scala 2763:43] - reg [1:0] _T_57; // @[el2_dec_tlu_ctl.scala 2816:67] - reg mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2815:54] - wire _T_58 = ~mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2816:90] + wire [31:0] mitb1 = ~mitb1_b; // @[el2_dec_tlu_ctl.scala 2802:18] + wire mit1_match_ns = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2755:36] + wire _T = io_dec_csr_wraddr_r == 12'h7d2; // @[el2_dec_tlu_ctl.scala 2765:72] + wire wr_mitcnt0_r = io_dec_csr_wen_r_mod & _T; // @[el2_dec_tlu_ctl.scala 2765:49] + reg [1:0] _T_57; // @[el2_dec_tlu_ctl.scala 2818:67] + reg mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2817:60] + wire _T_58 = ~mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2818:90] wire [2:0] mitctl0 = {_T_57,_T_58}; // @[Cat.scala 29:58] - wire _T_2 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 2765:50] - wire _T_4 = _T_2 | mitctl0[2]; // @[el2_dec_tlu_ctl.scala 2765:70] - wire _T_5 = mitctl0[0] & _T_4; // @[el2_dec_tlu_ctl.scala 2765:47] - wire _T_6 = ~io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2765:106] - wire _T_8 = _T_6 | mitctl0[1]; // @[el2_dec_tlu_ctl.scala 2765:132] - wire _T_9 = _T_5 & _T_8; // @[el2_dec_tlu_ctl.scala 2765:103] - wire _T_10 = ~io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 2765:167] - wire mitcnt0_inc_ok = _T_9 & _T_10; // @[el2_dec_tlu_ctl.scala 2765:165] - wire [31:0] mitcnt0_inc = mitcnt0 + 32'h1; // @[el2_dec_tlu_ctl.scala 2766:29] - wire _T_15 = wr_mitcnt0_r | mitcnt0_inc_ok; // @[el2_dec_tlu_ctl.scala 2768:59] - wire _T_19 = io_dec_csr_wraddr_r == 12'h7d5; // @[el2_dec_tlu_ctl.scala 2775:66] - wire wr_mitcnt1_r = io_dec_csr_wen_r_mod & _T_19; // @[el2_dec_tlu_ctl.scala 2775:43] - reg [2:0] _T_66; // @[el2_dec_tlu_ctl.scala 2830:46] - reg mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2829:49] - wire _T_67 = ~mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2830:69] + wire _T_2 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 2767:56] + wire _T_4 = _T_2 | mitctl0[2]; // @[el2_dec_tlu_ctl.scala 2767:76] + wire _T_5 = mitctl0[0] & _T_4; // @[el2_dec_tlu_ctl.scala 2767:53] + wire _T_6 = ~io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2767:112] + wire _T_8 = _T_6 | mitctl0[1]; // @[el2_dec_tlu_ctl.scala 2767:138] + wire _T_9 = _T_5 & _T_8; // @[el2_dec_tlu_ctl.scala 2767:109] + wire _T_10 = ~io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 2767:173] + wire mitcnt0_inc_ok = _T_9 & _T_10; // @[el2_dec_tlu_ctl.scala 2767:171] + wire [31:0] mitcnt0_inc = mitcnt0 + 32'h1; // @[el2_dec_tlu_ctl.scala 2768:35] + wire _T_15 = wr_mitcnt0_r | mitcnt0_inc_ok; // @[el2_dec_tlu_ctl.scala 2770:59] + wire _T_19 = io_dec_csr_wraddr_r == 12'h7d5; // @[el2_dec_tlu_ctl.scala 2777:72] + wire wr_mitcnt1_r = io_dec_csr_wen_r_mod & _T_19; // @[el2_dec_tlu_ctl.scala 2777:49] + reg [2:0] _T_66; // @[el2_dec_tlu_ctl.scala 2832:52] + reg mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2831:55] + wire _T_67 = ~mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2832:75] wire [3:0] mitctl1 = {_T_66,_T_67}; // @[Cat.scala 29:58] - wire _T_23 = _T_2 | mitctl1[2]; // @[el2_dec_tlu_ctl.scala 2777:70] - wire _T_24 = mitctl1[0] & _T_23; // @[el2_dec_tlu_ctl.scala 2777:47] - wire _T_27 = _T_6 | mitctl1[1]; // @[el2_dec_tlu_ctl.scala 2777:132] - wire _T_28 = _T_24 & _T_27; // @[el2_dec_tlu_ctl.scala 2777:103] - wire mitcnt1_inc_ok = _T_28 & _T_10; // @[el2_dec_tlu_ctl.scala 2777:165] - wire _T_32 = ~mitctl1[3]; // @[el2_dec_tlu_ctl.scala 2780:54] - wire _T_33 = _T_32 | mit0_match_ns; // @[el2_dec_tlu_ctl.scala 2780:66] + wire _T_23 = _T_2 | mitctl1[2]; // @[el2_dec_tlu_ctl.scala 2779:76] + wire _T_24 = mitctl1[0] & _T_23; // @[el2_dec_tlu_ctl.scala 2779:53] + wire _T_27 = _T_6 | mitctl1[1]; // @[el2_dec_tlu_ctl.scala 2779:138] + wire _T_28 = _T_24 & _T_27; // @[el2_dec_tlu_ctl.scala 2779:109] + wire mitcnt1_inc_ok = _T_28 & _T_10; // @[el2_dec_tlu_ctl.scala 2779:171] + wire _T_32 = ~mitctl1[3]; // @[el2_dec_tlu_ctl.scala 2782:60] + wire _T_33 = _T_32 | mit0_match_ns; // @[el2_dec_tlu_ctl.scala 2782:72] wire [31:0] _T_34 = {31'h0,_T_33}; // @[Cat.scala 29:58] - wire [31:0] mitcnt1_inc = mitcnt1 + _T_34; // @[el2_dec_tlu_ctl.scala 2780:29] - wire _T_39 = wr_mitcnt1_r | mitcnt1_inc_ok; // @[el2_dec_tlu_ctl.scala 2782:52] - wire _T_43 = io_dec_csr_wraddr_r == 12'h7d3; // @[el2_dec_tlu_ctl.scala 2789:64] - wire _T_47 = io_dec_csr_wraddr_r == 12'h7d6; // @[el2_dec_tlu_ctl.scala 2798:63] - wire _T_51 = io_dec_csr_wraddr_r == 12'h7d4; // @[el2_dec_tlu_ctl.scala 2811:66] - wire wr_mitctl0_r = io_dec_csr_wen_r_mod & _T_51; // @[el2_dec_tlu_ctl.scala 2811:43] - wire [2:0] mitctl0_ns = wr_mitctl0_r ? io_dec_csr_wrdata_r[2:0] : mitctl0; // @[el2_dec_tlu_ctl.scala 2812:31] - wire _T_60 = io_dec_csr_wraddr_r == 12'h7d7; // @[el2_dec_tlu_ctl.scala 2826:65] - wire wr_mitctl1_r = io_dec_csr_wen_r_mod & _T_60; // @[el2_dec_tlu_ctl.scala 2826:43] - wire [3:0] mitctl1_ns = wr_mitctl1_r ? io_dec_csr_wrdata_r[3:0] : mitctl1; // @[el2_dec_tlu_ctl.scala 2827:31] - wire _T_69 = io_csr_mitcnt1 | io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 2832:43] - wire _T_70 = _T_69 | io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 2832:60] - wire _T_71 = _T_70 | io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 2832:75] - wire _T_72 = _T_71 | io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 2832:90] + wire [31:0] mitcnt1_inc = mitcnt1 + _T_34; // @[el2_dec_tlu_ctl.scala 2782:35] + wire _T_39 = wr_mitcnt1_r | mitcnt1_inc_ok; // @[el2_dec_tlu_ctl.scala 2784:60] + wire _T_43 = io_dec_csr_wraddr_r == 12'h7d3; // @[el2_dec_tlu_ctl.scala 2791:70] + wire _T_47 = io_dec_csr_wraddr_r == 12'h7d6; // @[el2_dec_tlu_ctl.scala 2800:69] + wire _T_51 = io_dec_csr_wraddr_r == 12'h7d4; // @[el2_dec_tlu_ctl.scala 2813:72] + wire wr_mitctl0_r = io_dec_csr_wen_r_mod & _T_51; // @[el2_dec_tlu_ctl.scala 2813:49] + wire [2:0] mitctl0_ns = wr_mitctl0_r ? io_dec_csr_wrdata_r[2:0] : mitctl0; // @[el2_dec_tlu_ctl.scala 2814:31] + wire _T_60 = io_dec_csr_wraddr_r == 12'h7d7; // @[el2_dec_tlu_ctl.scala 2828:71] + wire wr_mitctl1_r = io_dec_csr_wen_r_mod & _T_60; // @[el2_dec_tlu_ctl.scala 2828:49] + wire [3:0] mitctl1_ns = wr_mitctl1_r ? io_dec_csr_wrdata_r[3:0] : mitctl1; // @[el2_dec_tlu_ctl.scala 2829:31] + wire _T_69 = io_csr_mitcnt1 | io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 2834:51] + wire _T_70 = _T_69 | io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 2834:68] + wire _T_71 = _T_70 | io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 2834:83] + wire _T_72 = _T_71 | io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 2834:98] wire [31:0] _T_81 = {29'h0,_T_57,_T_58}; // @[Cat.scala 29:58] wire [31:0] _T_84 = {28'h0,_T_66,_T_67}; // @[Cat.scala 29:58] wire [31:0] _T_85 = io_csr_mitcnt0 ? mitcnt0 : 32'h0; // @[Mux.scala 27:72] @@ -5080,10 +5078,10 @@ module el2_dec_timer_ctl( .io_en(rvclkhdr_3_io_en), .io_scan_mode(rvclkhdr_3_io_scan_mode) ); - assign io_dec_timer_rddata_d = _T_94 | _T_90; // @[el2_dec_tlu_ctl.scala 2833:33] - assign io_dec_timer_read_d = _T_72 | io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 2832:25] - assign io_dec_timer_t0_pulse = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2755:25] - assign io_dec_timer_t1_pulse = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2756:25] + assign io_dec_timer_rddata_d = _T_94 | _T_90; // @[el2_dec_tlu_ctl.scala 2835:33] + assign io_dec_timer_read_d = _T_72 | io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 2834:33] + assign io_dec_timer_t0_pulse = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2757:31] + assign io_dec_timer_t1_pulse = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2758:31] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = _T_15 | mit0_match_ns; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -5322,7 +5320,6 @@ module csr_tlu( input io_dma_pmu_dccm_read, input io_dma_pmu_any_write, input io_dma_pmu_any_read, - input io_lsu_pmu_bus_busy, input [30:0] io_dec_tlu_i0_pc_r, input io_dec_tlu_i0_valid_r, input io_dec_csr_any_unq_d, @@ -5338,10 +5335,17 @@ module csr_tlu( output io_dec_tlu_pipelining_disable, output io_dec_tlu_wr_pause_r, input io_ifu_pmu_bus_busy, - input io_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_trxn, + input io_tlu_busbuff_lsu_pmu_bus_misaligned, + input io_tlu_busbuff_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_busy, + output io_tlu_busbuff_dec_tlu_external_ldfwd_disable, + output io_tlu_busbuff_dec_tlu_wb_coalescing_disable, + output io_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + input io_tlu_busbuff_lsu_imprecise_error_load_any, + input io_tlu_busbuff_lsu_imprecise_error_store_any, + input [31:0] io_tlu_busbuff_lsu_imprecise_error_addr_any, input io_ifu_pmu_bus_error, - input io_lsu_pmu_bus_misaligned, - input io_lsu_pmu_bus_trxn, input [70:0] io_ifu_ic_debug_rd_data, output [3:0] io_dec_tlu_meipt, input [3:0] io_pic_pl, @@ -5349,15 +5353,9 @@ module csr_tlu( output [29:0] io_dec_tlu_meihap, input [7:0] io_pic_claimid, input io_iccm_dma_sb_error, - input [31:0] io_lsu_imprecise_error_addr_any, - input io_lsu_imprecise_error_load_any, - input io_lsu_imprecise_error_store_any, output [31:0] io_dec_tlu_mrac_ff, - output io_dec_tlu_wb_coalescing_disable, output io_dec_tlu_bpred_disable, - output io_dec_tlu_sideeffect_posted_disable, output io_dec_tlu_core_ecc_disable, - output io_dec_tlu_external_ldfwd_disable, output [2:0] io_dec_tlu_dma_qos_prty, input [31:0] io_dec_illegal_inst, input [3:0] io_lsu_error_pkt_r_bits_mscause, @@ -5528,10 +5526,10 @@ module csr_tlu( reg [31:0] _RAND_7; reg [31:0] _RAND_8; reg [31:0] _RAND_9; - reg [63:0] _RAND_10; + reg [31:0] _RAND_10; reg [31:0] _RAND_11; reg [31:0] _RAND_12; - reg [63:0] _RAND_13; + reg [31:0] _RAND_13; reg [31:0] _RAND_14; reg [31:0] _RAND_15; reg [31:0] _RAND_16; @@ -5733,1479 +5731,1423 @@ module csr_tlu( wire rvclkhdr_34_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_34_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_34_io_scan_mode; // @[el2_lib.scala 483:22] - wire _T = ~io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 1530:46] - wire _T_1 = io_dec_csr_wen_r & _T; // @[el2_dec_tlu_ctl.scala 1530:44] - wire _T_2 = ~io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 1530:69] - wire _T_5 = io_dec_csr_wraddr_r == 12'h300; // @[el2_dec_tlu_ctl.scala 1531:72] - wire wr_mstatus_r = io_dec_csr_wen_r_mod & _T_5; // @[el2_dec_tlu_ctl.scala 1531:43] - wire _T_496 = io_dec_csr_wraddr_r == 12'h7c6; // @[el2_dec_tlu_ctl.scala 1917:69] - wire wr_mpmc_r = io_dec_csr_wen_r_mod & _T_496; // @[el2_dec_tlu_ctl.scala 1917:40] - wire _T_507 = ~io_dec_csr_wrdata_r[1]; // @[el2_dec_tlu_ctl.scala 1924:38] - reg mpmc_b; // @[el2_dec_tlu_ctl.scala 1926:45] - wire mpmc = ~mpmc_b; // @[el2_dec_tlu_ctl.scala 1929:11] - wire _T_508 = ~mpmc; // @[el2_dec_tlu_ctl.scala 1924:63] - wire mpmc_b_ns = wr_mpmc_r ? _T_507 : _T_508; // @[el2_dec_tlu_ctl.scala 1924:19] - wire _T_6 = ~mpmc_b_ns; // @[el2_dec_tlu_ctl.scala 1534:29] - wire set_mie_pmu_fw_halt = _T_6 & io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1534:40] - wire _T_7 = ~wr_mstatus_r; // @[el2_dec_tlu_ctl.scala 1537:6] - wire _T_8 = _T_7 & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1537:20] - wire _T_12 = wr_mstatus_r & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1538:19] - wire _T_15 = ~io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1539:18] - wire _T_16 = io_mret_r & _T_15; // @[el2_dec_tlu_ctl.scala 1539:16] - wire [1:0] _T_19 = {1'h1,io_mstatus[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_22 = {io_mstatus[1],1'h1}; // @[Cat.scala 29:58] - wire _T_24 = wr_mstatus_r & _T_15; // @[el2_dec_tlu_ctl.scala 1541:19] - wire [1:0] _T_28 = {io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] - wire _T_31 = _T_7 & _T_15; // @[el2_dec_tlu_ctl.scala 1542:20] - wire _T_32 = ~io_mret_r; // @[el2_dec_tlu_ctl.scala 1542:47] - wire _T_33 = _T_31 & _T_32; // @[el2_dec_tlu_ctl.scala 1542:45] - wire _T_34 = ~set_mie_pmu_fw_halt; // @[el2_dec_tlu_ctl.scala 1542:60] - wire _T_35 = _T_33 & _T_34; // @[el2_dec_tlu_ctl.scala 1542:58] - wire _T_37 = _T_8 & io_mstatus[0]; // @[Mux.scala 27:72] - wire _T_38 = _T_12 & io_dec_csr_wrdata_r[3]; // @[Mux.scala 27:72] - wire [1:0] _T_39 = _T_16 ? _T_19 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_40 = set_mie_pmu_fw_halt ? _T_22 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_41 = _T_24 ? _T_28 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_42 = _T_35 ? io_mstatus : 2'h0; // @[Mux.scala 27:72] - wire _T_43 = _T_37 | _T_38; // @[Mux.scala 27:72] - wire [1:0] _GEN_9 = {{1'd0}, _T_43}; // @[Mux.scala 27:72] - wire [1:0] _T_44 = _GEN_9 | _T_39; // @[Mux.scala 27:72] - wire [1:0] _T_45 = _T_44 | _T_40; // @[Mux.scala 27:72] + wire _T = ~io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 1531:45] + wire _T_1 = io_dec_csr_wen_r & _T; // @[el2_dec_tlu_ctl.scala 1531:43] + wire _T_2 = ~io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 1531:68] + wire _T_5 = io_dec_csr_wraddr_r == 12'h300; // @[el2_dec_tlu_ctl.scala 1532:71] + wire wr_mstatus_r = io_dec_csr_wen_r_mod & _T_5; // @[el2_dec_tlu_ctl.scala 1532:42] + wire _T_498 = io_dec_csr_wraddr_r == 12'h7c6; // @[el2_dec_tlu_ctl.scala 1918:68] + wire wr_mpmc_r = io_dec_csr_wen_r_mod & _T_498; // @[el2_dec_tlu_ctl.scala 1918:39] + wire _T_510 = ~io_dec_csr_wrdata_r[1]; // @[el2_dec_tlu_ctl.scala 1926:37] + reg mpmc_b; // @[el2_dec_tlu_ctl.scala 1928:44] + wire mpmc = ~mpmc_b; // @[el2_dec_tlu_ctl.scala 1931:10] + wire _T_511 = ~mpmc; // @[el2_dec_tlu_ctl.scala 1926:62] + wire mpmc_b_ns = wr_mpmc_r ? _T_510 : _T_511; // @[el2_dec_tlu_ctl.scala 1926:18] + wire _T_6 = ~mpmc_b_ns; // @[el2_dec_tlu_ctl.scala 1535:28] + wire set_mie_pmu_fw_halt = _T_6 & io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1535:39] + wire _T_7 = ~wr_mstatus_r; // @[el2_dec_tlu_ctl.scala 1538:5] + wire _T_8 = _T_7 & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1538:19] + wire [1:0] _T_12 = {io_mstatus[0],1'h0}; // @[Cat.scala 29:58] + wire _T_13 = wr_mstatus_r & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1539:18] + wire [1:0] _T_16 = {io_dec_csr_wrdata_r[3],1'h0}; // @[Cat.scala 29:58] + wire _T_17 = ~io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1540:17] + wire _T_18 = io_mret_r & _T_17; // @[el2_dec_tlu_ctl.scala 1540:15] + wire [1:0] _T_21 = {1'h1,io_mstatus[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_24 = {io_mstatus[1],1'h1}; // @[Cat.scala 29:58] + wire _T_26 = wr_mstatus_r & _T_17; // @[el2_dec_tlu_ctl.scala 1542:18] + wire [1:0] _T_30 = {io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] + wire _T_33 = _T_7 & _T_17; // @[el2_dec_tlu_ctl.scala 1543:19] + wire _T_34 = ~io_mret_r; // @[el2_dec_tlu_ctl.scala 1543:46] + wire _T_35 = _T_33 & _T_34; // @[el2_dec_tlu_ctl.scala 1543:44] + wire _T_36 = ~set_mie_pmu_fw_halt; // @[el2_dec_tlu_ctl.scala 1543:59] + wire _T_37 = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 1543:57] + wire [1:0] _T_39 = _T_8 ? _T_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_40 = _T_13 ? _T_16 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_41 = _T_18 ? _T_21 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_42 = set_mie_pmu_fw_halt ? _T_24 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_43 = _T_26 ? _T_30 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_44 = _T_37 ? io_mstatus : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_45 = _T_39 | _T_40; // @[Mux.scala 27:72] wire [1:0] _T_46 = _T_45 | _T_41; // @[Mux.scala 27:72] - wire _T_50 = ~io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 1545:51] - wire _T_52 = _T_50 | io_dcsr[11]; // @[el2_dec_tlu_ctl.scala 1545:82] - reg [1:0] _T_54; // @[el2_dec_tlu_ctl.scala 1547:12] - wire _T_56 = io_dec_csr_wraddr_r == 12'h305; // @[el2_dec_tlu_ctl.scala 1556:70] - reg [30:0] _T_60; // @[el2_lib.scala 514:16] + wire [1:0] _T_47 = _T_46 | _T_42; // @[Mux.scala 27:72] + wire [1:0] _T_48 = _T_47 | _T_43; // @[Mux.scala 27:72] + wire _T_52 = ~io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 1546:50] + wire _T_54 = _T_52 | io_dcsr[11]; // @[el2_dec_tlu_ctl.scala 1546:81] + reg [1:0] _T_56; // @[el2_dec_tlu_ctl.scala 1548:11] + wire _T_58 = io_dec_csr_wraddr_r == 12'h305; // @[el2_dec_tlu_ctl.scala 1557:69] + reg [30:0] _T_62; // @[el2_lib.scala 514:16] reg [31:0] mdccmect; // @[el2_lib.scala 514:16] - wire [62:0] _T_572 = 63'hffffffff << mdccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1975:42] - wire [31:0] _T_574 = {5'h0,mdccmect[26:0]}; // @[Cat.scala 29:58] - wire [62:0] _GEN_10 = {{31'd0}, _T_574}; // @[el2_dec_tlu_ctl.scala 1975:62] - wire [62:0] _T_575 = _T_572 & _GEN_10; // @[el2_dec_tlu_ctl.scala 1975:62] - wire mdccme_ce_req = |_T_575; // @[el2_dec_tlu_ctl.scala 1975:95] + wire [62:0] _T_574 = 63'hffffffff << mdccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1978:41] + wire [31:0] _T_576 = {5'h0,mdccmect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_9 = {{31'd0}, _T_576}; // @[el2_dec_tlu_ctl.scala 1978:61] + wire [62:0] _T_577 = _T_574 & _GEN_9; // @[el2_dec_tlu_ctl.scala 1978:61] + wire mdccme_ce_req = |_T_577; // @[el2_dec_tlu_ctl.scala 1978:94] reg [31:0] miccmect; // @[el2_lib.scala 514:16] - wire [62:0] _T_552 = 63'hffffffff << miccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1960:42] - wire [31:0] _T_554 = {5'h0,miccmect[26:0]}; // @[Cat.scala 29:58] - wire [62:0] _GEN_11 = {{31'd0}, _T_554}; // @[el2_dec_tlu_ctl.scala 1960:62] - wire [62:0] _T_555 = _T_552 & _GEN_11; // @[el2_dec_tlu_ctl.scala 1960:62] - wire miccme_ce_req = |_T_555; // @[el2_dec_tlu_ctl.scala 1960:95] - wire _T_61 = mdccme_ce_req | miccme_ce_req; // @[el2_dec_tlu_ctl.scala 1570:31] + wire [62:0] _T_554 = 63'hffffffff << miccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1963:40] + wire [31:0] _T_556 = {5'h0,miccmect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_10 = {{31'd0}, _T_556}; // @[el2_dec_tlu_ctl.scala 1963:60] + wire [62:0] _T_557 = _T_554 & _GEN_10; // @[el2_dec_tlu_ctl.scala 1963:60] + wire miccme_ce_req = |_T_557; // @[el2_dec_tlu_ctl.scala 1963:93] + wire _T_63 = mdccme_ce_req | miccme_ce_req; // @[el2_dec_tlu_ctl.scala 1571:30] reg [31:0] micect; // @[el2_lib.scala 514:16] - wire [62:0] _T_530 = 63'hffffffff << micect[31:27]; // @[el2_dec_tlu_ctl.scala 1946:39] - wire _T_531 = |_T_530; // @[el2_dec_tlu_ctl.scala 1946:57] - wire [31:0] _T_533 = {5'h0,micect[26:0]}; // @[Cat.scala 29:58] - wire [31:0] _GEN_12 = {{31'd0}, _T_531}; // @[el2_dec_tlu_ctl.scala 1946:61] - wire [31:0] _T_534 = _GEN_12 & _T_533; // @[el2_dec_tlu_ctl.scala 1946:61] - wire mice_ce_req = _T_534[0]; // @[el2_dec_tlu_ctl.scala 1946:15] - wire ce_int = _T_61 | mice_ce_req; // @[el2_dec_tlu_ctl.scala 1570:47] - wire [2:0] _T_63 = {io_mexintpend,io_timer_int_sync,io_soft_int_sync}; // @[Cat.scala 29:58] - wire [2:0] _T_65 = {ce_int,io_dec_timer_t0_pulse,io_dec_timer_t1_pulse}; // @[Cat.scala 29:58] - reg [5:0] _T_66; // @[el2_dec_tlu_ctl.scala 1574:12] - wire _T_68 = io_dec_csr_wraddr_r == 12'h304; // @[el2_dec_tlu_ctl.scala 1586:68] - wire wr_mie_r = io_dec_csr_wen_r_mod & _T_68; // @[el2_dec_tlu_ctl.scala 1586:39] - wire [5:0] _T_76 = {io_dec_csr_wrdata_r[30:28],io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] - reg [5:0] mie; // @[el2_dec_tlu_ctl.scala 1589:12] - wire kill_ebreak_count_r = io_ebreak_to_debug_mode_r & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1596:55] - wire _T_81 = io_dec_csr_wraddr_r == 12'hb00; // @[el2_dec_tlu_ctl.scala 1598:72] - wire wr_mcyclel_r = io_dec_csr_wen_r_mod & _T_81; // @[el2_dec_tlu_ctl.scala 1598:43] - wire _T_83 = io_dec_tlu_dbg_halted & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1600:72] - wire _T_84 = kill_ebreak_count_r | _T_83; // @[el2_dec_tlu_ctl.scala 1600:47] - wire _T_85 = _T_84 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 1600:95] + wire [62:0] _T_532 = 63'hffffffff << micect[31:27]; // @[el2_dec_tlu_ctl.scala 1948:39] + wire [31:0] _T_534 = {5'h0,micect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_11 = {{31'd0}, _T_534}; // @[el2_dec_tlu_ctl.scala 1948:57] + wire [62:0] _T_535 = _T_532 & _GEN_11; // @[el2_dec_tlu_ctl.scala 1948:57] + wire mice_ce_req = |_T_535; // @[el2_dec_tlu_ctl.scala 1948:88] + wire ce_int = _T_63 | mice_ce_req; // @[el2_dec_tlu_ctl.scala 1571:46] + wire [2:0] _T_65 = {io_mexintpend,io_timer_int_sync,io_soft_int_sync}; // @[Cat.scala 29:58] + wire [2:0] _T_67 = {ce_int,io_dec_timer_t0_pulse,io_dec_timer_t1_pulse}; // @[Cat.scala 29:58] + reg [5:0] _T_68; // @[el2_dec_tlu_ctl.scala 1575:11] + wire _T_70 = io_dec_csr_wraddr_r == 12'h304; // @[el2_dec_tlu_ctl.scala 1587:67] + wire wr_mie_r = io_dec_csr_wen_r_mod & _T_70; // @[el2_dec_tlu_ctl.scala 1587:38] + wire [5:0] _T_78 = {io_dec_csr_wrdata_r[30:28],io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] + reg [5:0] mie; // @[el2_dec_tlu_ctl.scala 1590:11] + wire kill_ebreak_count_r = io_ebreak_to_debug_mode_r & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1597:54] + wire _T_83 = io_dec_csr_wraddr_r == 12'hb00; // @[el2_dec_tlu_ctl.scala 1599:71] + wire wr_mcyclel_r = io_dec_csr_wen_r_mod & _T_83; // @[el2_dec_tlu_ctl.scala 1599:42] + wire _T_85 = io_dec_tlu_dbg_halted & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1601:71] + wire _T_86 = kill_ebreak_count_r | _T_85; // @[el2_dec_tlu_ctl.scala 1601:46] + wire _T_87 = _T_86 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 1601:94] reg [4:0] temp_ncount6_2; // @[Reg.scala 27:20] reg temp_ncount0; // @[Reg.scala 27:20] wire [6:0] mcountinhibit = {temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] - wire _T_87 = _T_85 | mcountinhibit[0]; // @[el2_dec_tlu_ctl.scala 1600:122] - wire mcyclel_cout_in = ~_T_87; // @[el2_dec_tlu_ctl.scala 1600:25] - wire [31:0] _T_88 = {31'h0,mcyclel_cout_in}; // @[Cat.scala 29:58] - reg [32:0] _T_95; // @[el2_lib.scala 514:16] - wire [31:0] mcyclel = _T_95[31:0]; // @[el2_dec_tlu_ctl.scala 1607:11] - wire [31:0] _T_90 = mcyclel + _T_88; // @[el2_dec_tlu_ctl.scala 1604:26] - wire [32:0] mcyclel_inc = {{1'd0}, _T_90}; // @[el2_dec_tlu_ctl.scala 1604:15] - wire mcyclel_cout = mcyclel_inc[32]; // @[el2_dec_tlu_ctl.scala 1606:33] - wire _T_99 = io_dec_csr_wraddr_r == 12'hb80; // @[el2_dec_tlu_ctl.scala 1614:69] - wire wr_mcycleh_r = io_dec_csr_wen_r_mod & _T_99; // @[el2_dec_tlu_ctl.scala 1614:40] - wire _T_96 = ~wr_mcycleh_r; // @[el2_dec_tlu_ctl.scala 1608:72] - reg mcyclel_cout_f; // @[el2_dec_tlu_ctl.scala 1608:55] - wire [31:0] _T_101 = {31'h0,mcyclel_cout_f}; // @[Cat.scala 29:58] + wire _T_89 = _T_87 | mcountinhibit[0]; // @[el2_dec_tlu_ctl.scala 1601:121] + wire mcyclel_cout_in = ~_T_89; // @[el2_dec_tlu_ctl.scala 1601:24] + wire [31:0] _T_90 = {31'h0,mcyclel_cout_in}; // @[Cat.scala 29:58] + reg [31:0] mcyclel; // @[el2_lib.scala 514:16] + wire [32:0] mcyclel_inc = mcyclel + _T_90; // @[el2_dec_tlu_ctl.scala 1605:25] + wire mcyclel_cout = mcyclel_inc[32]; // @[el2_dec_tlu_ctl.scala 1607:32] + wire _T_101 = io_dec_csr_wraddr_r == 12'hb80; // @[el2_dec_tlu_ctl.scala 1615:68] + wire wr_mcycleh_r = io_dec_csr_wen_r_mod & _T_101; // @[el2_dec_tlu_ctl.scala 1615:39] + wire _T_98 = ~wr_mcycleh_r; // @[el2_dec_tlu_ctl.scala 1609:71] + reg mcyclel_cout_f; // @[el2_dec_tlu_ctl.scala 1609:54] + wire [31:0] _T_103 = {31'h0,mcyclel_cout_f}; // @[Cat.scala 29:58] reg [31:0] mcycleh; // @[el2_lib.scala 514:16] - wire [31:0] mcycleh_inc = mcycleh + _T_101; // @[el2_dec_tlu_ctl.scala 1616:29] - wire _T_107 = io_ebreak_r | io_ecall_r; // @[el2_dec_tlu_ctl.scala 1633:73] - wire _T_108 = _T_107 | io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 1633:86] - wire _T_109 = _T_108 | io_illegal_r; // @[el2_dec_tlu_ctl.scala 1633:114] - wire _T_111 = _T_109 | mcountinhibit[2]; // @[el2_dec_tlu_ctl.scala 1633:129] - wire _T_113 = ~_T_111; // @[el2_dec_tlu_ctl.scala 1633:59] - wire i0_valid_no_ebreak_ecall_r = io_tlu_i0_commit_cmt & _T_113; // @[el2_dec_tlu_ctl.scala 1633:57] - wire _T_115 = io_dec_csr_wraddr_r == 12'hb02; // @[el2_dec_tlu_ctl.scala 1635:74] - wire wr_minstretl_r = io_dec_csr_wen_r_mod & _T_115; // @[el2_dec_tlu_ctl.scala 1635:45] - wire [31:0] _T_116 = {31'h0,i0_valid_no_ebreak_ecall_r}; // @[Cat.scala 29:58] - reg [32:0] _T_122; // @[el2_lib.scala 514:16] - wire [31:0] minstretl = _T_122[31:0]; // @[el2_dec_tlu_ctl.scala 1642:13] - wire [31:0] _T_118 = minstretl + _T_116; // @[el2_dec_tlu_ctl.scala 1637:30] - wire [32:0] minstretl_inc = {{1'd0}, _T_118}; // @[el2_dec_tlu_ctl.scala 1637:17] - wire minstretl_cout = minstretl_inc[32]; // @[el2_dec_tlu_ctl.scala 1638:37] - reg minstret_enable_f; // @[el2_dec_tlu_ctl.scala 1643:57] - wire _T_126 = io_dec_csr_wraddr_r == 12'hb82; // @[el2_dec_tlu_ctl.scala 1652:72] - wire wr_minstreth_r = io_dec_csr_wen_r_mod & _T_126; // @[el2_dec_tlu_ctl.scala 1652:43] - wire _T_123 = ~wr_minstreth_r; // @[el2_dec_tlu_ctl.scala 1644:76] - reg minstretl_cout_f; // @[el2_dec_tlu_ctl.scala 1644:57] - wire [31:0] _T_129 = {31'h0,minstretl_cout_f}; // @[Cat.scala 29:58] + wire [31:0] mcycleh_inc = mcycleh + _T_103; // @[el2_dec_tlu_ctl.scala 1617:28] + wire _T_109 = io_ebreak_r | io_ecall_r; // @[el2_dec_tlu_ctl.scala 1634:72] + wire _T_110 = _T_109 | io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 1634:85] + wire _T_111 = _T_110 | io_illegal_r; // @[el2_dec_tlu_ctl.scala 1634:113] + wire _T_113 = _T_111 | mcountinhibit[2]; // @[el2_dec_tlu_ctl.scala 1634:128] + wire _T_115 = ~_T_113; // @[el2_dec_tlu_ctl.scala 1634:58] + wire i0_valid_no_ebreak_ecall_r = io_tlu_i0_commit_cmt & _T_115; // @[el2_dec_tlu_ctl.scala 1634:56] + wire _T_117 = io_dec_csr_wraddr_r == 12'hb02; // @[el2_dec_tlu_ctl.scala 1636:73] + wire wr_minstretl_r = io_dec_csr_wen_r_mod & _T_117; // @[el2_dec_tlu_ctl.scala 1636:44] + wire [31:0] _T_118 = {31'h0,i0_valid_no_ebreak_ecall_r}; // @[Cat.scala 29:58] + reg [31:0] minstretl; // @[el2_lib.scala 514:16] + wire [32:0] minstretl_inc = minstretl + _T_118; // @[el2_dec_tlu_ctl.scala 1638:29] + wire minstretl_cout = minstretl_inc[32]; // @[el2_dec_tlu_ctl.scala 1639:36] + reg minstret_enable_f; // @[el2_dec_tlu_ctl.scala 1644:56] + wire _T_128 = io_dec_csr_wraddr_r == 12'hb82; // @[el2_dec_tlu_ctl.scala 1653:71] + wire wr_minstreth_r = io_dec_csr_wen_r_mod & _T_128; // @[el2_dec_tlu_ctl.scala 1653:42] + wire _T_125 = ~wr_minstreth_r; // @[el2_dec_tlu_ctl.scala 1645:75] + reg minstretl_cout_f; // @[el2_dec_tlu_ctl.scala 1645:56] + wire [31:0] _T_131 = {31'h0,minstretl_cout_f}; // @[Cat.scala 29:58] reg [31:0] minstreth; // @[el2_lib.scala 514:16] - wire [31:0] minstreth_inc = minstreth + _T_129; // @[el2_dec_tlu_ctl.scala 1655:30] - wire _T_137 = io_dec_csr_wraddr_r == 12'h340; // @[el2_dec_tlu_ctl.scala 1666:73] + wire [31:0] minstreth_inc = minstreth + _T_131; // @[el2_dec_tlu_ctl.scala 1656:29] + wire _T_139 = io_dec_csr_wraddr_r == 12'h340; // @[el2_dec_tlu_ctl.scala 1667:72] reg [31:0] mscratch; // @[el2_lib.scala 514:16] - wire _T_140 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 1677:23] - wire _T_141 = ~io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1677:48] - wire _T_142 = _T_140 & _T_141; // @[el2_dec_tlu_ctl.scala 1677:46] - wire sel_exu_npc_r = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1677:73] - wire _T_144 = _T_140 & io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1678:48] - wire _T_145 = ~io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 1678:76] - wire sel_flush_npc_r = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 1678:74] - wire _T_146 = ~sel_exu_npc_r; // @[el2_dec_tlu_ctl.scala 1679:24] - wire _T_147 = ~sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1679:41] - wire sel_hold_npc_r = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 1679:39] - wire _T_149 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 1683:6] - wire _T_150 = _T_149 & io_reset_delayed; // @[el2_dec_tlu_ctl.scala 1683:28] - wire [30:0] _T_154 = sel_exu_npc_r ? io_exu_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_155 = _T_150 ? io_rst_vec : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_156 = sel_flush_npc_r ? io_tlu_flush_path_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_157 = sel_hold_npc_r ? io_npc_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_158 = _T_154 | _T_155; // @[Mux.scala 27:72] - wire [30:0] _T_159 = _T_158 | _T_156; // @[Mux.scala 27:72] - wire _T_162 = sel_exu_npc_r | sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1687:49] - reg [30:0] _T_165; // @[el2_lib.scala 514:16] - wire pc0_valid_r = _T_140 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1690:45] - wire _T_168 = ~pc0_valid_r; // @[el2_dec_tlu_ctl.scala 1694:5] - wire [30:0] _T_169 = pc0_valid_r ? io_dec_tlu_i0_pc_r : 31'h0; // @[Mux.scala 27:72] + wire _T_142 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 1678:22] + wire _T_143 = ~io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1678:47] + wire _T_144 = _T_142 & _T_143; // @[el2_dec_tlu_ctl.scala 1678:45] + wire sel_exu_npc_r = _T_144 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1678:72] + wire _T_146 = _T_142 & io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1679:47] + wire _T_147 = ~io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 1679:75] + wire sel_flush_npc_r = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 1679:73] + wire _T_148 = ~sel_exu_npc_r; // @[el2_dec_tlu_ctl.scala 1680:23] + wire _T_149 = ~sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1680:40] + wire sel_hold_npc_r = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 1680:38] + wire _T_151 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 1684:13] + wire _T_152 = _T_151 & io_reset_delayed; // @[el2_dec_tlu_ctl.scala 1684:35] + wire [30:0] _T_156 = sel_exu_npc_r ? io_exu_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_157 = _T_152 ? io_rst_vec : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_158 = sel_flush_npc_r ? io_tlu_flush_path_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_159 = sel_hold_npc_r ? io_npc_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_160 = _T_156 | _T_157; // @[Mux.scala 27:72] + wire [30:0] _T_161 = _T_160 | _T_158; // @[Mux.scala 27:72] + wire _T_164 = sel_exu_npc_r | sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1688:48] + reg [30:0] _T_167; // @[el2_lib.scala 514:16] + wire pc0_valid_r = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1691:44] + wire _T_170 = ~pc0_valid_r; // @[el2_dec_tlu_ctl.scala 1695:22] + wire [30:0] _T_171 = pc0_valid_r ? io_dec_tlu_i0_pc_r : 31'h0; // @[Mux.scala 27:72] reg [30:0] pc_r_d1; // @[el2_lib.scala 514:16] - wire [30:0] _T_170 = _T_168 ? pc_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] pc_r = _T_169 | _T_170; // @[Mux.scala 27:72] - wire _T_174 = io_dec_csr_wraddr_r == 12'h341; // @[el2_dec_tlu_ctl.scala 1698:69] - wire wr_mepc_r = io_dec_csr_wen_r_mod & _T_174; // @[el2_dec_tlu_ctl.scala 1698:40] - wire _T_175 = io_i0_exception_valid_r | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1701:30] - wire _T_176 = _T_175 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1701:51] - wire _T_180 = wr_mepc_r & _T_15; // @[el2_dec_tlu_ctl.scala 1703:16] - wire _T_183 = ~wr_mepc_r; // @[el2_dec_tlu_ctl.scala 1704:6] - wire _T_185 = _T_183 & _T_15; // @[el2_dec_tlu_ctl.scala 1704:17] - wire [30:0] _T_187 = _T_176 ? pc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_188 = io_interrupt_valid_r ? io_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_189 = _T_180 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_190 = _T_185 ? io_mepc : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_191 = _T_187 | _T_188; // @[Mux.scala 27:72] - wire [30:0] _T_192 = _T_191 | _T_189; // @[Mux.scala 27:72] - reg [30:0] _T_194; // @[el2_dec_tlu_ctl.scala 1706:48] - wire _T_196 = io_dec_csr_wraddr_r == 12'h342; // @[el2_dec_tlu_ctl.scala 1713:71] - wire wr_mcause_r = io_dec_csr_wen_r_mod & _T_196; // @[el2_dec_tlu_ctl.scala 1713:42] - wire _T_197 = io_exc_or_int_valid_r & io_take_nmi; // @[el2_dec_tlu_ctl.scala 1714:52] - wire mcause_sel_nmi_store = _T_197 & io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 1714:66] - wire mcause_sel_nmi_load = _T_197 & io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 1715:65] - wire _T_200 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1716:83] - wire mcause_sel_nmi_ext = _T_197 & _T_200; // @[el2_dec_tlu_ctl.scala 1716:64] - wire _T_201 = &io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1722:52] - wire _T_204 = ~io_lsu_fir_error[0]; // @[el2_dec_tlu_ctl.scala 1722:81] - wire _T_205 = io_lsu_fir_error[1] & _T_204; // @[el2_dec_tlu_ctl.scala 1722:79] - wire [31:0] _T_210 = {30'h3c000400,_T_201,_T_205}; // @[Cat.scala 29:58] - wire _T_211 = ~io_take_nmi; // @[el2_dec_tlu_ctl.scala 1728:30] - wire _T_212 = io_exc_or_int_valid_r & _T_211; // @[el2_dec_tlu_ctl.scala 1728:28] - wire [31:0] _T_215 = {io_interrupt_valid_r,26'h0,io_exc_cause_r}; // @[Cat.scala 29:58] - wire _T_217 = wr_mcause_r & _T_15; // @[el2_dec_tlu_ctl.scala 1729:18] - wire _T_219 = ~wr_mcause_r; // @[el2_dec_tlu_ctl.scala 1730:6] - wire _T_221 = _T_219 & _T_15; // @[el2_dec_tlu_ctl.scala 1730:19] - wire [31:0] _T_223 = mcause_sel_nmi_store ? 32'hf0000000 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_224 = mcause_sel_nmi_load ? 32'hf0000001 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_225 = mcause_sel_nmi_ext ? _T_210 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_226 = _T_212 ? _T_215 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_227 = _T_217 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] - reg [31:0] mcause; // @[el2_dec_tlu_ctl.scala 1732:47] - wire [31:0] _T_228 = _T_221 ? mcause : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_229 = _T_223 | _T_224; // @[Mux.scala 27:72] - wire [31:0] _T_230 = _T_229 | _T_225; // @[Mux.scala 27:72] - wire [31:0] _T_231 = _T_230 | _T_226; // @[Mux.scala 27:72] + wire [30:0] _T_172 = _T_170 ? pc_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] pc_r = _T_171 | _T_172; // @[Mux.scala 27:72] + wire _T_176 = io_dec_csr_wraddr_r == 12'h341; // @[el2_dec_tlu_ctl.scala 1699:68] + wire wr_mepc_r = io_dec_csr_wen_r_mod & _T_176; // @[el2_dec_tlu_ctl.scala 1699:39] + wire _T_177 = io_i0_exception_valid_r | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1702:27] + wire _T_178 = _T_177 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1702:48] + wire _T_182 = wr_mepc_r & _T_17; // @[el2_dec_tlu_ctl.scala 1704:13] + wire _T_185 = ~wr_mepc_r; // @[el2_dec_tlu_ctl.scala 1705:3] + wire _T_187 = _T_185 & _T_17; // @[el2_dec_tlu_ctl.scala 1705:14] + wire [30:0] _T_189 = _T_178 ? pc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_190 = io_interrupt_valid_r ? io_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_191 = _T_182 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_192 = _T_187 ? io_mepc : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_193 = _T_189 | _T_190; // @[Mux.scala 27:72] + wire [30:0] _T_194 = _T_193 | _T_191; // @[Mux.scala 27:72] + reg [30:0] _T_196; // @[el2_dec_tlu_ctl.scala 1707:47] + wire _T_198 = io_dec_csr_wraddr_r == 12'h342; // @[el2_dec_tlu_ctl.scala 1714:72] + wire wr_mcause_r = io_dec_csr_wen_r_mod & _T_198; // @[el2_dec_tlu_ctl.scala 1714:43] + wire _T_199 = io_exc_or_int_valid_r & io_take_nmi; // @[el2_dec_tlu_ctl.scala 1715:53] + wire mcause_sel_nmi_store = _T_199 & io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 1715:67] + wire mcause_sel_nmi_load = _T_199 & io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 1716:66] + wire _T_202 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1717:84] + wire mcause_sel_nmi_ext = _T_199 & _T_202; // @[el2_dec_tlu_ctl.scala 1717:65] + wire _T_203 = &io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1723:53] + wire _T_206 = ~io_lsu_fir_error[0]; // @[el2_dec_tlu_ctl.scala 1723:82] + wire _T_207 = io_lsu_fir_error[1] & _T_206; // @[el2_dec_tlu_ctl.scala 1723:80] + wire [31:0] _T_212 = {30'h3c000400,_T_203,_T_207}; // @[Cat.scala 29:58] + wire _T_213 = ~io_take_nmi; // @[el2_dec_tlu_ctl.scala 1729:56] + wire _T_214 = io_exc_or_int_valid_r & _T_213; // @[el2_dec_tlu_ctl.scala 1729:54] + wire [31:0] _T_217 = {io_interrupt_valid_r,26'h0,io_exc_cause_r}; // @[Cat.scala 29:58] + wire _T_219 = wr_mcause_r & _T_17; // @[el2_dec_tlu_ctl.scala 1730:44] + wire _T_221 = ~wr_mcause_r; // @[el2_dec_tlu_ctl.scala 1731:32] + wire _T_223 = _T_221 & _T_17; // @[el2_dec_tlu_ctl.scala 1731:45] + wire [31:0] _T_225 = mcause_sel_nmi_store ? 32'hf0000000 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_226 = mcause_sel_nmi_load ? 32'hf0000001 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_227 = mcause_sel_nmi_ext ? _T_212 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_228 = _T_214 ? _T_217 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_229 = _T_219 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] + reg [31:0] mcause; // @[el2_dec_tlu_ctl.scala 1733:49] + wire [31:0] _T_230 = _T_223 ? mcause : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_231 = _T_225 | _T_226; // @[Mux.scala 27:72] wire [31:0] _T_232 = _T_231 | _T_227; // @[Mux.scala 27:72] - wire _T_236 = io_dec_csr_wraddr_r == 12'h7ff; // @[el2_dec_tlu_ctl.scala 1739:72] - wire wr_mscause_r = io_dec_csr_wen_r_mod & _T_236; // @[el2_dec_tlu_ctl.scala 1739:43] - wire _T_237 = io_dec_tlu_packet_r_icaf_type == 2'h0; // @[el2_dec_tlu_ctl.scala 1741:57] - wire [3:0] _T_238 = {2'h0,io_dec_tlu_packet_r_icaf_type}; // @[Cat.scala 29:58] - wire [3:0] ifu_mscause = _T_237 ? 4'h9 : _T_238; // @[el2_dec_tlu_ctl.scala 1741:25] - wire [3:0] _T_243 = io_lsu_i0_exc_r ? io_lsu_error_pkt_r_bits_mscause : 4'h0; // @[Mux.scala 27:72] - wire [1:0] _T_245 = io_ebreak_r ? 2'h2 : 2'h0; // @[Mux.scala 27:72] - wire [3:0] _T_246 = io_inst_acc_r ? ifu_mscause : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _GEN_13 = {{3'd0}, io_i0_trigger_hit_r}; // @[Mux.scala 27:72] - wire [3:0] _T_247 = _T_243 | _GEN_13; // @[Mux.scala 27:72] - wire [3:0] _GEN_14 = {{2'd0}, _T_245}; // @[Mux.scala 27:72] - wire [3:0] _T_248 = _T_247 | _GEN_14; // @[Mux.scala 27:72] - wire [3:0] mscause_type = _T_248 | _T_246; // @[Mux.scala 27:72] - wire _T_252 = wr_mscause_r & _T_15; // @[el2_dec_tlu_ctl.scala 1752:19] - wire _T_255 = ~wr_mscause_r; // @[el2_dec_tlu_ctl.scala 1753:6] - wire _T_257 = _T_255 & _T_15; // @[el2_dec_tlu_ctl.scala 1753:20] - wire [3:0] _T_259 = io_exc_or_int_valid_r ? mscause_type : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_260 = _T_252 ? io_dec_csr_wrdata_r[3:0] : 4'h0; // @[Mux.scala 27:72] - reg [3:0] mscause; // @[el2_dec_tlu_ctl.scala 1755:48] - wire [3:0] _T_261 = _T_257 ? mscause : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_262 = _T_259 | _T_260; // @[Mux.scala 27:72] - wire _T_266 = io_dec_csr_wraddr_r == 12'h343; // @[el2_dec_tlu_ctl.scala 1762:70] - wire wr_mtval_r = io_dec_csr_wen_r_mod & _T_266; // @[el2_dec_tlu_ctl.scala 1762:41] - wire _T_267 = ~io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1763:84] - wire _T_268 = io_inst_acc_r & _T_267; // @[el2_dec_tlu_ctl.scala 1763:82] - wire _T_269 = io_ebreak_r | _T_268; // @[el2_dec_tlu_ctl.scala 1763:65] - wire _T_270 = _T_269 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1763:107] - wire _T_271 = io_exc_or_int_valid_r & _T_270; // @[el2_dec_tlu_ctl.scala 1763:50] - wire mtval_capture_pc_r = _T_271 & _T_211; // @[el2_dec_tlu_ctl.scala 1763:139] - wire _T_273 = io_inst_acc_r & io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1764:73] - wire _T_274 = io_exc_or_int_valid_r & _T_273; // @[el2_dec_tlu_ctl.scala 1764:56] - wire mtval_capture_pc_plus2_r = _T_274 & _T_211; // @[el2_dec_tlu_ctl.scala 1764:97] - wire _T_276 = io_exc_or_int_valid_r & io_illegal_r; // @[el2_dec_tlu_ctl.scala 1765:52] - wire mtval_capture_inst_r = _T_276 & _T_211; // @[el2_dec_tlu_ctl.scala 1765:67] - wire _T_278 = io_exc_or_int_valid_r & io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1766:51] - wire mtval_capture_lsu_r = _T_278 & _T_211; // @[el2_dec_tlu_ctl.scala 1766:72] - wire _T_280 = ~mtval_capture_pc_r; // @[el2_dec_tlu_ctl.scala 1767:47] - wire _T_281 = io_exc_or_int_valid_r & _T_280; // @[el2_dec_tlu_ctl.scala 1767:45] - wire _T_282 = ~mtval_capture_inst_r; // @[el2_dec_tlu_ctl.scala 1767:69] - wire _T_283 = _T_281 & _T_282; // @[el2_dec_tlu_ctl.scala 1767:67] - wire _T_284 = ~mtval_capture_lsu_r; // @[el2_dec_tlu_ctl.scala 1767:93] - wire _T_285 = _T_283 & _T_284; // @[el2_dec_tlu_ctl.scala 1767:91] - wire _T_286 = ~io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1767:116] - wire mtval_clear_r = _T_285 & _T_286; // @[el2_dec_tlu_ctl.scala 1767:114] - wire [31:0] _T_288 = {pc_r,1'h0}; // @[Cat.scala 29:58] - wire [30:0] _T_291 = pc_r + 31'h1; // @[el2_dec_tlu_ctl.scala 1772:84] - wire [31:0] _T_292 = {_T_291,1'h0}; // @[Cat.scala 29:58] - wire _T_295 = ~io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 1775:19] - wire _T_296 = wr_mtval_r & _T_295; // @[el2_dec_tlu_ctl.scala 1775:17] - wire _T_299 = ~wr_mtval_r; // @[el2_dec_tlu_ctl.scala 1776:21] - wire _T_300 = _T_211 & _T_299; // @[el2_dec_tlu_ctl.scala 1776:19] - wire _T_302 = _T_300 & _T_280; // @[el2_dec_tlu_ctl.scala 1776:33] - wire _T_304 = _T_302 & _T_282; // @[el2_dec_tlu_ctl.scala 1776:55] - wire _T_305 = ~mtval_clear_r; // @[el2_dec_tlu_ctl.scala 1776:81] - wire _T_306 = _T_304 & _T_305; // @[el2_dec_tlu_ctl.scala 1776:79] - wire _T_308 = _T_306 & _T_284; // @[el2_dec_tlu_ctl.scala 1776:96] - wire [31:0] _T_310 = mtval_capture_pc_r ? _T_288 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_311 = mtval_capture_pc_plus2_r ? _T_292 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_312 = mtval_capture_inst_r ? io_dec_illegal_inst : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_313 = mtval_capture_lsu_r ? io_lsu_error_pkt_addr_r : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_314 = _T_296 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] - reg [31:0] mtval; // @[el2_dec_tlu_ctl.scala 1778:47] - wire [31:0] _T_315 = _T_308 ? mtval : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_316 = _T_310 | _T_311; // @[Mux.scala 27:72] - wire [31:0] _T_317 = _T_316 | _T_312; // @[Mux.scala 27:72] - wire [31:0] _T_318 = _T_317 | _T_313; // @[Mux.scala 27:72] + wire [31:0] _T_233 = _T_232 | _T_228; // @[Mux.scala 27:72] + wire [31:0] _T_234 = _T_233 | _T_229; // @[Mux.scala 27:72] + wire _T_238 = io_dec_csr_wraddr_r == 12'h7ff; // @[el2_dec_tlu_ctl.scala 1740:71] + wire wr_mscause_r = io_dec_csr_wen_r_mod & _T_238; // @[el2_dec_tlu_ctl.scala 1740:42] + wire _T_239 = io_dec_tlu_packet_r_icaf_type == 2'h0; // @[el2_dec_tlu_ctl.scala 1742:56] + wire [3:0] _T_240 = {2'h0,io_dec_tlu_packet_r_icaf_type}; // @[Cat.scala 29:58] + wire [3:0] ifu_mscause = _T_239 ? 4'h9 : _T_240; // @[el2_dec_tlu_ctl.scala 1742:24] + wire [3:0] _T_245 = io_lsu_i0_exc_r ? io_lsu_error_pkt_r_bits_mscause : 4'h0; // @[Mux.scala 27:72] + wire [1:0] _T_247 = io_ebreak_r ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [3:0] _T_248 = io_inst_acc_r ? ifu_mscause : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _GEN_12 = {{3'd0}, io_i0_trigger_hit_r}; // @[Mux.scala 27:72] + wire [3:0] _T_249 = _T_245 | _GEN_12; // @[Mux.scala 27:72] + wire [3:0] _GEN_13 = {{2'd0}, _T_247}; // @[Mux.scala 27:72] + wire [3:0] _T_250 = _T_249 | _GEN_13; // @[Mux.scala 27:72] + wire [3:0] mscause_type = _T_250 | _T_248; // @[Mux.scala 27:72] + wire _T_254 = wr_mscause_r & _T_17; // @[el2_dec_tlu_ctl.scala 1753:38] + wire _T_257 = ~wr_mscause_r; // @[el2_dec_tlu_ctl.scala 1754:25] + wire _T_259 = _T_257 & _T_17; // @[el2_dec_tlu_ctl.scala 1754:39] + wire [3:0] _T_261 = io_exc_or_int_valid_r ? mscause_type : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_262 = _T_254 ? io_dec_csr_wrdata_r[3:0] : 4'h0; // @[Mux.scala 27:72] + reg [3:0] mscause; // @[el2_dec_tlu_ctl.scala 1756:47] + wire [3:0] _T_263 = _T_259 ? mscause : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_264 = _T_261 | _T_262; // @[Mux.scala 27:72] + wire _T_268 = io_dec_csr_wraddr_r == 12'h343; // @[el2_dec_tlu_ctl.scala 1763:69] + wire wr_mtval_r = io_dec_csr_wen_r_mod & _T_268; // @[el2_dec_tlu_ctl.scala 1763:40] + wire _T_269 = ~io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1764:83] + wire _T_270 = io_inst_acc_r & _T_269; // @[el2_dec_tlu_ctl.scala 1764:81] + wire _T_271 = io_ebreak_r | _T_270; // @[el2_dec_tlu_ctl.scala 1764:64] + wire _T_272 = _T_271 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1764:106] + wire _T_273 = io_exc_or_int_valid_r & _T_272; // @[el2_dec_tlu_ctl.scala 1764:49] + wire mtval_capture_pc_r = _T_273 & _T_213; // @[el2_dec_tlu_ctl.scala 1764:138] + wire _T_275 = io_inst_acc_r & io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1765:72] + wire _T_276 = io_exc_or_int_valid_r & _T_275; // @[el2_dec_tlu_ctl.scala 1765:55] + wire mtval_capture_pc_plus2_r = _T_276 & _T_213; // @[el2_dec_tlu_ctl.scala 1765:96] + wire _T_278 = io_exc_or_int_valid_r & io_illegal_r; // @[el2_dec_tlu_ctl.scala 1766:51] + wire mtval_capture_inst_r = _T_278 & _T_213; // @[el2_dec_tlu_ctl.scala 1766:66] + wire _T_280 = io_exc_or_int_valid_r & io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1767:50] + wire mtval_capture_lsu_r = _T_280 & _T_213; // @[el2_dec_tlu_ctl.scala 1767:71] + wire _T_282 = ~mtval_capture_pc_r; // @[el2_dec_tlu_ctl.scala 1768:46] + wire _T_283 = io_exc_or_int_valid_r & _T_282; // @[el2_dec_tlu_ctl.scala 1768:44] + wire _T_284 = ~mtval_capture_inst_r; // @[el2_dec_tlu_ctl.scala 1768:68] + wire _T_285 = _T_283 & _T_284; // @[el2_dec_tlu_ctl.scala 1768:66] + wire _T_286 = ~mtval_capture_lsu_r; // @[el2_dec_tlu_ctl.scala 1768:92] + wire _T_287 = _T_285 & _T_286; // @[el2_dec_tlu_ctl.scala 1768:90] + wire _T_288 = ~io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1768:115] + wire mtval_clear_r = _T_287 & _T_288; // @[el2_dec_tlu_ctl.scala 1768:113] + wire [31:0] _T_290 = {pc_r,1'h0}; // @[Cat.scala 29:58] + wire [30:0] _T_293 = pc_r + 31'h1; // @[el2_dec_tlu_ctl.scala 1773:83] + wire [31:0] _T_294 = {_T_293,1'h0}; // @[Cat.scala 29:58] + wire _T_297 = ~io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 1776:18] + wire _T_298 = wr_mtval_r & _T_297; // @[el2_dec_tlu_ctl.scala 1776:16] + wire _T_301 = ~wr_mtval_r; // @[el2_dec_tlu_ctl.scala 1777:20] + wire _T_302 = _T_213 & _T_301; // @[el2_dec_tlu_ctl.scala 1777:18] + wire _T_304 = _T_302 & _T_282; // @[el2_dec_tlu_ctl.scala 1777:32] + wire _T_306 = _T_304 & _T_284; // @[el2_dec_tlu_ctl.scala 1777:54] + wire _T_307 = ~mtval_clear_r; // @[el2_dec_tlu_ctl.scala 1777:80] + wire _T_308 = _T_306 & _T_307; // @[el2_dec_tlu_ctl.scala 1777:78] + wire _T_310 = _T_308 & _T_286; // @[el2_dec_tlu_ctl.scala 1777:95] + wire [31:0] _T_312 = mtval_capture_pc_r ? _T_290 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_313 = mtval_capture_pc_plus2_r ? _T_294 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_314 = mtval_capture_inst_r ? io_dec_illegal_inst : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_315 = mtval_capture_lsu_r ? io_lsu_error_pkt_addr_r : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_316 = _T_298 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] + reg [31:0] mtval; // @[el2_dec_tlu_ctl.scala 1779:46] + wire [31:0] _T_317 = _T_310 ? mtval : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_318 = _T_312 | _T_313; // @[Mux.scala 27:72] wire [31:0] _T_319 = _T_318 | _T_314; // @[Mux.scala 27:72] - wire _T_323 = io_dec_csr_wraddr_r == 12'h7f8; // @[el2_dec_tlu_ctl.scala 1793:69] + wire [31:0] _T_320 = _T_319 | _T_315; // @[Mux.scala 27:72] + wire [31:0] _T_321 = _T_320 | _T_316; // @[Mux.scala 27:72] + wire _T_325 = io_dec_csr_wraddr_r == 12'h7f8; // @[el2_dec_tlu_ctl.scala 1794:68] reg [8:0] mcgc; // @[el2_lib.scala 514:16] - wire _T_335 = io_dec_csr_wraddr_r == 12'h7f9; // @[el2_dec_tlu_ctl.scala 1823:69] + wire _T_337 = io_dec_csr_wraddr_r == 12'h7f9; // @[el2_dec_tlu_ctl.scala 1824:68] reg [14:0] mfdc_int; // @[el2_lib.scala 514:16] - wire [2:0] _T_339 = ~io_dec_csr_wrdata_r[18:16]; // @[el2_dec_tlu_ctl.scala 1832:20] - wire _T_342 = ~io_dec_csr_wrdata_r[6]; // @[el2_dec_tlu_ctl.scala 1832:75] - wire [6:0] _T_344 = {_T_342,io_dec_csr_wrdata_r[5:0]}; // @[Cat.scala 29:58] - wire [7:0] _T_345 = {_T_339,io_dec_csr_wrdata_r[11:7]}; // @[Cat.scala 29:58] - wire [2:0] _T_348 = ~mfdc_int[14:12]; // @[el2_dec_tlu_ctl.scala 1833:20] - wire _T_351 = ~mfdc_int[6]; // @[el2_dec_tlu_ctl.scala 1833:63] - wire [18:0] mfdc = {_T_348,4'h0,mfdc_int[11:7],_T_351,mfdc_int[5:0]}; // @[Cat.scala 29:58] - wire _T_365 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 1856:78] - wire _T_366 = io_dec_csr_wen_r_mod & _T_365; // @[el2_dec_tlu_ctl.scala 1856:49] - wire _T_368 = _T_366 & _T_295; // @[el2_dec_tlu_ctl.scala 1856:88] - wire _T_369 = ~io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 1856:114] - wire _T_372 = io_dec_csr_wraddr_r == 12'h7c0; // @[el2_dec_tlu_ctl.scala 1863:69] - wire _T_376 = ~io_dec_csr_wrdata_r[31]; // @[el2_dec_tlu_ctl.scala 1866:72] - wire _T_377 = io_dec_csr_wrdata_r[30] & _T_376; // @[el2_dec_tlu_ctl.scala 1866:70] - wire _T_381 = ~io_dec_csr_wrdata_r[29]; // @[el2_dec_tlu_ctl.scala 1867:56] - wire _T_382 = io_dec_csr_wrdata_r[28] & _T_381; // @[el2_dec_tlu_ctl.scala 1867:54] - wire _T_386 = ~io_dec_csr_wrdata_r[27]; // @[el2_dec_tlu_ctl.scala 1868:56] - wire _T_387 = io_dec_csr_wrdata_r[26] & _T_386; // @[el2_dec_tlu_ctl.scala 1868:54] - wire _T_391 = ~io_dec_csr_wrdata_r[25]; // @[el2_dec_tlu_ctl.scala 1869:56] - wire _T_392 = io_dec_csr_wrdata_r[24] & _T_391; // @[el2_dec_tlu_ctl.scala 1869:54] - wire _T_396 = ~io_dec_csr_wrdata_r[23]; // @[el2_dec_tlu_ctl.scala 1870:56] - wire _T_397 = io_dec_csr_wrdata_r[22] & _T_396; // @[el2_dec_tlu_ctl.scala 1870:54] - wire _T_401 = ~io_dec_csr_wrdata_r[21]; // @[el2_dec_tlu_ctl.scala 1871:56] - wire _T_402 = io_dec_csr_wrdata_r[20] & _T_401; // @[el2_dec_tlu_ctl.scala 1871:54] - wire _T_406 = ~io_dec_csr_wrdata_r[19]; // @[el2_dec_tlu_ctl.scala 1872:56] - wire _T_407 = io_dec_csr_wrdata_r[18] & _T_406; // @[el2_dec_tlu_ctl.scala 1872:54] - wire _T_411 = ~io_dec_csr_wrdata_r[17]; // @[el2_dec_tlu_ctl.scala 1873:56] - wire _T_412 = io_dec_csr_wrdata_r[16] & _T_411; // @[el2_dec_tlu_ctl.scala 1873:54] - wire _T_416 = ~io_dec_csr_wrdata_r[15]; // @[el2_dec_tlu_ctl.scala 1874:56] - wire _T_417 = io_dec_csr_wrdata_r[14] & _T_416; // @[el2_dec_tlu_ctl.scala 1874:54] - wire _T_421 = ~io_dec_csr_wrdata_r[13]; // @[el2_dec_tlu_ctl.scala 1875:56] - wire _T_422 = io_dec_csr_wrdata_r[12] & _T_421; // @[el2_dec_tlu_ctl.scala 1875:54] - wire _T_426 = ~io_dec_csr_wrdata_r[11]; // @[el2_dec_tlu_ctl.scala 1876:56] - wire _T_427 = io_dec_csr_wrdata_r[10] & _T_426; // @[el2_dec_tlu_ctl.scala 1876:54] - wire _T_431 = ~io_dec_csr_wrdata_r[9]; // @[el2_dec_tlu_ctl.scala 1877:56] - wire _T_432 = io_dec_csr_wrdata_r[8] & _T_431; // @[el2_dec_tlu_ctl.scala 1877:53] - wire _T_436 = ~io_dec_csr_wrdata_r[7]; // @[el2_dec_tlu_ctl.scala 1878:56] - wire _T_437 = io_dec_csr_wrdata_r[6] & _T_436; // @[el2_dec_tlu_ctl.scala 1878:53] - wire _T_441 = ~io_dec_csr_wrdata_r[5]; // @[el2_dec_tlu_ctl.scala 1879:56] - wire _T_442 = io_dec_csr_wrdata_r[4] & _T_441; // @[el2_dec_tlu_ctl.scala 1879:53] - wire _T_446 = ~io_dec_csr_wrdata_r[3]; // @[el2_dec_tlu_ctl.scala 1880:56] - wire _T_447 = io_dec_csr_wrdata_r[2] & _T_446; // @[el2_dec_tlu_ctl.scala 1880:53] - wire _T_452 = io_dec_csr_wrdata_r[0] & _T_507; // @[el2_dec_tlu_ctl.scala 1881:53] - wire [7:0] _T_459 = {io_dec_csr_wrdata_r[7],_T_437,io_dec_csr_wrdata_r[5],_T_442,io_dec_csr_wrdata_r[3],_T_447,io_dec_csr_wrdata_r[1],_T_452}; // @[Cat.scala 29:58] - wire [15:0] _T_467 = {io_dec_csr_wrdata_r[15],_T_417,io_dec_csr_wrdata_r[13],_T_422,io_dec_csr_wrdata_r[11],_T_427,io_dec_csr_wrdata_r[9],_T_432,_T_459}; // @[Cat.scala 29:58] - wire [7:0] _T_474 = {io_dec_csr_wrdata_r[23],_T_397,io_dec_csr_wrdata_r[21],_T_402,io_dec_csr_wrdata_r[19],_T_407,io_dec_csr_wrdata_r[17],_T_412}; // @[Cat.scala 29:58] - wire [15:0] _T_482 = {io_dec_csr_wrdata_r[31],_T_377,io_dec_csr_wrdata_r[29],_T_382,io_dec_csr_wrdata_r[27],_T_387,io_dec_csr_wrdata_r[25],_T_392,_T_474}; // @[Cat.scala 29:58] + wire [2:0] _T_341 = ~io_dec_csr_wrdata_r[18:16]; // @[el2_dec_tlu_ctl.scala 1833:20] + wire _T_344 = ~io_dec_csr_wrdata_r[6]; // @[el2_dec_tlu_ctl.scala 1833:75] + wire [6:0] _T_346 = {_T_344,io_dec_csr_wrdata_r[5:0]}; // @[Cat.scala 29:58] + wire [7:0] _T_347 = {_T_341,io_dec_csr_wrdata_r[11:7]}; // @[Cat.scala 29:58] + wire [2:0] _T_350 = ~mfdc_int[14:12]; // @[el2_dec_tlu_ctl.scala 1834:20] + wire _T_353 = ~mfdc_int[6]; // @[el2_dec_tlu_ctl.scala 1834:63] + wire [18:0] mfdc = {_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] + wire _T_367 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 1857:77] + wire _T_368 = io_dec_csr_wen_r_mod & _T_367; // @[el2_dec_tlu_ctl.scala 1857:48] + wire _T_370 = _T_368 & _T_297; // @[el2_dec_tlu_ctl.scala 1857:87] + wire _T_371 = ~io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 1857:113] + wire _T_374 = io_dec_csr_wraddr_r == 12'h7c0; // @[el2_dec_tlu_ctl.scala 1864:68] + wire _T_378 = ~io_dec_csr_wrdata_r[31]; // @[el2_dec_tlu_ctl.scala 1867:71] + wire _T_379 = io_dec_csr_wrdata_r[30] & _T_378; // @[el2_dec_tlu_ctl.scala 1867:69] + wire _T_383 = ~io_dec_csr_wrdata_r[29]; // @[el2_dec_tlu_ctl.scala 1868:73] + wire _T_384 = io_dec_csr_wrdata_r[28] & _T_383; // @[el2_dec_tlu_ctl.scala 1868:71] + wire _T_388 = ~io_dec_csr_wrdata_r[27]; // @[el2_dec_tlu_ctl.scala 1869:73] + wire _T_389 = io_dec_csr_wrdata_r[26] & _T_388; // @[el2_dec_tlu_ctl.scala 1869:71] + wire _T_393 = ~io_dec_csr_wrdata_r[25]; // @[el2_dec_tlu_ctl.scala 1870:73] + wire _T_394 = io_dec_csr_wrdata_r[24] & _T_393; // @[el2_dec_tlu_ctl.scala 1870:71] + wire _T_398 = ~io_dec_csr_wrdata_r[23]; // @[el2_dec_tlu_ctl.scala 1871:73] + wire _T_399 = io_dec_csr_wrdata_r[22] & _T_398; // @[el2_dec_tlu_ctl.scala 1871:71] + wire _T_403 = ~io_dec_csr_wrdata_r[21]; // @[el2_dec_tlu_ctl.scala 1872:73] + wire _T_404 = io_dec_csr_wrdata_r[20] & _T_403; // @[el2_dec_tlu_ctl.scala 1872:71] + wire _T_408 = ~io_dec_csr_wrdata_r[19]; // @[el2_dec_tlu_ctl.scala 1873:73] + wire _T_409 = io_dec_csr_wrdata_r[18] & _T_408; // @[el2_dec_tlu_ctl.scala 1873:71] + wire _T_413 = ~io_dec_csr_wrdata_r[17]; // @[el2_dec_tlu_ctl.scala 1874:73] + wire _T_414 = io_dec_csr_wrdata_r[16] & _T_413; // @[el2_dec_tlu_ctl.scala 1874:71] + wire _T_418 = ~io_dec_csr_wrdata_r[15]; // @[el2_dec_tlu_ctl.scala 1875:73] + wire _T_419 = io_dec_csr_wrdata_r[14] & _T_418; // @[el2_dec_tlu_ctl.scala 1875:71] + wire _T_423 = ~io_dec_csr_wrdata_r[13]; // @[el2_dec_tlu_ctl.scala 1876:73] + wire _T_424 = io_dec_csr_wrdata_r[12] & _T_423; // @[el2_dec_tlu_ctl.scala 1876:71] + wire _T_428 = ~io_dec_csr_wrdata_r[11]; // @[el2_dec_tlu_ctl.scala 1877:73] + wire _T_429 = io_dec_csr_wrdata_r[10] & _T_428; // @[el2_dec_tlu_ctl.scala 1877:71] + wire _T_433 = ~io_dec_csr_wrdata_r[9]; // @[el2_dec_tlu_ctl.scala 1878:73] + wire _T_434 = io_dec_csr_wrdata_r[8] & _T_433; // @[el2_dec_tlu_ctl.scala 1878:70] + wire _T_438 = ~io_dec_csr_wrdata_r[7]; // @[el2_dec_tlu_ctl.scala 1879:73] + wire _T_439 = io_dec_csr_wrdata_r[6] & _T_438; // @[el2_dec_tlu_ctl.scala 1879:70] + wire _T_443 = ~io_dec_csr_wrdata_r[5]; // @[el2_dec_tlu_ctl.scala 1880:73] + wire _T_444 = io_dec_csr_wrdata_r[4] & _T_443; // @[el2_dec_tlu_ctl.scala 1880:70] + wire _T_448 = ~io_dec_csr_wrdata_r[3]; // @[el2_dec_tlu_ctl.scala 1881:73] + wire _T_449 = io_dec_csr_wrdata_r[2] & _T_448; // @[el2_dec_tlu_ctl.scala 1881:70] + wire _T_454 = io_dec_csr_wrdata_r[0] & _T_510; // @[el2_dec_tlu_ctl.scala 1882:70] + wire [7:0] _T_461 = {io_dec_csr_wrdata_r[7],_T_439,io_dec_csr_wrdata_r[5],_T_444,io_dec_csr_wrdata_r[3],_T_449,io_dec_csr_wrdata_r[1],_T_454}; // @[Cat.scala 29:58] + wire [15:0] _T_469 = {io_dec_csr_wrdata_r[15],_T_419,io_dec_csr_wrdata_r[13],_T_424,io_dec_csr_wrdata_r[11],_T_429,io_dec_csr_wrdata_r[9],_T_434,_T_461}; // @[Cat.scala 29:58] + wire [7:0] _T_476 = {io_dec_csr_wrdata_r[23],_T_399,io_dec_csr_wrdata_r[21],_T_404,io_dec_csr_wrdata_r[19],_T_409,io_dec_csr_wrdata_r[17],_T_414}; // @[Cat.scala 29:58] + wire [15:0] _T_484 = {io_dec_csr_wrdata_r[31],_T_379,io_dec_csr_wrdata_r[29],_T_384,io_dec_csr_wrdata_r[27],_T_389,io_dec_csr_wrdata_r[25],_T_394,_T_476}; // @[Cat.scala 29:58] reg [31:0] mrac; // @[el2_lib.scala 514:16] - wire _T_485 = io_dec_csr_wraddr_r == 12'hbc0; // @[el2_dec_tlu_ctl.scala 1894:70] - wire wr_mdeau_r = io_dec_csr_wen_r_mod & _T_485; // @[el2_dec_tlu_ctl.scala 1894:41] - wire _T_486 = ~wr_mdeau_r; // @[el2_dec_tlu_ctl.scala 1904:60] - wire _T_487 = io_mdseac_locked_f & _T_486; // @[el2_dec_tlu_ctl.scala 1904:58] - wire _T_489 = io_lsu_imprecise_error_store_any | io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 1906:50] - wire _T_490 = ~io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 1906:87] - wire _T_491 = _T_489 & _T_490; // @[el2_dec_tlu_ctl.scala 1906:85] - wire _T_492 = ~io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 1906:112] - wire mdseac_en = _T_491 & _T_492; // @[el2_dec_tlu_ctl.scala 1906:110] + wire _T_487 = io_dec_csr_wraddr_r == 12'hbc0; // @[el2_dec_tlu_ctl.scala 1895:69] + wire wr_mdeau_r = io_dec_csr_wen_r_mod & _T_487; // @[el2_dec_tlu_ctl.scala 1895:40] + wire _T_488 = ~wr_mdeau_r; // @[el2_dec_tlu_ctl.scala 1905:59] + wire _T_489 = io_mdseac_locked_f & _T_488; // @[el2_dec_tlu_ctl.scala 1905:57] + wire _T_491 = io_tlu_busbuff_lsu_imprecise_error_store_any | io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 1907:61] + wire _T_492 = ~io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 1907:110] + wire _T_493 = _T_491 & _T_492; // @[el2_dec_tlu_ctl.scala 1907:108] + wire _T_494 = ~io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 1907:135] + wire mdseac_en = _T_493 & _T_494; // @[el2_dec_tlu_ctl.scala 1907:133] reg [31:0] mdseac; // @[el2_lib.scala 514:16] - wire _T_498 = wr_mpmc_r & io_dec_csr_wrdata_r[0]; // @[el2_dec_tlu_ctl.scala 1921:31] - wire _T_499 = ~io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 1921:58] - wire _T_500 = _T_498 & _T_499; // @[el2_dec_tlu_ctl.scala 1921:56] - wire _T_501 = ~io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 1921:90] - wire _T_514 = io_dec_csr_wrdata_r[31:27] > 5'h1a; // @[el2_dec_tlu_ctl.scala 1938:49] - wire [4:0] csr_sat = _T_514 ? 5'h1a : io_dec_csr_wrdata_r[31:27]; // @[el2_dec_tlu_ctl.scala 1938:20] - wire _T_517 = io_dec_csr_wraddr_r == 12'h7f0; // @[el2_dec_tlu_ctl.scala 1940:71] - wire wr_micect_r = io_dec_csr_wen_r_mod & _T_517; // @[el2_dec_tlu_ctl.scala 1940:42] - wire [26:0] _T_518 = {26'h0,io_ic_perr_r_d1}; // @[Cat.scala 29:58] - wire [31:0] _GEN_15 = {{5'd0}, _T_518}; // @[el2_dec_tlu_ctl.scala 1941:24] - wire [31:0] _T_520 = micect + _GEN_15; // @[el2_dec_tlu_ctl.scala 1941:24] - wire [31:0] _T_523 = {csr_sat,io_dec_csr_wrdata_r[26:0]}; // @[Cat.scala 29:58] - wire [26:0] micect_inc = _T_520[26:0]; // @[el2_dec_tlu_ctl.scala 1941:14] - wire [31:0] _T_525 = {micect[31:27],micect_inc}; // @[Cat.scala 29:58] - wire _T_536 = io_dec_csr_wraddr_r == 12'h7f1; // @[el2_dec_tlu_ctl.scala 1955:77] - wire wr_miccmect_r = io_dec_csr_wen_r_mod & _T_536; // @[el2_dec_tlu_ctl.scala 1955:48] - wire _T_538 = io_iccm_sbecc_r_d1 | io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 1956:71] - wire [26:0] _T_539 = {26'h0,_T_538}; // @[Cat.scala 29:58] - wire [26:0] miccmect_inc = miccmect[26:0] + _T_539; // @[el2_dec_tlu_ctl.scala 1956:34] - wire [31:0] _T_546 = {miccmect[31:27],miccmect_inc}; // @[Cat.scala 29:58] - wire _T_547 = wr_miccmect_r | io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 1959:49] - wire _T_558 = io_dec_csr_wraddr_r == 12'h7f2; // @[el2_dec_tlu_ctl.scala 1969:77] - wire wr_mdccmect_r = io_dec_csr_wen_r_mod & _T_558; // @[el2_dec_tlu_ctl.scala 1969:48] - wire [26:0] _T_560 = {26'h0,io_lsu_single_ecc_error_r_d1}; // @[Cat.scala 29:58] - wire [26:0] mdccmect_inc = mdccmect[26:0] + _T_560; // @[el2_dec_tlu_ctl.scala 1970:34] - wire [31:0] _T_567 = {mdccmect[31:27],mdccmect_inc}; // @[Cat.scala 29:58] - wire _T_578 = io_dec_csr_wraddr_r == 12'h7ce; // @[el2_dec_tlu_ctl.scala 1985:70] - wire wr_mfdht_r = io_dec_csr_wen_r_mod & _T_578; // @[el2_dec_tlu_ctl.scala 1985:41] - reg [5:0] mfdht; // @[el2_dec_tlu_ctl.scala 1989:44] - wire _T_583 = io_dec_csr_wraddr_r == 12'h7cf; // @[el2_dec_tlu_ctl.scala 1998:70] - wire wr_mfdhs_r = io_dec_csr_wen_r_mod & _T_583; // @[el2_dec_tlu_ctl.scala 1998:41] - wire _T_586 = ~io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2001:30] - wire _T_587 = io_dbg_tlu_halted & _T_586; // @[el2_dec_tlu_ctl.scala 2001:28] - wire _T_589 = ~io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 2001:65] - wire _T_590 = ~io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 2001:85] - wire [1:0] _T_591 = {_T_589,_T_590}; // @[Cat.scala 29:58] + wire _T_500 = wr_mpmc_r & io_dec_csr_wrdata_r[0]; // @[el2_dec_tlu_ctl.scala 1922:30] + wire _T_501 = ~io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 1922:57] + wire _T_502 = _T_500 & _T_501; // @[el2_dec_tlu_ctl.scala 1922:55] + wire _T_503 = ~io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 1922:89] + wire _T_516 = io_dec_csr_wrdata_r[31:27] > 5'h1a; // @[el2_dec_tlu_ctl.scala 1940:48] + wire [4:0] csr_sat = _T_516 ? 5'h1a : io_dec_csr_wrdata_r[31:27]; // @[el2_dec_tlu_ctl.scala 1940:19] + wire _T_519 = io_dec_csr_wraddr_r == 12'h7f0; // @[el2_dec_tlu_ctl.scala 1942:70] + wire wr_micect_r = io_dec_csr_wen_r_mod & _T_519; // @[el2_dec_tlu_ctl.scala 1942:41] + wire [26:0] _T_520 = {26'h0,io_ic_perr_r_d1}; // @[Cat.scala 29:58] + wire [31:0] _GEN_14 = {{5'd0}, _T_520}; // @[el2_dec_tlu_ctl.scala 1943:23] + wire [31:0] _T_522 = micect + _GEN_14; // @[el2_dec_tlu_ctl.scala 1943:23] + wire [31:0] _T_525 = {csr_sat,io_dec_csr_wrdata_r[26:0]}; // @[Cat.scala 29:58] + wire [26:0] micect_inc = _T_522[26:0]; // @[el2_dec_tlu_ctl.scala 1943:13] + wire [31:0] _T_527 = {micect[31:27],micect_inc}; // @[Cat.scala 29:58] + wire _T_538 = io_dec_csr_wraddr_r == 12'h7f1; // @[el2_dec_tlu_ctl.scala 1957:76] + wire wr_miccmect_r = io_dec_csr_wen_r_mod & _T_538; // @[el2_dec_tlu_ctl.scala 1957:47] + wire _T_540 = io_iccm_sbecc_r_d1 | io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 1958:70] + wire [26:0] _T_541 = {26'h0,_T_540}; // @[Cat.scala 29:58] + wire [26:0] miccmect_inc = miccmect[26:0] + _T_541; // @[el2_dec_tlu_ctl.scala 1958:33] + wire [31:0] _T_548 = {miccmect[31:27],miccmect_inc}; // @[Cat.scala 29:58] + wire _T_549 = wr_miccmect_r | io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 1961:48] + wire _T_560 = io_dec_csr_wraddr_r == 12'h7f2; // @[el2_dec_tlu_ctl.scala 1972:76] + wire wr_mdccmect_r = io_dec_csr_wen_r_mod & _T_560; // @[el2_dec_tlu_ctl.scala 1972:47] + wire [26:0] _T_562 = {26'h0,io_lsu_single_ecc_error_r_d1}; // @[Cat.scala 29:58] + wire [26:0] mdccmect_inc = mdccmect[26:0] + _T_562; // @[el2_dec_tlu_ctl.scala 1973:33] + wire [31:0] _T_569 = {mdccmect[31:27],mdccmect_inc}; // @[Cat.scala 29:58] + wire _T_580 = io_dec_csr_wraddr_r == 12'h7ce; // @[el2_dec_tlu_ctl.scala 1988:69] + wire wr_mfdht_r = io_dec_csr_wen_r_mod & _T_580; // @[el2_dec_tlu_ctl.scala 1988:40] + reg [5:0] mfdht; // @[el2_dec_tlu_ctl.scala 1992:43] + wire _T_585 = io_dec_csr_wraddr_r == 12'h7cf; // @[el2_dec_tlu_ctl.scala 2001:69] + wire wr_mfdhs_r = io_dec_csr_wen_r_mod & _T_585; // @[el2_dec_tlu_ctl.scala 2001:40] + wire _T_588 = ~io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2004:43] + wire _T_589 = io_dbg_tlu_halted & _T_588; // @[el2_dec_tlu_ctl.scala 2004:41] + wire _T_591 = ~io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 2004:78] + wire _T_592 = ~io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 2004:98] + wire [1:0] _T_593 = {_T_591,_T_592}; // @[Cat.scala 29:58] reg [1:0] mfdhs; // @[Reg.scala 27:20] - wire _T_593 = wr_mfdhs_r | io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2003:72] + wire _T_595 = wr_mfdhs_r | io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2006:71] reg [31:0] force_halt_ctr_f; // @[Reg.scala 27:20] - wire [31:0] _T_598 = force_halt_ctr_f + 32'h1; // @[el2_dec_tlu_ctl.scala 2005:75] - wire [62:0] _T_605 = 63'hffffffff << mfdht[5:1]; // @[el2_dec_tlu_ctl.scala 2010:72] - wire [62:0] _GEN_16 = {{31'd0}, force_halt_ctr_f}; // @[el2_dec_tlu_ctl.scala 2010:49] - wire [62:0] _T_606 = _GEN_16 & _T_605; // @[el2_dec_tlu_ctl.scala 2010:49] - wire _T_607 = |_T_606; // @[el2_dec_tlu_ctl.scala 2010:88] - wire _T_610 = io_dec_csr_wraddr_r == 12'hbc8; // @[el2_dec_tlu_ctl.scala 2018:70] + wire [31:0] _T_600 = force_halt_ctr_f + 32'h1; // @[el2_dec_tlu_ctl.scala 2008:74] + wire [62:0] _T_607 = 63'hffffffff << mfdht[5:1]; // @[el2_dec_tlu_ctl.scala 2013:71] + wire [62:0] _GEN_15 = {{31'd0}, force_halt_ctr_f}; // @[el2_dec_tlu_ctl.scala 2013:48] + wire [62:0] _T_608 = _GEN_15 & _T_607; // @[el2_dec_tlu_ctl.scala 2013:48] + wire _T_609 = |_T_608; // @[el2_dec_tlu_ctl.scala 2013:87] + wire _T_612 = io_dec_csr_wraddr_r == 12'hbc8; // @[el2_dec_tlu_ctl.scala 2021:69] reg [21:0] meivt; // @[el2_lib.scala 514:16] - wire _T_630 = io_dec_csr_wraddr_r == 12'hbca; // @[el2_dec_tlu_ctl.scala 2069:70] - wire _T_631 = io_dec_csr_wen_r_mod & _T_630; // @[el2_dec_tlu_ctl.scala 2069:41] - wire wr_meicpct_r = _T_631 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2069:84] + wire _T_631 = io_dec_csr_wraddr_r == 12'hbca; // @[el2_dec_tlu_ctl.scala 2072:69] + wire _T_632 = io_dec_csr_wen_r_mod & _T_631; // @[el2_dec_tlu_ctl.scala 2072:40] + wire wr_meicpct_r = _T_632 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2072:83] reg [7:0] meihap; // @[el2_lib.scala 514:16] - wire [31:0] _T_615 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] - wire _T_617 = io_dec_csr_wraddr_r == 12'hbcc; // @[el2_dec_tlu_ctl.scala 2042:73] - wire wr_meicurpl_r = io_dec_csr_wen_r_mod & _T_617; // @[el2_dec_tlu_ctl.scala 2042:44] - reg [3:0] meicurpl; // @[el2_dec_tlu_ctl.scala 2045:47] - wire _T_622 = io_dec_csr_wraddr_r == 12'hbcb; // @[el2_dec_tlu_ctl.scala 2057:74] - wire _T_623 = io_dec_csr_wen_r_mod & _T_622; // @[el2_dec_tlu_ctl.scala 2057:45] - wire wr_meicidpl_r = _T_623 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2057:89] - reg [3:0] meicidpl; // @[el2_dec_tlu_ctl.scala 2062:45] - wire _T_634 = io_dec_csr_wraddr_r == 12'hbc9; // @[el2_dec_tlu_ctl.scala 2078:70] - wire wr_meipt_r = io_dec_csr_wen_r_mod & _T_634; // @[el2_dec_tlu_ctl.scala 2078:41] - reg [3:0] meipt; // @[el2_dec_tlu_ctl.scala 2081:44] - wire _T_638 = io_trigger_hit_r_d1 & io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 2109:90] - wire trigger_hit_for_dscr_cause_r_d1 = io_trigger_hit_dmode_r_d1 | _T_638; // @[el2_dec_tlu_ctl.scala 2109:67] - wire _T_639 = ~io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 2112:35] - wire _T_640 = io_dcsr_single_step_done_f & _T_639; // @[el2_dec_tlu_ctl.scala 2112:33] - wire _T_641 = ~trigger_hit_for_dscr_cause_r_d1; // @[el2_dec_tlu_ctl.scala 2112:67] - wire _T_642 = _T_640 & _T_641; // @[el2_dec_tlu_ctl.scala 2112:65] - wire _T_643 = ~io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 2112:102] - wire _T_644 = _T_642 & _T_643; // @[el2_dec_tlu_ctl.scala 2112:100] - wire _T_647 = io_debug_halt_req & _T_639; // @[el2_dec_tlu_ctl.scala 2113:24] - wire _T_649 = _T_647 & _T_641; // @[el2_dec_tlu_ctl.scala 2113:56] - wire _T_652 = io_ebreak_to_debug_mode_r_d1 & _T_641; // @[el2_dec_tlu_ctl.scala 2114:35] - wire [2:0] _T_655 = _T_644 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_656 = _T_649 ? 3'h3 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_657 = _T_652 ? 3'h1 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_658 = trigger_hit_for_dscr_cause_r_d1 ? 3'h2 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_659 = _T_655 | _T_656; // @[Mux.scala 27:72] - wire [2:0] _T_660 = _T_659 | _T_657; // @[Mux.scala 27:72] - wire [2:0] dcsr_cause = _T_660 | _T_658; // @[Mux.scala 27:72] - wire _T_662 = io_allow_dbg_halt_csr_write & io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 2117:47] - wire _T_664 = io_dec_csr_wraddr_r == 12'h7b0; // @[el2_dec_tlu_ctl.scala 2117:99] - wire wr_dcsr_r = _T_662 & _T_664; // @[el2_dec_tlu_ctl.scala 2117:70] - wire _T_666 = io_dcsr[8:6] == 3'h3; // @[el2_dec_tlu_ctl.scala 2123:76] - wire dcsr_cause_upgradeable = io_internal_dbg_halt_mode_f & _T_666; // @[el2_dec_tlu_ctl.scala 2123:60] - wire _T_667 = ~io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2124:60] - wire _T_668 = _T_667 | dcsr_cause_upgradeable; // @[el2_dec_tlu_ctl.scala 2124:79] - wire enter_debug_halt_req_le = io_enter_debug_halt_req & _T_668; // @[el2_dec_tlu_ctl.scala 2124:57] - wire nmi_in_debug_mode = io_nmi_int_detected_f & io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 2126:49] - wire [15:0] _T_674 = {io_dcsr[15:9],dcsr_cause,io_dcsr[5:2],2'h3}; // @[Cat.scala 29:58] - wire _T_680 = nmi_in_debug_mode | io_dcsr[3]; // @[el2_dec_tlu_ctl.scala 2128:146] - wire [15:0] _T_689 = {io_dec_csr_wrdata_r[15],3'h0,io_dec_csr_wrdata_r[11:10],1'h0,io_dcsr[8:6],2'h0,_T_680,io_dec_csr_wrdata_r[2],2'h3}; // @[Cat.scala 29:58] - wire [15:0] _T_694 = {io_dcsr[15:4],nmi_in_debug_mode,io_dcsr[2],2'h3}; // @[Cat.scala 29:58] - wire _T_696 = enter_debug_halt_req_le | wr_dcsr_r; // @[el2_dec_tlu_ctl.scala 2130:55] - wire _T_697 = _T_696 | io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 2130:67] - reg [15:0] _T_700; // @[el2_lib.scala 514:16] - wire _T_703 = io_dec_csr_wraddr_r == 12'h7b1; // @[el2_dec_tlu_ctl.scala 2138:98] - wire wr_dpc_r = _T_662 & _T_703; // @[el2_dec_tlu_ctl.scala 2138:69] - wire _T_706 = ~io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 2139:68] - wire dpc_capture_npc = _T_587 & _T_706; // @[el2_dec_tlu_ctl.scala 2139:66] - wire _T_707 = ~io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2143:6] - wire _T_708 = ~dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2143:24] - wire _T_709 = _T_707 & _T_708; // @[el2_dec_tlu_ctl.scala 2143:22] - wire _T_710 = _T_709 & wr_dpc_r; // @[el2_dec_tlu_ctl.scala 2143:41] - wire _T_715 = _T_707 & dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2145:22] - wire [30:0] _T_717 = _T_710 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_718 = io_request_debug_mode_r ? pc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_719 = _T_715 ? io_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_720 = _T_717 | _T_718; // @[Mux.scala 27:72] - wire _T_722 = wr_dpc_r | io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2147:37] - reg [30:0] _T_725; // @[el2_lib.scala 514:16] - wire [2:0] _T_729 = {io_dec_csr_wrdata_r[24],io_dec_csr_wrdata_r[21:20]}; // @[Cat.scala 29:58] - wire _T_732 = io_dec_csr_wraddr_r == 12'h7c8; // @[el2_dec_tlu_ctl.scala 2162:103] + wire _T_618 = io_dec_csr_wraddr_r == 12'hbcc; // @[el2_dec_tlu_ctl.scala 2045:72] + wire wr_meicurpl_r = io_dec_csr_wen_r_mod & _T_618; // @[el2_dec_tlu_ctl.scala 2045:43] + reg [3:0] meicurpl; // @[el2_dec_tlu_ctl.scala 2048:46] + wire _T_623 = io_dec_csr_wraddr_r == 12'hbcb; // @[el2_dec_tlu_ctl.scala 2060:73] + wire _T_624 = io_dec_csr_wen_r_mod & _T_623; // @[el2_dec_tlu_ctl.scala 2060:44] + wire wr_meicidpl_r = _T_624 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2060:88] + reg [3:0] meicidpl; // @[el2_dec_tlu_ctl.scala 2065:44] + wire _T_635 = io_dec_csr_wraddr_r == 12'hbc9; // @[el2_dec_tlu_ctl.scala 2081:69] + wire wr_meipt_r = io_dec_csr_wen_r_mod & _T_635; // @[el2_dec_tlu_ctl.scala 2081:40] + reg [3:0] meipt; // @[el2_dec_tlu_ctl.scala 2084:43] + wire _T_639 = io_trigger_hit_r_d1 & io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 2112:89] + wire trigger_hit_for_dscr_cause_r_d1 = io_trigger_hit_dmode_r_d1 | _T_639; // @[el2_dec_tlu_ctl.scala 2112:66] + wire _T_640 = ~io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 2115:31] + wire _T_641 = io_dcsr_single_step_done_f & _T_640; // @[el2_dec_tlu_ctl.scala 2115:29] + wire _T_642 = ~trigger_hit_for_dscr_cause_r_d1; // @[el2_dec_tlu_ctl.scala 2115:63] + wire _T_643 = _T_641 & _T_642; // @[el2_dec_tlu_ctl.scala 2115:61] + wire _T_644 = ~io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 2115:98] + wire _T_645 = _T_643 & _T_644; // @[el2_dec_tlu_ctl.scala 2115:96] + wire _T_648 = io_debug_halt_req & _T_640; // @[el2_dec_tlu_ctl.scala 2116:46] + wire _T_650 = _T_648 & _T_642; // @[el2_dec_tlu_ctl.scala 2116:78] + wire _T_653 = io_ebreak_to_debug_mode_r_d1 & _T_642; // @[el2_dec_tlu_ctl.scala 2117:75] + wire [2:0] _T_656 = _T_645 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_657 = _T_650 ? 3'h3 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_658 = _T_653 ? 3'h1 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_659 = trigger_hit_for_dscr_cause_r_d1 ? 3'h2 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_660 = _T_656 | _T_657; // @[Mux.scala 27:72] + wire [2:0] _T_661 = _T_660 | _T_658; // @[Mux.scala 27:72] + wire [2:0] dcsr_cause = _T_661 | _T_659; // @[Mux.scala 27:72] + wire _T_663 = io_allow_dbg_halt_csr_write & io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 2120:46] + wire _T_665 = io_dec_csr_wraddr_r == 12'h7b0; // @[el2_dec_tlu_ctl.scala 2120:98] + wire wr_dcsr_r = _T_663 & _T_665; // @[el2_dec_tlu_ctl.scala 2120:69] + wire _T_667 = io_dcsr[8:6] == 3'h3; // @[el2_dec_tlu_ctl.scala 2126:75] + wire dcsr_cause_upgradeable = io_internal_dbg_halt_mode_f & _T_667; // @[el2_dec_tlu_ctl.scala 2126:59] + wire _T_668 = ~io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2127:59] + wire _T_669 = _T_668 | dcsr_cause_upgradeable; // @[el2_dec_tlu_ctl.scala 2127:78] + wire enter_debug_halt_req_le = io_enter_debug_halt_req & _T_669; // @[el2_dec_tlu_ctl.scala 2127:56] + wire nmi_in_debug_mode = io_nmi_int_detected_f & io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 2129:48] + wire [15:0] _T_675 = {io_dcsr[15:9],dcsr_cause,io_dcsr[5:2],2'h3}; // @[Cat.scala 29:58] + wire _T_681 = nmi_in_debug_mode | io_dcsr[3]; // @[el2_dec_tlu_ctl.scala 2131:145] + wire [15:0] _T_690 = {io_dec_csr_wrdata_r[15],3'h0,io_dec_csr_wrdata_r[11:10],1'h0,io_dcsr[8:6],2'h0,_T_681,io_dec_csr_wrdata_r[2],2'h3}; // @[Cat.scala 29:58] + wire [15:0] _T_695 = {io_dcsr[15:4],nmi_in_debug_mode,io_dcsr[2],2'h3}; // @[Cat.scala 29:58] + wire _T_697 = enter_debug_halt_req_le | wr_dcsr_r; // @[el2_dec_tlu_ctl.scala 2133:54] + wire _T_698 = _T_697 | io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 2133:66] + reg [15:0] _T_701; // @[el2_lib.scala 514:16] + wire _T_704 = io_dec_csr_wraddr_r == 12'h7b1; // @[el2_dec_tlu_ctl.scala 2141:97] + wire wr_dpc_r = _T_663 & _T_704; // @[el2_dec_tlu_ctl.scala 2141:68] + wire _T_707 = ~io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 2142:67] + wire dpc_capture_npc = _T_589 & _T_707; // @[el2_dec_tlu_ctl.scala 2142:65] + wire _T_708 = ~io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2146:21] + wire _T_709 = ~dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2146:39] + wire _T_710 = _T_708 & _T_709; // @[el2_dec_tlu_ctl.scala 2146:37] + wire _T_711 = _T_710 & wr_dpc_r; // @[el2_dec_tlu_ctl.scala 2146:56] + wire _T_716 = _T_708 & dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2148:49] + wire [30:0] _T_718 = _T_711 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_719 = io_request_debug_mode_r ? pc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_720 = _T_716 ? io_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_721 = _T_718 | _T_719; // @[Mux.scala 27:72] + wire _T_723 = wr_dpc_r | io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2150:36] + reg [30:0] _T_726; // @[el2_lib.scala 514:16] + wire [2:0] _T_730 = {io_dec_csr_wrdata_r[24],io_dec_csr_wrdata_r[21:20]}; // @[Cat.scala 29:58] + wire _T_733 = io_dec_csr_wraddr_r == 12'h7c8; // @[el2_dec_tlu_ctl.scala 2165:102] reg [16:0] dicawics; // @[el2_lib.scala 514:16] - wire _T_736 = io_dec_csr_wraddr_r == 12'h7c9; // @[el2_dec_tlu_ctl.scala 2180:101] - wire wr_dicad0_r = _T_662 & _T_736; // @[el2_dec_tlu_ctl.scala 2180:72] + wire _T_737 = io_dec_csr_wraddr_r == 12'h7c9; // @[el2_dec_tlu_ctl.scala 2183:100] + wire wr_dicad0_r = _T_663 & _T_737; // @[el2_dec_tlu_ctl.scala 2183:71] reg [70:0] dicad0; // @[el2_lib.scala 514:16] - wire _T_742 = io_dec_csr_wraddr_r == 12'h7cc; // @[el2_dec_tlu_ctl.scala 2193:102] - wire wr_dicad0h_r = _T_662 & _T_742; // @[el2_dec_tlu_ctl.scala 2193:73] + wire _T_743 = io_dec_csr_wraddr_r == 12'h7cc; // @[el2_dec_tlu_ctl.scala 2196:101] + wire wr_dicad0h_r = _T_663 & _T_743; // @[el2_dec_tlu_ctl.scala 2196:72] reg [31:0] dicad0h; // @[el2_lib.scala 514:16] - wire _T_750 = io_dec_csr_wraddr_r == 12'h7ca; // @[el2_dec_tlu_ctl.scala 2205:103] - wire _T_751 = _T_662 & _T_750; // @[el2_dec_tlu_ctl.scala 2205:74] - wire _T_755 = _T_751 | io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 2209:81] - reg [31:0] _T_757; // @[Reg.scala 27:20] - wire [31:0] dicad1 = {25'h0,_T_757[6:0]}; // @[Cat.scala 29:58] - wire [38:0] _T_762 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] - wire _T_764 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 2237:53] - wire _T_765 = _T_764 & io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 2237:76] - wire _T_766 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 2237:99] - wire _T_767 = _T_765 & _T_766; // @[el2_dec_tlu_ctl.scala 2237:97] - wire _T_769 = io_dec_csr_rdaddr_d == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2237:150] - wire _T_772 = io_dec_csr_wraddr_r == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2238:105] - reg icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2240:59] - reg icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2241:59] - wire _T_774 = io_dec_csr_wraddr_r == 12'h7a0; // @[el2_dec_tlu_ctl.scala 2252:70] - wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_774; // @[el2_dec_tlu_ctl.scala 2252:41] - reg [1:0] mtsel; // @[el2_dec_tlu_ctl.scala 2255:44] - wire tdata_load = io_dec_csr_wrdata_r[0] & _T_406; // @[el2_dec_tlu_ctl.scala 2290:43] - wire tdata_opcode = io_dec_csr_wrdata_r[2] & _T_406; // @[el2_dec_tlu_ctl.scala 2292:45] - wire _T_785 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2294:47] - wire tdata_action = _T_785 & io_dec_csr_wrdata_r[12]; // @[el2_dec_tlu_ctl.scala 2294:70] - wire [9:0] tdata_wrdata_r = {_T_785,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] - wire _T_800 = io_dec_csr_wraddr_r == 12'h7a1; // @[el2_dec_tlu_ctl.scala 2300:100] - wire _T_801 = io_dec_csr_wen_r_mod & _T_800; // @[el2_dec_tlu_ctl.scala 2300:71] - wire _T_802 = mtsel == 2'h0; // @[el2_dec_tlu_ctl.scala 2300:122] - wire _T_803 = _T_801 & _T_802; // @[el2_dec_tlu_ctl.scala 2300:113] - wire _T_805 = ~io_mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_806 = _T_805 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_0 = _T_803 & _T_806; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_814 = ~io_mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_815 = _T_814 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_1 = _T_803 & _T_815; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_823 = ~io_mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_824 = _T_823 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_2 = _T_803 & _T_824; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_832 = ~io_mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_833 = _T_832 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_3 = _T_803 & _T_833; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_839 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_842 = {io_mtdata1_t_0[9],_T_839,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] - wire _T_848 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_851 = {io_mtdata1_t_1[9],_T_848,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] - wire _T_857 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_860 = {io_mtdata1_t_2[9],_T_857,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] - wire _T_866 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_869 = {io_mtdata1_t_3[9],_T_866,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] - reg [9:0] _T_871; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_872; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_873; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_874; // @[el2_dec_tlu_ctl.scala 2303:76] - wire [31:0] _T_889 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] - wire _T_890 = mtsel == 2'h1; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_904 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] - wire _T_905 = mtsel == 2'h2; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_919 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] - wire _T_920 = mtsel == 2'h3; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_934 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_935 = _T_802 ? _T_889 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_936 = _T_890 ? _T_904 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_937 = _T_905 ? _T_919 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_938 = _T_920 ? _T_934 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_939 = _T_935 | _T_936; // @[Mux.scala 27:72] - wire [31:0] _T_940 = _T_939 | _T_937; // @[Mux.scala 27:72] - wire [31:0] mtdata1_tsel_out = _T_940 | _T_938; // @[Mux.scala 27:72] - wire _T_967 = io_dec_csr_wraddr_r == 12'h7a2; // @[el2_dec_tlu_ctl.scala 2320:99] - wire _T_968 = io_dec_csr_wen_r_mod & _T_967; // @[el2_dec_tlu_ctl.scala 2320:70] - wire _T_970 = _T_968 & _T_802; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_979 = _T_968 & _T_890; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_988 = _T_968 & _T_905; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_997 = _T_968 & _T_920; // @[el2_dec_tlu_ctl.scala 2320:112] + wire _T_751 = io_dec_csr_wraddr_r == 12'h7ca; // @[el2_dec_tlu_ctl.scala 2208:100] + wire _T_752 = _T_663 & _T_751; // @[el2_dec_tlu_ctl.scala 2208:71] + wire _T_756 = _T_752 | io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 2212:78] + reg [31:0] _T_758; // @[Reg.scala 27:20] + wire [31:0] dicad1 = {25'h0,_T_758[6:0]}; // @[Cat.scala 29:58] + wire [38:0] _T_763 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] + wire _T_765 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 2240:52] + wire _T_766 = _T_765 & io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 2240:75] + wire _T_767 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 2240:98] + wire _T_768 = _T_766 & _T_767; // @[el2_dec_tlu_ctl.scala 2240:96] + wire _T_770 = io_dec_csr_rdaddr_d == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2240:149] + wire _T_773 = io_dec_csr_wraddr_r == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2241:104] + reg icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2243:58] + reg icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2244:58] + wire _T_775 = io_dec_csr_wraddr_r == 12'h7a0; // @[el2_dec_tlu_ctl.scala 2255:69] + wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_775; // @[el2_dec_tlu_ctl.scala 2255:40] + reg [1:0] mtsel; // @[el2_dec_tlu_ctl.scala 2258:43] + wire tdata_load = io_dec_csr_wrdata_r[0] & _T_408; // @[el2_dec_tlu_ctl.scala 2293:42] + wire tdata_opcode = io_dec_csr_wrdata_r[2] & _T_408; // @[el2_dec_tlu_ctl.scala 2295:44] + wire _T_786 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2297:46] + wire tdata_action = _T_786 & io_dec_csr_wrdata_r[12]; // @[el2_dec_tlu_ctl.scala 2297:69] + wire [9:0] tdata_wrdata_r = {_T_786,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] + wire _T_801 = io_dec_csr_wraddr_r == 12'h7a1; // @[el2_dec_tlu_ctl.scala 2303:99] + wire _T_802 = io_dec_csr_wen_r_mod & _T_801; // @[el2_dec_tlu_ctl.scala 2303:70] + wire _T_803 = mtsel == 2'h0; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_804 = _T_802 & _T_803; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_806 = ~io_mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_807 = _T_806 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_0 = _T_804 & _T_807; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_812 = mtsel == 2'h1; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_813 = _T_802 & _T_812; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_815 = ~io_mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_816 = _T_815 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_1 = _T_813 & _T_816; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_821 = mtsel == 2'h2; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_822 = _T_802 & _T_821; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_824 = ~io_mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_825 = _T_824 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_2 = _T_822 & _T_825; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_830 = mtsel == 2'h3; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_831 = _T_802 & _T_830; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_833 = ~io_mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_834 = _T_833 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_3 = _T_831 & _T_834; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_840 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_843 = {io_mtdata1_t_0[9],_T_840,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] + wire _T_849 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_852 = {io_mtdata1_t_1[9],_T_849,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] + wire _T_858 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_861 = {io_mtdata1_t_2[9],_T_858,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] + wire _T_867 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_870 = {io_mtdata1_t_3[9],_T_867,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] + reg [9:0] _T_872; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_873; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_874; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_875; // @[el2_dec_tlu_ctl.scala 2306:74] + wire [31:0] _T_890 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_905 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_920 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_935 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_936 = _T_803 ? _T_890 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_937 = _T_812 ? _T_905 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_938 = _T_821 ? _T_920 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_939 = _T_830 ? _T_935 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_940 = _T_936 | _T_937; // @[Mux.scala 27:72] + wire [31:0] _T_941 = _T_940 | _T_938; // @[Mux.scala 27:72] + wire [31:0] mtdata1_tsel_out = _T_941 | _T_939; // @[Mux.scala 27:72] + wire _T_968 = io_dec_csr_wraddr_r == 12'h7a2; // @[el2_dec_tlu_ctl.scala 2323:98] + wire _T_969 = io_dec_csr_wen_r_mod & _T_968; // @[el2_dec_tlu_ctl.scala 2323:69] + wire _T_971 = _T_969 & _T_803; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_980 = _T_969 & _T_812; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_989 = _T_969 & _T_821; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_998 = _T_969 & _T_830; // @[el2_dec_tlu_ctl.scala 2323:111] reg [31:0] mtdata2_t_0; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_1; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_2; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_3; // @[el2_lib.scala 514:16] - wire [31:0] _T_1014 = _T_802 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1015 = _T_890 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1016 = _T_905 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1017 = _T_920 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1018 = _T_1014 | _T_1015; // @[Mux.scala 27:72] - wire [31:0] _T_1019 = _T_1018 | _T_1016; // @[Mux.scala 27:72] - wire [31:0] mtdata2_tsel_out = _T_1019 | _T_1017; // @[Mux.scala 27:72] - wire [3:0] _T_1022 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1022; // @[el2_dec_tlu_ctl.scala 2345:60] - wire _T_1024 = ~mcountinhibit[3]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire [31:0] _T_1015 = _T_803 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1016 = _T_812 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1017 = _T_821 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1018 = _T_830 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1019 = _T_1015 | _T_1016; // @[Mux.scala 27:72] + wire [31:0] _T_1020 = _T_1019 | _T_1017; // @[Mux.scala 27:72] + wire [31:0] mtdata2_tsel_out = _T_1020 | _T_1018; // @[Mux.scala 27:72] + wire [3:0] _T_1023 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1023; // @[el2_dec_tlu_ctl.scala 2348:59] + wire _T_1025 = ~mcountinhibit[3]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme3; // @[Reg.scala 27:20] - wire _T_1025 = mhpme3 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1027 = mhpme3 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1029 = mhpme3 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1031 = mhpme3 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1033 = ~io_illegal_r; // @[el2_dec_tlu_ctl.scala 2355:83] - wire _T_1034 = io_tlu_i0_commit_cmt & _T_1033; // @[el2_dec_tlu_ctl.scala 2355:81] - wire _T_1035 = mhpme3 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1037 = ~io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2356:83] - wire _T_1038 = io_tlu_i0_commit_cmt & _T_1037; // @[el2_dec_tlu_ctl.scala 2356:81] - wire _T_1040 = _T_1038 & _T_1033; // @[el2_dec_tlu_ctl.scala 2356:102] - wire _T_1041 = mhpme3 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1043 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2357:81] - wire _T_1045 = _T_1043 & _T_1033; // @[el2_dec_tlu_ctl.scala 2357:102] - wire _T_1046 = mhpme3 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1048 = mhpme3 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1050 = mhpme3 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1052 = mhpme3 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1054 = pmu_i0_itype_qual == 4'h1; // @[el2_dec_tlu_ctl.scala 2361:78] - wire _T_1055 = mhpme3 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1057 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2362:92] - wire _T_1058 = mhpme3 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1060 = pmu_i0_itype_qual == 4'h2; // @[el2_dec_tlu_ctl.scala 2363:78] - wire _T_1061 = mhpme3 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1063 = pmu_i0_itype_qual == 4'h3; // @[el2_dec_tlu_ctl.scala 2364:78] - wire _T_1064 = mhpme3 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1067 = mhpme3 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1068 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1067; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1070 = _T_1060 & _T_1068; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1072 = _T_1070 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1074 = _T_1072 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1075 = mhpme3 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1077 = pmu_i0_itype_qual == 4'h4; // @[el2_dec_tlu_ctl.scala 2368:76] - wire _T_1078 = mhpme3 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1080 = pmu_i0_itype_qual == 4'h5; // @[el2_dec_tlu_ctl.scala 2369:76] - wire _T_1081 = mhpme3 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1083 = pmu_i0_itype_qual == 4'h6; // @[el2_dec_tlu_ctl.scala 2370:76] - wire _T_1084 = mhpme3 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1086 = pmu_i0_itype_qual == 4'h7; // @[el2_dec_tlu_ctl.scala 2371:76] - wire _T_1087 = mhpme3 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1089 = pmu_i0_itype_qual == 4'h8; // @[el2_dec_tlu_ctl.scala 2372:76] - wire _T_1090 = mhpme3 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1092 = pmu_i0_itype_qual == 4'h9; // @[el2_dec_tlu_ctl.scala 2373:76] - wire _T_1093 = mhpme3 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1095 = pmu_i0_itype_qual == 4'ha; // @[el2_dec_tlu_ctl.scala 2374:76] - wire _T_1096 = mhpme3 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1098 = pmu_i0_itype_qual == 4'hb; // @[el2_dec_tlu_ctl.scala 2375:76] - wire _T_1099 = mhpme3 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1101 = pmu_i0_itype_qual == 4'hc; // @[el2_dec_tlu_ctl.scala 2376:76] - wire _T_1102 = mhpme3 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1104 = pmu_i0_itype_qual == 4'hd; // @[el2_dec_tlu_ctl.scala 2377:76] - wire _T_1105 = pmu_i0_itype_qual == 4'he; // @[el2_dec_tlu_ctl.scala 2377:109] - wire _T_1106 = _T_1104 | _T_1105; // @[el2_dec_tlu_ctl.scala 2377:88] - wire _T_1107 = mhpme3 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1109 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2378:82] - wire _T_1110 = mhpme3 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1112 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2379:84] - wire _T_1113 = mhpme3 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1115 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2380:97] - wire _T_1116 = mhpme3 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1120 = mhpme3 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1122 = mhpme3 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1124 = mhpme3 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1126 = mhpme3 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1128 = mhpme3 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1130 = mhpme3 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1132 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 2388:85] - wire _T_1133 = _T_1132 | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 2388:107] - wire _T_1134 = mhpme3 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1136 = io_take_timer_int | io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 2389:79] - wire _T_1137 = _T_1136 | io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 2389:104] - wire _T_1138 = mhpme3 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1140 = mhpme3 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1142 = mhpme3 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1144 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 2392:84] - wire _T_1145 = _T_1144 & io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 2392:116] - wire _T_1146 = mhpme3 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1148 = mhpme3 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1150 = mhpme3 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1152 = mhpme3 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1154 = mhpme3 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1156 = mhpme3 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1158 = mhpme3 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1160 = mhpme3 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1164 = ~io_mstatus[0]; // @[el2_dec_tlu_ctl.scala 2400:60] - wire _T_1165 = mhpme3 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire [5:0] _T_1172 = io_mip & mie; // @[el2_dec_tlu_ctl.scala 2401:100] - wire [5:0] _GEN_17 = {{5'd0}, _T_1164}; // @[el2_dec_tlu_ctl.scala 2401:85] - wire [5:0] _T_1173 = _GEN_17 & _T_1172; // @[el2_dec_tlu_ctl.scala 2401:85] - wire _T_1174 = mhpme3 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1176 = pmu_i0_itype_qual == 4'hf; // @[el2_dec_tlu_ctl.scala 2402:78] - wire _T_1177 = mhpme3 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1179 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 2403:81] - wire _T_1180 = mhpme3 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1182 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 2404:81] - wire _T_1183 = mhpme3 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1185 = mhpme3 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1187 = mhpme3 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1189 = mhpme3 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1191 = mhpme3 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1194 = _T_1027 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1195 = _T_1029 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1196 = _T_1031 & _T_1034; // @[Mux.scala 27:72] - wire _T_1197 = _T_1035 & _T_1040; // @[Mux.scala 27:72] - wire _T_1198 = _T_1041 & _T_1045; // @[Mux.scala 27:72] - wire _T_1199 = _T_1046 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1200 = _T_1048 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1201 = _T_1050 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1202 = _T_1052 & _T_1054; // @[Mux.scala 27:72] - wire _T_1203 = _T_1055 & _T_1057; // @[Mux.scala 27:72] - wire _T_1204 = _T_1058 & _T_1060; // @[Mux.scala 27:72] - wire _T_1205 = _T_1061 & _T_1063; // @[Mux.scala 27:72] - wire _T_1206 = _T_1064 & _T_1074; // @[Mux.scala 27:72] - wire _T_1207 = _T_1075 & _T_1077; // @[Mux.scala 27:72] - wire _T_1208 = _T_1078 & _T_1080; // @[Mux.scala 27:72] - wire _T_1209 = _T_1081 & _T_1083; // @[Mux.scala 27:72] - wire _T_1210 = _T_1084 & _T_1086; // @[Mux.scala 27:72] - wire _T_1211 = _T_1087 & _T_1089; // @[Mux.scala 27:72] - wire _T_1212 = _T_1090 & _T_1092; // @[Mux.scala 27:72] - wire _T_1213 = _T_1093 & _T_1095; // @[Mux.scala 27:72] - wire _T_1214 = _T_1096 & _T_1098; // @[Mux.scala 27:72] - wire _T_1215 = _T_1099 & _T_1101; // @[Mux.scala 27:72] - wire _T_1216 = _T_1102 & _T_1106; // @[Mux.scala 27:72] - wire _T_1217 = _T_1107 & _T_1109; // @[Mux.scala 27:72] - wire _T_1218 = _T_1110 & _T_1112; // @[Mux.scala 27:72] - wire _T_1219 = _T_1113 & _T_1115; // @[Mux.scala 27:72] - wire _T_1220 = _T_1116 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1222 = _T_1120 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1223 = _T_1122 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1224 = _T_1124 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1225 = _T_1126 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1226 = _T_1128 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1227 = _T_1130 & _T_1133; // @[Mux.scala 27:72] - wire _T_1228 = _T_1134 & _T_1137; // @[Mux.scala 27:72] - wire _T_1229 = _T_1138 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1230 = _T_1140 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1231 = _T_1142 & _T_1145; // @[Mux.scala 27:72] - wire _T_1232 = _T_1146 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1233 = _T_1148 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1234 = _T_1150 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1235 = _T_1152 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1236 = _T_1154 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1237 = _T_1156 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1238 = _T_1158 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1239 = _T_1160 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1240 = _T_1165 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1241 = _T_1174 & _T_1176; // @[Mux.scala 27:72] - wire _T_1242 = _T_1177 & _T_1179; // @[Mux.scala 27:72] - wire _T_1243 = _T_1180 & _T_1182; // @[Mux.scala 27:72] - wire _T_1244 = _T_1183 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1245 = _T_1185 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1246 = _T_1187 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1247 = _T_1189 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1248 = _T_1191 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1249 = _T_1025 | _T_1194; // @[Mux.scala 27:72] - wire _T_1250 = _T_1249 | _T_1195; // @[Mux.scala 27:72] - wire _T_1251 = _T_1250 | _T_1196; // @[Mux.scala 27:72] - wire _T_1252 = _T_1251 | _T_1197; // @[Mux.scala 27:72] - wire _T_1253 = _T_1252 | _T_1198; // @[Mux.scala 27:72] - wire _T_1254 = _T_1253 | _T_1199; // @[Mux.scala 27:72] - wire _T_1255 = _T_1254 | _T_1200; // @[Mux.scala 27:72] - wire _T_1256 = _T_1255 | _T_1201; // @[Mux.scala 27:72] - wire _T_1257 = _T_1256 | _T_1202; // @[Mux.scala 27:72] - wire _T_1258 = _T_1257 | _T_1203; // @[Mux.scala 27:72] - wire _T_1259 = _T_1258 | _T_1204; // @[Mux.scala 27:72] - wire _T_1260 = _T_1259 | _T_1205; // @[Mux.scala 27:72] - wire _T_1261 = _T_1260 | _T_1206; // @[Mux.scala 27:72] - wire _T_1262 = _T_1261 | _T_1207; // @[Mux.scala 27:72] - wire _T_1263 = _T_1262 | _T_1208; // @[Mux.scala 27:72] - wire _T_1264 = _T_1263 | _T_1209; // @[Mux.scala 27:72] - wire _T_1265 = _T_1264 | _T_1210; // @[Mux.scala 27:72] - wire _T_1266 = _T_1265 | _T_1211; // @[Mux.scala 27:72] - wire _T_1267 = _T_1266 | _T_1212; // @[Mux.scala 27:72] - wire _T_1268 = _T_1267 | _T_1213; // @[Mux.scala 27:72] - wire _T_1269 = _T_1268 | _T_1214; // @[Mux.scala 27:72] - wire _T_1270 = _T_1269 | _T_1215; // @[Mux.scala 27:72] - wire _T_1271 = _T_1270 | _T_1216; // @[Mux.scala 27:72] - wire _T_1272 = _T_1271 | _T_1217; // @[Mux.scala 27:72] - wire _T_1273 = _T_1272 | _T_1218; // @[Mux.scala 27:72] - wire _T_1274 = _T_1273 | _T_1219; // @[Mux.scala 27:72] - wire _T_1275 = _T_1274 | _T_1220; // @[Mux.scala 27:72] - wire _T_1276 = _T_1275 | _T_1201; // @[Mux.scala 27:72] - wire _T_1277 = _T_1276 | _T_1222; // @[Mux.scala 27:72] - wire _T_1278 = _T_1277 | _T_1223; // @[Mux.scala 27:72] - wire _T_1279 = _T_1278 | _T_1224; // @[Mux.scala 27:72] - wire _T_1280 = _T_1279 | _T_1225; // @[Mux.scala 27:72] - wire _T_1281 = _T_1280 | _T_1226; // @[Mux.scala 27:72] - wire _T_1282 = _T_1281 | _T_1227; // @[Mux.scala 27:72] - wire _T_1283 = _T_1282 | _T_1228; // @[Mux.scala 27:72] - wire _T_1284 = _T_1283 | _T_1229; // @[Mux.scala 27:72] - wire _T_1285 = _T_1284 | _T_1230; // @[Mux.scala 27:72] - wire _T_1286 = _T_1285 | _T_1231; // @[Mux.scala 27:72] - wire _T_1287 = _T_1286 | _T_1232; // @[Mux.scala 27:72] - wire _T_1288 = _T_1287 | _T_1233; // @[Mux.scala 27:72] - wire _T_1289 = _T_1288 | _T_1234; // @[Mux.scala 27:72] - wire _T_1290 = _T_1289 | _T_1235; // @[Mux.scala 27:72] - wire _T_1291 = _T_1290 | _T_1236; // @[Mux.scala 27:72] - wire _T_1292 = _T_1291 | _T_1237; // @[Mux.scala 27:72] - wire _T_1293 = _T_1292 | _T_1238; // @[Mux.scala 27:72] - wire _T_1294 = _T_1293 | _T_1239; // @[Mux.scala 27:72] - wire [5:0] _GEN_18 = {{5'd0}, _T_1294}; // @[Mux.scala 27:72] - wire [5:0] _T_1295 = _GEN_18 | _T_1240; // @[Mux.scala 27:72] - wire [5:0] _GEN_19 = {{5'd0}, _T_1241}; // @[Mux.scala 27:72] - wire [5:0] _T_1296 = _T_1295 | _GEN_19; // @[Mux.scala 27:72] - wire [5:0] _GEN_20 = {{5'd0}, _T_1242}; // @[Mux.scala 27:72] - wire [5:0] _T_1297 = _T_1296 | _GEN_20; // @[Mux.scala 27:72] - wire [5:0] _GEN_21 = {{5'd0}, _T_1243}; // @[Mux.scala 27:72] - wire [5:0] _T_1298 = _T_1297 | _GEN_21; // @[Mux.scala 27:72] - wire [5:0] _GEN_22 = {{5'd0}, _T_1244}; // @[Mux.scala 27:72] - wire [5:0] _T_1299 = _T_1298 | _GEN_22; // @[Mux.scala 27:72] - wire [5:0] _GEN_23 = {{5'd0}, _T_1245}; // @[Mux.scala 27:72] - wire [5:0] _T_1300 = _T_1299 | _GEN_23; // @[Mux.scala 27:72] - wire [5:0] _GEN_24 = {{5'd0}, _T_1246}; // @[Mux.scala 27:72] - wire [5:0] _T_1301 = _T_1300 | _GEN_24; // @[Mux.scala 27:72] - wire [5:0] _GEN_25 = {{5'd0}, _T_1247}; // @[Mux.scala 27:72] - wire [5:0] _T_1302 = _T_1301 | _GEN_25; // @[Mux.scala 27:72] - wire [5:0] _GEN_26 = {{5'd0}, _T_1248}; // @[Mux.scala 27:72] - wire [5:0] _T_1303 = _T_1302 | _GEN_26; // @[Mux.scala 27:72] - wire [5:0] _GEN_27 = {{5'd0}, _T_1024}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1305 = _GEN_27 & _T_1303; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1307 = ~mcountinhibit[4]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1026 = mhpme3 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1028 = mhpme3 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1030 = mhpme3 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1032 = mhpme3 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1034 = ~io_illegal_r; // @[el2_dec_tlu_ctl.scala 2358:96] + wire _T_1035 = io_tlu_i0_commit_cmt & _T_1034; // @[el2_dec_tlu_ctl.scala 2358:94] + wire _T_1036 = mhpme3 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1038 = ~io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2359:96] + wire _T_1039 = io_tlu_i0_commit_cmt & _T_1038; // @[el2_dec_tlu_ctl.scala 2359:94] + wire _T_1041 = _T_1039 & _T_1034; // @[el2_dec_tlu_ctl.scala 2359:115] + wire _T_1042 = mhpme3 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1044 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2360:94] + wire _T_1046 = _T_1044 & _T_1034; // @[el2_dec_tlu_ctl.scala 2360:115] + wire _T_1047 = mhpme3 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1049 = mhpme3 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1051 = mhpme3 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1053 = mhpme3 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1055 = pmu_i0_itype_qual == 4'h1; // @[el2_dec_tlu_ctl.scala 2364:91] + wire _T_1056 = mhpme3 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1058 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2365:105] + wire _T_1059 = mhpme3 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1061 = pmu_i0_itype_qual == 4'h2; // @[el2_dec_tlu_ctl.scala 2366:91] + wire _T_1062 = mhpme3 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1064 = pmu_i0_itype_qual == 4'h3; // @[el2_dec_tlu_ctl.scala 2367:91] + wire _T_1065 = mhpme3 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1068 = _T_1061 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2368:100] + wire _T_1069 = mhpme3 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1073 = _T_1064 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2369:101] + wire _T_1074 = mhpme3 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1076 = pmu_i0_itype_qual == 4'h4; // @[el2_dec_tlu_ctl.scala 2370:89] + wire _T_1077 = mhpme3 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1079 = pmu_i0_itype_qual == 4'h5; // @[el2_dec_tlu_ctl.scala 2371:89] + wire _T_1080 = mhpme3 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1082 = pmu_i0_itype_qual == 4'h6; // @[el2_dec_tlu_ctl.scala 2372:89] + wire _T_1083 = mhpme3 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1085 = pmu_i0_itype_qual == 4'h7; // @[el2_dec_tlu_ctl.scala 2373:89] + wire _T_1086 = mhpme3 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1088 = pmu_i0_itype_qual == 4'h8; // @[el2_dec_tlu_ctl.scala 2374:89] + wire _T_1089 = mhpme3 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1091 = pmu_i0_itype_qual == 4'h9; // @[el2_dec_tlu_ctl.scala 2375:89] + wire _T_1092 = mhpme3 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1094 = pmu_i0_itype_qual == 4'ha; // @[el2_dec_tlu_ctl.scala 2376:89] + wire _T_1095 = mhpme3 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1097 = pmu_i0_itype_qual == 4'hb; // @[el2_dec_tlu_ctl.scala 2377:89] + wire _T_1098 = mhpme3 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1100 = pmu_i0_itype_qual == 4'hc; // @[el2_dec_tlu_ctl.scala 2378:89] + wire _T_1101 = mhpme3 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1103 = pmu_i0_itype_qual == 4'hd; // @[el2_dec_tlu_ctl.scala 2379:89] + wire _T_1104 = pmu_i0_itype_qual == 4'he; // @[el2_dec_tlu_ctl.scala 2379:122] + wire _T_1105 = _T_1103 | _T_1104; // @[el2_dec_tlu_ctl.scala 2379:101] + wire _T_1106 = mhpme3 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1108 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2380:95] + wire _T_1109 = mhpme3 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1111 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2381:97] + wire _T_1112 = mhpme3 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1114 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2382:110] + wire _T_1115 = mhpme3 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1119 = mhpme3 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1121 = mhpme3 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1123 = mhpme3 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1125 = mhpme3 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1127 = mhpme3 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1129 = mhpme3 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1131 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 2390:98] + wire _T_1132 = _T_1131 | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 2390:120] + wire _T_1133 = mhpme3 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1135 = io_take_timer_int | io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 2391:92] + wire _T_1136 = _T_1135 | io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 2391:117] + wire _T_1137 = mhpme3 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1139 = mhpme3 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1141 = mhpme3 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1143 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 2394:97] + wire _T_1144 = _T_1143 & io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 2394:129] + wire _T_1145 = mhpme3 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1147 = mhpme3 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1149 = mhpme3 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1151 = mhpme3 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1153 = mhpme3 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1155 = mhpme3 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1157 = mhpme3 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1159 = mhpme3 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1163 = ~io_mstatus[0]; // @[el2_dec_tlu_ctl.scala 2402:73] + wire _T_1164 = mhpme3 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire [5:0] _T_1171 = io_mip & mie; // @[el2_dec_tlu_ctl.scala 2403:113] + wire _T_1172 = |_T_1171; // @[el2_dec_tlu_ctl.scala 2403:125] + wire _T_1173 = _T_1163 & _T_1172; // @[el2_dec_tlu_ctl.scala 2403:98] + wire _T_1174 = mhpme3 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1176 = pmu_i0_itype_qual == 4'hf; // @[el2_dec_tlu_ctl.scala 2404:91] + wire _T_1177 = mhpme3 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1179 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 2405:94] + wire _T_1180 = mhpme3 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1182 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 2406:94] + wire _T_1183 = mhpme3 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1185 = mhpme3 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1187 = mhpme3 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1189 = mhpme3 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1191 = mhpme3 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1194 = _T_1028 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1195 = _T_1030 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1196 = _T_1032 & _T_1035; // @[Mux.scala 27:72] + wire _T_1197 = _T_1036 & _T_1041; // @[Mux.scala 27:72] + wire _T_1198 = _T_1042 & _T_1046; // @[Mux.scala 27:72] + wire _T_1199 = _T_1047 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1200 = _T_1049 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1201 = _T_1051 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1202 = _T_1053 & _T_1055; // @[Mux.scala 27:72] + wire _T_1203 = _T_1056 & _T_1058; // @[Mux.scala 27:72] + wire _T_1204 = _T_1059 & _T_1061; // @[Mux.scala 27:72] + wire _T_1205 = _T_1062 & _T_1064; // @[Mux.scala 27:72] + wire _T_1206 = _T_1065 & _T_1068; // @[Mux.scala 27:72] + wire _T_1207 = _T_1069 & _T_1073; // @[Mux.scala 27:72] + wire _T_1208 = _T_1074 & _T_1076; // @[Mux.scala 27:72] + wire _T_1209 = _T_1077 & _T_1079; // @[Mux.scala 27:72] + wire _T_1210 = _T_1080 & _T_1082; // @[Mux.scala 27:72] + wire _T_1211 = _T_1083 & _T_1085; // @[Mux.scala 27:72] + wire _T_1212 = _T_1086 & _T_1088; // @[Mux.scala 27:72] + wire _T_1213 = _T_1089 & _T_1091; // @[Mux.scala 27:72] + wire _T_1214 = _T_1092 & _T_1094; // @[Mux.scala 27:72] + wire _T_1215 = _T_1095 & _T_1097; // @[Mux.scala 27:72] + wire _T_1216 = _T_1098 & _T_1100; // @[Mux.scala 27:72] + wire _T_1217 = _T_1101 & _T_1105; // @[Mux.scala 27:72] + wire _T_1218 = _T_1106 & _T_1108; // @[Mux.scala 27:72] + wire _T_1219 = _T_1109 & _T_1111; // @[Mux.scala 27:72] + wire _T_1220 = _T_1112 & _T_1114; // @[Mux.scala 27:72] + wire _T_1221 = _T_1115 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1223 = _T_1119 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1224 = _T_1121 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1225 = _T_1123 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1226 = _T_1125 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1227 = _T_1127 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1228 = _T_1129 & _T_1132; // @[Mux.scala 27:72] + wire _T_1229 = _T_1133 & _T_1136; // @[Mux.scala 27:72] + wire _T_1230 = _T_1137 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1231 = _T_1139 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1232 = _T_1141 & _T_1144; // @[Mux.scala 27:72] + wire _T_1233 = _T_1145 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1234 = _T_1147 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1235 = _T_1149 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1236 = _T_1151 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1237 = _T_1153 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1238 = _T_1155 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1239 = _T_1157 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1240 = _T_1159 & _T_1163; // @[Mux.scala 27:72] + wire _T_1241 = _T_1164 & _T_1173; // @[Mux.scala 27:72] + wire _T_1242 = _T_1174 & _T_1176; // @[Mux.scala 27:72] + wire _T_1243 = _T_1177 & _T_1179; // @[Mux.scala 27:72] + wire _T_1244 = _T_1180 & _T_1182; // @[Mux.scala 27:72] + wire _T_1245 = _T_1183 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1246 = _T_1185 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1247 = _T_1187 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1248 = _T_1189 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1249 = _T_1191 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1250 = _T_1026 | _T_1194; // @[Mux.scala 27:72] + wire _T_1251 = _T_1250 | _T_1195; // @[Mux.scala 27:72] + wire _T_1252 = _T_1251 | _T_1196; // @[Mux.scala 27:72] + wire _T_1253 = _T_1252 | _T_1197; // @[Mux.scala 27:72] + wire _T_1254 = _T_1253 | _T_1198; // @[Mux.scala 27:72] + wire _T_1255 = _T_1254 | _T_1199; // @[Mux.scala 27:72] + wire _T_1256 = _T_1255 | _T_1200; // @[Mux.scala 27:72] + wire _T_1257 = _T_1256 | _T_1201; // @[Mux.scala 27:72] + wire _T_1258 = _T_1257 | _T_1202; // @[Mux.scala 27:72] + wire _T_1259 = _T_1258 | _T_1203; // @[Mux.scala 27:72] + wire _T_1260 = _T_1259 | _T_1204; // @[Mux.scala 27:72] + wire _T_1261 = _T_1260 | _T_1205; // @[Mux.scala 27:72] + wire _T_1262 = _T_1261 | _T_1206; // @[Mux.scala 27:72] + wire _T_1263 = _T_1262 | _T_1207; // @[Mux.scala 27:72] + wire _T_1264 = _T_1263 | _T_1208; // @[Mux.scala 27:72] + wire _T_1265 = _T_1264 | _T_1209; // @[Mux.scala 27:72] + wire _T_1266 = _T_1265 | _T_1210; // @[Mux.scala 27:72] + wire _T_1267 = _T_1266 | _T_1211; // @[Mux.scala 27:72] + wire _T_1268 = _T_1267 | _T_1212; // @[Mux.scala 27:72] + wire _T_1269 = _T_1268 | _T_1213; // @[Mux.scala 27:72] + wire _T_1270 = _T_1269 | _T_1214; // @[Mux.scala 27:72] + wire _T_1271 = _T_1270 | _T_1215; // @[Mux.scala 27:72] + wire _T_1272 = _T_1271 | _T_1216; // @[Mux.scala 27:72] + wire _T_1273 = _T_1272 | _T_1217; // @[Mux.scala 27:72] + wire _T_1274 = _T_1273 | _T_1218; // @[Mux.scala 27:72] + wire _T_1275 = _T_1274 | _T_1219; // @[Mux.scala 27:72] + wire _T_1276 = _T_1275 | _T_1220; // @[Mux.scala 27:72] + wire _T_1277 = _T_1276 | _T_1221; // @[Mux.scala 27:72] + wire _T_1278 = _T_1277 | _T_1201; // @[Mux.scala 27:72] + wire _T_1279 = _T_1278 | _T_1223; // @[Mux.scala 27:72] + wire _T_1280 = _T_1279 | _T_1224; // @[Mux.scala 27:72] + wire _T_1281 = _T_1280 | _T_1225; // @[Mux.scala 27:72] + wire _T_1282 = _T_1281 | _T_1226; // @[Mux.scala 27:72] + wire _T_1283 = _T_1282 | _T_1227; // @[Mux.scala 27:72] + wire _T_1284 = _T_1283 | _T_1228; // @[Mux.scala 27:72] + wire _T_1285 = _T_1284 | _T_1229; // @[Mux.scala 27:72] + wire _T_1286 = _T_1285 | _T_1230; // @[Mux.scala 27:72] + wire _T_1287 = _T_1286 | _T_1231; // @[Mux.scala 27:72] + wire _T_1288 = _T_1287 | _T_1232; // @[Mux.scala 27:72] + wire _T_1289 = _T_1288 | _T_1233; // @[Mux.scala 27:72] + wire _T_1290 = _T_1289 | _T_1234; // @[Mux.scala 27:72] + wire _T_1291 = _T_1290 | _T_1235; // @[Mux.scala 27:72] + wire _T_1292 = _T_1291 | _T_1236; // @[Mux.scala 27:72] + wire _T_1293 = _T_1292 | _T_1237; // @[Mux.scala 27:72] + wire _T_1294 = _T_1293 | _T_1238; // @[Mux.scala 27:72] + wire _T_1295 = _T_1294 | _T_1239; // @[Mux.scala 27:72] + wire _T_1296 = _T_1295 | _T_1240; // @[Mux.scala 27:72] + wire _T_1297 = _T_1296 | _T_1241; // @[Mux.scala 27:72] + wire _T_1298 = _T_1297 | _T_1242; // @[Mux.scala 27:72] + wire _T_1299 = _T_1298 | _T_1243; // @[Mux.scala 27:72] + wire _T_1300 = _T_1299 | _T_1244; // @[Mux.scala 27:72] + wire _T_1301 = _T_1300 | _T_1245; // @[Mux.scala 27:72] + wire _T_1302 = _T_1301 | _T_1246; // @[Mux.scala 27:72] + wire _T_1303 = _T_1302 | _T_1247; // @[Mux.scala 27:72] + wire _T_1304 = _T_1303 | _T_1248; // @[Mux.scala 27:72] + wire _T_1305 = _T_1304 | _T_1249; // @[Mux.scala 27:72] + wire mhpmc_inc_r_0 = _T_1025 & _T_1305; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1309 = ~mcountinhibit[4]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme4; // @[Reg.scala 27:20] - wire _T_1308 = mhpme4 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1310 = mhpme4 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1312 = mhpme4 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1314 = mhpme4 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1318 = mhpme4 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1324 = mhpme4 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1329 = mhpme4 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1331 = mhpme4 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1333 = mhpme4 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1335 = mhpme4 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1338 = mhpme4 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1341 = mhpme4 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1344 = mhpme4 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1347 = mhpme4 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1350 = mhpme4 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1351 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1350; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1353 = _T_1060 & _T_1351; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1355 = _T_1353 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1357 = _T_1355 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1358 = mhpme4 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1361 = mhpme4 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1364 = mhpme4 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1367 = mhpme4 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1370 = mhpme4 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1373 = mhpme4 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1376 = mhpme4 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1379 = mhpme4 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1382 = mhpme4 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1385 = mhpme4 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1390 = mhpme4 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1393 = mhpme4 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1396 = mhpme4 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1399 = mhpme4 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1403 = mhpme4 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1405 = mhpme4 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1407 = mhpme4 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1409 = mhpme4 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1411 = mhpme4 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1413 = mhpme4 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1417 = mhpme4 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1421 = mhpme4 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1423 = mhpme4 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1425 = mhpme4 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1429 = mhpme4 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1431 = mhpme4 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1433 = mhpme4 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1435 = mhpme4 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1437 = mhpme4 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1439 = mhpme4 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1441 = mhpme4 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1443 = mhpme4 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1448 = mhpme4 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_1457 = mhpme4 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1460 = mhpme4 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1463 = mhpme4 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1466 = mhpme4 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1468 = mhpme4 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1470 = mhpme4 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1472 = mhpme4 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1474 = mhpme4 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1477 = _T_1310 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1478 = _T_1312 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1479 = _T_1314 & _T_1034; // @[Mux.scala 27:72] - wire _T_1480 = _T_1318 & _T_1040; // @[Mux.scala 27:72] - wire _T_1481 = _T_1324 & _T_1045; // @[Mux.scala 27:72] - wire _T_1482 = _T_1329 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1483 = _T_1331 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1484 = _T_1333 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1485 = _T_1335 & _T_1054; // @[Mux.scala 27:72] - wire _T_1486 = _T_1338 & _T_1057; // @[Mux.scala 27:72] - wire _T_1487 = _T_1341 & _T_1060; // @[Mux.scala 27:72] - wire _T_1488 = _T_1344 & _T_1063; // @[Mux.scala 27:72] - wire _T_1489 = _T_1347 & _T_1357; // @[Mux.scala 27:72] - wire _T_1490 = _T_1358 & _T_1077; // @[Mux.scala 27:72] - wire _T_1491 = _T_1361 & _T_1080; // @[Mux.scala 27:72] - wire _T_1492 = _T_1364 & _T_1083; // @[Mux.scala 27:72] - wire _T_1493 = _T_1367 & _T_1086; // @[Mux.scala 27:72] - wire _T_1494 = _T_1370 & _T_1089; // @[Mux.scala 27:72] - wire _T_1495 = _T_1373 & _T_1092; // @[Mux.scala 27:72] - wire _T_1496 = _T_1376 & _T_1095; // @[Mux.scala 27:72] - wire _T_1497 = _T_1379 & _T_1098; // @[Mux.scala 27:72] - wire _T_1498 = _T_1382 & _T_1101; // @[Mux.scala 27:72] - wire _T_1499 = _T_1385 & _T_1106; // @[Mux.scala 27:72] - wire _T_1500 = _T_1390 & _T_1109; // @[Mux.scala 27:72] - wire _T_1501 = _T_1393 & _T_1112; // @[Mux.scala 27:72] - wire _T_1502 = _T_1396 & _T_1115; // @[Mux.scala 27:72] - wire _T_1503 = _T_1399 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1505 = _T_1403 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1506 = _T_1405 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1507 = _T_1407 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1508 = _T_1409 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1509 = _T_1411 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1510 = _T_1413 & _T_1133; // @[Mux.scala 27:72] - wire _T_1511 = _T_1417 & _T_1137; // @[Mux.scala 27:72] - wire _T_1512 = _T_1421 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1513 = _T_1423 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1514 = _T_1425 & _T_1145; // @[Mux.scala 27:72] - wire _T_1515 = _T_1429 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1516 = _T_1431 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1517 = _T_1433 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1518 = _T_1435 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1519 = _T_1437 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1520 = _T_1439 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1521 = _T_1441 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1522 = _T_1443 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1523 = _T_1448 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1524 = _T_1457 & _T_1176; // @[Mux.scala 27:72] - wire _T_1525 = _T_1460 & _T_1179; // @[Mux.scala 27:72] - wire _T_1526 = _T_1463 & _T_1182; // @[Mux.scala 27:72] - wire _T_1527 = _T_1466 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1528 = _T_1468 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1529 = _T_1470 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1530 = _T_1472 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1531 = _T_1474 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1532 = _T_1308 | _T_1477; // @[Mux.scala 27:72] - wire _T_1533 = _T_1532 | _T_1478; // @[Mux.scala 27:72] - wire _T_1534 = _T_1533 | _T_1479; // @[Mux.scala 27:72] - wire _T_1535 = _T_1534 | _T_1480; // @[Mux.scala 27:72] - wire _T_1536 = _T_1535 | _T_1481; // @[Mux.scala 27:72] - wire _T_1537 = _T_1536 | _T_1482; // @[Mux.scala 27:72] - wire _T_1538 = _T_1537 | _T_1483; // @[Mux.scala 27:72] - wire _T_1539 = _T_1538 | _T_1484; // @[Mux.scala 27:72] - wire _T_1540 = _T_1539 | _T_1485; // @[Mux.scala 27:72] - wire _T_1541 = _T_1540 | _T_1486; // @[Mux.scala 27:72] - wire _T_1542 = _T_1541 | _T_1487; // @[Mux.scala 27:72] - wire _T_1543 = _T_1542 | _T_1488; // @[Mux.scala 27:72] - wire _T_1544 = _T_1543 | _T_1489; // @[Mux.scala 27:72] - wire _T_1545 = _T_1544 | _T_1490; // @[Mux.scala 27:72] - wire _T_1546 = _T_1545 | _T_1491; // @[Mux.scala 27:72] - wire _T_1547 = _T_1546 | _T_1492; // @[Mux.scala 27:72] - wire _T_1548 = _T_1547 | _T_1493; // @[Mux.scala 27:72] - wire _T_1549 = _T_1548 | _T_1494; // @[Mux.scala 27:72] - wire _T_1550 = _T_1549 | _T_1495; // @[Mux.scala 27:72] - wire _T_1551 = _T_1550 | _T_1496; // @[Mux.scala 27:72] - wire _T_1552 = _T_1551 | _T_1497; // @[Mux.scala 27:72] - wire _T_1553 = _T_1552 | _T_1498; // @[Mux.scala 27:72] - wire _T_1554 = _T_1553 | _T_1499; // @[Mux.scala 27:72] - wire _T_1555 = _T_1554 | _T_1500; // @[Mux.scala 27:72] - wire _T_1556 = _T_1555 | _T_1501; // @[Mux.scala 27:72] - wire _T_1557 = _T_1556 | _T_1502; // @[Mux.scala 27:72] - wire _T_1558 = _T_1557 | _T_1503; // @[Mux.scala 27:72] - wire _T_1559 = _T_1558 | _T_1484; // @[Mux.scala 27:72] - wire _T_1560 = _T_1559 | _T_1505; // @[Mux.scala 27:72] - wire _T_1561 = _T_1560 | _T_1506; // @[Mux.scala 27:72] - wire _T_1562 = _T_1561 | _T_1507; // @[Mux.scala 27:72] - wire _T_1563 = _T_1562 | _T_1508; // @[Mux.scala 27:72] - wire _T_1564 = _T_1563 | _T_1509; // @[Mux.scala 27:72] - wire _T_1565 = _T_1564 | _T_1510; // @[Mux.scala 27:72] - wire _T_1566 = _T_1565 | _T_1511; // @[Mux.scala 27:72] - wire _T_1567 = _T_1566 | _T_1512; // @[Mux.scala 27:72] - wire _T_1568 = _T_1567 | _T_1513; // @[Mux.scala 27:72] - wire _T_1569 = _T_1568 | _T_1514; // @[Mux.scala 27:72] - wire _T_1570 = _T_1569 | _T_1515; // @[Mux.scala 27:72] - wire _T_1571 = _T_1570 | _T_1516; // @[Mux.scala 27:72] - wire _T_1572 = _T_1571 | _T_1517; // @[Mux.scala 27:72] - wire _T_1573 = _T_1572 | _T_1518; // @[Mux.scala 27:72] - wire _T_1574 = _T_1573 | _T_1519; // @[Mux.scala 27:72] - wire _T_1575 = _T_1574 | _T_1520; // @[Mux.scala 27:72] - wire _T_1576 = _T_1575 | _T_1521; // @[Mux.scala 27:72] - wire _T_1577 = _T_1576 | _T_1522; // @[Mux.scala 27:72] - wire [5:0] _GEN_29 = {{5'd0}, _T_1577}; // @[Mux.scala 27:72] - wire [5:0] _T_1578 = _GEN_29 | _T_1523; // @[Mux.scala 27:72] - wire [5:0] _GEN_30 = {{5'd0}, _T_1524}; // @[Mux.scala 27:72] - wire [5:0] _T_1579 = _T_1578 | _GEN_30; // @[Mux.scala 27:72] - wire [5:0] _GEN_31 = {{5'd0}, _T_1525}; // @[Mux.scala 27:72] - wire [5:0] _T_1580 = _T_1579 | _GEN_31; // @[Mux.scala 27:72] - wire [5:0] _GEN_32 = {{5'd0}, _T_1526}; // @[Mux.scala 27:72] - wire [5:0] _T_1581 = _T_1580 | _GEN_32; // @[Mux.scala 27:72] - wire [5:0] _GEN_33 = {{5'd0}, _T_1527}; // @[Mux.scala 27:72] - wire [5:0] _T_1582 = _T_1581 | _GEN_33; // @[Mux.scala 27:72] - wire [5:0] _GEN_34 = {{5'd0}, _T_1528}; // @[Mux.scala 27:72] - wire [5:0] _T_1583 = _T_1582 | _GEN_34; // @[Mux.scala 27:72] - wire [5:0] _GEN_35 = {{5'd0}, _T_1529}; // @[Mux.scala 27:72] - wire [5:0] _T_1584 = _T_1583 | _GEN_35; // @[Mux.scala 27:72] - wire [5:0] _GEN_36 = {{5'd0}, _T_1530}; // @[Mux.scala 27:72] - wire [5:0] _T_1585 = _T_1584 | _GEN_36; // @[Mux.scala 27:72] - wire [5:0] _GEN_37 = {{5'd0}, _T_1531}; // @[Mux.scala 27:72] - wire [5:0] _T_1586 = _T_1585 | _GEN_37; // @[Mux.scala 27:72] - wire [5:0] _GEN_38 = {{5'd0}, _T_1307}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1588 = _GEN_38 & _T_1586; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1590 = ~mcountinhibit[5]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1310 = mhpme4 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1312 = mhpme4 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1314 = mhpme4 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1316 = mhpme4 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1320 = mhpme4 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1326 = mhpme4 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1331 = mhpme4 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1333 = mhpme4 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1335 = mhpme4 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1337 = mhpme4 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1340 = mhpme4 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1343 = mhpme4 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1346 = mhpme4 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1349 = mhpme4 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1353 = mhpme4 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1358 = mhpme4 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1361 = mhpme4 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1364 = mhpme4 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1367 = mhpme4 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1370 = mhpme4 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1373 = mhpme4 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1376 = mhpme4 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1379 = mhpme4 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1382 = mhpme4 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1385 = mhpme4 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1390 = mhpme4 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1393 = mhpme4 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1396 = mhpme4 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1399 = mhpme4 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1403 = mhpme4 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1405 = mhpme4 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1407 = mhpme4 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1409 = mhpme4 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1411 = mhpme4 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1413 = mhpme4 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1417 = mhpme4 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1421 = mhpme4 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1423 = mhpme4 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1425 = mhpme4 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1429 = mhpme4 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1431 = mhpme4 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1433 = mhpme4 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1435 = mhpme4 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1437 = mhpme4 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1439 = mhpme4 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1441 = mhpme4 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1443 = mhpme4 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1448 = mhpme4 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_1458 = mhpme4 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1461 = mhpme4 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1464 = mhpme4 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1467 = mhpme4 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1469 = mhpme4 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1471 = mhpme4 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1473 = mhpme4 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1475 = mhpme4 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1478 = _T_1312 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1479 = _T_1314 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1480 = _T_1316 & _T_1035; // @[Mux.scala 27:72] + wire _T_1481 = _T_1320 & _T_1041; // @[Mux.scala 27:72] + wire _T_1482 = _T_1326 & _T_1046; // @[Mux.scala 27:72] + wire _T_1483 = _T_1331 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1484 = _T_1333 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1485 = _T_1335 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1486 = _T_1337 & _T_1055; // @[Mux.scala 27:72] + wire _T_1487 = _T_1340 & _T_1058; // @[Mux.scala 27:72] + wire _T_1488 = _T_1343 & _T_1061; // @[Mux.scala 27:72] + wire _T_1489 = _T_1346 & _T_1064; // @[Mux.scala 27:72] + wire _T_1490 = _T_1349 & _T_1068; // @[Mux.scala 27:72] + wire _T_1491 = _T_1353 & _T_1073; // @[Mux.scala 27:72] + wire _T_1492 = _T_1358 & _T_1076; // @[Mux.scala 27:72] + wire _T_1493 = _T_1361 & _T_1079; // @[Mux.scala 27:72] + wire _T_1494 = _T_1364 & _T_1082; // @[Mux.scala 27:72] + wire _T_1495 = _T_1367 & _T_1085; // @[Mux.scala 27:72] + wire _T_1496 = _T_1370 & _T_1088; // @[Mux.scala 27:72] + wire _T_1497 = _T_1373 & _T_1091; // @[Mux.scala 27:72] + wire _T_1498 = _T_1376 & _T_1094; // @[Mux.scala 27:72] + wire _T_1499 = _T_1379 & _T_1097; // @[Mux.scala 27:72] + wire _T_1500 = _T_1382 & _T_1100; // @[Mux.scala 27:72] + wire _T_1501 = _T_1385 & _T_1105; // @[Mux.scala 27:72] + wire _T_1502 = _T_1390 & _T_1108; // @[Mux.scala 27:72] + wire _T_1503 = _T_1393 & _T_1111; // @[Mux.scala 27:72] + wire _T_1504 = _T_1396 & _T_1114; // @[Mux.scala 27:72] + wire _T_1505 = _T_1399 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1507 = _T_1403 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1508 = _T_1405 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1509 = _T_1407 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1510 = _T_1409 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1511 = _T_1411 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1512 = _T_1413 & _T_1132; // @[Mux.scala 27:72] + wire _T_1513 = _T_1417 & _T_1136; // @[Mux.scala 27:72] + wire _T_1514 = _T_1421 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1515 = _T_1423 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1516 = _T_1425 & _T_1144; // @[Mux.scala 27:72] + wire _T_1517 = _T_1429 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1518 = _T_1431 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1519 = _T_1433 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1520 = _T_1435 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1521 = _T_1437 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1522 = _T_1439 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1523 = _T_1441 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1524 = _T_1443 & _T_1163; // @[Mux.scala 27:72] + wire _T_1525 = _T_1448 & _T_1173; // @[Mux.scala 27:72] + wire _T_1526 = _T_1458 & _T_1176; // @[Mux.scala 27:72] + wire _T_1527 = _T_1461 & _T_1179; // @[Mux.scala 27:72] + wire _T_1528 = _T_1464 & _T_1182; // @[Mux.scala 27:72] + wire _T_1529 = _T_1467 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1530 = _T_1469 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1531 = _T_1471 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1532 = _T_1473 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1533 = _T_1475 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1534 = _T_1310 | _T_1478; // @[Mux.scala 27:72] + wire _T_1535 = _T_1534 | _T_1479; // @[Mux.scala 27:72] + wire _T_1536 = _T_1535 | _T_1480; // @[Mux.scala 27:72] + wire _T_1537 = _T_1536 | _T_1481; // @[Mux.scala 27:72] + wire _T_1538 = _T_1537 | _T_1482; // @[Mux.scala 27:72] + wire _T_1539 = _T_1538 | _T_1483; // @[Mux.scala 27:72] + wire _T_1540 = _T_1539 | _T_1484; // @[Mux.scala 27:72] + wire _T_1541 = _T_1540 | _T_1485; // @[Mux.scala 27:72] + wire _T_1542 = _T_1541 | _T_1486; // @[Mux.scala 27:72] + wire _T_1543 = _T_1542 | _T_1487; // @[Mux.scala 27:72] + wire _T_1544 = _T_1543 | _T_1488; // @[Mux.scala 27:72] + wire _T_1545 = _T_1544 | _T_1489; // @[Mux.scala 27:72] + wire _T_1546 = _T_1545 | _T_1490; // @[Mux.scala 27:72] + wire _T_1547 = _T_1546 | _T_1491; // @[Mux.scala 27:72] + wire _T_1548 = _T_1547 | _T_1492; // @[Mux.scala 27:72] + wire _T_1549 = _T_1548 | _T_1493; // @[Mux.scala 27:72] + wire _T_1550 = _T_1549 | _T_1494; // @[Mux.scala 27:72] + wire _T_1551 = _T_1550 | _T_1495; // @[Mux.scala 27:72] + wire _T_1552 = _T_1551 | _T_1496; // @[Mux.scala 27:72] + wire _T_1553 = _T_1552 | _T_1497; // @[Mux.scala 27:72] + wire _T_1554 = _T_1553 | _T_1498; // @[Mux.scala 27:72] + wire _T_1555 = _T_1554 | _T_1499; // @[Mux.scala 27:72] + wire _T_1556 = _T_1555 | _T_1500; // @[Mux.scala 27:72] + wire _T_1557 = _T_1556 | _T_1501; // @[Mux.scala 27:72] + wire _T_1558 = _T_1557 | _T_1502; // @[Mux.scala 27:72] + wire _T_1559 = _T_1558 | _T_1503; // @[Mux.scala 27:72] + wire _T_1560 = _T_1559 | _T_1504; // @[Mux.scala 27:72] + wire _T_1561 = _T_1560 | _T_1505; // @[Mux.scala 27:72] + wire _T_1562 = _T_1561 | _T_1485; // @[Mux.scala 27:72] + wire _T_1563 = _T_1562 | _T_1507; // @[Mux.scala 27:72] + wire _T_1564 = _T_1563 | _T_1508; // @[Mux.scala 27:72] + wire _T_1565 = _T_1564 | _T_1509; // @[Mux.scala 27:72] + wire _T_1566 = _T_1565 | _T_1510; // @[Mux.scala 27:72] + wire _T_1567 = _T_1566 | _T_1511; // @[Mux.scala 27:72] + wire _T_1568 = _T_1567 | _T_1512; // @[Mux.scala 27:72] + wire _T_1569 = _T_1568 | _T_1513; // @[Mux.scala 27:72] + wire _T_1570 = _T_1569 | _T_1514; // @[Mux.scala 27:72] + wire _T_1571 = _T_1570 | _T_1515; // @[Mux.scala 27:72] + wire _T_1572 = _T_1571 | _T_1516; // @[Mux.scala 27:72] + wire _T_1573 = _T_1572 | _T_1517; // @[Mux.scala 27:72] + wire _T_1574 = _T_1573 | _T_1518; // @[Mux.scala 27:72] + wire _T_1575 = _T_1574 | _T_1519; // @[Mux.scala 27:72] + wire _T_1576 = _T_1575 | _T_1520; // @[Mux.scala 27:72] + wire _T_1577 = _T_1576 | _T_1521; // @[Mux.scala 27:72] + wire _T_1578 = _T_1577 | _T_1522; // @[Mux.scala 27:72] + wire _T_1579 = _T_1578 | _T_1523; // @[Mux.scala 27:72] + wire _T_1580 = _T_1579 | _T_1524; // @[Mux.scala 27:72] + wire _T_1581 = _T_1580 | _T_1525; // @[Mux.scala 27:72] + wire _T_1582 = _T_1581 | _T_1526; // @[Mux.scala 27:72] + wire _T_1583 = _T_1582 | _T_1527; // @[Mux.scala 27:72] + wire _T_1584 = _T_1583 | _T_1528; // @[Mux.scala 27:72] + wire _T_1585 = _T_1584 | _T_1529; // @[Mux.scala 27:72] + wire _T_1586 = _T_1585 | _T_1530; // @[Mux.scala 27:72] + wire _T_1587 = _T_1586 | _T_1531; // @[Mux.scala 27:72] + wire _T_1588 = _T_1587 | _T_1532; // @[Mux.scala 27:72] + wire _T_1589 = _T_1588 | _T_1533; // @[Mux.scala 27:72] + wire mhpmc_inc_r_1 = _T_1309 & _T_1589; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1593 = ~mcountinhibit[5]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme5; // @[Reg.scala 27:20] - wire _T_1591 = mhpme5 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1593 = mhpme5 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1595 = mhpme5 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1597 = mhpme5 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1601 = mhpme5 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1607 = mhpme5 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1612 = mhpme5 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1614 = mhpme5 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1616 = mhpme5 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1618 = mhpme5 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1621 = mhpme5 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1624 = mhpme5 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1627 = mhpme5 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1630 = mhpme5 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1633 = mhpme5 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1634 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1633; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1636 = _T_1060 & _T_1634; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1638 = _T_1636 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1640 = _T_1638 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1641 = mhpme5 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1644 = mhpme5 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1647 = mhpme5 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1650 = mhpme5 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1653 = mhpme5 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1656 = mhpme5 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1659 = mhpme5 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1662 = mhpme5 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1665 = mhpme5 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1668 = mhpme5 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1673 = mhpme5 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1676 = mhpme5 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1679 = mhpme5 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1682 = mhpme5 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1686 = mhpme5 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1688 = mhpme5 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1690 = mhpme5 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1692 = mhpme5 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1694 = mhpme5 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1696 = mhpme5 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1700 = mhpme5 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1704 = mhpme5 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1706 = mhpme5 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1708 = mhpme5 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1712 = mhpme5 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1714 = mhpme5 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1716 = mhpme5 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1718 = mhpme5 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1720 = mhpme5 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1722 = mhpme5 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1724 = mhpme5 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1726 = mhpme5 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1731 = mhpme5 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_1740 = mhpme5 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1743 = mhpme5 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1746 = mhpme5 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1749 = mhpme5 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1751 = mhpme5 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1753 = mhpme5 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1755 = mhpme5 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1757 = mhpme5 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1760 = _T_1593 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1761 = _T_1595 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1762 = _T_1597 & _T_1034; // @[Mux.scala 27:72] - wire _T_1763 = _T_1601 & _T_1040; // @[Mux.scala 27:72] - wire _T_1764 = _T_1607 & _T_1045; // @[Mux.scala 27:72] - wire _T_1765 = _T_1612 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1766 = _T_1614 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1767 = _T_1616 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1768 = _T_1618 & _T_1054; // @[Mux.scala 27:72] - wire _T_1769 = _T_1621 & _T_1057; // @[Mux.scala 27:72] - wire _T_1770 = _T_1624 & _T_1060; // @[Mux.scala 27:72] - wire _T_1771 = _T_1627 & _T_1063; // @[Mux.scala 27:72] - wire _T_1772 = _T_1630 & _T_1640; // @[Mux.scala 27:72] - wire _T_1773 = _T_1641 & _T_1077; // @[Mux.scala 27:72] - wire _T_1774 = _T_1644 & _T_1080; // @[Mux.scala 27:72] - wire _T_1775 = _T_1647 & _T_1083; // @[Mux.scala 27:72] - wire _T_1776 = _T_1650 & _T_1086; // @[Mux.scala 27:72] - wire _T_1777 = _T_1653 & _T_1089; // @[Mux.scala 27:72] - wire _T_1778 = _T_1656 & _T_1092; // @[Mux.scala 27:72] - wire _T_1779 = _T_1659 & _T_1095; // @[Mux.scala 27:72] - wire _T_1780 = _T_1662 & _T_1098; // @[Mux.scala 27:72] - wire _T_1781 = _T_1665 & _T_1101; // @[Mux.scala 27:72] - wire _T_1782 = _T_1668 & _T_1106; // @[Mux.scala 27:72] - wire _T_1783 = _T_1673 & _T_1109; // @[Mux.scala 27:72] - wire _T_1784 = _T_1676 & _T_1112; // @[Mux.scala 27:72] - wire _T_1785 = _T_1679 & _T_1115; // @[Mux.scala 27:72] - wire _T_1786 = _T_1682 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1788 = _T_1686 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1789 = _T_1688 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1790 = _T_1690 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1791 = _T_1692 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1792 = _T_1694 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1793 = _T_1696 & _T_1133; // @[Mux.scala 27:72] - wire _T_1794 = _T_1700 & _T_1137; // @[Mux.scala 27:72] - wire _T_1795 = _T_1704 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1796 = _T_1706 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1797 = _T_1708 & _T_1145; // @[Mux.scala 27:72] - wire _T_1798 = _T_1712 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1799 = _T_1714 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1800 = _T_1716 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1801 = _T_1718 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1802 = _T_1720 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1803 = _T_1722 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1804 = _T_1724 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1805 = _T_1726 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1806 = _T_1731 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1807 = _T_1740 & _T_1176; // @[Mux.scala 27:72] - wire _T_1808 = _T_1743 & _T_1179; // @[Mux.scala 27:72] - wire _T_1809 = _T_1746 & _T_1182; // @[Mux.scala 27:72] - wire _T_1810 = _T_1749 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1811 = _T_1751 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1812 = _T_1753 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1813 = _T_1755 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1814 = _T_1757 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1815 = _T_1591 | _T_1760; // @[Mux.scala 27:72] - wire _T_1816 = _T_1815 | _T_1761; // @[Mux.scala 27:72] - wire _T_1817 = _T_1816 | _T_1762; // @[Mux.scala 27:72] - wire _T_1818 = _T_1817 | _T_1763; // @[Mux.scala 27:72] - wire _T_1819 = _T_1818 | _T_1764; // @[Mux.scala 27:72] - wire _T_1820 = _T_1819 | _T_1765; // @[Mux.scala 27:72] - wire _T_1821 = _T_1820 | _T_1766; // @[Mux.scala 27:72] - wire _T_1822 = _T_1821 | _T_1767; // @[Mux.scala 27:72] - wire _T_1823 = _T_1822 | _T_1768; // @[Mux.scala 27:72] - wire _T_1824 = _T_1823 | _T_1769; // @[Mux.scala 27:72] - wire _T_1825 = _T_1824 | _T_1770; // @[Mux.scala 27:72] - wire _T_1826 = _T_1825 | _T_1771; // @[Mux.scala 27:72] - wire _T_1827 = _T_1826 | _T_1772; // @[Mux.scala 27:72] - wire _T_1828 = _T_1827 | _T_1773; // @[Mux.scala 27:72] - wire _T_1829 = _T_1828 | _T_1774; // @[Mux.scala 27:72] - wire _T_1830 = _T_1829 | _T_1775; // @[Mux.scala 27:72] - wire _T_1831 = _T_1830 | _T_1776; // @[Mux.scala 27:72] - wire _T_1832 = _T_1831 | _T_1777; // @[Mux.scala 27:72] - wire _T_1833 = _T_1832 | _T_1778; // @[Mux.scala 27:72] - wire _T_1834 = _T_1833 | _T_1779; // @[Mux.scala 27:72] - wire _T_1835 = _T_1834 | _T_1780; // @[Mux.scala 27:72] - wire _T_1836 = _T_1835 | _T_1781; // @[Mux.scala 27:72] - wire _T_1837 = _T_1836 | _T_1782; // @[Mux.scala 27:72] - wire _T_1838 = _T_1837 | _T_1783; // @[Mux.scala 27:72] - wire _T_1839 = _T_1838 | _T_1784; // @[Mux.scala 27:72] - wire _T_1840 = _T_1839 | _T_1785; // @[Mux.scala 27:72] - wire _T_1841 = _T_1840 | _T_1786; // @[Mux.scala 27:72] - wire _T_1842 = _T_1841 | _T_1767; // @[Mux.scala 27:72] - wire _T_1843 = _T_1842 | _T_1788; // @[Mux.scala 27:72] - wire _T_1844 = _T_1843 | _T_1789; // @[Mux.scala 27:72] - wire _T_1845 = _T_1844 | _T_1790; // @[Mux.scala 27:72] - wire _T_1846 = _T_1845 | _T_1791; // @[Mux.scala 27:72] - wire _T_1847 = _T_1846 | _T_1792; // @[Mux.scala 27:72] - wire _T_1848 = _T_1847 | _T_1793; // @[Mux.scala 27:72] - wire _T_1849 = _T_1848 | _T_1794; // @[Mux.scala 27:72] - wire _T_1850 = _T_1849 | _T_1795; // @[Mux.scala 27:72] - wire _T_1851 = _T_1850 | _T_1796; // @[Mux.scala 27:72] - wire _T_1852 = _T_1851 | _T_1797; // @[Mux.scala 27:72] - wire _T_1853 = _T_1852 | _T_1798; // @[Mux.scala 27:72] - wire _T_1854 = _T_1853 | _T_1799; // @[Mux.scala 27:72] - wire _T_1855 = _T_1854 | _T_1800; // @[Mux.scala 27:72] - wire _T_1856 = _T_1855 | _T_1801; // @[Mux.scala 27:72] - wire _T_1857 = _T_1856 | _T_1802; // @[Mux.scala 27:72] - wire _T_1858 = _T_1857 | _T_1803; // @[Mux.scala 27:72] - wire _T_1859 = _T_1858 | _T_1804; // @[Mux.scala 27:72] - wire _T_1860 = _T_1859 | _T_1805; // @[Mux.scala 27:72] - wire [5:0] _GEN_40 = {{5'd0}, _T_1860}; // @[Mux.scala 27:72] - wire [5:0] _T_1861 = _GEN_40 | _T_1806; // @[Mux.scala 27:72] - wire [5:0] _GEN_41 = {{5'd0}, _T_1807}; // @[Mux.scala 27:72] - wire [5:0] _T_1862 = _T_1861 | _GEN_41; // @[Mux.scala 27:72] - wire [5:0] _GEN_42 = {{5'd0}, _T_1808}; // @[Mux.scala 27:72] - wire [5:0] _T_1863 = _T_1862 | _GEN_42; // @[Mux.scala 27:72] - wire [5:0] _GEN_43 = {{5'd0}, _T_1809}; // @[Mux.scala 27:72] - wire [5:0] _T_1864 = _T_1863 | _GEN_43; // @[Mux.scala 27:72] - wire [5:0] _GEN_44 = {{5'd0}, _T_1810}; // @[Mux.scala 27:72] - wire [5:0] _T_1865 = _T_1864 | _GEN_44; // @[Mux.scala 27:72] - wire [5:0] _GEN_45 = {{5'd0}, _T_1811}; // @[Mux.scala 27:72] - wire [5:0] _T_1866 = _T_1865 | _GEN_45; // @[Mux.scala 27:72] - wire [5:0] _GEN_46 = {{5'd0}, _T_1812}; // @[Mux.scala 27:72] - wire [5:0] _T_1867 = _T_1866 | _GEN_46; // @[Mux.scala 27:72] - wire [5:0] _GEN_47 = {{5'd0}, _T_1813}; // @[Mux.scala 27:72] - wire [5:0] _T_1868 = _T_1867 | _GEN_47; // @[Mux.scala 27:72] - wire [5:0] _GEN_48 = {{5'd0}, _T_1814}; // @[Mux.scala 27:72] - wire [5:0] _T_1869 = _T_1868 | _GEN_48; // @[Mux.scala 27:72] - wire [5:0] _GEN_49 = {{5'd0}, _T_1590}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1871 = _GEN_49 & _T_1869; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1873 = ~mcountinhibit[6]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1594 = mhpme5 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1596 = mhpme5 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1598 = mhpme5 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1600 = mhpme5 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1604 = mhpme5 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1610 = mhpme5 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1615 = mhpme5 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1617 = mhpme5 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1619 = mhpme5 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1621 = mhpme5 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1624 = mhpme5 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1627 = mhpme5 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1630 = mhpme5 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1633 = mhpme5 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1637 = mhpme5 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1642 = mhpme5 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1645 = mhpme5 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1648 = mhpme5 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1651 = mhpme5 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1654 = mhpme5 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1657 = mhpme5 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1660 = mhpme5 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1663 = mhpme5 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1666 = mhpme5 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1669 = mhpme5 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1674 = mhpme5 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1677 = mhpme5 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1680 = mhpme5 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1683 = mhpme5 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1687 = mhpme5 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1689 = mhpme5 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1691 = mhpme5 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1693 = mhpme5 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1695 = mhpme5 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1697 = mhpme5 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1701 = mhpme5 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1705 = mhpme5 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1707 = mhpme5 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1709 = mhpme5 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1713 = mhpme5 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1715 = mhpme5 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1717 = mhpme5 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1719 = mhpme5 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1721 = mhpme5 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1723 = mhpme5 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1725 = mhpme5 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1727 = mhpme5 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1732 = mhpme5 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_1742 = mhpme5 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1745 = mhpme5 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1748 = mhpme5 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1751 = mhpme5 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1753 = mhpme5 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1755 = mhpme5 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1757 = mhpme5 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1759 = mhpme5 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1762 = _T_1596 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1763 = _T_1598 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1764 = _T_1600 & _T_1035; // @[Mux.scala 27:72] + wire _T_1765 = _T_1604 & _T_1041; // @[Mux.scala 27:72] + wire _T_1766 = _T_1610 & _T_1046; // @[Mux.scala 27:72] + wire _T_1767 = _T_1615 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1768 = _T_1617 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1769 = _T_1619 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1770 = _T_1621 & _T_1055; // @[Mux.scala 27:72] + wire _T_1771 = _T_1624 & _T_1058; // @[Mux.scala 27:72] + wire _T_1772 = _T_1627 & _T_1061; // @[Mux.scala 27:72] + wire _T_1773 = _T_1630 & _T_1064; // @[Mux.scala 27:72] + wire _T_1774 = _T_1633 & _T_1068; // @[Mux.scala 27:72] + wire _T_1775 = _T_1637 & _T_1073; // @[Mux.scala 27:72] + wire _T_1776 = _T_1642 & _T_1076; // @[Mux.scala 27:72] + wire _T_1777 = _T_1645 & _T_1079; // @[Mux.scala 27:72] + wire _T_1778 = _T_1648 & _T_1082; // @[Mux.scala 27:72] + wire _T_1779 = _T_1651 & _T_1085; // @[Mux.scala 27:72] + wire _T_1780 = _T_1654 & _T_1088; // @[Mux.scala 27:72] + wire _T_1781 = _T_1657 & _T_1091; // @[Mux.scala 27:72] + wire _T_1782 = _T_1660 & _T_1094; // @[Mux.scala 27:72] + wire _T_1783 = _T_1663 & _T_1097; // @[Mux.scala 27:72] + wire _T_1784 = _T_1666 & _T_1100; // @[Mux.scala 27:72] + wire _T_1785 = _T_1669 & _T_1105; // @[Mux.scala 27:72] + wire _T_1786 = _T_1674 & _T_1108; // @[Mux.scala 27:72] + wire _T_1787 = _T_1677 & _T_1111; // @[Mux.scala 27:72] + wire _T_1788 = _T_1680 & _T_1114; // @[Mux.scala 27:72] + wire _T_1789 = _T_1683 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1791 = _T_1687 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1792 = _T_1689 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1793 = _T_1691 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1794 = _T_1693 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1795 = _T_1695 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1796 = _T_1697 & _T_1132; // @[Mux.scala 27:72] + wire _T_1797 = _T_1701 & _T_1136; // @[Mux.scala 27:72] + wire _T_1798 = _T_1705 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1799 = _T_1707 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1800 = _T_1709 & _T_1144; // @[Mux.scala 27:72] + wire _T_1801 = _T_1713 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1802 = _T_1715 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1803 = _T_1717 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1804 = _T_1719 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1805 = _T_1721 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1806 = _T_1723 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1807 = _T_1725 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1808 = _T_1727 & _T_1163; // @[Mux.scala 27:72] + wire _T_1809 = _T_1732 & _T_1173; // @[Mux.scala 27:72] + wire _T_1810 = _T_1742 & _T_1176; // @[Mux.scala 27:72] + wire _T_1811 = _T_1745 & _T_1179; // @[Mux.scala 27:72] + wire _T_1812 = _T_1748 & _T_1182; // @[Mux.scala 27:72] + wire _T_1813 = _T_1751 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1814 = _T_1753 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1815 = _T_1755 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1816 = _T_1757 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1817 = _T_1759 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1818 = _T_1594 | _T_1762; // @[Mux.scala 27:72] + wire _T_1819 = _T_1818 | _T_1763; // @[Mux.scala 27:72] + wire _T_1820 = _T_1819 | _T_1764; // @[Mux.scala 27:72] + wire _T_1821 = _T_1820 | _T_1765; // @[Mux.scala 27:72] + wire _T_1822 = _T_1821 | _T_1766; // @[Mux.scala 27:72] + wire _T_1823 = _T_1822 | _T_1767; // @[Mux.scala 27:72] + wire _T_1824 = _T_1823 | _T_1768; // @[Mux.scala 27:72] + wire _T_1825 = _T_1824 | _T_1769; // @[Mux.scala 27:72] + wire _T_1826 = _T_1825 | _T_1770; // @[Mux.scala 27:72] + wire _T_1827 = _T_1826 | _T_1771; // @[Mux.scala 27:72] + wire _T_1828 = _T_1827 | _T_1772; // @[Mux.scala 27:72] + wire _T_1829 = _T_1828 | _T_1773; // @[Mux.scala 27:72] + wire _T_1830 = _T_1829 | _T_1774; // @[Mux.scala 27:72] + wire _T_1831 = _T_1830 | _T_1775; // @[Mux.scala 27:72] + wire _T_1832 = _T_1831 | _T_1776; // @[Mux.scala 27:72] + wire _T_1833 = _T_1832 | _T_1777; // @[Mux.scala 27:72] + wire _T_1834 = _T_1833 | _T_1778; // @[Mux.scala 27:72] + wire _T_1835 = _T_1834 | _T_1779; // @[Mux.scala 27:72] + wire _T_1836 = _T_1835 | _T_1780; // @[Mux.scala 27:72] + wire _T_1837 = _T_1836 | _T_1781; // @[Mux.scala 27:72] + wire _T_1838 = _T_1837 | _T_1782; // @[Mux.scala 27:72] + wire _T_1839 = _T_1838 | _T_1783; // @[Mux.scala 27:72] + wire _T_1840 = _T_1839 | _T_1784; // @[Mux.scala 27:72] + wire _T_1841 = _T_1840 | _T_1785; // @[Mux.scala 27:72] + wire _T_1842 = _T_1841 | _T_1786; // @[Mux.scala 27:72] + wire _T_1843 = _T_1842 | _T_1787; // @[Mux.scala 27:72] + wire _T_1844 = _T_1843 | _T_1788; // @[Mux.scala 27:72] + wire _T_1845 = _T_1844 | _T_1789; // @[Mux.scala 27:72] + wire _T_1846 = _T_1845 | _T_1769; // @[Mux.scala 27:72] + wire _T_1847 = _T_1846 | _T_1791; // @[Mux.scala 27:72] + wire _T_1848 = _T_1847 | _T_1792; // @[Mux.scala 27:72] + wire _T_1849 = _T_1848 | _T_1793; // @[Mux.scala 27:72] + wire _T_1850 = _T_1849 | _T_1794; // @[Mux.scala 27:72] + wire _T_1851 = _T_1850 | _T_1795; // @[Mux.scala 27:72] + wire _T_1852 = _T_1851 | _T_1796; // @[Mux.scala 27:72] + wire _T_1853 = _T_1852 | _T_1797; // @[Mux.scala 27:72] + wire _T_1854 = _T_1853 | _T_1798; // @[Mux.scala 27:72] + wire _T_1855 = _T_1854 | _T_1799; // @[Mux.scala 27:72] + wire _T_1856 = _T_1855 | _T_1800; // @[Mux.scala 27:72] + wire _T_1857 = _T_1856 | _T_1801; // @[Mux.scala 27:72] + wire _T_1858 = _T_1857 | _T_1802; // @[Mux.scala 27:72] + wire _T_1859 = _T_1858 | _T_1803; // @[Mux.scala 27:72] + wire _T_1860 = _T_1859 | _T_1804; // @[Mux.scala 27:72] + wire _T_1861 = _T_1860 | _T_1805; // @[Mux.scala 27:72] + wire _T_1862 = _T_1861 | _T_1806; // @[Mux.scala 27:72] + wire _T_1863 = _T_1862 | _T_1807; // @[Mux.scala 27:72] + wire _T_1864 = _T_1863 | _T_1808; // @[Mux.scala 27:72] + wire _T_1865 = _T_1864 | _T_1809; // @[Mux.scala 27:72] + wire _T_1866 = _T_1865 | _T_1810; // @[Mux.scala 27:72] + wire _T_1867 = _T_1866 | _T_1811; // @[Mux.scala 27:72] + wire _T_1868 = _T_1867 | _T_1812; // @[Mux.scala 27:72] + wire _T_1869 = _T_1868 | _T_1813; // @[Mux.scala 27:72] + wire _T_1870 = _T_1869 | _T_1814; // @[Mux.scala 27:72] + wire _T_1871 = _T_1870 | _T_1815; // @[Mux.scala 27:72] + wire _T_1872 = _T_1871 | _T_1816; // @[Mux.scala 27:72] + wire _T_1873 = _T_1872 | _T_1817; // @[Mux.scala 27:72] + wire mhpmc_inc_r_2 = _T_1593 & _T_1873; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1877 = ~mcountinhibit[6]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme6; // @[Reg.scala 27:20] - wire _T_1874 = mhpme6 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1876 = mhpme6 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1878 = mhpme6 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1880 = mhpme6 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1884 = mhpme6 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1890 = mhpme6 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1895 = mhpme6 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1897 = mhpme6 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1899 = mhpme6 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1901 = mhpme6 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1904 = mhpme6 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1907 = mhpme6 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1910 = mhpme6 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1913 = mhpme6 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1916 = mhpme6 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1917 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1916; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1919 = _T_1060 & _T_1917; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1921 = _T_1919 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1923 = _T_1921 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1924 = mhpme6 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1927 = mhpme6 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1930 = mhpme6 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1933 = mhpme6 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1936 = mhpme6 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1939 = mhpme6 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1942 = mhpme6 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1945 = mhpme6 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1948 = mhpme6 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1951 = mhpme6 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1956 = mhpme6 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1959 = mhpme6 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1962 = mhpme6 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1965 = mhpme6 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1969 = mhpme6 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1971 = mhpme6 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1973 = mhpme6 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1975 = mhpme6 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1977 = mhpme6 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1979 = mhpme6 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1983 = mhpme6 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1987 = mhpme6 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1989 = mhpme6 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1991 = mhpme6 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1995 = mhpme6 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1997 = mhpme6 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1999 = mhpme6 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_2001 = mhpme6 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_2003 = mhpme6 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_2005 = mhpme6 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_2007 = mhpme6 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_2009 = mhpme6 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_2014 = mhpme6 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_2023 = mhpme6 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_2026 = mhpme6 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_2029 = mhpme6 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_2032 = mhpme6 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_2034 = mhpme6 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_2036 = mhpme6 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_2038 = mhpme6 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_2040 = mhpme6 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_2043 = _T_1876 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_2044 = _T_1878 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_2045 = _T_1880 & _T_1034; // @[Mux.scala 27:72] - wire _T_2046 = _T_1884 & _T_1040; // @[Mux.scala 27:72] - wire _T_2047 = _T_1890 & _T_1045; // @[Mux.scala 27:72] - wire _T_2048 = _T_1895 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_2049 = _T_1897 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_2050 = _T_1899 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_2051 = _T_1901 & _T_1054; // @[Mux.scala 27:72] - wire _T_2052 = _T_1904 & _T_1057; // @[Mux.scala 27:72] - wire _T_2053 = _T_1907 & _T_1060; // @[Mux.scala 27:72] - wire _T_2054 = _T_1910 & _T_1063; // @[Mux.scala 27:72] - wire _T_2055 = _T_1913 & _T_1923; // @[Mux.scala 27:72] - wire _T_2056 = _T_1924 & _T_1077; // @[Mux.scala 27:72] - wire _T_2057 = _T_1927 & _T_1080; // @[Mux.scala 27:72] - wire _T_2058 = _T_1930 & _T_1083; // @[Mux.scala 27:72] - wire _T_2059 = _T_1933 & _T_1086; // @[Mux.scala 27:72] - wire _T_2060 = _T_1936 & _T_1089; // @[Mux.scala 27:72] - wire _T_2061 = _T_1939 & _T_1092; // @[Mux.scala 27:72] - wire _T_2062 = _T_1942 & _T_1095; // @[Mux.scala 27:72] - wire _T_2063 = _T_1945 & _T_1098; // @[Mux.scala 27:72] - wire _T_2064 = _T_1948 & _T_1101; // @[Mux.scala 27:72] - wire _T_2065 = _T_1951 & _T_1106; // @[Mux.scala 27:72] - wire _T_2066 = _T_1956 & _T_1109; // @[Mux.scala 27:72] - wire _T_2067 = _T_1959 & _T_1112; // @[Mux.scala 27:72] - wire _T_2068 = _T_1962 & _T_1115; // @[Mux.scala 27:72] - wire _T_2069 = _T_1965 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_2071 = _T_1969 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_2072 = _T_1971 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_2073 = _T_1973 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_2074 = _T_1975 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_2075 = _T_1977 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_2076 = _T_1979 & _T_1133; // @[Mux.scala 27:72] - wire _T_2077 = _T_1983 & _T_1137; // @[Mux.scala 27:72] - wire _T_2078 = _T_1987 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_2079 = _T_1989 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_2080 = _T_1991 & _T_1145; // @[Mux.scala 27:72] - wire _T_2081 = _T_1995 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2082 = _T_1997 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2083 = _T_1999 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_2084 = _T_2001 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2085 = _T_2003 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2086 = _T_2005 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2087 = _T_2007 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2088 = _T_2009 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_2089 = _T_2014 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_2090 = _T_2023 & _T_1176; // @[Mux.scala 27:72] - wire _T_2091 = _T_2026 & _T_1179; // @[Mux.scala 27:72] - wire _T_2092 = _T_2029 & _T_1182; // @[Mux.scala 27:72] - wire _T_2093 = _T_2032 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_2094 = _T_2034 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_2095 = _T_2036 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_2096 = _T_2038 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_2097 = _T_2040 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_2098 = _T_1874 | _T_2043; // @[Mux.scala 27:72] - wire _T_2099 = _T_2098 | _T_2044; // @[Mux.scala 27:72] - wire _T_2100 = _T_2099 | _T_2045; // @[Mux.scala 27:72] - wire _T_2101 = _T_2100 | _T_2046; // @[Mux.scala 27:72] - wire _T_2102 = _T_2101 | _T_2047; // @[Mux.scala 27:72] - wire _T_2103 = _T_2102 | _T_2048; // @[Mux.scala 27:72] - wire _T_2104 = _T_2103 | _T_2049; // @[Mux.scala 27:72] - wire _T_2105 = _T_2104 | _T_2050; // @[Mux.scala 27:72] - wire _T_2106 = _T_2105 | _T_2051; // @[Mux.scala 27:72] - wire _T_2107 = _T_2106 | _T_2052; // @[Mux.scala 27:72] - wire _T_2108 = _T_2107 | _T_2053; // @[Mux.scala 27:72] - wire _T_2109 = _T_2108 | _T_2054; // @[Mux.scala 27:72] - wire _T_2110 = _T_2109 | _T_2055; // @[Mux.scala 27:72] - wire _T_2111 = _T_2110 | _T_2056; // @[Mux.scala 27:72] - wire _T_2112 = _T_2111 | _T_2057; // @[Mux.scala 27:72] - wire _T_2113 = _T_2112 | _T_2058; // @[Mux.scala 27:72] - wire _T_2114 = _T_2113 | _T_2059; // @[Mux.scala 27:72] - wire _T_2115 = _T_2114 | _T_2060; // @[Mux.scala 27:72] - wire _T_2116 = _T_2115 | _T_2061; // @[Mux.scala 27:72] - wire _T_2117 = _T_2116 | _T_2062; // @[Mux.scala 27:72] - wire _T_2118 = _T_2117 | _T_2063; // @[Mux.scala 27:72] - wire _T_2119 = _T_2118 | _T_2064; // @[Mux.scala 27:72] - wire _T_2120 = _T_2119 | _T_2065; // @[Mux.scala 27:72] - wire _T_2121 = _T_2120 | _T_2066; // @[Mux.scala 27:72] - wire _T_2122 = _T_2121 | _T_2067; // @[Mux.scala 27:72] - wire _T_2123 = _T_2122 | _T_2068; // @[Mux.scala 27:72] - wire _T_2124 = _T_2123 | _T_2069; // @[Mux.scala 27:72] - wire _T_2125 = _T_2124 | _T_2050; // @[Mux.scala 27:72] - wire _T_2126 = _T_2125 | _T_2071; // @[Mux.scala 27:72] - wire _T_2127 = _T_2126 | _T_2072; // @[Mux.scala 27:72] - wire _T_2128 = _T_2127 | _T_2073; // @[Mux.scala 27:72] - wire _T_2129 = _T_2128 | _T_2074; // @[Mux.scala 27:72] - wire _T_2130 = _T_2129 | _T_2075; // @[Mux.scala 27:72] - wire _T_2131 = _T_2130 | _T_2076; // @[Mux.scala 27:72] - wire _T_2132 = _T_2131 | _T_2077; // @[Mux.scala 27:72] - wire _T_2133 = _T_2132 | _T_2078; // @[Mux.scala 27:72] - wire _T_2134 = _T_2133 | _T_2079; // @[Mux.scala 27:72] - wire _T_2135 = _T_2134 | _T_2080; // @[Mux.scala 27:72] - wire _T_2136 = _T_2135 | _T_2081; // @[Mux.scala 27:72] - wire _T_2137 = _T_2136 | _T_2082; // @[Mux.scala 27:72] - wire _T_2138 = _T_2137 | _T_2083; // @[Mux.scala 27:72] - wire _T_2139 = _T_2138 | _T_2084; // @[Mux.scala 27:72] - wire _T_2140 = _T_2139 | _T_2085; // @[Mux.scala 27:72] - wire _T_2141 = _T_2140 | _T_2086; // @[Mux.scala 27:72] - wire _T_2142 = _T_2141 | _T_2087; // @[Mux.scala 27:72] - wire _T_2143 = _T_2142 | _T_2088; // @[Mux.scala 27:72] - wire [5:0] _GEN_51 = {{5'd0}, _T_2143}; // @[Mux.scala 27:72] - wire [5:0] _T_2144 = _GEN_51 | _T_2089; // @[Mux.scala 27:72] - wire [5:0] _GEN_52 = {{5'd0}, _T_2090}; // @[Mux.scala 27:72] - wire [5:0] _T_2145 = _T_2144 | _GEN_52; // @[Mux.scala 27:72] - wire [5:0] _GEN_53 = {{5'd0}, _T_2091}; // @[Mux.scala 27:72] - wire [5:0] _T_2146 = _T_2145 | _GEN_53; // @[Mux.scala 27:72] - wire [5:0] _GEN_54 = {{5'd0}, _T_2092}; // @[Mux.scala 27:72] - wire [5:0] _T_2147 = _T_2146 | _GEN_54; // @[Mux.scala 27:72] - wire [5:0] _GEN_55 = {{5'd0}, _T_2093}; // @[Mux.scala 27:72] - wire [5:0] _T_2148 = _T_2147 | _GEN_55; // @[Mux.scala 27:72] - wire [5:0] _GEN_56 = {{5'd0}, _T_2094}; // @[Mux.scala 27:72] - wire [5:0] _T_2149 = _T_2148 | _GEN_56; // @[Mux.scala 27:72] - wire [5:0] _GEN_57 = {{5'd0}, _T_2095}; // @[Mux.scala 27:72] - wire [5:0] _T_2150 = _T_2149 | _GEN_57; // @[Mux.scala 27:72] - wire [5:0] _GEN_58 = {{5'd0}, _T_2096}; // @[Mux.scala 27:72] - wire [5:0] _T_2151 = _T_2150 | _GEN_58; // @[Mux.scala 27:72] - wire [5:0] _GEN_59 = {{5'd0}, _T_2097}; // @[Mux.scala 27:72] - wire [5:0] _T_2152 = _T_2151 | _GEN_59; // @[Mux.scala 27:72] - wire [5:0] _GEN_60 = {{5'd0}, _T_1873}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_2154 = _GEN_60 & _T_2152; // @[el2_dec_tlu_ctl.scala 2351:45] - reg mhpmc_inc_r_d1_0; // @[el2_dec_tlu_ctl.scala 2413:54] - reg mhpmc_inc_r_d1_1; // @[el2_dec_tlu_ctl.scala 2414:54] - reg mhpmc_inc_r_d1_2; // @[el2_dec_tlu_ctl.scala 2415:54] - reg mhpmc_inc_r_d1_3; // @[el2_dec_tlu_ctl.scala 2416:54] - reg perfcnt_halted_d1; // @[el2_dec_tlu_ctl.scala 2417:57] - wire perfcnt_halted = _T_83 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2420:68] - wire _T_2164 = ~_T_83; // @[el2_dec_tlu_ctl.scala 2421:38] - wire [3:0] _T_2166 = _T_2164 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_2173 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] - wire [3:0] perfcnt_during_sleep = _T_2166 & _T_2173; // @[el2_dec_tlu_ctl.scala 2421:87] - wire _T_2175 = ~perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2423:68] - wire _T_2176 = perfcnt_halted_d1 & _T_2175; // @[el2_dec_tlu_ctl.scala 2423:66] - wire _T_2177 = ~_T_2176; // @[el2_dec_tlu_ctl.scala 2423:46] - wire _T_2180 = ~perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2424:68] - wire _T_2181 = perfcnt_halted_d1 & _T_2180; // @[el2_dec_tlu_ctl.scala 2424:66] - wire _T_2182 = ~_T_2181; // @[el2_dec_tlu_ctl.scala 2424:46] - wire _T_2185 = ~perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2425:68] - wire _T_2186 = perfcnt_halted_d1 & _T_2185; // @[el2_dec_tlu_ctl.scala 2425:66] - wire _T_2187 = ~_T_2186; // @[el2_dec_tlu_ctl.scala 2425:46] - wire _T_2190 = ~perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2426:68] - wire _T_2191 = perfcnt_halted_d1 & _T_2190; // @[el2_dec_tlu_ctl.scala 2426:66] - wire _T_2192 = ~_T_2191; // @[el2_dec_tlu_ctl.scala 2426:46] - wire _T_2195 = io_dec_csr_wraddr_r == 12'hb03; // @[el2_dec_tlu_ctl.scala 2432:73] - wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2195; // @[el2_dec_tlu_ctl.scala 2432:44] - wire _T_2196 = ~perfcnt_halted; // @[el2_dec_tlu_ctl.scala 2433:24] - wire _T_2198 = _T_2196 | perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2433:40] - wire mhpmc_inc_r_0 = _T_1305[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2199 = |mhpmc_inc_r_0; // @[el2_dec_tlu_ctl.scala 2433:87] - wire mhpmc3_wr_en1 = _T_2198 & _T_2199; // @[el2_dec_tlu_ctl.scala 2433:67] + wire _T_1878 = mhpme6 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1880 = mhpme6 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1882 = mhpme6 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1884 = mhpme6 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1888 = mhpme6 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1894 = mhpme6 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1899 = mhpme6 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1901 = mhpme6 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1903 = mhpme6 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1905 = mhpme6 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1908 = mhpme6 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1911 = mhpme6 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1914 = mhpme6 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1917 = mhpme6 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1921 = mhpme6 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1926 = mhpme6 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1929 = mhpme6 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1932 = mhpme6 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1935 = mhpme6 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1938 = mhpme6 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1941 = mhpme6 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1944 = mhpme6 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1947 = mhpme6 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1950 = mhpme6 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1953 = mhpme6 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1958 = mhpme6 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1961 = mhpme6 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1964 = mhpme6 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1967 = mhpme6 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1971 = mhpme6 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1973 = mhpme6 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1975 = mhpme6 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1977 = mhpme6 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1979 = mhpme6 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1981 = mhpme6 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1985 = mhpme6 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1989 = mhpme6 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1991 = mhpme6 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1993 = mhpme6 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1997 = mhpme6 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1999 = mhpme6 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_2001 = mhpme6 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_2003 = mhpme6 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_2005 = mhpme6 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_2007 = mhpme6 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_2009 = mhpme6 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_2011 = mhpme6 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_2016 = mhpme6 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_2026 = mhpme6 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_2029 = mhpme6 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_2032 = mhpme6 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_2035 = mhpme6 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_2037 = mhpme6 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_2039 = mhpme6 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_2041 = mhpme6 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_2043 = mhpme6 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_2046 = _T_1880 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_2047 = _T_1882 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_2048 = _T_1884 & _T_1035; // @[Mux.scala 27:72] + wire _T_2049 = _T_1888 & _T_1041; // @[Mux.scala 27:72] + wire _T_2050 = _T_1894 & _T_1046; // @[Mux.scala 27:72] + wire _T_2051 = _T_1899 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_2052 = _T_1901 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_2053 = _T_1903 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_2054 = _T_1905 & _T_1055; // @[Mux.scala 27:72] + wire _T_2055 = _T_1908 & _T_1058; // @[Mux.scala 27:72] + wire _T_2056 = _T_1911 & _T_1061; // @[Mux.scala 27:72] + wire _T_2057 = _T_1914 & _T_1064; // @[Mux.scala 27:72] + wire _T_2058 = _T_1917 & _T_1068; // @[Mux.scala 27:72] + wire _T_2059 = _T_1921 & _T_1073; // @[Mux.scala 27:72] + wire _T_2060 = _T_1926 & _T_1076; // @[Mux.scala 27:72] + wire _T_2061 = _T_1929 & _T_1079; // @[Mux.scala 27:72] + wire _T_2062 = _T_1932 & _T_1082; // @[Mux.scala 27:72] + wire _T_2063 = _T_1935 & _T_1085; // @[Mux.scala 27:72] + wire _T_2064 = _T_1938 & _T_1088; // @[Mux.scala 27:72] + wire _T_2065 = _T_1941 & _T_1091; // @[Mux.scala 27:72] + wire _T_2066 = _T_1944 & _T_1094; // @[Mux.scala 27:72] + wire _T_2067 = _T_1947 & _T_1097; // @[Mux.scala 27:72] + wire _T_2068 = _T_1950 & _T_1100; // @[Mux.scala 27:72] + wire _T_2069 = _T_1953 & _T_1105; // @[Mux.scala 27:72] + wire _T_2070 = _T_1958 & _T_1108; // @[Mux.scala 27:72] + wire _T_2071 = _T_1961 & _T_1111; // @[Mux.scala 27:72] + wire _T_2072 = _T_1964 & _T_1114; // @[Mux.scala 27:72] + wire _T_2073 = _T_1967 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_2075 = _T_1971 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_2076 = _T_1973 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_2077 = _T_1975 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_2078 = _T_1977 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_2079 = _T_1979 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_2080 = _T_1981 & _T_1132; // @[Mux.scala 27:72] + wire _T_2081 = _T_1985 & _T_1136; // @[Mux.scala 27:72] + wire _T_2082 = _T_1989 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_2083 = _T_1991 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_2084 = _T_1993 & _T_1144; // @[Mux.scala 27:72] + wire _T_2085 = _T_1997 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2086 = _T_1999 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2087 = _T_2001 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_2088 = _T_2003 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2089 = _T_2005 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2090 = _T_2007 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2091 = _T_2009 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2092 = _T_2011 & _T_1163; // @[Mux.scala 27:72] + wire _T_2093 = _T_2016 & _T_1173; // @[Mux.scala 27:72] + wire _T_2094 = _T_2026 & _T_1176; // @[Mux.scala 27:72] + wire _T_2095 = _T_2029 & _T_1179; // @[Mux.scala 27:72] + wire _T_2096 = _T_2032 & _T_1182; // @[Mux.scala 27:72] + wire _T_2097 = _T_2035 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_2098 = _T_2037 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_2099 = _T_2039 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_2100 = _T_2041 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_2101 = _T_2043 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_2102 = _T_1878 | _T_2046; // @[Mux.scala 27:72] + wire _T_2103 = _T_2102 | _T_2047; // @[Mux.scala 27:72] + wire _T_2104 = _T_2103 | _T_2048; // @[Mux.scala 27:72] + wire _T_2105 = _T_2104 | _T_2049; // @[Mux.scala 27:72] + wire _T_2106 = _T_2105 | _T_2050; // @[Mux.scala 27:72] + wire _T_2107 = _T_2106 | _T_2051; // @[Mux.scala 27:72] + wire _T_2108 = _T_2107 | _T_2052; // @[Mux.scala 27:72] + wire _T_2109 = _T_2108 | _T_2053; // @[Mux.scala 27:72] + wire _T_2110 = _T_2109 | _T_2054; // @[Mux.scala 27:72] + wire _T_2111 = _T_2110 | _T_2055; // @[Mux.scala 27:72] + wire _T_2112 = _T_2111 | _T_2056; // @[Mux.scala 27:72] + wire _T_2113 = _T_2112 | _T_2057; // @[Mux.scala 27:72] + wire _T_2114 = _T_2113 | _T_2058; // @[Mux.scala 27:72] + wire _T_2115 = _T_2114 | _T_2059; // @[Mux.scala 27:72] + wire _T_2116 = _T_2115 | _T_2060; // @[Mux.scala 27:72] + wire _T_2117 = _T_2116 | _T_2061; // @[Mux.scala 27:72] + wire _T_2118 = _T_2117 | _T_2062; // @[Mux.scala 27:72] + wire _T_2119 = _T_2118 | _T_2063; // @[Mux.scala 27:72] + wire _T_2120 = _T_2119 | _T_2064; // @[Mux.scala 27:72] + wire _T_2121 = _T_2120 | _T_2065; // @[Mux.scala 27:72] + wire _T_2122 = _T_2121 | _T_2066; // @[Mux.scala 27:72] + wire _T_2123 = _T_2122 | _T_2067; // @[Mux.scala 27:72] + wire _T_2124 = _T_2123 | _T_2068; // @[Mux.scala 27:72] + wire _T_2125 = _T_2124 | _T_2069; // @[Mux.scala 27:72] + wire _T_2126 = _T_2125 | _T_2070; // @[Mux.scala 27:72] + wire _T_2127 = _T_2126 | _T_2071; // @[Mux.scala 27:72] + wire _T_2128 = _T_2127 | _T_2072; // @[Mux.scala 27:72] + wire _T_2129 = _T_2128 | _T_2073; // @[Mux.scala 27:72] + wire _T_2130 = _T_2129 | _T_2053; // @[Mux.scala 27:72] + wire _T_2131 = _T_2130 | _T_2075; // @[Mux.scala 27:72] + wire _T_2132 = _T_2131 | _T_2076; // @[Mux.scala 27:72] + wire _T_2133 = _T_2132 | _T_2077; // @[Mux.scala 27:72] + wire _T_2134 = _T_2133 | _T_2078; // @[Mux.scala 27:72] + wire _T_2135 = _T_2134 | _T_2079; // @[Mux.scala 27:72] + wire _T_2136 = _T_2135 | _T_2080; // @[Mux.scala 27:72] + wire _T_2137 = _T_2136 | _T_2081; // @[Mux.scala 27:72] + wire _T_2138 = _T_2137 | _T_2082; // @[Mux.scala 27:72] + wire _T_2139 = _T_2138 | _T_2083; // @[Mux.scala 27:72] + wire _T_2140 = _T_2139 | _T_2084; // @[Mux.scala 27:72] + wire _T_2141 = _T_2140 | _T_2085; // @[Mux.scala 27:72] + wire _T_2142 = _T_2141 | _T_2086; // @[Mux.scala 27:72] + wire _T_2143 = _T_2142 | _T_2087; // @[Mux.scala 27:72] + wire _T_2144 = _T_2143 | _T_2088; // @[Mux.scala 27:72] + wire _T_2145 = _T_2144 | _T_2089; // @[Mux.scala 27:72] + wire _T_2146 = _T_2145 | _T_2090; // @[Mux.scala 27:72] + wire _T_2147 = _T_2146 | _T_2091; // @[Mux.scala 27:72] + wire _T_2148 = _T_2147 | _T_2092; // @[Mux.scala 27:72] + wire _T_2149 = _T_2148 | _T_2093; // @[Mux.scala 27:72] + wire _T_2150 = _T_2149 | _T_2094; // @[Mux.scala 27:72] + wire _T_2151 = _T_2150 | _T_2095; // @[Mux.scala 27:72] + wire _T_2152 = _T_2151 | _T_2096; // @[Mux.scala 27:72] + wire _T_2153 = _T_2152 | _T_2097; // @[Mux.scala 27:72] + wire _T_2154 = _T_2153 | _T_2098; // @[Mux.scala 27:72] + wire _T_2155 = _T_2154 | _T_2099; // @[Mux.scala 27:72] + wire _T_2156 = _T_2155 | _T_2100; // @[Mux.scala 27:72] + wire _T_2157 = _T_2156 | _T_2101; // @[Mux.scala 27:72] + wire mhpmc_inc_r_3 = _T_1877 & _T_2157; // @[el2_dec_tlu_ctl.scala 2354:44] + reg mhpmc_inc_r_d1_0; // @[el2_dec_tlu_ctl.scala 2415:53] + reg mhpmc_inc_r_d1_1; // @[el2_dec_tlu_ctl.scala 2416:53] + reg mhpmc_inc_r_d1_2; // @[el2_dec_tlu_ctl.scala 2417:53] + reg mhpmc_inc_r_d1_3; // @[el2_dec_tlu_ctl.scala 2418:53] + reg perfcnt_halted_d1; // @[el2_dec_tlu_ctl.scala 2419:56] + wire perfcnt_halted = _T_85 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2422:67] + wire _T_2169 = ~_T_85; // @[el2_dec_tlu_ctl.scala 2423:37] + wire [3:0] _T_2171 = _T_2169 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_2178 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] + wire [3:0] perfcnt_during_sleep = _T_2171 & _T_2178; // @[el2_dec_tlu_ctl.scala 2423:86] + wire _T_2180 = ~perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2425:67] + wire _T_2181 = perfcnt_halted_d1 & _T_2180; // @[el2_dec_tlu_ctl.scala 2425:65] + wire _T_2182 = ~_T_2181; // @[el2_dec_tlu_ctl.scala 2425:45] + wire _T_2185 = ~perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2426:67] + wire _T_2186 = perfcnt_halted_d1 & _T_2185; // @[el2_dec_tlu_ctl.scala 2426:65] + wire _T_2187 = ~_T_2186; // @[el2_dec_tlu_ctl.scala 2426:45] + wire _T_2190 = ~perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2427:67] + wire _T_2191 = perfcnt_halted_d1 & _T_2190; // @[el2_dec_tlu_ctl.scala 2427:65] + wire _T_2192 = ~_T_2191; // @[el2_dec_tlu_ctl.scala 2427:45] + wire _T_2195 = ~perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2428:67] + wire _T_2196 = perfcnt_halted_d1 & _T_2195; // @[el2_dec_tlu_ctl.scala 2428:65] + wire _T_2197 = ~_T_2196; // @[el2_dec_tlu_ctl.scala 2428:45] + wire _T_2200 = io_dec_csr_wraddr_r == 12'hb03; // @[el2_dec_tlu_ctl.scala 2434:72] + wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2200; // @[el2_dec_tlu_ctl.scala 2434:43] + wire _T_2201 = ~perfcnt_halted; // @[el2_dec_tlu_ctl.scala 2435:23] + wire _T_2203 = _T_2201 | perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2435:39] + wire _T_2204 = |mhpmc_inc_r_0; // @[el2_dec_tlu_ctl.scala 2435:86] + wire mhpmc3_wr_en1 = _T_2203 & _T_2204; // @[el2_dec_tlu_ctl.scala 2435:66] reg [31:0] mhpmc3h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc3; // @[el2_lib.scala 514:16] - wire [63:0] _T_2202 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] - wire [63:0] _T_2203 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] - wire [63:0] mhpmc3_incr = _T_2202 + _T_2203; // @[el2_dec_tlu_ctl.scala 2437:50] - wire _T_2211 = io_dec_csr_wraddr_r == 12'hb83; // @[el2_dec_tlu_ctl.scala 2442:74] - wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2211; // @[el2_dec_tlu_ctl.scala 2442:45] - wire _T_2217 = io_dec_csr_wraddr_r == 12'hb04; // @[el2_dec_tlu_ctl.scala 2451:73] - wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2217; // @[el2_dec_tlu_ctl.scala 2451:44] - wire _T_2220 = _T_2196 | perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2452:40] - wire mhpmc_inc_r_1 = _T_1588[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2221 = |mhpmc_inc_r_1; // @[el2_dec_tlu_ctl.scala 2452:87] - wire mhpmc4_wr_en1 = _T_2220 & _T_2221; // @[el2_dec_tlu_ctl.scala 2452:67] + wire [63:0] _T_2207 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] + wire [63:0] _T_2208 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] + wire [63:0] mhpmc3_incr = _T_2207 + _T_2208; // @[el2_dec_tlu_ctl.scala 2439:49] + wire _T_2216 = io_dec_csr_wraddr_r == 12'hb83; // @[el2_dec_tlu_ctl.scala 2444:73] + wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2216; // @[el2_dec_tlu_ctl.scala 2444:44] + wire _T_2222 = io_dec_csr_wraddr_r == 12'hb04; // @[el2_dec_tlu_ctl.scala 2453:72] + wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2222; // @[el2_dec_tlu_ctl.scala 2453:43] + wire _T_2225 = _T_2201 | perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2454:39] + wire _T_2226 = |mhpmc_inc_r_1; // @[el2_dec_tlu_ctl.scala 2454:86] + wire mhpmc4_wr_en1 = _T_2225 & _T_2226; // @[el2_dec_tlu_ctl.scala 2454:66] reg [31:0] mhpmc4h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc4; // @[el2_lib.scala 514:16] - wire [63:0] _T_2224 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] - wire [63:0] _T_2225 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] - wire [63:0] mhpmc4_incr = _T_2224 + _T_2225; // @[el2_dec_tlu_ctl.scala 2457:50] - wire _T_2234 = io_dec_csr_wraddr_r == 12'hb84; // @[el2_dec_tlu_ctl.scala 2461:74] - wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2234; // @[el2_dec_tlu_ctl.scala 2461:45] - wire _T_2240 = io_dec_csr_wraddr_r == 12'hb05; // @[el2_dec_tlu_ctl.scala 2470:73] - wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2240; // @[el2_dec_tlu_ctl.scala 2470:44] - wire _T_2243 = _T_2196 | perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2471:40] - wire mhpmc_inc_r_2 = _T_1871[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2244 = |mhpmc_inc_r_2; // @[el2_dec_tlu_ctl.scala 2471:87] - wire mhpmc5_wr_en1 = _T_2243 & _T_2244; // @[el2_dec_tlu_ctl.scala 2471:67] + wire [63:0] _T_2229 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] + wire [63:0] _T_2230 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] + wire [63:0] mhpmc4_incr = _T_2229 + _T_2230; // @[el2_dec_tlu_ctl.scala 2459:49] + wire _T_2239 = io_dec_csr_wraddr_r == 12'hb84; // @[el2_dec_tlu_ctl.scala 2463:73] + wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2239; // @[el2_dec_tlu_ctl.scala 2463:44] + wire _T_2245 = io_dec_csr_wraddr_r == 12'hb05; // @[el2_dec_tlu_ctl.scala 2472:72] + wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2245; // @[el2_dec_tlu_ctl.scala 2472:43] + wire _T_2248 = _T_2201 | perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2473:39] + wire _T_2249 = |mhpmc_inc_r_2; // @[el2_dec_tlu_ctl.scala 2473:86] + wire mhpmc5_wr_en1 = _T_2248 & _T_2249; // @[el2_dec_tlu_ctl.scala 2473:66] reg [31:0] mhpmc5h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc5; // @[el2_lib.scala 514:16] - wire [63:0] _T_2247 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] - wire [63:0] _T_2248 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] - wire [63:0] mhpmc5_incr = _T_2247 + _T_2248; // @[el2_dec_tlu_ctl.scala 2474:50] - wire _T_2256 = io_dec_csr_wraddr_r == 12'hb85; // @[el2_dec_tlu_ctl.scala 2479:74] - wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2256; // @[el2_dec_tlu_ctl.scala 2479:45] - wire _T_2262 = io_dec_csr_wraddr_r == 12'hb06; // @[el2_dec_tlu_ctl.scala 2488:73] - wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2262; // @[el2_dec_tlu_ctl.scala 2488:44] - wire _T_2265 = _T_2196 | perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2489:40] - wire mhpmc_inc_r_3 = _T_2154[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2266 = |mhpmc_inc_r_3; // @[el2_dec_tlu_ctl.scala 2489:87] - wire mhpmc6_wr_en1 = _T_2265 & _T_2266; // @[el2_dec_tlu_ctl.scala 2489:67] + wire [63:0] _T_2252 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] + wire [63:0] _T_2253 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] + wire [63:0] mhpmc5_incr = _T_2252 + _T_2253; // @[el2_dec_tlu_ctl.scala 2476:49] + wire _T_2261 = io_dec_csr_wraddr_r == 12'hb85; // @[el2_dec_tlu_ctl.scala 2481:73] + wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2261; // @[el2_dec_tlu_ctl.scala 2481:44] + wire _T_2267 = io_dec_csr_wraddr_r == 12'hb06; // @[el2_dec_tlu_ctl.scala 2490:72] + wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2267; // @[el2_dec_tlu_ctl.scala 2490:43] + wire _T_2270 = _T_2201 | perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2491:39] + wire _T_2271 = |mhpmc_inc_r_3; // @[el2_dec_tlu_ctl.scala 2491:86] + wire mhpmc6_wr_en1 = _T_2270 & _T_2271; // @[el2_dec_tlu_ctl.scala 2491:66] reg [31:0] mhpmc6h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc6; // @[el2_lib.scala 514:16] - wire [63:0] _T_2269 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] - wire [63:0] _T_2270 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] - wire [63:0] mhpmc6_incr = _T_2269 + _T_2270; // @[el2_dec_tlu_ctl.scala 2492:50] - wire _T_2278 = io_dec_csr_wraddr_r == 12'hb86; // @[el2_dec_tlu_ctl.scala 2497:74] - wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2278; // @[el2_dec_tlu_ctl.scala 2497:45] - wire _T_2284 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[el2_dec_tlu_ctl.scala 2508:57] - wire _T_2286 = |io_dec_csr_wrdata_r[31:10]; // @[el2_dec_tlu_ctl.scala 2508:103] - wire _T_2287 = _T_2284 | _T_2286; // @[el2_dec_tlu_ctl.scala 2508:72] - wire _T_2290 = io_dec_csr_wraddr_r == 12'h323; // @[el2_dec_tlu_ctl.scala 2510:71] - wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2290; // @[el2_dec_tlu_ctl.scala 2510:42] - wire _T_2294 = io_dec_csr_wraddr_r == 12'h324; // @[el2_dec_tlu_ctl.scala 2517:71] - wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2294; // @[el2_dec_tlu_ctl.scala 2517:42] - wire _T_2298 = io_dec_csr_wraddr_r == 12'h325; // @[el2_dec_tlu_ctl.scala 2524:71] - wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2298; // @[el2_dec_tlu_ctl.scala 2524:42] - wire _T_2302 = io_dec_csr_wraddr_r == 12'h326; // @[el2_dec_tlu_ctl.scala 2531:71] - wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2302; // @[el2_dec_tlu_ctl.scala 2531:42] - wire _T_2306 = io_dec_csr_wraddr_r == 12'h320; // @[el2_dec_tlu_ctl.scala 2548:78] - wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2306; // @[el2_dec_tlu_ctl.scala 2548:49] - wire _T_2318 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2563:52] - wire _T_2319 = _T_2318 | io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2563:79] - wire _T_2320 = _T_2319 | io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 2563:105] - wire _T_2321 = _T_2320 | io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 2563:131] - wire _T_2322 = _T_2321 | io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 2564:33] - reg _T_2325; // @[el2_dec_tlu_ctl.scala 2566:63] - wire _T_2326 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 2567:92] - wire _T_2327 = ~io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 2567:138] - wire _T_2328 = io_trigger_hit_r_d1 & _T_2327; // @[el2_dec_tlu_ctl.scala 2567:136] - reg _T_2330; // @[el2_dec_tlu_ctl.scala 2567:63] - reg [4:0] _T_2331; // @[el2_dec_tlu_ctl.scala 2568:63] - reg _T_2332; // @[el2_dec_tlu_ctl.scala 2569:63] - wire [31:0] _T_2338 = {io_core_id,4'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2347 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2352 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2365 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2378 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2390 = {io_mepc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2395 = {28'h0,mscause}; // @[Cat.scala 29:58] - wire [31:0] _T_2403 = {meivt,10'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2409 = {28'h0,meicurpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2412 = {28'h0,meicidpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2415 = {28'h0,meipt}; // @[Cat.scala 29:58] - wire [31:0] _T_2418 = {23'h0,mcgc}; // @[Cat.scala 29:58] - wire [31:0] _T_2421 = {13'h0,_T_348,4'h0,mfdc_int[11:7],_T_351,mfdc_int[5:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2425 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] - wire [31:0] _T_2427 = {io_dpc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2443 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2446 = {30'h0,mtsel}; // @[Cat.scala 29:58] - wire [31:0] _T_2475 = {26'h0,mfdht}; // @[Cat.scala 29:58] - wire [31:0] _T_2478 = {30'h0,mfdhs}; // @[Cat.scala 29:58] - wire [31:0] _T_2481 = {22'h0,mhpme3}; // @[Cat.scala 29:58] - wire [31:0] _T_2484 = {22'h0,mhpme4}; // @[Cat.scala 29:58] - wire [31:0] _T_2487 = {22'h0,mhpme5}; // @[Cat.scala 29:58] - wire [31:0] _T_2490 = {22'h0,mhpme6}; // @[Cat.scala 29:58] - wire [31:0] _T_2493 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] - wire [31:0] _T_2496 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2499 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2500 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2501 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2502 = io_csr_pkt_csr_mimpid ? 32'h2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2503 = io_csr_pkt_csr_mhartid ? _T_2338 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2504 = io_csr_pkt_csr_mstatus ? _T_2347 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2505 = io_csr_pkt_csr_mtvec ? _T_2352 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2506 = io_csr_pkt_csr_mip ? _T_2365 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2507 = io_csr_pkt_csr_mie ? _T_2378 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2508 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2509 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2510 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2511 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2512 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2513 = io_csr_pkt_csr_mepc ? _T_2390 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2514 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2515 = io_csr_pkt_csr_mscause ? _T_2395 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2516 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2517 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2518 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2519 = io_csr_pkt_csr_meivt ? _T_2403 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2520 = io_csr_pkt_csr_meihap ? _T_615 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2521 = io_csr_pkt_csr_meicurpl ? _T_2409 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2522 = io_csr_pkt_csr_meicidpl ? _T_2412 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2523 = io_csr_pkt_csr_meipt ? _T_2415 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2524 = io_csr_pkt_csr_mcgc ? _T_2418 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2525 = io_csr_pkt_csr_mfdc ? _T_2421 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2526 = io_csr_pkt_csr_dcsr ? _T_2425 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2527 = io_csr_pkt_csr_dpc ? _T_2427 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2528 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2529 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2530 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2531 = io_csr_pkt_csr_dicawics ? _T_2443 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2532 = io_csr_pkt_csr_mtsel ? _T_2446 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2533 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2534 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2535 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2536 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2537 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2538 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2539 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2540 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2541 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2542 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2543 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2546 = io_csr_pkt_csr_mfdht ? _T_2475 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2547 = io_csr_pkt_csr_mfdhs ? _T_2478 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2548 = io_csr_pkt_csr_mhpme3 ? _T_2481 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2549 = io_csr_pkt_csr_mhpme4 ? _T_2484 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2550 = io_csr_pkt_csr_mhpme5 ? _T_2487 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2551 = io_csr_pkt_csr_mhpme6 ? _T_2490 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2552 = io_csr_pkt_csr_mcountinhibit ? _T_2493 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2553 = io_csr_pkt_csr_mpmc ? _T_2496 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2554 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2555 = _T_2499 | _T_2500; // @[Mux.scala 27:72] - wire [31:0] _T_2556 = _T_2555 | _T_2501; // @[Mux.scala 27:72] - wire [31:0] _T_2557 = _T_2556 | _T_2502; // @[Mux.scala 27:72] - wire [31:0] _T_2558 = _T_2557 | _T_2503; // @[Mux.scala 27:72] - wire [31:0] _T_2559 = _T_2558 | _T_2504; // @[Mux.scala 27:72] - wire [31:0] _T_2560 = _T_2559 | _T_2505; // @[Mux.scala 27:72] + wire [63:0] _T_2274 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] + wire [63:0] _T_2275 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] + wire [63:0] mhpmc6_incr = _T_2274 + _T_2275; // @[el2_dec_tlu_ctl.scala 2494:49] + wire _T_2283 = io_dec_csr_wraddr_r == 12'hb86; // @[el2_dec_tlu_ctl.scala 2499:73] + wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2283; // @[el2_dec_tlu_ctl.scala 2499:44] + wire _T_2289 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[el2_dec_tlu_ctl.scala 2510:56] + wire _T_2291 = |io_dec_csr_wrdata_r[31:10]; // @[el2_dec_tlu_ctl.scala 2510:102] + wire _T_2292 = _T_2289 | _T_2291; // @[el2_dec_tlu_ctl.scala 2510:71] + wire _T_2295 = io_dec_csr_wraddr_r == 12'h323; // @[el2_dec_tlu_ctl.scala 2512:70] + wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2295; // @[el2_dec_tlu_ctl.scala 2512:41] + wire _T_2299 = io_dec_csr_wraddr_r == 12'h324; // @[el2_dec_tlu_ctl.scala 2519:70] + wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2299; // @[el2_dec_tlu_ctl.scala 2519:41] + wire _T_2303 = io_dec_csr_wraddr_r == 12'h325; // @[el2_dec_tlu_ctl.scala 2526:70] + wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2303; // @[el2_dec_tlu_ctl.scala 2526:41] + wire _T_2307 = io_dec_csr_wraddr_r == 12'h326; // @[el2_dec_tlu_ctl.scala 2533:70] + wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2307; // @[el2_dec_tlu_ctl.scala 2533:41] + wire _T_2311 = io_dec_csr_wraddr_r == 12'h320; // @[el2_dec_tlu_ctl.scala 2550:77] + wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2311; // @[el2_dec_tlu_ctl.scala 2550:48] + wire _T_2323 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2565:51] + wire _T_2324 = _T_2323 | io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2565:78] + wire _T_2325 = _T_2324 | io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 2565:104] + wire _T_2326 = _T_2325 | io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 2565:130] + wire _T_2327 = _T_2326 | io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 2566:32] + reg _T_2330; // @[el2_dec_tlu_ctl.scala 2568:62] + wire _T_2331 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 2569:91] + wire _T_2332 = ~io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 2569:137] + wire _T_2333 = io_trigger_hit_r_d1 & _T_2332; // @[el2_dec_tlu_ctl.scala 2569:135] + reg _T_2335; // @[el2_dec_tlu_ctl.scala 2569:62] + reg [4:0] _T_2336; // @[el2_dec_tlu_ctl.scala 2570:62] + reg _T_2337; // @[el2_dec_tlu_ctl.scala 2571:62] + wire [31:0] _T_2343 = {io_core_id,4'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2352 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2357 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2370 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2383 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2395 = {io_mepc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2400 = {28'h0,mscause}; // @[Cat.scala 29:58] + wire [31:0] _T_2408 = {meivt,10'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2411 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2414 = {28'h0,meicurpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2417 = {28'h0,meicidpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2420 = {28'h0,meipt}; // @[Cat.scala 29:58] + wire [31:0] _T_2423 = {23'h0,mcgc}; // @[Cat.scala 29:58] + wire [31:0] _T_2426 = {13'h0,_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2430 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] + wire [31:0] _T_2432 = {io_dpc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2448 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2451 = {30'h0,mtsel}; // @[Cat.scala 29:58] + wire [31:0] _T_2480 = {26'h0,mfdht}; // @[Cat.scala 29:58] + wire [31:0] _T_2483 = {30'h0,mfdhs}; // @[Cat.scala 29:58] + wire [31:0] _T_2486 = {22'h0,mhpme3}; // @[Cat.scala 29:58] + wire [31:0] _T_2489 = {22'h0,mhpme4}; // @[Cat.scala 29:58] + wire [31:0] _T_2492 = {22'h0,mhpme5}; // @[Cat.scala 29:58] + wire [31:0] _T_2495 = {22'h0,mhpme6}; // @[Cat.scala 29:58] + wire [31:0] _T_2498 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] + wire [31:0] _T_2501 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2504 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2505 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2506 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2507 = io_csr_pkt_csr_mimpid ? 32'h2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2508 = io_csr_pkt_csr_mhartid ? _T_2343 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2509 = io_csr_pkt_csr_mstatus ? _T_2352 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2510 = io_csr_pkt_csr_mtvec ? _T_2357 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2511 = io_csr_pkt_csr_mip ? _T_2370 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2512 = io_csr_pkt_csr_mie ? _T_2383 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2513 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2514 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2515 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2516 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2517 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2518 = io_csr_pkt_csr_mepc ? _T_2395 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2519 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2520 = io_csr_pkt_csr_mscause ? _T_2400 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2521 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2522 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2523 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2524 = io_csr_pkt_csr_meivt ? _T_2408 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2525 = io_csr_pkt_csr_meihap ? _T_2411 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2526 = io_csr_pkt_csr_meicurpl ? _T_2414 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2527 = io_csr_pkt_csr_meicidpl ? _T_2417 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2528 = io_csr_pkt_csr_meipt ? _T_2420 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2529 = io_csr_pkt_csr_mcgc ? _T_2423 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2530 = io_csr_pkt_csr_mfdc ? _T_2426 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2531 = io_csr_pkt_csr_dcsr ? _T_2430 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2532 = io_csr_pkt_csr_dpc ? _T_2432 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2533 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2534 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2535 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2536 = io_csr_pkt_csr_dicawics ? _T_2448 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2537 = io_csr_pkt_csr_mtsel ? _T_2451 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2538 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2539 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2540 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2541 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2542 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2543 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2546 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2547 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2548 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2549 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2550 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2551 = io_csr_pkt_csr_mfdht ? _T_2480 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2552 = io_csr_pkt_csr_mfdhs ? _T_2483 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2553 = io_csr_pkt_csr_mhpme3 ? _T_2486 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2554 = io_csr_pkt_csr_mhpme4 ? _T_2489 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2555 = io_csr_pkt_csr_mhpme5 ? _T_2492 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2556 = io_csr_pkt_csr_mhpme6 ? _T_2495 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2557 = io_csr_pkt_csr_mcountinhibit ? _T_2498 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2558 = io_csr_pkt_csr_mpmc ? _T_2501 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2559 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2560 = _T_2504 | _T_2505; // @[Mux.scala 27:72] wire [31:0] _T_2561 = _T_2560 | _T_2506; // @[Mux.scala 27:72] wire [31:0] _T_2562 = _T_2561 | _T_2507; // @[Mux.scala 27:72] wire [31:0] _T_2563 = _T_2562 | _T_2508; // @[Mux.scala 27:72] @@ -7254,6 +7196,11 @@ module csr_tlu( wire [31:0] _T_2606 = _T_2605 | _T_2551; // @[Mux.scala 27:72] wire [31:0] _T_2607 = _T_2606 | _T_2552; // @[Mux.scala 27:72] wire [31:0] _T_2608 = _T_2607 | _T_2553; // @[Mux.scala 27:72] + wire [31:0] _T_2609 = _T_2608 | _T_2554; // @[Mux.scala 27:72] + wire [31:0] _T_2610 = _T_2609 | _T_2555; // @[Mux.scala 27:72] + wire [31:0] _T_2611 = _T_2610 | _T_2556; // @[Mux.scala 27:72] + wire [31:0] _T_2612 = _T_2611 | _T_2557; // @[Mux.scala 27:72] + wire [31:0] _T_2613 = _T_2612 | _T_2558; // @[Mux.scala 27:72] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -7464,88 +7411,88 @@ module csr_tlu( .io_en(rvclkhdr_34_io_en), .io_scan_mode(rvclkhdr_34_io_scan_mode) ); - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_762,dicad0[31:0]}; // @[el2_dec_tlu_ctl.scala 2232:65] - assign io_dec_tlu_ic_diag_pkt_icache_dicawics = dicawics; // @[el2_dec_tlu_ctl.scala 2235:42] - assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2243:42] - assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2244:42] - assign io_trigger_pkt_any_0_select = io_mtdata1_t_0[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_0_match_pkt = io_mtdata1_t_0[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_0_store = io_mtdata1_t_0[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_0_load = io_mtdata1_t_0[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_0_execute = io_mtdata1_t_0[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_0_m = io_mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_0_tdata2 = mtdata2_t_0; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_1_select = io_mtdata1_t_1[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_1_match_pkt = io_mtdata1_t_1[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_1_store = io_mtdata1_t_1[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_1_load = io_mtdata1_t_1[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_1_execute = io_mtdata1_t_1[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_1_m = io_mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_1_tdata2 = mtdata2_t_1; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_2_select = io_mtdata1_t_2[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_2_match_pkt = io_mtdata1_t_2[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_2_store = io_mtdata1_t_2[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_2_load = io_mtdata1_t_2[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_2_execute = io_mtdata1_t_2[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_2_m = io_mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_2_tdata2 = mtdata2_t_2; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_3_select = io_mtdata1_t_3[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_3_match_pkt = io_mtdata1_t_3[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_3_store = io_mtdata1_t_3[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_3_load = io_mtdata1_t_3[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_3_execute = io_mtdata1_t_3[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_3_m = io_mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_3_tdata2 = mtdata2_t_3; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_dec_tlu_int_valid_wb1 = _T_2332; // @[el2_dec_tlu_ctl.scala 2569:31] - assign io_dec_tlu_i0_exc_valid_wb1 = _T_2330; // @[el2_dec_tlu_ctl.scala 2567:31] - assign io_dec_tlu_i0_valid_wb1 = _T_2325; // @[el2_dec_tlu_ctl.scala 2566:31] - assign io_dec_tlu_mtval_wb1 = mtval; // @[el2_dec_tlu_ctl.scala 2571:25] - assign io_dec_tlu_exc_cause_wb1 = _T_2331; // @[el2_dec_tlu_ctl.scala 2568:31] - assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2177; // @[el2_dec_tlu_ctl.scala 2423:23] - assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2182; // @[el2_dec_tlu_ctl.scala 2424:23] - assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2187; // @[el2_dec_tlu_ctl.scala 2425:23] - assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2192; // @[el2_dec_tlu_ctl.scala 2426:23] - assign io_dec_tlu_misc_clk_override = mcgc[8]; // @[el2_dec_tlu_ctl.scala 1797:32] - assign io_dec_tlu_dec_clk_override = mcgc[7]; // @[el2_dec_tlu_ctl.scala 1798:32] - assign io_dec_tlu_ifu_clk_override = mcgc[5]; // @[el2_dec_tlu_ctl.scala 1799:32] - assign io_dec_tlu_lsu_clk_override = mcgc[4]; // @[el2_dec_tlu_ctl.scala 1800:32] - assign io_dec_tlu_bus_clk_override = mcgc[3]; // @[el2_dec_tlu_ctl.scala 1801:32] - assign io_dec_tlu_pic_clk_override = mcgc[2]; // @[el2_dec_tlu_ctl.scala 1802:32] - assign io_dec_tlu_dccm_clk_override = mcgc[1]; // @[el2_dec_tlu_ctl.scala 1803:32] - assign io_dec_tlu_icm_clk_override = mcgc[0]; // @[el2_dec_tlu_ctl.scala 1804:32] - assign io_dec_csr_rddata_d = _T_2608 | _T_2554; // @[el2_dec_tlu_ctl.scala 2576:22] - assign io_dec_tlu_pipelining_disable = mfdc[0]; // @[el2_dec_tlu_ctl.scala 1847:40] - assign io_dec_tlu_wr_pause_r = _T_368 & _T_369; // @[el2_dec_tlu_ctl.scala 1856:25] - assign io_dec_tlu_meipt = meipt; // @[el2_dec_tlu_ctl.scala 2083:20] - assign io_dec_tlu_meicurpl = meicurpl; // @[el2_dec_tlu_ctl.scala 2047:23] - assign io_dec_tlu_meihap = _T_615[29:0]; // @[el2_dec_tlu_ctl.scala 2033:21] - assign io_dec_tlu_mrac_ff = mrac; // @[el2_dec_tlu_ctl.scala 1886:22] - assign io_dec_tlu_wb_coalescing_disable = mfdc[2]; // @[el2_dec_tlu_ctl.scala 1846:40] - assign io_dec_tlu_bpred_disable = mfdc[3]; // @[el2_dec_tlu_ctl.scala 1845:40] - assign io_dec_tlu_sideeffect_posted_disable = mfdc[6]; // @[el2_dec_tlu_ctl.scala 1844:40] - assign io_dec_tlu_core_ecc_disable = mfdc[8]; // @[el2_dec_tlu_ctl.scala 1843:40] - assign io_dec_tlu_external_ldfwd_disable = mfdc[11]; // @[el2_dec_tlu_ctl.scala 1842:40] - assign io_dec_tlu_dma_qos_prty = mfdc[18:16]; // @[el2_dec_tlu_ctl.scala 1841:40] - assign io_dec_csr_wen_r_mod = _T_1 & _T_2; // @[el2_dec_tlu_ctl.scala 1530:24] - assign io_fw_halt_req = _T_500 & _T_501; // @[el2_dec_tlu_ctl.scala 1921:18] - assign io_mstatus = _T_54; // @[el2_dec_tlu_ctl.scala 1546:14] - assign io_mstatus_mie_ns = io_mstatus[0] & _T_52; // @[el2_dec_tlu_ctl.scala 1545:21] - assign io_dcsr = _T_700; // @[el2_dec_tlu_ctl.scala 2130:11] - assign io_mtvec = _T_60; // @[el2_dec_tlu_ctl.scala 1558:12] - assign io_mip = _T_66; // @[el2_dec_tlu_ctl.scala 1573:10] - assign io_mie_ns = wr_mie_r ? _T_76 : mie; // @[el2_dec_tlu_ctl.scala 1587:13] - assign io_npc_r = _T_159 | _T_157; // @[el2_dec_tlu_ctl.scala 1681:12] - assign io_npc_r_d1 = _T_165; // @[el2_dec_tlu_ctl.scala 1687:15] - assign io_mepc = _T_194; // @[el2_dec_tlu_ctl.scala 1706:11] - assign io_mdseac_locked_ns = mdseac_en | _T_487; // @[el2_dec_tlu_ctl.scala 1904:23] - assign io_force_halt = mfdht[0] & _T_607; // @[el2_dec_tlu_ctl.scala 2010:17] - assign io_dpc = _T_725; // @[el2_dec_tlu_ctl.scala 2147:10] - assign io_mtdata1_t_0 = _T_871; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_1 = _T_872; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_2 = _T_873; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_3 = _T_874; // @[el2_dec_tlu_ctl.scala 2303:41] + assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_763,dicad0[31:0]}; // @[el2_dec_tlu_ctl.scala 2235:64] + assign io_dec_tlu_ic_diag_pkt_icache_dicawics = dicawics; // @[el2_dec_tlu_ctl.scala 2238:41] + assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2246:41] + assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2247:41] + assign io_trigger_pkt_any_0_select = io_mtdata1_t_0[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_0_match_pkt = io_mtdata1_t_0[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_0_store = io_mtdata1_t_0[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_0_load = io_mtdata1_t_0[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_0_execute = io_mtdata1_t_0[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_0_m = io_mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_0_tdata2 = mtdata2_t_0; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_1_select = io_mtdata1_t_1[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_1_match_pkt = io_mtdata1_t_1[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_1_store = io_mtdata1_t_1[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_1_load = io_mtdata1_t_1[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_1_execute = io_mtdata1_t_1[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_1_m = io_mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_1_tdata2 = mtdata2_t_1; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_2_select = io_mtdata1_t_2[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_2_match_pkt = io_mtdata1_t_2[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_2_store = io_mtdata1_t_2[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_2_load = io_mtdata1_t_2[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_2_execute = io_mtdata1_t_2[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_2_m = io_mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_2_tdata2 = mtdata2_t_2; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_3_select = io_mtdata1_t_3[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_3_match_pkt = io_mtdata1_t_3[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_3_store = io_mtdata1_t_3[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_3_load = io_mtdata1_t_3[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_3_execute = io_mtdata1_t_3[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_3_m = io_mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_3_tdata2 = mtdata2_t_3; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_dec_tlu_int_valid_wb1 = _T_2337; // @[el2_dec_tlu_ctl.scala 2571:30] + assign io_dec_tlu_i0_exc_valid_wb1 = _T_2335; // @[el2_dec_tlu_ctl.scala 2569:30] + assign io_dec_tlu_i0_valid_wb1 = _T_2330; // @[el2_dec_tlu_ctl.scala 2568:30] + assign io_dec_tlu_mtval_wb1 = mtval; // @[el2_dec_tlu_ctl.scala 2573:24] + assign io_dec_tlu_exc_cause_wb1 = _T_2336; // @[el2_dec_tlu_ctl.scala 2570:30] + assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2182; // @[el2_dec_tlu_ctl.scala 2425:22] + assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2187; // @[el2_dec_tlu_ctl.scala 2426:22] + assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2192; // @[el2_dec_tlu_ctl.scala 2427:22] + assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2197; // @[el2_dec_tlu_ctl.scala 2428:22] + assign io_dec_tlu_misc_clk_override = mcgc[8]; // @[el2_dec_tlu_ctl.scala 1798:31] + assign io_dec_tlu_dec_clk_override = mcgc[7]; // @[el2_dec_tlu_ctl.scala 1799:31] + assign io_dec_tlu_ifu_clk_override = mcgc[5]; // @[el2_dec_tlu_ctl.scala 1800:31] + assign io_dec_tlu_lsu_clk_override = mcgc[4]; // @[el2_dec_tlu_ctl.scala 1801:31] + assign io_dec_tlu_bus_clk_override = mcgc[3]; // @[el2_dec_tlu_ctl.scala 1802:31] + assign io_dec_tlu_pic_clk_override = mcgc[2]; // @[el2_dec_tlu_ctl.scala 1803:31] + assign io_dec_tlu_dccm_clk_override = mcgc[1]; // @[el2_dec_tlu_ctl.scala 1804:31] + assign io_dec_tlu_icm_clk_override = mcgc[0]; // @[el2_dec_tlu_ctl.scala 1805:31] + assign io_dec_csr_rddata_d = _T_2613 | _T_2559; // @[el2_dec_tlu_ctl.scala 2578:21] + assign io_dec_tlu_pipelining_disable = mfdc[0]; // @[el2_dec_tlu_ctl.scala 1848:39] + assign io_dec_tlu_wr_pause_r = _T_370 & _T_371; // @[el2_dec_tlu_ctl.scala 1857:24] + assign io_tlu_busbuff_dec_tlu_external_ldfwd_disable = mfdc[11]; // @[el2_dec_tlu_ctl.scala 1843:51] + assign io_tlu_busbuff_dec_tlu_wb_coalescing_disable = mfdc[2]; // @[el2_dec_tlu_ctl.scala 1847:51] + assign io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = mfdc[6]; // @[el2_dec_tlu_ctl.scala 1845:51] + assign io_dec_tlu_meipt = meipt; // @[el2_dec_tlu_ctl.scala 2086:19] + assign io_dec_tlu_meicurpl = meicurpl; // @[el2_dec_tlu_ctl.scala 2050:22] + assign io_dec_tlu_meihap = {meivt,meihap}; // @[el2_dec_tlu_ctl.scala 2036:20] + assign io_dec_tlu_mrac_ff = mrac; // @[el2_dec_tlu_ctl.scala 1887:21] + assign io_dec_tlu_bpred_disable = mfdc[3]; // @[el2_dec_tlu_ctl.scala 1846:39] + assign io_dec_tlu_core_ecc_disable = mfdc[8]; // @[el2_dec_tlu_ctl.scala 1844:39] + assign io_dec_tlu_dma_qos_prty = mfdc[18:16]; // @[el2_dec_tlu_ctl.scala 1842:39] + assign io_dec_csr_wen_r_mod = _T_1 & _T_2; // @[el2_dec_tlu_ctl.scala 1531:23] + assign io_fw_halt_req = _T_502 & _T_503; // @[el2_dec_tlu_ctl.scala 1922:17] + assign io_mstatus = _T_56; // @[el2_dec_tlu_ctl.scala 1547:13] + assign io_mstatus_mie_ns = io_mstatus[0] & _T_54; // @[el2_dec_tlu_ctl.scala 1546:20] + assign io_dcsr = _T_701; // @[el2_dec_tlu_ctl.scala 2133:10] + assign io_mtvec = _T_62; // @[el2_dec_tlu_ctl.scala 1559:11] + assign io_mip = _T_68; // @[el2_dec_tlu_ctl.scala 1574:9] + assign io_mie_ns = wr_mie_r ? _T_78 : mie; // @[el2_dec_tlu_ctl.scala 1588:12] + assign io_npc_r = _T_161 | _T_159; // @[el2_dec_tlu_ctl.scala 1682:11] + assign io_npc_r_d1 = _T_167; // @[el2_dec_tlu_ctl.scala 1688:14] + assign io_mepc = _T_196; // @[el2_dec_tlu_ctl.scala 1707:10] + assign io_mdseac_locked_ns = mdseac_en | _T_489; // @[el2_dec_tlu_ctl.scala 1905:22] + assign io_force_halt = mfdht[0] & _T_609; // @[el2_dec_tlu_ctl.scala 2013:16] + assign io_dpc = _T_726; // @[el2_dec_tlu_ctl.scala 2150:9] + assign io_mtdata1_t_0 = _T_872; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_1 = _T_873; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_2 = _T_874; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_3 = _T_875; // @[el2_dec_tlu_ctl.scala 2306:39] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_io_en = io_dec_csr_wen_r_mod & _T_56; // @[el2_lib.scala 511:17] + assign rvclkhdr_io_en = io_dec_csr_wen_r_mod & _T_58; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_1_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_1_io_en = wr_mcyclel_r | mcyclel_cout_in; // @[el2_lib.scala 511:17] @@ -7560,49 +7507,49 @@ module csr_tlu( assign rvclkhdr_4_io_en = minstret_enable_f | wr_minstreth_r; // @[el2_lib.scala 511:17] assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_5_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_5_io_en = io_dec_csr_wen_r_mod & _T_137; // @[el2_lib.scala 511:17] + assign rvclkhdr_5_io_en = io_dec_csr_wen_r_mod & _T_139; // @[el2_lib.scala 511:17] assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_6_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_6_io_en = _T_162 | io_reset_delayed; // @[el2_lib.scala 511:17] + assign rvclkhdr_6_io_en = _T_164 | io_reset_delayed; // @[el2_lib.scala 511:17] assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_7_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_7_io_en = _T_140 & io_dec_tlu_i0_valid_r; // @[el2_lib.scala 511:17] + assign rvclkhdr_7_io_en = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_lib.scala 511:17] assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_8_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_8_io_en = io_dec_csr_wen_r_mod & _T_323; // @[el2_lib.scala 511:17] + assign rvclkhdr_8_io_en = io_dec_csr_wen_r_mod & _T_325; // @[el2_lib.scala 511:17] assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_9_io_en = io_dec_csr_wen_r_mod & _T_335; // @[el2_lib.scala 511:17] + assign rvclkhdr_9_io_en = io_dec_csr_wen_r_mod & _T_337; // @[el2_lib.scala 511:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_10_io_en = io_dec_csr_wen_r_mod & _T_372; // @[el2_lib.scala 511:17] + assign rvclkhdr_10_io_en = io_dec_csr_wen_r_mod & _T_374; // @[el2_lib.scala 511:17] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_11_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_11_io_en = _T_491 & _T_492; // @[el2_lib.scala 511:17] + assign rvclkhdr_11_io_en = _T_493 & _T_494; // @[el2_lib.scala 511:17] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_12_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_12_io_en = wr_micect_r | io_ic_perr_r_d1; // @[el2_lib.scala 511:17] assign rvclkhdr_12_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_13_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_13_io_en = _T_547 | io_iccm_dma_sb_error; // @[el2_lib.scala 511:17] + assign rvclkhdr_13_io_en = _T_549 | io_iccm_dma_sb_error; // @[el2_lib.scala 511:17] assign rvclkhdr_13_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_14_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_14_io_en = wr_mdccmect_r | io_lsu_single_ecc_error_r_d1; // @[el2_lib.scala 511:17] assign rvclkhdr_14_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_15_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_15_io_en = io_dec_csr_wen_r_mod & _T_610; // @[el2_lib.scala 511:17] + assign rvclkhdr_15_io_en = io_dec_csr_wen_r_mod & _T_612; // @[el2_lib.scala 511:17] assign rvclkhdr_15_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_16_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_16_io_en = _T_631 | io_take_ext_int_start; // @[el2_lib.scala 511:17] + assign rvclkhdr_16_io_en = _T_632 | io_take_ext_int_start; // @[el2_lib.scala 511:17] assign rvclkhdr_16_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_17_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_17_io_en = _T_697 | io_take_nmi; // @[el2_lib.scala 511:17] + assign rvclkhdr_17_io_en = _T_698 | io_take_nmi; // @[el2_lib.scala 511:17] assign rvclkhdr_17_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_18_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_18_io_en = _T_722 | dpc_capture_npc; // @[el2_lib.scala 511:17] + assign rvclkhdr_18_io_en = _T_723 | dpc_capture_npc; // @[el2_lib.scala 511:17] assign rvclkhdr_18_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_19_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_19_io_en = _T_662 & _T_732; // @[el2_lib.scala 511:17] + assign rvclkhdr_19_io_en = _T_663 & _T_733; // @[el2_lib.scala 511:17] assign rvclkhdr_19_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_20_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_20_io_en = wr_dicad0_r | io_ifu_ic_debug_rd_data_valid; // @[el2_lib.scala 511:17] @@ -7611,16 +7558,16 @@ module csr_tlu( assign rvclkhdr_21_io_en = wr_dicad0h_r | io_ifu_ic_debug_rd_data_valid; // @[el2_lib.scala 511:17] assign rvclkhdr_21_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_22_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_22_io_en = _T_970 & _T_806; // @[el2_lib.scala 511:17] + assign rvclkhdr_22_io_en = _T_971 & _T_807; // @[el2_lib.scala 511:17] assign rvclkhdr_22_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_23_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_23_io_en = _T_979 & _T_815; // @[el2_lib.scala 511:17] + assign rvclkhdr_23_io_en = _T_980 & _T_816; // @[el2_lib.scala 511:17] assign rvclkhdr_23_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_24_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_24_io_en = _T_988 & _T_824; // @[el2_lib.scala 511:17] + assign rvclkhdr_24_io_en = _T_989 & _T_825; // @[el2_lib.scala 511:17] assign rvclkhdr_24_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_25_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_25_io_en = _T_997 & _T_833; // @[el2_lib.scala 511:17] + assign rvclkhdr_25_io_en = _T_998 & _T_834; // @[el2_lib.scala 511:17] assign rvclkhdr_25_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_26_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_26_io_en = mhpmc3_wr_en0 | mhpmc3_wr_en1; // @[el2_lib.scala 511:17] @@ -7647,7 +7594,7 @@ module csr_tlu( assign rvclkhdr_33_io_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1; // @[el2_lib.scala 511:17] assign rvclkhdr_33_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_34_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_34_io_en = _T_2322 | io_clk_override; // @[el2_lib.scala 485:16] + assign rvclkhdr_34_io_en = _T_2327 | io_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_34_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -7687,9 +7634,9 @@ initial begin _RAND_0 = {1{`RANDOM}}; mpmc_b = _RAND_0[0:0]; _RAND_1 = {1{`RANDOM}}; - _T_54 = _RAND_1[1:0]; + _T_56 = _RAND_1[1:0]; _RAND_2 = {1{`RANDOM}}; - _T_60 = _RAND_2[30:0]; + _T_62 = _RAND_2[30:0]; _RAND_3 = {1{`RANDOM}}; mdccmect = _RAND_3[31:0]; _RAND_4 = {1{`RANDOM}}; @@ -7697,21 +7644,21 @@ initial begin _RAND_5 = {1{`RANDOM}}; micect = _RAND_5[31:0]; _RAND_6 = {1{`RANDOM}}; - _T_66 = _RAND_6[5:0]; + _T_68 = _RAND_6[5:0]; _RAND_7 = {1{`RANDOM}}; mie = _RAND_7[5:0]; _RAND_8 = {1{`RANDOM}}; temp_ncount6_2 = _RAND_8[4:0]; _RAND_9 = {1{`RANDOM}}; temp_ncount0 = _RAND_9[0:0]; - _RAND_10 = {2{`RANDOM}}; - _T_95 = _RAND_10[32:0]; + _RAND_10 = {1{`RANDOM}}; + mcyclel = _RAND_10[31:0]; _RAND_11 = {1{`RANDOM}}; mcyclel_cout_f = _RAND_11[0:0]; _RAND_12 = {1{`RANDOM}}; mcycleh = _RAND_12[31:0]; - _RAND_13 = {2{`RANDOM}}; - _T_122 = _RAND_13[32:0]; + _RAND_13 = {1{`RANDOM}}; + minstretl = _RAND_13[31:0]; _RAND_14 = {1{`RANDOM}}; minstret_enable_f = _RAND_14[0:0]; _RAND_15 = {1{`RANDOM}}; @@ -7721,11 +7668,11 @@ initial begin _RAND_17 = {1{`RANDOM}}; mscratch = _RAND_17[31:0]; _RAND_18 = {1{`RANDOM}}; - _T_165 = _RAND_18[30:0]; + _T_167 = _RAND_18[30:0]; _RAND_19 = {1{`RANDOM}}; pc_r_d1 = _RAND_19[30:0]; _RAND_20 = {1{`RANDOM}}; - _T_194 = _RAND_20[30:0]; + _T_196 = _RAND_20[30:0]; _RAND_21 = {1{`RANDOM}}; mcause = _RAND_21[31:0]; _RAND_22 = {1{`RANDOM}}; @@ -7757,9 +7704,9 @@ initial begin _RAND_35 = {1{`RANDOM}}; meipt = _RAND_35[3:0]; _RAND_36 = {1{`RANDOM}}; - _T_700 = _RAND_36[15:0]; + _T_701 = _RAND_36[15:0]; _RAND_37 = {1{`RANDOM}}; - _T_725 = _RAND_37[30:0]; + _T_726 = _RAND_37[30:0]; _RAND_38 = {1{`RANDOM}}; dicawics = _RAND_38[16:0]; _RAND_39 = {3{`RANDOM}}; @@ -7767,7 +7714,7 @@ initial begin _RAND_40 = {1{`RANDOM}}; dicad0h = _RAND_40[31:0]; _RAND_41 = {1{`RANDOM}}; - _T_757 = _RAND_41[31:0]; + _T_758 = _RAND_41[31:0]; _RAND_42 = {1{`RANDOM}}; icache_rd_valid_f = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; @@ -7775,13 +7722,13 @@ initial begin _RAND_44 = {1{`RANDOM}}; mtsel = _RAND_44[1:0]; _RAND_45 = {1{`RANDOM}}; - _T_871 = _RAND_45[9:0]; + _T_872 = _RAND_45[9:0]; _RAND_46 = {1{`RANDOM}}; - _T_872 = _RAND_46[9:0]; + _T_873 = _RAND_46[9:0]; _RAND_47 = {1{`RANDOM}}; - _T_873 = _RAND_47[9:0]; + _T_874 = _RAND_47[9:0]; _RAND_48 = {1{`RANDOM}}; - _T_874 = _RAND_48[9:0]; + _T_875 = _RAND_48[9:0]; _RAND_49 = {1{`RANDOM}}; mtdata2_t_0 = _RAND_49[31:0]; _RAND_50 = {1{`RANDOM}}; @@ -7825,22 +7772,22 @@ initial begin _RAND_69 = {1{`RANDOM}}; mhpmc6 = _RAND_69[31:0]; _RAND_70 = {1{`RANDOM}}; - _T_2325 = _RAND_70[0:0]; + _T_2330 = _RAND_70[0:0]; _RAND_71 = {1{`RANDOM}}; - _T_2330 = _RAND_71[0:0]; + _T_2335 = _RAND_71[0:0]; _RAND_72 = {1{`RANDOM}}; - _T_2331 = _RAND_72[4:0]; + _T_2336 = _RAND_72[4:0]; _RAND_73 = {1{`RANDOM}}; - _T_2332 = _RAND_73[0:0]; + _T_2337 = _RAND_73[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin mpmc_b = 1'h0; end if (reset) begin - _T_54 = 2'h0; + _T_56 = 2'h0; end if (reset) begin - _T_60 = 31'h0; + _T_62 = 31'h0; end if (reset) begin mdccmect = 32'h0; @@ -7852,7 +7799,7 @@ initial begin micect = 32'h0; end if (reset) begin - _T_66 = 6'h0; + _T_68 = 6'h0; end if (reset) begin mie = 6'h0; @@ -7864,7 +7811,7 @@ initial begin temp_ncount0 = 1'h0; end if (reset) begin - _T_95 = 33'h0; + mcyclel = 32'h0; end if (reset) begin mcyclel_cout_f = 1'h0; @@ -7873,7 +7820,7 @@ initial begin mcycleh = 32'h0; end if (reset) begin - _T_122 = 33'h0; + minstretl = 32'h0; end if (reset) begin minstret_enable_f = 1'h0; @@ -7888,13 +7835,13 @@ initial begin mscratch = 32'h0; end if (reset) begin - _T_165 = 31'h0; + _T_167 = 31'h0; end if (reset) begin pc_r_d1 = 31'h0; end if (reset) begin - _T_194 = 31'h0; + _T_196 = 31'h0; end if (reset) begin mcause = 32'h0; @@ -7942,10 +7889,10 @@ initial begin meipt = 4'h0; end if (reset) begin - _T_700 = 16'h0; + _T_701 = 16'h0; end if (reset) begin - _T_725 = 31'h0; + _T_726 = 31'h0; end if (reset) begin dicawics = 17'h0; @@ -7957,7 +7904,7 @@ initial begin dicad0h = 32'h0; end if (reset) begin - _T_757 = 32'h0; + _T_758 = 32'h0; end if (reset) begin icache_rd_valid_f = 1'h0; @@ -7968,9 +7915,6 @@ initial begin if (reset) begin mtsel = 2'h0; end - if (reset) begin - _T_871 = 10'h0; - end if (reset) begin _T_872 = 10'h0; end @@ -7980,6 +7924,9 @@ initial begin if (reset) begin _T_874 = 10'h0; end + if (reset) begin + _T_875 = 10'h0; + end if (reset) begin mtdata2_t_0 = 32'h0; end @@ -8043,17 +7990,17 @@ initial begin if (reset) begin mhpmc6 = 32'h0; end - if (reset) begin - _T_2325 = 1'h0; - end if (reset) begin _T_2330 = 1'h0; end if (reset) begin - _T_2331 = 5'h0; + _T_2335 = 1'h0; end if (reset) begin - _T_2332 = 1'h0; + _T_2336 = 5'h0; + end + if (reset) begin + _T_2337 = 1'h0; end `endif // RANDOMIZE end // initial @@ -8065,57 +8012,57 @@ end // initial if (reset) begin mpmc_b <= 1'h0; end else if (wr_mpmc_r) begin - mpmc_b <= _T_507; + mpmc_b <= _T_510; end else begin - mpmc_b <= _T_508; + mpmc_b <= _T_511; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_54 <= 2'h0; + _T_56 <= 2'h0; end else begin - _T_54 <= _T_46 | _T_42; + _T_56 <= _T_48 | _T_44; end end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin - _T_60 <= 31'h0; + _T_62 <= 31'h0; end else begin - _T_60 <= {io_dec_csr_wrdata_r[31:2],io_dec_csr_wrdata_r[0]}; + _T_62 <= {io_dec_csr_wrdata_r[31:2],io_dec_csr_wrdata_r[0]}; end end always @(posedge rvclkhdr_14_io_l1clk or posedge reset) begin if (reset) begin mdccmect <= 32'h0; end else if (wr_mdccmect_r) begin - mdccmect <= _T_523; + mdccmect <= _T_525; end else begin - mdccmect <= _T_567; + mdccmect <= _T_569; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin if (reset) begin miccmect <= 32'h0; end else if (wr_miccmect_r) begin - miccmect <= _T_523; + miccmect <= _T_525; end else begin - miccmect <= _T_546; + miccmect <= _T_548; end end always @(posedge rvclkhdr_12_io_l1clk or posedge reset) begin if (reset) begin micect <= 32'h0; end else if (wr_micect_r) begin - micect <= _T_523; - end else begin micect <= _T_525; + end else begin + micect <= _T_527; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_66 <= 6'h0; + _T_68 <= 6'h0; end else begin - _T_66 <= {_T_65,_T_63}; + _T_68 <= {_T_67,_T_65}; end end always @(posedge io_csr_wr_clk or posedge reset) begin @@ -8141,18 +8088,18 @@ end // initial end always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin if (reset) begin - _T_95 <= 33'h0; + mcyclel <= 32'h0; end else if (wr_mcyclel_r) begin - _T_95 <= {{1'd0}, io_dec_csr_wrdata_r}; + mcyclel <= io_dec_csr_wrdata_r; end else begin - _T_95 <= mcyclel_inc; + mcyclel <= mcyclel_inc[31:0]; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mcyclel_cout_f <= 1'h0; end else begin - mcyclel_cout_f <= mcyclel_cout & _T_96; + mcyclel_cout_f <= mcyclel_cout & _T_98; end end always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin @@ -8166,11 +8113,11 @@ end // initial end always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin if (reset) begin - _T_122 <= 33'h0; + minstretl <= 32'h0; end else if (wr_minstretl_r) begin - _T_122 <= {{1'd0}, io_dec_csr_wrdata_r}; + minstretl <= io_dec_csr_wrdata_r; end else begin - _T_122 <= minstretl_inc; + minstretl <= minstretl_inc[31:0]; end end always @(posedge io_free_clk or posedge reset) begin @@ -8184,7 +8131,7 @@ end // initial if (reset) begin minstretl_cout_f <= 1'h0; end else begin - minstretl_cout_f <= minstretl_cout & _T_123; + minstretl_cout_f <= minstretl_cout & _T_125; end end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin @@ -8205,44 +8152,44 @@ end // initial end always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin if (reset) begin - _T_165 <= 31'h0; + _T_167 <= 31'h0; end else begin - _T_165 <= io_npc_r; + _T_167 <= io_npc_r; end end always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin if (reset) begin pc_r_d1 <= 31'h0; end else begin - pc_r_d1 <= _T_169 | _T_170; + pc_r_d1 <= _T_171 | _T_172; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin - _T_194 <= 31'h0; + _T_196 <= 31'h0; end else begin - _T_194 <= _T_192 | _T_190; + _T_196 <= _T_194 | _T_192; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mcause <= 32'h0; end else begin - mcause <= _T_232 | _T_228; + mcause <= _T_234 | _T_230; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mscause <= 4'h0; end else begin - mscause <= _T_262 | _T_261; + mscause <= _T_264 | _T_263; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mtval <= 32'h0; end else begin - mtval <= _T_319 | _T_315; + mtval <= _T_321 | _T_317; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin @@ -8256,21 +8203,21 @@ end // initial if (reset) begin mfdc_int <= 15'h0; end else begin - mfdc_int <= {_T_345,_T_344}; + mfdc_int <= {_T_347,_T_346}; end end always @(posedge rvclkhdr_10_io_l1clk or posedge reset) begin if (reset) begin mrac <= 32'h0; end else begin - mrac <= {_T_482,_T_467}; + mrac <= {_T_484,_T_469}; end end always @(posedge rvclkhdr_11_io_l1clk or posedge reset) begin if (reset) begin mdseac <= 32'h0; end else begin - mdseac <= io_lsu_imprecise_error_addr_any; + mdseac <= io_tlu_busbuff_lsu_imprecise_error_addr_any; end end always @(posedge io_active_clk or posedge reset) begin @@ -8283,11 +8230,11 @@ end // initial always @(posedge io_active_clk or posedge reset) begin if (reset) begin mfdhs <= 2'h0; - end else if (_T_593) begin + end else if (_T_595) begin if (wr_mfdhs_r) begin mfdhs <= io_dec_csr_wrdata_r[1:0]; - end else if (_T_587) begin - mfdhs <= _T_591; + end else if (_T_589) begin + mfdhs <= _T_593; end end end @@ -8296,7 +8243,7 @@ end // initial force_halt_ctr_f <= 32'h0; end else if (mfdht[0]) begin if (io_debug_halt_req_f) begin - force_halt_ctr_f <= _T_598; + force_halt_ctr_f <= _T_600; end else if (io_dbg_tlu_halted_f) begin force_halt_ctr_f <= 32'h0; end @@ -8341,27 +8288,27 @@ end // initial end always @(posedge rvclkhdr_17_io_l1clk or posedge reset) begin if (reset) begin - _T_700 <= 16'h0; + _T_701 <= 16'h0; end else if (enter_debug_halt_req_le) begin - _T_700 <= _T_674; + _T_701 <= _T_675; end else if (wr_dcsr_r) begin - _T_700 <= _T_689; + _T_701 <= _T_690; end else begin - _T_700 <= _T_694; + _T_701 <= _T_695; end end always @(posedge rvclkhdr_18_io_l1clk or posedge reset) begin if (reset) begin - _T_725 <= 31'h0; + _T_726 <= 31'h0; end else begin - _T_725 <= _T_720 | _T_719; + _T_726 <= _T_721 | _T_720; end end always @(posedge rvclkhdr_19_io_l1clk or posedge reset) begin if (reset) begin dicawics <= 17'h0; end else begin - dicawics <= {_T_729,io_dec_csr_wrdata_r[16:3]}; + dicawics <= {_T_730,io_dec_csr_wrdata_r[16:3]}; end end always @(posedge rvclkhdr_20_io_l1clk or posedge reset) begin @@ -8384,12 +8331,12 @@ end // initial end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_757 <= 32'h0; - end else if (_T_755) begin - if (_T_751) begin - _T_757 <= io_dec_csr_wrdata_r; + _T_758 <= 32'h0; + end else if (_T_756) begin + if (_T_752) begin + _T_758 <= io_dec_csr_wrdata_r; end else begin - _T_757 <= {{25'd0}, io_ifu_ic_debug_rd_data[70:64]}; + _T_758 <= {{25'd0}, io_ifu_ic_debug_rd_data[70:64]}; end end end @@ -8397,14 +8344,14 @@ end // initial if (reset) begin icache_rd_valid_f <= 1'h0; end else begin - icache_rd_valid_f <= _T_767 & _T_769; + icache_rd_valid_f <= _T_768 & _T_770; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin icache_wr_valid_f <= 1'h0; end else begin - icache_wr_valid_f <= _T_662 & _T_772; + icache_wr_valid_f <= _T_663 & _T_773; end end always @(posedge io_csr_wr_clk or posedge reset) begin @@ -8414,40 +8361,40 @@ end // initial mtsel <= io_dec_csr_wrdata_r[1:0]; end end - always @(posedge io_active_clk or posedge reset) begin - if (reset) begin - _T_871 <= 10'h0; - end else if (wr_mtdata1_t_r_0) begin - _T_871 <= tdata_wrdata_r; - end else begin - _T_871 <= _T_842; - end - end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_872 <= 10'h0; - end else if (wr_mtdata1_t_r_1) begin + end else if (wr_mtdata1_t_r_0) begin _T_872 <= tdata_wrdata_r; end else begin - _T_872 <= _T_851; + _T_872 <= _T_843; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_873 <= 10'h0; - end else if (wr_mtdata1_t_r_2) begin + end else if (wr_mtdata1_t_r_1) begin _T_873 <= tdata_wrdata_r; end else begin - _T_873 <= _T_860; + _T_873 <= _T_852; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_874 <= 10'h0; - end else if (wr_mtdata1_t_r_3) begin + end else if (wr_mtdata1_t_r_2) begin _T_874 <= tdata_wrdata_r; end else begin - _T_874 <= _T_869; + _T_874 <= _T_861; + end + end + always @(posedge io_active_clk or posedge reset) begin + if (reset) begin + _T_875 <= 10'h0; + end else if (wr_mtdata1_t_r_3) begin + _T_875 <= tdata_wrdata_r; + end else begin + _T_875 <= _T_870; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin @@ -8482,7 +8429,7 @@ end // initial if (reset) begin mhpme3 <= 10'h0; end else if (wr_mhpme3_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme3 <= 10'h204; end else begin mhpme3 <= io_dec_csr_wrdata_r[9:0]; @@ -8493,7 +8440,7 @@ end // initial if (reset) begin mhpme4 <= 10'h0; end else if (wr_mhpme4_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme4 <= 10'h204; end else begin mhpme4 <= io_dec_csr_wrdata_r[9:0]; @@ -8504,7 +8451,7 @@ end // initial if (reset) begin mhpme5 <= 10'h0; end else if (wr_mhpme5_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme5 <= 10'h204; end else begin mhpme5 <= io_dec_csr_wrdata_r[9:0]; @@ -8515,7 +8462,7 @@ end // initial if (reset) begin mhpme6 <= 10'h0; end else if (wr_mhpme6_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme6 <= 10'h204; end else begin mhpme6 <= io_dec_csr_wrdata_r[9:0]; @@ -8526,35 +8473,35 @@ end // initial if (reset) begin mhpmc_inc_r_d1_0 <= 1'h0; end else begin - mhpmc_inc_r_d1_0 <= _T_1305[0]; + mhpmc_inc_r_d1_0 <= _T_1025 & _T_1305; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_1 <= 1'h0; end else begin - mhpmc_inc_r_d1_1 <= _T_1588[0]; + mhpmc_inc_r_d1_1 <= _T_1309 & _T_1589; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_2 <= 1'h0; end else begin - mhpmc_inc_r_d1_2 <= _T_1871[0]; + mhpmc_inc_r_d1_2 <= _T_1593 & _T_1873; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_3 <= 1'h0; end else begin - mhpmc_inc_r_d1_3 <= _T_2154[0]; + mhpmc_inc_r_d1_3 <= _T_1877 & _T_2157; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin perfcnt_halted_d1 <= 1'h0; end else begin - perfcnt_halted_d1 <= _T_83 | io_dec_tlu_pmu_fw_halted; + perfcnt_halted_d1 <= _T_85 | io_dec_tlu_pmu_fw_halted; end end always @(posedge rvclkhdr_27_io_l1clk or posedge reset) begin @@ -8629,32 +8576,32 @@ end // initial mhpmc6 <= mhpmc6_incr[31:0]; end end - always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin - if (reset) begin - _T_2325 <= 1'h0; - end else begin - _T_2325 <= io_i0_valid_wb; - end - end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin _T_2330 <= 1'h0; end else begin - _T_2330 <= _T_2326 | _T_2328; + _T_2330 <= io_i0_valid_wb; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2331 <= 5'h0; + _T_2335 <= 1'h0; end else begin - _T_2331 <= io_exc_cause_wb; + _T_2335 <= _T_2331 | _T_2333; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2332 <= 1'h0; + _T_2336 <= 5'h0; end else begin - _T_2332 <= io_interrupt_valid_r_d1; + _T_2336 <= io_exc_cause_wb; + end + end + always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin + if (reset) begin + _T_2337 <= 1'h0; + end else begin + _T_2337 <= io_interrupt_valid_r_d1; end end endmodule @@ -8728,391 +8675,410 @@ module el2_dec_decode_csr_read( output io_csr_pkt_postsync, output io_csr_pkt_legal ); - wire _T_1 = ~io_dec_csr_rdaddr_d[11]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_3 = ~io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_5 = ~io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_7 = ~io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_9 = _T_1 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_10 = _T_9 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_11 = _T_10 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_15 = ~io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_17 = ~io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_19 = io_dec_csr_rdaddr_d[10] & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_20 = _T_19 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_27 = ~io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:159] - wire _T_29 = _T_19 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_36 = io_dec_csr_rdaddr_d[10] & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_37 = _T_36 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_69 = _T_10 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_70 = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_75 = _T_15 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_94 = ~io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_96 = ~io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_101 = io_dec_csr_rdaddr_d[11] & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_102 = _T_101 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_103 = _T_102 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_104 = _T_103 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_119 = io_dec_csr_rdaddr_d[7] & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_120 = _T_119 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_121 = _T_120 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_122 = _T_121 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_123 = _T_122 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_138 = _T_15 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_139 = _T_138 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_140 = _T_139 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_141 = _T_140 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_142 = _T_141 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_145 = ~io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_156 = _T_145 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_157 = _T_156 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_158 = _T_157 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_159 = _T_158 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_160 = _T_159 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_172 = _T_75 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_173 = _T_172 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_182 = _T_75 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_183 = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_191 = _T_75 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_196 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_217 = _T_1 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_218 = _T_217 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_219 = _T_218 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_220 = _T_219 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_230 = io_dec_csr_rdaddr_d[10] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_231 = _T_230 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_232 = _T_231 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_240 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_241 = _T_240 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_258 = _T_145 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_259 = _T_258 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_260 = _T_259 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_261 = _T_260 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_268 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_269 = _T_268 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_281 = _T_268 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_291 = _T_36 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_292 = _T_291 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_299 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_300 = _T_299 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_310 = _T_300 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_311 = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_330 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_331 = _T_330 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_332 = _T_331 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_342 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_381 = _T_103 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_382 = _T_381 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_397 = _T_103 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_411 = _T_15 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_412 = _T_411 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_413 = _T_412 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_414 = _T_413 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_415 = _T_414 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_426 = io_dec_csr_rdaddr_d[7] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_427 = _T_426 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_428 = _T_427 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_429 = _T_428 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_444 = _T_119 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_445 = _T_444 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_446 = _T_445 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_447 = _T_446 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_460 = _T_427 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_461 = _T_460 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_478 = _T_446 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_490 = _T_15 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_491 = _T_490 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_492 = _T_491 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_493 = _T_492 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_505 = io_dec_csr_rdaddr_d[5] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_506 = _T_505 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_507 = _T_506 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_508 = _T_507 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_536 = _T_507 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_553 = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_562 = io_dec_csr_rdaddr_d[6] & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_563 = _T_562 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_564 = _T_563 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_572 = io_dec_csr_rdaddr_d[6] & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_573 = _T_572 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_574 = _T_573 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_585 = _T_563 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_593 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_594 = _T_593 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_595 = _T_594 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_614 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_615 = _T_614 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_624 = io_dec_csr_rdaddr_d[6] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_625 = _T_624 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_626 = _T_625 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_668 = _T_196 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_669 = _T_668 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_685 = _T_196 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_693 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_694 = _T_693 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_695 = _T_694 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_703 = _T_624 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_716 = _T_1 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_717 = _T_716 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_718 = _T_717 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_719 = _T_718 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_726 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_727 = _T_726 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_737 = _T_230 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_738 = _T_737 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_748 = _T_726 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_749 = _T_748 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_787 = _T_311 | _T_553; // @[el2_dec_tlu_ctl.scala 2716:73] - wire _T_799 = _T_3 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_800 = _T_799 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_801 = _T_800 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_802 = _T_801 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_803 = _T_802 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_804 = _T_787 | _T_803; // @[el2_dec_tlu_ctl.scala 2716:113] - wire _T_813 = io_dec_csr_rdaddr_d[11] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_814 = _T_813 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_815 = _T_814 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_816 = _T_815 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_817 = _T_804 | _T_816; // @[el2_dec_tlu_ctl.scala 2716:147] - wire _T_828 = _T_814 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_829 = _T_828 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_830 = _T_817 | _T_829; // @[el2_dec_tlu_ctl.scala 2717:41] - wire _T_841 = io_dec_csr_rdaddr_d[7] & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_842 = _T_841 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_843 = _T_842 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_844 = _T_843 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_845 = _T_844 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_869 = _T_311 | _T_70; // @[el2_dec_tlu_ctl.scala 2718:73] - wire _T_879 = _T_869 | _T_183; // @[el2_dec_tlu_ctl.scala 2718:113] - wire _T_889 = _T_879 | _T_342; // @[el2_dec_tlu_ctl.scala 2718:154] - wire _T_904 = _T_1 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_905 = _T_904 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_906 = _T_905 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_907 = _T_906 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_908 = _T_907 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_909 = _T_908 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_910 = _T_889 | _T_909; // @[el2_dec_tlu_ctl.scala 2719:41] - wire _T_922 = _T_217 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_923 = _T_922 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_924 = _T_923 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_925 = _T_924 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_926 = _T_910 | _T_925; // @[el2_dec_tlu_ctl.scala 2719:81] - wire _T_937 = _T_231 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_938 = _T_937 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_955 = _T_1 & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_956 = _T_955 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_957 = _T_956 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_958 = _T_957 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_959 = _T_958 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_960 = _T_959 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_961 = _T_960 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_962 = _T_961 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_963 = _T_962 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_964 = _T_963 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_983 = _T_1 & _T_145; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_984 = _T_983 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_985 = _T_984 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_986 = _T_985 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_987 = _T_986 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_988 = _T_987 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_989 = _T_988 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_990 = _T_989 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_991 = _T_990 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_992 = _T_964 | _T_991; // @[el2_dec_tlu_ctl.scala 2721:73] - wire _T_1013 = _T_987 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1014 = _T_1013 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1015 = _T_1014 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1016 = _T_992 | _T_1015; // @[el2_dec_tlu_ctl.scala 2721:121] - wire _T_1032 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1033 = _T_1032 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1034 = _T_1033 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1035 = _T_1034 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1036 = _T_1035 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1037 = _T_1036 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1038 = _T_1037 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1039 = _T_1038 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1040 = _T_1039 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1041 = _T_1016 | _T_1040; // @[el2_dec_tlu_ctl.scala 2722:57] - wire _T_1053 = io_dec_csr_rdaddr_d[11] & _T_145; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1054 = _T_1053 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1055 = _T_1054 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1056 = _T_1055 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1057 = _T_1056 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1058 = _T_1057 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1059 = _T_1041 | _T_1058; // @[el2_dec_tlu_ctl.scala 2722:105] - wire _T_1078 = _T_959 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1079 = _T_1078 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1080 = _T_1079 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1081 = _T_1080 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1082 = _T_1081 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1083 = _T_1082 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1084 = _T_1059 | _T_1083; // @[el2_dec_tlu_ctl.scala 2723:65] - wire _T_1105 = _T_1079 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1106 = _T_1105 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1107 = _T_1084 | _T_1106; // @[el2_dec_tlu_ctl.scala 2723:113] - wire _T_1125 = _T_1033 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1126 = _T_1125 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1127 = _T_1126 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1128 = _T_1127 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1129 = _T_1128 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1130 = _T_1129 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1131 = _T_1130 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1132 = _T_1107 | _T_1131; // @[el2_dec_tlu_ctl.scala 2724:57] - wire _T_1152 = _T_958 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1153 = _T_1152 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1154 = _T_1153 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1155 = _T_1154 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1156 = _T_1155 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1157 = _T_1132 | _T_1156; // @[el2_dec_tlu_ctl.scala 2724:113] - wire _T_1176 = _T_1013 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1177 = _T_1157 | _T_1176; // @[el2_dec_tlu_ctl.scala 2725:57] - wire _T_1202 = _T_1129 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1203 = _T_1202 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1204 = _T_1203 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1205 = _T_1177 | _T_1204; // @[el2_dec_tlu_ctl.scala 2725:113] - wire _T_1224 = _T_959 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1225 = _T_1224 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1226 = _T_1225 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1227 = _T_1226 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1228 = _T_1205 | _T_1227; // @[el2_dec_tlu_ctl.scala 2726:57] - wire _T_1248 = _T_1224 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1249 = _T_1248 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1250 = _T_1249 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1251 = _T_1228 | _T_1250; // @[el2_dec_tlu_ctl.scala 2726:113] - wire _T_1275 = _T_1130 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1276 = _T_1251 | _T_1275; // @[el2_dec_tlu_ctl.scala 2727:57] - wire _T_1296 = _T_1013 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1297 = _T_1296 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1298 = _T_1276 | _T_1297; // @[el2_dec_tlu_ctl.scala 2727:113] - wire _T_1315 = _T_1055 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1316 = _T_1315 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1317 = _T_1316 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1318 = _T_1317 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1319 = _T_1318 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1320 = _T_1298 | _T_1319; // @[el2_dec_tlu_ctl.scala 2728:65] - wire _T_1343 = _T_1318 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1344 = _T_1343 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1345 = _T_1320 | _T_1344; // @[el2_dec_tlu_ctl.scala 2728:121] - wire _T_1361 = _T_1057 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1362 = _T_1345 | _T_1361; // @[el2_dec_tlu_ctl.scala 2729:57] - wire _T_1384 = _T_1249 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1385 = _T_1362 | _T_1384; // @[el2_dec_tlu_ctl.scala 2729:113] - wire _T_1406 = _T_1225 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1407 = _T_1385 | _T_1406; // @[el2_dec_tlu_ctl.scala 2730:57] - wire _T_1430 = _T_1226 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1431 = _T_1407 | _T_1430; // @[el2_dec_tlu_ctl.scala 2730:113] - wire _T_1455 = _T_1153 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1456 = _T_1455 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1457 = _T_1456 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1458 = _T_1457 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1459 = _T_1431 | _T_1458; // @[el2_dec_tlu_ctl.scala 2731:57] - wire _T_1475 = _T_1057 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1476 = _T_1459 | _T_1475; // @[el2_dec_tlu_ctl.scala 2731:105] - wire _T_1498 = _T_986 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1499 = _T_1498 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1500 = _T_1499 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1501 = _T_1500 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1502 = _T_1501 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1503 = _T_1476 | _T_1502; // @[el2_dec_tlu_ctl.scala 2732:65] - wire _T_1526 = _T_986 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1527 = _T_1526 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1528 = _T_1527 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1529 = _T_1528 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1530 = _T_1529 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1531 = _T_1503 | _T_1530; // @[el2_dec_tlu_ctl.scala 2732:113] - wire _T_1550 = _T_1013 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1551 = _T_1531 | _T_1550; // @[el2_dec_tlu_ctl.scala 2733:57] - wire _T_1567 = _T_1057 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1568 = _T_1551 | _T_1567; // @[el2_dec_tlu_ctl.scala 2733:113] - wire _T_1587 = _T_1013 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1588 = _T_1568 | _T_1587; // @[el2_dec_tlu_ctl.scala 2734:65] - wire _T_1604 = _T_1057 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - assign io_csr_pkt_csr_misa = _T_11 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:49] - assign io_csr_pkt_csr_mvendorid = _T_20 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2651:49] - assign io_csr_pkt_csr_marchid = _T_29 & _T_27; // @[el2_dec_tlu_ctl.scala 2652:57] - assign io_csr_pkt_csr_mimpid = _T_37 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2653:57] - assign io_csr_pkt_csr_mhartid = _T_19 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2654:57] - assign io_csr_pkt_csr_mstatus = _T_11 & _T_27; // @[el2_dec_tlu_ctl.scala 2655:57] - assign io_csr_pkt_csr_mtvec = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2656:49] - assign io_csr_pkt_csr_mip = _T_75 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2657:57] - assign io_csr_pkt_csr_mie = _T_69 & _T_27; // @[el2_dec_tlu_ctl.scala 2658:57] - assign io_csr_pkt_csr_mcyclel = _T_104 & _T_17; // @[el2_dec_tlu_ctl.scala 2659:57] - assign io_csr_pkt_csr_mcycleh = _T_123 & _T_17; // @[el2_dec_tlu_ctl.scala 2660:57] - assign io_csr_pkt_csr_minstretl = _T_142 & _T_27; // @[el2_dec_tlu_ctl.scala 2661:49] - assign io_csr_pkt_csr_minstreth = _T_160 & _T_27; // @[el2_dec_tlu_ctl.scala 2662:49] - assign io_csr_pkt_csr_mscratch = _T_173 & _T_27; // @[el2_dec_tlu_ctl.scala 2663:49] - assign io_csr_pkt_csr_mepc = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2664:49] - assign io_csr_pkt_csr_mcause = _T_191 & _T_27; // @[el2_dec_tlu_ctl.scala 2665:57] - assign io_csr_pkt_csr_mscause = _T_196 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2666:57] - assign io_csr_pkt_csr_mtval = _T_191 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2667:49] - assign io_csr_pkt_csr_mrac = _T_220 & _T_17; // @[el2_dec_tlu_ctl.scala 2668:49] - assign io_csr_pkt_csr_dmst = _T_232 & _T_17; // @[el2_dec_tlu_ctl.scala 2669:49] - assign io_csr_pkt_csr_mdseac = _T_241 & _T_96; // @[el2_dec_tlu_ctl.scala 2670:57] - assign io_csr_pkt_csr_meihap = _T_240 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2671:57] - assign io_csr_pkt_csr_meivt = _T_261 & _T_27; // @[el2_dec_tlu_ctl.scala 2672:49] - assign io_csr_pkt_csr_meipt = _T_269 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2673:49] - assign io_csr_pkt_csr_meicurpl = _T_268 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2674:49] - assign io_csr_pkt_csr_meicidpl = _T_281 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2675:49] - assign io_csr_pkt_csr_dcsr = _T_292 & _T_27; // @[el2_dec_tlu_ctl.scala 2676:49] - assign io_csr_pkt_csr_mcgc = _T_300 & _T_27; // @[el2_dec_tlu_ctl.scala 2677:49] - assign io_csr_pkt_csr_mfdc = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2678:49] - assign io_csr_pkt_csr_dpc = _T_292 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2679:57] - assign io_csr_pkt_csr_mtsel = _T_332 & _T_27; // @[el2_dec_tlu_ctl.scala 2680:49] - assign io_csr_pkt_csr_mtdata1 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2681:57] - assign io_csr_pkt_csr_mtdata2 = _T_331 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2682:57] - assign io_csr_pkt_csr_mhpmc3 = _T_104 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2683:57] - assign io_csr_pkt_csr_mhpmc4 = _T_382 & _T_27; // @[el2_dec_tlu_ctl.scala 2684:57] - assign io_csr_pkt_csr_mhpmc5 = _T_397 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2685:57] - assign io_csr_pkt_csr_mhpmc6 = _T_415 & _T_27; // @[el2_dec_tlu_ctl.scala 2686:57] - assign io_csr_pkt_csr_mhpmc3h = _T_429 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2687:57] - assign io_csr_pkt_csr_mhpmc4h = _T_447 & _T_27; // @[el2_dec_tlu_ctl.scala 2688:57] - assign io_csr_pkt_csr_mhpmc5h = _T_461 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2689:57] - assign io_csr_pkt_csr_mhpmc6h = _T_478 & _T_27; // @[el2_dec_tlu_ctl.scala 2690:57] - assign io_csr_pkt_csr_mhpme3 = _T_493 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2691:57] - assign io_csr_pkt_csr_mhpme4 = _T_508 & _T_27; // @[el2_dec_tlu_ctl.scala 2692:57] - assign io_csr_pkt_csr_mhpme5 = _T_508 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2693:57] - assign io_csr_pkt_csr_mhpme6 = _T_536 & _T_27; // @[el2_dec_tlu_ctl.scala 2694:57] - assign io_csr_pkt_csr_mcountinhibit = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2695:41] - assign io_csr_pkt_csr_mitctl0 = _T_564 & _T_27; // @[el2_dec_tlu_ctl.scala 2696:57] - assign io_csr_pkt_csr_mitctl1 = _T_574 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2697:57] - assign io_csr_pkt_csr_mitb0 = _T_585 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2698:49] - assign io_csr_pkt_csr_mitb1 = _T_595 & _T_27; // @[el2_dec_tlu_ctl.scala 2699:49] - assign io_csr_pkt_csr_mitcnt0 = _T_585 & _T_27; // @[el2_dec_tlu_ctl.scala 2700:57] - assign io_csr_pkt_csr_mitcnt1 = _T_615 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2701:57] - assign io_csr_pkt_csr_mpmc = _T_626 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2702:49] - assign io_csr_pkt_csr_meicpct = _T_281 & _T_27; // @[el2_dec_tlu_ctl.scala 2704:57] - assign io_csr_pkt_csr_micect = _T_669 & _T_27; // @[el2_dec_tlu_ctl.scala 2706:57] - assign io_csr_pkt_csr_miccmect = _T_668 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2707:49] - assign io_csr_pkt_csr_mdccmect = _T_685 & _T_27; // @[el2_dec_tlu_ctl.scala 2708:49] - assign io_csr_pkt_csr_mfdht = _T_695 & _T_27; // @[el2_dec_tlu_ctl.scala 2709:49] - assign io_csr_pkt_csr_mfdhs = _T_703 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2710:49] - assign io_csr_pkt_csr_dicawics = _T_719 & _T_27; // @[el2_dec_tlu_ctl.scala 2711:49] - assign io_csr_pkt_csr_dicad0h = _T_727 & _T_17; // @[el2_dec_tlu_ctl.scala 2712:57] - assign io_csr_pkt_csr_dicad0 = _T_738 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2713:57] - assign io_csr_pkt_csr_dicad1 = _T_749 & _T_27; // @[el2_dec_tlu_ctl.scala 2714:57] - assign io_csr_pkt_csr_dicago = _T_749 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2715:57] - assign io_csr_pkt_presync = _T_830 | _T_845; // @[el2_dec_tlu_ctl.scala 2716:26] - assign io_csr_pkt_postsync = _T_926 | _T_938; // @[el2_dec_tlu_ctl.scala 2718:24] - assign io_csr_pkt_legal = _T_1588 | _T_1604; // @[el2_dec_tlu_ctl.scala 2721:20] + wire _T_1 = ~io_dec_csr_rdaddr_d[11]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_3 = ~io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_5 = ~io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_7 = ~io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_9 = _T_1 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_10 = _T_9 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_11 = _T_10 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_15 = ~io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_17 = ~io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_19 = io_dec_csr_rdaddr_d[10] & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_20 = _T_19 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_27 = ~io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:165] + wire _T_29 = _T_19 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_36 = io_dec_csr_rdaddr_d[10] & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_37 = _T_36 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_69 = _T_10 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_70 = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_75 = _T_15 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_94 = ~io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_96 = ~io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_101 = io_dec_csr_rdaddr_d[11] & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_102 = _T_101 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_103 = _T_102 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_104 = _T_103 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_119 = io_dec_csr_rdaddr_d[7] & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_120 = _T_119 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_121 = _T_120 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_122 = _T_121 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_123 = _T_122 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_138 = _T_15 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_139 = _T_138 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_140 = _T_139 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_141 = _T_140 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_142 = _T_141 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_145 = ~io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_156 = _T_145 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_157 = _T_156 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_158 = _T_157 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_159 = _T_158 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_160 = _T_159 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_172 = _T_75 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_173 = _T_172 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_182 = _T_75 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_183 = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_191 = _T_75 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_196 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_217 = _T_1 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_218 = _T_217 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_219 = _T_218 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_220 = _T_219 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_230 = io_dec_csr_rdaddr_d[10] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_231 = _T_230 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_232 = _T_231 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_240 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_241 = _T_240 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_258 = _T_145 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_259 = _T_258 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_260 = _T_259 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_261 = _T_260 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_268 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_269 = _T_268 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_281 = _T_268 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_291 = _T_36 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_292 = _T_291 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_299 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_300 = _T_299 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_310 = _T_300 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_311 = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_330 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_331 = _T_330 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_332 = _T_331 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_342 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_381 = _T_103 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_382 = _T_381 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_397 = _T_103 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_411 = _T_15 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_412 = _T_411 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_413 = _T_412 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_414 = _T_413 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_415 = _T_414 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_426 = io_dec_csr_rdaddr_d[7] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_427 = _T_426 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_428 = _T_427 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_429 = _T_428 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_444 = _T_119 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_445 = _T_444 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_446 = _T_445 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_447 = _T_446 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_460 = _T_427 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_461 = _T_460 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_478 = _T_446 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_490 = _T_15 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_491 = _T_490 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_492 = _T_491 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_493 = _T_492 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_505 = io_dec_csr_rdaddr_d[5] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_506 = _T_505 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_507 = _T_506 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_508 = _T_507 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_536 = _T_507 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_553 = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_562 = io_dec_csr_rdaddr_d[6] & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_563 = _T_562 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_564 = _T_563 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_572 = io_dec_csr_rdaddr_d[6] & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_573 = _T_572 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_574 = _T_573 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_585 = _T_563 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_593 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_594 = _T_593 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_595 = _T_594 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_614 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_615 = _T_614 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_624 = io_dec_csr_rdaddr_d[6] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_625 = _T_624 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_626 = _T_625 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_668 = _T_196 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_669 = _T_668 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_685 = _T_196 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_693 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_694 = _T_693 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_695 = _T_694 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_703 = _T_624 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_716 = _T_1 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_717 = _T_716 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_718 = _T_717 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_719 = _T_718 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_726 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_727 = _T_726 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_737 = _T_230 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_738 = _T_737 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_748 = _T_726 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_749 = _T_748 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_787 = _T_311 | _T_553; // @[el2_dec_tlu_ctl.scala 2718:81] + wire _T_799 = _T_3 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_800 = _T_799 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_801 = _T_800 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_802 = _T_801 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_803 = _T_802 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_804 = _T_787 | _T_803; // @[el2_dec_tlu_ctl.scala 2718:121] + wire _T_813 = io_dec_csr_rdaddr_d[11] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_814 = _T_813 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_815 = _T_814 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_816 = _T_815 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_817 = _T_804 | _T_816; // @[el2_dec_tlu_ctl.scala 2718:155] + wire _T_828 = _T_814 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_829 = _T_828 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_830 = _T_817 | _T_829; // @[el2_dec_tlu_ctl.scala 2719:97] + wire _T_841 = io_dec_csr_rdaddr_d[7] & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_842 = _T_841 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_843 = _T_842 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_844 = _T_843 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_845 = _T_844 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_869 = _T_311 | _T_70; // @[el2_dec_tlu_ctl.scala 2720:81] + wire _T_879 = _T_869 | _T_183; // @[el2_dec_tlu_ctl.scala 2720:121] + wire _T_889 = _T_879 | _T_342; // @[el2_dec_tlu_ctl.scala 2720:162] + wire _T_904 = _T_1 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_905 = _T_904 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_906 = _T_905 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_907 = _T_906 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_908 = _T_907 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_909 = _T_908 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_910 = _T_889 | _T_909; // @[el2_dec_tlu_ctl.scala 2721:105] + wire _T_922 = _T_217 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_923 = _T_922 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_924 = _T_923 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_925 = _T_924 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_926 = _T_910 | _T_925; // @[el2_dec_tlu_ctl.scala 2721:145] + wire _T_937 = _T_231 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_938 = _T_937 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_955 = _T_1 & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_956 = _T_955 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_957 = _T_956 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_958 = _T_957 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_959 = _T_958 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_960 = _T_959 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_961 = _T_960 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_962 = _T_961 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_963 = _T_962 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_964 = _T_963 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_983 = _T_1 & _T_145; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_984 = _T_983 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_985 = _T_984 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_986 = _T_985 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_987 = _T_986 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_988 = _T_987 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_989 = _T_988 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_990 = _T_989 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_991 = _T_990 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_992 = _T_964 | _T_991; // @[el2_dec_tlu_ctl.scala 2723:81] + wire _T_1013 = _T_987 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1014 = _T_1013 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1015 = _T_1014 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1016 = _T_992 | _T_1015; // @[el2_dec_tlu_ctl.scala 2723:129] + wire _T_1032 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1033 = _T_1032 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1034 = _T_1033 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1035 = _T_1034 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1036 = _T_1035 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1037 = _T_1036 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1038 = _T_1037 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1039 = _T_1038 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1040 = _T_1039 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1041 = _T_1016 | _T_1040; // @[el2_dec_tlu_ctl.scala 2724:105] + wire _T_1053 = io_dec_csr_rdaddr_d[11] & _T_145; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1054 = _T_1053 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1055 = _T_1054 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1056 = _T_1055 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1057 = _T_1056 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1058 = _T_1057 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1059 = _T_1041 | _T_1058; // @[el2_dec_tlu_ctl.scala 2724:153] + wire _T_1078 = _T_959 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1079 = _T_1078 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1080 = _T_1079 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1081 = _T_1080 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1082 = _T_1081 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1083 = _T_1082 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1084 = _T_1059 | _T_1083; // @[el2_dec_tlu_ctl.scala 2725:105] + wire _T_1105 = _T_1079 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1106 = _T_1105 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1107 = _T_1084 | _T_1106; // @[el2_dec_tlu_ctl.scala 2725:153] + wire _T_1125 = _T_1033 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1126 = _T_1125 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1127 = _T_1126 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1128 = _T_1127 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1129 = _T_1128 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1130 = _T_1129 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1131 = _T_1130 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1132 = _T_1107 | _T_1131; // @[el2_dec_tlu_ctl.scala 2726:105] + wire _T_1152 = _T_958 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1153 = _T_1152 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1154 = _T_1153 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1155 = _T_1154 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1156 = _T_1155 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1157 = _T_1132 | _T_1156; // @[el2_dec_tlu_ctl.scala 2726:161] + wire _T_1176 = _T_1013 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1177 = _T_1157 | _T_1176; // @[el2_dec_tlu_ctl.scala 2727:105] + wire _T_1202 = _T_1129 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1203 = _T_1202 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1204 = _T_1203 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1205 = _T_1177 | _T_1204; // @[el2_dec_tlu_ctl.scala 2727:161] + wire _T_1224 = _T_959 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1225 = _T_1224 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1226 = _T_1225 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1227 = _T_1226 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1228 = _T_1205 | _T_1227; // @[el2_dec_tlu_ctl.scala 2728:97] + wire _T_1248 = _T_1224 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1249 = _T_1248 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1250 = _T_1249 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1251 = _T_1228 | _T_1250; // @[el2_dec_tlu_ctl.scala 2728:153] + wire _T_1275 = _T_1130 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1276 = _T_1251 | _T_1275; // @[el2_dec_tlu_ctl.scala 2729:105] + wire _T_1296 = _T_1013 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1297 = _T_1296 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1298 = _T_1276 | _T_1297; // @[el2_dec_tlu_ctl.scala 2729:161] + wire _T_1315 = _T_1055 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1316 = _T_1315 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1317 = _T_1316 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1318 = _T_1317 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1319 = _T_1318 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1320 = _T_1298 | _T_1319; // @[el2_dec_tlu_ctl.scala 2730:105] + wire _T_1343 = _T_1318 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1344 = _T_1343 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1345 = _T_1320 | _T_1344; // @[el2_dec_tlu_ctl.scala 2730:161] + wire _T_1361 = _T_1057 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1362 = _T_1345 | _T_1361; // @[el2_dec_tlu_ctl.scala 2731:105] + wire _T_1384 = _T_1249 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1385 = _T_1362 | _T_1384; // @[el2_dec_tlu_ctl.scala 2731:161] + wire _T_1406 = _T_1225 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1407 = _T_1385 | _T_1406; // @[el2_dec_tlu_ctl.scala 2732:105] + wire _T_1430 = _T_1226 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1431 = _T_1407 | _T_1430; // @[el2_dec_tlu_ctl.scala 2732:161] + wire _T_1455 = _T_1153 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1456 = _T_1455 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1457 = _T_1456 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1458 = _T_1457 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1459 = _T_1431 | _T_1458; // @[el2_dec_tlu_ctl.scala 2733:105] + wire _T_1475 = _T_1057 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1476 = _T_1459 | _T_1475; // @[el2_dec_tlu_ctl.scala 2733:153] + wire _T_1498 = _T_986 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1499 = _T_1498 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1500 = _T_1499 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1501 = _T_1500 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1502 = _T_1501 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1503 = _T_1476 | _T_1502; // @[el2_dec_tlu_ctl.scala 2734:113] + wire _T_1526 = _T_986 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1527 = _T_1526 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1528 = _T_1527 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1529 = _T_1528 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1530 = _T_1529 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1531 = _T_1503 | _T_1530; // @[el2_dec_tlu_ctl.scala 2734:161] + wire _T_1550 = _T_1013 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1551 = _T_1531 | _T_1550; // @[el2_dec_tlu_ctl.scala 2735:97] + wire _T_1567 = _T_1057 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1568 = _T_1551 | _T_1567; // @[el2_dec_tlu_ctl.scala 2735:153] + wire _T_1587 = _T_1013 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1588 = _T_1568 | _T_1587; // @[el2_dec_tlu_ctl.scala 2736:113] + wire _T_1604 = _T_1057 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + assign io_csr_pkt_csr_misa = _T_11 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2652:57] + assign io_csr_pkt_csr_mvendorid = _T_20 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2653:57] + assign io_csr_pkt_csr_marchid = _T_29 & _T_27; // @[el2_dec_tlu_ctl.scala 2654:57] + assign io_csr_pkt_csr_mimpid = _T_37 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2655:57] + assign io_csr_pkt_csr_mhartid = _T_19 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2656:57] + assign io_csr_pkt_csr_mstatus = _T_11 & _T_27; // @[el2_dec_tlu_ctl.scala 2657:57] + assign io_csr_pkt_csr_mtvec = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2658:57] + assign io_csr_pkt_csr_mip = _T_75 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2659:65] + assign io_csr_pkt_csr_mie = _T_69 & _T_27; // @[el2_dec_tlu_ctl.scala 2660:65] + assign io_csr_pkt_csr_mcyclel = _T_104 & _T_17; // @[el2_dec_tlu_ctl.scala 2661:57] + assign io_csr_pkt_csr_mcycleh = _T_123 & _T_17; // @[el2_dec_tlu_ctl.scala 2662:57] + assign io_csr_pkt_csr_minstretl = _T_142 & _T_27; // @[el2_dec_tlu_ctl.scala 2663:57] + assign io_csr_pkt_csr_minstreth = _T_160 & _T_27; // @[el2_dec_tlu_ctl.scala 2664:57] + assign io_csr_pkt_csr_mscratch = _T_173 & _T_27; // @[el2_dec_tlu_ctl.scala 2665:57] + assign io_csr_pkt_csr_mepc = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2666:57] + assign io_csr_pkt_csr_mcause = _T_191 & _T_27; // @[el2_dec_tlu_ctl.scala 2667:57] + assign io_csr_pkt_csr_mscause = _T_196 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2668:57] + assign io_csr_pkt_csr_mtval = _T_191 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2669:57] + assign io_csr_pkt_csr_mrac = _T_220 & _T_17; // @[el2_dec_tlu_ctl.scala 2670:57] + assign io_csr_pkt_csr_dmst = _T_232 & _T_17; // @[el2_dec_tlu_ctl.scala 2671:57] + assign io_csr_pkt_csr_mdseac = _T_241 & _T_96; // @[el2_dec_tlu_ctl.scala 2672:57] + assign io_csr_pkt_csr_meihap = _T_240 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2673:57] + assign io_csr_pkt_csr_meivt = _T_261 & _T_27; // @[el2_dec_tlu_ctl.scala 2674:57] + assign io_csr_pkt_csr_meipt = _T_269 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2675:57] + assign io_csr_pkt_csr_meicurpl = _T_268 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2676:57] + assign io_csr_pkt_csr_meicidpl = _T_281 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2677:57] + assign io_csr_pkt_csr_dcsr = _T_292 & _T_27; // @[el2_dec_tlu_ctl.scala 2678:57] + assign io_csr_pkt_csr_mcgc = _T_300 & _T_27; // @[el2_dec_tlu_ctl.scala 2679:57] + assign io_csr_pkt_csr_mfdc = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2680:57] + assign io_csr_pkt_csr_dpc = _T_292 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2681:65] + assign io_csr_pkt_csr_mtsel = _T_332 & _T_27; // @[el2_dec_tlu_ctl.scala 2682:57] + assign io_csr_pkt_csr_mtdata1 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2683:57] + assign io_csr_pkt_csr_mtdata2 = _T_331 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2684:57] + assign io_csr_pkt_csr_mhpmc3 = _T_104 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2685:57] + assign io_csr_pkt_csr_mhpmc4 = _T_382 & _T_27; // @[el2_dec_tlu_ctl.scala 2686:57] + assign io_csr_pkt_csr_mhpmc5 = _T_397 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2687:57] + assign io_csr_pkt_csr_mhpmc6 = _T_415 & _T_27; // @[el2_dec_tlu_ctl.scala 2688:57] + assign io_csr_pkt_csr_mhpmc3h = _T_429 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2689:57] + assign io_csr_pkt_csr_mhpmc4h = _T_447 & _T_27; // @[el2_dec_tlu_ctl.scala 2690:57] + assign io_csr_pkt_csr_mhpmc5h = _T_461 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2691:57] + assign io_csr_pkt_csr_mhpmc6h = _T_478 & _T_27; // @[el2_dec_tlu_ctl.scala 2692:57] + assign io_csr_pkt_csr_mhpme3 = _T_493 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2693:57] + assign io_csr_pkt_csr_mhpme4 = _T_508 & _T_27; // @[el2_dec_tlu_ctl.scala 2694:57] + assign io_csr_pkt_csr_mhpme5 = _T_508 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2695:57] + assign io_csr_pkt_csr_mhpme6 = _T_536 & _T_27; // @[el2_dec_tlu_ctl.scala 2696:57] + assign io_csr_pkt_csr_mcountinhibit = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2697:49] + assign io_csr_pkt_csr_mitctl0 = _T_564 & _T_27; // @[el2_dec_tlu_ctl.scala 2698:57] + assign io_csr_pkt_csr_mitctl1 = _T_574 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2699:57] + assign io_csr_pkt_csr_mitb0 = _T_585 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2700:57] + assign io_csr_pkt_csr_mitb1 = _T_595 & _T_27; // @[el2_dec_tlu_ctl.scala 2701:57] + assign io_csr_pkt_csr_mitcnt0 = _T_585 & _T_27; // @[el2_dec_tlu_ctl.scala 2702:57] + assign io_csr_pkt_csr_mitcnt1 = _T_615 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2703:57] + assign io_csr_pkt_csr_mpmc = _T_626 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2704:57] + assign io_csr_pkt_csr_meicpct = _T_281 & _T_27; // @[el2_dec_tlu_ctl.scala 2706:57] + assign io_csr_pkt_csr_micect = _T_669 & _T_27; // @[el2_dec_tlu_ctl.scala 2708:57] + assign io_csr_pkt_csr_miccmect = _T_668 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2709:57] + assign io_csr_pkt_csr_mdccmect = _T_685 & _T_27; // @[el2_dec_tlu_ctl.scala 2710:57] + assign io_csr_pkt_csr_mfdht = _T_695 & _T_27; // @[el2_dec_tlu_ctl.scala 2711:57] + assign io_csr_pkt_csr_mfdhs = _T_703 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2712:57] + assign io_csr_pkt_csr_dicawics = _T_719 & _T_27; // @[el2_dec_tlu_ctl.scala 2713:57] + assign io_csr_pkt_csr_dicad0h = _T_727 & _T_17; // @[el2_dec_tlu_ctl.scala 2714:57] + assign io_csr_pkt_csr_dicad0 = _T_738 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2715:57] + assign io_csr_pkt_csr_dicad1 = _T_749 & _T_27; // @[el2_dec_tlu_ctl.scala 2716:57] + assign io_csr_pkt_csr_dicago = _T_749 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2717:57] + assign io_csr_pkt_presync = _T_830 | _T_845; // @[el2_dec_tlu_ctl.scala 2718:34] + assign io_csr_pkt_postsync = _T_926 | _T_938; // @[el2_dec_tlu_ctl.scala 2720:30] + assign io_csr_pkt_legal = _T_1588 | _T_1604; // @[el2_dec_tlu_ctl.scala 2723:26] endmodule module el2_dec_tlu_ctl( input clock, input reset, + output [29:0] io_tlu_exu_dec_tlu_meihap, + output io_tlu_exu_dec_tlu_flush_lower_r, + output [30:0] io_tlu_exu_dec_tlu_flush_path_r, + input [1:0] io_tlu_exu_exu_i0_br_hist_r, + input io_tlu_exu_exu_i0_br_error_r, + input io_tlu_exu_exu_i0_br_start_error_r, + input io_tlu_exu_exu_i0_br_valid_r, + input io_tlu_exu_exu_i0_br_mp_r, + input io_tlu_exu_exu_i0_br_middle_r, + input io_tlu_exu_exu_pmu_i0_br_misp, + input io_tlu_exu_exu_pmu_i0_br_ataken, + input io_tlu_exu_exu_pmu_i0_pc4, + input [30:0] io_tlu_exu_exu_npc_r, input io_active_clk, input io_free_clk, input io_scan_mode, + input io_tlu_busbuff_lsu_pmu_bus_trxn, + input io_tlu_busbuff_lsu_pmu_bus_misaligned, + input io_tlu_busbuff_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_busy, + output io_tlu_busbuff_dec_tlu_external_ldfwd_disable, + output io_tlu_busbuff_dec_tlu_wb_coalescing_disable, + output io_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + input io_tlu_busbuff_lsu_imprecise_error_load_any, + input io_tlu_busbuff_lsu_imprecise_error_store_any, + input [31:0] io_tlu_busbuff_lsu_imprecise_error_addr_any, + input io_tlu_busbuff_lsu_pmu_load_external_m, + input io_tlu_busbuff_lsu_pmu_store_external_m, input [30:0] io_rst_vec, input io_nmi_int, input [30:0] io_nmi_vec, input io_i_cpu_halt_req, input io_i_cpu_run_req, input io_lsu_fastint_stall_any, - input io_ifu_pmu_instr_aligned, - input io_ifu_pmu_fetch_stall, - input io_ifu_pmu_ic_miss, - input io_ifu_pmu_ic_hit, - input io_ifu_pmu_bus_error, - input io_ifu_pmu_bus_busy, - input io_ifu_pmu_bus_trxn, + input io_lsu_idle_any, input io_dec_pmu_instr_decoded, input io_dec_pmu_decode_stall, input io_dec_pmu_presync_stall, @@ -9120,15 +9086,6 @@ module el2_dec_tlu_ctl( input io_lsu_store_stall_any, input io_dma_dccm_stall_any, input io_dma_iccm_stall_any, - input io_exu_pmu_i0_br_misp, - input io_exu_pmu_i0_br_ataken, - input io_exu_pmu_i0_pc4, - input io_lsu_pmu_bus_trxn, - input io_lsu_pmu_bus_misaligned, - input io_lsu_pmu_bus_error, - input io_lsu_pmu_bus_busy, - input io_lsu_pmu_load_external_m, - input io_lsu_pmu_store_external_m, input io_dma_pmu_dccm_read, input io_dma_pmu_dccm_write, input io_dma_pmu_any_read, @@ -9144,9 +9101,6 @@ module el2_dec_tlu_ctl( input [31:0] io_lsu_error_pkt_r_bits_addr, input io_lsu_single_ecc_error_incr, input io_dec_pause_state, - input io_lsu_imprecise_error_store_any, - input io_lsu_imprecise_error_load_any, - input [31:0] io_lsu_imprecise_error_addr_any, input io_dec_csr_wen_unq_d, input io_dec_csr_any_unq_d, input [11:0] io_dec_csr_rdaddr_d, @@ -9155,7 +9109,6 @@ module el2_dec_tlu_ctl( input [31:0] io_dec_csr_wrdata_r, input io_dec_csr_stall_int_ff, input io_dec_tlu_i0_valid_r, - input [30:0] io_exu_npc_r, input [30:0] io_dec_tlu_i0_pc_r, input io_dec_tlu_packet_r_legal, input io_dec_tlu_packet_r_icaf, @@ -9169,12 +9122,6 @@ module el2_dec_tlu_ctl( input io_dec_tlu_packet_r_pmu_lsu_misaligned, input [31:0] io_dec_illegal_inst, input io_dec_i0_decode_d, - input [1:0] io_exu_i0_br_hist_r, - input io_exu_i0_br_error_r, - input io_exu_i0_br_start_error_r, - input io_exu_i0_br_valid_r, - input io_exu_i0_br_mp_r, - input io_exu_i0_br_middle_r, input io_exu_i0_br_way_r, output io_dec_dbg_cmd_done, output io_dec_dbg_cmd_fail, @@ -9182,16 +9129,10 @@ module el2_dec_tlu_ctl( output io_dec_tlu_debug_mode, output io_dec_tlu_resume_ack, output io_dec_tlu_debug_stall, - output io_dec_tlu_flush_noredir_r, output io_dec_tlu_mpc_halted_only, - output io_dec_tlu_flush_leak_one_r, - output io_dec_tlu_flush_err_r, output io_dec_tlu_flush_extint, - output [29:0] io_dec_tlu_meihap, input io_dbg_halt_req, input io_dbg_resume_req, - input io_ifu_miss_state_idle, - input io_lsu_idle_any, input io_dec_div_active, output io_trigger_pkt_any_0_select, output io_trigger_pkt_any_0_match_pkt, @@ -9221,14 +9162,6 @@ module el2_dec_tlu_ctl( output io_trigger_pkt_any_3_execute, output io_trigger_pkt_any_3_m, output [31:0] io_trigger_pkt_any_3_tdata2, - input io_ifu_ic_error_start, - input io_ifu_iccm_rd_ecc_single_err, - input [70:0] io_ifu_ic_debug_rd_data, - input io_ifu_ic_debug_rd_data_valid, - output [70:0] io_dec_tlu_ic_diag_pkt_icache_wrdata, - output [16:0] io_dec_tlu_ic_diag_pkt_icache_dicawics, - output io_dec_tlu_ic_diag_pkt_icache_rd_valid, - output io_dec_tlu_ic_diag_pkt_icache_wr_valid, input [7:0] io_pic_claimid, input [3:0] io_pic_pl, input io_mhwakeup, @@ -9250,25 +9183,12 @@ module el2_dec_tlu_ctl( output [3:0] io_dec_tlu_meipt, output [31:0] io_dec_csr_rddata_d, output io_dec_csr_legal_d, - output io_dec_tlu_br0_r_pkt_valid, - output [1:0] io_dec_tlu_br0_r_pkt_bits_hist, - output io_dec_tlu_br0_r_pkt_bits_br_error, - output io_dec_tlu_br0_r_pkt_bits_br_start_error, - output io_dec_tlu_br0_r_pkt_bits_way, - output io_dec_tlu_br0_r_pkt_bits_middle, output io_dec_tlu_i0_kill_writeb_wb, - output io_dec_tlu_flush_lower_wb, - output io_dec_tlu_i0_commit_cmt, output io_dec_tlu_i0_kill_writeb_r, - output io_dec_tlu_flush_lower_r, - output [30:0] io_dec_tlu_flush_path_r, - output io_dec_tlu_fence_i_r, output io_dec_tlu_wr_pause_r, output io_dec_tlu_flush_pause_r, output io_dec_tlu_presync_d, output io_dec_tlu_postsync_d, - output [31:0] io_dec_tlu_mrac_ff, - output io_dec_tlu_force_halt, output io_dec_tlu_perfcnt0, output io_dec_tlu_perfcnt1, output io_dec_tlu_perfcnt2, @@ -9278,11 +9198,6 @@ module el2_dec_tlu_ctl( output io_dec_tlu_int_valid_wb1, output [4:0] io_dec_tlu_exc_cause_wb1, output [31:0] io_dec_tlu_mtval_wb1, - output io_dec_tlu_external_ldfwd_disable, - output io_dec_tlu_sideeffect_posted_disable, - output io_dec_tlu_core_ecc_disable, - output io_dec_tlu_bpred_disable, - output io_dec_tlu_wb_coalescing_disable, output io_dec_tlu_pipelining_disable, output [2:0] io_dec_tlu_dma_qos_prty, output io_dec_tlu_misc_clk_override, @@ -9292,7 +9207,40 @@ module el2_dec_tlu_ctl( output io_dec_tlu_bus_clk_override, output io_dec_tlu_pic_clk_override, output io_dec_tlu_dccm_clk_override, - output io_dec_tlu_icm_clk_override + output io_dec_tlu_icm_clk_override, + input io_ifu_pmu_instr_aligned, + output io_tlu_bp_dec_tlu_br0_r_pkt_valid, + output [1:0] io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_way, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle, + output io_tlu_bp_dec_tlu_flush_lower_wb, + output io_tlu_bp_dec_tlu_flush_leak_one_wb, + output io_tlu_bp_dec_tlu_bpred_disable, + output io_tlu_ifc_dec_tlu_flush_noredir_wb, + output [31:0] io_tlu_ifc_dec_tlu_mrac_ff, + input io_tlu_ifc_ifu_pmu_fetch_stall, + output io_tlu_mem_dec_tlu_flush_lower_wb, + output io_tlu_mem_dec_tlu_flush_err_wb, + output io_tlu_mem_dec_tlu_i0_commit_cmt, + output io_tlu_mem_dec_tlu_force_halt, + output io_tlu_mem_dec_tlu_fence_i_wb, + output [70:0] io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata, + output [16:0] io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics, + output io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid, + output io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid, + output io_tlu_mem_dec_tlu_core_ecc_disable, + input io_tlu_mem_ifu_pmu_ic_miss, + input io_tlu_mem_ifu_pmu_ic_hit, + input io_tlu_mem_ifu_pmu_bus_error, + input io_tlu_mem_ifu_pmu_bus_busy, + input io_tlu_mem_ifu_pmu_bus_trxn, + input io_tlu_mem_ifu_ic_error_start, + input io_tlu_mem_ifu_iccm_rd_ecc_single_err, + input [70:0] io_tlu_mem_ifu_ic_debug_rd_data, + input io_tlu_mem_ifu_ic_debug_rd_data_valid, + input io_tlu_mem_ifu_miss_state_idle ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -9371,26 +9319,26 @@ module el2_dec_tlu_ctl( reg [31:0] _RAND_73; reg [31:0] _RAND_74; `endif // RANDOMIZE_REG_INIT - wire int_timers_clock; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_reset; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_free_clk; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_scan_mode; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 355:24] - wire [11:0] int_timers_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 355:24] - wire [31:0] int_timers_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 355:24] - wire [31:0] int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 355:24] + wire int_timers_clock; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_reset; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_free_clk; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_scan_mode; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 352:30] + wire [11:0] int_timers_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 352:30] + wire [31:0] int_timers_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 352:30] + wire [31:0] int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 352:30] wire rvclkhdr_io_l1clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_en; // @[el2_lib.scala 483:22] @@ -9407,278 +9355,278 @@ module el2_dec_tlu_ctl( wire rvclkhdr_3_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_3_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_3_io_scan_mode; // @[el2_lib.scala 483:22] - wire csr_clock; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_reset; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_free_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_active_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_scan_mode; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [11:0] csr_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [11:0] csr_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire [70:0] csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 897:17] - wire [16:0] csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 897:17] - wire [70:0] csr_io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_pic_pl; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire [29:0] csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 897:17] - wire [7:0] csr_io_pic_claimid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire [2:0] csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mexintpend; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_rst_vec; // @[el2_dec_tlu_ctl.scala 897:17] - wire [27:0] csr_io_core_id; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mret_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire [15:0] csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 897:17] - wire [5:0] csr_io_mip; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_timer_int_sync; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_soft_int_sync; // @[el2_dec_tlu_ctl.scala 897:17] - wire [5:0] csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_wr_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_npc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_reset_delayed; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_mepc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_e4e5_int_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_i0_exc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_inst_acc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_nmi; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_lsu_error_pkt_addr_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_exc_cause_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_valid_wb; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_exc_cause_wb; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ecall_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_illegal_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mdseac_locked_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_allow_dbg_halt_csr_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_dpc; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_update_hit_bit_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_timer_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_ext_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_br0_error_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mstatus; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtvec; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mip; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mie; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcyclel; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcycleh; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_minstretl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_minstreth; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mscratch; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mepc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mscause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtval; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mrac; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meivt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meipt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meicurpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meicidpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcgc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtsel; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtdata1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc5; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc6; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc3h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc4h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc5h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc6h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme5; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme6; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcountinhibit; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mpmc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_micect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_miccmect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mdccmect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdht; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdhs; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 897:17] + wire csr_clock; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_reset; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_free_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_active_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_scan_mode; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [11:0] csr_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [11:0] csr_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire [70:0] csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 895:15] + wire [16:0] csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [70:0] csr_io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_pic_pl; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire [29:0] csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 895:15] + wire [7:0] csr_io_pic_claimid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire [2:0] csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mexintpend; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_rst_vec; // @[el2_dec_tlu_ctl.scala 895:15] + wire [27:0] csr_io_core_id; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mret_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire [15:0] csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 895:15] + wire [5:0] csr_io_mip; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_timer_int_sync; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_soft_int_sync; // @[el2_dec_tlu_ctl.scala 895:15] + wire [5:0] csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_wr_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_npc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_reset_delayed; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_mepc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_e4e5_int_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_i0_exc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_inst_acc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_nmi; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_lsu_error_pkt_addr_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_exc_cause_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_valid_wb; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_exc_cause_wb; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ecall_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_illegal_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mdseac_locked_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_allow_dbg_halt_csr_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_dpc; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_update_hit_bit_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_timer_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_ext_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_br0_error_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mstatus; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtvec; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mip; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mie; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcyclel; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcycleh; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_minstretl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_minstreth; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mscratch; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mepc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mscause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtval; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mrac; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meivt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meipt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meicurpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meicidpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcgc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtsel; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtdata1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc5; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc6; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc3h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc4h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc5h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc6h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme5; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme6; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcountinhibit; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mpmc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_micect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_miccmect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mdccmect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdht; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdhs; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 895:15] wire [11:0] csr_read_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 1090:22] @@ -9747,567 +9695,567 @@ module el2_dec_tlu_ctl( wire csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 1090:22] - reg dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 447:81] - wire _T = ~dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 354:33] - reg mpc_halt_state_f; // @[el2_dec_tlu_ctl.scala 442:81] + reg dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 444:89] + wire _T = ~dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 351:39] + reg mpc_halt_state_f; // @[el2_dec_tlu_ctl.scala 439:89] wire [2:0] _T_3 = {io_i_cpu_run_req,io_mpc_debug_halt_req,io_mpc_debug_run_req}; // @[Cat.scala 29:58] wire [3:0] _T_6 = {io_nmi_int,io_timer_int,io_soft_int,io_i_cpu_halt_req}; // @[Cat.scala 29:58] reg [6:0] _T_8; // @[el2_lib.scala 177:81] reg [6:0] syncro_ff; // @[el2_lib.scala 177:58] - wire nmi_int_sync = syncro_ff[6]; // @[el2_dec_tlu_ctl.scala 382:67] - wire i_cpu_halt_req_sync = syncro_ff[3]; // @[el2_dec_tlu_ctl.scala 385:59] - wire i_cpu_run_req_sync = syncro_ff[2]; // @[el2_dec_tlu_ctl.scala 386:59] - wire mpc_debug_halt_req_sync_raw = syncro_ff[1]; // @[el2_dec_tlu_ctl.scala 387:51] - wire mpc_debug_run_req_sync = syncro_ff[0]; // @[el2_dec_tlu_ctl.scala 388:51] + wire nmi_int_sync = syncro_ff[6]; // @[el2_dec_tlu_ctl.scala 379:67] + wire i_cpu_halt_req_sync = syncro_ff[3]; // @[el2_dec_tlu_ctl.scala 382:59] + wire i_cpu_run_req_sync = syncro_ff[2]; // @[el2_dec_tlu_ctl.scala 383:59] + wire mpc_debug_halt_req_sync_raw = syncro_ff[1]; // @[el2_dec_tlu_ctl.scala 384:51] + wire mpc_debug_run_req_sync = syncro_ff[0]; // @[el2_dec_tlu_ctl.scala 385:51] wire dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 1083:31] - reg lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 693:74] - wire _T_11 = io_lsu_error_pkt_r_valid | lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 392:61] - reg e5_valid; // @[el2_dec_tlu_ctl.scala 404:89] - wire e4e5_valid = io_dec_tlu_i0_valid_r | e5_valid; // @[el2_dec_tlu_ctl.scala 395:29] - reg debug_mode_status; // @[el2_dec_tlu_ctl.scala 405:73] - reg i_cpu_run_req_d1_raw; // @[el2_dec_tlu_ctl.scala 653:72] - reg nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 420:64] - wire _T_37 = ~nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 429:39] - wire _T_38 = nmi_int_sync & _T_37; // @[el2_dec_tlu_ctl.scala 429:37] - reg mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 686:89] - wire _T_35 = ~mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 427:26] - wire _T_36 = io_lsu_imprecise_error_load_any | io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 427:78] - wire nmi_lsu_detected = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 427:43] - wire _T_39 = _T_38 | nmi_lsu_detected; // @[el2_dec_tlu_ctl.scala 429:57] - reg nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 421:72] - reg take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 894:90] - wire _T_40 = ~take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 429:100] - wire _T_41 = nmi_int_detected_f & _T_40; // @[el2_dec_tlu_ctl.scala 429:98] - wire _T_42 = _T_39 | _T_41; // @[el2_dec_tlu_ctl.scala 429:76] - reg take_ext_int_start_d3; // @[el2_dec_tlu_ctl.scala 826:58] - wire _T_43 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 429:159] - wire _T_44 = take_ext_int_start_d3 & _T_43; // @[el2_dec_tlu_ctl.scala 429:140] - wire nmi_int_detected = _T_42 | _T_44; // @[el2_dec_tlu_ctl.scala 429:116] - wire _T_631 = ~io_dec_csr_stall_int_ff; // @[el2_dec_tlu_ctl.scala 803:22] + reg lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 690:74] + wire _T_11 = io_lsu_error_pkt_r_valid | lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 389:67] + reg e5_valid; // @[el2_dec_tlu_ctl.scala 401:97] + wire e4e5_valid = io_dec_tlu_i0_valid_r | e5_valid; // @[el2_dec_tlu_ctl.scala 392:30] + reg debug_mode_status; // @[el2_dec_tlu_ctl.scala 402:81] + reg i_cpu_run_req_d1_raw; // @[el2_dec_tlu_ctl.scala 650:80] + reg nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 417:72] + wire _T_37 = ~nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 426:45] + wire _T_38 = nmi_int_sync & _T_37; // @[el2_dec_tlu_ctl.scala 426:43] + reg mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 683:89] + wire _T_35 = ~mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 424:32] + wire _T_36 = io_tlu_busbuff_lsu_imprecise_error_load_any | io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 424:96] + wire nmi_lsu_detected = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 424:49] + wire _T_39 = _T_38 | nmi_lsu_detected; // @[el2_dec_tlu_ctl.scala 426:63] + reg nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 418:72] + reg take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 892:98] + wire _T_40 = ~take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 426:106] + wire _T_41 = nmi_int_detected_f & _T_40; // @[el2_dec_tlu_ctl.scala 426:104] + wire _T_42 = _T_39 | _T_41; // @[el2_dec_tlu_ctl.scala 426:82] + reg take_ext_int_start_d3; // @[el2_dec_tlu_ctl.scala 823:62] + wire _T_43 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 426:165] + wire _T_44 = take_ext_int_start_d3 & _T_43; // @[el2_dec_tlu_ctl.scala 426:146] + wire nmi_int_detected = _T_42 | _T_44; // @[el2_dec_tlu_ctl.scala 426:122] + wire _T_631 = ~io_dec_csr_stall_int_ff; // @[el2_dec_tlu_ctl.scala 800:23] wire mstatus_mie_ns = csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 1082:31] - wire _T_632 = _T_631 & mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 803:47] + wire _T_632 = _T_631 & mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 800:48] wire [5:0] mip = csr_io_mip; // @[el2_dec_tlu_ctl.scala 1088:31] - wire _T_634 = _T_632 & mip[1]; // @[el2_dec_tlu_ctl.scala 803:64] + wire _T_634 = _T_632 & mip[1]; // @[el2_dec_tlu_ctl.scala 800:65] wire [5:0] mie_ns = csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 1077:31] - wire timer_int_ready = _T_634 & mie_ns[1]; // @[el2_dec_tlu_ctl.scala 803:82] - wire _T_391 = nmi_int_detected | timer_int_ready; // @[el2_dec_tlu_ctl.scala 680:65] - wire _T_628 = _T_632 & mip[0]; // @[el2_dec_tlu_ctl.scala 802:64] - wire soft_int_ready = _T_628 & mie_ns[0]; // @[el2_dec_tlu_ctl.scala 802:82] - wire _T_392 = _T_391 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 680:83] - reg int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 660:65] - wire _T_393 = _T_392 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 680:100] - reg int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 661:65] - wire _T_394 = _T_393 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 680:124] - wire _T_608 = _T_632 & mip[2]; // @[el2_dec_tlu_ctl.scala 799:65] - wire mhwakeup_ready = _T_608 & mie_ns[2]; // @[el2_dec_tlu_ctl.scala 799:83] - wire _T_395 = io_mhwakeup & mhwakeup_ready; // @[el2_dec_tlu_ctl.scala 680:163] - wire _T_396 = _T_394 | _T_395; // @[el2_dec_tlu_ctl.scala 680:148] - wire _T_397 = _T_396 & io_o_cpu_halt_status; // @[el2_dec_tlu_ctl.scala 680:182] - reg i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 652:80] - wire _T_398 = ~i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 680:207] - wire _T_399 = _T_397 & _T_398; // @[el2_dec_tlu_ctl.scala 680:205] - wire i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | _T_399; // @[el2_dec_tlu_ctl.scala 680:44] - wire _T_14 = debug_mode_status | i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 396:49] - wire _T_685 = ~_T_43; // @[el2_dec_tlu_ctl.scala 831:45] - wire take_ext_int = take_ext_int_start_d3 & _T_685; // @[el2_dec_tlu_ctl.scala 831:43] - wire _T_698 = ~soft_int_ready; // @[el2_dec_tlu_ctl.scala 848:39] - wire _T_699 = timer_int_ready & _T_698; // @[el2_dec_tlu_ctl.scala 848:37] - wire _T_617 = ~io_lsu_fastint_stall_any; // @[el2_dec_tlu_ctl.scala 800:103] - wire ext_int_ready = mhwakeup_ready & _T_617; // @[el2_dec_tlu_ctl.scala 800:101] - wire _T_700 = ~ext_int_ready; // @[el2_dec_tlu_ctl.scala 848:57] - wire _T_701 = _T_699 & _T_700; // @[el2_dec_tlu_ctl.scala 848:55] - wire _T_622 = _T_632 & mip[5]; // @[el2_dec_tlu_ctl.scala 801:64] - wire ce_int_ready = _T_622 & mie_ns[5]; // @[el2_dec_tlu_ctl.scala 801:82] - wire _T_702 = ~ce_int_ready; // @[el2_dec_tlu_ctl.scala 848:74] - wire _T_703 = _T_701 & _T_702; // @[el2_dec_tlu_ctl.scala 848:72] - wire _T_152 = ~debug_mode_status; // @[el2_dec_tlu_ctl.scala 503:31] - reg dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 546:81] - wire _T_106 = io_dbg_halt_req | dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 480:42] - reg ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 827:58] - wire _T_107 = ~ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 480:65] - wire dbg_halt_req_final = _T_106 & _T_107; // @[el2_dec_tlu_ctl.scala 480:63] - wire mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & _T_107; // @[el2_dec_tlu_ctl.scala 439:61] - wire _T_109 = dbg_halt_req_final | mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 483:44] - reg reset_detect; // @[el2_dec_tlu_ctl.scala 416:80] - reg reset_detected; // @[el2_dec_tlu_ctl.scala 417:80] - wire reset_delayed = reset_detect ^ reset_detected; // @[el2_dec_tlu_ctl.scala 418:64] - wire _T_110 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 483:89] - wire _T_111 = reset_delayed & _T_110; // @[el2_dec_tlu_ctl.scala 483:87] - wire _T_112 = _T_109 | _T_111; // @[el2_dec_tlu_ctl.scala 483:70] - wire _T_114 = _T_112 & _T_152; // @[el2_dec_tlu_ctl.scala 483:113] - wire debug_halt_req = _T_114 & _T_107; // @[el2_dec_tlu_ctl.scala 483:141] - wire _T_153 = _T_152 & debug_halt_req; // @[el2_dec_tlu_ctl.scala 503:57] - reg dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 538:81] - wire _T_154 = _T_153 | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 503:75] - reg trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 537:81] - wire _T_155 = _T_154 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 503:101] - reg ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 752:58] - wire enter_debug_halt_req = _T_155 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 503:126] - reg debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 535:81] + wire timer_int_ready = _T_634 & mie_ns[1]; // @[el2_dec_tlu_ctl.scala 800:83] + wire _T_391 = nmi_int_detected | timer_int_ready; // @[el2_dec_tlu_ctl.scala 677:66] + wire _T_628 = _T_632 & mip[0]; // @[el2_dec_tlu_ctl.scala 799:65] + wire soft_int_ready = _T_628 & mie_ns[0]; // @[el2_dec_tlu_ctl.scala 799:83] + wire _T_392 = _T_391 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 677:84] + reg int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 657:73] + wire _T_393 = _T_392 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 677:101] + reg int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 658:73] + wire _T_394 = _T_393 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 677:125] + wire _T_608 = _T_632 & mip[2]; // @[el2_dec_tlu_ctl.scala 796:66] + wire mhwakeup_ready = _T_608 & mie_ns[2]; // @[el2_dec_tlu_ctl.scala 796:84] + wire _T_395 = io_mhwakeup & mhwakeup_ready; // @[el2_dec_tlu_ctl.scala 677:164] + wire _T_396 = _T_394 | _T_395; // @[el2_dec_tlu_ctl.scala 677:149] + wire _T_397 = _T_396 & io_o_cpu_halt_status; // @[el2_dec_tlu_ctl.scala 677:183] + reg i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 649:80] + wire _T_398 = ~i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 677:208] + wire _T_399 = _T_397 & _T_398; // @[el2_dec_tlu_ctl.scala 677:206] + wire i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | _T_399; // @[el2_dec_tlu_ctl.scala 677:45] + wire _T_14 = debug_mode_status | i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 393:50] + wire _T_685 = ~_T_43; // @[el2_dec_tlu_ctl.scala 828:49] + wire take_ext_int = take_ext_int_start_d3 & _T_685; // @[el2_dec_tlu_ctl.scala 828:47] + wire _T_698 = ~soft_int_ready; // @[el2_dec_tlu_ctl.scala 845:40] + wire _T_699 = timer_int_ready & _T_698; // @[el2_dec_tlu_ctl.scala 845:38] + wire _T_617 = ~io_lsu_fastint_stall_any; // @[el2_dec_tlu_ctl.scala 797:104] + wire ext_int_ready = mhwakeup_ready & _T_617; // @[el2_dec_tlu_ctl.scala 797:102] + wire _T_700 = ~ext_int_ready; // @[el2_dec_tlu_ctl.scala 845:58] + wire _T_701 = _T_699 & _T_700; // @[el2_dec_tlu_ctl.scala 845:56] + wire _T_622 = _T_632 & mip[5]; // @[el2_dec_tlu_ctl.scala 798:65] + wire ce_int_ready = _T_622 & mie_ns[5]; // @[el2_dec_tlu_ctl.scala 798:83] + wire _T_702 = ~ce_int_ready; // @[el2_dec_tlu_ctl.scala 845:75] + wire _T_703 = _T_701 & _T_702; // @[el2_dec_tlu_ctl.scala 845:73] + wire _T_152 = ~debug_mode_status; // @[el2_dec_tlu_ctl.scala 500:37] + reg dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 543:81] + wire _T_106 = io_dbg_halt_req | dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 477:48] + reg ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 824:66] + wire _T_107 = ~ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 477:71] + wire dbg_halt_req_final = _T_106 & _T_107; // @[el2_dec_tlu_ctl.scala 477:69] + wire mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & _T_107; // @[el2_dec_tlu_ctl.scala 436:67] + wire _T_109 = dbg_halt_req_final | mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 480:50] + reg reset_detect; // @[el2_dec_tlu_ctl.scala 413:88] + reg reset_detected; // @[el2_dec_tlu_ctl.scala 414:88] + wire reset_delayed = reset_detect ^ reset_detected; // @[el2_dec_tlu_ctl.scala 415:64] + wire _T_110 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 480:95] + wire _T_111 = reset_delayed & _T_110; // @[el2_dec_tlu_ctl.scala 480:93] + wire _T_112 = _T_109 | _T_111; // @[el2_dec_tlu_ctl.scala 480:76] + wire _T_114 = _T_112 & _T_152; // @[el2_dec_tlu_ctl.scala 480:119] + wire debug_halt_req = _T_114 & _T_107; // @[el2_dec_tlu_ctl.scala 480:147] + wire _T_153 = _T_152 & debug_halt_req; // @[el2_dec_tlu_ctl.scala 500:63] + reg dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 535:81] + wire _T_154 = _T_153 | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 500:81] + reg trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 534:81] + wire _T_155 = _T_154 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 500:107] + reg ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 749:64] + wire enter_debug_halt_req = _T_155 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 500:132] + reg debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 532:89] wire force_halt = csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 1080:31] - reg lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 531:89] - wire _T_142 = io_lsu_idle_any & lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 497:47] - wire _T_143 = _T_142 & io_ifu_miss_state_idle; // @[el2_dec_tlu_ctl.scala 497:64] - reg ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 532:73] - wire _T_144 = _T_143 & ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 497:89] - wire _T_145 = ~debug_halt_req; // @[el2_dec_tlu_ctl.scala 497:115] - wire _T_146 = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 497:113] - reg debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 539:81] - wire _T_147 = ~debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 497:133] - wire _T_148 = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 497:131] - wire _T_149 = ~io_dec_div_active; // @[el2_dec_tlu_ctl.scala 497:154] - wire _T_150 = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 497:152] - wire core_empty = force_halt | _T_150; // @[el2_dec_tlu_ctl.scala 497:28] - wire _T_163 = debug_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 513:42] - reg dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 529:73] - reg dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 545:73] - wire _T_132 = ~dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 493:50] - wire _T_133 = dec_tlu_flush_noredir_r_d1 & _T_132; // @[el2_dec_tlu_ctl.scala 493:48] - reg take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 824:58] - wire _T_134 = ~take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 493:78] - wire _T_135 = _T_133 & _T_134; // @[el2_dec_tlu_ctl.scala 493:76] - reg halt_taken_f; // @[el2_dec_tlu_ctl.scala 530:81] - reg dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 533:81] - wire _T_136 = ~dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 493:120] - wire _T_137 = halt_taken_f & _T_136; // @[el2_dec_tlu_ctl.scala 493:118] - reg pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 659:73] - wire _T_138 = ~pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 493:140] - wire _T_139 = _T_137 & _T_138; // @[el2_dec_tlu_ctl.scala 493:138] - reg interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 888:82] - wire _T_140 = ~interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 493:163] - wire _T_141 = _T_139 & _T_140; // @[el2_dec_tlu_ctl.scala 493:161] - wire halt_taken = _T_135 | _T_141; // @[el2_dec_tlu_ctl.scala 493:102] - wire _T_164 = _T_163 & halt_taken; // @[el2_dec_tlu_ctl.scala 513:55] - reg debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 536:81] - wire _T_165 = ~debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 513:91] - wire _T_166 = dbg_tlu_halted_f & _T_165; // @[el2_dec_tlu_ctl.scala 513:89] - wire dbg_tlu_halted = _T_164 | _T_166; // @[el2_dec_tlu_ctl.scala 513:69] - wire _T_167 = ~dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 514:67] - wire _T_168 = debug_halt_req_f & _T_167; // @[el2_dec_tlu_ctl.scala 514:65] - wire debug_halt_req_ns = enter_debug_halt_req | _T_168; // @[el2_dec_tlu_ctl.scala 514:45] + reg lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 528:89] + wire _T_142 = io_lsu_idle_any & lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 494:53] + wire _T_143 = _T_142 & io_tlu_mem_ifu_miss_state_idle; // @[el2_dec_tlu_ctl.scala 494:70] + reg ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 529:81] + wire _T_144 = _T_143 & ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 494:103] + wire _T_145 = ~debug_halt_req; // @[el2_dec_tlu_ctl.scala 494:129] + wire _T_146 = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 494:127] + reg debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 536:89] + wire _T_147 = ~debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 494:147] + wire _T_148 = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 494:145] + wire _T_149 = ~io_dec_div_active; // @[el2_dec_tlu_ctl.scala 494:168] + wire _T_150 = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 494:166] + wire core_empty = force_halt | _T_150; // @[el2_dec_tlu_ctl.scala 494:34] + wire _T_163 = debug_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 510:48] + reg dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 526:81] + reg dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 542:73] + wire _T_132 = ~dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 490:56] + wire _T_133 = dec_tlu_flush_noredir_r_d1 & _T_132; // @[el2_dec_tlu_ctl.scala 490:54] + reg take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 821:62] + wire _T_134 = ~take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 490:84] + wire _T_135 = _T_133 & _T_134; // @[el2_dec_tlu_ctl.scala 490:82] + reg halt_taken_f; // @[el2_dec_tlu_ctl.scala 527:89] + reg dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 530:89] + wire _T_136 = ~dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 490:126] + wire _T_137 = halt_taken_f & _T_136; // @[el2_dec_tlu_ctl.scala 490:124] + reg pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 656:73] + wire _T_138 = ~pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 490:146] + wire _T_139 = _T_137 & _T_138; // @[el2_dec_tlu_ctl.scala 490:144] + reg interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 886:90] + wire _T_140 = ~interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 490:169] + wire _T_141 = _T_139 & _T_140; // @[el2_dec_tlu_ctl.scala 490:167] + wire halt_taken = _T_135 | _T_141; // @[el2_dec_tlu_ctl.scala 490:108] + wire _T_164 = _T_163 & halt_taken; // @[el2_dec_tlu_ctl.scala 510:61] + reg debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 533:89] + wire _T_165 = ~debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 510:97] + wire _T_166 = dbg_tlu_halted_f & _T_165; // @[el2_dec_tlu_ctl.scala 510:95] + wire dbg_tlu_halted = _T_164 | _T_166; // @[el2_dec_tlu_ctl.scala 510:75] + wire _T_167 = ~dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 511:73] + wire _T_168 = debug_halt_req_f & _T_167; // @[el2_dec_tlu_ctl.scala 511:71] + wire debug_halt_req_ns = enter_debug_halt_req | _T_168; // @[el2_dec_tlu_ctl.scala 511:51] wire [15:0] dcsr = csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 1086:31] - wire _T_157 = ~dcsr[2]; // @[el2_dec_tlu_ctl.scala 506:100] - wire _T_158 = debug_resume_req_f & _T_157; // @[el2_dec_tlu_ctl.scala 506:98] - wire _T_159 = ~_T_158; // @[el2_dec_tlu_ctl.scala 506:77] - wire _T_160 = debug_mode_status & _T_159; // @[el2_dec_tlu_ctl.scala 506:75] - wire internal_dbg_halt_mode = debug_halt_req_ns | _T_160; // @[el2_dec_tlu_ctl.scala 506:47] - wire _T_177 = debug_resume_req_f & dcsr[2]; // @[el2_dec_tlu_ctl.scala 519:54] - reg dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 544:73] - wire _T_178 = ~dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 519:105] - wire _T_179 = dcsr_single_step_running_f & _T_178; // @[el2_dec_tlu_ctl.scala 519:103] - wire dcsr_single_step_running = _T_177 | _T_179; // @[el2_dec_tlu_ctl.scala 519:73] - wire _T_665 = ~dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 820:54] - wire _T_666 = _T_665 | io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 820:80] - wire _T_667 = internal_dbg_halt_mode & _T_666; // @[el2_dec_tlu_ctl.scala 820:51] - wire _T_346 = ~io_dec_tlu_debug_mode; // @[el2_dec_tlu_ctl.scala 649:56] - wire _T_347 = i_cpu_halt_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 649:54] - wire i_cpu_halt_req_sync_qual = _T_347 & _T_107; // @[el2_dec_tlu_ctl.scala 649:79] - wire ext_halt_pulse = i_cpu_halt_req_sync_qual & _T_398; // @[el2_dec_tlu_ctl.scala 665:49] + wire _T_157 = ~dcsr[2]; // @[el2_dec_tlu_ctl.scala 503:106] + wire _T_158 = debug_resume_req_f & _T_157; // @[el2_dec_tlu_ctl.scala 503:104] + wire _T_159 = ~_T_158; // @[el2_dec_tlu_ctl.scala 503:83] + wire _T_160 = debug_mode_status & _T_159; // @[el2_dec_tlu_ctl.scala 503:81] + wire internal_dbg_halt_mode = debug_halt_req_ns | _T_160; // @[el2_dec_tlu_ctl.scala 503:53] + wire _T_177 = debug_resume_req_f & dcsr[2]; // @[el2_dec_tlu_ctl.scala 516:60] + reg dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 541:73] + wire _T_178 = ~dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 516:111] + wire _T_179 = dcsr_single_step_running_f & _T_178; // @[el2_dec_tlu_ctl.scala 516:109] + wire dcsr_single_step_running = _T_177 | _T_179; // @[el2_dec_tlu_ctl.scala 516:79] + wire _T_665 = ~dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 817:55] + wire _T_666 = _T_665 | io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 817:81] + wire _T_667 = internal_dbg_halt_mode & _T_666; // @[el2_dec_tlu_ctl.scala 817:52] + wire _T_346 = ~io_dec_tlu_debug_mode; // @[el2_dec_tlu_ctl.scala 646:62] + wire _T_347 = i_cpu_halt_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 646:60] + wire i_cpu_halt_req_sync_qual = _T_347 & _T_107; // @[el2_dec_tlu_ctl.scala 646:85] + wire ext_halt_pulse = i_cpu_halt_req_sync_qual & _T_398; // @[el2_dec_tlu_ctl.scala 662:50] wire fw_halt_req = csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1084:31] - wire enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req; // @[el2_dec_tlu_ctl.scala 666:47] - reg pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 658:73] - wire _T_371 = pmu_fw_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 671:44] - wire _T_372 = _T_371 & halt_taken; // @[el2_dec_tlu_ctl.scala 671:57] - wire _T_373 = ~enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 671:72] - wire _T_374 = _T_372 & _T_373; // @[el2_dec_tlu_ctl.scala 671:70] - wire _T_375 = ~i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 671:120] - wire _T_376 = pmu_fw_tlu_halted_f & _T_375; // @[el2_dec_tlu_ctl.scala 671:118] - wire _T_377 = _T_374 | _T_376; // @[el2_dec_tlu_ctl.scala 671:95] - wire _T_378 = ~debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 671:142] - wire pmu_fw_tlu_halted = _T_377 & _T_378; // @[el2_dec_tlu_ctl.scala 671:140] - wire _T_361 = ~pmu_fw_tlu_halted; // @[el2_dec_tlu_ctl.scala 667:71] - wire _T_362 = pmu_fw_halt_req_f & _T_361; // @[el2_dec_tlu_ctl.scala 667:69] - wire _T_363 = enter_pmu_fw_halt_req | _T_362; // @[el2_dec_tlu_ctl.scala 667:48] - wire pmu_fw_halt_req_ns = _T_363 & _T_378; // @[el2_dec_tlu_ctl.scala 667:92] - reg internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 657:66] - wire _T_367 = internal_pmu_fw_halt_mode_f & _T_375; // @[el2_dec_tlu_ctl.scala 668:82] - wire _T_369 = _T_367 & _T_378; // @[el2_dec_tlu_ctl.scala 668:102] - wire internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | _T_369; // @[el2_dec_tlu_ctl.scala 668:51] - wire _T_668 = _T_667 | internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 820:106] - wire _T_669 = _T_668 | i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 820:134] - wire _T_738 = ~internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 852:34] - wire _T_739 = nmi_int_detected & _T_738; // @[el2_dec_tlu_ctl.scala 852:32] - wire _T_740 = ~internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 852:64] - wire _T_742 = dcsr_single_step_running_f & dcsr[11]; // @[el2_dec_tlu_ctl.scala 852:118] - wire _T_743 = ~io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 852:140] - wire _T_744 = _T_742 & _T_743; // @[el2_dec_tlu_ctl.scala 852:138] - wire _T_746 = _T_744 & _T_178; // @[el2_dec_tlu_ctl.scala 852:163] - wire _T_747 = _T_740 | _T_746; // @[el2_dec_tlu_ctl.scala 852:88] - wire _T_748 = _T_739 & _T_747; // @[el2_dec_tlu_ctl.scala 852:61] - wire _T_463 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h8; // @[el2_dec_tlu_ctl.scala 738:51] - wire _T_464 = _T_463 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 738:64] - wire _T_297 = io_dec_tlu_flush_lower_wb | io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 600:57] + wire enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req; // @[el2_dec_tlu_ctl.scala 663:48] + reg pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 655:73] + wire _T_371 = pmu_fw_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 668:45] + wire _T_372 = _T_371 & halt_taken; // @[el2_dec_tlu_ctl.scala 668:58] + wire _T_373 = ~enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 668:73] + wire _T_374 = _T_372 & _T_373; // @[el2_dec_tlu_ctl.scala 668:71] + wire _T_375 = ~i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 668:121] + wire _T_376 = pmu_fw_tlu_halted_f & _T_375; // @[el2_dec_tlu_ctl.scala 668:119] + wire _T_377 = _T_374 | _T_376; // @[el2_dec_tlu_ctl.scala 668:96] + wire _T_378 = ~debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 668:143] + wire pmu_fw_tlu_halted = _T_377 & _T_378; // @[el2_dec_tlu_ctl.scala 668:141] + wire _T_361 = ~pmu_fw_tlu_halted; // @[el2_dec_tlu_ctl.scala 664:72] + wire _T_362 = pmu_fw_halt_req_f & _T_361; // @[el2_dec_tlu_ctl.scala 664:70] + wire _T_363 = enter_pmu_fw_halt_req | _T_362; // @[el2_dec_tlu_ctl.scala 664:49] + wire pmu_fw_halt_req_ns = _T_363 & _T_378; // @[el2_dec_tlu_ctl.scala 664:93] + reg internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 654:68] + wire _T_367 = internal_pmu_fw_halt_mode_f & _T_375; // @[el2_dec_tlu_ctl.scala 665:83] + wire _T_369 = _T_367 & _T_378; // @[el2_dec_tlu_ctl.scala 665:103] + wire internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | _T_369; // @[el2_dec_tlu_ctl.scala 665:52] + wire _T_668 = _T_667 | internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 817:107] + wire _T_669 = _T_668 | i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 817:135] + wire _T_738 = ~internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 849:35] + wire _T_739 = nmi_int_detected & _T_738; // @[el2_dec_tlu_ctl.scala 849:33] + wire _T_740 = ~internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 849:65] + wire _T_742 = dcsr_single_step_running_f & dcsr[11]; // @[el2_dec_tlu_ctl.scala 849:119] + wire _T_743 = ~io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 849:141] + wire _T_744 = _T_742 & _T_743; // @[el2_dec_tlu_ctl.scala 849:139] + wire _T_746 = _T_744 & _T_178; // @[el2_dec_tlu_ctl.scala 849:164] + wire _T_747 = _T_740 | _T_746; // @[el2_dec_tlu_ctl.scala 849:89] + wire _T_748 = _T_739 & _T_747; // @[el2_dec_tlu_ctl.scala 849:62] + wire _T_463 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h8; // @[el2_dec_tlu_ctl.scala 735:51] + wire _T_464 = _T_463 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 735:64] + wire _T_297 = io_tlu_bp_dec_tlu_flush_lower_wb | io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 597:65] wire [3:0] _T_299 = _T_297 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_300 = ~_T_299; // @[el2_dec_tlu_ctl.scala 600:22] + wire [3:0] _T_300 = ~_T_299; // @[el2_dec_tlu_ctl.scala 597:23] wire [3:0] _T_292 = io_dec_tlu_i0_valid_r ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_294 = _T_292 & io_dec_tlu_packet_r_i0trigger; // @[el2_dec_tlu_ctl.scala 598:52] - wire [9:0] mtdata1_t_3 = csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_2 = csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_1 = csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_0 = csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] + wire [3:0] _T_294 = _T_292 & io_dec_tlu_packet_r_i0trigger; // @[el2_dec_tlu_ctl.scala 595:53] + wire [9:0] mtdata1_t_3 = csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_2 = csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_1 = csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_0 = csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] wire [3:0] trigger_execute = {mtdata1_t_3[2],mtdata1_t_2[2],mtdata1_t_1[2],mtdata1_t_0[2]}; // @[Cat.scala 29:58] wire [3:0] trigger_data = {mtdata1_t_3[7],mtdata1_t_2[7],mtdata1_t_1[7],mtdata1_t_0[7]}; // @[Cat.scala 29:58] - wire [3:0] _T_279 = trigger_execute & trigger_data; // @[el2_dec_tlu_ctl.scala 590:56] - wire inst_acc_r_raw = io_dec_tlu_packet_r_icaf & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 746:48] + wire [3:0] _T_279 = trigger_execute & trigger_data; // @[el2_dec_tlu_ctl.scala 587:57] + wire inst_acc_r_raw = io_dec_tlu_packet_r_icaf & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 743:49] wire [3:0] _T_281 = inst_acc_r_raw ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_282 = _T_279 & _T_281; // @[el2_dec_tlu_ctl.scala 590:71] - wire _T_283 = io_exu_i0_br_error_r | io_exu_i0_br_start_error_r; // @[el2_dec_tlu_ctl.scala 590:128] + wire [3:0] _T_282 = _T_279 & _T_281; // @[el2_dec_tlu_ctl.scala 587:72] + wire _T_283 = io_tlu_exu_exu_i0_br_error_r | io_tlu_exu_exu_i0_br_start_error_r; // @[el2_dec_tlu_ctl.scala 587:137] wire [3:0] _T_285 = _T_283 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_286 = _T_282 | _T_285; // @[el2_dec_tlu_ctl.scala 590:97] - wire [3:0] i0_iside_trigger_has_pri_r = ~_T_286; // @[el2_dec_tlu_ctl.scala 590:37] - wire [3:0] _T_295 = _T_294 & i0_iside_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 598:89] + wire [3:0] _T_286 = _T_282 | _T_285; // @[el2_dec_tlu_ctl.scala 587:98] + wire [3:0] i0_iside_trigger_has_pri_r = ~_T_286; // @[el2_dec_tlu_ctl.scala 587:38] + wire [3:0] _T_295 = _T_294 & i0_iside_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 595:90] wire [3:0] trigger_store = {mtdata1_t_3[1],mtdata1_t_2[1],mtdata1_t_1[1],mtdata1_t_0[1]}; // @[Cat.scala 29:58] - wire [3:0] _T_287 = trigger_store & trigger_data; // @[el2_dec_tlu_ctl.scala 593:50] + wire [3:0] _T_287 = trigger_store & trigger_data; // @[el2_dec_tlu_ctl.scala 590:51] wire [3:0] _T_289 = io_lsu_error_pkt_r_valid ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_290 = _T_287 & _T_289; // @[el2_dec_tlu_ctl.scala 593:65] - wire [3:0] i0_lsu_trigger_has_pri_r = ~_T_290; // @[el2_dec_tlu_ctl.scala 593:34] - wire [3:0] _T_296 = _T_295 & i0_lsu_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 598:118] + wire [3:0] _T_290 = _T_287 & _T_289; // @[el2_dec_tlu_ctl.scala 590:66] + wire [3:0] i0_lsu_trigger_has_pri_r = ~_T_290; // @[el2_dec_tlu_ctl.scala 590:35] + wire [3:0] _T_296 = _T_295 & i0_lsu_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 595:119] wire [1:0] mstatus = csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 1085:31] - wire _T_259 = mtdata1_t_3[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:62] - wire _T_261 = _T_259 & mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 587:86] - wire _T_264 = mtdata1_t_2[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:150] - wire _T_266 = _T_264 & mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 587:174] - wire _T_269 = mtdata1_t_1[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:239] - wire _T_271 = _T_269 & mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 587:263] - wire _T_274 = mtdata1_t_0[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:328] - wire _T_276 = _T_274 & mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 587:352] + wire _T_259 = mtdata1_t_3[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:62] + wire _T_261 = _T_259 & mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 584:86] + wire _T_264 = mtdata1_t_2[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:150] + wire _T_266 = _T_264 & mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 584:174] + wire _T_269 = mtdata1_t_1[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:239] + wire _T_271 = _T_269 & mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 584:263] + wire _T_274 = mtdata1_t_0[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:328] + wire _T_276 = _T_274 & mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 584:352] wire [3:0] trigger_enabled = {_T_261,_T_266,_T_271,_T_276}; // @[Cat.scala 29:58] - wire [3:0] i0trigger_qual_r = _T_296 & trigger_enabled; // @[el2_dec_tlu_ctl.scala 598:145] - wire [3:0] i0_trigger_r = _T_300 & i0trigger_qual_r; // @[el2_dec_tlu_ctl.scala 600:83] - wire _T_303 = ~mtdata1_t_2[5]; // @[el2_dec_tlu_ctl.scala 603:59] - wire _T_305 = _T_303 | i0_trigger_r[2]; // @[el2_dec_tlu_ctl.scala 603:88] - wire _T_306 = i0_trigger_r[3] & _T_305; // @[el2_dec_tlu_ctl.scala 603:56] - wire _T_311 = _T_303 | i0_trigger_r[3]; // @[el2_dec_tlu_ctl.scala 603:156] - wire _T_312 = i0_trigger_r[2] & _T_311; // @[el2_dec_tlu_ctl.scala 603:124] - wire _T_315 = ~mtdata1_t_0[5]; // @[el2_dec_tlu_ctl.scala 603:195] - wire _T_317 = _T_315 | i0_trigger_r[0]; // @[el2_dec_tlu_ctl.scala 603:224] - wire _T_318 = i0_trigger_r[1] & _T_317; // @[el2_dec_tlu_ctl.scala 603:192] - wire _T_323 = _T_315 | i0_trigger_r[1]; // @[el2_dec_tlu_ctl.scala 603:292] - wire _T_324 = i0_trigger_r[0] & _T_323; // @[el2_dec_tlu_ctl.scala 603:260] + wire [3:0] i0trigger_qual_r = _T_296 & trigger_enabled; // @[el2_dec_tlu_ctl.scala 595:146] + wire [3:0] i0_trigger_r = _T_300 & i0trigger_qual_r; // @[el2_dec_tlu_ctl.scala 597:91] + wire _T_303 = ~mtdata1_t_2[5]; // @[el2_dec_tlu_ctl.scala 600:60] + wire _T_305 = _T_303 | i0_trigger_r[2]; // @[el2_dec_tlu_ctl.scala 600:89] + wire _T_306 = i0_trigger_r[3] & _T_305; // @[el2_dec_tlu_ctl.scala 600:57] + wire _T_311 = _T_303 | i0_trigger_r[3]; // @[el2_dec_tlu_ctl.scala 600:157] + wire _T_312 = i0_trigger_r[2] & _T_311; // @[el2_dec_tlu_ctl.scala 600:125] + wire _T_315 = ~mtdata1_t_0[5]; // @[el2_dec_tlu_ctl.scala 600:196] + wire _T_317 = _T_315 | i0_trigger_r[0]; // @[el2_dec_tlu_ctl.scala 600:225] + wire _T_318 = i0_trigger_r[1] & _T_317; // @[el2_dec_tlu_ctl.scala 600:193] + wire _T_323 = _T_315 | i0_trigger_r[1]; // @[el2_dec_tlu_ctl.scala 600:293] + wire _T_324 = i0_trigger_r[0] & _T_323; // @[el2_dec_tlu_ctl.scala 600:261] wire [3:0] i0_trigger_chain_masked_r = {_T_306,_T_312,_T_318,_T_324}; // @[Cat.scala 29:58] - wire i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 606:56] - wire _T_465 = ~i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 738:90] - wire _T_466 = _T_464 & _T_465; // @[el2_dec_tlu_ctl.scala 738:88] - wire _T_468 = ~dcsr[15]; // @[el2_dec_tlu_ctl.scala 738:110] - wire _T_469 = _T_466 & _T_468; // @[el2_dec_tlu_ctl.scala 738:108] - reg tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 408:72] - wire _T_429 = ~tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 713:43] - wire _T_430 = io_dec_tlu_i0_valid_r & _T_429; // @[el2_dec_tlu_ctl.scala 713:41] - wire _T_432 = _T_430 & _T_283; // @[el2_dec_tlu_ctl.scala 713:65] - reg ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 402:81] - reg iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 403:89] - wire _T_433 = ic_perr_r_d1 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 713:137] - wire _T_435 = _T_433 & _T_107; // @[el2_dec_tlu_ctl.scala 713:156] - wire _T_436 = _T_432 | _T_435; // @[el2_dec_tlu_ctl.scala 713:120] - wire _T_438 = _T_436 & _T_465; // @[el2_dec_tlu_ctl.scala 713:179] - wire _T_410 = io_dec_tlu_i0_valid_r & _T_465; // @[el2_dec_tlu_ctl.scala 701:46] - wire _T_411 = ~io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 701:69] - wire _T_412 = _T_411 & io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec_tlu_ctl.scala 701:104] - wire lsu_i0_rfnpc_r = _T_410 & _T_412; // @[el2_dec_tlu_ctl.scala 701:66] - wire _T_439 = ~lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 713:203] - wire rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 713:200] - wire _T_470 = ~rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 738:132] - wire ebreak_r = _T_469 & _T_470; // @[el2_dec_tlu_ctl.scala 738:130] - wire _T_472 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h9; // @[el2_dec_tlu_ctl.scala 739:51] - wire _T_473 = _T_472 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 739:64] - wire _T_475 = _T_473 & _T_465; // @[el2_dec_tlu_ctl.scala 739:88] - wire ecall_r = _T_475 & _T_470; // @[el2_dec_tlu_ctl.scala 739:108] - wire _T_523 = ebreak_r | ecall_r; // @[el2_dec_tlu_ctl.scala 766:40] - wire _T_478 = ~io_dec_tlu_packet_r_legal; // @[el2_dec_tlu_ctl.scala 740:17] - wire _T_479 = _T_478 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 740:46] - wire _T_481 = _T_479 & _T_465; // @[el2_dec_tlu_ctl.scala 740:70] - wire illegal_r = _T_481 & _T_470; // @[el2_dec_tlu_ctl.scala 740:90] - wire _T_524 = _T_523 | illegal_r; // @[el2_dec_tlu_ctl.scala 766:50] - wire _T_511 = inst_acc_r_raw & _T_470; // @[el2_dec_tlu_ctl.scala 747:32] - wire inst_acc_r = _T_511 & _T_465; // @[el2_dec_tlu_ctl.scala 747:45] - wire _T_525 = _T_524 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 766:62] - wire _T_527 = _T_525 & _T_470; // @[el2_dec_tlu_ctl.scala 766:76] - wire _T_528 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 766:91] - wire i0_exception_valid_r = _T_527 & _T_528; // @[el2_dec_tlu_ctl.scala 766:89] - wire _T_789 = i0_exception_valid_r | rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 865:48] - wire _T_402 = ~io_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 689:56] - wire lsu_exc_valid_r_raw = io_lsu_error_pkt_r_valid & _T_402; // @[el2_dec_tlu_ctl.scala 689:54] - wire _T_403 = io_lsu_error_pkt_r_valid & lsu_exc_valid_r_raw; // @[el2_dec_tlu_ctl.scala 691:39] - wire _T_405 = _T_403 & _T_465; // @[el2_dec_tlu_ctl.scala 691:61] - wire lsu_exc_valid_r = _T_405 & _T_470; // @[el2_dec_tlu_ctl.scala 691:81] - wire _T_790 = _T_789 | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 865:60] - wire _T_490 = io_dec_tlu_packet_r_fence_i & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 743:49] - wire _T_492 = _T_490 & _T_465; // @[el2_dec_tlu_ctl.scala 743:73] - wire fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 743:94] - wire _T_791 = _T_790 | fence_i_r; // @[el2_dec_tlu_ctl.scala 865:78] - wire _T_792 = _T_791 | lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 865:90] - wire _T_414 = io_dec_tlu_i0_valid_r & _T_470; // @[el2_dec_tlu_ctl.scala 704:49] - wire _T_415 = ~lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 704:64] - wire _T_416 = _T_414 & _T_415; // @[el2_dec_tlu_ctl.scala 704:62] - wire _T_417 = ~inst_acc_r; // @[el2_dec_tlu_ctl.scala 704:81] - wire _T_418 = _T_416 & _T_417; // @[el2_dec_tlu_ctl.scala 704:78] - wire _T_420 = _T_418 & _T_528; // @[el2_dec_tlu_ctl.scala 704:93] - reg request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 542:81] - wire _T_421 = ~request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 704:120] - wire _T_422 = _T_420 & _T_421; // @[el2_dec_tlu_ctl.scala 704:118] - wire tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 704:145] - reg iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 401:72] - wire _T_444 = tlu_i0_commit_cmt & iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 722:51] - wire _T_484 = io_dec_tlu_packet_r_pmu_i0_itype == 4'hc; // @[el2_dec_tlu_ctl.scala 741:51] - wire _T_485 = _T_484 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 741:64] - wire _T_487 = _T_485 & _T_465; // @[el2_dec_tlu_ctl.scala 741:88] - wire mret_r = _T_487 & _T_470; // @[el2_dec_tlu_ctl.scala 741:108] - wire _T_446 = _T_523 | mret_r; // @[el2_dec_tlu_ctl.scala 722:97] - wire take_reset = reset_delayed & io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 851:31] - wire _T_447 = _T_446 | take_reset; // @[el2_dec_tlu_ctl.scala 722:106] - wire _T_448 = _T_447 | illegal_r; // @[el2_dec_tlu_ctl.scala 722:119] - wire _T_449 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 722:175] - wire _T_450 = dec_csr_wen_r_mod & _T_449; // @[el2_dec_tlu_ctl.scala 722:152] - wire _T_451 = _T_448 | _T_450; // @[el2_dec_tlu_ctl.scala 722:131] - wire _T_452 = ~_T_451; // @[el2_dec_tlu_ctl.scala 722:76] - wire iccm_repair_state_rfnpc = _T_444 & _T_452; // @[el2_dec_tlu_ctl.scala 722:74] - wire _T_793 = _T_792 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 865:107] - wire _T_794 = _T_793 | debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 865:134] - wire _T_786 = i_cpu_run_req_d1 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 863:42] - wire _T_211 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 562:22] - reg dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 541:73] - wire _T_212 = _T_211 & dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 562:42] - wire _T_213 = ext_int_ready | ce_int_ready; // @[el2_dec_tlu_ctl.scala 562:80] - wire _T_214 = _T_213 | timer_int_ready; // @[el2_dec_tlu_ctl.scala 562:95] - wire _T_215 = _T_214 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 562:113] - wire _T_216 = _T_215 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 562:130] - wire _T_217 = _T_216 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 562:154] - wire _T_218 = _T_217 | nmi_int_detected; // @[el2_dec_tlu_ctl.scala 562:178] - wire _T_219 = _T_218 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 562:197] - wire _T_220 = ~_T_219; // @[el2_dec_tlu_ctl.scala 562:64] - wire _T_221 = _T_212 & _T_220; // @[el2_dec_tlu_ctl.scala 562:62] - wire _T_223 = _T_221 & _T_140; // @[el2_dec_tlu_ctl.scala 562:218] - wire _T_225 = _T_223 & _T_378; // @[el2_dec_tlu_ctl.scala 562:242] - wire _T_226 = ~pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 562:264] - wire _T_227 = _T_225 & _T_226; // @[el2_dec_tlu_ctl.scala 562:262] - wire _T_228 = ~halt_taken_f; // @[el2_dec_tlu_ctl.scala 562:285] - wire pause_expired_r = _T_227 & _T_228; // @[el2_dec_tlu_ctl.scala 562:283] - wire sel_npc_resume = _T_786 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 863:65] - wire _T_795 = _T_794 | sel_npc_resume; // @[el2_dec_tlu_ctl.scala 865:156] - reg dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 540:73] - wire _T_796 = _T_795 | dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 865:174] - wire synchronous_flush_r = _T_796 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 865:200] - wire _T_749 = ~synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 852:194] - wire _T_750 = _T_748 & _T_749; // @[el2_dec_tlu_ctl.scala 852:192] - wire _T_751 = ~mret_r; // @[el2_dec_tlu_ctl.scala 852:217] - wire _T_752 = _T_750 & _T_751; // @[el2_dec_tlu_ctl.scala 852:215] - wire _T_753 = ~take_reset; // @[el2_dec_tlu_ctl.scala 852:227] - wire _T_754 = _T_752 & _T_753; // @[el2_dec_tlu_ctl.scala 852:225] - wire _T_519 = _T_466 & dcsr[15]; // @[el2_dec_tlu_ctl.scala 750:120] - wire ebreak_to_debug_mode_r = _T_519 & _T_470; // @[el2_dec_tlu_ctl.scala 750:141] - wire _T_755 = ~ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 852:241] - wire _T_756 = _T_754 & _T_755; // @[el2_dec_tlu_ctl.scala 852:239] - wire _T_760 = _T_107 | _T_44; // @[el2_dec_tlu_ctl.scala 852:287] - wire take_nmi = _T_756 & _T_760; // @[el2_dec_tlu_ctl.scala 852:265] - wire _T_670 = _T_669 | take_nmi; // @[el2_dec_tlu_ctl.scala 820:154] - wire _T_671 = _T_670 | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 820:165] - wire _T_672 = _T_671 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 820:190] - reg exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 890:82] - wire _T_673 = _T_672 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 820:213] - wire _T_674 = _T_673 | mret_r; // @[el2_dec_tlu_ctl.scala 820:237] - wire block_interrupts = _T_674 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 820:246] - wire _T_704 = ~block_interrupts; // @[el2_dec_tlu_ctl.scala 848:90] - wire take_timer_int = _T_703 & _T_704; // @[el2_dec_tlu_ctl.scala 848:88] - wire _T_762 = take_ext_int | take_timer_int; // @[el2_dec_tlu_ctl.scala 855:37] - wire _T_693 = soft_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 847:35] - wire _T_695 = _T_693 & _T_702; // @[el2_dec_tlu_ctl.scala 847:52] - wire take_soft_int = _T_695 & _T_704; // @[el2_dec_tlu_ctl.scala 847:68] - wire _T_763 = _T_762 | take_soft_int; // @[el2_dec_tlu_ctl.scala 855:54] - wire _T_764 = _T_763 | take_nmi; // @[el2_dec_tlu_ctl.scala 855:70] - wire _T_689 = ce_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 846:32] - wire take_ce_int = _T_689 & _T_704; // @[el2_dec_tlu_ctl.scala 846:49] - wire _T_765 = _T_764 | take_ce_int; // @[el2_dec_tlu_ctl.scala 855:81] - wire int_timer0_int_possible = mstatus_mie_ns & mie_ns[4]; // @[el2_dec_tlu_ctl.scala 806:48] - wire int_timer0_int_ready = mip[4] & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 807:46] - wire _T_706 = int_timer0_int_ready | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 849:48] - wire _T_707 = _T_706 & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 849:73] - wire _T_709 = _T_707 & _T_631; // @[el2_dec_tlu_ctl.scala 849:99] - wire _T_710 = ~timer_int_ready; // @[el2_dec_tlu_ctl.scala 849:128] - wire _T_711 = _T_709 & _T_710; // @[el2_dec_tlu_ctl.scala 849:126] - wire _T_713 = _T_711 & _T_698; // @[el2_dec_tlu_ctl.scala 849:145] - wire _T_715 = _T_713 & _T_700; // @[el2_dec_tlu_ctl.scala 849:163] - wire _T_717 = _T_715 & _T_702; // @[el2_dec_tlu_ctl.scala 849:180] - wire take_int_timer0_int = _T_717 & _T_704; // @[el2_dec_tlu_ctl.scala 849:196] - wire _T_766 = _T_765 | take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 855:95] - wire int_timer1_int_possible = mstatus_mie_ns & mie_ns[3]; // @[el2_dec_tlu_ctl.scala 808:48] - wire int_timer1_int_ready = mip[3] & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 809:46] - wire _T_720 = int_timer1_int_ready | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 850:48] - wire _T_721 = _T_720 & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 850:73] - wire _T_723 = _T_721 & _T_631; // @[el2_dec_tlu_ctl.scala 850:99] - wire _T_725 = ~_T_706; // @[el2_dec_tlu_ctl.scala 850:128] - wire _T_726 = _T_723 & _T_725; // @[el2_dec_tlu_ctl.scala 850:126] - wire _T_728 = _T_726 & _T_710; // @[el2_dec_tlu_ctl.scala 850:176] - wire _T_730 = _T_728 & _T_698; // @[el2_dec_tlu_ctl.scala 850:195] - wire _T_732 = _T_730 & _T_700; // @[el2_dec_tlu_ctl.scala 850:213] - wire _T_734 = _T_732 & _T_702; // @[el2_dec_tlu_ctl.scala 850:230] - wire take_int_timer1_int = _T_734 & _T_704; // @[el2_dec_tlu_ctl.scala 850:246] - wire interrupt_valid_r = _T_766 | take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 855:117] - wire _T_15 = _T_14 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 396:68] - wire _T_16 = _T_15 | interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 396:88] - wire _T_17 = _T_16 | reset_delayed; // @[el2_dec_tlu_ctl.scala 396:111] - wire _T_18 = _T_17 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 396:127] - reg pause_expired_wb; // @[el2_dec_tlu_ctl.scala 895:90] - wire _T_19 = _T_18 | pause_expired_wb; // @[el2_dec_tlu_ctl.scala 396:145] - wire _T_496 = io_ifu_ic_error_start & _T_107; // @[el2_dec_tlu_ctl.scala 744:42] - wire _T_498 = _T_152 | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 744:92] - wire _T_499 = _T_496 & _T_498; // @[el2_dec_tlu_ctl.scala 744:63] - wire _T_500 = ~internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 744:122] - wire ic_perr_r = _T_499 & _T_500; // @[el2_dec_tlu_ctl.scala 744:120] - wire _T_20 = _T_19 | ic_perr_r; // @[el2_dec_tlu_ctl.scala 396:164] - wire _T_21 = _T_20 | ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 396:176] - wire _T_503 = io_ifu_iccm_rd_ecc_single_err & _T_107; // @[el2_dec_tlu_ctl.scala 745:50] - wire _T_506 = _T_503 & _T_498; // @[el2_dec_tlu_ctl.scala 745:71] - wire iccm_sbecc_r = _T_506 & _T_500; // @[el2_dec_tlu_ctl.scala 745:128] - wire _T_22 = _T_21 | iccm_sbecc_r; // @[el2_dec_tlu_ctl.scala 396:191] - wire _T_23 = _T_22 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 396:206] - wire flush_clkvalid = _T_23 | io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 396:224] - reg lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 406:72] - reg lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 407:64] - reg _T_32; // @[el2_dec_tlu_ctl.scala 409:65] - reg internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 410:64] - reg _T_33; // @[el2_dec_tlu_ctl.scala 411:73] - reg nmi_lsu_load_type_f; // @[el2_dec_tlu_ctl.scala 422:72] - reg nmi_lsu_store_type_f; // @[el2_dec_tlu_ctl.scala 423:64] - wire _T_46 = nmi_lsu_detected & io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 431:42] - wire _T_49 = ~_T_41; // @[el2_dec_tlu_ctl.scala 431:78] - wire _T_50 = _T_46 & _T_49; // @[el2_dec_tlu_ctl.scala 431:76] - wire _T_52 = nmi_lsu_load_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 431:141] - wire _T_54 = nmi_lsu_detected & io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 432:43] - wire _T_58 = _T_54 & _T_49; // @[el2_dec_tlu_ctl.scala 432:78] - wire _T_60 = nmi_lsu_store_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 432:144] - reg mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 440:64] - reg mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 441:64] - reg mpc_run_state_f; // @[el2_dec_tlu_ctl.scala 443:80] - reg debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 444:72] - reg mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 445:72] - reg mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 446:80] - reg dbg_run_state_f; // @[el2_dec_tlu_ctl.scala 448:80] - reg _T_65; // @[el2_dec_tlu_ctl.scala 449:73] - wire _T_66 = ~mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 453:65] - wire mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & _T_66; // @[el2_dec_tlu_ctl.scala 453:63] - wire _T_67 = ~mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 454:64] - wire mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & _T_67; // @[el2_dec_tlu_ctl.scala 454:62] - wire _T_68 = mpc_halt_state_f | mpc_debug_halt_req_sync_pulse; // @[el2_dec_tlu_ctl.scala 456:42] - wire _T_71 = _T_68 | _T_111; // @[el2_dec_tlu_ctl.scala 456:74] - wire _T_72 = ~mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 456:119] - wire mpc_halt_state_ns = _T_71 & _T_72; // @[el2_dec_tlu_ctl.scala 456:117] - wire _T_74 = ~mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 457:74] - wire _T_75 = mpc_debug_run_req_sync_pulse & _T_74; // @[el2_dec_tlu_ctl.scala 457:72] - wire _T_76 = mpc_run_state_f | _T_75; // @[el2_dec_tlu_ctl.scala 457:40] - wire _T_77 = ~dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 457:127] - wire _T_78 = debug_mode_status & _T_77; // @[el2_dec_tlu_ctl.scala 457:125] - wire mpc_run_state_ns = _T_76 & _T_78; // @[el2_dec_tlu_ctl.scala 457:97] - wire _T_80 = dbg_halt_req_final | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 459:64] - wire _T_81 = _T_80 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 459:90] - wire _T_82 = _T_81 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 459:115] - wire _T_83 = dbg_halt_state_f | _T_82; // @[el2_dec_tlu_ctl.scala 459:42] - wire _T_84 = ~io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 459:147] - wire dbg_halt_state_ns = _T_83 & _T_84; // @[el2_dec_tlu_ctl.scala 459:145] - wire _T_86 = dbg_run_state_f | io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 460:40] - wire dbg_run_state_ns = _T_86 & _T_78; // @[el2_dec_tlu_ctl.scala 460:61] - wire debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 466:53] - wire _T_92 = debug_brkpt_valid | debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 467:47] - wire _T_94 = internal_dbg_halt_mode & _T_77; // @[el2_dec_tlu_ctl.scala 467:97] - wire _T_96 = mpc_halt_state_f & debug_mode_status; // @[el2_dec_tlu_ctl.scala 470:45] - wire _T_97 = _T_96 & mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 470:72] - wire _T_99 = ~dbg_halt_state_ns; // @[el2_dec_tlu_ctl.scala 471:53] - wire _T_100 = mpc_debug_run_req_sync & _T_99; // @[el2_dec_tlu_ctl.scala 471:51] - wire _T_101 = ~mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 471:74] - wire _T_102 = _T_100 & _T_101; // @[el2_dec_tlu_ctl.scala 471:72] - wire _T_103 = mpc_debug_run_ack_f & mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 471:123] - wire _T_118 = mpc_run_state_ns & _T_99; // @[el2_dec_tlu_ctl.scala 485:67] - wire _T_119 = ~mpc_halt_state_ns; // @[el2_dec_tlu_ctl.scala 485:111] - wire _T_120 = dbg_run_state_ns & _T_119; // @[el2_dec_tlu_ctl.scala 485:109] - wire _T_121 = _T_118 | _T_120; // @[el2_dec_tlu_ctl.scala 485:89] - wire _T_122 = debug_halt_req_f | pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 490:37] - wire _T_124 = _T_122 & _T_749; // @[el2_dec_tlu_ctl.scala 490:58] - wire _T_126 = _T_124 & _T_751; // @[el2_dec_tlu_ctl.scala 490:81] - wire _T_128 = _T_126 & _T_228; // @[el2_dec_tlu_ctl.scala 490:91] - wire _T_129 = ~dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 490:109] - wire _T_130 = _T_128 & _T_129; // @[el2_dec_tlu_ctl.scala 490:107] - wire take_halt = _T_130 & _T_753; // @[el2_dec_tlu_ctl.scala 490:137] - wire _T_170 = debug_resume_req_f & dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 515:43] - wire _T_172 = io_dec_tlu_i0_valid_r & _T_528; // @[el2_dec_tlu_ctl.scala 517:53] - wire _T_174 = _T_172 & dcsr[2]; // @[el2_dec_tlu_ctl.scala 517:78] - wire _T_329 = mtdata1_t_3[6] & mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 612:61] - wire _T_332 = mtdata1_t_2[6] & mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 612:121] - wire _T_335 = mtdata1_t_1[6] & mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 612:181] - wire _T_338 = mtdata1_t_0[6] & mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 612:241] + wire i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 603:57] + wire _T_465 = ~i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 735:90] + wire _T_466 = _T_464 & _T_465; // @[el2_dec_tlu_ctl.scala 735:88] + wire _T_468 = ~dcsr[15]; // @[el2_dec_tlu_ctl.scala 735:110] + wire _T_469 = _T_466 & _T_468; // @[el2_dec_tlu_ctl.scala 735:108] + reg tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 405:80] + wire _T_429 = ~tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 710:44] + wire _T_430 = io_dec_tlu_i0_valid_r & _T_429; // @[el2_dec_tlu_ctl.scala 710:42] + wire _T_432 = _T_430 & _T_283; // @[el2_dec_tlu_ctl.scala 710:66] + reg ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 399:89] + reg iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 400:89] + wire _T_433 = ic_perr_r_d1 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 710:154] + wire _T_435 = _T_433 & _T_107; // @[el2_dec_tlu_ctl.scala 710:173] + wire _T_436 = _T_432 | _T_435; // @[el2_dec_tlu_ctl.scala 710:137] + wire _T_438 = _T_436 & _T_465; // @[el2_dec_tlu_ctl.scala 710:196] + wire _T_410 = io_dec_tlu_i0_valid_r & _T_465; // @[el2_dec_tlu_ctl.scala 698:47] + wire _T_411 = ~io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 698:70] + wire _T_412 = _T_411 & io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec_tlu_ctl.scala 698:105] + wire lsu_i0_rfnpc_r = _T_410 & _T_412; // @[el2_dec_tlu_ctl.scala 698:67] + wire _T_439 = ~lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 710:220] + wire rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 710:217] + wire _T_470 = ~rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 735:132] + wire ebreak_r = _T_469 & _T_470; // @[el2_dec_tlu_ctl.scala 735:130] + wire _T_472 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h9; // @[el2_dec_tlu_ctl.scala 736:51] + wire _T_473 = _T_472 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 736:64] + wire _T_475 = _T_473 & _T_465; // @[el2_dec_tlu_ctl.scala 736:88] + wire ecall_r = _T_475 & _T_470; // @[el2_dec_tlu_ctl.scala 736:108] + wire _T_523 = ebreak_r | ecall_r; // @[el2_dec_tlu_ctl.scala 763:41] + wire _T_478 = ~io_dec_tlu_packet_r_legal; // @[el2_dec_tlu_ctl.scala 737:17] + wire _T_479 = _T_478 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 737:46] + wire _T_481 = _T_479 & _T_465; // @[el2_dec_tlu_ctl.scala 737:70] + wire illegal_r = _T_481 & _T_470; // @[el2_dec_tlu_ctl.scala 737:90] + wire _T_524 = _T_523 | illegal_r; // @[el2_dec_tlu_ctl.scala 763:51] + wire _T_511 = inst_acc_r_raw & _T_470; // @[el2_dec_tlu_ctl.scala 744:33] + wire inst_acc_r = _T_511 & _T_465; // @[el2_dec_tlu_ctl.scala 744:46] + wire _T_525 = _T_524 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 763:63] + wire _T_527 = _T_525 & _T_470; // @[el2_dec_tlu_ctl.scala 763:77] + wire _T_528 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 763:92] + wire i0_exception_valid_r = _T_527 & _T_528; // @[el2_dec_tlu_ctl.scala 763:90] + wire _T_789 = i0_exception_valid_r | rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 862:49] + wire _T_402 = ~io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 686:57] + wire lsu_exc_valid_r_raw = io_lsu_error_pkt_r_valid & _T_402; // @[el2_dec_tlu_ctl.scala 686:55] + wire _T_403 = io_lsu_error_pkt_r_valid & lsu_exc_valid_r_raw; // @[el2_dec_tlu_ctl.scala 688:40] + wire _T_405 = _T_403 & _T_465; // @[el2_dec_tlu_ctl.scala 688:62] + wire lsu_exc_valid_r = _T_405 & _T_470; // @[el2_dec_tlu_ctl.scala 688:82] + wire _T_790 = _T_789 | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 862:61] + wire _T_490 = io_dec_tlu_packet_r_fence_i & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 740:50] + wire _T_492 = _T_490 & _T_465; // @[el2_dec_tlu_ctl.scala 740:74] + wire fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 740:95] + wire _T_791 = _T_790 | fence_i_r; // @[el2_dec_tlu_ctl.scala 862:79] + wire _T_792 = _T_791 | lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 862:91] + wire _T_414 = io_dec_tlu_i0_valid_r & _T_470; // @[el2_dec_tlu_ctl.scala 701:50] + wire _T_415 = ~lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 701:65] + wire _T_416 = _T_414 & _T_415; // @[el2_dec_tlu_ctl.scala 701:63] + wire _T_417 = ~inst_acc_r; // @[el2_dec_tlu_ctl.scala 701:82] + wire _T_418 = _T_416 & _T_417; // @[el2_dec_tlu_ctl.scala 701:79] + wire _T_420 = _T_418 & _T_528; // @[el2_dec_tlu_ctl.scala 701:94] + reg request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 539:81] + wire _T_421 = ~request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 701:121] + wire _T_422 = _T_420 & _T_421; // @[el2_dec_tlu_ctl.scala 701:119] + wire tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 701:146] + reg iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 398:80] + wire _T_444 = tlu_i0_commit_cmt & iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 719:52] + wire _T_484 = io_dec_tlu_packet_r_pmu_i0_itype == 4'hc; // @[el2_dec_tlu_ctl.scala 738:51] + wire _T_485 = _T_484 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 738:64] + wire _T_487 = _T_485 & _T_465; // @[el2_dec_tlu_ctl.scala 738:88] + wire mret_r = _T_487 & _T_470; // @[el2_dec_tlu_ctl.scala 738:108] + wire _T_446 = _T_523 | mret_r; // @[el2_dec_tlu_ctl.scala 719:98] + wire take_reset = reset_delayed & io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 848:32] + wire _T_447 = _T_446 | take_reset; // @[el2_dec_tlu_ctl.scala 719:107] + wire _T_448 = _T_447 | illegal_r; // @[el2_dec_tlu_ctl.scala 719:120] + wire _T_449 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 719:176] + wire _T_450 = dec_csr_wen_r_mod & _T_449; // @[el2_dec_tlu_ctl.scala 719:153] + wire _T_451 = _T_448 | _T_450; // @[el2_dec_tlu_ctl.scala 719:132] + wire _T_452 = ~_T_451; // @[el2_dec_tlu_ctl.scala 719:77] + wire iccm_repair_state_rfnpc = _T_444 & _T_452; // @[el2_dec_tlu_ctl.scala 719:75] + wire _T_793 = _T_792 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 862:108] + wire _T_794 = _T_793 | debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 862:135] + wire _T_786 = i_cpu_run_req_d1 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 860:43] + wire _T_211 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 559:28] + reg dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 538:81] + wire _T_212 = _T_211 & dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 559:48] + wire _T_213 = ext_int_ready | ce_int_ready; // @[el2_dec_tlu_ctl.scala 559:86] + wire _T_214 = _T_213 | timer_int_ready; // @[el2_dec_tlu_ctl.scala 559:101] + wire _T_215 = _T_214 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 559:119] + wire _T_216 = _T_215 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 559:136] + wire _T_217 = _T_216 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 559:160] + wire _T_218 = _T_217 | nmi_int_detected; // @[el2_dec_tlu_ctl.scala 559:184] + wire _T_219 = _T_218 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 559:203] + wire _T_220 = ~_T_219; // @[el2_dec_tlu_ctl.scala 559:70] + wire _T_221 = _T_212 & _T_220; // @[el2_dec_tlu_ctl.scala 559:68] + wire _T_223 = _T_221 & _T_140; // @[el2_dec_tlu_ctl.scala 559:224] + wire _T_225 = _T_223 & _T_378; // @[el2_dec_tlu_ctl.scala 559:248] + wire _T_226 = ~pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 559:270] + wire _T_227 = _T_225 & _T_226; // @[el2_dec_tlu_ctl.scala 559:268] + wire _T_228 = ~halt_taken_f; // @[el2_dec_tlu_ctl.scala 559:291] + wire pause_expired_r = _T_227 & _T_228; // @[el2_dec_tlu_ctl.scala 559:289] + wire sel_npc_resume = _T_786 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 860:66] + wire _T_795 = _T_794 | sel_npc_resume; // @[el2_dec_tlu_ctl.scala 862:157] + reg dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 537:81] + wire _T_796 = _T_795 | dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 862:175] + wire synchronous_flush_r = _T_796 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 862:201] + wire _T_749 = ~synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 849:195] + wire _T_750 = _T_748 & _T_749; // @[el2_dec_tlu_ctl.scala 849:193] + wire _T_751 = ~mret_r; // @[el2_dec_tlu_ctl.scala 849:218] + wire _T_752 = _T_750 & _T_751; // @[el2_dec_tlu_ctl.scala 849:216] + wire _T_753 = ~take_reset; // @[el2_dec_tlu_ctl.scala 849:228] + wire _T_754 = _T_752 & _T_753; // @[el2_dec_tlu_ctl.scala 849:226] + wire _T_519 = _T_466 & dcsr[15]; // @[el2_dec_tlu_ctl.scala 747:121] + wire ebreak_to_debug_mode_r = _T_519 & _T_470; // @[el2_dec_tlu_ctl.scala 747:142] + wire _T_755 = ~ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 849:242] + wire _T_756 = _T_754 & _T_755; // @[el2_dec_tlu_ctl.scala 849:240] + wire _T_760 = _T_107 | _T_44; // @[el2_dec_tlu_ctl.scala 849:288] + wire take_nmi = _T_756 & _T_760; // @[el2_dec_tlu_ctl.scala 849:266] + wire _T_670 = _T_669 | take_nmi; // @[el2_dec_tlu_ctl.scala 817:155] + wire _T_671 = _T_670 | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 817:166] + wire _T_672 = _T_671 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 817:191] + reg exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 888:90] + wire _T_673 = _T_672 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 817:214] + wire _T_674 = _T_673 | mret_r; // @[el2_dec_tlu_ctl.scala 817:238] + wire block_interrupts = _T_674 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 817:247] + wire _T_704 = ~block_interrupts; // @[el2_dec_tlu_ctl.scala 845:91] + wire take_timer_int = _T_703 & _T_704; // @[el2_dec_tlu_ctl.scala 845:89] + wire _T_762 = take_ext_int | take_timer_int; // @[el2_dec_tlu_ctl.scala 852:38] + wire _T_693 = soft_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 844:36] + wire _T_695 = _T_693 & _T_702; // @[el2_dec_tlu_ctl.scala 844:53] + wire take_soft_int = _T_695 & _T_704; // @[el2_dec_tlu_ctl.scala 844:69] + wire _T_763 = _T_762 | take_soft_int; // @[el2_dec_tlu_ctl.scala 852:55] + wire _T_764 = _T_763 | take_nmi; // @[el2_dec_tlu_ctl.scala 852:71] + wire _T_689 = ce_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 843:33] + wire take_ce_int = _T_689 & _T_704; // @[el2_dec_tlu_ctl.scala 843:50] + wire _T_765 = _T_764 | take_ce_int; // @[el2_dec_tlu_ctl.scala 852:82] + wire int_timer0_int_possible = mstatus_mie_ns & mie_ns[4]; // @[el2_dec_tlu_ctl.scala 803:49] + wire int_timer0_int_ready = mip[4] & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 804:47] + wire _T_706 = int_timer0_int_ready | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 846:49] + wire _T_707 = _T_706 & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 846:74] + wire _T_709 = _T_707 & _T_631; // @[el2_dec_tlu_ctl.scala 846:100] + wire _T_710 = ~timer_int_ready; // @[el2_dec_tlu_ctl.scala 846:129] + wire _T_711 = _T_709 & _T_710; // @[el2_dec_tlu_ctl.scala 846:127] + wire _T_713 = _T_711 & _T_698; // @[el2_dec_tlu_ctl.scala 846:146] + wire _T_715 = _T_713 & _T_700; // @[el2_dec_tlu_ctl.scala 846:164] + wire _T_717 = _T_715 & _T_702; // @[el2_dec_tlu_ctl.scala 846:181] + wire take_int_timer0_int = _T_717 & _T_704; // @[el2_dec_tlu_ctl.scala 846:197] + wire _T_766 = _T_765 | take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 852:96] + wire int_timer1_int_possible = mstatus_mie_ns & mie_ns[3]; // @[el2_dec_tlu_ctl.scala 805:49] + wire int_timer1_int_ready = mip[3] & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 806:47] + wire _T_720 = int_timer1_int_ready | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 847:49] + wire _T_721 = _T_720 & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 847:74] + wire _T_723 = _T_721 & _T_631; // @[el2_dec_tlu_ctl.scala 847:100] + wire _T_725 = ~_T_706; // @[el2_dec_tlu_ctl.scala 847:129] + wire _T_726 = _T_723 & _T_725; // @[el2_dec_tlu_ctl.scala 847:127] + wire _T_728 = _T_726 & _T_710; // @[el2_dec_tlu_ctl.scala 847:177] + wire _T_730 = _T_728 & _T_698; // @[el2_dec_tlu_ctl.scala 847:196] + wire _T_732 = _T_730 & _T_700; // @[el2_dec_tlu_ctl.scala 847:214] + wire _T_734 = _T_732 & _T_702; // @[el2_dec_tlu_ctl.scala 847:231] + wire take_int_timer1_int = _T_734 & _T_704; // @[el2_dec_tlu_ctl.scala 847:247] + wire interrupt_valid_r = _T_766 | take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 852:118] + wire _T_15 = _T_14 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 393:69] + wire _T_16 = _T_15 | interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 393:89] + wire _T_17 = _T_16 | reset_delayed; // @[el2_dec_tlu_ctl.scala 393:112] + wire _T_18 = _T_17 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 393:128] + reg pause_expired_wb; // @[el2_dec_tlu_ctl.scala 893:90] + wire _T_19 = _T_18 | pause_expired_wb; // @[el2_dec_tlu_ctl.scala 393:146] + wire _T_496 = io_tlu_mem_ifu_ic_error_start & _T_107; // @[el2_dec_tlu_ctl.scala 741:51] + wire _T_498 = _T_152 | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 741:101] + wire _T_499 = _T_496 & _T_498; // @[el2_dec_tlu_ctl.scala 741:72] + wire _T_500 = ~internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 741:131] + wire ic_perr_r = _T_499 & _T_500; // @[el2_dec_tlu_ctl.scala 741:129] + wire _T_20 = _T_19 | ic_perr_r; // @[el2_dec_tlu_ctl.scala 393:165] + wire _T_21 = _T_20 | ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 393:177] + wire _T_503 = io_tlu_mem_ifu_iccm_rd_ecc_single_err & _T_107; // @[el2_dec_tlu_ctl.scala 742:59] + wire _T_506 = _T_503 & _T_498; // @[el2_dec_tlu_ctl.scala 742:80] + wire iccm_sbecc_r = _T_506 & _T_500; // @[el2_dec_tlu_ctl.scala 742:137] + wire _T_22 = _T_21 | iccm_sbecc_r; // @[el2_dec_tlu_ctl.scala 393:192] + wire _T_23 = _T_22 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 393:207] + wire flush_clkvalid = _T_23 | io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 393:225] + reg lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 403:80] + reg lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 404:72] + reg _T_32; // @[el2_dec_tlu_ctl.scala 406:73] + reg internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 407:72] + reg _T_33; // @[el2_dec_tlu_ctl.scala 408:89] + reg nmi_lsu_load_type_f; // @[el2_dec_tlu_ctl.scala 419:72] + reg nmi_lsu_store_type_f; // @[el2_dec_tlu_ctl.scala 420:72] + wire _T_46 = nmi_lsu_detected & io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 428:48] + wire _T_49 = ~_T_41; // @[el2_dec_tlu_ctl.scala 428:96] + wire _T_50 = _T_46 & _T_49; // @[el2_dec_tlu_ctl.scala 428:94] + wire _T_52 = nmi_lsu_load_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 428:159] + wire _T_54 = nmi_lsu_detected & io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 429:49] + wire _T_58 = _T_54 & _T_49; // @[el2_dec_tlu_ctl.scala 429:96] + wire _T_60 = nmi_lsu_store_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 429:162] + reg mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 437:72] + reg mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 438:72] + reg mpc_run_state_f; // @[el2_dec_tlu_ctl.scala 440:88] + reg debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 441:80] + reg mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 442:80] + reg mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 443:80] + reg dbg_run_state_f; // @[el2_dec_tlu_ctl.scala 445:88] + reg _T_65; // @[el2_dec_tlu_ctl.scala 446:81] + wire _T_66 = ~mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 450:71] + wire mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & _T_66; // @[el2_dec_tlu_ctl.scala 450:69] + wire _T_67 = ~mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 451:70] + wire mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & _T_67; // @[el2_dec_tlu_ctl.scala 451:68] + wire _T_68 = mpc_halt_state_f | mpc_debug_halt_req_sync_pulse; // @[el2_dec_tlu_ctl.scala 453:48] + wire _T_71 = _T_68 | _T_111; // @[el2_dec_tlu_ctl.scala 453:80] + wire _T_72 = ~mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 453:125] + wire mpc_halt_state_ns = _T_71 & _T_72; // @[el2_dec_tlu_ctl.scala 453:123] + wire _T_74 = ~mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 454:80] + wire _T_75 = mpc_debug_run_req_sync_pulse & _T_74; // @[el2_dec_tlu_ctl.scala 454:78] + wire _T_76 = mpc_run_state_f | _T_75; // @[el2_dec_tlu_ctl.scala 454:46] + wire _T_77 = ~dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 454:133] + wire _T_78 = debug_mode_status & _T_77; // @[el2_dec_tlu_ctl.scala 454:131] + wire mpc_run_state_ns = _T_76 & _T_78; // @[el2_dec_tlu_ctl.scala 454:103] + wire _T_80 = dbg_halt_req_final | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 456:70] + wire _T_81 = _T_80 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 456:96] + wire _T_82 = _T_81 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 456:121] + wire _T_83 = dbg_halt_state_f | _T_82; // @[el2_dec_tlu_ctl.scala 456:48] + wire _T_84 = ~io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 456:153] + wire dbg_halt_state_ns = _T_83 & _T_84; // @[el2_dec_tlu_ctl.scala 456:151] + wire _T_86 = dbg_run_state_f | io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 457:46] + wire dbg_run_state_ns = _T_86 & _T_78; // @[el2_dec_tlu_ctl.scala 457:67] + wire debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 463:59] + wire _T_92 = debug_brkpt_valid | debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 464:53] + wire _T_94 = internal_dbg_halt_mode & _T_77; // @[el2_dec_tlu_ctl.scala 464:103] + wire _T_96 = mpc_halt_state_f & debug_mode_status; // @[el2_dec_tlu_ctl.scala 467:51] + wire _T_97 = _T_96 & mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 467:78] + wire _T_99 = ~dbg_halt_state_ns; // @[el2_dec_tlu_ctl.scala 468:59] + wire _T_100 = mpc_debug_run_req_sync & _T_99; // @[el2_dec_tlu_ctl.scala 468:57] + wire _T_101 = ~mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 468:80] + wire _T_102 = _T_100 & _T_101; // @[el2_dec_tlu_ctl.scala 468:78] + wire _T_103 = mpc_debug_run_ack_f & mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 468:129] + wire _T_118 = mpc_run_state_ns & _T_99; // @[el2_dec_tlu_ctl.scala 482:73] + wire _T_119 = ~mpc_halt_state_ns; // @[el2_dec_tlu_ctl.scala 482:117] + wire _T_120 = dbg_run_state_ns & _T_119; // @[el2_dec_tlu_ctl.scala 482:115] + wire _T_121 = _T_118 | _T_120; // @[el2_dec_tlu_ctl.scala 482:95] + wire _T_122 = debug_halt_req_f | pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 487:43] + wire _T_124 = _T_122 & _T_749; // @[el2_dec_tlu_ctl.scala 487:64] + wire _T_126 = _T_124 & _T_751; // @[el2_dec_tlu_ctl.scala 487:87] + wire _T_128 = _T_126 & _T_228; // @[el2_dec_tlu_ctl.scala 487:97] + wire _T_129 = ~dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 487:115] + wire _T_130 = _T_128 & _T_129; // @[el2_dec_tlu_ctl.scala 487:113] + wire take_halt = _T_130 & _T_753; // @[el2_dec_tlu_ctl.scala 487:143] + wire _T_170 = debug_resume_req_f & dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 512:49] + wire _T_172 = io_dec_tlu_i0_valid_r & _T_528; // @[el2_dec_tlu_ctl.scala 514:59] + wire _T_174 = _T_172 & dcsr[2]; // @[el2_dec_tlu_ctl.scala 514:84] + wire _T_329 = mtdata1_t_3[6] & mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 609:61] + wire _T_332 = mtdata1_t_2[6] & mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 609:121] + wire _T_335 = mtdata1_t_1[6] & mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 609:181] + wire _T_338 = mtdata1_t_0[6] & mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 609:241] wire [3:0] trigger_action = {_T_329,_T_332,_T_335,_T_338}; // @[Cat.scala 29:58] - wire [3:0] _T_343 = i0_trigger_chain_masked_r & trigger_action; // @[el2_dec_tlu_ctl.scala 618:56] - wire i0_trigger_action_r = |_T_343; // @[el2_dec_tlu_ctl.scala 618:74] - wire trigger_hit_dmode_r = i0_trigger_hit_raw_r & i0_trigger_action_r; // @[el2_dec_tlu_ctl.scala 620:44] - wire _T_180 = trigger_hit_dmode_r | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 524:51] - wire _T_182 = request_debug_mode_r_d1 & _T_402; // @[el2_dec_tlu_ctl.scala 524:104] - reg request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 543:73] - wire _T_183 = request_debug_mode_r_d1 | request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 526:58] - reg _T_190; // @[el2_dec_tlu_ctl.scala 534:73] - wire _T_201 = fence_i_r & internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 555:56] - wire _T_202 = take_halt | _T_201; // @[el2_dec_tlu_ctl.scala 555:43] - wire _T_203 = _T_202 | io_dec_tlu_flush_pause_r; // @[el2_dec_tlu_ctl.scala 555:82] - wire _T_204 = i0_trigger_hit_raw_r & trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 555:129] - wire _T_205 = _T_203 | _T_204; // @[el2_dec_tlu_ctl.scala 555:109] - wire take_ext_int_start = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 828:41] - wire _T_207 = ~interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 560:55] - wire _T_208 = dec_tlu_wr_pause_r_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 560:53] - wire _T_209 = ~take_ext_int_start; // @[el2_dec_tlu_ctl.scala 560:76] - wire _T_231 = io_dec_tlu_flush_lower_r & dcsr[2]; // @[el2_dec_tlu_ctl.scala 564:60] - wire _T_232 = io_dec_tlu_resume_ack | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 564:103] - wire _T_233 = _T_231 & _T_232; // @[el2_dec_tlu_ctl.scala 564:78] - wire _T_234 = ~io_dec_tlu_flush_noredir_r; // @[el2_dec_tlu_ctl.scala 564:133] + wire [3:0] _T_343 = i0_trigger_chain_masked_r & trigger_action; // @[el2_dec_tlu_ctl.scala 615:57] + wire i0_trigger_action_r = |_T_343; // @[el2_dec_tlu_ctl.scala 615:75] + wire trigger_hit_dmode_r = i0_trigger_hit_raw_r & i0_trigger_action_r; // @[el2_dec_tlu_ctl.scala 617:45] + wire _T_180 = trigger_hit_dmode_r | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 521:57] + wire _T_182 = request_debug_mode_r_d1 & _T_402; // @[el2_dec_tlu_ctl.scala 521:110] + reg request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 540:73] + wire _T_183 = request_debug_mode_r_d1 | request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 523:64] + reg _T_190; // @[el2_dec_tlu_ctl.scala 531:81] + wire _T_201 = fence_i_r & internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 552:71] + wire _T_202 = take_halt | _T_201; // @[el2_dec_tlu_ctl.scala 552:58] + wire _T_203 = _T_202 | io_dec_tlu_flush_pause_r; // @[el2_dec_tlu_ctl.scala 552:97] + wire _T_204 = i0_trigger_hit_raw_r & trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 552:144] + wire _T_205 = _T_203 | _T_204; // @[el2_dec_tlu_ctl.scala 552:124] + wire take_ext_int_start = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 825:45] + wire _T_207 = ~interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 557:61] + wire _T_208 = dec_tlu_wr_pause_r_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 557:59] + wire _T_209 = ~take_ext_int_start; // @[el2_dec_tlu_ctl.scala 557:82] + wire _T_231 = io_tlu_exu_dec_tlu_flush_lower_r & dcsr[2]; // @[el2_dec_tlu_ctl.scala 561:82] + wire _T_232 = io_dec_tlu_resume_ack | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 561:125] + wire _T_233 = _T_231 & _T_232; // @[el2_dec_tlu_ctl.scala 561:100] + wire _T_234 = ~io_tlu_ifc_dec_tlu_flush_noredir_wb; // @[el2_dec_tlu_ctl.scala 561:155] wire [3:0] _T_342 = i0_trigger_hit_raw_r ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire _T_345 = ~trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 622:54] - wire mepc_trigger_hit_sel_pc_r = i0_trigger_hit_raw_r & _T_345; // @[el2_dec_tlu_ctl.scala 622:52] - wire _T_350 = i_cpu_run_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 650:52] - wire _T_351 = _T_350 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 650:77] - wire i_cpu_run_req_sync_qual = _T_351 & _T_107; // @[el2_dec_tlu_ctl.scala 650:99] - reg _T_353; // @[el2_dec_tlu_ctl.scala 654:73] - reg _T_354; // @[el2_dec_tlu_ctl.scala 655:81] - reg _T_355; // @[el2_dec_tlu_ctl.scala 656:81] - wire _T_384 = io_o_cpu_halt_status & _T_375; // @[el2_dec_tlu_ctl.scala 674:88] - wire _T_386 = _T_384 & _T_152; // @[el2_dec_tlu_ctl.scala 674:108] - wire _T_388 = io_o_cpu_halt_status & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 675:40] - wire _T_389 = io_o_cpu_run_ack & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 675:87] - reg lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 687:64] - reg lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 694:73] - wire _T_408 = ~io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 695:39] - wire lsu_exc_ma_r = lsu_exc_valid_r & _T_408; // @[el2_dec_tlu_ctl.scala 695:37] - wire lsu_exc_acc_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 696:37] - wire lsu_exc_st_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 697:37] - wire _T_424 = rfpc_i0_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 707:37] - wire _T_425 = _T_424 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 707:52] - wire _T_426 = illegal_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 707:78] - wire _T_427 = _T_425 | _T_426; // @[el2_dec_tlu_ctl.scala 707:65] - wire _T_441 = ~io_dec_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 716:69] - wire _T_442 = iccm_repair_state_d1 & _T_441; // @[el2_dec_tlu_ctl.scala 716:67] - wire _T_453 = io_exu_i0_br_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 725:50] - wire _T_455 = io_exu_i0_br_start_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 726:62] - wire _T_457 = io_exu_i0_br_valid_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 727:46] - wire _T_459 = _T_457 & _T_429; // @[el2_dec_tlu_ctl.scala 727:70] - wire _T_460 = ~io_exu_i0_br_mp_r; // @[el2_dec_tlu_ctl.scala 727:97] - wire _T_461 = ~io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 727:118] - wire _T_462 = _T_460 | _T_461; // @[el2_dec_tlu_ctl.scala 727:116] - wire _T_529 = ~take_nmi; // @[el2_dec_tlu_ctl.scala 775:21] - wire _T_530 = take_ext_int & _T_529; // @[el2_dec_tlu_ctl.scala 775:19] - wire _T_533 = take_timer_int & _T_529; // @[el2_dec_tlu_ctl.scala 776:21] - wire _T_536 = take_soft_int & _T_529; // @[el2_dec_tlu_ctl.scala 777:20] - wire _T_539 = take_int_timer0_int & _T_529; // @[el2_dec_tlu_ctl.scala 778:26] - wire _T_542 = take_int_timer1_int & _T_529; // @[el2_dec_tlu_ctl.scala 779:26] - wire _T_545 = take_ce_int & _T_529; // @[el2_dec_tlu_ctl.scala 780:18] - wire _T_548 = illegal_r & _T_529; // @[el2_dec_tlu_ctl.scala 781:16] - wire _T_551 = ecall_r & _T_529; // @[el2_dec_tlu_ctl.scala 782:15] - wire _T_554 = inst_acc_r & _T_529; // @[el2_dec_tlu_ctl.scala 783:18] - wire _T_556 = ebreak_r | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 784:16] - wire _T_558 = _T_556 & _T_529; // @[el2_dec_tlu_ctl.scala 784:36] - wire _T_560 = ~lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 785:21] - wire _T_561 = lsu_exc_ma_r & _T_560; // @[el2_dec_tlu_ctl.scala 785:19] - wire _T_563 = _T_561 & _T_529; // @[el2_dec_tlu_ctl.scala 785:35] - wire _T_566 = lsu_exc_acc_r & _T_560; // @[el2_dec_tlu_ctl.scala 786:20] - wire _T_568 = _T_566 & _T_529; // @[el2_dec_tlu_ctl.scala 786:36] - wire _T_570 = lsu_exc_ma_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 787:19] - wire _T_572 = _T_570 & _T_529; // @[el2_dec_tlu_ctl.scala 787:34] - wire _T_574 = lsu_exc_acc_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 788:20] - wire _T_576 = _T_574 & _T_529; // @[el2_dec_tlu_ctl.scala 788:35] + wire _T_345 = ~trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 619:55] + wire mepc_trigger_hit_sel_pc_r = i0_trigger_hit_raw_r & _T_345; // @[el2_dec_tlu_ctl.scala 619:53] + wire _T_350 = i_cpu_run_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 647:58] + wire _T_351 = _T_350 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 647:83] + wire i_cpu_run_req_sync_qual = _T_351 & _T_107; // @[el2_dec_tlu_ctl.scala 647:105] + reg _T_353; // @[el2_dec_tlu_ctl.scala 651:81] + reg _T_354; // @[el2_dec_tlu_ctl.scala 652:81] + reg _T_355; // @[el2_dec_tlu_ctl.scala 653:81] + wire _T_384 = io_o_cpu_halt_status & _T_375; // @[el2_dec_tlu_ctl.scala 671:89] + wire _T_386 = _T_384 & _T_152; // @[el2_dec_tlu_ctl.scala 671:109] + wire _T_388 = io_o_cpu_halt_status & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 672:41] + wire _T_389 = io_o_cpu_run_ack & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 672:88] + reg lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 684:72] + reg lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 691:73] + wire _T_408 = ~io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 692:40] + wire lsu_exc_ma_r = lsu_exc_valid_r & _T_408; // @[el2_dec_tlu_ctl.scala 692:38] + wire lsu_exc_acc_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 693:38] + wire lsu_exc_st_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 694:38] + wire _T_424 = rfpc_i0_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 704:38] + wire _T_425 = _T_424 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 704:53] + wire _T_426 = illegal_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 704:79] + wire _T_427 = _T_425 | _T_426; // @[el2_dec_tlu_ctl.scala 704:66] + wire _T_441 = ~io_tlu_exu_dec_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 713:70] + wire _T_442 = iccm_repair_state_d1 & _T_441; // @[el2_dec_tlu_ctl.scala 713:68] + wire _T_453 = io_tlu_exu_exu_i0_br_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 722:59] + wire _T_455 = io_tlu_exu_exu_i0_br_start_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 723:71] + wire _T_457 = io_tlu_exu_exu_i0_br_valid_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 724:55] + wire _T_459 = _T_457 & _T_429; // @[el2_dec_tlu_ctl.scala 724:79] + wire _T_460 = ~io_tlu_exu_exu_i0_br_mp_r; // @[el2_dec_tlu_ctl.scala 724:106] + wire _T_461 = ~io_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 724:135] + wire _T_462 = _T_460 | _T_461; // @[el2_dec_tlu_ctl.scala 724:133] + wire _T_529 = ~take_nmi; // @[el2_dec_tlu_ctl.scala 772:33] + wire _T_530 = take_ext_int & _T_529; // @[el2_dec_tlu_ctl.scala 772:31] + wire _T_533 = take_timer_int & _T_529; // @[el2_dec_tlu_ctl.scala 773:25] + wire _T_536 = take_soft_int & _T_529; // @[el2_dec_tlu_ctl.scala 774:24] + wire _T_539 = take_int_timer0_int & _T_529; // @[el2_dec_tlu_ctl.scala 775:30] + wire _T_542 = take_int_timer1_int & _T_529; // @[el2_dec_tlu_ctl.scala 776:30] + wire _T_545 = take_ce_int & _T_529; // @[el2_dec_tlu_ctl.scala 777:22] + wire _T_548 = illegal_r & _T_529; // @[el2_dec_tlu_ctl.scala 778:20] + wire _T_551 = ecall_r & _T_529; // @[el2_dec_tlu_ctl.scala 779:19] + wire _T_554 = inst_acc_r & _T_529; // @[el2_dec_tlu_ctl.scala 780:22] + wire _T_556 = ebreak_r | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 781:20] + wire _T_558 = _T_556 & _T_529; // @[el2_dec_tlu_ctl.scala 781:40] + wire _T_560 = ~lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 782:25] + wire _T_561 = lsu_exc_ma_r & _T_560; // @[el2_dec_tlu_ctl.scala 782:23] + wire _T_563 = _T_561 & _T_529; // @[el2_dec_tlu_ctl.scala 782:39] + wire _T_566 = lsu_exc_acc_r & _T_560; // @[el2_dec_tlu_ctl.scala 783:24] + wire _T_568 = _T_566 & _T_529; // @[el2_dec_tlu_ctl.scala 783:40] + wire _T_570 = lsu_exc_ma_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 784:23] + wire _T_572 = _T_570 & _T_529; // @[el2_dec_tlu_ctl.scala 784:38] + wire _T_574 = lsu_exc_acc_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 785:24] + wire _T_576 = _T_574 & _T_529; // @[el2_dec_tlu_ctl.scala 785:39] wire [4:0] _T_578 = _T_530 ? 5'hb : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_579 = _T_533 ? 5'h7 : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_580 = _T_536 ? 5'h3 : 5'h0; // @[Mux.scala 27:72] @@ -10335,55 +10283,55 @@ module el2_dec_tlu_ctl( wire [4:0] _T_602 = _T_601 | _T_589; // @[Mux.scala 27:72] wire [4:0] _T_603 = _T_602 | _T_590; // @[Mux.scala 27:72] wire [4:0] exc_cause_r = _T_603 | _T_591; // @[Mux.scala 27:72] - wire _T_641 = io_dec_csr_stall_int_ff | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 813:51] - wire _T_642 = _T_641 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 813:73] - wire int_timer_stalled = _T_642 | mret_r; // @[el2_dec_tlu_ctl.scala 813:97] - wire _T_643 = pmu_fw_tlu_halted_f | int_timer_stalled; // @[el2_dec_tlu_ctl.scala 815:71] - wire _T_644 = int_timer0_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 815:48] - wire _T_645 = int_timer0_int_possible & int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 815:120] - wire _T_647 = _T_645 & _T_207; // @[el2_dec_tlu_ctl.scala 815:144] - wire _T_649 = _T_647 & _T_209; // @[el2_dec_tlu_ctl.scala 815:165] - wire _T_651 = _T_649 & _T_152; // @[el2_dec_tlu_ctl.scala 815:187] - wire _T_654 = int_timer1_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 816:48] - wire _T_655 = int_timer1_int_possible & int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 816:120] - wire _T_657 = _T_655 & _T_207; // @[el2_dec_tlu_ctl.scala 816:144] - wire _T_659 = _T_657 & _T_209; // @[el2_dec_tlu_ctl.scala 816:165] - wire _T_661 = _T_659 & _T_152; // @[el2_dec_tlu_ctl.scala 816:187] - reg take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 825:58] - wire _T_681 = take_ext_int_start | take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 830:42] - wire _T_682 = _T_681 | take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 830:66] - wire csr_pkt_csr_meicpct = csr_read_io_csr_pkt_csr_meicpct; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire fast_int_meicpct = csr_pkt_csr_meicpct & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 832:45] + wire _T_641 = io_dec_csr_stall_int_ff | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 810:52] + wire _T_642 = _T_641 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 810:74] + wire int_timer_stalled = _T_642 | mret_r; // @[el2_dec_tlu_ctl.scala 810:98] + wire _T_643 = pmu_fw_tlu_halted_f | int_timer_stalled; // @[el2_dec_tlu_ctl.scala 812:72] + wire _T_644 = int_timer0_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 812:49] + wire _T_645 = int_timer0_int_possible & int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 812:121] + wire _T_647 = _T_645 & _T_207; // @[el2_dec_tlu_ctl.scala 812:145] + wire _T_649 = _T_647 & _T_209; // @[el2_dec_tlu_ctl.scala 812:166] + wire _T_651 = _T_649 & _T_152; // @[el2_dec_tlu_ctl.scala 812:188] + wire _T_654 = int_timer1_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 813:49] + wire _T_655 = int_timer1_int_possible & int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 813:121] + wire _T_657 = _T_655 & _T_207; // @[el2_dec_tlu_ctl.scala 813:145] + wire _T_659 = _T_657 & _T_209; // @[el2_dec_tlu_ctl.scala 813:166] + wire _T_661 = _T_659 & _T_152; // @[el2_dec_tlu_ctl.scala 813:188] + reg take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 822:62] + wire _T_681 = take_ext_int_start | take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 827:46] + wire _T_682 = _T_681 | take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 827:70] + wire csr_pkt_csr_meicpct = csr_read_io_csr_pkt_csr_meicpct; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire fast_int_meicpct = csr_pkt_csr_meicpct & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 829:49] wire [30:0] mtvec = csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 1087:31] wire [30:0] _T_769 = {mtvec[30:1],1'h0}; // @[Cat.scala 29:58] wire [30:0] _T_771 = {25'h0,exc_cause_r,1'h0}; // @[Cat.scala 29:58] - wire [30:0] vectored_path = _T_769 + _T_771; // @[el2_dec_tlu_ctl.scala 860:50] - wire [30:0] _T_778 = mtvec[0] ? vectored_path : _T_769; // @[el2_dec_tlu_ctl.scala 861:60] - wire [30:0] interrupt_path = take_nmi ? io_nmi_vec : _T_778; // @[el2_dec_tlu_ctl.scala 861:27] - wire _T_779 = lsu_i0_rfnpc_r | fence_i_r; // @[el2_dec_tlu_ctl.scala 862:35] - wire _T_780 = _T_779 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 862:47] - wire _T_782 = i_cpu_run_req_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 862:93] - wire _T_783 = _T_780 | _T_782; // @[el2_dec_tlu_ctl.scala 862:73] - wire _T_785 = rfpc_i0_r & _T_743; // @[el2_dec_tlu_ctl.scala 862:128] - wire sel_npc_r = _T_783 | _T_785; // @[el2_dec_tlu_ctl.scala 862:115] - wire _T_798 = interrupt_valid_r | mret_r; // @[el2_dec_tlu_ctl.scala 866:42] - wire _T_799 = _T_798 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 866:51] - wire _T_800 = _T_799 | take_halt; // @[el2_dec_tlu_ctl.scala 866:73] - wire _T_801 = _T_800 | take_reset; // @[el2_dec_tlu_ctl.scala 866:85] - wire _T_807 = _T_529 & sel_npc_r; // @[el2_dec_tlu_ctl.scala 870:21] - wire _T_810 = _T_529 & rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 871:21] - wire _T_812 = _T_810 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 871:39] - wire _T_813 = ~sel_npc_r; // @[el2_dec_tlu_ctl.scala 871:80] - wire _T_814 = _T_812 & _T_813; // @[el2_dec_tlu_ctl.scala 871:69] - wire _T_816 = ~take_ext_int; // @[el2_dec_tlu_ctl.scala 872:44] - wire _T_817 = interrupt_valid_r & _T_816; // @[el2_dec_tlu_ctl.scala 872:30] - wire _T_818 = i0_exception_valid_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 873:28] - wire _T_821 = _T_818 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 873:46] - wire _T_823 = _T_821 & _T_207; // @[el2_dec_tlu_ctl.scala 873:91] - wire _T_825 = _T_823 & _T_816; // @[el2_dec_tlu_ctl.scala 873:112] - wire _T_830 = _T_529 & mret_r; // @[el2_dec_tlu_ctl.scala 874:16] - wire _T_833 = _T_529 & debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 875:16] - wire _T_836 = _T_529 & sel_npc_resume; // @[el2_dec_tlu_ctl.scala 876:16] + wire [30:0] vectored_path = _T_769 + _T_771; // @[el2_dec_tlu_ctl.scala 857:51] + wire [30:0] _T_778 = mtvec[0] ? vectored_path : _T_769; // @[el2_dec_tlu_ctl.scala 858:61] + wire [30:0] interrupt_path = take_nmi ? io_nmi_vec : _T_778; // @[el2_dec_tlu_ctl.scala 858:28] + wire _T_779 = lsu_i0_rfnpc_r | fence_i_r; // @[el2_dec_tlu_ctl.scala 859:36] + wire _T_780 = _T_779 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 859:48] + wire _T_782 = i_cpu_run_req_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 859:94] + wire _T_783 = _T_780 | _T_782; // @[el2_dec_tlu_ctl.scala 859:74] + wire _T_785 = rfpc_i0_r & _T_743; // @[el2_dec_tlu_ctl.scala 859:129] + wire sel_npc_r = _T_783 | _T_785; // @[el2_dec_tlu_ctl.scala 859:116] + wire _T_798 = interrupt_valid_r | mret_r; // @[el2_dec_tlu_ctl.scala 863:43] + wire _T_799 = _T_798 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 863:52] + wire _T_800 = _T_799 | take_halt; // @[el2_dec_tlu_ctl.scala 863:74] + wire _T_801 = _T_800 | take_reset; // @[el2_dec_tlu_ctl.scala 863:86] + wire _T_807 = _T_529 & sel_npc_r; // @[el2_dec_tlu_ctl.scala 867:73] + wire _T_810 = _T_529 & rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 868:73] + wire _T_812 = _T_810 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 868:91] + wire _T_813 = ~sel_npc_r; // @[el2_dec_tlu_ctl.scala 868:132] + wire _T_814 = _T_812 & _T_813; // @[el2_dec_tlu_ctl.scala 868:121] + wire _T_816 = ~take_ext_int; // @[el2_dec_tlu_ctl.scala 869:96] + wire _T_817 = interrupt_valid_r & _T_816; // @[el2_dec_tlu_ctl.scala 869:82] + wire _T_818 = i0_exception_valid_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 870:80] + wire _T_821 = _T_818 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 870:98] + wire _T_823 = _T_821 & _T_207; // @[el2_dec_tlu_ctl.scala 870:143] + wire _T_825 = _T_823 & _T_816; // @[el2_dec_tlu_ctl.scala 870:164] + wire _T_830 = _T_529 & mret_r; // @[el2_dec_tlu_ctl.scala 871:68] + wire _T_833 = _T_529 & debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 872:68] + wire _T_836 = _T_529 & sel_npc_resume; // @[el2_dec_tlu_ctl.scala 873:68] wire [30:0] _T_838 = take_ext_int ? io_lsu_fir_addr : 31'h0; // @[Mux.scala 27:72] wire [30:0] npc_r = csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 1075:31] wire [30:0] _T_839 = _T_807 ? npc_r : 31'h0; // @[Mux.scala 27:72] @@ -10403,54 +10351,54 @@ module el2_dec_tlu_ctl( wire [30:0] _T_850 = _T_849 | _T_843; // @[Mux.scala 27:72] wire [30:0] _T_851 = _T_850 | _T_844; // @[Mux.scala 27:72] wire [30:0] _T_852 = _T_851 | _T_845; // @[Mux.scala 27:72] - reg [30:0] tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 879:58] - wire _T_854 = lsu_exc_valid_r | i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 886:44] - wire _T_855 = _T_854 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 886:67] - reg i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 889:81] - reg [4:0] exc_cause_wb; // @[el2_dec_tlu_ctl.scala 891:89] - wire _T_860 = ~illegal_r; // @[el2_dec_tlu_ctl.scala 892:119] - reg i0_valid_wb; // @[el2_dec_tlu_ctl.scala 892:97] - reg trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 893:81] - wire csr_pkt_presync = csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_864 = csr_pkt_presync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1094:44] - wire _T_865 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 1094:69] - wire csr_pkt_postsync = csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_dcsr = csr_read_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_dpc = csr_read_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_874 = csr_pkt_csr_dcsr | csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 1099:57] - wire csr_pkt_csr_dmst = csr_read_io_csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_875 = _T_874 | csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 1099:75] - wire csr_pkt_csr_dicawics = csr_read_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_876 = _T_875 | csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 1099:94] - wire csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_877 = _T_876 | csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1099:117] - wire csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_878 = _T_877 | csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1099:138] - wire csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_879 = _T_878 | csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1099:160] - wire csr_pkt_csr_dicago = csr_read_io_csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_880 = _T_879 | csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 1099:181] - wire _T_881 = ~_T_880; // @[el2_dec_tlu_ctl.scala 1099:38] - wire _T_882 = _T_881 | dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 1099:203] - wire csr_pkt_legal = csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_883 = csr_pkt_legal & _T_882; // @[el2_dec_tlu_ctl.scala 1099:35] - wire _T_884 = ~fast_int_meicpct; // @[el2_dec_tlu_ctl.scala 1099:225] - wire valid_csr = _T_883 & _T_884; // @[el2_dec_tlu_ctl.scala 1099:223] - wire _T_887 = io_dec_csr_any_unq_d & valid_csr; // @[el2_dec_tlu_ctl.scala 1101:48] - wire csr_pkt_csr_mvendorid = csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_marchid = csr_read_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_888 = csr_pkt_csr_mvendorid | csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 1101:109] - wire csr_pkt_csr_mimpid = csr_read_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_889 = _T_888 | csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 1101:131] - wire csr_pkt_csr_mhartid = csr_read_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_890 = _T_889 | csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 1101:152] - wire csr_pkt_csr_mdseac = csr_read_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_891 = _T_890 | csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 1101:174] - wire csr_pkt_csr_meihap = csr_read_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_892 = _T_891 | csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 1101:195] - wire _T_893 = io_dec_csr_wen_unq_d & _T_892; // @[el2_dec_tlu_ctl.scala 1101:84] - wire _T_894 = ~_T_893; // @[el2_dec_tlu_ctl.scala 1101:61] - el2_dec_timer_ctl int_timers ( // @[el2_dec_tlu_ctl.scala 355:24] + reg [30:0] tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 876:64] + wire _T_854 = lsu_exc_valid_r | i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 884:45] + wire _T_855 = _T_854 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 884:68] + reg i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 887:89] + reg [4:0] exc_cause_wb; // @[el2_dec_tlu_ctl.scala 889:89] + wire _T_860 = ~illegal_r; // @[el2_dec_tlu_ctl.scala 890:119] + reg i0_valid_wb; // @[el2_dec_tlu_ctl.scala 890:97] + reg trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 891:89] + wire csr_pkt_presync = csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_864 = csr_pkt_presync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1094:42] + wire _T_865 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 1094:67] + wire csr_pkt_postsync = csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_dcsr = csr_read_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_dpc = csr_read_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_874 = csr_pkt_csr_dcsr | csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 1099:55] + wire csr_pkt_csr_dmst = csr_read_io_csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_875 = _T_874 | csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 1099:73] + wire csr_pkt_csr_dicawics = csr_read_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_876 = _T_875 | csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 1099:92] + wire csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_877 = _T_876 | csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1099:115] + wire csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_878 = _T_877 | csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1099:136] + wire csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_879 = _T_878 | csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1099:158] + wire csr_pkt_csr_dicago = csr_read_io_csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_880 = _T_879 | csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 1099:179] + wire _T_881 = ~_T_880; // @[el2_dec_tlu_ctl.scala 1099:36] + wire _T_882 = _T_881 | dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 1099:201] + wire csr_pkt_legal = csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_883 = csr_pkt_legal & _T_882; // @[el2_dec_tlu_ctl.scala 1099:33] + wire _T_884 = ~fast_int_meicpct; // @[el2_dec_tlu_ctl.scala 1099:223] + wire valid_csr = _T_883 & _T_884; // @[el2_dec_tlu_ctl.scala 1099:221] + wire _T_887 = io_dec_csr_any_unq_d & valid_csr; // @[el2_dec_tlu_ctl.scala 1101:46] + wire csr_pkt_csr_mvendorid = csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_marchid = csr_read_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_888 = csr_pkt_csr_mvendorid | csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 1101:107] + wire csr_pkt_csr_mimpid = csr_read_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_889 = _T_888 | csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 1101:129] + wire csr_pkt_csr_mhartid = csr_read_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_890 = _T_889 | csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 1101:150] + wire csr_pkt_csr_mdseac = csr_read_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_891 = _T_890 | csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 1101:172] + wire csr_pkt_csr_meihap = csr_read_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_892 = _T_891 | csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 1101:193] + wire _T_893 = io_dec_csr_wen_unq_d & _T_892; // @[el2_dec_tlu_ctl.scala 1101:82] + wire _T_894 = ~_T_893; // @[el2_dec_tlu_ctl.scala 1101:59] + el2_dec_timer_ctl int_timers ( // @[el2_dec_tlu_ctl.scala 352:30] .clock(int_timers_clock), .reset(int_timers_reset), .io_free_clk(int_timers_io_free_clk), @@ -10496,7 +10444,7 @@ module el2_dec_tlu_ctl( .io_en(rvclkhdr_3_io_en), .io_scan_mode(rvclkhdr_3_io_scan_mode) ); - csr_tlu csr ( // @[el2_dec_tlu_ctl.scala 897:17] + csr_tlu csr ( // @[el2_dec_tlu_ctl.scala 895:15] .clock(csr_clock), .reset(csr_reset), .io_free_clk(csr_io_free_clk), @@ -10575,7 +10523,6 @@ module el2_dec_tlu_ctl( .io_dma_pmu_dccm_read(csr_io_dma_pmu_dccm_read), .io_dma_pmu_any_write(csr_io_dma_pmu_any_write), .io_dma_pmu_any_read(csr_io_dma_pmu_any_read), - .io_lsu_pmu_bus_busy(csr_io_lsu_pmu_bus_busy), .io_dec_tlu_i0_pc_r(csr_io_dec_tlu_i0_pc_r), .io_dec_tlu_i0_valid_r(csr_io_dec_tlu_i0_valid_r), .io_dec_csr_any_unq_d(csr_io_dec_csr_any_unq_d), @@ -10591,10 +10538,17 @@ module el2_dec_tlu_ctl( .io_dec_tlu_pipelining_disable(csr_io_dec_tlu_pipelining_disable), .io_dec_tlu_wr_pause_r(csr_io_dec_tlu_wr_pause_r), .io_ifu_pmu_bus_busy(csr_io_ifu_pmu_bus_busy), - .io_lsu_pmu_bus_error(csr_io_lsu_pmu_bus_error), + .io_tlu_busbuff_lsu_pmu_bus_trxn(csr_io_tlu_busbuff_lsu_pmu_bus_trxn), + .io_tlu_busbuff_lsu_pmu_bus_misaligned(csr_io_tlu_busbuff_lsu_pmu_bus_misaligned), + .io_tlu_busbuff_lsu_pmu_bus_error(csr_io_tlu_busbuff_lsu_pmu_bus_error), + .io_tlu_busbuff_lsu_pmu_bus_busy(csr_io_tlu_busbuff_lsu_pmu_bus_busy), + .io_tlu_busbuff_dec_tlu_external_ldfwd_disable(csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable), + .io_tlu_busbuff_dec_tlu_wb_coalescing_disable(csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable), + .io_tlu_busbuff_dec_tlu_sideeffect_posted_disable(csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable), + .io_tlu_busbuff_lsu_imprecise_error_load_any(csr_io_tlu_busbuff_lsu_imprecise_error_load_any), + .io_tlu_busbuff_lsu_imprecise_error_store_any(csr_io_tlu_busbuff_lsu_imprecise_error_store_any), + .io_tlu_busbuff_lsu_imprecise_error_addr_any(csr_io_tlu_busbuff_lsu_imprecise_error_addr_any), .io_ifu_pmu_bus_error(csr_io_ifu_pmu_bus_error), - .io_lsu_pmu_bus_misaligned(csr_io_lsu_pmu_bus_misaligned), - .io_lsu_pmu_bus_trxn(csr_io_lsu_pmu_bus_trxn), .io_ifu_ic_debug_rd_data(csr_io_ifu_ic_debug_rd_data), .io_dec_tlu_meipt(csr_io_dec_tlu_meipt), .io_pic_pl(csr_io_pic_pl), @@ -10602,15 +10556,9 @@ module el2_dec_tlu_ctl( .io_dec_tlu_meihap(csr_io_dec_tlu_meihap), .io_pic_claimid(csr_io_pic_claimid), .io_iccm_dma_sb_error(csr_io_iccm_dma_sb_error), - .io_lsu_imprecise_error_addr_any(csr_io_lsu_imprecise_error_addr_any), - .io_lsu_imprecise_error_load_any(csr_io_lsu_imprecise_error_load_any), - .io_lsu_imprecise_error_store_any(csr_io_lsu_imprecise_error_store_any), .io_dec_tlu_mrac_ff(csr_io_dec_tlu_mrac_ff), - .io_dec_tlu_wb_coalescing_disable(csr_io_dec_tlu_wb_coalescing_disable), .io_dec_tlu_bpred_disable(csr_io_dec_tlu_bpred_disable), - .io_dec_tlu_sideeffect_posted_disable(csr_io_dec_tlu_sideeffect_posted_disable), .io_dec_tlu_core_ecc_disable(csr_io_dec_tlu_core_ecc_disable), - .io_dec_tlu_external_ldfwd_disable(csr_io_dec_tlu_external_ldfwd_disable), .io_dec_tlu_dma_qos_prty(csr_io_dec_tlu_dma_qos_prty), .io_dec_illegal_inst(csr_io_dec_illegal_inst), .io_lsu_error_pkt_r_bits_mscause(csr_io_lsu_error_pkt_r_bits_mscause), @@ -10840,120 +10788,121 @@ module el2_dec_tlu_ctl( .io_csr_pkt_postsync(csr_read_io_csr_pkt_postsync), .io_csr_pkt_legal(csr_read_io_csr_pkt_legal) ); - assign io_dec_dbg_cmd_done = io_dec_tlu_i0_valid_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 568:23] - assign io_dec_dbg_cmd_fail = illegal_r & io_dec_dbg_cmd_done; // @[el2_dec_tlu_ctl.scala 569:23] - assign io_dec_tlu_dbg_halted = dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 550:41] - assign io_dec_tlu_debug_mode = debug_mode_status; // @[el2_dec_tlu_ctl.scala 551:41] - assign io_dec_tlu_resume_ack = _T_190; // @[el2_dec_tlu_ctl.scala 534:41] - assign io_dec_tlu_debug_stall = debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 549:41] - assign io_dec_tlu_flush_noredir_r = _T_205 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 555:30] - assign io_dec_tlu_mpc_halted_only = _T_65; // @[el2_dec_tlu_ctl.scala 449:41] - assign io_dec_tlu_flush_leak_one_r = _T_233 & _T_234; // @[el2_dec_tlu_ctl.scala 564:31] - assign io_dec_tlu_flush_err_r = io_dec_tlu_flush_lower_r & _T_433; // @[el2_dec_tlu_ctl.scala 565:26] - assign io_dec_tlu_flush_extint = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 557:27] - assign io_dec_tlu_meihap = csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 956:44] - assign io_trigger_pkt_any_0_select = csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_match_pkt = csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_store = csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_load = csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_execute = csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_m = csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_tdata2 = csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_select = csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_match_pkt = csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_store = csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_load = csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_execute = csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_m = csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_tdata2 = csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_select = csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_match_pkt = csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_store = csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_load = csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_execute = csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_m = csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_tdata2 = csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_select = csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_match_pkt = csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_store = csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_load = csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_execute = csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_m = csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_tdata2 = csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_dicawics = csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_o_cpu_halt_status = _T_353; // @[el2_dec_tlu_ctl.scala 654:41] - assign io_o_cpu_halt_ack = _T_354; // @[el2_dec_tlu_ctl.scala 655:49] - assign io_o_cpu_run_ack = _T_355; // @[el2_dec_tlu_ctl.scala 656:49] - assign io_o_debug_mode_status = debug_mode_status; // @[el2_dec_tlu_ctl.scala 677:26] - assign io_mpc_debug_halt_ack = mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 474:25] - assign io_mpc_debug_run_ack = mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 475:25] - assign io_debug_brkpt_status = debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 476:25] - assign io_dec_tlu_meicurpl = csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 955:44] - assign io_dec_tlu_meipt = csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 957:44] - assign io_dec_csr_rddata_d = csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 977:40] - assign io_dec_csr_legal_d = _T_887 & _T_894; // @[el2_dec_tlu_ctl.scala 1101:22] - assign io_dec_tlu_br0_r_pkt_valid = _T_459 & _T_462; // @[el2_dec_tlu_ctl.scala 733:49] - assign io_dec_tlu_br0_r_pkt_bits_hist = io_exu_i0_br_hist_r; // @[el2_dec_tlu_ctl.scala 730:57] - assign io_dec_tlu_br0_r_pkt_bits_br_error = _T_453 & _T_429; // @[el2_dec_tlu_ctl.scala 731:49] - assign io_dec_tlu_br0_r_pkt_bits_br_start_error = _T_455 & _T_429; // @[el2_dec_tlu_ctl.scala 732:49] - assign io_dec_tlu_br0_r_pkt_bits_way = io_exu_i0_br_way_r; // @[el2_dec_tlu_ctl.scala 734:57] - assign io_dec_tlu_br0_r_pkt_bits_middle = io_exu_i0_br_middle_r; // @[el2_dec_tlu_ctl.scala 735:57] - assign io_dec_tlu_i0_kill_writeb_wb = _T_32; // @[el2_dec_tlu_ctl.scala 409:33] - assign io_dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 881:33] - assign io_dec_tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 708:28] - assign io_dec_tlu_i0_kill_writeb_r = _T_427 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 415:33] - assign io_dec_tlu_flush_lower_r = _T_801 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 882:33] - assign io_dec_tlu_flush_path_r = take_reset ? io_rst_vec : _T_852; // @[el2_dec_tlu_ctl.scala 883:33] - assign io_dec_tlu_fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 753:24] - assign io_dec_tlu_wr_pause_r = csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 979:40] - assign io_dec_tlu_flush_pause_r = _T_208 & _T_209; // @[el2_dec_tlu_ctl.scala 560:28] - assign io_dec_tlu_presync_d = _T_864 & _T_865; // @[el2_dec_tlu_ctl.scala 1094:25] - assign io_dec_tlu_postsync_d = csr_pkt_postsync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1095:25] - assign io_dec_tlu_mrac_ff = csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 980:40] - assign io_dec_tlu_force_halt = _T_33; // @[el2_dec_tlu_ctl.scala 411:41] - assign io_dec_tlu_perfcnt0 = csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 965:40] - assign io_dec_tlu_perfcnt1 = csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 966:40] - assign io_dec_tlu_perfcnt2 = csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 967:40] - assign io_dec_tlu_perfcnt3 = csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 968:40] - assign io_dec_tlu_i0_exc_valid_wb1 = csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 959:44] - assign io_dec_tlu_i0_valid_wb1 = csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 960:44] - assign io_dec_tlu_int_valid_wb1 = csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 958:44] - assign io_dec_tlu_exc_cause_wb1 = csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 964:40] - assign io_dec_tlu_mtval_wb1 = csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 963:40] - assign io_dec_tlu_external_ldfwd_disable = csr_io_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 985:40] - assign io_dec_tlu_sideeffect_posted_disable = csr_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 983:40] - assign io_dec_tlu_core_ecc_disable = csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 984:40] - assign io_dec_tlu_bpred_disable = csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 982:40] - assign io_dec_tlu_wb_coalescing_disable = csr_io_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 981:40] - assign io_dec_tlu_pipelining_disable = csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 978:40] + assign io_tlu_exu_dec_tlu_meihap = csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 959:52] + assign io_tlu_exu_dec_tlu_flush_lower_r = _T_801 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 880:49] + assign io_tlu_exu_dec_tlu_flush_path_r = take_reset ? io_rst_vec : _T_852; // @[el2_dec_tlu_ctl.scala 881:49] + assign io_tlu_busbuff_dec_tlu_external_ldfwd_disable = csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_tlu_busbuff_dec_tlu_wb_coalescing_disable = csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_dec_dbg_cmd_done = io_dec_tlu_i0_valid_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 565:29] + assign io_dec_dbg_cmd_fail = illegal_r & io_dec_dbg_cmd_done; // @[el2_dec_tlu_ctl.scala 566:29] + assign io_dec_tlu_dbg_halted = dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 547:41] + assign io_dec_tlu_debug_mode = debug_mode_status; // @[el2_dec_tlu_ctl.scala 548:41] + assign io_dec_tlu_resume_ack = _T_190; // @[el2_dec_tlu_ctl.scala 531:49] + assign io_dec_tlu_debug_stall = debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 546:41] + assign io_dec_tlu_mpc_halted_only = _T_65; // @[el2_dec_tlu_ctl.scala 446:49] + assign io_dec_tlu_flush_extint = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 554:33] + assign io_trigger_pkt_any_0_select = csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_match_pkt = csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_store = csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_load = csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_execute = csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_m = csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_tdata2 = csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_select = csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_match_pkt = csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_store = csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_load = csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_execute = csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_m = csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_tdata2 = csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_select = csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_match_pkt = csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_store = csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_load = csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_execute = csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_m = csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_tdata2 = csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_select = csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_match_pkt = csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_store = csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_load = csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_execute = csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_m = csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_tdata2 = csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_o_cpu_halt_status = _T_353; // @[el2_dec_tlu_ctl.scala 651:49] + assign io_o_cpu_halt_ack = _T_354; // @[el2_dec_tlu_ctl.scala 652:49] + assign io_o_cpu_run_ack = _T_355; // @[el2_dec_tlu_ctl.scala 653:49] + assign io_o_debug_mode_status = debug_mode_status; // @[el2_dec_tlu_ctl.scala 674:27] + assign io_mpc_debug_halt_ack = mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 471:31] + assign io_mpc_debug_run_ack = mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 472:31] + assign io_debug_brkpt_status = debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 473:31] + assign io_dec_tlu_meicurpl = csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 958:44] + assign io_dec_tlu_meipt = csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 960:44] + assign io_dec_csr_rddata_d = csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 980:40] + assign io_dec_csr_legal_d = _T_887 & _T_894; // @[el2_dec_tlu_ctl.scala 1101:20] + assign io_dec_tlu_i0_kill_writeb_wb = _T_32; // @[el2_dec_tlu_ctl.scala 406:41] + assign io_dec_tlu_i0_kill_writeb_r = _T_427 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 412:41] + assign io_dec_tlu_wr_pause_r = csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 982:40] + assign io_dec_tlu_flush_pause_r = _T_208 & _T_209; // @[el2_dec_tlu_ctl.scala 557:34] + assign io_dec_tlu_presync_d = _T_864 & _T_865; // @[el2_dec_tlu_ctl.scala 1094:23] + assign io_dec_tlu_postsync_d = csr_pkt_postsync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1095:23] + assign io_dec_tlu_perfcnt0 = csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 968:40] + assign io_dec_tlu_perfcnt1 = csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 969:40] + assign io_dec_tlu_perfcnt2 = csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 970:40] + assign io_dec_tlu_perfcnt3 = csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 971:40] + assign io_dec_tlu_i0_exc_valid_wb1 = csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 962:44] + assign io_dec_tlu_i0_valid_wb1 = csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 963:44] + assign io_dec_tlu_int_valid_wb1 = csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 961:44] + assign io_dec_tlu_exc_cause_wb1 = csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 967:40] + assign io_dec_tlu_mtval_wb1 = csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 966:40] + assign io_dec_tlu_pipelining_disable = csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 981:40] assign io_dec_tlu_dma_qos_prty = csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 986:40] - assign io_dec_tlu_misc_clk_override = csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 969:40] - assign io_dec_tlu_dec_clk_override = csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 970:40] - assign io_dec_tlu_ifu_clk_override = csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 971:40] - assign io_dec_tlu_lsu_clk_override = csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 972:40] - assign io_dec_tlu_bus_clk_override = csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 973:40] - assign io_dec_tlu_pic_clk_override = csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 974:40] - assign io_dec_tlu_dccm_clk_override = csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 975:40] - assign io_dec_tlu_icm_clk_override = csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 976:40] + assign io_dec_tlu_misc_clk_override = csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 972:40] + assign io_dec_tlu_dec_clk_override = csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 973:40] + assign io_dec_tlu_ifu_clk_override = csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 974:40] + assign io_dec_tlu_lsu_clk_override = csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 975:40] + assign io_dec_tlu_bus_clk_override = csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 976:40] + assign io_dec_tlu_pic_clk_override = csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 977:40] + assign io_dec_tlu_dccm_clk_override = csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 978:40] + assign io_dec_tlu_icm_clk_override = csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 979:40] + assign io_tlu_bp_dec_tlu_br0_r_pkt_valid = _T_459 & _T_462; // @[el2_dec_tlu_ctl.scala 730:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist = io_tlu_exu_exu_i0_br_hist_r; // @[el2_dec_tlu_ctl.scala 727:65] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error = _T_453 & _T_429; // @[el2_dec_tlu_ctl.scala 728:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error = _T_455 & _T_429; // @[el2_dec_tlu_ctl.scala 729:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_way = io_exu_i0_br_way_r; // @[el2_dec_tlu_ctl.scala 731:65] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle = io_tlu_exu_exu_i0_br_middle_r; // @[el2_dec_tlu_ctl.scala 732:65] + assign io_tlu_bp_dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 878:49] + assign io_tlu_bp_dec_tlu_flush_leak_one_wb = _T_233 & _T_234; // @[el2_dec_tlu_ctl.scala 561:45] + assign io_tlu_bp_dec_tlu_bpred_disable = csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 984:47] + assign io_tlu_ifc_dec_tlu_flush_noredir_wb = _T_205 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 552:45] + assign io_tlu_ifc_dec_tlu_mrac_ff = csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 983:48] + assign io_tlu_mem_dec_tlu_flush_lower_wb = io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 879:41] + assign io_tlu_mem_dec_tlu_flush_err_wb = io_tlu_exu_dec_tlu_flush_lower_r & _T_433; // @[el2_dec_tlu_ctl.scala 562:41] + assign io_tlu_mem_dec_tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 705:37] + assign io_tlu_mem_dec_tlu_force_halt = _T_33; // @[el2_dec_tlu_ctl.scala 408:57] + assign io_tlu_mem_dec_tlu_fence_i_wb = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 750:39] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata = csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics = csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid = csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid = csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_core_ecc_disable = csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 985:48] assign int_timers_clock = clock; assign int_timers_reset = reset; - assign int_timers_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 356:57] - assign int_timers_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 357:57] - assign int_timers_io_dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 358:49] - assign int_timers_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 360:49] - assign int_timers_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 361:49] - assign int_timers_io_csr_mitctl0 = csr_read_io_csr_pkt_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 362:49] - assign int_timers_io_csr_mitctl1 = csr_read_io_csr_pkt_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 363:49] - assign int_timers_io_csr_mitb0 = csr_read_io_csr_pkt_csr_mitb0; // @[el2_dec_tlu_ctl.scala 364:57] - assign int_timers_io_csr_mitb1 = csr_read_io_csr_pkt_csr_mitb1; // @[el2_dec_tlu_ctl.scala 365:57] - assign int_timers_io_csr_mitcnt0 = csr_read_io_csr_pkt_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 366:49] - assign int_timers_io_csr_mitcnt1 = csr_read_io_csr_pkt_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 367:49] - assign int_timers_io_dec_pause_state = io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 368:41] - assign int_timers_io_dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 369:41] - assign int_timers_io_internal_dbg_halt_timers = debug_mode_status & _T_665; // @[el2_dec_tlu_ctl.scala 370:41] + assign int_timers_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 353:57] + assign int_timers_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 354:57] + assign int_timers_io_dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 355:49] + assign int_timers_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 357:49] + assign int_timers_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 358:49] + assign int_timers_io_csr_mitctl0 = csr_read_io_csr_pkt_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 359:57] + assign int_timers_io_csr_mitctl1 = csr_read_io_csr_pkt_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 360:57] + assign int_timers_io_csr_mitb0 = csr_read_io_csr_pkt_csr_mitb0; // @[el2_dec_tlu_ctl.scala 361:57] + assign int_timers_io_csr_mitb1 = csr_read_io_csr_pkt_csr_mitb1; // @[el2_dec_tlu_ctl.scala 362:57] + assign int_timers_io_csr_mitcnt0 = csr_read_io_csr_pkt_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 363:57] + assign int_timers_io_csr_mitcnt1 = csr_read_io_csr_pkt_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 364:57] + assign int_timers_io_dec_pause_state = io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 365:49] + assign int_timers_io_dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 366:49] + assign int_timers_io_internal_dbg_halt_timers = debug_mode_status & _T_665; // @[el2_dec_tlu_ctl.scala 367:47] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_io_en = dec_csr_wen_r_mod | io_dec_tlu_dec_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] @@ -10968,66 +10917,66 @@ module el2_dec_tlu_ctl( assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign csr_clock = clock; assign csr_reset = reset; - assign csr_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 898:44] - assign csr_io_active_clk = io_active_clk; // @[el2_dec_tlu_ctl.scala 899:44] - assign csr_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 900:44] - assign csr_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 901:44] - assign csr_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 902:44] - assign csr_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 903:44] - assign csr_io_dec_csr_wen_unq_d = io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 904:44] - assign csr_io_dec_i0_decode_d = io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 905:44] - assign csr_io_ifu_ic_debug_rd_data_valid = io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 906:44] - assign csr_io_ifu_pmu_bus_trxn = io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 907:44] - assign csr_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 908:44] - assign csr_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 909:44] - assign csr_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 910:44] - assign csr_io_dec_pmu_presync_stall = io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 911:44] - assign csr_io_dec_pmu_postsync_stall = io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 912:44] - assign csr_io_dec_pmu_decode_stall = io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 913:44] - assign csr_io_ifu_pmu_fetch_stall = io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 914:44] - assign csr_io_dec_tlu_packet_r_icaf_type = io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_divide = io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_exu_pmu_i0_br_ataken = io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 916:44] - assign csr_io_exu_pmu_i0_br_misp = io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 917:44] - assign csr_io_dec_pmu_instr_decoded = io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 918:44] - assign csr_io_ifu_pmu_instr_aligned = io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 919:44] - assign csr_io_exu_pmu_i0_pc4 = io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 920:44] - assign csr_io_ifu_pmu_ic_miss = io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 921:44] - assign csr_io_ifu_pmu_ic_hit = io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 922:44] - assign csr_io_dec_csr_wen_r = io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 923:44] - assign csr_io_dec_tlu_dbg_halted = io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 924:44] - assign csr_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 925:44] - assign csr_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 926:44] - assign csr_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 927:44] - assign csr_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 928:44] - assign csr_io_lsu_pmu_bus_busy = io_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 929:44] - assign csr_io_dec_tlu_i0_pc_r = io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 930:44] - assign csr_io_dec_tlu_i0_valid_r = io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 931:44] - assign csr_io_dec_csr_any_unq_d = io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 933:44] - assign csr_io_ifu_pmu_bus_busy = io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 934:44] - assign csr_io_lsu_pmu_bus_error = io_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 935:44] - assign csr_io_ifu_pmu_bus_error = io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 936:44] - assign csr_io_lsu_pmu_bus_misaligned = io_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 937:44] - assign csr_io_lsu_pmu_bus_trxn = io_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 938:44] - assign csr_io_ifu_ic_debug_rd_data = io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 939:44] - assign csr_io_pic_pl = io_pic_pl; // @[el2_dec_tlu_ctl.scala 940:44] - assign csr_io_pic_claimid = io_pic_claimid; // @[el2_dec_tlu_ctl.scala 941:44] - assign csr_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 942:44] - assign csr_io_lsu_imprecise_error_addr_any = io_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 943:44] - assign csr_io_lsu_imprecise_error_load_any = io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 944:44] - assign csr_io_lsu_imprecise_error_store_any = io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 945:44] - assign csr_io_dec_illegal_inst = io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 946:44 el2_dec_tlu_ctl.scala 987:44] - assign csr_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 947:44 el2_dec_tlu_ctl.scala 988:44] - assign csr_io_mexintpend = io_mexintpend; // @[el2_dec_tlu_ctl.scala 948:44 el2_dec_tlu_ctl.scala 989:44] - assign csr_io_exu_npc_r = io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 949:44 el2_dec_tlu_ctl.scala 990:44] - assign csr_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 950:44 el2_dec_tlu_ctl.scala 991:44] - assign csr_io_rst_vec = io_rst_vec; // @[el2_dec_tlu_ctl.scala 951:44 el2_dec_tlu_ctl.scala 992:44] - assign csr_io_core_id = io_core_id; // @[el2_dec_tlu_ctl.scala 952:44 el2_dec_tlu_ctl.scala 993:44] - assign csr_io_dec_timer_rddata_d = int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 953:44 el2_dec_tlu_ctl.scala 994:44] - assign csr_io_dec_timer_read_d = int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 954:44 el2_dec_tlu_ctl.scala 995:44] + assign csr_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 896:44] + assign csr_io_active_clk = io_active_clk; // @[el2_dec_tlu_ctl.scala 897:44] + assign csr_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 898:44] + assign csr_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 899:44] + assign csr_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 900:44] + assign csr_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 901:44] + assign csr_io_dec_csr_wen_unq_d = io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 902:44] + assign csr_io_dec_i0_decode_d = io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 903:44] + assign csr_io_ifu_ic_debug_rd_data_valid = io_tlu_mem_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 904:44] + assign csr_io_ifu_pmu_bus_trxn = io_tlu_mem_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 905:44] + assign csr_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 906:44] + assign csr_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 907:44] + assign csr_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 908:44] + assign csr_io_dec_pmu_presync_stall = io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 909:44] + assign csr_io_dec_pmu_postsync_stall = io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 910:44] + assign csr_io_dec_pmu_decode_stall = io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 911:44] + assign csr_io_ifu_pmu_fetch_stall = io_tlu_ifc_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 912:44] + assign csr_io_dec_tlu_packet_r_icaf_type = io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_divide = io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_exu_pmu_i0_br_ataken = io_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 914:44] + assign csr_io_exu_pmu_i0_br_misp = io_tlu_exu_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 915:44] + assign csr_io_dec_pmu_instr_decoded = io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 916:44] + assign csr_io_ifu_pmu_instr_aligned = io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 917:44] + assign csr_io_exu_pmu_i0_pc4 = io_tlu_exu_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 918:44] + assign csr_io_ifu_pmu_ic_miss = io_tlu_mem_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 919:44] + assign csr_io_ifu_pmu_ic_hit = io_tlu_mem_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 920:44] + assign csr_io_dec_csr_wen_r = io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 921:44] + assign csr_io_dec_tlu_dbg_halted = io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 922:44] + assign csr_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 923:44] + assign csr_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 924:44] + assign csr_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 925:44] + assign csr_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 926:44] + assign csr_io_dec_tlu_i0_pc_r = io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 927:44] + assign csr_io_dec_tlu_i0_valid_r = io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 928:44] + assign csr_io_dec_csr_any_unq_d = io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 930:44] + assign csr_io_ifu_pmu_bus_busy = io_tlu_mem_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 931:44] + assign csr_io_tlu_busbuff_lsu_pmu_bus_trxn = io_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_misaligned = io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_error = io_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_busy = io_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_load_any = io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_store_any = io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_addr_any = io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_ifu_pmu_bus_error = io_tlu_mem_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 932:44] + assign csr_io_ifu_ic_debug_rd_data = io_tlu_mem_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 944:44] + assign csr_io_pic_pl = io_pic_pl; // @[el2_dec_tlu_ctl.scala 945:44] + assign csr_io_pic_claimid = io_pic_claimid; // @[el2_dec_tlu_ctl.scala 946:44] + assign csr_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 947:44] + assign csr_io_dec_illegal_inst = io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 949:44 el2_dec_tlu_ctl.scala 987:44] + assign csr_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 950:44 el2_dec_tlu_ctl.scala 988:44] + assign csr_io_mexintpend = io_mexintpend; // @[el2_dec_tlu_ctl.scala 951:44 el2_dec_tlu_ctl.scala 989:44] + assign csr_io_exu_npc_r = io_tlu_exu_exu_npc_r; // @[el2_dec_tlu_ctl.scala 952:44 el2_dec_tlu_ctl.scala 990:44] + assign csr_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 953:44 el2_dec_tlu_ctl.scala 991:44] + assign csr_io_rst_vec = io_rst_vec; // @[el2_dec_tlu_ctl.scala 954:44 el2_dec_tlu_ctl.scala 992:44] + assign csr_io_core_id = io_core_id; // @[el2_dec_tlu_ctl.scala 955:44 el2_dec_tlu_ctl.scala 993:44] + assign csr_io_dec_timer_rddata_d = int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 956:44 el2_dec_tlu_ctl.scala 994:44] + assign csr_io_dec_timer_read_d = int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 957:44 el2_dec_tlu_ctl.scala 995:44] assign csr_io_rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 998:39] assign csr_io_i0_trigger_hit_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 999:39] assign csr_io_exc_or_int_valid_r = _T_855 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1000:39] @@ -11158,7 +11107,7 @@ module el2_dec_tlu_ctl( assign csr_io_csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1073:39] assign csr_io_csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1073:39] assign csr_io_csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1073:39] - assign csr_read_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1091:31] + assign csr_read_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1091:37] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -11755,7 +11704,7 @@ end // initial if (reset) begin ifu_miss_state_idle_f <= 1'h0; end else begin - ifu_miss_state_idle_f <= io_ifu_miss_state_idle; + ifu_miss_state_idle_f <= io_tlu_mem_ifu_miss_state_idle; end end always @(posedge io_free_clk or posedge reset) begin @@ -11769,7 +11718,7 @@ end // initial if (reset) begin dec_tlu_flush_noredir_r_d1 <= 1'h0; end else begin - dec_tlu_flush_noredir_r_d1 <= io_dec_tlu_flush_noredir_r; + dec_tlu_flush_noredir_r_d1 <= io_tlu_ifc_dec_tlu_flush_noredir_wb; end end always @(posedge io_free_clk or posedge reset) begin @@ -11909,14 +11858,14 @@ end // initial if (reset) begin lsu_pmu_load_external_r <= 1'h0; end else begin - lsu_pmu_load_external_r <= io_lsu_pmu_load_external_m; + lsu_pmu_load_external_r <= io_tlu_busbuff_lsu_pmu_load_external_m; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin lsu_pmu_store_external_r <= 1'h0; end else begin - lsu_pmu_store_external_r <= io_lsu_pmu_store_external_m; + lsu_pmu_store_external_r <= io_tlu_busbuff_lsu_pmu_store_external_m; end end always @(posedge io_free_clk or posedge reset) begin @@ -12713,8 +12662,6 @@ module el2_dec( input io_free_clk, input io_active_clk, input io_lsu_fastint_stall_any, - output io_dec_extint_stall, - output io_dec_i0_decode_d, output io_dec_pause_state_cg, input [30:0] io_rst_vec, input io_nmi_int, @@ -12732,62 +12679,40 @@ module el2_dec( output io_mpc_debug_halt_ack, output io_mpc_debug_run_ack, output io_debug_brkpt_status, - input io_exu_pmu_i0_br_misp, - input io_exu_pmu_i0_br_ataken, - input io_exu_pmu_i0_pc4, - input io_lsu_nonblock_load_valid_m, - input [1:0] io_lsu_nonblock_load_tag_m, - input io_lsu_nonblock_load_inv_r, - input [1:0] io_lsu_nonblock_load_inv_tag_r, - input io_lsu_nonblock_load_data_valid, - input io_lsu_nonblock_load_data_error, - input [1:0] io_lsu_nonblock_load_data_tag, - input [31:0] io_lsu_nonblock_load_data, - input io_lsu_pmu_bus_trxn, - input io_lsu_pmu_bus_misaligned, - input io_lsu_pmu_bus_error, - input io_lsu_pmu_bus_busy, + input io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn, + input io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned, + input io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error, + input io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy, + output io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable, + output io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable, + output io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + input io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any, + input io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any, + input [31:0] io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any, + input io_lsu_dec_tlu_busbuff_lsu_pmu_load_external_m, + input io_lsu_dec_tlu_busbuff_lsu_pmu_store_external_m, + input io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m, + input [1:0] io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m, + input io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r, + input [1:0] io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r, + input io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid, + input io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error, + input [1:0] io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag, + input [31:0] io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data, input io_lsu_pmu_misaligned_m, - input io_lsu_pmu_load_external_m, - input io_lsu_pmu_store_external_m, input io_dma_pmu_dccm_read, input io_dma_pmu_dccm_write, input io_dma_pmu_any_read, input io_dma_pmu_any_write, input [30:0] io_lsu_fir_addr, input [1:0] io_lsu_fir_error, - input io_ifu_pmu_instr_aligned, - input io_ifu_pmu_fetch_stall, - input io_ifu_pmu_ic_miss, - input io_ifu_pmu_ic_hit, - input io_ifu_pmu_bus_error, - input io_ifu_pmu_bus_busy, - input io_ifu_pmu_bus_trxn, - input io_ifu_ic_error_start, - input io_ifu_iccm_rd_ecc_single_err, input [3:0] io_lsu_trigger_match_m, input io_dbg_cmd_valid, input io_dbg_cmd_write, input [1:0] io_dbg_cmd_type, input [31:0] io_dbg_cmd_addr, input [1:0] io_dbg_cmd_wrdata, - input io_ifu_i0_icaf, - input [1:0] io_ifu_i0_icaf_type, - input io_ifu_i0_icaf_f1, - input io_ifu_i0_dbecc, input io_lsu_idle_any, - input io_i0_brp_valid, - input [11:0] io_i0_brp_bits_toffset, - input [1:0] io_i0_brp_bits_hist, - input io_i0_brp_bits_br_error, - input io_i0_brp_bits_br_start_error, - input io_i0_brp_bits_bank, - input [30:0] io_i0_brp_bits_prett, - input io_i0_brp_bits_way, - input io_i0_brp_bits_ret, - input [7:0] io_ifu_i0_bp_index, - input [7:0] io_ifu_i0_bp_fghr, - input [4:0] io_ifu_i0_bp_btag, input io_lsu_error_pkt_r_valid, input io_lsu_error_pkt_r_bits_single_ecc_error, input io_lsu_error_pkt_r_bits_inst_type, @@ -12795,12 +12720,8 @@ module el2_dec( input [3:0] io_lsu_error_pkt_r_bits_mscause, input [31:0] io_lsu_error_pkt_r_bits_addr, input io_lsu_single_ecc_error_incr, - input io_lsu_imprecise_error_load_any, - input io_lsu_imprecise_error_store_any, - input [31:0] io_lsu_imprecise_error_addr_any, input [31:0] io_exu_div_result, input io_exu_div_wren, - input [31:0] io_exu_csr_rs1_x, input [31:0] io_lsu_result_m, input [31:0] io_lsu_result_corr_r, input io_lsu_load_stall_any, @@ -12808,14 +12729,6 @@ module el2_dec( input io_dma_dccm_stall_any, input io_dma_iccm_stall_any, input io_iccm_dma_sb_error, - input io_exu_flush_final, - input [30:0] io_exu_npc_r, - input [31:0] io_exu_i0_result_x, - input io_ifu_i0_valid, - input [31:0] io_ifu_i0_instr, - input [30:0] io_ifu_i0_pc, - input io_ifu_i0_pc4, - input [30:0] io_exu_i0_pc_x, input io_mexintpend, input io_timer_int, input io_soft_int, @@ -12824,24 +12737,12 @@ module el2_dec( input io_mhwakeup, output [3:0] io_dec_tlu_meicurpl, output [3:0] io_dec_tlu_meipt, - input [70:0] io_ifu_ic_debug_rd_data, - input io_ifu_ic_debug_rd_data_valid, - output [70:0] io_dec_tlu_ic_diag_pkt_icache_wrdata, - output [16:0] io_dec_tlu_ic_diag_pkt_icache_dicawics, - output io_dec_tlu_ic_diag_pkt_icache_rd_valid, - output io_dec_tlu_ic_diag_pkt_icache_wr_valid, input io_dbg_halt_req, input io_dbg_resume_req, - input io_ifu_miss_state_idle, output io_dec_tlu_dbg_halted, output io_dec_tlu_debug_mode, output io_dec_tlu_resume_ack, - output io_dec_tlu_flush_noredir_r, output io_dec_tlu_mpc_halted_only, - output io_dec_tlu_flush_leak_one_r, - output io_dec_tlu_flush_err_r, - output [29:0] io_dec_tlu_meihap, - output io_dec_debug_wdata_rs1_d, output [31:0] io_dec_dbg_rddata, output io_dec_dbg_cmd_done, output io_dec_dbg_cmd_fail, @@ -12873,46 +12774,7 @@ module el2_dec( output io_trigger_pkt_any_3_execute, output io_trigger_pkt_any_3_m, output [31:0] io_trigger_pkt_any_3_tdata2, - output io_dec_tlu_force_halt, - input [1:0] io_exu_i0_br_hist_r, - input io_exu_i0_br_error_r, - input io_exu_i0_br_start_error_r, - input io_exu_i0_br_valid_r, - input io_exu_i0_br_mp_r, - input io_exu_i0_br_middle_r, input io_exu_i0_br_way_r, - output io_dec_i0_rs1_en_d, - output io_dec_i0_rs2_en_d, - output [31:0] io_gpr_i0_rs1_d, - output [31:0] io_gpr_i0_rs2_d, - output [31:0] io_dec_i0_immed_d, - output [11:0] io_dec_i0_br_immed_d, - output io_i0_ap_land, - output io_i0_ap_lor, - output io_i0_ap_lxor, - output io_i0_ap_sll, - output io_i0_ap_srl, - output io_i0_ap_sra, - output io_i0_ap_beq, - output io_i0_ap_bne, - output io_i0_ap_blt, - output io_i0_ap_bge, - output io_i0_ap_add, - output io_i0_ap_sub, - output io_i0_ap_slt, - output io_i0_ap_unsign, - output io_i0_ap_jal, - output io_i0_ap_predict_t, - output io_i0_ap_predict_nt, - output io_i0_ap_csr_write, - output io_i0_ap_csr_imm, - output io_dec_i0_alu_decode_d, - output io_dec_i0_select_pc_d, - output [30:0] io_dec_i0_pc_d, - output [1:0] io_dec_i0_rs1_bypass_en_d, - output [1:0] io_dec_i0_rs2_bypass_en_d, - output [31:0] io_dec_i0_rs1_bypass_data_d, - output [31:0] io_dec_i0_rs2_bypass_data_d, output io_lsu_p_valid, output io_lsu_p_bits_fast_int, output io_lsu_p_bits_by, @@ -12926,68 +12788,13 @@ module el2_dec( output io_lsu_p_bits_store_data_bypass_d, output io_lsu_p_bits_load_ldst_bypass_d, output io_lsu_p_bits_store_data_bypass_m, - output io_mul_p_valid, - output io_mul_p_bits_rs1_sign, - output io_mul_p_bits_rs2_sign, - output io_mul_p_bits_low, - output io_mul_p_bits_bext, - output io_mul_p_bits_bdep, - output io_mul_p_bits_clmul, - output io_mul_p_bits_clmulh, - output io_mul_p_bits_clmulr, - output io_mul_p_bits_grev, - output io_mul_p_bits_shfl, - output io_mul_p_bits_unshfl, - output io_mul_p_bits_crc32_b, - output io_mul_p_bits_crc32_h, - output io_mul_p_bits_crc32_w, - output io_mul_p_bits_crc32c_b, - output io_mul_p_bits_crc32c_h, - output io_mul_p_bits_crc32c_w, - output io_mul_p_bits_bfp, - output io_div_p_valid, - output io_div_p_bits_unsign, - output io_div_p_bits_rem, - output io_dec_div_cancel, output [11:0] io_dec_lsu_offset_d, - output io_dec_csr_ren_d, - output io_dec_tlu_flush_lower_r, - output [30:0] io_dec_tlu_flush_path_r, output io_dec_tlu_i0_kill_writeb_r, - output io_dec_tlu_fence_i_r, - output [30:0] io_pred_correct_npc_x, - output io_dec_tlu_br0_r_pkt_valid, - output [1:0] io_dec_tlu_br0_r_pkt_bits_hist, - output io_dec_tlu_br0_r_pkt_bits_br_error, - output io_dec_tlu_br0_r_pkt_bits_br_start_error, - output io_dec_tlu_br0_r_pkt_bits_way, - output io_dec_tlu_br0_r_pkt_bits_middle, output io_dec_tlu_perfcnt0, output io_dec_tlu_perfcnt1, output io_dec_tlu_perfcnt2, output io_dec_tlu_perfcnt3, - output io_dec_i0_predict_p_d_valid, - output io_dec_i0_predict_p_d_bits_misp, - output io_dec_i0_predict_p_d_bits_ataken, - output io_dec_i0_predict_p_d_bits_boffset, - output io_dec_i0_predict_p_d_bits_pc4, - output [1:0] io_dec_i0_predict_p_d_bits_hist, - output [11:0] io_dec_i0_predict_p_d_bits_toffset, - output io_dec_i0_predict_p_d_bits_br_error, - output io_dec_i0_predict_p_d_bits_br_start_error, - output [30:0] io_dec_i0_predict_p_d_bits_prett, - output io_dec_i0_predict_p_d_bits_pcall, - output io_dec_i0_predict_p_d_bits_pret, - output io_dec_i0_predict_p_d_bits_pja, - output io_dec_i0_predict_p_d_bits_way, - output [7:0] io_i0_predict_fghr_d, - output [7:0] io_i0_predict_index_d, - output [4:0] io_i0_predict_btag_d, output io_dec_lsu_valid_raw_d, - output [31:0] io_dec_tlu_mrac_ff, - output [1:0] io_dec_data_en, - output [1:0] io_dec_ctl_en, - input [15:0] io_ifu_i0_cinst, output [1:0] io_rv_trace_pkt_rv_i_valid_ip, output [31:0] io_rv_trace_pkt_rv_i_insn_ip, output [31:0] io_rv_trace_pkt_rv_i_address_ip, @@ -12995,11 +12802,6 @@ module el2_dec( output [4:0] io_rv_trace_pkt_rv_i_ecause_ip, output [1:0] io_rv_trace_pkt_rv_i_interrupt_ip, output [31:0] io_rv_trace_pkt_rv_i_tval_ip, - output io_dec_tlu_external_ldfwd_disable, - output io_dec_tlu_sideeffect_posted_disable, - output io_dec_tlu_core_ecc_disable, - output io_dec_tlu_bpred_disable, - output io_dec_tlu_wb_coalescing_disable, output [2:0] io_dec_tlu_dma_qos_prty, output io_dec_tlu_misc_clk_override, output io_dec_tlu_ifu_clk_override, @@ -13008,488 +12810,640 @@ module el2_dec( output io_dec_tlu_pic_clk_override, output io_dec_tlu_dccm_clk_override, output io_dec_tlu_icm_clk_override, - output io_dec_tlu_i0_commit_cmt, - input io_scan_mode + input io_scan_mode, + output io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d, + input [15:0] io_ifu_dec_dec_aln_aln_dec_ifu_i0_cinst, + input io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf, + input [1:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_type, + input io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_f1, + input io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc, + input [7:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_index, + input [7:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_fghr, + input [4:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_btag, + input io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid, + input [31:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr, + input [30:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc, + input io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_valid, + input [11:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset, + input [1:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_bank, + input [30:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_prett, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_way, + input io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret, + input io_ifu_dec_dec_aln_ifu_pmu_instr_aligned, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_lower_wb, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_force_halt, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_fence_i_wb, + output [70:0] io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata, + output [16:0] io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid, + output io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable, + input io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_miss, + input io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_hit, + input io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_error, + input io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_busy, + input io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_trxn, + input io_ifu_dec_dec_mem_ctrl_ifu_ic_error_start, + input io_ifu_dec_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err, + input [70:0] io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data, + input io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data_valid, + input io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle, + output io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb, + output [31:0] io_ifu_dec_dec_ifc_dec_tlu_mrac_ff, + input io_ifu_dec_dec_ifc_ifu_pmu_fetch_stall, + output io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_valid, + output [1:0] io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_hist, + output io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error, + output io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error, + output io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_way, + output io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_middle, + output io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb, + output io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb, + output io_ifu_dec_dec_bp_dec_tlu_bpred_disable, + output io_dec_exu_dec_alu_dec_i0_alu_decode_d, + output io_dec_exu_dec_alu_dec_csr_ren_d, + output [11:0] io_dec_exu_dec_alu_dec_i0_br_immed_d, + input io_dec_exu_dec_alu_exu_flush_final, + input [30:0] io_dec_exu_dec_alu_exu_i0_pc_x, + output io_dec_exu_dec_div_div_p_valid, + output io_dec_exu_dec_div_div_p_bits_unsign, + output io_dec_exu_dec_div_div_p_bits_rem, + output io_dec_exu_dec_div_dec_div_cancel, + output [1:0] io_dec_exu_decode_exu_dec_data_en, + output [1:0] io_dec_exu_decode_exu_dec_ctl_en, + output io_dec_exu_decode_exu_i0_ap_land, + output io_dec_exu_decode_exu_i0_ap_lor, + output io_dec_exu_decode_exu_i0_ap_lxor, + output io_dec_exu_decode_exu_i0_ap_sll, + output io_dec_exu_decode_exu_i0_ap_srl, + output io_dec_exu_decode_exu_i0_ap_sra, + output io_dec_exu_decode_exu_i0_ap_beq, + output io_dec_exu_decode_exu_i0_ap_bne, + output io_dec_exu_decode_exu_i0_ap_blt, + output io_dec_exu_decode_exu_i0_ap_bge, + output io_dec_exu_decode_exu_i0_ap_add, + output io_dec_exu_decode_exu_i0_ap_sub, + output io_dec_exu_decode_exu_i0_ap_slt, + output io_dec_exu_decode_exu_i0_ap_unsign, + output io_dec_exu_decode_exu_i0_ap_jal, + output io_dec_exu_decode_exu_i0_ap_predict_t, + output io_dec_exu_decode_exu_i0_ap_predict_nt, + output io_dec_exu_decode_exu_i0_ap_csr_write, + output io_dec_exu_decode_exu_i0_ap_csr_imm, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_valid, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_misp, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_ataken, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_boffset, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pc4, + output [1:0] io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_hist, + output [11:0] io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_toffset, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_error, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_start_error, + output [30:0] io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_prett, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pcall, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pret, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pja, + output io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_way, + output [7:0] io_dec_exu_decode_exu_i0_predict_fghr_d, + output [7:0] io_dec_exu_decode_exu_i0_predict_index_d, + output [4:0] io_dec_exu_decode_exu_i0_predict_btag_d, + output io_dec_exu_decode_exu_dec_i0_rs1_en_d, + output io_dec_exu_decode_exu_dec_i0_rs2_en_d, + output [31:0] io_dec_exu_decode_exu_dec_i0_immed_d, + output [31:0] io_dec_exu_decode_exu_dec_i0_rs1_bypass_data_d, + output [31:0] io_dec_exu_decode_exu_dec_i0_rs2_bypass_data_d, + output io_dec_exu_decode_exu_dec_i0_select_pc_d, + output [1:0] io_dec_exu_decode_exu_dec_i0_rs1_bypass_en_d, + output [1:0] io_dec_exu_decode_exu_dec_i0_rs2_bypass_en_d, + output io_dec_exu_decode_exu_mul_p_valid, + output io_dec_exu_decode_exu_mul_p_bits_rs1_sign, + output io_dec_exu_decode_exu_mul_p_bits_rs2_sign, + output io_dec_exu_decode_exu_mul_p_bits_low, + output io_dec_exu_decode_exu_mul_p_bits_bext, + output io_dec_exu_decode_exu_mul_p_bits_bdep, + output io_dec_exu_decode_exu_mul_p_bits_clmul, + output io_dec_exu_decode_exu_mul_p_bits_clmulh, + output io_dec_exu_decode_exu_mul_p_bits_clmulr, + output io_dec_exu_decode_exu_mul_p_bits_grev, + output io_dec_exu_decode_exu_mul_p_bits_shfl, + output io_dec_exu_decode_exu_mul_p_bits_unshfl, + output io_dec_exu_decode_exu_mul_p_bits_crc32_b, + output io_dec_exu_decode_exu_mul_p_bits_crc32_h, + output io_dec_exu_decode_exu_mul_p_bits_crc32_w, + output io_dec_exu_decode_exu_mul_p_bits_crc32c_b, + output io_dec_exu_decode_exu_mul_p_bits_crc32c_h, + output io_dec_exu_decode_exu_mul_p_bits_crc32c_w, + output io_dec_exu_decode_exu_mul_p_bits_bfp, + output [30:0] io_dec_exu_decode_exu_pred_correct_npc_x, + output io_dec_exu_decode_exu_dec_extint_stall, + input [31:0] io_dec_exu_decode_exu_exu_i0_result_x, + input [31:0] io_dec_exu_decode_exu_exu_csr_rs1_x, + output [29:0] io_dec_exu_tlu_exu_dec_tlu_meihap, + output io_dec_exu_tlu_exu_dec_tlu_flush_lower_r, + output [30:0] io_dec_exu_tlu_exu_dec_tlu_flush_path_r, + input [1:0] io_dec_exu_tlu_exu_exu_i0_br_hist_r, + input io_dec_exu_tlu_exu_exu_i0_br_error_r, + input io_dec_exu_tlu_exu_exu_i0_br_start_error_r, + input [7:0] io_dec_exu_tlu_exu_exu_i0_br_index_r, + input io_dec_exu_tlu_exu_exu_i0_br_valid_r, + input io_dec_exu_tlu_exu_exu_i0_br_mp_r, + input io_dec_exu_tlu_exu_exu_i0_br_middle_r, + input io_dec_exu_tlu_exu_exu_pmu_i0_br_misp, + input io_dec_exu_tlu_exu_exu_pmu_i0_br_ataken, + input io_dec_exu_tlu_exu_exu_pmu_i0_pc4, + input [30:0] io_dec_exu_tlu_exu_exu_npc_r, + output [30:0] io_dec_exu_ib_exu_dec_i0_pc_d, + output io_dec_exu_ib_exu_dec_debug_wdata_rs1_d, + output [31:0] io_dec_exu_gpr_exu_gpr_i0_rs1_d, + output [31:0] io_dec_exu_gpr_exu_gpr_i0_rs2_d ); - wire instbuff_io_dbg_cmd_valid; // @[el2_dec.scala 285:24] - wire instbuff_io_dbg_cmd_write; // @[el2_dec.scala 285:24] - wire [1:0] instbuff_io_dbg_cmd_type; // @[el2_dec.scala 285:24] - wire [31:0] instbuff_io_dbg_cmd_addr; // @[el2_dec.scala 285:24] - wire instbuff_io_i0_brp_valid; // @[el2_dec.scala 285:24] - wire [11:0] instbuff_io_i0_brp_bits_toffset; // @[el2_dec.scala 285:24] - wire [1:0] instbuff_io_i0_brp_bits_hist; // @[el2_dec.scala 285:24] - wire instbuff_io_i0_brp_bits_br_error; // @[el2_dec.scala 285:24] - wire instbuff_io_i0_brp_bits_br_start_error; // @[el2_dec.scala 285:24] - wire [30:0] instbuff_io_i0_brp_bits_prett; // @[el2_dec.scala 285:24] - wire instbuff_io_i0_brp_bits_way; // @[el2_dec.scala 285:24] - wire instbuff_io_i0_brp_bits_ret; // @[el2_dec.scala 285:24] - wire [7:0] instbuff_io_ifu_i0_bp_index; // @[el2_dec.scala 285:24] - wire [7:0] instbuff_io_ifu_i0_bp_fghr; // @[el2_dec.scala 285:24] - wire [4:0] instbuff_io_ifu_i0_bp_btag; // @[el2_dec.scala 285:24] - wire instbuff_io_ifu_i0_pc4; // @[el2_dec.scala 285:24] - wire instbuff_io_ifu_i0_valid; // @[el2_dec.scala 285:24] - wire instbuff_io_ifu_i0_icaf; // @[el2_dec.scala 285:24] - wire [1:0] instbuff_io_ifu_i0_icaf_type; // @[el2_dec.scala 285:24] - wire instbuff_io_ifu_i0_icaf_f1; // @[el2_dec.scala 285:24] - wire instbuff_io_ifu_i0_dbecc; // @[el2_dec.scala 285:24] - wire [31:0] instbuff_io_ifu_i0_instr; // @[el2_dec.scala 285:24] - wire [30:0] instbuff_io_ifu_i0_pc; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_ib0_valid_d; // @[el2_dec.scala 285:24] - wire [1:0] instbuff_io_dec_i0_icaf_type_d; // @[el2_dec.scala 285:24] - wire [31:0] instbuff_io_dec_i0_instr_d; // @[el2_dec.scala 285:24] - wire [30:0] instbuff_io_dec_i0_pc_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_pc4_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_brp_valid; // @[el2_dec.scala 285:24] - wire [11:0] instbuff_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 285:24] - wire [1:0] instbuff_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 285:24] - wire [30:0] instbuff_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_brp_bits_way; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 285:24] - wire [7:0] instbuff_io_dec_i0_bp_index; // @[el2_dec.scala 285:24] - wire [7:0] instbuff_io_dec_i0_bp_fghr; // @[el2_dec.scala 285:24] - wire [4:0] instbuff_io_dec_i0_bp_btag; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_icaf_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_i0_dbecc_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_debug_wdata_rs1_d; // @[el2_dec.scala 285:24] - wire instbuff_io_dec_debug_fence_d; // @[el2_dec.scala 285:24] - wire decode_clock; // @[el2_dec.scala 286:22] - wire decode_reset; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_flush_extint; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_force_halt; // @[el2_dec.scala 286:22] - wire decode_io_dec_extint_stall; // @[el2_dec.scala 286:22] - wire [15:0] decode_io_ifu_i0_cinst; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_inst_wb1; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_dec_i0_pc_wb1; // @[el2_dec.scala 286:22] - wire decode_io_lsu_nonblock_load_valid_m; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_lsu_nonblock_load_tag_m; // @[el2_dec.scala 286:22] - wire decode_io_lsu_nonblock_load_inv_r; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_lsu_nonblock_load_inv_tag_r; // @[el2_dec.scala 286:22] - wire decode_io_lsu_nonblock_load_data_valid; // @[el2_dec.scala 286:22] - wire decode_io_lsu_nonblock_load_data_error; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_lsu_nonblock_load_data_tag; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_lsu_nonblock_load_data; // @[el2_dec.scala 286:22] - wire [3:0] decode_io_dec_i0_trigger_match_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 286:22] - wire [3:0] decode_io_lsu_trigger_match_m; // @[el2_dec.scala 286:22] - wire decode_io_lsu_pmu_misaligned_m; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_debug_stall; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_flush_leak_one_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_debug_fence_d; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dbg_cmd_wrdata; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_icaf_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_i0_icaf_type_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_dbecc_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_brp_valid; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_brp_bits_way; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 286:22] - wire [7:0] decode_io_dec_i0_bp_index; // @[el2_dec.scala 286:22] - wire [7:0] decode_io_dec_i0_bp_fghr; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_dec_i0_bp_btag; // @[el2_dec.scala 286:22] - wire decode_io_lsu_idle_any; // @[el2_dec.scala 286:22] - wire decode_io_lsu_load_stall_any; // @[el2_dec.scala 286:22] - wire decode_io_lsu_store_stall_any; // @[el2_dec.scala 286:22] - wire decode_io_dma_dccm_stall_any; // @[el2_dec.scala 286:22] - wire decode_io_exu_div_wren; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_flush_lower_wb; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_flush_lower_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_presync_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_postsync_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_pc4_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_csr_rddata_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_legal_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_exu_csr_rs1_x; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_lsu_result_m; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_lsu_result_corr_r; // @[el2_dec.scala 286:22] - wire decode_io_exu_flush_final; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_exu_i0_pc_x; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_instr_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_ib0_valid_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_exu_i0_result_x; // @[el2_dec.scala 286:22] - wire decode_io_free_clk; // @[el2_dec.scala 286:22] - wire decode_io_active_clk; // @[el2_dec.scala 286:22] - wire decode_io_clk_override; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_rs1_en_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_rs2_en_d; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_dec_i0_rs1_d; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_dec_i0_rs2_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_immed_d; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_i0_br_immed_d; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_land; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_lor; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_lxor; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_sll; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_srl; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_sra; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_beq; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_bne; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_blt; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_bge; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_add; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_sub; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_slt; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_unsign; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_jal; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_predict_t; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_predict_nt; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_csr_write; // @[el2_dec.scala 286:22] - wire decode_io_i0_ap_csr_imm; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_decode_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_alu_decode_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_rs1_bypass_data_d; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_rs2_bypass_data_d; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_dec_i0_waddr_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_wen_r; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_i0_wdata_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_select_pc_d; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_i0_rs1_bypass_en_d; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_i0_rs2_bypass_en_d; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_valid; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_fast_int; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_by; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_half; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_word; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_load; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_store; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_unsign; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_store_data_bypass_d; // @[el2_dec.scala 286:22] - wire decode_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_dec.scala 286:22] - wire decode_io_mul_p_valid; // @[el2_dec.scala 286:22] - wire decode_io_mul_p_bits_rs1_sign; // @[el2_dec.scala 286:22] - wire decode_io_mul_p_bits_rs2_sign; // @[el2_dec.scala 286:22] - wire decode_io_mul_p_bits_low; // @[el2_dec.scala 286:22] - wire decode_io_div_p_valid; // @[el2_dec.scala 286:22] - wire decode_io_div_p_bits_unsign; // @[el2_dec.scala 286:22] - wire decode_io_div_p_bits_rem; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_div_waddr_wb; // @[el2_dec.scala 286:22] - wire decode_io_dec_div_cancel; // @[el2_dec.scala 286:22] - wire decode_io_dec_lsu_valid_raw_d; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_lsu_offset_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_ren_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_wen_unq_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_any_unq_d; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_csr_rdaddr_d; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_wen_r; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_csr_wraddr_r; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_csr_wrdata_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_csr_stall_int_ff; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 286:22] - wire [3:0] decode_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 286:22] - wire [3:0] decode_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 286:22] - wire decode_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 286:22] - wire [31:0] decode_io_dec_illegal_inst; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_pred_correct_npc_x; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_valid; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_pc4; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_i0_predict_p_d_bits_hist; // @[el2_dec.scala 286:22] - wire [11:0] decode_io_dec_i0_predict_p_d_bits_toffset; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_br_error; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_br_start_error; // @[el2_dec.scala 286:22] - wire [30:0] decode_io_dec_i0_predict_p_d_bits_prett; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_pcall; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_pret; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_pja; // @[el2_dec.scala 286:22] - wire decode_io_dec_i0_predict_p_d_bits_way; // @[el2_dec.scala 286:22] - wire [7:0] decode_io_i0_predict_fghr_d; // @[el2_dec.scala 286:22] - wire [7:0] decode_io_i0_predict_index_d; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_i0_predict_btag_d; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_data_en; // @[el2_dec.scala 286:22] - wire [1:0] decode_io_dec_ctl_en; // @[el2_dec.scala 286:22] - wire decode_io_dec_pmu_instr_decoded; // @[el2_dec.scala 286:22] - wire decode_io_dec_pmu_decode_stall; // @[el2_dec.scala 286:22] - wire decode_io_dec_pmu_presync_stall; // @[el2_dec.scala 286:22] - wire decode_io_dec_pmu_postsync_stall; // @[el2_dec.scala 286:22] - wire decode_io_dec_nonblock_load_wen; // @[el2_dec.scala 286:22] - wire [4:0] decode_io_dec_nonblock_load_waddr; // @[el2_dec.scala 286:22] - wire decode_io_dec_pause_state; // @[el2_dec.scala 286:22] - wire decode_io_dec_pause_state_cg; // @[el2_dec.scala 286:22] - wire decode_io_dec_div_active; // @[el2_dec.scala 286:22] - wire decode_io_scan_mode; // @[el2_dec.scala 286:22] - wire gpr_clock; // @[el2_dec.scala 287:19] - wire gpr_reset; // @[el2_dec.scala 287:19] - wire [4:0] gpr_io_raddr0; // @[el2_dec.scala 287:19] - wire [4:0] gpr_io_raddr1; // @[el2_dec.scala 287:19] - wire gpr_io_wen0; // @[el2_dec.scala 287:19] - wire [4:0] gpr_io_waddr0; // @[el2_dec.scala 287:19] - wire [31:0] gpr_io_wd0; // @[el2_dec.scala 287:19] - wire gpr_io_wen1; // @[el2_dec.scala 287:19] - wire [4:0] gpr_io_waddr1; // @[el2_dec.scala 287:19] - wire [31:0] gpr_io_wd1; // @[el2_dec.scala 287:19] - wire gpr_io_wen2; // @[el2_dec.scala 287:19] - wire [4:0] gpr_io_waddr2; // @[el2_dec.scala 287:19] - wire [31:0] gpr_io_wd2; // @[el2_dec.scala 287:19] - wire [31:0] gpr_io_rd0; // @[el2_dec.scala 287:19] - wire [31:0] gpr_io_rd1; // @[el2_dec.scala 287:19] - wire gpr_io_scan_mode; // @[el2_dec.scala 287:19] - wire tlu_clock; // @[el2_dec.scala 288:19] - wire tlu_reset; // @[el2_dec.scala 288:19] - wire tlu_io_active_clk; // @[el2_dec.scala 288:19] - wire tlu_io_free_clk; // @[el2_dec.scala 288:19] - wire tlu_io_scan_mode; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_rst_vec; // @[el2_dec.scala 288:19] - wire tlu_io_nmi_int; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_nmi_vec; // @[el2_dec.scala 288:19] - wire tlu_io_i_cpu_halt_req; // @[el2_dec.scala 288:19] - wire tlu_io_i_cpu_run_req; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_fastint_stall_any; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_instr_aligned; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_fetch_stall; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_ic_miss; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_ic_hit; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_bus_error; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_bus_busy; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_pmu_bus_trxn; // @[el2_dec.scala 288:19] - wire tlu_io_dec_pmu_instr_decoded; // @[el2_dec.scala 288:19] - wire tlu_io_dec_pmu_decode_stall; // @[el2_dec.scala 288:19] - wire tlu_io_dec_pmu_presync_stall; // @[el2_dec.scala 288:19] - wire tlu_io_dec_pmu_postsync_stall; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_store_stall_any; // @[el2_dec.scala 288:19] - wire tlu_io_dma_dccm_stall_any; // @[el2_dec.scala 288:19] - wire tlu_io_dma_iccm_stall_any; // @[el2_dec.scala 288:19] - wire tlu_io_exu_pmu_i0_br_misp; // @[el2_dec.scala 288:19] - wire tlu_io_exu_pmu_i0_br_ataken; // @[el2_dec.scala 288:19] - wire tlu_io_exu_pmu_i0_pc4; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_bus_trxn; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_bus_misaligned; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_bus_error; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_bus_busy; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_load_external_m; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_pmu_store_external_m; // @[el2_dec.scala 288:19] - wire tlu_io_dma_pmu_dccm_read; // @[el2_dec.scala 288:19] - wire tlu_io_dma_pmu_dccm_write; // @[el2_dec.scala 288:19] - wire tlu_io_dma_pmu_any_read; // @[el2_dec.scala 288:19] - wire tlu_io_dma_pmu_any_write; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_lsu_fir_addr; // @[el2_dec.scala 288:19] - wire [1:0] tlu_io_lsu_fir_error; // @[el2_dec.scala 288:19] - wire tlu_io_iccm_dma_sb_error; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_error_pkt_r_valid; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_lsu_error_pkt_r_bits_addr; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_single_ecc_error_incr; // @[el2_dec.scala 288:19] - wire tlu_io_dec_pause_state; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_imprecise_error_store_any; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_imprecise_error_load_any; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_lsu_imprecise_error_addr_any; // @[el2_dec.scala 288:19] - wire tlu_io_dec_csr_wen_unq_d; // @[el2_dec.scala 288:19] - wire tlu_io_dec_csr_any_unq_d; // @[el2_dec.scala 288:19] - wire [11:0] tlu_io_dec_csr_rdaddr_d; // @[el2_dec.scala 288:19] - wire tlu_io_dec_csr_wen_r; // @[el2_dec.scala 288:19] - wire [11:0] tlu_io_dec_csr_wraddr_r; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_dec_csr_wrdata_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_csr_stall_int_ff; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_exu_npc_r; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 288:19] - wire [1:0] tlu_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_dec_illegal_inst; // @[el2_dec.scala 288:19] - wire tlu_io_dec_i0_decode_d; // @[el2_dec.scala 288:19] - wire [1:0] tlu_io_exu_i0_br_hist_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_error_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_start_error_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_valid_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_mp_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_middle_r; // @[el2_dec.scala 288:19] - wire tlu_io_exu_i0_br_way_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_dbg_cmd_done; // @[el2_dec.scala 288:19] - wire tlu_io_dec_dbg_cmd_fail; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_dbg_halted; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_debug_mode; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_resume_ack; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_debug_stall; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_noredir_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_mpc_halted_only; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_leak_one_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_err_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_extint; // @[el2_dec.scala 288:19] - wire [29:0] tlu_io_dec_tlu_meihap; // @[el2_dec.scala 288:19] - wire tlu_io_dbg_halt_req; // @[el2_dec.scala 288:19] - wire tlu_io_dbg_resume_req; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_miss_state_idle; // @[el2_dec.scala 288:19] - wire tlu_io_lsu_idle_any; // @[el2_dec.scala 288:19] - wire tlu_io_dec_div_active; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_store; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_load; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_store; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_load; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_store; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_load; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_store; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_load; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 288:19] - wire tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_ic_error_start; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_iccm_rd_ecc_single_err; // @[el2_dec.scala 288:19] - wire [70:0] tlu_io_ifu_ic_debug_rd_data; // @[el2_dec.scala 288:19] - wire tlu_io_ifu_ic_debug_rd_data_valid; // @[el2_dec.scala 288:19] - wire [70:0] tlu_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec.scala 288:19] - wire [16:0] tlu_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec.scala 288:19] - wire [7:0] tlu_io_pic_claimid; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_pic_pl; // @[el2_dec.scala 288:19] - wire tlu_io_mhwakeup; // @[el2_dec.scala 288:19] - wire tlu_io_mexintpend; // @[el2_dec.scala 288:19] - wire tlu_io_timer_int; // @[el2_dec.scala 288:19] - wire tlu_io_soft_int; // @[el2_dec.scala 288:19] - wire tlu_io_o_cpu_halt_status; // @[el2_dec.scala 288:19] - wire tlu_io_o_cpu_halt_ack; // @[el2_dec.scala 288:19] - wire tlu_io_o_cpu_run_ack; // @[el2_dec.scala 288:19] - wire tlu_io_o_debug_mode_status; // @[el2_dec.scala 288:19] - wire [27:0] tlu_io_core_id; // @[el2_dec.scala 288:19] - wire tlu_io_mpc_debug_halt_req; // @[el2_dec.scala 288:19] - wire tlu_io_mpc_debug_run_req; // @[el2_dec.scala 288:19] - wire tlu_io_mpc_reset_run_req; // @[el2_dec.scala 288:19] - wire tlu_io_mpc_debug_halt_ack; // @[el2_dec.scala 288:19] - wire tlu_io_mpc_debug_run_ack; // @[el2_dec.scala 288:19] - wire tlu_io_debug_brkpt_status; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_dec_tlu_meicurpl; // @[el2_dec.scala 288:19] - wire [3:0] tlu_io_dec_tlu_meipt; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_dec_csr_rddata_d; // @[el2_dec.scala 288:19] - wire tlu_io_dec_csr_legal_d; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_br0_r_pkt_valid; // @[el2_dec.scala 288:19] - wire [1:0] tlu_io_dec_tlu_br0_r_pkt_bits_hist; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_br0_r_pkt_bits_way; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_br0_r_pkt_bits_middle; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_lower_wb; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_commit_cmt; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_lower_r; // @[el2_dec.scala 288:19] - wire [30:0] tlu_io_dec_tlu_flush_path_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_fence_i_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_presync_d; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_postsync_d; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_dec_tlu_mrac_ff; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_force_halt; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_perfcnt0; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_perfcnt1; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_perfcnt2; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_perfcnt3; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_i0_valid_wb1; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_int_valid_wb1; // @[el2_dec.scala 288:19] - wire [4:0] tlu_io_dec_tlu_exc_cause_wb1; // @[el2_dec.scala 288:19] - wire [31:0] tlu_io_dec_tlu_mtval_wb1; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_external_ldfwd_disable; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_core_ecc_disable; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_bpred_disable; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_wb_coalescing_disable; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 288:19] - wire [2:0] tlu_io_dec_tlu_dma_qos_prty; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_misc_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_dec_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_ifu_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_lsu_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_bus_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_pic_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_dccm_clk_override; // @[el2_dec.scala 288:19] - wire tlu_io_dec_tlu_icm_clk_override; // @[el2_dec.scala 288:19] - wire dec_trigger_io_trigger_pkt_any_0_select; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_0_m; // @[el2_dec.scala 289:27] - wire [31:0] dec_trigger_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_1_select; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_1_m; // @[el2_dec.scala 289:27] - wire [31:0] dec_trigger_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_2_select; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_2_m; // @[el2_dec.scala 289:27] - wire [31:0] dec_trigger_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_3_select; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 289:27] - wire dec_trigger_io_trigger_pkt_any_3_m; // @[el2_dec.scala 289:27] - wire [31:0] dec_trigger_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 289:27] - wire [30:0] dec_trigger_io_dec_i0_pc_d; // @[el2_dec.scala 289:27] - wire [3:0] dec_trigger_io_dec_i0_trigger_match_d; // @[el2_dec.scala 289:27] - wire _T_1 = tlu_io_dec_tlu_i0_valid_wb1 | tlu_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec.scala 592:98] - el2_dec_ib_ctl instbuff ( // @[el2_dec.scala 285:24] + wire instbuff_io_dbg_cmd_valid; // @[el2_dec.scala 352:24] + wire instbuff_io_dbg_cmd_write; // @[el2_dec.scala 352:24] + wire [1:0] instbuff_io_dbg_cmd_type; // @[el2_dec.scala 352:24] + wire [31:0] instbuff_io_dbg_cmd_addr; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_ifu_i0_icaf; // @[el2_dec.scala 352:24] + wire [1:0] instbuff_io_ifu_ib_ifu_i0_icaf_type; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_ifu_i0_icaf_f1; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_ifu_i0_dbecc; // @[el2_dec.scala 352:24] + wire [7:0] instbuff_io_ifu_ib_ifu_i0_bp_index; // @[el2_dec.scala 352:24] + wire [7:0] instbuff_io_ifu_ib_ifu_i0_bp_fghr; // @[el2_dec.scala 352:24] + wire [4:0] instbuff_io_ifu_ib_ifu_i0_bp_btag; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_ifu_i0_valid; // @[el2_dec.scala 352:24] + wire [31:0] instbuff_io_ifu_ib_ifu_i0_instr; // @[el2_dec.scala 352:24] + wire [30:0] instbuff_io_ifu_ib_ifu_i0_pc; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_ifu_i0_pc4; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_i0_brp_valid; // @[el2_dec.scala 352:24] + wire [11:0] instbuff_io_ifu_ib_i0_brp_bits_toffset; // @[el2_dec.scala 352:24] + wire [1:0] instbuff_io_ifu_ib_i0_brp_bits_hist; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_i0_brp_bits_br_error; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_i0_brp_bits_br_start_error; // @[el2_dec.scala 352:24] + wire [30:0] instbuff_io_ifu_ib_i0_brp_bits_prett; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_i0_brp_bits_way; // @[el2_dec.scala 352:24] + wire instbuff_io_ifu_ib_i0_brp_bits_ret; // @[el2_dec.scala 352:24] + wire [30:0] instbuff_io_ib_exu_dec_i0_pc_d; // @[el2_dec.scala 352:24] + wire instbuff_io_ib_exu_dec_debug_wdata_rs1_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_ib0_valid_d; // @[el2_dec.scala 352:24] + wire [1:0] instbuff_io_dec_i0_icaf_type_d; // @[el2_dec.scala 352:24] + wire [31:0] instbuff_io_dec_i0_instr_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_pc4_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_brp_valid; // @[el2_dec.scala 352:24] + wire [11:0] instbuff_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 352:24] + wire [1:0] instbuff_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 352:24] + wire [30:0] instbuff_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_brp_bits_way; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 352:24] + wire [7:0] instbuff_io_dec_i0_bp_index; // @[el2_dec.scala 352:24] + wire [7:0] instbuff_io_dec_i0_bp_fghr; // @[el2_dec.scala 352:24] + wire [4:0] instbuff_io_dec_i0_bp_btag; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_icaf_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_i0_dbecc_d; // @[el2_dec.scala 352:24] + wire instbuff_io_dec_debug_fence_d; // @[el2_dec.scala 352:24] + wire decode_clock; // @[el2_dec.scala 353:22] + wire decode_reset; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_decode_exu_dec_data_en; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_decode_exu_dec_ctl_en; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_land; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_lor; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_lxor; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_sll; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_srl; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_sra; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_beq; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_bne; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_blt; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_bge; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_add; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_sub; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_slt; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_unsign; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_jal; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_predict_t; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_predict_nt; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_csr_write; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_i0_ap_csr_imm; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_valid; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_pc4; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_decode_exu_dec_i0_predict_p_d_bits_hist; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_decode_exu_dec_i0_predict_p_d_bits_toffset; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_br_error; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_br_start_error; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_decode_exu_dec_i0_predict_p_d_bits_prett; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_pcall; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_pret; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_pja; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_predict_p_d_bits_way; // @[el2_dec.scala 353:22] + wire [7:0] decode_io_decode_exu_i0_predict_fghr_d; // @[el2_dec.scala 353:22] + wire [7:0] decode_io_decode_exu_i0_predict_index_d; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_decode_exu_i0_predict_btag_d; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_rs1_en_d; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_rs2_en_d; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_decode_exu_dec_i0_immed_d; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_decode_exu_dec_i0_rs1_bypass_data_d; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_decode_exu_dec_i0_rs2_bypass_data_d; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_i0_select_pc_d; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_decode_exu_dec_i0_rs1_bypass_en_d; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_decode_exu_dec_i0_rs2_bypass_en_d; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_mul_p_valid; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_mul_p_bits_rs1_sign; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_mul_p_bits_rs2_sign; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_mul_p_bits_low; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_decode_exu_pred_correct_npc_x; // @[el2_dec.scala 353:22] + wire decode_io_decode_exu_dec_extint_stall; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_decode_exu_exu_i0_result_x; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_decode_exu_exu_csr_rs1_x; // @[el2_dec.scala 353:22] + wire decode_io_dec_alu_dec_i0_alu_decode_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_alu_dec_csr_ren_d; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_dec_alu_dec_i0_br_immed_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_alu_exu_flush_final; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_dec_alu_exu_i0_pc_x; // @[el2_dec.scala 353:22] + wire decode_io_dec_div_div_p_valid; // @[el2_dec.scala 353:22] + wire decode_io_dec_div_div_p_bits_unsign; // @[el2_dec.scala 353:22] + wire decode_io_dec_div_div_p_bits_rem; // @[el2_dec.scala 353:22] + wire decode_io_dec_div_dec_div_cancel; // @[el2_dec.scala 353:22] + wire decode_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[el2_dec.scala 353:22] + wire decode_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[el2_dec.scala 353:22] + wire decode_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[el2_dec.scala 353:22] + wire decode_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dctl_busbuff_lsu_nonblock_load_data; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_flush_extint; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_force_halt; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_i0_inst_wb1; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_dec_i0_pc_wb1; // @[el2_dec.scala 353:22] + wire [3:0] decode_io_dec_i0_trigger_match_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 353:22] + wire [3:0] decode_io_lsu_trigger_match_m; // @[el2_dec.scala 353:22] + wire decode_io_lsu_pmu_misaligned_m; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_debug_stall; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_flush_leak_one_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_debug_fence_d; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dbg_cmd_wrdata; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_icaf_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dec_i0_icaf_type_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_dbecc_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_brp_valid; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_brp_bits_way; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 353:22] + wire [7:0] decode_io_dec_i0_bp_index; // @[el2_dec.scala 353:22] + wire [7:0] decode_io_dec_i0_bp_fghr; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_dec_i0_bp_btag; // @[el2_dec.scala 353:22] + wire decode_io_lsu_idle_any; // @[el2_dec.scala 353:22] + wire decode_io_lsu_load_stall_any; // @[el2_dec.scala 353:22] + wire decode_io_lsu_store_stall_any; // @[el2_dec.scala 353:22] + wire decode_io_dma_dccm_stall_any; // @[el2_dec.scala 353:22] + wire decode_io_exu_div_wren; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_flush_lower_wb; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_flush_lower_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_presync_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_postsync_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_pc4_d; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_csr_rddata_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_csr_legal_d; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_lsu_result_m; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_lsu_result_corr_r; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_i0_instr_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_ib0_valid_d; // @[el2_dec.scala 353:22] + wire decode_io_free_clk; // @[el2_dec.scala 353:22] + wire decode_io_active_clk; // @[el2_dec.scala 353:22] + wire decode_io_clk_override; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_dec_i0_rs1_d; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_dec_i0_rs2_d; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_dec_i0_waddr_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_i0_wen_r; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_i0_wdata_r; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_valid; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_fast_int; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_by; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_half; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_word; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_load; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_store; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_unsign; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_store_data_bypass_d; // @[el2_dec.scala 353:22] + wire decode_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_div_waddr_wb; // @[el2_dec.scala 353:22] + wire decode_io_dec_lsu_valid_raw_d; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_dec_lsu_offset_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_csr_wen_unq_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_csr_any_unq_d; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_dec_csr_rdaddr_d; // @[el2_dec.scala 353:22] + wire decode_io_dec_csr_wen_r; // @[el2_dec.scala 353:22] + wire [11:0] decode_io_dec_csr_wraddr_r; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_csr_wrdata_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_csr_stall_int_ff; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 353:22] + wire [1:0] decode_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 353:22] + wire [3:0] decode_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 353:22] + wire [3:0] decode_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 353:22] + wire decode_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 353:22] + wire [30:0] decode_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 353:22] + wire [31:0] decode_io_dec_illegal_inst; // @[el2_dec.scala 353:22] + wire decode_io_dec_pmu_instr_decoded; // @[el2_dec.scala 353:22] + wire decode_io_dec_pmu_decode_stall; // @[el2_dec.scala 353:22] + wire decode_io_dec_pmu_presync_stall; // @[el2_dec.scala 353:22] + wire decode_io_dec_pmu_postsync_stall; // @[el2_dec.scala 353:22] + wire decode_io_dec_nonblock_load_wen; // @[el2_dec.scala 353:22] + wire [4:0] decode_io_dec_nonblock_load_waddr; // @[el2_dec.scala 353:22] + wire decode_io_dec_pause_state; // @[el2_dec.scala 353:22] + wire decode_io_dec_pause_state_cg; // @[el2_dec.scala 353:22] + wire decode_io_dec_div_active; // @[el2_dec.scala 353:22] + wire decode_io_scan_mode; // @[el2_dec.scala 353:22] + wire decode_io_dec_aln_dec_i0_decode_d; // @[el2_dec.scala 353:22] + wire [15:0] decode_io_dec_aln_ifu_i0_cinst; // @[el2_dec.scala 353:22] + wire gpr_clock; // @[el2_dec.scala 354:19] + wire gpr_reset; // @[el2_dec.scala 354:19] + wire [4:0] gpr_io_raddr0; // @[el2_dec.scala 354:19] + wire [4:0] gpr_io_raddr1; // @[el2_dec.scala 354:19] + wire gpr_io_wen0; // @[el2_dec.scala 354:19] + wire [4:0] gpr_io_waddr0; // @[el2_dec.scala 354:19] + wire [31:0] gpr_io_wd0; // @[el2_dec.scala 354:19] + wire gpr_io_wen1; // @[el2_dec.scala 354:19] + wire [4:0] gpr_io_waddr1; // @[el2_dec.scala 354:19] + wire [31:0] gpr_io_wd1; // @[el2_dec.scala 354:19] + wire gpr_io_wen2; // @[el2_dec.scala 354:19] + wire [4:0] gpr_io_waddr2; // @[el2_dec.scala 354:19] + wire [31:0] gpr_io_wd2; // @[el2_dec.scala 354:19] + wire gpr_io_scan_mode; // @[el2_dec.scala 354:19] + wire [31:0] gpr_io_gpr_exu_gpr_i0_rs1_d; // @[el2_dec.scala 354:19] + wire [31:0] gpr_io_gpr_exu_gpr_i0_rs2_d; // @[el2_dec.scala 354:19] + wire tlu_clock; // @[el2_dec.scala 355:19] + wire tlu_reset; // @[el2_dec.scala 355:19] + wire [29:0] tlu_io_tlu_exu_dec_tlu_meihap; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_dec_tlu_flush_lower_r; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_tlu_exu_dec_tlu_flush_path_r; // @[el2_dec.scala 355:19] + wire [1:0] tlu_io_tlu_exu_exu_i0_br_hist_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_i0_br_error_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_i0_br_start_error_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_i0_br_valid_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_i0_br_mp_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_i0_br_middle_r; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_pmu_i0_br_misp; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_exu_exu_pmu_i0_pc4; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_tlu_exu_exu_npc_r; // @[el2_dec.scala 355:19] + wire tlu_io_active_clk; // @[el2_dec.scala 355:19] + wire tlu_io_free_clk; // @[el2_dec.scala 355:19] + wire tlu_io_scan_mode; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_load_external_m; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_busbuff_lsu_pmu_store_external_m; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_rst_vec; // @[el2_dec.scala 355:19] + wire tlu_io_nmi_int; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_nmi_vec; // @[el2_dec.scala 355:19] + wire tlu_io_i_cpu_halt_req; // @[el2_dec.scala 355:19] + wire tlu_io_i_cpu_run_req; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_fastint_stall_any; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_idle_any; // @[el2_dec.scala 355:19] + wire tlu_io_dec_pmu_instr_decoded; // @[el2_dec.scala 355:19] + wire tlu_io_dec_pmu_decode_stall; // @[el2_dec.scala 355:19] + wire tlu_io_dec_pmu_presync_stall; // @[el2_dec.scala 355:19] + wire tlu_io_dec_pmu_postsync_stall; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_store_stall_any; // @[el2_dec.scala 355:19] + wire tlu_io_dma_dccm_stall_any; // @[el2_dec.scala 355:19] + wire tlu_io_dma_iccm_stall_any; // @[el2_dec.scala 355:19] + wire tlu_io_dma_pmu_dccm_read; // @[el2_dec.scala 355:19] + wire tlu_io_dma_pmu_dccm_write; // @[el2_dec.scala 355:19] + wire tlu_io_dma_pmu_any_read; // @[el2_dec.scala 355:19] + wire tlu_io_dma_pmu_any_write; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_lsu_fir_addr; // @[el2_dec.scala 355:19] + wire [1:0] tlu_io_lsu_fir_error; // @[el2_dec.scala 355:19] + wire tlu_io_iccm_dma_sb_error; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_error_pkt_r_valid; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_lsu_error_pkt_r_bits_addr; // @[el2_dec.scala 355:19] + wire tlu_io_lsu_single_ecc_error_incr; // @[el2_dec.scala 355:19] + wire tlu_io_dec_pause_state; // @[el2_dec.scala 355:19] + wire tlu_io_dec_csr_wen_unq_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_csr_any_unq_d; // @[el2_dec.scala 355:19] + wire [11:0] tlu_io_dec_csr_rdaddr_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_csr_wen_r; // @[el2_dec.scala 355:19] + wire [11:0] tlu_io_dec_csr_wraddr_r; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_dec_csr_wrdata_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_csr_stall_int_ff; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 355:19] + wire [30:0] tlu_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 355:19] + wire [1:0] tlu_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_dec_illegal_inst; // @[el2_dec.scala 355:19] + wire tlu_io_dec_i0_decode_d; // @[el2_dec.scala 355:19] + wire tlu_io_exu_i0_br_way_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_dbg_cmd_done; // @[el2_dec.scala 355:19] + wire tlu_io_dec_dbg_cmd_fail; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_dbg_halted; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_debug_mode; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_resume_ack; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_debug_stall; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_mpc_halted_only; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_flush_extint; // @[el2_dec.scala 355:19] + wire tlu_io_dbg_halt_req; // @[el2_dec.scala 355:19] + wire tlu_io_dbg_resume_req; // @[el2_dec.scala 355:19] + wire tlu_io_dec_div_active; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_store; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_load; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_store; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_load; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_store; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_load; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_store; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_load; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 355:19] + wire tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 355:19] + wire [7:0] tlu_io_pic_claimid; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_pic_pl; // @[el2_dec.scala 355:19] + wire tlu_io_mhwakeup; // @[el2_dec.scala 355:19] + wire tlu_io_mexintpend; // @[el2_dec.scala 355:19] + wire tlu_io_timer_int; // @[el2_dec.scala 355:19] + wire tlu_io_soft_int; // @[el2_dec.scala 355:19] + wire tlu_io_o_cpu_halt_status; // @[el2_dec.scala 355:19] + wire tlu_io_o_cpu_halt_ack; // @[el2_dec.scala 355:19] + wire tlu_io_o_cpu_run_ack; // @[el2_dec.scala 355:19] + wire tlu_io_o_debug_mode_status; // @[el2_dec.scala 355:19] + wire [27:0] tlu_io_core_id; // @[el2_dec.scala 355:19] + wire tlu_io_mpc_debug_halt_req; // @[el2_dec.scala 355:19] + wire tlu_io_mpc_debug_run_req; // @[el2_dec.scala 355:19] + wire tlu_io_mpc_reset_run_req; // @[el2_dec.scala 355:19] + wire tlu_io_mpc_debug_halt_ack; // @[el2_dec.scala 355:19] + wire tlu_io_mpc_debug_run_ack; // @[el2_dec.scala 355:19] + wire tlu_io_debug_brkpt_status; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_dec_tlu_meicurpl; // @[el2_dec.scala 355:19] + wire [3:0] tlu_io_dec_tlu_meipt; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_dec_csr_rddata_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_csr_legal_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_presync_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_postsync_d; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_perfcnt0; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_perfcnt1; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_perfcnt2; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_perfcnt3; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_i0_valid_wb1; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_int_valid_wb1; // @[el2_dec.scala 355:19] + wire [4:0] tlu_io_dec_tlu_exc_cause_wb1; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_dec_tlu_mtval_wb1; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 355:19] + wire [2:0] tlu_io_dec_tlu_dma_qos_prty; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_misc_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_dec_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_ifu_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_lsu_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_bus_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_pic_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_dccm_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_dec_tlu_icm_clk_override; // @[el2_dec.scala 355:19] + wire tlu_io_ifu_pmu_instr_aligned; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_br0_r_pkt_valid; // @[el2_dec.scala 355:19] + wire [1:0] tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_way; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_flush_leak_one_wb; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_bp_dec_tlu_bpred_disable; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_ifc_dec_tlu_flush_noredir_wb; // @[el2_dec.scala 355:19] + wire [31:0] tlu_io_tlu_ifc_dec_tlu_mrac_ff; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_ifc_ifu_pmu_fetch_stall; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_flush_lower_wb; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_flush_err_wb; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_i0_commit_cmt; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_force_halt; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_fence_i_wb; // @[el2_dec.scala 355:19] + wire [70:0] tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec.scala 355:19] + wire [16:0] tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_dec_tlu_core_ecc_disable; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_pmu_ic_miss; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_pmu_ic_hit; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_pmu_bus_error; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_pmu_bus_busy; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_pmu_bus_trxn; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_ic_error_start; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_iccm_rd_ecc_single_err; // @[el2_dec.scala 355:19] + wire [70:0] tlu_io_tlu_mem_ifu_ic_debug_rd_data; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_ic_debug_rd_data_valid; // @[el2_dec.scala 355:19] + wire tlu_io_tlu_mem_ifu_miss_state_idle; // @[el2_dec.scala 355:19] + wire dec_trigger_io_trigger_pkt_any_0_select; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_0_m; // @[el2_dec.scala 356:27] + wire [31:0] dec_trigger_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_1_select; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_1_m; // @[el2_dec.scala 356:27] + wire [31:0] dec_trigger_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_2_select; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_2_m; // @[el2_dec.scala 356:27] + wire [31:0] dec_trigger_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_3_select; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 356:27] + wire dec_trigger_io_trigger_pkt_any_3_m; // @[el2_dec.scala 356:27] + wire [31:0] dec_trigger_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 356:27] + wire [30:0] dec_trigger_io_dec_i0_pc_d; // @[el2_dec.scala 356:27] + wire [3:0] dec_trigger_io_dec_i0_trigger_match_d; // @[el2_dec.scala 356:27] + wire _T_1 = tlu_io_dec_tlu_i0_valid_wb1 | tlu_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec.scala 676:98] + el2_dec_ib_ctl instbuff ( // @[el2_dec.scala 352:24] .io_dbg_cmd_valid(instbuff_io_dbg_cmd_valid), .io_dbg_cmd_write(instbuff_io_dbg_cmd_write), .io_dbg_cmd_type(instbuff_io_dbg_cmd_type), .io_dbg_cmd_addr(instbuff_io_dbg_cmd_addr), - .io_i0_brp_valid(instbuff_io_i0_brp_valid), - .io_i0_brp_bits_toffset(instbuff_io_i0_brp_bits_toffset), - .io_i0_brp_bits_hist(instbuff_io_i0_brp_bits_hist), - .io_i0_brp_bits_br_error(instbuff_io_i0_brp_bits_br_error), - .io_i0_brp_bits_br_start_error(instbuff_io_i0_brp_bits_br_start_error), - .io_i0_brp_bits_prett(instbuff_io_i0_brp_bits_prett), - .io_i0_brp_bits_way(instbuff_io_i0_brp_bits_way), - .io_i0_brp_bits_ret(instbuff_io_i0_brp_bits_ret), - .io_ifu_i0_bp_index(instbuff_io_ifu_i0_bp_index), - .io_ifu_i0_bp_fghr(instbuff_io_ifu_i0_bp_fghr), - .io_ifu_i0_bp_btag(instbuff_io_ifu_i0_bp_btag), - .io_ifu_i0_pc4(instbuff_io_ifu_i0_pc4), - .io_ifu_i0_valid(instbuff_io_ifu_i0_valid), - .io_ifu_i0_icaf(instbuff_io_ifu_i0_icaf), - .io_ifu_i0_icaf_type(instbuff_io_ifu_i0_icaf_type), - .io_ifu_i0_icaf_f1(instbuff_io_ifu_i0_icaf_f1), - .io_ifu_i0_dbecc(instbuff_io_ifu_i0_dbecc), - .io_ifu_i0_instr(instbuff_io_ifu_i0_instr), - .io_ifu_i0_pc(instbuff_io_ifu_i0_pc), + .io_ifu_ib_ifu_i0_icaf(instbuff_io_ifu_ib_ifu_i0_icaf), + .io_ifu_ib_ifu_i0_icaf_type(instbuff_io_ifu_ib_ifu_i0_icaf_type), + .io_ifu_ib_ifu_i0_icaf_f1(instbuff_io_ifu_ib_ifu_i0_icaf_f1), + .io_ifu_ib_ifu_i0_dbecc(instbuff_io_ifu_ib_ifu_i0_dbecc), + .io_ifu_ib_ifu_i0_bp_index(instbuff_io_ifu_ib_ifu_i0_bp_index), + .io_ifu_ib_ifu_i0_bp_fghr(instbuff_io_ifu_ib_ifu_i0_bp_fghr), + .io_ifu_ib_ifu_i0_bp_btag(instbuff_io_ifu_ib_ifu_i0_bp_btag), + .io_ifu_ib_ifu_i0_valid(instbuff_io_ifu_ib_ifu_i0_valid), + .io_ifu_ib_ifu_i0_instr(instbuff_io_ifu_ib_ifu_i0_instr), + .io_ifu_ib_ifu_i0_pc(instbuff_io_ifu_ib_ifu_i0_pc), + .io_ifu_ib_ifu_i0_pc4(instbuff_io_ifu_ib_ifu_i0_pc4), + .io_ifu_ib_i0_brp_valid(instbuff_io_ifu_ib_i0_brp_valid), + .io_ifu_ib_i0_brp_bits_toffset(instbuff_io_ifu_ib_i0_brp_bits_toffset), + .io_ifu_ib_i0_brp_bits_hist(instbuff_io_ifu_ib_i0_brp_bits_hist), + .io_ifu_ib_i0_brp_bits_br_error(instbuff_io_ifu_ib_i0_brp_bits_br_error), + .io_ifu_ib_i0_brp_bits_br_start_error(instbuff_io_ifu_ib_i0_brp_bits_br_start_error), + .io_ifu_ib_i0_brp_bits_prett(instbuff_io_ifu_ib_i0_brp_bits_prett), + .io_ifu_ib_i0_brp_bits_way(instbuff_io_ifu_ib_i0_brp_bits_way), + .io_ifu_ib_i0_brp_bits_ret(instbuff_io_ifu_ib_i0_brp_bits_ret), + .io_ib_exu_dec_i0_pc_d(instbuff_io_ib_exu_dec_i0_pc_d), + .io_ib_exu_dec_debug_wdata_rs1_d(instbuff_io_ib_exu_dec_debug_wdata_rs1_d), .io_dec_ib0_valid_d(instbuff_io_dec_ib0_valid_d), .io_dec_i0_icaf_type_d(instbuff_io_dec_i0_icaf_type_d), .io_dec_i0_instr_d(instbuff_io_dec_i0_instr_d), - .io_dec_i0_pc_d(instbuff_io_dec_i0_pc_d), .io_dec_i0_pc4_d(instbuff_io_dec_i0_pc4_d), .io_dec_i0_brp_valid(instbuff_io_dec_i0_brp_valid), .io_dec_i0_brp_bits_toffset(instbuff_io_dec_i0_brp_bits_toffset), @@ -13505,26 +13459,83 @@ module el2_dec( .io_dec_i0_icaf_d(instbuff_io_dec_i0_icaf_d), .io_dec_i0_icaf_f1_d(instbuff_io_dec_i0_icaf_f1_d), .io_dec_i0_dbecc_d(instbuff_io_dec_i0_dbecc_d), - .io_dec_debug_wdata_rs1_d(instbuff_io_dec_debug_wdata_rs1_d), .io_dec_debug_fence_d(instbuff_io_dec_debug_fence_d) ); - el2_dec_decode_ctl decode ( // @[el2_dec.scala 286:22] + el2_dec_decode_ctl decode ( // @[el2_dec.scala 353:22] .clock(decode_clock), .reset(decode_reset), + .io_decode_exu_dec_data_en(decode_io_decode_exu_dec_data_en), + .io_decode_exu_dec_ctl_en(decode_io_decode_exu_dec_ctl_en), + .io_decode_exu_i0_ap_land(decode_io_decode_exu_i0_ap_land), + .io_decode_exu_i0_ap_lor(decode_io_decode_exu_i0_ap_lor), + .io_decode_exu_i0_ap_lxor(decode_io_decode_exu_i0_ap_lxor), + .io_decode_exu_i0_ap_sll(decode_io_decode_exu_i0_ap_sll), + .io_decode_exu_i0_ap_srl(decode_io_decode_exu_i0_ap_srl), + .io_decode_exu_i0_ap_sra(decode_io_decode_exu_i0_ap_sra), + .io_decode_exu_i0_ap_beq(decode_io_decode_exu_i0_ap_beq), + .io_decode_exu_i0_ap_bne(decode_io_decode_exu_i0_ap_bne), + .io_decode_exu_i0_ap_blt(decode_io_decode_exu_i0_ap_blt), + .io_decode_exu_i0_ap_bge(decode_io_decode_exu_i0_ap_bge), + .io_decode_exu_i0_ap_add(decode_io_decode_exu_i0_ap_add), + .io_decode_exu_i0_ap_sub(decode_io_decode_exu_i0_ap_sub), + .io_decode_exu_i0_ap_slt(decode_io_decode_exu_i0_ap_slt), + .io_decode_exu_i0_ap_unsign(decode_io_decode_exu_i0_ap_unsign), + .io_decode_exu_i0_ap_jal(decode_io_decode_exu_i0_ap_jal), + .io_decode_exu_i0_ap_predict_t(decode_io_decode_exu_i0_ap_predict_t), + .io_decode_exu_i0_ap_predict_nt(decode_io_decode_exu_i0_ap_predict_nt), + .io_decode_exu_i0_ap_csr_write(decode_io_decode_exu_i0_ap_csr_write), + .io_decode_exu_i0_ap_csr_imm(decode_io_decode_exu_i0_ap_csr_imm), + .io_decode_exu_dec_i0_predict_p_d_valid(decode_io_decode_exu_dec_i0_predict_p_d_valid), + .io_decode_exu_dec_i0_predict_p_d_bits_pc4(decode_io_decode_exu_dec_i0_predict_p_d_bits_pc4), + .io_decode_exu_dec_i0_predict_p_d_bits_hist(decode_io_decode_exu_dec_i0_predict_p_d_bits_hist), + .io_decode_exu_dec_i0_predict_p_d_bits_toffset(decode_io_decode_exu_dec_i0_predict_p_d_bits_toffset), + .io_decode_exu_dec_i0_predict_p_d_bits_br_error(decode_io_decode_exu_dec_i0_predict_p_d_bits_br_error), + .io_decode_exu_dec_i0_predict_p_d_bits_br_start_error(decode_io_decode_exu_dec_i0_predict_p_d_bits_br_start_error), + .io_decode_exu_dec_i0_predict_p_d_bits_prett(decode_io_decode_exu_dec_i0_predict_p_d_bits_prett), + .io_decode_exu_dec_i0_predict_p_d_bits_pcall(decode_io_decode_exu_dec_i0_predict_p_d_bits_pcall), + .io_decode_exu_dec_i0_predict_p_d_bits_pret(decode_io_decode_exu_dec_i0_predict_p_d_bits_pret), + .io_decode_exu_dec_i0_predict_p_d_bits_pja(decode_io_decode_exu_dec_i0_predict_p_d_bits_pja), + .io_decode_exu_dec_i0_predict_p_d_bits_way(decode_io_decode_exu_dec_i0_predict_p_d_bits_way), + .io_decode_exu_i0_predict_fghr_d(decode_io_decode_exu_i0_predict_fghr_d), + .io_decode_exu_i0_predict_index_d(decode_io_decode_exu_i0_predict_index_d), + .io_decode_exu_i0_predict_btag_d(decode_io_decode_exu_i0_predict_btag_d), + .io_decode_exu_dec_i0_rs1_en_d(decode_io_decode_exu_dec_i0_rs1_en_d), + .io_decode_exu_dec_i0_rs2_en_d(decode_io_decode_exu_dec_i0_rs2_en_d), + .io_decode_exu_dec_i0_immed_d(decode_io_decode_exu_dec_i0_immed_d), + .io_decode_exu_dec_i0_rs1_bypass_data_d(decode_io_decode_exu_dec_i0_rs1_bypass_data_d), + .io_decode_exu_dec_i0_rs2_bypass_data_d(decode_io_decode_exu_dec_i0_rs2_bypass_data_d), + .io_decode_exu_dec_i0_select_pc_d(decode_io_decode_exu_dec_i0_select_pc_d), + .io_decode_exu_dec_i0_rs1_bypass_en_d(decode_io_decode_exu_dec_i0_rs1_bypass_en_d), + .io_decode_exu_dec_i0_rs2_bypass_en_d(decode_io_decode_exu_dec_i0_rs2_bypass_en_d), + .io_decode_exu_mul_p_valid(decode_io_decode_exu_mul_p_valid), + .io_decode_exu_mul_p_bits_rs1_sign(decode_io_decode_exu_mul_p_bits_rs1_sign), + .io_decode_exu_mul_p_bits_rs2_sign(decode_io_decode_exu_mul_p_bits_rs2_sign), + .io_decode_exu_mul_p_bits_low(decode_io_decode_exu_mul_p_bits_low), + .io_decode_exu_pred_correct_npc_x(decode_io_decode_exu_pred_correct_npc_x), + .io_decode_exu_dec_extint_stall(decode_io_decode_exu_dec_extint_stall), + .io_decode_exu_exu_i0_result_x(decode_io_decode_exu_exu_i0_result_x), + .io_decode_exu_exu_csr_rs1_x(decode_io_decode_exu_exu_csr_rs1_x), + .io_dec_alu_dec_i0_alu_decode_d(decode_io_dec_alu_dec_i0_alu_decode_d), + .io_dec_alu_dec_csr_ren_d(decode_io_dec_alu_dec_csr_ren_d), + .io_dec_alu_dec_i0_br_immed_d(decode_io_dec_alu_dec_i0_br_immed_d), + .io_dec_alu_exu_flush_final(decode_io_dec_alu_exu_flush_final), + .io_dec_alu_exu_i0_pc_x(decode_io_dec_alu_exu_i0_pc_x), + .io_dec_div_div_p_valid(decode_io_dec_div_div_p_valid), + .io_dec_div_div_p_bits_unsign(decode_io_dec_div_div_p_bits_unsign), + .io_dec_div_div_p_bits_rem(decode_io_dec_div_div_p_bits_rem), + .io_dec_div_dec_div_cancel(decode_io_dec_div_dec_div_cancel), + .io_dctl_busbuff_lsu_nonblock_load_valid_m(decode_io_dctl_busbuff_lsu_nonblock_load_valid_m), + .io_dctl_busbuff_lsu_nonblock_load_tag_m(decode_io_dctl_busbuff_lsu_nonblock_load_tag_m), + .io_dctl_busbuff_lsu_nonblock_load_inv_r(decode_io_dctl_busbuff_lsu_nonblock_load_inv_r), + .io_dctl_busbuff_lsu_nonblock_load_inv_tag_r(decode_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r), + .io_dctl_busbuff_lsu_nonblock_load_data_valid(decode_io_dctl_busbuff_lsu_nonblock_load_data_valid), + .io_dctl_busbuff_lsu_nonblock_load_data_error(decode_io_dctl_busbuff_lsu_nonblock_load_data_error), + .io_dctl_busbuff_lsu_nonblock_load_data_tag(decode_io_dctl_busbuff_lsu_nonblock_load_data_tag), + .io_dctl_busbuff_lsu_nonblock_load_data(decode_io_dctl_busbuff_lsu_nonblock_load_data), .io_dec_tlu_flush_extint(decode_io_dec_tlu_flush_extint), .io_dec_tlu_force_halt(decode_io_dec_tlu_force_halt), - .io_dec_extint_stall(decode_io_dec_extint_stall), - .io_ifu_i0_cinst(decode_io_ifu_i0_cinst), .io_dec_i0_inst_wb1(decode_io_dec_i0_inst_wb1), .io_dec_i0_pc_wb1(decode_io_dec_i0_pc_wb1), - .io_lsu_nonblock_load_valid_m(decode_io_lsu_nonblock_load_valid_m), - .io_lsu_nonblock_load_tag_m(decode_io_lsu_nonblock_load_tag_m), - .io_lsu_nonblock_load_inv_r(decode_io_lsu_nonblock_load_inv_r), - .io_lsu_nonblock_load_inv_tag_r(decode_io_lsu_nonblock_load_inv_tag_r), - .io_lsu_nonblock_load_data_valid(decode_io_lsu_nonblock_load_data_valid), - .io_lsu_nonblock_load_data_error(decode_io_lsu_nonblock_load_data_error), - .io_lsu_nonblock_load_data_tag(decode_io_lsu_nonblock_load_data_tag), - .io_lsu_nonblock_load_data(decode_io_lsu_nonblock_load_data), .io_dec_i0_trigger_match_d(decode_io_dec_i0_trigger_match_d), .io_dec_tlu_wr_pause_r(decode_io_dec_tlu_wr_pause_r), .io_dec_tlu_pipelining_disable(decode_io_dec_tlu_pipelining_disable), @@ -13564,52 +13575,18 @@ module el2_dec( .io_dec_i0_pc4_d(decode_io_dec_i0_pc4_d), .io_dec_csr_rddata_d(decode_io_dec_csr_rddata_d), .io_dec_csr_legal_d(decode_io_dec_csr_legal_d), - .io_exu_csr_rs1_x(decode_io_exu_csr_rs1_x), .io_lsu_result_m(decode_io_lsu_result_m), .io_lsu_result_corr_r(decode_io_lsu_result_corr_r), - .io_exu_flush_final(decode_io_exu_flush_final), - .io_exu_i0_pc_x(decode_io_exu_i0_pc_x), .io_dec_i0_instr_d(decode_io_dec_i0_instr_d), .io_dec_ib0_valid_d(decode_io_dec_ib0_valid_d), - .io_exu_i0_result_x(decode_io_exu_i0_result_x), .io_free_clk(decode_io_free_clk), .io_active_clk(decode_io_active_clk), .io_clk_override(decode_io_clk_override), - .io_dec_i0_rs1_en_d(decode_io_dec_i0_rs1_en_d), - .io_dec_i0_rs2_en_d(decode_io_dec_i0_rs2_en_d), .io_dec_i0_rs1_d(decode_io_dec_i0_rs1_d), .io_dec_i0_rs2_d(decode_io_dec_i0_rs2_d), - .io_dec_i0_immed_d(decode_io_dec_i0_immed_d), - .io_dec_i0_br_immed_d(decode_io_dec_i0_br_immed_d), - .io_i0_ap_land(decode_io_i0_ap_land), - .io_i0_ap_lor(decode_io_i0_ap_lor), - .io_i0_ap_lxor(decode_io_i0_ap_lxor), - .io_i0_ap_sll(decode_io_i0_ap_sll), - .io_i0_ap_srl(decode_io_i0_ap_srl), - .io_i0_ap_sra(decode_io_i0_ap_sra), - .io_i0_ap_beq(decode_io_i0_ap_beq), - .io_i0_ap_bne(decode_io_i0_ap_bne), - .io_i0_ap_blt(decode_io_i0_ap_blt), - .io_i0_ap_bge(decode_io_i0_ap_bge), - .io_i0_ap_add(decode_io_i0_ap_add), - .io_i0_ap_sub(decode_io_i0_ap_sub), - .io_i0_ap_slt(decode_io_i0_ap_slt), - .io_i0_ap_unsign(decode_io_i0_ap_unsign), - .io_i0_ap_jal(decode_io_i0_ap_jal), - .io_i0_ap_predict_t(decode_io_i0_ap_predict_t), - .io_i0_ap_predict_nt(decode_io_i0_ap_predict_nt), - .io_i0_ap_csr_write(decode_io_i0_ap_csr_write), - .io_i0_ap_csr_imm(decode_io_i0_ap_csr_imm), - .io_dec_i0_decode_d(decode_io_dec_i0_decode_d), - .io_dec_i0_alu_decode_d(decode_io_dec_i0_alu_decode_d), - .io_dec_i0_rs1_bypass_data_d(decode_io_dec_i0_rs1_bypass_data_d), - .io_dec_i0_rs2_bypass_data_d(decode_io_dec_i0_rs2_bypass_data_d), .io_dec_i0_waddr_r(decode_io_dec_i0_waddr_r), .io_dec_i0_wen_r(decode_io_dec_i0_wen_r), .io_dec_i0_wdata_r(decode_io_dec_i0_wdata_r), - .io_dec_i0_select_pc_d(decode_io_dec_i0_select_pc_d), - .io_dec_i0_rs1_bypass_en_d(decode_io_dec_i0_rs1_bypass_en_d), - .io_dec_i0_rs2_bypass_en_d(decode_io_dec_i0_rs2_bypass_en_d), .io_lsu_p_valid(decode_io_lsu_p_valid), .io_lsu_p_bits_fast_int(decode_io_lsu_p_bits_fast_int), .io_lsu_p_bits_by(decode_io_lsu_p_bits_by), @@ -13620,18 +13597,9 @@ module el2_dec( .io_lsu_p_bits_unsign(decode_io_lsu_p_bits_unsign), .io_lsu_p_bits_store_data_bypass_d(decode_io_lsu_p_bits_store_data_bypass_d), .io_lsu_p_bits_load_ldst_bypass_d(decode_io_lsu_p_bits_load_ldst_bypass_d), - .io_mul_p_valid(decode_io_mul_p_valid), - .io_mul_p_bits_rs1_sign(decode_io_mul_p_bits_rs1_sign), - .io_mul_p_bits_rs2_sign(decode_io_mul_p_bits_rs2_sign), - .io_mul_p_bits_low(decode_io_mul_p_bits_low), - .io_div_p_valid(decode_io_div_p_valid), - .io_div_p_bits_unsign(decode_io_div_p_bits_unsign), - .io_div_p_bits_rem(decode_io_div_p_bits_rem), .io_div_waddr_wb(decode_io_div_waddr_wb), - .io_dec_div_cancel(decode_io_dec_div_cancel), .io_dec_lsu_valid_raw_d(decode_io_dec_lsu_valid_raw_d), .io_dec_lsu_offset_d(decode_io_dec_lsu_offset_d), - .io_dec_csr_ren_d(decode_io_dec_csr_ren_d), .io_dec_csr_wen_unq_d(decode_io_dec_csr_wen_unq_d), .io_dec_csr_any_unq_d(decode_io_dec_csr_any_unq_d), .io_dec_csr_rdaddr_d(decode_io_dec_csr_rdaddr_d), @@ -13652,23 +13620,6 @@ module el2_dec( .io_dec_tlu_packet_r_pmu_lsu_misaligned(decode_io_dec_tlu_packet_r_pmu_lsu_misaligned), .io_dec_tlu_i0_pc_r(decode_io_dec_tlu_i0_pc_r), .io_dec_illegal_inst(decode_io_dec_illegal_inst), - .io_pred_correct_npc_x(decode_io_pred_correct_npc_x), - .io_dec_i0_predict_p_d_valid(decode_io_dec_i0_predict_p_d_valid), - .io_dec_i0_predict_p_d_bits_pc4(decode_io_dec_i0_predict_p_d_bits_pc4), - .io_dec_i0_predict_p_d_bits_hist(decode_io_dec_i0_predict_p_d_bits_hist), - .io_dec_i0_predict_p_d_bits_toffset(decode_io_dec_i0_predict_p_d_bits_toffset), - .io_dec_i0_predict_p_d_bits_br_error(decode_io_dec_i0_predict_p_d_bits_br_error), - .io_dec_i0_predict_p_d_bits_br_start_error(decode_io_dec_i0_predict_p_d_bits_br_start_error), - .io_dec_i0_predict_p_d_bits_prett(decode_io_dec_i0_predict_p_d_bits_prett), - .io_dec_i0_predict_p_d_bits_pcall(decode_io_dec_i0_predict_p_d_bits_pcall), - .io_dec_i0_predict_p_d_bits_pret(decode_io_dec_i0_predict_p_d_bits_pret), - .io_dec_i0_predict_p_d_bits_pja(decode_io_dec_i0_predict_p_d_bits_pja), - .io_dec_i0_predict_p_d_bits_way(decode_io_dec_i0_predict_p_d_bits_way), - .io_i0_predict_fghr_d(decode_io_i0_predict_fghr_d), - .io_i0_predict_index_d(decode_io_i0_predict_index_d), - .io_i0_predict_btag_d(decode_io_i0_predict_btag_d), - .io_dec_data_en(decode_io_dec_data_en), - .io_dec_ctl_en(decode_io_dec_ctl_en), .io_dec_pmu_instr_decoded(decode_io_dec_pmu_instr_decoded), .io_dec_pmu_decode_stall(decode_io_dec_pmu_decode_stall), .io_dec_pmu_presync_stall(decode_io_dec_pmu_presync_stall), @@ -13678,9 +13629,11 @@ module el2_dec( .io_dec_pause_state(decode_io_dec_pause_state), .io_dec_pause_state_cg(decode_io_dec_pause_state_cg), .io_dec_div_active(decode_io_dec_div_active), - .io_scan_mode(decode_io_scan_mode) + .io_scan_mode(decode_io_scan_mode), + .io_dec_aln_dec_i0_decode_d(decode_io_dec_aln_dec_i0_decode_d), + .io_dec_aln_ifu_i0_cinst(decode_io_dec_aln_ifu_i0_cinst) ); - el2_dec_gpr_ctl gpr ( // @[el2_dec.scala 287:19] + el2_dec_gpr_ctl gpr ( // @[el2_dec.scala 354:19] .clock(gpr_clock), .reset(gpr_reset), .io_raddr0(gpr_io_raddr0), @@ -13694,29 +13647,48 @@ module el2_dec( .io_wen2(gpr_io_wen2), .io_waddr2(gpr_io_waddr2), .io_wd2(gpr_io_wd2), - .io_rd0(gpr_io_rd0), - .io_rd1(gpr_io_rd1), - .io_scan_mode(gpr_io_scan_mode) + .io_scan_mode(gpr_io_scan_mode), + .io_gpr_exu_gpr_i0_rs1_d(gpr_io_gpr_exu_gpr_i0_rs1_d), + .io_gpr_exu_gpr_i0_rs2_d(gpr_io_gpr_exu_gpr_i0_rs2_d) ); - el2_dec_tlu_ctl tlu ( // @[el2_dec.scala 288:19] + el2_dec_tlu_ctl tlu ( // @[el2_dec.scala 355:19] .clock(tlu_clock), .reset(tlu_reset), + .io_tlu_exu_dec_tlu_meihap(tlu_io_tlu_exu_dec_tlu_meihap), + .io_tlu_exu_dec_tlu_flush_lower_r(tlu_io_tlu_exu_dec_tlu_flush_lower_r), + .io_tlu_exu_dec_tlu_flush_path_r(tlu_io_tlu_exu_dec_tlu_flush_path_r), + .io_tlu_exu_exu_i0_br_hist_r(tlu_io_tlu_exu_exu_i0_br_hist_r), + .io_tlu_exu_exu_i0_br_error_r(tlu_io_tlu_exu_exu_i0_br_error_r), + .io_tlu_exu_exu_i0_br_start_error_r(tlu_io_tlu_exu_exu_i0_br_start_error_r), + .io_tlu_exu_exu_i0_br_valid_r(tlu_io_tlu_exu_exu_i0_br_valid_r), + .io_tlu_exu_exu_i0_br_mp_r(tlu_io_tlu_exu_exu_i0_br_mp_r), + .io_tlu_exu_exu_i0_br_middle_r(tlu_io_tlu_exu_exu_i0_br_middle_r), + .io_tlu_exu_exu_pmu_i0_br_misp(tlu_io_tlu_exu_exu_pmu_i0_br_misp), + .io_tlu_exu_exu_pmu_i0_br_ataken(tlu_io_tlu_exu_exu_pmu_i0_br_ataken), + .io_tlu_exu_exu_pmu_i0_pc4(tlu_io_tlu_exu_exu_pmu_i0_pc4), + .io_tlu_exu_exu_npc_r(tlu_io_tlu_exu_exu_npc_r), .io_active_clk(tlu_io_active_clk), .io_free_clk(tlu_io_free_clk), .io_scan_mode(tlu_io_scan_mode), + .io_tlu_busbuff_lsu_pmu_bus_trxn(tlu_io_tlu_busbuff_lsu_pmu_bus_trxn), + .io_tlu_busbuff_lsu_pmu_bus_misaligned(tlu_io_tlu_busbuff_lsu_pmu_bus_misaligned), + .io_tlu_busbuff_lsu_pmu_bus_error(tlu_io_tlu_busbuff_lsu_pmu_bus_error), + .io_tlu_busbuff_lsu_pmu_bus_busy(tlu_io_tlu_busbuff_lsu_pmu_bus_busy), + .io_tlu_busbuff_dec_tlu_external_ldfwd_disable(tlu_io_tlu_busbuff_dec_tlu_external_ldfwd_disable), + .io_tlu_busbuff_dec_tlu_wb_coalescing_disable(tlu_io_tlu_busbuff_dec_tlu_wb_coalescing_disable), + .io_tlu_busbuff_dec_tlu_sideeffect_posted_disable(tlu_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable), + .io_tlu_busbuff_lsu_imprecise_error_load_any(tlu_io_tlu_busbuff_lsu_imprecise_error_load_any), + .io_tlu_busbuff_lsu_imprecise_error_store_any(tlu_io_tlu_busbuff_lsu_imprecise_error_store_any), + .io_tlu_busbuff_lsu_imprecise_error_addr_any(tlu_io_tlu_busbuff_lsu_imprecise_error_addr_any), + .io_tlu_busbuff_lsu_pmu_load_external_m(tlu_io_tlu_busbuff_lsu_pmu_load_external_m), + .io_tlu_busbuff_lsu_pmu_store_external_m(tlu_io_tlu_busbuff_lsu_pmu_store_external_m), .io_rst_vec(tlu_io_rst_vec), .io_nmi_int(tlu_io_nmi_int), .io_nmi_vec(tlu_io_nmi_vec), .io_i_cpu_halt_req(tlu_io_i_cpu_halt_req), .io_i_cpu_run_req(tlu_io_i_cpu_run_req), .io_lsu_fastint_stall_any(tlu_io_lsu_fastint_stall_any), - .io_ifu_pmu_instr_aligned(tlu_io_ifu_pmu_instr_aligned), - .io_ifu_pmu_fetch_stall(tlu_io_ifu_pmu_fetch_stall), - .io_ifu_pmu_ic_miss(tlu_io_ifu_pmu_ic_miss), - .io_ifu_pmu_ic_hit(tlu_io_ifu_pmu_ic_hit), - .io_ifu_pmu_bus_error(tlu_io_ifu_pmu_bus_error), - .io_ifu_pmu_bus_busy(tlu_io_ifu_pmu_bus_busy), - .io_ifu_pmu_bus_trxn(tlu_io_ifu_pmu_bus_trxn), + .io_lsu_idle_any(tlu_io_lsu_idle_any), .io_dec_pmu_instr_decoded(tlu_io_dec_pmu_instr_decoded), .io_dec_pmu_decode_stall(tlu_io_dec_pmu_decode_stall), .io_dec_pmu_presync_stall(tlu_io_dec_pmu_presync_stall), @@ -13724,15 +13696,6 @@ module el2_dec( .io_lsu_store_stall_any(tlu_io_lsu_store_stall_any), .io_dma_dccm_stall_any(tlu_io_dma_dccm_stall_any), .io_dma_iccm_stall_any(tlu_io_dma_iccm_stall_any), - .io_exu_pmu_i0_br_misp(tlu_io_exu_pmu_i0_br_misp), - .io_exu_pmu_i0_br_ataken(tlu_io_exu_pmu_i0_br_ataken), - .io_exu_pmu_i0_pc4(tlu_io_exu_pmu_i0_pc4), - .io_lsu_pmu_bus_trxn(tlu_io_lsu_pmu_bus_trxn), - .io_lsu_pmu_bus_misaligned(tlu_io_lsu_pmu_bus_misaligned), - .io_lsu_pmu_bus_error(tlu_io_lsu_pmu_bus_error), - .io_lsu_pmu_bus_busy(tlu_io_lsu_pmu_bus_busy), - .io_lsu_pmu_load_external_m(tlu_io_lsu_pmu_load_external_m), - .io_lsu_pmu_store_external_m(tlu_io_lsu_pmu_store_external_m), .io_dma_pmu_dccm_read(tlu_io_dma_pmu_dccm_read), .io_dma_pmu_dccm_write(tlu_io_dma_pmu_dccm_write), .io_dma_pmu_any_read(tlu_io_dma_pmu_any_read), @@ -13748,9 +13711,6 @@ module el2_dec( .io_lsu_error_pkt_r_bits_addr(tlu_io_lsu_error_pkt_r_bits_addr), .io_lsu_single_ecc_error_incr(tlu_io_lsu_single_ecc_error_incr), .io_dec_pause_state(tlu_io_dec_pause_state), - .io_lsu_imprecise_error_store_any(tlu_io_lsu_imprecise_error_store_any), - .io_lsu_imprecise_error_load_any(tlu_io_lsu_imprecise_error_load_any), - .io_lsu_imprecise_error_addr_any(tlu_io_lsu_imprecise_error_addr_any), .io_dec_csr_wen_unq_d(tlu_io_dec_csr_wen_unq_d), .io_dec_csr_any_unq_d(tlu_io_dec_csr_any_unq_d), .io_dec_csr_rdaddr_d(tlu_io_dec_csr_rdaddr_d), @@ -13759,7 +13719,6 @@ module el2_dec( .io_dec_csr_wrdata_r(tlu_io_dec_csr_wrdata_r), .io_dec_csr_stall_int_ff(tlu_io_dec_csr_stall_int_ff), .io_dec_tlu_i0_valid_r(tlu_io_dec_tlu_i0_valid_r), - .io_exu_npc_r(tlu_io_exu_npc_r), .io_dec_tlu_i0_pc_r(tlu_io_dec_tlu_i0_pc_r), .io_dec_tlu_packet_r_legal(tlu_io_dec_tlu_packet_r_legal), .io_dec_tlu_packet_r_icaf(tlu_io_dec_tlu_packet_r_icaf), @@ -13773,12 +13732,6 @@ module el2_dec( .io_dec_tlu_packet_r_pmu_lsu_misaligned(tlu_io_dec_tlu_packet_r_pmu_lsu_misaligned), .io_dec_illegal_inst(tlu_io_dec_illegal_inst), .io_dec_i0_decode_d(tlu_io_dec_i0_decode_d), - .io_exu_i0_br_hist_r(tlu_io_exu_i0_br_hist_r), - .io_exu_i0_br_error_r(tlu_io_exu_i0_br_error_r), - .io_exu_i0_br_start_error_r(tlu_io_exu_i0_br_start_error_r), - .io_exu_i0_br_valid_r(tlu_io_exu_i0_br_valid_r), - .io_exu_i0_br_mp_r(tlu_io_exu_i0_br_mp_r), - .io_exu_i0_br_middle_r(tlu_io_exu_i0_br_middle_r), .io_exu_i0_br_way_r(tlu_io_exu_i0_br_way_r), .io_dec_dbg_cmd_done(tlu_io_dec_dbg_cmd_done), .io_dec_dbg_cmd_fail(tlu_io_dec_dbg_cmd_fail), @@ -13786,16 +13739,10 @@ module el2_dec( .io_dec_tlu_debug_mode(tlu_io_dec_tlu_debug_mode), .io_dec_tlu_resume_ack(tlu_io_dec_tlu_resume_ack), .io_dec_tlu_debug_stall(tlu_io_dec_tlu_debug_stall), - .io_dec_tlu_flush_noredir_r(tlu_io_dec_tlu_flush_noredir_r), .io_dec_tlu_mpc_halted_only(tlu_io_dec_tlu_mpc_halted_only), - .io_dec_tlu_flush_leak_one_r(tlu_io_dec_tlu_flush_leak_one_r), - .io_dec_tlu_flush_err_r(tlu_io_dec_tlu_flush_err_r), .io_dec_tlu_flush_extint(tlu_io_dec_tlu_flush_extint), - .io_dec_tlu_meihap(tlu_io_dec_tlu_meihap), .io_dbg_halt_req(tlu_io_dbg_halt_req), .io_dbg_resume_req(tlu_io_dbg_resume_req), - .io_ifu_miss_state_idle(tlu_io_ifu_miss_state_idle), - .io_lsu_idle_any(tlu_io_lsu_idle_any), .io_dec_div_active(tlu_io_dec_div_active), .io_trigger_pkt_any_0_select(tlu_io_trigger_pkt_any_0_select), .io_trigger_pkt_any_0_match_pkt(tlu_io_trigger_pkt_any_0_match_pkt), @@ -13825,14 +13772,6 @@ module el2_dec( .io_trigger_pkt_any_3_execute(tlu_io_trigger_pkt_any_3_execute), .io_trigger_pkt_any_3_m(tlu_io_trigger_pkt_any_3_m), .io_trigger_pkt_any_3_tdata2(tlu_io_trigger_pkt_any_3_tdata2), - .io_ifu_ic_error_start(tlu_io_ifu_ic_error_start), - .io_ifu_iccm_rd_ecc_single_err(tlu_io_ifu_iccm_rd_ecc_single_err), - .io_ifu_ic_debug_rd_data(tlu_io_ifu_ic_debug_rd_data), - .io_ifu_ic_debug_rd_data_valid(tlu_io_ifu_ic_debug_rd_data_valid), - .io_dec_tlu_ic_diag_pkt_icache_wrdata(tlu_io_dec_tlu_ic_diag_pkt_icache_wrdata), - .io_dec_tlu_ic_diag_pkt_icache_dicawics(tlu_io_dec_tlu_ic_diag_pkt_icache_dicawics), - .io_dec_tlu_ic_diag_pkt_icache_rd_valid(tlu_io_dec_tlu_ic_diag_pkt_icache_rd_valid), - .io_dec_tlu_ic_diag_pkt_icache_wr_valid(tlu_io_dec_tlu_ic_diag_pkt_icache_wr_valid), .io_pic_claimid(tlu_io_pic_claimid), .io_pic_pl(tlu_io_pic_pl), .io_mhwakeup(tlu_io_mhwakeup), @@ -13854,25 +13793,12 @@ module el2_dec( .io_dec_tlu_meipt(tlu_io_dec_tlu_meipt), .io_dec_csr_rddata_d(tlu_io_dec_csr_rddata_d), .io_dec_csr_legal_d(tlu_io_dec_csr_legal_d), - .io_dec_tlu_br0_r_pkt_valid(tlu_io_dec_tlu_br0_r_pkt_valid), - .io_dec_tlu_br0_r_pkt_bits_hist(tlu_io_dec_tlu_br0_r_pkt_bits_hist), - .io_dec_tlu_br0_r_pkt_bits_br_error(tlu_io_dec_tlu_br0_r_pkt_bits_br_error), - .io_dec_tlu_br0_r_pkt_bits_br_start_error(tlu_io_dec_tlu_br0_r_pkt_bits_br_start_error), - .io_dec_tlu_br0_r_pkt_bits_way(tlu_io_dec_tlu_br0_r_pkt_bits_way), - .io_dec_tlu_br0_r_pkt_bits_middle(tlu_io_dec_tlu_br0_r_pkt_bits_middle), .io_dec_tlu_i0_kill_writeb_wb(tlu_io_dec_tlu_i0_kill_writeb_wb), - .io_dec_tlu_flush_lower_wb(tlu_io_dec_tlu_flush_lower_wb), - .io_dec_tlu_i0_commit_cmt(tlu_io_dec_tlu_i0_commit_cmt), .io_dec_tlu_i0_kill_writeb_r(tlu_io_dec_tlu_i0_kill_writeb_r), - .io_dec_tlu_flush_lower_r(tlu_io_dec_tlu_flush_lower_r), - .io_dec_tlu_flush_path_r(tlu_io_dec_tlu_flush_path_r), - .io_dec_tlu_fence_i_r(tlu_io_dec_tlu_fence_i_r), .io_dec_tlu_wr_pause_r(tlu_io_dec_tlu_wr_pause_r), .io_dec_tlu_flush_pause_r(tlu_io_dec_tlu_flush_pause_r), .io_dec_tlu_presync_d(tlu_io_dec_tlu_presync_d), .io_dec_tlu_postsync_d(tlu_io_dec_tlu_postsync_d), - .io_dec_tlu_mrac_ff(tlu_io_dec_tlu_mrac_ff), - .io_dec_tlu_force_halt(tlu_io_dec_tlu_force_halt), .io_dec_tlu_perfcnt0(tlu_io_dec_tlu_perfcnt0), .io_dec_tlu_perfcnt1(tlu_io_dec_tlu_perfcnt1), .io_dec_tlu_perfcnt2(tlu_io_dec_tlu_perfcnt2), @@ -13882,11 +13808,6 @@ module el2_dec( .io_dec_tlu_int_valid_wb1(tlu_io_dec_tlu_int_valid_wb1), .io_dec_tlu_exc_cause_wb1(tlu_io_dec_tlu_exc_cause_wb1), .io_dec_tlu_mtval_wb1(tlu_io_dec_tlu_mtval_wb1), - .io_dec_tlu_external_ldfwd_disable(tlu_io_dec_tlu_external_ldfwd_disable), - .io_dec_tlu_sideeffect_posted_disable(tlu_io_dec_tlu_sideeffect_posted_disable), - .io_dec_tlu_core_ecc_disable(tlu_io_dec_tlu_core_ecc_disable), - .io_dec_tlu_bpred_disable(tlu_io_dec_tlu_bpred_disable), - .io_dec_tlu_wb_coalescing_disable(tlu_io_dec_tlu_wb_coalescing_disable), .io_dec_tlu_pipelining_disable(tlu_io_dec_tlu_pipelining_disable), .io_dec_tlu_dma_qos_prty(tlu_io_dec_tlu_dma_qos_prty), .io_dec_tlu_misc_clk_override(tlu_io_dec_tlu_misc_clk_override), @@ -13896,9 +13817,42 @@ module el2_dec( .io_dec_tlu_bus_clk_override(tlu_io_dec_tlu_bus_clk_override), .io_dec_tlu_pic_clk_override(tlu_io_dec_tlu_pic_clk_override), .io_dec_tlu_dccm_clk_override(tlu_io_dec_tlu_dccm_clk_override), - .io_dec_tlu_icm_clk_override(tlu_io_dec_tlu_icm_clk_override) + .io_dec_tlu_icm_clk_override(tlu_io_dec_tlu_icm_clk_override), + .io_ifu_pmu_instr_aligned(tlu_io_ifu_pmu_instr_aligned), + .io_tlu_bp_dec_tlu_br0_r_pkt_valid(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_valid), + .io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist), + .io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error), + .io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error), + .io_tlu_bp_dec_tlu_br0_r_pkt_bits_way(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_way), + .io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle(tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle), + .io_tlu_bp_dec_tlu_flush_lower_wb(tlu_io_tlu_bp_dec_tlu_flush_lower_wb), + .io_tlu_bp_dec_tlu_flush_leak_one_wb(tlu_io_tlu_bp_dec_tlu_flush_leak_one_wb), + .io_tlu_bp_dec_tlu_bpred_disable(tlu_io_tlu_bp_dec_tlu_bpred_disable), + .io_tlu_ifc_dec_tlu_flush_noredir_wb(tlu_io_tlu_ifc_dec_tlu_flush_noredir_wb), + .io_tlu_ifc_dec_tlu_mrac_ff(tlu_io_tlu_ifc_dec_tlu_mrac_ff), + .io_tlu_ifc_ifu_pmu_fetch_stall(tlu_io_tlu_ifc_ifu_pmu_fetch_stall), + .io_tlu_mem_dec_tlu_flush_lower_wb(tlu_io_tlu_mem_dec_tlu_flush_lower_wb), + .io_tlu_mem_dec_tlu_flush_err_wb(tlu_io_tlu_mem_dec_tlu_flush_err_wb), + .io_tlu_mem_dec_tlu_i0_commit_cmt(tlu_io_tlu_mem_dec_tlu_i0_commit_cmt), + .io_tlu_mem_dec_tlu_force_halt(tlu_io_tlu_mem_dec_tlu_force_halt), + .io_tlu_mem_dec_tlu_fence_i_wb(tlu_io_tlu_mem_dec_tlu_fence_i_wb), + .io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata(tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata), + .io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics(tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics), + .io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid(tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid), + .io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid(tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid), + .io_tlu_mem_dec_tlu_core_ecc_disable(tlu_io_tlu_mem_dec_tlu_core_ecc_disable), + .io_tlu_mem_ifu_pmu_ic_miss(tlu_io_tlu_mem_ifu_pmu_ic_miss), + .io_tlu_mem_ifu_pmu_ic_hit(tlu_io_tlu_mem_ifu_pmu_ic_hit), + .io_tlu_mem_ifu_pmu_bus_error(tlu_io_tlu_mem_ifu_pmu_bus_error), + .io_tlu_mem_ifu_pmu_bus_busy(tlu_io_tlu_mem_ifu_pmu_bus_busy), + .io_tlu_mem_ifu_pmu_bus_trxn(tlu_io_tlu_mem_ifu_pmu_bus_trxn), + .io_tlu_mem_ifu_ic_error_start(tlu_io_tlu_mem_ifu_ic_error_start), + .io_tlu_mem_ifu_iccm_rd_ecc_single_err(tlu_io_tlu_mem_ifu_iccm_rd_ecc_single_err), + .io_tlu_mem_ifu_ic_debug_rd_data(tlu_io_tlu_mem_ifu_ic_debug_rd_data), + .io_tlu_mem_ifu_ic_debug_rd_data_valid(tlu_io_tlu_mem_ifu_ic_debug_rd_data_valid), + .io_tlu_mem_ifu_miss_state_idle(tlu_io_tlu_mem_ifu_miss_state_idle) ); - el2_dec_trigger dec_trigger ( // @[el2_dec.scala 289:27] + el2_dec_trigger dec_trigger ( // @[el2_dec.scala 356:27] .io_trigger_pkt_any_0_select(dec_trigger_io_trigger_pkt_any_0_select), .io_trigger_pkt_any_0_match_pkt(dec_trigger_io_trigger_pkt_any_0_match_pkt), .io_trigger_pkt_any_0_execute(dec_trigger_io_trigger_pkt_any_0_execute), @@ -13922,410 +13876,412 @@ module el2_dec( .io_dec_i0_pc_d(dec_trigger_io_dec_i0_pc_d), .io_dec_i0_trigger_match_d(dec_trigger_io_dec_i0_trigger_match_d) ); - assign io_dec_extint_stall = decode_io_dec_extint_stall; // @[el2_dec.scala 389:40] - assign io_dec_i0_decode_d = decode_io_dec_i0_decode_d; // @[el2_dec.scala 397:40] - assign io_dec_pause_state_cg = decode_io_dec_pause_state_cg; // @[el2_dec.scala 418:40] - assign io_o_cpu_halt_status = tlu_io_o_cpu_halt_status; // @[el2_dec.scala 548:29] - assign io_o_cpu_halt_ack = tlu_io_o_cpu_halt_ack; // @[el2_dec.scala 549:29] - assign io_o_cpu_run_ack = tlu_io_o_cpu_run_ack; // @[el2_dec.scala 550:29] - assign io_o_debug_mode_status = tlu_io_o_debug_mode_status; // @[el2_dec.scala 551:29] - assign io_mpc_debug_halt_ack = tlu_io_mpc_debug_halt_ack; // @[el2_dec.scala 552:29] - assign io_mpc_debug_run_ack = tlu_io_mpc_debug_run_ack; // @[el2_dec.scala 553:29] - assign io_debug_brkpt_status = tlu_io_debug_brkpt_status; // @[el2_dec.scala 554:29] - assign io_dec_tlu_meicurpl = tlu_io_dec_tlu_meicurpl; // @[el2_dec.scala 555:29] - assign io_dec_tlu_meipt = tlu_io_dec_tlu_meipt; // @[el2_dec.scala 556:29] - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = tlu_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec.scala 547:29] - assign io_dec_tlu_ic_diag_pkt_icache_dicawics = tlu_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec.scala 547:29] - assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = tlu_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec.scala 547:29] - assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = tlu_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec.scala 547:29] - assign io_dec_tlu_dbg_halted = tlu_io_dec_tlu_dbg_halted; // @[el2_dec.scala 538:28] - assign io_dec_tlu_debug_mode = tlu_io_dec_tlu_debug_mode; // @[el2_dec.scala 539:28] - assign io_dec_tlu_resume_ack = tlu_io_dec_tlu_resume_ack; // @[el2_dec.scala 540:28] - assign io_dec_tlu_flush_noredir_r = tlu_io_dec_tlu_flush_noredir_r; // @[el2_dec.scala 541:34] - assign io_dec_tlu_mpc_halted_only = tlu_io_dec_tlu_mpc_halted_only; // @[el2_dec.scala 542:34] - assign io_dec_tlu_flush_leak_one_r = tlu_io_dec_tlu_flush_leak_one_r; // @[el2_dec.scala 543:34] - assign io_dec_tlu_flush_err_r = tlu_io_dec_tlu_flush_err_r; // @[el2_dec.scala 544:34] - assign io_dec_tlu_meihap = tlu_io_dec_tlu_meihap; // @[el2_dec.scala 545:29] - assign io_dec_debug_wdata_rs1_d = instbuff_io_dec_debug_wdata_rs1_d; // @[el2_dec.scala 314:38] - assign io_dec_dbg_rddata = decode_io_dec_i0_wdata_r; // @[el2_dec.scala 600:21] - assign io_dec_dbg_cmd_done = tlu_io_dec_dbg_cmd_done; // @[el2_dec.scala 536:28] - assign io_dec_dbg_cmd_fail = tlu_io_dec_dbg_cmd_fail; // @[el2_dec.scala 537:28] - assign io_trigger_pkt_any_0_select = tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_match_pkt = tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_store = tlu_io_trigger_pkt_any_0_store; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_load = tlu_io_trigger_pkt_any_0_load; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_execute = tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_m = tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_0_tdata2 = tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_select = tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_match_pkt = tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_store = tlu_io_trigger_pkt_any_1_store; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_load = tlu_io_trigger_pkt_any_1_load; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_execute = tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_m = tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_1_tdata2 = tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_select = tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_match_pkt = tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_store = tlu_io_trigger_pkt_any_2_store; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_load = tlu_io_trigger_pkt_any_2_load; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_execute = tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_m = tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_2_tdata2 = tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_select = tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_match_pkt = tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_store = tlu_io_trigger_pkt_any_3_store; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_load = tlu_io_trigger_pkt_any_3_load; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_execute = tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_m = tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 546:29] - assign io_trigger_pkt_any_3_tdata2 = tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 546:29] - assign io_dec_tlu_force_halt = tlu_io_dec_tlu_force_halt; // @[el2_dec.scala 564:29] - assign io_dec_i0_rs1_en_d = decode_io_dec_i0_rs1_en_d; // @[el2_dec.scala 392:40] - assign io_dec_i0_rs2_en_d = decode_io_dec_i0_rs2_en_d; // @[el2_dec.scala 393:40] - assign io_gpr_i0_rs1_d = gpr_io_rd0; // @[el2_dec.scala 440:19] - assign io_gpr_i0_rs2_d = gpr_io_rd1; // @[el2_dec.scala 441:19] - assign io_dec_i0_immed_d = decode_io_dec_i0_immed_d; // @[el2_dec.scala 394:40] - assign io_dec_i0_br_immed_d = decode_io_dec_i0_br_immed_d; // @[el2_dec.scala 395:40] - assign io_i0_ap_land = decode_io_i0_ap_land; // @[el2_dec.scala 396:40] - assign io_i0_ap_lor = decode_io_i0_ap_lor; // @[el2_dec.scala 396:40] - assign io_i0_ap_lxor = decode_io_i0_ap_lxor; // @[el2_dec.scala 396:40] - assign io_i0_ap_sll = decode_io_i0_ap_sll; // @[el2_dec.scala 396:40] - assign io_i0_ap_srl = decode_io_i0_ap_srl; // @[el2_dec.scala 396:40] - assign io_i0_ap_sra = decode_io_i0_ap_sra; // @[el2_dec.scala 396:40] - assign io_i0_ap_beq = decode_io_i0_ap_beq; // @[el2_dec.scala 396:40] - assign io_i0_ap_bne = decode_io_i0_ap_bne; // @[el2_dec.scala 396:40] - assign io_i0_ap_blt = decode_io_i0_ap_blt; // @[el2_dec.scala 396:40] - assign io_i0_ap_bge = decode_io_i0_ap_bge; // @[el2_dec.scala 396:40] - assign io_i0_ap_add = decode_io_i0_ap_add; // @[el2_dec.scala 396:40] - assign io_i0_ap_sub = decode_io_i0_ap_sub; // @[el2_dec.scala 396:40] - assign io_i0_ap_slt = decode_io_i0_ap_slt; // @[el2_dec.scala 396:40] - assign io_i0_ap_unsign = decode_io_i0_ap_unsign; // @[el2_dec.scala 396:40] - assign io_i0_ap_jal = decode_io_i0_ap_jal; // @[el2_dec.scala 396:40] - assign io_i0_ap_predict_t = decode_io_i0_ap_predict_t; // @[el2_dec.scala 396:40] - assign io_i0_ap_predict_nt = decode_io_i0_ap_predict_nt; // @[el2_dec.scala 396:40] - assign io_i0_ap_csr_write = decode_io_i0_ap_csr_write; // @[el2_dec.scala 396:40] - assign io_i0_ap_csr_imm = decode_io_i0_ap_csr_imm; // @[el2_dec.scala 396:40] - assign io_dec_i0_alu_decode_d = decode_io_dec_i0_alu_decode_d; // @[el2_dec.scala 398:40] - assign io_dec_i0_select_pc_d = decode_io_dec_i0_select_pc_d; // @[el2_dec.scala 401:40] - assign io_dec_i0_pc_d = instbuff_io_dec_i0_pc_d; // @[el2_dec.scala 291:18] - assign io_dec_i0_rs1_bypass_en_d = decode_io_dec_i0_rs1_bypass_en_d; // @[el2_dec.scala 402:40] - assign io_dec_i0_rs2_bypass_en_d = decode_io_dec_i0_rs2_bypass_en_d; // @[el2_dec.scala 403:40] - assign io_dec_i0_rs1_bypass_data_d = decode_io_dec_i0_rs1_bypass_data_d; // @[el2_dec.scala 399:40] - assign io_dec_i0_rs2_bypass_data_d = decode_io_dec_i0_rs2_bypass_data_d; // @[el2_dec.scala 400:40] - assign io_lsu_p_valid = decode_io_lsu_p_valid; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_fast_int = decode_io_lsu_p_bits_fast_int; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_by = decode_io_lsu_p_bits_by; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_half = decode_io_lsu_p_bits_half; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_word = decode_io_lsu_p_bits_word; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_dword = 1'h0; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_load = decode_io_lsu_p_bits_load; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_store = decode_io_lsu_p_bits_store; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_unsign = decode_io_lsu_p_bits_unsign; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_dma = 1'h0; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_store_data_bypass_d = decode_io_lsu_p_bits_store_data_bypass_d; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_load_ldst_bypass_d = decode_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_dec.scala 404:40] - assign io_lsu_p_bits_store_data_bypass_m = 1'h0; // @[el2_dec.scala 404:40] - assign io_mul_p_valid = decode_io_mul_p_valid; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_rs1_sign = decode_io_mul_p_bits_rs1_sign; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_rs2_sign = decode_io_mul_p_bits_rs2_sign; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_low = decode_io_mul_p_bits_low; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_bext = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_bdep = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_clmul = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_clmulh = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_clmulr = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_grev = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_shfl = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_unshfl = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32_b = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32_h = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32_w = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32c_b = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32c_h = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_crc32c_w = 1'h0; // @[el2_dec.scala 405:40] - assign io_mul_p_bits_bfp = 1'h0; // @[el2_dec.scala 405:40] - assign io_div_p_valid = decode_io_div_p_valid; // @[el2_dec.scala 406:40] - assign io_div_p_bits_unsign = decode_io_div_p_bits_unsign; // @[el2_dec.scala 406:40] - assign io_div_p_bits_rem = decode_io_div_p_bits_rem; // @[el2_dec.scala 406:40] - assign io_dec_div_cancel = decode_io_dec_div_cancel; // @[el2_dec.scala 407:40] - assign io_dec_lsu_offset_d = decode_io_dec_lsu_offset_d; // @[el2_dec.scala 409:40] - assign io_dec_csr_ren_d = decode_io_dec_csr_ren_d; // @[el2_dec.scala 410:40] - assign io_dec_tlu_flush_lower_r = tlu_io_dec_tlu_flush_lower_r; // @[el2_dec.scala 560:34] - assign io_dec_tlu_flush_path_r = tlu_io_dec_tlu_flush_path_r; // @[el2_dec.scala 561:34] - assign io_dec_tlu_i0_kill_writeb_r = tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 559:34] - assign io_dec_tlu_fence_i_r = tlu_io_dec_tlu_fence_i_r; // @[el2_dec.scala 562:34] - assign io_pred_correct_npc_x = decode_io_pred_correct_npc_x; // @[el2_dec.scala 411:40] - assign io_dec_tlu_br0_r_pkt_valid = tlu_io_dec_tlu_br0_r_pkt_valid; // @[el2_dec.scala 557:42] - assign io_dec_tlu_br0_r_pkt_bits_hist = tlu_io_dec_tlu_br0_r_pkt_bits_hist; // @[el2_dec.scala 557:42] - assign io_dec_tlu_br0_r_pkt_bits_br_error = tlu_io_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_dec.scala 557:42] - assign io_dec_tlu_br0_r_pkt_bits_br_start_error = tlu_io_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_dec.scala 557:42] - assign io_dec_tlu_br0_r_pkt_bits_way = tlu_io_dec_tlu_br0_r_pkt_bits_way; // @[el2_dec.scala 557:42] - assign io_dec_tlu_br0_r_pkt_bits_middle = tlu_io_dec_tlu_br0_r_pkt_bits_middle; // @[el2_dec.scala 557:42] - assign io_dec_tlu_perfcnt0 = tlu_io_dec_tlu_perfcnt0; // @[el2_dec.scala 565:29] - assign io_dec_tlu_perfcnt1 = tlu_io_dec_tlu_perfcnt1; // @[el2_dec.scala 566:29] - assign io_dec_tlu_perfcnt2 = tlu_io_dec_tlu_perfcnt2; // @[el2_dec.scala 567:29] - assign io_dec_tlu_perfcnt3 = tlu_io_dec_tlu_perfcnt3; // @[el2_dec.scala 568:29] - assign io_dec_i0_predict_p_d_valid = decode_io_dec_i0_predict_p_d_valid; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_misp = 1'h0; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_ataken = 1'h0; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_boffset = 1'h0; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_pc4 = decode_io_dec_i0_predict_p_d_bits_pc4; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_hist = decode_io_dec_i0_predict_p_d_bits_hist; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_toffset = decode_io_dec_i0_predict_p_d_bits_toffset; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_br_error = decode_io_dec_i0_predict_p_d_bits_br_error; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_br_start_error = decode_io_dec_i0_predict_p_d_bits_br_start_error; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_prett = decode_io_dec_i0_predict_p_d_bits_prett; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_pcall = decode_io_dec_i0_predict_p_d_bits_pcall; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_pret = decode_io_dec_i0_predict_p_d_bits_pret; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_pja = decode_io_dec_i0_predict_p_d_bits_pja; // @[el2_dec.scala 412:40] - assign io_dec_i0_predict_p_d_bits_way = decode_io_dec_i0_predict_p_d_bits_way; // @[el2_dec.scala 412:40] - assign io_i0_predict_fghr_d = decode_io_i0_predict_fghr_d; // @[el2_dec.scala 413:40] - assign io_i0_predict_index_d = decode_io_i0_predict_index_d; // @[el2_dec.scala 414:40] - assign io_i0_predict_btag_d = decode_io_i0_predict_btag_d; // @[el2_dec.scala 415:40] - assign io_dec_lsu_valid_raw_d = decode_io_dec_lsu_valid_raw_d; // @[el2_dec.scala 408:40] - assign io_dec_tlu_mrac_ff = tlu_io_dec_tlu_mrac_ff; // @[el2_dec.scala 563:29] - assign io_dec_data_en = decode_io_dec_data_en; // @[el2_dec.scala 416:40] - assign io_dec_ctl_en = decode_io_dec_ctl_en; // @[el2_dec.scala 417:40] - assign io_rv_trace_pkt_rv_i_valid_ip = {tlu_io_dec_tlu_int_valid_wb1,_T_1}; // @[el2_dec.scala 592:33] - assign io_rv_trace_pkt_rv_i_insn_ip = decode_io_dec_i0_inst_wb1; // @[el2_dec.scala 590:32] - assign io_rv_trace_pkt_rv_i_address_ip = {decode_io_dec_i0_pc_wb1,1'h0}; // @[el2_dec.scala 591:35] - assign io_rv_trace_pkt_rv_i_exception_ip = {tlu_io_dec_tlu_int_valid_wb1,tlu_io_dec_tlu_i0_exc_valid_wb1}; // @[el2_dec.scala 593:37] - assign io_rv_trace_pkt_rv_i_ecause_ip = tlu_io_dec_tlu_exc_cause_wb1; // @[el2_dec.scala 594:34] - assign io_rv_trace_pkt_rv_i_interrupt_ip = {tlu_io_dec_tlu_int_valid_wb1,1'h0}; // @[el2_dec.scala 595:37] - assign io_rv_trace_pkt_rv_i_tval_ip = tlu_io_dec_tlu_mtval_wb1; // @[el2_dec.scala 596:32] - assign io_dec_tlu_external_ldfwd_disable = tlu_io_dec_tlu_external_ldfwd_disable; // @[el2_dec.scala 574:43] - assign io_dec_tlu_sideeffect_posted_disable = tlu_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec.scala 575:43] - assign io_dec_tlu_core_ecc_disable = tlu_io_dec_tlu_core_ecc_disable; // @[el2_dec.scala 576:43] - assign io_dec_tlu_bpred_disable = tlu_io_dec_tlu_bpred_disable; // @[el2_dec.scala 577:43] - assign io_dec_tlu_wb_coalescing_disable = tlu_io_dec_tlu_wb_coalescing_disable; // @[el2_dec.scala 578:43] - assign io_dec_tlu_dma_qos_prty = tlu_io_dec_tlu_dma_qos_prty; // @[el2_dec.scala 579:35] - assign io_dec_tlu_misc_clk_override = tlu_io_dec_tlu_misc_clk_override; // @[el2_dec.scala 580:35] - assign io_dec_tlu_ifu_clk_override = tlu_io_dec_tlu_ifu_clk_override; // @[el2_dec.scala 581:36] - assign io_dec_tlu_lsu_clk_override = tlu_io_dec_tlu_lsu_clk_override; // @[el2_dec.scala 582:36] - assign io_dec_tlu_bus_clk_override = tlu_io_dec_tlu_bus_clk_override; // @[el2_dec.scala 583:36] - assign io_dec_tlu_pic_clk_override = tlu_io_dec_tlu_pic_clk_override; // @[el2_dec.scala 584:36] - assign io_dec_tlu_dccm_clk_override = tlu_io_dec_tlu_dccm_clk_override; // @[el2_dec.scala 585:36] - assign io_dec_tlu_icm_clk_override = tlu_io_dec_tlu_icm_clk_override; // @[el2_dec.scala 586:36] - assign io_dec_tlu_i0_commit_cmt = tlu_io_dec_tlu_i0_commit_cmt; // @[el2_dec.scala 558:34] - assign instbuff_io_dbg_cmd_valid = io_dbg_cmd_valid; // @[el2_dec.scala 297:45] - assign instbuff_io_dbg_cmd_write = io_dbg_cmd_write; // @[el2_dec.scala 298:45] - assign instbuff_io_dbg_cmd_type = io_dbg_cmd_type; // @[el2_dec.scala 299:45] - assign instbuff_io_dbg_cmd_addr = io_dbg_cmd_addr; // @[el2_dec.scala 300:45] - assign instbuff_io_i0_brp_valid = io_i0_brp_valid; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_toffset = io_i0_brp_bits_toffset; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_hist = io_i0_brp_bits_hist; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_br_error = io_i0_brp_bits_br_error; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_br_start_error = io_i0_brp_bits_br_start_error; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_prett = io_i0_brp_bits_prett; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_way = io_i0_brp_bits_way; // @[el2_dec.scala 301:55] - assign instbuff_io_i0_brp_bits_ret = io_i0_brp_bits_ret; // @[el2_dec.scala 301:55] - assign instbuff_io_ifu_i0_bp_index = io_ifu_i0_bp_index; // @[el2_dec.scala 302:35] - assign instbuff_io_ifu_i0_bp_fghr = io_ifu_i0_bp_fghr; // @[el2_dec.scala 303:35] - assign instbuff_io_ifu_i0_bp_btag = io_ifu_i0_bp_btag; // @[el2_dec.scala 304:35] - assign instbuff_io_ifu_i0_pc4 = io_ifu_i0_pc4; // @[el2_dec.scala 305:35] - assign instbuff_io_ifu_i0_valid = io_ifu_i0_valid; // @[el2_dec.scala 306:35] - assign instbuff_io_ifu_i0_icaf = io_ifu_i0_icaf; // @[el2_dec.scala 307:35] - assign instbuff_io_ifu_i0_icaf_type = io_ifu_i0_icaf_type; // @[el2_dec.scala 308:35] - assign instbuff_io_ifu_i0_icaf_f1 = io_ifu_i0_icaf_f1; // @[el2_dec.scala 309:35] - assign instbuff_io_ifu_i0_dbecc = io_ifu_i0_dbecc; // @[el2_dec.scala 310:35] - assign instbuff_io_ifu_i0_instr = io_ifu_i0_instr; // @[el2_dec.scala 311:35] - assign instbuff_io_ifu_i0_pc = io_ifu_i0_pc; // @[el2_dec.scala 312:35] + assign io_dec_pause_state_cg = decode_io_dec_pause_state_cg; // @[el2_dec.scala 495:40] + assign io_o_cpu_halt_status = tlu_io_o_cpu_halt_status; // @[el2_dec.scala 637:29] + assign io_o_cpu_halt_ack = tlu_io_o_cpu_halt_ack; // @[el2_dec.scala 638:29] + assign io_o_cpu_run_ack = tlu_io_o_cpu_run_ack; // @[el2_dec.scala 639:29] + assign io_o_debug_mode_status = tlu_io_o_debug_mode_status; // @[el2_dec.scala 640:29] + assign io_mpc_debug_halt_ack = tlu_io_mpc_debug_halt_ack; // @[el2_dec.scala 641:29] + assign io_mpc_debug_run_ack = tlu_io_mpc_debug_run_ack; // @[el2_dec.scala 642:29] + assign io_debug_brkpt_status = tlu_io_debug_brkpt_status; // @[el2_dec.scala 643:29] + assign io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable = tlu_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec.scala 557:26] + assign io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable = tlu_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec.scala 557:26] + assign io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable = tlu_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec.scala 557:26] + assign io_dec_tlu_meicurpl = tlu_io_dec_tlu_meicurpl; // @[el2_dec.scala 644:29] + assign io_dec_tlu_meipt = tlu_io_dec_tlu_meipt; // @[el2_dec.scala 645:29] + assign io_dec_tlu_dbg_halted = tlu_io_dec_tlu_dbg_halted; // @[el2_dec.scala 627:28] + assign io_dec_tlu_debug_mode = tlu_io_dec_tlu_debug_mode; // @[el2_dec.scala 628:28] + assign io_dec_tlu_resume_ack = tlu_io_dec_tlu_resume_ack; // @[el2_dec.scala 629:28] + assign io_dec_tlu_mpc_halted_only = tlu_io_dec_tlu_mpc_halted_only; // @[el2_dec.scala 631:51] + assign io_dec_dbg_rddata = decode_io_dec_i0_wdata_r; // @[el2_dec.scala 684:21] + assign io_dec_dbg_cmd_done = tlu_io_dec_dbg_cmd_done; // @[el2_dec.scala 625:28] + assign io_dec_dbg_cmd_fail = tlu_io_dec_dbg_cmd_fail; // @[el2_dec.scala 626:28] + assign io_trigger_pkt_any_0_select = tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_match_pkt = tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_store = tlu_io_trigger_pkt_any_0_store; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_load = tlu_io_trigger_pkt_any_0_load; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_execute = tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_m = tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_0_tdata2 = tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_select = tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_match_pkt = tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_store = tlu_io_trigger_pkt_any_1_store; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_load = tlu_io_trigger_pkt_any_1_load; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_execute = tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_m = tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_1_tdata2 = tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_select = tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_match_pkt = tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_store = tlu_io_trigger_pkt_any_2_store; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_load = tlu_io_trigger_pkt_any_2_load; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_execute = tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_m = tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_2_tdata2 = tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_select = tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_match_pkt = tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_store = tlu_io_trigger_pkt_any_3_store; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_load = tlu_io_trigger_pkt_any_3_load; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_execute = tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_m = tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 635:29] + assign io_trigger_pkt_any_3_tdata2 = tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 635:29] + assign io_lsu_p_valid = decode_io_lsu_p_valid; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_fast_int = decode_io_lsu_p_bits_fast_int; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_by = decode_io_lsu_p_bits_by; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_half = decode_io_lsu_p_bits_half; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_word = decode_io_lsu_p_bits_word; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_dword = 1'h0; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_load = decode_io_lsu_p_bits_load; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_store = decode_io_lsu_p_bits_store; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_unsign = decode_io_lsu_p_bits_unsign; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_dma = 1'h0; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_store_data_bypass_d = decode_io_lsu_p_bits_store_data_bypass_d; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_load_ldst_bypass_d = decode_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_dec.scala 481:40] + assign io_lsu_p_bits_store_data_bypass_m = 1'h0; // @[el2_dec.scala 481:40] + assign io_dec_lsu_offset_d = decode_io_dec_lsu_offset_d; // @[el2_dec.scala 486:40] + assign io_dec_tlu_i0_kill_writeb_r = tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 648:34] + assign io_dec_tlu_perfcnt0 = tlu_io_dec_tlu_perfcnt0; // @[el2_dec.scala 654:29] + assign io_dec_tlu_perfcnt1 = tlu_io_dec_tlu_perfcnt1; // @[el2_dec.scala 655:29] + assign io_dec_tlu_perfcnt2 = tlu_io_dec_tlu_perfcnt2; // @[el2_dec.scala 656:29] + assign io_dec_tlu_perfcnt3 = tlu_io_dec_tlu_perfcnt3; // @[el2_dec.scala 657:29] + assign io_dec_lsu_valid_raw_d = decode_io_dec_lsu_valid_raw_d; // @[el2_dec.scala 485:40] + assign io_rv_trace_pkt_rv_i_valid_ip = {tlu_io_dec_tlu_int_valid_wb1,_T_1}; // @[el2_dec.scala 676:33] + assign io_rv_trace_pkt_rv_i_insn_ip = decode_io_dec_i0_inst_wb1; // @[el2_dec.scala 674:32] + assign io_rv_trace_pkt_rv_i_address_ip = {decode_io_dec_i0_pc_wb1,1'h0}; // @[el2_dec.scala 675:35] + assign io_rv_trace_pkt_rv_i_exception_ip = {tlu_io_dec_tlu_int_valid_wb1,tlu_io_dec_tlu_i0_exc_valid_wb1}; // @[el2_dec.scala 677:37] + assign io_rv_trace_pkt_rv_i_ecause_ip = tlu_io_dec_tlu_exc_cause_wb1; // @[el2_dec.scala 678:34] + assign io_rv_trace_pkt_rv_i_interrupt_ip = {tlu_io_dec_tlu_int_valid_wb1,1'h0}; // @[el2_dec.scala 679:37] + assign io_rv_trace_pkt_rv_i_tval_ip = tlu_io_dec_tlu_mtval_wb1; // @[el2_dec.scala 680:32] + assign io_dec_tlu_dma_qos_prty = tlu_io_dec_tlu_dma_qos_prty; // @[el2_dec.scala 663:35] + assign io_dec_tlu_misc_clk_override = tlu_io_dec_tlu_misc_clk_override; // @[el2_dec.scala 664:35] + assign io_dec_tlu_ifu_clk_override = tlu_io_dec_tlu_ifu_clk_override; // @[el2_dec.scala 665:36] + assign io_dec_tlu_lsu_clk_override = tlu_io_dec_tlu_lsu_clk_override; // @[el2_dec.scala 666:36] + assign io_dec_tlu_bus_clk_override = tlu_io_dec_tlu_bus_clk_override; // @[el2_dec.scala 667:36] + assign io_dec_tlu_pic_clk_override = tlu_io_dec_tlu_pic_clk_override; // @[el2_dec.scala 668:36] + assign io_dec_tlu_dccm_clk_override = tlu_io_dec_tlu_dccm_clk_override; // @[el2_dec.scala 669:36] + assign io_dec_tlu_icm_clk_override = tlu_io_dec_tlu_icm_clk_override; // @[el2_dec.scala 670:36] + assign io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d = decode_io_dec_aln_dec_i0_decode_d; // @[el2_dec.scala 399:21] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_lower_wb = tlu_io_tlu_mem_dec_tlu_flush_lower_wb; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb = tlu_io_tlu_mem_dec_tlu_flush_err_wb; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt = tlu_io_tlu_mem_dec_tlu_i0_commit_cmt; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_force_halt = tlu_io_tlu_mem_dec_tlu_force_halt; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_fence_i_wb = tlu_io_tlu_mem_dec_tlu_fence_i_wb; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata = tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics = tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid = tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid = tlu_io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable = tlu_io_tlu_mem_dec_tlu_core_ecc_disable; // @[el2_dec.scala 525:18] + assign io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb = tlu_io_tlu_ifc_dec_tlu_flush_noredir_wb; // @[el2_dec.scala 526:18] + assign io_ifu_dec_dec_ifc_dec_tlu_mrac_ff = tlu_io_tlu_ifc_dec_tlu_mrac_ff; // @[el2_dec.scala 526:18] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_valid = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_valid; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_hist = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_way = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_way; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_middle = tlu_io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb = tlu_io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb = tlu_io_tlu_bp_dec_tlu_flush_leak_one_wb; // @[el2_dec.scala 527:17] + assign io_ifu_dec_dec_bp_dec_tlu_bpred_disable = tlu_io_tlu_bp_dec_tlu_bpred_disable; // @[el2_dec.scala 527:17] + assign io_dec_exu_dec_alu_dec_i0_alu_decode_d = decode_io_dec_alu_dec_i0_alu_decode_d; // @[el2_dec.scala 401:20] + assign io_dec_exu_dec_alu_dec_csr_ren_d = decode_io_dec_alu_dec_csr_ren_d; // @[el2_dec.scala 401:20] + assign io_dec_exu_dec_alu_dec_i0_br_immed_d = decode_io_dec_alu_dec_i0_br_immed_d; // @[el2_dec.scala 401:20] + assign io_dec_exu_dec_div_div_p_valid = decode_io_dec_div_div_p_valid; // @[el2_dec.scala 402:20] + assign io_dec_exu_dec_div_div_p_bits_unsign = decode_io_dec_div_div_p_bits_unsign; // @[el2_dec.scala 402:20] + assign io_dec_exu_dec_div_div_p_bits_rem = decode_io_dec_div_div_p_bits_rem; // @[el2_dec.scala 402:20] + assign io_dec_exu_dec_div_dec_div_cancel = decode_io_dec_div_dec_div_cancel; // @[el2_dec.scala 402:20] + assign io_dec_exu_decode_exu_dec_data_en = decode_io_decode_exu_dec_data_en; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_ctl_en = decode_io_decode_exu_dec_ctl_en; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_land = decode_io_decode_exu_i0_ap_land; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_lor = decode_io_decode_exu_i0_ap_lor; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_lxor = decode_io_decode_exu_i0_ap_lxor; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_sll = decode_io_decode_exu_i0_ap_sll; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_srl = decode_io_decode_exu_i0_ap_srl; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_sra = decode_io_decode_exu_i0_ap_sra; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_beq = decode_io_decode_exu_i0_ap_beq; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_bne = decode_io_decode_exu_i0_ap_bne; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_blt = decode_io_decode_exu_i0_ap_blt; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_bge = decode_io_decode_exu_i0_ap_bge; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_add = decode_io_decode_exu_i0_ap_add; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_sub = decode_io_decode_exu_i0_ap_sub; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_slt = decode_io_decode_exu_i0_ap_slt; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_unsign = decode_io_decode_exu_i0_ap_unsign; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_jal = decode_io_decode_exu_i0_ap_jal; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_predict_t = decode_io_decode_exu_i0_ap_predict_t; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_predict_nt = decode_io_decode_exu_i0_ap_predict_nt; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_csr_write = decode_io_decode_exu_i0_ap_csr_write; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_ap_csr_imm = decode_io_decode_exu_i0_ap_csr_imm; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_valid = decode_io_decode_exu_dec_i0_predict_p_d_valid; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_misp = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_ataken = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_boffset = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pc4 = decode_io_decode_exu_dec_i0_predict_p_d_bits_pc4; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_hist = decode_io_decode_exu_dec_i0_predict_p_d_bits_hist; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_toffset = decode_io_decode_exu_dec_i0_predict_p_d_bits_toffset; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_error = decode_io_decode_exu_dec_i0_predict_p_d_bits_br_error; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_br_start_error = decode_io_decode_exu_dec_i0_predict_p_d_bits_br_start_error; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_prett = decode_io_decode_exu_dec_i0_predict_p_d_bits_prett; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pcall = decode_io_decode_exu_dec_i0_predict_p_d_bits_pcall; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pret = decode_io_decode_exu_dec_i0_predict_p_d_bits_pret; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_pja = decode_io_decode_exu_dec_i0_predict_p_d_bits_pja; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_predict_p_d_bits_way = decode_io_decode_exu_dec_i0_predict_p_d_bits_way; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_predict_fghr_d = decode_io_decode_exu_i0_predict_fghr_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_predict_index_d = decode_io_decode_exu_i0_predict_index_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_i0_predict_btag_d = decode_io_decode_exu_i0_predict_btag_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs1_en_d = decode_io_decode_exu_dec_i0_rs1_en_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs2_en_d = decode_io_decode_exu_dec_i0_rs2_en_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_immed_d = decode_io_decode_exu_dec_i0_immed_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs1_bypass_data_d = decode_io_decode_exu_dec_i0_rs1_bypass_data_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs2_bypass_data_d = decode_io_decode_exu_dec_i0_rs2_bypass_data_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_select_pc_d = decode_io_decode_exu_dec_i0_select_pc_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs1_bypass_en_d = decode_io_decode_exu_dec_i0_rs1_bypass_en_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_i0_rs2_bypass_en_d = decode_io_decode_exu_dec_i0_rs2_bypass_en_d; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_valid = decode_io_decode_exu_mul_p_valid; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_rs1_sign = decode_io_decode_exu_mul_p_bits_rs1_sign; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_rs2_sign = decode_io_decode_exu_mul_p_bits_rs2_sign; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_low = decode_io_decode_exu_mul_p_bits_low; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_bext = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_bdep = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_clmul = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_clmulh = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_clmulr = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_grev = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_shfl = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_unshfl = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32_b = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32_h = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32_w = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32c_b = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32c_h = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_crc32c_w = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_mul_p_bits_bfp = 1'h0; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_pred_correct_npc_x = decode_io_decode_exu_pred_correct_npc_x; // @[el2_dec.scala 400:23] + assign io_dec_exu_decode_exu_dec_extint_stall = decode_io_decode_exu_dec_extint_stall; // @[el2_dec.scala 400:23] + assign io_dec_exu_tlu_exu_dec_tlu_meihap = tlu_io_tlu_exu_dec_tlu_meihap; // @[el2_dec.scala 528:18] + assign io_dec_exu_tlu_exu_dec_tlu_flush_lower_r = tlu_io_tlu_exu_dec_tlu_flush_lower_r; // @[el2_dec.scala 528:18] + assign io_dec_exu_tlu_exu_dec_tlu_flush_path_r = tlu_io_tlu_exu_dec_tlu_flush_path_r; // @[el2_dec.scala 528:18] + assign io_dec_exu_ib_exu_dec_i0_pc_d = instbuff_io_ib_exu_dec_i0_pc_d; // @[el2_dec.scala 365:22] + assign io_dec_exu_ib_exu_dec_debug_wdata_rs1_d = instbuff_io_ib_exu_dec_debug_wdata_rs1_d; // @[el2_dec.scala 365:22] + assign io_dec_exu_gpr_exu_gpr_i0_rs1_d = gpr_io_gpr_exu_gpr_i0_rs1_d; // @[el2_dec.scala 517:22] + assign io_dec_exu_gpr_exu_gpr_i0_rs2_d = gpr_io_gpr_exu_gpr_i0_rs2_d; // @[el2_dec.scala 517:22] + assign instbuff_io_dbg_cmd_valid = io_dbg_cmd_valid; // @[el2_dec.scala 366:45] + assign instbuff_io_dbg_cmd_write = io_dbg_cmd_write; // @[el2_dec.scala 367:45] + assign instbuff_io_dbg_cmd_type = io_dbg_cmd_type; // @[el2_dec.scala 368:45] + assign instbuff_io_dbg_cmd_addr = io_dbg_cmd_addr; // @[el2_dec.scala 369:45] + assign instbuff_io_ifu_ib_ifu_i0_icaf = io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_icaf_type = io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_type; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_icaf_f1 = io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_f1; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_dbecc = io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_bp_index = io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_index; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_bp_fghr = io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_fghr; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_bp_btag = io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_btag; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_valid = io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_instr = io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_pc = io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_ifu_i0_pc4 = io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_valid = io_ifu_dec_dec_aln_aln_ib_i0_brp_valid; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_toffset = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_hist = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_br_error = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_br_start_error = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_prett = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_prett; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_way = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_way; // @[el2_dec.scala 364:22] + assign instbuff_io_ifu_ib_i0_brp_bits_ret = io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret; // @[el2_dec.scala 364:22] assign decode_clock = clock; assign decode_reset = reset; - assign decode_io_dec_tlu_flush_extint = tlu_io_dec_tlu_flush_extint; // @[el2_dec.scala 330:48] - assign decode_io_dec_tlu_force_halt = tlu_io_dec_tlu_force_halt; // @[el2_dec.scala 331:48] - assign decode_io_ifu_i0_cinst = io_ifu_i0_cinst; // @[el2_dec.scala 332:48] - assign decode_io_lsu_nonblock_load_valid_m = io_lsu_nonblock_load_valid_m; // @[el2_dec.scala 333:48] - assign decode_io_lsu_nonblock_load_tag_m = io_lsu_nonblock_load_tag_m; // @[el2_dec.scala 334:48] - assign decode_io_lsu_nonblock_load_inv_r = io_lsu_nonblock_load_inv_r; // @[el2_dec.scala 335:48] - assign decode_io_lsu_nonblock_load_inv_tag_r = io_lsu_nonblock_load_inv_tag_r; // @[el2_dec.scala 336:48] - assign decode_io_lsu_nonblock_load_data_valid = io_lsu_nonblock_load_data_valid; // @[el2_dec.scala 337:48] - assign decode_io_lsu_nonblock_load_data_error = io_lsu_nonblock_load_data_error; // @[el2_dec.scala 338:48] - assign decode_io_lsu_nonblock_load_data_tag = io_lsu_nonblock_load_data_tag; // @[el2_dec.scala 339:48] - assign decode_io_lsu_nonblock_load_data = io_lsu_nonblock_load_data; // @[el2_dec.scala 340:48] - assign decode_io_dec_i0_trigger_match_d = dec_trigger_io_dec_i0_trigger_match_d; // @[el2_dec.scala 341:48] - assign decode_io_dec_tlu_wr_pause_r = tlu_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 342:48] - assign decode_io_dec_tlu_pipelining_disable = tlu_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 343:48] - assign decode_io_lsu_trigger_match_m = io_lsu_trigger_match_m; // @[el2_dec.scala 344:48] - assign decode_io_lsu_pmu_misaligned_m = io_lsu_pmu_bus_misaligned; // @[el2_dec.scala 345:48] - assign decode_io_dec_tlu_debug_stall = tlu_io_dec_tlu_debug_stall; // @[el2_dec.scala 346:48] - assign decode_io_dec_tlu_flush_leak_one_r = tlu_io_dec_tlu_flush_leak_one_r; // @[el2_dec.scala 347:48] - assign decode_io_dec_debug_fence_d = instbuff_io_dec_debug_fence_d; // @[el2_dec.scala 348:48] - assign decode_io_dbg_cmd_wrdata = io_dbg_cmd_wrdata; // @[el2_dec.scala 349:48] - assign decode_io_dec_i0_icaf_d = instbuff_io_dec_i0_icaf_d; // @[el2_dec.scala 350:48] - assign decode_io_dec_i0_icaf_f1_d = instbuff_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 351:48] - assign decode_io_dec_i0_icaf_type_d = instbuff_io_dec_i0_icaf_type_d; // @[el2_dec.scala 352:48] - assign decode_io_dec_i0_dbecc_d = instbuff_io_dec_i0_dbecc_d; // @[el2_dec.scala 353:48] - assign decode_io_dec_i0_brp_valid = instbuff_io_dec_i0_brp_valid; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_toffset = instbuff_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_hist = instbuff_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_br_error = instbuff_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_br_start_error = instbuff_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_prett = instbuff_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_way = instbuff_io_dec_i0_brp_bits_way; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_brp_bits_ret = instbuff_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 354:48] - assign decode_io_dec_i0_bp_index = instbuff_io_dec_i0_bp_index; // @[el2_dec.scala 355:48] - assign decode_io_dec_i0_bp_fghr = instbuff_io_dec_i0_bp_fghr; // @[el2_dec.scala 356:48] - assign decode_io_dec_i0_bp_btag = instbuff_io_dec_i0_bp_btag; // @[el2_dec.scala 357:48] - assign decode_io_lsu_idle_any = io_lsu_idle_any; // @[el2_dec.scala 359:48] - assign decode_io_lsu_load_stall_any = io_lsu_load_stall_any; // @[el2_dec.scala 360:48] - assign decode_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec.scala 361:48] - assign decode_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec.scala 362:48] - assign decode_io_exu_div_wren = io_exu_div_wren; // @[el2_dec.scala 363:48] - assign decode_io_dec_tlu_i0_kill_writeb_wb = tlu_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 364:48] - assign decode_io_dec_tlu_flush_lower_wb = tlu_io_dec_tlu_flush_lower_wb; // @[el2_dec.scala 365:48] - assign decode_io_dec_tlu_i0_kill_writeb_r = tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 366:48] - assign decode_io_dec_tlu_flush_lower_r = tlu_io_dec_tlu_flush_lower_r; // @[el2_dec.scala 367:48] - assign decode_io_dec_tlu_flush_pause_r = tlu_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 368:48] - assign decode_io_dec_tlu_presync_d = tlu_io_dec_tlu_presync_d; // @[el2_dec.scala 369:48] - assign decode_io_dec_tlu_postsync_d = tlu_io_dec_tlu_postsync_d; // @[el2_dec.scala 370:48] - assign decode_io_dec_i0_pc4_d = instbuff_io_dec_i0_pc4_d; // @[el2_dec.scala 371:48] - assign decode_io_dec_csr_rddata_d = tlu_io_dec_csr_rddata_d; // @[el2_dec.scala 372:48] - assign decode_io_dec_csr_legal_d = tlu_io_dec_csr_legal_d; // @[el2_dec.scala 373:48] - assign decode_io_exu_csr_rs1_x = io_exu_csr_rs1_x; // @[el2_dec.scala 374:48] - assign decode_io_lsu_result_m = io_lsu_result_m; // @[el2_dec.scala 375:48] - assign decode_io_lsu_result_corr_r = io_lsu_result_corr_r; // @[el2_dec.scala 376:48] - assign decode_io_exu_flush_final = io_exu_flush_final; // @[el2_dec.scala 377:48] - assign decode_io_exu_i0_pc_x = io_exu_i0_pc_x; // @[el2_dec.scala 378:48] - assign decode_io_dec_i0_instr_d = instbuff_io_dec_i0_instr_d; // @[el2_dec.scala 379:48] - assign decode_io_dec_ib0_valid_d = instbuff_io_dec_ib0_valid_d; // @[el2_dec.scala 380:48] - assign decode_io_exu_i0_result_x = io_exu_i0_result_x; // @[el2_dec.scala 381:48] - assign decode_io_free_clk = io_free_clk; // @[el2_dec.scala 383:48] - assign decode_io_active_clk = io_active_clk; // @[el2_dec.scala 384:48] - assign decode_io_clk_override = tlu_io_dec_tlu_dec_clk_override; // @[el2_dec.scala 385:48] - assign decode_io_scan_mode = io_scan_mode; // @[el2_dec.scala 387:48] + assign decode_io_decode_exu_exu_i0_result_x = io_dec_exu_decode_exu_exu_i0_result_x; // @[el2_dec.scala 400:23] + assign decode_io_decode_exu_exu_csr_rs1_x = io_dec_exu_decode_exu_exu_csr_rs1_x; // @[el2_dec.scala 400:23] + assign decode_io_dec_alu_exu_flush_final = io_dec_exu_dec_alu_exu_flush_final; // @[el2_dec.scala 401:20] + assign decode_io_dec_alu_exu_i0_pc_x = io_dec_exu_dec_alu_exu_i0_pc_x; // @[el2_dec.scala 401:20] + assign decode_io_dctl_busbuff_lsu_nonblock_load_valid_m = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_tag_m = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_inv_r = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_data_valid = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_data_error = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_data_tag = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag; // @[el2_dec.scala 406:26] + assign decode_io_dctl_busbuff_lsu_nonblock_load_data = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data; // @[el2_dec.scala 406:26] + assign decode_io_dec_tlu_flush_extint = tlu_io_dec_tlu_flush_extint; // @[el2_dec.scala 403:48] + assign decode_io_dec_tlu_force_halt = tlu_io_tlu_mem_dec_tlu_force_halt; // @[el2_dec.scala 404:48] + assign decode_io_dec_i0_trigger_match_d = dec_trigger_io_dec_i0_trigger_match_d; // @[el2_dec.scala 415:48] + assign decode_io_dec_tlu_wr_pause_r = tlu_io_dec_tlu_wr_pause_r; // @[el2_dec.scala 416:48] + assign decode_io_dec_tlu_pipelining_disable = tlu_io_dec_tlu_pipelining_disable; // @[el2_dec.scala 417:48] + assign decode_io_lsu_trigger_match_m = io_lsu_trigger_match_m; // @[el2_dec.scala 418:48] + assign decode_io_lsu_pmu_misaligned_m = io_lsu_pmu_misaligned_m; // @[el2_dec.scala 419:48] + assign decode_io_dec_tlu_debug_stall = tlu_io_dec_tlu_debug_stall; // @[el2_dec.scala 420:48] + assign decode_io_dec_tlu_flush_leak_one_r = tlu_io_tlu_bp_dec_tlu_flush_leak_one_wb; // @[el2_dec.scala 421:48] + assign decode_io_dec_debug_fence_d = instbuff_io_dec_debug_fence_d; // @[el2_dec.scala 422:48] + assign decode_io_dbg_cmd_wrdata = io_dbg_cmd_wrdata; // @[el2_dec.scala 423:48] + assign decode_io_dec_i0_icaf_d = instbuff_io_dec_i0_icaf_d; // @[el2_dec.scala 424:48] + assign decode_io_dec_i0_icaf_f1_d = instbuff_io_dec_i0_icaf_f1_d; // @[el2_dec.scala 425:48] + assign decode_io_dec_i0_icaf_type_d = instbuff_io_dec_i0_icaf_type_d; // @[el2_dec.scala 426:48] + assign decode_io_dec_i0_dbecc_d = instbuff_io_dec_i0_dbecc_d; // @[el2_dec.scala 427:48] + assign decode_io_dec_i0_brp_valid = instbuff_io_dec_i0_brp_valid; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_toffset = instbuff_io_dec_i0_brp_bits_toffset; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_hist = instbuff_io_dec_i0_brp_bits_hist; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_br_error = instbuff_io_dec_i0_brp_bits_br_error; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_br_start_error = instbuff_io_dec_i0_brp_bits_br_start_error; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_prett = instbuff_io_dec_i0_brp_bits_prett; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_way = instbuff_io_dec_i0_brp_bits_way; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_brp_bits_ret = instbuff_io_dec_i0_brp_bits_ret; // @[el2_dec.scala 428:48] + assign decode_io_dec_i0_bp_index = instbuff_io_dec_i0_bp_index; // @[el2_dec.scala 429:48] + assign decode_io_dec_i0_bp_fghr = instbuff_io_dec_i0_bp_fghr; // @[el2_dec.scala 430:48] + assign decode_io_dec_i0_bp_btag = instbuff_io_dec_i0_bp_btag; // @[el2_dec.scala 431:48] + assign decode_io_lsu_idle_any = io_lsu_idle_any; // @[el2_dec.scala 433:48] + assign decode_io_lsu_load_stall_any = io_lsu_load_stall_any; // @[el2_dec.scala 434:48] + assign decode_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec.scala 435:48] + assign decode_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec.scala 436:48] + assign decode_io_exu_div_wren = io_exu_div_wren; // @[el2_dec.scala 437:48] + assign decode_io_dec_tlu_i0_kill_writeb_wb = tlu_io_dec_tlu_i0_kill_writeb_wb; // @[el2_dec.scala 438:48] + assign decode_io_dec_tlu_flush_lower_wb = tlu_io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec.scala 439:48] + assign decode_io_dec_tlu_i0_kill_writeb_r = tlu_io_dec_tlu_i0_kill_writeb_r; // @[el2_dec.scala 440:48] + assign decode_io_dec_tlu_flush_lower_r = tlu_io_tlu_exu_dec_tlu_flush_lower_r; // @[el2_dec.scala 441:48] + assign decode_io_dec_tlu_flush_pause_r = tlu_io_dec_tlu_flush_pause_r; // @[el2_dec.scala 442:48] + assign decode_io_dec_tlu_presync_d = tlu_io_dec_tlu_presync_d; // @[el2_dec.scala 443:48] + assign decode_io_dec_tlu_postsync_d = tlu_io_dec_tlu_postsync_d; // @[el2_dec.scala 444:48] + assign decode_io_dec_i0_pc4_d = instbuff_io_dec_i0_pc4_d; // @[el2_dec.scala 445:48] + assign decode_io_dec_csr_rddata_d = tlu_io_dec_csr_rddata_d; // @[el2_dec.scala 446:48] + assign decode_io_dec_csr_legal_d = tlu_io_dec_csr_legal_d; // @[el2_dec.scala 447:48] + assign decode_io_lsu_result_m = io_lsu_result_m; // @[el2_dec.scala 449:48] + assign decode_io_lsu_result_corr_r = io_lsu_result_corr_r; // @[el2_dec.scala 450:48] + assign decode_io_dec_i0_instr_d = instbuff_io_dec_i0_instr_d; // @[el2_dec.scala 453:48] + assign decode_io_dec_ib0_valid_d = instbuff_io_dec_ib0_valid_d; // @[el2_dec.scala 454:48] + assign decode_io_free_clk = io_free_clk; // @[el2_dec.scala 457:48] + assign decode_io_active_clk = io_active_clk; // @[el2_dec.scala 458:48] + assign decode_io_clk_override = tlu_io_dec_tlu_dec_clk_override; // @[el2_dec.scala 459:48] + assign decode_io_scan_mode = io_scan_mode; // @[el2_dec.scala 461:48] + assign decode_io_dec_aln_ifu_i0_cinst = io_ifu_dec_dec_aln_aln_dec_ifu_i0_cinst; // @[el2_dec.scala 399:21] assign gpr_clock = clock; assign gpr_reset = reset; - assign gpr_io_raddr0 = decode_io_dec_i0_rs1_d; // @[el2_dec.scala 425:23] - assign gpr_io_raddr1 = decode_io_dec_i0_rs2_d; // @[el2_dec.scala 426:23] - assign gpr_io_wen0 = decode_io_dec_i0_wen_r; // @[el2_dec.scala 427:23] - assign gpr_io_waddr0 = decode_io_dec_i0_waddr_r; // @[el2_dec.scala 428:23] - assign gpr_io_wd0 = decode_io_dec_i0_wdata_r; // @[el2_dec.scala 429:23] - assign gpr_io_wen1 = decode_io_dec_nonblock_load_wen; // @[el2_dec.scala 430:23] - assign gpr_io_waddr1 = decode_io_dec_nonblock_load_waddr; // @[el2_dec.scala 431:23] - assign gpr_io_wd1 = io_lsu_nonblock_load_data; // @[el2_dec.scala 432:23] - assign gpr_io_wen2 = io_exu_div_wren; // @[el2_dec.scala 433:23] - assign gpr_io_waddr2 = decode_io_div_waddr_wb; // @[el2_dec.scala 434:23] - assign gpr_io_wd2 = io_exu_div_result; // @[el2_dec.scala 435:23] - assign gpr_io_scan_mode = io_scan_mode; // @[el2_dec.scala 438:23] + assign gpr_io_raddr0 = decode_io_dec_i0_rs1_d; // @[el2_dec.scala 502:23] + assign gpr_io_raddr1 = decode_io_dec_i0_rs2_d; // @[el2_dec.scala 503:23] + assign gpr_io_wen0 = decode_io_dec_i0_wen_r; // @[el2_dec.scala 504:23] + assign gpr_io_waddr0 = decode_io_dec_i0_waddr_r; // @[el2_dec.scala 505:23] + assign gpr_io_wd0 = decode_io_dec_i0_wdata_r; // @[el2_dec.scala 506:23] + assign gpr_io_wen1 = decode_io_dec_nonblock_load_wen; // @[el2_dec.scala 507:23] + assign gpr_io_waddr1 = decode_io_dec_nonblock_load_waddr; // @[el2_dec.scala 508:23] + assign gpr_io_wd1 = io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data; // @[el2_dec.scala 509:23] + assign gpr_io_wen2 = io_exu_div_wren; // @[el2_dec.scala 510:23] + assign gpr_io_waddr2 = decode_io_div_waddr_wb; // @[el2_dec.scala 511:23] + assign gpr_io_wd2 = io_exu_div_result; // @[el2_dec.scala 512:23] + assign gpr_io_scan_mode = io_scan_mode; // @[el2_dec.scala 515:23] assign tlu_clock = clock; assign tlu_reset = reset; - assign tlu_io_active_clk = io_active_clk; // @[el2_dec.scala 450:45] - assign tlu_io_free_clk = io_free_clk; // @[el2_dec.scala 451:45] - assign tlu_io_scan_mode = io_scan_mode; // @[el2_dec.scala 453:45] - assign tlu_io_rst_vec = io_rst_vec; // @[el2_dec.scala 454:45] - assign tlu_io_nmi_int = io_nmi_int; // @[el2_dec.scala 455:45] - assign tlu_io_nmi_vec = io_nmi_vec; // @[el2_dec.scala 456:45] - assign tlu_io_i_cpu_halt_req = io_i_cpu_halt_req; // @[el2_dec.scala 457:45] - assign tlu_io_i_cpu_run_req = io_i_cpu_run_req; // @[el2_dec.scala 458:45] - assign tlu_io_lsu_fastint_stall_any = io_lsu_fastint_stall_any; // @[el2_dec.scala 459:45] - assign tlu_io_ifu_pmu_instr_aligned = io_ifu_pmu_instr_aligned; // @[el2_dec.scala 460:45] - assign tlu_io_ifu_pmu_fetch_stall = io_ifu_pmu_fetch_stall; // @[el2_dec.scala 461:45] - assign tlu_io_ifu_pmu_ic_miss = io_ifu_pmu_ic_miss; // @[el2_dec.scala 462:45] - assign tlu_io_ifu_pmu_ic_hit = io_ifu_pmu_ic_hit; // @[el2_dec.scala 463:45] - assign tlu_io_ifu_pmu_bus_error = io_ifu_pmu_bus_error; // @[el2_dec.scala 464:45] - assign tlu_io_ifu_pmu_bus_busy = io_ifu_pmu_bus_busy; // @[el2_dec.scala 465:45] - assign tlu_io_ifu_pmu_bus_trxn = io_ifu_pmu_bus_trxn; // @[el2_dec.scala 466:45] - assign tlu_io_dec_pmu_instr_decoded = decode_io_dec_pmu_instr_decoded; // @[el2_dec.scala 467:45] - assign tlu_io_dec_pmu_decode_stall = decode_io_dec_pmu_decode_stall; // @[el2_dec.scala 468:45] - assign tlu_io_dec_pmu_presync_stall = decode_io_dec_pmu_presync_stall; // @[el2_dec.scala 469:45] - assign tlu_io_dec_pmu_postsync_stall = decode_io_dec_pmu_postsync_stall; // @[el2_dec.scala 470:45] - assign tlu_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec.scala 471:45] - assign tlu_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec.scala 472:45] - assign tlu_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec.scala 473:45] - assign tlu_io_exu_pmu_i0_br_misp = io_exu_pmu_i0_br_misp; // @[el2_dec.scala 474:45] - assign tlu_io_exu_pmu_i0_br_ataken = io_exu_pmu_i0_br_ataken; // @[el2_dec.scala 475:45] - assign tlu_io_exu_pmu_i0_pc4 = io_exu_pmu_i0_pc4; // @[el2_dec.scala 476:45] - assign tlu_io_lsu_pmu_bus_trxn = io_lsu_pmu_bus_trxn; // @[el2_dec.scala 477:45] - assign tlu_io_lsu_pmu_bus_misaligned = io_lsu_pmu_bus_misaligned; // @[el2_dec.scala 478:45] - assign tlu_io_lsu_pmu_bus_error = io_lsu_pmu_bus_error; // @[el2_dec.scala 479:45] - assign tlu_io_lsu_pmu_bus_busy = io_lsu_pmu_bus_busy; // @[el2_dec.scala 480:45] - assign tlu_io_lsu_pmu_load_external_m = io_lsu_pmu_load_external_m; // @[el2_dec.scala 481:45] - assign tlu_io_lsu_pmu_store_external_m = io_lsu_pmu_store_external_m; // @[el2_dec.scala 482:45] - assign tlu_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec.scala 483:45] - assign tlu_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec.scala 484:45] - assign tlu_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec.scala 485:45] - assign tlu_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec.scala 486:45] - assign tlu_io_lsu_fir_addr = io_lsu_fir_addr; // @[el2_dec.scala 487:45] - assign tlu_io_lsu_fir_error = io_lsu_fir_error; // @[el2_dec.scala 488:45] - assign tlu_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec.scala 489:45] - assign tlu_io_lsu_error_pkt_r_valid = io_lsu_error_pkt_r_valid; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_error_pkt_r_bits_single_ecc_error = io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_error_pkt_r_bits_inst_type = io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_error_pkt_r_bits_exc_type = io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_error_pkt_r_bits_addr = io_lsu_error_pkt_r_bits_addr; // @[el2_dec.scala 490:45] - assign tlu_io_lsu_single_ecc_error_incr = io_lsu_single_ecc_error_incr; // @[el2_dec.scala 491:45] - assign tlu_io_dec_pause_state = decode_io_dec_pause_state; // @[el2_dec.scala 492:45] - assign tlu_io_lsu_imprecise_error_store_any = io_lsu_imprecise_error_store_any; // @[el2_dec.scala 493:45] - assign tlu_io_lsu_imprecise_error_load_any = io_lsu_imprecise_error_load_any; // @[el2_dec.scala 494:45] - assign tlu_io_lsu_imprecise_error_addr_any = io_lsu_imprecise_error_addr_any; // @[el2_dec.scala 495:45] - assign tlu_io_dec_csr_wen_unq_d = decode_io_dec_csr_wen_unq_d; // @[el2_dec.scala 496:45] - assign tlu_io_dec_csr_any_unq_d = decode_io_dec_csr_any_unq_d; // @[el2_dec.scala 497:45] - assign tlu_io_dec_csr_rdaddr_d = decode_io_dec_csr_rdaddr_d; // @[el2_dec.scala 498:45] - assign tlu_io_dec_csr_wen_r = decode_io_dec_csr_wen_r; // @[el2_dec.scala 499:45] - assign tlu_io_dec_csr_wraddr_r = decode_io_dec_csr_wraddr_r; // @[el2_dec.scala 500:45] - assign tlu_io_dec_csr_wrdata_r = decode_io_dec_csr_wrdata_r; // @[el2_dec.scala 501:45] - assign tlu_io_dec_csr_stall_int_ff = decode_io_dec_csr_stall_int_ff; // @[el2_dec.scala 502:45] - assign tlu_io_dec_tlu_i0_valid_r = decode_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 503:45] - assign tlu_io_exu_npc_r = io_exu_npc_r; // @[el2_dec.scala 504:45] - assign tlu_io_dec_tlu_i0_pc_r = decode_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 505:45] - assign tlu_io_dec_tlu_packet_r_legal = decode_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_icaf = decode_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_icaf_f1 = decode_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_icaf_type = decode_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_fence_i = decode_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_i0trigger = decode_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_pmu_i0_itype = decode_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_pmu_i0_br_unpred = decode_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_pmu_divide = decode_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 506:45] - assign tlu_io_dec_tlu_packet_r_pmu_lsu_misaligned = decode_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 506:45] - assign tlu_io_dec_illegal_inst = decode_io_dec_illegal_inst; // @[el2_dec.scala 507:45] - assign tlu_io_dec_i0_decode_d = decode_io_dec_i0_decode_d; // @[el2_dec.scala 508:45] - assign tlu_io_exu_i0_br_hist_r = io_exu_i0_br_hist_r; // @[el2_dec.scala 509:45] - assign tlu_io_exu_i0_br_error_r = io_exu_i0_br_error_r; // @[el2_dec.scala 510:45] - assign tlu_io_exu_i0_br_start_error_r = io_exu_i0_br_start_error_r; // @[el2_dec.scala 511:45] - assign tlu_io_exu_i0_br_valid_r = io_exu_i0_br_valid_r; // @[el2_dec.scala 512:45] - assign tlu_io_exu_i0_br_mp_r = io_exu_i0_br_mp_r; // @[el2_dec.scala 513:45] - assign tlu_io_exu_i0_br_middle_r = io_exu_i0_br_middle_r; // @[el2_dec.scala 514:45] - assign tlu_io_exu_i0_br_way_r = io_exu_i0_br_way_r; // @[el2_dec.scala 515:45] - assign tlu_io_dbg_halt_req = io_dbg_halt_req; // @[el2_dec.scala 516:45] - assign tlu_io_dbg_resume_req = io_dbg_resume_req; // @[el2_dec.scala 517:45] - assign tlu_io_ifu_miss_state_idle = io_ifu_miss_state_idle; // @[el2_dec.scala 518:45] - assign tlu_io_lsu_idle_any = io_lsu_idle_any; // @[el2_dec.scala 519:45] - assign tlu_io_dec_div_active = decode_io_dec_div_active; // @[el2_dec.scala 520:45] - assign tlu_io_ifu_ic_error_start = io_ifu_ic_error_start; // @[el2_dec.scala 521:45] - assign tlu_io_ifu_iccm_rd_ecc_single_err = io_ifu_iccm_rd_ecc_single_err; // @[el2_dec.scala 522:45] - assign tlu_io_ifu_ic_debug_rd_data = io_ifu_ic_debug_rd_data; // @[el2_dec.scala 523:45] - assign tlu_io_ifu_ic_debug_rd_data_valid = io_ifu_ic_debug_rd_data_valid; // @[el2_dec.scala 524:45] - assign tlu_io_pic_claimid = io_pic_claimid; // @[el2_dec.scala 525:45] - assign tlu_io_pic_pl = io_pic_pl; // @[el2_dec.scala 526:45] - assign tlu_io_mhwakeup = io_mhwakeup; // @[el2_dec.scala 527:45] - assign tlu_io_mexintpend = io_mexintpend; // @[el2_dec.scala 528:45] - assign tlu_io_timer_int = io_timer_int; // @[el2_dec.scala 529:45] - assign tlu_io_soft_int = io_soft_int; // @[el2_dec.scala 530:45] - assign tlu_io_core_id = io_core_id; // @[el2_dec.scala 531:45] - assign tlu_io_mpc_debug_halt_req = io_mpc_debug_halt_req; // @[el2_dec.scala 532:45] - assign tlu_io_mpc_debug_run_req = io_mpc_debug_run_req; // @[el2_dec.scala 533:45] - assign tlu_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec.scala 534:45] - assign dec_trigger_io_trigger_pkt_any_0_select = tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_0_match_pkt = tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_0_execute = tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_0_m = tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_0_tdata2 = tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_1_select = tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_1_match_pkt = tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_1_execute = tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_1_m = tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_1_tdata2 = tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_2_select = tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_2_match_pkt = tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_2_execute = tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_2_m = tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_2_tdata2 = tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_3_select = tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_3_match_pkt = tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_3_execute = tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_3_m = tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 321:34] - assign dec_trigger_io_trigger_pkt_any_3_tdata2 = tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 321:34] - assign dec_trigger_io_dec_i0_pc_d = instbuff_io_dec_i0_pc_d; // @[el2_dec.scala 320:30] + assign tlu_io_tlu_exu_exu_i0_br_hist_r = io_dec_exu_tlu_exu_exu_i0_br_hist_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_i0_br_error_r = io_dec_exu_tlu_exu_exu_i0_br_error_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_i0_br_start_error_r = io_dec_exu_tlu_exu_exu_i0_br_start_error_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_i0_br_valid_r = io_dec_exu_tlu_exu_exu_i0_br_valid_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_i0_br_mp_r = io_dec_exu_tlu_exu_exu_i0_br_mp_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_i0_br_middle_r = io_dec_exu_tlu_exu_exu_i0_br_middle_r; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_pmu_i0_br_misp = io_dec_exu_tlu_exu_exu_pmu_i0_br_misp; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_pmu_i0_br_ataken = io_dec_exu_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_pmu_i0_pc4 = io_dec_exu_tlu_exu_exu_pmu_i0_pc4; // @[el2_dec.scala 528:18] + assign tlu_io_tlu_exu_exu_npc_r = io_dec_exu_tlu_exu_exu_npc_r; // @[el2_dec.scala 528:18] + assign tlu_io_active_clk = io_active_clk; // @[el2_dec.scala 530:45] + assign tlu_io_free_clk = io_free_clk; // @[el2_dec.scala 531:45] + assign tlu_io_scan_mode = io_scan_mode; // @[el2_dec.scala 533:45] + assign tlu_io_tlu_busbuff_lsu_pmu_bus_trxn = io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_pmu_bus_misaligned = io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_pmu_bus_error = io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_pmu_bus_busy = io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_imprecise_error_load_any = io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_imprecise_error_store_any = io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_imprecise_error_addr_any = io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_pmu_load_external_m = io_lsu_dec_tlu_busbuff_lsu_pmu_load_external_m; // @[el2_dec.scala 557:26] + assign tlu_io_tlu_busbuff_lsu_pmu_store_external_m = io_lsu_dec_tlu_busbuff_lsu_pmu_store_external_m; // @[el2_dec.scala 557:26] + assign tlu_io_rst_vec = io_rst_vec; // @[el2_dec.scala 534:45] + assign tlu_io_nmi_int = io_nmi_int; // @[el2_dec.scala 535:45] + assign tlu_io_nmi_vec = io_nmi_vec; // @[el2_dec.scala 536:45] + assign tlu_io_i_cpu_halt_req = io_i_cpu_halt_req; // @[el2_dec.scala 537:45] + assign tlu_io_i_cpu_run_req = io_i_cpu_run_req; // @[el2_dec.scala 538:45] + assign tlu_io_lsu_fastint_stall_any = io_lsu_fastint_stall_any; // @[el2_dec.scala 539:45] + assign tlu_io_lsu_idle_any = io_lsu_idle_any; // @[el2_dec.scala 604:45] + assign tlu_io_dec_pmu_instr_decoded = decode_io_dec_pmu_instr_decoded; // @[el2_dec.scala 547:45] + assign tlu_io_dec_pmu_decode_stall = decode_io_dec_pmu_decode_stall; // @[el2_dec.scala 548:45] + assign tlu_io_dec_pmu_presync_stall = decode_io_dec_pmu_presync_stall; // @[el2_dec.scala 549:45] + assign tlu_io_dec_pmu_postsync_stall = decode_io_dec_pmu_postsync_stall; // @[el2_dec.scala 550:45] + assign tlu_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec.scala 551:45] + assign tlu_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec.scala 552:45] + assign tlu_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec.scala 553:45] + assign tlu_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec.scala 570:45] + assign tlu_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec.scala 571:45] + assign tlu_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec.scala 572:45] + assign tlu_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec.scala 573:45] + assign tlu_io_lsu_fir_addr = io_lsu_fir_addr; // @[el2_dec.scala 574:45] + assign tlu_io_lsu_fir_error = io_lsu_fir_error; // @[el2_dec.scala 575:45] + assign tlu_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec.scala 576:45] + assign tlu_io_lsu_error_pkt_r_valid = io_lsu_error_pkt_r_valid; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_error_pkt_r_bits_single_ecc_error = io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_error_pkt_r_bits_inst_type = io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_error_pkt_r_bits_exc_type = io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_error_pkt_r_bits_addr = io_lsu_error_pkt_r_bits_addr; // @[el2_dec.scala 577:45] + assign tlu_io_lsu_single_ecc_error_incr = io_lsu_single_ecc_error_incr; // @[el2_dec.scala 578:45] + assign tlu_io_dec_pause_state = decode_io_dec_pause_state; // @[el2_dec.scala 579:45] + assign tlu_io_dec_csr_wen_unq_d = decode_io_dec_csr_wen_unq_d; // @[el2_dec.scala 581:45] + assign tlu_io_dec_csr_any_unq_d = decode_io_dec_csr_any_unq_d; // @[el2_dec.scala 582:45] + assign tlu_io_dec_csr_rdaddr_d = decode_io_dec_csr_rdaddr_d; // @[el2_dec.scala 583:45] + assign tlu_io_dec_csr_wen_r = decode_io_dec_csr_wen_r; // @[el2_dec.scala 584:45] + assign tlu_io_dec_csr_wraddr_r = decode_io_dec_csr_wraddr_r; // @[el2_dec.scala 585:45] + assign tlu_io_dec_csr_wrdata_r = decode_io_dec_csr_wrdata_r; // @[el2_dec.scala 586:45] + assign tlu_io_dec_csr_stall_int_ff = decode_io_dec_csr_stall_int_ff; // @[el2_dec.scala 587:45] + assign tlu_io_dec_tlu_i0_valid_r = decode_io_dec_tlu_i0_valid_r; // @[el2_dec.scala 588:45] + assign tlu_io_dec_tlu_i0_pc_r = decode_io_dec_tlu_i0_pc_r; // @[el2_dec.scala 590:45] + assign tlu_io_dec_tlu_packet_r_legal = decode_io_dec_tlu_packet_r_legal; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_icaf = decode_io_dec_tlu_packet_r_icaf; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_icaf_f1 = decode_io_dec_tlu_packet_r_icaf_f1; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_icaf_type = decode_io_dec_tlu_packet_r_icaf_type; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_fence_i = decode_io_dec_tlu_packet_r_fence_i; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_i0trigger = decode_io_dec_tlu_packet_r_i0trigger; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_pmu_i0_itype = decode_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_pmu_i0_br_unpred = decode_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_pmu_divide = decode_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec.scala 591:45] + assign tlu_io_dec_tlu_packet_r_pmu_lsu_misaligned = decode_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec.scala 591:45] + assign tlu_io_dec_illegal_inst = decode_io_dec_illegal_inst; // @[el2_dec.scala 592:45] + assign tlu_io_dec_i0_decode_d = decode_io_dec_aln_dec_i0_decode_d; // @[el2_dec.scala 593:45] + assign tlu_io_exu_i0_br_way_r = io_exu_i0_br_way_r; // @[el2_dec.scala 600:45] + assign tlu_io_dbg_halt_req = io_dbg_halt_req; // @[el2_dec.scala 601:45] + assign tlu_io_dbg_resume_req = io_dbg_resume_req; // @[el2_dec.scala 602:45] + assign tlu_io_dec_div_active = decode_io_dec_div_active; // @[el2_dec.scala 605:45] + assign tlu_io_pic_claimid = io_pic_claimid; // @[el2_dec.scala 610:45] + assign tlu_io_pic_pl = io_pic_pl; // @[el2_dec.scala 611:45] + assign tlu_io_mhwakeup = io_mhwakeup; // @[el2_dec.scala 612:45] + assign tlu_io_mexintpend = io_mexintpend; // @[el2_dec.scala 613:45] + assign tlu_io_timer_int = io_timer_int; // @[el2_dec.scala 614:45] + assign tlu_io_soft_int = io_soft_int; // @[el2_dec.scala 615:45] + assign tlu_io_core_id = io_core_id; // @[el2_dec.scala 616:45] + assign tlu_io_mpc_debug_halt_req = io_mpc_debug_halt_req; // @[el2_dec.scala 617:45] + assign tlu_io_mpc_debug_run_req = io_mpc_debug_run_req; // @[el2_dec.scala 618:45] + assign tlu_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec.scala 619:45] + assign tlu_io_ifu_pmu_instr_aligned = io_ifu_dec_dec_aln_ifu_pmu_instr_aligned; // @[el2_dec.scala 540:45] + assign tlu_io_tlu_ifc_ifu_pmu_fetch_stall = io_ifu_dec_dec_ifc_ifu_pmu_fetch_stall; // @[el2_dec.scala 526:18] + assign tlu_io_tlu_mem_ifu_pmu_ic_miss = io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_miss; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_pmu_ic_hit = io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_hit; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_pmu_bus_error = io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_error; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_pmu_bus_busy = io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_busy; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_pmu_bus_trxn = io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_trxn; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_ic_error_start = io_ifu_dec_dec_mem_ctrl_ifu_ic_error_start; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_iccm_rd_ecc_single_err = io_ifu_dec_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_ic_debug_rd_data = io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_ic_debug_rd_data_valid = io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data_valid; // @[el2_dec.scala 525:18] + assign tlu_io_tlu_mem_ifu_miss_state_idle = io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle; // @[el2_dec.scala 525:18] + assign dec_trigger_io_trigger_pkt_any_0_select = tlu_io_trigger_pkt_any_0_select; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_0_match_pkt = tlu_io_trigger_pkt_any_0_match_pkt; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_0_execute = tlu_io_trigger_pkt_any_0_execute; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_0_m = tlu_io_trigger_pkt_any_0_m; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_0_tdata2 = tlu_io_trigger_pkt_any_0_tdata2; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_1_select = tlu_io_trigger_pkt_any_1_select; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_1_match_pkt = tlu_io_trigger_pkt_any_1_match_pkt; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_1_execute = tlu_io_trigger_pkt_any_1_execute; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_1_m = tlu_io_trigger_pkt_any_1_m; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_1_tdata2 = tlu_io_trigger_pkt_any_1_tdata2; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_2_select = tlu_io_trigger_pkt_any_2_select; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_2_match_pkt = tlu_io_trigger_pkt_any_2_match_pkt; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_2_execute = tlu_io_trigger_pkt_any_2_execute; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_2_m = tlu_io_trigger_pkt_any_2_m; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_2_tdata2 = tlu_io_trigger_pkt_any_2_tdata2; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_3_select = tlu_io_trigger_pkt_any_3_select; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_3_match_pkt = tlu_io_trigger_pkt_any_3_match_pkt; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_3_execute = tlu_io_trigger_pkt_any_3_execute; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_3_m = tlu_io_trigger_pkt_any_3_m; // @[el2_dec.scala 390:34] + assign dec_trigger_io_trigger_pkt_any_3_tdata2 = tlu_io_trigger_pkt_any_3_tdata2; // @[el2_dec.scala 390:34] + assign dec_trigger_io_dec_i0_pc_d = instbuff_io_ib_exu_dec_i0_pc_d; // @[el2_dec.scala 389:30] endmodule diff --git a/el2_dec_tlu_ctl.anno.json b/el2_dec_tlu_ctl.anno.json index a9e67b94..01171291 100644 --- a/el2_dec_tlu_ctl.anno.json +++ b/el2_dec_tlu_ctl.anno.json @@ -1,71 +1,105 @@ [ { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_bits_br_error", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_leak_one_wb", "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_commit_cmt", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_ifc_dec_tlu_flush_noredir_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_dec_tlu_flush_lower_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_resume_ack", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_pause_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger" + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_bits_way", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_way_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_wr_pause_r", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_extint", "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_dbg_cmd_fail", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_dbg_cmd_done", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_hist_r" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_rddata_d", @@ -84,19 +118,63 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_kill_writeb_r", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_ifc_dec_tlu_flush_noredir_wb", "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_pause_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger" + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_bits_way", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_way_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_dec_tlu_fence_i_wb", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf" ] }, { @@ -108,19 +186,44 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_fence_i_r", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_dec_tlu_flush_path_r", "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_rst_vec", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_pc_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_nmi_vec", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_addr", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_npc_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf" + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_exc_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" ] }, { @@ -130,6 +233,42 @@ "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_dec_tlu_flush_lower_r", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_presync_d", @@ -141,64 +280,9 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_bits_br_start_error", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_dec_tlu_flush_lower_wb", "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_extint", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_dbg_cmd_fail", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_dbg_cmd_done", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf" + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb" ] }, { @@ -208,246 +292,6 @@ "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted" ] }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_leak_one_r", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_noredir_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_resume_ack", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_pause_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_postsync_d", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_any_unq_d", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_rdaddr_d" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_path_r", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_rst_vec", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_pc_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_nmi_vec", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_addr", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_npc_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_exc_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_legal_d", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_any_unq_d", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_unq_d", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_rdaddr_d" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_noredir_r", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_pause_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_bits_hist", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_hist_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_err_r", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_perfcnt3", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_r", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_valid", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_mp_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_pmu_i0_br_ataken" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_br0_r_pkt_bits_middle", - "sources":[ - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_middle_r" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_pause_r", @@ -462,16 +306,16 @@ "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_error_r", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_load_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_imprecise_error_store_any", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", @@ -480,10 +324,173 @@ "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", - "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_dec_tlu_i0_commit_cmt", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_kill_writeb_r", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_postsync_d", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_any_unq_d", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_rdaddr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_legal_d", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_any_unq_d", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_unq_d", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_rdaddr_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_valid", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_mp_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_pmu_i0_br_ataken" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_dec_tlu_flush_err_wb", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_dec_tlu_flush_lower_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_wr_pause_r", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wraddr_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wen_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_i0_valid_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_single_ecc_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fastint_stall_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_start_error_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_bits_inst_type", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_stall_int_ff", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_csr_wrdata_r", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_pmu_i0_itype", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_fir_error", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_flush_lower_wb", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mpc_reset_run_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_i0trigger", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_error_pkt_r_valid", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_o_cpu_halt_status", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_icaf", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_fence_i", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_mhwakeup", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_pause_state", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_debug_mode", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_packet_r_legal", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_div_active", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dbg_halt_req", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_mem_ifu_miss_state_idle", + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_lsu_idle_any" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_tlu_exu_exu_i0_br_middle_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_perfcnt3", + "sources":[ + "~el2_dec_tlu_ctl|el2_dec_tlu_ctl>io_dec_tlu_dbg_halted" + ] + }, { "class":"logger.LogLevelAnnotation", "globalLogLevel":{ diff --git a/el2_dec_tlu_ctl.fir b/el2_dec_tlu_ctl.fir index 14c7a591..c849c6bb 100644 --- a/el2_dec_tlu_ctl.fir +++ b/el2_dec_tlu_ctl.fir @@ -113,32 +113,32 @@ circuit el2_dec_tlu_ctl : mitcnt1 <= UInt<1>("h00") wire mitcnt0 : UInt<32> mitcnt0 <= UInt<1>("h00") - node mit0_match_ns = geq(mitcnt0, mitb0) @[el2_dec_tlu_ctl.scala 2752:30] - node mit1_match_ns = geq(mitcnt1, mitb1) @[el2_dec_tlu_ctl.scala 2753:30] - io.dec_timer_t0_pulse <= mit0_match_ns @[el2_dec_tlu_ctl.scala 2755:25] - io.dec_timer_t1_pulse <= mit1_match_ns @[el2_dec_tlu_ctl.scala 2756:25] - node _T = eq(io.dec_csr_wraddr_r, UInt<12>("h07d2")) @[el2_dec_tlu_ctl.scala 2763:66] - node wr_mitcnt0_r = and(io.dec_csr_wen_r_mod, _T) @[el2_dec_tlu_ctl.scala 2763:43] - node _T_1 = bits(mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2765:31] - node _T_2 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2765:50] - node _T_3 = bits(mitctl0, 2, 2) @[el2_dec_tlu_ctl.scala 2765:79] - node _T_4 = or(_T_2, _T_3) @[el2_dec_tlu_ctl.scala 2765:70] - node _T_5 = and(_T_1, _T_4) @[el2_dec_tlu_ctl.scala 2765:47] - node _T_6 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2765:106] - node _T_7 = bits(mitctl0, 1, 1) @[el2_dec_tlu_ctl.scala 2765:141] - node _T_8 = or(_T_6, _T_7) @[el2_dec_tlu_ctl.scala 2765:132] - node _T_9 = and(_T_5, _T_8) @[el2_dec_tlu_ctl.scala 2765:103] - node _T_10 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2765:167] - node mitcnt0_inc_ok = and(_T_9, _T_10) @[el2_dec_tlu_ctl.scala 2765:165] - node _T_11 = add(mitcnt0, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2766:29] - node mitcnt0_inc = tail(_T_11, 1) @[el2_dec_tlu_ctl.scala 2766:29] - node _T_12 = bits(mit0_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2767:38] - node _T_13 = bits(wr_mitcnt0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2767:68] - node _T_14 = mux(_T_13, io.dec_csr_wrdata_r, mitcnt0_inc) @[el2_dec_tlu_ctl.scala 2767:54] - node mitcnt0_ns = mux(_T_12, UInt<1>("h00"), _T_14) @[el2_dec_tlu_ctl.scala 2767:23] - node _T_15 = or(wr_mitcnt0_r, mitcnt0_inc_ok) @[el2_dec_tlu_ctl.scala 2768:59] - node _T_16 = or(_T_15, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2768:76] - node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 2768:93] + node mit0_match_ns = geq(mitcnt0, mitb0) @[el2_dec_tlu_ctl.scala 2754:36] + node mit1_match_ns = geq(mitcnt1, mitb1) @[el2_dec_tlu_ctl.scala 2755:36] + io.dec_timer_t0_pulse <= mit0_match_ns @[el2_dec_tlu_ctl.scala 2757:31] + io.dec_timer_t1_pulse <= mit1_match_ns @[el2_dec_tlu_ctl.scala 2758:31] + node _T = eq(io.dec_csr_wraddr_r, UInt<12>("h07d2")) @[el2_dec_tlu_ctl.scala 2765:72] + node wr_mitcnt0_r = and(io.dec_csr_wen_r_mod, _T) @[el2_dec_tlu_ctl.scala 2765:49] + node _T_1 = bits(mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2767:37] + node _T_2 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2767:56] + node _T_3 = bits(mitctl0, 2, 2) @[el2_dec_tlu_ctl.scala 2767:85] + node _T_4 = or(_T_2, _T_3) @[el2_dec_tlu_ctl.scala 2767:76] + node _T_5 = and(_T_1, _T_4) @[el2_dec_tlu_ctl.scala 2767:53] + node _T_6 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2767:112] + node _T_7 = bits(mitctl0, 1, 1) @[el2_dec_tlu_ctl.scala 2767:147] + node _T_8 = or(_T_6, _T_7) @[el2_dec_tlu_ctl.scala 2767:138] + node _T_9 = and(_T_5, _T_8) @[el2_dec_tlu_ctl.scala 2767:109] + node _T_10 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2767:173] + node mitcnt0_inc_ok = and(_T_9, _T_10) @[el2_dec_tlu_ctl.scala 2767:171] + node _T_11 = add(mitcnt0, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2768:35] + node mitcnt0_inc = tail(_T_11, 1) @[el2_dec_tlu_ctl.scala 2768:35] + node _T_12 = bits(mit0_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2769:44] + node _T_13 = bits(wr_mitcnt0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2769:74] + node _T_14 = mux(_T_13, io.dec_csr_wrdata_r, mitcnt0_inc) @[el2_dec_tlu_ctl.scala 2769:60] + node mitcnt0_ns = mux(_T_12, UInt<1>("h00"), _T_14) @[el2_dec_tlu_ctl.scala 2769:29] + node _T_15 = or(wr_mitcnt0_r, mitcnt0_inc_ok) @[el2_dec_tlu_ctl.scala 2770:59] + node _T_16 = or(_T_15, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2770:76] + node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 2770:93] inst rvclkhdr of rvclkhdr @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -147,34 +147,34 @@ circuit el2_dec_tlu_ctl : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_18 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_18 <= mitcnt0_ns @[el2_lib.scala 514:16] - mitcnt0 <= _T_18 @[el2_dec_tlu_ctl.scala 2768:25] - node _T_19 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d5")) @[el2_dec_tlu_ctl.scala 2775:66] - node wr_mitcnt1_r = and(io.dec_csr_wen_r_mod, _T_19) @[el2_dec_tlu_ctl.scala 2775:43] - node _T_20 = bits(mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2777:31] - node _T_21 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2777:50] - node _T_22 = bits(mitctl1, 2, 2) @[el2_dec_tlu_ctl.scala 2777:79] - node _T_23 = or(_T_21, _T_22) @[el2_dec_tlu_ctl.scala 2777:70] - node _T_24 = and(_T_20, _T_23) @[el2_dec_tlu_ctl.scala 2777:47] - node _T_25 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2777:106] - node _T_26 = bits(mitctl1, 1, 1) @[el2_dec_tlu_ctl.scala 2777:141] - node _T_27 = or(_T_25, _T_26) @[el2_dec_tlu_ctl.scala 2777:132] - node _T_28 = and(_T_24, _T_27) @[el2_dec_tlu_ctl.scala 2777:103] - node _T_29 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2777:167] - node mitcnt1_inc_ok = and(_T_28, _T_29) @[el2_dec_tlu_ctl.scala 2777:165] + mitcnt0 <= _T_18 @[el2_dec_tlu_ctl.scala 2770:25] + node _T_19 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d5")) @[el2_dec_tlu_ctl.scala 2777:72] + node wr_mitcnt1_r = and(io.dec_csr_wen_r_mod, _T_19) @[el2_dec_tlu_ctl.scala 2777:49] + node _T_20 = bits(mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2779:37] + node _T_21 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 2779:56] + node _T_22 = bits(mitctl1, 2, 2) @[el2_dec_tlu_ctl.scala 2779:85] + node _T_23 = or(_T_21, _T_22) @[el2_dec_tlu_ctl.scala 2779:76] + node _T_24 = and(_T_20, _T_23) @[el2_dec_tlu_ctl.scala 2779:53] + node _T_25 = not(io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2779:112] + node _T_26 = bits(mitctl1, 1, 1) @[el2_dec_tlu_ctl.scala 2779:147] + node _T_27 = or(_T_25, _T_26) @[el2_dec_tlu_ctl.scala 2779:138] + node _T_28 = and(_T_24, _T_27) @[el2_dec_tlu_ctl.scala 2779:109] + node _T_29 = not(io.internal_dbg_halt_timers) @[el2_dec_tlu_ctl.scala 2779:173] + node mitcnt1_inc_ok = and(_T_28, _T_29) @[el2_dec_tlu_ctl.scala 2779:171] node _T_30 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_31 = bits(mitctl1, 3, 3) @[el2_dec_tlu_ctl.scala 2780:62] - node _T_32 = not(_T_31) @[el2_dec_tlu_ctl.scala 2780:54] - node _T_33 = or(_T_32, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2780:66] + node _T_31 = bits(mitctl1, 3, 3) @[el2_dec_tlu_ctl.scala 2782:68] + node _T_32 = not(_T_31) @[el2_dec_tlu_ctl.scala 2782:60] + node _T_33 = or(_T_32, mit0_match_ns) @[el2_dec_tlu_ctl.scala 2782:72] node _T_34 = cat(_T_30, _T_33) @[Cat.scala 29:58] - node _T_35 = add(mitcnt1, _T_34) @[el2_dec_tlu_ctl.scala 2780:29] - node mitcnt1_inc = tail(_T_35, 1) @[el2_dec_tlu_ctl.scala 2780:29] - node _T_36 = bits(mit1_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2781:39] - node _T_37 = bits(wr_mitcnt1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2781:69] - node _T_38 = mux(_T_37, io.dec_csr_wrdata_r, mitcnt1_inc) @[el2_dec_tlu_ctl.scala 2781:55] - node mitcnt1_ns = mux(_T_36, UInt<1>("h00"), _T_38) @[el2_dec_tlu_ctl.scala 2781:24] - node _T_39 = or(wr_mitcnt1_r, mitcnt1_inc_ok) @[el2_dec_tlu_ctl.scala 2782:52] - node _T_40 = or(_T_39, mit1_match_ns) @[el2_dec_tlu_ctl.scala 2782:69] - node _T_41 = bits(_T_40, 0, 0) @[el2_dec_tlu_ctl.scala 2782:86] + node _T_35 = add(mitcnt1, _T_34) @[el2_dec_tlu_ctl.scala 2782:35] + node mitcnt1_inc = tail(_T_35, 1) @[el2_dec_tlu_ctl.scala 2782:35] + node _T_36 = bits(mit1_match_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2783:45] + node _T_37 = bits(wr_mitcnt1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2783:75] + node _T_38 = mux(_T_37, io.dec_csr_wrdata_r, mitcnt1_inc) @[el2_dec_tlu_ctl.scala 2783:61] + node mitcnt1_ns = mux(_T_36, UInt<1>("h00"), _T_38) @[el2_dec_tlu_ctl.scala 2783:30] + node _T_39 = or(wr_mitcnt1_r, mitcnt1_inc_ok) @[el2_dec_tlu_ctl.scala 2784:60] + node _T_40 = or(_T_39, mit1_match_ns) @[el2_dec_tlu_ctl.scala 2784:77] + node _T_41 = bits(_T_40, 0, 0) @[el2_dec_tlu_ctl.scala 2784:94] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -183,11 +183,11 @@ circuit el2_dec_tlu_ctl : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_42 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_42 <= mitcnt1_ns @[el2_lib.scala 514:16] - mitcnt1 <= _T_42 @[el2_dec_tlu_ctl.scala 2782:17] - node _T_43 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d3")) @[el2_dec_tlu_ctl.scala 2789:64] - node wr_mitb0_r = and(io.dec_csr_wen_r_mod, _T_43) @[el2_dec_tlu_ctl.scala 2789:41] - node _T_44 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2790:30] - node _T_45 = bits(wr_mitb0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2790:63] + mitcnt1 <= _T_42 @[el2_dec_tlu_ctl.scala 2784:25] + node _T_43 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d3")) @[el2_dec_tlu_ctl.scala 2791:70] + node wr_mitb0_r = and(io.dec_csr_wen_r_mod, _T_43) @[el2_dec_tlu_ctl.scala 2791:47] + node _T_44 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2792:38] + node _T_45 = bits(wr_mitb0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2792:71] inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -196,12 +196,12 @@ circuit el2_dec_tlu_ctl : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mitb0_b : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mitb0_b <= _T_44 @[el2_lib.scala 514:16] - node _T_46 = not(mitb0_b) @[el2_dec_tlu_ctl.scala 2791:14] - mitb0 <= _T_46 @[el2_dec_tlu_ctl.scala 2791:11] - node _T_47 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d6")) @[el2_dec_tlu_ctl.scala 2798:63] - node wr_mitb1_r = and(io.dec_csr_wen_r_mod, _T_47) @[el2_dec_tlu_ctl.scala 2798:41] - node _T_48 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2799:23] - node _T_49 = bits(wr_mitb1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2799:56] + node _T_46 = not(mitb0_b) @[el2_dec_tlu_ctl.scala 2793:22] + mitb0 <= _T_46 @[el2_dec_tlu_ctl.scala 2793:19] + node _T_47 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d6")) @[el2_dec_tlu_ctl.scala 2800:69] + node wr_mitb1_r = and(io.dec_csr_wen_r_mod, _T_47) @[el2_dec_tlu_ctl.scala 2800:47] + node _T_48 = not(io.dec_csr_wrdata_r) @[el2_dec_tlu_ctl.scala 2801:29] + node _T_49 = bits(wr_mitb1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2801:62] inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -210,55 +210,55 @@ circuit el2_dec_tlu_ctl : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mitb1_b : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mitb1_b <= _T_48 @[el2_lib.scala 514:16] - node _T_50 = not(mitb1_b) @[el2_dec_tlu_ctl.scala 2800:12] - mitb1 <= _T_50 @[el2_dec_tlu_ctl.scala 2800:9] - node _T_51 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d4")) @[el2_dec_tlu_ctl.scala 2811:66] - node wr_mitctl0_r = and(io.dec_csr_wen_r_mod, _T_51) @[el2_dec_tlu_ctl.scala 2811:43] - node _T_52 = bits(wr_mitctl0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2812:45] - node _T_53 = bits(io.dec_csr_wrdata_r, 2, 0) @[el2_dec_tlu_ctl.scala 2812:72] - node _T_54 = bits(mitctl0, 2, 0) @[el2_dec_tlu_ctl.scala 2812:86] - node mitctl0_ns = mux(_T_52, _T_53, _T_54) @[el2_dec_tlu_ctl.scala 2812:31] - node _T_55 = bits(mitctl0_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2814:35] - node mitctl0_0_b_ns = not(_T_55) @[el2_dec_tlu_ctl.scala 2814:24] - reg mitctl0_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2815:54] - mitctl0_0_b <= mitctl0_0_b_ns @[el2_dec_tlu_ctl.scala 2815:54] - node _T_56 = bits(mitctl0_ns, 2, 1) @[el2_dec_tlu_ctl.scala 2816:78] - reg _T_57 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2816:67] - _T_57 <= _T_56 @[el2_dec_tlu_ctl.scala 2816:67] - node _T_58 = not(mitctl0_0_b) @[el2_dec_tlu_ctl.scala 2816:90] + node _T_50 = not(mitb1_b) @[el2_dec_tlu_ctl.scala 2802:18] + mitb1 <= _T_50 @[el2_dec_tlu_ctl.scala 2802:15] + node _T_51 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d4")) @[el2_dec_tlu_ctl.scala 2813:72] + node wr_mitctl0_r = and(io.dec_csr_wen_r_mod, _T_51) @[el2_dec_tlu_ctl.scala 2813:49] + node _T_52 = bits(wr_mitctl0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2814:45] + node _T_53 = bits(io.dec_csr_wrdata_r, 2, 0) @[el2_dec_tlu_ctl.scala 2814:72] + node _T_54 = bits(mitctl0, 2, 0) @[el2_dec_tlu_ctl.scala 2814:86] + node mitctl0_ns = mux(_T_52, _T_53, _T_54) @[el2_dec_tlu_ctl.scala 2814:31] + node _T_55 = bits(mitctl0_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2816:41] + node mitctl0_0_b_ns = not(_T_55) @[el2_dec_tlu_ctl.scala 2816:30] + reg mitctl0_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2817:60] + mitctl0_0_b <= mitctl0_0_b_ns @[el2_dec_tlu_ctl.scala 2817:60] + node _T_56 = bits(mitctl0_ns, 2, 1) @[el2_dec_tlu_ctl.scala 2818:78] + reg _T_57 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2818:67] + _T_57 <= _T_56 @[el2_dec_tlu_ctl.scala 2818:67] + node _T_58 = not(mitctl0_0_b) @[el2_dec_tlu_ctl.scala 2818:90] node _T_59 = cat(_T_57, _T_58) @[Cat.scala 29:58] - mitctl0 <= _T_59 @[el2_dec_tlu_ctl.scala 2816:31] - node _T_60 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d7")) @[el2_dec_tlu_ctl.scala 2826:65] - node wr_mitctl1_r = and(io.dec_csr_wen_r_mod, _T_60) @[el2_dec_tlu_ctl.scala 2826:43] - node _T_61 = bits(wr_mitctl1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2827:45] - node _T_62 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2827:71] - node _T_63 = bits(mitctl1, 3, 0) @[el2_dec_tlu_ctl.scala 2827:85] - node mitctl1_ns = mux(_T_61, _T_62, _T_63) @[el2_dec_tlu_ctl.scala 2827:31] - node _T_64 = bits(mitctl1_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2828:34] - node mitctl1_0_b_ns = not(_T_64) @[el2_dec_tlu_ctl.scala 2828:23] - reg mitctl1_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2829:49] - mitctl1_0_b <= mitctl1_0_b_ns @[el2_dec_tlu_ctl.scala 2829:49] - node _T_65 = bits(mitctl1_ns, 3, 1) @[el2_dec_tlu_ctl.scala 2830:57] - reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2830:46] - _T_66 <= _T_65 @[el2_dec_tlu_ctl.scala 2830:46] - node _T_67 = not(mitctl1_0_b) @[el2_dec_tlu_ctl.scala 2830:69] + mitctl0 <= _T_59 @[el2_dec_tlu_ctl.scala 2818:31] + node _T_60 = eq(io.dec_csr_wraddr_r, UInt<12>("h07d7")) @[el2_dec_tlu_ctl.scala 2828:71] + node wr_mitctl1_r = and(io.dec_csr_wen_r_mod, _T_60) @[el2_dec_tlu_ctl.scala 2828:49] + node _T_61 = bits(wr_mitctl1_r, 0, 0) @[el2_dec_tlu_ctl.scala 2829:45] + node _T_62 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2829:71] + node _T_63 = bits(mitctl1, 3, 0) @[el2_dec_tlu_ctl.scala 2829:85] + node mitctl1_ns = mux(_T_61, _T_62, _T_63) @[el2_dec_tlu_ctl.scala 2829:31] + node _T_64 = bits(mitctl1_ns, 0, 0) @[el2_dec_tlu_ctl.scala 2830:40] + node mitctl1_0_b_ns = not(_T_64) @[el2_dec_tlu_ctl.scala 2830:29] + reg mitctl1_0_b : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2831:55] + mitctl1_0_b <= mitctl1_0_b_ns @[el2_dec_tlu_ctl.scala 2831:55] + node _T_65 = bits(mitctl1_ns, 3, 1) @[el2_dec_tlu_ctl.scala 2832:63] + reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2832:52] + _T_66 <= _T_65 @[el2_dec_tlu_ctl.scala 2832:52] + node _T_67 = not(mitctl1_0_b) @[el2_dec_tlu_ctl.scala 2832:75] node _T_68 = cat(_T_66, _T_67) @[Cat.scala 29:58] - mitctl1 <= _T_68 @[el2_dec_tlu_ctl.scala 2830:10] - node _T_69 = or(io.csr_mitcnt1, io.csr_mitcnt0) @[el2_dec_tlu_ctl.scala 2832:43] - node _T_70 = or(_T_69, io.csr_mitb1) @[el2_dec_tlu_ctl.scala 2832:60] - node _T_71 = or(_T_70, io.csr_mitb0) @[el2_dec_tlu_ctl.scala 2832:75] - node _T_72 = or(_T_71, io.csr_mitctl0) @[el2_dec_tlu_ctl.scala 2832:90] - node _T_73 = or(_T_72, io.csr_mitctl1) @[el2_dec_tlu_ctl.scala 2832:107] - io.dec_timer_read_d <= _T_73 @[el2_dec_tlu_ctl.scala 2832:25] - node _T_74 = bits(io.csr_mitcnt0, 0, 0) @[el2_dec_tlu_ctl.scala 2834:20] - node _T_75 = bits(mitcnt0, 31, 0) @[el2_dec_tlu_ctl.scala 2834:39] - node _T_76 = bits(io.csr_mitcnt1, 0, 0) @[el2_dec_tlu_ctl.scala 2835:20] - node _T_77 = bits(io.csr_mitb0, 0, 0) @[el2_dec_tlu_ctl.scala 2836:18] - node _T_78 = bits(io.csr_mitb1, 0, 0) @[el2_dec_tlu_ctl.scala 2837:18] - node _T_79 = bits(io.csr_mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2838:20] + mitctl1 <= _T_68 @[el2_dec_tlu_ctl.scala 2832:16] + node _T_69 = or(io.csr_mitcnt1, io.csr_mitcnt0) @[el2_dec_tlu_ctl.scala 2834:51] + node _T_70 = or(_T_69, io.csr_mitb1) @[el2_dec_tlu_ctl.scala 2834:68] + node _T_71 = or(_T_70, io.csr_mitb0) @[el2_dec_tlu_ctl.scala 2834:83] + node _T_72 = or(_T_71, io.csr_mitctl0) @[el2_dec_tlu_ctl.scala 2834:98] + node _T_73 = or(_T_72, io.csr_mitctl1) @[el2_dec_tlu_ctl.scala 2834:115] + io.dec_timer_read_d <= _T_73 @[el2_dec_tlu_ctl.scala 2834:33] + node _T_74 = bits(io.csr_mitcnt0, 0, 0) @[el2_dec_tlu_ctl.scala 2836:25] + node _T_75 = bits(mitcnt0, 31, 0) @[el2_dec_tlu_ctl.scala 2836:44] + node _T_76 = bits(io.csr_mitcnt1, 0, 0) @[el2_dec_tlu_ctl.scala 2837:32] + node _T_77 = bits(io.csr_mitb0, 0, 0) @[el2_dec_tlu_ctl.scala 2838:30] + node _T_78 = bits(io.csr_mitb1, 0, 0) @[el2_dec_tlu_ctl.scala 2839:30] + node _T_79 = bits(io.csr_mitctl0, 0, 0) @[el2_dec_tlu_ctl.scala 2840:32] node _T_80 = mux(UInt<1>("h00"), UInt<29>("h01fffffff"), UInt<29>("h00")) @[Bitwise.scala 72:12] node _T_81 = cat(_T_80, mitctl0) @[Cat.scala 29:58] - node _T_82 = bits(io.csr_mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2839:20] + node _T_82 = bits(io.csr_mitctl1, 0, 0) @[el2_dec_tlu_ctl.scala 2841:32] node _T_83 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_84 = cat(_T_83, mitctl1) @[Cat.scala 29:58] node _T_85 = mux(_T_74, _T_75, UInt<1>("h00")) @[Mux.scala 27:72] @@ -274,7 +274,7 @@ circuit el2_dec_tlu_ctl : node _T_95 = or(_T_94, _T_90) @[Mux.scala 27:72] wire _T_96 : UInt<32> @[Mux.scala 27:72] _T_96 <= _T_95 @[Mux.scala 27:72] - io.dec_timer_rddata_d <= _T_96 @[el2_dec_tlu_ctl.scala 2833:33] + io.dec_timer_rddata_d <= _T_96 @[el2_dec_tlu_ctl.scala 2835:33] extmodule gated_latch_4 : output Q : Clock @@ -1215,7 +1215,7 @@ circuit el2_dec_tlu_ctl : module csr_tlu : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_i0_decode_d : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip ifu_ic_debug_rd_data_valid : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_pmu_bus_trxn : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, flip dec_csr_wen_r : UInt<1>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, flip dec_tlu_dbg_halted : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, dec_csr_rddata_d : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip lsu_pmu_bus_error : UInt<1>, flip ifu_pmu_bus_error : UInt<1>, flip lsu_pmu_bus_misaligned : UInt<1>, flip lsu_pmu_bus_trxn : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, dec_tlu_meipt : UInt<4>, flip pic_pl : UInt<4>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meihap : UInt<30>, flip pic_claimid : UInt<8>, flip iccm_dma_sb_error : UInt<1>, flip lsu_imprecise_error_addr_any : UInt<32>, flip lsu_imprecise_error_load_any : UInt<1>, flip lsu_imprecise_error_store_any : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_wb_coalescing_disable : UInt<1>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_sideeffect_posted_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_external_ldfwd_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, flip dec_illegal_inst : UInt<32>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip mexintpend : UInt<1>, flip exu_npc_r : UInt<31>, flip mpc_reset_run_req : UInt<1>, flip rst_vec : UInt<31>, flip core_id : UInt<28>, flip dec_timer_rddata_d : UInt<32>, flip dec_timer_read_d : UInt<1>, dec_csr_wen_r_mod : UInt<1>, flip rfpc_i0_r : UInt<1>, flip i0_trigger_hit_r : UInt<1>, fw_halt_req : UInt<1>, mstatus : UInt<2>, flip exc_or_int_valid_r : UInt<1>, flip mret_r : UInt<1>, mstatus_mie_ns : UInt<1>, flip dcsr_single_step_running_f : UInt<1>, dcsr : UInt<16>, mtvec : UInt<31>, mip : UInt<6>, flip dec_timer_t0_pulse : UInt<1>, flip dec_timer_t1_pulse : UInt<1>, flip timer_int_sync : UInt<1>, flip soft_int_sync : UInt<1>, mie_ns : UInt<6>, flip csr_wr_clk : Clock, flip ebreak_to_debug_mode_r : UInt<1>, flip dec_tlu_pmu_fw_halted : UInt<1>, flip lsu_fir_error : UInt<2>, npc_r : UInt<31>, flip tlu_flush_lower_r_d1 : UInt<1>, flip dec_tlu_flush_noredir_r_d1 : UInt<1>, flip tlu_flush_path_r_d1 : UInt<31>, npc_r_d1 : UInt<31>, flip reset_delayed : UInt<1>, mepc : UInt<31>, flip interrupt_valid_r : UInt<1>, flip i0_exception_valid_r : UInt<1>, flip lsu_exc_valid_r : UInt<1>, flip mepc_trigger_hit_sel_pc_r : UInt<1>, flip e4e5_int_clk : Clock, flip lsu_i0_exc_r : UInt<1>, flip inst_acc_r : UInt<1>, flip inst_acc_second_r : UInt<1>, flip take_nmi : UInt<1>, flip lsu_error_pkt_addr_r : UInt<32>, flip exc_cause_r : UInt<5>, flip i0_valid_wb : UInt<1>, flip exc_or_int_valid_r_d1 : UInt<1>, flip interrupt_valid_r_d1 : UInt<1>, flip clk_override : UInt<1>, flip i0_exception_valid_r_d1 : UInt<1>, flip lsu_i0_exc_r_d1 : UInt<1>, flip exc_cause_wb : UInt<5>, flip nmi_lsu_store_type : UInt<1>, flip nmi_lsu_load_type : UInt<1>, flip tlu_i0_commit_cmt : UInt<1>, flip ebreak_r : UInt<1>, flip ecall_r : UInt<1>, flip illegal_r : UInt<1>, mdseac_locked_ns : UInt<1>, flip mdseac_locked_f : UInt<1>, flip nmi_int_detected_f : UInt<1>, flip internal_dbg_halt_mode_f2 : UInt<1>, flip ext_int_freeze_d1 : UInt<1>, flip ic_perr_r_d1 : UInt<1>, flip iccm_sbecc_r_d1 : UInt<1>, flip lsu_single_ecc_error_r_d1 : UInt<1>, flip ifu_miss_state_idle_f : UInt<1>, flip lsu_idle_any_f : UInt<1>, flip dbg_tlu_halted_f : UInt<1>, flip dbg_tlu_halted : UInt<1>, flip debug_halt_req_f : UInt<1>, force_halt : UInt<1>, flip take_ext_int_start : UInt<1>, flip trigger_hit_dmode_r_d1 : UInt<1>, flip trigger_hit_r_d1 : UInt<1>, flip dcsr_single_step_done_f : UInt<1>, flip ebreak_to_debug_mode_r_d1 : UInt<1>, flip debug_halt_req : UInt<1>, flip allow_dbg_halt_csr_write : UInt<1>, flip internal_dbg_halt_mode_f : UInt<1>, flip enter_debug_halt_req : UInt<1>, flip internal_dbg_halt_mode : UInt<1>, flip request_debug_mode_done : UInt<1>, flip request_debug_mode_r : UInt<1>, dpc : UInt<31>, flip update_hit_bit_r : UInt<4>, flip take_timer_int : UInt<1>, flip take_int_timer0_int : UInt<1>, flip take_int_timer1_int : UInt<1>, flip take_ext_int : UInt<1>, flip tlu_flush_lower_r : UInt<1>, flip dec_tlu_br0_error_r : UInt<1>, flip dec_tlu_br0_start_error_r : UInt<1>, flip lsu_pmu_load_external_r : UInt<1>, flip lsu_pmu_store_external_r : UInt<1>, flip csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}, mtdata1_t : UInt<10>[4]} + output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_i0_decode_d : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip ifu_ic_debug_rd_data_valid : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_pmu_bus_trxn : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, flip dec_csr_wen_r : UInt<1>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, flip dec_tlu_dbg_halted : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, dec_csr_rddata_d : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, flip ifu_pmu_bus_error : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, dec_tlu_meipt : UInt<4>, flip pic_pl : UInt<4>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meihap : UInt<30>, flip pic_claimid : UInt<8>, flip iccm_dma_sb_error : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, flip dec_illegal_inst : UInt<32>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip mexintpend : UInt<1>, flip exu_npc_r : UInt<31>, flip mpc_reset_run_req : UInt<1>, flip rst_vec : UInt<31>, flip core_id : UInt<28>, flip dec_timer_rddata_d : UInt<32>, flip dec_timer_read_d : UInt<1>, dec_csr_wen_r_mod : UInt<1>, flip rfpc_i0_r : UInt<1>, flip i0_trigger_hit_r : UInt<1>, fw_halt_req : UInt<1>, mstatus : UInt<2>, flip exc_or_int_valid_r : UInt<1>, flip mret_r : UInt<1>, mstatus_mie_ns : UInt<1>, flip dcsr_single_step_running_f : UInt<1>, dcsr : UInt<16>, mtvec : UInt<31>, mip : UInt<6>, flip dec_timer_t0_pulse : UInt<1>, flip dec_timer_t1_pulse : UInt<1>, flip timer_int_sync : UInt<1>, flip soft_int_sync : UInt<1>, mie_ns : UInt<6>, flip csr_wr_clk : Clock, flip ebreak_to_debug_mode_r : UInt<1>, flip dec_tlu_pmu_fw_halted : UInt<1>, flip lsu_fir_error : UInt<2>, npc_r : UInt<31>, flip tlu_flush_lower_r_d1 : UInt<1>, flip dec_tlu_flush_noredir_r_d1 : UInt<1>, flip tlu_flush_path_r_d1 : UInt<31>, npc_r_d1 : UInt<31>, flip reset_delayed : UInt<1>, mepc : UInt<31>, flip interrupt_valid_r : UInt<1>, flip i0_exception_valid_r : UInt<1>, flip lsu_exc_valid_r : UInt<1>, flip mepc_trigger_hit_sel_pc_r : UInt<1>, flip e4e5_int_clk : Clock, flip lsu_i0_exc_r : UInt<1>, flip inst_acc_r : UInt<1>, flip inst_acc_second_r : UInt<1>, flip take_nmi : UInt<1>, flip lsu_error_pkt_addr_r : UInt<32>, flip exc_cause_r : UInt<5>, flip i0_valid_wb : UInt<1>, flip exc_or_int_valid_r_d1 : UInt<1>, flip interrupt_valid_r_d1 : UInt<1>, flip clk_override : UInt<1>, flip i0_exception_valid_r_d1 : UInt<1>, flip lsu_i0_exc_r_d1 : UInt<1>, flip exc_cause_wb : UInt<5>, flip nmi_lsu_store_type : UInt<1>, flip nmi_lsu_load_type : UInt<1>, flip tlu_i0_commit_cmt : UInt<1>, flip ebreak_r : UInt<1>, flip ecall_r : UInt<1>, flip illegal_r : UInt<1>, mdseac_locked_ns : UInt<1>, flip mdseac_locked_f : UInt<1>, flip nmi_int_detected_f : UInt<1>, flip internal_dbg_halt_mode_f2 : UInt<1>, flip ext_int_freeze_d1 : UInt<1>, flip ic_perr_r_d1 : UInt<1>, flip iccm_sbecc_r_d1 : UInt<1>, flip lsu_single_ecc_error_r_d1 : UInt<1>, flip ifu_miss_state_idle_f : UInt<1>, flip lsu_idle_any_f : UInt<1>, flip dbg_tlu_halted_f : UInt<1>, flip dbg_tlu_halted : UInt<1>, flip debug_halt_req_f : UInt<1>, force_halt : UInt<1>, flip take_ext_int_start : UInt<1>, flip trigger_hit_dmode_r_d1 : UInt<1>, flip trigger_hit_r_d1 : UInt<1>, flip dcsr_single_step_done_f : UInt<1>, flip ebreak_to_debug_mode_r_d1 : UInt<1>, flip debug_halt_req : UInt<1>, flip allow_dbg_halt_csr_write : UInt<1>, flip internal_dbg_halt_mode_f : UInt<1>, flip enter_debug_halt_req : UInt<1>, flip internal_dbg_halt_mode : UInt<1>, flip request_debug_mode_done : UInt<1>, flip request_debug_mode_r : UInt<1>, dpc : UInt<31>, flip update_hit_bit_r : UInt<4>, flip take_timer_int : UInt<1>, flip take_int_timer0_int : UInt<1>, flip take_int_timer1_int : UInt<1>, flip take_ext_int : UInt<1>, flip tlu_flush_lower_r : UInt<1>, flip dec_tlu_br0_error_r : UInt<1>, flip dec_tlu_br0_start_error_r : UInt<1>, flip lsu_pmu_load_external_r : UInt<1>, flip lsu_pmu_store_external_r : UInt<1>, flip csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}, mtdata1_t : UInt<10>[4]} wire miccme_ce_req : UInt<1> miccme_ce_req <= UInt<1>("h00") @@ -1257,8 +1257,8 @@ circuit el2_dec_tlu_ctl : perfcnt_halted <= UInt<1>("h00") wire mhpmc3_incr : UInt<64> mhpmc3_incr <= UInt<1>("h00") - wire mhpme_vec : UInt<10>[4] @[el2_dec_tlu_ctl.scala 1474:41] - wire mtdata2_t : UInt<32>[4] @[el2_dec_tlu_ctl.scala 1475:65] + wire mhpme_vec : UInt<10>[4] @[el2_dec_tlu_ctl.scala 1475:41] + wire mtdata2_t : UInt<32>[4] @[el2_dec_tlu_ctl.scala 1476:65] wire wr_meicpct_r : UInt<1> wr_meicpct_r <= UInt<1>("h00") wire force_halt_ctr_f : UInt<32> @@ -1267,8 +1267,6 @@ circuit el2_dec_tlu_ctl : mdccmect_inc <= UInt<1>("h00") wire miccmect_inc : UInt<27> miccmect_inc <= UInt<1>("h00") - wire fw_halted : UInt<1> - fw_halted <= UInt<1>("h00") wire micect_inc : UInt<27> micect_inc <= UInt<1>("h00") wire mdseac_en : UInt<1> @@ -1335,3217 +1333,3219 @@ circuit el2_dec_tlu_ctl : mpmc <= UInt<1>("h00") wire dicad1 : UInt<32> dicad1 <= UInt<1>("h00") - node _T = eq(io.i0_trigger_hit_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1530:46] - node _T_1 = and(io.dec_csr_wen_r, _T) @[el2_dec_tlu_ctl.scala 1530:44] - node _T_2 = eq(io.rfpc_i0_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1530:69] - node _T_3 = and(_T_1, _T_2) @[el2_dec_tlu_ctl.scala 1530:67] - io.dec_csr_wen_r_mod <= _T_3 @[el2_dec_tlu_ctl.scala 1530:24] - node _T_4 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1531:65] - node _T_5 = eq(_T_4, UInt<12>("h0300")) @[el2_dec_tlu_ctl.scala 1531:72] - node wr_mstatus_r = and(io.dec_csr_wen_r_mod, _T_5) @[el2_dec_tlu_ctl.scala 1531:43] - node _T_6 = eq(mpmc_b_ns, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1534:29] - node set_mie_pmu_fw_halt = and(_T_6, io.fw_halt_req) @[el2_dec_tlu_ctl.scala 1534:40] - node _T_7 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1537:6] - node _T_8 = and(_T_7, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1537:20] - node _T_9 = bits(_T_8, 0, 0) @[el2_dec_tlu_ctl.scala 1537:45] - node _T_10 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1537:69] - node _T_11 = bits(_T_10, 0, 0) @[el2_dec_tlu_ctl.scala 1537:69] - node _T_12 = and(wr_mstatus_r, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1538:19] - node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 1538:44] - node _T_14 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1538:77] - node _T_15 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1539:18] - node _T_16 = and(io.mret_r, _T_15) @[el2_dec_tlu_ctl.scala 1539:16] - node _T_17 = bits(_T_16, 0, 0) @[el2_dec_tlu_ctl.scala 1539:42] - node _T_18 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1539:71] - node _T_19 = cat(UInt<1>("h01"), _T_18) @[Cat.scala 29:58] - node _T_20 = bits(set_mie_pmu_fw_halt, 0, 0) @[el2_dec_tlu_ctl.scala 1540:27] - node _T_21 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1540:51] - node _T_22 = cat(_T_21, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_23 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1541:21] - node _T_24 = and(wr_mstatus_r, _T_23) @[el2_dec_tlu_ctl.scala 1541:19] - node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 1541:45] - node _T_26 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1541:78] - node _T_27 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1541:102] - node _T_28 = cat(_T_26, _T_27) @[Cat.scala 29:58] - node _T_29 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:6] - node _T_30 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:22] - node _T_31 = and(_T_29, _T_30) @[el2_dec_tlu_ctl.scala 1542:20] - node _T_32 = eq(io.mret_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:47] - node _T_33 = and(_T_31, _T_32) @[el2_dec_tlu_ctl.scala 1542:45] - node _T_34 = eq(set_mie_pmu_fw_halt, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:60] - node _T_35 = and(_T_33, _T_34) @[el2_dec_tlu_ctl.scala 1542:58] - node _T_36 = bits(_T_35, 0, 0) @[el2_dec_tlu_ctl.scala 1542:82] - node _T_37 = mux(_T_9, _T_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_38 = mux(_T_13, _T_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_39 = mux(_T_17, _T_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_40 = mux(_T_20, _T_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_41 = mux(_T_25, _T_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_42 = mux(_T_36, io.mstatus, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_43 = or(_T_37, _T_38) @[Mux.scala 27:72] - node _T_44 = or(_T_43, _T_39) @[Mux.scala 27:72] - node _T_45 = or(_T_44, _T_40) @[Mux.scala 27:72] + node _T = eq(io.i0_trigger_hit_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1531:45] + node _T_1 = and(io.dec_csr_wen_r, _T) @[el2_dec_tlu_ctl.scala 1531:43] + node _T_2 = eq(io.rfpc_i0_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1531:68] + node _T_3 = and(_T_1, _T_2) @[el2_dec_tlu_ctl.scala 1531:66] + io.dec_csr_wen_r_mod <= _T_3 @[el2_dec_tlu_ctl.scala 1531:23] + node _T_4 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1532:64] + node _T_5 = eq(_T_4, UInt<12>("h0300")) @[el2_dec_tlu_ctl.scala 1532:71] + node wr_mstatus_r = and(io.dec_csr_wen_r_mod, _T_5) @[el2_dec_tlu_ctl.scala 1532:42] + node _T_6 = eq(mpmc_b_ns, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1535:28] + node set_mie_pmu_fw_halt = and(_T_6, io.fw_halt_req) @[el2_dec_tlu_ctl.scala 1535:39] + node _T_7 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1538:5] + node _T_8 = and(_T_7, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1538:19] + node _T_9 = bits(_T_8, 0, 0) @[el2_dec_tlu_ctl.scala 1538:44] + node _T_10 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1538:68] + node _T_11 = bits(_T_10, 0, 0) @[el2_dec_tlu_ctl.scala 1538:68] + node _T_12 = cat(_T_11, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_13 = and(wr_mstatus_r, io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1539:18] + node _T_14 = bits(_T_13, 0, 0) @[el2_dec_tlu_ctl.scala 1539:43] + node _T_15 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1539:76] + node _T_16 = cat(_T_15, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_17 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1540:17] + node _T_18 = and(io.mret_r, _T_17) @[el2_dec_tlu_ctl.scala 1540:15] + node _T_19 = bits(_T_18, 0, 0) @[el2_dec_tlu_ctl.scala 1540:41] + node _T_20 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1540:70] + node _T_21 = cat(UInt<1>("h01"), _T_20) @[Cat.scala 29:58] + node _T_22 = bits(set_mie_pmu_fw_halt, 0, 0) @[el2_dec_tlu_ctl.scala 1541:26] + node _T_23 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 1541:50] + node _T_24 = cat(_T_23, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_25 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1542:20] + node _T_26 = and(wr_mstatus_r, _T_25) @[el2_dec_tlu_ctl.scala 1542:18] + node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 1542:44] + node _T_28 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1542:77] + node _T_29 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1542:101] + node _T_30 = cat(_T_28, _T_29) @[Cat.scala 29:58] + node _T_31 = eq(wr_mstatus_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:5] + node _T_32 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:21] + node _T_33 = and(_T_31, _T_32) @[el2_dec_tlu_ctl.scala 1543:19] + node _T_34 = eq(io.mret_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:46] + node _T_35 = and(_T_33, _T_34) @[el2_dec_tlu_ctl.scala 1543:44] + node _T_36 = eq(set_mie_pmu_fw_halt, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1543:59] + node _T_37 = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 1543:57] + node _T_38 = bits(_T_37, 0, 0) @[el2_dec_tlu_ctl.scala 1543:81] + node _T_39 = mux(_T_9, _T_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_40 = mux(_T_14, _T_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_41 = mux(_T_19, _T_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_42 = mux(_T_22, _T_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_43 = mux(_T_27, _T_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_44 = mux(_T_38, io.mstatus, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_45 = or(_T_39, _T_40) @[Mux.scala 27:72] node _T_46 = or(_T_45, _T_41) @[Mux.scala 27:72] node _T_47 = or(_T_46, _T_42) @[Mux.scala 27:72] + node _T_48 = or(_T_47, _T_43) @[Mux.scala 27:72] + node _T_49 = or(_T_48, _T_44) @[Mux.scala 27:72] wire mstatus_ns : UInt<2> @[Mux.scala 27:72] - mstatus_ns <= _T_47 @[Mux.scala 27:72] - node _T_48 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1545:34] - node _T_49 = bits(_T_48, 0, 0) @[el2_dec_tlu_ctl.scala 1545:34] - node _T_50 = not(io.dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 1545:51] - node _T_51 = bits(io.dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 1545:91] - node _T_52 = or(_T_50, _T_51) @[el2_dec_tlu_ctl.scala 1545:82] - node _T_53 = and(_T_49, _T_52) @[el2_dec_tlu_ctl.scala 1545:48] - io.mstatus_mie_ns <= _T_53 @[el2_dec_tlu_ctl.scala 1545:21] - reg _T_54 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1547:12] - _T_54 <= mstatus_ns @[el2_dec_tlu_ctl.scala 1547:12] - io.mstatus <= _T_54 @[el2_dec_tlu_ctl.scala 1546:14] - node _T_55 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1556:63] - node _T_56 = eq(_T_55, UInt<12>("h0305")) @[el2_dec_tlu_ctl.scala 1556:70] - node wr_mtvec_r = and(io.dec_csr_wen_r_mod, _T_56) @[el2_dec_tlu_ctl.scala 1556:41] - node _T_57 = bits(io.dec_csr_wrdata_r, 31, 2) @[el2_dec_tlu_ctl.scala 1557:41] - node _T_58 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1557:69] - node mtvec_ns = cat(_T_57, _T_58) @[Cat.scala 29:58] - node _T_59 = bits(wr_mtvec_r, 0, 0) @[el2_dec_tlu_ctl.scala 1558:43] + mstatus_ns <= _T_49 @[Mux.scala 27:72] + node _T_50 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1546:33] + node _T_51 = bits(_T_50, 0, 0) @[el2_dec_tlu_ctl.scala 1546:33] + node _T_52 = not(io.dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 1546:50] + node _T_53 = bits(io.dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 1546:90] + node _T_54 = or(_T_52, _T_53) @[el2_dec_tlu_ctl.scala 1546:81] + node _T_55 = and(_T_51, _T_54) @[el2_dec_tlu_ctl.scala 1546:47] + io.mstatus_mie_ns <= _T_55 @[el2_dec_tlu_ctl.scala 1546:20] + reg _T_56 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1548:11] + _T_56 <= mstatus_ns @[el2_dec_tlu_ctl.scala 1548:11] + io.mstatus <= _T_56 @[el2_dec_tlu_ctl.scala 1547:13] + node _T_57 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1557:62] + node _T_58 = eq(_T_57, UInt<12>("h0305")) @[el2_dec_tlu_ctl.scala 1557:69] + node wr_mtvec_r = and(io.dec_csr_wen_r_mod, _T_58) @[el2_dec_tlu_ctl.scala 1557:40] + node _T_59 = bits(io.dec_csr_wrdata_r, 31, 2) @[el2_dec_tlu_ctl.scala 1558:40] + node _T_60 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1558:68] + node mtvec_ns = cat(_T_59, _T_60) @[Cat.scala 29:58] + node _T_61 = bits(wr_mtvec_r, 0, 0) @[el2_dec_tlu_ctl.scala 1559:42] inst rvclkhdr of rvclkhdr_8 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr.io.en <= _T_59 @[el2_lib.scala 511:17] + rvclkhdr.io.en <= _T_61 @[el2_lib.scala 511:17] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_60 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_60 <= mtvec_ns @[el2_lib.scala 514:16] - io.mtvec <= _T_60 @[el2_dec_tlu_ctl.scala 1558:12] - node _T_61 = or(mdccme_ce_req, miccme_ce_req) @[el2_dec_tlu_ctl.scala 1570:31] - node ce_int = or(_T_61, mice_ce_req) @[el2_dec_tlu_ctl.scala 1570:47] - node _T_62 = cat(io.mexintpend, io.timer_int_sync) @[Cat.scala 29:58] - node _T_63 = cat(_T_62, io.soft_int_sync) @[Cat.scala 29:58] - node _T_64 = cat(ce_int, io.dec_timer_t0_pulse) @[Cat.scala 29:58] - node _T_65 = cat(_T_64, io.dec_timer_t1_pulse) @[Cat.scala 29:58] - node mip_ns = cat(_T_65, _T_63) @[Cat.scala 29:58] - reg _T_66 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1574:12] - _T_66 <= mip_ns @[el2_dec_tlu_ctl.scala 1574:12] - io.mip <= _T_66 @[el2_dec_tlu_ctl.scala 1573:10] - node _T_67 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1586:61] - node _T_68 = eq(_T_67, UInt<12>("h0304")) @[el2_dec_tlu_ctl.scala 1586:68] - node wr_mie_r = and(io.dec_csr_wen_r_mod, _T_68) @[el2_dec_tlu_ctl.scala 1586:39] - node _T_69 = bits(wr_mie_r, 0, 0) @[el2_dec_tlu_ctl.scala 1587:29] - node _T_70 = bits(io.dec_csr_wrdata_r, 30, 28) @[el2_dec_tlu_ctl.scala 1587:60] - node _T_71 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1587:89] - node _T_72 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1587:114] - node _T_73 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1587:138] - node _T_74 = cat(_T_72, _T_73) @[Cat.scala 29:58] - node _T_75 = cat(_T_70, _T_71) @[Cat.scala 29:58] - node _T_76 = cat(_T_75, _T_74) @[Cat.scala 29:58] - node _T_77 = mux(_T_69, _T_76, mie) @[el2_dec_tlu_ctl.scala 1587:19] - io.mie_ns <= _T_77 @[el2_dec_tlu_ctl.scala 1587:13] - reg _T_78 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1589:12] - _T_78 <= io.mie_ns @[el2_dec_tlu_ctl.scala 1589:12] - mie <= _T_78 @[el2_dec_tlu_ctl.scala 1588:7] - node _T_79 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1596:64] - node kill_ebreak_count_r = and(io.ebreak_to_debug_mode_r, _T_79) @[el2_dec_tlu_ctl.scala 1596:55] - node _T_80 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1598:65] - node _T_81 = eq(_T_80, UInt<12>("h0b00")) @[el2_dec_tlu_ctl.scala 1598:72] - node wr_mcyclel_r = and(io.dec_csr_wen_r_mod, _T_81) @[el2_dec_tlu_ctl.scala 1598:43] - node _T_82 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1600:81] - node _T_83 = and(io.dec_tlu_dbg_halted, _T_82) @[el2_dec_tlu_ctl.scala 1600:72] - node _T_84 = or(kill_ebreak_count_r, _T_83) @[el2_dec_tlu_ctl.scala 1600:47] - node _T_85 = or(_T_84, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 1600:95] - node _T_86 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 1600:137] - node _T_87 = or(_T_85, _T_86) @[el2_dec_tlu_ctl.scala 1600:122] - node mcyclel_cout_in = not(_T_87) @[el2_dec_tlu_ctl.scala 1600:25] + reg _T_62 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_62 <= mtvec_ns @[el2_lib.scala 514:16] + io.mtvec <= _T_62 @[el2_dec_tlu_ctl.scala 1559:11] + node _T_63 = or(mdccme_ce_req, miccme_ce_req) @[el2_dec_tlu_ctl.scala 1571:30] + node ce_int = or(_T_63, mice_ce_req) @[el2_dec_tlu_ctl.scala 1571:46] + node _T_64 = cat(io.mexintpend, io.timer_int_sync) @[Cat.scala 29:58] + node _T_65 = cat(_T_64, io.soft_int_sync) @[Cat.scala 29:58] + node _T_66 = cat(ce_int, io.dec_timer_t0_pulse) @[Cat.scala 29:58] + node _T_67 = cat(_T_66, io.dec_timer_t1_pulse) @[Cat.scala 29:58] + node mip_ns = cat(_T_67, _T_65) @[Cat.scala 29:58] + reg _T_68 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1575:11] + _T_68 <= mip_ns @[el2_dec_tlu_ctl.scala 1575:11] + io.mip <= _T_68 @[el2_dec_tlu_ctl.scala 1574:9] + node _T_69 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1587:60] + node _T_70 = eq(_T_69, UInt<12>("h0304")) @[el2_dec_tlu_ctl.scala 1587:67] + node wr_mie_r = and(io.dec_csr_wen_r_mod, _T_70) @[el2_dec_tlu_ctl.scala 1587:38] + node _T_71 = bits(wr_mie_r, 0, 0) @[el2_dec_tlu_ctl.scala 1588:28] + node _T_72 = bits(io.dec_csr_wrdata_r, 30, 28) @[el2_dec_tlu_ctl.scala 1588:59] + node _T_73 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1588:88] + node _T_74 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1588:113] + node _T_75 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1588:137] + node _T_76 = cat(_T_74, _T_75) @[Cat.scala 29:58] + node _T_77 = cat(_T_72, _T_73) @[Cat.scala 29:58] + node _T_78 = cat(_T_77, _T_76) @[Cat.scala 29:58] + node _T_79 = mux(_T_71, _T_78, mie) @[el2_dec_tlu_ctl.scala 1588:18] + io.mie_ns <= _T_79 @[el2_dec_tlu_ctl.scala 1588:12] + reg _T_80 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1590:11] + _T_80 <= io.mie_ns @[el2_dec_tlu_ctl.scala 1590:11] + mie <= _T_80 @[el2_dec_tlu_ctl.scala 1589:6] + node _T_81 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1597:63] + node kill_ebreak_count_r = and(io.ebreak_to_debug_mode_r, _T_81) @[el2_dec_tlu_ctl.scala 1597:54] + node _T_82 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1599:64] + node _T_83 = eq(_T_82, UInt<12>("h0b00")) @[el2_dec_tlu_ctl.scala 1599:71] + node wr_mcyclel_r = and(io.dec_csr_wen_r_mod, _T_83) @[el2_dec_tlu_ctl.scala 1599:42] + node _T_84 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 1601:80] + node _T_85 = and(io.dec_tlu_dbg_halted, _T_84) @[el2_dec_tlu_ctl.scala 1601:71] + node _T_86 = or(kill_ebreak_count_r, _T_85) @[el2_dec_tlu_ctl.scala 1601:46] + node _T_87 = or(_T_86, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 1601:94] + node _T_88 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 1601:136] + node _T_89 = or(_T_87, _T_88) @[el2_dec_tlu_ctl.scala 1601:121] + node mcyclel_cout_in = not(_T_89) @[el2_dec_tlu_ctl.scala 1601:24] wire mcyclel_inc : UInt<33> mcyclel_inc <= UInt<1>("h00") - node _T_88 = cat(UInt<31>("h00"), mcyclel_cout_in) @[Cat.scala 29:58] - node _T_89 = add(mcyclel, _T_88) @[el2_dec_tlu_ctl.scala 1604:26] - node _T_90 = tail(_T_89, 1) @[el2_dec_tlu_ctl.scala 1604:26] - mcyclel_inc <= _T_90 @[el2_dec_tlu_ctl.scala 1604:15] - node _T_91 = bits(wr_mcyclel_r, 0, 0) @[el2_dec_tlu_ctl.scala 1605:37] - node mcyclel_ns = mux(_T_91, io.dec_csr_wrdata_r, mcyclel_inc) @[el2_dec_tlu_ctl.scala 1605:23] - node _T_92 = bits(mcyclel_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1606:33] - node mcyclel_cout = bits(_T_92, 0, 0) @[el2_dec_tlu_ctl.scala 1606:38] - node _T_93 = or(wr_mcyclel_r, mcyclel_cout_in) @[el2_dec_tlu_ctl.scala 1607:47] - node _T_94 = bits(_T_93, 0, 0) @[el2_dec_tlu_ctl.scala 1607:73] + node _T_90 = cat(UInt<31>("h00"), mcyclel_cout_in) @[Cat.scala 29:58] + node _T_91 = add(mcyclel, _T_90) @[el2_dec_tlu_ctl.scala 1605:25] + mcyclel_inc <= _T_91 @[el2_dec_tlu_ctl.scala 1605:14] + node _T_92 = bits(wr_mcyclel_r, 0, 0) @[el2_dec_tlu_ctl.scala 1606:36] + node _T_93 = bits(mcyclel_inc, 31, 0) @[el2_dec_tlu_ctl.scala 1606:76] + node mcyclel_ns = mux(_T_92, io.dec_csr_wrdata_r, _T_93) @[el2_dec_tlu_ctl.scala 1606:22] + node _T_94 = bits(mcyclel_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1607:32] + node mcyclel_cout = bits(_T_94, 0, 0) @[el2_dec_tlu_ctl.scala 1607:37] + node _T_95 = or(wr_mcyclel_r, mcyclel_cout_in) @[el2_dec_tlu_ctl.scala 1608:46] + node _T_96 = bits(_T_95, 0, 0) @[el2_dec_tlu_ctl.scala 1608:72] inst rvclkhdr_1 of rvclkhdr_9 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_1.io.en <= _T_94 @[el2_lib.scala 511:17] + rvclkhdr_1.io.en <= _T_96 @[el2_lib.scala 511:17] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_95 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_95 <= mcyclel_ns @[el2_lib.scala 514:16] - mcyclel <= _T_95 @[el2_dec_tlu_ctl.scala 1607:11] - node _T_96 = eq(wr_mcycleh_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1608:72] - node _T_97 = and(mcyclel_cout, _T_96) @[el2_dec_tlu_ctl.scala 1608:70] - reg mcyclel_cout_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1608:55] - mcyclel_cout_f <= _T_97 @[el2_dec_tlu_ctl.scala 1608:55] - node _T_98 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1614:62] - node _T_99 = eq(_T_98, UInt<12>("h0b80")) @[el2_dec_tlu_ctl.scala 1614:69] - node _T_100 = and(io.dec_csr_wen_r_mod, _T_99) @[el2_dec_tlu_ctl.scala 1614:40] - wr_mcycleh_r <= _T_100 @[el2_dec_tlu_ctl.scala 1614:16] - node _T_101 = cat(UInt<31>("h00"), mcyclel_cout_f) @[Cat.scala 29:58] - node _T_102 = add(mcycleh, _T_101) @[el2_dec_tlu_ctl.scala 1616:29] - node mcycleh_inc = tail(_T_102, 1) @[el2_dec_tlu_ctl.scala 1616:29] - node _T_103 = bits(wr_mcycleh_r, 0, 0) @[el2_dec_tlu_ctl.scala 1617:37] - node mcycleh_ns = mux(_T_103, io.dec_csr_wrdata_r, mcycleh_inc) @[el2_dec_tlu_ctl.scala 1617:23] - node _T_104 = or(wr_mcycleh_r, mcyclel_cout_f) @[el2_dec_tlu_ctl.scala 1619:47] - node _T_105 = bits(_T_104, 0, 0) @[el2_dec_tlu_ctl.scala 1619:65] + reg _T_97 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_97 <= mcyclel_ns @[el2_lib.scala 514:16] + mcyclel <= _T_97 @[el2_dec_tlu_ctl.scala 1608:10] + node _T_98 = eq(wr_mcycleh_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1609:71] + node _T_99 = and(mcyclel_cout, _T_98) @[el2_dec_tlu_ctl.scala 1609:69] + reg mcyclel_cout_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1609:54] + mcyclel_cout_f <= _T_99 @[el2_dec_tlu_ctl.scala 1609:54] + node _T_100 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1615:61] + node _T_101 = eq(_T_100, UInt<12>("h0b80")) @[el2_dec_tlu_ctl.scala 1615:68] + node _T_102 = and(io.dec_csr_wen_r_mod, _T_101) @[el2_dec_tlu_ctl.scala 1615:39] + wr_mcycleh_r <= _T_102 @[el2_dec_tlu_ctl.scala 1615:15] + node _T_103 = cat(UInt<31>("h00"), mcyclel_cout_f) @[Cat.scala 29:58] + node _T_104 = add(mcycleh, _T_103) @[el2_dec_tlu_ctl.scala 1617:28] + node mcycleh_inc = tail(_T_104, 1) @[el2_dec_tlu_ctl.scala 1617:28] + node _T_105 = bits(wr_mcycleh_r, 0, 0) @[el2_dec_tlu_ctl.scala 1618:36] + node mcycleh_ns = mux(_T_105, io.dec_csr_wrdata_r, mcycleh_inc) @[el2_dec_tlu_ctl.scala 1618:22] + node _T_106 = or(wr_mcycleh_r, mcyclel_cout_f) @[el2_dec_tlu_ctl.scala 1620:46] + node _T_107 = bits(_T_106, 0, 0) @[el2_dec_tlu_ctl.scala 1620:64] inst rvclkhdr_2 of rvclkhdr_10 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_2.io.en <= _T_105 @[el2_lib.scala 511:17] + rvclkhdr_2.io.en <= _T_107 @[el2_lib.scala 511:17] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_106 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_106 <= mcycleh_ns @[el2_lib.scala 514:16] - mcycleh <= _T_106 @[el2_dec_tlu_ctl.scala 1619:11] - node _T_107 = or(io.ebreak_r, io.ecall_r) @[el2_dec_tlu_ctl.scala 1633:73] - node _T_108 = or(_T_107, io.ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 1633:86] - node _T_109 = or(_T_108, io.illegal_r) @[el2_dec_tlu_ctl.scala 1633:114] - node _T_110 = bits(mcountinhibit, 2, 2) @[el2_dec_tlu_ctl.scala 1633:144] - node _T_111 = or(_T_109, _T_110) @[el2_dec_tlu_ctl.scala 1633:129] - node _T_112 = bits(_T_111, 0, 0) @[el2_dec_tlu_ctl.scala 1633:149] - node _T_113 = not(_T_112) @[el2_dec_tlu_ctl.scala 1633:59] - node i0_valid_no_ebreak_ecall_r = and(io.tlu_i0_commit_cmt, _T_113) @[el2_dec_tlu_ctl.scala 1633:57] - node _T_114 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1635:67] - node _T_115 = eq(_T_114, UInt<12>("h0b02")) @[el2_dec_tlu_ctl.scala 1635:74] - node wr_minstretl_r = and(io.dec_csr_wen_r_mod, _T_115) @[el2_dec_tlu_ctl.scala 1635:45] - node _T_116 = cat(UInt<31>("h00"), i0_valid_no_ebreak_ecall_r) @[Cat.scala 29:58] - node _T_117 = add(minstretl, _T_116) @[el2_dec_tlu_ctl.scala 1637:30] - node _T_118 = tail(_T_117, 1) @[el2_dec_tlu_ctl.scala 1637:30] - minstretl_inc <= _T_118 @[el2_dec_tlu_ctl.scala 1637:17] - node minstretl_cout = bits(minstretl_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1638:37] - node _T_119 = or(i0_valid_no_ebreak_ecall_r, wr_minstretl_r) @[el2_dec_tlu_ctl.scala 1639:53] - node minstret_enable = bits(_T_119, 0, 0) @[el2_dec_tlu_ctl.scala 1639:71] - node _T_120 = bits(wr_minstretl_r, 0, 0) @[el2_dec_tlu_ctl.scala 1641:41] - node minstretl_ns = mux(_T_120, io.dec_csr_wrdata_r, minstretl_inc) @[el2_dec_tlu_ctl.scala 1641:25] - node _T_121 = bits(minstret_enable, 0, 0) @[el2_dec_tlu_ctl.scala 1642:52] + reg _T_108 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_108 <= mcycleh_ns @[el2_lib.scala 514:16] + mcycleh <= _T_108 @[el2_dec_tlu_ctl.scala 1620:10] + node _T_109 = or(io.ebreak_r, io.ecall_r) @[el2_dec_tlu_ctl.scala 1634:72] + node _T_110 = or(_T_109, io.ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 1634:85] + node _T_111 = or(_T_110, io.illegal_r) @[el2_dec_tlu_ctl.scala 1634:113] + node _T_112 = bits(mcountinhibit, 2, 2) @[el2_dec_tlu_ctl.scala 1634:143] + node _T_113 = or(_T_111, _T_112) @[el2_dec_tlu_ctl.scala 1634:128] + node _T_114 = bits(_T_113, 0, 0) @[el2_dec_tlu_ctl.scala 1634:148] + node _T_115 = not(_T_114) @[el2_dec_tlu_ctl.scala 1634:58] + node i0_valid_no_ebreak_ecall_r = and(io.tlu_i0_commit_cmt, _T_115) @[el2_dec_tlu_ctl.scala 1634:56] + node _T_116 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1636:66] + node _T_117 = eq(_T_116, UInt<12>("h0b02")) @[el2_dec_tlu_ctl.scala 1636:73] + node wr_minstretl_r = and(io.dec_csr_wen_r_mod, _T_117) @[el2_dec_tlu_ctl.scala 1636:44] + node _T_118 = cat(UInt<31>("h00"), i0_valid_no_ebreak_ecall_r) @[Cat.scala 29:58] + node _T_119 = add(minstretl, _T_118) @[el2_dec_tlu_ctl.scala 1638:29] + minstretl_inc <= _T_119 @[el2_dec_tlu_ctl.scala 1638:16] + node minstretl_cout = bits(minstretl_inc, 32, 32) @[el2_dec_tlu_ctl.scala 1639:36] + node _T_120 = or(i0_valid_no_ebreak_ecall_r, wr_minstretl_r) @[el2_dec_tlu_ctl.scala 1640:52] + node minstret_enable = bits(_T_120, 0, 0) @[el2_dec_tlu_ctl.scala 1640:70] + node _T_121 = bits(wr_minstretl_r, 0, 0) @[el2_dec_tlu_ctl.scala 1642:40] + node _T_122 = bits(minstretl_inc, 31, 0) @[el2_dec_tlu_ctl.scala 1642:83] + node minstretl_ns = mux(_T_121, io.dec_csr_wrdata_r, _T_122) @[el2_dec_tlu_ctl.scala 1642:24] + node _T_123 = bits(minstret_enable, 0, 0) @[el2_dec_tlu_ctl.scala 1643:51] inst rvclkhdr_3 of rvclkhdr_11 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_3.io.en <= _T_121 @[el2_lib.scala 511:17] + rvclkhdr_3.io.en <= _T_123 @[el2_lib.scala 511:17] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_122 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_122 <= minstretl_ns @[el2_lib.scala 514:16] - minstretl <= _T_122 @[el2_dec_tlu_ctl.scala 1642:13] - reg minstret_enable_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1643:57] - minstret_enable_f <= minstret_enable @[el2_dec_tlu_ctl.scala 1643:57] - node _T_123 = not(wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1644:76] - node _T_124 = and(minstretl_cout, _T_123) @[el2_dec_tlu_ctl.scala 1644:74] - reg minstretl_cout_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1644:57] - minstretl_cout_f <= _T_124 @[el2_dec_tlu_ctl.scala 1644:57] - node _T_125 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1652:65] - node _T_126 = eq(_T_125, UInt<12>("h0b82")) @[el2_dec_tlu_ctl.scala 1652:72] - node _T_127 = and(io.dec_csr_wen_r_mod, _T_126) @[el2_dec_tlu_ctl.scala 1652:43] - node _T_128 = bits(_T_127, 0, 0) @[el2_dec_tlu_ctl.scala 1652:88] - wr_minstreth_r <= _T_128 @[el2_dec_tlu_ctl.scala 1652:18] - node _T_129 = cat(UInt<31>("h00"), minstretl_cout_f) @[Cat.scala 29:58] - node _T_130 = add(minstreth, _T_129) @[el2_dec_tlu_ctl.scala 1655:30] - node _T_131 = tail(_T_130, 1) @[el2_dec_tlu_ctl.scala 1655:30] - minstreth_inc <= _T_131 @[el2_dec_tlu_ctl.scala 1655:17] - node _T_132 = bits(wr_minstreth_r, 0, 0) @[el2_dec_tlu_ctl.scala 1656:42] - node minstreth_ns = mux(_T_132, io.dec_csr_wrdata_r, minstreth_inc) @[el2_dec_tlu_ctl.scala 1656:26] - node _T_133 = or(minstret_enable_f, wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1658:56] - node _T_134 = bits(_T_133, 0, 0) @[el2_dec_tlu_ctl.scala 1658:74] + reg _T_124 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_124 <= minstretl_ns @[el2_lib.scala 514:16] + minstretl <= _T_124 @[el2_dec_tlu_ctl.scala 1643:12] + reg minstret_enable_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1644:56] + minstret_enable_f <= minstret_enable @[el2_dec_tlu_ctl.scala 1644:56] + node _T_125 = not(wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1645:75] + node _T_126 = and(minstretl_cout, _T_125) @[el2_dec_tlu_ctl.scala 1645:73] + reg minstretl_cout_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1645:56] + minstretl_cout_f <= _T_126 @[el2_dec_tlu_ctl.scala 1645:56] + node _T_127 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1653:64] + node _T_128 = eq(_T_127, UInt<12>("h0b82")) @[el2_dec_tlu_ctl.scala 1653:71] + node _T_129 = and(io.dec_csr_wen_r_mod, _T_128) @[el2_dec_tlu_ctl.scala 1653:42] + node _T_130 = bits(_T_129, 0, 0) @[el2_dec_tlu_ctl.scala 1653:87] + wr_minstreth_r <= _T_130 @[el2_dec_tlu_ctl.scala 1653:17] + node _T_131 = cat(UInt<31>("h00"), minstretl_cout_f) @[Cat.scala 29:58] + node _T_132 = add(minstreth, _T_131) @[el2_dec_tlu_ctl.scala 1656:29] + node _T_133 = tail(_T_132, 1) @[el2_dec_tlu_ctl.scala 1656:29] + minstreth_inc <= _T_133 @[el2_dec_tlu_ctl.scala 1656:16] + node _T_134 = bits(wr_minstreth_r, 0, 0) @[el2_dec_tlu_ctl.scala 1657:41] + node minstreth_ns = mux(_T_134, io.dec_csr_wrdata_r, minstreth_inc) @[el2_dec_tlu_ctl.scala 1657:25] + node _T_135 = or(minstret_enable_f, wr_minstreth_r) @[el2_dec_tlu_ctl.scala 1659:55] + node _T_136 = bits(_T_135, 0, 0) @[el2_dec_tlu_ctl.scala 1659:73] inst rvclkhdr_4 of rvclkhdr_12 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_4.io.en <= _T_134 @[el2_lib.scala 511:17] + rvclkhdr_4.io.en <= _T_136 @[el2_lib.scala 511:17] rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_135 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_135 <= minstreth_ns @[el2_lib.scala 514:16] - minstreth <= _T_135 @[el2_dec_tlu_ctl.scala 1658:13] - node _T_136 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1666:66] - node _T_137 = eq(_T_136, UInt<12>("h0340")) @[el2_dec_tlu_ctl.scala 1666:73] - node wr_mscratch_r = and(io.dec_csr_wen_r_mod, _T_137) @[el2_dec_tlu_ctl.scala 1666:44] - node _T_138 = bits(wr_mscratch_r, 0, 0) @[el2_dec_tlu_ctl.scala 1668:56] + reg _T_137 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_137 <= minstreth_ns @[el2_lib.scala 514:16] + minstreth <= _T_137 @[el2_dec_tlu_ctl.scala 1659:12] + node _T_138 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1667:65] + node _T_139 = eq(_T_138, UInt<12>("h0340")) @[el2_dec_tlu_ctl.scala 1667:72] + node wr_mscratch_r = and(io.dec_csr_wen_r_mod, _T_139) @[el2_dec_tlu_ctl.scala 1667:43] + node _T_140 = bits(wr_mscratch_r, 0, 0) @[el2_dec_tlu_ctl.scala 1669:55] inst rvclkhdr_5 of rvclkhdr_13 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_5.io.en <= _T_138 @[el2_lib.scala 511:17] + rvclkhdr_5.io.en <= _T_140 @[el2_lib.scala 511:17] rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_139 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_139 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mscratch <= _T_139 @[el2_dec_tlu_ctl.scala 1668:12] - node _T_140 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1677:23] - node _T_141 = eq(io.tlu_flush_lower_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1677:48] - node _T_142 = and(_T_140, _T_141) @[el2_dec_tlu_ctl.scala 1677:46] - node sel_exu_npc_r = and(_T_142, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1677:73] - node _T_143 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:25] - node _T_144 = and(_T_143, io.tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 1678:48] - node _T_145 = eq(io.dec_tlu_flush_noredir_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:76] - node sel_flush_npc_r = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 1678:74] - node _T_146 = eq(sel_exu_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:24] - node _T_147 = eq(sel_flush_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:41] - node sel_hold_npc_r = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 1679:39] - node _T_148 = bits(sel_exu_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1682:19] - node _T_149 = eq(io.mpc_reset_run_req, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1683:6] - node _T_150 = and(_T_149, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1683:28] - node _T_151 = bits(_T_150, 0, 0) @[el2_dec_tlu_ctl.scala 1683:48] - node _T_152 = bits(sel_flush_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1684:21] - node _T_153 = bits(sel_hold_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1685:20] - node _T_154 = mux(_T_148, io.exu_npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_155 = mux(_T_151, io.rst_vec, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_156 = mux(_T_152, io.tlu_flush_path_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_157 = mux(_T_153, io.npc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_158 = or(_T_154, _T_155) @[Mux.scala 27:72] - node _T_159 = or(_T_158, _T_156) @[Mux.scala 27:72] - node _T_160 = or(_T_159, _T_157) @[Mux.scala 27:72] - wire _T_161 : UInt<31> @[Mux.scala 27:72] - _T_161 <= _T_160 @[Mux.scala 27:72] - io.npc_r <= _T_161 @[el2_dec_tlu_ctl.scala 1681:12] - node _T_162 = or(sel_exu_npc_r, sel_flush_npc_r) @[el2_dec_tlu_ctl.scala 1687:49] - node _T_163 = or(_T_162, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1687:67] - node _T_164 = bits(_T_163, 0, 0) @[el2_dec_tlu_ctl.scala 1687:87] + reg _T_141 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_141 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mscratch <= _T_141 @[el2_dec_tlu_ctl.scala 1669:11] + node _T_142 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:22] + node _T_143 = eq(io.tlu_flush_lower_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1678:47] + node _T_144 = and(_T_142, _T_143) @[el2_dec_tlu_ctl.scala 1678:45] + node sel_exu_npc_r = and(_T_144, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1678:72] + node _T_145 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:24] + node _T_146 = and(_T_145, io.tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 1679:47] + node _T_147 = eq(io.dec_tlu_flush_noredir_r_d1, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1679:75] + node sel_flush_npc_r = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 1679:73] + node _T_148 = eq(sel_exu_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1680:23] + node _T_149 = eq(sel_flush_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1680:40] + node sel_hold_npc_r = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 1680:38] + node _T_150 = bits(sel_exu_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1683:26] + node _T_151 = eq(io.mpc_reset_run_req, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1684:13] + node _T_152 = and(_T_151, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1684:35] + node _T_153 = bits(_T_152, 0, 0) @[el2_dec_tlu_ctl.scala 1684:55] + node _T_154 = bits(sel_flush_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1685:28] + node _T_155 = bits(sel_hold_npc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1686:27] + node _T_156 = mux(_T_150, io.exu_npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_157 = mux(_T_153, io.rst_vec, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_158 = mux(_T_154, io.tlu_flush_path_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_159 = mux(_T_155, io.npc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_160 = or(_T_156, _T_157) @[Mux.scala 27:72] + node _T_161 = or(_T_160, _T_158) @[Mux.scala 27:72] + node _T_162 = or(_T_161, _T_159) @[Mux.scala 27:72] + wire _T_163 : UInt<31> @[Mux.scala 27:72] + _T_163 <= _T_162 @[Mux.scala 27:72] + io.npc_r <= _T_163 @[el2_dec_tlu_ctl.scala 1682:11] + node _T_164 = or(sel_exu_npc_r, sel_flush_npc_r) @[el2_dec_tlu_ctl.scala 1688:48] + node _T_165 = or(_T_164, io.reset_delayed) @[el2_dec_tlu_ctl.scala 1688:66] + node _T_166 = bits(_T_165, 0, 0) @[el2_dec_tlu_ctl.scala 1688:86] inst rvclkhdr_6 of rvclkhdr_14 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_6.io.en <= _T_164 @[el2_lib.scala 511:17] + rvclkhdr_6.io.en <= _T_166 @[el2_lib.scala 511:17] rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_165 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_165 <= io.npc_r @[el2_lib.scala 514:16] - io.npc_r_d1 <= _T_165 @[el2_dec_tlu_ctl.scala 1687:15] - node _T_166 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1690:22] - node _T_167 = and(_T_166, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1690:45] - node pc0_valid_r = bits(_T_167, 0, 0) @[el2_dec_tlu_ctl.scala 1690:70] - node _T_168 = not(pc0_valid_r) @[el2_dec_tlu_ctl.scala 1694:5] - node _T_169 = mux(pc0_valid_r, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_170 = mux(_T_168, pc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_171 = or(_T_169, _T_170) @[Mux.scala 27:72] + reg _T_167 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_167 <= io.npc_r @[el2_lib.scala 514:16] + io.npc_r_d1 <= _T_167 @[el2_dec_tlu_ctl.scala 1688:14] + node _T_168 = eq(io.dec_tlu_dbg_halted, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1691:21] + node _T_169 = and(_T_168, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 1691:44] + node pc0_valid_r = bits(_T_169, 0, 0) @[el2_dec_tlu_ctl.scala 1691:69] + node _T_170 = not(pc0_valid_r) @[el2_dec_tlu_ctl.scala 1695:22] + node _T_171 = mux(pc0_valid_r, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_172 = mux(_T_170, pc_r_d1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_173 = or(_T_171, _T_172) @[Mux.scala 27:72] wire pc_r : UInt<31> @[Mux.scala 27:72] - pc_r <= _T_171 @[Mux.scala 27:72] + pc_r <= _T_173 @[Mux.scala 27:72] inst rvclkhdr_7 of rvclkhdr_15 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[el2_lib.scala 510:18] rvclkhdr_7.io.en <= pc0_valid_r @[el2_lib.scala 511:17] rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_172 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_172 <= pc_r @[el2_lib.scala 514:16] - pc_r_d1 <= _T_172 @[el2_dec_tlu_ctl.scala 1696:11] - node _T_173 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1698:62] - node _T_174 = eq(_T_173, UInt<12>("h0341")) @[el2_dec_tlu_ctl.scala 1698:69] - node wr_mepc_r = and(io.dec_csr_wen_r_mod, _T_174) @[el2_dec_tlu_ctl.scala 1698:40] - node _T_175 = or(io.i0_exception_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1701:30] - node _T_176 = or(_T_175, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1701:51] - node _T_177 = bits(_T_176, 0, 0) @[el2_dec_tlu_ctl.scala 1701:83] - node _T_178 = bits(io.interrupt_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1702:28] - node _T_179 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1703:18] - node _T_180 = and(wr_mepc_r, _T_179) @[el2_dec_tlu_ctl.scala 1703:16] - node _T_181 = bits(_T_180, 0, 0) @[el2_dec_tlu_ctl.scala 1703:42] - node _T_182 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 1703:107] - node _T_183 = eq(wr_mepc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:6] - node _T_184 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:19] - node _T_185 = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 1704:17] - node _T_186 = bits(_T_185, 0, 0) @[el2_dec_tlu_ctl.scala 1704:43] - node _T_187 = mux(_T_177, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_188 = mux(_T_178, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_189 = mux(_T_181, _T_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_190 = mux(_T_186, io.mepc, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_191 = or(_T_187, _T_188) @[Mux.scala 27:72] - node _T_192 = or(_T_191, _T_189) @[Mux.scala 27:72] - node _T_193 = or(_T_192, _T_190) @[Mux.scala 27:72] + reg _T_174 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_174 <= pc_r @[el2_lib.scala 514:16] + pc_r_d1 <= _T_174 @[el2_dec_tlu_ctl.scala 1697:10] + node _T_175 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1699:61] + node _T_176 = eq(_T_175, UInt<12>("h0341")) @[el2_dec_tlu_ctl.scala 1699:68] + node wr_mepc_r = and(io.dec_csr_wen_r_mod, _T_176) @[el2_dec_tlu_ctl.scala 1699:39] + node _T_177 = or(io.i0_exception_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1702:27] + node _T_178 = or(_T_177, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1702:48] + node _T_179 = bits(_T_178, 0, 0) @[el2_dec_tlu_ctl.scala 1702:80] + node _T_180 = bits(io.interrupt_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1703:25] + node _T_181 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1704:15] + node _T_182 = and(wr_mepc_r, _T_181) @[el2_dec_tlu_ctl.scala 1704:13] + node _T_183 = bits(_T_182, 0, 0) @[el2_dec_tlu_ctl.scala 1704:39] + node _T_184 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 1704:104] + node _T_185 = eq(wr_mepc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1705:3] + node _T_186 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1705:16] + node _T_187 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 1705:14] + node _T_188 = bits(_T_187, 0, 0) @[el2_dec_tlu_ctl.scala 1705:40] + node _T_189 = mux(_T_179, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_190 = mux(_T_180, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_191 = mux(_T_183, _T_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_192 = mux(_T_188, io.mepc, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_193 = or(_T_189, _T_190) @[Mux.scala 27:72] + node _T_194 = or(_T_193, _T_191) @[Mux.scala 27:72] + node _T_195 = or(_T_194, _T_192) @[Mux.scala 27:72] wire mepc_ns : UInt<31> @[Mux.scala 27:72] - mepc_ns <= _T_193 @[Mux.scala 27:72] - reg _T_194 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1706:48] - _T_194 <= mepc_ns @[el2_dec_tlu_ctl.scala 1706:48] - io.mepc <= _T_194 @[el2_dec_tlu_ctl.scala 1706:11] - node _T_195 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1713:64] - node _T_196 = eq(_T_195, UInt<12>("h0342")) @[el2_dec_tlu_ctl.scala 1713:71] - node wr_mcause_r = and(io.dec_csr_wen_r_mod, _T_196) @[el2_dec_tlu_ctl.scala 1713:42] - node _T_197 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1714:52] - node mcause_sel_nmi_store = and(_T_197, io.nmi_lsu_store_type) @[el2_dec_tlu_ctl.scala 1714:66] - node _T_198 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1715:51] - node mcause_sel_nmi_load = and(_T_198, io.nmi_lsu_load_type) @[el2_dec_tlu_ctl.scala 1715:65] - node _T_199 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1716:50] - node _T_200 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1716:83] - node mcause_sel_nmi_ext = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 1716:64] - node _T_201 = andr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1722:52] - node _T_202 = bits(io.lsu_fir_error, 1, 1) @[el2_dec_tlu_ctl.scala 1722:75] - node _T_203 = bits(io.lsu_fir_error, 0, 0) @[el2_dec_tlu_ctl.scala 1722:98] - node _T_204 = not(_T_203) @[el2_dec_tlu_ctl.scala 1722:81] - node _T_205 = and(_T_202, _T_204) @[el2_dec_tlu_ctl.scala 1722:79] - node mcause_fir_error_type = cat(_T_201, _T_205) @[Cat.scala 29:58] - node _T_206 = bits(mcause_sel_nmi_store, 0, 0) @[el2_dec_tlu_ctl.scala 1725:26] - node _T_207 = bits(mcause_sel_nmi_load, 0, 0) @[el2_dec_tlu_ctl.scala 1726:25] - node _T_208 = bits(mcause_sel_nmi_ext, 0, 0) @[el2_dec_tlu_ctl.scala 1727:24] - node _T_209 = cat(UInt<28>("h0f000100"), UInt<2>("h00")) @[Cat.scala 29:58] - node _T_210 = cat(_T_209, mcause_fir_error_type) @[Cat.scala 29:58] - node _T_211 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1728:30] - node _T_212 = and(io.exc_or_int_valid_r, _T_211) @[el2_dec_tlu_ctl.scala 1728:28] - node _T_213 = bits(_T_212, 0, 0) @[el2_dec_tlu_ctl.scala 1728:44] - node _T_214 = cat(io.interrupt_valid_r, UInt<26>("h00")) @[Cat.scala 29:58] - node _T_215 = cat(_T_214, io.exc_cause_r) @[Cat.scala 29:58] - node _T_216 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1729:20] - node _T_217 = and(wr_mcause_r, _T_216) @[el2_dec_tlu_ctl.scala 1729:18] - node _T_218 = bits(_T_217, 0, 0) @[el2_dec_tlu_ctl.scala 1729:44] - node _T_219 = not(wr_mcause_r) @[el2_dec_tlu_ctl.scala 1730:6] - node _T_220 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1730:21] - node _T_221 = and(_T_219, _T_220) @[el2_dec_tlu_ctl.scala 1730:19] - node _T_222 = bits(_T_221, 0, 0) @[el2_dec_tlu_ctl.scala 1730:45] - node _T_223 = mux(_T_206, UInt<32>("h0f0000000"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_224 = mux(_T_207, UInt<32>("h0f0000001"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_225 = mux(_T_208, _T_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_226 = mux(_T_213, _T_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_227 = mux(_T_218, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_228 = mux(_T_222, mcause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_229 = or(_T_223, _T_224) @[Mux.scala 27:72] - node _T_230 = or(_T_229, _T_225) @[Mux.scala 27:72] - node _T_231 = or(_T_230, _T_226) @[Mux.scala 27:72] + mepc_ns <= _T_195 @[Mux.scala 27:72] + reg _T_196 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1707:47] + _T_196 <= mepc_ns @[el2_dec_tlu_ctl.scala 1707:47] + io.mepc <= _T_196 @[el2_dec_tlu_ctl.scala 1707:10] + node _T_197 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1714:65] + node _T_198 = eq(_T_197, UInt<12>("h0342")) @[el2_dec_tlu_ctl.scala 1714:72] + node wr_mcause_r = and(io.dec_csr_wen_r_mod, _T_198) @[el2_dec_tlu_ctl.scala 1714:43] + node _T_199 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1715:53] + node mcause_sel_nmi_store = and(_T_199, io.nmi_lsu_store_type) @[el2_dec_tlu_ctl.scala 1715:67] + node _T_200 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1716:52] + node mcause_sel_nmi_load = and(_T_200, io.nmi_lsu_load_type) @[el2_dec_tlu_ctl.scala 1716:66] + node _T_201 = and(io.exc_or_int_valid_r, io.take_nmi) @[el2_dec_tlu_ctl.scala 1717:51] + node _T_202 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1717:84] + node mcause_sel_nmi_ext = and(_T_201, _T_202) @[el2_dec_tlu_ctl.scala 1717:65] + node _T_203 = andr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 1723:53] + node _T_204 = bits(io.lsu_fir_error, 1, 1) @[el2_dec_tlu_ctl.scala 1723:76] + node _T_205 = bits(io.lsu_fir_error, 0, 0) @[el2_dec_tlu_ctl.scala 1723:99] + node _T_206 = not(_T_205) @[el2_dec_tlu_ctl.scala 1723:82] + node _T_207 = and(_T_204, _T_206) @[el2_dec_tlu_ctl.scala 1723:80] + node mcause_fir_error_type = cat(_T_203, _T_207) @[Cat.scala 29:58] + node _T_208 = bits(mcause_sel_nmi_store, 0, 0) @[el2_dec_tlu_ctl.scala 1726:52] + node _T_209 = bits(mcause_sel_nmi_load, 0, 0) @[el2_dec_tlu_ctl.scala 1727:51] + node _T_210 = bits(mcause_sel_nmi_ext, 0, 0) @[el2_dec_tlu_ctl.scala 1728:50] + node _T_211 = cat(UInt<28>("h0f000100"), UInt<2>("h00")) @[Cat.scala 29:58] + node _T_212 = cat(_T_211, mcause_fir_error_type) @[Cat.scala 29:58] + node _T_213 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1729:56] + node _T_214 = and(io.exc_or_int_valid_r, _T_213) @[el2_dec_tlu_ctl.scala 1729:54] + node _T_215 = bits(_T_214, 0, 0) @[el2_dec_tlu_ctl.scala 1729:70] + node _T_216 = cat(io.interrupt_valid_r, UInt<26>("h00")) @[Cat.scala 29:58] + node _T_217 = cat(_T_216, io.exc_cause_r) @[Cat.scala 29:58] + node _T_218 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1730:46] + node _T_219 = and(wr_mcause_r, _T_218) @[el2_dec_tlu_ctl.scala 1730:44] + node _T_220 = bits(_T_219, 0, 0) @[el2_dec_tlu_ctl.scala 1730:70] + node _T_221 = not(wr_mcause_r) @[el2_dec_tlu_ctl.scala 1731:32] + node _T_222 = not(io.exc_or_int_valid_r) @[el2_dec_tlu_ctl.scala 1731:47] + node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 1731:45] + node _T_224 = bits(_T_223, 0, 0) @[el2_dec_tlu_ctl.scala 1731:71] + node _T_225 = mux(_T_208, UInt<32>("h0f0000000"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_226 = mux(_T_209, UInt<32>("h0f0000001"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_227 = mux(_T_210, _T_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_228 = mux(_T_215, _T_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_229 = mux(_T_220, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_230 = mux(_T_224, mcause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_231 = or(_T_225, _T_226) @[Mux.scala 27:72] node _T_232 = or(_T_231, _T_227) @[Mux.scala 27:72] node _T_233 = or(_T_232, _T_228) @[Mux.scala 27:72] + node _T_234 = or(_T_233, _T_229) @[Mux.scala 27:72] + node _T_235 = or(_T_234, _T_230) @[Mux.scala 27:72] wire mcause_ns : UInt<32> @[Mux.scala 27:72] - mcause_ns <= _T_233 @[Mux.scala 27:72] - reg _T_234 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1732:47] - _T_234 <= mcause_ns @[el2_dec_tlu_ctl.scala 1732:47] - mcause <= _T_234 @[el2_dec_tlu_ctl.scala 1732:10] - node _T_235 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1739:65] - node _T_236 = eq(_T_235, UInt<12>("h07ff")) @[el2_dec_tlu_ctl.scala 1739:72] - node wr_mscause_r = and(io.dec_csr_wen_r_mod, _T_236) @[el2_dec_tlu_ctl.scala 1739:43] - node _T_237 = eq(io.dec_tlu_packet_r.icaf_type, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 1741:57] - node _T_238 = cat(UInt<2>("h00"), io.dec_tlu_packet_r.icaf_type) @[Cat.scala 29:58] - node ifu_mscause = mux(_T_237, UInt<4>("h09"), _T_238) @[el2_dec_tlu_ctl.scala 1741:25] - node _T_239 = bits(io.lsu_i0_exc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1744:21] - node _T_240 = bits(io.i0_trigger_hit_r, 0, 0) @[el2_dec_tlu_ctl.scala 1745:25] - node _T_241 = bits(io.ebreak_r, 0, 0) @[el2_dec_tlu_ctl.scala 1746:17] - node _T_242 = bits(io.inst_acc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1747:19] - node _T_243 = mux(_T_239, io.lsu_error_pkt_r.bits.mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_244 = mux(_T_240, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_245 = mux(_T_241, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_246 = mux(_T_242, ifu_mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_247 = or(_T_243, _T_244) @[Mux.scala 27:72] - node _T_248 = or(_T_247, _T_245) @[Mux.scala 27:72] - node _T_249 = or(_T_248, _T_246) @[Mux.scala 27:72] + mcause_ns <= _T_235 @[Mux.scala 27:72] + reg _T_236 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1733:49] + _T_236 <= mcause_ns @[el2_dec_tlu_ctl.scala 1733:49] + mcause <= _T_236 @[el2_dec_tlu_ctl.scala 1733:12] + node _T_237 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1740:64] + node _T_238 = eq(_T_237, UInt<12>("h07ff")) @[el2_dec_tlu_ctl.scala 1740:71] + node wr_mscause_r = and(io.dec_csr_wen_r_mod, _T_238) @[el2_dec_tlu_ctl.scala 1740:42] + node _T_239 = eq(io.dec_tlu_packet_r.icaf_type, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 1742:56] + node _T_240 = cat(UInt<2>("h00"), io.dec_tlu_packet_r.icaf_type) @[Cat.scala 29:58] + node ifu_mscause = mux(_T_239, UInt<4>("h09"), _T_240) @[el2_dec_tlu_ctl.scala 1742:24] + node _T_241 = bits(io.lsu_i0_exc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1745:36] + node _T_242 = bits(io.i0_trigger_hit_r, 0, 0) @[el2_dec_tlu_ctl.scala 1746:40] + node _T_243 = bits(io.ebreak_r, 0, 0) @[el2_dec_tlu_ctl.scala 1747:32] + node _T_244 = bits(io.inst_acc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1748:34] + node _T_245 = mux(_T_241, io.lsu_error_pkt_r.bits.mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_246 = mux(_T_242, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_247 = mux(_T_243, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_248 = mux(_T_244, ifu_mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_249 = or(_T_245, _T_246) @[Mux.scala 27:72] + node _T_250 = or(_T_249, _T_247) @[Mux.scala 27:72] + node _T_251 = or(_T_250, _T_248) @[Mux.scala 27:72] wire mscause_type : UInt<4> @[Mux.scala 27:72] - mscause_type <= _T_249 @[Mux.scala 27:72] - node _T_250 = bits(io.exc_or_int_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1751:29] - node _T_251 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1752:21] - node _T_252 = and(wr_mscause_r, _T_251) @[el2_dec_tlu_ctl.scala 1752:19] - node _T_253 = bits(_T_252, 0, 0) @[el2_dec_tlu_ctl.scala 1752:45] - node _T_254 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 1752:84] - node _T_255 = eq(wr_mscause_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:6] - node _T_256 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:22] - node _T_257 = and(_T_255, _T_256) @[el2_dec_tlu_ctl.scala 1753:20] - node _T_258 = bits(_T_257, 0, 0) @[el2_dec_tlu_ctl.scala 1753:46] - node _T_259 = mux(_T_250, mscause_type, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_260 = mux(_T_253, _T_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_261 = mux(_T_258, mscause, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_262 = or(_T_259, _T_260) @[Mux.scala 27:72] - node _T_263 = or(_T_262, _T_261) @[Mux.scala 27:72] + mscause_type <= _T_251 @[Mux.scala 27:72] + node _T_252 = bits(io.exc_or_int_valid_r, 0, 0) @[el2_dec_tlu_ctl.scala 1752:48] + node _T_253 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1753:40] + node _T_254 = and(wr_mscause_r, _T_253) @[el2_dec_tlu_ctl.scala 1753:38] + node _T_255 = bits(_T_254, 0, 0) @[el2_dec_tlu_ctl.scala 1753:64] + node _T_256 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 1753:103] + node _T_257 = eq(wr_mscause_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1754:25] + node _T_258 = eq(io.exc_or_int_valid_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 1754:41] + node _T_259 = and(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 1754:39] + node _T_260 = bits(_T_259, 0, 0) @[el2_dec_tlu_ctl.scala 1754:65] + node _T_261 = mux(_T_252, mscause_type, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_262 = mux(_T_255, _T_256, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_263 = mux(_T_260, mscause, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_264 = or(_T_261, _T_262) @[Mux.scala 27:72] + node _T_265 = or(_T_264, _T_263) @[Mux.scala 27:72] wire mscause_ns : UInt<4> @[Mux.scala 27:72] - mscause_ns <= _T_263 @[Mux.scala 27:72] - reg _T_264 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1755:48] - _T_264 <= mscause_ns @[el2_dec_tlu_ctl.scala 1755:48] - mscause <= _T_264 @[el2_dec_tlu_ctl.scala 1755:11] - node _T_265 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1762:63] - node _T_266 = eq(_T_265, UInt<12>("h0343")) @[el2_dec_tlu_ctl.scala 1762:70] - node wr_mtval_r = and(io.dec_csr_wen_r_mod, _T_266) @[el2_dec_tlu_ctl.scala 1762:41] - node _T_267 = not(io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1763:84] - node _T_268 = and(io.inst_acc_r, _T_267) @[el2_dec_tlu_ctl.scala 1763:82] - node _T_269 = or(io.ebreak_r, _T_268) @[el2_dec_tlu_ctl.scala 1763:65] - node _T_270 = or(_T_269, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1763:107] - node _T_271 = and(io.exc_or_int_valid_r, _T_270) @[el2_dec_tlu_ctl.scala 1763:50] - node _T_272 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1763:141] - node mtval_capture_pc_r = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 1763:139] - node _T_273 = and(io.inst_acc_r, io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1764:73] - node _T_274 = and(io.exc_or_int_valid_r, _T_273) @[el2_dec_tlu_ctl.scala 1764:56] - node _T_275 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1764:99] - node mtval_capture_pc_plus2_r = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 1764:97] - node _T_276 = and(io.exc_or_int_valid_r, io.illegal_r) @[el2_dec_tlu_ctl.scala 1765:52] - node _T_277 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1765:69] - node mtval_capture_inst_r = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 1765:67] - node _T_278 = and(io.exc_or_int_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1766:51] - node _T_279 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1766:74] - node mtval_capture_lsu_r = and(_T_278, _T_279) @[el2_dec_tlu_ctl.scala 1766:72] - node _T_280 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1767:47] - node _T_281 = and(io.exc_or_int_valid_r, _T_280) @[el2_dec_tlu_ctl.scala 1767:45] - node _T_282 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1767:69] - node _T_283 = and(_T_281, _T_282) @[el2_dec_tlu_ctl.scala 1767:67] - node _T_284 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1767:93] - node _T_285 = and(_T_283, _T_284) @[el2_dec_tlu_ctl.scala 1767:91] - node _T_286 = not(io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1767:116] - node mtval_clear_r = and(_T_285, _T_286) @[el2_dec_tlu_ctl.scala 1767:114] - node _T_287 = bits(mtval_capture_pc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1771:26] - node _T_288 = cat(pc_r, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_289 = bits(mtval_capture_pc_plus2_r, 0, 0) @[el2_dec_tlu_ctl.scala 1772:32] - node _T_290 = add(pc_r, UInt<31>("h01")) @[el2_dec_tlu_ctl.scala 1772:84] - node _T_291 = tail(_T_290, 1) @[el2_dec_tlu_ctl.scala 1772:84] - node _T_292 = cat(_T_291, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_293 = bits(mtval_capture_inst_r, 0, 0) @[el2_dec_tlu_ctl.scala 1773:28] - node _T_294 = bits(mtval_capture_lsu_r, 0, 0) @[el2_dec_tlu_ctl.scala 1774:27] - node _T_295 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1775:19] - node _T_296 = and(wr_mtval_r, _T_295) @[el2_dec_tlu_ctl.scala 1775:17] - node _T_297 = bits(_T_296, 0, 0) @[el2_dec_tlu_ctl.scala 1775:49] - node _T_298 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1776:6] - node _T_299 = not(wr_mtval_r) @[el2_dec_tlu_ctl.scala 1776:21] - node _T_300 = and(_T_298, _T_299) @[el2_dec_tlu_ctl.scala 1776:19] - node _T_301 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1776:35] - node _T_302 = and(_T_300, _T_301) @[el2_dec_tlu_ctl.scala 1776:33] - node _T_303 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1776:57] - node _T_304 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 1776:55] - node _T_305 = not(mtval_clear_r) @[el2_dec_tlu_ctl.scala 1776:81] - node _T_306 = and(_T_304, _T_305) @[el2_dec_tlu_ctl.scala 1776:79] - node _T_307 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1776:98] - node _T_308 = and(_T_306, _T_307) @[el2_dec_tlu_ctl.scala 1776:96] - node _T_309 = bits(_T_308, 0, 0) @[el2_dec_tlu_ctl.scala 1776:120] - node _T_310 = mux(_T_287, _T_288, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_311 = mux(_T_289, _T_292, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_312 = mux(_T_293, io.dec_illegal_inst, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_313 = mux(_T_294, io.lsu_error_pkt_addr_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_314 = mux(_T_297, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_315 = mux(_T_309, mtval, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_316 = or(_T_310, _T_311) @[Mux.scala 27:72] - node _T_317 = or(_T_316, _T_312) @[Mux.scala 27:72] - node _T_318 = or(_T_317, _T_313) @[Mux.scala 27:72] + mscause_ns <= _T_265 @[Mux.scala 27:72] + reg _T_266 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1756:47] + _T_266 <= mscause_ns @[el2_dec_tlu_ctl.scala 1756:47] + mscause <= _T_266 @[el2_dec_tlu_ctl.scala 1756:10] + node _T_267 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1763:62] + node _T_268 = eq(_T_267, UInt<12>("h0343")) @[el2_dec_tlu_ctl.scala 1763:69] + node wr_mtval_r = and(io.dec_csr_wen_r_mod, _T_268) @[el2_dec_tlu_ctl.scala 1763:40] + node _T_269 = not(io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1764:83] + node _T_270 = and(io.inst_acc_r, _T_269) @[el2_dec_tlu_ctl.scala 1764:81] + node _T_271 = or(io.ebreak_r, _T_270) @[el2_dec_tlu_ctl.scala 1764:64] + node _T_272 = or(_T_271, io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1764:106] + node _T_273 = and(io.exc_or_int_valid_r, _T_272) @[el2_dec_tlu_ctl.scala 1764:49] + node _T_274 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1764:140] + node mtval_capture_pc_r = and(_T_273, _T_274) @[el2_dec_tlu_ctl.scala 1764:138] + node _T_275 = and(io.inst_acc_r, io.inst_acc_second_r) @[el2_dec_tlu_ctl.scala 1765:72] + node _T_276 = and(io.exc_or_int_valid_r, _T_275) @[el2_dec_tlu_ctl.scala 1765:55] + node _T_277 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1765:98] + node mtval_capture_pc_plus2_r = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 1765:96] + node _T_278 = and(io.exc_or_int_valid_r, io.illegal_r) @[el2_dec_tlu_ctl.scala 1766:51] + node _T_279 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1766:68] + node mtval_capture_inst_r = and(_T_278, _T_279) @[el2_dec_tlu_ctl.scala 1766:66] + node _T_280 = and(io.exc_or_int_valid_r, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 1767:50] + node _T_281 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1767:73] + node mtval_capture_lsu_r = and(_T_280, _T_281) @[el2_dec_tlu_ctl.scala 1767:71] + node _T_282 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1768:46] + node _T_283 = and(io.exc_or_int_valid_r, _T_282) @[el2_dec_tlu_ctl.scala 1768:44] + node _T_284 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1768:68] + node _T_285 = and(_T_283, _T_284) @[el2_dec_tlu_ctl.scala 1768:66] + node _T_286 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1768:92] + node _T_287 = and(_T_285, _T_286) @[el2_dec_tlu_ctl.scala 1768:90] + node _T_288 = not(io.mepc_trigger_hit_sel_pc_r) @[el2_dec_tlu_ctl.scala 1768:115] + node mtval_clear_r = and(_T_287, _T_288) @[el2_dec_tlu_ctl.scala 1768:113] + node _T_289 = bits(mtval_capture_pc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1772:25] + node _T_290 = cat(pc_r, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_291 = bits(mtval_capture_pc_plus2_r, 0, 0) @[el2_dec_tlu_ctl.scala 1773:31] + node _T_292 = add(pc_r, UInt<31>("h01")) @[el2_dec_tlu_ctl.scala 1773:83] + node _T_293 = tail(_T_292, 1) @[el2_dec_tlu_ctl.scala 1773:83] + node _T_294 = cat(_T_293, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_295 = bits(mtval_capture_inst_r, 0, 0) @[el2_dec_tlu_ctl.scala 1774:27] + node _T_296 = bits(mtval_capture_lsu_r, 0, 0) @[el2_dec_tlu_ctl.scala 1775:26] + node _T_297 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1776:18] + node _T_298 = and(wr_mtval_r, _T_297) @[el2_dec_tlu_ctl.scala 1776:16] + node _T_299 = bits(_T_298, 0, 0) @[el2_dec_tlu_ctl.scala 1776:48] + node _T_300 = not(io.take_nmi) @[el2_dec_tlu_ctl.scala 1777:5] + node _T_301 = not(wr_mtval_r) @[el2_dec_tlu_ctl.scala 1777:20] + node _T_302 = and(_T_300, _T_301) @[el2_dec_tlu_ctl.scala 1777:18] + node _T_303 = not(mtval_capture_pc_r) @[el2_dec_tlu_ctl.scala 1777:34] + node _T_304 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 1777:32] + node _T_305 = not(mtval_capture_inst_r) @[el2_dec_tlu_ctl.scala 1777:56] + node _T_306 = and(_T_304, _T_305) @[el2_dec_tlu_ctl.scala 1777:54] + node _T_307 = not(mtval_clear_r) @[el2_dec_tlu_ctl.scala 1777:80] + node _T_308 = and(_T_306, _T_307) @[el2_dec_tlu_ctl.scala 1777:78] + node _T_309 = not(mtval_capture_lsu_r) @[el2_dec_tlu_ctl.scala 1777:97] + node _T_310 = and(_T_308, _T_309) @[el2_dec_tlu_ctl.scala 1777:95] + node _T_311 = bits(_T_310, 0, 0) @[el2_dec_tlu_ctl.scala 1777:119] + node _T_312 = mux(_T_289, _T_290, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_313 = mux(_T_291, _T_294, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_314 = mux(_T_295, io.dec_illegal_inst, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_315 = mux(_T_296, io.lsu_error_pkt_addr_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_316 = mux(_T_299, io.dec_csr_wrdata_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_317 = mux(_T_311, mtval, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_318 = or(_T_312, _T_313) @[Mux.scala 27:72] node _T_319 = or(_T_318, _T_314) @[Mux.scala 27:72] node _T_320 = or(_T_319, _T_315) @[Mux.scala 27:72] + node _T_321 = or(_T_320, _T_316) @[Mux.scala 27:72] + node _T_322 = or(_T_321, _T_317) @[Mux.scala 27:72] wire mtval_ns : UInt<32> @[Mux.scala 27:72] - mtval_ns <= _T_320 @[Mux.scala 27:72] - reg _T_321 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1778:47] - _T_321 <= mtval_ns @[el2_dec_tlu_ctl.scala 1778:47] - mtval <= _T_321 @[el2_dec_tlu_ctl.scala 1778:9] - node _T_322 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1793:62] - node _T_323 = eq(_T_322, UInt<12>("h07f8")) @[el2_dec_tlu_ctl.scala 1793:69] - node wr_mcgc_r = and(io.dec_csr_wen_r_mod, _T_323) @[el2_dec_tlu_ctl.scala 1793:40] - node _T_324 = bits(io.dec_csr_wrdata_r, 8, 0) @[el2_dec_tlu_ctl.scala 1795:40] - node _T_325 = bits(wr_mcgc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1795:56] + mtval_ns <= _T_322 @[Mux.scala 27:72] + reg _T_323 : UInt, io.e4e5_int_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1779:46] + _T_323 <= mtval_ns @[el2_dec_tlu_ctl.scala 1779:46] + mtval <= _T_323 @[el2_dec_tlu_ctl.scala 1779:8] + node _T_324 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1794:61] + node _T_325 = eq(_T_324, UInt<12>("h07f8")) @[el2_dec_tlu_ctl.scala 1794:68] + node wr_mcgc_r = and(io.dec_csr_wen_r_mod, _T_325) @[el2_dec_tlu_ctl.scala 1794:39] + node _T_326 = bits(io.dec_csr_wrdata_r, 8, 0) @[el2_dec_tlu_ctl.scala 1796:39] + node _T_327 = bits(wr_mcgc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1796:55] inst rvclkhdr_8 of rvclkhdr_16 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_8.io.en <= _T_325 @[el2_lib.scala 511:17] + rvclkhdr_8.io.en <= _T_327 @[el2_lib.scala 511:17] rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mcgc : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - mcgc <= _T_324 @[el2_lib.scala 514:16] - node _T_326 = bits(mcgc, 8, 8) @[el2_dec_tlu_ctl.scala 1797:39] - io.dec_tlu_misc_clk_override <= _T_326 @[el2_dec_tlu_ctl.scala 1797:32] - node _T_327 = bits(mcgc, 7, 7) @[el2_dec_tlu_ctl.scala 1798:39] - io.dec_tlu_dec_clk_override <= _T_327 @[el2_dec_tlu_ctl.scala 1798:32] - node _T_328 = bits(mcgc, 5, 5) @[el2_dec_tlu_ctl.scala 1799:39] - io.dec_tlu_ifu_clk_override <= _T_328 @[el2_dec_tlu_ctl.scala 1799:32] - node _T_329 = bits(mcgc, 4, 4) @[el2_dec_tlu_ctl.scala 1800:39] - io.dec_tlu_lsu_clk_override <= _T_329 @[el2_dec_tlu_ctl.scala 1800:32] - node _T_330 = bits(mcgc, 3, 3) @[el2_dec_tlu_ctl.scala 1801:39] - io.dec_tlu_bus_clk_override <= _T_330 @[el2_dec_tlu_ctl.scala 1801:32] - node _T_331 = bits(mcgc, 2, 2) @[el2_dec_tlu_ctl.scala 1802:39] - io.dec_tlu_pic_clk_override <= _T_331 @[el2_dec_tlu_ctl.scala 1802:32] - node _T_332 = bits(mcgc, 1, 1) @[el2_dec_tlu_ctl.scala 1803:39] - io.dec_tlu_dccm_clk_override <= _T_332 @[el2_dec_tlu_ctl.scala 1803:32] - node _T_333 = bits(mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 1804:39] - io.dec_tlu_icm_clk_override <= _T_333 @[el2_dec_tlu_ctl.scala 1804:32] - node _T_334 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1823:62] - node _T_335 = eq(_T_334, UInt<12>("h07f9")) @[el2_dec_tlu_ctl.scala 1823:69] - node wr_mfdc_r = and(io.dec_csr_wen_r_mod, _T_335) @[el2_dec_tlu_ctl.scala 1823:40] - node _T_336 = bits(wr_mfdc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1827:40] + mcgc <= _T_326 @[el2_lib.scala 514:16] + node _T_328 = bits(mcgc, 8, 8) @[el2_dec_tlu_ctl.scala 1798:38] + io.dec_tlu_misc_clk_override <= _T_328 @[el2_dec_tlu_ctl.scala 1798:31] + node _T_329 = bits(mcgc, 7, 7) @[el2_dec_tlu_ctl.scala 1799:38] + io.dec_tlu_dec_clk_override <= _T_329 @[el2_dec_tlu_ctl.scala 1799:31] + node _T_330 = bits(mcgc, 5, 5) @[el2_dec_tlu_ctl.scala 1800:38] + io.dec_tlu_ifu_clk_override <= _T_330 @[el2_dec_tlu_ctl.scala 1800:31] + node _T_331 = bits(mcgc, 4, 4) @[el2_dec_tlu_ctl.scala 1801:38] + io.dec_tlu_lsu_clk_override <= _T_331 @[el2_dec_tlu_ctl.scala 1801:31] + node _T_332 = bits(mcgc, 3, 3) @[el2_dec_tlu_ctl.scala 1802:38] + io.dec_tlu_bus_clk_override <= _T_332 @[el2_dec_tlu_ctl.scala 1802:31] + node _T_333 = bits(mcgc, 2, 2) @[el2_dec_tlu_ctl.scala 1803:38] + io.dec_tlu_pic_clk_override <= _T_333 @[el2_dec_tlu_ctl.scala 1803:31] + node _T_334 = bits(mcgc, 1, 1) @[el2_dec_tlu_ctl.scala 1804:38] + io.dec_tlu_dccm_clk_override <= _T_334 @[el2_dec_tlu_ctl.scala 1804:31] + node _T_335 = bits(mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 1805:38] + io.dec_tlu_icm_clk_override <= _T_335 @[el2_dec_tlu_ctl.scala 1805:31] + node _T_336 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1824:61] + node _T_337 = eq(_T_336, UInt<12>("h07f9")) @[el2_dec_tlu_ctl.scala 1824:68] + node wr_mfdc_r = and(io.dec_csr_wen_r_mod, _T_337) @[el2_dec_tlu_ctl.scala 1824:39] + node _T_338 = bits(wr_mfdc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1828:39] inst rvclkhdr_9 of rvclkhdr_17 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_9.io.en <= _T_336 @[el2_lib.scala 511:17] + rvclkhdr_9.io.en <= _T_338 @[el2_lib.scala 511:17] rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_337 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_337 <= mfdc_ns @[el2_lib.scala 514:16] - mfdc_int <= _T_337 @[el2_dec_tlu_ctl.scala 1827:12] - node _T_338 = bits(io.dec_csr_wrdata_r, 18, 16) @[el2_dec_tlu_ctl.scala 1832:40] - node _T_339 = not(_T_338) @[el2_dec_tlu_ctl.scala 1832:20] - node _T_340 = bits(io.dec_csr_wrdata_r, 11, 7) @[el2_dec_tlu_ctl.scala 1832:67] - node _T_341 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1832:95] - node _T_342 = not(_T_341) @[el2_dec_tlu_ctl.scala 1832:75] - node _T_343 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1832:119] - node _T_344 = cat(_T_342, _T_343) @[Cat.scala 29:58] - node _T_345 = cat(_T_339, _T_340) @[Cat.scala 29:58] - node _T_346 = cat(_T_345, _T_344) @[Cat.scala 29:58] - mfdc_ns <= _T_346 @[el2_dec_tlu_ctl.scala 1832:13] - node _T_347 = bits(mfdc_int, 14, 12) @[el2_dec_tlu_ctl.scala 1833:29] - node _T_348 = not(_T_347) @[el2_dec_tlu_ctl.scala 1833:20] - node _T_349 = bits(mfdc_int, 11, 7) @[el2_dec_tlu_ctl.scala 1833:55] - node _T_350 = bits(mfdc_int, 6, 6) @[el2_dec_tlu_ctl.scala 1833:72] - node _T_351 = not(_T_350) @[el2_dec_tlu_ctl.scala 1833:63] - node _T_352 = bits(mfdc_int, 5, 0) @[el2_dec_tlu_ctl.scala 1833:85] - node _T_353 = cat(_T_351, _T_352) @[Cat.scala 29:58] - node _T_354 = cat(_T_348, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_355 = cat(_T_354, _T_349) @[Cat.scala 29:58] - node _T_356 = cat(_T_355, _T_353) @[Cat.scala 29:58] - mfdc <= _T_356 @[el2_dec_tlu_ctl.scala 1833:13] - node _T_357 = bits(mfdc, 18, 16) @[el2_dec_tlu_ctl.scala 1841:47] - io.dec_tlu_dma_qos_prty <= _T_357 @[el2_dec_tlu_ctl.scala 1841:40] - node _T_358 = bits(mfdc, 11, 11) @[el2_dec_tlu_ctl.scala 1842:47] - io.dec_tlu_external_ldfwd_disable <= _T_358 @[el2_dec_tlu_ctl.scala 1842:40] - node _T_359 = bits(mfdc, 8, 8) @[el2_dec_tlu_ctl.scala 1843:47] - io.dec_tlu_core_ecc_disable <= _T_359 @[el2_dec_tlu_ctl.scala 1843:40] - node _T_360 = bits(mfdc, 6, 6) @[el2_dec_tlu_ctl.scala 1844:47] - io.dec_tlu_sideeffect_posted_disable <= _T_360 @[el2_dec_tlu_ctl.scala 1844:40] - node _T_361 = bits(mfdc, 3, 3) @[el2_dec_tlu_ctl.scala 1845:47] - io.dec_tlu_bpred_disable <= _T_361 @[el2_dec_tlu_ctl.scala 1845:40] - node _T_362 = bits(mfdc, 2, 2) @[el2_dec_tlu_ctl.scala 1846:47] - io.dec_tlu_wb_coalescing_disable <= _T_362 @[el2_dec_tlu_ctl.scala 1846:40] - node _T_363 = bits(mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 1847:47] - io.dec_tlu_pipelining_disable <= _T_363 @[el2_dec_tlu_ctl.scala 1847:40] - node _T_364 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1856:71] - node _T_365 = eq(_T_364, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 1856:78] - node _T_366 = and(io.dec_csr_wen_r_mod, _T_365) @[el2_dec_tlu_ctl.scala 1856:49] - node _T_367 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1856:90] - node _T_368 = and(_T_366, _T_367) @[el2_dec_tlu_ctl.scala 1856:88] - node _T_369 = not(io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 1856:114] - node _T_370 = and(_T_368, _T_369) @[el2_dec_tlu_ctl.scala 1856:112] - io.dec_tlu_wr_pause_r <= _T_370 @[el2_dec_tlu_ctl.scala 1856:25] - node _T_371 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1863:62] - node _T_372 = eq(_T_371, UInt<12>("h07c0")) @[el2_dec_tlu_ctl.scala 1863:69] - node wr_mrac_r = and(io.dec_csr_wen_r_mod, _T_372) @[el2_dec_tlu_ctl.scala 1863:40] - node _T_373 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1866:40] - node _T_374 = bits(io.dec_csr_wrdata_r, 30, 30) @[el2_dec_tlu_ctl.scala 1866:65] - node _T_375 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1866:92] - node _T_376 = not(_T_375) @[el2_dec_tlu_ctl.scala 1866:72] - node _T_377 = and(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 1866:70] - node _T_378 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1867:24] - node _T_379 = bits(io.dec_csr_wrdata_r, 28, 28) @[el2_dec_tlu_ctl.scala 1867:49] - node _T_380 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1867:76] - node _T_381 = not(_T_380) @[el2_dec_tlu_ctl.scala 1867:56] - node _T_382 = and(_T_379, _T_381) @[el2_dec_tlu_ctl.scala 1867:54] - node _T_383 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1868:24] - node _T_384 = bits(io.dec_csr_wrdata_r, 26, 26) @[el2_dec_tlu_ctl.scala 1868:49] - node _T_385 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1868:76] - node _T_386 = not(_T_385) @[el2_dec_tlu_ctl.scala 1868:56] - node _T_387 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 1868:54] - node _T_388 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1869:24] - node _T_389 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 1869:49] - node _T_390 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1869:76] - node _T_391 = not(_T_390) @[el2_dec_tlu_ctl.scala 1869:56] - node _T_392 = and(_T_389, _T_391) @[el2_dec_tlu_ctl.scala 1869:54] - node _T_393 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1870:24] - node _T_394 = bits(io.dec_csr_wrdata_r, 22, 22) @[el2_dec_tlu_ctl.scala 1870:49] - node _T_395 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1870:76] - node _T_396 = not(_T_395) @[el2_dec_tlu_ctl.scala 1870:56] - node _T_397 = and(_T_394, _T_396) @[el2_dec_tlu_ctl.scala 1870:54] - node _T_398 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1871:24] - node _T_399 = bits(io.dec_csr_wrdata_r, 20, 20) @[el2_dec_tlu_ctl.scala 1871:49] - node _T_400 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1871:76] - node _T_401 = not(_T_400) @[el2_dec_tlu_ctl.scala 1871:56] - node _T_402 = and(_T_399, _T_401) @[el2_dec_tlu_ctl.scala 1871:54] - node _T_403 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1872:24] - node _T_404 = bits(io.dec_csr_wrdata_r, 18, 18) @[el2_dec_tlu_ctl.scala 1872:49] - node _T_405 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1872:76] - node _T_406 = not(_T_405) @[el2_dec_tlu_ctl.scala 1872:56] - node _T_407 = and(_T_404, _T_406) @[el2_dec_tlu_ctl.scala 1872:54] - node _T_408 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1873:24] - node _T_409 = bits(io.dec_csr_wrdata_r, 16, 16) @[el2_dec_tlu_ctl.scala 1873:49] - node _T_410 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1873:76] - node _T_411 = not(_T_410) @[el2_dec_tlu_ctl.scala 1873:56] - node _T_412 = and(_T_409, _T_411) @[el2_dec_tlu_ctl.scala 1873:54] - node _T_413 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1874:24] - node _T_414 = bits(io.dec_csr_wrdata_r, 14, 14) @[el2_dec_tlu_ctl.scala 1874:49] - node _T_415 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1874:76] - node _T_416 = not(_T_415) @[el2_dec_tlu_ctl.scala 1874:56] - node _T_417 = and(_T_414, _T_416) @[el2_dec_tlu_ctl.scala 1874:54] - node _T_418 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1875:24] - node _T_419 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 1875:49] - node _T_420 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1875:76] - node _T_421 = not(_T_420) @[el2_dec_tlu_ctl.scala 1875:56] - node _T_422 = and(_T_419, _T_421) @[el2_dec_tlu_ctl.scala 1875:54] - node _T_423 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1876:24] - node _T_424 = bits(io.dec_csr_wrdata_r, 10, 10) @[el2_dec_tlu_ctl.scala 1876:49] - node _T_425 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1876:76] - node _T_426 = not(_T_425) @[el2_dec_tlu_ctl.scala 1876:56] - node _T_427 = and(_T_424, _T_426) @[el2_dec_tlu_ctl.scala 1876:54] - node _T_428 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1877:24] - node _T_429 = bits(io.dec_csr_wrdata_r, 8, 8) @[el2_dec_tlu_ctl.scala 1877:49] - node _T_430 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1877:76] - node _T_431 = not(_T_430) @[el2_dec_tlu_ctl.scala 1877:56] - node _T_432 = and(_T_429, _T_431) @[el2_dec_tlu_ctl.scala 1877:53] - node _T_433 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1878:24] - node _T_434 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1878:49] - node _T_435 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1878:76] - node _T_436 = not(_T_435) @[el2_dec_tlu_ctl.scala 1878:56] - node _T_437 = and(_T_434, _T_436) @[el2_dec_tlu_ctl.scala 1878:53] - node _T_438 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1879:24] - node _T_439 = bits(io.dec_csr_wrdata_r, 4, 4) @[el2_dec_tlu_ctl.scala 1879:49] - node _T_440 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1879:76] - node _T_441 = not(_T_440) @[el2_dec_tlu_ctl.scala 1879:56] - node _T_442 = and(_T_439, _T_441) @[el2_dec_tlu_ctl.scala 1879:53] - node _T_443 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1880:24] - node _T_444 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 1880:49] - node _T_445 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1880:76] - node _T_446 = not(_T_445) @[el2_dec_tlu_ctl.scala 1880:56] - node _T_447 = and(_T_444, _T_446) @[el2_dec_tlu_ctl.scala 1880:53] - node _T_448 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1881:24] - node _T_449 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1881:49] - node _T_450 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1881:76] - node _T_451 = not(_T_450) @[el2_dec_tlu_ctl.scala 1881:56] - node _T_452 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 1881:53] - node _T_453 = cat(_T_448, _T_452) @[Cat.scala 29:58] - node _T_454 = cat(_T_443, _T_447) @[Cat.scala 29:58] - node _T_455 = cat(_T_454, _T_453) @[Cat.scala 29:58] - node _T_456 = cat(_T_438, _T_442) @[Cat.scala 29:58] - node _T_457 = cat(_T_433, _T_437) @[Cat.scala 29:58] - node _T_458 = cat(_T_457, _T_456) @[Cat.scala 29:58] - node _T_459 = cat(_T_458, _T_455) @[Cat.scala 29:58] - node _T_460 = cat(_T_428, _T_432) @[Cat.scala 29:58] - node _T_461 = cat(_T_423, _T_427) @[Cat.scala 29:58] - node _T_462 = cat(_T_461, _T_460) @[Cat.scala 29:58] - node _T_463 = cat(_T_418, _T_422) @[Cat.scala 29:58] - node _T_464 = cat(_T_413, _T_417) @[Cat.scala 29:58] - node _T_465 = cat(_T_464, _T_463) @[Cat.scala 29:58] - node _T_466 = cat(_T_465, _T_462) @[Cat.scala 29:58] - node _T_467 = cat(_T_466, _T_459) @[Cat.scala 29:58] - node _T_468 = cat(_T_408, _T_412) @[Cat.scala 29:58] - node _T_469 = cat(_T_403, _T_407) @[Cat.scala 29:58] - node _T_470 = cat(_T_469, _T_468) @[Cat.scala 29:58] - node _T_471 = cat(_T_398, _T_402) @[Cat.scala 29:58] - node _T_472 = cat(_T_393, _T_397) @[Cat.scala 29:58] - node _T_473 = cat(_T_472, _T_471) @[Cat.scala 29:58] - node _T_474 = cat(_T_473, _T_470) @[Cat.scala 29:58] - node _T_475 = cat(_T_388, _T_392) @[Cat.scala 29:58] - node _T_476 = cat(_T_383, _T_387) @[Cat.scala 29:58] - node _T_477 = cat(_T_476, _T_475) @[Cat.scala 29:58] - node _T_478 = cat(_T_378, _T_382) @[Cat.scala 29:58] - node _T_479 = cat(_T_373, _T_377) @[Cat.scala 29:58] - node _T_480 = cat(_T_479, _T_478) @[Cat.scala 29:58] - node _T_481 = cat(_T_480, _T_477) @[Cat.scala 29:58] - node _T_482 = cat(_T_481, _T_474) @[Cat.scala 29:58] - node mrac_in = cat(_T_482, _T_467) @[Cat.scala 29:58] - node _T_483 = bits(wr_mrac_r, 0, 0) @[el2_dec_tlu_ctl.scala 1884:39] + reg _T_339 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_339 <= mfdc_ns @[el2_lib.scala 514:16] + mfdc_int <= _T_339 @[el2_dec_tlu_ctl.scala 1828:11] + node _T_340 = bits(io.dec_csr_wrdata_r, 18, 16) @[el2_dec_tlu_ctl.scala 1833:40] + node _T_341 = not(_T_340) @[el2_dec_tlu_ctl.scala 1833:20] + node _T_342 = bits(io.dec_csr_wrdata_r, 11, 7) @[el2_dec_tlu_ctl.scala 1833:67] + node _T_343 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1833:95] + node _T_344 = not(_T_343) @[el2_dec_tlu_ctl.scala 1833:75] + node _T_345 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1833:119] + node _T_346 = cat(_T_344, _T_345) @[Cat.scala 29:58] + node _T_347 = cat(_T_341, _T_342) @[Cat.scala 29:58] + node _T_348 = cat(_T_347, _T_346) @[Cat.scala 29:58] + mfdc_ns <= _T_348 @[el2_dec_tlu_ctl.scala 1833:13] + node _T_349 = bits(mfdc_int, 14, 12) @[el2_dec_tlu_ctl.scala 1834:29] + node _T_350 = not(_T_349) @[el2_dec_tlu_ctl.scala 1834:20] + node _T_351 = bits(mfdc_int, 11, 7) @[el2_dec_tlu_ctl.scala 1834:55] + node _T_352 = bits(mfdc_int, 6, 6) @[el2_dec_tlu_ctl.scala 1834:72] + node _T_353 = not(_T_352) @[el2_dec_tlu_ctl.scala 1834:63] + node _T_354 = bits(mfdc_int, 5, 0) @[el2_dec_tlu_ctl.scala 1834:85] + node _T_355 = cat(_T_353, _T_354) @[Cat.scala 29:58] + node _T_356 = cat(_T_350, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_357 = cat(_T_356, _T_351) @[Cat.scala 29:58] + node _T_358 = cat(_T_357, _T_355) @[Cat.scala 29:58] + mfdc <= _T_358 @[el2_dec_tlu_ctl.scala 1834:13] + node _T_359 = bits(mfdc, 18, 16) @[el2_dec_tlu_ctl.scala 1842:46] + io.dec_tlu_dma_qos_prty <= _T_359 @[el2_dec_tlu_ctl.scala 1842:39] + node _T_360 = bits(mfdc, 11, 11) @[el2_dec_tlu_ctl.scala 1843:58] + io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= _T_360 @[el2_dec_tlu_ctl.scala 1843:51] + node _T_361 = bits(mfdc, 8, 8) @[el2_dec_tlu_ctl.scala 1844:46] + io.dec_tlu_core_ecc_disable <= _T_361 @[el2_dec_tlu_ctl.scala 1844:39] + node _T_362 = bits(mfdc, 6, 6) @[el2_dec_tlu_ctl.scala 1845:58] + io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= _T_362 @[el2_dec_tlu_ctl.scala 1845:51] + node _T_363 = bits(mfdc, 3, 3) @[el2_dec_tlu_ctl.scala 1846:46] + io.dec_tlu_bpred_disable <= _T_363 @[el2_dec_tlu_ctl.scala 1846:39] + node _T_364 = bits(mfdc, 2, 2) @[el2_dec_tlu_ctl.scala 1847:58] + io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= _T_364 @[el2_dec_tlu_ctl.scala 1847:51] + node _T_365 = bits(mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 1848:46] + io.dec_tlu_pipelining_disable <= _T_365 @[el2_dec_tlu_ctl.scala 1848:39] + node _T_366 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1857:70] + node _T_367 = eq(_T_366, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 1857:77] + node _T_368 = and(io.dec_csr_wen_r_mod, _T_367) @[el2_dec_tlu_ctl.scala 1857:48] + node _T_369 = not(io.interrupt_valid_r) @[el2_dec_tlu_ctl.scala 1857:89] + node _T_370 = and(_T_368, _T_369) @[el2_dec_tlu_ctl.scala 1857:87] + node _T_371 = not(io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 1857:113] + node _T_372 = and(_T_370, _T_371) @[el2_dec_tlu_ctl.scala 1857:111] + io.dec_tlu_wr_pause_r <= _T_372 @[el2_dec_tlu_ctl.scala 1857:24] + node _T_373 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1864:61] + node _T_374 = eq(_T_373, UInt<12>("h07c0")) @[el2_dec_tlu_ctl.scala 1864:68] + node wr_mrac_r = and(io.dec_csr_wen_r_mod, _T_374) @[el2_dec_tlu_ctl.scala 1864:39] + node _T_375 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1867:39] + node _T_376 = bits(io.dec_csr_wrdata_r, 30, 30) @[el2_dec_tlu_ctl.scala 1867:64] + node _T_377 = bits(io.dec_csr_wrdata_r, 31, 31) @[el2_dec_tlu_ctl.scala 1867:91] + node _T_378 = not(_T_377) @[el2_dec_tlu_ctl.scala 1867:71] + node _T_379 = and(_T_376, _T_378) @[el2_dec_tlu_ctl.scala 1867:69] + node _T_380 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1868:41] + node _T_381 = bits(io.dec_csr_wrdata_r, 28, 28) @[el2_dec_tlu_ctl.scala 1868:66] + node _T_382 = bits(io.dec_csr_wrdata_r, 29, 29) @[el2_dec_tlu_ctl.scala 1868:93] + node _T_383 = not(_T_382) @[el2_dec_tlu_ctl.scala 1868:73] + node _T_384 = and(_T_381, _T_383) @[el2_dec_tlu_ctl.scala 1868:71] + node _T_385 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1869:41] + node _T_386 = bits(io.dec_csr_wrdata_r, 26, 26) @[el2_dec_tlu_ctl.scala 1869:66] + node _T_387 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 1869:93] + node _T_388 = not(_T_387) @[el2_dec_tlu_ctl.scala 1869:73] + node _T_389 = and(_T_386, _T_388) @[el2_dec_tlu_ctl.scala 1869:71] + node _T_390 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1870:41] + node _T_391 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 1870:66] + node _T_392 = bits(io.dec_csr_wrdata_r, 25, 25) @[el2_dec_tlu_ctl.scala 1870:93] + node _T_393 = not(_T_392) @[el2_dec_tlu_ctl.scala 1870:73] + node _T_394 = and(_T_391, _T_393) @[el2_dec_tlu_ctl.scala 1870:71] + node _T_395 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1871:41] + node _T_396 = bits(io.dec_csr_wrdata_r, 22, 22) @[el2_dec_tlu_ctl.scala 1871:66] + node _T_397 = bits(io.dec_csr_wrdata_r, 23, 23) @[el2_dec_tlu_ctl.scala 1871:93] + node _T_398 = not(_T_397) @[el2_dec_tlu_ctl.scala 1871:73] + node _T_399 = and(_T_396, _T_398) @[el2_dec_tlu_ctl.scala 1871:71] + node _T_400 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1872:41] + node _T_401 = bits(io.dec_csr_wrdata_r, 20, 20) @[el2_dec_tlu_ctl.scala 1872:66] + node _T_402 = bits(io.dec_csr_wrdata_r, 21, 21) @[el2_dec_tlu_ctl.scala 1872:93] + node _T_403 = not(_T_402) @[el2_dec_tlu_ctl.scala 1872:73] + node _T_404 = and(_T_401, _T_403) @[el2_dec_tlu_ctl.scala 1872:71] + node _T_405 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1873:41] + node _T_406 = bits(io.dec_csr_wrdata_r, 18, 18) @[el2_dec_tlu_ctl.scala 1873:66] + node _T_407 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 1873:93] + node _T_408 = not(_T_407) @[el2_dec_tlu_ctl.scala 1873:73] + node _T_409 = and(_T_406, _T_408) @[el2_dec_tlu_ctl.scala 1873:71] + node _T_410 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1874:41] + node _T_411 = bits(io.dec_csr_wrdata_r, 16, 16) @[el2_dec_tlu_ctl.scala 1874:66] + node _T_412 = bits(io.dec_csr_wrdata_r, 17, 17) @[el2_dec_tlu_ctl.scala 1874:93] + node _T_413 = not(_T_412) @[el2_dec_tlu_ctl.scala 1874:73] + node _T_414 = and(_T_411, _T_413) @[el2_dec_tlu_ctl.scala 1874:71] + node _T_415 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1875:41] + node _T_416 = bits(io.dec_csr_wrdata_r, 14, 14) @[el2_dec_tlu_ctl.scala 1875:66] + node _T_417 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 1875:93] + node _T_418 = not(_T_417) @[el2_dec_tlu_ctl.scala 1875:73] + node _T_419 = and(_T_416, _T_418) @[el2_dec_tlu_ctl.scala 1875:71] + node _T_420 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1876:41] + node _T_421 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 1876:66] + node _T_422 = bits(io.dec_csr_wrdata_r, 13, 13) @[el2_dec_tlu_ctl.scala 1876:93] + node _T_423 = not(_T_422) @[el2_dec_tlu_ctl.scala 1876:73] + node _T_424 = and(_T_421, _T_423) @[el2_dec_tlu_ctl.scala 1876:71] + node _T_425 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1877:41] + node _T_426 = bits(io.dec_csr_wrdata_r, 10, 10) @[el2_dec_tlu_ctl.scala 1877:66] + node _T_427 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 1877:93] + node _T_428 = not(_T_427) @[el2_dec_tlu_ctl.scala 1877:73] + node _T_429 = and(_T_426, _T_428) @[el2_dec_tlu_ctl.scala 1877:71] + node _T_430 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1878:41] + node _T_431 = bits(io.dec_csr_wrdata_r, 8, 8) @[el2_dec_tlu_ctl.scala 1878:66] + node _T_432 = bits(io.dec_csr_wrdata_r, 9, 9) @[el2_dec_tlu_ctl.scala 1878:93] + node _T_433 = not(_T_432) @[el2_dec_tlu_ctl.scala 1878:73] + node _T_434 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 1878:70] + node _T_435 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1879:41] + node _T_436 = bits(io.dec_csr_wrdata_r, 6, 6) @[el2_dec_tlu_ctl.scala 1879:66] + node _T_437 = bits(io.dec_csr_wrdata_r, 7, 7) @[el2_dec_tlu_ctl.scala 1879:93] + node _T_438 = not(_T_437) @[el2_dec_tlu_ctl.scala 1879:73] + node _T_439 = and(_T_436, _T_438) @[el2_dec_tlu_ctl.scala 1879:70] + node _T_440 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1880:41] + node _T_441 = bits(io.dec_csr_wrdata_r, 4, 4) @[el2_dec_tlu_ctl.scala 1880:66] + node _T_442 = bits(io.dec_csr_wrdata_r, 5, 5) @[el2_dec_tlu_ctl.scala 1880:93] + node _T_443 = not(_T_442) @[el2_dec_tlu_ctl.scala 1880:73] + node _T_444 = and(_T_441, _T_443) @[el2_dec_tlu_ctl.scala 1880:70] + node _T_445 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1881:41] + node _T_446 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 1881:66] + node _T_447 = bits(io.dec_csr_wrdata_r, 3, 3) @[el2_dec_tlu_ctl.scala 1881:93] + node _T_448 = not(_T_447) @[el2_dec_tlu_ctl.scala 1881:73] + node _T_449 = and(_T_446, _T_448) @[el2_dec_tlu_ctl.scala 1881:70] + node _T_450 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1882:41] + node _T_451 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1882:66] + node _T_452 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1882:93] + node _T_453 = not(_T_452) @[el2_dec_tlu_ctl.scala 1882:73] + node _T_454 = and(_T_451, _T_453) @[el2_dec_tlu_ctl.scala 1882:70] + node _T_455 = cat(_T_450, _T_454) @[Cat.scala 29:58] + node _T_456 = cat(_T_445, _T_449) @[Cat.scala 29:58] + node _T_457 = cat(_T_456, _T_455) @[Cat.scala 29:58] + node _T_458 = cat(_T_440, _T_444) @[Cat.scala 29:58] + node _T_459 = cat(_T_435, _T_439) @[Cat.scala 29:58] + node _T_460 = cat(_T_459, _T_458) @[Cat.scala 29:58] + node _T_461 = cat(_T_460, _T_457) @[Cat.scala 29:58] + node _T_462 = cat(_T_430, _T_434) @[Cat.scala 29:58] + node _T_463 = cat(_T_425, _T_429) @[Cat.scala 29:58] + node _T_464 = cat(_T_463, _T_462) @[Cat.scala 29:58] + node _T_465 = cat(_T_420, _T_424) @[Cat.scala 29:58] + node _T_466 = cat(_T_415, _T_419) @[Cat.scala 29:58] + node _T_467 = cat(_T_466, _T_465) @[Cat.scala 29:58] + node _T_468 = cat(_T_467, _T_464) @[Cat.scala 29:58] + node _T_469 = cat(_T_468, _T_461) @[Cat.scala 29:58] + node _T_470 = cat(_T_410, _T_414) @[Cat.scala 29:58] + node _T_471 = cat(_T_405, _T_409) @[Cat.scala 29:58] + node _T_472 = cat(_T_471, _T_470) @[Cat.scala 29:58] + node _T_473 = cat(_T_400, _T_404) @[Cat.scala 29:58] + node _T_474 = cat(_T_395, _T_399) @[Cat.scala 29:58] + node _T_475 = cat(_T_474, _T_473) @[Cat.scala 29:58] + node _T_476 = cat(_T_475, _T_472) @[Cat.scala 29:58] + node _T_477 = cat(_T_390, _T_394) @[Cat.scala 29:58] + node _T_478 = cat(_T_385, _T_389) @[Cat.scala 29:58] + node _T_479 = cat(_T_478, _T_477) @[Cat.scala 29:58] + node _T_480 = cat(_T_380, _T_384) @[Cat.scala 29:58] + node _T_481 = cat(_T_375, _T_379) @[Cat.scala 29:58] + node _T_482 = cat(_T_481, _T_480) @[Cat.scala 29:58] + node _T_483 = cat(_T_482, _T_479) @[Cat.scala 29:58] + node _T_484 = cat(_T_483, _T_476) @[Cat.scala 29:58] + node mrac_in = cat(_T_484, _T_469) @[Cat.scala 29:58] + node _T_485 = bits(wr_mrac_r, 0, 0) @[el2_dec_tlu_ctl.scala 1885:38] inst rvclkhdr_10 of rvclkhdr_18 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_10.io.en <= _T_483 @[el2_lib.scala 511:17] + rvclkhdr_10.io.en <= _T_485 @[el2_lib.scala 511:17] rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mrac : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] mrac <= mrac_in @[el2_lib.scala 514:16] - io.dec_tlu_mrac_ff <= mrac @[el2_dec_tlu_ctl.scala 1886:22] - node _T_484 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1894:63] - node _T_485 = eq(_T_484, UInt<12>("h0bc0")) @[el2_dec_tlu_ctl.scala 1894:70] - node wr_mdeau_r = and(io.dec_csr_wen_r_mod, _T_485) @[el2_dec_tlu_ctl.scala 1894:41] - node _T_486 = not(wr_mdeau_r) @[el2_dec_tlu_ctl.scala 1904:60] - node _T_487 = and(io.mdseac_locked_f, _T_486) @[el2_dec_tlu_ctl.scala 1904:58] - node _T_488 = or(mdseac_en, _T_487) @[el2_dec_tlu_ctl.scala 1904:36] - io.mdseac_locked_ns <= _T_488 @[el2_dec_tlu_ctl.scala 1904:23] - node _T_489 = or(io.lsu_imprecise_error_store_any, io.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 1906:50] - node _T_490 = not(io.nmi_int_detected_f) @[el2_dec_tlu_ctl.scala 1906:87] - node _T_491 = and(_T_489, _T_490) @[el2_dec_tlu_ctl.scala 1906:85] - node _T_492 = not(io.mdseac_locked_f) @[el2_dec_tlu_ctl.scala 1906:112] - node _T_493 = and(_T_491, _T_492) @[el2_dec_tlu_ctl.scala 1906:110] - mdseac_en <= _T_493 @[el2_dec_tlu_ctl.scala 1906:13] - node _T_494 = bits(mdseac_en, 0, 0) @[el2_dec_tlu_ctl.scala 1908:65] + io.dec_tlu_mrac_ff <= mrac @[el2_dec_tlu_ctl.scala 1887:21] + node _T_486 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1895:62] + node _T_487 = eq(_T_486, UInt<12>("h0bc0")) @[el2_dec_tlu_ctl.scala 1895:69] + node wr_mdeau_r = and(io.dec_csr_wen_r_mod, _T_487) @[el2_dec_tlu_ctl.scala 1895:40] + node _T_488 = not(wr_mdeau_r) @[el2_dec_tlu_ctl.scala 1905:59] + node _T_489 = and(io.mdseac_locked_f, _T_488) @[el2_dec_tlu_ctl.scala 1905:57] + node _T_490 = or(mdseac_en, _T_489) @[el2_dec_tlu_ctl.scala 1905:35] + io.mdseac_locked_ns <= _T_490 @[el2_dec_tlu_ctl.scala 1905:22] + node _T_491 = or(io.tlu_busbuff.lsu_imprecise_error_store_any, io.tlu_busbuff.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 1907:61] + node _T_492 = not(io.nmi_int_detected_f) @[el2_dec_tlu_ctl.scala 1907:110] + node _T_493 = and(_T_491, _T_492) @[el2_dec_tlu_ctl.scala 1907:108] + node _T_494 = not(io.mdseac_locked_f) @[el2_dec_tlu_ctl.scala 1907:135] + node _T_495 = and(_T_493, _T_494) @[el2_dec_tlu_ctl.scala 1907:133] + mdseac_en <= _T_495 @[el2_dec_tlu_ctl.scala 1907:12] + node _T_496 = bits(mdseac_en, 0, 0) @[el2_dec_tlu_ctl.scala 1909:76] inst rvclkhdr_11 of rvclkhdr_19 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_11.io.en <= _T_494 @[el2_lib.scala 511:17] + rvclkhdr_11.io.en <= _T_496 @[el2_lib.scala 511:17] rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg mdseac : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - mdseac <= io.lsu_imprecise_error_addr_any @[el2_lib.scala 514:16] - node _T_495 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1917:62] - node _T_496 = eq(_T_495, UInt<12>("h07c6")) @[el2_dec_tlu_ctl.scala 1917:69] - node wr_mpmc_r = and(io.dec_csr_wen_r_mod, _T_496) @[el2_dec_tlu_ctl.scala 1917:40] - node _T_497 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1921:52] - node _T_498 = and(wr_mpmc_r, _T_497) @[el2_dec_tlu_ctl.scala 1921:31] - node _T_499 = not(io.internal_dbg_halt_mode_f2) @[el2_dec_tlu_ctl.scala 1921:58] - node _T_500 = and(_T_498, _T_499) @[el2_dec_tlu_ctl.scala 1921:56] - node _T_501 = not(io.ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 1921:90] - node _T_502 = and(_T_500, _T_501) @[el2_dec_tlu_ctl.scala 1921:88] - io.fw_halt_req <= _T_502 @[el2_dec_tlu_ctl.scala 1921:18] - node _T_503 = or(io.fw_halt_req, fw_halted) @[el2_dec_tlu_ctl.scala 1923:38] - node _T_504 = not(set_mie_pmu_fw_halt) @[el2_dec_tlu_ctl.scala 1923:53] - node fw_halted_ns = and(_T_503, _T_504) @[el2_dec_tlu_ctl.scala 1923:51] - node _T_505 = bits(wr_mpmc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1924:30] - node _T_506 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1924:58] - node _T_507 = not(_T_506) @[el2_dec_tlu_ctl.scala 1924:38] - node _T_508 = not(mpmc) @[el2_dec_tlu_ctl.scala 1924:63] - node _T_509 = mux(_T_505, _T_507, _T_508) @[el2_dec_tlu_ctl.scala 1924:19] - mpmc_b_ns <= _T_509 @[el2_dec_tlu_ctl.scala 1924:13] - reg _T_510 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1926:45] - _T_510 <= mpmc_b_ns @[el2_dec_tlu_ctl.scala 1926:45] - mpmc_b <= _T_510 @[el2_dec_tlu_ctl.scala 1926:10] - reg _T_511 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1927:46] - _T_511 <= fw_halted_ns @[el2_dec_tlu_ctl.scala 1927:46] - fw_halted <= _T_511 @[el2_dec_tlu_ctl.scala 1927:13] - node _T_512 = not(mpmc_b) @[el2_dec_tlu_ctl.scala 1929:11] - mpmc <= _T_512 @[el2_dec_tlu_ctl.scala 1929:8] - node _T_513 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1938:41] - node _T_514 = gt(_T_513, UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 1938:49] - node _T_515 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1938:93] - node csr_sat = mux(_T_514, UInt<5>("h01a"), _T_515) @[el2_dec_tlu_ctl.scala 1938:20] - node _T_516 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1940:64] - node _T_517 = eq(_T_516, UInt<12>("h07f0")) @[el2_dec_tlu_ctl.scala 1940:71] - node wr_micect_r = and(io.dec_csr_wen_r_mod, _T_517) @[el2_dec_tlu_ctl.scala 1940:42] - node _T_518 = cat(UInt<26>("h00"), io.ic_perr_r_d1) @[Cat.scala 29:58] - node _T_519 = add(micect, _T_518) @[el2_dec_tlu_ctl.scala 1941:24] - node _T_520 = tail(_T_519, 1) @[el2_dec_tlu_ctl.scala 1941:24] - micect_inc <= _T_520 @[el2_dec_tlu_ctl.scala 1941:14] - node _T_521 = bits(wr_micect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1942:36] - node _T_522 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1942:76] - node _T_523 = cat(csr_sat, _T_522) @[Cat.scala 29:58] - node _T_524 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1942:96] - node _T_525 = cat(_T_524, micect_inc) @[Cat.scala 29:58] - node micect_ns = mux(_T_521, _T_523, _T_525) @[el2_dec_tlu_ctl.scala 1942:23] - node _T_526 = or(wr_micect_r, io.ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 1944:43] - node _T_527 = bits(_T_526, 0, 0) @[el2_dec_tlu_ctl.scala 1944:62] + mdseac <= io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_lib.scala 514:16] + node _T_497 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1918:61] + node _T_498 = eq(_T_497, UInt<12>("h07c6")) @[el2_dec_tlu_ctl.scala 1918:68] + node wr_mpmc_r = and(io.dec_csr_wen_r_mod, _T_498) @[el2_dec_tlu_ctl.scala 1918:39] + node _T_499 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 1922:51] + node _T_500 = and(wr_mpmc_r, _T_499) @[el2_dec_tlu_ctl.scala 1922:30] + node _T_501 = not(io.internal_dbg_halt_mode_f2) @[el2_dec_tlu_ctl.scala 1922:57] + node _T_502 = and(_T_500, _T_501) @[el2_dec_tlu_ctl.scala 1922:55] + node _T_503 = not(io.ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 1922:89] + node _T_504 = and(_T_502, _T_503) @[el2_dec_tlu_ctl.scala 1922:87] + io.fw_halt_req <= _T_504 @[el2_dec_tlu_ctl.scala 1922:17] + wire fw_halted_ns : UInt<1> + fw_halted_ns <= UInt<1>("h00") + reg fw_halted : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1924:48] + fw_halted <= fw_halted_ns @[el2_dec_tlu_ctl.scala 1924:48] + node _T_505 = or(io.fw_halt_req, fw_halted) @[el2_dec_tlu_ctl.scala 1925:34] + node _T_506 = not(set_mie_pmu_fw_halt) @[el2_dec_tlu_ctl.scala 1925:49] + node _T_507 = and(_T_505, _T_506) @[el2_dec_tlu_ctl.scala 1925:47] + fw_halted_ns <= _T_507 @[el2_dec_tlu_ctl.scala 1925:15] + node _T_508 = bits(wr_mpmc_r, 0, 0) @[el2_dec_tlu_ctl.scala 1926:29] + node _T_509 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 1926:57] + node _T_510 = not(_T_509) @[el2_dec_tlu_ctl.scala 1926:37] + node _T_511 = not(mpmc) @[el2_dec_tlu_ctl.scala 1926:62] + node _T_512 = mux(_T_508, _T_510, _T_511) @[el2_dec_tlu_ctl.scala 1926:18] + mpmc_b_ns <= _T_512 @[el2_dec_tlu_ctl.scala 1926:12] + reg _T_513 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1928:44] + _T_513 <= mpmc_b_ns @[el2_dec_tlu_ctl.scala 1928:44] + mpmc_b <= _T_513 @[el2_dec_tlu_ctl.scala 1928:9] + node _T_514 = not(mpmc_b) @[el2_dec_tlu_ctl.scala 1931:10] + mpmc <= _T_514 @[el2_dec_tlu_ctl.scala 1931:7] + node _T_515 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1940:40] + node _T_516 = gt(_T_515, UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 1940:48] + node _T_517 = bits(io.dec_csr_wrdata_r, 31, 27) @[el2_dec_tlu_ctl.scala 1940:92] + node csr_sat = mux(_T_516, UInt<5>("h01a"), _T_517) @[el2_dec_tlu_ctl.scala 1940:19] + node _T_518 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1942:63] + node _T_519 = eq(_T_518, UInt<12>("h07f0")) @[el2_dec_tlu_ctl.scala 1942:70] + node wr_micect_r = and(io.dec_csr_wen_r_mod, _T_519) @[el2_dec_tlu_ctl.scala 1942:41] + node _T_520 = cat(UInt<26>("h00"), io.ic_perr_r_d1) @[Cat.scala 29:58] + node _T_521 = add(micect, _T_520) @[el2_dec_tlu_ctl.scala 1943:23] + node _T_522 = tail(_T_521, 1) @[el2_dec_tlu_ctl.scala 1943:23] + micect_inc <= _T_522 @[el2_dec_tlu_ctl.scala 1943:13] + node _T_523 = bits(wr_micect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1944:35] + node _T_524 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1944:75] + node _T_525 = cat(csr_sat, _T_524) @[Cat.scala 29:58] + node _T_526 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1944:95] + node _T_527 = cat(_T_526, micect_inc) @[Cat.scala 29:58] + node micect_ns = mux(_T_523, _T_525, _T_527) @[el2_dec_tlu_ctl.scala 1944:22] + node _T_528 = or(wr_micect_r, io.ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 1946:42] + node _T_529 = bits(_T_528, 0, 0) @[el2_dec_tlu_ctl.scala 1946:61] inst rvclkhdr_12 of rvclkhdr_20 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_12.io.en <= _T_527 @[el2_lib.scala 511:17] + rvclkhdr_12.io.en <= _T_529 @[el2_lib.scala 511:17] rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_528 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_528 <= micect_ns @[el2_lib.scala 514:16] - micect <= _T_528 @[el2_dec_tlu_ctl.scala 1944:10] - node _T_529 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1946:48] - node _T_530 = dshl(UInt<32>("h0ffffffff"), _T_529) @[el2_dec_tlu_ctl.scala 1946:39] - node _T_531 = orr(_T_530) @[el2_dec_tlu_ctl.scala 1946:57] - node _T_532 = bits(micect, 26, 0) @[el2_dec_tlu_ctl.scala 1946:83] - node _T_533 = cat(UInt<5>("h00"), _T_532) @[Cat.scala 29:58] - node _T_534 = and(_T_531, _T_533) @[el2_dec_tlu_ctl.scala 1946:61] - mice_ce_req <= _T_534 @[el2_dec_tlu_ctl.scala 1946:15] - node _T_535 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1955:70] - node _T_536 = eq(_T_535, UInt<12>("h07f1")) @[el2_dec_tlu_ctl.scala 1955:77] - node wr_miccmect_r = and(io.dec_csr_wen_r_mod, _T_536) @[el2_dec_tlu_ctl.scala 1955:48] - node _T_537 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1956:27] - node _T_538 = or(io.iccm_sbecc_r_d1, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1956:71] - node _T_539 = cat(UInt<26>("h00"), _T_538) @[Cat.scala 29:58] - node _T_540 = add(_T_537, _T_539) @[el2_dec_tlu_ctl.scala 1956:34] - node _T_541 = tail(_T_540, 1) @[el2_dec_tlu_ctl.scala 1956:34] - miccmect_inc <= _T_541 @[el2_dec_tlu_ctl.scala 1956:16] - node _T_542 = bits(wr_miccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1957:46] - node _T_543 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1957:86] - node _T_544 = cat(csr_sat, _T_543) @[Cat.scala 29:58] - node _T_545 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1957:108] - node _T_546 = cat(_T_545, miccmect_inc) @[Cat.scala 29:58] - node miccmect_ns = mux(_T_542, _T_544, _T_546) @[el2_dec_tlu_ctl.scala 1957:31] - node _T_547 = or(wr_miccmect_r, io.iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 1959:49] - node _T_548 = or(_T_547, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1959:70] - node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 1959:94] + reg _T_530 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_530 <= micect_ns @[el2_lib.scala 514:16] + micect <= _T_530 @[el2_dec_tlu_ctl.scala 1946:9] + node _T_531 = bits(micect, 31, 27) @[el2_dec_tlu_ctl.scala 1948:48] + node _T_532 = dshl(UInt<32>("h0ffffffff"), _T_531) @[el2_dec_tlu_ctl.scala 1948:39] + node _T_533 = bits(micect, 26, 0) @[el2_dec_tlu_ctl.scala 1948:79] + node _T_534 = cat(UInt<5>("h00"), _T_533) @[Cat.scala 29:58] + node _T_535 = and(_T_532, _T_534) @[el2_dec_tlu_ctl.scala 1948:57] + node _T_536 = orr(_T_535) @[el2_dec_tlu_ctl.scala 1948:88] + mice_ce_req <= _T_536 @[el2_dec_tlu_ctl.scala 1948:14] + node _T_537 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1957:69] + node _T_538 = eq(_T_537, UInt<12>("h07f1")) @[el2_dec_tlu_ctl.scala 1957:76] + node wr_miccmect_r = and(io.dec_csr_wen_r_mod, _T_538) @[el2_dec_tlu_ctl.scala 1957:47] + node _T_539 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1958:26] + node _T_540 = or(io.iccm_sbecc_r_d1, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1958:70] + node _T_541 = cat(UInt<26>("h00"), _T_540) @[Cat.scala 29:58] + node _T_542 = add(_T_539, _T_541) @[el2_dec_tlu_ctl.scala 1958:33] + node _T_543 = tail(_T_542, 1) @[el2_dec_tlu_ctl.scala 1958:33] + miccmect_inc <= _T_543 @[el2_dec_tlu_ctl.scala 1958:15] + node _T_544 = bits(wr_miccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1959:45] + node _T_545 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1959:85] + node _T_546 = cat(csr_sat, _T_545) @[Cat.scala 29:58] + node _T_547 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1959:107] + node _T_548 = cat(_T_547, miccmect_inc) @[Cat.scala 29:58] + node miccmect_ns = mux(_T_544, _T_546, _T_548) @[el2_dec_tlu_ctl.scala 1959:30] + node _T_549 = or(wr_miccmect_r, io.iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 1961:48] + node _T_550 = or(_T_549, io.iccm_dma_sb_error) @[el2_dec_tlu_ctl.scala 1961:69] + node _T_551 = bits(_T_550, 0, 0) @[el2_dec_tlu_ctl.scala 1961:93] inst rvclkhdr_13 of rvclkhdr_21 @[el2_lib.scala 508:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset rvclkhdr_13.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_13.io.en <= _T_549 @[el2_lib.scala 511:17] + rvclkhdr_13.io.en <= _T_551 @[el2_lib.scala 511:17] rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_550 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_550 <= miccmect_ns @[el2_lib.scala 514:16] - miccmect <= _T_550 @[el2_dec_tlu_ctl.scala 1959:12] - node _T_551 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1960:53] - node _T_552 = dshl(UInt<32>("h0ffffffff"), _T_551) @[el2_dec_tlu_ctl.scala 1960:42] - node _T_553 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1960:86] - node _T_554 = cat(UInt<5>("h00"), _T_553) @[Cat.scala 29:58] - node _T_555 = and(_T_552, _T_554) @[el2_dec_tlu_ctl.scala 1960:62] - node _T_556 = orr(_T_555) @[el2_dec_tlu_ctl.scala 1960:95] - miccme_ce_req <= _T_556 @[el2_dec_tlu_ctl.scala 1960:17] - node _T_557 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1969:70] - node _T_558 = eq(_T_557, UInt<12>("h07f2")) @[el2_dec_tlu_ctl.scala 1969:77] - node wr_mdccmect_r = and(io.dec_csr_wen_r_mod, _T_558) @[el2_dec_tlu_ctl.scala 1969:48] - node _T_559 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1970:27] - node _T_560 = cat(UInt<26>("h00"), io.lsu_single_ecc_error_r_d1) @[Cat.scala 29:58] - node _T_561 = add(_T_559, _T_560) @[el2_dec_tlu_ctl.scala 1970:34] - node _T_562 = tail(_T_561, 1) @[el2_dec_tlu_ctl.scala 1970:34] - mdccmect_inc <= _T_562 @[el2_dec_tlu_ctl.scala 1970:16] - node _T_563 = bits(wr_mdccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1971:46] - node _T_564 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1971:86] - node _T_565 = cat(csr_sat, _T_564) @[Cat.scala 29:58] - node _T_566 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1971:108] - node _T_567 = cat(_T_566, mdccmect_inc) @[Cat.scala 29:58] - node mdccmect_ns = mux(_T_563, _T_565, _T_567) @[el2_dec_tlu_ctl.scala 1971:31] - node _T_568 = or(wr_mdccmect_r, io.lsu_single_ecc_error_r_d1) @[el2_dec_tlu_ctl.scala 1973:50] - node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 1973:82] + reg _T_552 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_552 <= miccmect_ns @[el2_lib.scala 514:16] + miccmect <= _T_552 @[el2_dec_tlu_ctl.scala 1961:11] + node _T_553 = bits(miccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1963:51] + node _T_554 = dshl(UInt<32>("h0ffffffff"), _T_553) @[el2_dec_tlu_ctl.scala 1963:40] + node _T_555 = bits(miccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1963:84] + node _T_556 = cat(UInt<5>("h00"), _T_555) @[Cat.scala 29:58] + node _T_557 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 1963:60] + node _T_558 = orr(_T_557) @[el2_dec_tlu_ctl.scala 1963:93] + miccme_ce_req <= _T_558 @[el2_dec_tlu_ctl.scala 1963:15] + node _T_559 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1972:69] + node _T_560 = eq(_T_559, UInt<12>("h07f2")) @[el2_dec_tlu_ctl.scala 1972:76] + node wr_mdccmect_r = and(io.dec_csr_wen_r_mod, _T_560) @[el2_dec_tlu_ctl.scala 1972:47] + node _T_561 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1973:26] + node _T_562 = cat(UInt<26>("h00"), io.lsu_single_ecc_error_r_d1) @[Cat.scala 29:58] + node _T_563 = add(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 1973:33] + node _T_564 = tail(_T_563, 1) @[el2_dec_tlu_ctl.scala 1973:33] + mdccmect_inc <= _T_564 @[el2_dec_tlu_ctl.scala 1973:15] + node _T_565 = bits(wr_mdccmect_r, 0, 0) @[el2_dec_tlu_ctl.scala 1974:45] + node _T_566 = bits(io.dec_csr_wrdata_r, 26, 0) @[el2_dec_tlu_ctl.scala 1974:85] + node _T_567 = cat(csr_sat, _T_566) @[Cat.scala 29:58] + node _T_568 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1974:107] + node _T_569 = cat(_T_568, mdccmect_inc) @[Cat.scala 29:58] + node mdccmect_ns = mux(_T_565, _T_567, _T_569) @[el2_dec_tlu_ctl.scala 1974:30] + node _T_570 = or(wr_mdccmect_r, io.lsu_single_ecc_error_r_d1) @[el2_dec_tlu_ctl.scala 1976:49] + node _T_571 = bits(_T_570, 0, 0) @[el2_dec_tlu_ctl.scala 1976:81] inst rvclkhdr_14 of rvclkhdr_22 @[el2_lib.scala 508:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset rvclkhdr_14.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_14.io.en <= _T_569 @[el2_lib.scala 511:17] + rvclkhdr_14.io.en <= _T_571 @[el2_lib.scala 511:17] rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_570 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_570 <= mdccmect_ns @[el2_lib.scala 514:16] - mdccmect <= _T_570 @[el2_dec_tlu_ctl.scala 1973:12] - node _T_571 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1975:53] - node _T_572 = dshl(UInt<32>("h0ffffffff"), _T_571) @[el2_dec_tlu_ctl.scala 1975:42] - node _T_573 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1975:86] - node _T_574 = cat(UInt<5>("h00"), _T_573) @[Cat.scala 29:58] - node _T_575 = and(_T_572, _T_574) @[el2_dec_tlu_ctl.scala 1975:62] - node _T_576 = orr(_T_575) @[el2_dec_tlu_ctl.scala 1975:95] - mdccme_ce_req <= _T_576 @[el2_dec_tlu_ctl.scala 1975:17] - node _T_577 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1985:63] - node _T_578 = eq(_T_577, UInt<12>("h07ce")) @[el2_dec_tlu_ctl.scala 1985:70] - node wr_mfdht_r = and(io.dec_csr_wen_r_mod, _T_578) @[el2_dec_tlu_ctl.scala 1985:41] - node _T_579 = bits(wr_mfdht_r, 0, 0) @[el2_dec_tlu_ctl.scala 1987:33] - node _T_580 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1987:60] - node mfdht_ns = mux(_T_579, _T_580, mfdht) @[el2_dec_tlu_ctl.scala 1987:21] - reg _T_581 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1989:44] - _T_581 <= mfdht_ns @[el2_dec_tlu_ctl.scala 1989:44] - mfdht <= _T_581 @[el2_dec_tlu_ctl.scala 1989:9] - node _T_582 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1998:63] - node _T_583 = eq(_T_582, UInt<12>("h07cf")) @[el2_dec_tlu_ctl.scala 1998:70] - node wr_mfdhs_r = and(io.dec_csr_wen_r_mod, _T_583) @[el2_dec_tlu_ctl.scala 1998:41] - node _T_584 = bits(wr_mfdhs_r, 0, 0) @[el2_dec_tlu_ctl.scala 2000:33] - node _T_585 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2000:61] - node _T_586 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2001:30] - node _T_587 = and(io.dbg_tlu_halted, _T_586) @[el2_dec_tlu_ctl.scala 2001:28] - node _T_588 = bits(_T_587, 0, 0) @[el2_dec_tlu_ctl.scala 2001:52] - node _T_589 = not(io.lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 2001:65] - node _T_590 = not(io.ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 2001:85] - node _T_591 = cat(_T_589, _T_590) @[Cat.scala 29:58] - node _T_592 = mux(_T_588, _T_591, mfdhs) @[el2_dec_tlu_ctl.scala 2001:8] - node mfdhs_ns = mux(_T_584, _T_585, _T_592) @[el2_dec_tlu_ctl.scala 2000:21] - node _T_593 = or(wr_mfdhs_r, io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2003:72] - node _T_594 = bits(_T_593, 0, 0) @[el2_dec_tlu_ctl.scala 2003:93] - reg _T_595 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_594 : @[Reg.scala 28:19] - _T_595 <= mfdhs_ns @[Reg.scala 28:23] + reg _T_572 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_572 <= mdccmect_ns @[el2_lib.scala 514:16] + mdccmect <= _T_572 @[el2_dec_tlu_ctl.scala 1976:11] + node _T_573 = bits(mdccmect, 31, 27) @[el2_dec_tlu_ctl.scala 1978:52] + node _T_574 = dshl(UInt<32>("h0ffffffff"), _T_573) @[el2_dec_tlu_ctl.scala 1978:41] + node _T_575 = bits(mdccmect, 26, 0) @[el2_dec_tlu_ctl.scala 1978:85] + node _T_576 = cat(UInt<5>("h00"), _T_575) @[Cat.scala 29:58] + node _T_577 = and(_T_574, _T_576) @[el2_dec_tlu_ctl.scala 1978:61] + node _T_578 = orr(_T_577) @[el2_dec_tlu_ctl.scala 1978:94] + mdccme_ce_req <= _T_578 @[el2_dec_tlu_ctl.scala 1978:16] + node _T_579 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 1988:62] + node _T_580 = eq(_T_579, UInt<12>("h07ce")) @[el2_dec_tlu_ctl.scala 1988:69] + node wr_mfdht_r = and(io.dec_csr_wen_r_mod, _T_580) @[el2_dec_tlu_ctl.scala 1988:40] + node _T_581 = bits(wr_mfdht_r, 0, 0) @[el2_dec_tlu_ctl.scala 1990:32] + node _T_582 = bits(io.dec_csr_wrdata_r, 5, 0) @[el2_dec_tlu_ctl.scala 1990:59] + node mfdht_ns = mux(_T_581, _T_582, mfdht) @[el2_dec_tlu_ctl.scala 1990:20] + reg _T_583 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 1992:43] + _T_583 <= mfdht_ns @[el2_dec_tlu_ctl.scala 1992:43] + mfdht <= _T_583 @[el2_dec_tlu_ctl.scala 1992:8] + node _T_584 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2001:62] + node _T_585 = eq(_T_584, UInt<12>("h07cf")) @[el2_dec_tlu_ctl.scala 2001:69] + node wr_mfdhs_r = and(io.dec_csr_wen_r_mod, _T_585) @[el2_dec_tlu_ctl.scala 2001:40] + node _T_586 = bits(wr_mfdhs_r, 0, 0) @[el2_dec_tlu_ctl.scala 2003:32] + node _T_587 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2003:60] + node _T_588 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2004:43] + node _T_589 = and(io.dbg_tlu_halted, _T_588) @[el2_dec_tlu_ctl.scala 2004:41] + node _T_590 = bits(_T_589, 0, 0) @[el2_dec_tlu_ctl.scala 2004:65] + node _T_591 = not(io.lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 2004:78] + node _T_592 = not(io.ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 2004:98] + node _T_593 = cat(_T_591, _T_592) @[Cat.scala 29:58] + node _T_594 = mux(_T_590, _T_593, mfdhs) @[el2_dec_tlu_ctl.scala 2004:21] + node mfdhs_ns = mux(_T_586, _T_587, _T_594) @[el2_dec_tlu_ctl.scala 2003:20] + node _T_595 = or(wr_mfdhs_r, io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2006:71] + node _T_596 = bits(_T_595, 0, 0) @[el2_dec_tlu_ctl.scala 2006:92] + reg _T_597 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_596 : @[Reg.scala 28:19] + _T_597 <= mfdhs_ns @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mfdhs <= _T_595 @[el2_dec_tlu_ctl.scala 2003:9] - node _T_596 = bits(io.debug_halt_req_f, 0, 0) @[el2_dec_tlu_ctl.scala 2005:48] - node _T_597 = add(force_halt_ctr_f, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2005:75] - node _T_598 = tail(_T_597, 1) @[el2_dec_tlu_ctl.scala 2005:75] - node _T_599 = bits(io.dbg_tlu_halted_f, 0, 0) @[el2_dec_tlu_ctl.scala 2006:29] - node _T_600 = mux(_T_599, UInt<32>("h00"), force_halt_ctr_f) @[el2_dec_tlu_ctl.scala 2006:8] - node force_halt_ctr = mux(_T_596, _T_598, _T_600) @[el2_dec_tlu_ctl.scala 2005:27] - node _T_601 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2008:82] - reg _T_602 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_601 : @[Reg.scala 28:19] - _T_602 <= force_halt_ctr @[Reg.scala 28:23] + mfdhs <= _T_597 @[el2_dec_tlu_ctl.scala 2006:8] + node _T_598 = bits(io.debug_halt_req_f, 0, 0) @[el2_dec_tlu_ctl.scala 2008:47] + node _T_599 = add(force_halt_ctr_f, UInt<32>("h01")) @[el2_dec_tlu_ctl.scala 2008:74] + node _T_600 = tail(_T_599, 1) @[el2_dec_tlu_ctl.scala 2008:74] + node _T_601 = bits(io.dbg_tlu_halted_f, 0, 0) @[el2_dec_tlu_ctl.scala 2009:48] + node _T_602 = mux(_T_601, UInt<32>("h00"), force_halt_ctr_f) @[el2_dec_tlu_ctl.scala 2009:27] + node force_halt_ctr = mux(_T_598, _T_600, _T_602) @[el2_dec_tlu_ctl.scala 2008:26] + node _T_603 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2011:81] + reg _T_604 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_603 : @[Reg.scala 28:19] + _T_604 <= force_halt_ctr @[Reg.scala 28:23] skip @[Reg.scala 28:19] - force_halt_ctr_f <= _T_602 @[el2_dec_tlu_ctl.scala 2008:20] - node _T_603 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2010:25] - node _T_604 = bits(mfdht, 5, 1) @[el2_dec_tlu_ctl.scala 2010:80] - node _T_605 = dshl(UInt<32>("h0ffffffff"), _T_604) @[el2_dec_tlu_ctl.scala 2010:72] - node _T_606 = and(force_halt_ctr_f, _T_605) @[el2_dec_tlu_ctl.scala 2010:49] - node _T_607 = orr(_T_606) @[el2_dec_tlu_ctl.scala 2010:88] - node _T_608 = and(_T_603, _T_607) @[el2_dec_tlu_ctl.scala 2010:29] - io.force_halt <= _T_608 @[el2_dec_tlu_ctl.scala 2010:17] - node _T_609 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2018:63] - node _T_610 = eq(_T_609, UInt<12>("h0bc8")) @[el2_dec_tlu_ctl.scala 2018:70] - node wr_meivt_r = and(io.dec_csr_wen_r_mod, _T_610) @[el2_dec_tlu_ctl.scala 2018:41] - node _T_611 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2020:41] - node _T_612 = bits(wr_meivt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2020:60] + force_halt_ctr_f <= _T_604 @[el2_dec_tlu_ctl.scala 2011:19] + node _T_605 = bits(mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2013:24] + node _T_606 = bits(mfdht, 5, 1) @[el2_dec_tlu_ctl.scala 2013:79] + node _T_607 = dshl(UInt<32>("h0ffffffff"), _T_606) @[el2_dec_tlu_ctl.scala 2013:71] + node _T_608 = and(force_halt_ctr_f, _T_607) @[el2_dec_tlu_ctl.scala 2013:48] + node _T_609 = orr(_T_608) @[el2_dec_tlu_ctl.scala 2013:87] + node _T_610 = and(_T_605, _T_609) @[el2_dec_tlu_ctl.scala 2013:28] + io.force_halt <= _T_610 @[el2_dec_tlu_ctl.scala 2013:16] + node _T_611 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2021:62] + node _T_612 = eq(_T_611, UInt<12>("h0bc8")) @[el2_dec_tlu_ctl.scala 2021:69] + node wr_meivt_r = and(io.dec_csr_wen_r_mod, _T_612) @[el2_dec_tlu_ctl.scala 2021:40] + node _T_613 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2023:40] + node _T_614 = bits(wr_meivt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2023:59] inst rvclkhdr_15 of rvclkhdr_23 @[el2_lib.scala 508:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset rvclkhdr_15.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_15.io.en <= _T_612 @[el2_lib.scala 511:17] + rvclkhdr_15.io.en <= _T_614 @[el2_lib.scala 511:17] rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg meivt : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - meivt <= _T_611 @[el2_lib.scala 514:16] - node _T_613 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2032:50] + meivt <= _T_613 @[el2_lib.scala 514:16] + node _T_615 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2035:49] inst rvclkhdr_16 of rvclkhdr_24 @[el2_lib.scala 508:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset rvclkhdr_16.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_16.io.en <= _T_613 @[el2_lib.scala 511:17] + rvclkhdr_16.io.en <= _T_615 @[el2_lib.scala 511:17] rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg meihap : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] meihap <= io.pic_claimid @[el2_lib.scala 514:16] - node _T_614 = cat(meivt, meihap) @[Cat.scala 29:58] - node _T_615 = cat(_T_614, UInt<2>("h00")) @[Cat.scala 29:58] - io.dec_tlu_meihap <= _T_615 @[el2_dec_tlu_ctl.scala 2033:21] - node _T_616 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2042:66] - node _T_617 = eq(_T_616, UInt<12>("h0bcc")) @[el2_dec_tlu_ctl.scala 2042:73] - node wr_meicurpl_r = and(io.dec_csr_wen_r_mod, _T_617) @[el2_dec_tlu_ctl.scala 2042:44] - node _T_618 = bits(wr_meicurpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2043:39] - node _T_619 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2043:66] - node meicurpl_ns = mux(_T_618, _T_619, meicurpl) @[el2_dec_tlu_ctl.scala 2043:24] - reg _T_620 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2045:47] - _T_620 <= meicurpl_ns @[el2_dec_tlu_ctl.scala 2045:47] - meicurpl <= _T_620 @[el2_dec_tlu_ctl.scala 2045:12] - io.dec_tlu_meicurpl <= meicurpl @[el2_dec_tlu_ctl.scala 2047:23] - node _T_621 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2057:67] - node _T_622 = eq(_T_621, UInt<12>("h0bcb")) @[el2_dec_tlu_ctl.scala 2057:74] - node _T_623 = and(io.dec_csr_wen_r_mod, _T_622) @[el2_dec_tlu_ctl.scala 2057:45] - node wr_meicidpl_r = or(_T_623, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2057:89] - node _T_624 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2059:38] - node _T_625 = bits(wr_meicidpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2060:23] - node _T_626 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2060:50] - node _T_627 = mux(_T_625, _T_626, meicidpl) @[el2_dec_tlu_ctl.scala 2060:8] - node meicidpl_ns = mux(_T_624, io.pic_pl, _T_627) @[el2_dec_tlu_ctl.scala 2059:24] - reg _T_628 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2062:45] - _T_628 <= meicidpl_ns @[el2_dec_tlu_ctl.scala 2062:45] - meicidpl <= _T_628 @[el2_dec_tlu_ctl.scala 2062:12] - node _T_629 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2069:63] - node _T_630 = eq(_T_629, UInt<12>("h0bca")) @[el2_dec_tlu_ctl.scala 2069:70] - node _T_631 = and(io.dec_csr_wen_r_mod, _T_630) @[el2_dec_tlu_ctl.scala 2069:41] - node _T_632 = or(_T_631, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2069:84] - wr_meicpct_r <= _T_632 @[el2_dec_tlu_ctl.scala 2069:16] - node _T_633 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2078:63] - node _T_634 = eq(_T_633, UInt<12>("h0bc9")) @[el2_dec_tlu_ctl.scala 2078:70] - node wr_meipt_r = and(io.dec_csr_wen_r_mod, _T_634) @[el2_dec_tlu_ctl.scala 2078:41] - node _T_635 = bits(wr_meipt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2079:33] - node _T_636 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2079:60] - node meipt_ns = mux(_T_635, _T_636, meipt) @[el2_dec_tlu_ctl.scala 2079:21] - reg _T_637 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2081:44] - _T_637 <= meipt_ns @[el2_dec_tlu_ctl.scala 2081:44] - meipt <= _T_637 @[el2_dec_tlu_ctl.scala 2081:9] - io.dec_tlu_meipt <= meipt @[el2_dec_tlu_ctl.scala 2083:20] - node _T_638 = and(io.trigger_hit_r_d1, io.dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 2109:90] - node trigger_hit_for_dscr_cause_r_d1 = or(io.trigger_hit_dmode_r_d1, _T_638) @[el2_dec_tlu_ctl.scala 2109:67] - node _T_639 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2112:35] - node _T_640 = and(io.dcsr_single_step_done_f, _T_639) @[el2_dec_tlu_ctl.scala 2112:33] - node _T_641 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2112:67] - node _T_642 = and(_T_640, _T_641) @[el2_dec_tlu_ctl.scala 2112:65] - node _T_643 = not(io.debug_halt_req) @[el2_dec_tlu_ctl.scala 2112:102] - node _T_644 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2112:100] - node _T_645 = bits(_T_644, 0, 0) @[el2_dec_tlu_ctl.scala 2112:122] - node _T_646 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2113:26] - node _T_647 = and(io.debug_halt_req, _T_646) @[el2_dec_tlu_ctl.scala 2113:24] - node _T_648 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2113:58] - node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 2113:56] - node _T_650 = bits(_T_649, 0, 0) @[el2_dec_tlu_ctl.scala 2113:92] - node _T_651 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2114:37] - node _T_652 = and(io.ebreak_to_debug_mode_r_d1, _T_651) @[el2_dec_tlu_ctl.scala 2114:35] - node _T_653 = bits(_T_652, 0, 0) @[el2_dec_tlu_ctl.scala 2114:71] - node _T_654 = bits(trigger_hit_for_dscr_cause_r_d1, 0, 0) @[el2_dec_tlu_ctl.scala 2115:39] - node _T_655 = mux(_T_645, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_656 = mux(_T_650, UInt<3>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_657 = mux(_T_653, UInt<3>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_658 = mux(_T_654, UInt<3>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_659 = or(_T_655, _T_656) @[Mux.scala 27:72] - node _T_660 = or(_T_659, _T_657) @[Mux.scala 27:72] + node _T_616 = cat(meivt, meihap) @[Cat.scala 29:58] + io.dec_tlu_meihap <= _T_616 @[el2_dec_tlu_ctl.scala 2036:20] + node _T_617 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2045:65] + node _T_618 = eq(_T_617, UInt<12>("h0bcc")) @[el2_dec_tlu_ctl.scala 2045:72] + node wr_meicurpl_r = and(io.dec_csr_wen_r_mod, _T_618) @[el2_dec_tlu_ctl.scala 2045:43] + node _T_619 = bits(wr_meicurpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2046:38] + node _T_620 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2046:65] + node meicurpl_ns = mux(_T_619, _T_620, meicurpl) @[el2_dec_tlu_ctl.scala 2046:23] + reg _T_621 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2048:46] + _T_621 <= meicurpl_ns @[el2_dec_tlu_ctl.scala 2048:46] + meicurpl <= _T_621 @[el2_dec_tlu_ctl.scala 2048:11] + io.dec_tlu_meicurpl <= meicurpl @[el2_dec_tlu_ctl.scala 2050:22] + node _T_622 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2060:66] + node _T_623 = eq(_T_622, UInt<12>("h0bcb")) @[el2_dec_tlu_ctl.scala 2060:73] + node _T_624 = and(io.dec_csr_wen_r_mod, _T_623) @[el2_dec_tlu_ctl.scala 2060:44] + node wr_meicidpl_r = or(_T_624, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2060:88] + node _T_625 = bits(wr_meicpct_r, 0, 0) @[el2_dec_tlu_ctl.scala 2062:37] + node _T_626 = bits(wr_meicidpl_r, 0, 0) @[el2_dec_tlu_ctl.scala 2063:38] + node _T_627 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2063:65] + node _T_628 = mux(_T_626, _T_627, meicidpl) @[el2_dec_tlu_ctl.scala 2063:23] + node meicidpl_ns = mux(_T_625, io.pic_pl, _T_628) @[el2_dec_tlu_ctl.scala 2062:23] + reg _T_629 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2065:44] + _T_629 <= meicidpl_ns @[el2_dec_tlu_ctl.scala 2065:44] + meicidpl <= _T_629 @[el2_dec_tlu_ctl.scala 2065:11] + node _T_630 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2072:62] + node _T_631 = eq(_T_630, UInt<12>("h0bca")) @[el2_dec_tlu_ctl.scala 2072:69] + node _T_632 = and(io.dec_csr_wen_r_mod, _T_631) @[el2_dec_tlu_ctl.scala 2072:40] + node _T_633 = or(_T_632, io.take_ext_int_start) @[el2_dec_tlu_ctl.scala 2072:83] + wr_meicpct_r <= _T_633 @[el2_dec_tlu_ctl.scala 2072:15] + node _T_634 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2081:62] + node _T_635 = eq(_T_634, UInt<12>("h0bc9")) @[el2_dec_tlu_ctl.scala 2081:69] + node wr_meipt_r = and(io.dec_csr_wen_r_mod, _T_635) @[el2_dec_tlu_ctl.scala 2081:40] + node _T_636 = bits(wr_meipt_r, 0, 0) @[el2_dec_tlu_ctl.scala 2082:32] + node _T_637 = bits(io.dec_csr_wrdata_r, 3, 0) @[el2_dec_tlu_ctl.scala 2082:59] + node meipt_ns = mux(_T_636, _T_637, meipt) @[el2_dec_tlu_ctl.scala 2082:20] + reg _T_638 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2084:43] + _T_638 <= meipt_ns @[el2_dec_tlu_ctl.scala 2084:43] + meipt <= _T_638 @[el2_dec_tlu_ctl.scala 2084:8] + io.dec_tlu_meipt <= meipt @[el2_dec_tlu_ctl.scala 2086:19] + node _T_639 = and(io.trigger_hit_r_d1, io.dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 2112:89] + node trigger_hit_for_dscr_cause_r_d1 = or(io.trigger_hit_dmode_r_d1, _T_639) @[el2_dec_tlu_ctl.scala 2112:66] + node _T_640 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2115:31] + node _T_641 = and(io.dcsr_single_step_done_f, _T_640) @[el2_dec_tlu_ctl.scala 2115:29] + node _T_642 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2115:63] + node _T_643 = and(_T_641, _T_642) @[el2_dec_tlu_ctl.scala 2115:61] + node _T_644 = not(io.debug_halt_req) @[el2_dec_tlu_ctl.scala 2115:98] + node _T_645 = and(_T_643, _T_644) @[el2_dec_tlu_ctl.scala 2115:96] + node _T_646 = bits(_T_645, 0, 0) @[el2_dec_tlu_ctl.scala 2115:118] + node _T_647 = not(io.ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 2116:48] + node _T_648 = and(io.debug_halt_req, _T_647) @[el2_dec_tlu_ctl.scala 2116:46] + node _T_649 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2116:80] + node _T_650 = and(_T_648, _T_649) @[el2_dec_tlu_ctl.scala 2116:78] + node _T_651 = bits(_T_650, 0, 0) @[el2_dec_tlu_ctl.scala 2116:114] + node _T_652 = not(trigger_hit_for_dscr_cause_r_d1) @[el2_dec_tlu_ctl.scala 2117:77] + node _T_653 = and(io.ebreak_to_debug_mode_r_d1, _T_652) @[el2_dec_tlu_ctl.scala 2117:75] + node _T_654 = bits(_T_653, 0, 0) @[el2_dec_tlu_ctl.scala 2117:111] + node _T_655 = bits(trigger_hit_for_dscr_cause_r_d1, 0, 0) @[el2_dec_tlu_ctl.scala 2118:108] + node _T_656 = mux(_T_646, UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_657 = mux(_T_651, UInt<3>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_658 = mux(_T_654, UInt<3>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_659 = mux(_T_655, UInt<3>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_660 = or(_T_656, _T_657) @[Mux.scala 27:72] node _T_661 = or(_T_660, _T_658) @[Mux.scala 27:72] + node _T_662 = or(_T_661, _T_659) @[Mux.scala 27:72] wire dcsr_cause : UInt<3> @[Mux.scala 27:72] - dcsr_cause <= _T_661 @[Mux.scala 27:72] - node _T_662 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2117:47] - node _T_663 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2117:92] - node _T_664 = eq(_T_663, UInt<12>("h07b0")) @[el2_dec_tlu_ctl.scala 2117:99] - node wr_dcsr_r = and(_T_662, _T_664) @[el2_dec_tlu_ctl.scala 2117:70] - node _T_665 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2123:70] - node _T_666 = eq(_T_665, UInt<3>("h03")) @[el2_dec_tlu_ctl.scala 2123:76] - node dcsr_cause_upgradeable = and(io.internal_dbg_halt_mode_f, _T_666) @[el2_dec_tlu_ctl.scala 2123:60] - node _T_667 = not(io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2124:60] - node _T_668 = or(_T_667, dcsr_cause_upgradeable) @[el2_dec_tlu_ctl.scala 2124:79] - node enter_debug_halt_req_le = and(io.enter_debug_halt_req, _T_668) @[el2_dec_tlu_ctl.scala 2124:57] - node nmi_in_debug_mode = and(io.nmi_int_detected_f, io.internal_dbg_halt_mode_f) @[el2_dec_tlu_ctl.scala 2126:49] - node _T_669 = bits(enter_debug_halt_req_le, 0, 0) @[el2_dec_tlu_ctl.scala 2127:45] - node _T_670 = bits(io.dcsr, 15, 9) @[el2_dec_tlu_ctl.scala 2127:65] - node _T_671 = bits(io.dcsr, 5, 2) @[el2_dec_tlu_ctl.scala 2127:92] - node _T_672 = cat(_T_671, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_673 = cat(_T_670, dcsr_cause) @[Cat.scala 29:58] - node _T_674 = cat(_T_673, _T_672) @[Cat.scala 29:58] - node _T_675 = bits(wr_dcsr_r, 0, 0) @[el2_dec_tlu_ctl.scala 2128:19] - node _T_676 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 2128:50] - node _T_677 = bits(io.dec_csr_wrdata_r, 11, 10) @[el2_dec_tlu_ctl.scala 2128:85] - node _T_678 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2128:111] - node _T_679 = bits(io.dcsr, 3, 3) @[el2_dec_tlu_ctl.scala 2128:155] - node _T_680 = or(nmi_in_debug_mode, _T_679) @[el2_dec_tlu_ctl.scala 2128:146] - node _T_681 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2128:179] - node _T_682 = cat(_T_681, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_683 = cat(UInt<2>("h00"), _T_680) @[Cat.scala 29:58] - node _T_684 = cat(_T_683, _T_682) @[Cat.scala 29:58] - node _T_685 = cat(UInt<1>("h00"), _T_678) @[Cat.scala 29:58] - node _T_686 = cat(_T_676, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_687 = cat(_T_686, _T_677) @[Cat.scala 29:58] - node _T_688 = cat(_T_687, _T_685) @[Cat.scala 29:58] - node _T_689 = cat(_T_688, _T_684) @[Cat.scala 29:58] - node _T_690 = bits(io.dcsr, 15, 4) @[el2_dec_tlu_ctl.scala 2128:212] - node _T_691 = bits(io.dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 2128:246] - node _T_692 = cat(_T_691, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_693 = cat(_T_690, nmi_in_debug_mode) @[Cat.scala 29:58] - node _T_694 = cat(_T_693, _T_692) @[Cat.scala 29:58] - node _T_695 = mux(_T_675, _T_689, _T_694) @[el2_dec_tlu_ctl.scala 2128:8] - node dcsr_ns = mux(_T_669, _T_674, _T_695) @[el2_dec_tlu_ctl.scala 2127:20] - node _T_696 = or(enter_debug_halt_req_le, wr_dcsr_r) @[el2_dec_tlu_ctl.scala 2130:55] - node _T_697 = or(_T_696, io.internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 2130:67] - node _T_698 = or(_T_697, io.take_nmi) @[el2_dec_tlu_ctl.scala 2130:95] - node _T_699 = bits(_T_698, 0, 0) @[el2_dec_tlu_ctl.scala 2130:110] + dcsr_cause <= _T_662 @[Mux.scala 27:72] + node _T_663 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2120:46] + node _T_664 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2120:91] + node _T_665 = eq(_T_664, UInt<12>("h07b0")) @[el2_dec_tlu_ctl.scala 2120:98] + node wr_dcsr_r = and(_T_663, _T_665) @[el2_dec_tlu_ctl.scala 2120:69] + node _T_666 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2126:69] + node _T_667 = eq(_T_666, UInt<3>("h03")) @[el2_dec_tlu_ctl.scala 2126:75] + node dcsr_cause_upgradeable = and(io.internal_dbg_halt_mode_f, _T_667) @[el2_dec_tlu_ctl.scala 2126:59] + node _T_668 = not(io.dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 2127:59] + node _T_669 = or(_T_668, dcsr_cause_upgradeable) @[el2_dec_tlu_ctl.scala 2127:78] + node enter_debug_halt_req_le = and(io.enter_debug_halt_req, _T_669) @[el2_dec_tlu_ctl.scala 2127:56] + node nmi_in_debug_mode = and(io.nmi_int_detected_f, io.internal_dbg_halt_mode_f) @[el2_dec_tlu_ctl.scala 2129:48] + node _T_670 = bits(enter_debug_halt_req_le, 0, 0) @[el2_dec_tlu_ctl.scala 2130:44] + node _T_671 = bits(io.dcsr, 15, 9) @[el2_dec_tlu_ctl.scala 2130:64] + node _T_672 = bits(io.dcsr, 5, 2) @[el2_dec_tlu_ctl.scala 2130:91] + node _T_673 = cat(_T_672, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_674 = cat(_T_671, dcsr_cause) @[Cat.scala 29:58] + node _T_675 = cat(_T_674, _T_673) @[Cat.scala 29:58] + node _T_676 = bits(wr_dcsr_r, 0, 0) @[el2_dec_tlu_ctl.scala 2131:18] + node _T_677 = bits(io.dec_csr_wrdata_r, 15, 15) @[el2_dec_tlu_ctl.scala 2131:49] + node _T_678 = bits(io.dec_csr_wrdata_r, 11, 10) @[el2_dec_tlu_ctl.scala 2131:84] + node _T_679 = bits(io.dcsr, 8, 6) @[el2_dec_tlu_ctl.scala 2131:110] + node _T_680 = bits(io.dcsr, 3, 3) @[el2_dec_tlu_ctl.scala 2131:154] + node _T_681 = or(nmi_in_debug_mode, _T_680) @[el2_dec_tlu_ctl.scala 2131:145] + node _T_682 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2131:178] + node _T_683 = cat(_T_682, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_684 = cat(UInt<2>("h00"), _T_681) @[Cat.scala 29:58] + node _T_685 = cat(_T_684, _T_683) @[Cat.scala 29:58] + node _T_686 = cat(UInt<1>("h00"), _T_679) @[Cat.scala 29:58] + node _T_687 = cat(_T_677, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_688 = cat(_T_687, _T_678) @[Cat.scala 29:58] + node _T_689 = cat(_T_688, _T_686) @[Cat.scala 29:58] + node _T_690 = cat(_T_689, _T_685) @[Cat.scala 29:58] + node _T_691 = bits(io.dcsr, 15, 4) @[el2_dec_tlu_ctl.scala 2131:211] + node _T_692 = bits(io.dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 2131:245] + node _T_693 = cat(_T_692, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_694 = cat(_T_691, nmi_in_debug_mode) @[Cat.scala 29:58] + node _T_695 = cat(_T_694, _T_693) @[Cat.scala 29:58] + node _T_696 = mux(_T_676, _T_690, _T_695) @[el2_dec_tlu_ctl.scala 2131:7] + node dcsr_ns = mux(_T_670, _T_675, _T_696) @[el2_dec_tlu_ctl.scala 2130:19] + node _T_697 = or(enter_debug_halt_req_le, wr_dcsr_r) @[el2_dec_tlu_ctl.scala 2133:54] + node _T_698 = or(_T_697, io.internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 2133:66] + node _T_699 = or(_T_698, io.take_nmi) @[el2_dec_tlu_ctl.scala 2133:94] + node _T_700 = bits(_T_699, 0, 0) @[el2_dec_tlu_ctl.scala 2133:109] inst rvclkhdr_17 of rvclkhdr_25 @[el2_lib.scala 508:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset rvclkhdr_17.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_17.io.en <= _T_699 @[el2_lib.scala 511:17] + rvclkhdr_17.io.en <= _T_700 @[el2_lib.scala 511:17] rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_700 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_700 <= dcsr_ns @[el2_lib.scala 514:16] - io.dcsr <= _T_700 @[el2_dec_tlu_ctl.scala 2130:11] - node _T_701 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2138:46] - node _T_702 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2138:91] - node _T_703 = eq(_T_702, UInt<12>("h07b1")) @[el2_dec_tlu_ctl.scala 2138:98] - node wr_dpc_r = and(_T_701, _T_703) @[el2_dec_tlu_ctl.scala 2138:69] - node _T_704 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2139:45] - node _T_705 = and(io.dbg_tlu_halted, _T_704) @[el2_dec_tlu_ctl.scala 2139:43] - node _T_706 = not(io.request_debug_mode_done) @[el2_dec_tlu_ctl.scala 2139:68] - node dpc_capture_npc = and(_T_705, _T_706) @[el2_dec_tlu_ctl.scala 2139:66] - node _T_707 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2143:6] - node _T_708 = not(dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2143:24] - node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 2143:22] - node _T_710 = and(_T_709, wr_dpc_r) @[el2_dec_tlu_ctl.scala 2143:41] - node _T_711 = bits(_T_710, 0, 0) @[el2_dec_tlu_ctl.scala 2143:53] - node _T_712 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 2143:82] - node _T_713 = bits(io.request_debug_mode_r, 0, 0) @[el2_dec_tlu_ctl.scala 2144:22] - node _T_714 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2145:6] - node _T_715 = and(_T_714, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2145:22] - node _T_716 = bits(_T_715, 0, 0) @[el2_dec_tlu_ctl.scala 2145:41] - node _T_717 = mux(_T_711, _T_712, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_718 = mux(_T_713, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_719 = mux(_T_716, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_720 = or(_T_717, _T_718) @[Mux.scala 27:72] - node _T_721 = or(_T_720, _T_719) @[Mux.scala 27:72] + reg _T_701 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_701 <= dcsr_ns @[el2_lib.scala 514:16] + io.dcsr <= _T_701 @[el2_dec_tlu_ctl.scala 2133:10] + node _T_702 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2141:45] + node _T_703 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2141:90] + node _T_704 = eq(_T_703, UInt<12>("h07b1")) @[el2_dec_tlu_ctl.scala 2141:97] + node wr_dpc_r = and(_T_702, _T_704) @[el2_dec_tlu_ctl.scala 2141:68] + node _T_705 = not(io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2142:44] + node _T_706 = and(io.dbg_tlu_halted, _T_705) @[el2_dec_tlu_ctl.scala 2142:42] + node _T_707 = not(io.request_debug_mode_done) @[el2_dec_tlu_ctl.scala 2142:67] + node dpc_capture_npc = and(_T_706, _T_707) @[el2_dec_tlu_ctl.scala 2142:65] + node _T_708 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2146:21] + node _T_709 = not(dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2146:39] + node _T_710 = and(_T_708, _T_709) @[el2_dec_tlu_ctl.scala 2146:37] + node _T_711 = and(_T_710, wr_dpc_r) @[el2_dec_tlu_ctl.scala 2146:56] + node _T_712 = bits(_T_711, 0, 0) @[el2_dec_tlu_ctl.scala 2146:68] + node _T_713 = bits(io.dec_csr_wrdata_r, 31, 1) @[el2_dec_tlu_ctl.scala 2146:97] + node _T_714 = bits(io.request_debug_mode_r, 0, 0) @[el2_dec_tlu_ctl.scala 2147:68] + node _T_715 = not(io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2148:33] + node _T_716 = and(_T_715, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2148:49] + node _T_717 = bits(_T_716, 0, 0) @[el2_dec_tlu_ctl.scala 2148:68] + node _T_718 = mux(_T_712, _T_713, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_719 = mux(_T_714, pc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_720 = mux(_T_717, io.npc_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_721 = or(_T_718, _T_719) @[Mux.scala 27:72] + node _T_722 = or(_T_721, _T_720) @[Mux.scala 27:72] wire dpc_ns : UInt<31> @[Mux.scala 27:72] - dpc_ns <= _T_721 @[Mux.scala 27:72] - node _T_722 = or(wr_dpc_r, io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2147:37] - node _T_723 = or(_T_722, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2147:54] - node _T_724 = bits(_T_723, 0, 0) @[el2_dec_tlu_ctl.scala 2147:73] + dpc_ns <= _T_722 @[Mux.scala 27:72] + node _T_723 = or(wr_dpc_r, io.request_debug_mode_r) @[el2_dec_tlu_ctl.scala 2150:36] + node _T_724 = or(_T_723, dpc_capture_npc) @[el2_dec_tlu_ctl.scala 2150:53] + node _T_725 = bits(_T_724, 0, 0) @[el2_dec_tlu_ctl.scala 2150:72] inst rvclkhdr_18 of rvclkhdr_26 @[el2_lib.scala 508:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset rvclkhdr_18.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_18.io.en <= _T_724 @[el2_lib.scala 511:17] + rvclkhdr_18.io.en <= _T_725 @[el2_lib.scala 511:17] rvclkhdr_18.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_725 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_725 <= dpc_ns @[el2_lib.scala 514:16] - io.dpc <= _T_725 @[el2_dec_tlu_ctl.scala 2147:10] - node _T_726 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 2161:44] - node _T_727 = bits(io.dec_csr_wrdata_r, 21, 20) @[el2_dec_tlu_ctl.scala 2161:69] - node _T_728 = bits(io.dec_csr_wrdata_r, 16, 3) @[el2_dec_tlu_ctl.scala 2161:97] - node _T_729 = cat(_T_726, _T_727) @[Cat.scala 29:58] - node dicawics_ns = cat(_T_729, _T_728) @[Cat.scala 29:58] - node _T_730 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2162:51] - node _T_731 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2162:96] - node _T_732 = eq(_T_731, UInt<12>("h07c8")) @[el2_dec_tlu_ctl.scala 2162:103] - node wr_dicawics_r = and(_T_730, _T_732) @[el2_dec_tlu_ctl.scala 2162:74] - node _T_733 = bits(wr_dicawics_r, 0, 0) @[el2_dec_tlu_ctl.scala 2164:51] + reg _T_726 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_726 <= dpc_ns @[el2_lib.scala 514:16] + io.dpc <= _T_726 @[el2_dec_tlu_ctl.scala 2150:9] + node _T_727 = bits(io.dec_csr_wrdata_r, 24, 24) @[el2_dec_tlu_ctl.scala 2164:43] + node _T_728 = bits(io.dec_csr_wrdata_r, 21, 20) @[el2_dec_tlu_ctl.scala 2164:68] + node _T_729 = bits(io.dec_csr_wrdata_r, 16, 3) @[el2_dec_tlu_ctl.scala 2164:96] + node _T_730 = cat(_T_727, _T_728) @[Cat.scala 29:58] + node dicawics_ns = cat(_T_730, _T_729) @[Cat.scala 29:58] + node _T_731 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2165:50] + node _T_732 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2165:95] + node _T_733 = eq(_T_732, UInt<12>("h07c8")) @[el2_dec_tlu_ctl.scala 2165:102] + node wr_dicawics_r = and(_T_731, _T_733) @[el2_dec_tlu_ctl.scala 2165:73] + node _T_734 = bits(wr_dicawics_r, 0, 0) @[el2_dec_tlu_ctl.scala 2167:50] inst rvclkhdr_19 of rvclkhdr_27 @[el2_lib.scala 508:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset rvclkhdr_19.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_19.io.en <= _T_733 @[el2_lib.scala 511:17] + rvclkhdr_19.io.en <= _T_734 @[el2_lib.scala 511:17] rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicawics : UInt, rvclkhdr_19.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicawics <= dicawics_ns @[el2_lib.scala 514:16] - node _T_734 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2180:49] - node _T_735 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2180:94] - node _T_736 = eq(_T_735, UInt<12>("h07c9")) @[el2_dec_tlu_ctl.scala 2180:101] - node wr_dicad0_r = and(_T_734, _T_736) @[el2_dec_tlu_ctl.scala 2180:72] - node _T_737 = bits(wr_dicad0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2181:35] - node dicad0_ns = mux(_T_737, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) @[el2_dec_tlu_ctl.scala 2181:22] - node _T_738 = or(wr_dicad0_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2183:47] - node _T_739 = bits(_T_738, 0, 0) @[el2_dec_tlu_ctl.scala 2183:80] + node _T_735 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2183:48] + node _T_736 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2183:93] + node _T_737 = eq(_T_736, UInt<12>("h07c9")) @[el2_dec_tlu_ctl.scala 2183:100] + node wr_dicad0_r = and(_T_735, _T_737) @[el2_dec_tlu_ctl.scala 2183:71] + node _T_738 = bits(wr_dicad0_r, 0, 0) @[el2_dec_tlu_ctl.scala 2184:34] + node dicad0_ns = mux(_T_738, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) @[el2_dec_tlu_ctl.scala 2184:21] + node _T_739 = or(wr_dicad0_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2186:46] + node _T_740 = bits(_T_739, 0, 0) @[el2_dec_tlu_ctl.scala 2186:79] inst rvclkhdr_20 of rvclkhdr_28 @[el2_lib.scala 508:23] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset rvclkhdr_20.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_20.io.en <= _T_739 @[el2_lib.scala 511:17] + rvclkhdr_20.io.en <= _T_740 @[el2_lib.scala 511:17] rvclkhdr_20.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicad0 : UInt, rvclkhdr_20.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicad0 <= dicad0_ns @[el2_lib.scala 514:16] - node _T_740 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2193:50] - node _T_741 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2193:95] - node _T_742 = eq(_T_741, UInt<12>("h07cc")) @[el2_dec_tlu_ctl.scala 2193:102] - node wr_dicad0h_r = and(_T_740, _T_742) @[el2_dec_tlu_ctl.scala 2193:73] - node _T_743 = bits(wr_dicad0h_r, 0, 0) @[el2_dec_tlu_ctl.scala 2195:37] - node _T_744 = bits(io.ifu_ic_debug_rd_data, 63, 32) @[el2_dec_tlu_ctl.scala 2195:89] - node dicad0h_ns = mux(_T_743, io.dec_csr_wrdata_r, _T_744) @[el2_dec_tlu_ctl.scala 2195:23] - node _T_745 = or(wr_dicad0h_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2197:49] - node _T_746 = bits(_T_745, 0, 0) @[el2_dec_tlu_ctl.scala 2197:82] + node _T_741 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2196:49] + node _T_742 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2196:94] + node _T_743 = eq(_T_742, UInt<12>("h07cc")) @[el2_dec_tlu_ctl.scala 2196:101] + node wr_dicad0h_r = and(_T_741, _T_743) @[el2_dec_tlu_ctl.scala 2196:72] + node _T_744 = bits(wr_dicad0h_r, 0, 0) @[el2_dec_tlu_ctl.scala 2198:36] + node _T_745 = bits(io.ifu_ic_debug_rd_data, 63, 32) @[el2_dec_tlu_ctl.scala 2198:88] + node dicad0h_ns = mux(_T_744, io.dec_csr_wrdata_r, _T_745) @[el2_dec_tlu_ctl.scala 2198:22] + node _T_746 = or(wr_dicad0h_r, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2200:48] + node _T_747 = bits(_T_746, 0, 0) @[el2_dec_tlu_ctl.scala 2200:81] inst rvclkhdr_21 of rvclkhdr_29 @[el2_lib.scala 508:23] rvclkhdr_21.clock <= clock rvclkhdr_21.reset <= reset rvclkhdr_21.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_21.io.en <= _T_746 @[el2_lib.scala 511:17] + rvclkhdr_21.io.en <= _T_747 @[el2_lib.scala 511:17] rvclkhdr_21.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg dicad0h : UInt, rvclkhdr_21.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] dicad0h <= dicad0h_ns @[el2_lib.scala 514:16] - wire _T_747 : UInt<7> - _T_747 <= UInt<1>("h00") - node _T_748 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2205:51] - node _T_749 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2205:96] - node _T_750 = eq(_T_749, UInt<12>("h07ca")) @[el2_dec_tlu_ctl.scala 2205:103] - node _T_751 = and(_T_748, _T_750) @[el2_dec_tlu_ctl.scala 2205:74] - node _T_752 = bits(_T_751, 0, 0) @[el2_dec_tlu_ctl.scala 2207:37] - node _T_753 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[el2_dec_tlu_ctl.scala 2207:89] - node _T_754 = mux(_T_752, io.dec_csr_wrdata_r, _T_753) @[el2_dec_tlu_ctl.scala 2207:24] - node _T_755 = or(_T_751, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2209:81] - node _T_756 = bits(_T_755, 0, 0) @[el2_dec_tlu_ctl.scala 2209:114] - reg _T_757 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_756 : @[Reg.scala 28:19] - _T_757 <= _T_754 @[Reg.scala 28:23] + wire _T_748 : UInt<7> + _T_748 <= UInt<1>("h00") + node _T_749 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2208:48] + node _T_750 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2208:93] + node _T_751 = eq(_T_750, UInt<12>("h07ca")) @[el2_dec_tlu_ctl.scala 2208:100] + node _T_752 = and(_T_749, _T_751) @[el2_dec_tlu_ctl.scala 2208:71] + node _T_753 = bits(_T_752, 0, 0) @[el2_dec_tlu_ctl.scala 2210:34] + node _T_754 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[el2_dec_tlu_ctl.scala 2210:86] + node _T_755 = mux(_T_753, io.dec_csr_wrdata_r, _T_754) @[el2_dec_tlu_ctl.scala 2210:21] + node _T_756 = or(_T_752, io.ifu_ic_debug_rd_data_valid) @[el2_dec_tlu_ctl.scala 2212:78] + node _T_757 = bits(_T_756, 0, 0) @[el2_dec_tlu_ctl.scala 2212:111] + reg _T_758 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_757 : @[Reg.scala 28:19] + _T_758 <= _T_755 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_747 <= _T_757 @[el2_dec_tlu_ctl.scala 2209:16] - node _T_758 = cat(UInt<25>("h00"), _T_747) @[Cat.scala 29:58] - dicad1 <= _T_758 @[el2_dec_tlu_ctl.scala 2210:12] - node _T_759 = bits(dicad1, 6, 0) @[el2_dec_tlu_ctl.scala 2232:78] - node _T_760 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2232:92] - node _T_761 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2232:106] - node _T_762 = cat(_T_759, _T_760) @[Cat.scala 29:58] - node _T_763 = cat(_T_762, _T_761) @[Cat.scala 29:58] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_763 @[el2_dec_tlu_ctl.scala 2232:65] - io.dec_tlu_ic_diag_pkt.icache_dicawics <= dicawics @[el2_dec_tlu_ctl.scala 2235:42] - node _T_764 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 2237:53] - node _T_765 = and(_T_764, io.dec_i0_decode_d) @[el2_dec_tlu_ctl.scala 2237:76] - node _T_766 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 2237:99] - node _T_767 = and(_T_765, _T_766) @[el2_dec_tlu_ctl.scala 2237:97] - node _T_768 = bits(io.dec_csr_rdaddr_d, 11, 0) @[el2_dec_tlu_ctl.scala 2237:143] - node _T_769 = eq(_T_768, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2237:150] - node icache_rd_valid = and(_T_767, _T_769) @[el2_dec_tlu_ctl.scala 2237:121] - node _T_770 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2238:53] - node _T_771 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2238:98] - node _T_772 = eq(_T_771, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2238:105] - node icache_wr_valid = and(_T_770, _T_772) @[el2_dec_tlu_ctl.scala 2238:76] - reg icache_rd_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2240:59] - icache_rd_valid_f <= icache_rd_valid @[el2_dec_tlu_ctl.scala 2240:59] - reg icache_wr_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2241:59] - icache_wr_valid_f <= icache_wr_valid @[el2_dec_tlu_ctl.scala 2241:59] - io.dec_tlu_ic_diag_pkt.icache_rd_valid <= icache_rd_valid_f @[el2_dec_tlu_ctl.scala 2243:42] - io.dec_tlu_ic_diag_pkt.icache_wr_valid <= icache_wr_valid_f @[el2_dec_tlu_ctl.scala 2244:42] - node _T_773 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2252:63] - node _T_774 = eq(_T_773, UInt<12>("h07a0")) @[el2_dec_tlu_ctl.scala 2252:70] - node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_774) @[el2_dec_tlu_ctl.scala 2252:41] - node _T_775 = bits(wr_mtsel_r, 0, 0) @[el2_dec_tlu_ctl.scala 2253:33] - node _T_776 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2253:60] - node mtsel_ns = mux(_T_775, _T_776, mtsel) @[el2_dec_tlu_ctl.scala 2253:21] - reg _T_777 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2255:44] - _T_777 <= mtsel_ns @[el2_dec_tlu_ctl.scala 2255:44] - mtsel <= _T_777 @[el2_dec_tlu_ctl.scala 2255:9] - node _T_778 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2290:39] - node _T_779 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2290:65] - node _T_780 = not(_T_779) @[el2_dec_tlu_ctl.scala 2290:45] - node tdata_load = and(_T_778, _T_780) @[el2_dec_tlu_ctl.scala 2290:43] - node _T_781 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2292:41] - node _T_782 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2292:67] - node _T_783 = not(_T_782) @[el2_dec_tlu_ctl.scala 2292:47] - node tdata_opcode = and(_T_781, _T_783) @[el2_dec_tlu_ctl.scala 2292:45] - node _T_784 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2294:42] - node _T_785 = and(_T_784, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2294:47] - node _T_786 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 2294:91] - node tdata_action = and(_T_785, _T_786) @[el2_dec_tlu_ctl.scala 2294:70] - node _T_787 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2296:48] - node _T_788 = and(_T_787, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2296:53] - node _T_789 = bits(io.dec_csr_wrdata_r, 20, 19) @[el2_dec_tlu_ctl.scala 2296:95] - node _T_790 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 2296:137] - node _T_791 = bits(io.dec_csr_wrdata_r, 7, 6) @[el2_dec_tlu_ctl.scala 2297:24] - node _T_792 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 2297:64] - node _T_793 = cat(_T_792, tdata_load) @[Cat.scala 29:58] - node _T_794 = cat(_T_791, tdata_opcode) @[Cat.scala 29:58] - node _T_795 = cat(_T_794, _T_793) @[Cat.scala 29:58] - node _T_796 = cat(tdata_action, _T_790) @[Cat.scala 29:58] - node _T_797 = cat(_T_788, _T_789) @[Cat.scala 29:58] - node _T_798 = cat(_T_797, _T_796) @[Cat.scala 29:58] - node tdata_wrdata_r = cat(_T_798, _T_795) @[Cat.scala 29:58] - node _T_799 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_800 = eq(_T_799, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_801 = and(io.dec_csr_wen_r_mod, _T_800) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_802 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_803 = and(_T_801, _T_802) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_804 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_805 = not(_T_804) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_806 = or(_T_805, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_807 = and(_T_803, _T_806) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_808 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_809 = eq(_T_808, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_810 = and(io.dec_csr_wen_r_mod, _T_809) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_811 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_813 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_814 = not(_T_813) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_815 = or(_T_814, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_816 = and(_T_812, _T_815) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_817 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_818 = eq(_T_817, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_819 = and(io.dec_csr_wen_r_mod, _T_818) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_820 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_821 = and(_T_819, _T_820) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_822 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_823 = not(_T_822) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_824 = or(_T_823, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_825 = and(_T_821, _T_824) @[el2_dec_tlu_ctl.scala 2300:136] - node _T_826 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2300:93] - node _T_827 = eq(_T_826, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2300:100] - node _T_828 = and(io.dec_csr_wen_r_mod, _T_827) @[el2_dec_tlu_ctl.scala 2300:71] - node _T_829 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2300:122] - node _T_830 = and(_T_828, _T_829) @[el2_dec_tlu_ctl.scala 2300:113] - node _T_831 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2300:155] - node _T_832 = not(_T_831) @[el2_dec_tlu_ctl.scala 2300:139] - node _T_833 = or(_T_832, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2300:171] - node _T_834 = and(_T_830, _T_833) @[el2_dec_tlu_ctl.scala 2300:136] - wire wr_mtdata1_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[0] <= _T_807 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[1] <= _T_816 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[2] <= _T_825 @[el2_dec_tlu_ctl.scala 2300:43] - wr_mtdata1_t_r[3] <= _T_834 @[el2_dec_tlu_ctl.scala 2300:43] - node _T_835 = bits(wr_mtdata1_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_836 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_837 = bits(io.update_hit_bit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_838 = bits(io.mtdata1_t[0], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_839 = or(_T_837, _T_838) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_840 = bits(io.mtdata1_t[0], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_841 = cat(_T_836, _T_839) @[Cat.scala 29:58] - node _T_842 = cat(_T_841, _T_840) @[Cat.scala 29:58] - node _T_843 = mux(_T_835, tdata_wrdata_r, _T_842) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_844 = bits(wr_mtdata1_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_845 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_846 = bits(io.update_hit_bit_r, 1, 1) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_847 = bits(io.mtdata1_t[1], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_848 = or(_T_846, _T_847) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_849 = bits(io.mtdata1_t[1], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_850 = cat(_T_845, _T_848) @[Cat.scala 29:58] - node _T_851 = cat(_T_850, _T_849) @[Cat.scala 29:58] - node _T_852 = mux(_T_844, tdata_wrdata_r, _T_851) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_853 = bits(wr_mtdata1_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_854 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_855 = bits(io.update_hit_bit_r, 2, 2) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_856 = bits(io.mtdata1_t[2], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_857 = or(_T_855, _T_856) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_858 = bits(io.mtdata1_t[2], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_859 = cat(_T_854, _T_857) @[Cat.scala 29:58] - node _T_860 = cat(_T_859, _T_858) @[Cat.scala 29:58] - node _T_861 = mux(_T_853, tdata_wrdata_r, _T_860) @[el2_dec_tlu_ctl.scala 2301:50] - node _T_862 = bits(wr_mtdata1_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2301:69] - node _T_863 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2301:112] - node _T_864 = bits(io.update_hit_bit_r, 3, 3) @[el2_dec_tlu_ctl.scala 2301:136] - node _T_865 = bits(io.mtdata1_t[3], 8, 8) @[el2_dec_tlu_ctl.scala 2301:157] - node _T_866 = or(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 2301:140] - node _T_867 = bits(io.mtdata1_t[3], 7, 0) @[el2_dec_tlu_ctl.scala 2301:177] - node _T_868 = cat(_T_863, _T_866) @[Cat.scala 29:58] - node _T_869 = cat(_T_868, _T_867) @[Cat.scala 29:58] - node _T_870 = mux(_T_862, tdata_wrdata_r, _T_869) @[el2_dec_tlu_ctl.scala 2301:50] - wire mtdata1_t_ns : UInt<10>[4] @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[0] <= _T_843 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[1] <= _T_852 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[2] <= _T_861 @[el2_dec_tlu_ctl.scala 2301:41] - mtdata1_t_ns[3] <= _T_870 @[el2_dec_tlu_ctl.scala 2301:41] - reg _T_871 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_871 <= mtdata1_t_ns[0] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[0] <= _T_871 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_872 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_872 <= mtdata1_t_ns[1] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[1] <= _T_872 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_873 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_873 <= mtdata1_t_ns[2] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[2] <= _T_873 @[el2_dec_tlu_ctl.scala 2303:41] - reg _T_874 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2303:76] - _T_874 <= mtdata1_t_ns[3] @[el2_dec_tlu_ctl.scala 2303:76] - io.mtdata1_t[3] <= _T_874 @[el2_dec_tlu_ctl.scala 2303:41] - node _T_875 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_876 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_877 = bits(io.mtdata1_t[0], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_878 = bits(io.mtdata1_t[0], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_879 = bits(io.mtdata1_t[0], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_880 = bits(io.mtdata1_t[0], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_881 = cat(UInt<3>("h00"), _T_880) @[Cat.scala 29:58] - node _T_882 = cat(_T_878, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_883 = cat(_T_882, _T_879) @[Cat.scala 29:58] - node _T_884 = cat(_T_883, _T_881) @[Cat.scala 29:58] - node _T_885 = cat(_T_877, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_886 = cat(UInt<4>("h02"), _T_876) @[Cat.scala 29:58] - node _T_887 = cat(_T_886, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_888 = cat(_T_887, _T_885) @[Cat.scala 29:58] - node _T_889 = cat(_T_888, _T_884) @[Cat.scala 29:58] - node _T_890 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_891 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_892 = bits(io.mtdata1_t[1], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_893 = bits(io.mtdata1_t[1], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_894 = bits(io.mtdata1_t[1], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_895 = bits(io.mtdata1_t[1], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_896 = cat(UInt<3>("h00"), _T_895) @[Cat.scala 29:58] - node _T_897 = cat(_T_893, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_898 = cat(_T_897, _T_894) @[Cat.scala 29:58] - node _T_899 = cat(_T_898, _T_896) @[Cat.scala 29:58] - node _T_900 = cat(_T_892, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_901 = cat(UInt<4>("h02"), _T_891) @[Cat.scala 29:58] - node _T_902 = cat(_T_901, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_903 = cat(_T_902, _T_900) @[Cat.scala 29:58] - node _T_904 = cat(_T_903, _T_899) @[Cat.scala 29:58] - node _T_905 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_906 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_907 = bits(io.mtdata1_t[2], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_908 = bits(io.mtdata1_t[2], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_909 = bits(io.mtdata1_t[2], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_910 = bits(io.mtdata1_t[2], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_911 = cat(UInt<3>("h00"), _T_910) @[Cat.scala 29:58] - node _T_912 = cat(_T_908, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_913 = cat(_T_912, _T_909) @[Cat.scala 29:58] - node _T_914 = cat(_T_913, _T_911) @[Cat.scala 29:58] - node _T_915 = cat(_T_907, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_916 = cat(UInt<4>("h02"), _T_906) @[Cat.scala 29:58] - node _T_917 = cat(_T_916, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_918 = cat(_T_917, _T_915) @[Cat.scala 29:58] - node _T_919 = cat(_T_918, _T_914) @[Cat.scala 29:58] - node _T_920 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2306:60] - node _T_921 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2306:106] - node _T_922 = bits(io.mtdata1_t[3], 8, 7) @[el2_dec_tlu_ctl.scala 2306:144] - node _T_923 = bits(io.mtdata1_t[3], 6, 5) @[el2_dec_tlu_ctl.scala 2306:176] - node _T_924 = bits(io.mtdata1_t[3], 4, 3) @[el2_dec_tlu_ctl.scala 2306:208] - node _T_925 = bits(io.mtdata1_t[3], 2, 0) @[el2_dec_tlu_ctl.scala 2306:240] - node _T_926 = cat(UInt<3>("h00"), _T_925) @[Cat.scala 29:58] - node _T_927 = cat(_T_923, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_928 = cat(_T_927, _T_924) @[Cat.scala 29:58] - node _T_929 = cat(_T_928, _T_926) @[Cat.scala 29:58] - node _T_930 = cat(_T_922, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_931 = cat(UInt<4>("h02"), _T_921) @[Cat.scala 29:58] - node _T_932 = cat(_T_931, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_933 = cat(_T_932, _T_930) @[Cat.scala 29:58] - node _T_934 = cat(_T_933, _T_929) @[Cat.scala 29:58] - node _T_935 = mux(_T_875, _T_889, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_936 = mux(_T_890, _T_904, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_937 = mux(_T_905, _T_919, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_938 = mux(_T_920, _T_934, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_939 = or(_T_935, _T_936) @[Mux.scala 27:72] - node _T_940 = or(_T_939, _T_937) @[Mux.scala 27:72] + _T_748 <= _T_758 @[el2_dec_tlu_ctl.scala 2212:13] + node _T_759 = cat(UInt<25>("h00"), _T_748) @[Cat.scala 29:58] + dicad1 <= _T_759 @[el2_dec_tlu_ctl.scala 2213:9] + node _T_760 = bits(dicad1, 6, 0) @[el2_dec_tlu_ctl.scala 2235:77] + node _T_761 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2235:91] + node _T_762 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2235:105] + node _T_763 = cat(_T_760, _T_761) @[Cat.scala 29:58] + node _T_764 = cat(_T_763, _T_762) @[Cat.scala 29:58] + io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_764 @[el2_dec_tlu_ctl.scala 2235:64] + io.dec_tlu_ic_diag_pkt.icache_dicawics <= dicawics @[el2_dec_tlu_ctl.scala 2238:41] + node _T_765 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 2240:52] + node _T_766 = and(_T_765, io.dec_i0_decode_d) @[el2_dec_tlu_ctl.scala 2240:75] + node _T_767 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 2240:98] + node _T_768 = and(_T_766, _T_767) @[el2_dec_tlu_ctl.scala 2240:96] + node _T_769 = bits(io.dec_csr_rdaddr_d, 11, 0) @[el2_dec_tlu_ctl.scala 2240:142] + node _T_770 = eq(_T_769, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2240:149] + node icache_rd_valid = and(_T_768, _T_770) @[el2_dec_tlu_ctl.scala 2240:120] + node _T_771 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[el2_dec_tlu_ctl.scala 2241:52] + node _T_772 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2241:97] + node _T_773 = eq(_T_772, UInt<12>("h07cb")) @[el2_dec_tlu_ctl.scala 2241:104] + node icache_wr_valid = and(_T_771, _T_773) @[el2_dec_tlu_ctl.scala 2241:75] + reg icache_rd_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2243:58] + icache_rd_valid_f <= icache_rd_valid @[el2_dec_tlu_ctl.scala 2243:58] + reg icache_wr_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2244:58] + icache_wr_valid_f <= icache_wr_valid @[el2_dec_tlu_ctl.scala 2244:58] + io.dec_tlu_ic_diag_pkt.icache_rd_valid <= icache_rd_valid_f @[el2_dec_tlu_ctl.scala 2246:41] + io.dec_tlu_ic_diag_pkt.icache_wr_valid <= icache_wr_valid_f @[el2_dec_tlu_ctl.scala 2247:41] + node _T_774 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2255:62] + node _T_775 = eq(_T_774, UInt<12>("h07a0")) @[el2_dec_tlu_ctl.scala 2255:69] + node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_775) @[el2_dec_tlu_ctl.scala 2255:40] + node _T_776 = bits(wr_mtsel_r, 0, 0) @[el2_dec_tlu_ctl.scala 2256:32] + node _T_777 = bits(io.dec_csr_wrdata_r, 1, 0) @[el2_dec_tlu_ctl.scala 2256:59] + node mtsel_ns = mux(_T_776, _T_777, mtsel) @[el2_dec_tlu_ctl.scala 2256:20] + reg _T_778 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2258:43] + _T_778 <= mtsel_ns @[el2_dec_tlu_ctl.scala 2258:43] + mtsel <= _T_778 @[el2_dec_tlu_ctl.scala 2258:8] + node _T_779 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2293:38] + node _T_780 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2293:64] + node _T_781 = not(_T_780) @[el2_dec_tlu_ctl.scala 2293:44] + node tdata_load = and(_T_779, _T_781) @[el2_dec_tlu_ctl.scala 2293:42] + node _T_782 = bits(io.dec_csr_wrdata_r, 2, 2) @[el2_dec_tlu_ctl.scala 2295:40] + node _T_783 = bits(io.dec_csr_wrdata_r, 19, 19) @[el2_dec_tlu_ctl.scala 2295:66] + node _T_784 = not(_T_783) @[el2_dec_tlu_ctl.scala 2295:46] + node tdata_opcode = and(_T_782, _T_784) @[el2_dec_tlu_ctl.scala 2295:44] + node _T_785 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2297:41] + node _T_786 = and(_T_785, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2297:46] + node _T_787 = bits(io.dec_csr_wrdata_r, 12, 12) @[el2_dec_tlu_ctl.scala 2297:90] + node tdata_action = and(_T_786, _T_787) @[el2_dec_tlu_ctl.scala 2297:69] + node _T_788 = bits(io.dec_csr_wrdata_r, 27, 27) @[el2_dec_tlu_ctl.scala 2299:47] + node _T_789 = and(_T_788, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2299:52] + node _T_790 = bits(io.dec_csr_wrdata_r, 20, 19) @[el2_dec_tlu_ctl.scala 2299:94] + node _T_791 = bits(io.dec_csr_wrdata_r, 11, 11) @[el2_dec_tlu_ctl.scala 2299:136] + node _T_792 = bits(io.dec_csr_wrdata_r, 7, 6) @[el2_dec_tlu_ctl.scala 2300:43] + node _T_793 = bits(io.dec_csr_wrdata_r, 1, 1) @[el2_dec_tlu_ctl.scala 2300:83] + node _T_794 = cat(_T_793, tdata_load) @[Cat.scala 29:58] + node _T_795 = cat(_T_792, tdata_opcode) @[Cat.scala 29:58] + node _T_796 = cat(_T_795, _T_794) @[Cat.scala 29:58] + node _T_797 = cat(tdata_action, _T_791) @[Cat.scala 29:58] + node _T_798 = cat(_T_789, _T_790) @[Cat.scala 29:58] + node _T_799 = cat(_T_798, _T_797) @[Cat.scala 29:58] + node tdata_wrdata_r = cat(_T_799, _T_796) @[Cat.scala 29:58] + node _T_800 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_801 = eq(_T_800, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_802 = and(io.dec_csr_wen_r_mod, _T_801) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_803 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_804 = and(_T_802, _T_803) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_805 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_806 = not(_T_805) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_807 = or(_T_806, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_808 = and(_T_804, _T_807) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_809 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_810 = eq(_T_809, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_811 = and(io.dec_csr_wen_r_mod, _T_810) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_812 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_813 = and(_T_811, _T_812) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_814 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_815 = not(_T_814) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_816 = or(_T_815, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_817 = and(_T_813, _T_816) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_818 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_819 = eq(_T_818, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_820 = and(io.dec_csr_wen_r_mod, _T_819) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_821 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_822 = and(_T_820, _T_821) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_823 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_824 = not(_T_823) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_825 = or(_T_824, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_826 = and(_T_822, _T_825) @[el2_dec_tlu_ctl.scala 2303:135] + node _T_827 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2303:92] + node _T_828 = eq(_T_827, UInt<12>("h07a1")) @[el2_dec_tlu_ctl.scala 2303:99] + node _T_829 = and(io.dec_csr_wen_r_mod, _T_828) @[el2_dec_tlu_ctl.scala 2303:70] + node _T_830 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2303:121] + node _T_831 = and(_T_829, _T_830) @[el2_dec_tlu_ctl.scala 2303:112] + node _T_832 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2303:154] + node _T_833 = not(_T_832) @[el2_dec_tlu_ctl.scala 2303:138] + node _T_834 = or(_T_833, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2303:170] + node _T_835 = and(_T_831, _T_834) @[el2_dec_tlu_ctl.scala 2303:135] + wire wr_mtdata1_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[0] <= _T_808 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[1] <= _T_817 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[2] <= _T_826 @[el2_dec_tlu_ctl.scala 2303:42] + wr_mtdata1_t_r[3] <= _T_835 @[el2_dec_tlu_ctl.scala 2303:42] + node _T_836 = bits(wr_mtdata1_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_837 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_838 = bits(io.update_hit_bit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_839 = bits(io.mtdata1_t[0], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_840 = or(_T_838, _T_839) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_841 = bits(io.mtdata1_t[0], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_842 = cat(_T_837, _T_840) @[Cat.scala 29:58] + node _T_843 = cat(_T_842, _T_841) @[Cat.scala 29:58] + node _T_844 = mux(_T_836, tdata_wrdata_r, _T_843) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_845 = bits(wr_mtdata1_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_846 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_847 = bits(io.update_hit_bit_r, 1, 1) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_848 = bits(io.mtdata1_t[1], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_849 = or(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_850 = bits(io.mtdata1_t[1], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_851 = cat(_T_846, _T_849) @[Cat.scala 29:58] + node _T_852 = cat(_T_851, _T_850) @[Cat.scala 29:58] + node _T_853 = mux(_T_845, tdata_wrdata_r, _T_852) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_854 = bits(wr_mtdata1_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_855 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_856 = bits(io.update_hit_bit_r, 2, 2) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_857 = bits(io.mtdata1_t[2], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_858 = or(_T_856, _T_857) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_859 = bits(io.mtdata1_t[2], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_860 = cat(_T_855, _T_858) @[Cat.scala 29:58] + node _T_861 = cat(_T_860, _T_859) @[Cat.scala 29:58] + node _T_862 = mux(_T_854, tdata_wrdata_r, _T_861) @[el2_dec_tlu_ctl.scala 2304:49] + node _T_863 = bits(wr_mtdata1_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2304:68] + node _T_864 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2304:111] + node _T_865 = bits(io.update_hit_bit_r, 3, 3) @[el2_dec_tlu_ctl.scala 2304:135] + node _T_866 = bits(io.mtdata1_t[3], 8, 8) @[el2_dec_tlu_ctl.scala 2304:156] + node _T_867 = or(_T_865, _T_866) @[el2_dec_tlu_ctl.scala 2304:139] + node _T_868 = bits(io.mtdata1_t[3], 7, 0) @[el2_dec_tlu_ctl.scala 2304:176] + node _T_869 = cat(_T_864, _T_867) @[Cat.scala 29:58] + node _T_870 = cat(_T_869, _T_868) @[Cat.scala 29:58] + node _T_871 = mux(_T_863, tdata_wrdata_r, _T_870) @[el2_dec_tlu_ctl.scala 2304:49] + wire mtdata1_t_ns : UInt<10>[4] @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[0] <= _T_844 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[1] <= _T_853 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[2] <= _T_862 @[el2_dec_tlu_ctl.scala 2304:40] + mtdata1_t_ns[3] <= _T_871 @[el2_dec_tlu_ctl.scala 2304:40] + reg _T_872 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_872 <= mtdata1_t_ns[0] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[0] <= _T_872 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_873 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_873 <= mtdata1_t_ns[1] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[1] <= _T_873 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_874 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_874 <= mtdata1_t_ns[2] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[2] <= _T_874 @[el2_dec_tlu_ctl.scala 2306:39] + reg _T_875 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2306:74] + _T_875 <= mtdata1_t_ns[3] @[el2_dec_tlu_ctl.scala 2306:74] + io.mtdata1_t[3] <= _T_875 @[el2_dec_tlu_ctl.scala 2306:39] + node _T_876 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_877 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_878 = bits(io.mtdata1_t[0], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_879 = bits(io.mtdata1_t[0], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_880 = bits(io.mtdata1_t[0], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_881 = bits(io.mtdata1_t[0], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_882 = cat(UInt<3>("h00"), _T_881) @[Cat.scala 29:58] + node _T_883 = cat(_T_879, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_884 = cat(_T_883, _T_880) @[Cat.scala 29:58] + node _T_885 = cat(_T_884, _T_882) @[Cat.scala 29:58] + node _T_886 = cat(_T_878, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_887 = cat(UInt<4>("h02"), _T_877) @[Cat.scala 29:58] + node _T_888 = cat(_T_887, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_889 = cat(_T_888, _T_886) @[Cat.scala 29:58] + node _T_890 = cat(_T_889, _T_885) @[Cat.scala 29:58] + node _T_891 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_892 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_893 = bits(io.mtdata1_t[1], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_894 = bits(io.mtdata1_t[1], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_895 = bits(io.mtdata1_t[1], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_896 = bits(io.mtdata1_t[1], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_897 = cat(UInt<3>("h00"), _T_896) @[Cat.scala 29:58] + node _T_898 = cat(_T_894, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_899 = cat(_T_898, _T_895) @[Cat.scala 29:58] + node _T_900 = cat(_T_899, _T_897) @[Cat.scala 29:58] + node _T_901 = cat(_T_893, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_902 = cat(UInt<4>("h02"), _T_892) @[Cat.scala 29:58] + node _T_903 = cat(_T_902, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_904 = cat(_T_903, _T_901) @[Cat.scala 29:58] + node _T_905 = cat(_T_904, _T_900) @[Cat.scala 29:58] + node _T_906 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_907 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_908 = bits(io.mtdata1_t[2], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_909 = bits(io.mtdata1_t[2], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_910 = bits(io.mtdata1_t[2], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_911 = bits(io.mtdata1_t[2], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_912 = cat(UInt<3>("h00"), _T_911) @[Cat.scala 29:58] + node _T_913 = cat(_T_909, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_914 = cat(_T_913, _T_910) @[Cat.scala 29:58] + node _T_915 = cat(_T_914, _T_912) @[Cat.scala 29:58] + node _T_916 = cat(_T_908, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_917 = cat(UInt<4>("h02"), _T_907) @[Cat.scala 29:58] + node _T_918 = cat(_T_917, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_919 = cat(_T_918, _T_916) @[Cat.scala 29:58] + node _T_920 = cat(_T_919, _T_915) @[Cat.scala 29:58] + node _T_921 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2309:58] + node _T_922 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2309:104] + node _T_923 = bits(io.mtdata1_t[3], 8, 7) @[el2_dec_tlu_ctl.scala 2309:142] + node _T_924 = bits(io.mtdata1_t[3], 6, 5) @[el2_dec_tlu_ctl.scala 2309:174] + node _T_925 = bits(io.mtdata1_t[3], 4, 3) @[el2_dec_tlu_ctl.scala 2309:206] + node _T_926 = bits(io.mtdata1_t[3], 2, 0) @[el2_dec_tlu_ctl.scala 2309:238] + node _T_927 = cat(UInt<3>("h00"), _T_926) @[Cat.scala 29:58] + node _T_928 = cat(_T_924, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_929 = cat(_T_928, _T_925) @[Cat.scala 29:58] + node _T_930 = cat(_T_929, _T_927) @[Cat.scala 29:58] + node _T_931 = cat(_T_923, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_932 = cat(UInt<4>("h02"), _T_922) @[Cat.scala 29:58] + node _T_933 = cat(_T_932, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_934 = cat(_T_933, _T_931) @[Cat.scala 29:58] + node _T_935 = cat(_T_934, _T_930) @[Cat.scala 29:58] + node _T_936 = mux(_T_876, _T_890, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_937 = mux(_T_891, _T_905, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_938 = mux(_T_906, _T_920, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_939 = mux(_T_921, _T_935, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_940 = or(_T_936, _T_937) @[Mux.scala 27:72] node _T_941 = or(_T_940, _T_938) @[Mux.scala 27:72] + node _T_942 = or(_T_941, _T_939) @[Mux.scala 27:72] wire mtdata1_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata1_tsel_out <= _T_941 @[Mux.scala 27:72] - node _T_942 = bits(io.mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[0].select <= _T_942 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_943 = bits(io.mtdata1_t[0], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[0].match_pkt <= _T_943 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_944 = bits(io.mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[0].store <= _T_944 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_945 = bits(io.mtdata1_t[0], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[0].load <= _T_945 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_946 = bits(io.mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[0].execute <= _T_946 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_947 = bits(io.mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[0].m <= _T_947 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_948 = bits(io.mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[1].select <= _T_948 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_949 = bits(io.mtdata1_t[1], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[1].match_pkt <= _T_949 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_950 = bits(io.mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[1].store <= _T_950 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_951 = bits(io.mtdata1_t[1], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[1].load <= _T_951 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_952 = bits(io.mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[1].execute <= _T_952 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_953 = bits(io.mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[1].m <= _T_953 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_954 = bits(io.mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[2].select <= _T_954 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_955 = bits(io.mtdata1_t[2], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[2].match_pkt <= _T_955 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_956 = bits(io.mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[2].store <= _T_956 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_957 = bits(io.mtdata1_t[2], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[2].load <= _T_957 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_958 = bits(io.mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[2].execute <= _T_958 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_959 = bits(io.mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[2].m <= _T_959 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_960 = bits(io.mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 2308:54] - io.trigger_pkt_any[3].select <= _T_960 @[el2_dec_tlu_ctl.scala 2308:36] - node _T_961 = bits(io.mtdata1_t[3], 4, 4) @[el2_dec_tlu_ctl.scala 2309:57] - io.trigger_pkt_any[3].match_pkt <= _T_961 @[el2_dec_tlu_ctl.scala 2309:39] - node _T_962 = bits(io.mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 2310:54] - io.trigger_pkt_any[3].store <= _T_962 @[el2_dec_tlu_ctl.scala 2310:36] - node _T_963 = bits(io.mtdata1_t[3], 0, 0) @[el2_dec_tlu_ctl.scala 2311:54] - io.trigger_pkt_any[3].load <= _T_963 @[el2_dec_tlu_ctl.scala 2311:36] - node _T_964 = bits(io.mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 2312:54] - io.trigger_pkt_any[3].execute <= _T_964 @[el2_dec_tlu_ctl.scala 2312:36] - node _T_965 = bits(io.mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 2313:54] - io.trigger_pkt_any[3].m <= _T_965 @[el2_dec_tlu_ctl.scala 2313:36] - node _T_966 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_967 = eq(_T_966, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_968 = and(io.dec_csr_wen_r_mod, _T_967) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_969 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_970 = and(_T_968, _T_969) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_971 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_972 = not(_T_971) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_973 = or(_T_972, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_974 = and(_T_970, _T_973) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_975 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_976 = eq(_T_975, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_977 = and(io.dec_csr_wen_r_mod, _T_976) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_978 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_979 = and(_T_977, _T_978) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_980 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_981 = not(_T_980) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_982 = or(_T_981, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_983 = and(_T_979, _T_982) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_984 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_985 = eq(_T_984, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_986 = and(io.dec_csr_wen_r_mod, _T_985) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_987 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_988 = and(_T_986, _T_987) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_989 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_990 = not(_T_989) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_991 = or(_T_990, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_992 = and(_T_988, _T_991) @[el2_dec_tlu_ctl.scala 2320:135] - node _T_993 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2320:92] - node _T_994 = eq(_T_993, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2320:99] - node _T_995 = and(io.dec_csr_wen_r_mod, _T_994) @[el2_dec_tlu_ctl.scala 2320:70] - node _T_996 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2320:121] - node _T_997 = and(_T_995, _T_996) @[el2_dec_tlu_ctl.scala 2320:112] - node _T_998 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2320:154] - node _T_999 = not(_T_998) @[el2_dec_tlu_ctl.scala 2320:138] - node _T_1000 = or(_T_999, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2320:170] - node _T_1001 = and(_T_997, _T_1000) @[el2_dec_tlu_ctl.scala 2320:135] - wire wr_mtdata2_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[0] <= _T_974 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[1] <= _T_983 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[2] <= _T_992 @[el2_dec_tlu_ctl.scala 2320:43] - wr_mtdata2_t_r[3] <= _T_1001 @[el2_dec_tlu_ctl.scala 2320:43] - node _T_1002 = bits(wr_mtdata2_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + mtdata1_tsel_out <= _T_942 @[Mux.scala 27:72] + node _T_943 = bits(io.mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[0].select <= _T_943 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_944 = bits(io.mtdata1_t[0], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[0].match_pkt <= _T_944 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_945 = bits(io.mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[0].store <= _T_945 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_946 = bits(io.mtdata1_t[0], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[0].load <= _T_946 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_947 = bits(io.mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[0].execute <= _T_947 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_948 = bits(io.mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[0].m <= _T_948 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_949 = bits(io.mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[1].select <= _T_949 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_950 = bits(io.mtdata1_t[1], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[1].match_pkt <= _T_950 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_951 = bits(io.mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[1].store <= _T_951 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_952 = bits(io.mtdata1_t[1], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[1].load <= _T_952 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_953 = bits(io.mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[1].execute <= _T_953 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_954 = bits(io.mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[1].m <= _T_954 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_955 = bits(io.mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[2].select <= _T_955 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_956 = bits(io.mtdata1_t[2], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[2].match_pkt <= _T_956 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_957 = bits(io.mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[2].store <= _T_957 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_958 = bits(io.mtdata1_t[2], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[2].load <= _T_958 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_959 = bits(io.mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[2].execute <= _T_959 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_960 = bits(io.mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[2].m <= _T_960 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_961 = bits(io.mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 2311:58] + io.trigger_pkt_any[3].select <= _T_961 @[el2_dec_tlu_ctl.scala 2311:40] + node _T_962 = bits(io.mtdata1_t[3], 4, 4) @[el2_dec_tlu_ctl.scala 2312:61] + io.trigger_pkt_any[3].match_pkt <= _T_962 @[el2_dec_tlu_ctl.scala 2312:43] + node _T_963 = bits(io.mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 2313:58] + io.trigger_pkt_any[3].store <= _T_963 @[el2_dec_tlu_ctl.scala 2313:40] + node _T_964 = bits(io.mtdata1_t[3], 0, 0) @[el2_dec_tlu_ctl.scala 2314:58] + io.trigger_pkt_any[3].load <= _T_964 @[el2_dec_tlu_ctl.scala 2314:40] + node _T_965 = bits(io.mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 2315:58] + io.trigger_pkt_any[3].execute <= _T_965 @[el2_dec_tlu_ctl.scala 2315:40] + node _T_966 = bits(io.mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 2316:58] + io.trigger_pkt_any[3].m <= _T_966 @[el2_dec_tlu_ctl.scala 2316:40] + node _T_967 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_968 = eq(_T_967, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_969 = and(io.dec_csr_wen_r_mod, _T_968) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_970 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_971 = and(_T_969, _T_970) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_972 = bits(io.mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_973 = not(_T_972) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_974 = or(_T_973, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_975 = and(_T_971, _T_974) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_976 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_977 = eq(_T_976, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_978 = and(io.dec_csr_wen_r_mod, _T_977) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_979 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_980 = and(_T_978, _T_979) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_981 = bits(io.mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_982 = not(_T_981) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_983 = or(_T_982, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_984 = and(_T_980, _T_983) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_985 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_986 = eq(_T_985, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_987 = and(io.dec_csr_wen_r_mod, _T_986) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_988 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_989 = and(_T_987, _T_988) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_990 = bits(io.mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_991 = not(_T_990) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_992 = or(_T_991, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_993 = and(_T_989, _T_992) @[el2_dec_tlu_ctl.scala 2323:134] + node _T_994 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2323:91] + node _T_995 = eq(_T_994, UInt<12>("h07a2")) @[el2_dec_tlu_ctl.scala 2323:98] + node _T_996 = and(io.dec_csr_wen_r_mod, _T_995) @[el2_dec_tlu_ctl.scala 2323:69] + node _T_997 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2323:120] + node _T_998 = and(_T_996, _T_997) @[el2_dec_tlu_ctl.scala 2323:111] + node _T_999 = bits(io.mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 2323:153] + node _T_1000 = not(_T_999) @[el2_dec_tlu_ctl.scala 2323:137] + node _T_1001 = or(_T_1000, io.dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 2323:169] + node _T_1002 = and(_T_998, _T_1001) @[el2_dec_tlu_ctl.scala 2323:134] + wire wr_mtdata2_t_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[0] <= _T_975 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[1] <= _T_984 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[2] <= _T_993 @[el2_dec_tlu_ctl.scala 2323:42] + wr_mtdata2_t_r[3] <= _T_1002 @[el2_dec_tlu_ctl.scala 2323:42] + node _T_1003 = bits(wr_mtdata2_t_r[0], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_22 of rvclkhdr_30 @[el2_lib.scala 508:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset rvclkhdr_22.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_22.io.en <= _T_1002 @[el2_lib.scala 511:17] + rvclkhdr_22.io.en <= _T_1003 @[el2_lib.scala 511:17] rvclkhdr_22.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1003 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1003 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[0] <= _T_1003 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1004 = bits(wr_mtdata2_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1004 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1004 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[0] <= _T_1004 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1005 = bits(wr_mtdata2_t_r[1], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_23 of rvclkhdr_31 @[el2_lib.scala 508:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset rvclkhdr_23.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_23.io.en <= _T_1004 @[el2_lib.scala 511:17] + rvclkhdr_23.io.en <= _T_1005 @[el2_lib.scala 511:17] rvclkhdr_23.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1005 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1005 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[1] <= _T_1005 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1006 = bits(wr_mtdata2_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1006 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1006 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[1] <= _T_1006 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1007 = bits(wr_mtdata2_t_r[2], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_24 of rvclkhdr_32 @[el2_lib.scala 508:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset rvclkhdr_24.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_24.io.en <= _T_1006 @[el2_lib.scala 511:17] + rvclkhdr_24.io.en <= _T_1007 @[el2_lib.scala 511:17] rvclkhdr_24.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1007 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1007 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[2] <= _T_1007 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1008 = bits(wr_mtdata2_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2321:86] + reg _T_1008 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1008 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[2] <= _T_1008 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1009 = bits(wr_mtdata2_t_r[3], 0, 0) @[el2_dec_tlu_ctl.scala 2324:84] inst rvclkhdr_25 of rvclkhdr_33 @[el2_lib.scala 508:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset rvclkhdr_25.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_25.io.en <= _T_1008 @[el2_lib.scala 511:17] + rvclkhdr_25.io.en <= _T_1009 @[el2_lib.scala 511:17] rvclkhdr_25.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_1009 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_1009 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] - mtdata2_t[3] <= _T_1009 @[el2_dec_tlu_ctl.scala 2321:38] - node _T_1010 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1011 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1012 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1013 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2325:59] - node _T_1014 = mux(_T_1010, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1015 = mux(_T_1011, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1016 = mux(_T_1012, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1017 = mux(_T_1013, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1018 = or(_T_1014, _T_1015) @[Mux.scala 27:72] - node _T_1019 = or(_T_1018, _T_1016) @[Mux.scala 27:72] + reg _T_1010 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_1010 <= io.dec_csr_wrdata_r @[el2_lib.scala 514:16] + mtdata2_t[3] <= _T_1010 @[el2_dec_tlu_ctl.scala 2324:36] + node _T_1011 = eq(mtsel, UInt<2>("h00")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1012 = eq(mtsel, UInt<2>("h01")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1013 = eq(mtsel, UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1014 = eq(mtsel, UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2328:57] + node _T_1015 = mux(_T_1011, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1016 = mux(_T_1012, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1017 = mux(_T_1013, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1018 = mux(_T_1014, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1019 = or(_T_1015, _T_1016) @[Mux.scala 27:72] node _T_1020 = or(_T_1019, _T_1017) @[Mux.scala 27:72] + node _T_1021 = or(_T_1020, _T_1018) @[Mux.scala 27:72] wire mtdata2_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata2_tsel_out <= _T_1020 @[Mux.scala 27:72] - io.trigger_pkt_any[0].tdata2 <= mtdata2_t[0] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[1].tdata2 <= mtdata2_t[1] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[2].tdata2 <= mtdata2_t[2] @[el2_dec_tlu_ctl.scala 2326:53] - io.trigger_pkt_any[3].tdata2 <= mtdata2_t[3] @[el2_dec_tlu_ctl.scala 2326:53] - mhpme_vec[0] <= mhpme3 @[el2_dec_tlu_ctl.scala 2336:16] - mhpme_vec[1] <= mhpme4 @[el2_dec_tlu_ctl.scala 2337:16] - mhpme_vec[2] <= mhpme5 @[el2_dec_tlu_ctl.scala 2338:16] - mhpme_vec[3] <= mhpme6 @[el2_dec_tlu_ctl.scala 2339:16] - node _T_1021 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] - node _T_1022 = mux(_T_1021, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1022) @[el2_dec_tlu_ctl.scala 2345:60] - wire mhpmc_inc_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2346:25] - wire mhpmc_inc_r_d1 : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2347:28] - node _T_1023 = bits(mcountinhibit, 3, 3) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1024 = not(_T_1023) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1025 = eq(mhpme_vec[0], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1026 = bits(_T_1025, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1027 = eq(mhpme_vec[0], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1028 = bits(_T_1027, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1029 = eq(mhpme_vec[0], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1030 = bits(_T_1029, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1031 = eq(mhpme_vec[0], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1032 = bits(_T_1031, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1033 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1034 = and(io.tlu_i0_commit_cmt, _T_1033) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1035 = eq(mhpme_vec[0], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1036 = bits(_T_1035, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1037 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1038 = and(io.tlu_i0_commit_cmt, _T_1037) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1039 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1040 = and(_T_1038, _T_1039) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1041 = eq(mhpme_vec[0], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1042 = bits(_T_1041, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1043 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1044 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1045 = and(_T_1043, _T_1044) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1046 = eq(mhpme_vec[0], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1047 = bits(_T_1046, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1048 = eq(mhpme_vec[0], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1049 = bits(_T_1048, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1050 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1051 = bits(_T_1050, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1052 = eq(mhpme_vec[0], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1053 = bits(_T_1052, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1054 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1055 = eq(mhpme_vec[0], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1056 = bits(_T_1055, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1057 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1058 = eq(mhpme_vec[0], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1059 = bits(_T_1058, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1060 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1061 = eq(mhpme_vec[0], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1062 = bits(_T_1061, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1063 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1064 = eq(mhpme_vec[0], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1065 = bits(_T_1064, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1066 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1067 = eq(mhpme_vec[0], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1068 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1067) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1069 = bits(_T_1068, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1070 = and(_T_1066, _T_1069) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1071 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1072 = and(_T_1070, _T_1071) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1073 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1074 = and(_T_1072, _T_1073) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1075 = eq(mhpme_vec[0], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1076 = bits(_T_1075, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1077 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1078 = eq(mhpme_vec[0], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1079 = bits(_T_1078, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1080 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1081 = eq(mhpme_vec[0], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1082 = bits(_T_1081, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1083 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1084 = eq(mhpme_vec[0], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1085 = bits(_T_1084, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1086 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1087 = eq(mhpme_vec[0], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1088 = bits(_T_1087, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1089 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1090 = eq(mhpme_vec[0], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1091 = bits(_T_1090, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1092 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1093 = eq(mhpme_vec[0], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1094 = bits(_T_1093, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1095 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1096 = eq(mhpme_vec[0], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1097 = bits(_T_1096, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1098 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1099 = eq(mhpme_vec[0], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1100 = bits(_T_1099, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1101 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1102 = eq(mhpme_vec[0], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1103 = bits(_T_1102, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1105 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1106 = or(_T_1104, _T_1105) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1107 = eq(mhpme_vec[0], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1108 = bits(_T_1107, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1109 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1110 = eq(mhpme_vec[0], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1111 = bits(_T_1110, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1112 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1113 = eq(mhpme_vec[0], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1114 = bits(_T_1113, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1115 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1116 = eq(mhpme_vec[0], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1117 = bits(_T_1116, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1118 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1119 = bits(_T_1118, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1120 = eq(mhpme_vec[0], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1121 = bits(_T_1120, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1122 = eq(mhpme_vec[0], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1123 = bits(_T_1122, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1124 = eq(mhpme_vec[0], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1125 = bits(_T_1124, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1126 = eq(mhpme_vec[0], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1127 = bits(_T_1126, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1128 = eq(mhpme_vec[0], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1129 = bits(_T_1128, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1130 = eq(mhpme_vec[0], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1131 = bits(_T_1130, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1132 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1133 = or(_T_1132, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1134 = eq(mhpme_vec[0], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1135 = bits(_T_1134, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1136 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1137 = or(_T_1136, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1138 = eq(mhpme_vec[0], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1139 = bits(_T_1138, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1140 = eq(mhpme_vec[0], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1141 = bits(_T_1140, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1142 = eq(mhpme_vec[0], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1143 = bits(_T_1142, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1144 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1145 = and(_T_1144, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1146 = eq(mhpme_vec[0], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1147 = bits(_T_1146, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1148 = eq(mhpme_vec[0], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1149 = bits(_T_1148, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1150 = eq(mhpme_vec[0], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1151 = bits(_T_1150, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1152 = eq(mhpme_vec[0], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1153 = bits(_T_1152, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1154 = eq(mhpme_vec[0], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1155 = bits(_T_1154, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1156 = eq(mhpme_vec[0], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1157 = bits(_T_1156, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1158 = eq(mhpme_vec[0], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1159 = bits(_T_1158, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1160 = eq(mhpme_vec[0], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1161 = bits(_T_1160, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1162 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1163 = bits(_T_1162, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1164 = not(_T_1163) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1165 = eq(mhpme_vec[0], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1166 = bits(_T_1165, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1167 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1168 = bits(_T_1167, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1169 = not(_T_1168) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1170 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1171 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1172 = and(_T_1170, _T_1171) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1173 = and(_T_1169, _T_1172) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1174 = eq(mhpme_vec[0], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1175 = bits(_T_1174, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1176 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1177 = eq(mhpme_vec[0], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1178 = bits(_T_1177, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1179 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1180 = eq(mhpme_vec[0], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1181 = bits(_T_1180, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1182 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1183 = eq(mhpme_vec[0], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1184 = bits(_T_1183, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1185 = eq(mhpme_vec[0], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1186 = bits(_T_1185, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1187 = eq(mhpme_vec[0], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1188 = bits(_T_1187, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1189 = eq(mhpme_vec[0], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1190 = bits(_T_1189, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1191 = eq(mhpme_vec[0], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1192 = bits(_T_1191, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1193 = mux(_T_1026, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1194 = mux(_T_1028, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1195 = mux(_T_1030, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1196 = mux(_T_1032, _T_1034, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1197 = mux(_T_1036, _T_1040, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1198 = mux(_T_1042, _T_1045, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1199 = mux(_T_1047, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1200 = mux(_T_1049, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1201 = mux(_T_1051, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1202 = mux(_T_1053, _T_1054, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1203 = mux(_T_1056, _T_1057, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1204 = mux(_T_1059, _T_1060, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1205 = mux(_T_1062, _T_1063, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1206 = mux(_T_1065, _T_1074, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1207 = mux(_T_1076, _T_1077, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1208 = mux(_T_1079, _T_1080, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1209 = mux(_T_1082, _T_1083, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1210 = mux(_T_1085, _T_1086, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1211 = mux(_T_1088, _T_1089, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1212 = mux(_T_1091, _T_1092, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1213 = mux(_T_1094, _T_1095, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1214 = mux(_T_1097, _T_1098, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1215 = mux(_T_1100, _T_1101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1216 = mux(_T_1103, _T_1106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1217 = mux(_T_1108, _T_1109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1218 = mux(_T_1111, _T_1112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1219 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1220 = mux(_T_1117, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1221 = mux(_T_1119, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1222 = mux(_T_1121, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1223 = mux(_T_1123, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1224 = mux(_T_1125, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1225 = mux(_T_1127, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1226 = mux(_T_1129, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1227 = mux(_T_1131, _T_1133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1228 = mux(_T_1135, _T_1137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1229 = mux(_T_1139, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1230 = mux(_T_1141, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1231 = mux(_T_1143, _T_1145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1232 = mux(_T_1147, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1233 = mux(_T_1149, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1234 = mux(_T_1151, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1235 = mux(_T_1153, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1236 = mux(_T_1155, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1237 = mux(_T_1157, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1238 = mux(_T_1159, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1239 = mux(_T_1161, _T_1164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1240 = mux(_T_1166, _T_1173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1241 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1242 = mux(_T_1178, _T_1179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1243 = mux(_T_1181, _T_1182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1244 = mux(_T_1184, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1245 = mux(_T_1186, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1246 = mux(_T_1188, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1247 = mux(_T_1190, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1248 = mux(_T_1192, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1249 = or(_T_1193, _T_1194) @[Mux.scala 27:72] - node _T_1250 = or(_T_1249, _T_1195) @[Mux.scala 27:72] - node _T_1251 = or(_T_1250, _T_1196) @[Mux.scala 27:72] - node _T_1252 = or(_T_1251, _T_1197) @[Mux.scala 27:72] - node _T_1253 = or(_T_1252, _T_1198) @[Mux.scala 27:72] - node _T_1254 = or(_T_1253, _T_1199) @[Mux.scala 27:72] - node _T_1255 = or(_T_1254, _T_1200) @[Mux.scala 27:72] - node _T_1256 = or(_T_1255, _T_1201) @[Mux.scala 27:72] - node _T_1257 = or(_T_1256, _T_1202) @[Mux.scala 27:72] - node _T_1258 = or(_T_1257, _T_1203) @[Mux.scala 27:72] - node _T_1259 = or(_T_1258, _T_1204) @[Mux.scala 27:72] - node _T_1260 = or(_T_1259, _T_1205) @[Mux.scala 27:72] - node _T_1261 = or(_T_1260, _T_1206) @[Mux.scala 27:72] - node _T_1262 = or(_T_1261, _T_1207) @[Mux.scala 27:72] - node _T_1263 = or(_T_1262, _T_1208) @[Mux.scala 27:72] - node _T_1264 = or(_T_1263, _T_1209) @[Mux.scala 27:72] - node _T_1265 = or(_T_1264, _T_1210) @[Mux.scala 27:72] - node _T_1266 = or(_T_1265, _T_1211) @[Mux.scala 27:72] - node _T_1267 = or(_T_1266, _T_1212) @[Mux.scala 27:72] - node _T_1268 = or(_T_1267, _T_1213) @[Mux.scala 27:72] - node _T_1269 = or(_T_1268, _T_1214) @[Mux.scala 27:72] - node _T_1270 = or(_T_1269, _T_1215) @[Mux.scala 27:72] - node _T_1271 = or(_T_1270, _T_1216) @[Mux.scala 27:72] - node _T_1272 = or(_T_1271, _T_1217) @[Mux.scala 27:72] - node _T_1273 = or(_T_1272, _T_1218) @[Mux.scala 27:72] - node _T_1274 = or(_T_1273, _T_1219) @[Mux.scala 27:72] - node _T_1275 = or(_T_1274, _T_1220) @[Mux.scala 27:72] - node _T_1276 = or(_T_1275, _T_1221) @[Mux.scala 27:72] - node _T_1277 = or(_T_1276, _T_1222) @[Mux.scala 27:72] - node _T_1278 = or(_T_1277, _T_1223) @[Mux.scala 27:72] - node _T_1279 = or(_T_1278, _T_1224) @[Mux.scala 27:72] - node _T_1280 = or(_T_1279, _T_1225) @[Mux.scala 27:72] - node _T_1281 = or(_T_1280, _T_1226) @[Mux.scala 27:72] - node _T_1282 = or(_T_1281, _T_1227) @[Mux.scala 27:72] - node _T_1283 = or(_T_1282, _T_1228) @[Mux.scala 27:72] - node _T_1284 = or(_T_1283, _T_1229) @[Mux.scala 27:72] - node _T_1285 = or(_T_1284, _T_1230) @[Mux.scala 27:72] - node _T_1286 = or(_T_1285, _T_1231) @[Mux.scala 27:72] - node _T_1287 = or(_T_1286, _T_1232) @[Mux.scala 27:72] - node _T_1288 = or(_T_1287, _T_1233) @[Mux.scala 27:72] - node _T_1289 = or(_T_1288, _T_1234) @[Mux.scala 27:72] - node _T_1290 = or(_T_1289, _T_1235) @[Mux.scala 27:72] - node _T_1291 = or(_T_1290, _T_1236) @[Mux.scala 27:72] - node _T_1292 = or(_T_1291, _T_1237) @[Mux.scala 27:72] - node _T_1293 = or(_T_1292, _T_1238) @[Mux.scala 27:72] - node _T_1294 = or(_T_1293, _T_1239) @[Mux.scala 27:72] - node _T_1295 = or(_T_1294, _T_1240) @[Mux.scala 27:72] - node _T_1296 = or(_T_1295, _T_1241) @[Mux.scala 27:72] - node _T_1297 = or(_T_1296, _T_1242) @[Mux.scala 27:72] - node _T_1298 = or(_T_1297, _T_1243) @[Mux.scala 27:72] - node _T_1299 = or(_T_1298, _T_1244) @[Mux.scala 27:72] - node _T_1300 = or(_T_1299, _T_1245) @[Mux.scala 27:72] - node _T_1301 = or(_T_1300, _T_1246) @[Mux.scala 27:72] - node _T_1302 = or(_T_1301, _T_1247) @[Mux.scala 27:72] - node _T_1303 = or(_T_1302, _T_1248) @[Mux.scala 27:72] - wire _T_1304 : UInt<6> @[Mux.scala 27:72] - _T_1304 <= _T_1303 @[Mux.scala 27:72] - node _T_1305 = and(_T_1024, _T_1304) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[0] <= _T_1305 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1306 = bits(mcountinhibit, 4, 4) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1307 = not(_T_1306) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1308 = eq(mhpme_vec[1], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1309 = bits(_T_1308, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1310 = eq(mhpme_vec[1], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1311 = bits(_T_1310, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1312 = eq(mhpme_vec[1], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1313 = bits(_T_1312, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1314 = eq(mhpme_vec[1], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1315 = bits(_T_1314, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1316 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1317 = and(io.tlu_i0_commit_cmt, _T_1316) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1318 = eq(mhpme_vec[1], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1319 = bits(_T_1318, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1320 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1321 = and(io.tlu_i0_commit_cmt, _T_1320) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1322 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1323 = and(_T_1321, _T_1322) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1324 = eq(mhpme_vec[1], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1325 = bits(_T_1324, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1326 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1327 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1328 = and(_T_1326, _T_1327) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1329 = eq(mhpme_vec[1], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1330 = bits(_T_1329, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1331 = eq(mhpme_vec[1], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1332 = bits(_T_1331, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1333 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1334 = bits(_T_1333, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1335 = eq(mhpme_vec[1], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1336 = bits(_T_1335, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1337 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1338 = eq(mhpme_vec[1], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1339 = bits(_T_1338, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1340 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1341 = eq(mhpme_vec[1], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1342 = bits(_T_1341, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1343 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1344 = eq(mhpme_vec[1], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1345 = bits(_T_1344, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1346 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1347 = eq(mhpme_vec[1], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1348 = bits(_T_1347, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1349 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1350 = eq(mhpme_vec[1], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1351 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1350) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1352 = bits(_T_1351, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1353 = and(_T_1349, _T_1352) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1354 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1355 = and(_T_1353, _T_1354) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1356 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1357 = and(_T_1355, _T_1356) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1358 = eq(mhpme_vec[1], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1359 = bits(_T_1358, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1360 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1361 = eq(mhpme_vec[1], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1362 = bits(_T_1361, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1363 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1364 = eq(mhpme_vec[1], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1365 = bits(_T_1364, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1366 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1367 = eq(mhpme_vec[1], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1368 = bits(_T_1367, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1369 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1370 = eq(mhpme_vec[1], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1371 = bits(_T_1370, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1372 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1373 = eq(mhpme_vec[1], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1374 = bits(_T_1373, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1375 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1376 = eq(mhpme_vec[1], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1377 = bits(_T_1376, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1378 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1379 = eq(mhpme_vec[1], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1380 = bits(_T_1379, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1381 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1382 = eq(mhpme_vec[1], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1383 = bits(_T_1382, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1384 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1385 = eq(mhpme_vec[1], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1386 = bits(_T_1385, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1387 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1389 = or(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1390 = eq(mhpme_vec[1], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1391 = bits(_T_1390, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1392 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1393 = eq(mhpme_vec[1], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1394 = bits(_T_1393, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1395 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1396 = eq(mhpme_vec[1], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1397 = bits(_T_1396, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1398 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1399 = eq(mhpme_vec[1], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1400 = bits(_T_1399, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1401 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1402 = bits(_T_1401, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1403 = eq(mhpme_vec[1], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1404 = bits(_T_1403, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1405 = eq(mhpme_vec[1], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1406 = bits(_T_1405, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1407 = eq(mhpme_vec[1], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1408 = bits(_T_1407, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1409 = eq(mhpme_vec[1], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1410 = bits(_T_1409, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1411 = eq(mhpme_vec[1], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1412 = bits(_T_1411, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1413 = eq(mhpme_vec[1], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1414 = bits(_T_1413, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1415 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1416 = or(_T_1415, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1417 = eq(mhpme_vec[1], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1418 = bits(_T_1417, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1419 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1420 = or(_T_1419, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1421 = eq(mhpme_vec[1], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1422 = bits(_T_1421, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1423 = eq(mhpme_vec[1], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1424 = bits(_T_1423, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1425 = eq(mhpme_vec[1], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1426 = bits(_T_1425, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1427 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1428 = and(_T_1427, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1429 = eq(mhpme_vec[1], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1430 = bits(_T_1429, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1431 = eq(mhpme_vec[1], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1432 = bits(_T_1431, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1433 = eq(mhpme_vec[1], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1434 = bits(_T_1433, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1435 = eq(mhpme_vec[1], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1436 = bits(_T_1435, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1437 = eq(mhpme_vec[1], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1438 = bits(_T_1437, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1439 = eq(mhpme_vec[1], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1440 = bits(_T_1439, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1441 = eq(mhpme_vec[1], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1442 = bits(_T_1441, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1443 = eq(mhpme_vec[1], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1444 = bits(_T_1443, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1445 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1446 = bits(_T_1445, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1447 = not(_T_1446) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1448 = eq(mhpme_vec[1], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1449 = bits(_T_1448, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1450 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1451 = bits(_T_1450, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1452 = not(_T_1451) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1453 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1454 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1455 = and(_T_1453, _T_1454) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1456 = and(_T_1452, _T_1455) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1457 = eq(mhpme_vec[1], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1458 = bits(_T_1457, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1459 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1460 = eq(mhpme_vec[1], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1461 = bits(_T_1460, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1462 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1463 = eq(mhpme_vec[1], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1464 = bits(_T_1463, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1465 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1466 = eq(mhpme_vec[1], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1467 = bits(_T_1466, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1468 = eq(mhpme_vec[1], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1469 = bits(_T_1468, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1470 = eq(mhpme_vec[1], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1471 = bits(_T_1470, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1472 = eq(mhpme_vec[1], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1473 = bits(_T_1472, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1474 = eq(mhpme_vec[1], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1475 = bits(_T_1474, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1476 = mux(_T_1309, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1477 = mux(_T_1311, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1478 = mux(_T_1313, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1479 = mux(_T_1315, _T_1317, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1480 = mux(_T_1319, _T_1323, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1481 = mux(_T_1325, _T_1328, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1482 = mux(_T_1330, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1483 = mux(_T_1332, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1484 = mux(_T_1334, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1485 = mux(_T_1336, _T_1337, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1486 = mux(_T_1339, _T_1340, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1487 = mux(_T_1342, _T_1343, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1488 = mux(_T_1345, _T_1346, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1489 = mux(_T_1348, _T_1357, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1490 = mux(_T_1359, _T_1360, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1491 = mux(_T_1362, _T_1363, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1492 = mux(_T_1365, _T_1366, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1493 = mux(_T_1368, _T_1369, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1494 = mux(_T_1371, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1495 = mux(_T_1374, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1496 = mux(_T_1377, _T_1378, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1497 = mux(_T_1380, _T_1381, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1498 = mux(_T_1383, _T_1384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1499 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1500 = mux(_T_1391, _T_1392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1501 = mux(_T_1394, _T_1395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1502 = mux(_T_1397, _T_1398, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1503 = mux(_T_1400, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1504 = mux(_T_1402, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1505 = mux(_T_1404, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1506 = mux(_T_1406, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1507 = mux(_T_1408, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1508 = mux(_T_1410, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1509 = mux(_T_1412, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1510 = mux(_T_1414, _T_1416, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1511 = mux(_T_1418, _T_1420, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1512 = mux(_T_1422, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1513 = mux(_T_1424, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1514 = mux(_T_1426, _T_1428, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1515 = mux(_T_1430, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1516 = mux(_T_1432, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1517 = mux(_T_1434, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1518 = mux(_T_1436, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1519 = mux(_T_1438, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1520 = mux(_T_1440, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1521 = mux(_T_1442, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1522 = mux(_T_1444, _T_1447, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1523 = mux(_T_1449, _T_1456, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1524 = mux(_T_1458, _T_1459, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1525 = mux(_T_1461, _T_1462, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1526 = mux(_T_1464, _T_1465, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1527 = mux(_T_1467, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1528 = mux(_T_1469, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1529 = mux(_T_1471, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1530 = mux(_T_1473, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1531 = mux(_T_1475, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1532 = or(_T_1476, _T_1477) @[Mux.scala 27:72] - node _T_1533 = or(_T_1532, _T_1478) @[Mux.scala 27:72] - node _T_1534 = or(_T_1533, _T_1479) @[Mux.scala 27:72] - node _T_1535 = or(_T_1534, _T_1480) @[Mux.scala 27:72] - node _T_1536 = or(_T_1535, _T_1481) @[Mux.scala 27:72] - node _T_1537 = or(_T_1536, _T_1482) @[Mux.scala 27:72] - node _T_1538 = or(_T_1537, _T_1483) @[Mux.scala 27:72] - node _T_1539 = or(_T_1538, _T_1484) @[Mux.scala 27:72] - node _T_1540 = or(_T_1539, _T_1485) @[Mux.scala 27:72] - node _T_1541 = or(_T_1540, _T_1486) @[Mux.scala 27:72] - node _T_1542 = or(_T_1541, _T_1487) @[Mux.scala 27:72] - node _T_1543 = or(_T_1542, _T_1488) @[Mux.scala 27:72] - node _T_1544 = or(_T_1543, _T_1489) @[Mux.scala 27:72] - node _T_1545 = or(_T_1544, _T_1490) @[Mux.scala 27:72] - node _T_1546 = or(_T_1545, _T_1491) @[Mux.scala 27:72] - node _T_1547 = or(_T_1546, _T_1492) @[Mux.scala 27:72] - node _T_1548 = or(_T_1547, _T_1493) @[Mux.scala 27:72] - node _T_1549 = or(_T_1548, _T_1494) @[Mux.scala 27:72] - node _T_1550 = or(_T_1549, _T_1495) @[Mux.scala 27:72] - node _T_1551 = or(_T_1550, _T_1496) @[Mux.scala 27:72] - node _T_1552 = or(_T_1551, _T_1497) @[Mux.scala 27:72] - node _T_1553 = or(_T_1552, _T_1498) @[Mux.scala 27:72] - node _T_1554 = or(_T_1553, _T_1499) @[Mux.scala 27:72] - node _T_1555 = or(_T_1554, _T_1500) @[Mux.scala 27:72] - node _T_1556 = or(_T_1555, _T_1501) @[Mux.scala 27:72] - node _T_1557 = or(_T_1556, _T_1502) @[Mux.scala 27:72] - node _T_1558 = or(_T_1557, _T_1503) @[Mux.scala 27:72] - node _T_1559 = or(_T_1558, _T_1504) @[Mux.scala 27:72] - node _T_1560 = or(_T_1559, _T_1505) @[Mux.scala 27:72] - node _T_1561 = or(_T_1560, _T_1506) @[Mux.scala 27:72] - node _T_1562 = or(_T_1561, _T_1507) @[Mux.scala 27:72] - node _T_1563 = or(_T_1562, _T_1508) @[Mux.scala 27:72] - node _T_1564 = or(_T_1563, _T_1509) @[Mux.scala 27:72] - node _T_1565 = or(_T_1564, _T_1510) @[Mux.scala 27:72] - node _T_1566 = or(_T_1565, _T_1511) @[Mux.scala 27:72] - node _T_1567 = or(_T_1566, _T_1512) @[Mux.scala 27:72] - node _T_1568 = or(_T_1567, _T_1513) @[Mux.scala 27:72] - node _T_1569 = or(_T_1568, _T_1514) @[Mux.scala 27:72] - node _T_1570 = or(_T_1569, _T_1515) @[Mux.scala 27:72] - node _T_1571 = or(_T_1570, _T_1516) @[Mux.scala 27:72] - node _T_1572 = or(_T_1571, _T_1517) @[Mux.scala 27:72] - node _T_1573 = or(_T_1572, _T_1518) @[Mux.scala 27:72] - node _T_1574 = or(_T_1573, _T_1519) @[Mux.scala 27:72] - node _T_1575 = or(_T_1574, _T_1520) @[Mux.scala 27:72] - node _T_1576 = or(_T_1575, _T_1521) @[Mux.scala 27:72] - node _T_1577 = or(_T_1576, _T_1522) @[Mux.scala 27:72] - node _T_1578 = or(_T_1577, _T_1523) @[Mux.scala 27:72] - node _T_1579 = or(_T_1578, _T_1524) @[Mux.scala 27:72] - node _T_1580 = or(_T_1579, _T_1525) @[Mux.scala 27:72] - node _T_1581 = or(_T_1580, _T_1526) @[Mux.scala 27:72] - node _T_1582 = or(_T_1581, _T_1527) @[Mux.scala 27:72] - node _T_1583 = or(_T_1582, _T_1528) @[Mux.scala 27:72] - node _T_1584 = or(_T_1583, _T_1529) @[Mux.scala 27:72] - node _T_1585 = or(_T_1584, _T_1530) @[Mux.scala 27:72] - node _T_1586 = or(_T_1585, _T_1531) @[Mux.scala 27:72] - wire _T_1587 : UInt<6> @[Mux.scala 27:72] - _T_1587 <= _T_1586 @[Mux.scala 27:72] - node _T_1588 = and(_T_1307, _T_1587) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[1] <= _T_1588 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1589 = bits(mcountinhibit, 5, 5) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1590 = not(_T_1589) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1591 = eq(mhpme_vec[2], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1592 = bits(_T_1591, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1593 = eq(mhpme_vec[2], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1594 = bits(_T_1593, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1595 = eq(mhpme_vec[2], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1596 = bits(_T_1595, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1597 = eq(mhpme_vec[2], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1598 = bits(_T_1597, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1599 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1600 = and(io.tlu_i0_commit_cmt, _T_1599) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1601 = eq(mhpme_vec[2], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1602 = bits(_T_1601, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1603 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1604 = and(io.tlu_i0_commit_cmt, _T_1603) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1605 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1606 = and(_T_1604, _T_1605) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1607 = eq(mhpme_vec[2], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1608 = bits(_T_1607, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1609 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1610 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1611 = and(_T_1609, _T_1610) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1612 = eq(mhpme_vec[2], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1613 = bits(_T_1612, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1614 = eq(mhpme_vec[2], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1615 = bits(_T_1614, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1616 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1617 = bits(_T_1616, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1618 = eq(mhpme_vec[2], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1619 = bits(_T_1618, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1620 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1621 = eq(mhpme_vec[2], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1622 = bits(_T_1621, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1623 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1624 = eq(mhpme_vec[2], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1625 = bits(_T_1624, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1626 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1627 = eq(mhpme_vec[2], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1628 = bits(_T_1627, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1629 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1630 = eq(mhpme_vec[2], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1631 = bits(_T_1630, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1632 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1633 = eq(mhpme_vec[2], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1634 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1633) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1635 = bits(_T_1634, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1636 = and(_T_1632, _T_1635) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1637 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1638 = and(_T_1636, _T_1637) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1639 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1640 = and(_T_1638, _T_1639) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1641 = eq(mhpme_vec[2], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1642 = bits(_T_1641, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1643 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1644 = eq(mhpme_vec[2], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1645 = bits(_T_1644, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1646 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1647 = eq(mhpme_vec[2], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1648 = bits(_T_1647, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1649 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1650 = eq(mhpme_vec[2], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1651 = bits(_T_1650, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1652 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1653 = eq(mhpme_vec[2], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1654 = bits(_T_1653, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1655 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1656 = eq(mhpme_vec[2], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1657 = bits(_T_1656, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1658 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1659 = eq(mhpme_vec[2], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1660 = bits(_T_1659, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1661 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1662 = eq(mhpme_vec[2], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1663 = bits(_T_1662, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1664 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1665 = eq(mhpme_vec[2], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1666 = bits(_T_1665, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1667 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1668 = eq(mhpme_vec[2], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1669 = bits(_T_1668, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1670 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1671 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1672 = or(_T_1670, _T_1671) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1673 = eq(mhpme_vec[2], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1674 = bits(_T_1673, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1675 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1676 = eq(mhpme_vec[2], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1677 = bits(_T_1676, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1678 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1679 = eq(mhpme_vec[2], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1680 = bits(_T_1679, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1681 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1682 = eq(mhpme_vec[2], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1683 = bits(_T_1682, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1684 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1685 = bits(_T_1684, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1686 = eq(mhpme_vec[2], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1687 = bits(_T_1686, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1688 = eq(mhpme_vec[2], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1689 = bits(_T_1688, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1690 = eq(mhpme_vec[2], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1691 = bits(_T_1690, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1692 = eq(mhpme_vec[2], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1693 = bits(_T_1692, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1694 = eq(mhpme_vec[2], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1695 = bits(_T_1694, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1696 = eq(mhpme_vec[2], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1697 = bits(_T_1696, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1698 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1699 = or(_T_1698, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1700 = eq(mhpme_vec[2], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1701 = bits(_T_1700, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1702 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1703 = or(_T_1702, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1704 = eq(mhpme_vec[2], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1705 = bits(_T_1704, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1706 = eq(mhpme_vec[2], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1707 = bits(_T_1706, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1708 = eq(mhpme_vec[2], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1709 = bits(_T_1708, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1710 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1711 = and(_T_1710, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1712 = eq(mhpme_vec[2], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1713 = bits(_T_1712, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1714 = eq(mhpme_vec[2], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1715 = bits(_T_1714, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1716 = eq(mhpme_vec[2], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_1717 = bits(_T_1716, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_1718 = eq(mhpme_vec[2], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_1719 = bits(_T_1718, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_1720 = eq(mhpme_vec[2], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_1721 = bits(_T_1720, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_1722 = eq(mhpme_vec[2], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_1723 = bits(_T_1722, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_1724 = eq(mhpme_vec[2], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_1725 = bits(_T_1724, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_1726 = eq(mhpme_vec[2], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_1727 = bits(_T_1726, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_1728 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1729 = bits(_T_1728, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_1730 = not(_T_1729) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_1731 = eq(mhpme_vec[2], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_1732 = bits(_T_1731, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_1733 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1734 = bits(_T_1733, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_1735 = not(_T_1734) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_1736 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_1737 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_1738 = and(_T_1736, _T_1737) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_1739 = and(_T_1735, _T_1738) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_1740 = eq(mhpme_vec[2], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_1741 = bits(_T_1740, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_1742 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_1743 = eq(mhpme_vec[2], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_1744 = bits(_T_1743, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_1745 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_1746 = eq(mhpme_vec[2], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_1747 = bits(_T_1746, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_1748 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_1749 = eq(mhpme_vec[2], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_1750 = bits(_T_1749, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_1751 = eq(mhpme_vec[2], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_1752 = bits(_T_1751, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_1753 = eq(mhpme_vec[2], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_1754 = bits(_T_1753, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_1755 = eq(mhpme_vec[2], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_1756 = bits(_T_1755, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_1757 = eq(mhpme_vec[2], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_1758 = bits(_T_1757, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_1759 = mux(_T_1592, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1760 = mux(_T_1594, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1761 = mux(_T_1596, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1762 = mux(_T_1598, _T_1600, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1763 = mux(_T_1602, _T_1606, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1764 = mux(_T_1608, _T_1611, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1765 = mux(_T_1613, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1766 = mux(_T_1615, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1767 = mux(_T_1617, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1768 = mux(_T_1619, _T_1620, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1769 = mux(_T_1622, _T_1623, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1770 = mux(_T_1625, _T_1626, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1771 = mux(_T_1628, _T_1629, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1772 = mux(_T_1631, _T_1640, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1773 = mux(_T_1642, _T_1643, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1774 = mux(_T_1645, _T_1646, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1775 = mux(_T_1648, _T_1649, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1776 = mux(_T_1651, _T_1652, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1777 = mux(_T_1654, _T_1655, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1778 = mux(_T_1657, _T_1658, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1779 = mux(_T_1660, _T_1661, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1780 = mux(_T_1663, _T_1664, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1781 = mux(_T_1666, _T_1667, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1782 = mux(_T_1669, _T_1672, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1783 = mux(_T_1674, _T_1675, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1784 = mux(_T_1677, _T_1678, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1785 = mux(_T_1680, _T_1681, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1786 = mux(_T_1683, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1787 = mux(_T_1685, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1788 = mux(_T_1687, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1789 = mux(_T_1689, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1790 = mux(_T_1691, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1791 = mux(_T_1693, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1792 = mux(_T_1695, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1793 = mux(_T_1697, _T_1699, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1794 = mux(_T_1701, _T_1703, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1795 = mux(_T_1705, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1796 = mux(_T_1707, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1797 = mux(_T_1709, _T_1711, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1798 = mux(_T_1713, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1799 = mux(_T_1715, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1800 = mux(_T_1717, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1801 = mux(_T_1719, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1802 = mux(_T_1721, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1803 = mux(_T_1723, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1804 = mux(_T_1725, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1805 = mux(_T_1727, _T_1730, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1806 = mux(_T_1732, _T_1739, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1807 = mux(_T_1741, _T_1742, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1808 = mux(_T_1744, _T_1745, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1809 = mux(_T_1747, _T_1748, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1810 = mux(_T_1750, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1811 = mux(_T_1752, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1812 = mux(_T_1754, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1813 = mux(_T_1756, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1814 = mux(_T_1758, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1815 = or(_T_1759, _T_1760) @[Mux.scala 27:72] - node _T_1816 = or(_T_1815, _T_1761) @[Mux.scala 27:72] - node _T_1817 = or(_T_1816, _T_1762) @[Mux.scala 27:72] - node _T_1818 = or(_T_1817, _T_1763) @[Mux.scala 27:72] - node _T_1819 = or(_T_1818, _T_1764) @[Mux.scala 27:72] - node _T_1820 = or(_T_1819, _T_1765) @[Mux.scala 27:72] - node _T_1821 = or(_T_1820, _T_1766) @[Mux.scala 27:72] - node _T_1822 = or(_T_1821, _T_1767) @[Mux.scala 27:72] - node _T_1823 = or(_T_1822, _T_1768) @[Mux.scala 27:72] - node _T_1824 = or(_T_1823, _T_1769) @[Mux.scala 27:72] - node _T_1825 = or(_T_1824, _T_1770) @[Mux.scala 27:72] - node _T_1826 = or(_T_1825, _T_1771) @[Mux.scala 27:72] - node _T_1827 = or(_T_1826, _T_1772) @[Mux.scala 27:72] - node _T_1828 = or(_T_1827, _T_1773) @[Mux.scala 27:72] - node _T_1829 = or(_T_1828, _T_1774) @[Mux.scala 27:72] - node _T_1830 = or(_T_1829, _T_1775) @[Mux.scala 27:72] - node _T_1831 = or(_T_1830, _T_1776) @[Mux.scala 27:72] - node _T_1832 = or(_T_1831, _T_1777) @[Mux.scala 27:72] - node _T_1833 = or(_T_1832, _T_1778) @[Mux.scala 27:72] - node _T_1834 = or(_T_1833, _T_1779) @[Mux.scala 27:72] - node _T_1835 = or(_T_1834, _T_1780) @[Mux.scala 27:72] - node _T_1836 = or(_T_1835, _T_1781) @[Mux.scala 27:72] - node _T_1837 = or(_T_1836, _T_1782) @[Mux.scala 27:72] - node _T_1838 = or(_T_1837, _T_1783) @[Mux.scala 27:72] - node _T_1839 = or(_T_1838, _T_1784) @[Mux.scala 27:72] - node _T_1840 = or(_T_1839, _T_1785) @[Mux.scala 27:72] - node _T_1841 = or(_T_1840, _T_1786) @[Mux.scala 27:72] - node _T_1842 = or(_T_1841, _T_1787) @[Mux.scala 27:72] - node _T_1843 = or(_T_1842, _T_1788) @[Mux.scala 27:72] - node _T_1844 = or(_T_1843, _T_1789) @[Mux.scala 27:72] - node _T_1845 = or(_T_1844, _T_1790) @[Mux.scala 27:72] - node _T_1846 = or(_T_1845, _T_1791) @[Mux.scala 27:72] - node _T_1847 = or(_T_1846, _T_1792) @[Mux.scala 27:72] - node _T_1848 = or(_T_1847, _T_1793) @[Mux.scala 27:72] - node _T_1849 = or(_T_1848, _T_1794) @[Mux.scala 27:72] - node _T_1850 = or(_T_1849, _T_1795) @[Mux.scala 27:72] - node _T_1851 = or(_T_1850, _T_1796) @[Mux.scala 27:72] - node _T_1852 = or(_T_1851, _T_1797) @[Mux.scala 27:72] - node _T_1853 = or(_T_1852, _T_1798) @[Mux.scala 27:72] - node _T_1854 = or(_T_1853, _T_1799) @[Mux.scala 27:72] - node _T_1855 = or(_T_1854, _T_1800) @[Mux.scala 27:72] - node _T_1856 = or(_T_1855, _T_1801) @[Mux.scala 27:72] - node _T_1857 = or(_T_1856, _T_1802) @[Mux.scala 27:72] - node _T_1858 = or(_T_1857, _T_1803) @[Mux.scala 27:72] - node _T_1859 = or(_T_1858, _T_1804) @[Mux.scala 27:72] - node _T_1860 = or(_T_1859, _T_1805) @[Mux.scala 27:72] - node _T_1861 = or(_T_1860, _T_1806) @[Mux.scala 27:72] - node _T_1862 = or(_T_1861, _T_1807) @[Mux.scala 27:72] - node _T_1863 = or(_T_1862, _T_1808) @[Mux.scala 27:72] - node _T_1864 = or(_T_1863, _T_1809) @[Mux.scala 27:72] - node _T_1865 = or(_T_1864, _T_1810) @[Mux.scala 27:72] - node _T_1866 = or(_T_1865, _T_1811) @[Mux.scala 27:72] - node _T_1867 = or(_T_1866, _T_1812) @[Mux.scala 27:72] - node _T_1868 = or(_T_1867, _T_1813) @[Mux.scala 27:72] - node _T_1869 = or(_T_1868, _T_1814) @[Mux.scala 27:72] - wire _T_1870 : UInt<6> @[Mux.scala 27:72] - _T_1870 <= _T_1869 @[Mux.scala 27:72] - node _T_1871 = and(_T_1590, _T_1870) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[2] <= _T_1871 @[el2_dec_tlu_ctl.scala 2351:20] - node _T_1872 = bits(mcountinhibit, 6, 6) @[el2_dec_tlu_ctl.scala 2351:39] - node _T_1873 = not(_T_1872) @[el2_dec_tlu_ctl.scala 2351:25] - node _T_1874 = eq(mhpme_vec[3], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2352:21] - node _T_1875 = bits(_T_1874, 0, 0) @[el2_dec_tlu_ctl.scala 2352:49] - node _T_1876 = eq(mhpme_vec[3], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2353:21] - node _T_1877 = bits(_T_1876, 0, 0) @[el2_dec_tlu_ctl.scala 2353:49] - node _T_1878 = eq(mhpme_vec[3], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2354:21] - node _T_1879 = bits(_T_1878, 0, 0) @[el2_dec_tlu_ctl.scala 2354:49] - node _T_1880 = eq(mhpme_vec[3], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2355:21] - node _T_1881 = bits(_T_1880, 0, 0) @[el2_dec_tlu_ctl.scala 2355:49] - node _T_1882 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2355:83] - node _T_1883 = and(io.tlu_i0_commit_cmt, _T_1882) @[el2_dec_tlu_ctl.scala 2355:81] - node _T_1884 = eq(mhpme_vec[3], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2356:21] - node _T_1885 = bits(_T_1884, 0, 0) @[el2_dec_tlu_ctl.scala 2356:49] - node _T_1886 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2356:83] - node _T_1887 = and(io.tlu_i0_commit_cmt, _T_1886) @[el2_dec_tlu_ctl.scala 2356:81] - node _T_1888 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2356:104] - node _T_1889 = and(_T_1887, _T_1888) @[el2_dec_tlu_ctl.scala 2356:102] - node _T_1890 = eq(mhpme_vec[3], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2357:21] - node _T_1891 = bits(_T_1890, 0, 0) @[el2_dec_tlu_ctl.scala 2357:49] - node _T_1892 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2357:81] - node _T_1893 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2357:104] - node _T_1894 = and(_T_1892, _T_1893) @[el2_dec_tlu_ctl.scala 2357:102] - node _T_1895 = eq(mhpme_vec[3], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2358:21] - node _T_1896 = bits(_T_1895, 0, 0) @[el2_dec_tlu_ctl.scala 2358:49] - node _T_1897 = eq(mhpme_vec[3], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2359:21] - node _T_1898 = bits(_T_1897, 0, 0) @[el2_dec_tlu_ctl.scala 2359:49] - node _T_1899 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2360:21] - node _T_1900 = bits(_T_1899, 0, 0) @[el2_dec_tlu_ctl.scala 2360:49] - node _T_1901 = eq(mhpme_vec[3], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2361:21] - node _T_1902 = bits(_T_1901, 0, 0) @[el2_dec_tlu_ctl.scala 2361:49] - node _T_1903 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2361:78] - node _T_1904 = eq(mhpme_vec[3], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2362:21] - node _T_1905 = bits(_T_1904, 0, 0) @[el2_dec_tlu_ctl.scala 2362:49] - node _T_1906 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2362:92] - node _T_1907 = eq(mhpme_vec[3], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2363:21] - node _T_1908 = bits(_T_1907, 0, 0) @[el2_dec_tlu_ctl.scala 2363:49] - node _T_1909 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2363:78] - node _T_1910 = eq(mhpme_vec[3], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2364:21] - node _T_1911 = bits(_T_1910, 0, 0) @[el2_dec_tlu_ctl.scala 2364:49] - node _T_1912 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2364:78] - node _T_1913 = eq(mhpme_vec[3], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2365:21] - node _T_1914 = bits(_T_1913, 0, 0) @[el2_dec_tlu_ctl.scala 2365:49] - node _T_1915 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2365:79] - node _T_1916 = eq(mhpme_vec[3], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2366:21] - node _T_1917 = dshr(io.dec_tlu_packet_r.pmu_lsu_misaligned, _T_1916) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1918 = bits(_T_1917, 0, 0) @[el2_dec_tlu_ctl.scala 2366:7] - node _T_1919 = and(_T_1915, _T_1918) @[el2_dec_tlu_ctl.scala 2365:89] - node _T_1920 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2366:66] - node _T_1921 = and(_T_1919, _T_1920) @[el2_dec_tlu_ctl.scala 2366:45] - node _T_1922 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2367:48] - node _T_1923 = and(_T_1921, _T_1922) @[el2_dec_tlu_ctl.scala 2366:77] - node _T_1924 = eq(mhpme_vec[3], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2368:21] - node _T_1925 = bits(_T_1924, 0, 0) @[el2_dec_tlu_ctl.scala 2368:41] - node _T_1926 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2368:76] - node _T_1927 = eq(mhpme_vec[3], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2369:21] - node _T_1928 = bits(_T_1927, 0, 0) @[el2_dec_tlu_ctl.scala 2369:46] - node _T_1929 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2369:76] - node _T_1930 = eq(mhpme_vec[3], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2370:21] - node _T_1931 = bits(_T_1930, 0, 0) @[el2_dec_tlu_ctl.scala 2370:46] - node _T_1932 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2370:76] - node _T_1933 = eq(mhpme_vec[3], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2371:21] - node _T_1934 = bits(_T_1933, 0, 0) @[el2_dec_tlu_ctl.scala 2371:46] - node _T_1935 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2371:76] - node _T_1936 = eq(mhpme_vec[3], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2372:21] - node _T_1937 = bits(_T_1936, 0, 0) @[el2_dec_tlu_ctl.scala 2372:46] - node _T_1938 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2372:76] - node _T_1939 = eq(mhpme_vec[3], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2373:21] - node _T_1940 = bits(_T_1939, 0, 0) @[el2_dec_tlu_ctl.scala 2373:46] - node _T_1941 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2373:76] - node _T_1942 = eq(mhpme_vec[3], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2374:21] - node _T_1943 = bits(_T_1942, 0, 0) @[el2_dec_tlu_ctl.scala 2374:46] - node _T_1944 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2374:76] - node _T_1945 = eq(mhpme_vec[3], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2375:21] - node _T_1946 = bits(_T_1945, 0, 0) @[el2_dec_tlu_ctl.scala 2375:46] - node _T_1947 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2375:76] - node _T_1948 = eq(mhpme_vec[3], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2376:21] - node _T_1949 = bits(_T_1948, 0, 0) @[el2_dec_tlu_ctl.scala 2376:46] - node _T_1950 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2376:76] - node _T_1951 = eq(mhpme_vec[3], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2377:21] - node _T_1952 = bits(_T_1951, 0, 0) @[el2_dec_tlu_ctl.scala 2377:46] - node _T_1953 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2377:76] - node _T_1954 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2377:109] - node _T_1955 = or(_T_1953, _T_1954) @[el2_dec_tlu_ctl.scala 2377:88] - node _T_1956 = eq(mhpme_vec[3], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2378:21] - node _T_1957 = bits(_T_1956, 0, 0) @[el2_dec_tlu_ctl.scala 2378:49] - node _T_1958 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2378:82] - node _T_1959 = eq(mhpme_vec[3], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2379:21] - node _T_1960 = bits(_T_1959, 0, 0) @[el2_dec_tlu_ctl.scala 2379:49] - node _T_1961 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2379:84] - node _T_1962 = eq(mhpme_vec[3], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2380:21] - node _T_1963 = bits(_T_1962, 0, 0) @[el2_dec_tlu_ctl.scala 2380:49] - node _T_1964 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:97] - node _T_1965 = eq(mhpme_vec[3], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2381:21] - node _T_1966 = bits(_T_1965, 0, 0) @[el2_dec_tlu_ctl.scala 2381:49] - node _T_1967 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2382:21] - node _T_1968 = bits(_T_1967, 0, 0) @[el2_dec_tlu_ctl.scala 2382:49] - node _T_1969 = eq(mhpme_vec[3], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2383:21] - node _T_1970 = bits(_T_1969, 0, 0) @[el2_dec_tlu_ctl.scala 2383:49] - node _T_1971 = eq(mhpme_vec[3], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2384:21] - node _T_1972 = bits(_T_1971, 0, 0) @[el2_dec_tlu_ctl.scala 2384:49] - node _T_1973 = eq(mhpme_vec[3], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2385:21] - node _T_1974 = bits(_T_1973, 0, 0) @[el2_dec_tlu_ctl.scala 2385:49] - node _T_1975 = eq(mhpme_vec[3], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2386:21] - node _T_1976 = bits(_T_1975, 0, 0) @[el2_dec_tlu_ctl.scala 2386:49] - node _T_1977 = eq(mhpme_vec[3], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2387:21] - node _T_1978 = bits(_T_1977, 0, 0) @[el2_dec_tlu_ctl.scala 2387:49] - node _T_1979 = eq(mhpme_vec[3], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2388:21] - node _T_1980 = bits(_T_1979, 0, 0) @[el2_dec_tlu_ctl.scala 2388:49] - node _T_1981 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2388:85] - node _T_1982 = or(_T_1981, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2388:107] - node _T_1983 = eq(mhpme_vec[3], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2389:21] - node _T_1984 = bits(_T_1983, 0, 0) @[el2_dec_tlu_ctl.scala 2389:49] - node _T_1985 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2389:79] - node _T_1986 = or(_T_1985, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2389:104] - node _T_1987 = eq(mhpme_vec[3], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2390:21] - node _T_1988 = bits(_T_1987, 0, 0) @[el2_dec_tlu_ctl.scala 2390:49] - node _T_1989 = eq(mhpme_vec[3], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2391:21] - node _T_1990 = bits(_T_1989, 0, 0) @[el2_dec_tlu_ctl.scala 2391:49] - node _T_1991 = eq(mhpme_vec[3], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2392:21] - node _T_1992 = bits(_T_1991, 0, 0) @[el2_dec_tlu_ctl.scala 2392:49] - node _T_1993 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2392:84] - node _T_1994 = and(_T_1993, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2392:116] - node _T_1995 = eq(mhpme_vec[3], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2393:21] - node _T_1996 = bits(_T_1995, 0, 0) @[el2_dec_tlu_ctl.scala 2393:49] - node _T_1997 = eq(mhpme_vec[3], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2394:21] - node _T_1998 = bits(_T_1997, 0, 0) @[el2_dec_tlu_ctl.scala 2394:49] - node _T_1999 = eq(mhpme_vec[3], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2395:21] - node _T_2000 = bits(_T_1999, 0, 0) @[el2_dec_tlu_ctl.scala 2395:49] - node _T_2001 = eq(mhpme_vec[3], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2396:21] - node _T_2002 = bits(_T_2001, 0, 0) @[el2_dec_tlu_ctl.scala 2396:49] - node _T_2003 = eq(mhpme_vec[3], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2397:21] - node _T_2004 = bits(_T_2003, 0, 0) @[el2_dec_tlu_ctl.scala 2397:49] - node _T_2005 = eq(mhpme_vec[3], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2398:21] - node _T_2006 = bits(_T_2005, 0, 0) @[el2_dec_tlu_ctl.scala 2398:49] - node _T_2007 = eq(mhpme_vec[3], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2399:21] - node _T_2008 = bits(_T_2007, 0, 0) @[el2_dec_tlu_ctl.scala 2399:49] - node _T_2009 = eq(mhpme_vec[3], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2400:21] - node _T_2010 = bits(_T_2009, 0, 0) @[el2_dec_tlu_ctl.scala 2400:49] - node _T_2011 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_2012 = bits(_T_2011, 0, 0) @[el2_dec_tlu_ctl.scala 2400:71] - node _T_2013 = not(_T_2012) @[el2_dec_tlu_ctl.scala 2400:60] - node _T_2014 = eq(mhpme_vec[3], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2401:21] - node _T_2015 = bits(_T_2014, 0, 0) @[el2_dec_tlu_ctl.scala 2401:49] - node _T_2016 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_2017 = bits(_T_2016, 0, 0) @[el2_dec_tlu_ctl.scala 2401:71] - node _T_2018 = not(_T_2017) @[el2_dec_tlu_ctl.scala 2401:60] - node _T_2019 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2401:94] - node _T_2020 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2401:105] - node _T_2021 = and(_T_2019, _T_2020) @[el2_dec_tlu_ctl.scala 2401:100] - node _T_2022 = and(_T_2018, _T_2021) @[el2_dec_tlu_ctl.scala 2401:85] - node _T_2023 = eq(mhpme_vec[3], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2402:21] - node _T_2024 = bits(_T_2023, 0, 0) @[el2_dec_tlu_ctl.scala 2402:49] - node _T_2025 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2402:78] - node _T_2026 = eq(mhpme_vec[3], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2403:21] - node _T_2027 = bits(_T_2026, 0, 0) @[el2_dec_tlu_ctl.scala 2403:49] - node _T_2028 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2403:81] - node _T_2029 = eq(mhpme_vec[3], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2404:21] - node _T_2030 = bits(_T_2029, 0, 0) @[el2_dec_tlu_ctl.scala 2404:49] - node _T_2031 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2404:81] - node _T_2032 = eq(mhpme_vec[3], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2406:21] - node _T_2033 = bits(_T_2032, 0, 0) @[el2_dec_tlu_ctl.scala 2406:49] - node _T_2034 = eq(mhpme_vec[3], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2407:21] - node _T_2035 = bits(_T_2034, 0, 0) @[el2_dec_tlu_ctl.scala 2407:49] - node _T_2036 = eq(mhpme_vec[3], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2408:21] - node _T_2037 = bits(_T_2036, 0, 0) @[el2_dec_tlu_ctl.scala 2408:49] - node _T_2038 = eq(mhpme_vec[3], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2409:21] - node _T_2039 = bits(_T_2038, 0, 0) @[el2_dec_tlu_ctl.scala 2409:49] - node _T_2040 = eq(mhpme_vec[3], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2410:21] - node _T_2041 = bits(_T_2040, 0, 0) @[el2_dec_tlu_ctl.scala 2410:49] - node _T_2042 = mux(_T_1875, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2043 = mux(_T_1877, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2044 = mux(_T_1879, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2045 = mux(_T_1881, _T_1883, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2046 = mux(_T_1885, _T_1889, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2047 = mux(_T_1891, _T_1894, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2048 = mux(_T_1896, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2049 = mux(_T_1898, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2050 = mux(_T_1900, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2051 = mux(_T_1902, _T_1903, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2052 = mux(_T_1905, _T_1906, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2053 = mux(_T_1908, _T_1909, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2054 = mux(_T_1911, _T_1912, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2055 = mux(_T_1914, _T_1923, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2056 = mux(_T_1925, _T_1926, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2057 = mux(_T_1928, _T_1929, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2058 = mux(_T_1931, _T_1932, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2059 = mux(_T_1934, _T_1935, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2060 = mux(_T_1937, _T_1938, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2061 = mux(_T_1940, _T_1941, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2062 = mux(_T_1943, _T_1944, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2063 = mux(_T_1946, _T_1947, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2064 = mux(_T_1949, _T_1950, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2065 = mux(_T_1952, _T_1955, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2066 = mux(_T_1957, _T_1958, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2067 = mux(_T_1960, _T_1961, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2068 = mux(_T_1963, _T_1964, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2069 = mux(_T_1966, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2070 = mux(_T_1968, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2071 = mux(_T_1970, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2072 = mux(_T_1972, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2073 = mux(_T_1974, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2074 = mux(_T_1976, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2075 = mux(_T_1978, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2076 = mux(_T_1980, _T_1982, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2077 = mux(_T_1984, _T_1986, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2078 = mux(_T_1988, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2079 = mux(_T_1990, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2080 = mux(_T_1992, _T_1994, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2081 = mux(_T_1996, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2082 = mux(_T_1998, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2083 = mux(_T_2000, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2084 = mux(_T_2002, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2085 = mux(_T_2004, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2086 = mux(_T_2006, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2087 = mux(_T_2008, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2088 = mux(_T_2010, _T_2013, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2089 = mux(_T_2015, _T_2022, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2090 = mux(_T_2024, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2091 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2092 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2093 = mux(_T_2033, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2094 = mux(_T_2035, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2095 = mux(_T_2037, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2096 = mux(_T_2039, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2097 = mux(_T_2041, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2098 = or(_T_2042, _T_2043) @[Mux.scala 27:72] - node _T_2099 = or(_T_2098, _T_2044) @[Mux.scala 27:72] - node _T_2100 = or(_T_2099, _T_2045) @[Mux.scala 27:72] - node _T_2101 = or(_T_2100, _T_2046) @[Mux.scala 27:72] - node _T_2102 = or(_T_2101, _T_2047) @[Mux.scala 27:72] - node _T_2103 = or(_T_2102, _T_2048) @[Mux.scala 27:72] - node _T_2104 = or(_T_2103, _T_2049) @[Mux.scala 27:72] - node _T_2105 = or(_T_2104, _T_2050) @[Mux.scala 27:72] - node _T_2106 = or(_T_2105, _T_2051) @[Mux.scala 27:72] - node _T_2107 = or(_T_2106, _T_2052) @[Mux.scala 27:72] - node _T_2108 = or(_T_2107, _T_2053) @[Mux.scala 27:72] - node _T_2109 = or(_T_2108, _T_2054) @[Mux.scala 27:72] - node _T_2110 = or(_T_2109, _T_2055) @[Mux.scala 27:72] - node _T_2111 = or(_T_2110, _T_2056) @[Mux.scala 27:72] - node _T_2112 = or(_T_2111, _T_2057) @[Mux.scala 27:72] - node _T_2113 = or(_T_2112, _T_2058) @[Mux.scala 27:72] - node _T_2114 = or(_T_2113, _T_2059) @[Mux.scala 27:72] - node _T_2115 = or(_T_2114, _T_2060) @[Mux.scala 27:72] - node _T_2116 = or(_T_2115, _T_2061) @[Mux.scala 27:72] - node _T_2117 = or(_T_2116, _T_2062) @[Mux.scala 27:72] - node _T_2118 = or(_T_2117, _T_2063) @[Mux.scala 27:72] - node _T_2119 = or(_T_2118, _T_2064) @[Mux.scala 27:72] - node _T_2120 = or(_T_2119, _T_2065) @[Mux.scala 27:72] - node _T_2121 = or(_T_2120, _T_2066) @[Mux.scala 27:72] - node _T_2122 = or(_T_2121, _T_2067) @[Mux.scala 27:72] - node _T_2123 = or(_T_2122, _T_2068) @[Mux.scala 27:72] - node _T_2124 = or(_T_2123, _T_2069) @[Mux.scala 27:72] - node _T_2125 = or(_T_2124, _T_2070) @[Mux.scala 27:72] - node _T_2126 = or(_T_2125, _T_2071) @[Mux.scala 27:72] - node _T_2127 = or(_T_2126, _T_2072) @[Mux.scala 27:72] - node _T_2128 = or(_T_2127, _T_2073) @[Mux.scala 27:72] - node _T_2129 = or(_T_2128, _T_2074) @[Mux.scala 27:72] - node _T_2130 = or(_T_2129, _T_2075) @[Mux.scala 27:72] - node _T_2131 = or(_T_2130, _T_2076) @[Mux.scala 27:72] - node _T_2132 = or(_T_2131, _T_2077) @[Mux.scala 27:72] - node _T_2133 = or(_T_2132, _T_2078) @[Mux.scala 27:72] - node _T_2134 = or(_T_2133, _T_2079) @[Mux.scala 27:72] - node _T_2135 = or(_T_2134, _T_2080) @[Mux.scala 27:72] - node _T_2136 = or(_T_2135, _T_2081) @[Mux.scala 27:72] - node _T_2137 = or(_T_2136, _T_2082) @[Mux.scala 27:72] - node _T_2138 = or(_T_2137, _T_2083) @[Mux.scala 27:72] - node _T_2139 = or(_T_2138, _T_2084) @[Mux.scala 27:72] - node _T_2140 = or(_T_2139, _T_2085) @[Mux.scala 27:72] - node _T_2141 = or(_T_2140, _T_2086) @[Mux.scala 27:72] - node _T_2142 = or(_T_2141, _T_2087) @[Mux.scala 27:72] - node _T_2143 = or(_T_2142, _T_2088) @[Mux.scala 27:72] - node _T_2144 = or(_T_2143, _T_2089) @[Mux.scala 27:72] - node _T_2145 = or(_T_2144, _T_2090) @[Mux.scala 27:72] - node _T_2146 = or(_T_2145, _T_2091) @[Mux.scala 27:72] - node _T_2147 = or(_T_2146, _T_2092) @[Mux.scala 27:72] - node _T_2148 = or(_T_2147, _T_2093) @[Mux.scala 27:72] - node _T_2149 = or(_T_2148, _T_2094) @[Mux.scala 27:72] - node _T_2150 = or(_T_2149, _T_2095) @[Mux.scala 27:72] - node _T_2151 = or(_T_2150, _T_2096) @[Mux.scala 27:72] - node _T_2152 = or(_T_2151, _T_2097) @[Mux.scala 27:72] - wire _T_2153 : UInt<6> @[Mux.scala 27:72] - _T_2153 <= _T_2152 @[Mux.scala 27:72] - node _T_2154 = and(_T_1873, _T_2153) @[el2_dec_tlu_ctl.scala 2351:45] - mhpmc_inc_r[3] <= _T_2154 @[el2_dec_tlu_ctl.scala 2351:20] - reg _T_2155 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2413:54] - _T_2155 <= mhpmc_inc_r[0] @[el2_dec_tlu_ctl.scala 2413:54] - mhpmc_inc_r_d1[0] <= _T_2155 @[el2_dec_tlu_ctl.scala 2413:21] - reg _T_2156 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2414:54] - _T_2156 <= mhpmc_inc_r[1] @[el2_dec_tlu_ctl.scala 2414:54] - mhpmc_inc_r_d1[1] <= _T_2156 @[el2_dec_tlu_ctl.scala 2414:21] - reg _T_2157 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2415:54] - _T_2157 <= mhpmc_inc_r[2] @[el2_dec_tlu_ctl.scala 2415:54] - mhpmc_inc_r_d1[2] <= _T_2157 @[el2_dec_tlu_ctl.scala 2415:21] - reg _T_2158 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2416:54] - _T_2158 <= mhpmc_inc_r[3] @[el2_dec_tlu_ctl.scala 2416:54] - mhpmc_inc_r_d1[3] <= _T_2158 @[el2_dec_tlu_ctl.scala 2416:21] - reg perfcnt_halted_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2417:57] - perfcnt_halted_d1 <= perfcnt_halted @[el2_dec_tlu_ctl.scala 2417:57] - node _T_2159 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2420:54] - node _T_2160 = and(io.dec_tlu_dbg_halted, _T_2159) @[el2_dec_tlu_ctl.scala 2420:45] - node _T_2161 = or(_T_2160, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2420:68] - perfcnt_halted <= _T_2161 @[el2_dec_tlu_ctl.scala 2420:18] - node _T_2162 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2421:71] - node _T_2163 = and(io.dec_tlu_dbg_halted, _T_2162) @[el2_dec_tlu_ctl.scala 2421:62] - node _T_2164 = not(_T_2163) @[el2_dec_tlu_ctl.scala 2421:38] - node _T_2165 = bits(_T_2164, 0, 0) @[Bitwise.scala 72:15] - node _T_2166 = mux(_T_2165, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2167 = bits(mhpme_vec[3], 9, 9) @[el2_dec_tlu_ctl.scala 2421:105] - node _T_2168 = bits(mhpme_vec[2], 9, 9) @[el2_dec_tlu_ctl.scala 2421:121] - node _T_2169 = bits(mhpme_vec[1], 9, 9) @[el2_dec_tlu_ctl.scala 2421:137] - node _T_2170 = bits(mhpme_vec[0], 9, 9) @[el2_dec_tlu_ctl.scala 2421:153] - node _T_2171 = cat(_T_2169, _T_2170) @[Cat.scala 29:58] - node _T_2172 = cat(_T_2167, _T_2168) @[Cat.scala 29:58] - node _T_2173 = cat(_T_2172, _T_2171) @[Cat.scala 29:58] - node perfcnt_during_sleep = and(_T_2166, _T_2173) @[el2_dec_tlu_ctl.scala 2421:87] - node _T_2174 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2423:89] - node _T_2175 = not(_T_2174) @[el2_dec_tlu_ctl.scala 2423:68] - node _T_2176 = and(perfcnt_halted_d1, _T_2175) @[el2_dec_tlu_ctl.scala 2423:66] - node _T_2177 = not(_T_2176) @[el2_dec_tlu_ctl.scala 2423:46] - node _T_2178 = and(mhpmc_inc_r_d1[0], _T_2177) @[el2_dec_tlu_ctl.scala 2423:44] - io.dec_tlu_perfcnt0 <= _T_2178 @[el2_dec_tlu_ctl.scala 2423:23] - node _T_2179 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2424:89] - node _T_2180 = not(_T_2179) @[el2_dec_tlu_ctl.scala 2424:68] - node _T_2181 = and(perfcnt_halted_d1, _T_2180) @[el2_dec_tlu_ctl.scala 2424:66] - node _T_2182 = not(_T_2181) @[el2_dec_tlu_ctl.scala 2424:46] - node _T_2183 = and(mhpmc_inc_r_d1[1], _T_2182) @[el2_dec_tlu_ctl.scala 2424:44] - io.dec_tlu_perfcnt1 <= _T_2183 @[el2_dec_tlu_ctl.scala 2424:23] - node _T_2184 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2425:89] - node _T_2185 = not(_T_2184) @[el2_dec_tlu_ctl.scala 2425:68] - node _T_2186 = and(perfcnt_halted_d1, _T_2185) @[el2_dec_tlu_ctl.scala 2425:66] - node _T_2187 = not(_T_2186) @[el2_dec_tlu_ctl.scala 2425:46] - node _T_2188 = and(mhpmc_inc_r_d1[2], _T_2187) @[el2_dec_tlu_ctl.scala 2425:44] - io.dec_tlu_perfcnt2 <= _T_2188 @[el2_dec_tlu_ctl.scala 2425:23] - node _T_2189 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2426:89] - node _T_2190 = not(_T_2189) @[el2_dec_tlu_ctl.scala 2426:68] - node _T_2191 = and(perfcnt_halted_d1, _T_2190) @[el2_dec_tlu_ctl.scala 2426:66] - node _T_2192 = not(_T_2191) @[el2_dec_tlu_ctl.scala 2426:46] - node _T_2193 = and(mhpmc_inc_r_d1[3], _T_2192) @[el2_dec_tlu_ctl.scala 2426:44] - io.dec_tlu_perfcnt3 <= _T_2193 @[el2_dec_tlu_ctl.scala 2426:23] - node _T_2194 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2432:66] - node _T_2195 = eq(_T_2194, UInt<12>("h0b03")) @[el2_dec_tlu_ctl.scala 2432:73] - node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2195) @[el2_dec_tlu_ctl.scala 2432:44] - node _T_2196 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2433:24] - node _T_2197 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2433:62] - node _T_2198 = or(_T_2196, _T_2197) @[el2_dec_tlu_ctl.scala 2433:40] - node _T_2199 = orr(mhpmc_inc_r[0]) @[el2_dec_tlu_ctl.scala 2433:87] - node mhpmc3_wr_en1 = and(_T_2198, _T_2199) @[el2_dec_tlu_ctl.scala 2433:67] - node mhpmc3_wr_en = or(mhpmc3_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2434:37] - node _T_2200 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2437:29] - node _T_2201 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2437:42] - node _T_2202 = cat(_T_2200, _T_2201) @[Cat.scala 29:58] - node _T_2203 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] - node _T_2204 = add(_T_2202, _T_2203) @[el2_dec_tlu_ctl.scala 2437:50] - node _T_2205 = tail(_T_2204, 1) @[el2_dec_tlu_ctl.scala 2437:50] - mhpmc3_incr <= _T_2205 @[el2_dec_tlu_ctl.scala 2437:15] - node _T_2206 = bits(mhpmc3_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2438:37] - node _T_2207 = bits(mhpmc3_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2438:77] - node mhpmc3_ns = mux(_T_2206, io.dec_csr_wrdata_r, _T_2207) @[el2_dec_tlu_ctl.scala 2438:22] - node _T_2208 = bits(mhpmc3_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2440:43] + mtdata2_tsel_out <= _T_1021 @[Mux.scala 27:72] + io.trigger_pkt_any[0].tdata2 <= mtdata2_t[0] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[1].tdata2 <= mtdata2_t[1] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[2].tdata2 <= mtdata2_t[2] @[el2_dec_tlu_ctl.scala 2329:51] + io.trigger_pkt_any[3].tdata2 <= mtdata2_t[3] @[el2_dec_tlu_ctl.scala 2329:51] + mhpme_vec[0] <= mhpme3 @[el2_dec_tlu_ctl.scala 2339:15] + mhpme_vec[1] <= mhpme4 @[el2_dec_tlu_ctl.scala 2340:15] + mhpme_vec[2] <= mhpme5 @[el2_dec_tlu_ctl.scala 2341:15] + mhpme_vec[3] <= mhpme6 @[el2_dec_tlu_ctl.scala 2342:15] + node _T_1022 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] + node _T_1023 = mux(_T_1022, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1023) @[el2_dec_tlu_ctl.scala 2348:59] + wire mhpmc_inc_r : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2349:24] + wire mhpmc_inc_r_d1 : UInt<1>[4] @[el2_dec_tlu_ctl.scala 2350:27] + node _T_1024 = bits(mcountinhibit, 3, 3) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1025 = not(_T_1024) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1026 = eq(mhpme_vec[0], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1027 = bits(_T_1026, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1028 = eq(mhpme_vec[0], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1029 = bits(_T_1028, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1030 = eq(mhpme_vec[0], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1031 = bits(_T_1030, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1032 = eq(mhpme_vec[0], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1033 = bits(_T_1032, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1034 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1035 = and(io.tlu_i0_commit_cmt, _T_1034) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1036 = eq(mhpme_vec[0], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1037 = bits(_T_1036, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1038 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1039 = and(io.tlu_i0_commit_cmt, _T_1038) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1040 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1041 = and(_T_1039, _T_1040) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1042 = eq(mhpme_vec[0], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1043 = bits(_T_1042, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1044 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1045 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1046 = and(_T_1044, _T_1045) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1047 = eq(mhpme_vec[0], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1048 = bits(_T_1047, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1049 = eq(mhpme_vec[0], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1050 = bits(_T_1049, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1051 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1052 = bits(_T_1051, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1053 = eq(mhpme_vec[0], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1054 = bits(_T_1053, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1055 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1056 = eq(mhpme_vec[0], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1057 = bits(_T_1056, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1058 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1059 = eq(mhpme_vec[0], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1060 = bits(_T_1059, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1061 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1062 = eq(mhpme_vec[0], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1063 = bits(_T_1062, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1064 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1065 = eq(mhpme_vec[0], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1066 = bits(_T_1065, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1067 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1068 = and(_T_1067, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1069 = eq(mhpme_vec[0], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1070 = bits(_T_1069, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1071 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1072 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1073 = and(_T_1071, _T_1072) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1074 = eq(mhpme_vec[0], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1075 = bits(_T_1074, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1076 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1077 = eq(mhpme_vec[0], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1078 = bits(_T_1077, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1079 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1080 = eq(mhpme_vec[0], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1081 = bits(_T_1080, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1082 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1083 = eq(mhpme_vec[0], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1084 = bits(_T_1083, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1085 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1086 = eq(mhpme_vec[0], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1087 = bits(_T_1086, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1088 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1089 = eq(mhpme_vec[0], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1090 = bits(_T_1089, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1091 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1092 = eq(mhpme_vec[0], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1093 = bits(_T_1092, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1094 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1095 = eq(mhpme_vec[0], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1096 = bits(_T_1095, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1097 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1098 = eq(mhpme_vec[0], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1099 = bits(_T_1098, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1100 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1101 = eq(mhpme_vec[0], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1102 = bits(_T_1101, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1103 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1105 = or(_T_1103, _T_1104) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1106 = eq(mhpme_vec[0], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1107 = bits(_T_1106, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1108 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1109 = eq(mhpme_vec[0], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1110 = bits(_T_1109, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1111 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1112 = eq(mhpme_vec[0], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1113 = bits(_T_1112, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1114 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1115 = eq(mhpme_vec[0], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1116 = bits(_T_1115, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1117 = eq(mhpme_vec[0], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1118 = bits(_T_1117, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1119 = eq(mhpme_vec[0], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1120 = bits(_T_1119, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1121 = eq(mhpme_vec[0], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1122 = bits(_T_1121, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1123 = eq(mhpme_vec[0], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1124 = bits(_T_1123, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1125 = eq(mhpme_vec[0], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1126 = bits(_T_1125, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1127 = eq(mhpme_vec[0], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1128 = bits(_T_1127, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1129 = eq(mhpme_vec[0], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1130 = bits(_T_1129, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1131 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1132 = or(_T_1131, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1133 = eq(mhpme_vec[0], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1134 = bits(_T_1133, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1135 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1136 = or(_T_1135, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1137 = eq(mhpme_vec[0], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1138 = bits(_T_1137, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1139 = eq(mhpme_vec[0], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1140 = bits(_T_1139, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1141 = eq(mhpme_vec[0], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1142 = bits(_T_1141, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1143 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1144 = and(_T_1143, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1145 = eq(mhpme_vec[0], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1146 = bits(_T_1145, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1147 = eq(mhpme_vec[0], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1148 = bits(_T_1147, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1149 = eq(mhpme_vec[0], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1150 = bits(_T_1149, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1151 = eq(mhpme_vec[0], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1152 = bits(_T_1151, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1153 = eq(mhpme_vec[0], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1154 = bits(_T_1153, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1155 = eq(mhpme_vec[0], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1156 = bits(_T_1155, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1157 = eq(mhpme_vec[0], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1158 = bits(_T_1157, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1159 = eq(mhpme_vec[0], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1160 = bits(_T_1159, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1161 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1162 = bits(_T_1161, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1163 = not(_T_1162) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1164 = eq(mhpme_vec[0], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1165 = bits(_T_1164, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1166 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1167 = bits(_T_1166, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1168 = not(_T_1167) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1169 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1170 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1171 = and(_T_1169, _T_1170) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1172 = orr(_T_1171) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1173 = and(_T_1168, _T_1172) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1174 = eq(mhpme_vec[0], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1175 = bits(_T_1174, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1176 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1177 = eq(mhpme_vec[0], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1178 = bits(_T_1177, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1179 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1180 = eq(mhpme_vec[0], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1181 = bits(_T_1180, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1182 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1183 = eq(mhpme_vec[0], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1184 = bits(_T_1183, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1185 = eq(mhpme_vec[0], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1186 = bits(_T_1185, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1187 = eq(mhpme_vec[0], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1188 = bits(_T_1187, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1189 = eq(mhpme_vec[0], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1190 = bits(_T_1189, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1191 = eq(mhpme_vec[0], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1192 = bits(_T_1191, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1193 = mux(_T_1027, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1194 = mux(_T_1029, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1195 = mux(_T_1031, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1196 = mux(_T_1033, _T_1035, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1197 = mux(_T_1037, _T_1041, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1198 = mux(_T_1043, _T_1046, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1199 = mux(_T_1048, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1200 = mux(_T_1050, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1201 = mux(_T_1052, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1202 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1203 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1204 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1205 = mux(_T_1063, _T_1064, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1206 = mux(_T_1066, _T_1068, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1207 = mux(_T_1070, _T_1073, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1208 = mux(_T_1075, _T_1076, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1209 = mux(_T_1078, _T_1079, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1210 = mux(_T_1081, _T_1082, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1211 = mux(_T_1084, _T_1085, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1212 = mux(_T_1087, _T_1088, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1213 = mux(_T_1090, _T_1091, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1214 = mux(_T_1093, _T_1094, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1215 = mux(_T_1096, _T_1097, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1216 = mux(_T_1099, _T_1100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1217 = mux(_T_1102, _T_1105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1218 = mux(_T_1107, _T_1108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1219 = mux(_T_1110, _T_1111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1220 = mux(_T_1113, _T_1114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1221 = mux(_T_1116, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1222 = mux(_T_1118, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1223 = mux(_T_1120, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1224 = mux(_T_1122, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1225 = mux(_T_1124, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1226 = mux(_T_1126, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1227 = mux(_T_1128, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1228 = mux(_T_1130, _T_1132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1229 = mux(_T_1134, _T_1136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1230 = mux(_T_1138, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1231 = mux(_T_1140, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1232 = mux(_T_1142, _T_1144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1233 = mux(_T_1146, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1234 = mux(_T_1148, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1235 = mux(_T_1150, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1236 = mux(_T_1152, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1237 = mux(_T_1154, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1238 = mux(_T_1156, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1239 = mux(_T_1158, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1240 = mux(_T_1160, _T_1163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1241 = mux(_T_1165, _T_1173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1242 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1243 = mux(_T_1178, _T_1179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1244 = mux(_T_1181, _T_1182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1245 = mux(_T_1184, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1246 = mux(_T_1186, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1247 = mux(_T_1188, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1248 = mux(_T_1190, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1249 = mux(_T_1192, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1250 = or(_T_1193, _T_1194) @[Mux.scala 27:72] + node _T_1251 = or(_T_1250, _T_1195) @[Mux.scala 27:72] + node _T_1252 = or(_T_1251, _T_1196) @[Mux.scala 27:72] + node _T_1253 = or(_T_1252, _T_1197) @[Mux.scala 27:72] + node _T_1254 = or(_T_1253, _T_1198) @[Mux.scala 27:72] + node _T_1255 = or(_T_1254, _T_1199) @[Mux.scala 27:72] + node _T_1256 = or(_T_1255, _T_1200) @[Mux.scala 27:72] + node _T_1257 = or(_T_1256, _T_1201) @[Mux.scala 27:72] + node _T_1258 = or(_T_1257, _T_1202) @[Mux.scala 27:72] + node _T_1259 = or(_T_1258, _T_1203) @[Mux.scala 27:72] + node _T_1260 = or(_T_1259, _T_1204) @[Mux.scala 27:72] + node _T_1261 = or(_T_1260, _T_1205) @[Mux.scala 27:72] + node _T_1262 = or(_T_1261, _T_1206) @[Mux.scala 27:72] + node _T_1263 = or(_T_1262, _T_1207) @[Mux.scala 27:72] + node _T_1264 = or(_T_1263, _T_1208) @[Mux.scala 27:72] + node _T_1265 = or(_T_1264, _T_1209) @[Mux.scala 27:72] + node _T_1266 = or(_T_1265, _T_1210) @[Mux.scala 27:72] + node _T_1267 = or(_T_1266, _T_1211) @[Mux.scala 27:72] + node _T_1268 = or(_T_1267, _T_1212) @[Mux.scala 27:72] + node _T_1269 = or(_T_1268, _T_1213) @[Mux.scala 27:72] + node _T_1270 = or(_T_1269, _T_1214) @[Mux.scala 27:72] + node _T_1271 = or(_T_1270, _T_1215) @[Mux.scala 27:72] + node _T_1272 = or(_T_1271, _T_1216) @[Mux.scala 27:72] + node _T_1273 = or(_T_1272, _T_1217) @[Mux.scala 27:72] + node _T_1274 = or(_T_1273, _T_1218) @[Mux.scala 27:72] + node _T_1275 = or(_T_1274, _T_1219) @[Mux.scala 27:72] + node _T_1276 = or(_T_1275, _T_1220) @[Mux.scala 27:72] + node _T_1277 = or(_T_1276, _T_1221) @[Mux.scala 27:72] + node _T_1278 = or(_T_1277, _T_1222) @[Mux.scala 27:72] + node _T_1279 = or(_T_1278, _T_1223) @[Mux.scala 27:72] + node _T_1280 = or(_T_1279, _T_1224) @[Mux.scala 27:72] + node _T_1281 = or(_T_1280, _T_1225) @[Mux.scala 27:72] + node _T_1282 = or(_T_1281, _T_1226) @[Mux.scala 27:72] + node _T_1283 = or(_T_1282, _T_1227) @[Mux.scala 27:72] + node _T_1284 = or(_T_1283, _T_1228) @[Mux.scala 27:72] + node _T_1285 = or(_T_1284, _T_1229) @[Mux.scala 27:72] + node _T_1286 = or(_T_1285, _T_1230) @[Mux.scala 27:72] + node _T_1287 = or(_T_1286, _T_1231) @[Mux.scala 27:72] + node _T_1288 = or(_T_1287, _T_1232) @[Mux.scala 27:72] + node _T_1289 = or(_T_1288, _T_1233) @[Mux.scala 27:72] + node _T_1290 = or(_T_1289, _T_1234) @[Mux.scala 27:72] + node _T_1291 = or(_T_1290, _T_1235) @[Mux.scala 27:72] + node _T_1292 = or(_T_1291, _T_1236) @[Mux.scala 27:72] + node _T_1293 = or(_T_1292, _T_1237) @[Mux.scala 27:72] + node _T_1294 = or(_T_1293, _T_1238) @[Mux.scala 27:72] + node _T_1295 = or(_T_1294, _T_1239) @[Mux.scala 27:72] + node _T_1296 = or(_T_1295, _T_1240) @[Mux.scala 27:72] + node _T_1297 = or(_T_1296, _T_1241) @[Mux.scala 27:72] + node _T_1298 = or(_T_1297, _T_1242) @[Mux.scala 27:72] + node _T_1299 = or(_T_1298, _T_1243) @[Mux.scala 27:72] + node _T_1300 = or(_T_1299, _T_1244) @[Mux.scala 27:72] + node _T_1301 = or(_T_1300, _T_1245) @[Mux.scala 27:72] + node _T_1302 = or(_T_1301, _T_1246) @[Mux.scala 27:72] + node _T_1303 = or(_T_1302, _T_1247) @[Mux.scala 27:72] + node _T_1304 = or(_T_1303, _T_1248) @[Mux.scala 27:72] + node _T_1305 = or(_T_1304, _T_1249) @[Mux.scala 27:72] + wire _T_1306 : UInt<1> @[Mux.scala 27:72] + _T_1306 <= _T_1305 @[Mux.scala 27:72] + node _T_1307 = and(_T_1025, _T_1306) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[0] <= _T_1307 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1308 = bits(mcountinhibit, 4, 4) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1309 = not(_T_1308) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1310 = eq(mhpme_vec[1], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1311 = bits(_T_1310, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1312 = eq(mhpme_vec[1], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1313 = bits(_T_1312, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1314 = eq(mhpme_vec[1], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1315 = bits(_T_1314, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1316 = eq(mhpme_vec[1], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1317 = bits(_T_1316, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1318 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1319 = and(io.tlu_i0_commit_cmt, _T_1318) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1320 = eq(mhpme_vec[1], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1321 = bits(_T_1320, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1322 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1323 = and(io.tlu_i0_commit_cmt, _T_1322) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1324 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1325 = and(_T_1323, _T_1324) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1326 = eq(mhpme_vec[1], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1327 = bits(_T_1326, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1328 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1329 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1330 = and(_T_1328, _T_1329) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1331 = eq(mhpme_vec[1], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1332 = bits(_T_1331, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1333 = eq(mhpme_vec[1], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1334 = bits(_T_1333, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1335 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1336 = bits(_T_1335, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1337 = eq(mhpme_vec[1], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1338 = bits(_T_1337, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1339 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1340 = eq(mhpme_vec[1], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1341 = bits(_T_1340, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1342 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1343 = eq(mhpme_vec[1], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1344 = bits(_T_1343, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1345 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1346 = eq(mhpme_vec[1], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1347 = bits(_T_1346, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1348 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1349 = eq(mhpme_vec[1], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1350 = bits(_T_1349, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1351 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1352 = and(_T_1351, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1353 = eq(mhpme_vec[1], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1354 = bits(_T_1353, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1355 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1356 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1357 = and(_T_1355, _T_1356) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1358 = eq(mhpme_vec[1], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1359 = bits(_T_1358, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1360 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1361 = eq(mhpme_vec[1], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1362 = bits(_T_1361, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1363 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1364 = eq(mhpme_vec[1], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1365 = bits(_T_1364, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1366 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1367 = eq(mhpme_vec[1], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1368 = bits(_T_1367, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1369 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1370 = eq(mhpme_vec[1], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1371 = bits(_T_1370, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1372 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1373 = eq(mhpme_vec[1], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1374 = bits(_T_1373, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1375 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1376 = eq(mhpme_vec[1], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1377 = bits(_T_1376, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1378 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1379 = eq(mhpme_vec[1], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1380 = bits(_T_1379, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1381 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1382 = eq(mhpme_vec[1], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1383 = bits(_T_1382, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1384 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1385 = eq(mhpme_vec[1], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1386 = bits(_T_1385, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1387 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1389 = or(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1390 = eq(mhpme_vec[1], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1391 = bits(_T_1390, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1392 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1393 = eq(mhpme_vec[1], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1394 = bits(_T_1393, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1395 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1396 = eq(mhpme_vec[1], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1397 = bits(_T_1396, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1398 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1399 = eq(mhpme_vec[1], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1400 = bits(_T_1399, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1401 = eq(mhpme_vec[1], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1402 = bits(_T_1401, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1403 = eq(mhpme_vec[1], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1404 = bits(_T_1403, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1405 = eq(mhpme_vec[1], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1406 = bits(_T_1405, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1407 = eq(mhpme_vec[1], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1408 = bits(_T_1407, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1409 = eq(mhpme_vec[1], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1410 = bits(_T_1409, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1411 = eq(mhpme_vec[1], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1412 = bits(_T_1411, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1413 = eq(mhpme_vec[1], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1414 = bits(_T_1413, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1415 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1416 = or(_T_1415, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1417 = eq(mhpme_vec[1], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1418 = bits(_T_1417, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1419 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1420 = or(_T_1419, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1421 = eq(mhpme_vec[1], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1422 = bits(_T_1421, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1423 = eq(mhpme_vec[1], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1424 = bits(_T_1423, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1425 = eq(mhpme_vec[1], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1426 = bits(_T_1425, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1427 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1428 = and(_T_1427, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1429 = eq(mhpme_vec[1], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1430 = bits(_T_1429, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1431 = eq(mhpme_vec[1], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1432 = bits(_T_1431, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1433 = eq(mhpme_vec[1], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1434 = bits(_T_1433, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1435 = eq(mhpme_vec[1], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1436 = bits(_T_1435, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1437 = eq(mhpme_vec[1], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1438 = bits(_T_1437, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1439 = eq(mhpme_vec[1], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1440 = bits(_T_1439, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1441 = eq(mhpme_vec[1], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1442 = bits(_T_1441, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1443 = eq(mhpme_vec[1], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1444 = bits(_T_1443, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1445 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1446 = bits(_T_1445, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1447 = not(_T_1446) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1448 = eq(mhpme_vec[1], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1449 = bits(_T_1448, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1450 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1451 = bits(_T_1450, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1452 = not(_T_1451) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1453 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1454 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1455 = and(_T_1453, _T_1454) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1456 = orr(_T_1455) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1457 = and(_T_1452, _T_1456) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1458 = eq(mhpme_vec[1], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1459 = bits(_T_1458, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1460 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1461 = eq(mhpme_vec[1], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1462 = bits(_T_1461, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1463 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1464 = eq(mhpme_vec[1], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1465 = bits(_T_1464, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1466 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1467 = eq(mhpme_vec[1], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1468 = bits(_T_1467, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1469 = eq(mhpme_vec[1], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1470 = bits(_T_1469, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1471 = eq(mhpme_vec[1], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1472 = bits(_T_1471, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1473 = eq(mhpme_vec[1], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1474 = bits(_T_1473, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1475 = eq(mhpme_vec[1], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1476 = bits(_T_1475, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1477 = mux(_T_1311, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1478 = mux(_T_1313, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1479 = mux(_T_1315, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1480 = mux(_T_1317, _T_1319, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1481 = mux(_T_1321, _T_1325, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1482 = mux(_T_1327, _T_1330, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1483 = mux(_T_1332, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1484 = mux(_T_1334, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1485 = mux(_T_1336, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1486 = mux(_T_1338, _T_1339, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1487 = mux(_T_1341, _T_1342, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1488 = mux(_T_1344, _T_1345, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1489 = mux(_T_1347, _T_1348, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1490 = mux(_T_1350, _T_1352, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1491 = mux(_T_1354, _T_1357, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1492 = mux(_T_1359, _T_1360, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1493 = mux(_T_1362, _T_1363, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1494 = mux(_T_1365, _T_1366, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1495 = mux(_T_1368, _T_1369, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1496 = mux(_T_1371, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1497 = mux(_T_1374, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1498 = mux(_T_1377, _T_1378, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1499 = mux(_T_1380, _T_1381, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1500 = mux(_T_1383, _T_1384, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1501 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1502 = mux(_T_1391, _T_1392, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1503 = mux(_T_1394, _T_1395, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1504 = mux(_T_1397, _T_1398, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1505 = mux(_T_1400, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1506 = mux(_T_1402, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1507 = mux(_T_1404, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1508 = mux(_T_1406, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1509 = mux(_T_1408, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1510 = mux(_T_1410, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1511 = mux(_T_1412, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1512 = mux(_T_1414, _T_1416, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1513 = mux(_T_1418, _T_1420, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1514 = mux(_T_1422, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1515 = mux(_T_1424, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1516 = mux(_T_1426, _T_1428, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1517 = mux(_T_1430, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1518 = mux(_T_1432, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1519 = mux(_T_1434, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1520 = mux(_T_1436, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1521 = mux(_T_1438, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1522 = mux(_T_1440, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1523 = mux(_T_1442, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1524 = mux(_T_1444, _T_1447, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1525 = mux(_T_1449, _T_1457, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1526 = mux(_T_1459, _T_1460, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1527 = mux(_T_1462, _T_1463, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1528 = mux(_T_1465, _T_1466, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1529 = mux(_T_1468, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1530 = mux(_T_1470, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1531 = mux(_T_1472, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1532 = mux(_T_1474, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1533 = mux(_T_1476, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1534 = or(_T_1477, _T_1478) @[Mux.scala 27:72] + node _T_1535 = or(_T_1534, _T_1479) @[Mux.scala 27:72] + node _T_1536 = or(_T_1535, _T_1480) @[Mux.scala 27:72] + node _T_1537 = or(_T_1536, _T_1481) @[Mux.scala 27:72] + node _T_1538 = or(_T_1537, _T_1482) @[Mux.scala 27:72] + node _T_1539 = or(_T_1538, _T_1483) @[Mux.scala 27:72] + node _T_1540 = or(_T_1539, _T_1484) @[Mux.scala 27:72] + node _T_1541 = or(_T_1540, _T_1485) @[Mux.scala 27:72] + node _T_1542 = or(_T_1541, _T_1486) @[Mux.scala 27:72] + node _T_1543 = or(_T_1542, _T_1487) @[Mux.scala 27:72] + node _T_1544 = or(_T_1543, _T_1488) @[Mux.scala 27:72] + node _T_1545 = or(_T_1544, _T_1489) @[Mux.scala 27:72] + node _T_1546 = or(_T_1545, _T_1490) @[Mux.scala 27:72] + node _T_1547 = or(_T_1546, _T_1491) @[Mux.scala 27:72] + node _T_1548 = or(_T_1547, _T_1492) @[Mux.scala 27:72] + node _T_1549 = or(_T_1548, _T_1493) @[Mux.scala 27:72] + node _T_1550 = or(_T_1549, _T_1494) @[Mux.scala 27:72] + node _T_1551 = or(_T_1550, _T_1495) @[Mux.scala 27:72] + node _T_1552 = or(_T_1551, _T_1496) @[Mux.scala 27:72] + node _T_1553 = or(_T_1552, _T_1497) @[Mux.scala 27:72] + node _T_1554 = or(_T_1553, _T_1498) @[Mux.scala 27:72] + node _T_1555 = or(_T_1554, _T_1499) @[Mux.scala 27:72] + node _T_1556 = or(_T_1555, _T_1500) @[Mux.scala 27:72] + node _T_1557 = or(_T_1556, _T_1501) @[Mux.scala 27:72] + node _T_1558 = or(_T_1557, _T_1502) @[Mux.scala 27:72] + node _T_1559 = or(_T_1558, _T_1503) @[Mux.scala 27:72] + node _T_1560 = or(_T_1559, _T_1504) @[Mux.scala 27:72] + node _T_1561 = or(_T_1560, _T_1505) @[Mux.scala 27:72] + node _T_1562 = or(_T_1561, _T_1506) @[Mux.scala 27:72] + node _T_1563 = or(_T_1562, _T_1507) @[Mux.scala 27:72] + node _T_1564 = or(_T_1563, _T_1508) @[Mux.scala 27:72] + node _T_1565 = or(_T_1564, _T_1509) @[Mux.scala 27:72] + node _T_1566 = or(_T_1565, _T_1510) @[Mux.scala 27:72] + node _T_1567 = or(_T_1566, _T_1511) @[Mux.scala 27:72] + node _T_1568 = or(_T_1567, _T_1512) @[Mux.scala 27:72] + node _T_1569 = or(_T_1568, _T_1513) @[Mux.scala 27:72] + node _T_1570 = or(_T_1569, _T_1514) @[Mux.scala 27:72] + node _T_1571 = or(_T_1570, _T_1515) @[Mux.scala 27:72] + node _T_1572 = or(_T_1571, _T_1516) @[Mux.scala 27:72] + node _T_1573 = or(_T_1572, _T_1517) @[Mux.scala 27:72] + node _T_1574 = or(_T_1573, _T_1518) @[Mux.scala 27:72] + node _T_1575 = or(_T_1574, _T_1519) @[Mux.scala 27:72] + node _T_1576 = or(_T_1575, _T_1520) @[Mux.scala 27:72] + node _T_1577 = or(_T_1576, _T_1521) @[Mux.scala 27:72] + node _T_1578 = or(_T_1577, _T_1522) @[Mux.scala 27:72] + node _T_1579 = or(_T_1578, _T_1523) @[Mux.scala 27:72] + node _T_1580 = or(_T_1579, _T_1524) @[Mux.scala 27:72] + node _T_1581 = or(_T_1580, _T_1525) @[Mux.scala 27:72] + node _T_1582 = or(_T_1581, _T_1526) @[Mux.scala 27:72] + node _T_1583 = or(_T_1582, _T_1527) @[Mux.scala 27:72] + node _T_1584 = or(_T_1583, _T_1528) @[Mux.scala 27:72] + node _T_1585 = or(_T_1584, _T_1529) @[Mux.scala 27:72] + node _T_1586 = or(_T_1585, _T_1530) @[Mux.scala 27:72] + node _T_1587 = or(_T_1586, _T_1531) @[Mux.scala 27:72] + node _T_1588 = or(_T_1587, _T_1532) @[Mux.scala 27:72] + node _T_1589 = or(_T_1588, _T_1533) @[Mux.scala 27:72] + wire _T_1590 : UInt<1> @[Mux.scala 27:72] + _T_1590 <= _T_1589 @[Mux.scala 27:72] + node _T_1591 = and(_T_1309, _T_1590) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[1] <= _T_1591 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1592 = bits(mcountinhibit, 5, 5) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1593 = not(_T_1592) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1594 = eq(mhpme_vec[2], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1595 = bits(_T_1594, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1596 = eq(mhpme_vec[2], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1597 = bits(_T_1596, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1598 = eq(mhpme_vec[2], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1599 = bits(_T_1598, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1600 = eq(mhpme_vec[2], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1601 = bits(_T_1600, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1602 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1603 = and(io.tlu_i0_commit_cmt, _T_1602) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1604 = eq(mhpme_vec[2], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1605 = bits(_T_1604, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1606 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1607 = and(io.tlu_i0_commit_cmt, _T_1606) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1608 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1609 = and(_T_1607, _T_1608) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1610 = eq(mhpme_vec[2], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1611 = bits(_T_1610, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1612 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1613 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1614 = and(_T_1612, _T_1613) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1615 = eq(mhpme_vec[2], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1616 = bits(_T_1615, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1617 = eq(mhpme_vec[2], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1618 = bits(_T_1617, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1619 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1620 = bits(_T_1619, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1621 = eq(mhpme_vec[2], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1622 = bits(_T_1621, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1623 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1624 = eq(mhpme_vec[2], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1625 = bits(_T_1624, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1626 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1627 = eq(mhpme_vec[2], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1628 = bits(_T_1627, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1629 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1630 = eq(mhpme_vec[2], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1631 = bits(_T_1630, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1632 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1633 = eq(mhpme_vec[2], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1634 = bits(_T_1633, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1635 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1636 = and(_T_1635, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1637 = eq(mhpme_vec[2], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1638 = bits(_T_1637, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1639 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1640 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1641 = and(_T_1639, _T_1640) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1642 = eq(mhpme_vec[2], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1643 = bits(_T_1642, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1644 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1645 = eq(mhpme_vec[2], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1646 = bits(_T_1645, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1647 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1648 = eq(mhpme_vec[2], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1649 = bits(_T_1648, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1650 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1651 = eq(mhpme_vec[2], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1652 = bits(_T_1651, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1653 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1654 = eq(mhpme_vec[2], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1655 = bits(_T_1654, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1656 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1657 = eq(mhpme_vec[2], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1658 = bits(_T_1657, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1659 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1660 = eq(mhpme_vec[2], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1661 = bits(_T_1660, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1662 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1663 = eq(mhpme_vec[2], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1664 = bits(_T_1663, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1665 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1666 = eq(mhpme_vec[2], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1667 = bits(_T_1666, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1668 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1669 = eq(mhpme_vec[2], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1670 = bits(_T_1669, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1671 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1672 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1673 = or(_T_1671, _T_1672) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1674 = eq(mhpme_vec[2], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1675 = bits(_T_1674, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1676 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1677 = eq(mhpme_vec[2], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1678 = bits(_T_1677, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1679 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1680 = eq(mhpme_vec[2], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1681 = bits(_T_1680, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1682 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1683 = eq(mhpme_vec[2], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1684 = bits(_T_1683, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1685 = eq(mhpme_vec[2], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1686 = bits(_T_1685, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1687 = eq(mhpme_vec[2], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1688 = bits(_T_1687, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1689 = eq(mhpme_vec[2], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1690 = bits(_T_1689, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1691 = eq(mhpme_vec[2], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1692 = bits(_T_1691, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1693 = eq(mhpme_vec[2], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1694 = bits(_T_1693, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1695 = eq(mhpme_vec[2], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1696 = bits(_T_1695, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1697 = eq(mhpme_vec[2], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1698 = bits(_T_1697, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1699 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1700 = or(_T_1699, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1701 = eq(mhpme_vec[2], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1702 = bits(_T_1701, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1703 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1704 = or(_T_1703, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1705 = eq(mhpme_vec[2], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1706 = bits(_T_1705, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1707 = eq(mhpme_vec[2], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1708 = bits(_T_1707, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1709 = eq(mhpme_vec[2], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1710 = bits(_T_1709, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1711 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1712 = and(_T_1711, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1713 = eq(mhpme_vec[2], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1714 = bits(_T_1713, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1715 = eq(mhpme_vec[2], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_1716 = bits(_T_1715, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_1717 = eq(mhpme_vec[2], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_1718 = bits(_T_1717, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_1719 = eq(mhpme_vec[2], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_1720 = bits(_T_1719, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_1721 = eq(mhpme_vec[2], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_1722 = bits(_T_1721, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_1723 = eq(mhpme_vec[2], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_1724 = bits(_T_1723, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_1725 = eq(mhpme_vec[2], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_1726 = bits(_T_1725, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_1727 = eq(mhpme_vec[2], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_1728 = bits(_T_1727, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_1729 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1730 = bits(_T_1729, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_1731 = not(_T_1730) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_1732 = eq(mhpme_vec[2], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_1733 = bits(_T_1732, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_1734 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1735 = bits(_T_1734, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_1736 = not(_T_1735) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_1737 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_1738 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_1739 = and(_T_1737, _T_1738) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_1740 = orr(_T_1739) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_1741 = and(_T_1736, _T_1740) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_1742 = eq(mhpme_vec[2], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_1743 = bits(_T_1742, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_1744 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_1745 = eq(mhpme_vec[2], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_1746 = bits(_T_1745, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_1747 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_1748 = eq(mhpme_vec[2], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_1749 = bits(_T_1748, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_1750 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_1751 = eq(mhpme_vec[2], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_1752 = bits(_T_1751, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_1753 = eq(mhpme_vec[2], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_1754 = bits(_T_1753, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_1755 = eq(mhpme_vec[2], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_1756 = bits(_T_1755, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_1757 = eq(mhpme_vec[2], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_1758 = bits(_T_1757, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_1759 = eq(mhpme_vec[2], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_1760 = bits(_T_1759, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_1761 = mux(_T_1595, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1762 = mux(_T_1597, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1763 = mux(_T_1599, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1764 = mux(_T_1601, _T_1603, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1765 = mux(_T_1605, _T_1609, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1766 = mux(_T_1611, _T_1614, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1767 = mux(_T_1616, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1768 = mux(_T_1618, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1769 = mux(_T_1620, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1770 = mux(_T_1622, _T_1623, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1771 = mux(_T_1625, _T_1626, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1772 = mux(_T_1628, _T_1629, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1773 = mux(_T_1631, _T_1632, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1774 = mux(_T_1634, _T_1636, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1775 = mux(_T_1638, _T_1641, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1776 = mux(_T_1643, _T_1644, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1777 = mux(_T_1646, _T_1647, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1778 = mux(_T_1649, _T_1650, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1779 = mux(_T_1652, _T_1653, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1780 = mux(_T_1655, _T_1656, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1781 = mux(_T_1658, _T_1659, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1782 = mux(_T_1661, _T_1662, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1783 = mux(_T_1664, _T_1665, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1784 = mux(_T_1667, _T_1668, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1785 = mux(_T_1670, _T_1673, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1786 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1787 = mux(_T_1678, _T_1679, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1788 = mux(_T_1681, _T_1682, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1789 = mux(_T_1684, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1790 = mux(_T_1686, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1791 = mux(_T_1688, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1792 = mux(_T_1690, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1793 = mux(_T_1692, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1794 = mux(_T_1694, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1795 = mux(_T_1696, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1796 = mux(_T_1698, _T_1700, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1797 = mux(_T_1702, _T_1704, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1798 = mux(_T_1706, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1799 = mux(_T_1708, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1800 = mux(_T_1710, _T_1712, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1801 = mux(_T_1714, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1802 = mux(_T_1716, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1803 = mux(_T_1718, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1804 = mux(_T_1720, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1805 = mux(_T_1722, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1806 = mux(_T_1724, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1807 = mux(_T_1726, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1808 = mux(_T_1728, _T_1731, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1809 = mux(_T_1733, _T_1741, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1810 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1811 = mux(_T_1746, _T_1747, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1812 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1813 = mux(_T_1752, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1814 = mux(_T_1754, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1815 = mux(_T_1756, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1816 = mux(_T_1758, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1817 = mux(_T_1760, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1818 = or(_T_1761, _T_1762) @[Mux.scala 27:72] + node _T_1819 = or(_T_1818, _T_1763) @[Mux.scala 27:72] + node _T_1820 = or(_T_1819, _T_1764) @[Mux.scala 27:72] + node _T_1821 = or(_T_1820, _T_1765) @[Mux.scala 27:72] + node _T_1822 = or(_T_1821, _T_1766) @[Mux.scala 27:72] + node _T_1823 = or(_T_1822, _T_1767) @[Mux.scala 27:72] + node _T_1824 = or(_T_1823, _T_1768) @[Mux.scala 27:72] + node _T_1825 = or(_T_1824, _T_1769) @[Mux.scala 27:72] + node _T_1826 = or(_T_1825, _T_1770) @[Mux.scala 27:72] + node _T_1827 = or(_T_1826, _T_1771) @[Mux.scala 27:72] + node _T_1828 = or(_T_1827, _T_1772) @[Mux.scala 27:72] + node _T_1829 = or(_T_1828, _T_1773) @[Mux.scala 27:72] + node _T_1830 = or(_T_1829, _T_1774) @[Mux.scala 27:72] + node _T_1831 = or(_T_1830, _T_1775) @[Mux.scala 27:72] + node _T_1832 = or(_T_1831, _T_1776) @[Mux.scala 27:72] + node _T_1833 = or(_T_1832, _T_1777) @[Mux.scala 27:72] + node _T_1834 = or(_T_1833, _T_1778) @[Mux.scala 27:72] + node _T_1835 = or(_T_1834, _T_1779) @[Mux.scala 27:72] + node _T_1836 = or(_T_1835, _T_1780) @[Mux.scala 27:72] + node _T_1837 = or(_T_1836, _T_1781) @[Mux.scala 27:72] + node _T_1838 = or(_T_1837, _T_1782) @[Mux.scala 27:72] + node _T_1839 = or(_T_1838, _T_1783) @[Mux.scala 27:72] + node _T_1840 = or(_T_1839, _T_1784) @[Mux.scala 27:72] + node _T_1841 = or(_T_1840, _T_1785) @[Mux.scala 27:72] + node _T_1842 = or(_T_1841, _T_1786) @[Mux.scala 27:72] + node _T_1843 = or(_T_1842, _T_1787) @[Mux.scala 27:72] + node _T_1844 = or(_T_1843, _T_1788) @[Mux.scala 27:72] + node _T_1845 = or(_T_1844, _T_1789) @[Mux.scala 27:72] + node _T_1846 = or(_T_1845, _T_1790) @[Mux.scala 27:72] + node _T_1847 = or(_T_1846, _T_1791) @[Mux.scala 27:72] + node _T_1848 = or(_T_1847, _T_1792) @[Mux.scala 27:72] + node _T_1849 = or(_T_1848, _T_1793) @[Mux.scala 27:72] + node _T_1850 = or(_T_1849, _T_1794) @[Mux.scala 27:72] + node _T_1851 = or(_T_1850, _T_1795) @[Mux.scala 27:72] + node _T_1852 = or(_T_1851, _T_1796) @[Mux.scala 27:72] + node _T_1853 = or(_T_1852, _T_1797) @[Mux.scala 27:72] + node _T_1854 = or(_T_1853, _T_1798) @[Mux.scala 27:72] + node _T_1855 = or(_T_1854, _T_1799) @[Mux.scala 27:72] + node _T_1856 = or(_T_1855, _T_1800) @[Mux.scala 27:72] + node _T_1857 = or(_T_1856, _T_1801) @[Mux.scala 27:72] + node _T_1858 = or(_T_1857, _T_1802) @[Mux.scala 27:72] + node _T_1859 = or(_T_1858, _T_1803) @[Mux.scala 27:72] + node _T_1860 = or(_T_1859, _T_1804) @[Mux.scala 27:72] + node _T_1861 = or(_T_1860, _T_1805) @[Mux.scala 27:72] + node _T_1862 = or(_T_1861, _T_1806) @[Mux.scala 27:72] + node _T_1863 = or(_T_1862, _T_1807) @[Mux.scala 27:72] + node _T_1864 = or(_T_1863, _T_1808) @[Mux.scala 27:72] + node _T_1865 = or(_T_1864, _T_1809) @[Mux.scala 27:72] + node _T_1866 = or(_T_1865, _T_1810) @[Mux.scala 27:72] + node _T_1867 = or(_T_1866, _T_1811) @[Mux.scala 27:72] + node _T_1868 = or(_T_1867, _T_1812) @[Mux.scala 27:72] + node _T_1869 = or(_T_1868, _T_1813) @[Mux.scala 27:72] + node _T_1870 = or(_T_1869, _T_1814) @[Mux.scala 27:72] + node _T_1871 = or(_T_1870, _T_1815) @[Mux.scala 27:72] + node _T_1872 = or(_T_1871, _T_1816) @[Mux.scala 27:72] + node _T_1873 = or(_T_1872, _T_1817) @[Mux.scala 27:72] + wire _T_1874 : UInt<1> @[Mux.scala 27:72] + _T_1874 <= _T_1873 @[Mux.scala 27:72] + node _T_1875 = and(_T_1593, _T_1874) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[2] <= _T_1875 @[el2_dec_tlu_ctl.scala 2354:19] + node _T_1876 = bits(mcountinhibit, 6, 6) @[el2_dec_tlu_ctl.scala 2354:38] + node _T_1877 = not(_T_1876) @[el2_dec_tlu_ctl.scala 2354:24] + node _T_1878 = eq(mhpme_vec[3], UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 2355:34] + node _T_1879 = bits(_T_1878, 0, 0) @[el2_dec_tlu_ctl.scala 2355:62] + node _T_1880 = eq(mhpme_vec[3], UInt<2>("h02")) @[el2_dec_tlu_ctl.scala 2356:34] + node _T_1881 = bits(_T_1880, 0, 0) @[el2_dec_tlu_ctl.scala 2356:62] + node _T_1882 = eq(mhpme_vec[3], UInt<2>("h03")) @[el2_dec_tlu_ctl.scala 2357:34] + node _T_1883 = bits(_T_1882, 0, 0) @[el2_dec_tlu_ctl.scala 2357:62] + node _T_1884 = eq(mhpme_vec[3], UInt<3>("h04")) @[el2_dec_tlu_ctl.scala 2358:34] + node _T_1885 = bits(_T_1884, 0, 0) @[el2_dec_tlu_ctl.scala 2358:62] + node _T_1886 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2358:96] + node _T_1887 = and(io.tlu_i0_commit_cmt, _T_1886) @[el2_dec_tlu_ctl.scala 2358:94] + node _T_1888 = eq(mhpme_vec[3], UInt<3>("h05")) @[el2_dec_tlu_ctl.scala 2359:34] + node _T_1889 = bits(_T_1888, 0, 0) @[el2_dec_tlu_ctl.scala 2359:62] + node _T_1890 = not(io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2359:96] + node _T_1891 = and(io.tlu_i0_commit_cmt, _T_1890) @[el2_dec_tlu_ctl.scala 2359:94] + node _T_1892 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2359:117] + node _T_1893 = and(_T_1891, _T_1892) @[el2_dec_tlu_ctl.scala 2359:115] + node _T_1894 = eq(mhpme_vec[3], UInt<3>("h06")) @[el2_dec_tlu_ctl.scala 2360:34] + node _T_1895 = bits(_T_1894, 0, 0) @[el2_dec_tlu_ctl.scala 2360:62] + node _T_1896 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[el2_dec_tlu_ctl.scala 2360:94] + node _T_1897 = not(io.illegal_r) @[el2_dec_tlu_ctl.scala 2360:117] + node _T_1898 = and(_T_1896, _T_1897) @[el2_dec_tlu_ctl.scala 2360:115] + node _T_1899 = eq(mhpme_vec[3], UInt<3>("h07")) @[el2_dec_tlu_ctl.scala 2361:34] + node _T_1900 = bits(_T_1899, 0, 0) @[el2_dec_tlu_ctl.scala 2361:62] + node _T_1901 = eq(mhpme_vec[3], UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2362:34] + node _T_1902 = bits(_T_1901, 0, 0) @[el2_dec_tlu_ctl.scala 2362:62] + node _T_1903 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2363:34] + node _T_1904 = bits(_T_1903, 0, 0) @[el2_dec_tlu_ctl.scala 2363:62] + node _T_1905 = eq(mhpme_vec[3], UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2364:34] + node _T_1906 = bits(_T_1905, 0, 0) @[el2_dec_tlu_ctl.scala 2364:62] + node _T_1907 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[el2_dec_tlu_ctl.scala 2364:91] + node _T_1908 = eq(mhpme_vec[3], UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2365:34] + node _T_1909 = bits(_T_1908, 0, 0) @[el2_dec_tlu_ctl.scala 2365:62] + node _T_1910 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2365:105] + node _T_1911 = eq(mhpme_vec[3], UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2366:34] + node _T_1912 = bits(_T_1911, 0, 0) @[el2_dec_tlu_ctl.scala 2366:62] + node _T_1913 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2366:91] + node _T_1914 = eq(mhpme_vec[3], UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2367:34] + node _T_1915 = bits(_T_1914, 0, 0) @[el2_dec_tlu_ctl.scala 2367:62] + node _T_1916 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2367:91] + node _T_1917 = eq(mhpme_vec[3], UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2368:34] + node _T_1918 = bits(_T_1917, 0, 0) @[el2_dec_tlu_ctl.scala 2368:62] + node _T_1919 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[el2_dec_tlu_ctl.scala 2368:91] + node _T_1920 = and(_T_1919, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[el2_dec_tlu_ctl.scala 2368:100] + node _T_1921 = eq(mhpme_vec[3], UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2369:34] + node _T_1922 = bits(_T_1921, 0, 0) @[el2_dec_tlu_ctl.scala 2369:62] + node _T_1923 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[el2_dec_tlu_ctl.scala 2369:91] + node _T_1924 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[el2_dec_tlu_ctl.scala 2369:142] + node _T_1925 = and(_T_1923, _T_1924) @[el2_dec_tlu_ctl.scala 2369:101] + node _T_1926 = eq(mhpme_vec[3], UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2370:34] + node _T_1927 = bits(_T_1926, 0, 0) @[el2_dec_tlu_ctl.scala 2370:59] + node _T_1928 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[el2_dec_tlu_ctl.scala 2370:89] + node _T_1929 = eq(mhpme_vec[3], UInt<5>("h010")) @[el2_dec_tlu_ctl.scala 2371:34] + node _T_1930 = bits(_T_1929, 0, 0) @[el2_dec_tlu_ctl.scala 2371:59] + node _T_1931 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[el2_dec_tlu_ctl.scala 2371:89] + node _T_1932 = eq(mhpme_vec[3], UInt<5>("h012")) @[el2_dec_tlu_ctl.scala 2372:34] + node _T_1933 = bits(_T_1932, 0, 0) @[el2_dec_tlu_ctl.scala 2372:59] + node _T_1934 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[el2_dec_tlu_ctl.scala 2372:89] + node _T_1935 = eq(mhpme_vec[3], UInt<5>("h011")) @[el2_dec_tlu_ctl.scala 2373:34] + node _T_1936 = bits(_T_1935, 0, 0) @[el2_dec_tlu_ctl.scala 2373:59] + node _T_1937 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[el2_dec_tlu_ctl.scala 2373:89] + node _T_1938 = eq(mhpme_vec[3], UInt<5>("h013")) @[el2_dec_tlu_ctl.scala 2374:34] + node _T_1939 = bits(_T_1938, 0, 0) @[el2_dec_tlu_ctl.scala 2374:59] + node _T_1940 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 2374:89] + node _T_1941 = eq(mhpme_vec[3], UInt<5>("h014")) @[el2_dec_tlu_ctl.scala 2375:34] + node _T_1942 = bits(_T_1941, 0, 0) @[el2_dec_tlu_ctl.scala 2375:59] + node _T_1943 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 2375:89] + node _T_1944 = eq(mhpme_vec[3], UInt<5>("h015")) @[el2_dec_tlu_ctl.scala 2376:34] + node _T_1945 = bits(_T_1944, 0, 0) @[el2_dec_tlu_ctl.scala 2376:59] + node _T_1946 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[el2_dec_tlu_ctl.scala 2376:89] + node _T_1947 = eq(mhpme_vec[3], UInt<5>("h016")) @[el2_dec_tlu_ctl.scala 2377:34] + node _T_1948 = bits(_T_1947, 0, 0) @[el2_dec_tlu_ctl.scala 2377:59] + node _T_1949 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[el2_dec_tlu_ctl.scala 2377:89] + node _T_1950 = eq(mhpme_vec[3], UInt<5>("h017")) @[el2_dec_tlu_ctl.scala 2378:34] + node _T_1951 = bits(_T_1950, 0, 0) @[el2_dec_tlu_ctl.scala 2378:59] + node _T_1952 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 2378:89] + node _T_1953 = eq(mhpme_vec[3], UInt<5>("h018")) @[el2_dec_tlu_ctl.scala 2379:34] + node _T_1954 = bits(_T_1953, 0, 0) @[el2_dec_tlu_ctl.scala 2379:59] + node _T_1955 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[el2_dec_tlu_ctl.scala 2379:89] + node _T_1956 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[el2_dec_tlu_ctl.scala 2379:122] + node _T_1957 = or(_T_1955, _T_1956) @[el2_dec_tlu_ctl.scala 2379:101] + node _T_1958 = eq(mhpme_vec[3], UInt<5>("h019")) @[el2_dec_tlu_ctl.scala 2380:34] + node _T_1959 = bits(_T_1958, 0, 0) @[el2_dec_tlu_ctl.scala 2380:62] + node _T_1960 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2380:95] + node _T_1961 = eq(mhpme_vec[3], UInt<5>("h01a")) @[el2_dec_tlu_ctl.scala 2381:34] + node _T_1962 = bits(_T_1961, 0, 0) @[el2_dec_tlu_ctl.scala 2381:62] + node _T_1963 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2381:97] + node _T_1964 = eq(mhpme_vec[3], UInt<5>("h01b")) @[el2_dec_tlu_ctl.scala 2382:34] + node _T_1965 = bits(_T_1964, 0, 0) @[el2_dec_tlu_ctl.scala 2382:62] + node _T_1966 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[el2_dec_tlu_ctl.scala 2382:110] + node _T_1967 = eq(mhpme_vec[3], UInt<5>("h01c")) @[el2_dec_tlu_ctl.scala 2383:34] + node _T_1968 = bits(_T_1967, 0, 0) @[el2_dec_tlu_ctl.scala 2383:62] + node _T_1969 = eq(mhpme_vec[3], UInt<5>("h01e")) @[el2_dec_tlu_ctl.scala 2384:34] + node _T_1970 = bits(_T_1969, 0, 0) @[el2_dec_tlu_ctl.scala 2384:62] + node _T_1971 = eq(mhpme_vec[3], UInt<5>("h01f")) @[el2_dec_tlu_ctl.scala 2385:34] + node _T_1972 = bits(_T_1971, 0, 0) @[el2_dec_tlu_ctl.scala 2385:62] + node _T_1973 = eq(mhpme_vec[3], UInt<6>("h020")) @[el2_dec_tlu_ctl.scala 2386:34] + node _T_1974 = bits(_T_1973, 0, 0) @[el2_dec_tlu_ctl.scala 2386:62] + node _T_1975 = eq(mhpme_vec[3], UInt<6>("h022")) @[el2_dec_tlu_ctl.scala 2387:34] + node _T_1976 = bits(_T_1975, 0, 0) @[el2_dec_tlu_ctl.scala 2387:62] + node _T_1977 = eq(mhpme_vec[3], UInt<6>("h023")) @[el2_dec_tlu_ctl.scala 2388:34] + node _T_1978 = bits(_T_1977, 0, 0) @[el2_dec_tlu_ctl.scala 2388:62] + node _T_1979 = eq(mhpme_vec[3], UInt<6>("h024")) @[el2_dec_tlu_ctl.scala 2389:34] + node _T_1980 = bits(_T_1979, 0, 0) @[el2_dec_tlu_ctl.scala 2389:62] + node _T_1981 = eq(mhpme_vec[3], UInt<6>("h025")) @[el2_dec_tlu_ctl.scala 2390:34] + node _T_1982 = bits(_T_1981, 0, 0) @[el2_dec_tlu_ctl.scala 2390:62] + node _T_1983 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 2390:98] + node _T_1984 = or(_T_1983, io.lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 2390:120] + node _T_1985 = eq(mhpme_vec[3], UInt<6>("h026")) @[el2_dec_tlu_ctl.scala 2391:34] + node _T_1986 = bits(_T_1985, 0, 0) @[el2_dec_tlu_ctl.scala 2391:62] + node _T_1987 = or(io.take_timer_int, io.take_int_timer0_int) @[el2_dec_tlu_ctl.scala 2391:92] + node _T_1988 = or(_T_1987, io.take_int_timer1_int) @[el2_dec_tlu_ctl.scala 2391:117] + node _T_1989 = eq(mhpme_vec[3], UInt<6>("h027")) @[el2_dec_tlu_ctl.scala 2392:34] + node _T_1990 = bits(_T_1989, 0, 0) @[el2_dec_tlu_ctl.scala 2392:62] + node _T_1991 = eq(mhpme_vec[3], UInt<6>("h028")) @[el2_dec_tlu_ctl.scala 2393:34] + node _T_1992 = bits(_T_1991, 0, 0) @[el2_dec_tlu_ctl.scala 2393:62] + node _T_1993 = eq(mhpme_vec[3], UInt<6>("h029")) @[el2_dec_tlu_ctl.scala 2394:34] + node _T_1994 = bits(_T_1993, 0, 0) @[el2_dec_tlu_ctl.scala 2394:62] + node _T_1995 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[el2_dec_tlu_ctl.scala 2394:97] + node _T_1996 = and(_T_1995, io.rfpc_i0_r) @[el2_dec_tlu_ctl.scala 2394:129] + node _T_1997 = eq(mhpme_vec[3], UInt<6>("h02a")) @[el2_dec_tlu_ctl.scala 2395:34] + node _T_1998 = bits(_T_1997, 0, 0) @[el2_dec_tlu_ctl.scala 2395:62] + node _T_1999 = eq(mhpme_vec[3], UInt<6>("h02b")) @[el2_dec_tlu_ctl.scala 2396:34] + node _T_2000 = bits(_T_1999, 0, 0) @[el2_dec_tlu_ctl.scala 2396:62] + node _T_2001 = eq(mhpme_vec[3], UInt<6>("h02c")) @[el2_dec_tlu_ctl.scala 2397:34] + node _T_2002 = bits(_T_2001, 0, 0) @[el2_dec_tlu_ctl.scala 2397:62] + node _T_2003 = eq(mhpme_vec[3], UInt<6>("h02d")) @[el2_dec_tlu_ctl.scala 2398:34] + node _T_2004 = bits(_T_2003, 0, 0) @[el2_dec_tlu_ctl.scala 2398:62] + node _T_2005 = eq(mhpme_vec[3], UInt<6>("h02e")) @[el2_dec_tlu_ctl.scala 2399:34] + node _T_2006 = bits(_T_2005, 0, 0) @[el2_dec_tlu_ctl.scala 2399:62] + node _T_2007 = eq(mhpme_vec[3], UInt<6>("h02f")) @[el2_dec_tlu_ctl.scala 2400:34] + node _T_2008 = bits(_T_2007, 0, 0) @[el2_dec_tlu_ctl.scala 2400:62] + node _T_2009 = eq(mhpme_vec[3], UInt<6>("h030")) @[el2_dec_tlu_ctl.scala 2401:34] + node _T_2010 = bits(_T_2009, 0, 0) @[el2_dec_tlu_ctl.scala 2401:62] + node _T_2011 = eq(mhpme_vec[3], UInt<6>("h031")) @[el2_dec_tlu_ctl.scala 2402:34] + node _T_2012 = bits(_T_2011, 0, 0) @[el2_dec_tlu_ctl.scala 2402:62] + node _T_2013 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_2014 = bits(_T_2013, 0, 0) @[el2_dec_tlu_ctl.scala 2402:84] + node _T_2015 = not(_T_2014) @[el2_dec_tlu_ctl.scala 2402:73] + node _T_2016 = eq(mhpme_vec[3], UInt<6>("h032")) @[el2_dec_tlu_ctl.scala 2403:34] + node _T_2017 = bits(_T_2016, 0, 0) @[el2_dec_tlu_ctl.scala 2403:62] + node _T_2018 = dshr(io.mstatus, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_2019 = bits(_T_2018, 0, 0) @[el2_dec_tlu_ctl.scala 2403:84] + node _T_2020 = not(_T_2019) @[el2_dec_tlu_ctl.scala 2403:73] + node _T_2021 = bits(io.mip, 5, 0) @[el2_dec_tlu_ctl.scala 2403:107] + node _T_2022 = bits(mie, 5, 0) @[el2_dec_tlu_ctl.scala 2403:118] + node _T_2023 = and(_T_2021, _T_2022) @[el2_dec_tlu_ctl.scala 2403:113] + node _T_2024 = orr(_T_2023) @[el2_dec_tlu_ctl.scala 2403:125] + node _T_2025 = and(_T_2020, _T_2024) @[el2_dec_tlu_ctl.scala 2403:98] + node _T_2026 = eq(mhpme_vec[3], UInt<6>("h036")) @[el2_dec_tlu_ctl.scala 2404:34] + node _T_2027 = bits(_T_2026, 0, 0) @[el2_dec_tlu_ctl.scala 2404:62] + node _T_2028 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[el2_dec_tlu_ctl.scala 2404:91] + node _T_2029 = eq(mhpme_vec[3], UInt<6>("h037")) @[el2_dec_tlu_ctl.scala 2405:34] + node _T_2030 = bits(_T_2029, 0, 0) @[el2_dec_tlu_ctl.scala 2405:62] + node _T_2031 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[el2_dec_tlu_ctl.scala 2405:94] + node _T_2032 = eq(mhpme_vec[3], UInt<6>("h038")) @[el2_dec_tlu_ctl.scala 2406:34] + node _T_2033 = bits(_T_2032, 0, 0) @[el2_dec_tlu_ctl.scala 2406:62] + node _T_2034 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[el2_dec_tlu_ctl.scala 2406:94] + node _T_2035 = eq(mhpme_vec[3], UInt<10>("h0200")) @[el2_dec_tlu_ctl.scala 2408:34] + node _T_2036 = bits(_T_2035, 0, 0) @[el2_dec_tlu_ctl.scala 2408:62] + node _T_2037 = eq(mhpme_vec[3], UInt<10>("h0201")) @[el2_dec_tlu_ctl.scala 2409:34] + node _T_2038 = bits(_T_2037, 0, 0) @[el2_dec_tlu_ctl.scala 2409:62] + node _T_2039 = eq(mhpme_vec[3], UInt<10>("h0202")) @[el2_dec_tlu_ctl.scala 2410:34] + node _T_2040 = bits(_T_2039, 0, 0) @[el2_dec_tlu_ctl.scala 2410:62] + node _T_2041 = eq(mhpme_vec[3], UInt<10>("h0203")) @[el2_dec_tlu_ctl.scala 2411:34] + node _T_2042 = bits(_T_2041, 0, 0) @[el2_dec_tlu_ctl.scala 2411:62] + node _T_2043 = eq(mhpme_vec[3], UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2412:34] + node _T_2044 = bits(_T_2043, 0, 0) @[el2_dec_tlu_ctl.scala 2412:62] + node _T_2045 = mux(_T_1879, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2046 = mux(_T_1881, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2047 = mux(_T_1883, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2048 = mux(_T_1885, _T_1887, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2049 = mux(_T_1889, _T_1893, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2050 = mux(_T_1895, _T_1898, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2051 = mux(_T_1900, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2052 = mux(_T_1902, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2053 = mux(_T_1904, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2054 = mux(_T_1906, _T_1907, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2055 = mux(_T_1909, _T_1910, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2056 = mux(_T_1912, _T_1913, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2057 = mux(_T_1915, _T_1916, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2058 = mux(_T_1918, _T_1920, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2059 = mux(_T_1922, _T_1925, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2060 = mux(_T_1927, _T_1928, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2061 = mux(_T_1930, _T_1931, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2062 = mux(_T_1933, _T_1934, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2063 = mux(_T_1936, _T_1937, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2064 = mux(_T_1939, _T_1940, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2065 = mux(_T_1942, _T_1943, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2066 = mux(_T_1945, _T_1946, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2067 = mux(_T_1948, _T_1949, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2068 = mux(_T_1951, _T_1952, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2069 = mux(_T_1954, _T_1957, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2070 = mux(_T_1959, _T_1960, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2071 = mux(_T_1962, _T_1963, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2072 = mux(_T_1965, _T_1966, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2073 = mux(_T_1968, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2074 = mux(_T_1970, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2075 = mux(_T_1972, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2076 = mux(_T_1974, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2077 = mux(_T_1976, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2078 = mux(_T_1978, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2079 = mux(_T_1980, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2080 = mux(_T_1982, _T_1984, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2081 = mux(_T_1986, _T_1988, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2082 = mux(_T_1990, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2083 = mux(_T_1992, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2084 = mux(_T_1994, _T_1996, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2085 = mux(_T_1998, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2086 = mux(_T_2000, io.tlu_busbuff.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2087 = mux(_T_2002, io.tlu_busbuff.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2088 = mux(_T_2004, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2089 = mux(_T_2006, io.tlu_busbuff.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2090 = mux(_T_2008, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2091 = mux(_T_2010, io.tlu_busbuff.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2092 = mux(_T_2012, _T_2015, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2093 = mux(_T_2017, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2094 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2095 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2096 = mux(_T_2033, _T_2034, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2097 = mux(_T_2036, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2098 = mux(_T_2038, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2099 = mux(_T_2040, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2100 = mux(_T_2042, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2101 = mux(_T_2044, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2102 = or(_T_2045, _T_2046) @[Mux.scala 27:72] + node _T_2103 = or(_T_2102, _T_2047) @[Mux.scala 27:72] + node _T_2104 = or(_T_2103, _T_2048) @[Mux.scala 27:72] + node _T_2105 = or(_T_2104, _T_2049) @[Mux.scala 27:72] + node _T_2106 = or(_T_2105, _T_2050) @[Mux.scala 27:72] + node _T_2107 = or(_T_2106, _T_2051) @[Mux.scala 27:72] + node _T_2108 = or(_T_2107, _T_2052) @[Mux.scala 27:72] + node _T_2109 = or(_T_2108, _T_2053) @[Mux.scala 27:72] + node _T_2110 = or(_T_2109, _T_2054) @[Mux.scala 27:72] + node _T_2111 = or(_T_2110, _T_2055) @[Mux.scala 27:72] + node _T_2112 = or(_T_2111, _T_2056) @[Mux.scala 27:72] + node _T_2113 = or(_T_2112, _T_2057) @[Mux.scala 27:72] + node _T_2114 = or(_T_2113, _T_2058) @[Mux.scala 27:72] + node _T_2115 = or(_T_2114, _T_2059) @[Mux.scala 27:72] + node _T_2116 = or(_T_2115, _T_2060) @[Mux.scala 27:72] + node _T_2117 = or(_T_2116, _T_2061) @[Mux.scala 27:72] + node _T_2118 = or(_T_2117, _T_2062) @[Mux.scala 27:72] + node _T_2119 = or(_T_2118, _T_2063) @[Mux.scala 27:72] + node _T_2120 = or(_T_2119, _T_2064) @[Mux.scala 27:72] + node _T_2121 = or(_T_2120, _T_2065) @[Mux.scala 27:72] + node _T_2122 = or(_T_2121, _T_2066) @[Mux.scala 27:72] + node _T_2123 = or(_T_2122, _T_2067) @[Mux.scala 27:72] + node _T_2124 = or(_T_2123, _T_2068) @[Mux.scala 27:72] + node _T_2125 = or(_T_2124, _T_2069) @[Mux.scala 27:72] + node _T_2126 = or(_T_2125, _T_2070) @[Mux.scala 27:72] + node _T_2127 = or(_T_2126, _T_2071) @[Mux.scala 27:72] + node _T_2128 = or(_T_2127, _T_2072) @[Mux.scala 27:72] + node _T_2129 = or(_T_2128, _T_2073) @[Mux.scala 27:72] + node _T_2130 = or(_T_2129, _T_2074) @[Mux.scala 27:72] + node _T_2131 = or(_T_2130, _T_2075) @[Mux.scala 27:72] + node _T_2132 = or(_T_2131, _T_2076) @[Mux.scala 27:72] + node _T_2133 = or(_T_2132, _T_2077) @[Mux.scala 27:72] + node _T_2134 = or(_T_2133, _T_2078) @[Mux.scala 27:72] + node _T_2135 = or(_T_2134, _T_2079) @[Mux.scala 27:72] + node _T_2136 = or(_T_2135, _T_2080) @[Mux.scala 27:72] + node _T_2137 = or(_T_2136, _T_2081) @[Mux.scala 27:72] + node _T_2138 = or(_T_2137, _T_2082) @[Mux.scala 27:72] + node _T_2139 = or(_T_2138, _T_2083) @[Mux.scala 27:72] + node _T_2140 = or(_T_2139, _T_2084) @[Mux.scala 27:72] + node _T_2141 = or(_T_2140, _T_2085) @[Mux.scala 27:72] + node _T_2142 = or(_T_2141, _T_2086) @[Mux.scala 27:72] + node _T_2143 = or(_T_2142, _T_2087) @[Mux.scala 27:72] + node _T_2144 = or(_T_2143, _T_2088) @[Mux.scala 27:72] + node _T_2145 = or(_T_2144, _T_2089) @[Mux.scala 27:72] + node _T_2146 = or(_T_2145, _T_2090) @[Mux.scala 27:72] + node _T_2147 = or(_T_2146, _T_2091) @[Mux.scala 27:72] + node _T_2148 = or(_T_2147, _T_2092) @[Mux.scala 27:72] + node _T_2149 = or(_T_2148, _T_2093) @[Mux.scala 27:72] + node _T_2150 = or(_T_2149, _T_2094) @[Mux.scala 27:72] + node _T_2151 = or(_T_2150, _T_2095) @[Mux.scala 27:72] + node _T_2152 = or(_T_2151, _T_2096) @[Mux.scala 27:72] + node _T_2153 = or(_T_2152, _T_2097) @[Mux.scala 27:72] + node _T_2154 = or(_T_2153, _T_2098) @[Mux.scala 27:72] + node _T_2155 = or(_T_2154, _T_2099) @[Mux.scala 27:72] + node _T_2156 = or(_T_2155, _T_2100) @[Mux.scala 27:72] + node _T_2157 = or(_T_2156, _T_2101) @[Mux.scala 27:72] + wire _T_2158 : UInt<1> @[Mux.scala 27:72] + _T_2158 <= _T_2157 @[Mux.scala 27:72] + node _T_2159 = and(_T_1877, _T_2158) @[el2_dec_tlu_ctl.scala 2354:44] + mhpmc_inc_r[3] <= _T_2159 @[el2_dec_tlu_ctl.scala 2354:19] + reg _T_2160 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2415:53] + _T_2160 <= mhpmc_inc_r[0] @[el2_dec_tlu_ctl.scala 2415:53] + mhpmc_inc_r_d1[0] <= _T_2160 @[el2_dec_tlu_ctl.scala 2415:20] + reg _T_2161 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2416:53] + _T_2161 <= mhpmc_inc_r[1] @[el2_dec_tlu_ctl.scala 2416:53] + mhpmc_inc_r_d1[1] <= _T_2161 @[el2_dec_tlu_ctl.scala 2416:20] + reg _T_2162 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2417:53] + _T_2162 <= mhpmc_inc_r[2] @[el2_dec_tlu_ctl.scala 2417:53] + mhpmc_inc_r_d1[2] <= _T_2162 @[el2_dec_tlu_ctl.scala 2417:20] + reg _T_2163 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2418:53] + _T_2163 <= mhpmc_inc_r[3] @[el2_dec_tlu_ctl.scala 2418:53] + mhpmc_inc_r_d1[3] <= _T_2163 @[el2_dec_tlu_ctl.scala 2418:20] + reg perfcnt_halted_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2419:56] + perfcnt_halted_d1 <= perfcnt_halted @[el2_dec_tlu_ctl.scala 2419:56] + node _T_2164 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2422:53] + node _T_2165 = and(io.dec_tlu_dbg_halted, _T_2164) @[el2_dec_tlu_ctl.scala 2422:44] + node _T_2166 = or(_T_2165, io.dec_tlu_pmu_fw_halted) @[el2_dec_tlu_ctl.scala 2422:67] + perfcnt_halted <= _T_2166 @[el2_dec_tlu_ctl.scala 2422:17] + node _T_2167 = bits(io.dcsr, 10, 10) @[el2_dec_tlu_ctl.scala 2423:70] + node _T_2168 = and(io.dec_tlu_dbg_halted, _T_2167) @[el2_dec_tlu_ctl.scala 2423:61] + node _T_2169 = not(_T_2168) @[el2_dec_tlu_ctl.scala 2423:37] + node _T_2170 = bits(_T_2169, 0, 0) @[Bitwise.scala 72:15] + node _T_2171 = mux(_T_2170, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2172 = bits(mhpme_vec[3], 9, 9) @[el2_dec_tlu_ctl.scala 2423:104] + node _T_2173 = bits(mhpme_vec[2], 9, 9) @[el2_dec_tlu_ctl.scala 2423:120] + node _T_2174 = bits(mhpme_vec[1], 9, 9) @[el2_dec_tlu_ctl.scala 2423:136] + node _T_2175 = bits(mhpme_vec[0], 9, 9) @[el2_dec_tlu_ctl.scala 2423:152] + node _T_2176 = cat(_T_2174, _T_2175) @[Cat.scala 29:58] + node _T_2177 = cat(_T_2172, _T_2173) @[Cat.scala 29:58] + node _T_2178 = cat(_T_2177, _T_2176) @[Cat.scala 29:58] + node perfcnt_during_sleep = and(_T_2171, _T_2178) @[el2_dec_tlu_ctl.scala 2423:86] + node _T_2179 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2425:88] + node _T_2180 = not(_T_2179) @[el2_dec_tlu_ctl.scala 2425:67] + node _T_2181 = and(perfcnt_halted_d1, _T_2180) @[el2_dec_tlu_ctl.scala 2425:65] + node _T_2182 = not(_T_2181) @[el2_dec_tlu_ctl.scala 2425:45] + node _T_2183 = and(mhpmc_inc_r_d1[0], _T_2182) @[el2_dec_tlu_ctl.scala 2425:43] + io.dec_tlu_perfcnt0 <= _T_2183 @[el2_dec_tlu_ctl.scala 2425:22] + node _T_2184 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2426:88] + node _T_2185 = not(_T_2184) @[el2_dec_tlu_ctl.scala 2426:67] + node _T_2186 = and(perfcnt_halted_d1, _T_2185) @[el2_dec_tlu_ctl.scala 2426:65] + node _T_2187 = not(_T_2186) @[el2_dec_tlu_ctl.scala 2426:45] + node _T_2188 = and(mhpmc_inc_r_d1[1], _T_2187) @[el2_dec_tlu_ctl.scala 2426:43] + io.dec_tlu_perfcnt1 <= _T_2188 @[el2_dec_tlu_ctl.scala 2426:22] + node _T_2189 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2427:88] + node _T_2190 = not(_T_2189) @[el2_dec_tlu_ctl.scala 2427:67] + node _T_2191 = and(perfcnt_halted_d1, _T_2190) @[el2_dec_tlu_ctl.scala 2427:65] + node _T_2192 = not(_T_2191) @[el2_dec_tlu_ctl.scala 2427:45] + node _T_2193 = and(mhpmc_inc_r_d1[2], _T_2192) @[el2_dec_tlu_ctl.scala 2427:43] + io.dec_tlu_perfcnt2 <= _T_2193 @[el2_dec_tlu_ctl.scala 2427:22] + node _T_2194 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2428:88] + node _T_2195 = not(_T_2194) @[el2_dec_tlu_ctl.scala 2428:67] + node _T_2196 = and(perfcnt_halted_d1, _T_2195) @[el2_dec_tlu_ctl.scala 2428:65] + node _T_2197 = not(_T_2196) @[el2_dec_tlu_ctl.scala 2428:45] + node _T_2198 = and(mhpmc_inc_r_d1[3], _T_2197) @[el2_dec_tlu_ctl.scala 2428:43] + io.dec_tlu_perfcnt3 <= _T_2198 @[el2_dec_tlu_ctl.scala 2428:22] + node _T_2199 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2434:65] + node _T_2200 = eq(_T_2199, UInt<12>("h0b03")) @[el2_dec_tlu_ctl.scala 2434:72] + node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2200) @[el2_dec_tlu_ctl.scala 2434:43] + node _T_2201 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2435:23] + node _T_2202 = bits(perfcnt_during_sleep, 0, 0) @[el2_dec_tlu_ctl.scala 2435:61] + node _T_2203 = or(_T_2201, _T_2202) @[el2_dec_tlu_ctl.scala 2435:39] + node _T_2204 = orr(mhpmc_inc_r[0]) @[el2_dec_tlu_ctl.scala 2435:86] + node mhpmc3_wr_en1 = and(_T_2203, _T_2204) @[el2_dec_tlu_ctl.scala 2435:66] + node mhpmc3_wr_en = or(mhpmc3_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2436:36] + node _T_2205 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2439:28] + node _T_2206 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2439:41] + node _T_2207 = cat(_T_2205, _T_2206) @[Cat.scala 29:58] + node _T_2208 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] + node _T_2209 = add(_T_2207, _T_2208) @[el2_dec_tlu_ctl.scala 2439:49] + node _T_2210 = tail(_T_2209, 1) @[el2_dec_tlu_ctl.scala 2439:49] + mhpmc3_incr <= _T_2210 @[el2_dec_tlu_ctl.scala 2439:14] + node _T_2211 = bits(mhpmc3_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2440:36] + node _T_2212 = bits(mhpmc3_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2440:76] + node mhpmc3_ns = mux(_T_2211, io.dec_csr_wrdata_r, _T_2212) @[el2_dec_tlu_ctl.scala 2440:21] + node _T_2213 = bits(mhpmc3_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2442:42] inst rvclkhdr_26 of rvclkhdr_34 @[el2_lib.scala 508:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset rvclkhdr_26.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_26.io.en <= _T_2208 @[el2_lib.scala 511:17] + rvclkhdr_26.io.en <= _T_2213 @[el2_lib.scala 511:17] rvclkhdr_26.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2209 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2209 <= mhpmc3_ns @[el2_lib.scala 514:16] - mhpmc3 <= _T_2209 @[el2_dec_tlu_ctl.scala 2440:10] - node _T_2210 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2442:67] - node _T_2211 = eq(_T_2210, UInt<12>("h0b83")) @[el2_dec_tlu_ctl.scala 2442:74] - node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2211) @[el2_dec_tlu_ctl.scala 2442:45] - node mhpmc3h_wr_en = or(mhpmc3h_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2443:39] - node _T_2212 = bits(mhpmc3h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2444:39] - node _T_2213 = bits(mhpmc3_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2444:79] - node mhpmc3h_ns = mux(_T_2212, io.dec_csr_wrdata_r, _T_2213) @[el2_dec_tlu_ctl.scala 2444:23] - node _T_2214 = bits(mhpmc3h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2446:47] + reg _T_2214 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2214 <= mhpmc3_ns @[el2_lib.scala 514:16] + mhpmc3 <= _T_2214 @[el2_dec_tlu_ctl.scala 2442:9] + node _T_2215 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2444:66] + node _T_2216 = eq(_T_2215, UInt<12>("h0b83")) @[el2_dec_tlu_ctl.scala 2444:73] + node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2216) @[el2_dec_tlu_ctl.scala 2444:44] + node mhpmc3h_wr_en = or(mhpmc3h_wr_en0, mhpmc3_wr_en1) @[el2_dec_tlu_ctl.scala 2445:38] + node _T_2217 = bits(mhpmc3h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2446:38] + node _T_2218 = bits(mhpmc3_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2446:78] + node mhpmc3h_ns = mux(_T_2217, io.dec_csr_wrdata_r, _T_2218) @[el2_dec_tlu_ctl.scala 2446:22] + node _T_2219 = bits(mhpmc3h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2448:46] inst rvclkhdr_27 of rvclkhdr_35 @[el2_lib.scala 508:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset rvclkhdr_27.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_27.io.en <= _T_2214 @[el2_lib.scala 511:17] + rvclkhdr_27.io.en <= _T_2219 @[el2_lib.scala 511:17] rvclkhdr_27.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2215 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2215 <= mhpmc3h_ns @[el2_lib.scala 514:16] - mhpmc3h <= _T_2215 @[el2_dec_tlu_ctl.scala 2446:11] - node _T_2216 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2451:66] - node _T_2217 = eq(_T_2216, UInt<12>("h0b04")) @[el2_dec_tlu_ctl.scala 2451:73] - node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2217) @[el2_dec_tlu_ctl.scala 2451:44] - node _T_2218 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2452:24] - node _T_2219 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2452:62] - node _T_2220 = or(_T_2218, _T_2219) @[el2_dec_tlu_ctl.scala 2452:40] - node _T_2221 = orr(mhpmc_inc_r[1]) @[el2_dec_tlu_ctl.scala 2452:87] - node mhpmc4_wr_en1 = and(_T_2220, _T_2221) @[el2_dec_tlu_ctl.scala 2452:67] - node mhpmc4_wr_en = or(mhpmc4_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2453:37] - node _T_2222 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2457:29] - node _T_2223 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2457:42] - node _T_2224 = cat(_T_2222, _T_2223) @[Cat.scala 29:58] - node _T_2225 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] - node _T_2226 = add(_T_2224, _T_2225) @[el2_dec_tlu_ctl.scala 2457:50] - node _T_2227 = tail(_T_2226, 1) @[el2_dec_tlu_ctl.scala 2457:50] - mhpmc4_incr <= _T_2227 @[el2_dec_tlu_ctl.scala 2457:15] - node _T_2228 = bits(mhpmc4_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2458:37] - node _T_2229 = bits(io.dec_csr_wrdata_r, 31, 0) @[el2_dec_tlu_ctl.scala 2458:64] - node _T_2230 = bits(mhpmc4_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2458:83] - node mhpmc4_ns = mux(_T_2228, _T_2229, _T_2230) @[el2_dec_tlu_ctl.scala 2458:22] - node _T_2231 = bits(mhpmc4_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2459:44] + reg _T_2220 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2220 <= mhpmc3h_ns @[el2_lib.scala 514:16] + mhpmc3h <= _T_2220 @[el2_dec_tlu_ctl.scala 2448:10] + node _T_2221 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2453:65] + node _T_2222 = eq(_T_2221, UInt<12>("h0b04")) @[el2_dec_tlu_ctl.scala 2453:72] + node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2222) @[el2_dec_tlu_ctl.scala 2453:43] + node _T_2223 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2454:23] + node _T_2224 = bits(perfcnt_during_sleep, 1, 1) @[el2_dec_tlu_ctl.scala 2454:61] + node _T_2225 = or(_T_2223, _T_2224) @[el2_dec_tlu_ctl.scala 2454:39] + node _T_2226 = orr(mhpmc_inc_r[1]) @[el2_dec_tlu_ctl.scala 2454:86] + node mhpmc4_wr_en1 = and(_T_2225, _T_2226) @[el2_dec_tlu_ctl.scala 2454:66] + node mhpmc4_wr_en = or(mhpmc4_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2455:36] + node _T_2227 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2459:28] + node _T_2228 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2459:41] + node _T_2229 = cat(_T_2227, _T_2228) @[Cat.scala 29:58] + node _T_2230 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] + node _T_2231 = add(_T_2229, _T_2230) @[el2_dec_tlu_ctl.scala 2459:49] + node _T_2232 = tail(_T_2231, 1) @[el2_dec_tlu_ctl.scala 2459:49] + mhpmc4_incr <= _T_2232 @[el2_dec_tlu_ctl.scala 2459:14] + node _T_2233 = bits(mhpmc4_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2460:36] + node _T_2234 = bits(io.dec_csr_wrdata_r, 31, 0) @[el2_dec_tlu_ctl.scala 2460:63] + node _T_2235 = bits(mhpmc4_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2460:82] + node mhpmc4_ns = mux(_T_2233, _T_2234, _T_2235) @[el2_dec_tlu_ctl.scala 2460:21] + node _T_2236 = bits(mhpmc4_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2461:43] inst rvclkhdr_28 of rvclkhdr_36 @[el2_lib.scala 508:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset rvclkhdr_28.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_28.io.en <= _T_2231 @[el2_lib.scala 511:17] + rvclkhdr_28.io.en <= _T_2236 @[el2_lib.scala 511:17] rvclkhdr_28.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2232 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2232 <= mhpmc4_ns @[el2_lib.scala 514:16] - mhpmc4 <= _T_2232 @[el2_dec_tlu_ctl.scala 2459:10] - node _T_2233 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2461:67] - node _T_2234 = eq(_T_2233, UInt<12>("h0b84")) @[el2_dec_tlu_ctl.scala 2461:74] - node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2234) @[el2_dec_tlu_ctl.scala 2461:45] - node mhpmc4h_wr_en = or(mhpmc4h_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2462:39] - node _T_2235 = bits(mhpmc4h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2463:39] - node _T_2236 = bits(mhpmc4_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2463:79] - node mhpmc4h_ns = mux(_T_2235, io.dec_csr_wrdata_r, _T_2236) @[el2_dec_tlu_ctl.scala 2463:23] - node _T_2237 = bits(mhpmc4h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2464:47] + reg _T_2237 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2237 <= mhpmc4_ns @[el2_lib.scala 514:16] + mhpmc4 <= _T_2237 @[el2_dec_tlu_ctl.scala 2461:9] + node _T_2238 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2463:66] + node _T_2239 = eq(_T_2238, UInt<12>("h0b84")) @[el2_dec_tlu_ctl.scala 2463:73] + node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2239) @[el2_dec_tlu_ctl.scala 2463:44] + node mhpmc4h_wr_en = or(mhpmc4h_wr_en0, mhpmc4_wr_en1) @[el2_dec_tlu_ctl.scala 2464:38] + node _T_2240 = bits(mhpmc4h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2465:38] + node _T_2241 = bits(mhpmc4_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2465:78] + node mhpmc4h_ns = mux(_T_2240, io.dec_csr_wrdata_r, _T_2241) @[el2_dec_tlu_ctl.scala 2465:22] + node _T_2242 = bits(mhpmc4h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2466:46] inst rvclkhdr_29 of rvclkhdr_37 @[el2_lib.scala 508:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset rvclkhdr_29.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_29.io.en <= _T_2237 @[el2_lib.scala 511:17] + rvclkhdr_29.io.en <= _T_2242 @[el2_lib.scala 511:17] rvclkhdr_29.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2238 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2238 <= mhpmc4h_ns @[el2_lib.scala 514:16] - mhpmc4h <= _T_2238 @[el2_dec_tlu_ctl.scala 2464:11] - node _T_2239 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2470:66] - node _T_2240 = eq(_T_2239, UInt<12>("h0b05")) @[el2_dec_tlu_ctl.scala 2470:73] - node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2240) @[el2_dec_tlu_ctl.scala 2470:44] - node _T_2241 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2471:24] - node _T_2242 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2471:62] - node _T_2243 = or(_T_2241, _T_2242) @[el2_dec_tlu_ctl.scala 2471:40] - node _T_2244 = orr(mhpmc_inc_r[2]) @[el2_dec_tlu_ctl.scala 2471:87] - node mhpmc5_wr_en1 = and(_T_2243, _T_2244) @[el2_dec_tlu_ctl.scala 2471:67] - node mhpmc5_wr_en = or(mhpmc5_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2472:37] - node _T_2245 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2474:29] - node _T_2246 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2474:42] - node _T_2247 = cat(_T_2245, _T_2246) @[Cat.scala 29:58] - node _T_2248 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] - node _T_2249 = add(_T_2247, _T_2248) @[el2_dec_tlu_ctl.scala 2474:50] - node _T_2250 = tail(_T_2249, 1) @[el2_dec_tlu_ctl.scala 2474:50] - mhpmc5_incr <= _T_2250 @[el2_dec_tlu_ctl.scala 2474:15] - node _T_2251 = bits(mhpmc5_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2475:37] - node _T_2252 = bits(mhpmc5_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2475:77] - node mhpmc5_ns = mux(_T_2251, io.dec_csr_wrdata_r, _T_2252) @[el2_dec_tlu_ctl.scala 2475:22] - node _T_2253 = bits(mhpmc5_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2477:44] + reg _T_2243 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2243 <= mhpmc4h_ns @[el2_lib.scala 514:16] + mhpmc4h <= _T_2243 @[el2_dec_tlu_ctl.scala 2466:10] + node _T_2244 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2472:65] + node _T_2245 = eq(_T_2244, UInt<12>("h0b05")) @[el2_dec_tlu_ctl.scala 2472:72] + node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2245) @[el2_dec_tlu_ctl.scala 2472:43] + node _T_2246 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2473:23] + node _T_2247 = bits(perfcnt_during_sleep, 2, 2) @[el2_dec_tlu_ctl.scala 2473:61] + node _T_2248 = or(_T_2246, _T_2247) @[el2_dec_tlu_ctl.scala 2473:39] + node _T_2249 = orr(mhpmc_inc_r[2]) @[el2_dec_tlu_ctl.scala 2473:86] + node mhpmc5_wr_en1 = and(_T_2248, _T_2249) @[el2_dec_tlu_ctl.scala 2473:66] + node mhpmc5_wr_en = or(mhpmc5_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2474:36] + node _T_2250 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2476:28] + node _T_2251 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2476:41] + node _T_2252 = cat(_T_2250, _T_2251) @[Cat.scala 29:58] + node _T_2253 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] + node _T_2254 = add(_T_2252, _T_2253) @[el2_dec_tlu_ctl.scala 2476:49] + node _T_2255 = tail(_T_2254, 1) @[el2_dec_tlu_ctl.scala 2476:49] + mhpmc5_incr <= _T_2255 @[el2_dec_tlu_ctl.scala 2476:14] + node _T_2256 = bits(mhpmc5_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2477:36] + node _T_2257 = bits(mhpmc5_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2477:76] + node mhpmc5_ns = mux(_T_2256, io.dec_csr_wrdata_r, _T_2257) @[el2_dec_tlu_ctl.scala 2477:21] + node _T_2258 = bits(mhpmc5_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2479:43] inst rvclkhdr_30 of rvclkhdr_38 @[el2_lib.scala 508:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset rvclkhdr_30.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_30.io.en <= _T_2253 @[el2_lib.scala 511:17] + rvclkhdr_30.io.en <= _T_2258 @[el2_lib.scala 511:17] rvclkhdr_30.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2254 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2254 <= mhpmc5_ns @[el2_lib.scala 514:16] - mhpmc5 <= _T_2254 @[el2_dec_tlu_ctl.scala 2477:10] - node _T_2255 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2479:67] - node _T_2256 = eq(_T_2255, UInt<12>("h0b85")) @[el2_dec_tlu_ctl.scala 2479:74] - node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2256) @[el2_dec_tlu_ctl.scala 2479:45] - node mhpmc5h_wr_en = or(mhpmc5h_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2480:39] - node _T_2257 = bits(mhpmc5h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2481:39] - node _T_2258 = bits(mhpmc5_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2481:79] - node mhpmc5h_ns = mux(_T_2257, io.dec_csr_wrdata_r, _T_2258) @[el2_dec_tlu_ctl.scala 2481:23] - node _T_2259 = bits(mhpmc5h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2483:47] + reg _T_2259 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2259 <= mhpmc5_ns @[el2_lib.scala 514:16] + mhpmc5 <= _T_2259 @[el2_dec_tlu_ctl.scala 2479:9] + node _T_2260 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2481:66] + node _T_2261 = eq(_T_2260, UInt<12>("h0b85")) @[el2_dec_tlu_ctl.scala 2481:73] + node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2261) @[el2_dec_tlu_ctl.scala 2481:44] + node mhpmc5h_wr_en = or(mhpmc5h_wr_en0, mhpmc5_wr_en1) @[el2_dec_tlu_ctl.scala 2482:38] + node _T_2262 = bits(mhpmc5h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2483:38] + node _T_2263 = bits(mhpmc5_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2483:78] + node mhpmc5h_ns = mux(_T_2262, io.dec_csr_wrdata_r, _T_2263) @[el2_dec_tlu_ctl.scala 2483:22] + node _T_2264 = bits(mhpmc5h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2485:46] inst rvclkhdr_31 of rvclkhdr_39 @[el2_lib.scala 508:23] rvclkhdr_31.clock <= clock rvclkhdr_31.reset <= reset rvclkhdr_31.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_31.io.en <= _T_2259 @[el2_lib.scala 511:17] + rvclkhdr_31.io.en <= _T_2264 @[el2_lib.scala 511:17] rvclkhdr_31.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2260 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2260 <= mhpmc5h_ns @[el2_lib.scala 514:16] - mhpmc5h <= _T_2260 @[el2_dec_tlu_ctl.scala 2483:11] - node _T_2261 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2488:66] - node _T_2262 = eq(_T_2261, UInt<12>("h0b06")) @[el2_dec_tlu_ctl.scala 2488:73] - node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2262) @[el2_dec_tlu_ctl.scala 2488:44] - node _T_2263 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2489:24] - node _T_2264 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2489:62] - node _T_2265 = or(_T_2263, _T_2264) @[el2_dec_tlu_ctl.scala 2489:40] - node _T_2266 = orr(mhpmc_inc_r[3]) @[el2_dec_tlu_ctl.scala 2489:87] - node mhpmc6_wr_en1 = and(_T_2265, _T_2266) @[el2_dec_tlu_ctl.scala 2489:67] - node mhpmc6_wr_en = or(mhpmc6_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2490:37] - node _T_2267 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2492:29] - node _T_2268 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2492:42] - node _T_2269 = cat(_T_2267, _T_2268) @[Cat.scala 29:58] - node _T_2270 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] - node _T_2271 = add(_T_2269, _T_2270) @[el2_dec_tlu_ctl.scala 2492:50] - node _T_2272 = tail(_T_2271, 1) @[el2_dec_tlu_ctl.scala 2492:50] - mhpmc6_incr <= _T_2272 @[el2_dec_tlu_ctl.scala 2492:15] - node _T_2273 = bits(mhpmc6_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2493:37] - node _T_2274 = bits(mhpmc6_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2493:77] - node mhpmc6_ns = mux(_T_2273, io.dec_csr_wrdata_r, _T_2274) @[el2_dec_tlu_ctl.scala 2493:22] - node _T_2275 = bits(mhpmc6_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2495:44] + reg _T_2265 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2265 <= mhpmc5h_ns @[el2_lib.scala 514:16] + mhpmc5h <= _T_2265 @[el2_dec_tlu_ctl.scala 2485:10] + node _T_2266 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2490:65] + node _T_2267 = eq(_T_2266, UInt<12>("h0b06")) @[el2_dec_tlu_ctl.scala 2490:72] + node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2267) @[el2_dec_tlu_ctl.scala 2490:43] + node _T_2268 = not(perfcnt_halted) @[el2_dec_tlu_ctl.scala 2491:23] + node _T_2269 = bits(perfcnt_during_sleep, 3, 3) @[el2_dec_tlu_ctl.scala 2491:61] + node _T_2270 = or(_T_2268, _T_2269) @[el2_dec_tlu_ctl.scala 2491:39] + node _T_2271 = orr(mhpmc_inc_r[3]) @[el2_dec_tlu_ctl.scala 2491:86] + node mhpmc6_wr_en1 = and(_T_2270, _T_2271) @[el2_dec_tlu_ctl.scala 2491:66] + node mhpmc6_wr_en = or(mhpmc6_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2492:36] + node _T_2272 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2494:28] + node _T_2273 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2494:41] + node _T_2274 = cat(_T_2272, _T_2273) @[Cat.scala 29:58] + node _T_2275 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] + node _T_2276 = add(_T_2274, _T_2275) @[el2_dec_tlu_ctl.scala 2494:49] + node _T_2277 = tail(_T_2276, 1) @[el2_dec_tlu_ctl.scala 2494:49] + mhpmc6_incr <= _T_2277 @[el2_dec_tlu_ctl.scala 2494:14] + node _T_2278 = bits(mhpmc6_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2495:36] + node _T_2279 = bits(mhpmc6_incr, 31, 0) @[el2_dec_tlu_ctl.scala 2495:76] + node mhpmc6_ns = mux(_T_2278, io.dec_csr_wrdata_r, _T_2279) @[el2_dec_tlu_ctl.scala 2495:21] + node _T_2280 = bits(mhpmc6_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2497:43] inst rvclkhdr_32 of rvclkhdr_40 @[el2_lib.scala 508:23] rvclkhdr_32.clock <= clock rvclkhdr_32.reset <= reset rvclkhdr_32.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_32.io.en <= _T_2275 @[el2_lib.scala 511:17] + rvclkhdr_32.io.en <= _T_2280 @[el2_lib.scala 511:17] rvclkhdr_32.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2276 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2276 <= mhpmc6_ns @[el2_lib.scala 514:16] - mhpmc6 <= _T_2276 @[el2_dec_tlu_ctl.scala 2495:10] - node _T_2277 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2497:67] - node _T_2278 = eq(_T_2277, UInt<12>("h0b86")) @[el2_dec_tlu_ctl.scala 2497:74] - node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2278) @[el2_dec_tlu_ctl.scala 2497:45] - node mhpmc6h_wr_en = or(mhpmc6h_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2498:39] - node _T_2279 = bits(mhpmc6h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2499:39] - node _T_2280 = bits(mhpmc6_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2499:79] - node mhpmc6h_ns = mux(_T_2279, io.dec_csr_wrdata_r, _T_2280) @[el2_dec_tlu_ctl.scala 2499:23] - node _T_2281 = bits(mhpmc6h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2501:47] + reg _T_2281 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2281 <= mhpmc6_ns @[el2_lib.scala 514:16] + mhpmc6 <= _T_2281 @[el2_dec_tlu_ctl.scala 2497:9] + node _T_2282 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2499:66] + node _T_2283 = eq(_T_2282, UInt<12>("h0b86")) @[el2_dec_tlu_ctl.scala 2499:73] + node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2283) @[el2_dec_tlu_ctl.scala 2499:44] + node mhpmc6h_wr_en = or(mhpmc6h_wr_en0, mhpmc6_wr_en1) @[el2_dec_tlu_ctl.scala 2500:38] + node _T_2284 = bits(mhpmc6h_wr_en0, 0, 0) @[el2_dec_tlu_ctl.scala 2501:38] + node _T_2285 = bits(mhpmc6_incr, 63, 32) @[el2_dec_tlu_ctl.scala 2501:78] + node mhpmc6h_ns = mux(_T_2284, io.dec_csr_wrdata_r, _T_2285) @[el2_dec_tlu_ctl.scala 2501:22] + node _T_2286 = bits(mhpmc6h_wr_en, 0, 0) @[el2_dec_tlu_ctl.scala 2503:46] inst rvclkhdr_33 of rvclkhdr_41 @[el2_lib.scala 508:23] rvclkhdr_33.clock <= clock rvclkhdr_33.reset <= reset rvclkhdr_33.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_33.io.en <= _T_2281 @[el2_lib.scala 511:17] + rvclkhdr_33.io.en <= _T_2286 @[el2_lib.scala 511:17] rvclkhdr_33.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_2282 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_2282 <= mhpmc6h_ns @[el2_lib.scala 514:16] - mhpmc6h <= _T_2282 @[el2_dec_tlu_ctl.scala 2501:11] - node _T_2283 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2508:51] - node _T_2284 = gt(_T_2283, UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2508:57] - node _T_2285 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2508:94] - node _T_2286 = orr(_T_2285) @[el2_dec_tlu_ctl.scala 2508:103] - node _T_2287 = or(_T_2284, _T_2286) @[el2_dec_tlu_ctl.scala 2508:72] - node _T_2288 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2508:142] - node event_saturate_r = mux(_T_2287, UInt<10>("h0204"), _T_2288) @[el2_dec_tlu_ctl.scala 2508:29] - node _T_2289 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2510:64] - node _T_2290 = eq(_T_2289, UInt<12>("h0323")) @[el2_dec_tlu_ctl.scala 2510:71] - node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2290) @[el2_dec_tlu_ctl.scala 2510:42] - node _T_2291 = bits(wr_mhpme3_r, 0, 0) @[el2_dec_tlu_ctl.scala 2512:81] - reg _T_2292 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2291 : @[Reg.scala 28:19] - _T_2292 <= event_saturate_r @[Reg.scala 28:23] + reg _T_2287 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_2287 <= mhpmc6h_ns @[el2_lib.scala 514:16] + mhpmc6h <= _T_2287 @[el2_dec_tlu_ctl.scala 2503:10] + node _T_2288 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2510:50] + node _T_2289 = gt(_T_2288, UInt<10>("h0204")) @[el2_dec_tlu_ctl.scala 2510:56] + node _T_2290 = bits(io.dec_csr_wrdata_r, 31, 10) @[el2_dec_tlu_ctl.scala 2510:93] + node _T_2291 = orr(_T_2290) @[el2_dec_tlu_ctl.scala 2510:102] + node _T_2292 = or(_T_2289, _T_2291) @[el2_dec_tlu_ctl.scala 2510:71] + node _T_2293 = bits(io.dec_csr_wrdata_r, 9, 0) @[el2_dec_tlu_ctl.scala 2510:141] + node event_saturate_r = mux(_T_2292, UInt<10>("h0204"), _T_2293) @[el2_dec_tlu_ctl.scala 2510:28] + node _T_2294 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2512:63] + node _T_2295 = eq(_T_2294, UInt<12>("h0323")) @[el2_dec_tlu_ctl.scala 2512:70] + node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2295) @[el2_dec_tlu_ctl.scala 2512:41] + node _T_2296 = bits(wr_mhpme3_r, 0, 0) @[el2_dec_tlu_ctl.scala 2514:80] + reg _T_2297 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2296 : @[Reg.scala 28:19] + _T_2297 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme3 <= _T_2292 @[el2_dec_tlu_ctl.scala 2512:10] - node _T_2293 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2517:64] - node _T_2294 = eq(_T_2293, UInt<12>("h0324")) @[el2_dec_tlu_ctl.scala 2517:71] - node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2294) @[el2_dec_tlu_ctl.scala 2517:42] - node _T_2295 = bits(wr_mhpme4_r, 0, 0) @[el2_dec_tlu_ctl.scala 2518:81] - reg _T_2296 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2295 : @[Reg.scala 28:19] - _T_2296 <= event_saturate_r @[Reg.scala 28:23] + mhpme3 <= _T_2297 @[el2_dec_tlu_ctl.scala 2514:9] + node _T_2298 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2519:63] + node _T_2299 = eq(_T_2298, UInt<12>("h0324")) @[el2_dec_tlu_ctl.scala 2519:70] + node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2299) @[el2_dec_tlu_ctl.scala 2519:41] + node _T_2300 = bits(wr_mhpme4_r, 0, 0) @[el2_dec_tlu_ctl.scala 2520:80] + reg _T_2301 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2300 : @[Reg.scala 28:19] + _T_2301 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme4 <= _T_2296 @[el2_dec_tlu_ctl.scala 2518:10] - node _T_2297 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2524:64] - node _T_2298 = eq(_T_2297, UInt<12>("h0325")) @[el2_dec_tlu_ctl.scala 2524:71] - node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2298) @[el2_dec_tlu_ctl.scala 2524:42] - node _T_2299 = bits(wr_mhpme5_r, 0, 0) @[el2_dec_tlu_ctl.scala 2525:81] - reg _T_2300 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2299 : @[Reg.scala 28:19] - _T_2300 <= event_saturate_r @[Reg.scala 28:23] + mhpme4 <= _T_2301 @[el2_dec_tlu_ctl.scala 2520:9] + node _T_2302 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2526:63] + node _T_2303 = eq(_T_2302, UInt<12>("h0325")) @[el2_dec_tlu_ctl.scala 2526:70] + node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2303) @[el2_dec_tlu_ctl.scala 2526:41] + node _T_2304 = bits(wr_mhpme5_r, 0, 0) @[el2_dec_tlu_ctl.scala 2527:80] + reg _T_2305 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2304 : @[Reg.scala 28:19] + _T_2305 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme5 <= _T_2300 @[el2_dec_tlu_ctl.scala 2525:10] - node _T_2301 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2531:64] - node _T_2302 = eq(_T_2301, UInt<12>("h0326")) @[el2_dec_tlu_ctl.scala 2531:71] - node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2302) @[el2_dec_tlu_ctl.scala 2531:42] - node _T_2303 = bits(wr_mhpme6_r, 0, 0) @[el2_dec_tlu_ctl.scala 2532:81] - reg _T_2304 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2303 : @[Reg.scala 28:19] - _T_2304 <= event_saturate_r @[Reg.scala 28:23] + mhpme5 <= _T_2305 @[el2_dec_tlu_ctl.scala 2527:9] + node _T_2306 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2533:63] + node _T_2307 = eq(_T_2306, UInt<12>("h0326")) @[el2_dec_tlu_ctl.scala 2533:70] + node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2307) @[el2_dec_tlu_ctl.scala 2533:41] + node _T_2308 = bits(wr_mhpme6_r, 0, 0) @[el2_dec_tlu_ctl.scala 2534:80] + reg _T_2309 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2308 : @[Reg.scala 28:19] + _T_2309 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme6 <= _T_2304 @[el2_dec_tlu_ctl.scala 2532:10] - node _T_2305 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2548:71] - node _T_2306 = eq(_T_2305, UInt<12>("h0320")) @[el2_dec_tlu_ctl.scala 2548:78] - node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2306) @[el2_dec_tlu_ctl.scala 2548:49] - node _T_2307 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2550:55] + mhpme6 <= _T_2309 @[el2_dec_tlu_ctl.scala 2534:9] + node _T_2310 = bits(io.dec_csr_wraddr_r, 11, 0) @[el2_dec_tlu_ctl.scala 2550:70] + node _T_2311 = eq(_T_2310, UInt<12>("h0320")) @[el2_dec_tlu_ctl.scala 2550:77] + node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2311) @[el2_dec_tlu_ctl.scala 2550:48] + node _T_2312 = bits(mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2552:54] wire temp_ncount0 : UInt<1> - temp_ncount0 <= _T_2307 - node _T_2308 = bits(mcountinhibit, 1, 1) @[el2_dec_tlu_ctl.scala 2551:55] + temp_ncount0 <= _T_2312 + node _T_2313 = bits(mcountinhibit, 1, 1) @[el2_dec_tlu_ctl.scala 2553:54] wire temp_ncount1 : UInt<1> - temp_ncount1 <= _T_2308 - node _T_2309 = bits(mcountinhibit, 6, 2) @[el2_dec_tlu_ctl.scala 2552:56] + temp_ncount1 <= _T_2313 + node _T_2314 = bits(mcountinhibit, 6, 2) @[el2_dec_tlu_ctl.scala 2554:55] wire temp_ncount6_2 : UInt<5> - temp_ncount6_2 <= _T_2309 - node _T_2310 = bits(io.dec_csr_wrdata_r, 6, 2) @[el2_dec_tlu_ctl.scala 2553:75] - node _T_2311 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2553:104] - reg _T_2312 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2311 : @[Reg.scala 28:19] - _T_2312 <= _T_2310 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2314 + node _T_2315 = bits(io.dec_csr_wrdata_r, 6, 2) @[el2_dec_tlu_ctl.scala 2555:74] + node _T_2316 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:103] + reg _T_2317 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2316 : @[Reg.scala 28:19] + _T_2317 <= _T_2315 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount6_2 <= _T_2312 @[el2_dec_tlu_ctl.scala 2553:18] - node _T_2313 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:73] - node _T_2314 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2555:100] - reg _T_2315 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2314 : @[Reg.scala 28:19] - _T_2315 <= _T_2313 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2317 @[el2_dec_tlu_ctl.scala 2555:17] + node _T_2318 = bits(io.dec_csr_wrdata_r, 0, 0) @[el2_dec_tlu_ctl.scala 2557:72] + node _T_2319 = bits(wr_mcountinhibit_r, 0, 0) @[el2_dec_tlu_ctl.scala 2557:99] + reg _T_2320 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2319 : @[Reg.scala 28:19] + _T_2320 <= _T_2318 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount0 <= _T_2315 @[el2_dec_tlu_ctl.scala 2555:16] - node _T_2316 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2317 = cat(_T_2316, temp_ncount0) @[Cat.scala 29:58] - mcountinhibit <= _T_2317 @[el2_dec_tlu_ctl.scala 2556:17] - node _T_2318 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 2563:52] - node _T_2319 = or(_T_2318, io.interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 2563:79] - node _T_2320 = or(_T_2319, io.dec_tlu_i0_valid_wb1) @[el2_dec_tlu_ctl.scala 2563:105] - node _T_2321 = or(_T_2320, io.dec_tlu_i0_exc_valid_wb1) @[el2_dec_tlu_ctl.scala 2563:131] - node _T_2322 = or(_T_2321, io.dec_tlu_int_valid_wb1) @[el2_dec_tlu_ctl.scala 2564:33] - node _T_2323 = or(_T_2322, io.clk_override) @[el2_dec_tlu_ctl.scala 2564:60] - node _T_2324 = bits(_T_2323, 0, 0) @[el2_dec_tlu_ctl.scala 2564:79] + temp_ncount0 <= _T_2320 @[el2_dec_tlu_ctl.scala 2557:15] + node _T_2321 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2322 = cat(_T_2321, temp_ncount0) @[Cat.scala 29:58] + mcountinhibit <= _T_2322 @[el2_dec_tlu_ctl.scala 2558:16] + node _T_2323 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 2565:51] + node _T_2324 = or(_T_2323, io.interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 2565:78] + node _T_2325 = or(_T_2324, io.dec_tlu_i0_valid_wb1) @[el2_dec_tlu_ctl.scala 2565:104] + node _T_2326 = or(_T_2325, io.dec_tlu_i0_exc_valid_wb1) @[el2_dec_tlu_ctl.scala 2565:130] + node _T_2327 = or(_T_2326, io.dec_tlu_int_valid_wb1) @[el2_dec_tlu_ctl.scala 2566:32] + node _T_2328 = or(_T_2327, io.clk_override) @[el2_dec_tlu_ctl.scala 2566:59] + node _T_2329 = bits(_T_2328, 0, 0) @[el2_dec_tlu_ctl.scala 2566:78] inst rvclkhdr_34 of rvclkhdr_42 @[el2_lib.scala 483:22] rvclkhdr_34.clock <= clock rvclkhdr_34.reset <= reset rvclkhdr_34.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_34.io.en <= _T_2324 @[el2_lib.scala 485:16] + rvclkhdr_34.io.en <= _T_2329 @[el2_lib.scala 485:16] rvclkhdr_34.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg _T_2325 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2566:63] - _T_2325 <= io.i0_valid_wb @[el2_dec_tlu_ctl.scala 2566:63] - io.dec_tlu_i0_valid_wb1 <= _T_2325 @[el2_dec_tlu_ctl.scala 2566:31] - node _T_2326 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[el2_dec_tlu_ctl.scala 2567:92] - node _T_2327 = not(io.trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 2567:138] - node _T_2328 = and(io.trigger_hit_r_d1, _T_2327) @[el2_dec_tlu_ctl.scala 2567:136] - node _T_2329 = or(_T_2326, _T_2328) @[el2_dec_tlu_ctl.scala 2567:113] - reg _T_2330 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2567:63] - _T_2330 <= _T_2329 @[el2_dec_tlu_ctl.scala 2567:63] - io.dec_tlu_i0_exc_valid_wb1 <= _T_2330 @[el2_dec_tlu_ctl.scala 2567:31] - reg _T_2331 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2568:63] - _T_2331 <= io.exc_cause_wb @[el2_dec_tlu_ctl.scala 2568:63] - io.dec_tlu_exc_cause_wb1 <= _T_2331 @[el2_dec_tlu_ctl.scala 2568:31] - reg _T_2332 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2569:63] - _T_2332 <= io.interrupt_valid_r_d1 @[el2_dec_tlu_ctl.scala 2569:63] - io.dec_tlu_int_valid_wb1 <= _T_2332 @[el2_dec_tlu_ctl.scala 2569:31] - io.dec_tlu_mtval_wb1 <= mtval @[el2_dec_tlu_ctl.scala 2571:25] - node _T_2333 = bits(io.csr_pkt.csr_misa, 0, 0) @[el2_dec_tlu_ctl.scala 2577:25] - node _T_2334 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[el2_dec_tlu_ctl.scala 2578:30] - node _T_2335 = bits(io.csr_pkt.csr_marchid, 0, 0) @[el2_dec_tlu_ctl.scala 2579:28] - node _T_2336 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[el2_dec_tlu_ctl.scala 2580:27] - node _T_2337 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[el2_dec_tlu_ctl.scala 2581:28] - node _T_2338 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_2339 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2582:28] - node _T_2340 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 2582:91] - node _T_2341 = bits(io.mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2582:116] - node _T_2342 = cat(UInt<3>("h00"), _T_2341) @[Cat.scala 29:58] - node _T_2343 = cat(_T_2342, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2344 = cat(UInt<3>("h00"), _T_2340) @[Cat.scala 29:58] - node _T_2345 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2346 = cat(_T_2345, _T_2344) @[Cat.scala 29:58] - node _T_2347 = cat(_T_2346, _T_2343) @[Cat.scala 29:58] - node _T_2348 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2583:26] - node _T_2349 = bits(io.mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 2583:58] - node _T_2350 = bits(io.mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2583:84] - node _T_2351 = cat(_T_2349, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2352 = cat(_T_2351, _T_2350) @[Cat.scala 29:58] - node _T_2353 = bits(io.csr_pkt.csr_mip, 0, 0) @[el2_dec_tlu_ctl.scala 2584:24] - node _T_2354 = bits(io.mip, 5, 3) @[el2_dec_tlu_ctl.scala 2584:66] - node _T_2355 = bits(io.mip, 2, 2) @[el2_dec_tlu_ctl.scala 2584:90] - node _T_2356 = bits(io.mip, 1, 1) @[el2_dec_tlu_ctl.scala 2584:111] - node _T_2357 = bits(io.mip, 0, 0) @[el2_dec_tlu_ctl.scala 2584:132] - node _T_2358 = cat(_T_2357, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2359 = cat(_T_2356, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2360 = cat(_T_2359, _T_2358) @[Cat.scala 29:58] - node _T_2361 = cat(_T_2355, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2362 = cat(UInt<1>("h00"), _T_2354) @[Cat.scala 29:58] - node _T_2363 = cat(_T_2362, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2364 = cat(_T_2363, _T_2361) @[Cat.scala 29:58] - node _T_2365 = cat(_T_2364, _T_2360) @[Cat.scala 29:58] - node _T_2366 = bits(io.csr_pkt.csr_mie, 0, 0) @[el2_dec_tlu_ctl.scala 2585:24] - node _T_2367 = bits(mie, 5, 3) @[el2_dec_tlu_ctl.scala 2585:63] - node _T_2368 = bits(mie, 2, 2) @[el2_dec_tlu_ctl.scala 2585:84] - node _T_2369 = bits(mie, 1, 1) @[el2_dec_tlu_ctl.scala 2585:102] - node _T_2370 = bits(mie, 0, 0) @[el2_dec_tlu_ctl.scala 2585:120] - node _T_2371 = cat(_T_2370, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2372 = cat(_T_2369, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2373 = cat(_T_2372, _T_2371) @[Cat.scala 29:58] - node _T_2374 = cat(_T_2368, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2375 = cat(UInt<1>("h00"), _T_2367) @[Cat.scala 29:58] - node _T_2376 = cat(_T_2375, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2377 = cat(_T_2376, _T_2374) @[Cat.scala 29:58] - node _T_2378 = cat(_T_2377, _T_2373) @[Cat.scala 29:58] - node _T_2379 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[el2_dec_tlu_ctl.scala 2586:28] - node _T_2380 = bits(mcyclel, 31, 0) @[el2_dec_tlu_ctl.scala 2586:53] - node _T_2381 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[el2_dec_tlu_ctl.scala 2587:28] - node _T_2382 = bits(mcycleh_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2587:57] - node _T_2383 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[el2_dec_tlu_ctl.scala 2588:30] - node _T_2384 = bits(minstretl, 31, 0) @[el2_dec_tlu_ctl.scala 2588:60] - node _T_2385 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[el2_dec_tlu_ctl.scala 2589:30] - node _T_2386 = bits(minstreth_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2589:60] - node _T_2387 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[el2_dec_tlu_ctl.scala 2590:29] - node _T_2388 = bits(mscratch, 31, 0) @[el2_dec_tlu_ctl.scala 2590:54] - node _T_2389 = bits(io.csr_pkt.csr_mepc, 0, 0) @[el2_dec_tlu_ctl.scala 2591:25] - node _T_2390 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2391 = bits(io.csr_pkt.csr_mcause, 0, 0) @[el2_dec_tlu_ctl.scala 2592:27] - node _T_2392 = bits(mcause, 31, 0) @[el2_dec_tlu_ctl.scala 2592:52] - node _T_2393 = bits(io.csr_pkt.csr_mscause, 0, 0) @[el2_dec_tlu_ctl.scala 2593:28] - node _T_2394 = bits(mscause, 3, 0) @[el2_dec_tlu_ctl.scala 2593:68] - node _T_2395 = cat(UInt<28>("h00"), _T_2394) @[Cat.scala 29:58] - node _T_2396 = bits(io.csr_pkt.csr_mtval, 0, 0) @[el2_dec_tlu_ctl.scala 2594:26] - node _T_2397 = bits(mtval, 31, 0) @[el2_dec_tlu_ctl.scala 2594:51] - node _T_2398 = bits(io.csr_pkt.csr_mrac, 0, 0) @[el2_dec_tlu_ctl.scala 2595:25] - node _T_2399 = bits(mrac, 31, 0) @[el2_dec_tlu_ctl.scala 2595:50] - node _T_2400 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[el2_dec_tlu_ctl.scala 2596:27] - node _T_2401 = bits(mdseac, 31, 0) @[el2_dec_tlu_ctl.scala 2596:52] - node _T_2402 = bits(io.csr_pkt.csr_meivt, 0, 0) @[el2_dec_tlu_ctl.scala 2597:26] - node _T_2403 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] - node _T_2404 = bits(io.csr_pkt.csr_meihap, 0, 0) @[el2_dec_tlu_ctl.scala 2598:27] - node _T_2405 = cat(meivt, meihap) @[Cat.scala 29:58] - node _T_2406 = cat(_T_2405, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_2407 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[el2_dec_tlu_ctl.scala 2599:29] - node _T_2408 = bits(meicurpl, 3, 0) @[el2_dec_tlu_ctl.scala 2599:69] - node _T_2409 = cat(UInt<28>("h00"), _T_2408) @[Cat.scala 29:58] - node _T_2410 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[el2_dec_tlu_ctl.scala 2600:29] - node _T_2411 = bits(meicidpl, 3, 0) @[el2_dec_tlu_ctl.scala 2600:69] - node _T_2412 = cat(UInt<28>("h00"), _T_2411) @[Cat.scala 29:58] - node _T_2413 = bits(io.csr_pkt.csr_meipt, 0, 0) @[el2_dec_tlu_ctl.scala 2601:26] - node _T_2414 = bits(meipt, 3, 0) @[el2_dec_tlu_ctl.scala 2601:66] - node _T_2415 = cat(UInt<28>("h00"), _T_2414) @[Cat.scala 29:58] - node _T_2416 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 2602:25] - node _T_2417 = bits(mcgc, 8, 0) @[el2_dec_tlu_ctl.scala 2602:65] - node _T_2418 = cat(UInt<23>("h00"), _T_2417) @[Cat.scala 29:58] - node _T_2419 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 2603:25] - node _T_2420 = bits(mfdc, 18, 0) @[el2_dec_tlu_ctl.scala 2603:65] - node _T_2421 = cat(UInt<13>("h00"), _T_2420) @[Cat.scala 29:58] - node _T_2422 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[el2_dec_tlu_ctl.scala 2604:25] - node _T_2423 = bits(io.dcsr, 15, 2) @[el2_dec_tlu_ctl.scala 2604:73] - node _T_2424 = cat(UInt<16>("h04000"), _T_2423) @[Cat.scala 29:58] - node _T_2425 = cat(_T_2424, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2426 = bits(io.csr_pkt.csr_dpc, 0, 0) @[el2_dec_tlu_ctl.scala 2605:24] - node _T_2427 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2428 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[el2_dec_tlu_ctl.scala 2606:27] - node _T_2429 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2606:52] - node _T_2430 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[el2_dec_tlu_ctl.scala 2607:28] - node _T_2431 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2607:53] - node _T_2432 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[el2_dec_tlu_ctl.scala 2608:27] - node _T_2433 = bits(dicad1, 31, 0) @[el2_dec_tlu_ctl.scala 2608:52] - node _T_2434 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[el2_dec_tlu_ctl.scala 2609:29] - node _T_2435 = bits(dicawics, 16, 16) @[el2_dec_tlu_ctl.scala 2609:68] - node _T_2436 = bits(dicawics, 15, 14) @[el2_dec_tlu_ctl.scala 2609:92] - node _T_2437 = bits(dicawics, 13, 0) @[el2_dec_tlu_ctl.scala 2609:119] - node _T_2438 = cat(UInt<3>("h00"), _T_2437) @[Cat.scala 29:58] - node _T_2439 = cat(_T_2438, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2440 = cat(UInt<2>("h00"), _T_2436) @[Cat.scala 29:58] - node _T_2441 = cat(UInt<7>("h00"), _T_2435) @[Cat.scala 29:58] - node _T_2442 = cat(_T_2441, _T_2440) @[Cat.scala 29:58] - node _T_2443 = cat(_T_2442, _T_2439) @[Cat.scala 29:58] - node _T_2444 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[el2_dec_tlu_ctl.scala 2610:26] - node _T_2445 = bits(mtsel, 1, 0) @[el2_dec_tlu_ctl.scala 2610:66] - node _T_2446 = cat(UInt<30>("h00"), _T_2445) @[Cat.scala 29:58] - node _T_2447 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[el2_dec_tlu_ctl.scala 2611:28] - node _T_2448 = bits(mtdata1_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2611:62] - node _T_2449 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[el2_dec_tlu_ctl.scala 2612:28] - node _T_2450 = bits(mtdata2_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2612:62] - node _T_2451 = bits(io.csr_pkt.csr_micect, 0, 0) @[el2_dec_tlu_ctl.scala 2613:27] - node _T_2452 = bits(micect, 31, 0) @[el2_dec_tlu_ctl.scala 2613:52] - node _T_2453 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2614:29] - node _T_2454 = bits(miccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2614:54] - node _T_2455 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2615:29] - node _T_2456 = bits(mdccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2615:54] - node _T_2457 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[el2_dec_tlu_ctl.scala 2616:27] - node _T_2458 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2616:52] - node _T_2459 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[el2_dec_tlu_ctl.scala 2617:27] - node _T_2460 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2617:52] - node _T_2461 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[el2_dec_tlu_ctl.scala 2618:27] - node _T_2462 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2618:52] - node _T_2463 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[el2_dec_tlu_ctl.scala 2619:27] - node _T_2464 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2619:52] - node _T_2465 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[el2_dec_tlu_ctl.scala 2620:28] - node _T_2466 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2620:53] - node _T_2467 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[el2_dec_tlu_ctl.scala 2621:28] - node _T_2468 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2621:53] - node _T_2469 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[el2_dec_tlu_ctl.scala 2622:28] - node _T_2470 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2622:53] - node _T_2471 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[el2_dec_tlu_ctl.scala 2623:28] - node _T_2472 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2623:53] - node _T_2473 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2624:26] - node _T_2474 = bits(mfdht, 5, 0) @[el2_dec_tlu_ctl.scala 2624:66] - node _T_2475 = cat(UInt<26>("h00"), _T_2474) @[Cat.scala 29:58] - node _T_2476 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[el2_dec_tlu_ctl.scala 2625:26] - node _T_2477 = bits(mfdhs, 1, 0) @[el2_dec_tlu_ctl.scala 2625:66] - node _T_2478 = cat(UInt<30>("h00"), _T_2477) @[Cat.scala 29:58] - node _T_2479 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[el2_dec_tlu_ctl.scala 2626:27] - node _T_2480 = bits(mhpme3, 9, 0) @[el2_dec_tlu_ctl.scala 2626:67] - node _T_2481 = cat(UInt<22>("h00"), _T_2480) @[Cat.scala 29:58] - node _T_2482 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[el2_dec_tlu_ctl.scala 2627:27] - node _T_2483 = bits(mhpme4, 9, 0) @[el2_dec_tlu_ctl.scala 2627:67] - node _T_2484 = cat(UInt<22>("h00"), _T_2483) @[Cat.scala 29:58] - node _T_2485 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[el2_dec_tlu_ctl.scala 2628:27] - node _T_2486 = bits(mhpme5, 9, 0) @[el2_dec_tlu_ctl.scala 2628:66] - node _T_2487 = cat(UInt<22>("h00"), _T_2486) @[Cat.scala 29:58] - node _T_2488 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[el2_dec_tlu_ctl.scala 2629:27] - node _T_2489 = bits(mhpme6, 9, 0) @[el2_dec_tlu_ctl.scala 2629:66] - node _T_2490 = cat(UInt<22>("h00"), _T_2489) @[Cat.scala 29:58] - node _T_2491 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2630:34] - node _T_2492 = bits(mcountinhibit, 6, 0) @[el2_dec_tlu_ctl.scala 2630:74] - node _T_2493 = cat(UInt<25>("h00"), _T_2492) @[Cat.scala 29:58] - node _T_2494 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[el2_dec_tlu_ctl.scala 2631:25] - node _T_2495 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] - node _T_2496 = cat(_T_2495, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2497 = bits(io.dec_timer_read_d, 0, 0) @[el2_dec_tlu_ctl.scala 2632:25] - node _T_2498 = bits(io.dec_timer_rddata_d, 31, 0) @[el2_dec_tlu_ctl.scala 2632:64] - node _T_2499 = mux(_T_2333, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2500 = mux(_T_2334, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2501 = mux(_T_2335, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2502 = mux(_T_2336, UInt<32>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2503 = mux(_T_2337, _T_2338, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2504 = mux(_T_2339, _T_2347, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2505 = mux(_T_2348, _T_2352, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2506 = mux(_T_2353, _T_2365, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2507 = mux(_T_2366, _T_2378, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2508 = mux(_T_2379, _T_2380, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2509 = mux(_T_2381, _T_2382, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2510 = mux(_T_2383, _T_2384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2511 = mux(_T_2385, _T_2386, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2512 = mux(_T_2387, _T_2388, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2513 = mux(_T_2389, _T_2390, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2514 = mux(_T_2391, _T_2392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2515 = mux(_T_2393, _T_2395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2516 = mux(_T_2396, _T_2397, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2517 = mux(_T_2398, _T_2399, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2518 = mux(_T_2400, _T_2401, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2519 = mux(_T_2402, _T_2403, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2520 = mux(_T_2404, _T_2406, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2521 = mux(_T_2407, _T_2409, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2522 = mux(_T_2410, _T_2412, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2523 = mux(_T_2413, _T_2415, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2524 = mux(_T_2416, _T_2418, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2525 = mux(_T_2419, _T_2421, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2526 = mux(_T_2422, _T_2425, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2527 = mux(_T_2426, _T_2427, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2528 = mux(_T_2428, _T_2429, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2529 = mux(_T_2430, _T_2431, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2530 = mux(_T_2432, _T_2433, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2531 = mux(_T_2434, _T_2443, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2532 = mux(_T_2444, _T_2446, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2533 = mux(_T_2447, _T_2448, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2534 = mux(_T_2449, _T_2450, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2535 = mux(_T_2451, _T_2452, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2536 = mux(_T_2453, _T_2454, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2537 = mux(_T_2455, _T_2456, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2538 = mux(_T_2457, _T_2458, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2539 = mux(_T_2459, _T_2460, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2540 = mux(_T_2461, _T_2462, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2541 = mux(_T_2463, _T_2464, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2542 = mux(_T_2465, _T_2466, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2543 = mux(_T_2467, _T_2468, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2544 = mux(_T_2469, _T_2470, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2545 = mux(_T_2471, _T_2472, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2546 = mux(_T_2473, _T_2475, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2547 = mux(_T_2476, _T_2478, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2548 = mux(_T_2479, _T_2481, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2549 = mux(_T_2482, _T_2484, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2550 = mux(_T_2485, _T_2487, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2551 = mux(_T_2488, _T_2490, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2552 = mux(_T_2491, _T_2493, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2553 = mux(_T_2494, _T_2496, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2554 = mux(_T_2497, _T_2498, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2555 = or(_T_2499, _T_2500) @[Mux.scala 27:72] - node _T_2556 = or(_T_2555, _T_2501) @[Mux.scala 27:72] - node _T_2557 = or(_T_2556, _T_2502) @[Mux.scala 27:72] - node _T_2558 = or(_T_2557, _T_2503) @[Mux.scala 27:72] - node _T_2559 = or(_T_2558, _T_2504) @[Mux.scala 27:72] - node _T_2560 = or(_T_2559, _T_2505) @[Mux.scala 27:72] + reg _T_2330 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2568:62] + _T_2330 <= io.i0_valid_wb @[el2_dec_tlu_ctl.scala 2568:62] + io.dec_tlu_i0_valid_wb1 <= _T_2330 @[el2_dec_tlu_ctl.scala 2568:30] + node _T_2331 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[el2_dec_tlu_ctl.scala 2569:91] + node _T_2332 = not(io.trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 2569:137] + node _T_2333 = and(io.trigger_hit_r_d1, _T_2332) @[el2_dec_tlu_ctl.scala 2569:135] + node _T_2334 = or(_T_2331, _T_2333) @[el2_dec_tlu_ctl.scala 2569:112] + reg _T_2335 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2569:62] + _T_2335 <= _T_2334 @[el2_dec_tlu_ctl.scala 2569:62] + io.dec_tlu_i0_exc_valid_wb1 <= _T_2335 @[el2_dec_tlu_ctl.scala 2569:30] + reg _T_2336 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2570:62] + _T_2336 <= io.exc_cause_wb @[el2_dec_tlu_ctl.scala 2570:62] + io.dec_tlu_exc_cause_wb1 <= _T_2336 @[el2_dec_tlu_ctl.scala 2570:30] + reg _T_2337 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 2571:62] + _T_2337 <= io.interrupt_valid_r_d1 @[el2_dec_tlu_ctl.scala 2571:62] + io.dec_tlu_int_valid_wb1 <= _T_2337 @[el2_dec_tlu_ctl.scala 2571:30] + io.dec_tlu_mtval_wb1 <= mtval @[el2_dec_tlu_ctl.scala 2573:24] + node _T_2338 = bits(io.csr_pkt.csr_misa, 0, 0) @[el2_dec_tlu_ctl.scala 2579:61] + node _T_2339 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[el2_dec_tlu_ctl.scala 2580:42] + node _T_2340 = bits(io.csr_pkt.csr_marchid, 0, 0) @[el2_dec_tlu_ctl.scala 2581:40] + node _T_2341 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[el2_dec_tlu_ctl.scala 2582:39] + node _T_2342 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[el2_dec_tlu_ctl.scala 2583:40] + node _T_2343 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_2344 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2584:40] + node _T_2345 = bits(io.mstatus, 1, 1) @[el2_dec_tlu_ctl.scala 2584:103] + node _T_2346 = bits(io.mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 2584:128] + node _T_2347 = cat(UInt<3>("h00"), _T_2346) @[Cat.scala 29:58] + node _T_2348 = cat(_T_2347, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2349 = cat(UInt<3>("h00"), _T_2345) @[Cat.scala 29:58] + node _T_2350 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2351 = cat(_T_2350, _T_2349) @[Cat.scala 29:58] + node _T_2352 = cat(_T_2351, _T_2348) @[Cat.scala 29:58] + node _T_2353 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2585:38] + node _T_2354 = bits(io.mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 2585:70] + node _T_2355 = bits(io.mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 2585:96] + node _T_2356 = cat(_T_2354, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2357 = cat(_T_2356, _T_2355) @[Cat.scala 29:58] + node _T_2358 = bits(io.csr_pkt.csr_mip, 0, 0) @[el2_dec_tlu_ctl.scala 2586:36] + node _T_2359 = bits(io.mip, 5, 3) @[el2_dec_tlu_ctl.scala 2586:78] + node _T_2360 = bits(io.mip, 2, 2) @[el2_dec_tlu_ctl.scala 2586:102] + node _T_2361 = bits(io.mip, 1, 1) @[el2_dec_tlu_ctl.scala 2586:123] + node _T_2362 = bits(io.mip, 0, 0) @[el2_dec_tlu_ctl.scala 2586:144] + node _T_2363 = cat(_T_2362, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2364 = cat(_T_2361, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2365 = cat(_T_2364, _T_2363) @[Cat.scala 29:58] + node _T_2366 = cat(_T_2360, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2367 = cat(UInt<1>("h00"), _T_2359) @[Cat.scala 29:58] + node _T_2368 = cat(_T_2367, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2369 = cat(_T_2368, _T_2366) @[Cat.scala 29:58] + node _T_2370 = cat(_T_2369, _T_2365) @[Cat.scala 29:58] + node _T_2371 = bits(io.csr_pkt.csr_mie, 0, 0) @[el2_dec_tlu_ctl.scala 2587:36] + node _T_2372 = bits(mie, 5, 3) @[el2_dec_tlu_ctl.scala 2587:75] + node _T_2373 = bits(mie, 2, 2) @[el2_dec_tlu_ctl.scala 2587:96] + node _T_2374 = bits(mie, 1, 1) @[el2_dec_tlu_ctl.scala 2587:114] + node _T_2375 = bits(mie, 0, 0) @[el2_dec_tlu_ctl.scala 2587:132] + node _T_2376 = cat(_T_2375, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2377 = cat(_T_2374, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2378 = cat(_T_2377, _T_2376) @[Cat.scala 29:58] + node _T_2379 = cat(_T_2373, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2380 = cat(UInt<1>("h00"), _T_2372) @[Cat.scala 29:58] + node _T_2381 = cat(_T_2380, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2382 = cat(_T_2381, _T_2379) @[Cat.scala 29:58] + node _T_2383 = cat(_T_2382, _T_2378) @[Cat.scala 29:58] + node _T_2384 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[el2_dec_tlu_ctl.scala 2588:40] + node _T_2385 = bits(mcyclel, 31, 0) @[el2_dec_tlu_ctl.scala 2588:65] + node _T_2386 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[el2_dec_tlu_ctl.scala 2589:40] + node _T_2387 = bits(mcycleh_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2589:69] + node _T_2388 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[el2_dec_tlu_ctl.scala 2590:42] + node _T_2389 = bits(minstretl, 31, 0) @[el2_dec_tlu_ctl.scala 2590:72] + node _T_2390 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[el2_dec_tlu_ctl.scala 2591:42] + node _T_2391 = bits(minstreth_inc, 31, 0) @[el2_dec_tlu_ctl.scala 2591:72] + node _T_2392 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[el2_dec_tlu_ctl.scala 2592:41] + node _T_2393 = bits(mscratch, 31, 0) @[el2_dec_tlu_ctl.scala 2592:66] + node _T_2394 = bits(io.csr_pkt.csr_mepc, 0, 0) @[el2_dec_tlu_ctl.scala 2593:37] + node _T_2395 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2396 = bits(io.csr_pkt.csr_mcause, 0, 0) @[el2_dec_tlu_ctl.scala 2594:39] + node _T_2397 = bits(mcause, 31, 0) @[el2_dec_tlu_ctl.scala 2594:64] + node _T_2398 = bits(io.csr_pkt.csr_mscause, 0, 0) @[el2_dec_tlu_ctl.scala 2595:40] + node _T_2399 = bits(mscause, 3, 0) @[el2_dec_tlu_ctl.scala 2595:80] + node _T_2400 = cat(UInt<28>("h00"), _T_2399) @[Cat.scala 29:58] + node _T_2401 = bits(io.csr_pkt.csr_mtval, 0, 0) @[el2_dec_tlu_ctl.scala 2596:38] + node _T_2402 = bits(mtval, 31, 0) @[el2_dec_tlu_ctl.scala 2596:63] + node _T_2403 = bits(io.csr_pkt.csr_mrac, 0, 0) @[el2_dec_tlu_ctl.scala 2597:37] + node _T_2404 = bits(mrac, 31, 0) @[el2_dec_tlu_ctl.scala 2597:62] + node _T_2405 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[el2_dec_tlu_ctl.scala 2598:39] + node _T_2406 = bits(mdseac, 31, 0) @[el2_dec_tlu_ctl.scala 2598:64] + node _T_2407 = bits(io.csr_pkt.csr_meivt, 0, 0) @[el2_dec_tlu_ctl.scala 2599:38] + node _T_2408 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] + node _T_2409 = bits(io.csr_pkt.csr_meihap, 0, 0) @[el2_dec_tlu_ctl.scala 2600:39] + node _T_2410 = cat(meivt, meihap) @[Cat.scala 29:58] + node _T_2411 = cat(_T_2410, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_2412 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[el2_dec_tlu_ctl.scala 2601:41] + node _T_2413 = bits(meicurpl, 3, 0) @[el2_dec_tlu_ctl.scala 2601:81] + node _T_2414 = cat(UInt<28>("h00"), _T_2413) @[Cat.scala 29:58] + node _T_2415 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[el2_dec_tlu_ctl.scala 2602:41] + node _T_2416 = bits(meicidpl, 3, 0) @[el2_dec_tlu_ctl.scala 2602:81] + node _T_2417 = cat(UInt<28>("h00"), _T_2416) @[Cat.scala 29:58] + node _T_2418 = bits(io.csr_pkt.csr_meipt, 0, 0) @[el2_dec_tlu_ctl.scala 2603:38] + node _T_2419 = bits(meipt, 3, 0) @[el2_dec_tlu_ctl.scala 2603:78] + node _T_2420 = cat(UInt<28>("h00"), _T_2419) @[Cat.scala 29:58] + node _T_2421 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[el2_dec_tlu_ctl.scala 2604:37] + node _T_2422 = bits(mcgc, 8, 0) @[el2_dec_tlu_ctl.scala 2604:77] + node _T_2423 = cat(UInt<23>("h00"), _T_2422) @[Cat.scala 29:58] + node _T_2424 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[el2_dec_tlu_ctl.scala 2605:37] + node _T_2425 = bits(mfdc, 18, 0) @[el2_dec_tlu_ctl.scala 2605:77] + node _T_2426 = cat(UInt<13>("h00"), _T_2425) @[Cat.scala 29:58] + node _T_2427 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[el2_dec_tlu_ctl.scala 2606:37] + node _T_2428 = bits(io.dcsr, 15, 2) @[el2_dec_tlu_ctl.scala 2606:85] + node _T_2429 = cat(UInt<16>("h04000"), _T_2428) @[Cat.scala 29:58] + node _T_2430 = cat(_T_2429, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2431 = bits(io.csr_pkt.csr_dpc, 0, 0) @[el2_dec_tlu_ctl.scala 2607:36] + node _T_2432 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2433 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[el2_dec_tlu_ctl.scala 2608:39] + node _T_2434 = bits(dicad0, 31, 0) @[el2_dec_tlu_ctl.scala 2608:64] + node _T_2435 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[el2_dec_tlu_ctl.scala 2609:40] + node _T_2436 = bits(dicad0h, 31, 0) @[el2_dec_tlu_ctl.scala 2609:65] + node _T_2437 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[el2_dec_tlu_ctl.scala 2610:39] + node _T_2438 = bits(dicad1, 31, 0) @[el2_dec_tlu_ctl.scala 2610:64] + node _T_2439 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[el2_dec_tlu_ctl.scala 2611:41] + node _T_2440 = bits(dicawics, 16, 16) @[el2_dec_tlu_ctl.scala 2611:80] + node _T_2441 = bits(dicawics, 15, 14) @[el2_dec_tlu_ctl.scala 2611:104] + node _T_2442 = bits(dicawics, 13, 0) @[el2_dec_tlu_ctl.scala 2611:131] + node _T_2443 = cat(UInt<3>("h00"), _T_2442) @[Cat.scala 29:58] + node _T_2444 = cat(_T_2443, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2445 = cat(UInt<2>("h00"), _T_2441) @[Cat.scala 29:58] + node _T_2446 = cat(UInt<7>("h00"), _T_2440) @[Cat.scala 29:58] + node _T_2447 = cat(_T_2446, _T_2445) @[Cat.scala 29:58] + node _T_2448 = cat(_T_2447, _T_2444) @[Cat.scala 29:58] + node _T_2449 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[el2_dec_tlu_ctl.scala 2612:38] + node _T_2450 = bits(mtsel, 1, 0) @[el2_dec_tlu_ctl.scala 2612:78] + node _T_2451 = cat(UInt<30>("h00"), _T_2450) @[Cat.scala 29:58] + node _T_2452 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[el2_dec_tlu_ctl.scala 2613:40] + node _T_2453 = bits(mtdata1_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2613:74] + node _T_2454 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[el2_dec_tlu_ctl.scala 2614:40] + node _T_2455 = bits(mtdata2_tsel_out, 31, 0) @[el2_dec_tlu_ctl.scala 2614:74] + node _T_2456 = bits(io.csr_pkt.csr_micect, 0, 0) @[el2_dec_tlu_ctl.scala 2615:39] + node _T_2457 = bits(micect, 31, 0) @[el2_dec_tlu_ctl.scala 2615:64] + node _T_2458 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2616:41] + node _T_2459 = bits(miccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2616:66] + node _T_2460 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[el2_dec_tlu_ctl.scala 2617:41] + node _T_2461 = bits(mdccmect, 31, 0) @[el2_dec_tlu_ctl.scala 2617:66] + node _T_2462 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[el2_dec_tlu_ctl.scala 2618:39] + node _T_2463 = bits(mhpmc3, 31, 0) @[el2_dec_tlu_ctl.scala 2618:64] + node _T_2464 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[el2_dec_tlu_ctl.scala 2619:39] + node _T_2465 = bits(mhpmc4, 31, 0) @[el2_dec_tlu_ctl.scala 2619:64] + node _T_2466 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[el2_dec_tlu_ctl.scala 2620:39] + node _T_2467 = bits(mhpmc5, 31, 0) @[el2_dec_tlu_ctl.scala 2620:64] + node _T_2468 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[el2_dec_tlu_ctl.scala 2621:39] + node _T_2469 = bits(mhpmc6, 31, 0) @[el2_dec_tlu_ctl.scala 2621:64] + node _T_2470 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[el2_dec_tlu_ctl.scala 2622:40] + node _T_2471 = bits(mhpmc3h, 31, 0) @[el2_dec_tlu_ctl.scala 2622:65] + node _T_2472 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[el2_dec_tlu_ctl.scala 2623:40] + node _T_2473 = bits(mhpmc4h, 31, 0) @[el2_dec_tlu_ctl.scala 2623:65] + node _T_2474 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[el2_dec_tlu_ctl.scala 2624:40] + node _T_2475 = bits(mhpmc5h, 31, 0) @[el2_dec_tlu_ctl.scala 2624:65] + node _T_2476 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[el2_dec_tlu_ctl.scala 2625:40] + node _T_2477 = bits(mhpmc6h, 31, 0) @[el2_dec_tlu_ctl.scala 2625:65] + node _T_2478 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[el2_dec_tlu_ctl.scala 2626:38] + node _T_2479 = bits(mfdht, 5, 0) @[el2_dec_tlu_ctl.scala 2626:78] + node _T_2480 = cat(UInt<26>("h00"), _T_2479) @[Cat.scala 29:58] + node _T_2481 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[el2_dec_tlu_ctl.scala 2627:38] + node _T_2482 = bits(mfdhs, 1, 0) @[el2_dec_tlu_ctl.scala 2627:78] + node _T_2483 = cat(UInt<30>("h00"), _T_2482) @[Cat.scala 29:58] + node _T_2484 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[el2_dec_tlu_ctl.scala 2628:39] + node _T_2485 = bits(mhpme3, 9, 0) @[el2_dec_tlu_ctl.scala 2628:79] + node _T_2486 = cat(UInt<22>("h00"), _T_2485) @[Cat.scala 29:58] + node _T_2487 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[el2_dec_tlu_ctl.scala 2629:39] + node _T_2488 = bits(mhpme4, 9, 0) @[el2_dec_tlu_ctl.scala 2629:79] + node _T_2489 = cat(UInt<22>("h00"), _T_2488) @[Cat.scala 29:58] + node _T_2490 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[el2_dec_tlu_ctl.scala 2630:39] + node _T_2491 = bits(mhpme5, 9, 0) @[el2_dec_tlu_ctl.scala 2630:78] + node _T_2492 = cat(UInt<22>("h00"), _T_2491) @[Cat.scala 29:58] + node _T_2493 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[el2_dec_tlu_ctl.scala 2631:39] + node _T_2494 = bits(mhpme6, 9, 0) @[el2_dec_tlu_ctl.scala 2631:78] + node _T_2495 = cat(UInt<22>("h00"), _T_2494) @[Cat.scala 29:58] + node _T_2496 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[el2_dec_tlu_ctl.scala 2632:46] + node _T_2497 = bits(mcountinhibit, 6, 0) @[el2_dec_tlu_ctl.scala 2632:86] + node _T_2498 = cat(UInt<25>("h00"), _T_2497) @[Cat.scala 29:58] + node _T_2499 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[el2_dec_tlu_ctl.scala 2633:37] + node _T_2500 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] + node _T_2501 = cat(_T_2500, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2502 = bits(io.dec_timer_read_d, 0, 0) @[el2_dec_tlu_ctl.scala 2634:37] + node _T_2503 = bits(io.dec_timer_rddata_d, 31, 0) @[el2_dec_tlu_ctl.scala 2634:76] + node _T_2504 = mux(_T_2338, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2505 = mux(_T_2339, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2506 = mux(_T_2340, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2507 = mux(_T_2341, UInt<32>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2508 = mux(_T_2342, _T_2343, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2509 = mux(_T_2344, _T_2352, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2510 = mux(_T_2353, _T_2357, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2511 = mux(_T_2358, _T_2370, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2512 = mux(_T_2371, _T_2383, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2513 = mux(_T_2384, _T_2385, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2514 = mux(_T_2386, _T_2387, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2515 = mux(_T_2388, _T_2389, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2516 = mux(_T_2390, _T_2391, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2517 = mux(_T_2392, _T_2393, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2518 = mux(_T_2394, _T_2395, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2519 = mux(_T_2396, _T_2397, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2520 = mux(_T_2398, _T_2400, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2521 = mux(_T_2401, _T_2402, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2522 = mux(_T_2403, _T_2404, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2523 = mux(_T_2405, _T_2406, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2524 = mux(_T_2407, _T_2408, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2525 = mux(_T_2409, _T_2411, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2526 = mux(_T_2412, _T_2414, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2527 = mux(_T_2415, _T_2417, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2528 = mux(_T_2418, _T_2420, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2529 = mux(_T_2421, _T_2423, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2530 = mux(_T_2424, _T_2426, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2531 = mux(_T_2427, _T_2430, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2532 = mux(_T_2431, _T_2432, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2533 = mux(_T_2433, _T_2434, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2534 = mux(_T_2435, _T_2436, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2535 = mux(_T_2437, _T_2438, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2536 = mux(_T_2439, _T_2448, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2537 = mux(_T_2449, _T_2451, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2538 = mux(_T_2452, _T_2453, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2539 = mux(_T_2454, _T_2455, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2540 = mux(_T_2456, _T_2457, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2541 = mux(_T_2458, _T_2459, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2542 = mux(_T_2460, _T_2461, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2543 = mux(_T_2462, _T_2463, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2544 = mux(_T_2464, _T_2465, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2545 = mux(_T_2466, _T_2467, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2546 = mux(_T_2468, _T_2469, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2547 = mux(_T_2470, _T_2471, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2548 = mux(_T_2472, _T_2473, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2549 = mux(_T_2474, _T_2475, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2550 = mux(_T_2476, _T_2477, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2551 = mux(_T_2478, _T_2480, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2552 = mux(_T_2481, _T_2483, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2553 = mux(_T_2484, _T_2486, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2554 = mux(_T_2487, _T_2489, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2555 = mux(_T_2490, _T_2492, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2556 = mux(_T_2493, _T_2495, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2557 = mux(_T_2496, _T_2498, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2558 = mux(_T_2499, _T_2501, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2559 = mux(_T_2502, _T_2503, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2560 = or(_T_2504, _T_2505) @[Mux.scala 27:72] node _T_2561 = or(_T_2560, _T_2506) @[Mux.scala 27:72] node _T_2562 = or(_T_2561, _T_2507) @[Mux.scala 27:72] node _T_2563 = or(_T_2562, _T_2508) @[Mux.scala 27:72] @@ -4595,1697 +4595,1702 @@ circuit el2_dec_tlu_ctl : node _T_2607 = or(_T_2606, _T_2552) @[Mux.scala 27:72] node _T_2608 = or(_T_2607, _T_2553) @[Mux.scala 27:72] node _T_2609 = or(_T_2608, _T_2554) @[Mux.scala 27:72] - wire _T_2610 : UInt @[Mux.scala 27:72] - _T_2610 <= _T_2609 @[Mux.scala 27:72] - io.dec_csr_rddata_d <= _T_2610 @[el2_dec_tlu_ctl.scala 2576:22] + node _T_2610 = or(_T_2609, _T_2555) @[Mux.scala 27:72] + node _T_2611 = or(_T_2610, _T_2556) @[Mux.scala 27:72] + node _T_2612 = or(_T_2611, _T_2557) @[Mux.scala 27:72] + node _T_2613 = or(_T_2612, _T_2558) @[Mux.scala 27:72] + node _T_2614 = or(_T_2613, _T_2559) @[Mux.scala 27:72] + wire _T_2615 : UInt @[Mux.scala 27:72] + _T_2615 <= _T_2614 @[Mux.scala 27:72] + io.dec_csr_rddata_d <= _T_2615 @[el2_dec_tlu_ctl.scala 2578:21] module el2_dec_decode_csr_read : input clock : Clock input reset : AsyncReset output io : {flip dec_csr_rdaddr_d : UInt<12>, csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>}} - node _T = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1 = eq(_T, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_2 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_3 = eq(_T_2, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_4 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_5 = eq(_T_4, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_6 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_7 = eq(_T_6, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_8 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_9 = and(_T_1, _T_3) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_10 = and(_T_9, _T_5) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_11 = and(_T_10, _T_7) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_12 = and(_T_11, _T_8) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_misa <= _T_12 @[el2_dec_tlu_ctl.scala 2650:49] - node _T_13 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_14 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_15 = eq(_T_14, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_16 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_17 = eq(_T_16, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_18 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_19 = and(_T_13, _T_15) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_20 = and(_T_19, _T_17) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_21 = and(_T_20, _T_18) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mvendorid <= _T_21 @[el2_dec_tlu_ctl.scala 2651:49] - node _T_22 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_23 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_24 = eq(_T_23, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_25 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_26 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_27 = eq(_T_26, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_28 = and(_T_22, _T_24) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_29 = and(_T_28, _T_25) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_30 = and(_T_29, _T_27) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_marchid <= _T_30 @[el2_dec_tlu_ctl.scala 2652:57] - node _T_31 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_32 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_33 = eq(_T_32, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_34 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_35 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_36 = and(_T_31, _T_33) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_37 = and(_T_36, _T_34) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_38 = and(_T_37, _T_35) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mimpid <= _T_38 @[el2_dec_tlu_ctl.scala 2653:57] - node _T_39 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_40 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_41 = eq(_T_40, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_42 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_43 = and(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_44 = and(_T_43, _T_42) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhartid <= _T_44 @[el2_dec_tlu_ctl.scala 2654:57] - node _T_45 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_46 = eq(_T_45, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_47 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_49 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_50 = eq(_T_49, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_51 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_52 = eq(_T_51, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_53 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_54 = eq(_T_53, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_55 = and(_T_46, _T_48) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_56 = and(_T_55, _T_50) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_57 = and(_T_56, _T_52) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_58 = and(_T_57, _T_54) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mstatus <= _T_58 @[el2_dec_tlu_ctl.scala 2655:57] - node _T_59 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_61 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_62 = eq(_T_61, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_63 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_64 = eq(_T_63, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_65 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_66 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_67 = and(_T_60, _T_62) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_68 = and(_T_67, _T_64) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_69 = and(_T_68, _T_65) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_70 = and(_T_69, _T_66) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtvec <= _T_70 @[el2_dec_tlu_ctl.scala 2656:49] - node _T_71 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_72 = eq(_T_71, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_73 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_74 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_75 = and(_T_72, _T_73) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_76 = and(_T_75, _T_74) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mip <= _T_76 @[el2_dec_tlu_ctl.scala 2657:57] - node _T_77 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_78 = eq(_T_77, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_79 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_80 = eq(_T_79, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_81 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_82 = eq(_T_81, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_83 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_84 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_85 = eq(_T_84, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_86 = and(_T_78, _T_80) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_87 = and(_T_86, _T_82) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_88 = and(_T_87, _T_83) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_89 = and(_T_88, _T_85) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mie <= _T_89 @[el2_dec_tlu_ctl.scala 2658:57] - node _T_90 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_91 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_93 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_94 = eq(_T_93, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_95 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_96 = eq(_T_95, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_97 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_98 = eq(_T_97, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_99 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_100 = eq(_T_99, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_101 = and(_T_90, _T_92) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_102 = and(_T_101, _T_94) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_103 = and(_T_102, _T_96) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_104 = and(_T_103, _T_98) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_105 = and(_T_104, _T_100) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcyclel <= _T_105 @[el2_dec_tlu_ctl.scala 2659:57] - node _T_106 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_107 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_108 = eq(_T_107, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_109 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_111 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_112 = eq(_T_111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_113 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_114 = eq(_T_113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_115 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_116 = eq(_T_115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_117 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_119 = and(_T_106, _T_108) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_120 = and(_T_119, _T_110) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_121 = and(_T_120, _T_112) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_122 = and(_T_121, _T_114) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_123 = and(_T_122, _T_116) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_124 = and(_T_123, _T_118) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcycleh <= _T_124 @[el2_dec_tlu_ctl.scala 2660:57] - node _T_125 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_126 = eq(_T_125, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_127 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_128 = eq(_T_127, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_129 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_131 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_132 = eq(_T_131, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_133 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_135 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_136 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_138 = and(_T_126, _T_128) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_139 = and(_T_138, _T_130) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_140 = and(_T_139, _T_132) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_141 = and(_T_140, _T_134) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_142 = and(_T_141, _T_135) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_143 = and(_T_142, _T_137) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_minstretl <= _T_143 @[el2_dec_tlu_ctl.scala 2661:49] - node _T_144 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_145 = eq(_T_144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_146 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_147 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_148 = eq(_T_147, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_149 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_150 = eq(_T_149, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_151 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_152 = eq(_T_151, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_153 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_154 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_155 = eq(_T_154, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_156 = and(_T_145, _T_146) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_157 = and(_T_156, _T_148) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_158 = and(_T_157, _T_150) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_159 = and(_T_158, _T_152) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_160 = and(_T_159, _T_153) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_161 = and(_T_160, _T_155) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_minstreth <= _T_161 @[el2_dec_tlu_ctl.scala 2662:49] - node _T_162 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_163 = eq(_T_162, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_164 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_165 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_166 = eq(_T_165, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_167 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_168 = eq(_T_167, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_169 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_171 = and(_T_163, _T_164) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_172 = and(_T_171, _T_166) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_173 = and(_T_172, _T_168) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_174 = and(_T_173, _T_170) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mscratch <= _T_174 @[el2_dec_tlu_ctl.scala 2663:49] - node _T_175 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_177 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_178 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_179 = eq(_T_178, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_180 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_181 = and(_T_176, _T_177) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_182 = and(_T_181, _T_179) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_183 = and(_T_182, _T_180) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mepc <= _T_183 @[el2_dec_tlu_ctl.scala 2664:49] - node _T_184 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_186 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_187 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_188 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_189 = eq(_T_188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_190 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_191 = and(_T_190, _T_187) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_192 = and(_T_191, _T_189) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcause <= _T_192 @[el2_dec_tlu_ctl.scala 2665:57] - node _T_193 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_194 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_195 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_196 = and(_T_193, _T_194) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_197 = and(_T_196, _T_195) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mscause <= _T_197 @[el2_dec_tlu_ctl.scala 2666:57] - node _T_198 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_199 = eq(_T_198, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_200 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_201 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_202 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_203 = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_204 = and(_T_203, _T_201) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_205 = and(_T_204, _T_202) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtval <= _T_205 @[el2_dec_tlu_ctl.scala 2667:49] - node _T_206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_207 = eq(_T_206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_208 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_209 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_210 = eq(_T_209, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_211 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_212 = eq(_T_211, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_213 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_214 = eq(_T_213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_215 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_216 = eq(_T_215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_217 = and(_T_207, _T_208) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_218 = and(_T_217, _T_210) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_219 = and(_T_218, _T_212) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_220 = and(_T_219, _T_214) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_221 = and(_T_220, _T_216) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mrac <= _T_221 @[el2_dec_tlu_ctl.scala 2668:49] - node _T_222 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_223 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_224 = eq(_T_223, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_225 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_226 = eq(_T_225, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_227 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_228 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_229 = eq(_T_228, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_230 = and(_T_222, _T_224) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_231 = and(_T_230, _T_226) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_232 = and(_T_231, _T_227) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_233 = and(_T_232, _T_229) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dmst <= _T_233 @[el2_dec_tlu_ctl.scala 2669:49] - node _T_234 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_235 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_236 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_237 = eq(_T_236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_238 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_240 = and(_T_234, _T_235) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_241 = and(_T_240, _T_237) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_242 = and(_T_241, _T_239) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdseac <= _T_242 @[el2_dec_tlu_ctl.scala 2670:57] - node _T_243 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_244 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_245 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_246 = and(_T_243, _T_244) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_247 = and(_T_246, _T_245) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meihap <= _T_247 @[el2_dec_tlu_ctl.scala 2671:57] - node _T_248 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_250 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_251 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_252 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_253 = eq(_T_252, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_254 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_255 = eq(_T_254, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_256 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_258 = and(_T_249, _T_250) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_259 = and(_T_258, _T_251) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_260 = and(_T_259, _T_253) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_261 = and(_T_260, _T_255) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_262 = and(_T_261, _T_257) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meivt <= _T_262 @[el2_dec_tlu_ctl.scala 2672:49] - node _T_263 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_264 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_265 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_266 = eq(_T_265, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_267 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_268 = and(_T_263, _T_264) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_269 = and(_T_268, _T_266) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_270 = and(_T_269, _T_267) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meipt <= _T_270 @[el2_dec_tlu_ctl.scala 2673:49] - node _T_271 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_272 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_273 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_274 = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_275 = and(_T_274, _T_273) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicurpl <= _T_275 @[el2_dec_tlu_ctl.scala 2674:49] - node _T_276 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_277 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_278 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_279 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_280 = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_281 = and(_T_280, _T_278) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_282 = and(_T_281, _T_279) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicidpl <= _T_282 @[el2_dec_tlu_ctl.scala 2675:49] - node _T_283 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_284 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_285 = eq(_T_284, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_286 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_287 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_288 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_289 = eq(_T_288, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_290 = and(_T_283, _T_285) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_291 = and(_T_290, _T_286) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_292 = and(_T_291, _T_287) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_293 = and(_T_292, _T_289) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dcsr <= _T_293 @[el2_dec_tlu_ctl.scala 2676:49] - node _T_294 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_295 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_296 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_297 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_298 = eq(_T_297, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_299 = and(_T_294, _T_295) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_300 = and(_T_299, _T_296) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_301 = and(_T_300, _T_298) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcgc <= _T_301 @[el2_dec_tlu_ctl.scala 2677:49] - node _T_302 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_303 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_304 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_305 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_307 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_308 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_309 = and(_T_308, _T_304) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_310 = and(_T_309, _T_306) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_311 = and(_T_310, _T_307) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdc <= _T_311 @[el2_dec_tlu_ctl.scala 2678:49] - node _T_312 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_313 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_315 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_316 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_317 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_318 = and(_T_312, _T_314) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_319 = and(_T_318, _T_315) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_320 = and(_T_319, _T_316) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_321 = and(_T_320, _T_317) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dpc <= _T_321 @[el2_dec_tlu_ctl.scala 2679:57] - node _T_322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_323 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_324 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_325 = eq(_T_324, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_326 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_328 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_329 = eq(_T_328, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_330 = and(_T_322, _T_323) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_331 = and(_T_330, _T_325) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_332 = and(_T_331, _T_327) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_333 = and(_T_332, _T_329) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtsel <= _T_333 @[el2_dec_tlu_ctl.scala 2680:49] - node _T_334 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_335 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_336 = eq(_T_335, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_337 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_339 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_340 = and(_T_334, _T_336) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_341 = and(_T_340, _T_338) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_342 = and(_T_341, _T_339) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtdata1 <= _T_342 @[el2_dec_tlu_ctl.scala 2681:57] - node _T_343 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_344 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_345 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_347 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_348 = and(_T_343, _T_344) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_349 = and(_T_348, _T_346) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_350 = and(_T_349, _T_347) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mtdata2 <= _T_350 @[el2_dec_tlu_ctl.scala 2682:57] - node _T_351 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_352 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_354 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_355 = eq(_T_354, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_356 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_358 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_359 = eq(_T_358, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_360 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_361 = and(_T_351, _T_353) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_362 = and(_T_361, _T_355) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_363 = and(_T_362, _T_357) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_364 = and(_T_363, _T_359) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_365 = and(_T_364, _T_360) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc3 <= _T_365 @[el2_dec_tlu_ctl.scala 2683:57] - node _T_366 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_367 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_368 = eq(_T_367, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_369 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_370 = eq(_T_369, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_371 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_372 = eq(_T_371, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_373 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_374 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_375 = eq(_T_374, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_376 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_377 = eq(_T_376, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_378 = and(_T_366, _T_368) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_379 = and(_T_378, _T_370) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_380 = and(_T_379, _T_372) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_381 = and(_T_380, _T_373) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_382 = and(_T_381, _T_375) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_383 = and(_T_382, _T_377) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc4 <= _T_383 @[el2_dec_tlu_ctl.scala 2684:57] - node _T_384 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_385 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_386 = eq(_T_385, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_387 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_388 = eq(_T_387, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_389 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_390 = eq(_T_389, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_391 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_393 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_394 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_395 = and(_T_394, _T_388) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_396 = and(_T_395, _T_390) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_397 = and(_T_396, _T_392) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_398 = and(_T_397, _T_393) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc5 <= _T_398 @[el2_dec_tlu_ctl.scala 2685:57] - node _T_399 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_401 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_402 = eq(_T_401, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_403 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_404 = eq(_T_403, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_405 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_407 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_408 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_409 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_410 = eq(_T_409, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_411 = and(_T_400, _T_402) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_412 = and(_T_411, _T_404) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_413 = and(_T_412, _T_406) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_414 = and(_T_413, _T_407) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_415 = and(_T_414, _T_408) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_416 = and(_T_415, _T_410) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc6 <= _T_416 @[el2_dec_tlu_ctl.scala 2686:57] - node _T_417 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_418 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_420 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_421 = eq(_T_420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_422 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_423 = eq(_T_422, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_424 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_425 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_426 = and(_T_417, _T_419) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_427 = and(_T_426, _T_421) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_428 = and(_T_427, _T_423) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_429 = and(_T_428, _T_424) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_430 = and(_T_429, _T_425) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc3h <= _T_430 @[el2_dec_tlu_ctl.scala 2687:57] - node _T_431 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_432 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_433 = eq(_T_432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_434 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_436 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_437 = eq(_T_436, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_438 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_439 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_440 = eq(_T_439, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_441 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_442 = eq(_T_441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_443 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_444 = and(_T_443, _T_435) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_445 = and(_T_444, _T_437) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_446 = and(_T_445, _T_438) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_447 = and(_T_446, _T_440) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_448 = and(_T_447, _T_442) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc4h <= _T_448 @[el2_dec_tlu_ctl.scala 2688:57] - node _T_449 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_450 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_452 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_453 = eq(_T_452, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_454 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_455 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_456 = eq(_T_455, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_457 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_458 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_459 = and(_T_458, _T_453) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_460 = and(_T_459, _T_454) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_461 = and(_T_460, _T_456) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_462 = and(_T_461, _T_457) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc5h <= _T_462 @[el2_dec_tlu_ctl.scala 2689:57] - node _T_463 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_464 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_465 = eq(_T_464, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_466 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_468 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_469 = eq(_T_468, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_470 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_471 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_472 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_473 = eq(_T_472, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_474 = and(_T_463, _T_465) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_475 = and(_T_474, _T_467) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_476 = and(_T_475, _T_469) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_477 = and(_T_476, _T_470) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_478 = and(_T_477, _T_471) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_479 = and(_T_478, _T_473) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpmc6h <= _T_479 @[el2_dec_tlu_ctl.scala 2690:57] - node _T_480 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_482 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_483 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_484 = eq(_T_483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_485 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_487 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_488 = eq(_T_487, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_489 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_490 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_491 = and(_T_490, _T_484) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_492 = and(_T_491, _T_486) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_493 = and(_T_492, _T_488) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_494 = and(_T_493, _T_489) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme3 <= _T_494 @[el2_dec_tlu_ctl.scala 2691:57] - node _T_495 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_496 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_498 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_499 = eq(_T_498, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_500 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_501 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_503 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_504 = eq(_T_503, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_505 = and(_T_495, _T_497) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_506 = and(_T_505, _T_499) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_507 = and(_T_506, _T_500) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_508 = and(_T_507, _T_502) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_509 = and(_T_508, _T_504) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme4 <= _T_509 @[el2_dec_tlu_ctl.scala 2692:57] - node _T_510 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_511 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_512 = eq(_T_511, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_513 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_514 = eq(_T_513, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_515 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_516 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_517 = eq(_T_516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_518 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_519 = and(_T_510, _T_512) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_520 = and(_T_519, _T_514) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_521 = and(_T_520, _T_515) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_522 = and(_T_521, _T_517) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_523 = and(_T_522, _T_518) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme5 <= _T_523 @[el2_dec_tlu_ctl.scala 2693:57] - node _T_524 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_525 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_527 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_528 = eq(_T_527, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_529 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_530 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_531 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_532 = eq(_T_531, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_533 = and(_T_524, _T_526) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_534 = and(_T_533, _T_528) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_535 = and(_T_534, _T_529) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_536 = and(_T_535, _T_530) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_537 = and(_T_536, _T_532) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mhpme6 <= _T_537 @[el2_dec_tlu_ctl.scala 2694:57] - node _T_538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_539 = eq(_T_538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_540 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_541 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_542 = eq(_T_541, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_544 = eq(_T_543, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_545 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_546 = eq(_T_545, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_547 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_548 = eq(_T_547, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_549 = and(_T_539, _T_540) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_550 = and(_T_549, _T_542) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_551 = and(_T_550, _T_544) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_552 = and(_T_551, _T_546) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_553 = and(_T_552, _T_548) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcountinhibit <= _T_553 @[el2_dec_tlu_ctl.scala 2695:41] - node _T_554 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_555 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_556 = eq(_T_555, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_557 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_558 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_559 = eq(_T_558, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_560 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_561 = eq(_T_560, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_562 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_563 = and(_T_562, _T_557) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_564 = and(_T_563, _T_559) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_565 = and(_T_564, _T_561) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitctl0 <= _T_565 @[el2_dec_tlu_ctl.scala 2696:57] - node _T_566 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_567 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_569 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_570 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_571 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_572 = and(_T_566, _T_568) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_573 = and(_T_572, _T_569) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_574 = and(_T_573, _T_570) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_575 = and(_T_574, _T_571) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitctl1 <= _T_575 @[el2_dec_tlu_ctl.scala 2697:57] - node _T_576 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_577 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_578 = eq(_T_577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_579 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_580 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_581 = eq(_T_580, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_582 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_583 = and(_T_576, _T_578) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_584 = and(_T_583, _T_579) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_585 = and(_T_584, _T_581) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_586 = and(_T_585, _T_582) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitb0 <= _T_586 @[el2_dec_tlu_ctl.scala 2698:49] - node _T_587 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_588 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_589 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_590 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_591 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_592 = eq(_T_591, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_593 = and(_T_587, _T_588) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_594 = and(_T_593, _T_589) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_595 = and(_T_594, _T_590) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_596 = and(_T_595, _T_592) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitb1 <= _T_596 @[el2_dec_tlu_ctl.scala 2699:49] - node _T_597 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_598 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_599 = eq(_T_598, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_600 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_601 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_602 = eq(_T_601, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_603 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_604 = eq(_T_603, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_605 = and(_T_597, _T_599) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_606 = and(_T_605, _T_600) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_607 = and(_T_606, _T_602) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_608 = and(_T_607, _T_604) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitcnt0 <= _T_608 @[el2_dec_tlu_ctl.scala 2700:57] - node _T_609 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_610 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_611 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_612 = eq(_T_611, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_613 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_614 = and(_T_609, _T_610) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_615 = and(_T_614, _T_612) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_616 = and(_T_615, _T_613) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mitcnt1 <= _T_616 @[el2_dec_tlu_ctl.scala 2701:57] - node _T_617 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_618 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_619 = eq(_T_618, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_620 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_621 = eq(_T_620, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_622 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_623 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_624 = and(_T_617, _T_619) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_625 = and(_T_624, _T_621) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_626 = and(_T_625, _T_622) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_627 = and(_T_626, _T_623) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mpmc <= _T_627 @[el2_dec_tlu_ctl.scala 2702:49] - node _T_628 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_629 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_630 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_631 = eq(_T_630, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_632 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_633 = eq(_T_632, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_634 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_635 = eq(_T_634, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_636 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_637 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_638 = and(_T_637, _T_631) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_639 = and(_T_638, _T_633) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_640 = and(_T_639, _T_635) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_641 = and(_T_640, _T_636) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mcpc <= _T_641 @[el2_dec_tlu_ctl.scala 2703:49] - node _T_642 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_643 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_644 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_645 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_646 = eq(_T_645, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_647 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_648 = and(_T_647, _T_644) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_649 = and(_T_648, _T_646) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_meicpct <= _T_649 @[el2_dec_tlu_ctl.scala 2704:57] - node _T_650 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_651 = eq(_T_650, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_652 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_653 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_654 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_655 = eq(_T_654, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_656 = and(_T_651, _T_652) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_657 = and(_T_656, _T_653) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_658 = and(_T_657, _T_655) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdeau <= _T_658 @[el2_dec_tlu_ctl.scala 2705:49] - node _T_659 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_660 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_661 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_662 = eq(_T_661, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_663 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_664 = eq(_T_663, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_665 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_667 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_668 = and(_T_667, _T_662) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_669 = and(_T_668, _T_664) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_670 = and(_T_669, _T_666) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_micect <= _T_670 @[el2_dec_tlu_ctl.scala 2706:57] - node _T_671 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_672 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_673 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_674 = eq(_T_673, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_675 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_676 = and(_T_671, _T_672) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_677 = and(_T_676, _T_674) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_678 = and(_T_677, _T_675) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_miccmect <= _T_678 @[el2_dec_tlu_ctl.scala 2707:49] - node _T_679 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_680 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_681 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_682 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_683 = eq(_T_682, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_684 = and(_T_679, _T_680) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_685 = and(_T_684, _T_681) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_686 = and(_T_685, _T_683) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mdccmect <= _T_686 @[el2_dec_tlu_ctl.scala 2708:49] - node _T_687 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_688 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_689 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_690 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_691 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_692 = eq(_T_691, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_693 = and(_T_687, _T_688) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_694 = and(_T_693, _T_689) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_695 = and(_T_694, _T_690) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_696 = and(_T_695, _T_692) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdht <= _T_696 @[el2_dec_tlu_ctl.scala 2709:49] - node _T_697 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_698 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_699 = eq(_T_698, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_700 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_701 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_702 = and(_T_697, _T_699) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_703 = and(_T_702, _T_700) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_704 = and(_T_703, _T_701) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_mfdhs <= _T_704 @[el2_dec_tlu_ctl.scala 2710:49] - node _T_705 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_706 = eq(_T_705, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_707 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_708 = eq(_T_707, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_709 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_710 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_711 = eq(_T_710, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_712 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_713 = eq(_T_712, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_714 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_715 = eq(_T_714, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_716 = and(_T_706, _T_708) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_717 = and(_T_716, _T_709) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_718 = and(_T_717, _T_711) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_719 = and(_T_718, _T_713) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_720 = and(_T_719, _T_715) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicawics <= _T_720 @[el2_dec_tlu_ctl.scala 2711:49] - node _T_721 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_722 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_723 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_724 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_725 = eq(_T_724, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_726 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_727 = and(_T_726, _T_723) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_728 = and(_T_727, _T_725) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad0h <= _T_728 @[el2_dec_tlu_ctl.scala 2712:57] - node _T_729 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_730 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_731 = eq(_T_730, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_732 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_733 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_734 = eq(_T_733, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_735 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_736 = and(_T_729, _T_731) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_737 = and(_T_736, _T_732) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_738 = and(_T_737, _T_734) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_739 = and(_T_738, _T_735) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad0 <= _T_739 @[el2_dec_tlu_ctl.scala 2713:57] - node _T_740 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_741 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_742 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_743 = eq(_T_742, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_744 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_745 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_746 = eq(_T_745, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_747 = and(_T_740, _T_741) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_748 = and(_T_747, _T_743) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_749 = and(_T_748, _T_744) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_750 = and(_T_749, _T_746) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicad1 <= _T_750 @[el2_dec_tlu_ctl.scala 2714:57] - node _T_751 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_752 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_753 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_754 = eq(_T_753, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_755 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_756 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_757 = and(_T_751, _T_752) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_758 = and(_T_757, _T_754) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_759 = and(_T_758, _T_755) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_760 = and(_T_759, _T_756) @[el2_dec_tlu_ctl.scala 2648:192] - io.csr_pkt.csr_dicago <= _T_760 @[el2_dec_tlu_ctl.scala 2715:57] - node _T_761 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_762 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_763 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_764 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_765 = eq(_T_764, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_766 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_767 = and(_T_761, _T_762) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_768 = and(_T_767, _T_763) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_769 = and(_T_768, _T_765) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_770 = and(_T_769, _T_766) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_771 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_772 = eq(_T_771, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_773 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_774 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_775 = eq(_T_774, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_776 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_778 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_779 = eq(_T_778, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_780 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_781 = eq(_T_780, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_782 = and(_T_772, _T_773) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_783 = and(_T_782, _T_775) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_784 = and(_T_783, _T_777) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_785 = and(_T_784, _T_779) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_786 = and(_T_785, _T_781) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_787 = or(_T_770, _T_786) @[el2_dec_tlu_ctl.scala 2716:73] - node _T_788 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_789 = eq(_T_788, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_790 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_791 = eq(_T_790, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_792 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_794 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_795 = eq(_T_794, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_796 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_798 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_799 = and(_T_789, _T_791) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_800 = and(_T_799, _T_793) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_801 = and(_T_800, _T_795) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_802 = and(_T_801, _T_797) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_803 = and(_T_802, _T_798) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_804 = or(_T_787, _T_803) @[el2_dec_tlu_ctl.scala 2716:113] - node _T_805 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_806 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_807 = eq(_T_806, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_808 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_809 = eq(_T_808, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_810 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_811 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_812 = eq(_T_811, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_813 = and(_T_805, _T_807) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_814 = and(_T_813, _T_809) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_815 = and(_T_814, _T_810) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_816 = and(_T_815, _T_812) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_817 = or(_T_804, _T_816) @[el2_dec_tlu_ctl.scala 2716:147] - node _T_818 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_819 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_820 = eq(_T_819, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_821 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_822 = eq(_T_821, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_823 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_824 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_825 = eq(_T_824, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_826 = and(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_827 = and(_T_826, _T_822) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_828 = and(_T_827, _T_823) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_829 = and(_T_828, _T_825) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_830 = or(_T_817, _T_829) @[el2_dec_tlu_ctl.scala 2717:41] - node _T_831 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_832 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_834 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_835 = eq(_T_834, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_836 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_837 = eq(_T_836, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_838 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_839 = eq(_T_838, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_840 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_841 = and(_T_831, _T_833) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_842 = and(_T_841, _T_835) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_843 = and(_T_842, _T_837) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_844 = and(_T_843, _T_839) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_845 = and(_T_844, _T_840) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_846 = or(_T_830, _T_845) @[el2_dec_tlu_ctl.scala 2717:81] - io.csr_pkt.presync <= _T_846 @[el2_dec_tlu_ctl.scala 2716:26] - node _T_847 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_848 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_849 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_850 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_852 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_853 = and(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_854 = and(_T_853, _T_849) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_855 = and(_T_854, _T_851) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_856 = and(_T_855, _T_852) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_857 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_859 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_860 = eq(_T_859, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_861 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_862 = eq(_T_861, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_863 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_864 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_865 = and(_T_858, _T_860) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_866 = and(_T_865, _T_862) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_867 = and(_T_866, _T_863) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_868 = and(_T_867, _T_864) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_869 = or(_T_856, _T_868) @[el2_dec_tlu_ctl.scala 2718:73] - node _T_870 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_871 = eq(_T_870, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_872 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_873 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_874 = eq(_T_873, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_875 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_876 = and(_T_871, _T_872) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_877 = and(_T_876, _T_874) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_878 = and(_T_877, _T_875) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_879 = or(_T_869, _T_878) @[el2_dec_tlu_ctl.scala 2718:113] - node _T_880 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_881 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_882 = eq(_T_881, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_883 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_884 = eq(_T_883, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_885 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_886 = and(_T_880, _T_882) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_887 = and(_T_886, _T_884) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_888 = and(_T_887, _T_885) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_889 = or(_T_879, _T_888) @[el2_dec_tlu_ctl.scala 2718:154] - node _T_890 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_891 = eq(_T_890, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_892 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_893 = eq(_T_892, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_894 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_895 = eq(_T_894, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_896 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_897 = eq(_T_896, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_898 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_899 = eq(_T_898, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_900 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_901 = eq(_T_900, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_902 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_903 = eq(_T_902, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_904 = and(_T_891, _T_893) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_905 = and(_T_904, _T_895) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_906 = and(_T_905, _T_897) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_907 = and(_T_906, _T_899) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_908 = and(_T_907, _T_901) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_909 = and(_T_908, _T_903) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_910 = or(_T_889, _T_909) @[el2_dec_tlu_ctl.scala 2719:41] - node _T_911 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_912 = eq(_T_911, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_913 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_914 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_915 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_916 = eq(_T_915, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_917 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_918 = eq(_T_917, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_919 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_920 = eq(_T_919, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_921 = and(_T_912, _T_913) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_922 = and(_T_921, _T_914) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_923 = and(_T_922, _T_916) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_924 = and(_T_923, _T_918) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_925 = and(_T_924, _T_920) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_926 = or(_T_910, _T_925) @[el2_dec_tlu_ctl.scala 2719:81] - node _T_927 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_928 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_929 = eq(_T_928, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_930 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_931 = eq(_T_930, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_932 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_933 = eq(_T_932, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_934 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_935 = and(_T_927, _T_929) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_936 = and(_T_935, _T_931) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_937 = and(_T_936, _T_933) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_938 = and(_T_937, _T_934) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_939 = or(_T_926, _T_938) @[el2_dec_tlu_ctl.scala 2719:114] - io.csr_pkt.postsync <= _T_939 @[el2_dec_tlu_ctl.scala 2718:24] - node _T_940 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_941 = eq(_T_940, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_942 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_943 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_944 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_945 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_946 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_947 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_948 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_949 = eq(_T_948, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_950 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_951 = eq(_T_950, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_952 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_953 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_954 = eq(_T_953, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_955 = and(_T_941, _T_942) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_956 = and(_T_955, _T_943) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_957 = and(_T_956, _T_944) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_958 = and(_T_957, _T_945) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_959 = and(_T_958, _T_946) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_960 = and(_T_959, _T_947) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_961 = and(_T_960, _T_949) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_962 = and(_T_961, _T_951) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_963 = and(_T_962, _T_952) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_964 = and(_T_963, _T_954) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_965 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_966 = eq(_T_965, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_967 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_968 = eq(_T_967, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_969 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_970 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_971 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_972 = eq(_T_971, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_973 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_974 = eq(_T_973, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_975 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_976 = eq(_T_975, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_977 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_978 = eq(_T_977, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_979 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_980 = eq(_T_979, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_981 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_982 = eq(_T_981, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_983 = and(_T_966, _T_968) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_984 = and(_T_983, _T_969) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_985 = and(_T_984, _T_970) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_986 = and(_T_985, _T_972) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_987 = and(_T_986, _T_974) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_988 = and(_T_987, _T_976) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_989 = and(_T_988, _T_978) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_990 = and(_T_989, _T_980) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_991 = and(_T_990, _T_982) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_992 = or(_T_964, _T_991) @[el2_dec_tlu_ctl.scala 2721:73] - node _T_993 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_995 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_996 = eq(_T_995, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_997 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_998 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_999 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1000 = eq(_T_999, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1001 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1002 = eq(_T_1001, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1003 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1004 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1005 = eq(_T_1004, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1006 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1008 = and(_T_994, _T_996) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1009 = and(_T_1008, _T_997) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1010 = and(_T_1009, _T_998) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1011 = and(_T_1010, _T_1000) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1012 = and(_T_1011, _T_1002) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1013 = and(_T_1012, _T_1003) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1014 = and(_T_1013, _T_1005) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1015 = and(_T_1014, _T_1007) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1016 = or(_T_992, _T_1015) @[el2_dec_tlu_ctl.scala 2721:121] - node _T_1017 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1018 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1019 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1020 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1021 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1022 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1023 = eq(_T_1022, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1024 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1025 = eq(_T_1024, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1026 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1027 = eq(_T_1026, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1028 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1029 = eq(_T_1028, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1030 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1031 = eq(_T_1030, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1032 = and(_T_1017, _T_1018) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1033 = and(_T_1032, _T_1019) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1034 = and(_T_1033, _T_1020) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1035 = and(_T_1034, _T_1021) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1036 = and(_T_1035, _T_1023) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1037 = and(_T_1036, _T_1025) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1038 = and(_T_1037, _T_1027) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1039 = and(_T_1038, _T_1029) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1040 = and(_T_1039, _T_1031) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1041 = or(_T_1016, _T_1040) @[el2_dec_tlu_ctl.scala 2722:57] - node _T_1042 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1043 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1045 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1046 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1047 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1049 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1050 = eq(_T_1049, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1051 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1053 = and(_T_1042, _T_1044) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1054 = and(_T_1053, _T_1045) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1055 = and(_T_1054, _T_1046) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1056 = and(_T_1055, _T_1048) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1057 = and(_T_1056, _T_1050) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1058 = and(_T_1057, _T_1052) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1059 = or(_T_1041, _T_1058) @[el2_dec_tlu_ctl.scala 2722:105] - node _T_1060 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1061 = eq(_T_1060, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1062 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1063 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1064 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1065 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1066 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1067 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1068 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1069 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1070 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1071 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1072 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1073 = and(_T_1061, _T_1062) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1074 = and(_T_1073, _T_1063) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1075 = and(_T_1074, _T_1064) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1076 = and(_T_1075, _T_1065) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1077 = and(_T_1076, _T_1066) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1078 = and(_T_1077, _T_1067) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1079 = and(_T_1078, _T_1068) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1080 = and(_T_1079, _T_1069) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1081 = and(_T_1080, _T_1070) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1082 = and(_T_1081, _T_1071) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1083 = and(_T_1082, _T_1072) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1084 = or(_T_1059, _T_1083) @[el2_dec_tlu_ctl.scala 2723:65] - node _T_1085 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1086 = eq(_T_1085, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1087 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1088 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1089 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1090 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1091 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1092 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1093 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1094 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1095 = eq(_T_1094, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1096 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1097 = eq(_T_1096, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1098 = and(_T_1086, _T_1087) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1099 = and(_T_1098, _T_1088) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1100 = and(_T_1099, _T_1089) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1101 = and(_T_1100, _T_1090) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1102 = and(_T_1101, _T_1091) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1103 = and(_T_1102, _T_1092) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1104 = and(_T_1103, _T_1093) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1105 = and(_T_1104, _T_1095) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1106 = and(_T_1105, _T_1097) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1107 = or(_T_1084, _T_1106) @[el2_dec_tlu_ctl.scala 2723:113] - node _T_1108 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1109 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1110 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1111 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1112 = eq(_T_1111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1113 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1114 = eq(_T_1113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1115 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1116 = eq(_T_1115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1117 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1118 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1119 = eq(_T_1118, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1120 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1121 = eq(_T_1120, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1122 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1123 = and(_T_1108, _T_1109) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1124 = and(_T_1123, _T_1110) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1125 = and(_T_1124, _T_1112) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1126 = and(_T_1125, _T_1114) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1127 = and(_T_1126, _T_1116) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1128 = and(_T_1127, _T_1117) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1129 = and(_T_1128, _T_1119) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1130 = and(_T_1129, _T_1121) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1131 = and(_T_1130, _T_1122) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1132 = or(_T_1107, _T_1131) @[el2_dec_tlu_ctl.scala 2724:57] - node _T_1133 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1135 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1136 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1137 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1138 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1139 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1140 = eq(_T_1139, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1141 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1142 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1144 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1145 = eq(_T_1144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1146 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1148 = and(_T_1134, _T_1135) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1149 = and(_T_1148, _T_1136) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1150 = and(_T_1149, _T_1137) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1151 = and(_T_1150, _T_1138) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1152 = and(_T_1151, _T_1140) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1153 = and(_T_1152, _T_1141) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1154 = and(_T_1153, _T_1143) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1155 = and(_T_1154, _T_1145) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1156 = and(_T_1155, _T_1147) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1157 = or(_T_1132, _T_1156) @[el2_dec_tlu_ctl.scala 2724:113] - node _T_1158 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1159 = eq(_T_1158, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1160 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1161 = eq(_T_1160, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1162 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1163 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1164 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1165 = eq(_T_1164, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1166 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1167 = eq(_T_1166, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1168 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1169 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1170 = and(_T_1159, _T_1161) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1171 = and(_T_1170, _T_1162) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1172 = and(_T_1171, _T_1163) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1173 = and(_T_1172, _T_1165) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1174 = and(_T_1173, _T_1167) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1175 = and(_T_1174, _T_1168) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1176 = and(_T_1175, _T_1169) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1177 = or(_T_1157, _T_1176) @[el2_dec_tlu_ctl.scala 2725:57] - node _T_1178 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1179 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1180 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1181 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1182 = eq(_T_1181, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1183 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1184 = eq(_T_1183, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1185 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1186 = eq(_T_1185, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1187 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1188 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1189 = eq(_T_1188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1190 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1191 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1192 = eq(_T_1191, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1193 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1195 = and(_T_1178, _T_1179) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1196 = and(_T_1195, _T_1180) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1197 = and(_T_1196, _T_1182) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1198 = and(_T_1197, _T_1184) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1199 = and(_T_1198, _T_1186) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1200 = and(_T_1199, _T_1187) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1201 = and(_T_1200, _T_1189) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1202 = and(_T_1201, _T_1190) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1203 = and(_T_1202, _T_1192) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1204 = and(_T_1203, _T_1194) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1205 = or(_T_1177, _T_1204) @[el2_dec_tlu_ctl.scala 2725:113] - node _T_1206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1207 = eq(_T_1206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1208 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1209 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1210 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1211 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1212 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1213 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1215 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1217 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1218 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1219 = and(_T_1207, _T_1208) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1220 = and(_T_1219, _T_1209) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1221 = and(_T_1220, _T_1210) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1222 = and(_T_1221, _T_1211) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1223 = and(_T_1222, _T_1212) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1224 = and(_T_1223, _T_1214) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1225 = and(_T_1224, _T_1216) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1226 = and(_T_1225, _T_1217) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1227 = and(_T_1226, _T_1218) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1228 = or(_T_1205, _T_1227) @[el2_dec_tlu_ctl.scala 2726:57] - node _T_1229 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1230 = eq(_T_1229, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1231 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1232 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1233 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1234 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1235 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1236 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1237 = eq(_T_1236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1238 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1239 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1240 = eq(_T_1239, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1241 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1242 = and(_T_1230, _T_1231) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1243 = and(_T_1242, _T_1232) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1244 = and(_T_1243, _T_1233) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1245 = and(_T_1244, _T_1234) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1246 = and(_T_1245, _T_1235) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1247 = and(_T_1246, _T_1237) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1248 = and(_T_1247, _T_1238) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1249 = and(_T_1248, _T_1240) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1250 = and(_T_1249, _T_1241) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1251 = or(_T_1228, _T_1250) @[el2_dec_tlu_ctl.scala 2726:113] - node _T_1252 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1253 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1254 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1255 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1256 = eq(_T_1255, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1257 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1258 = eq(_T_1257, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1259 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1261 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1262 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1263 = eq(_T_1262, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1264 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1265 = eq(_T_1264, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1266 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1267 = and(_T_1252, _T_1253) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1268 = and(_T_1267, _T_1254) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1269 = and(_T_1268, _T_1256) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1270 = and(_T_1269, _T_1258) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1271 = and(_T_1270, _T_1260) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1272 = and(_T_1271, _T_1261) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1273 = and(_T_1272, _T_1263) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1274 = and(_T_1273, _T_1265) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1275 = and(_T_1274, _T_1266) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1276 = or(_T_1251, _T_1275) @[el2_dec_tlu_ctl.scala 2727:57] - node _T_1277 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1279 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1280 = eq(_T_1279, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1281 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1282 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1283 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1284 = eq(_T_1283, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1285 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1286 = eq(_T_1285, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1287 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1288 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1289 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1290 = and(_T_1278, _T_1280) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1291 = and(_T_1290, _T_1281) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1292 = and(_T_1291, _T_1282) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1293 = and(_T_1292, _T_1284) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1294 = and(_T_1293, _T_1286) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1295 = and(_T_1294, _T_1287) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1296 = and(_T_1295, _T_1288) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1297 = and(_T_1296, _T_1289) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1298 = or(_T_1276, _T_1297) @[el2_dec_tlu_ctl.scala 2727:113] - node _T_1299 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1300 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1301 = eq(_T_1300, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1302 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1303 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1304 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1305 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1307 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1309 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1310 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1312 = and(_T_1299, _T_1301) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1313 = and(_T_1312, _T_1302) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1314 = and(_T_1313, _T_1303) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1315 = and(_T_1314, _T_1304) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1316 = and(_T_1315, _T_1306) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1317 = and(_T_1316, _T_1308) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1318 = and(_T_1317, _T_1309) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1319 = and(_T_1318, _T_1311) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1320 = or(_T_1298, _T_1319) @[el2_dec_tlu_ctl.scala 2728:65] - node _T_1321 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1324 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1325 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1326 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1327 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1328 = eq(_T_1327, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1329 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1330 = eq(_T_1329, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1331 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1332 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1334 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1336 = and(_T_1321, _T_1323) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1337 = and(_T_1336, _T_1324) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1338 = and(_T_1337, _T_1325) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1339 = and(_T_1338, _T_1326) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1340 = and(_T_1339, _T_1328) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1341 = and(_T_1340, _T_1330) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1342 = and(_T_1341, _T_1331) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1343 = and(_T_1342, _T_1333) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1344 = and(_T_1343, _T_1335) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1345 = or(_T_1320, _T_1344) @[el2_dec_tlu_ctl.scala 2728:121] - node _T_1346 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1347 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1349 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1350 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1351 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1352 = eq(_T_1351, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1353 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1355 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1356 = and(_T_1346, _T_1348) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1357 = and(_T_1356, _T_1349) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1358 = and(_T_1357, _T_1350) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1359 = and(_T_1358, _T_1352) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1360 = and(_T_1359, _T_1354) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1361 = and(_T_1360, _T_1355) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1362 = or(_T_1345, _T_1361) @[el2_dec_tlu_ctl.scala 2729:57] - node _T_1363 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1364 = eq(_T_1363, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1365 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1366 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1367 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1368 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1369 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1370 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1371 = eq(_T_1370, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1372 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1373 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1375 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1376 = and(_T_1364, _T_1365) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1377 = and(_T_1376, _T_1366) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1378 = and(_T_1377, _T_1367) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1379 = and(_T_1378, _T_1368) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1380 = and(_T_1379, _T_1369) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1381 = and(_T_1380, _T_1371) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1382 = and(_T_1381, _T_1372) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1383 = and(_T_1382, _T_1374) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1384 = and(_T_1383, _T_1375) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1385 = or(_T_1362, _T_1384) @[el2_dec_tlu_ctl.scala 2729:113] - node _T_1386 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1387 = eq(_T_1386, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1388 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1389 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1390 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1391 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1392 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1393 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1394 = eq(_T_1393, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1395 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1396 = eq(_T_1395, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1397 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1398 = eq(_T_1397, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1399 = and(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1400 = and(_T_1399, _T_1389) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1401 = and(_T_1400, _T_1390) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1402 = and(_T_1401, _T_1391) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1403 = and(_T_1402, _T_1392) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1404 = and(_T_1403, _T_1394) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1405 = and(_T_1404, _T_1396) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1406 = and(_T_1405, _T_1398) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1407 = or(_T_1385, _T_1406) @[el2_dec_tlu_ctl.scala 2730:57] - node _T_1408 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1409 = eq(_T_1408, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1410 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1411 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1412 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1413 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1414 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1415 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1417 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1418 = eq(_T_1417, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1419 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1420 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1421 = eq(_T_1420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1422 = and(_T_1409, _T_1410) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1423 = and(_T_1422, _T_1411) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1424 = and(_T_1423, _T_1412) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1425 = and(_T_1424, _T_1413) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1426 = and(_T_1425, _T_1414) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1427 = and(_T_1426, _T_1416) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1428 = and(_T_1427, _T_1418) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1429 = and(_T_1428, _T_1419) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1430 = and(_T_1429, _T_1421) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1431 = or(_T_1407, _T_1430) @[el2_dec_tlu_ctl.scala 2730:113] - node _T_1432 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1434 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1435 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1436 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1437 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1438 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1440 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1441 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1442 = eq(_T_1441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1443 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1444 = eq(_T_1443, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1445 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1447 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1448 = eq(_T_1447, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1449 = and(_T_1433, _T_1434) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1450 = and(_T_1449, _T_1435) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1451 = and(_T_1450, _T_1436) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1452 = and(_T_1451, _T_1437) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1453 = and(_T_1452, _T_1439) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1454 = and(_T_1453, _T_1440) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1455 = and(_T_1454, _T_1442) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1456 = and(_T_1455, _T_1444) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1457 = and(_T_1456, _T_1446) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1458 = and(_T_1457, _T_1448) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1459 = or(_T_1431, _T_1458) @[el2_dec_tlu_ctl.scala 2731:57] - node _T_1460 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1461 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1463 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1464 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1465 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1467 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1468 = eq(_T_1467, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1469 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1470 = and(_T_1460, _T_1462) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1471 = and(_T_1470, _T_1463) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1472 = and(_T_1471, _T_1464) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1473 = and(_T_1472, _T_1466) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1474 = and(_T_1473, _T_1468) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1475 = and(_T_1474, _T_1469) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1476 = or(_T_1459, _T_1475) @[el2_dec_tlu_ctl.scala 2731:105] - node _T_1477 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1478 = eq(_T_1477, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1479 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1480 = eq(_T_1479, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1481 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1482 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1483 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1485 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1486 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1488 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1489 = eq(_T_1488, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1490 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1492 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1494 = and(_T_1478, _T_1480) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1495 = and(_T_1494, _T_1481) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1496 = and(_T_1495, _T_1482) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1497 = and(_T_1496, _T_1484) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1498 = and(_T_1497, _T_1485) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1499 = and(_T_1498, _T_1487) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1500 = and(_T_1499, _T_1489) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1501 = and(_T_1500, _T_1491) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1502 = and(_T_1501, _T_1493) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1503 = or(_T_1476, _T_1502) @[el2_dec_tlu_ctl.scala 2732:65] - node _T_1504 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1505 = eq(_T_1504, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1506 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1507 = eq(_T_1506, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1508 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1509 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1510 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1511 = eq(_T_1510, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1512 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1513 = eq(_T_1512, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1514 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1515 = eq(_T_1514, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1516 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1517 = eq(_T_1516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1518 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1519 = eq(_T_1518, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1520 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2648:179] - node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:159] - node _T_1522 = and(_T_1505, _T_1507) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1523 = and(_T_1522, _T_1508) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1524 = and(_T_1523, _T_1509) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1525 = and(_T_1524, _T_1511) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1526 = and(_T_1525, _T_1513) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1527 = and(_T_1526, _T_1515) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1528 = and(_T_1527, _T_1517) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1529 = and(_T_1528, _T_1519) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1530 = and(_T_1529, _T_1521) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1531 = or(_T_1503, _T_1530) @[el2_dec_tlu_ctl.scala 2732:113] - node _T_1532 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1533 = eq(_T_1532, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1534 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1535 = eq(_T_1534, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1536 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1537 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1539 = eq(_T_1538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1540 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1541 = eq(_T_1540, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1542 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1544 = and(_T_1533, _T_1535) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1545 = and(_T_1544, _T_1536) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1546 = and(_T_1545, _T_1537) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1547 = and(_T_1546, _T_1539) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1548 = and(_T_1547, _T_1541) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1549 = and(_T_1548, _T_1542) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1550 = and(_T_1549, _T_1543) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1551 = or(_T_1531, _T_1550) @[el2_dec_tlu_ctl.scala 2733:57] - node _T_1552 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1553 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1554 = eq(_T_1553, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1555 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1556 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1557 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1558 = eq(_T_1557, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1559 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1560 = eq(_T_1559, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1561 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1562 = and(_T_1552, _T_1554) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1563 = and(_T_1562, _T_1555) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1564 = and(_T_1563, _T_1556) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1565 = and(_T_1564, _T_1558) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1566 = and(_T_1565, _T_1560) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1567 = and(_T_1566, _T_1561) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1568 = or(_T_1551, _T_1567) @[el2_dec_tlu_ctl.scala 2733:113] - node _T_1569 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1570 = eq(_T_1569, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1571 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1572 = eq(_T_1571, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1573 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1574 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1575 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1576 = eq(_T_1575, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1577 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1578 = eq(_T_1577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1579 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1580 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1581 = and(_T_1570, _T_1572) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1582 = and(_T_1581, _T_1573) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1583 = and(_T_1582, _T_1574) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1584 = and(_T_1583, _T_1576) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1585 = and(_T_1584, _T_1578) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1586 = and(_T_1585, _T_1579) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1587 = and(_T_1586, _T_1580) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1588 = or(_T_1568, _T_1587) @[el2_dec_tlu_ctl.scala 2734:65] - node _T_1589 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1590 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1591 = eq(_T_1590, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1592 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1593 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1594 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1595 = eq(_T_1594, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1596 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2648:143] - node _T_1597 = eq(_T_1596, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2648:123] - node _T_1598 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2648:100] - node _T_1599 = and(_T_1589, _T_1591) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1600 = and(_T_1599, _T_1592) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1601 = and(_T_1600, _T_1593) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1602 = and(_T_1601, _T_1595) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1603 = and(_T_1602, _T_1597) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1604 = and(_T_1603, _T_1598) @[el2_dec_tlu_ctl.scala 2648:192] - node _T_1605 = or(_T_1588, _T_1604) @[el2_dec_tlu_ctl.scala 2734:121] - io.csr_pkt.legal <= _T_1605 @[el2_dec_tlu_ctl.scala 2721:20] + node _T = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1 = eq(_T, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_2 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_3 = eq(_T_2, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_4 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_5 = eq(_T_4, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_6 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_7 = eq(_T_6, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_8 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_9 = and(_T_1, _T_3) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_10 = and(_T_9, _T_5) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_11 = and(_T_10, _T_7) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_12 = and(_T_11, _T_8) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_misa <= _T_12 @[el2_dec_tlu_ctl.scala 2652:57] + node _T_13 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_14 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_15 = eq(_T_14, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_16 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_17 = eq(_T_16, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_18 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_19 = and(_T_13, _T_15) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_20 = and(_T_19, _T_17) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_21 = and(_T_20, _T_18) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mvendorid <= _T_21 @[el2_dec_tlu_ctl.scala 2653:57] + node _T_22 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_23 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_24 = eq(_T_23, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_25 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_26 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_27 = eq(_T_26, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_28 = and(_T_22, _T_24) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_29 = and(_T_28, _T_25) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_30 = and(_T_29, _T_27) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_marchid <= _T_30 @[el2_dec_tlu_ctl.scala 2654:57] + node _T_31 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_32 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_33 = eq(_T_32, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_34 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_35 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_36 = and(_T_31, _T_33) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_37 = and(_T_36, _T_34) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_38 = and(_T_37, _T_35) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mimpid <= _T_38 @[el2_dec_tlu_ctl.scala 2655:57] + node _T_39 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_40 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_41 = eq(_T_40, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_42 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_43 = and(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_44 = and(_T_43, _T_42) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhartid <= _T_44 @[el2_dec_tlu_ctl.scala 2656:57] + node _T_45 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_46 = eq(_T_45, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_47 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_49 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_50 = eq(_T_49, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_51 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_52 = eq(_T_51, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_53 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_54 = eq(_T_53, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_55 = and(_T_46, _T_48) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_56 = and(_T_55, _T_50) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_57 = and(_T_56, _T_52) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_58 = and(_T_57, _T_54) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mstatus <= _T_58 @[el2_dec_tlu_ctl.scala 2657:57] + node _T_59 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_61 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_62 = eq(_T_61, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_63 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_64 = eq(_T_63, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_65 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_66 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_67 = and(_T_60, _T_62) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_68 = and(_T_67, _T_64) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_69 = and(_T_68, _T_65) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_70 = and(_T_69, _T_66) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtvec <= _T_70 @[el2_dec_tlu_ctl.scala 2658:57] + node _T_71 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_72 = eq(_T_71, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_73 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_74 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_75 = and(_T_72, _T_73) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_76 = and(_T_75, _T_74) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mip <= _T_76 @[el2_dec_tlu_ctl.scala 2659:65] + node _T_77 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_78 = eq(_T_77, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_79 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_80 = eq(_T_79, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_81 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_82 = eq(_T_81, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_83 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_84 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_85 = eq(_T_84, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_86 = and(_T_78, _T_80) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_87 = and(_T_86, _T_82) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_88 = and(_T_87, _T_83) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_89 = and(_T_88, _T_85) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mie <= _T_89 @[el2_dec_tlu_ctl.scala 2660:65] + node _T_90 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_91 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_93 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_94 = eq(_T_93, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_95 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_96 = eq(_T_95, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_97 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_98 = eq(_T_97, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_99 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_100 = eq(_T_99, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_101 = and(_T_90, _T_92) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_102 = and(_T_101, _T_94) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_103 = and(_T_102, _T_96) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_104 = and(_T_103, _T_98) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_105 = and(_T_104, _T_100) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcyclel <= _T_105 @[el2_dec_tlu_ctl.scala 2661:57] + node _T_106 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_107 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_108 = eq(_T_107, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_109 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_111 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_112 = eq(_T_111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_113 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_114 = eq(_T_113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_115 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_116 = eq(_T_115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_117 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_119 = and(_T_106, _T_108) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_120 = and(_T_119, _T_110) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_121 = and(_T_120, _T_112) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_122 = and(_T_121, _T_114) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_123 = and(_T_122, _T_116) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_124 = and(_T_123, _T_118) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcycleh <= _T_124 @[el2_dec_tlu_ctl.scala 2662:57] + node _T_125 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_126 = eq(_T_125, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_127 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_128 = eq(_T_127, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_129 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_131 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_132 = eq(_T_131, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_133 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_135 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_136 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_138 = and(_T_126, _T_128) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_139 = and(_T_138, _T_130) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_140 = and(_T_139, _T_132) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_141 = and(_T_140, _T_134) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_142 = and(_T_141, _T_135) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_143 = and(_T_142, _T_137) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_minstretl <= _T_143 @[el2_dec_tlu_ctl.scala 2663:57] + node _T_144 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_145 = eq(_T_144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_146 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_147 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_148 = eq(_T_147, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_149 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_150 = eq(_T_149, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_151 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_152 = eq(_T_151, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_153 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_154 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_155 = eq(_T_154, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_156 = and(_T_145, _T_146) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_157 = and(_T_156, _T_148) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_158 = and(_T_157, _T_150) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_159 = and(_T_158, _T_152) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_160 = and(_T_159, _T_153) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_161 = and(_T_160, _T_155) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_minstreth <= _T_161 @[el2_dec_tlu_ctl.scala 2664:57] + node _T_162 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_163 = eq(_T_162, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_164 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_165 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_166 = eq(_T_165, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_167 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_168 = eq(_T_167, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_169 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_171 = and(_T_163, _T_164) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_172 = and(_T_171, _T_166) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_173 = and(_T_172, _T_168) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_174 = and(_T_173, _T_170) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mscratch <= _T_174 @[el2_dec_tlu_ctl.scala 2665:57] + node _T_175 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_177 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_178 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_179 = eq(_T_178, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_180 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_181 = and(_T_176, _T_177) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_182 = and(_T_181, _T_179) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_183 = and(_T_182, _T_180) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mepc <= _T_183 @[el2_dec_tlu_ctl.scala 2666:57] + node _T_184 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_186 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_187 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_188 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_189 = eq(_T_188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_190 = and(_T_185, _T_186) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_191 = and(_T_190, _T_187) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_192 = and(_T_191, _T_189) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcause <= _T_192 @[el2_dec_tlu_ctl.scala 2667:57] + node _T_193 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_194 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_195 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_196 = and(_T_193, _T_194) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_197 = and(_T_196, _T_195) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mscause <= _T_197 @[el2_dec_tlu_ctl.scala 2668:57] + node _T_198 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_199 = eq(_T_198, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_200 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_201 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_202 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_203 = and(_T_199, _T_200) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_204 = and(_T_203, _T_201) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_205 = and(_T_204, _T_202) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtval <= _T_205 @[el2_dec_tlu_ctl.scala 2669:57] + node _T_206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_207 = eq(_T_206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_208 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_209 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_210 = eq(_T_209, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_211 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_212 = eq(_T_211, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_213 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_214 = eq(_T_213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_215 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_216 = eq(_T_215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_217 = and(_T_207, _T_208) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_218 = and(_T_217, _T_210) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_219 = and(_T_218, _T_212) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_220 = and(_T_219, _T_214) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_221 = and(_T_220, _T_216) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mrac <= _T_221 @[el2_dec_tlu_ctl.scala 2670:57] + node _T_222 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_223 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_224 = eq(_T_223, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_225 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_226 = eq(_T_225, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_227 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_228 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_229 = eq(_T_228, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_230 = and(_T_222, _T_224) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_231 = and(_T_230, _T_226) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_232 = and(_T_231, _T_227) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_233 = and(_T_232, _T_229) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dmst <= _T_233 @[el2_dec_tlu_ctl.scala 2671:57] + node _T_234 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_235 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_236 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_237 = eq(_T_236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_238 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_240 = and(_T_234, _T_235) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_241 = and(_T_240, _T_237) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_242 = and(_T_241, _T_239) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdseac <= _T_242 @[el2_dec_tlu_ctl.scala 2672:57] + node _T_243 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_244 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_245 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_246 = and(_T_243, _T_244) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_247 = and(_T_246, _T_245) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meihap <= _T_247 @[el2_dec_tlu_ctl.scala 2673:57] + node _T_248 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_250 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_251 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_252 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_253 = eq(_T_252, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_254 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_255 = eq(_T_254, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_256 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_258 = and(_T_249, _T_250) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_259 = and(_T_258, _T_251) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_260 = and(_T_259, _T_253) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_261 = and(_T_260, _T_255) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_262 = and(_T_261, _T_257) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meivt <= _T_262 @[el2_dec_tlu_ctl.scala 2674:57] + node _T_263 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_264 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_265 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_266 = eq(_T_265, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_267 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_268 = and(_T_263, _T_264) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_269 = and(_T_268, _T_266) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_270 = and(_T_269, _T_267) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meipt <= _T_270 @[el2_dec_tlu_ctl.scala 2675:57] + node _T_271 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_272 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_273 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_274 = and(_T_271, _T_272) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_275 = and(_T_274, _T_273) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicurpl <= _T_275 @[el2_dec_tlu_ctl.scala 2676:57] + node _T_276 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_277 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_278 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_279 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_280 = and(_T_276, _T_277) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_281 = and(_T_280, _T_278) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_282 = and(_T_281, _T_279) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicidpl <= _T_282 @[el2_dec_tlu_ctl.scala 2677:57] + node _T_283 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_284 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_285 = eq(_T_284, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_286 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_287 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_288 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_289 = eq(_T_288, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_290 = and(_T_283, _T_285) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_291 = and(_T_290, _T_286) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_292 = and(_T_291, _T_287) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_293 = and(_T_292, _T_289) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dcsr <= _T_293 @[el2_dec_tlu_ctl.scala 2678:57] + node _T_294 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_295 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_296 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_297 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_298 = eq(_T_297, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_299 = and(_T_294, _T_295) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_300 = and(_T_299, _T_296) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_301 = and(_T_300, _T_298) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcgc <= _T_301 @[el2_dec_tlu_ctl.scala 2679:57] + node _T_302 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_303 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_304 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_305 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_307 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_308 = and(_T_302, _T_303) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_309 = and(_T_308, _T_304) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_310 = and(_T_309, _T_306) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_311 = and(_T_310, _T_307) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdc <= _T_311 @[el2_dec_tlu_ctl.scala 2680:57] + node _T_312 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_313 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_315 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_316 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_317 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_318 = and(_T_312, _T_314) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_319 = and(_T_318, _T_315) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_320 = and(_T_319, _T_316) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_321 = and(_T_320, _T_317) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dpc <= _T_321 @[el2_dec_tlu_ctl.scala 2681:65] + node _T_322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_323 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_324 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_325 = eq(_T_324, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_326 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_328 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_329 = eq(_T_328, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_330 = and(_T_322, _T_323) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_331 = and(_T_330, _T_325) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_332 = and(_T_331, _T_327) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_333 = and(_T_332, _T_329) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtsel <= _T_333 @[el2_dec_tlu_ctl.scala 2682:57] + node _T_334 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_335 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_336 = eq(_T_335, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_337 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_339 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_340 = and(_T_334, _T_336) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_341 = and(_T_340, _T_338) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_342 = and(_T_341, _T_339) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtdata1 <= _T_342 @[el2_dec_tlu_ctl.scala 2683:57] + node _T_343 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_344 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_345 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_347 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_348 = and(_T_343, _T_344) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_349 = and(_T_348, _T_346) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_350 = and(_T_349, _T_347) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mtdata2 <= _T_350 @[el2_dec_tlu_ctl.scala 2684:57] + node _T_351 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_352 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_354 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_355 = eq(_T_354, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_356 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_358 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_359 = eq(_T_358, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_360 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_361 = and(_T_351, _T_353) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_362 = and(_T_361, _T_355) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_363 = and(_T_362, _T_357) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_364 = and(_T_363, _T_359) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_365 = and(_T_364, _T_360) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc3 <= _T_365 @[el2_dec_tlu_ctl.scala 2685:57] + node _T_366 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_367 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_368 = eq(_T_367, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_369 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_370 = eq(_T_369, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_371 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_372 = eq(_T_371, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_373 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_374 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_375 = eq(_T_374, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_376 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_377 = eq(_T_376, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_378 = and(_T_366, _T_368) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_379 = and(_T_378, _T_370) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_380 = and(_T_379, _T_372) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_381 = and(_T_380, _T_373) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_382 = and(_T_381, _T_375) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_383 = and(_T_382, _T_377) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc4 <= _T_383 @[el2_dec_tlu_ctl.scala 2686:57] + node _T_384 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_385 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_386 = eq(_T_385, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_387 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_388 = eq(_T_387, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_389 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_390 = eq(_T_389, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_391 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_393 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_394 = and(_T_384, _T_386) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_395 = and(_T_394, _T_388) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_396 = and(_T_395, _T_390) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_397 = and(_T_396, _T_392) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_398 = and(_T_397, _T_393) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc5 <= _T_398 @[el2_dec_tlu_ctl.scala 2687:57] + node _T_399 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_401 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_402 = eq(_T_401, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_403 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_404 = eq(_T_403, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_405 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_407 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_408 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_409 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_410 = eq(_T_409, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_411 = and(_T_400, _T_402) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_412 = and(_T_411, _T_404) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_413 = and(_T_412, _T_406) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_414 = and(_T_413, _T_407) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_415 = and(_T_414, _T_408) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_416 = and(_T_415, _T_410) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc6 <= _T_416 @[el2_dec_tlu_ctl.scala 2688:57] + node _T_417 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_418 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_420 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_421 = eq(_T_420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_422 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_423 = eq(_T_422, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_424 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_425 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_426 = and(_T_417, _T_419) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_427 = and(_T_426, _T_421) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_428 = and(_T_427, _T_423) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_429 = and(_T_428, _T_424) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_430 = and(_T_429, _T_425) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc3h <= _T_430 @[el2_dec_tlu_ctl.scala 2689:57] + node _T_431 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_432 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_433 = eq(_T_432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_434 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_436 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_437 = eq(_T_436, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_438 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_439 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_440 = eq(_T_439, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_441 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_442 = eq(_T_441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_443 = and(_T_431, _T_433) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_444 = and(_T_443, _T_435) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_445 = and(_T_444, _T_437) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_446 = and(_T_445, _T_438) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_447 = and(_T_446, _T_440) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_448 = and(_T_447, _T_442) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc4h <= _T_448 @[el2_dec_tlu_ctl.scala 2690:57] + node _T_449 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_450 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_452 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_453 = eq(_T_452, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_454 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_455 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_456 = eq(_T_455, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_457 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_458 = and(_T_449, _T_451) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_459 = and(_T_458, _T_453) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_460 = and(_T_459, _T_454) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_461 = and(_T_460, _T_456) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_462 = and(_T_461, _T_457) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc5h <= _T_462 @[el2_dec_tlu_ctl.scala 2691:57] + node _T_463 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_464 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_465 = eq(_T_464, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_466 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_468 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_469 = eq(_T_468, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_470 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_471 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_472 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_473 = eq(_T_472, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_474 = and(_T_463, _T_465) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_475 = and(_T_474, _T_467) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_476 = and(_T_475, _T_469) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_477 = and(_T_476, _T_470) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_478 = and(_T_477, _T_471) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_479 = and(_T_478, _T_473) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpmc6h <= _T_479 @[el2_dec_tlu_ctl.scala 2692:57] + node _T_480 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_482 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_483 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_484 = eq(_T_483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_485 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_487 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_488 = eq(_T_487, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_489 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_490 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_491 = and(_T_490, _T_484) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_492 = and(_T_491, _T_486) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_493 = and(_T_492, _T_488) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_494 = and(_T_493, _T_489) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme3 <= _T_494 @[el2_dec_tlu_ctl.scala 2693:57] + node _T_495 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_496 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_498 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_499 = eq(_T_498, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_500 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_501 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_503 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_504 = eq(_T_503, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_505 = and(_T_495, _T_497) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_506 = and(_T_505, _T_499) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_507 = and(_T_506, _T_500) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_508 = and(_T_507, _T_502) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_509 = and(_T_508, _T_504) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme4 <= _T_509 @[el2_dec_tlu_ctl.scala 2694:57] + node _T_510 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_511 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_512 = eq(_T_511, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_513 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_514 = eq(_T_513, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_515 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_516 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_517 = eq(_T_516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_518 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_519 = and(_T_510, _T_512) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_520 = and(_T_519, _T_514) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_521 = and(_T_520, _T_515) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_522 = and(_T_521, _T_517) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_523 = and(_T_522, _T_518) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme5 <= _T_523 @[el2_dec_tlu_ctl.scala 2695:57] + node _T_524 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_525 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_527 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_528 = eq(_T_527, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_529 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_530 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_531 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_532 = eq(_T_531, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_533 = and(_T_524, _T_526) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_534 = and(_T_533, _T_528) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_535 = and(_T_534, _T_529) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_536 = and(_T_535, _T_530) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_537 = and(_T_536, _T_532) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mhpme6 <= _T_537 @[el2_dec_tlu_ctl.scala 2696:57] + node _T_538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_539 = eq(_T_538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_540 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_541 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_542 = eq(_T_541, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_544 = eq(_T_543, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_545 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_546 = eq(_T_545, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_547 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_548 = eq(_T_547, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_549 = and(_T_539, _T_540) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_550 = and(_T_549, _T_542) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_551 = and(_T_550, _T_544) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_552 = and(_T_551, _T_546) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_553 = and(_T_552, _T_548) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcountinhibit <= _T_553 @[el2_dec_tlu_ctl.scala 2697:49] + node _T_554 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_555 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_556 = eq(_T_555, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_557 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_558 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_559 = eq(_T_558, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_560 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_561 = eq(_T_560, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_562 = and(_T_554, _T_556) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_563 = and(_T_562, _T_557) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_564 = and(_T_563, _T_559) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_565 = and(_T_564, _T_561) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitctl0 <= _T_565 @[el2_dec_tlu_ctl.scala 2698:57] + node _T_566 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_567 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_569 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_570 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_571 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_572 = and(_T_566, _T_568) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_573 = and(_T_572, _T_569) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_574 = and(_T_573, _T_570) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_575 = and(_T_574, _T_571) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitctl1 <= _T_575 @[el2_dec_tlu_ctl.scala 2699:57] + node _T_576 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_577 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_578 = eq(_T_577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_579 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_580 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_581 = eq(_T_580, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_582 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_583 = and(_T_576, _T_578) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_584 = and(_T_583, _T_579) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_585 = and(_T_584, _T_581) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_586 = and(_T_585, _T_582) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitb0 <= _T_586 @[el2_dec_tlu_ctl.scala 2700:57] + node _T_587 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_588 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_589 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_590 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_591 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_592 = eq(_T_591, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_593 = and(_T_587, _T_588) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_594 = and(_T_593, _T_589) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_595 = and(_T_594, _T_590) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_596 = and(_T_595, _T_592) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitb1 <= _T_596 @[el2_dec_tlu_ctl.scala 2701:57] + node _T_597 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_598 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_599 = eq(_T_598, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_600 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_601 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_602 = eq(_T_601, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_603 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_604 = eq(_T_603, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_605 = and(_T_597, _T_599) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_606 = and(_T_605, _T_600) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_607 = and(_T_606, _T_602) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_608 = and(_T_607, _T_604) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitcnt0 <= _T_608 @[el2_dec_tlu_ctl.scala 2702:57] + node _T_609 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_610 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_611 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_612 = eq(_T_611, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_613 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_614 = and(_T_609, _T_610) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_615 = and(_T_614, _T_612) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_616 = and(_T_615, _T_613) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mitcnt1 <= _T_616 @[el2_dec_tlu_ctl.scala 2703:57] + node _T_617 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_618 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_619 = eq(_T_618, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_620 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_621 = eq(_T_620, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_622 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_623 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_624 = and(_T_617, _T_619) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_625 = and(_T_624, _T_621) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_626 = and(_T_625, _T_622) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_627 = and(_T_626, _T_623) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mpmc <= _T_627 @[el2_dec_tlu_ctl.scala 2704:57] + node _T_628 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_629 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_630 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_631 = eq(_T_630, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_632 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_633 = eq(_T_632, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_634 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_635 = eq(_T_634, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_636 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_637 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_638 = and(_T_637, _T_631) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_639 = and(_T_638, _T_633) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_640 = and(_T_639, _T_635) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_641 = and(_T_640, _T_636) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mcpc <= _T_641 @[el2_dec_tlu_ctl.scala 2705:57] + node _T_642 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_643 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_644 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_645 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_646 = eq(_T_645, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_647 = and(_T_642, _T_643) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_648 = and(_T_647, _T_644) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_649 = and(_T_648, _T_646) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_meicpct <= _T_649 @[el2_dec_tlu_ctl.scala 2706:57] + node _T_650 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_651 = eq(_T_650, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_652 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_653 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_654 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_655 = eq(_T_654, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_656 = and(_T_651, _T_652) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_657 = and(_T_656, _T_653) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_658 = and(_T_657, _T_655) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdeau <= _T_658 @[el2_dec_tlu_ctl.scala 2707:57] + node _T_659 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_660 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_661 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_662 = eq(_T_661, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_663 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_664 = eq(_T_663, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_665 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_667 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_668 = and(_T_667, _T_662) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_669 = and(_T_668, _T_664) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_670 = and(_T_669, _T_666) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_micect <= _T_670 @[el2_dec_tlu_ctl.scala 2708:57] + node _T_671 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_672 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_673 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_674 = eq(_T_673, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_675 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_676 = and(_T_671, _T_672) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_677 = and(_T_676, _T_674) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_678 = and(_T_677, _T_675) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_miccmect <= _T_678 @[el2_dec_tlu_ctl.scala 2709:57] + node _T_679 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_680 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_681 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_682 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_683 = eq(_T_682, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_684 = and(_T_679, _T_680) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_685 = and(_T_684, _T_681) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_686 = and(_T_685, _T_683) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mdccmect <= _T_686 @[el2_dec_tlu_ctl.scala 2710:57] + node _T_687 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_688 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_689 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_690 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_691 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_692 = eq(_T_691, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_693 = and(_T_687, _T_688) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_694 = and(_T_693, _T_689) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_695 = and(_T_694, _T_690) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_696 = and(_T_695, _T_692) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdht <= _T_696 @[el2_dec_tlu_ctl.scala 2711:57] + node _T_697 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_698 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_699 = eq(_T_698, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_700 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_701 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_702 = and(_T_697, _T_699) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_703 = and(_T_702, _T_700) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_704 = and(_T_703, _T_701) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_mfdhs <= _T_704 @[el2_dec_tlu_ctl.scala 2712:57] + node _T_705 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_706 = eq(_T_705, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_707 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_708 = eq(_T_707, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_709 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_710 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_711 = eq(_T_710, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_712 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_713 = eq(_T_712, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_714 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_715 = eq(_T_714, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_716 = and(_T_706, _T_708) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_717 = and(_T_716, _T_709) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_718 = and(_T_717, _T_711) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_719 = and(_T_718, _T_713) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_720 = and(_T_719, _T_715) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicawics <= _T_720 @[el2_dec_tlu_ctl.scala 2713:57] + node _T_721 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_722 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_723 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_724 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_725 = eq(_T_724, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_726 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_727 = and(_T_726, _T_723) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_728 = and(_T_727, _T_725) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad0h <= _T_728 @[el2_dec_tlu_ctl.scala 2714:57] + node _T_729 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_730 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_731 = eq(_T_730, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_732 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_733 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_734 = eq(_T_733, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_735 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_736 = and(_T_729, _T_731) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_737 = and(_T_736, _T_732) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_738 = and(_T_737, _T_734) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_739 = and(_T_738, _T_735) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad0 <= _T_739 @[el2_dec_tlu_ctl.scala 2715:57] + node _T_740 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_741 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_742 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_743 = eq(_T_742, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_744 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_745 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_746 = eq(_T_745, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_747 = and(_T_740, _T_741) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_748 = and(_T_747, _T_743) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_749 = and(_T_748, _T_744) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_750 = and(_T_749, _T_746) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicad1 <= _T_750 @[el2_dec_tlu_ctl.scala 2716:57] + node _T_751 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_752 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_753 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_754 = eq(_T_753, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_755 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_756 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_757 = and(_T_751, _T_752) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_758 = and(_T_757, _T_754) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_759 = and(_T_758, _T_755) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_760 = and(_T_759, _T_756) @[el2_dec_tlu_ctl.scala 2650:198] + io.csr_pkt.csr_dicago <= _T_760 @[el2_dec_tlu_ctl.scala 2717:57] + node _T_761 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_762 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_763 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_764 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_765 = eq(_T_764, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_766 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_767 = and(_T_761, _T_762) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_768 = and(_T_767, _T_763) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_769 = and(_T_768, _T_765) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_770 = and(_T_769, _T_766) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_771 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_772 = eq(_T_771, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_773 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_774 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_775 = eq(_T_774, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_776 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_778 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_779 = eq(_T_778, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_780 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_781 = eq(_T_780, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_782 = and(_T_772, _T_773) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_783 = and(_T_782, _T_775) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_784 = and(_T_783, _T_777) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_785 = and(_T_784, _T_779) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_786 = and(_T_785, _T_781) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_787 = or(_T_770, _T_786) @[el2_dec_tlu_ctl.scala 2718:81] + node _T_788 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_789 = eq(_T_788, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_790 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_791 = eq(_T_790, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_792 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_794 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_795 = eq(_T_794, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_796 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_798 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_799 = and(_T_789, _T_791) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_800 = and(_T_799, _T_793) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_801 = and(_T_800, _T_795) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_802 = and(_T_801, _T_797) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_803 = and(_T_802, _T_798) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_804 = or(_T_787, _T_803) @[el2_dec_tlu_ctl.scala 2718:121] + node _T_805 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_806 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_807 = eq(_T_806, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_808 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_809 = eq(_T_808, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_810 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_811 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_812 = eq(_T_811, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_813 = and(_T_805, _T_807) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_814 = and(_T_813, _T_809) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_815 = and(_T_814, _T_810) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_816 = and(_T_815, _T_812) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_817 = or(_T_804, _T_816) @[el2_dec_tlu_ctl.scala 2718:155] + node _T_818 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_819 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_820 = eq(_T_819, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_821 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_822 = eq(_T_821, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_823 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_824 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_825 = eq(_T_824, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_826 = and(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_827 = and(_T_826, _T_822) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_828 = and(_T_827, _T_823) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_829 = and(_T_828, _T_825) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_830 = or(_T_817, _T_829) @[el2_dec_tlu_ctl.scala 2719:97] + node _T_831 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_832 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_834 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_835 = eq(_T_834, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_836 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_837 = eq(_T_836, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_838 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_839 = eq(_T_838, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_840 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_841 = and(_T_831, _T_833) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_842 = and(_T_841, _T_835) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_843 = and(_T_842, _T_837) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_844 = and(_T_843, _T_839) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_845 = and(_T_844, _T_840) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_846 = or(_T_830, _T_845) @[el2_dec_tlu_ctl.scala 2719:137] + io.csr_pkt.presync <= _T_846 @[el2_dec_tlu_ctl.scala 2718:34] + node _T_847 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_848 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_849 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_850 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_852 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_853 = and(_T_847, _T_848) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_854 = and(_T_853, _T_849) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_855 = and(_T_854, _T_851) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_856 = and(_T_855, _T_852) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_857 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_859 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_860 = eq(_T_859, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_861 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_862 = eq(_T_861, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_863 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_864 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_865 = and(_T_858, _T_860) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_866 = and(_T_865, _T_862) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_867 = and(_T_866, _T_863) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_868 = and(_T_867, _T_864) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_869 = or(_T_856, _T_868) @[el2_dec_tlu_ctl.scala 2720:81] + node _T_870 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_871 = eq(_T_870, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_872 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_873 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_874 = eq(_T_873, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_875 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_876 = and(_T_871, _T_872) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_877 = and(_T_876, _T_874) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_878 = and(_T_877, _T_875) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_879 = or(_T_869, _T_878) @[el2_dec_tlu_ctl.scala 2720:121] + node _T_880 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_881 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_882 = eq(_T_881, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_883 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_884 = eq(_T_883, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_885 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_886 = and(_T_880, _T_882) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_887 = and(_T_886, _T_884) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_888 = and(_T_887, _T_885) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_889 = or(_T_879, _T_888) @[el2_dec_tlu_ctl.scala 2720:162] + node _T_890 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_891 = eq(_T_890, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_892 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_893 = eq(_T_892, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_894 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_895 = eq(_T_894, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_896 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_897 = eq(_T_896, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_898 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_899 = eq(_T_898, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_900 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_901 = eq(_T_900, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_902 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_903 = eq(_T_902, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_904 = and(_T_891, _T_893) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_905 = and(_T_904, _T_895) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_906 = and(_T_905, _T_897) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_907 = and(_T_906, _T_899) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_908 = and(_T_907, _T_901) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_909 = and(_T_908, _T_903) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_910 = or(_T_889, _T_909) @[el2_dec_tlu_ctl.scala 2721:105] + node _T_911 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_912 = eq(_T_911, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_913 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_914 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_915 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_916 = eq(_T_915, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_917 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_918 = eq(_T_917, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_919 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_920 = eq(_T_919, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_921 = and(_T_912, _T_913) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_922 = and(_T_921, _T_914) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_923 = and(_T_922, _T_916) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_924 = and(_T_923, _T_918) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_925 = and(_T_924, _T_920) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_926 = or(_T_910, _T_925) @[el2_dec_tlu_ctl.scala 2721:145] + node _T_927 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_928 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_929 = eq(_T_928, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_930 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_931 = eq(_T_930, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_932 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_933 = eq(_T_932, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_934 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_935 = and(_T_927, _T_929) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_936 = and(_T_935, _T_931) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_937 = and(_T_936, _T_933) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_938 = and(_T_937, _T_934) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_939 = or(_T_926, _T_938) @[el2_dec_tlu_ctl.scala 2721:178] + io.csr_pkt.postsync <= _T_939 @[el2_dec_tlu_ctl.scala 2720:30] + node _T_940 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_941 = eq(_T_940, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_942 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_943 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_944 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_945 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_946 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_947 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_948 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_949 = eq(_T_948, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_950 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_951 = eq(_T_950, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_952 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_953 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_954 = eq(_T_953, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_955 = and(_T_941, _T_942) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_956 = and(_T_955, _T_943) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_957 = and(_T_956, _T_944) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_958 = and(_T_957, _T_945) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_959 = and(_T_958, _T_946) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_960 = and(_T_959, _T_947) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_961 = and(_T_960, _T_949) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_962 = and(_T_961, _T_951) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_963 = and(_T_962, _T_952) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_964 = and(_T_963, _T_954) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_965 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_966 = eq(_T_965, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_967 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_968 = eq(_T_967, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_969 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_970 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_971 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_972 = eq(_T_971, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_973 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_974 = eq(_T_973, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_975 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_976 = eq(_T_975, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_977 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_978 = eq(_T_977, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_979 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_980 = eq(_T_979, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_981 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_982 = eq(_T_981, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_983 = and(_T_966, _T_968) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_984 = and(_T_983, _T_969) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_985 = and(_T_984, _T_970) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_986 = and(_T_985, _T_972) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_987 = and(_T_986, _T_974) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_988 = and(_T_987, _T_976) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_989 = and(_T_988, _T_978) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_990 = and(_T_989, _T_980) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_991 = and(_T_990, _T_982) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_992 = or(_T_964, _T_991) @[el2_dec_tlu_ctl.scala 2723:81] + node _T_993 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_995 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_996 = eq(_T_995, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_997 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_998 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_999 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1000 = eq(_T_999, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1001 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1002 = eq(_T_1001, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1003 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1004 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1005 = eq(_T_1004, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1006 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1008 = and(_T_994, _T_996) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1009 = and(_T_1008, _T_997) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1010 = and(_T_1009, _T_998) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1011 = and(_T_1010, _T_1000) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1012 = and(_T_1011, _T_1002) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1013 = and(_T_1012, _T_1003) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1014 = and(_T_1013, _T_1005) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1015 = and(_T_1014, _T_1007) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1016 = or(_T_992, _T_1015) @[el2_dec_tlu_ctl.scala 2723:129] + node _T_1017 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1018 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1019 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1020 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1021 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1022 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1023 = eq(_T_1022, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1024 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1025 = eq(_T_1024, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1026 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1027 = eq(_T_1026, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1028 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1029 = eq(_T_1028, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1030 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1031 = eq(_T_1030, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1032 = and(_T_1017, _T_1018) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1033 = and(_T_1032, _T_1019) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1034 = and(_T_1033, _T_1020) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1035 = and(_T_1034, _T_1021) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1036 = and(_T_1035, _T_1023) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1037 = and(_T_1036, _T_1025) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1038 = and(_T_1037, _T_1027) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1039 = and(_T_1038, _T_1029) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1040 = and(_T_1039, _T_1031) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1041 = or(_T_1016, _T_1040) @[el2_dec_tlu_ctl.scala 2724:105] + node _T_1042 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1043 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1044 = eq(_T_1043, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1045 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1046 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1047 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1049 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1050 = eq(_T_1049, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1051 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1053 = and(_T_1042, _T_1044) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1054 = and(_T_1053, _T_1045) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1055 = and(_T_1054, _T_1046) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1056 = and(_T_1055, _T_1048) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1057 = and(_T_1056, _T_1050) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1058 = and(_T_1057, _T_1052) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1059 = or(_T_1041, _T_1058) @[el2_dec_tlu_ctl.scala 2724:153] + node _T_1060 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1061 = eq(_T_1060, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1062 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1063 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1064 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1065 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1066 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1067 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1068 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1069 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1070 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1071 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1072 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1073 = and(_T_1061, _T_1062) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1074 = and(_T_1073, _T_1063) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1075 = and(_T_1074, _T_1064) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1076 = and(_T_1075, _T_1065) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1077 = and(_T_1076, _T_1066) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1078 = and(_T_1077, _T_1067) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1079 = and(_T_1078, _T_1068) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1080 = and(_T_1079, _T_1069) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1081 = and(_T_1080, _T_1070) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1082 = and(_T_1081, _T_1071) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1083 = and(_T_1082, _T_1072) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1084 = or(_T_1059, _T_1083) @[el2_dec_tlu_ctl.scala 2725:105] + node _T_1085 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1086 = eq(_T_1085, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1087 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1088 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1089 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1090 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1091 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1092 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1093 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1094 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1095 = eq(_T_1094, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1096 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1097 = eq(_T_1096, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1098 = and(_T_1086, _T_1087) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1099 = and(_T_1098, _T_1088) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1100 = and(_T_1099, _T_1089) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1101 = and(_T_1100, _T_1090) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1102 = and(_T_1101, _T_1091) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1103 = and(_T_1102, _T_1092) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1104 = and(_T_1103, _T_1093) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1105 = and(_T_1104, _T_1095) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1106 = and(_T_1105, _T_1097) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1107 = or(_T_1084, _T_1106) @[el2_dec_tlu_ctl.scala 2725:153] + node _T_1108 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1109 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1110 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1111 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1112 = eq(_T_1111, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1113 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1114 = eq(_T_1113, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1115 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1116 = eq(_T_1115, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1117 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1118 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1119 = eq(_T_1118, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1120 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1121 = eq(_T_1120, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1122 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1123 = and(_T_1108, _T_1109) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1124 = and(_T_1123, _T_1110) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1125 = and(_T_1124, _T_1112) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1126 = and(_T_1125, _T_1114) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1127 = and(_T_1126, _T_1116) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1128 = and(_T_1127, _T_1117) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1129 = and(_T_1128, _T_1119) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1130 = and(_T_1129, _T_1121) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1131 = and(_T_1130, _T_1122) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1132 = or(_T_1107, _T_1131) @[el2_dec_tlu_ctl.scala 2726:105] + node _T_1133 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1135 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1136 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1137 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1138 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1139 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1140 = eq(_T_1139, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1141 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1142 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1143 = eq(_T_1142, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1144 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1145 = eq(_T_1144, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1146 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1148 = and(_T_1134, _T_1135) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1149 = and(_T_1148, _T_1136) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1150 = and(_T_1149, _T_1137) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1151 = and(_T_1150, _T_1138) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1152 = and(_T_1151, _T_1140) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1153 = and(_T_1152, _T_1141) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1154 = and(_T_1153, _T_1143) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1155 = and(_T_1154, _T_1145) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1156 = and(_T_1155, _T_1147) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1157 = or(_T_1132, _T_1156) @[el2_dec_tlu_ctl.scala 2726:161] + node _T_1158 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1159 = eq(_T_1158, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1160 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1161 = eq(_T_1160, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1162 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1163 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1164 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1165 = eq(_T_1164, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1166 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1167 = eq(_T_1166, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1168 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1169 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1170 = and(_T_1159, _T_1161) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1171 = and(_T_1170, _T_1162) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1172 = and(_T_1171, _T_1163) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1173 = and(_T_1172, _T_1165) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1174 = and(_T_1173, _T_1167) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1175 = and(_T_1174, _T_1168) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1176 = and(_T_1175, _T_1169) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1177 = or(_T_1157, _T_1176) @[el2_dec_tlu_ctl.scala 2727:105] + node _T_1178 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1179 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1180 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1181 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1182 = eq(_T_1181, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1183 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1184 = eq(_T_1183, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1185 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1186 = eq(_T_1185, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1187 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1188 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1189 = eq(_T_1188, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1190 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1191 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1192 = eq(_T_1191, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1193 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1195 = and(_T_1178, _T_1179) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1196 = and(_T_1195, _T_1180) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1197 = and(_T_1196, _T_1182) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1198 = and(_T_1197, _T_1184) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1199 = and(_T_1198, _T_1186) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1200 = and(_T_1199, _T_1187) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1201 = and(_T_1200, _T_1189) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1202 = and(_T_1201, _T_1190) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1203 = and(_T_1202, _T_1192) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1204 = and(_T_1203, _T_1194) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1205 = or(_T_1177, _T_1204) @[el2_dec_tlu_ctl.scala 2727:161] + node _T_1206 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1207 = eq(_T_1206, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1208 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1209 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1210 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1211 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1212 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1213 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1215 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1216 = eq(_T_1215, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1217 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1218 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1219 = and(_T_1207, _T_1208) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1220 = and(_T_1219, _T_1209) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1221 = and(_T_1220, _T_1210) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1222 = and(_T_1221, _T_1211) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1223 = and(_T_1222, _T_1212) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1224 = and(_T_1223, _T_1214) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1225 = and(_T_1224, _T_1216) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1226 = and(_T_1225, _T_1217) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1227 = and(_T_1226, _T_1218) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1228 = or(_T_1205, _T_1227) @[el2_dec_tlu_ctl.scala 2728:97] + node _T_1229 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1230 = eq(_T_1229, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1231 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1232 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1233 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1234 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1235 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1236 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1237 = eq(_T_1236, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1238 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1239 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1240 = eq(_T_1239, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1241 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1242 = and(_T_1230, _T_1231) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1243 = and(_T_1242, _T_1232) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1244 = and(_T_1243, _T_1233) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1245 = and(_T_1244, _T_1234) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1246 = and(_T_1245, _T_1235) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1247 = and(_T_1246, _T_1237) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1248 = and(_T_1247, _T_1238) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1249 = and(_T_1248, _T_1240) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1250 = and(_T_1249, _T_1241) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1251 = or(_T_1228, _T_1250) @[el2_dec_tlu_ctl.scala 2728:153] + node _T_1252 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1253 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1254 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1255 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1256 = eq(_T_1255, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1257 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1258 = eq(_T_1257, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1259 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1260 = eq(_T_1259, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1261 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1262 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1263 = eq(_T_1262, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1264 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1265 = eq(_T_1264, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1266 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1267 = and(_T_1252, _T_1253) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1268 = and(_T_1267, _T_1254) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1269 = and(_T_1268, _T_1256) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1270 = and(_T_1269, _T_1258) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1271 = and(_T_1270, _T_1260) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1272 = and(_T_1271, _T_1261) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1273 = and(_T_1272, _T_1263) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1274 = and(_T_1273, _T_1265) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1275 = and(_T_1274, _T_1266) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1276 = or(_T_1251, _T_1275) @[el2_dec_tlu_ctl.scala 2729:105] + node _T_1277 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1279 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1280 = eq(_T_1279, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1281 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1282 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1283 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1284 = eq(_T_1283, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1285 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1286 = eq(_T_1285, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1287 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1288 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1289 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1290 = and(_T_1278, _T_1280) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1291 = and(_T_1290, _T_1281) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1292 = and(_T_1291, _T_1282) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1293 = and(_T_1292, _T_1284) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1294 = and(_T_1293, _T_1286) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1295 = and(_T_1294, _T_1287) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1296 = and(_T_1295, _T_1288) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1297 = and(_T_1296, _T_1289) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1298 = or(_T_1276, _T_1297) @[el2_dec_tlu_ctl.scala 2729:161] + node _T_1299 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1300 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1301 = eq(_T_1300, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1302 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1303 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1304 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1305 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1307 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1309 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1310 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1312 = and(_T_1299, _T_1301) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1313 = and(_T_1312, _T_1302) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1314 = and(_T_1313, _T_1303) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1315 = and(_T_1314, _T_1304) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1316 = and(_T_1315, _T_1306) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1317 = and(_T_1316, _T_1308) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1318 = and(_T_1317, _T_1309) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1319 = and(_T_1318, _T_1311) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1320 = or(_T_1298, _T_1319) @[el2_dec_tlu_ctl.scala 2730:105] + node _T_1321 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1322 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1324 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1325 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1326 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1327 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1328 = eq(_T_1327, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1329 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1330 = eq(_T_1329, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1331 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1332 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1334 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1336 = and(_T_1321, _T_1323) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1337 = and(_T_1336, _T_1324) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1338 = and(_T_1337, _T_1325) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1339 = and(_T_1338, _T_1326) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1340 = and(_T_1339, _T_1328) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1341 = and(_T_1340, _T_1330) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1342 = and(_T_1341, _T_1331) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1343 = and(_T_1342, _T_1333) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1344 = and(_T_1343, _T_1335) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1345 = or(_T_1320, _T_1344) @[el2_dec_tlu_ctl.scala 2730:161] + node _T_1346 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1347 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1348 = eq(_T_1347, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1349 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1350 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1351 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1352 = eq(_T_1351, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1353 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1354 = eq(_T_1353, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1355 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1356 = and(_T_1346, _T_1348) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1357 = and(_T_1356, _T_1349) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1358 = and(_T_1357, _T_1350) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1359 = and(_T_1358, _T_1352) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1360 = and(_T_1359, _T_1354) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1361 = and(_T_1360, _T_1355) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1362 = or(_T_1345, _T_1361) @[el2_dec_tlu_ctl.scala 2731:105] + node _T_1363 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1364 = eq(_T_1363, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1365 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1366 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1367 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1368 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1369 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1370 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1371 = eq(_T_1370, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1372 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1373 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1375 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1376 = and(_T_1364, _T_1365) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1377 = and(_T_1376, _T_1366) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1378 = and(_T_1377, _T_1367) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1379 = and(_T_1378, _T_1368) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1380 = and(_T_1379, _T_1369) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1381 = and(_T_1380, _T_1371) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1382 = and(_T_1381, _T_1372) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1383 = and(_T_1382, _T_1374) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1384 = and(_T_1383, _T_1375) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1385 = or(_T_1362, _T_1384) @[el2_dec_tlu_ctl.scala 2731:161] + node _T_1386 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1387 = eq(_T_1386, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1388 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1389 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1390 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1391 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1392 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1393 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1394 = eq(_T_1393, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1395 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1396 = eq(_T_1395, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1397 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1398 = eq(_T_1397, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1399 = and(_T_1387, _T_1388) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1400 = and(_T_1399, _T_1389) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1401 = and(_T_1400, _T_1390) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1402 = and(_T_1401, _T_1391) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1403 = and(_T_1402, _T_1392) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1404 = and(_T_1403, _T_1394) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1405 = and(_T_1404, _T_1396) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1406 = and(_T_1405, _T_1398) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1407 = or(_T_1385, _T_1406) @[el2_dec_tlu_ctl.scala 2732:105] + node _T_1408 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1409 = eq(_T_1408, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1410 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1411 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1412 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1413 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1414 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1415 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1417 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1418 = eq(_T_1417, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1419 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1420 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1421 = eq(_T_1420, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1422 = and(_T_1409, _T_1410) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1423 = and(_T_1422, _T_1411) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1424 = and(_T_1423, _T_1412) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1425 = and(_T_1424, _T_1413) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1426 = and(_T_1425, _T_1414) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1427 = and(_T_1426, _T_1416) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1428 = and(_T_1427, _T_1418) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1429 = and(_T_1428, _T_1419) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1430 = and(_T_1429, _T_1421) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1431 = or(_T_1407, _T_1430) @[el2_dec_tlu_ctl.scala 2732:161] + node _T_1432 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1434 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1435 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1436 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1437 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1438 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1440 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1441 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1442 = eq(_T_1441, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1443 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1444 = eq(_T_1443, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1445 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1447 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1448 = eq(_T_1447, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1449 = and(_T_1433, _T_1434) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1450 = and(_T_1449, _T_1435) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1451 = and(_T_1450, _T_1436) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1452 = and(_T_1451, _T_1437) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1453 = and(_T_1452, _T_1439) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1454 = and(_T_1453, _T_1440) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1455 = and(_T_1454, _T_1442) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1456 = and(_T_1455, _T_1444) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1457 = and(_T_1456, _T_1446) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1458 = and(_T_1457, _T_1448) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1459 = or(_T_1431, _T_1458) @[el2_dec_tlu_ctl.scala 2733:105] + node _T_1460 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1461 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1463 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1464 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1465 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1467 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1468 = eq(_T_1467, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1469 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1470 = and(_T_1460, _T_1462) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1471 = and(_T_1470, _T_1463) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1472 = and(_T_1471, _T_1464) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1473 = and(_T_1472, _T_1466) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1474 = and(_T_1473, _T_1468) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1475 = and(_T_1474, _T_1469) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1476 = or(_T_1459, _T_1475) @[el2_dec_tlu_ctl.scala 2733:153] + node _T_1477 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1478 = eq(_T_1477, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1479 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1480 = eq(_T_1479, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1481 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1482 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1483 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1485 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1486 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1488 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1489 = eq(_T_1488, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1490 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1492 = bits(io.dec_csr_rdaddr_d, 2, 2) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1494 = and(_T_1478, _T_1480) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1495 = and(_T_1494, _T_1481) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1496 = and(_T_1495, _T_1482) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1497 = and(_T_1496, _T_1484) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1498 = and(_T_1497, _T_1485) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1499 = and(_T_1498, _T_1487) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1500 = and(_T_1499, _T_1489) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1501 = and(_T_1500, _T_1491) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1502 = and(_T_1501, _T_1493) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1503 = or(_T_1476, _T_1502) @[el2_dec_tlu_ctl.scala 2734:113] + node _T_1504 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1505 = eq(_T_1504, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1506 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1507 = eq(_T_1506, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1508 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1509 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1510 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1511 = eq(_T_1510, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1512 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1513 = eq(_T_1512, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1514 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1515 = eq(_T_1514, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1516 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1517 = eq(_T_1516, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1518 = bits(io.dec_csr_rdaddr_d, 1, 1) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1519 = eq(_T_1518, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1520 = bits(io.dec_csr_rdaddr_d, 0, 0) @[el2_dec_tlu_ctl.scala 2650:185] + node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:165] + node _T_1522 = and(_T_1505, _T_1507) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1523 = and(_T_1522, _T_1508) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1524 = and(_T_1523, _T_1509) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1525 = and(_T_1524, _T_1511) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1526 = and(_T_1525, _T_1513) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1527 = and(_T_1526, _T_1515) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1528 = and(_T_1527, _T_1517) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1529 = and(_T_1528, _T_1519) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1530 = and(_T_1529, _T_1521) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1531 = or(_T_1503, _T_1530) @[el2_dec_tlu_ctl.scala 2734:161] + node _T_1532 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1533 = eq(_T_1532, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1534 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1535 = eq(_T_1534, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1536 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1537 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1538 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1539 = eq(_T_1538, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1540 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1541 = eq(_T_1540, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1542 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1543 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1544 = and(_T_1533, _T_1535) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1545 = and(_T_1544, _T_1536) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1546 = and(_T_1545, _T_1537) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1547 = and(_T_1546, _T_1539) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1548 = and(_T_1547, _T_1541) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1549 = and(_T_1548, _T_1542) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1550 = and(_T_1549, _T_1543) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1551 = or(_T_1531, _T_1550) @[el2_dec_tlu_ctl.scala 2735:97] + node _T_1552 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1553 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1554 = eq(_T_1553, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1555 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1556 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1557 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1558 = eq(_T_1557, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1559 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1560 = eq(_T_1559, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1561 = bits(io.dec_csr_rdaddr_d, 3, 3) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1562 = and(_T_1552, _T_1554) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1563 = and(_T_1562, _T_1555) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1564 = and(_T_1563, _T_1556) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1565 = and(_T_1564, _T_1558) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1566 = and(_T_1565, _T_1560) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1567 = and(_T_1566, _T_1561) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1568 = or(_T_1551, _T_1567) @[el2_dec_tlu_ctl.scala 2735:153] + node _T_1569 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1570 = eq(_T_1569, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1571 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1572 = eq(_T_1571, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1573 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1574 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1575 = bits(io.dec_csr_rdaddr_d, 7, 7) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1576 = eq(_T_1575, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1577 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1578 = eq(_T_1577, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1579 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1580 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1581 = and(_T_1570, _T_1572) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1582 = and(_T_1581, _T_1573) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1583 = and(_T_1582, _T_1574) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1584 = and(_T_1583, _T_1576) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1585 = and(_T_1584, _T_1578) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1586 = and(_T_1585, _T_1579) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1587 = and(_T_1586, _T_1580) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1588 = or(_T_1568, _T_1587) @[el2_dec_tlu_ctl.scala 2736:113] + node _T_1589 = bits(io.dec_csr_rdaddr_d, 11, 11) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1590 = bits(io.dec_csr_rdaddr_d, 10, 10) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1591 = eq(_T_1590, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1592 = bits(io.dec_csr_rdaddr_d, 9, 9) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1593 = bits(io.dec_csr_rdaddr_d, 8, 8) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1594 = bits(io.dec_csr_rdaddr_d, 6, 6) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1595 = eq(_T_1594, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1596 = bits(io.dec_csr_rdaddr_d, 5, 5) @[el2_dec_tlu_ctl.scala 2650:149] + node _T_1597 = eq(_T_1596, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 2650:129] + node _T_1598 = bits(io.dec_csr_rdaddr_d, 4, 4) @[el2_dec_tlu_ctl.scala 2650:106] + node _T_1599 = and(_T_1589, _T_1591) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1600 = and(_T_1599, _T_1592) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1601 = and(_T_1600, _T_1593) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1602 = and(_T_1601, _T_1595) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1603 = and(_T_1602, _T_1597) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1604 = and(_T_1603, _T_1598) @[el2_dec_tlu_ctl.scala 2650:198] + node _T_1605 = or(_T_1588, _T_1604) @[el2_dec_tlu_ctl.scala 2736:169] + io.csr_pkt.legal <= _T_1605 @[el2_dec_tlu_ctl.scala 2723:26] module el2_dec_tlu_ctl : input clock : Clock input reset : AsyncReset - output io : {flip active_clk : Clock, flip free_clk : Clock, flip scan_mode : UInt<1>, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, flip lsu_fastint_stall_any : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip ifu_pmu_fetch_stall : UInt<1>, flip ifu_pmu_ic_miss : UInt<1>, flip ifu_pmu_ic_hit : UInt<1>, flip ifu_pmu_bus_error : UInt<1>, flip ifu_pmu_bus_busy : UInt<1>, flip ifu_pmu_bus_trxn : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip exu_pmu_i0_br_misp : UInt<1>, flip exu_pmu_i0_br_ataken : UInt<1>, flip exu_pmu_i0_pc4 : UInt<1>, flip lsu_pmu_bus_trxn : UInt<1>, flip lsu_pmu_bus_misaligned : UInt<1>, flip lsu_pmu_bus_error : UInt<1>, flip lsu_pmu_bus_busy : UInt<1>, flip lsu_pmu_load_external_m : UInt<1>, flip lsu_pmu_store_external_m : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip iccm_dma_sb_error : UInt<1>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip dec_pause_state : UInt<1>, flip lsu_imprecise_error_store_any : UInt<1>, flip lsu_imprecise_error_load_any : UInt<1>, flip lsu_imprecise_error_addr_any : UInt<32>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_r : UInt<1>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_tlu_i0_valid_r : UInt<1>, flip exu_npc_r : UInt<31>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip dec_illegal_inst : UInt<32>, flip dec_i0_decode_d : UInt<1>, flip exu_i0_br_hist_r : UInt<2>, flip exu_i0_br_error_r : UInt<1>, flip exu_i0_br_start_error_r : UInt<1>, flip exu_i0_br_valid_r : UInt<1>, flip exu_i0_br_mp_r : UInt<1>, flip exu_i0_br_middle_r : UInt<1>, flip exu_i0_br_way_r : UInt<1>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_debug_stall : UInt<1>, dec_tlu_flush_noredir_r : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_tlu_flush_leak_one_r : UInt<1>, dec_tlu_flush_err_r : UInt<1>, dec_tlu_flush_extint : UInt<1>, dec_tlu_meihap : UInt<30>, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, flip ifu_miss_state_idle : UInt<1>, flip lsu_idle_any : UInt<1>, flip dec_div_active : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip ifu_ic_error_start : UInt<1>, flip ifu_iccm_rd_ecc_single_err : UInt<1>, flip ifu_ic_debug_rd_data : UInt<71>, flip ifu_ic_debug_rd_data_valid : UInt<1>, dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, dec_csr_rddata_d : UInt<32>, dec_csr_legal_d : UInt<1>, dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, dec_tlu_i0_kill_writeb_wb : UInt<1>, dec_tlu_flush_lower_wb : UInt<1>, dec_tlu_i0_commit_cmt : UInt<1>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_flush_lower_r : UInt<1>, dec_tlu_flush_path_r : UInt<31>, dec_tlu_fence_i_r : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, dec_tlu_flush_pause_r : UInt<1>, dec_tlu_presync_d : UInt<1>, dec_tlu_postsync_d : UInt<1>, dec_tlu_mrac_ff : UInt<32>, dec_tlu_force_halt : UInt<1>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_external_ldfwd_disable : UInt<1>, dec_tlu_sideeffect_posted_disable : UInt<1>, dec_tlu_core_ecc_disable : UInt<1>, dec_tlu_bpred_disable : UInt<1>, dec_tlu_wb_coalescing_disable : UInt<1>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>} + output io : {flip tlu_exu : {flip dec_tlu_meihap : UInt<30>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_path_r : UInt<31>, exu_i0_br_hist_r : UInt<2>, exu_i0_br_error_r : UInt<1>, exu_i0_br_start_error_r : UInt<1>, exu_i0_br_index_r : UInt<8>, exu_i0_br_valid_r : UInt<1>, exu_i0_br_mp_r : UInt<1>, exu_i0_br_middle_r : UInt<1>, exu_pmu_i0_br_misp : UInt<1>, exu_pmu_i0_br_ataken : UInt<1>, exu_pmu_i0_pc4 : UInt<1>, exu_npc_r : UInt<31>}, flip active_clk : Clock, flip free_clk : Clock, flip scan_mode : UInt<1>, flip tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, flip rst_vec : UInt<31>, flip nmi_int : UInt<1>, flip nmi_vec : UInt<31>, flip i_cpu_halt_req : UInt<1>, flip i_cpu_run_req : UInt<1>, flip lsu_fastint_stall_any : UInt<1>, flip lsu_idle_any : UInt<1>, flip dec_pmu_instr_decoded : UInt<1>, flip dec_pmu_decode_stall : UInt<1>, flip dec_pmu_presync_stall : UInt<1>, flip dec_pmu_postsync_stall : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip dma_dccm_stall_any : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip lsu_pmu_load_external_m : UInt<1>, flip lsu_pmu_store_external_m : UInt<1>, flip dma_pmu_dccm_read : UInt<1>, flip dma_pmu_dccm_write : UInt<1>, flip dma_pmu_any_read : UInt<1>, flip dma_pmu_any_write : UInt<1>, flip lsu_fir_addr : UInt<31>, flip lsu_fir_error : UInt<2>, flip iccm_dma_sb_error : UInt<1>, flip lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, flip lsu_single_ecc_error_incr : UInt<1>, flip dec_pause_state : UInt<1>, flip dec_csr_wen_unq_d : UInt<1>, flip dec_csr_any_unq_d : UInt<1>, flip dec_csr_rdaddr_d : UInt<12>, flip dec_csr_wen_r : UInt<1>, flip dec_csr_wraddr_r : UInt<12>, flip dec_csr_wrdata_r : UInt<32>, flip dec_csr_stall_int_ff : UInt<1>, flip dec_tlu_i0_valid_r : UInt<1>, flip dec_tlu_i0_pc_r : UInt<31>, flip dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_f1 : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, flip dec_illegal_inst : UInt<32>, flip dec_i0_decode_d : UInt<1>, flip exu_i0_br_way_r : UInt<1>, dec_dbg_cmd_done : UInt<1>, dec_dbg_cmd_fail : UInt<1>, dec_tlu_dbg_halted : UInt<1>, dec_tlu_debug_mode : UInt<1>, dec_tlu_resume_ack : UInt<1>, dec_tlu_debug_stall : UInt<1>, dec_tlu_mpc_halted_only : UInt<1>, dec_tlu_flush_extint : UInt<1>, flip dbg_halt_req : UInt<1>, flip dbg_resume_req : UInt<1>, flip dec_div_active : UInt<1>, trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip pic_claimid : UInt<8>, flip pic_pl : UInt<4>, flip mhwakeup : UInt<1>, flip mexintpend : UInt<1>, flip timer_int : UInt<1>, flip soft_int : UInt<1>, o_cpu_halt_status : UInt<1>, o_cpu_halt_ack : UInt<1>, o_cpu_run_ack : UInt<1>, o_debug_mode_status : UInt<1>, flip core_id : UInt<28>, flip mpc_debug_halt_req : UInt<1>, flip mpc_debug_run_req : UInt<1>, flip mpc_reset_run_req : UInt<1>, mpc_debug_halt_ack : UInt<1>, mpc_debug_run_ack : UInt<1>, debug_brkpt_status : UInt<1>, dec_tlu_meicurpl : UInt<4>, dec_tlu_meipt : UInt<4>, dec_csr_rddata_d : UInt<32>, dec_csr_legal_d : UInt<1>, dec_tlu_i0_kill_writeb_wb : UInt<1>, dec_tlu_i0_kill_writeb_r : UInt<1>, dec_tlu_wr_pause_r : UInt<1>, dec_tlu_flush_pause_r : UInt<1>, dec_tlu_presync_d : UInt<1>, dec_tlu_postsync_d : UInt<1>, dec_tlu_perfcnt0 : UInt<1>, dec_tlu_perfcnt1 : UInt<1>, dec_tlu_perfcnt2 : UInt<1>, dec_tlu_perfcnt3 : UInt<1>, dec_tlu_i0_exc_valid_wb1 : UInt<1>, dec_tlu_i0_valid_wb1 : UInt<1>, dec_tlu_int_valid_wb1 : UInt<1>, dec_tlu_exc_cause_wb1 : UInt<5>, dec_tlu_mtval_wb1 : UInt<32>, dec_tlu_pipelining_disable : UInt<1>, dec_tlu_dma_qos_prty : UInt<3>, dec_tlu_misc_clk_override : UInt<1>, dec_tlu_dec_clk_override : UInt<1>, dec_tlu_ifu_clk_override : UInt<1>, dec_tlu_lsu_clk_override : UInt<1>, dec_tlu_bus_clk_override : UInt<1>, dec_tlu_pic_clk_override : UInt<1>, dec_tlu_dccm_clk_override : UInt<1>, dec_tlu_icm_clk_override : UInt<1>, flip ifu_pmu_instr_aligned : UInt<1>, flip tlu_bp : {flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>}, flip tlu_ifc : {flip dec_tlu_flush_noredir_wb : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifu_pmu_fetch_stall : UInt<1>}, flip tlu_mem : {flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}} - wire mtdata1_t : UInt<10>[4] @[el2_dec_tlu_ctl.scala 236:59] + wire mtdata1_t : UInt<10>[4] @[el2_dec_tlu_ctl.scala 233:67] wire pause_expired_wb : UInt<1> pause_expired_wb <= UInt<1>("h00") wire take_nmi_r_d1 : UInt<1> @@ -6512,30 +6517,30 @@ circuit el2_dec_tlu_ctl : mtvec <= UInt<1>("h00") wire mip : UInt<6> mip <= UInt<1>("h00") - wire csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>} @[el2_dec_tlu_ctl.scala 351:41] + wire csr_pkt : {csr_misa : UInt<1>, csr_mvendorid : UInt<1>, csr_marchid : UInt<1>, csr_mimpid : UInt<1>, csr_mhartid : UInt<1>, csr_mstatus : UInt<1>, csr_mtvec : UInt<1>, csr_mip : UInt<1>, csr_mie : UInt<1>, csr_mcyclel : UInt<1>, csr_mcycleh : UInt<1>, csr_minstretl : UInt<1>, csr_minstreth : UInt<1>, csr_mscratch : UInt<1>, csr_mepc : UInt<1>, csr_mcause : UInt<1>, csr_mscause : UInt<1>, csr_mtval : UInt<1>, csr_mrac : UInt<1>, csr_dmst : UInt<1>, csr_mdseac : UInt<1>, csr_meihap : UInt<1>, csr_meivt : UInt<1>, csr_meipt : UInt<1>, csr_meicurpl : UInt<1>, csr_meicidpl : UInt<1>, csr_dcsr : UInt<1>, csr_mcgc : UInt<1>, csr_mfdc : UInt<1>, csr_dpc : UInt<1>, csr_mtsel : UInt<1>, csr_mtdata1 : UInt<1>, csr_mtdata2 : UInt<1>, csr_mhpmc3 : UInt<1>, csr_mhpmc4 : UInt<1>, csr_mhpmc5 : UInt<1>, csr_mhpmc6 : UInt<1>, csr_mhpmc3h : UInt<1>, csr_mhpmc4h : UInt<1>, csr_mhpmc5h : UInt<1>, csr_mhpmc6h : UInt<1>, csr_mhpme3 : UInt<1>, csr_mhpme4 : UInt<1>, csr_mhpme5 : UInt<1>, csr_mhpme6 : UInt<1>, csr_mcountinhibit : UInt<1>, csr_mitctl0 : UInt<1>, csr_mitctl1 : UInt<1>, csr_mitb0 : UInt<1>, csr_mitb1 : UInt<1>, csr_mitcnt0 : UInt<1>, csr_mitcnt1 : UInt<1>, csr_mpmc : UInt<1>, csr_mcpc : UInt<1>, csr_meicpct : UInt<1>, csr_mdeau : UInt<1>, csr_micect : UInt<1>, csr_miccmect : UInt<1>, csr_mdccmect : UInt<1>, csr_mfdht : UInt<1>, csr_mfdhs : UInt<1>, csr_dicawics : UInt<1>, csr_dicad0h : UInt<1>, csr_dicad0 : UInt<1>, csr_dicad1 : UInt<1>, csr_dicago : UInt<1>, presync : UInt<1>, postsync : UInt<1>, legal : UInt<1>} @[el2_dec_tlu_ctl.scala 348:41] wire dec_tlu_mpc_halted_only_ns : UInt<1> dec_tlu_mpc_halted_only_ns <= UInt<1>("h00") - node _T = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 354:33] - node _T_1 = and(_T, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 354:51] - dec_tlu_mpc_halted_only_ns <= _T_1 @[el2_dec_tlu_ctl.scala 354:30] - inst int_timers of el2_dec_timer_ctl @[el2_dec_tlu_ctl.scala 355:24] + node _T = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 351:39] + node _T_1 = and(_T, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 351:57] + dec_tlu_mpc_halted_only_ns <= _T_1 @[el2_dec_tlu_ctl.scala 351:36] + inst int_timers of el2_dec_timer_ctl @[el2_dec_tlu_ctl.scala 352:30] int_timers.clock <= clock int_timers.reset <= reset - int_timers.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 356:57] - int_timers.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 357:57] - int_timers.io.dec_csr_wen_r_mod <= dec_csr_wen_r_mod @[el2_dec_tlu_ctl.scala 358:49] - int_timers.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 359:49] - int_timers.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 360:49] - int_timers.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 361:49] - int_timers.io.csr_mitctl0 <= csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 362:49] - int_timers.io.csr_mitctl1 <= csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 363:49] - int_timers.io.csr_mitb0 <= csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 364:57] - int_timers.io.csr_mitb1 <= csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 365:57] - int_timers.io.csr_mitcnt0 <= csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 366:49] - int_timers.io.csr_mitcnt1 <= csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 367:49] - int_timers.io.dec_pause_state <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 368:41] - int_timers.io.dec_tlu_pmu_fw_halted <= dec_tlu_pmu_fw_halted @[el2_dec_tlu_ctl.scala 369:41] - int_timers.io.internal_dbg_halt_timers <= internal_dbg_halt_timers @[el2_dec_tlu_ctl.scala 370:41] + int_timers.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 353:57] + int_timers.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 354:57] + int_timers.io.dec_csr_wen_r_mod <= dec_csr_wen_r_mod @[el2_dec_tlu_ctl.scala 355:49] + int_timers.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 356:49] + int_timers.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 357:49] + int_timers.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 358:49] + int_timers.io.csr_mitctl0 <= csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 359:57] + int_timers.io.csr_mitctl1 <= csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 360:57] + int_timers.io.csr_mitb0 <= csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 361:57] + int_timers.io.csr_mitb1 <= csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 362:57] + int_timers.io.csr_mitcnt0 <= csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 363:57] + int_timers.io.csr_mitcnt1 <= csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 364:57] + int_timers.io.dec_pause_state <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 365:49] + int_timers.io.dec_tlu_pmu_fw_halted <= dec_tlu_pmu_fw_halted @[el2_dec_tlu_ctl.scala 366:49] + int_timers.io.internal_dbg_halt_timers <= internal_dbg_halt_timers @[el2_dec_tlu_ctl.scala 367:47] node _T_2 = cat(io.i_cpu_run_req, io.mpc_debug_halt_req) @[Cat.scala 29:58] node _T_3 = cat(_T_2, io.mpc_debug_run_req) @[Cat.scala 29:58] node _T_4 = cat(io.soft_int, io.i_cpu_halt_req) @[Cat.scala 29:58] @@ -6546,841 +6551,841 @@ circuit el2_dec_tlu_ctl : _T_8 <= _T_7 @[el2_lib.scala 177:81] reg syncro_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 177:58] syncro_ff <= _T_8 @[el2_lib.scala 177:58] - node nmi_int_sync = bits(syncro_ff, 6, 6) @[el2_dec_tlu_ctl.scala 382:67] - node timer_int_sync = bits(syncro_ff, 5, 5) @[el2_dec_tlu_ctl.scala 383:59] - node soft_int_sync = bits(syncro_ff, 4, 4) @[el2_dec_tlu_ctl.scala 384:59] - node i_cpu_halt_req_sync = bits(syncro_ff, 3, 3) @[el2_dec_tlu_ctl.scala 385:59] - node i_cpu_run_req_sync = bits(syncro_ff, 2, 2) @[el2_dec_tlu_ctl.scala 386:59] - node mpc_debug_halt_req_sync_raw = bits(syncro_ff, 1, 1) @[el2_dec_tlu_ctl.scala 387:51] - node mpc_debug_run_req_sync = bits(syncro_ff, 0, 0) @[el2_dec_tlu_ctl.scala 388:51] - node _T_9 = or(dec_csr_wen_r_mod, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 391:52] - node _T_10 = bits(_T_9, 0, 0) @[el2_dec_tlu_ctl.scala 391:68] + node nmi_int_sync = bits(syncro_ff, 6, 6) @[el2_dec_tlu_ctl.scala 379:67] + node timer_int_sync = bits(syncro_ff, 5, 5) @[el2_dec_tlu_ctl.scala 380:59] + node soft_int_sync = bits(syncro_ff, 4, 4) @[el2_dec_tlu_ctl.scala 381:59] + node i_cpu_halt_req_sync = bits(syncro_ff, 3, 3) @[el2_dec_tlu_ctl.scala 382:59] + node i_cpu_run_req_sync = bits(syncro_ff, 2, 2) @[el2_dec_tlu_ctl.scala 383:59] + node mpc_debug_halt_req_sync_raw = bits(syncro_ff, 1, 1) @[el2_dec_tlu_ctl.scala 384:51] + node mpc_debug_run_req_sync = bits(syncro_ff, 0, 0) @[el2_dec_tlu_ctl.scala 385:51] + node _T_9 = or(dec_csr_wen_r_mod, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 388:58] + node _T_10 = bits(_T_9, 0, 0) @[el2_dec_tlu_ctl.scala 388:74] inst rvclkhdr of rvclkhdr_4 @[el2_lib.scala 483:22] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr.io.en <= _T_10 @[el2_lib.scala 485:16] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_11 = or(io.lsu_error_pkt_r.valid, lsu_exc_valid_r_d1) @[el2_dec_tlu_ctl.scala 392:61] - node _T_12 = or(_T_11, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 392:82] - node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 392:98] + node _T_11 = or(io.lsu_error_pkt_r.valid, lsu_exc_valid_r_d1) @[el2_dec_tlu_ctl.scala 389:67] + node _T_12 = or(_T_11, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 389:88] + node _T_13 = bits(_T_12, 0, 0) @[el2_dec_tlu_ctl.scala 389:104] inst rvclkhdr_1 of rvclkhdr_5 @[el2_lib.scala 483:22] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_1.io.en <= _T_13 @[el2_lib.scala 485:16] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node e4e5_valid = or(io.dec_tlu_i0_valid_r, e5_valid) @[el2_dec_tlu_ctl.scala 395:29] - node _T_14 = or(debug_mode_status, i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 396:49] - node _T_15 = or(_T_14, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 396:68] - node _T_16 = or(_T_15, interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 396:88] - node _T_17 = or(_T_16, reset_delayed) @[el2_dec_tlu_ctl.scala 396:111] - node _T_18 = or(_T_17, pause_expired_r) @[el2_dec_tlu_ctl.scala 396:127] - node _T_19 = or(_T_18, pause_expired_wb) @[el2_dec_tlu_ctl.scala 396:145] - node _T_20 = or(_T_19, ic_perr_r) @[el2_dec_tlu_ctl.scala 396:164] - node _T_21 = or(_T_20, ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 396:176] - node _T_22 = or(_T_21, iccm_sbecc_r) @[el2_dec_tlu_ctl.scala 396:191] - node _T_23 = or(_T_22, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 396:206] - node flush_clkvalid = or(_T_23, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 396:224] - node _T_24 = or(e4e5_valid, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 398:43] - node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 398:59] + node e4e5_valid = or(io.dec_tlu_i0_valid_r, e5_valid) @[el2_dec_tlu_ctl.scala 392:30] + node _T_14 = or(debug_mode_status, i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 393:50] + node _T_15 = or(_T_14, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 393:69] + node _T_16 = or(_T_15, interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 393:89] + node _T_17 = or(_T_16, reset_delayed) @[el2_dec_tlu_ctl.scala 393:112] + node _T_18 = or(_T_17, pause_expired_r) @[el2_dec_tlu_ctl.scala 393:128] + node _T_19 = or(_T_18, pause_expired_wb) @[el2_dec_tlu_ctl.scala 393:146] + node _T_20 = or(_T_19, ic_perr_r) @[el2_dec_tlu_ctl.scala 393:165] + node _T_21 = or(_T_20, ic_perr_r_d1) @[el2_dec_tlu_ctl.scala 393:177] + node _T_22 = or(_T_21, iccm_sbecc_r) @[el2_dec_tlu_ctl.scala 393:192] + node _T_23 = or(_T_22, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 393:207] + node flush_clkvalid = or(_T_23, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 393:225] + node _T_24 = or(e4e5_valid, io.dec_tlu_dec_clk_override) @[el2_dec_tlu_ctl.scala 395:49] + node _T_25 = bits(_T_24, 0, 0) @[el2_dec_tlu_ctl.scala 395:65] inst rvclkhdr_2 of rvclkhdr_6 @[el2_lib.scala 483:22] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_2.io.en <= _T_25 @[el2_lib.scala 485:16] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_26 = or(e4e5_valid, flush_clkvalid) @[el2_dec_tlu_ctl.scala 399:47] - node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 399:65] + node _T_26 = or(e4e5_valid, flush_clkvalid) @[el2_dec_tlu_ctl.scala 396:53] + node _T_27 = bits(_T_26, 0, 0) @[el2_dec_tlu_ctl.scala 396:71] inst rvclkhdr_3 of rvclkhdr_7 @[el2_lib.scala 483:22] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_3.io.en <= _T_27 @[el2_lib.scala 485:16] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg iccm_repair_state_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 401:72] - iccm_repair_state_d1 <= iccm_repair_state_ns @[el2_dec_tlu_ctl.scala 401:72] - reg _T_28 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 402:81] - _T_28 <= ic_perr_r @[el2_dec_tlu_ctl.scala 402:81] - ic_perr_r_d1 <= _T_28 @[el2_dec_tlu_ctl.scala 402:49] - reg _T_29 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 403:89] - _T_29 <= iccm_sbecc_r @[el2_dec_tlu_ctl.scala 403:89] - iccm_sbecc_r_d1 <= _T_29 @[el2_dec_tlu_ctl.scala 403:57] - reg _T_30 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 404:89] - _T_30 <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 404:89] - e5_valid <= _T_30 @[el2_dec_tlu_ctl.scala 404:57] - reg _T_31 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 405:73] - _T_31 <= internal_dbg_halt_mode @[el2_dec_tlu_ctl.scala 405:73] - debug_mode_status <= _T_31 @[el2_dec_tlu_ctl.scala 405:41] - reg lsu_pmu_load_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 406:72] - lsu_pmu_load_external_r <= io.lsu_pmu_load_external_m @[el2_dec_tlu_ctl.scala 406:72] - reg lsu_pmu_store_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 407:64] - lsu_pmu_store_external_r <= io.lsu_pmu_store_external_m @[el2_dec_tlu_ctl.scala 407:64] - reg tlu_flush_lower_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 408:72] - tlu_flush_lower_r_d1 <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 408:72] - reg _T_32 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 409:65] - _T_32 <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 409:65] - io.dec_tlu_i0_kill_writeb_wb <= _T_32 @[el2_dec_tlu_ctl.scala 409:33] - reg internal_dbg_halt_mode_f2 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 410:64] - internal_dbg_halt_mode_f2 <= debug_mode_status @[el2_dec_tlu_ctl.scala 410:64] - reg _T_33 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 411:73] - _T_33 <= force_halt @[el2_dec_tlu_ctl.scala 411:73] - io.dec_tlu_force_halt <= _T_33 @[el2_dec_tlu_ctl.scala 411:41] - io.dec_tlu_i0_kill_writeb_r <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 415:33] - reg reset_detect : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 416:80] - reset_detect <= UInt<1>("h01") @[el2_dec_tlu_ctl.scala 416:80] - reg reset_detected : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 417:80] - reset_detected <= reset_detect @[el2_dec_tlu_ctl.scala 417:80] - node _T_34 = xor(reset_detect, reset_detected) @[el2_dec_tlu_ctl.scala 418:64] - reset_delayed <= _T_34 @[el2_dec_tlu_ctl.scala 418:49] - reg nmi_int_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 420:64] - nmi_int_delayed <= nmi_int_sync @[el2_dec_tlu_ctl.scala 420:64] - reg nmi_int_detected_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 421:72] - nmi_int_detected_f <= nmi_int_detected @[el2_dec_tlu_ctl.scala 421:72] - reg nmi_lsu_load_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 422:72] - nmi_lsu_load_type_f <= nmi_lsu_load_type @[el2_dec_tlu_ctl.scala 422:72] - reg nmi_lsu_store_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 423:64] - nmi_lsu_store_type_f <= nmi_lsu_store_type @[el2_dec_tlu_ctl.scala 423:64] - node _T_35 = not(mdseac_locked_f) @[el2_dec_tlu_ctl.scala 427:26] - node _T_36 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 427:78] - node nmi_lsu_detected = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 427:43] - node _T_37 = not(nmi_int_delayed) @[el2_dec_tlu_ctl.scala 429:39] - node _T_38 = and(nmi_int_sync, _T_37) @[el2_dec_tlu_ctl.scala 429:37] - node _T_39 = or(_T_38, nmi_lsu_detected) @[el2_dec_tlu_ctl.scala 429:57] - node _T_40 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:100] - node _T_41 = and(nmi_int_detected_f, _T_40) @[el2_dec_tlu_ctl.scala 429:98] - node _T_42 = or(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 429:76] - node _T_43 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 429:159] - node _T_44 = and(take_ext_int_start_d3, _T_43) @[el2_dec_tlu_ctl.scala 429:140] - node _T_45 = or(_T_42, _T_44) @[el2_dec_tlu_ctl.scala 429:116] - nmi_int_detected <= _T_45 @[el2_dec_tlu_ctl.scala 429:20] - node _T_46 = and(nmi_lsu_detected, io.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 431:42] - node _T_47 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 431:101] - node _T_48 = and(nmi_int_detected_f, _T_47) @[el2_dec_tlu_ctl.scala 431:99] - node _T_49 = not(_T_48) @[el2_dec_tlu_ctl.scala 431:78] - node _T_50 = and(_T_46, _T_49) @[el2_dec_tlu_ctl.scala 431:76] - node _T_51 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 431:143] - node _T_52 = and(nmi_lsu_load_type_f, _T_51) @[el2_dec_tlu_ctl.scala 431:141] - node _T_53 = or(_T_50, _T_52) @[el2_dec_tlu_ctl.scala 431:118] - nmi_lsu_load_type <= _T_53 @[el2_dec_tlu_ctl.scala 431:21] - node _T_54 = and(nmi_lsu_detected, io.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 432:43] - node _T_55 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 432:103] - node _T_56 = and(nmi_int_detected_f, _T_55) @[el2_dec_tlu_ctl.scala 432:101] - node _T_57 = not(_T_56) @[el2_dec_tlu_ctl.scala 432:80] - node _T_58 = and(_T_54, _T_57) @[el2_dec_tlu_ctl.scala 432:78] - node _T_59 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 432:146] - node _T_60 = and(nmi_lsu_store_type_f, _T_59) @[el2_dec_tlu_ctl.scala 432:144] - node _T_61 = or(_T_58, _T_60) @[el2_dec_tlu_ctl.scala 432:120] - nmi_lsu_store_type <= _T_61 @[el2_dec_tlu_ctl.scala 432:22] - node _T_62 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 439:63] - node mpc_debug_halt_req_sync = and(mpc_debug_halt_req_sync_raw, _T_62) @[el2_dec_tlu_ctl.scala 439:61] - reg mpc_debug_halt_req_sync_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 440:64] - mpc_debug_halt_req_sync_f <= mpc_debug_halt_req_sync @[el2_dec_tlu_ctl.scala 440:64] - reg mpc_debug_run_req_sync_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 441:64] - mpc_debug_run_req_sync_f <= mpc_debug_run_req_sync @[el2_dec_tlu_ctl.scala 441:64] - reg _T_63 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 442:81] - _T_63 <= mpc_halt_state_ns @[el2_dec_tlu_ctl.scala 442:81] - mpc_halt_state_f <= _T_63 @[el2_dec_tlu_ctl.scala 442:49] - reg mpc_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 443:80] - mpc_run_state_f <= mpc_run_state_ns @[el2_dec_tlu_ctl.scala 443:80] - reg debug_brkpt_status_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 444:72] - debug_brkpt_status_f <= debug_brkpt_status_ns @[el2_dec_tlu_ctl.scala 444:72] - reg mpc_debug_halt_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 445:72] - mpc_debug_halt_ack_f <= mpc_debug_halt_ack_ns @[el2_dec_tlu_ctl.scala 445:72] - reg mpc_debug_run_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 446:80] - mpc_debug_run_ack_f <= mpc_debug_run_ack_ns @[el2_dec_tlu_ctl.scala 446:80] - reg _T_64 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 447:81] - _T_64 <= dbg_halt_state_ns @[el2_dec_tlu_ctl.scala 447:81] - dbg_halt_state_f <= _T_64 @[el2_dec_tlu_ctl.scala 447:49] - reg dbg_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 448:80] - dbg_run_state_f <= dbg_run_state_ns @[el2_dec_tlu_ctl.scala 448:80] - reg _T_65 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 449:73] - _T_65 <= dec_tlu_mpc_halted_only_ns @[el2_dec_tlu_ctl.scala 449:73] - io.dec_tlu_mpc_halted_only <= _T_65 @[el2_dec_tlu_ctl.scala 449:41] - node _T_66 = not(mpc_debug_halt_req_sync_f) @[el2_dec_tlu_ctl.scala 453:65] - node mpc_debug_halt_req_sync_pulse = and(mpc_debug_halt_req_sync, _T_66) @[el2_dec_tlu_ctl.scala 453:63] - node _T_67 = not(mpc_debug_run_req_sync_f) @[el2_dec_tlu_ctl.scala 454:64] - node mpc_debug_run_req_sync_pulse = and(mpc_debug_run_req_sync, _T_67) @[el2_dec_tlu_ctl.scala 454:62] - node _T_68 = or(mpc_halt_state_f, mpc_debug_halt_req_sync_pulse) @[el2_dec_tlu_ctl.scala 456:42] - node _T_69 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 456:93] - node _T_70 = and(reset_delayed, _T_69) @[el2_dec_tlu_ctl.scala 456:91] - node _T_71 = or(_T_68, _T_70) @[el2_dec_tlu_ctl.scala 456:74] - node _T_72 = not(mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 456:119] - node _T_73 = and(_T_71, _T_72) @[el2_dec_tlu_ctl.scala 456:117] - mpc_halt_state_ns <= _T_73 @[el2_dec_tlu_ctl.scala 456:21] - node _T_74 = not(mpc_debug_run_ack_f) @[el2_dec_tlu_ctl.scala 457:74] - node _T_75 = and(mpc_debug_run_req_sync_pulse, _T_74) @[el2_dec_tlu_ctl.scala 457:72] - node _T_76 = or(mpc_run_state_f, _T_75) @[el2_dec_tlu_ctl.scala 457:40] - node _T_77 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 457:127] - node _T_78 = and(debug_mode_status, _T_77) @[el2_dec_tlu_ctl.scala 457:125] - node _T_79 = and(_T_76, _T_78) @[el2_dec_tlu_ctl.scala 457:97] - mpc_run_state_ns <= _T_79 @[el2_dec_tlu_ctl.scala 457:20] - node _T_80 = or(dbg_halt_req_final, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 459:64] - node _T_81 = or(_T_80, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 459:90] - node _T_82 = or(_T_81, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 459:115] - node _T_83 = or(dbg_halt_state_f, _T_82) @[el2_dec_tlu_ctl.scala 459:42] - node _T_84 = not(io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 459:147] - node _T_85 = and(_T_83, _T_84) @[el2_dec_tlu_ctl.scala 459:145] - dbg_halt_state_ns <= _T_85 @[el2_dec_tlu_ctl.scala 459:21] - node _T_86 = or(dbg_run_state_f, io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 460:40] - node _T_87 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 460:91] - node _T_88 = and(debug_mode_status, _T_87) @[el2_dec_tlu_ctl.scala 460:89] - node _T_89 = and(_T_86, _T_88) @[el2_dec_tlu_ctl.scala 460:61] - dbg_run_state_ns <= _T_89 @[el2_dec_tlu_ctl.scala 460:20] - node _T_90 = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 463:33] - node _T_91 = and(_T_90, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 463:51] - dec_tlu_mpc_halted_only_ns <= _T_91 @[el2_dec_tlu_ctl.scala 463:30] - node debug_brkpt_valid = or(ebreak_to_debug_mode_r_d1, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 466:53] - node _T_92 = or(debug_brkpt_valid, debug_brkpt_status_f) @[el2_dec_tlu_ctl.scala 467:47] - node _T_93 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 467:99] - node _T_94 = and(internal_dbg_halt_mode, _T_93) @[el2_dec_tlu_ctl.scala 467:97] - node _T_95 = and(_T_92, _T_94) @[el2_dec_tlu_ctl.scala 467:71] - debug_brkpt_status_ns <= _T_95 @[el2_dec_tlu_ctl.scala 467:25] - node _T_96 = and(mpc_halt_state_f, debug_mode_status) @[el2_dec_tlu_ctl.scala 470:45] - node _T_97 = and(_T_96, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 470:72] - node _T_98 = and(_T_97, core_empty) @[el2_dec_tlu_ctl.scala 470:98] - mpc_debug_halt_ack_ns <= _T_98 @[el2_dec_tlu_ctl.scala 470:25] - node _T_99 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 471:53] - node _T_100 = and(mpc_debug_run_req_sync, _T_99) @[el2_dec_tlu_ctl.scala 471:51] - node _T_101 = not(mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 471:74] - node _T_102 = and(_T_100, _T_101) @[el2_dec_tlu_ctl.scala 471:72] - node _T_103 = and(mpc_debug_run_ack_f, mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 471:123] - node _T_104 = or(_T_102, _T_103) @[el2_dec_tlu_ctl.scala 471:100] - mpc_debug_run_ack_ns <= _T_104 @[el2_dec_tlu_ctl.scala 471:24] - io.mpc_debug_halt_ack <= mpc_debug_halt_ack_f @[el2_dec_tlu_ctl.scala 474:25] - io.mpc_debug_run_ack <= mpc_debug_run_ack_f @[el2_dec_tlu_ctl.scala 475:25] - io.debug_brkpt_status <= debug_brkpt_status_f @[el2_dec_tlu_ctl.scala 476:25] - node _T_105 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 479:47] - node dbg_halt_req_held_ns = and(_T_105, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 479:68] - node _T_106 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 480:42] - node _T_107 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 480:65] - node _T_108 = and(_T_106, _T_107) @[el2_dec_tlu_ctl.scala 480:63] - dbg_halt_req_final <= _T_108 @[el2_dec_tlu_ctl.scala 480:22] - node _T_109 = or(dbg_halt_req_final, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 483:44] - node _T_110 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 483:89] - node _T_111 = and(reset_delayed, _T_110) @[el2_dec_tlu_ctl.scala 483:87] - node _T_112 = or(_T_109, _T_111) @[el2_dec_tlu_ctl.scala 483:70] - node _T_113 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 483:115] - node _T_114 = and(_T_112, _T_113) @[el2_dec_tlu_ctl.scala 483:113] - node _T_115 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 483:143] - node debug_halt_req = and(_T_114, _T_115) @[el2_dec_tlu_ctl.scala 483:141] - node _T_116 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 485:26] - node _T_117 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 485:69] - node _T_118 = and(mpc_run_state_ns, _T_117) @[el2_dec_tlu_ctl.scala 485:67] - node _T_119 = not(mpc_halt_state_ns) @[el2_dec_tlu_ctl.scala 485:111] - node _T_120 = and(dbg_run_state_ns, _T_119) @[el2_dec_tlu_ctl.scala 485:109] - node _T_121 = or(_T_118, _T_120) @[el2_dec_tlu_ctl.scala 485:89] - node debug_resume_req = and(_T_116, _T_121) @[el2_dec_tlu_ctl.scala 485:46] - node _T_122 = or(debug_halt_req_f, pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 490:37] - node _T_123 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 490:60] - node _T_124 = and(_T_122, _T_123) @[el2_dec_tlu_ctl.scala 490:58] - node _T_125 = not(mret_r) @[el2_dec_tlu_ctl.scala 490:83] - node _T_126 = and(_T_124, _T_125) @[el2_dec_tlu_ctl.scala 490:81] - node _T_127 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 490:93] - node _T_128 = and(_T_126, _T_127) @[el2_dec_tlu_ctl.scala 490:91] - node _T_129 = not(dec_tlu_flush_noredir_r_d1) @[el2_dec_tlu_ctl.scala 490:109] - node _T_130 = and(_T_128, _T_129) @[el2_dec_tlu_ctl.scala 490:107] - node _T_131 = not(take_reset) @[el2_dec_tlu_ctl.scala 490:139] - node take_halt = and(_T_130, _T_131) @[el2_dec_tlu_ctl.scala 490:137] - node _T_132 = not(dec_tlu_flush_pause_r_d1) @[el2_dec_tlu_ctl.scala 493:50] - node _T_133 = and(dec_tlu_flush_noredir_r_d1, _T_132) @[el2_dec_tlu_ctl.scala 493:48] - node _T_134 = not(take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 493:78] - node _T_135 = and(_T_133, _T_134) @[el2_dec_tlu_ctl.scala 493:76] - node _T_136 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 493:120] - node _T_137 = and(halt_taken_f, _T_136) @[el2_dec_tlu_ctl.scala 493:118] - node _T_138 = not(pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 493:140] - node _T_139 = and(_T_137, _T_138) @[el2_dec_tlu_ctl.scala 493:138] - node _T_140 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 493:163] - node _T_141 = and(_T_139, _T_140) @[el2_dec_tlu_ctl.scala 493:161] - node halt_taken = or(_T_135, _T_141) @[el2_dec_tlu_ctl.scala 493:102] - node _T_142 = and(io.lsu_idle_any, lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 497:47] - node _T_143 = and(_T_142, io.ifu_miss_state_idle) @[el2_dec_tlu_ctl.scala 497:64] - node _T_144 = and(_T_143, ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 497:89] - node _T_145 = not(debug_halt_req) @[el2_dec_tlu_ctl.scala 497:115] - node _T_146 = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 497:113] - node _T_147 = not(debug_halt_req_d1) @[el2_dec_tlu_ctl.scala 497:133] - node _T_148 = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 497:131] - node _T_149 = not(io.dec_div_active) @[el2_dec_tlu_ctl.scala 497:154] - node _T_150 = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 497:152] - node _T_151 = or(force_halt, _T_150) @[el2_dec_tlu_ctl.scala 497:28] - core_empty <= _T_151 @[el2_dec_tlu_ctl.scala 497:14] - node _T_152 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 503:31] - node _T_153 = and(_T_152, debug_halt_req) @[el2_dec_tlu_ctl.scala 503:57] - node _T_154 = or(_T_153, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 503:75] - node _T_155 = or(_T_154, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 503:101] - node enter_debug_halt_req = or(_T_155, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 503:126] - node _T_156 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 506:105] - node _T_157 = not(_T_156) @[el2_dec_tlu_ctl.scala 506:100] - node _T_158 = and(debug_resume_req_f, _T_157) @[el2_dec_tlu_ctl.scala 506:98] - node _T_159 = not(_T_158) @[el2_dec_tlu_ctl.scala 506:77] - node _T_160 = and(debug_mode_status, _T_159) @[el2_dec_tlu_ctl.scala 506:75] - node _T_161 = or(debug_halt_req_ns, _T_160) @[el2_dec_tlu_ctl.scala 506:47] - internal_dbg_halt_mode <= _T_161 @[el2_dec_tlu_ctl.scala 506:26] - node _T_162 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 508:61] - node allow_dbg_halt_csr_write = and(debug_mode_status, _T_162) @[el2_dec_tlu_ctl.scala 508:59] - node _T_163 = and(debug_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 513:42] - node _T_164 = and(_T_163, halt_taken) @[el2_dec_tlu_ctl.scala 513:55] - node _T_165 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 513:91] - node _T_166 = and(dbg_tlu_halted_f, _T_165) @[el2_dec_tlu_ctl.scala 513:89] - node dbg_tlu_halted = or(_T_164, _T_166) @[el2_dec_tlu_ctl.scala 513:69] - node _T_167 = not(dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 514:67] - node _T_168 = and(debug_halt_req_f, _T_167) @[el2_dec_tlu_ctl.scala 514:65] - node _T_169 = or(enter_debug_halt_req, _T_168) @[el2_dec_tlu_ctl.scala 514:45] - debug_halt_req_ns <= _T_169 @[el2_dec_tlu_ctl.scala 514:21] - node _T_170 = and(debug_resume_req_f, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 515:43] - node resume_ack_ns = and(_T_170, dbg_run_state_ns) @[el2_dec_tlu_ctl.scala 515:62] - node _T_171 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 517:55] - node _T_172 = and(io.dec_tlu_i0_valid_r, _T_171) @[el2_dec_tlu_ctl.scala 517:53] - node _T_173 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 517:84] - node _T_174 = and(_T_172, _T_173) @[el2_dec_tlu_ctl.scala 517:78] - node _T_175 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 517:98] - node dcsr_single_step_done = and(_T_174, _T_175) @[el2_dec_tlu_ctl.scala 517:96] - node _T_176 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 519:60] - node _T_177 = and(debug_resume_req_f, _T_176) @[el2_dec_tlu_ctl.scala 519:54] - node _T_178 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 519:105] - node _T_179 = and(dcsr_single_step_running_f, _T_178) @[el2_dec_tlu_ctl.scala 519:103] - node dcsr_single_step_running = or(_T_177, _T_179) @[el2_dec_tlu_ctl.scala 519:73] - node dbg_cmd_done_ns = and(io.dec_tlu_i0_valid_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 521:47] - node _T_180 = or(trigger_hit_dmode_r, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 524:51] - node _T_181 = not(io.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 524:106] - node _T_182 = and(request_debug_mode_r_d1, _T_181) @[el2_dec_tlu_ctl.scala 524:104] - node request_debug_mode_r = or(_T_180, _T_182) @[el2_dec_tlu_ctl.scala 524:77] - node _T_183 = or(request_debug_mode_r_d1, request_debug_mode_done_f) @[el2_dec_tlu_ctl.scala 526:58] - node _T_184 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 526:89] - node request_debug_mode_done = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 526:87] - reg _T_185 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 529:73] - _T_185 <= io.dec_tlu_flush_noredir_r @[el2_dec_tlu_ctl.scala 529:73] - dec_tlu_flush_noredir_r_d1 <= _T_185 @[el2_dec_tlu_ctl.scala 529:41] - reg _T_186 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 530:81] - _T_186 <= halt_taken @[el2_dec_tlu_ctl.scala 530:81] - halt_taken_f <= _T_186 @[el2_dec_tlu_ctl.scala 530:49] - reg _T_187 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 531:89] - _T_187 <= io.lsu_idle_any @[el2_dec_tlu_ctl.scala 531:89] - lsu_idle_any_f <= _T_187 @[el2_dec_tlu_ctl.scala 531:57] - reg _T_188 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 532:73] - _T_188 <= io.ifu_miss_state_idle @[el2_dec_tlu_ctl.scala 532:73] - ifu_miss_state_idle_f <= _T_188 @[el2_dec_tlu_ctl.scala 532:41] - reg _T_189 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 533:81] - _T_189 <= dbg_tlu_halted @[el2_dec_tlu_ctl.scala 533:81] - dbg_tlu_halted_f <= _T_189 @[el2_dec_tlu_ctl.scala 533:49] - reg _T_190 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 534:73] - _T_190 <= resume_ack_ns @[el2_dec_tlu_ctl.scala 534:73] - io.dec_tlu_resume_ack <= _T_190 @[el2_dec_tlu_ctl.scala 534:41] - reg _T_191 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 535:81] - _T_191 <= debug_halt_req_ns @[el2_dec_tlu_ctl.scala 535:81] - debug_halt_req_f <= _T_191 @[el2_dec_tlu_ctl.scala 535:49] - reg _T_192 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 536:81] - _T_192 <= debug_resume_req @[el2_dec_tlu_ctl.scala 536:81] - debug_resume_req_f <= _T_192 @[el2_dec_tlu_ctl.scala 536:49] - reg _T_193 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 537:81] - _T_193 <= trigger_hit_dmode_r @[el2_dec_tlu_ctl.scala 537:81] - trigger_hit_dmode_r_d1 <= _T_193 @[el2_dec_tlu_ctl.scala 537:49] - reg _T_194 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 538:81] - _T_194 <= dcsr_single_step_done @[el2_dec_tlu_ctl.scala 538:81] - dcsr_single_step_done_f <= _T_194 @[el2_dec_tlu_ctl.scala 538:49] - reg _T_195 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 539:81] - _T_195 <= debug_halt_req @[el2_dec_tlu_ctl.scala 539:81] - debug_halt_req_d1 <= _T_195 @[el2_dec_tlu_ctl.scala 539:49] - reg dec_tlu_wr_pause_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 540:73] - dec_tlu_wr_pause_r_d1 <= io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 540:73] - reg dec_pause_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 541:73] - dec_pause_state_f <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 541:73] - reg _T_196 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 542:81] - _T_196 <= request_debug_mode_r @[el2_dec_tlu_ctl.scala 542:81] - request_debug_mode_r_d1 <= _T_196 @[el2_dec_tlu_ctl.scala 542:49] - reg _T_197 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 543:73] - _T_197 <= request_debug_mode_done @[el2_dec_tlu_ctl.scala 543:73] - request_debug_mode_done_f <= _T_197 @[el2_dec_tlu_ctl.scala 543:41] - reg _T_198 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 544:73] - _T_198 <= dcsr_single_step_running @[el2_dec_tlu_ctl.scala 544:73] - dcsr_single_step_running_f <= _T_198 @[el2_dec_tlu_ctl.scala 544:41] - reg _T_199 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 545:73] - _T_199 <= io.dec_tlu_flush_pause_r @[el2_dec_tlu_ctl.scala 545:73] - dec_tlu_flush_pause_r_d1 <= _T_199 @[el2_dec_tlu_ctl.scala 545:41] - reg _T_200 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 546:81] - _T_200 <= dbg_halt_req_held_ns @[el2_dec_tlu_ctl.scala 546:81] - dbg_halt_req_held <= _T_200 @[el2_dec_tlu_ctl.scala 546:49] - io.dec_tlu_debug_stall <= debug_halt_req_f @[el2_dec_tlu_ctl.scala 549:41] - io.dec_tlu_dbg_halted <= dbg_tlu_halted_f @[el2_dec_tlu_ctl.scala 550:41] - io.dec_tlu_debug_mode <= debug_mode_status @[el2_dec_tlu_ctl.scala 551:41] - dec_tlu_pmu_fw_halted <= pmu_fw_tlu_halted_f @[el2_dec_tlu_ctl.scala 552:41] - node _T_201 = and(fence_i_r, internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 555:56] - node _T_202 = or(take_halt, _T_201) @[el2_dec_tlu_ctl.scala 555:43] - node _T_203 = or(_T_202, io.dec_tlu_flush_pause_r) @[el2_dec_tlu_ctl.scala 555:82] - node _T_204 = and(i0_trigger_hit_r, trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 555:129] - node _T_205 = or(_T_203, _T_204) @[el2_dec_tlu_ctl.scala 555:109] - node _T_206 = or(_T_205, take_ext_int_start) @[el2_dec_tlu_ctl.scala 555:152] - io.dec_tlu_flush_noredir_r <= _T_206 @[el2_dec_tlu_ctl.scala 555:30] - io.dec_tlu_flush_extint <= take_ext_int_start @[el2_dec_tlu_ctl.scala 557:27] - node _T_207 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 560:55] - node _T_208 = and(dec_tlu_wr_pause_r_d1, _T_207) @[el2_dec_tlu_ctl.scala 560:53] - node _T_209 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 560:76] - node _T_210 = and(_T_208, _T_209) @[el2_dec_tlu_ctl.scala 560:74] - io.dec_tlu_flush_pause_r <= _T_210 @[el2_dec_tlu_ctl.scala 560:28] - node _T_211 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 562:22] - node _T_212 = and(_T_211, dec_pause_state_f) @[el2_dec_tlu_ctl.scala 562:42] - node _T_213 = or(ext_int_ready, ce_int_ready) @[el2_dec_tlu_ctl.scala 562:80] - node _T_214 = or(_T_213, timer_int_ready) @[el2_dec_tlu_ctl.scala 562:95] - node _T_215 = or(_T_214, soft_int_ready) @[el2_dec_tlu_ctl.scala 562:113] - node _T_216 = or(_T_215, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 562:130] - node _T_217 = or(_T_216, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 562:154] - node _T_218 = or(_T_217, nmi_int_detected) @[el2_dec_tlu_ctl.scala 562:178] - node _T_219 = or(_T_218, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 562:197] - node _T_220 = not(_T_219) @[el2_dec_tlu_ctl.scala 562:64] - node _T_221 = and(_T_212, _T_220) @[el2_dec_tlu_ctl.scala 562:62] - node _T_222 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 562:220] - node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 562:218] - node _T_224 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 562:244] - node _T_225 = and(_T_223, _T_224) @[el2_dec_tlu_ctl.scala 562:242] - node _T_226 = not(pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 562:264] - node _T_227 = and(_T_225, _T_226) @[el2_dec_tlu_ctl.scala 562:262] - node _T_228 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 562:285] - node _T_229 = and(_T_227, _T_228) @[el2_dec_tlu_ctl.scala 562:283] - pause_expired_r <= _T_229 @[el2_dec_tlu_ctl.scala 562:19] - node _T_230 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 564:66] - node _T_231 = and(io.dec_tlu_flush_lower_r, _T_230) @[el2_dec_tlu_ctl.scala 564:60] - node _T_232 = or(io.dec_tlu_resume_ack, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 564:103] - node _T_233 = and(_T_231, _T_232) @[el2_dec_tlu_ctl.scala 564:78] - node _T_234 = not(io.dec_tlu_flush_noredir_r) @[el2_dec_tlu_ctl.scala 564:133] - node _T_235 = and(_T_233, _T_234) @[el2_dec_tlu_ctl.scala 564:131] - io.dec_tlu_flush_leak_one_r <= _T_235 @[el2_dec_tlu_ctl.scala 564:31] - node _T_236 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 565:70] - node _T_237 = and(io.dec_tlu_flush_lower_r, _T_236) @[el2_dec_tlu_ctl.scala 565:54] - io.dec_tlu_flush_err_r <= _T_237 @[el2_dec_tlu_ctl.scala 565:26] - io.dec_dbg_cmd_done <= dbg_cmd_done_ns @[el2_dec_tlu_ctl.scala 568:23] - node _T_238 = and(illegal_r, io.dec_dbg_cmd_done) @[el2_dec_tlu_ctl.scala 569:36] - io.dec_dbg_cmd_fail <= _T_238 @[el2_dec_tlu_ctl.scala 569:23] - node _T_239 = bits(mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 582:42] - node _T_240 = bits(mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 582:69] - node _T_241 = bits(mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 582:96] - node _T_242 = bits(mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 582:123] + reg iccm_repair_state_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 398:80] + iccm_repair_state_d1 <= iccm_repair_state_ns @[el2_dec_tlu_ctl.scala 398:80] + reg _T_28 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 399:89] + _T_28 <= ic_perr_r @[el2_dec_tlu_ctl.scala 399:89] + ic_perr_r_d1 <= _T_28 @[el2_dec_tlu_ctl.scala 399:57] + reg _T_29 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 400:89] + _T_29 <= iccm_sbecc_r @[el2_dec_tlu_ctl.scala 400:89] + iccm_sbecc_r_d1 <= _T_29 @[el2_dec_tlu_ctl.scala 400:57] + reg _T_30 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 401:97] + _T_30 <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 401:97] + e5_valid <= _T_30 @[el2_dec_tlu_ctl.scala 401:65] + reg _T_31 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 402:81] + _T_31 <= internal_dbg_halt_mode @[el2_dec_tlu_ctl.scala 402:81] + debug_mode_status <= _T_31 @[el2_dec_tlu_ctl.scala 402:49] + reg lsu_pmu_load_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 403:80] + lsu_pmu_load_external_r <= io.lsu_pmu_load_external_m @[el2_dec_tlu_ctl.scala 403:80] + reg lsu_pmu_store_external_r : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 404:72] + lsu_pmu_store_external_r <= io.lsu_pmu_store_external_m @[el2_dec_tlu_ctl.scala 404:72] + reg tlu_flush_lower_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 405:80] + tlu_flush_lower_r_d1 <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 405:80] + reg _T_32 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 406:73] + _T_32 <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 406:73] + io.dec_tlu_i0_kill_writeb_wb <= _T_32 @[el2_dec_tlu_ctl.scala 406:41] + reg internal_dbg_halt_mode_f2 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 407:72] + internal_dbg_halt_mode_f2 <= debug_mode_status @[el2_dec_tlu_ctl.scala 407:72] + reg _T_33 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 408:89] + _T_33 <= force_halt @[el2_dec_tlu_ctl.scala 408:89] + io.tlu_mem.dec_tlu_force_halt <= _T_33 @[el2_dec_tlu_ctl.scala 408:57] + io.dec_tlu_i0_kill_writeb_r <= tlu_i0_kill_writeb_r @[el2_dec_tlu_ctl.scala 412:41] + reg reset_detect : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 413:88] + reset_detect <= UInt<1>("h01") @[el2_dec_tlu_ctl.scala 413:88] + reg reset_detected : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 414:88] + reset_detected <= reset_detect @[el2_dec_tlu_ctl.scala 414:88] + node _T_34 = xor(reset_detect, reset_detected) @[el2_dec_tlu_ctl.scala 415:64] + reset_delayed <= _T_34 @[el2_dec_tlu_ctl.scala 415:49] + reg nmi_int_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 417:72] + nmi_int_delayed <= nmi_int_sync @[el2_dec_tlu_ctl.scala 417:72] + reg nmi_int_detected_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 418:72] + nmi_int_detected_f <= nmi_int_detected @[el2_dec_tlu_ctl.scala 418:72] + reg nmi_lsu_load_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 419:72] + nmi_lsu_load_type_f <= nmi_lsu_load_type @[el2_dec_tlu_ctl.scala 419:72] + reg nmi_lsu_store_type_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 420:72] + nmi_lsu_store_type_f <= nmi_lsu_store_type @[el2_dec_tlu_ctl.scala 420:72] + node _T_35 = not(mdseac_locked_f) @[el2_dec_tlu_ctl.scala 424:32] + node _T_36 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 424:96] + node nmi_lsu_detected = and(_T_35, _T_36) @[el2_dec_tlu_ctl.scala 424:49] + node _T_37 = not(nmi_int_delayed) @[el2_dec_tlu_ctl.scala 426:45] + node _T_38 = and(nmi_int_sync, _T_37) @[el2_dec_tlu_ctl.scala 426:43] + node _T_39 = or(_T_38, nmi_lsu_detected) @[el2_dec_tlu_ctl.scala 426:63] + node _T_40 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 426:106] + node _T_41 = and(nmi_int_detected_f, _T_40) @[el2_dec_tlu_ctl.scala 426:104] + node _T_42 = or(_T_39, _T_41) @[el2_dec_tlu_ctl.scala 426:82] + node _T_43 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 426:165] + node _T_44 = and(take_ext_int_start_d3, _T_43) @[el2_dec_tlu_ctl.scala 426:146] + node _T_45 = or(_T_42, _T_44) @[el2_dec_tlu_ctl.scala 426:122] + nmi_int_detected <= _T_45 @[el2_dec_tlu_ctl.scala 426:26] + node _T_46 = and(nmi_lsu_detected, io.tlu_busbuff.lsu_imprecise_error_load_any) @[el2_dec_tlu_ctl.scala 428:48] + node _T_47 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 428:119] + node _T_48 = and(nmi_int_detected_f, _T_47) @[el2_dec_tlu_ctl.scala 428:117] + node _T_49 = not(_T_48) @[el2_dec_tlu_ctl.scala 428:96] + node _T_50 = and(_T_46, _T_49) @[el2_dec_tlu_ctl.scala 428:94] + node _T_51 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 428:161] + node _T_52 = and(nmi_lsu_load_type_f, _T_51) @[el2_dec_tlu_ctl.scala 428:159] + node _T_53 = or(_T_50, _T_52) @[el2_dec_tlu_ctl.scala 428:136] + nmi_lsu_load_type <= _T_53 @[el2_dec_tlu_ctl.scala 428:27] + node _T_54 = and(nmi_lsu_detected, io.tlu_busbuff.lsu_imprecise_error_store_any) @[el2_dec_tlu_ctl.scala 429:49] + node _T_55 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:121] + node _T_56 = and(nmi_int_detected_f, _T_55) @[el2_dec_tlu_ctl.scala 429:119] + node _T_57 = not(_T_56) @[el2_dec_tlu_ctl.scala 429:98] + node _T_58 = and(_T_54, _T_57) @[el2_dec_tlu_ctl.scala 429:96] + node _T_59 = not(take_nmi_r_d1) @[el2_dec_tlu_ctl.scala 429:164] + node _T_60 = and(nmi_lsu_store_type_f, _T_59) @[el2_dec_tlu_ctl.scala 429:162] + node _T_61 = or(_T_58, _T_60) @[el2_dec_tlu_ctl.scala 429:138] + nmi_lsu_store_type <= _T_61 @[el2_dec_tlu_ctl.scala 429:28] + node _T_62 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 436:69] + node mpc_debug_halt_req_sync = and(mpc_debug_halt_req_sync_raw, _T_62) @[el2_dec_tlu_ctl.scala 436:67] + reg mpc_debug_halt_req_sync_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 437:72] + mpc_debug_halt_req_sync_f <= mpc_debug_halt_req_sync @[el2_dec_tlu_ctl.scala 437:72] + reg mpc_debug_run_req_sync_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 438:72] + mpc_debug_run_req_sync_f <= mpc_debug_run_req_sync @[el2_dec_tlu_ctl.scala 438:72] + reg _T_63 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 439:89] + _T_63 <= mpc_halt_state_ns @[el2_dec_tlu_ctl.scala 439:89] + mpc_halt_state_f <= _T_63 @[el2_dec_tlu_ctl.scala 439:57] + reg mpc_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 440:88] + mpc_run_state_f <= mpc_run_state_ns @[el2_dec_tlu_ctl.scala 440:88] + reg debug_brkpt_status_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 441:80] + debug_brkpt_status_f <= debug_brkpt_status_ns @[el2_dec_tlu_ctl.scala 441:80] + reg mpc_debug_halt_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 442:80] + mpc_debug_halt_ack_f <= mpc_debug_halt_ack_ns @[el2_dec_tlu_ctl.scala 442:80] + reg mpc_debug_run_ack_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 443:80] + mpc_debug_run_ack_f <= mpc_debug_run_ack_ns @[el2_dec_tlu_ctl.scala 443:80] + reg _T_64 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 444:89] + _T_64 <= dbg_halt_state_ns @[el2_dec_tlu_ctl.scala 444:89] + dbg_halt_state_f <= _T_64 @[el2_dec_tlu_ctl.scala 444:57] + reg dbg_run_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 445:88] + dbg_run_state_f <= dbg_run_state_ns @[el2_dec_tlu_ctl.scala 445:88] + reg _T_65 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 446:81] + _T_65 <= dec_tlu_mpc_halted_only_ns @[el2_dec_tlu_ctl.scala 446:81] + io.dec_tlu_mpc_halted_only <= _T_65 @[el2_dec_tlu_ctl.scala 446:49] + node _T_66 = not(mpc_debug_halt_req_sync_f) @[el2_dec_tlu_ctl.scala 450:71] + node mpc_debug_halt_req_sync_pulse = and(mpc_debug_halt_req_sync, _T_66) @[el2_dec_tlu_ctl.scala 450:69] + node _T_67 = not(mpc_debug_run_req_sync_f) @[el2_dec_tlu_ctl.scala 451:70] + node mpc_debug_run_req_sync_pulse = and(mpc_debug_run_req_sync, _T_67) @[el2_dec_tlu_ctl.scala 451:68] + node _T_68 = or(mpc_halt_state_f, mpc_debug_halt_req_sync_pulse) @[el2_dec_tlu_ctl.scala 453:48] + node _T_69 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 453:99] + node _T_70 = and(reset_delayed, _T_69) @[el2_dec_tlu_ctl.scala 453:97] + node _T_71 = or(_T_68, _T_70) @[el2_dec_tlu_ctl.scala 453:80] + node _T_72 = not(mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 453:125] + node _T_73 = and(_T_71, _T_72) @[el2_dec_tlu_ctl.scala 453:123] + mpc_halt_state_ns <= _T_73 @[el2_dec_tlu_ctl.scala 453:27] + node _T_74 = not(mpc_debug_run_ack_f) @[el2_dec_tlu_ctl.scala 454:80] + node _T_75 = and(mpc_debug_run_req_sync_pulse, _T_74) @[el2_dec_tlu_ctl.scala 454:78] + node _T_76 = or(mpc_run_state_f, _T_75) @[el2_dec_tlu_ctl.scala 454:46] + node _T_77 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 454:133] + node _T_78 = and(debug_mode_status, _T_77) @[el2_dec_tlu_ctl.scala 454:131] + node _T_79 = and(_T_76, _T_78) @[el2_dec_tlu_ctl.scala 454:103] + mpc_run_state_ns <= _T_79 @[el2_dec_tlu_ctl.scala 454:26] + node _T_80 = or(dbg_halt_req_final, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 456:70] + node _T_81 = or(_T_80, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 456:96] + node _T_82 = or(_T_81, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 456:121] + node _T_83 = or(dbg_halt_state_f, _T_82) @[el2_dec_tlu_ctl.scala 456:48] + node _T_84 = not(io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 456:153] + node _T_85 = and(_T_83, _T_84) @[el2_dec_tlu_ctl.scala 456:151] + dbg_halt_state_ns <= _T_85 @[el2_dec_tlu_ctl.scala 456:27] + node _T_86 = or(dbg_run_state_f, io.dbg_resume_req) @[el2_dec_tlu_ctl.scala 457:46] + node _T_87 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 457:97] + node _T_88 = and(debug_mode_status, _T_87) @[el2_dec_tlu_ctl.scala 457:95] + node _T_89 = and(_T_86, _T_88) @[el2_dec_tlu_ctl.scala 457:67] + dbg_run_state_ns <= _T_89 @[el2_dec_tlu_ctl.scala 457:26] + node _T_90 = not(dbg_halt_state_f) @[el2_dec_tlu_ctl.scala 460:39] + node _T_91 = and(_T_90, mpc_halt_state_f) @[el2_dec_tlu_ctl.scala 460:57] + dec_tlu_mpc_halted_only_ns <= _T_91 @[el2_dec_tlu_ctl.scala 460:36] + node debug_brkpt_valid = or(ebreak_to_debug_mode_r_d1, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 463:59] + node _T_92 = or(debug_brkpt_valid, debug_brkpt_status_f) @[el2_dec_tlu_ctl.scala 464:53] + node _T_93 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 464:105] + node _T_94 = and(internal_dbg_halt_mode, _T_93) @[el2_dec_tlu_ctl.scala 464:103] + node _T_95 = and(_T_92, _T_94) @[el2_dec_tlu_ctl.scala 464:77] + debug_brkpt_status_ns <= _T_95 @[el2_dec_tlu_ctl.scala 464:31] + node _T_96 = and(mpc_halt_state_f, debug_mode_status) @[el2_dec_tlu_ctl.scala 467:51] + node _T_97 = and(_T_96, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 467:78] + node _T_98 = and(_T_97, core_empty) @[el2_dec_tlu_ctl.scala 467:104] + mpc_debug_halt_ack_ns <= _T_98 @[el2_dec_tlu_ctl.scala 467:31] + node _T_99 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 468:59] + node _T_100 = and(mpc_debug_run_req_sync, _T_99) @[el2_dec_tlu_ctl.scala 468:57] + node _T_101 = not(mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 468:80] + node _T_102 = and(_T_100, _T_101) @[el2_dec_tlu_ctl.scala 468:78] + node _T_103 = and(mpc_debug_run_ack_f, mpc_debug_run_req_sync) @[el2_dec_tlu_ctl.scala 468:129] + node _T_104 = or(_T_102, _T_103) @[el2_dec_tlu_ctl.scala 468:106] + mpc_debug_run_ack_ns <= _T_104 @[el2_dec_tlu_ctl.scala 468:30] + io.mpc_debug_halt_ack <= mpc_debug_halt_ack_f @[el2_dec_tlu_ctl.scala 471:31] + io.mpc_debug_run_ack <= mpc_debug_run_ack_f @[el2_dec_tlu_ctl.scala 472:31] + io.debug_brkpt_status <= debug_brkpt_status_f @[el2_dec_tlu_ctl.scala 473:31] + node _T_105 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 476:53] + node dbg_halt_req_held_ns = and(_T_105, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 476:74] + node _T_106 = or(io.dbg_halt_req, dbg_halt_req_held) @[el2_dec_tlu_ctl.scala 477:48] + node _T_107 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 477:71] + node _T_108 = and(_T_106, _T_107) @[el2_dec_tlu_ctl.scala 477:69] + dbg_halt_req_final <= _T_108 @[el2_dec_tlu_ctl.scala 477:28] + node _T_109 = or(dbg_halt_req_final, mpc_debug_halt_req_sync) @[el2_dec_tlu_ctl.scala 480:50] + node _T_110 = not(io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 480:95] + node _T_111 = and(reset_delayed, _T_110) @[el2_dec_tlu_ctl.scala 480:93] + node _T_112 = or(_T_109, _T_111) @[el2_dec_tlu_ctl.scala 480:76] + node _T_113 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 480:121] + node _T_114 = and(_T_112, _T_113) @[el2_dec_tlu_ctl.scala 480:119] + node _T_115 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 480:149] + node debug_halt_req = and(_T_114, _T_115) @[el2_dec_tlu_ctl.scala 480:147] + node _T_116 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 482:32] + node _T_117 = not(dbg_halt_state_ns) @[el2_dec_tlu_ctl.scala 482:75] + node _T_118 = and(mpc_run_state_ns, _T_117) @[el2_dec_tlu_ctl.scala 482:73] + node _T_119 = not(mpc_halt_state_ns) @[el2_dec_tlu_ctl.scala 482:117] + node _T_120 = and(dbg_run_state_ns, _T_119) @[el2_dec_tlu_ctl.scala 482:115] + node _T_121 = or(_T_118, _T_120) @[el2_dec_tlu_ctl.scala 482:95] + node debug_resume_req = and(_T_116, _T_121) @[el2_dec_tlu_ctl.scala 482:52] + node _T_122 = or(debug_halt_req_f, pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 487:43] + node _T_123 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 487:66] + node _T_124 = and(_T_122, _T_123) @[el2_dec_tlu_ctl.scala 487:64] + node _T_125 = not(mret_r) @[el2_dec_tlu_ctl.scala 487:89] + node _T_126 = and(_T_124, _T_125) @[el2_dec_tlu_ctl.scala 487:87] + node _T_127 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 487:99] + node _T_128 = and(_T_126, _T_127) @[el2_dec_tlu_ctl.scala 487:97] + node _T_129 = not(dec_tlu_flush_noredir_r_d1) @[el2_dec_tlu_ctl.scala 487:115] + node _T_130 = and(_T_128, _T_129) @[el2_dec_tlu_ctl.scala 487:113] + node _T_131 = not(take_reset) @[el2_dec_tlu_ctl.scala 487:145] + node take_halt = and(_T_130, _T_131) @[el2_dec_tlu_ctl.scala 487:143] + node _T_132 = not(dec_tlu_flush_pause_r_d1) @[el2_dec_tlu_ctl.scala 490:56] + node _T_133 = and(dec_tlu_flush_noredir_r_d1, _T_132) @[el2_dec_tlu_ctl.scala 490:54] + node _T_134 = not(take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 490:84] + node _T_135 = and(_T_133, _T_134) @[el2_dec_tlu_ctl.scala 490:82] + node _T_136 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 490:126] + node _T_137 = and(halt_taken_f, _T_136) @[el2_dec_tlu_ctl.scala 490:124] + node _T_138 = not(pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 490:146] + node _T_139 = and(_T_137, _T_138) @[el2_dec_tlu_ctl.scala 490:144] + node _T_140 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 490:169] + node _T_141 = and(_T_139, _T_140) @[el2_dec_tlu_ctl.scala 490:167] + node halt_taken = or(_T_135, _T_141) @[el2_dec_tlu_ctl.scala 490:108] + node _T_142 = and(io.lsu_idle_any, lsu_idle_any_f) @[el2_dec_tlu_ctl.scala 494:53] + node _T_143 = and(_T_142, io.tlu_mem.ifu_miss_state_idle) @[el2_dec_tlu_ctl.scala 494:70] + node _T_144 = and(_T_143, ifu_miss_state_idle_f) @[el2_dec_tlu_ctl.scala 494:103] + node _T_145 = not(debug_halt_req) @[el2_dec_tlu_ctl.scala 494:129] + node _T_146 = and(_T_144, _T_145) @[el2_dec_tlu_ctl.scala 494:127] + node _T_147 = not(debug_halt_req_d1) @[el2_dec_tlu_ctl.scala 494:147] + node _T_148 = and(_T_146, _T_147) @[el2_dec_tlu_ctl.scala 494:145] + node _T_149 = not(io.dec_div_active) @[el2_dec_tlu_ctl.scala 494:168] + node _T_150 = and(_T_148, _T_149) @[el2_dec_tlu_ctl.scala 494:166] + node _T_151 = or(force_halt, _T_150) @[el2_dec_tlu_ctl.scala 494:34] + core_empty <= _T_151 @[el2_dec_tlu_ctl.scala 494:20] + node _T_152 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 500:37] + node _T_153 = and(_T_152, debug_halt_req) @[el2_dec_tlu_ctl.scala 500:63] + node _T_154 = or(_T_153, dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 500:81] + node _T_155 = or(_T_154, trigger_hit_dmode_r_d1) @[el2_dec_tlu_ctl.scala 500:107] + node enter_debug_halt_req = or(_T_155, ebreak_to_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 500:132] + node _T_156 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 503:111] + node _T_157 = not(_T_156) @[el2_dec_tlu_ctl.scala 503:106] + node _T_158 = and(debug_resume_req_f, _T_157) @[el2_dec_tlu_ctl.scala 503:104] + node _T_159 = not(_T_158) @[el2_dec_tlu_ctl.scala 503:83] + node _T_160 = and(debug_mode_status, _T_159) @[el2_dec_tlu_ctl.scala 503:81] + node _T_161 = or(debug_halt_req_ns, _T_160) @[el2_dec_tlu_ctl.scala 503:53] + internal_dbg_halt_mode <= _T_161 @[el2_dec_tlu_ctl.scala 503:32] + node _T_162 = not(dcsr_single_step_running_f) @[el2_dec_tlu_ctl.scala 505:67] + node allow_dbg_halt_csr_write = and(debug_mode_status, _T_162) @[el2_dec_tlu_ctl.scala 505:65] + node _T_163 = and(debug_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 510:48] + node _T_164 = and(_T_163, halt_taken) @[el2_dec_tlu_ctl.scala 510:61] + node _T_165 = not(debug_resume_req_f) @[el2_dec_tlu_ctl.scala 510:97] + node _T_166 = and(dbg_tlu_halted_f, _T_165) @[el2_dec_tlu_ctl.scala 510:95] + node dbg_tlu_halted = or(_T_164, _T_166) @[el2_dec_tlu_ctl.scala 510:75] + node _T_167 = not(dbg_tlu_halted) @[el2_dec_tlu_ctl.scala 511:73] + node _T_168 = and(debug_halt_req_f, _T_167) @[el2_dec_tlu_ctl.scala 511:71] + node _T_169 = or(enter_debug_halt_req, _T_168) @[el2_dec_tlu_ctl.scala 511:51] + debug_halt_req_ns <= _T_169 @[el2_dec_tlu_ctl.scala 511:27] + node _T_170 = and(debug_resume_req_f, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 512:49] + node resume_ack_ns = and(_T_170, dbg_run_state_ns) @[el2_dec_tlu_ctl.scala 512:68] + node _T_171 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 514:61] + node _T_172 = and(io.dec_tlu_i0_valid_r, _T_171) @[el2_dec_tlu_ctl.scala 514:59] + node _T_173 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 514:90] + node _T_174 = and(_T_172, _T_173) @[el2_dec_tlu_ctl.scala 514:84] + node _T_175 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 514:104] + node dcsr_single_step_done = and(_T_174, _T_175) @[el2_dec_tlu_ctl.scala 514:102] + node _T_176 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 516:66] + node _T_177 = and(debug_resume_req_f, _T_176) @[el2_dec_tlu_ctl.scala 516:60] + node _T_178 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 516:111] + node _T_179 = and(dcsr_single_step_running_f, _T_178) @[el2_dec_tlu_ctl.scala 516:109] + node dcsr_single_step_running = or(_T_177, _T_179) @[el2_dec_tlu_ctl.scala 516:79] + node dbg_cmd_done_ns = and(io.dec_tlu_i0_valid_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 518:53] + node _T_180 = or(trigger_hit_dmode_r, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 521:57] + node _T_181 = not(io.tlu_bp.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 521:112] + node _T_182 = and(request_debug_mode_r_d1, _T_181) @[el2_dec_tlu_ctl.scala 521:110] + node request_debug_mode_r = or(_T_180, _T_182) @[el2_dec_tlu_ctl.scala 521:83] + node _T_183 = or(request_debug_mode_r_d1, request_debug_mode_done_f) @[el2_dec_tlu_ctl.scala 523:64] + node _T_184 = not(dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 523:95] + node request_debug_mode_done = and(_T_183, _T_184) @[el2_dec_tlu_ctl.scala 523:93] + reg _T_185 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 526:81] + _T_185 <= io.tlu_ifc.dec_tlu_flush_noredir_wb @[el2_dec_tlu_ctl.scala 526:81] + dec_tlu_flush_noredir_r_d1 <= _T_185 @[el2_dec_tlu_ctl.scala 526:49] + reg _T_186 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 527:89] + _T_186 <= halt_taken @[el2_dec_tlu_ctl.scala 527:89] + halt_taken_f <= _T_186 @[el2_dec_tlu_ctl.scala 527:57] + reg _T_187 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 528:89] + _T_187 <= io.lsu_idle_any @[el2_dec_tlu_ctl.scala 528:89] + lsu_idle_any_f <= _T_187 @[el2_dec_tlu_ctl.scala 528:57] + reg _T_188 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 529:81] + _T_188 <= io.tlu_mem.ifu_miss_state_idle @[el2_dec_tlu_ctl.scala 529:81] + ifu_miss_state_idle_f <= _T_188 @[el2_dec_tlu_ctl.scala 529:49] + reg _T_189 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 530:89] + _T_189 <= dbg_tlu_halted @[el2_dec_tlu_ctl.scala 530:89] + dbg_tlu_halted_f <= _T_189 @[el2_dec_tlu_ctl.scala 530:57] + reg _T_190 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 531:81] + _T_190 <= resume_ack_ns @[el2_dec_tlu_ctl.scala 531:81] + io.dec_tlu_resume_ack <= _T_190 @[el2_dec_tlu_ctl.scala 531:49] + reg _T_191 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 532:89] + _T_191 <= debug_halt_req_ns @[el2_dec_tlu_ctl.scala 532:89] + debug_halt_req_f <= _T_191 @[el2_dec_tlu_ctl.scala 532:57] + reg _T_192 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 533:89] + _T_192 <= debug_resume_req @[el2_dec_tlu_ctl.scala 533:89] + debug_resume_req_f <= _T_192 @[el2_dec_tlu_ctl.scala 533:57] + reg _T_193 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 534:81] + _T_193 <= trigger_hit_dmode_r @[el2_dec_tlu_ctl.scala 534:81] + trigger_hit_dmode_r_d1 <= _T_193 @[el2_dec_tlu_ctl.scala 534:49] + reg _T_194 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 535:81] + _T_194 <= dcsr_single_step_done @[el2_dec_tlu_ctl.scala 535:81] + dcsr_single_step_done_f <= _T_194 @[el2_dec_tlu_ctl.scala 535:49] + reg _T_195 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 536:89] + _T_195 <= debug_halt_req @[el2_dec_tlu_ctl.scala 536:89] + debug_halt_req_d1 <= _T_195 @[el2_dec_tlu_ctl.scala 536:57] + reg dec_tlu_wr_pause_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 537:81] + dec_tlu_wr_pause_r_d1 <= io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 537:81] + reg dec_pause_state_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 538:81] + dec_pause_state_f <= io.dec_pause_state @[el2_dec_tlu_ctl.scala 538:81] + reg _T_196 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 539:81] + _T_196 <= request_debug_mode_r @[el2_dec_tlu_ctl.scala 539:81] + request_debug_mode_r_d1 <= _T_196 @[el2_dec_tlu_ctl.scala 539:49] + reg _T_197 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 540:73] + _T_197 <= request_debug_mode_done @[el2_dec_tlu_ctl.scala 540:73] + request_debug_mode_done_f <= _T_197 @[el2_dec_tlu_ctl.scala 540:41] + reg _T_198 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 541:73] + _T_198 <= dcsr_single_step_running @[el2_dec_tlu_ctl.scala 541:73] + dcsr_single_step_running_f <= _T_198 @[el2_dec_tlu_ctl.scala 541:41] + reg _T_199 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 542:73] + _T_199 <= io.dec_tlu_flush_pause_r @[el2_dec_tlu_ctl.scala 542:73] + dec_tlu_flush_pause_r_d1 <= _T_199 @[el2_dec_tlu_ctl.scala 542:41] + reg _T_200 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 543:81] + _T_200 <= dbg_halt_req_held_ns @[el2_dec_tlu_ctl.scala 543:81] + dbg_halt_req_held <= _T_200 @[el2_dec_tlu_ctl.scala 543:49] + io.dec_tlu_debug_stall <= debug_halt_req_f @[el2_dec_tlu_ctl.scala 546:41] + io.dec_tlu_dbg_halted <= dbg_tlu_halted_f @[el2_dec_tlu_ctl.scala 547:41] + io.dec_tlu_debug_mode <= debug_mode_status @[el2_dec_tlu_ctl.scala 548:41] + dec_tlu_pmu_fw_halted <= pmu_fw_tlu_halted_f @[el2_dec_tlu_ctl.scala 549:41] + node _T_201 = and(fence_i_r, internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 552:71] + node _T_202 = or(take_halt, _T_201) @[el2_dec_tlu_ctl.scala 552:58] + node _T_203 = or(_T_202, io.dec_tlu_flush_pause_r) @[el2_dec_tlu_ctl.scala 552:97] + node _T_204 = and(i0_trigger_hit_r, trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 552:144] + node _T_205 = or(_T_203, _T_204) @[el2_dec_tlu_ctl.scala 552:124] + node _T_206 = or(_T_205, take_ext_int_start) @[el2_dec_tlu_ctl.scala 552:167] + io.tlu_ifc.dec_tlu_flush_noredir_wb <= _T_206 @[el2_dec_tlu_ctl.scala 552:45] + io.dec_tlu_flush_extint <= take_ext_int_start @[el2_dec_tlu_ctl.scala 554:33] + node _T_207 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 557:61] + node _T_208 = and(dec_tlu_wr_pause_r_d1, _T_207) @[el2_dec_tlu_ctl.scala 557:59] + node _T_209 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 557:82] + node _T_210 = and(_T_208, _T_209) @[el2_dec_tlu_ctl.scala 557:80] + io.dec_tlu_flush_pause_r <= _T_210 @[el2_dec_tlu_ctl.scala 557:34] + node _T_211 = not(io.dec_pause_state) @[el2_dec_tlu_ctl.scala 559:28] + node _T_212 = and(_T_211, dec_pause_state_f) @[el2_dec_tlu_ctl.scala 559:48] + node _T_213 = or(ext_int_ready, ce_int_ready) @[el2_dec_tlu_ctl.scala 559:86] + node _T_214 = or(_T_213, timer_int_ready) @[el2_dec_tlu_ctl.scala 559:101] + node _T_215 = or(_T_214, soft_int_ready) @[el2_dec_tlu_ctl.scala 559:119] + node _T_216 = or(_T_215, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 559:136] + node _T_217 = or(_T_216, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 559:160] + node _T_218 = or(_T_217, nmi_int_detected) @[el2_dec_tlu_ctl.scala 559:184] + node _T_219 = or(_T_218, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 559:203] + node _T_220 = not(_T_219) @[el2_dec_tlu_ctl.scala 559:70] + node _T_221 = and(_T_212, _T_220) @[el2_dec_tlu_ctl.scala 559:68] + node _T_222 = not(interrupt_valid_r_d1) @[el2_dec_tlu_ctl.scala 559:226] + node _T_223 = and(_T_221, _T_222) @[el2_dec_tlu_ctl.scala 559:224] + node _T_224 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 559:250] + node _T_225 = and(_T_223, _T_224) @[el2_dec_tlu_ctl.scala 559:248] + node _T_226 = not(pmu_fw_halt_req_f) @[el2_dec_tlu_ctl.scala 559:270] + node _T_227 = and(_T_225, _T_226) @[el2_dec_tlu_ctl.scala 559:268] + node _T_228 = not(halt_taken_f) @[el2_dec_tlu_ctl.scala 559:291] + node _T_229 = and(_T_227, _T_228) @[el2_dec_tlu_ctl.scala 559:289] + pause_expired_r <= _T_229 @[el2_dec_tlu_ctl.scala 559:25] + node _T_230 = bits(dcsr, 2, 2) @[el2_dec_tlu_ctl.scala 561:88] + node _T_231 = and(io.tlu_exu.dec_tlu_flush_lower_r, _T_230) @[el2_dec_tlu_ctl.scala 561:82] + node _T_232 = or(io.dec_tlu_resume_ack, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 561:125] + node _T_233 = and(_T_231, _T_232) @[el2_dec_tlu_ctl.scala 561:100] + node _T_234 = not(io.tlu_ifc.dec_tlu_flush_noredir_wb) @[el2_dec_tlu_ctl.scala 561:155] + node _T_235 = and(_T_233, _T_234) @[el2_dec_tlu_ctl.scala 561:153] + io.tlu_bp.dec_tlu_flush_leak_one_wb <= _T_235 @[el2_dec_tlu_ctl.scala 561:45] + node _T_236 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 562:93] + node _T_237 = and(io.tlu_exu.dec_tlu_flush_lower_r, _T_236) @[el2_dec_tlu_ctl.scala 562:77] + io.tlu_mem.dec_tlu_flush_err_wb <= _T_237 @[el2_dec_tlu_ctl.scala 562:41] + io.dec_dbg_cmd_done <= dbg_cmd_done_ns @[el2_dec_tlu_ctl.scala 565:29] + node _T_238 = and(illegal_r, io.dec_dbg_cmd_done) @[el2_dec_tlu_ctl.scala 566:42] + io.dec_dbg_cmd_fail <= _T_238 @[el2_dec_tlu_ctl.scala 566:29] + node _T_239 = bits(mtdata1_t[3], 2, 2) @[el2_dec_tlu_ctl.scala 579:48] + node _T_240 = bits(mtdata1_t[2], 2, 2) @[el2_dec_tlu_ctl.scala 579:75] + node _T_241 = bits(mtdata1_t[1], 2, 2) @[el2_dec_tlu_ctl.scala 579:102] + node _T_242 = bits(mtdata1_t[0], 2, 2) @[el2_dec_tlu_ctl.scala 579:129] node _T_243 = cat(_T_241, _T_242) @[Cat.scala 29:58] node _T_244 = cat(_T_239, _T_240) @[Cat.scala 29:58] node trigger_execute = cat(_T_244, _T_243) @[Cat.scala 29:58] - node _T_245 = bits(mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 583:44] - node _T_246 = bits(mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 583:71] - node _T_247 = bits(mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 583:98] - node _T_248 = bits(mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 583:125] + node _T_245 = bits(mtdata1_t[3], 7, 7) @[el2_dec_tlu_ctl.scala 580:52] + node _T_246 = bits(mtdata1_t[2], 7, 7) @[el2_dec_tlu_ctl.scala 580:79] + node _T_247 = bits(mtdata1_t[1], 7, 7) @[el2_dec_tlu_ctl.scala 580:106] + node _T_248 = bits(mtdata1_t[0], 7, 7) @[el2_dec_tlu_ctl.scala 580:133] node _T_249 = cat(_T_247, _T_248) @[Cat.scala 29:58] node _T_250 = cat(_T_245, _T_246) @[Cat.scala 29:58] node trigger_data = cat(_T_250, _T_249) @[Cat.scala 29:58] - node _T_251 = bits(mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 584:44] - node _T_252 = bits(mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 584:71] - node _T_253 = bits(mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 584:98] - node _T_254 = bits(mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 584:125] + node _T_251 = bits(mtdata1_t[3], 1, 1) @[el2_dec_tlu_ctl.scala 581:52] + node _T_252 = bits(mtdata1_t[2], 1, 1) @[el2_dec_tlu_ctl.scala 581:79] + node _T_253 = bits(mtdata1_t[1], 1, 1) @[el2_dec_tlu_ctl.scala 581:106] + node _T_254 = bits(mtdata1_t[0], 1, 1) @[el2_dec_tlu_ctl.scala 581:133] node _T_255 = cat(_T_253, _T_254) @[Cat.scala 29:58] node _T_256 = cat(_T_251, _T_252) @[Cat.scala 29:58] node trigger_store = cat(_T_256, _T_255) @[Cat.scala 29:58] - node _T_257 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 587:45] - node _T_258 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:71] - node _T_259 = or(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 587:62] - node _T_260 = bits(mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 587:100] - node _T_261 = and(_T_259, _T_260) @[el2_dec_tlu_ctl.scala 587:86] - node _T_262 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 587:133] - node _T_263 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:159] - node _T_264 = or(_T_262, _T_263) @[el2_dec_tlu_ctl.scala 587:150] - node _T_265 = bits(mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 587:188] - node _T_266 = and(_T_264, _T_265) @[el2_dec_tlu_ctl.scala 587:174] - node _T_267 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 587:222] - node _T_268 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:248] - node _T_269 = or(_T_267, _T_268) @[el2_dec_tlu_ctl.scala 587:239] - node _T_270 = bits(mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 587:277] - node _T_271 = and(_T_269, _T_270) @[el2_dec_tlu_ctl.scala 587:263] - node _T_272 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 587:311] - node _T_273 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 587:337] - node _T_274 = or(_T_272, _T_273) @[el2_dec_tlu_ctl.scala 587:328] - node _T_275 = bits(mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 587:366] - node _T_276 = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 587:352] + node _T_257 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 584:45] + node _T_258 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:71] + node _T_259 = or(_T_257, _T_258) @[el2_dec_tlu_ctl.scala 584:62] + node _T_260 = bits(mtdata1_t[3], 3, 3) @[el2_dec_tlu_ctl.scala 584:100] + node _T_261 = and(_T_259, _T_260) @[el2_dec_tlu_ctl.scala 584:86] + node _T_262 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 584:133] + node _T_263 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:159] + node _T_264 = or(_T_262, _T_263) @[el2_dec_tlu_ctl.scala 584:150] + node _T_265 = bits(mtdata1_t[2], 3, 3) @[el2_dec_tlu_ctl.scala 584:188] + node _T_266 = and(_T_264, _T_265) @[el2_dec_tlu_ctl.scala 584:174] + node _T_267 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 584:222] + node _T_268 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:248] + node _T_269 = or(_T_267, _T_268) @[el2_dec_tlu_ctl.scala 584:239] + node _T_270 = bits(mtdata1_t[1], 3, 3) @[el2_dec_tlu_ctl.scala 584:277] + node _T_271 = and(_T_269, _T_270) @[el2_dec_tlu_ctl.scala 584:263] + node _T_272 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 584:311] + node _T_273 = bits(mstatus, 0, 0) @[el2_dec_tlu_ctl.scala 584:337] + node _T_274 = or(_T_272, _T_273) @[el2_dec_tlu_ctl.scala 584:328] + node _T_275 = bits(mtdata1_t[0], 3, 3) @[el2_dec_tlu_ctl.scala 584:366] + node _T_276 = and(_T_274, _T_275) @[el2_dec_tlu_ctl.scala 584:352] node _T_277 = cat(_T_271, _T_276) @[Cat.scala 29:58] node _T_278 = cat(_T_261, _T_266) @[Cat.scala 29:58] node trigger_enabled = cat(_T_278, _T_277) @[Cat.scala 29:58] - node _T_279 = and(trigger_execute, trigger_data) @[el2_dec_tlu_ctl.scala 590:56] + node _T_279 = and(trigger_execute, trigger_data) @[el2_dec_tlu_ctl.scala 587:57] node _T_280 = bits(inst_acc_r_raw, 0, 0) @[Bitwise.scala 72:15] node _T_281 = mux(_T_280, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_282 = and(_T_279, _T_281) @[el2_dec_tlu_ctl.scala 590:71] - node _T_283 = or(io.exu_i0_br_error_r, io.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 590:128] + node _T_282 = and(_T_279, _T_281) @[el2_dec_tlu_ctl.scala 587:72] + node _T_283 = or(io.tlu_exu.exu_i0_br_error_r, io.tlu_exu.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 587:137] node _T_284 = bits(_T_283, 0, 0) @[Bitwise.scala 72:15] node _T_285 = mux(_T_284, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_286 = or(_T_282, _T_285) @[el2_dec_tlu_ctl.scala 590:97] - node i0_iside_trigger_has_pri_r = not(_T_286) @[el2_dec_tlu_ctl.scala 590:37] - node _T_287 = and(trigger_store, trigger_data) @[el2_dec_tlu_ctl.scala 593:50] + node _T_286 = or(_T_282, _T_285) @[el2_dec_tlu_ctl.scala 587:98] + node i0_iside_trigger_has_pri_r = not(_T_286) @[el2_dec_tlu_ctl.scala 587:38] + node _T_287 = and(trigger_store, trigger_data) @[el2_dec_tlu_ctl.scala 590:51] node _T_288 = bits(lsu_i0_exc_r_raw, 0, 0) @[Bitwise.scala 72:15] node _T_289 = mux(_T_288, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_290 = and(_T_287, _T_289) @[el2_dec_tlu_ctl.scala 593:65] - node i0_lsu_trigger_has_pri_r = not(_T_290) @[el2_dec_tlu_ctl.scala 593:34] + node _T_290 = and(_T_287, _T_289) @[el2_dec_tlu_ctl.scala 590:66] + node i0_lsu_trigger_has_pri_r = not(_T_290) @[el2_dec_tlu_ctl.scala 590:35] node _T_291 = bits(io.dec_tlu_i0_valid_r, 0, 0) @[Bitwise.scala 72:15] node _T_292 = mux(_T_291, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_293 = bits(io.dec_tlu_packet_r.i0trigger, 3, 0) @[el2_dec_tlu_ctl.scala 598:83] - node _T_294 = and(_T_292, _T_293) @[el2_dec_tlu_ctl.scala 598:52] - node _T_295 = and(_T_294, i0_iside_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 598:89] - node _T_296 = and(_T_295, i0_lsu_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 598:118] - node i0trigger_qual_r = and(_T_296, trigger_enabled) @[el2_dec_tlu_ctl.scala 598:145] - node _T_297 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 600:57] + node _T_293 = bits(io.dec_tlu_packet_r.i0trigger, 3, 0) @[el2_dec_tlu_ctl.scala 595:84] + node _T_294 = and(_T_292, _T_293) @[el2_dec_tlu_ctl.scala 595:53] + node _T_295 = and(_T_294, i0_iside_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 595:90] + node _T_296 = and(_T_295, i0_lsu_trigger_has_pri_r) @[el2_dec_tlu_ctl.scala 595:119] + node i0trigger_qual_r = and(_T_296, trigger_enabled) @[el2_dec_tlu_ctl.scala 595:146] + node _T_297 = or(io.tlu_bp.dec_tlu_flush_lower_wb, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 597:65] node _T_298 = bits(_T_297, 0, 0) @[Bitwise.scala 72:15] node _T_299 = mux(_T_298, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_300 = not(_T_299) @[el2_dec_tlu_ctl.scala 600:22] - node i0_trigger_r = and(_T_300, i0trigger_qual_r) @[el2_dec_tlu_ctl.scala 600:83] - node _T_301 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 603:52] - node _T_302 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 603:72] - node _T_303 = not(_T_302) @[el2_dec_tlu_ctl.scala 603:59] - node _T_304 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 603:102] - node _T_305 = or(_T_303, _T_304) @[el2_dec_tlu_ctl.scala 603:88] - node _T_306 = and(_T_301, _T_305) @[el2_dec_tlu_ctl.scala 603:56] - node _T_307 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 603:120] - node _T_308 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 603:140] - node _T_309 = not(_T_308) @[el2_dec_tlu_ctl.scala 603:127] - node _T_310 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 603:170] - node _T_311 = or(_T_309, _T_310) @[el2_dec_tlu_ctl.scala 603:156] - node _T_312 = and(_T_307, _T_311) @[el2_dec_tlu_ctl.scala 603:124] - node _T_313 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 603:188] - node _T_314 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 603:208] - node _T_315 = not(_T_314) @[el2_dec_tlu_ctl.scala 603:195] - node _T_316 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 603:238] - node _T_317 = or(_T_315, _T_316) @[el2_dec_tlu_ctl.scala 603:224] - node _T_318 = and(_T_313, _T_317) @[el2_dec_tlu_ctl.scala 603:192] - node _T_319 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 603:256] - node _T_320 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 603:276] - node _T_321 = not(_T_320) @[el2_dec_tlu_ctl.scala 603:263] - node _T_322 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 603:306] - node _T_323 = or(_T_321, _T_322) @[el2_dec_tlu_ctl.scala 603:292] - node _T_324 = and(_T_319, _T_323) @[el2_dec_tlu_ctl.scala 603:260] + node _T_300 = not(_T_299) @[el2_dec_tlu_ctl.scala 597:23] + node i0_trigger_r = and(_T_300, i0trigger_qual_r) @[el2_dec_tlu_ctl.scala 597:91] + node _T_301 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 600:53] + node _T_302 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 600:73] + node _T_303 = not(_T_302) @[el2_dec_tlu_ctl.scala 600:60] + node _T_304 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 600:103] + node _T_305 = or(_T_303, _T_304) @[el2_dec_tlu_ctl.scala 600:89] + node _T_306 = and(_T_301, _T_305) @[el2_dec_tlu_ctl.scala 600:57] + node _T_307 = bits(i0_trigger_r, 2, 2) @[el2_dec_tlu_ctl.scala 600:121] + node _T_308 = bits(mtdata1_t[2], 5, 5) @[el2_dec_tlu_ctl.scala 600:141] + node _T_309 = not(_T_308) @[el2_dec_tlu_ctl.scala 600:128] + node _T_310 = bits(i0_trigger_r, 3, 3) @[el2_dec_tlu_ctl.scala 600:171] + node _T_311 = or(_T_309, _T_310) @[el2_dec_tlu_ctl.scala 600:157] + node _T_312 = and(_T_307, _T_311) @[el2_dec_tlu_ctl.scala 600:125] + node _T_313 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 600:189] + node _T_314 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 600:209] + node _T_315 = not(_T_314) @[el2_dec_tlu_ctl.scala 600:196] + node _T_316 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 600:239] + node _T_317 = or(_T_315, _T_316) @[el2_dec_tlu_ctl.scala 600:225] + node _T_318 = and(_T_313, _T_317) @[el2_dec_tlu_ctl.scala 600:193] + node _T_319 = bits(i0_trigger_r, 0, 0) @[el2_dec_tlu_ctl.scala 600:257] + node _T_320 = bits(mtdata1_t[0], 5, 5) @[el2_dec_tlu_ctl.scala 600:277] + node _T_321 = not(_T_320) @[el2_dec_tlu_ctl.scala 600:264] + node _T_322 = bits(i0_trigger_r, 1, 1) @[el2_dec_tlu_ctl.scala 600:307] + node _T_323 = or(_T_321, _T_322) @[el2_dec_tlu_ctl.scala 600:293] + node _T_324 = and(_T_319, _T_323) @[el2_dec_tlu_ctl.scala 600:261] node _T_325 = cat(_T_318, _T_324) @[Cat.scala 29:58] node _T_326 = cat(_T_306, _T_312) @[Cat.scala 29:58] node i0_trigger_chain_masked_r = cat(_T_326, _T_325) @[Cat.scala 29:58] - node i0_trigger_hit_raw_r = orr(i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 606:56] - i0_trigger_hit_r <= i0_trigger_hit_raw_r @[el2_dec_tlu_ctl.scala 608:25] - node _T_327 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 612:44] - node _T_328 = bits(mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 612:75] - node _T_329 = and(_T_327, _T_328) @[el2_dec_tlu_ctl.scala 612:61] - node _T_330 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 612:104] - node _T_331 = bits(mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 612:135] - node _T_332 = and(_T_330, _T_331) @[el2_dec_tlu_ctl.scala 612:121] - node _T_333 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 612:164] - node _T_334 = bits(mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 612:195] - node _T_335 = and(_T_333, _T_334) @[el2_dec_tlu_ctl.scala 612:181] - node _T_336 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 612:224] - node _T_337 = bits(mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 612:255] - node _T_338 = and(_T_336, _T_337) @[el2_dec_tlu_ctl.scala 612:241] + node i0_trigger_hit_raw_r = orr(i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 603:57] + i0_trigger_hit_r <= i0_trigger_hit_raw_r @[el2_dec_tlu_ctl.scala 605:25] + node _T_327 = bits(mtdata1_t[3], 6, 6) @[el2_dec_tlu_ctl.scala 609:44] + node _T_328 = bits(mtdata1_t[3], 9, 9) @[el2_dec_tlu_ctl.scala 609:75] + node _T_329 = and(_T_327, _T_328) @[el2_dec_tlu_ctl.scala 609:61] + node _T_330 = bits(mtdata1_t[2], 6, 6) @[el2_dec_tlu_ctl.scala 609:104] + node _T_331 = bits(mtdata1_t[2], 9, 9) @[el2_dec_tlu_ctl.scala 609:135] + node _T_332 = and(_T_330, _T_331) @[el2_dec_tlu_ctl.scala 609:121] + node _T_333 = bits(mtdata1_t[1], 6, 6) @[el2_dec_tlu_ctl.scala 609:164] + node _T_334 = bits(mtdata1_t[1], 9, 9) @[el2_dec_tlu_ctl.scala 609:195] + node _T_335 = and(_T_333, _T_334) @[el2_dec_tlu_ctl.scala 609:181] + node _T_336 = bits(mtdata1_t[0], 6, 6) @[el2_dec_tlu_ctl.scala 609:224] + node _T_337 = bits(mtdata1_t[0], 9, 9) @[el2_dec_tlu_ctl.scala 609:255] + node _T_338 = and(_T_336, _T_337) @[el2_dec_tlu_ctl.scala 609:241] node _T_339 = cat(_T_335, _T_338) @[Cat.scala 29:58] node _T_340 = cat(_T_329, _T_332) @[Cat.scala 29:58] node trigger_action = cat(_T_340, _T_339) @[Cat.scala 29:58] node _T_341 = bits(i0_trigger_hit_r, 0, 0) @[Bitwise.scala 72:15] node _T_342 = mux(_T_341, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node update_hit_bit_r = and(_T_342, i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 615:56] - node _T_343 = and(i0_trigger_chain_masked_r, trigger_action) @[el2_dec_tlu_ctl.scala 618:56] - node i0_trigger_action_r = orr(_T_343) @[el2_dec_tlu_ctl.scala 618:74] - node _T_344 = and(i0_trigger_hit_r, i0_trigger_action_r) @[el2_dec_tlu_ctl.scala 620:44] - trigger_hit_dmode_r <= _T_344 @[el2_dec_tlu_ctl.scala 620:23] - node _T_345 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 622:54] - node mepc_trigger_hit_sel_pc_r = and(i0_trigger_hit_r, _T_345) @[el2_dec_tlu_ctl.scala 622:52] - node _T_346 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 649:56] - node _T_347 = and(i_cpu_halt_req_sync, _T_346) @[el2_dec_tlu_ctl.scala 649:54] - node _T_348 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 649:81] - node i_cpu_halt_req_sync_qual = and(_T_347, _T_348) @[el2_dec_tlu_ctl.scala 649:79] - node _T_349 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 650:54] - node _T_350 = and(i_cpu_run_req_sync, _T_349) @[el2_dec_tlu_ctl.scala 650:52] - node _T_351 = and(_T_350, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 650:77] - node _T_352 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 650:101] - node i_cpu_run_req_sync_qual = and(_T_351, _T_352) @[el2_dec_tlu_ctl.scala 650:99] - reg i_cpu_halt_req_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 652:80] - i_cpu_halt_req_d1 <= i_cpu_halt_req_sync_qual @[el2_dec_tlu_ctl.scala 652:80] - reg i_cpu_run_req_d1_raw : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 653:72] - i_cpu_run_req_d1_raw <= i_cpu_run_req_sync_qual @[el2_dec_tlu_ctl.scala 653:72] - reg _T_353 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 654:73] - _T_353 <= cpu_halt_status @[el2_dec_tlu_ctl.scala 654:73] - io.o_cpu_halt_status <= _T_353 @[el2_dec_tlu_ctl.scala 654:41] - reg _T_354 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 655:81] - _T_354 <= cpu_halt_ack @[el2_dec_tlu_ctl.scala 655:81] - io.o_cpu_halt_ack <= _T_354 @[el2_dec_tlu_ctl.scala 655:49] - reg _T_355 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 656:81] - _T_355 <= cpu_run_ack @[el2_dec_tlu_ctl.scala 656:81] - io.o_cpu_run_ack <= _T_355 @[el2_dec_tlu_ctl.scala 656:49] - reg internal_pmu_fw_halt_mode_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 657:66] - internal_pmu_fw_halt_mode_f <= internal_pmu_fw_halt_mode @[el2_dec_tlu_ctl.scala 657:66] - reg _T_356 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 658:73] - _T_356 <= pmu_fw_halt_req_ns @[el2_dec_tlu_ctl.scala 658:73] - pmu_fw_halt_req_f <= _T_356 @[el2_dec_tlu_ctl.scala 658:41] - reg _T_357 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 659:73] - _T_357 <= pmu_fw_tlu_halted @[el2_dec_tlu_ctl.scala 659:73] - pmu_fw_tlu_halted_f <= _T_357 @[el2_dec_tlu_ctl.scala 659:41] - reg _T_358 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 660:65] - _T_358 <= int_timer0_int_hold @[el2_dec_tlu_ctl.scala 660:65] - int_timer0_int_hold_f <= _T_358 @[el2_dec_tlu_ctl.scala 660:33] - reg _T_359 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 661:65] - _T_359 <= int_timer1_int_hold @[el2_dec_tlu_ctl.scala 661:65] - int_timer1_int_hold_f <= _T_359 @[el2_dec_tlu_ctl.scala 661:33] - node _T_360 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 665:51] - node ext_halt_pulse = and(i_cpu_halt_req_sync_qual, _T_360) @[el2_dec_tlu_ctl.scala 665:49] - node enter_pmu_fw_halt_req = or(ext_halt_pulse, fw_halt_req) @[el2_dec_tlu_ctl.scala 666:47] - node _T_361 = not(pmu_fw_tlu_halted) @[el2_dec_tlu_ctl.scala 667:71] - node _T_362 = and(pmu_fw_halt_req_f, _T_361) @[el2_dec_tlu_ctl.scala 667:69] - node _T_363 = or(enter_pmu_fw_halt_req, _T_362) @[el2_dec_tlu_ctl.scala 667:48] - node _T_364 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 667:94] - node _T_365 = and(_T_363, _T_364) @[el2_dec_tlu_ctl.scala 667:92] - pmu_fw_halt_req_ns <= _T_365 @[el2_dec_tlu_ctl.scala 667:22] - node _T_366 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 668:84] - node _T_367 = and(internal_pmu_fw_halt_mode_f, _T_366) @[el2_dec_tlu_ctl.scala 668:82] - node _T_368 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 668:104] - node _T_369 = and(_T_367, _T_368) @[el2_dec_tlu_ctl.scala 668:102] - node _T_370 = or(pmu_fw_halt_req_ns, _T_369) @[el2_dec_tlu_ctl.scala 668:51] - internal_pmu_fw_halt_mode <= _T_370 @[el2_dec_tlu_ctl.scala 668:29] - node _T_371 = and(pmu_fw_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 671:44] - node _T_372 = and(_T_371, halt_taken) @[el2_dec_tlu_ctl.scala 671:57] - node _T_373 = not(enter_debug_halt_req) @[el2_dec_tlu_ctl.scala 671:72] - node _T_374 = and(_T_372, _T_373) @[el2_dec_tlu_ctl.scala 671:70] - node _T_375 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:120] - node _T_376 = and(pmu_fw_tlu_halted_f, _T_375) @[el2_dec_tlu_ctl.scala 671:118] - node _T_377 = or(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 671:95] - node _T_378 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 671:142] - node _T_379 = and(_T_377, _T_378) @[el2_dec_tlu_ctl.scala 671:140] - pmu_fw_tlu_halted <= _T_379 @[el2_dec_tlu_ctl.scala 671:21] - node _T_380 = and(i_cpu_halt_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 673:37] - cpu_halt_ack <= _T_380 @[el2_dec_tlu_ctl.scala 673:16] - node _T_381 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 674:45] - node _T_382 = and(pmu_fw_tlu_halted_f, _T_381) @[el2_dec_tlu_ctl.scala 674:43] - node _T_383 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 674:90] - node _T_384 = and(io.o_cpu_halt_status, _T_383) @[el2_dec_tlu_ctl.scala 674:88] - node _T_385 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 674:110] - node _T_386 = and(_T_384, _T_385) @[el2_dec_tlu_ctl.scala 674:108] - node _T_387 = or(_T_382, _T_386) @[el2_dec_tlu_ctl.scala 674:64] - cpu_halt_status <= _T_387 @[el2_dec_tlu_ctl.scala 674:19] - node _T_388 = and(io.o_cpu_halt_status, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 675:40] - node _T_389 = and(io.o_cpu_run_ack, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 675:87] - node _T_390 = or(_T_388, _T_389) @[el2_dec_tlu_ctl.scala 675:67] - cpu_run_ack <= _T_390 @[el2_dec_tlu_ctl.scala 675:15] - io.o_debug_mode_status <= debug_mode_status @[el2_dec_tlu_ctl.scala 677:26] - node _T_391 = or(nmi_int_detected, timer_int_ready) @[el2_dec_tlu_ctl.scala 680:65] - node _T_392 = or(_T_391, soft_int_ready) @[el2_dec_tlu_ctl.scala 680:83] - node _T_393 = or(_T_392, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 680:100] - node _T_394 = or(_T_393, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 680:124] - node _T_395 = and(io.mhwakeup, mhwakeup_ready) @[el2_dec_tlu_ctl.scala 680:163] - node _T_396 = or(_T_394, _T_395) @[el2_dec_tlu_ctl.scala 680:148] - node _T_397 = and(_T_396, io.o_cpu_halt_status) @[el2_dec_tlu_ctl.scala 680:182] - node _T_398 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 680:207] - node _T_399 = and(_T_397, _T_398) @[el2_dec_tlu_ctl.scala 680:205] - node _T_400 = or(i_cpu_run_req_d1_raw, _T_399) @[el2_dec_tlu_ctl.scala 680:44] - i_cpu_run_req_d1 <= _T_400 @[el2_dec_tlu_ctl.scala 680:20] - reg _T_401 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 686:89] - _T_401 <= mdseac_locked_ns @[el2_dec_tlu_ctl.scala 686:89] - mdseac_locked_f <= _T_401 @[el2_dec_tlu_ctl.scala 686:57] - reg lsu_single_ecc_error_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 687:64] - lsu_single_ecc_error_r_d1 <= io.lsu_single_ecc_error_incr @[el2_dec_tlu_ctl.scala 687:64] - node _T_402 = not(io.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 689:56] - node lsu_exc_valid_r_raw = and(io.lsu_error_pkt_r.valid, _T_402) @[el2_dec_tlu_ctl.scala 689:54] - lsu_i0_exc_r_raw <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 690:20] - node _T_403 = and(lsu_i0_exc_r_raw, lsu_exc_valid_r_raw) @[el2_dec_tlu_ctl.scala 691:39] - node _T_404 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 691:63] - node _T_405 = and(_T_403, _T_404) @[el2_dec_tlu_ctl.scala 691:61] - node _T_406 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 691:83] - node lsu_exc_valid_r = and(_T_405, _T_406) @[el2_dec_tlu_ctl.scala 691:81] - reg _T_407 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 693:74] - _T_407 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 693:74] - lsu_exc_valid_r_d1 <= _T_407 @[el2_dec_tlu_ctl.scala 693:41] - reg lsu_i0_exc_r_d1 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 694:73] - lsu_i0_exc_r_d1 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 694:73] - node _T_408 = not(io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 695:39] - node lsu_exc_ma_r = and(lsu_exc_valid_r, _T_408) @[el2_dec_tlu_ctl.scala 695:37] - node lsu_exc_acc_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 696:37] - node lsu_exc_st_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 697:37] - node _T_409 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 701:48] - node _T_410 = and(io.dec_tlu_i0_valid_r, _T_409) @[el2_dec_tlu_ctl.scala 701:46] - node _T_411 = not(io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 701:69] - node _T_412 = and(_T_411, io.lsu_error_pkt_r.bits.single_ecc_error) @[el2_dec_tlu_ctl.scala 701:104] - node lsu_i0_rfnpc_r = and(_T_410, _T_412) @[el2_dec_tlu_ctl.scala 701:66] - node _T_413 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 704:51] - node _T_414 = and(io.dec_tlu_i0_valid_r, _T_413) @[el2_dec_tlu_ctl.scala 704:49] - node _T_415 = not(lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 704:64] - node _T_416 = and(_T_414, _T_415) @[el2_dec_tlu_ctl.scala 704:62] - node _T_417 = not(inst_acc_r) @[el2_dec_tlu_ctl.scala 704:81] - node _T_418 = and(_T_416, _T_417) @[el2_dec_tlu_ctl.scala 704:78] - node _T_419 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 704:95] - node _T_420 = and(_T_418, _T_419) @[el2_dec_tlu_ctl.scala 704:93] - node _T_421 = not(request_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 704:120] - node _T_422 = and(_T_420, _T_421) @[el2_dec_tlu_ctl.scala 704:118] - node _T_423 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 704:147] - node tlu_i0_commit_cmt = and(_T_422, _T_423) @[el2_dec_tlu_ctl.scala 704:145] - node _T_424 = or(rfpc_i0_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 707:37] - node _T_425 = or(_T_424, inst_acc_r) @[el2_dec_tlu_ctl.scala 707:52] - node _T_426 = and(illegal_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 707:78] - node _T_427 = or(_T_425, _T_426) @[el2_dec_tlu_ctl.scala 707:65] - node _T_428 = or(_T_427, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 707:103] - tlu_i0_kill_writeb_r <= _T_428 @[el2_dec_tlu_ctl.scala 707:24] - io.dec_tlu_i0_commit_cmt <= tlu_i0_commit_cmt @[el2_dec_tlu_ctl.scala 708:28] - node _T_429 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 713:43] - node _T_430 = and(io.dec_tlu_i0_valid_r, _T_429) @[el2_dec_tlu_ctl.scala 713:41] - node _T_431 = or(io.exu_i0_br_error_r, io.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 713:89] - node _T_432 = and(_T_430, _T_431) @[el2_dec_tlu_ctl.scala 713:65] - node _T_433 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 713:137] - node _T_434 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 713:158] - node _T_435 = and(_T_433, _T_434) @[el2_dec_tlu_ctl.scala 713:156] - node _T_436 = or(_T_432, _T_435) @[el2_dec_tlu_ctl.scala 713:120] - node _T_437 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 713:182] - node _T_438 = and(_T_436, _T_437) @[el2_dec_tlu_ctl.scala 713:179] - node _T_439 = not(lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 713:203] - node _T_440 = and(_T_438, _T_439) @[el2_dec_tlu_ctl.scala 713:200] - rfpc_i0_r <= _T_440 @[el2_dec_tlu_ctl.scala 713:13] - node _T_441 = not(io.dec_tlu_flush_lower_r) @[el2_dec_tlu_ctl.scala 716:69] - node _T_442 = and(iccm_repair_state_d1, _T_441) @[el2_dec_tlu_ctl.scala 716:67] - node _T_443 = or(iccm_sbecc_r_d1, _T_442) @[el2_dec_tlu_ctl.scala 716:43] - iccm_repair_state_ns <= _T_443 @[el2_dec_tlu_ctl.scala 716:24] - node _T_444 = and(tlu_i0_commit_cmt, iccm_repair_state_d1) @[el2_dec_tlu_ctl.scala 722:51] - node _T_445 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 722:87] - node _T_446 = or(_T_445, mret_r) @[el2_dec_tlu_ctl.scala 722:97] - node _T_447 = or(_T_446, take_reset) @[el2_dec_tlu_ctl.scala 722:106] - node _T_448 = or(_T_447, illegal_r) @[el2_dec_tlu_ctl.scala 722:119] - node _T_449 = eq(io.dec_csr_wraddr_r, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 722:175] - node _T_450 = and(dec_csr_wen_r_mod, _T_449) @[el2_dec_tlu_ctl.scala 722:152] - node _T_451 = or(_T_448, _T_450) @[el2_dec_tlu_ctl.scala 722:131] - node _T_452 = not(_T_451) @[el2_dec_tlu_ctl.scala 722:76] - node iccm_repair_state_rfnpc = and(_T_444, _T_452) @[el2_dec_tlu_ctl.scala 722:74] - node _T_453 = and(io.exu_i0_br_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 725:50] - node _T_454 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 725:76] - node dec_tlu_br0_error_r = and(_T_453, _T_454) @[el2_dec_tlu_ctl.scala 725:74] - node _T_455 = and(io.exu_i0_br_start_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 726:62] - node _T_456 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 726:88] - node dec_tlu_br0_start_error_r = and(_T_455, _T_456) @[el2_dec_tlu_ctl.scala 726:86] - node _T_457 = and(io.exu_i0_br_valid_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 727:46] - node _T_458 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 727:72] - node _T_459 = and(_T_457, _T_458) @[el2_dec_tlu_ctl.scala 727:70] - node _T_460 = not(io.exu_i0_br_mp_r) @[el2_dec_tlu_ctl.scala 727:97] - node _T_461 = not(io.exu_pmu_i0_br_ataken) @[el2_dec_tlu_ctl.scala 727:118] - node _T_462 = or(_T_460, _T_461) @[el2_dec_tlu_ctl.scala 727:116] - node dec_tlu_br0_v_r = and(_T_459, _T_462) @[el2_dec_tlu_ctl.scala 727:94] - io.dec_tlu_br0_r_pkt.bits.hist <= io.exu_i0_br_hist_r @[el2_dec_tlu_ctl.scala 730:57] - io.dec_tlu_br0_r_pkt.bits.br_error <= dec_tlu_br0_error_r @[el2_dec_tlu_ctl.scala 731:49] - io.dec_tlu_br0_r_pkt.bits.br_start_error <= dec_tlu_br0_start_error_r @[el2_dec_tlu_ctl.scala 732:49] - io.dec_tlu_br0_r_pkt.valid <= dec_tlu_br0_v_r @[el2_dec_tlu_ctl.scala 733:49] - io.dec_tlu_br0_r_pkt.bits.way <= io.exu_i0_br_way_r @[el2_dec_tlu_ctl.scala 734:57] - io.dec_tlu_br0_r_pkt.bits.middle <= io.exu_i0_br_middle_r @[el2_dec_tlu_ctl.scala 735:57] - node _T_463 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 738:51] - node _T_464 = and(_T_463, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 738:64] - node _T_465 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 738:90] - node _T_466 = and(_T_464, _T_465) @[el2_dec_tlu_ctl.scala 738:88] - node _T_467 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 738:115] - node _T_468 = not(_T_467) @[el2_dec_tlu_ctl.scala 738:110] - node _T_469 = and(_T_466, _T_468) @[el2_dec_tlu_ctl.scala 738:108] - node _T_470 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 738:132] - node _T_471 = and(_T_469, _T_470) @[el2_dec_tlu_ctl.scala 738:130] - ebreak_r <= _T_471 @[el2_dec_tlu_ctl.scala 738:13] - node _T_472 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 739:51] - node _T_473 = and(_T_472, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 739:64] - node _T_474 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 739:90] - node _T_475 = and(_T_473, _T_474) @[el2_dec_tlu_ctl.scala 739:88] - node _T_476 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 739:110] - node _T_477 = and(_T_475, _T_476) @[el2_dec_tlu_ctl.scala 739:108] - ecall_r <= _T_477 @[el2_dec_tlu_ctl.scala 739:13] - node _T_478 = not(io.dec_tlu_packet_r.legal) @[el2_dec_tlu_ctl.scala 740:17] - node _T_479 = and(_T_478, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 740:46] - node _T_480 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 740:72] - node _T_481 = and(_T_479, _T_480) @[el2_dec_tlu_ctl.scala 740:70] - node _T_482 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 740:92] - node _T_483 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 740:90] - illegal_r <= _T_483 @[el2_dec_tlu_ctl.scala 740:13] - node _T_484 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 741:51] - node _T_485 = and(_T_484, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 741:64] - node _T_486 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 741:90] - node _T_487 = and(_T_485, _T_486) @[el2_dec_tlu_ctl.scala 741:88] - node _T_488 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 741:110] - node _T_489 = and(_T_487, _T_488) @[el2_dec_tlu_ctl.scala 741:108] - mret_r <= _T_489 @[el2_dec_tlu_ctl.scala 741:13] - node _T_490 = and(io.dec_tlu_packet_r.fence_i, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 743:49] - node _T_491 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 743:75] - node _T_492 = and(_T_490, _T_491) @[el2_dec_tlu_ctl.scala 743:73] - node _T_493 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 743:96] - node _T_494 = and(_T_492, _T_493) @[el2_dec_tlu_ctl.scala 743:94] - fence_i_r <= _T_494 @[el2_dec_tlu_ctl.scala 743:16] - node _T_495 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 744:44] - node _T_496 = and(io.ifu_ic_error_start, _T_495) @[el2_dec_tlu_ctl.scala 744:42] - node _T_497 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 744:66] - node _T_498 = or(_T_497, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 744:92] - node _T_499 = and(_T_496, _T_498) @[el2_dec_tlu_ctl.scala 744:63] - node _T_500 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 744:122] - node _T_501 = and(_T_499, _T_500) @[el2_dec_tlu_ctl.scala 744:120] - ic_perr_r <= _T_501 @[el2_dec_tlu_ctl.scala 744:16] - node _T_502 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 745:52] - node _T_503 = and(io.ifu_iccm_rd_ecc_single_err, _T_502) @[el2_dec_tlu_ctl.scala 745:50] - node _T_504 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 745:74] - node _T_505 = or(_T_504, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 745:100] - node _T_506 = and(_T_503, _T_505) @[el2_dec_tlu_ctl.scala 745:71] - node _T_507 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 745:130] - node _T_508 = and(_T_506, _T_507) @[el2_dec_tlu_ctl.scala 745:128] - iccm_sbecc_r <= _T_508 @[el2_dec_tlu_ctl.scala 745:16] - node _T_509 = and(io.dec_tlu_packet_r.icaf, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 746:48] - inst_acc_r_raw <= _T_509 @[el2_dec_tlu_ctl.scala 746:19] - node _T_510 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 747:34] - node _T_511 = and(inst_acc_r_raw, _T_510) @[el2_dec_tlu_ctl.scala 747:32] - node _T_512 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 747:47] - node _T_513 = and(_T_511, _T_512) @[el2_dec_tlu_ctl.scala 747:45] - inst_acc_r <= _T_513 @[el2_dec_tlu_ctl.scala 747:14] - node _T_514 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 750:63] - node _T_515 = and(_T_514, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 750:76] - node _T_516 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 750:102] - node _T_517 = and(_T_515, _T_516) @[el2_dec_tlu_ctl.scala 750:100] - node _T_518 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 750:126] - node _T_519 = and(_T_517, _T_518) @[el2_dec_tlu_ctl.scala 750:120] - node _T_520 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 750:143] - node _T_521 = and(_T_519, _T_520) @[el2_dec_tlu_ctl.scala 750:141] - ebreak_to_debug_mode_r <= _T_521 @[el2_dec_tlu_ctl.scala 750:26] - reg _T_522 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 752:58] - _T_522 <= ebreak_to_debug_mode_r @[el2_dec_tlu_ctl.scala 752:58] - ebreak_to_debug_mode_r_d1 <= _T_522 @[el2_dec_tlu_ctl.scala 752:28] - io.dec_tlu_fence_i_r <= fence_i_r @[el2_dec_tlu_ctl.scala 753:24] - node _T_523 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 766:40] - node _T_524 = or(_T_523, illegal_r) @[el2_dec_tlu_ctl.scala 766:50] - node _T_525 = or(_T_524, inst_acc_r) @[el2_dec_tlu_ctl.scala 766:62] - node _T_526 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 766:78] - node _T_527 = and(_T_525, _T_526) @[el2_dec_tlu_ctl.scala 766:76] - node _T_528 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 766:91] - node i0_exception_valid_r = and(_T_527, _T_528) @[el2_dec_tlu_ctl.scala 766:89] - node _T_529 = not(take_nmi) @[el2_dec_tlu_ctl.scala 775:21] - node _T_530 = and(take_ext_int, _T_529) @[el2_dec_tlu_ctl.scala 775:19] - node _T_531 = bits(_T_530, 0, 0) @[el2_dec_tlu_ctl.scala 775:32] - node _T_532 = not(take_nmi) @[el2_dec_tlu_ctl.scala 776:23] - node _T_533 = and(take_timer_int, _T_532) @[el2_dec_tlu_ctl.scala 776:21] - node _T_534 = bits(_T_533, 0, 0) @[el2_dec_tlu_ctl.scala 776:34] - node _T_535 = not(take_nmi) @[el2_dec_tlu_ctl.scala 777:22] - node _T_536 = and(take_soft_int, _T_535) @[el2_dec_tlu_ctl.scala 777:20] - node _T_537 = bits(_T_536, 0, 0) @[el2_dec_tlu_ctl.scala 777:33] - node _T_538 = not(take_nmi) @[el2_dec_tlu_ctl.scala 778:28] - node _T_539 = and(take_int_timer0_int, _T_538) @[el2_dec_tlu_ctl.scala 778:26] - node _T_540 = bits(_T_539, 0, 0) @[el2_dec_tlu_ctl.scala 778:39] - node _T_541 = not(take_nmi) @[el2_dec_tlu_ctl.scala 779:28] - node _T_542 = and(take_int_timer1_int, _T_541) @[el2_dec_tlu_ctl.scala 779:26] - node _T_543 = bits(_T_542, 0, 0) @[el2_dec_tlu_ctl.scala 779:39] - node _T_544 = not(take_nmi) @[el2_dec_tlu_ctl.scala 780:20] - node _T_545 = and(take_ce_int, _T_544) @[el2_dec_tlu_ctl.scala 780:18] - node _T_546 = bits(_T_545, 0, 0) @[el2_dec_tlu_ctl.scala 780:31] - node _T_547 = not(take_nmi) @[el2_dec_tlu_ctl.scala 781:18] - node _T_548 = and(illegal_r, _T_547) @[el2_dec_tlu_ctl.scala 781:16] - node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 781:29] - node _T_550 = not(take_nmi) @[el2_dec_tlu_ctl.scala 782:17] - node _T_551 = and(ecall_r, _T_550) @[el2_dec_tlu_ctl.scala 782:15] - node _T_552 = bits(_T_551, 0, 0) @[el2_dec_tlu_ctl.scala 782:28] - node _T_553 = not(take_nmi) @[el2_dec_tlu_ctl.scala 783:20] - node _T_554 = and(inst_acc_r, _T_553) @[el2_dec_tlu_ctl.scala 783:18] - node _T_555 = bits(_T_554, 0, 0) @[el2_dec_tlu_ctl.scala 783:31] - node _T_556 = or(ebreak_r, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 784:16] - node _T_557 = not(take_nmi) @[el2_dec_tlu_ctl.scala 784:38] - node _T_558 = and(_T_556, _T_557) @[el2_dec_tlu_ctl.scala 784:36] - node _T_559 = bits(_T_558, 0, 0) @[el2_dec_tlu_ctl.scala 784:49] - node _T_560 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 785:21] - node _T_561 = and(lsu_exc_ma_r, _T_560) @[el2_dec_tlu_ctl.scala 785:19] - node _T_562 = not(take_nmi) @[el2_dec_tlu_ctl.scala 785:37] - node _T_563 = and(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 785:35] - node _T_564 = bits(_T_563, 0, 0) @[el2_dec_tlu_ctl.scala 785:48] - node _T_565 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 786:22] - node _T_566 = and(lsu_exc_acc_r, _T_565) @[el2_dec_tlu_ctl.scala 786:20] - node _T_567 = not(take_nmi) @[el2_dec_tlu_ctl.scala 786:38] - node _T_568 = and(_T_566, _T_567) @[el2_dec_tlu_ctl.scala 786:36] - node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 786:49] - node _T_570 = and(lsu_exc_ma_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 787:19] - node _T_571 = not(take_nmi) @[el2_dec_tlu_ctl.scala 787:36] - node _T_572 = and(_T_570, _T_571) @[el2_dec_tlu_ctl.scala 787:34] - node _T_573 = bits(_T_572, 0, 0) @[el2_dec_tlu_ctl.scala 787:47] - node _T_574 = and(lsu_exc_acc_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 788:20] - node _T_575 = not(take_nmi) @[el2_dec_tlu_ctl.scala 788:37] - node _T_576 = and(_T_574, _T_575) @[el2_dec_tlu_ctl.scala 788:35] - node _T_577 = bits(_T_576, 0, 0) @[el2_dec_tlu_ctl.scala 788:48] + node update_hit_bit_r = and(_T_342, i0_trigger_chain_masked_r) @[el2_dec_tlu_ctl.scala 612:56] + node _T_343 = and(i0_trigger_chain_masked_r, trigger_action) @[el2_dec_tlu_ctl.scala 615:57] + node i0_trigger_action_r = orr(_T_343) @[el2_dec_tlu_ctl.scala 615:75] + node _T_344 = and(i0_trigger_hit_r, i0_trigger_action_r) @[el2_dec_tlu_ctl.scala 617:45] + trigger_hit_dmode_r <= _T_344 @[el2_dec_tlu_ctl.scala 617:24] + node _T_345 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 619:55] + node mepc_trigger_hit_sel_pc_r = and(i0_trigger_hit_r, _T_345) @[el2_dec_tlu_ctl.scala 619:53] + node _T_346 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 646:62] + node _T_347 = and(i_cpu_halt_req_sync, _T_346) @[el2_dec_tlu_ctl.scala 646:60] + node _T_348 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 646:87] + node i_cpu_halt_req_sync_qual = and(_T_347, _T_348) @[el2_dec_tlu_ctl.scala 646:85] + node _T_349 = not(io.dec_tlu_debug_mode) @[el2_dec_tlu_ctl.scala 647:60] + node _T_350 = and(i_cpu_run_req_sync, _T_349) @[el2_dec_tlu_ctl.scala 647:58] + node _T_351 = and(_T_350, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 647:83] + node _T_352 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 647:107] + node i_cpu_run_req_sync_qual = and(_T_351, _T_352) @[el2_dec_tlu_ctl.scala 647:105] + reg i_cpu_halt_req_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 649:80] + i_cpu_halt_req_d1 <= i_cpu_halt_req_sync_qual @[el2_dec_tlu_ctl.scala 649:80] + reg i_cpu_run_req_d1_raw : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 650:80] + i_cpu_run_req_d1_raw <= i_cpu_run_req_sync_qual @[el2_dec_tlu_ctl.scala 650:80] + reg _T_353 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 651:81] + _T_353 <= cpu_halt_status @[el2_dec_tlu_ctl.scala 651:81] + io.o_cpu_halt_status <= _T_353 @[el2_dec_tlu_ctl.scala 651:49] + reg _T_354 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 652:81] + _T_354 <= cpu_halt_ack @[el2_dec_tlu_ctl.scala 652:81] + io.o_cpu_halt_ack <= _T_354 @[el2_dec_tlu_ctl.scala 652:49] + reg _T_355 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 653:81] + _T_355 <= cpu_run_ack @[el2_dec_tlu_ctl.scala 653:81] + io.o_cpu_run_ack <= _T_355 @[el2_dec_tlu_ctl.scala 653:49] + reg internal_pmu_fw_halt_mode_f : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 654:68] + internal_pmu_fw_halt_mode_f <= internal_pmu_fw_halt_mode @[el2_dec_tlu_ctl.scala 654:68] + reg _T_356 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 655:73] + _T_356 <= pmu_fw_halt_req_ns @[el2_dec_tlu_ctl.scala 655:73] + pmu_fw_halt_req_f <= _T_356 @[el2_dec_tlu_ctl.scala 655:41] + reg _T_357 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 656:73] + _T_357 <= pmu_fw_tlu_halted @[el2_dec_tlu_ctl.scala 656:73] + pmu_fw_tlu_halted_f <= _T_357 @[el2_dec_tlu_ctl.scala 656:41] + reg _T_358 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 657:73] + _T_358 <= int_timer0_int_hold @[el2_dec_tlu_ctl.scala 657:73] + int_timer0_int_hold_f <= _T_358 @[el2_dec_tlu_ctl.scala 657:41] + reg _T_359 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 658:73] + _T_359 <= int_timer1_int_hold @[el2_dec_tlu_ctl.scala 658:73] + int_timer1_int_hold_f <= _T_359 @[el2_dec_tlu_ctl.scala 658:41] + node _T_360 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 662:52] + node ext_halt_pulse = and(i_cpu_halt_req_sync_qual, _T_360) @[el2_dec_tlu_ctl.scala 662:50] + node enter_pmu_fw_halt_req = or(ext_halt_pulse, fw_halt_req) @[el2_dec_tlu_ctl.scala 663:48] + node _T_361 = not(pmu_fw_tlu_halted) @[el2_dec_tlu_ctl.scala 664:72] + node _T_362 = and(pmu_fw_halt_req_f, _T_361) @[el2_dec_tlu_ctl.scala 664:70] + node _T_363 = or(enter_pmu_fw_halt_req, _T_362) @[el2_dec_tlu_ctl.scala 664:49] + node _T_364 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 664:95] + node _T_365 = and(_T_363, _T_364) @[el2_dec_tlu_ctl.scala 664:93] + pmu_fw_halt_req_ns <= _T_365 @[el2_dec_tlu_ctl.scala 664:23] + node _T_366 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 665:85] + node _T_367 = and(internal_pmu_fw_halt_mode_f, _T_366) @[el2_dec_tlu_ctl.scala 665:83] + node _T_368 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 665:105] + node _T_369 = and(_T_367, _T_368) @[el2_dec_tlu_ctl.scala 665:103] + node _T_370 = or(pmu_fw_halt_req_ns, _T_369) @[el2_dec_tlu_ctl.scala 665:52] + internal_pmu_fw_halt_mode <= _T_370 @[el2_dec_tlu_ctl.scala 665:30] + node _T_371 = and(pmu_fw_halt_req_f, core_empty) @[el2_dec_tlu_ctl.scala 668:45] + node _T_372 = and(_T_371, halt_taken) @[el2_dec_tlu_ctl.scala 668:58] + node _T_373 = not(enter_debug_halt_req) @[el2_dec_tlu_ctl.scala 668:73] + node _T_374 = and(_T_372, _T_373) @[el2_dec_tlu_ctl.scala 668:71] + node _T_375 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 668:121] + node _T_376 = and(pmu_fw_tlu_halted_f, _T_375) @[el2_dec_tlu_ctl.scala 668:119] + node _T_377 = or(_T_374, _T_376) @[el2_dec_tlu_ctl.scala 668:96] + node _T_378 = not(debug_halt_req_f) @[el2_dec_tlu_ctl.scala 668:143] + node _T_379 = and(_T_377, _T_378) @[el2_dec_tlu_ctl.scala 668:141] + pmu_fw_tlu_halted <= _T_379 @[el2_dec_tlu_ctl.scala 668:22] + node _T_380 = and(i_cpu_halt_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 670:38] + cpu_halt_ack <= _T_380 @[el2_dec_tlu_ctl.scala 670:17] + node _T_381 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:46] + node _T_382 = and(pmu_fw_tlu_halted_f, _T_381) @[el2_dec_tlu_ctl.scala 671:44] + node _T_383 = not(i_cpu_run_req_d1) @[el2_dec_tlu_ctl.scala 671:91] + node _T_384 = and(io.o_cpu_halt_status, _T_383) @[el2_dec_tlu_ctl.scala 671:89] + node _T_385 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 671:111] + node _T_386 = and(_T_384, _T_385) @[el2_dec_tlu_ctl.scala 671:109] + node _T_387 = or(_T_382, _T_386) @[el2_dec_tlu_ctl.scala 671:65] + cpu_halt_status <= _T_387 @[el2_dec_tlu_ctl.scala 671:20] + node _T_388 = and(io.o_cpu_halt_status, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 672:41] + node _T_389 = and(io.o_cpu_run_ack, i_cpu_run_req_sync_qual) @[el2_dec_tlu_ctl.scala 672:88] + node _T_390 = or(_T_388, _T_389) @[el2_dec_tlu_ctl.scala 672:68] + cpu_run_ack <= _T_390 @[el2_dec_tlu_ctl.scala 672:16] + io.o_debug_mode_status <= debug_mode_status @[el2_dec_tlu_ctl.scala 674:27] + node _T_391 = or(nmi_int_detected, timer_int_ready) @[el2_dec_tlu_ctl.scala 677:66] + node _T_392 = or(_T_391, soft_int_ready) @[el2_dec_tlu_ctl.scala 677:84] + node _T_393 = or(_T_392, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 677:101] + node _T_394 = or(_T_393, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 677:125] + node _T_395 = and(io.mhwakeup, mhwakeup_ready) @[el2_dec_tlu_ctl.scala 677:164] + node _T_396 = or(_T_394, _T_395) @[el2_dec_tlu_ctl.scala 677:149] + node _T_397 = and(_T_396, io.o_cpu_halt_status) @[el2_dec_tlu_ctl.scala 677:183] + node _T_398 = not(i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 677:208] + node _T_399 = and(_T_397, _T_398) @[el2_dec_tlu_ctl.scala 677:206] + node _T_400 = or(i_cpu_run_req_d1_raw, _T_399) @[el2_dec_tlu_ctl.scala 677:45] + i_cpu_run_req_d1 <= _T_400 @[el2_dec_tlu_ctl.scala 677:21] + reg _T_401 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 683:89] + _T_401 <= mdseac_locked_ns @[el2_dec_tlu_ctl.scala 683:89] + mdseac_locked_f <= _T_401 @[el2_dec_tlu_ctl.scala 683:57] + reg lsu_single_ecc_error_r_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 684:72] + lsu_single_ecc_error_r_d1 <= io.lsu_single_ecc_error_incr @[el2_dec_tlu_ctl.scala 684:72] + node _T_402 = not(io.tlu_bp.dec_tlu_flush_lower_wb) @[el2_dec_tlu_ctl.scala 686:57] + node lsu_exc_valid_r_raw = and(io.lsu_error_pkt_r.valid, _T_402) @[el2_dec_tlu_ctl.scala 686:55] + lsu_i0_exc_r_raw <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 687:21] + node _T_403 = and(lsu_i0_exc_r_raw, lsu_exc_valid_r_raw) @[el2_dec_tlu_ctl.scala 688:40] + node _T_404 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 688:64] + node _T_405 = and(_T_403, _T_404) @[el2_dec_tlu_ctl.scala 688:62] + node _T_406 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 688:84] + node lsu_exc_valid_r = and(_T_405, _T_406) @[el2_dec_tlu_ctl.scala 688:82] + reg _T_407 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 690:74] + _T_407 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 690:74] + lsu_exc_valid_r_d1 <= _T_407 @[el2_dec_tlu_ctl.scala 690:41] + reg lsu_i0_exc_r_d1 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 691:73] + lsu_i0_exc_r_d1 <= lsu_exc_valid_r @[el2_dec_tlu_ctl.scala 691:73] + node _T_408 = not(io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 692:40] + node lsu_exc_ma_r = and(lsu_exc_valid_r, _T_408) @[el2_dec_tlu_ctl.scala 692:38] + node lsu_exc_acc_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.exc_type) @[el2_dec_tlu_ctl.scala 693:38] + node lsu_exc_st_r = and(lsu_exc_valid_r, io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 694:38] + node _T_409 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 698:49] + node _T_410 = and(io.dec_tlu_i0_valid_r, _T_409) @[el2_dec_tlu_ctl.scala 698:47] + node _T_411 = not(io.lsu_error_pkt_r.bits.inst_type) @[el2_dec_tlu_ctl.scala 698:70] + node _T_412 = and(_T_411, io.lsu_error_pkt_r.bits.single_ecc_error) @[el2_dec_tlu_ctl.scala 698:105] + node lsu_i0_rfnpc_r = and(_T_410, _T_412) @[el2_dec_tlu_ctl.scala 698:67] + node _T_413 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 701:52] + node _T_414 = and(io.dec_tlu_i0_valid_r, _T_413) @[el2_dec_tlu_ctl.scala 701:50] + node _T_415 = not(lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 701:65] + node _T_416 = and(_T_414, _T_415) @[el2_dec_tlu_ctl.scala 701:63] + node _T_417 = not(inst_acc_r) @[el2_dec_tlu_ctl.scala 701:82] + node _T_418 = and(_T_416, _T_417) @[el2_dec_tlu_ctl.scala 701:79] + node _T_419 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 701:96] + node _T_420 = and(_T_418, _T_419) @[el2_dec_tlu_ctl.scala 701:94] + node _T_421 = not(request_debug_mode_r_d1) @[el2_dec_tlu_ctl.scala 701:121] + node _T_422 = and(_T_420, _T_421) @[el2_dec_tlu_ctl.scala 701:119] + node _T_423 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 701:148] + node tlu_i0_commit_cmt = and(_T_422, _T_423) @[el2_dec_tlu_ctl.scala 701:146] + node _T_424 = or(rfpc_i0_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 704:38] + node _T_425 = or(_T_424, inst_acc_r) @[el2_dec_tlu_ctl.scala 704:53] + node _T_426 = and(illegal_r, io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 704:79] + node _T_427 = or(_T_425, _T_426) @[el2_dec_tlu_ctl.scala 704:66] + node _T_428 = or(_T_427, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 704:104] + tlu_i0_kill_writeb_r <= _T_428 @[el2_dec_tlu_ctl.scala 704:25] + io.tlu_mem.dec_tlu_i0_commit_cmt <= tlu_i0_commit_cmt @[el2_dec_tlu_ctl.scala 705:37] + node _T_429 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 710:44] + node _T_430 = and(io.dec_tlu_i0_valid_r, _T_429) @[el2_dec_tlu_ctl.scala 710:42] + node _T_431 = or(io.tlu_exu.exu_i0_br_error_r, io.tlu_exu.exu_i0_br_start_error_r) @[el2_dec_tlu_ctl.scala 710:98] + node _T_432 = and(_T_430, _T_431) @[el2_dec_tlu_ctl.scala 710:66] + node _T_433 = or(ic_perr_r_d1, iccm_sbecc_r_d1) @[el2_dec_tlu_ctl.scala 710:154] + node _T_434 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 710:175] + node _T_435 = and(_T_433, _T_434) @[el2_dec_tlu_ctl.scala 710:173] + node _T_436 = or(_T_432, _T_435) @[el2_dec_tlu_ctl.scala 710:137] + node _T_437 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 710:199] + node _T_438 = and(_T_436, _T_437) @[el2_dec_tlu_ctl.scala 710:196] + node _T_439 = not(lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 710:220] + node _T_440 = and(_T_438, _T_439) @[el2_dec_tlu_ctl.scala 710:217] + rfpc_i0_r <= _T_440 @[el2_dec_tlu_ctl.scala 710:14] + node _T_441 = not(io.tlu_exu.dec_tlu_flush_lower_r) @[el2_dec_tlu_ctl.scala 713:70] + node _T_442 = and(iccm_repair_state_d1, _T_441) @[el2_dec_tlu_ctl.scala 713:68] + node _T_443 = or(iccm_sbecc_r_d1, _T_442) @[el2_dec_tlu_ctl.scala 713:44] + iccm_repair_state_ns <= _T_443 @[el2_dec_tlu_ctl.scala 713:25] + node _T_444 = and(tlu_i0_commit_cmt, iccm_repair_state_d1) @[el2_dec_tlu_ctl.scala 719:52] + node _T_445 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 719:88] + node _T_446 = or(_T_445, mret_r) @[el2_dec_tlu_ctl.scala 719:98] + node _T_447 = or(_T_446, take_reset) @[el2_dec_tlu_ctl.scala 719:107] + node _T_448 = or(_T_447, illegal_r) @[el2_dec_tlu_ctl.scala 719:120] + node _T_449 = eq(io.dec_csr_wraddr_r, UInt<12>("h07c2")) @[el2_dec_tlu_ctl.scala 719:176] + node _T_450 = and(dec_csr_wen_r_mod, _T_449) @[el2_dec_tlu_ctl.scala 719:153] + node _T_451 = or(_T_448, _T_450) @[el2_dec_tlu_ctl.scala 719:132] + node _T_452 = not(_T_451) @[el2_dec_tlu_ctl.scala 719:77] + node iccm_repair_state_rfnpc = and(_T_444, _T_452) @[el2_dec_tlu_ctl.scala 719:75] + node _T_453 = and(io.tlu_exu.exu_i0_br_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 722:59] + node _T_454 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 722:85] + node dec_tlu_br0_error_r = and(_T_453, _T_454) @[el2_dec_tlu_ctl.scala 722:83] + node _T_455 = and(io.tlu_exu.exu_i0_br_start_error_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 723:71] + node _T_456 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 723:97] + node dec_tlu_br0_start_error_r = and(_T_455, _T_456) @[el2_dec_tlu_ctl.scala 723:95] + node _T_457 = and(io.tlu_exu.exu_i0_br_valid_r, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 724:55] + node _T_458 = not(tlu_flush_lower_r_d1) @[el2_dec_tlu_ctl.scala 724:81] + node _T_459 = and(_T_457, _T_458) @[el2_dec_tlu_ctl.scala 724:79] + node _T_460 = not(io.tlu_exu.exu_i0_br_mp_r) @[el2_dec_tlu_ctl.scala 724:106] + node _T_461 = not(io.tlu_exu.exu_pmu_i0_br_ataken) @[el2_dec_tlu_ctl.scala 724:135] + node _T_462 = or(_T_460, _T_461) @[el2_dec_tlu_ctl.scala 724:133] + node dec_tlu_br0_v_r = and(_T_459, _T_462) @[el2_dec_tlu_ctl.scala 724:103] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.hist <= io.tlu_exu.exu_i0_br_hist_r @[el2_dec_tlu_ctl.scala 727:65] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_error <= dec_tlu_br0_error_r @[el2_dec_tlu_ctl.scala 728:57] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_start_error <= dec_tlu_br0_start_error_r @[el2_dec_tlu_ctl.scala 729:57] + io.tlu_bp.dec_tlu_br0_r_pkt.valid <= dec_tlu_br0_v_r @[el2_dec_tlu_ctl.scala 730:57] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.way <= io.exu_i0_br_way_r @[el2_dec_tlu_ctl.scala 731:65] + io.tlu_bp.dec_tlu_br0_r_pkt.bits.middle <= io.tlu_exu.exu_i0_br_middle_r @[el2_dec_tlu_ctl.scala 732:65] + node _T_463 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 735:51] + node _T_464 = and(_T_463, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 735:64] + node _T_465 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 735:90] + node _T_466 = and(_T_464, _T_465) @[el2_dec_tlu_ctl.scala 735:88] + node _T_467 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 735:115] + node _T_468 = not(_T_467) @[el2_dec_tlu_ctl.scala 735:110] + node _T_469 = and(_T_466, _T_468) @[el2_dec_tlu_ctl.scala 735:108] + node _T_470 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 735:132] + node _T_471 = and(_T_469, _T_470) @[el2_dec_tlu_ctl.scala 735:130] + ebreak_r <= _T_471 @[el2_dec_tlu_ctl.scala 735:13] + node _T_472 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h09")) @[el2_dec_tlu_ctl.scala 736:51] + node _T_473 = and(_T_472, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 736:64] + node _T_474 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 736:90] + node _T_475 = and(_T_473, _T_474) @[el2_dec_tlu_ctl.scala 736:88] + node _T_476 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 736:110] + node _T_477 = and(_T_475, _T_476) @[el2_dec_tlu_ctl.scala 736:108] + ecall_r <= _T_477 @[el2_dec_tlu_ctl.scala 736:13] + node _T_478 = not(io.dec_tlu_packet_r.legal) @[el2_dec_tlu_ctl.scala 737:17] + node _T_479 = and(_T_478, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 737:46] + node _T_480 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 737:72] + node _T_481 = and(_T_479, _T_480) @[el2_dec_tlu_ctl.scala 737:70] + node _T_482 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 737:92] + node _T_483 = and(_T_481, _T_482) @[el2_dec_tlu_ctl.scala 737:90] + illegal_r <= _T_483 @[el2_dec_tlu_ctl.scala 737:13] + node _T_484 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h0c")) @[el2_dec_tlu_ctl.scala 738:51] + node _T_485 = and(_T_484, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 738:64] + node _T_486 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 738:90] + node _T_487 = and(_T_485, _T_486) @[el2_dec_tlu_ctl.scala 738:88] + node _T_488 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 738:110] + node _T_489 = and(_T_487, _T_488) @[el2_dec_tlu_ctl.scala 738:108] + mret_r <= _T_489 @[el2_dec_tlu_ctl.scala 738:13] + node _T_490 = and(io.dec_tlu_packet_r.fence_i, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 740:50] + node _T_491 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 740:76] + node _T_492 = and(_T_490, _T_491) @[el2_dec_tlu_ctl.scala 740:74] + node _T_493 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 740:97] + node _T_494 = and(_T_492, _T_493) @[el2_dec_tlu_ctl.scala 740:95] + fence_i_r <= _T_494 @[el2_dec_tlu_ctl.scala 740:17] + node _T_495 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 741:53] + node _T_496 = and(io.tlu_mem.ifu_ic_error_start, _T_495) @[el2_dec_tlu_ctl.scala 741:51] + node _T_497 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 741:75] + node _T_498 = or(_T_497, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 741:101] + node _T_499 = and(_T_496, _T_498) @[el2_dec_tlu_ctl.scala 741:72] + node _T_500 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 741:131] + node _T_501 = and(_T_499, _T_500) @[el2_dec_tlu_ctl.scala 741:129] + ic_perr_r <= _T_501 @[el2_dec_tlu_ctl.scala 741:17] + node _T_502 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 742:61] + node _T_503 = and(io.tlu_mem.ifu_iccm_rd_ecc_single_err, _T_502) @[el2_dec_tlu_ctl.scala 742:59] + node _T_504 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 742:83] + node _T_505 = or(_T_504, dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 742:109] + node _T_506 = and(_T_503, _T_505) @[el2_dec_tlu_ctl.scala 742:80] + node _T_507 = not(internal_pmu_fw_halt_mode_f) @[el2_dec_tlu_ctl.scala 742:139] + node _T_508 = and(_T_506, _T_507) @[el2_dec_tlu_ctl.scala 742:137] + iccm_sbecc_r <= _T_508 @[el2_dec_tlu_ctl.scala 742:17] + node _T_509 = and(io.dec_tlu_packet_r.icaf, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 743:49] + inst_acc_r_raw <= _T_509 @[el2_dec_tlu_ctl.scala 743:20] + node _T_510 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 744:35] + node _T_511 = and(inst_acc_r_raw, _T_510) @[el2_dec_tlu_ctl.scala 744:33] + node _T_512 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 744:48] + node _T_513 = and(_T_511, _T_512) @[el2_dec_tlu_ctl.scala 744:46] + inst_acc_r <= _T_513 @[el2_dec_tlu_ctl.scala 744:15] + node _T_514 = eq(io.dec_tlu_packet_r.pmu_i0_itype, UInt<4>("h08")) @[el2_dec_tlu_ctl.scala 747:64] + node _T_515 = and(_T_514, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 747:77] + node _T_516 = not(i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 747:103] + node _T_517 = and(_T_515, _T_516) @[el2_dec_tlu_ctl.scala 747:101] + node _T_518 = bits(dcsr, 15, 15) @[el2_dec_tlu_ctl.scala 747:127] + node _T_519 = and(_T_517, _T_518) @[el2_dec_tlu_ctl.scala 747:121] + node _T_520 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 747:144] + node _T_521 = and(_T_519, _T_520) @[el2_dec_tlu_ctl.scala 747:142] + ebreak_to_debug_mode_r <= _T_521 @[el2_dec_tlu_ctl.scala 747:27] + reg _T_522 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 749:64] + _T_522 <= ebreak_to_debug_mode_r @[el2_dec_tlu_ctl.scala 749:64] + ebreak_to_debug_mode_r_d1 <= _T_522 @[el2_dec_tlu_ctl.scala 749:34] + io.tlu_mem.dec_tlu_fence_i_wb <= fence_i_r @[el2_dec_tlu_ctl.scala 750:39] + node _T_523 = or(ebreak_r, ecall_r) @[el2_dec_tlu_ctl.scala 763:41] + node _T_524 = or(_T_523, illegal_r) @[el2_dec_tlu_ctl.scala 763:51] + node _T_525 = or(_T_524, inst_acc_r) @[el2_dec_tlu_ctl.scala 763:63] + node _T_526 = not(rfpc_i0_r) @[el2_dec_tlu_ctl.scala 763:79] + node _T_527 = and(_T_525, _T_526) @[el2_dec_tlu_ctl.scala 763:77] + node _T_528 = not(io.dec_tlu_dbg_halted) @[el2_dec_tlu_ctl.scala 763:92] + node i0_exception_valid_r = and(_T_527, _T_528) @[el2_dec_tlu_ctl.scala 763:90] + node _T_529 = not(take_nmi) @[el2_dec_tlu_ctl.scala 772:33] + node _T_530 = and(take_ext_int, _T_529) @[el2_dec_tlu_ctl.scala 772:31] + node _T_531 = bits(_T_530, 0, 0) @[el2_dec_tlu_ctl.scala 772:44] + node _T_532 = not(take_nmi) @[el2_dec_tlu_ctl.scala 773:27] + node _T_533 = and(take_timer_int, _T_532) @[el2_dec_tlu_ctl.scala 773:25] + node _T_534 = bits(_T_533, 0, 0) @[el2_dec_tlu_ctl.scala 773:38] + node _T_535 = not(take_nmi) @[el2_dec_tlu_ctl.scala 774:26] + node _T_536 = and(take_soft_int, _T_535) @[el2_dec_tlu_ctl.scala 774:24] + node _T_537 = bits(_T_536, 0, 0) @[el2_dec_tlu_ctl.scala 774:37] + node _T_538 = not(take_nmi) @[el2_dec_tlu_ctl.scala 775:32] + node _T_539 = and(take_int_timer0_int, _T_538) @[el2_dec_tlu_ctl.scala 775:30] + node _T_540 = bits(_T_539, 0, 0) @[el2_dec_tlu_ctl.scala 775:43] + node _T_541 = not(take_nmi) @[el2_dec_tlu_ctl.scala 776:32] + node _T_542 = and(take_int_timer1_int, _T_541) @[el2_dec_tlu_ctl.scala 776:30] + node _T_543 = bits(_T_542, 0, 0) @[el2_dec_tlu_ctl.scala 776:43] + node _T_544 = not(take_nmi) @[el2_dec_tlu_ctl.scala 777:24] + node _T_545 = and(take_ce_int, _T_544) @[el2_dec_tlu_ctl.scala 777:22] + node _T_546 = bits(_T_545, 0, 0) @[el2_dec_tlu_ctl.scala 777:35] + node _T_547 = not(take_nmi) @[el2_dec_tlu_ctl.scala 778:22] + node _T_548 = and(illegal_r, _T_547) @[el2_dec_tlu_ctl.scala 778:20] + node _T_549 = bits(_T_548, 0, 0) @[el2_dec_tlu_ctl.scala 778:33] + node _T_550 = not(take_nmi) @[el2_dec_tlu_ctl.scala 779:21] + node _T_551 = and(ecall_r, _T_550) @[el2_dec_tlu_ctl.scala 779:19] + node _T_552 = bits(_T_551, 0, 0) @[el2_dec_tlu_ctl.scala 779:32] + node _T_553 = not(take_nmi) @[el2_dec_tlu_ctl.scala 780:24] + node _T_554 = and(inst_acc_r, _T_553) @[el2_dec_tlu_ctl.scala 780:22] + node _T_555 = bits(_T_554, 0, 0) @[el2_dec_tlu_ctl.scala 780:35] + node _T_556 = or(ebreak_r, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 781:20] + node _T_557 = not(take_nmi) @[el2_dec_tlu_ctl.scala 781:42] + node _T_558 = and(_T_556, _T_557) @[el2_dec_tlu_ctl.scala 781:40] + node _T_559 = bits(_T_558, 0, 0) @[el2_dec_tlu_ctl.scala 781:53] + node _T_560 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 782:25] + node _T_561 = and(lsu_exc_ma_r, _T_560) @[el2_dec_tlu_ctl.scala 782:23] + node _T_562 = not(take_nmi) @[el2_dec_tlu_ctl.scala 782:41] + node _T_563 = and(_T_561, _T_562) @[el2_dec_tlu_ctl.scala 782:39] + node _T_564 = bits(_T_563, 0, 0) @[el2_dec_tlu_ctl.scala 782:52] + node _T_565 = not(lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 783:26] + node _T_566 = and(lsu_exc_acc_r, _T_565) @[el2_dec_tlu_ctl.scala 783:24] + node _T_567 = not(take_nmi) @[el2_dec_tlu_ctl.scala 783:42] + node _T_568 = and(_T_566, _T_567) @[el2_dec_tlu_ctl.scala 783:40] + node _T_569 = bits(_T_568, 0, 0) @[el2_dec_tlu_ctl.scala 783:53] + node _T_570 = and(lsu_exc_ma_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 784:23] + node _T_571 = not(take_nmi) @[el2_dec_tlu_ctl.scala 784:40] + node _T_572 = and(_T_570, _T_571) @[el2_dec_tlu_ctl.scala 784:38] + node _T_573 = bits(_T_572, 0, 0) @[el2_dec_tlu_ctl.scala 784:51] + node _T_574 = and(lsu_exc_acc_r, lsu_exc_st_r) @[el2_dec_tlu_ctl.scala 785:24] + node _T_575 = not(take_nmi) @[el2_dec_tlu_ctl.scala 785:41] + node _T_576 = and(_T_574, _T_575) @[el2_dec_tlu_ctl.scala 785:39] + node _T_577 = bits(_T_576, 0, 0) @[el2_dec_tlu_ctl.scala 785:52] node _T_578 = mux(_T_531, UInt<5>("h0b"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_579 = mux(_T_534, UInt<5>("h07"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_580 = mux(_T_537, UInt<5>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -7410,281 +7415,281 @@ circuit el2_dec_tlu_ctl : node _T_604 = or(_T_603, _T_591) @[Mux.scala 27:72] wire exc_cause_r : UInt<5> @[Mux.scala 27:72] exc_cause_r <= _T_604 @[Mux.scala 27:72] - node _T_605 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 799:23] - node _T_606 = and(_T_605, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 799:48] - node _T_607 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 799:70] - node _T_608 = and(_T_606, _T_607) @[el2_dec_tlu_ctl.scala 799:65] - node _T_609 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 799:91] - node _T_610 = and(_T_608, _T_609) @[el2_dec_tlu_ctl.scala 799:83] - mhwakeup_ready <= _T_610 @[el2_dec_tlu_ctl.scala 799:19] - node _T_611 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 800:22] - node _T_612 = and(_T_611, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 800:47] - node _T_613 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 800:69] - node _T_614 = and(_T_612, _T_613) @[el2_dec_tlu_ctl.scala 800:64] - node _T_615 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 800:90] - node _T_616 = and(_T_614, _T_615) @[el2_dec_tlu_ctl.scala 800:82] - node _T_617 = not(ignore_ext_int_due_to_lsu_stall) @[el2_dec_tlu_ctl.scala 800:103] - node _T_618 = and(_T_616, _T_617) @[el2_dec_tlu_ctl.scala 800:101] - ext_int_ready <= _T_618 @[el2_dec_tlu_ctl.scala 800:19] - node _T_619 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 801:22] - node _T_620 = and(_T_619, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 801:47] - node _T_621 = bits(mip, 5, 5) @[el2_dec_tlu_ctl.scala 801:69] - node _T_622 = and(_T_620, _T_621) @[el2_dec_tlu_ctl.scala 801:64] - node _T_623 = bits(mie_ns, 5, 5) @[el2_dec_tlu_ctl.scala 801:90] - node _T_624 = and(_T_622, _T_623) @[el2_dec_tlu_ctl.scala 801:82] - ce_int_ready <= _T_624 @[el2_dec_tlu_ctl.scala 801:19] - node _T_625 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 802:22] - node _T_626 = and(_T_625, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 802:47] - node _T_627 = bits(mip, 0, 0) @[el2_dec_tlu_ctl.scala 802:69] - node _T_628 = and(_T_626, _T_627) @[el2_dec_tlu_ctl.scala 802:64] - node _T_629 = bits(mie_ns, 0, 0) @[el2_dec_tlu_ctl.scala 802:90] - node _T_630 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 802:82] - soft_int_ready <= _T_630 @[el2_dec_tlu_ctl.scala 802:19] - node _T_631 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 803:22] - node _T_632 = and(_T_631, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 803:47] - node _T_633 = bits(mip, 1, 1) @[el2_dec_tlu_ctl.scala 803:69] - node _T_634 = and(_T_632, _T_633) @[el2_dec_tlu_ctl.scala 803:64] - node _T_635 = bits(mie_ns, 1, 1) @[el2_dec_tlu_ctl.scala 803:90] - node _T_636 = and(_T_634, _T_635) @[el2_dec_tlu_ctl.scala 803:82] - timer_int_ready <= _T_636 @[el2_dec_tlu_ctl.scala 803:19] - node _T_637 = bits(mie_ns, 4, 4) @[el2_dec_tlu_ctl.scala 806:56] - node int_timer0_int_possible = and(mstatus_mie_ns, _T_637) @[el2_dec_tlu_ctl.scala 806:48] - node _T_638 = bits(mip, 4, 4) @[el2_dec_tlu_ctl.scala 807:33] - node int_timer0_int_ready = and(_T_638, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 807:46] - node _T_639 = bits(mie_ns, 3, 3) @[el2_dec_tlu_ctl.scala 808:56] - node int_timer1_int_possible = and(mstatus_mie_ns, _T_639) @[el2_dec_tlu_ctl.scala 808:48] - node _T_640 = bits(mip, 3, 3) @[el2_dec_tlu_ctl.scala 809:33] - node int_timer1_int_ready = and(_T_640, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 809:46] - node _T_641 = or(io.dec_csr_stall_int_ff, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 813:51] - node _T_642 = or(_T_641, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 813:73] - node int_timer_stalled = or(_T_642, mret_r) @[el2_dec_tlu_ctl.scala 813:97] - node _T_643 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 815:71] - node _T_644 = and(int_timer0_int_ready, _T_643) @[el2_dec_tlu_ctl.scala 815:48] - node _T_645 = and(int_timer0_int_possible, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 815:120] - node _T_646 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 815:146] - node _T_647 = and(_T_645, _T_646) @[el2_dec_tlu_ctl.scala 815:144] - node _T_648 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 815:167] - node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 815:165] - node _T_650 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 815:189] - node _T_651 = and(_T_649, _T_650) @[el2_dec_tlu_ctl.scala 815:187] - node _T_652 = or(_T_644, _T_651) @[el2_dec_tlu_ctl.scala 815:93] - int_timer0_int_hold <= _T_652 @[el2_dec_tlu_ctl.scala 815:23] - node _T_653 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 816:71] - node _T_654 = and(int_timer1_int_ready, _T_653) @[el2_dec_tlu_ctl.scala 816:48] - node _T_655 = and(int_timer1_int_possible, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 816:120] - node _T_656 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 816:146] - node _T_657 = and(_T_655, _T_656) @[el2_dec_tlu_ctl.scala 816:144] - node _T_658 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 816:167] - node _T_659 = and(_T_657, _T_658) @[el2_dec_tlu_ctl.scala 816:165] - node _T_660 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 816:189] - node _T_661 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 816:187] - node _T_662 = or(_T_654, _T_661) @[el2_dec_tlu_ctl.scala 816:93] - int_timer1_int_hold <= _T_662 @[el2_dec_tlu_ctl.scala 816:23] - node _T_663 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 818:58] - node _T_664 = and(debug_mode_status, _T_663) @[el2_dec_tlu_ctl.scala 818:56] - internal_dbg_halt_timers <= _T_664 @[el2_dec_tlu_ctl.scala 818:28] - node _T_665 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 820:54] - node _T_666 = or(_T_665, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 820:80] - node _T_667 = and(internal_dbg_halt_mode, _T_666) @[el2_dec_tlu_ctl.scala 820:51] - node _T_668 = or(_T_667, internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 820:106] - node _T_669 = or(_T_668, i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 820:134] - node _T_670 = or(_T_669, take_nmi) @[el2_dec_tlu_ctl.scala 820:154] - node _T_671 = or(_T_670, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 820:165] - node _T_672 = or(_T_671, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 820:190] - node _T_673 = or(_T_672, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 820:213] - node _T_674 = or(_T_673, mret_r) @[el2_dec_tlu_ctl.scala 820:237] - node block_interrupts = or(_T_674, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 820:246] - reg _T_675 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 824:58] - _T_675 <= take_ext_int_start @[el2_dec_tlu_ctl.scala 824:58] - take_ext_int_start_d1 <= _T_675 @[el2_dec_tlu_ctl.scala 824:26] - reg _T_676 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 825:58] - _T_676 <= take_ext_int_start_d1 @[el2_dec_tlu_ctl.scala 825:58] - take_ext_int_start_d2 <= _T_676 @[el2_dec_tlu_ctl.scala 825:26] - reg _T_677 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 826:58] - _T_677 <= take_ext_int_start_d2 @[el2_dec_tlu_ctl.scala 826:58] - take_ext_int_start_d3 <= _T_677 @[el2_dec_tlu_ctl.scala 826:26] - reg _T_678 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 827:58] - _T_678 <= ext_int_freeze @[el2_dec_tlu_ctl.scala 827:58] - ext_int_freeze_d1 <= _T_678 @[el2_dec_tlu_ctl.scala 827:26] - node _T_679 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 828:43] - node _T_680 = and(ext_int_ready, _T_679) @[el2_dec_tlu_ctl.scala 828:41] - take_ext_int_start <= _T_680 @[el2_dec_tlu_ctl.scala 828:24] - node _T_681 = or(take_ext_int_start, take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 830:42] - node _T_682 = or(_T_681, take_ext_int_start_d2) @[el2_dec_tlu_ctl.scala 830:66] - node _T_683 = or(_T_682, take_ext_int_start_d3) @[el2_dec_tlu_ctl.scala 830:90] - ext_int_freeze <= _T_683 @[el2_dec_tlu_ctl.scala 830:20] - node _T_684 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 831:63] - node _T_685 = not(_T_684) @[el2_dec_tlu_ctl.scala 831:45] - node _T_686 = and(take_ext_int_start_d3, _T_685) @[el2_dec_tlu_ctl.scala 831:43] - take_ext_int <= _T_686 @[el2_dec_tlu_ctl.scala 831:18] - node _T_687 = and(csr_pkt.csr_meicpct, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 832:45] - fast_int_meicpct <= _T_687 @[el2_dec_tlu_ctl.scala 832:22] - ignore_ext_int_due_to_lsu_stall <= io.lsu_fastint_stall_any @[el2_dec_tlu_ctl.scala 833:37] - node _T_688 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 846:34] - node _T_689 = and(ce_int_ready, _T_688) @[el2_dec_tlu_ctl.scala 846:32] - node _T_690 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 846:51] - node _T_691 = and(_T_689, _T_690) @[el2_dec_tlu_ctl.scala 846:49] - take_ce_int <= _T_691 @[el2_dec_tlu_ctl.scala 846:16] - node _T_692 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 847:37] - node _T_693 = and(soft_int_ready, _T_692) @[el2_dec_tlu_ctl.scala 847:35] - node _T_694 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 847:54] - node _T_695 = and(_T_693, _T_694) @[el2_dec_tlu_ctl.scala 847:52] - node _T_696 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 847:70] - node _T_697 = and(_T_695, _T_696) @[el2_dec_tlu_ctl.scala 847:68] - take_soft_int <= _T_697 @[el2_dec_tlu_ctl.scala 847:17] - node _T_698 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 848:39] - node _T_699 = and(timer_int_ready, _T_698) @[el2_dec_tlu_ctl.scala 848:37] - node _T_700 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 848:57] - node _T_701 = and(_T_699, _T_700) @[el2_dec_tlu_ctl.scala 848:55] - node _T_702 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 848:74] - node _T_703 = and(_T_701, _T_702) @[el2_dec_tlu_ctl.scala 848:72] - node _T_704 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 848:90] - node _T_705 = and(_T_703, _T_704) @[el2_dec_tlu_ctl.scala 848:88] - take_timer_int <= _T_705 @[el2_dec_tlu_ctl.scala 848:18] - node _T_706 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 849:48] - node _T_707 = and(_T_706, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 849:73] - node _T_708 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 849:101] - node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 849:99] - node _T_710 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 849:128] - node _T_711 = and(_T_709, _T_710) @[el2_dec_tlu_ctl.scala 849:126] - node _T_712 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 849:147] - node _T_713 = and(_T_711, _T_712) @[el2_dec_tlu_ctl.scala 849:145] - node _T_714 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 849:165] - node _T_715 = and(_T_713, _T_714) @[el2_dec_tlu_ctl.scala 849:163] - node _T_716 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 849:182] - node _T_717 = and(_T_715, _T_716) @[el2_dec_tlu_ctl.scala 849:180] - node _T_718 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 849:198] - node _T_719 = and(_T_717, _T_718) @[el2_dec_tlu_ctl.scala 849:196] - take_int_timer0_int <= _T_719 @[el2_dec_tlu_ctl.scala 849:23] - node _T_720 = or(int_timer1_int_ready, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 850:48] - node _T_721 = and(_T_720, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 850:73] - node _T_722 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 850:101] - node _T_723 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 850:99] - node _T_724 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 850:151] - node _T_725 = not(_T_724) @[el2_dec_tlu_ctl.scala 850:128] - node _T_726 = and(_T_723, _T_725) @[el2_dec_tlu_ctl.scala 850:126] - node _T_727 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 850:178] - node _T_728 = and(_T_726, _T_727) @[el2_dec_tlu_ctl.scala 850:176] - node _T_729 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 850:197] - node _T_730 = and(_T_728, _T_729) @[el2_dec_tlu_ctl.scala 850:195] - node _T_731 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 850:215] - node _T_732 = and(_T_730, _T_731) @[el2_dec_tlu_ctl.scala 850:213] - node _T_733 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 850:232] - node _T_734 = and(_T_732, _T_733) @[el2_dec_tlu_ctl.scala 850:230] - node _T_735 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 850:248] - node _T_736 = and(_T_734, _T_735) @[el2_dec_tlu_ctl.scala 850:246] - take_int_timer1_int <= _T_736 @[el2_dec_tlu_ctl.scala 850:23] - node _T_737 = and(reset_delayed, io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 851:31] - take_reset <= _T_737 @[el2_dec_tlu_ctl.scala 851:14] - node _T_738 = not(internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 852:34] - node _T_739 = and(nmi_int_detected, _T_738) @[el2_dec_tlu_ctl.scala 852:32] - node _T_740 = not(internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 852:64] - node _T_741 = bits(dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 852:124] - node _T_742 = and(dcsr_single_step_running_f, _T_741) @[el2_dec_tlu_ctl.scala 852:118] - node _T_743 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 852:140] - node _T_744 = and(_T_742, _T_743) @[el2_dec_tlu_ctl.scala 852:138] - node _T_745 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 852:165] - node _T_746 = and(_T_744, _T_745) @[el2_dec_tlu_ctl.scala 852:163] - node _T_747 = or(_T_740, _T_746) @[el2_dec_tlu_ctl.scala 852:88] - node _T_748 = and(_T_739, _T_747) @[el2_dec_tlu_ctl.scala 852:61] - node _T_749 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 852:194] - node _T_750 = and(_T_748, _T_749) @[el2_dec_tlu_ctl.scala 852:192] - node _T_751 = not(mret_r) @[el2_dec_tlu_ctl.scala 852:217] - node _T_752 = and(_T_750, _T_751) @[el2_dec_tlu_ctl.scala 852:215] - node _T_753 = not(take_reset) @[el2_dec_tlu_ctl.scala 852:227] - node _T_754 = and(_T_752, _T_753) @[el2_dec_tlu_ctl.scala 852:225] - node _T_755 = not(ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 852:241] - node _T_756 = and(_T_754, _T_755) @[el2_dec_tlu_ctl.scala 852:239] - node _T_757 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 852:268] - node _T_758 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 852:331] - node _T_759 = and(take_ext_int_start_d3, _T_758) @[el2_dec_tlu_ctl.scala 852:312] - node _T_760 = or(_T_757, _T_759) @[el2_dec_tlu_ctl.scala 852:287] - node _T_761 = and(_T_756, _T_760) @[el2_dec_tlu_ctl.scala 852:265] - take_nmi <= _T_761 @[el2_dec_tlu_ctl.scala 852:12] - node _T_762 = or(take_ext_int, take_timer_int) @[el2_dec_tlu_ctl.scala 855:37] - node _T_763 = or(_T_762, take_soft_int) @[el2_dec_tlu_ctl.scala 855:54] - node _T_764 = or(_T_763, take_nmi) @[el2_dec_tlu_ctl.scala 855:70] - node _T_765 = or(_T_764, take_ce_int) @[el2_dec_tlu_ctl.scala 855:81] - node _T_766 = or(_T_765, take_int_timer0_int) @[el2_dec_tlu_ctl.scala 855:95] - node _T_767 = or(_T_766, take_int_timer1_int) @[el2_dec_tlu_ctl.scala 855:117] - interrupt_valid_r <= _T_767 @[el2_dec_tlu_ctl.scala 855:21] - node _T_768 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 860:33] + node _T_605 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 796:24] + node _T_606 = and(_T_605, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 796:49] + node _T_607 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 796:71] + node _T_608 = and(_T_606, _T_607) @[el2_dec_tlu_ctl.scala 796:66] + node _T_609 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 796:92] + node _T_610 = and(_T_608, _T_609) @[el2_dec_tlu_ctl.scala 796:84] + mhwakeup_ready <= _T_610 @[el2_dec_tlu_ctl.scala 796:20] + node _T_611 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 797:23] + node _T_612 = and(_T_611, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 797:48] + node _T_613 = bits(mip, 2, 2) @[el2_dec_tlu_ctl.scala 797:70] + node _T_614 = and(_T_612, _T_613) @[el2_dec_tlu_ctl.scala 797:65] + node _T_615 = bits(mie_ns, 2, 2) @[el2_dec_tlu_ctl.scala 797:91] + node _T_616 = and(_T_614, _T_615) @[el2_dec_tlu_ctl.scala 797:83] + node _T_617 = not(ignore_ext_int_due_to_lsu_stall) @[el2_dec_tlu_ctl.scala 797:104] + node _T_618 = and(_T_616, _T_617) @[el2_dec_tlu_ctl.scala 797:102] + ext_int_ready <= _T_618 @[el2_dec_tlu_ctl.scala 797:20] + node _T_619 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 798:23] + node _T_620 = and(_T_619, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 798:48] + node _T_621 = bits(mip, 5, 5) @[el2_dec_tlu_ctl.scala 798:70] + node _T_622 = and(_T_620, _T_621) @[el2_dec_tlu_ctl.scala 798:65] + node _T_623 = bits(mie_ns, 5, 5) @[el2_dec_tlu_ctl.scala 798:91] + node _T_624 = and(_T_622, _T_623) @[el2_dec_tlu_ctl.scala 798:83] + ce_int_ready <= _T_624 @[el2_dec_tlu_ctl.scala 798:20] + node _T_625 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 799:23] + node _T_626 = and(_T_625, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 799:48] + node _T_627 = bits(mip, 0, 0) @[el2_dec_tlu_ctl.scala 799:70] + node _T_628 = and(_T_626, _T_627) @[el2_dec_tlu_ctl.scala 799:65] + node _T_629 = bits(mie_ns, 0, 0) @[el2_dec_tlu_ctl.scala 799:91] + node _T_630 = and(_T_628, _T_629) @[el2_dec_tlu_ctl.scala 799:83] + soft_int_ready <= _T_630 @[el2_dec_tlu_ctl.scala 799:20] + node _T_631 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 800:23] + node _T_632 = and(_T_631, mstatus_mie_ns) @[el2_dec_tlu_ctl.scala 800:48] + node _T_633 = bits(mip, 1, 1) @[el2_dec_tlu_ctl.scala 800:70] + node _T_634 = and(_T_632, _T_633) @[el2_dec_tlu_ctl.scala 800:65] + node _T_635 = bits(mie_ns, 1, 1) @[el2_dec_tlu_ctl.scala 800:91] + node _T_636 = and(_T_634, _T_635) @[el2_dec_tlu_ctl.scala 800:83] + timer_int_ready <= _T_636 @[el2_dec_tlu_ctl.scala 800:20] + node _T_637 = bits(mie_ns, 4, 4) @[el2_dec_tlu_ctl.scala 803:57] + node int_timer0_int_possible = and(mstatus_mie_ns, _T_637) @[el2_dec_tlu_ctl.scala 803:49] + node _T_638 = bits(mip, 4, 4) @[el2_dec_tlu_ctl.scala 804:34] + node int_timer0_int_ready = and(_T_638, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 804:47] + node _T_639 = bits(mie_ns, 3, 3) @[el2_dec_tlu_ctl.scala 805:57] + node int_timer1_int_possible = and(mstatus_mie_ns, _T_639) @[el2_dec_tlu_ctl.scala 805:49] + node _T_640 = bits(mip, 3, 3) @[el2_dec_tlu_ctl.scala 806:34] + node int_timer1_int_ready = and(_T_640, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 806:47] + node _T_641 = or(io.dec_csr_stall_int_ff, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 810:52] + node _T_642 = or(_T_641, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 810:74] + node int_timer_stalled = or(_T_642, mret_r) @[el2_dec_tlu_ctl.scala 810:98] + node _T_643 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 812:72] + node _T_644 = and(int_timer0_int_ready, _T_643) @[el2_dec_tlu_ctl.scala 812:49] + node _T_645 = and(int_timer0_int_possible, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 812:121] + node _T_646 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 812:147] + node _T_647 = and(_T_645, _T_646) @[el2_dec_tlu_ctl.scala 812:145] + node _T_648 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 812:168] + node _T_649 = and(_T_647, _T_648) @[el2_dec_tlu_ctl.scala 812:166] + node _T_650 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 812:190] + node _T_651 = and(_T_649, _T_650) @[el2_dec_tlu_ctl.scala 812:188] + node _T_652 = or(_T_644, _T_651) @[el2_dec_tlu_ctl.scala 812:94] + int_timer0_int_hold <= _T_652 @[el2_dec_tlu_ctl.scala 812:24] + node _T_653 = or(pmu_fw_tlu_halted_f, int_timer_stalled) @[el2_dec_tlu_ctl.scala 813:72] + node _T_654 = and(int_timer1_int_ready, _T_653) @[el2_dec_tlu_ctl.scala 813:49] + node _T_655 = and(int_timer1_int_possible, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 813:121] + node _T_656 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 813:147] + node _T_657 = and(_T_655, _T_656) @[el2_dec_tlu_ctl.scala 813:145] + node _T_658 = not(take_ext_int_start) @[el2_dec_tlu_ctl.scala 813:168] + node _T_659 = and(_T_657, _T_658) @[el2_dec_tlu_ctl.scala 813:166] + node _T_660 = not(debug_mode_status) @[el2_dec_tlu_ctl.scala 813:190] + node _T_661 = and(_T_659, _T_660) @[el2_dec_tlu_ctl.scala 813:188] + node _T_662 = or(_T_654, _T_661) @[el2_dec_tlu_ctl.scala 813:94] + int_timer1_int_hold <= _T_662 @[el2_dec_tlu_ctl.scala 813:24] + node _T_663 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 815:59] + node _T_664 = and(debug_mode_status, _T_663) @[el2_dec_tlu_ctl.scala 815:57] + internal_dbg_halt_timers <= _T_664 @[el2_dec_tlu_ctl.scala 815:29] + node _T_665 = not(dcsr_single_step_running) @[el2_dec_tlu_ctl.scala 817:55] + node _T_666 = or(_T_665, io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 817:81] + node _T_667 = and(internal_dbg_halt_mode, _T_666) @[el2_dec_tlu_ctl.scala 817:52] + node _T_668 = or(_T_667, internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 817:107] + node _T_669 = or(_T_668, i_cpu_halt_req_d1) @[el2_dec_tlu_ctl.scala 817:135] + node _T_670 = or(_T_669, take_nmi) @[el2_dec_tlu_ctl.scala 817:155] + node _T_671 = or(_T_670, ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 817:166] + node _T_672 = or(_T_671, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 817:191] + node _T_673 = or(_T_672, exc_or_int_valid_r_d1) @[el2_dec_tlu_ctl.scala 817:214] + node _T_674 = or(_T_673, mret_r) @[el2_dec_tlu_ctl.scala 817:238] + node block_interrupts = or(_T_674, ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 817:247] + reg _T_675 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 821:62] + _T_675 <= take_ext_int_start @[el2_dec_tlu_ctl.scala 821:62] + take_ext_int_start_d1 <= _T_675 @[el2_dec_tlu_ctl.scala 821:30] + reg _T_676 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 822:62] + _T_676 <= take_ext_int_start_d1 @[el2_dec_tlu_ctl.scala 822:62] + take_ext_int_start_d2 <= _T_676 @[el2_dec_tlu_ctl.scala 822:30] + reg _T_677 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 823:62] + _T_677 <= take_ext_int_start_d2 @[el2_dec_tlu_ctl.scala 823:62] + take_ext_int_start_d3 <= _T_677 @[el2_dec_tlu_ctl.scala 823:30] + reg _T_678 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 824:66] + _T_678 <= ext_int_freeze @[el2_dec_tlu_ctl.scala 824:66] + ext_int_freeze_d1 <= _T_678 @[el2_dec_tlu_ctl.scala 824:34] + node _T_679 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 825:47] + node _T_680 = and(ext_int_ready, _T_679) @[el2_dec_tlu_ctl.scala 825:45] + take_ext_int_start <= _T_680 @[el2_dec_tlu_ctl.scala 825:28] + node _T_681 = or(take_ext_int_start, take_ext_int_start_d1) @[el2_dec_tlu_ctl.scala 827:46] + node _T_682 = or(_T_681, take_ext_int_start_d2) @[el2_dec_tlu_ctl.scala 827:70] + node _T_683 = or(_T_682, take_ext_int_start_d3) @[el2_dec_tlu_ctl.scala 827:94] + ext_int_freeze <= _T_683 @[el2_dec_tlu_ctl.scala 827:24] + node _T_684 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 828:67] + node _T_685 = not(_T_684) @[el2_dec_tlu_ctl.scala 828:49] + node _T_686 = and(take_ext_int_start_d3, _T_685) @[el2_dec_tlu_ctl.scala 828:47] + take_ext_int <= _T_686 @[el2_dec_tlu_ctl.scala 828:22] + node _T_687 = and(csr_pkt.csr_meicpct, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 829:49] + fast_int_meicpct <= _T_687 @[el2_dec_tlu_ctl.scala 829:26] + ignore_ext_int_due_to_lsu_stall <= io.lsu_fastint_stall_any @[el2_dec_tlu_ctl.scala 830:41] + node _T_688 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 843:35] + node _T_689 = and(ce_int_ready, _T_688) @[el2_dec_tlu_ctl.scala 843:33] + node _T_690 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 843:52] + node _T_691 = and(_T_689, _T_690) @[el2_dec_tlu_ctl.scala 843:50] + take_ce_int <= _T_691 @[el2_dec_tlu_ctl.scala 843:17] + node _T_692 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 844:38] + node _T_693 = and(soft_int_ready, _T_692) @[el2_dec_tlu_ctl.scala 844:36] + node _T_694 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 844:55] + node _T_695 = and(_T_693, _T_694) @[el2_dec_tlu_ctl.scala 844:53] + node _T_696 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 844:71] + node _T_697 = and(_T_695, _T_696) @[el2_dec_tlu_ctl.scala 844:69] + take_soft_int <= _T_697 @[el2_dec_tlu_ctl.scala 844:18] + node _T_698 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 845:40] + node _T_699 = and(timer_int_ready, _T_698) @[el2_dec_tlu_ctl.scala 845:38] + node _T_700 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 845:58] + node _T_701 = and(_T_699, _T_700) @[el2_dec_tlu_ctl.scala 845:56] + node _T_702 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 845:75] + node _T_703 = and(_T_701, _T_702) @[el2_dec_tlu_ctl.scala 845:73] + node _T_704 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 845:91] + node _T_705 = and(_T_703, _T_704) @[el2_dec_tlu_ctl.scala 845:89] + take_timer_int <= _T_705 @[el2_dec_tlu_ctl.scala 845:19] + node _T_706 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 846:49] + node _T_707 = and(_T_706, int_timer0_int_possible) @[el2_dec_tlu_ctl.scala 846:74] + node _T_708 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 846:102] + node _T_709 = and(_T_707, _T_708) @[el2_dec_tlu_ctl.scala 846:100] + node _T_710 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 846:129] + node _T_711 = and(_T_709, _T_710) @[el2_dec_tlu_ctl.scala 846:127] + node _T_712 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 846:148] + node _T_713 = and(_T_711, _T_712) @[el2_dec_tlu_ctl.scala 846:146] + node _T_714 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 846:166] + node _T_715 = and(_T_713, _T_714) @[el2_dec_tlu_ctl.scala 846:164] + node _T_716 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 846:183] + node _T_717 = and(_T_715, _T_716) @[el2_dec_tlu_ctl.scala 846:181] + node _T_718 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 846:199] + node _T_719 = and(_T_717, _T_718) @[el2_dec_tlu_ctl.scala 846:197] + take_int_timer0_int <= _T_719 @[el2_dec_tlu_ctl.scala 846:24] + node _T_720 = or(int_timer1_int_ready, int_timer1_int_hold_f) @[el2_dec_tlu_ctl.scala 847:49] + node _T_721 = and(_T_720, int_timer1_int_possible) @[el2_dec_tlu_ctl.scala 847:74] + node _T_722 = not(io.dec_csr_stall_int_ff) @[el2_dec_tlu_ctl.scala 847:102] + node _T_723 = and(_T_721, _T_722) @[el2_dec_tlu_ctl.scala 847:100] + node _T_724 = or(int_timer0_int_ready, int_timer0_int_hold_f) @[el2_dec_tlu_ctl.scala 847:152] + node _T_725 = not(_T_724) @[el2_dec_tlu_ctl.scala 847:129] + node _T_726 = and(_T_723, _T_725) @[el2_dec_tlu_ctl.scala 847:127] + node _T_727 = not(timer_int_ready) @[el2_dec_tlu_ctl.scala 847:179] + node _T_728 = and(_T_726, _T_727) @[el2_dec_tlu_ctl.scala 847:177] + node _T_729 = not(soft_int_ready) @[el2_dec_tlu_ctl.scala 847:198] + node _T_730 = and(_T_728, _T_729) @[el2_dec_tlu_ctl.scala 847:196] + node _T_731 = not(ext_int_ready) @[el2_dec_tlu_ctl.scala 847:216] + node _T_732 = and(_T_730, _T_731) @[el2_dec_tlu_ctl.scala 847:214] + node _T_733 = not(ce_int_ready) @[el2_dec_tlu_ctl.scala 847:233] + node _T_734 = and(_T_732, _T_733) @[el2_dec_tlu_ctl.scala 847:231] + node _T_735 = not(block_interrupts) @[el2_dec_tlu_ctl.scala 847:249] + node _T_736 = and(_T_734, _T_735) @[el2_dec_tlu_ctl.scala 847:247] + take_int_timer1_int <= _T_736 @[el2_dec_tlu_ctl.scala 847:24] + node _T_737 = and(reset_delayed, io.mpc_reset_run_req) @[el2_dec_tlu_ctl.scala 848:32] + take_reset <= _T_737 @[el2_dec_tlu_ctl.scala 848:15] + node _T_738 = not(internal_pmu_fw_halt_mode) @[el2_dec_tlu_ctl.scala 849:35] + node _T_739 = and(nmi_int_detected, _T_738) @[el2_dec_tlu_ctl.scala 849:33] + node _T_740 = not(internal_dbg_halt_mode) @[el2_dec_tlu_ctl.scala 849:65] + node _T_741 = bits(dcsr, 11, 11) @[el2_dec_tlu_ctl.scala 849:125] + node _T_742 = and(dcsr_single_step_running_f, _T_741) @[el2_dec_tlu_ctl.scala 849:119] + node _T_743 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 849:141] + node _T_744 = and(_T_742, _T_743) @[el2_dec_tlu_ctl.scala 849:139] + node _T_745 = not(dcsr_single_step_done_f) @[el2_dec_tlu_ctl.scala 849:166] + node _T_746 = and(_T_744, _T_745) @[el2_dec_tlu_ctl.scala 849:164] + node _T_747 = or(_T_740, _T_746) @[el2_dec_tlu_ctl.scala 849:89] + node _T_748 = and(_T_739, _T_747) @[el2_dec_tlu_ctl.scala 849:62] + node _T_749 = not(synchronous_flush_r) @[el2_dec_tlu_ctl.scala 849:195] + node _T_750 = and(_T_748, _T_749) @[el2_dec_tlu_ctl.scala 849:193] + node _T_751 = not(mret_r) @[el2_dec_tlu_ctl.scala 849:218] + node _T_752 = and(_T_750, _T_751) @[el2_dec_tlu_ctl.scala 849:216] + node _T_753 = not(take_reset) @[el2_dec_tlu_ctl.scala 849:228] + node _T_754 = and(_T_752, _T_753) @[el2_dec_tlu_ctl.scala 849:226] + node _T_755 = not(ebreak_to_debug_mode_r) @[el2_dec_tlu_ctl.scala 849:242] + node _T_756 = and(_T_754, _T_755) @[el2_dec_tlu_ctl.scala 849:240] + node _T_757 = not(ext_int_freeze_d1) @[el2_dec_tlu_ctl.scala 849:269] + node _T_758 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 849:332] + node _T_759 = and(take_ext_int_start_d3, _T_758) @[el2_dec_tlu_ctl.scala 849:313] + node _T_760 = or(_T_757, _T_759) @[el2_dec_tlu_ctl.scala 849:288] + node _T_761 = and(_T_756, _T_760) @[el2_dec_tlu_ctl.scala 849:266] + take_nmi <= _T_761 @[el2_dec_tlu_ctl.scala 849:13] + node _T_762 = or(take_ext_int, take_timer_int) @[el2_dec_tlu_ctl.scala 852:38] + node _T_763 = or(_T_762, take_soft_int) @[el2_dec_tlu_ctl.scala 852:55] + node _T_764 = or(_T_763, take_nmi) @[el2_dec_tlu_ctl.scala 852:71] + node _T_765 = or(_T_764, take_ce_int) @[el2_dec_tlu_ctl.scala 852:82] + node _T_766 = or(_T_765, take_int_timer0_int) @[el2_dec_tlu_ctl.scala 852:96] + node _T_767 = or(_T_766, take_int_timer1_int) @[el2_dec_tlu_ctl.scala 852:118] + interrupt_valid_r <= _T_767 @[el2_dec_tlu_ctl.scala 852:22] + node _T_768 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 857:34] node _T_769 = cat(_T_768, UInt<1>("h00")) @[Cat.scala 29:58] node _T_770 = cat(UInt<25>("h00"), exc_cause_r) @[Cat.scala 29:58] node _T_771 = cat(_T_770, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_772 = add(_T_769, _T_771) @[el2_dec_tlu_ctl.scala 860:50] - node vectored_path = tail(_T_772, 1) @[el2_dec_tlu_ctl.scala 860:50] - node _T_773 = bits(take_nmi, 0, 0) @[el2_dec_tlu_ctl.scala 861:37] - node _T_774 = bits(mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 861:66] - node _T_775 = eq(_T_774, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 861:70] - node _T_776 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 861:103] + node _T_772 = add(_T_769, _T_771) @[el2_dec_tlu_ctl.scala 857:51] + node vectored_path = tail(_T_772, 1) @[el2_dec_tlu_ctl.scala 857:51] + node _T_773 = bits(take_nmi, 0, 0) @[el2_dec_tlu_ctl.scala 858:38] + node _T_774 = bits(mtvec, 0, 0) @[el2_dec_tlu_ctl.scala 858:67] + node _T_775 = eq(_T_774, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 858:71] + node _T_776 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 858:104] node _T_777 = cat(_T_776, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_778 = mux(_T_775, vectored_path, _T_777) @[el2_dec_tlu_ctl.scala 861:60] - node interrupt_path = mux(_T_773, io.nmi_vec, _T_778) @[el2_dec_tlu_ctl.scala 861:27] - node _T_779 = or(lsu_i0_rfnpc_r, fence_i_r) @[el2_dec_tlu_ctl.scala 862:35] - node _T_780 = or(_T_779, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 862:47] - node _T_781 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 862:95] - node _T_782 = and(i_cpu_run_req_d1, _T_781) @[el2_dec_tlu_ctl.scala 862:93] - node _T_783 = or(_T_780, _T_782) @[el2_dec_tlu_ctl.scala 862:73] - node _T_784 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 862:130] - node _T_785 = and(rfpc_i0_r, _T_784) @[el2_dec_tlu_ctl.scala 862:128] - node sel_npc_r = or(_T_783, _T_785) @[el2_dec_tlu_ctl.scala 862:115] - node _T_786 = and(i_cpu_run_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 863:42] - node sel_npc_resume = or(_T_786, pause_expired_r) @[el2_dec_tlu_ctl.scala 863:65] - node _T_787 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 864:64] - node _T_788 = not(_T_787) @[el2_dec_tlu_ctl.scala 864:46] - node sel_fir_addr = and(take_ext_int_start_d3, _T_788) @[el2_dec_tlu_ctl.scala 864:44] - node _T_789 = or(i0_exception_valid_r, rfpc_i0_r) @[el2_dec_tlu_ctl.scala 865:48] - node _T_790 = or(_T_789, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 865:60] - node _T_791 = or(_T_790, fence_i_r) @[el2_dec_tlu_ctl.scala 865:78] - node _T_792 = or(_T_791, lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 865:90] - node _T_793 = or(_T_792, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 865:107] - node _T_794 = or(_T_793, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 865:134] - node _T_795 = or(_T_794, sel_npc_resume) @[el2_dec_tlu_ctl.scala 865:156] - node _T_796 = or(_T_795, dec_tlu_wr_pause_r_d1) @[el2_dec_tlu_ctl.scala 865:174] - node _T_797 = or(_T_796, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 865:200] - synchronous_flush_r <= _T_797 @[el2_dec_tlu_ctl.scala 865:24] - node _T_798 = or(interrupt_valid_r, mret_r) @[el2_dec_tlu_ctl.scala 866:42] - node _T_799 = or(_T_798, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 866:51] - node _T_800 = or(_T_799, take_halt) @[el2_dec_tlu_ctl.scala 866:73] - node _T_801 = or(_T_800, take_reset) @[el2_dec_tlu_ctl.scala 866:85] - node _T_802 = or(_T_801, take_ext_int_start) @[el2_dec_tlu_ctl.scala 866:98] - tlu_flush_lower_r <= _T_802 @[el2_dec_tlu_ctl.scala 866:21] - node _T_803 = bits(take_reset, 0, 0) @[el2_dec_tlu_ctl.scala 868:41] - node _T_804 = bits(sel_fir_addr, 0, 0) @[el2_dec_tlu_ctl.scala 869:20] - node _T_805 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 870:14] - node _T_806 = eq(sel_npc_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 870:32] - node _T_807 = and(_T_805, _T_806) @[el2_dec_tlu_ctl.scala 870:21] - node _T_808 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 871:14] - node _T_809 = eq(rfpc_i0_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 871:32] - node _T_810 = and(_T_808, _T_809) @[el2_dec_tlu_ctl.scala 871:21] - node _T_811 = eq(io.dec_tlu_i0_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 871:62] - node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 871:39] - node _T_813 = eq(sel_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 871:80] - node _T_814 = and(_T_812, _T_813) @[el2_dec_tlu_ctl.scala 871:69] - node _T_815 = eq(interrupt_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 872:23] - node _T_816 = eq(sel_fir_addr, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 872:44] - node _T_817 = and(_T_815, _T_816) @[el2_dec_tlu_ctl.scala 872:30] - node _T_818 = or(i0_exception_valid_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 873:28] - node _T_819 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 873:68] - node _T_820 = and(i0_trigger_hit_r, _T_819) @[el2_dec_tlu_ctl.scala 873:66] - node _T_821 = or(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 873:46] - node _T_822 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 873:93] - node _T_823 = and(_T_821, _T_822) @[el2_dec_tlu_ctl.scala 873:91] - node _T_824 = not(sel_fir_addr) @[el2_dec_tlu_ctl.scala 873:114] - node _T_825 = and(_T_823, _T_824) @[el2_dec_tlu_ctl.scala 873:112] - node _T_826 = bits(_T_825, 0, 0) @[el2_dec_tlu_ctl.scala 873:129] - node _T_827 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 873:149] + node _T_778 = mux(_T_775, vectored_path, _T_777) @[el2_dec_tlu_ctl.scala 858:61] + node interrupt_path = mux(_T_773, io.nmi_vec, _T_778) @[el2_dec_tlu_ctl.scala 858:28] + node _T_779 = or(lsu_i0_rfnpc_r, fence_i_r) @[el2_dec_tlu_ctl.scala 859:36] + node _T_780 = or(_T_779, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 859:48] + node _T_781 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 859:96] + node _T_782 = and(i_cpu_run_req_d1, _T_781) @[el2_dec_tlu_ctl.scala 859:94] + node _T_783 = or(_T_780, _T_782) @[el2_dec_tlu_ctl.scala 859:74] + node _T_784 = not(io.dec_tlu_i0_valid_r) @[el2_dec_tlu_ctl.scala 859:131] + node _T_785 = and(rfpc_i0_r, _T_784) @[el2_dec_tlu_ctl.scala 859:129] + node sel_npc_r = or(_T_783, _T_785) @[el2_dec_tlu_ctl.scala 859:116] + node _T_786 = and(i_cpu_run_req_d1, pmu_fw_tlu_halted_f) @[el2_dec_tlu_ctl.scala 860:43] + node sel_npc_resume = or(_T_786, pause_expired_r) @[el2_dec_tlu_ctl.scala 860:66] + node _T_787 = orr(io.lsu_fir_error) @[el2_dec_tlu_ctl.scala 861:65] + node _T_788 = not(_T_787) @[el2_dec_tlu_ctl.scala 861:47] + node sel_fir_addr = and(take_ext_int_start_d3, _T_788) @[el2_dec_tlu_ctl.scala 861:45] + node _T_789 = or(i0_exception_valid_r, rfpc_i0_r) @[el2_dec_tlu_ctl.scala 862:49] + node _T_790 = or(_T_789, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 862:61] + node _T_791 = or(_T_790, fence_i_r) @[el2_dec_tlu_ctl.scala 862:79] + node _T_792 = or(_T_791, lsu_i0_rfnpc_r) @[el2_dec_tlu_ctl.scala 862:91] + node _T_793 = or(_T_792, iccm_repair_state_rfnpc) @[el2_dec_tlu_ctl.scala 862:108] + node _T_794 = or(_T_793, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 862:135] + node _T_795 = or(_T_794, sel_npc_resume) @[el2_dec_tlu_ctl.scala 862:157] + node _T_796 = or(_T_795, dec_tlu_wr_pause_r_d1) @[el2_dec_tlu_ctl.scala 862:175] + node _T_797 = or(_T_796, i0_trigger_hit_r) @[el2_dec_tlu_ctl.scala 862:201] + synchronous_flush_r <= _T_797 @[el2_dec_tlu_ctl.scala 862:25] + node _T_798 = or(interrupt_valid_r, mret_r) @[el2_dec_tlu_ctl.scala 863:43] + node _T_799 = or(_T_798, synchronous_flush_r) @[el2_dec_tlu_ctl.scala 863:52] + node _T_800 = or(_T_799, take_halt) @[el2_dec_tlu_ctl.scala 863:74] + node _T_801 = or(_T_800, take_reset) @[el2_dec_tlu_ctl.scala 863:86] + node _T_802 = or(_T_801, take_ext_int_start) @[el2_dec_tlu_ctl.scala 863:99] + tlu_flush_lower_r <= _T_802 @[el2_dec_tlu_ctl.scala 863:22] + node _T_803 = bits(take_reset, 0, 0) @[el2_dec_tlu_ctl.scala 865:42] + node _T_804 = bits(sel_fir_addr, 0, 0) @[el2_dec_tlu_ctl.scala 866:72] + node _T_805 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 867:66] + node _T_806 = eq(sel_npc_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 867:84] + node _T_807 = and(_T_805, _T_806) @[el2_dec_tlu_ctl.scala 867:73] + node _T_808 = eq(take_nmi, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 868:66] + node _T_809 = eq(rfpc_i0_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 868:84] + node _T_810 = and(_T_808, _T_809) @[el2_dec_tlu_ctl.scala 868:73] + node _T_811 = eq(io.dec_tlu_i0_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 868:114] + node _T_812 = and(_T_810, _T_811) @[el2_dec_tlu_ctl.scala 868:91] + node _T_813 = eq(sel_npc_r, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 868:132] + node _T_814 = and(_T_812, _T_813) @[el2_dec_tlu_ctl.scala 868:121] + node _T_815 = eq(interrupt_valid_r, UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 869:75] + node _T_816 = eq(sel_fir_addr, UInt<1>("h00")) @[el2_dec_tlu_ctl.scala 869:96] + node _T_817 = and(_T_815, _T_816) @[el2_dec_tlu_ctl.scala 869:82] + node _T_818 = or(i0_exception_valid_r, lsu_exc_valid_r) @[el2_dec_tlu_ctl.scala 870:80] + node _T_819 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 870:120] + node _T_820 = and(i0_trigger_hit_r, _T_819) @[el2_dec_tlu_ctl.scala 870:118] + node _T_821 = or(_T_818, _T_820) @[el2_dec_tlu_ctl.scala 870:98] + node _T_822 = not(interrupt_valid_r) @[el2_dec_tlu_ctl.scala 870:145] + node _T_823 = and(_T_821, _T_822) @[el2_dec_tlu_ctl.scala 870:143] + node _T_824 = not(sel_fir_addr) @[el2_dec_tlu_ctl.scala 870:166] + node _T_825 = and(_T_823, _T_824) @[el2_dec_tlu_ctl.scala 870:164] + node _T_826 = bits(_T_825, 0, 0) @[el2_dec_tlu_ctl.scala 870:181] + node _T_827 = bits(mtvec, 30, 1) @[el2_dec_tlu_ctl.scala 870:205] node _T_828 = cat(_T_827, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_829 = not(take_nmi) @[el2_dec_tlu_ctl.scala 874:6] - node _T_830 = and(_T_829, mret_r) @[el2_dec_tlu_ctl.scala 874:16] - node _T_831 = bits(_T_830, 0, 0) @[el2_dec_tlu_ctl.scala 874:26] - node _T_832 = not(take_nmi) @[el2_dec_tlu_ctl.scala 875:6] - node _T_833 = and(_T_832, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 875:16] - node _T_834 = bits(_T_833, 0, 0) @[el2_dec_tlu_ctl.scala 875:38] - node _T_835 = not(take_nmi) @[el2_dec_tlu_ctl.scala 876:6] - node _T_836 = and(_T_835, sel_npc_resume) @[el2_dec_tlu_ctl.scala 876:16] - node _T_837 = bits(_T_836, 0, 0) @[el2_dec_tlu_ctl.scala 876:34] + node _T_829 = not(take_nmi) @[el2_dec_tlu_ctl.scala 871:58] + node _T_830 = and(_T_829, mret_r) @[el2_dec_tlu_ctl.scala 871:68] + node _T_831 = bits(_T_830, 0, 0) @[el2_dec_tlu_ctl.scala 871:78] + node _T_832 = not(take_nmi) @[el2_dec_tlu_ctl.scala 872:58] + node _T_833 = and(_T_832, debug_resume_req_f) @[el2_dec_tlu_ctl.scala 872:68] + node _T_834 = bits(_T_833, 0, 0) @[el2_dec_tlu_ctl.scala 872:90] + node _T_835 = not(take_nmi) @[el2_dec_tlu_ctl.scala 873:58] + node _T_836 = and(_T_835, sel_npc_resume) @[el2_dec_tlu_ctl.scala 873:68] + node _T_837 = bits(_T_836, 0, 0) @[el2_dec_tlu_ctl.scala 873:86] node _T_838 = mux(_T_804, io.lsu_fir_addr, UInt<1>("h00")) @[Mux.scala 27:72] node _T_839 = mux(_T_807, npc_r, UInt<1>("h00")) @[Mux.scala 27:72] node _T_840 = mux(_T_814, io.dec_tlu_i0_pc_r, UInt<1>("h00")) @[Mux.scala 27:72] @@ -7702,174 +7707,175 @@ circuit el2_dec_tlu_ctl : node _T_852 = or(_T_851, _T_845) @[Mux.scala 27:72] wire _T_853 : UInt<31> @[Mux.scala 27:72] _T_853 <= _T_852 @[Mux.scala 27:72] - node tlu_flush_path_r = mux(_T_803, io.rst_vec, _T_853) @[el2_dec_tlu_ctl.scala 868:29] - reg tlu_flush_path_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 879:58] - tlu_flush_path_r_d1 <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 879:58] - io.dec_tlu_flush_lower_wb <= tlu_flush_lower_r_d1 @[el2_dec_tlu_ctl.scala 881:33] - io.dec_tlu_flush_lower_r <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 882:33] - io.dec_tlu_flush_path_r <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 883:33] - node _T_854 = or(lsu_exc_valid_r, i0_exception_valid_r) @[el2_dec_tlu_ctl.scala 886:44] - node _T_855 = or(_T_854, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 886:67] - node _T_856 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 886:109] - node _T_857 = and(i0_trigger_hit_r, _T_856) @[el2_dec_tlu_ctl.scala 886:107] - node exc_or_int_valid_r = or(_T_855, _T_857) @[el2_dec_tlu_ctl.scala 886:87] - reg _T_858 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 888:82] - _T_858 <= interrupt_valid_r @[el2_dec_tlu_ctl.scala 888:82] - interrupt_valid_r_d1 <= _T_858 @[el2_dec_tlu_ctl.scala 888:49] - reg i0_exception_valid_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 889:81] - i0_exception_valid_r_d1 <= i0_exception_valid_r @[el2_dec_tlu_ctl.scala 889:81] - reg _T_859 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 890:82] - _T_859 <= exc_or_int_valid_r @[el2_dec_tlu_ctl.scala 890:82] - exc_or_int_valid_r_d1 <= _T_859 @[el2_dec_tlu_ctl.scala 890:49] - reg exc_cause_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 891:89] - exc_cause_wb <= exc_cause_r @[el2_dec_tlu_ctl.scala 891:89] - node _T_860 = not(illegal_r) @[el2_dec_tlu_ctl.scala 892:119] - node _T_861 = and(tlu_i0_commit_cmt, _T_860) @[el2_dec_tlu_ctl.scala 892:117] - reg i0_valid_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 892:97] - i0_valid_wb <= _T_861 @[el2_dec_tlu_ctl.scala 892:97] - reg trigger_hit_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 893:81] - trigger_hit_r_d1 <= i0_trigger_hit_r @[el2_dec_tlu_ctl.scala 893:81] - reg _T_862 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 894:90] - _T_862 <= take_nmi @[el2_dec_tlu_ctl.scala 894:90] - take_nmi_r_d1 <= _T_862 @[el2_dec_tlu_ctl.scala 894:57] - reg _T_863 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 895:90] - _T_863 <= pause_expired_r @[el2_dec_tlu_ctl.scala 895:90] - pause_expired_wb <= _T_863 @[el2_dec_tlu_ctl.scala 895:57] - inst csr of csr_tlu @[el2_dec_tlu_ctl.scala 897:17] + node tlu_flush_path_r = mux(_T_803, io.rst_vec, _T_853) @[el2_dec_tlu_ctl.scala 865:30] + reg tlu_flush_path_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 876:64] + tlu_flush_path_r_d1 <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 876:64] + io.tlu_bp.dec_tlu_flush_lower_wb <= tlu_flush_lower_r_d1 @[el2_dec_tlu_ctl.scala 878:49] + io.tlu_mem.dec_tlu_flush_lower_wb <= io.tlu_bp.dec_tlu_flush_lower_wb @[el2_dec_tlu_ctl.scala 879:41] + io.tlu_exu.dec_tlu_flush_lower_r <= tlu_flush_lower_r @[el2_dec_tlu_ctl.scala 880:49] + io.tlu_exu.dec_tlu_flush_path_r <= tlu_flush_path_r @[el2_dec_tlu_ctl.scala 881:49] + node _T_854 = or(lsu_exc_valid_r, i0_exception_valid_r) @[el2_dec_tlu_ctl.scala 884:45] + node _T_855 = or(_T_854, interrupt_valid_r) @[el2_dec_tlu_ctl.scala 884:68] + node _T_856 = not(trigger_hit_dmode_r) @[el2_dec_tlu_ctl.scala 884:110] + node _T_857 = and(i0_trigger_hit_r, _T_856) @[el2_dec_tlu_ctl.scala 884:108] + node exc_or_int_valid_r = or(_T_855, _T_857) @[el2_dec_tlu_ctl.scala 884:88] + reg _T_858 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 886:90] + _T_858 <= interrupt_valid_r @[el2_dec_tlu_ctl.scala 886:90] + interrupt_valid_r_d1 <= _T_858 @[el2_dec_tlu_ctl.scala 886:57] + reg i0_exception_valid_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 887:89] + i0_exception_valid_r_d1 <= i0_exception_valid_r @[el2_dec_tlu_ctl.scala 887:89] + reg _T_859 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 888:90] + _T_859 <= exc_or_int_valid_r @[el2_dec_tlu_ctl.scala 888:90] + exc_or_int_valid_r_d1 <= _T_859 @[el2_dec_tlu_ctl.scala 888:57] + reg exc_cause_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 889:89] + exc_cause_wb <= exc_cause_r @[el2_dec_tlu_ctl.scala 889:89] + node _T_860 = not(illegal_r) @[el2_dec_tlu_ctl.scala 890:119] + node _T_861 = and(tlu_i0_commit_cmt, _T_860) @[el2_dec_tlu_ctl.scala 890:117] + reg i0_valid_wb : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 890:97] + i0_valid_wb <= _T_861 @[el2_dec_tlu_ctl.scala 890:97] + reg trigger_hit_r_d1 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 891:89] + trigger_hit_r_d1 <= i0_trigger_hit_r @[el2_dec_tlu_ctl.scala 891:89] + reg _T_862 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 892:98] + _T_862 <= take_nmi @[el2_dec_tlu_ctl.scala 892:98] + take_nmi_r_d1 <= _T_862 @[el2_dec_tlu_ctl.scala 892:65] + reg _T_863 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dec_tlu_ctl.scala 893:90] + _T_863 <= pause_expired_r @[el2_dec_tlu_ctl.scala 893:90] + pause_expired_wb <= _T_863 @[el2_dec_tlu_ctl.scala 893:57] + inst csr of csr_tlu @[el2_dec_tlu_ctl.scala 895:15] csr.clock <= clock csr.reset <= reset - csr.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 898:44] - csr.io.active_clk <= io.active_clk @[el2_dec_tlu_ctl.scala 899:44] - csr.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 900:44] - csr.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 901:44] - csr.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 902:44] - csr.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 903:44] - csr.io.dec_csr_wen_unq_d <= io.dec_csr_wen_unq_d @[el2_dec_tlu_ctl.scala 904:44] - csr.io.dec_i0_decode_d <= io.dec_i0_decode_d @[el2_dec_tlu_ctl.scala 905:44] - csr.io.ifu_ic_debug_rd_data_valid <= io.ifu_ic_debug_rd_data_valid @[el2_dec_tlu_ctl.scala 906:44] - csr.io.ifu_pmu_bus_trxn <= io.ifu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 907:44] - csr.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec_tlu_ctl.scala 908:44] - csr.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec_tlu_ctl.scala 909:44] - csr.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec_tlu_ctl.scala 910:44] - csr.io.dec_pmu_presync_stall <= io.dec_pmu_presync_stall @[el2_dec_tlu_ctl.scala 911:44] - csr.io.dec_pmu_postsync_stall <= io.dec_pmu_postsync_stall @[el2_dec_tlu_ctl.scala 912:44] - csr.io.dec_pmu_decode_stall <= io.dec_pmu_decode_stall @[el2_dec_tlu_ctl.scala 913:44] - csr.io.ifu_pmu_fetch_stall <= io.ifu_pmu_fetch_stall @[el2_dec_tlu_ctl.scala 914:44] - csr.io.dec_tlu_packet_r.pmu_lsu_misaligned <= io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_divide <= io.dec_tlu_packet_r.pmu_divide @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_i0_br_unpred <= io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.pmu_i0_itype <= io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.i0trigger <= io.dec_tlu_packet_r.i0trigger @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.fence_i <= io.dec_tlu_packet_r.fence_i @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf_type <= io.dec_tlu_packet_r.icaf_type @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf_f1 <= io.dec_tlu_packet_r.icaf_f1 @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.icaf <= io.dec_tlu_packet_r.icaf @[el2_dec_tlu_ctl.scala 915:44] - csr.io.dec_tlu_packet_r.legal <= io.dec_tlu_packet_r.legal @[el2_dec_tlu_ctl.scala 915:44] - csr.io.exu_pmu_i0_br_ataken <= io.exu_pmu_i0_br_ataken @[el2_dec_tlu_ctl.scala 916:44] - csr.io.exu_pmu_i0_br_misp <= io.exu_pmu_i0_br_misp @[el2_dec_tlu_ctl.scala 917:44] - csr.io.dec_pmu_instr_decoded <= io.dec_pmu_instr_decoded @[el2_dec_tlu_ctl.scala 918:44] - csr.io.ifu_pmu_instr_aligned <= io.ifu_pmu_instr_aligned @[el2_dec_tlu_ctl.scala 919:44] - csr.io.exu_pmu_i0_pc4 <= io.exu_pmu_i0_pc4 @[el2_dec_tlu_ctl.scala 920:44] - csr.io.ifu_pmu_ic_miss <= io.ifu_pmu_ic_miss @[el2_dec_tlu_ctl.scala 921:44] - csr.io.ifu_pmu_ic_hit <= io.ifu_pmu_ic_hit @[el2_dec_tlu_ctl.scala 922:44] - csr.io.dec_csr_wen_r <= io.dec_csr_wen_r @[el2_dec_tlu_ctl.scala 923:44] - csr.io.dec_tlu_dbg_halted <= io.dec_tlu_dbg_halted @[el2_dec_tlu_ctl.scala 924:44] - csr.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec_tlu_ctl.scala 925:44] - csr.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec_tlu_ctl.scala 926:44] - csr.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec_tlu_ctl.scala 927:44] - csr.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec_tlu_ctl.scala 928:44] - csr.io.lsu_pmu_bus_busy <= io.lsu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 929:44] - csr.io.dec_tlu_i0_pc_r <= io.dec_tlu_i0_pc_r @[el2_dec_tlu_ctl.scala 930:44] - csr.io.dec_tlu_i0_valid_r <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 931:44] - csr.io.dec_csr_stall_int_ff <= io.dec_csr_stall_int_ff @[el2_dec_tlu_ctl.scala 932:44] - csr.io.dec_csr_any_unq_d <= io.dec_csr_any_unq_d @[el2_dec_tlu_ctl.scala 933:44] - csr.io.ifu_pmu_bus_busy <= io.ifu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 934:44] - csr.io.lsu_pmu_bus_error <= io.lsu_pmu_bus_error @[el2_dec_tlu_ctl.scala 935:44] - csr.io.ifu_pmu_bus_error <= io.ifu_pmu_bus_error @[el2_dec_tlu_ctl.scala 936:44] - csr.io.lsu_pmu_bus_misaligned <= io.lsu_pmu_bus_misaligned @[el2_dec_tlu_ctl.scala 937:44] - csr.io.lsu_pmu_bus_trxn <= io.lsu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 938:44] - csr.io.ifu_ic_debug_rd_data <= io.ifu_ic_debug_rd_data @[el2_dec_tlu_ctl.scala 939:44] - csr.io.pic_pl <= io.pic_pl @[el2_dec_tlu_ctl.scala 940:44] - csr.io.pic_claimid <= io.pic_claimid @[el2_dec_tlu_ctl.scala 941:44] - csr.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec_tlu_ctl.scala 942:44] - csr.io.lsu_imprecise_error_addr_any <= io.lsu_imprecise_error_addr_any @[el2_dec_tlu_ctl.scala 943:44] - csr.io.lsu_imprecise_error_load_any <= io.lsu_imprecise_error_load_any @[el2_dec_tlu_ctl.scala 944:44] - csr.io.lsu_imprecise_error_store_any <= io.lsu_imprecise_error_store_any @[el2_dec_tlu_ctl.scala 945:44] - csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 946:44] - csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 947:44] - csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 947:44] - csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 948:44] - csr.io.exu_npc_r <= io.exu_npc_r @[el2_dec_tlu_ctl.scala 949:44] - csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 950:44] - csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 951:44] - csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 952:44] - csr.io.dec_timer_rddata_d <= int_timers.io.dec_timer_rddata_d @[el2_dec_tlu_ctl.scala 953:44] - csr.io.dec_timer_read_d <= int_timers.io.dec_timer_read_d @[el2_dec_tlu_ctl.scala 954:44] - io.dec_tlu_meicurpl <= csr.io.dec_tlu_meicurpl @[el2_dec_tlu_ctl.scala 955:44] - io.dec_tlu_meihap <= csr.io.dec_tlu_meihap @[el2_dec_tlu_ctl.scala 956:44] - io.dec_tlu_meipt <= csr.io.dec_tlu_meipt @[el2_dec_tlu_ctl.scala 957:44] - io.dec_tlu_int_valid_wb1 <= csr.io.dec_tlu_int_valid_wb1 @[el2_dec_tlu_ctl.scala 958:44] - io.dec_tlu_i0_exc_valid_wb1 <= csr.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec_tlu_ctl.scala 959:44] - io.dec_tlu_i0_valid_wb1 <= csr.io.dec_tlu_i0_valid_wb1 @[el2_dec_tlu_ctl.scala 960:44] - io.dec_tlu_ic_diag_pkt.icache_wr_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_rd_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_dicawics <= csr.io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec_tlu_ctl.scala 961:44] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= csr.io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec_tlu_ctl.scala 961:44] - io.trigger_pkt_any[0].tdata2 <= csr.io.trigger_pkt_any[0].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].m <= csr.io.trigger_pkt_any[0].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].execute <= csr.io.trigger_pkt_any[0].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].load <= csr.io.trigger_pkt_any[0].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].store <= csr.io.trigger_pkt_any[0].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].match_pkt <= csr.io.trigger_pkt_any[0].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[0].select <= csr.io.trigger_pkt_any[0].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].tdata2 <= csr.io.trigger_pkt_any[1].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].m <= csr.io.trigger_pkt_any[1].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].execute <= csr.io.trigger_pkt_any[1].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].load <= csr.io.trigger_pkt_any[1].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].store <= csr.io.trigger_pkt_any[1].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].match_pkt <= csr.io.trigger_pkt_any[1].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[1].select <= csr.io.trigger_pkt_any[1].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].tdata2 <= csr.io.trigger_pkt_any[2].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].m <= csr.io.trigger_pkt_any[2].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].execute <= csr.io.trigger_pkt_any[2].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].load <= csr.io.trigger_pkt_any[2].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].store <= csr.io.trigger_pkt_any[2].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].match_pkt <= csr.io.trigger_pkt_any[2].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[2].select <= csr.io.trigger_pkt_any[2].select @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].tdata2 <= csr.io.trigger_pkt_any[3].tdata2 @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].m <= csr.io.trigger_pkt_any[3].m @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].execute <= csr.io.trigger_pkt_any[3].execute @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].load <= csr.io.trigger_pkt_any[3].load @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].store <= csr.io.trigger_pkt_any[3].store @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].match_pkt <= csr.io.trigger_pkt_any[3].match_pkt @[el2_dec_tlu_ctl.scala 962:40] - io.trigger_pkt_any[3].select <= csr.io.trigger_pkt_any[3].select @[el2_dec_tlu_ctl.scala 962:40] - io.dec_tlu_mtval_wb1 <= csr.io.dec_tlu_mtval_wb1 @[el2_dec_tlu_ctl.scala 963:40] - io.dec_tlu_exc_cause_wb1 <= csr.io.dec_tlu_exc_cause_wb1 @[el2_dec_tlu_ctl.scala 964:40] - io.dec_tlu_perfcnt0 <= csr.io.dec_tlu_perfcnt0 @[el2_dec_tlu_ctl.scala 965:40] - io.dec_tlu_perfcnt1 <= csr.io.dec_tlu_perfcnt1 @[el2_dec_tlu_ctl.scala 966:40] - io.dec_tlu_perfcnt2 <= csr.io.dec_tlu_perfcnt2 @[el2_dec_tlu_ctl.scala 967:40] - io.dec_tlu_perfcnt3 <= csr.io.dec_tlu_perfcnt3 @[el2_dec_tlu_ctl.scala 968:40] - io.dec_tlu_misc_clk_override <= csr.io.dec_tlu_misc_clk_override @[el2_dec_tlu_ctl.scala 969:40] - io.dec_tlu_dec_clk_override <= csr.io.dec_tlu_dec_clk_override @[el2_dec_tlu_ctl.scala 970:40] - io.dec_tlu_ifu_clk_override <= csr.io.dec_tlu_ifu_clk_override @[el2_dec_tlu_ctl.scala 971:40] - io.dec_tlu_lsu_clk_override <= csr.io.dec_tlu_lsu_clk_override @[el2_dec_tlu_ctl.scala 972:40] - io.dec_tlu_bus_clk_override <= csr.io.dec_tlu_bus_clk_override @[el2_dec_tlu_ctl.scala 973:40] - io.dec_tlu_pic_clk_override <= csr.io.dec_tlu_pic_clk_override @[el2_dec_tlu_ctl.scala 974:40] - io.dec_tlu_dccm_clk_override <= csr.io.dec_tlu_dccm_clk_override @[el2_dec_tlu_ctl.scala 975:40] - io.dec_tlu_icm_clk_override <= csr.io.dec_tlu_icm_clk_override @[el2_dec_tlu_ctl.scala 976:40] - io.dec_csr_rddata_d <= csr.io.dec_csr_rddata_d @[el2_dec_tlu_ctl.scala 977:40] - io.dec_tlu_pipelining_disable <= csr.io.dec_tlu_pipelining_disable @[el2_dec_tlu_ctl.scala 978:40] - io.dec_tlu_wr_pause_r <= csr.io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 979:40] - io.dec_tlu_mrac_ff <= csr.io.dec_tlu_mrac_ff @[el2_dec_tlu_ctl.scala 980:40] - io.dec_tlu_wb_coalescing_disable <= csr.io.dec_tlu_wb_coalescing_disable @[el2_dec_tlu_ctl.scala 981:40] - io.dec_tlu_bpred_disable <= csr.io.dec_tlu_bpred_disable @[el2_dec_tlu_ctl.scala 982:40] - io.dec_tlu_sideeffect_posted_disable <= csr.io.dec_tlu_sideeffect_posted_disable @[el2_dec_tlu_ctl.scala 983:40] - io.dec_tlu_core_ecc_disable <= csr.io.dec_tlu_core_ecc_disable @[el2_dec_tlu_ctl.scala 984:40] - io.dec_tlu_external_ldfwd_disable <= csr.io.dec_tlu_external_ldfwd_disable @[el2_dec_tlu_ctl.scala 985:40] + csr.io.free_clk <= io.free_clk @[el2_dec_tlu_ctl.scala 896:44] + csr.io.active_clk <= io.active_clk @[el2_dec_tlu_ctl.scala 897:44] + csr.io.scan_mode <= io.scan_mode @[el2_dec_tlu_ctl.scala 898:44] + csr.io.dec_csr_wrdata_r <= io.dec_csr_wrdata_r @[el2_dec_tlu_ctl.scala 899:44] + csr.io.dec_csr_wraddr_r <= io.dec_csr_wraddr_r @[el2_dec_tlu_ctl.scala 900:44] + csr.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 901:44] + csr.io.dec_csr_wen_unq_d <= io.dec_csr_wen_unq_d @[el2_dec_tlu_ctl.scala 902:44] + csr.io.dec_i0_decode_d <= io.dec_i0_decode_d @[el2_dec_tlu_ctl.scala 903:44] + csr.io.ifu_ic_debug_rd_data_valid <= io.tlu_mem.ifu_ic_debug_rd_data_valid @[el2_dec_tlu_ctl.scala 904:44] + csr.io.ifu_pmu_bus_trxn <= io.tlu_mem.ifu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 905:44] + csr.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_dec_tlu_ctl.scala 906:44] + csr.io.dma_dccm_stall_any <= io.dma_dccm_stall_any @[el2_dec_tlu_ctl.scala 907:44] + csr.io.lsu_store_stall_any <= io.lsu_store_stall_any @[el2_dec_tlu_ctl.scala 908:44] + csr.io.dec_pmu_presync_stall <= io.dec_pmu_presync_stall @[el2_dec_tlu_ctl.scala 909:44] + csr.io.dec_pmu_postsync_stall <= io.dec_pmu_postsync_stall @[el2_dec_tlu_ctl.scala 910:44] + csr.io.dec_pmu_decode_stall <= io.dec_pmu_decode_stall @[el2_dec_tlu_ctl.scala 911:44] + csr.io.ifu_pmu_fetch_stall <= io.tlu_ifc.ifu_pmu_fetch_stall @[el2_dec_tlu_ctl.scala 912:44] + csr.io.dec_tlu_packet_r.pmu_lsu_misaligned <= io.dec_tlu_packet_r.pmu_lsu_misaligned @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_divide <= io.dec_tlu_packet_r.pmu_divide @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_i0_br_unpred <= io.dec_tlu_packet_r.pmu_i0_br_unpred @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.pmu_i0_itype <= io.dec_tlu_packet_r.pmu_i0_itype @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.i0trigger <= io.dec_tlu_packet_r.i0trigger @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.fence_i <= io.dec_tlu_packet_r.fence_i @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf_type <= io.dec_tlu_packet_r.icaf_type @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf_f1 <= io.dec_tlu_packet_r.icaf_f1 @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.icaf <= io.dec_tlu_packet_r.icaf @[el2_dec_tlu_ctl.scala 913:44] + csr.io.dec_tlu_packet_r.legal <= io.dec_tlu_packet_r.legal @[el2_dec_tlu_ctl.scala 913:44] + csr.io.exu_pmu_i0_br_ataken <= io.tlu_exu.exu_pmu_i0_br_ataken @[el2_dec_tlu_ctl.scala 914:44] + csr.io.exu_pmu_i0_br_misp <= io.tlu_exu.exu_pmu_i0_br_misp @[el2_dec_tlu_ctl.scala 915:44] + csr.io.dec_pmu_instr_decoded <= io.dec_pmu_instr_decoded @[el2_dec_tlu_ctl.scala 916:44] + csr.io.ifu_pmu_instr_aligned <= io.ifu_pmu_instr_aligned @[el2_dec_tlu_ctl.scala 917:44] + csr.io.exu_pmu_i0_pc4 <= io.tlu_exu.exu_pmu_i0_pc4 @[el2_dec_tlu_ctl.scala 918:44] + csr.io.ifu_pmu_ic_miss <= io.tlu_mem.ifu_pmu_ic_miss @[el2_dec_tlu_ctl.scala 919:44] + csr.io.ifu_pmu_ic_hit <= io.tlu_mem.ifu_pmu_ic_hit @[el2_dec_tlu_ctl.scala 920:44] + csr.io.dec_csr_wen_r <= io.dec_csr_wen_r @[el2_dec_tlu_ctl.scala 921:44] + csr.io.dec_tlu_dbg_halted <= io.dec_tlu_dbg_halted @[el2_dec_tlu_ctl.scala 922:44] + csr.io.dma_pmu_dccm_write <= io.dma_pmu_dccm_write @[el2_dec_tlu_ctl.scala 923:44] + csr.io.dma_pmu_dccm_read <= io.dma_pmu_dccm_read @[el2_dec_tlu_ctl.scala 924:44] + csr.io.dma_pmu_any_write <= io.dma_pmu_any_write @[el2_dec_tlu_ctl.scala 925:44] + csr.io.dma_pmu_any_read <= io.dma_pmu_any_read @[el2_dec_tlu_ctl.scala 926:44] + csr.io.dec_tlu_i0_pc_r <= io.dec_tlu_i0_pc_r @[el2_dec_tlu_ctl.scala 927:44] + csr.io.dec_tlu_i0_valid_r <= io.dec_tlu_i0_valid_r @[el2_dec_tlu_ctl.scala 928:44] + csr.io.dec_csr_stall_int_ff <= io.dec_csr_stall_int_ff @[el2_dec_tlu_ctl.scala 929:44] + csr.io.dec_csr_any_unq_d <= io.dec_csr_any_unq_d @[el2_dec_tlu_ctl.scala 930:44] + csr.io.ifu_pmu_bus_busy <= io.tlu_mem.ifu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 931:44] + csr.io.ifu_pmu_bus_error <= io.tlu_mem.ifu_pmu_bus_error @[el2_dec_tlu_ctl.scala 932:44] + csr.io.tlu_busbuff.lsu_imprecise_error_addr_any <= io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_imprecise_error_store_any <= io.tlu_busbuff.lsu_imprecise_error_store_any @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_imprecise_error_load_any <= io.tlu_busbuff.lsu_imprecise_error_load_any @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= csr.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= csr.io.tlu_busbuff.dec_tlu_wb_coalescing_disable @[el2_dec_tlu_ctl.scala 933:18] + io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= csr.io.tlu_busbuff.dec_tlu_external_ldfwd_disable @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_busy <= io.tlu_busbuff.lsu_pmu_bus_busy @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_error <= io.tlu_busbuff.lsu_pmu_bus_error @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_misaligned <= io.tlu_busbuff.lsu_pmu_bus_misaligned @[el2_dec_tlu_ctl.scala 933:18] + csr.io.tlu_busbuff.lsu_pmu_bus_trxn <= io.tlu_busbuff.lsu_pmu_bus_trxn @[el2_dec_tlu_ctl.scala 933:18] + csr.io.ifu_ic_debug_rd_data <= io.tlu_mem.ifu_ic_debug_rd_data @[el2_dec_tlu_ctl.scala 944:44] + csr.io.pic_pl <= io.pic_pl @[el2_dec_tlu_ctl.scala 945:44] + csr.io.pic_claimid <= io.pic_claimid @[el2_dec_tlu_ctl.scala 946:44] + csr.io.iccm_dma_sb_error <= io.iccm_dma_sb_error @[el2_dec_tlu_ctl.scala 947:44] + csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 949:44] + csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.mscause <= io.lsu_error_pkt_r.bits.mscause @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.exc_type <= io.lsu_error_pkt_r.bits.exc_type @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.inst_type <= io.lsu_error_pkt_r.bits.inst_type @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 950:44] + csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 950:44] + csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 951:44] + csr.io.exu_npc_r <= io.tlu_exu.exu_npc_r @[el2_dec_tlu_ctl.scala 952:44] + csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 953:44] + csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 954:44] + csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 955:44] + csr.io.dec_timer_rddata_d <= int_timers.io.dec_timer_rddata_d @[el2_dec_tlu_ctl.scala 956:44] + csr.io.dec_timer_read_d <= int_timers.io.dec_timer_read_d @[el2_dec_tlu_ctl.scala 957:44] + io.dec_tlu_meicurpl <= csr.io.dec_tlu_meicurpl @[el2_dec_tlu_ctl.scala 958:44] + io.tlu_exu.dec_tlu_meihap <= csr.io.dec_tlu_meihap @[el2_dec_tlu_ctl.scala 959:52] + io.dec_tlu_meipt <= csr.io.dec_tlu_meipt @[el2_dec_tlu_ctl.scala 960:44] + io.dec_tlu_int_valid_wb1 <= csr.io.dec_tlu_int_valid_wb1 @[el2_dec_tlu_ctl.scala 961:44] + io.dec_tlu_i0_exc_valid_wb1 <= csr.io.dec_tlu_i0_exc_valid_wb1 @[el2_dec_tlu_ctl.scala 962:44] + io.dec_tlu_i0_valid_wb1 <= csr.io.dec_tlu_i0_valid_wb1 @[el2_dec_tlu_ctl.scala 963:44] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wr_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_rd_valid <= csr.io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_dicawics <= csr.io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_dec_tlu_ctl.scala 964:52] + io.tlu_mem.dec_tlu_ic_diag_pkt.icache_wrdata <= csr.io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_dec_tlu_ctl.scala 964:52] + io.trigger_pkt_any[0].tdata2 <= csr.io.trigger_pkt_any[0].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].m <= csr.io.trigger_pkt_any[0].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].execute <= csr.io.trigger_pkt_any[0].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].load <= csr.io.trigger_pkt_any[0].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].store <= csr.io.trigger_pkt_any[0].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].match_pkt <= csr.io.trigger_pkt_any[0].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[0].select <= csr.io.trigger_pkt_any[0].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].tdata2 <= csr.io.trigger_pkt_any[1].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].m <= csr.io.trigger_pkt_any[1].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].execute <= csr.io.trigger_pkt_any[1].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].load <= csr.io.trigger_pkt_any[1].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].store <= csr.io.trigger_pkt_any[1].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].match_pkt <= csr.io.trigger_pkt_any[1].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[1].select <= csr.io.trigger_pkt_any[1].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].tdata2 <= csr.io.trigger_pkt_any[2].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].m <= csr.io.trigger_pkt_any[2].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].execute <= csr.io.trigger_pkt_any[2].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].load <= csr.io.trigger_pkt_any[2].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].store <= csr.io.trigger_pkt_any[2].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].match_pkt <= csr.io.trigger_pkt_any[2].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[2].select <= csr.io.trigger_pkt_any[2].select @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].tdata2 <= csr.io.trigger_pkt_any[3].tdata2 @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].m <= csr.io.trigger_pkt_any[3].m @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].execute <= csr.io.trigger_pkt_any[3].execute @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].load <= csr.io.trigger_pkt_any[3].load @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].store <= csr.io.trigger_pkt_any[3].store @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].match_pkt <= csr.io.trigger_pkt_any[3].match_pkt @[el2_dec_tlu_ctl.scala 965:40] + io.trigger_pkt_any[3].select <= csr.io.trigger_pkt_any[3].select @[el2_dec_tlu_ctl.scala 965:40] + io.dec_tlu_mtval_wb1 <= csr.io.dec_tlu_mtval_wb1 @[el2_dec_tlu_ctl.scala 966:40] + io.dec_tlu_exc_cause_wb1 <= csr.io.dec_tlu_exc_cause_wb1 @[el2_dec_tlu_ctl.scala 967:40] + io.dec_tlu_perfcnt0 <= csr.io.dec_tlu_perfcnt0 @[el2_dec_tlu_ctl.scala 968:40] + io.dec_tlu_perfcnt1 <= csr.io.dec_tlu_perfcnt1 @[el2_dec_tlu_ctl.scala 969:40] + io.dec_tlu_perfcnt2 <= csr.io.dec_tlu_perfcnt2 @[el2_dec_tlu_ctl.scala 970:40] + io.dec_tlu_perfcnt3 <= csr.io.dec_tlu_perfcnt3 @[el2_dec_tlu_ctl.scala 971:40] + io.dec_tlu_misc_clk_override <= csr.io.dec_tlu_misc_clk_override @[el2_dec_tlu_ctl.scala 972:40] + io.dec_tlu_dec_clk_override <= csr.io.dec_tlu_dec_clk_override @[el2_dec_tlu_ctl.scala 973:40] + io.dec_tlu_ifu_clk_override <= csr.io.dec_tlu_ifu_clk_override @[el2_dec_tlu_ctl.scala 974:40] + io.dec_tlu_lsu_clk_override <= csr.io.dec_tlu_lsu_clk_override @[el2_dec_tlu_ctl.scala 975:40] + io.dec_tlu_bus_clk_override <= csr.io.dec_tlu_bus_clk_override @[el2_dec_tlu_ctl.scala 976:40] + io.dec_tlu_pic_clk_override <= csr.io.dec_tlu_pic_clk_override @[el2_dec_tlu_ctl.scala 977:40] + io.dec_tlu_dccm_clk_override <= csr.io.dec_tlu_dccm_clk_override @[el2_dec_tlu_ctl.scala 978:40] + io.dec_tlu_icm_clk_override <= csr.io.dec_tlu_icm_clk_override @[el2_dec_tlu_ctl.scala 979:40] + io.dec_csr_rddata_d <= csr.io.dec_csr_rddata_d @[el2_dec_tlu_ctl.scala 980:40] + io.dec_tlu_pipelining_disable <= csr.io.dec_tlu_pipelining_disable @[el2_dec_tlu_ctl.scala 981:40] + io.dec_tlu_wr_pause_r <= csr.io.dec_tlu_wr_pause_r @[el2_dec_tlu_ctl.scala 982:40] + io.tlu_ifc.dec_tlu_mrac_ff <= csr.io.dec_tlu_mrac_ff @[el2_dec_tlu_ctl.scala 983:48] + io.tlu_bp.dec_tlu_bpred_disable <= csr.io.dec_tlu_bpred_disable @[el2_dec_tlu_ctl.scala 984:47] + io.tlu_mem.dec_tlu_core_ecc_disable <= csr.io.dec_tlu_core_ecc_disable @[el2_dec_tlu_ctl.scala 985:48] io.dec_tlu_dma_qos_prty <= csr.io.dec_tlu_dma_qos_prty @[el2_dec_tlu_ctl.scala 986:40] csr.io.dec_illegal_inst <= io.dec_illegal_inst @[el2_dec_tlu_ctl.scala 987:44] csr.io.lsu_error_pkt_r.bits.addr <= io.lsu_error_pkt_r.bits.addr @[el2_dec_tlu_ctl.scala 988:44] @@ -7879,7 +7885,7 @@ circuit el2_dec_tlu_ctl : csr.io.lsu_error_pkt_r.bits.single_ecc_error <= io.lsu_error_pkt_r.bits.single_ecc_error @[el2_dec_tlu_ctl.scala 988:44] csr.io.lsu_error_pkt_r.valid <= io.lsu_error_pkt_r.valid @[el2_dec_tlu_ctl.scala 988:44] csr.io.mexintpend <= io.mexintpend @[el2_dec_tlu_ctl.scala 989:44] - csr.io.exu_npc_r <= io.exu_npc_r @[el2_dec_tlu_ctl.scala 990:44] + csr.io.exu_npc_r <= io.tlu_exu.exu_npc_r @[el2_dec_tlu_ctl.scala 990:44] csr.io.mpc_reset_run_req <= io.mpc_reset_run_req @[el2_dec_tlu_ctl.scala 991:44] csr.io.rst_vec <= io.rst_vec @[el2_dec_tlu_ctl.scala 992:44] csr.io.core_id <= io.core_id @[el2_dec_tlu_ctl.scala 993:44] @@ -8050,111 +8056,111 @@ circuit el2_dec_tlu_ctl : inst csr_read of el2_dec_decode_csr_read @[el2_dec_tlu_ctl.scala 1090:22] csr_read.clock <= clock csr_read.reset <= reset - csr_read.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 1091:31] - csr_pkt.legal <= csr_read.io.csr_pkt.legal @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.postsync <= csr_read.io.csr_pkt.postsync @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.presync <= csr_read.io.csr_pkt.presync @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicago <= csr_read.io.csr_pkt.csr_dicago @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad1 <= csr_read.io.csr_pkt.csr_dicad1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad0 <= csr_read.io.csr_pkt.csr_dicad0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicad0h <= csr_read.io.csr_pkt.csr_dicad0h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dicawics <= csr_read.io.csr_pkt.csr_dicawics @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdhs <= csr_read.io.csr_pkt.csr_mfdhs @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdht <= csr_read.io.csr_pkt.csr_mfdht @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdccmect <= csr_read.io.csr_pkt.csr_mdccmect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_miccmect <= csr_read.io.csr_pkt.csr_miccmect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_micect <= csr_read.io.csr_pkt.csr_micect @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdeau <= csr_read.io.csr_pkt.csr_mdeau @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicpct <= csr_read.io.csr_pkt.csr_meicpct @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcpc <= csr_read.io.csr_pkt.csr_mcpc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mpmc <= csr_read.io.csr_pkt.csr_mpmc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitcnt1 <= csr_read.io.csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitcnt0 <= csr_read.io.csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitb1 <= csr_read.io.csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitb0 <= csr_read.io.csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitctl1 <= csr_read.io.csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mitctl0 <= csr_read.io.csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcountinhibit <= csr_read.io.csr_pkt.csr_mcountinhibit @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme6 <= csr_read.io.csr_pkt.csr_mhpme6 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme5 <= csr_read.io.csr_pkt.csr_mhpme5 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme4 <= csr_read.io.csr_pkt.csr_mhpme4 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpme3 <= csr_read.io.csr_pkt.csr_mhpme3 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc6h <= csr_read.io.csr_pkt.csr_mhpmc6h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc5h <= csr_read.io.csr_pkt.csr_mhpmc5h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc4h <= csr_read.io.csr_pkt.csr_mhpmc4h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc3h <= csr_read.io.csr_pkt.csr_mhpmc3h @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc6 <= csr_read.io.csr_pkt.csr_mhpmc6 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc5 <= csr_read.io.csr_pkt.csr_mhpmc5 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc4 <= csr_read.io.csr_pkt.csr_mhpmc4 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhpmc3 <= csr_read.io.csr_pkt.csr_mhpmc3 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtdata2 <= csr_read.io.csr_pkt.csr_mtdata2 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtdata1 <= csr_read.io.csr_pkt.csr_mtdata1 @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtsel <= csr_read.io.csr_pkt.csr_mtsel @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dpc <= csr_read.io.csr_pkt.csr_dpc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mfdc <= csr_read.io.csr_pkt.csr_mfdc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcgc <= csr_read.io.csr_pkt.csr_mcgc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dcsr <= csr_read.io.csr_pkt.csr_dcsr @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicidpl <= csr_read.io.csr_pkt.csr_meicidpl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meicurpl <= csr_read.io.csr_pkt.csr_meicurpl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meipt <= csr_read.io.csr_pkt.csr_meipt @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meivt <= csr_read.io.csr_pkt.csr_meivt @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_meihap <= csr_read.io.csr_pkt.csr_meihap @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mdseac <= csr_read.io.csr_pkt.csr_mdseac @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_dmst <= csr_read.io.csr_pkt.csr_dmst @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mrac <= csr_read.io.csr_pkt.csr_mrac @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtval <= csr_read.io.csr_pkt.csr_mtval @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mscause <= csr_read.io.csr_pkt.csr_mscause @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcause <= csr_read.io.csr_pkt.csr_mcause @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mepc <= csr_read.io.csr_pkt.csr_mepc @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mscratch <= csr_read.io.csr_pkt.csr_mscratch @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_minstreth <= csr_read.io.csr_pkt.csr_minstreth @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_minstretl <= csr_read.io.csr_pkt.csr_minstretl @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcycleh <= csr_read.io.csr_pkt.csr_mcycleh @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mcyclel <= csr_read.io.csr_pkt.csr_mcyclel @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mie <= csr_read.io.csr_pkt.csr_mie @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mip <= csr_read.io.csr_pkt.csr_mip @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mtvec <= csr_read.io.csr_pkt.csr_mtvec @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mstatus <= csr_read.io.csr_pkt.csr_mstatus @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mhartid <= csr_read.io.csr_pkt.csr_mhartid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mimpid <= csr_read.io.csr_pkt.csr_mimpid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_marchid <= csr_read.io.csr_pkt.csr_marchid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_mvendorid <= csr_read.io.csr_pkt.csr_mvendorid @[el2_dec_tlu_ctl.scala 1092:10] - csr_pkt.csr_misa <= csr_read.io.csr_pkt.csr_misa @[el2_dec_tlu_ctl.scala 1092:10] - node _T_864 = and(csr_pkt.presync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1094:44] - node _T_865 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 1094:69] - node _T_866 = and(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 1094:67] - io.dec_tlu_presync_d <= _T_866 @[el2_dec_tlu_ctl.scala 1094:25] - node _T_867 = and(csr_pkt.postsync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1095:45] - io.dec_tlu_postsync_d <= _T_867 @[el2_dec_tlu_ctl.scala 1095:25] - node _T_868 = or(csr_pkt.csr_mitcnt0, csr_pkt.csr_mitcnt1) @[el2_dec_tlu_ctl.scala 1098:52] - node _T_869 = or(_T_868, csr_pkt.csr_mitb0) @[el2_dec_tlu_ctl.scala 1098:74] - node _T_870 = or(_T_869, csr_pkt.csr_mitb1) @[el2_dec_tlu_ctl.scala 1098:94] - node _T_871 = or(_T_870, csr_pkt.csr_mitctl0) @[el2_dec_tlu_ctl.scala 1098:114] - node _T_872 = or(_T_871, csr_pkt.csr_mitctl1) @[el2_dec_tlu_ctl.scala 1098:136] - node _T_873 = not(UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 1098:161] - node conditionally_illegal = and(_T_872, _T_873) @[el2_dec_tlu_ctl.scala 1098:159] - node _T_874 = or(csr_pkt.csr_dcsr, csr_pkt.csr_dpc) @[el2_dec_tlu_ctl.scala 1099:57] - node _T_875 = or(_T_874, csr_pkt.csr_dmst) @[el2_dec_tlu_ctl.scala 1099:75] - node _T_876 = or(_T_875, csr_pkt.csr_dicawics) @[el2_dec_tlu_ctl.scala 1099:94] - node _T_877 = or(_T_876, csr_pkt.csr_dicad0) @[el2_dec_tlu_ctl.scala 1099:117] - node _T_878 = or(_T_877, csr_pkt.csr_dicad0h) @[el2_dec_tlu_ctl.scala 1099:138] - node _T_879 = or(_T_878, csr_pkt.csr_dicad1) @[el2_dec_tlu_ctl.scala 1099:160] - node _T_880 = or(_T_879, csr_pkt.csr_dicago) @[el2_dec_tlu_ctl.scala 1099:181] - node _T_881 = not(_T_880) @[el2_dec_tlu_ctl.scala 1099:38] - node _T_882 = or(_T_881, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 1099:203] - node _T_883 = and(csr_pkt.legal, _T_882) @[el2_dec_tlu_ctl.scala 1099:35] - node _T_884 = not(fast_int_meicpct) @[el2_dec_tlu_ctl.scala 1099:225] - node _T_885 = and(_T_883, _T_884) @[el2_dec_tlu_ctl.scala 1099:223] - node _T_886 = not(conditionally_illegal) @[el2_dec_tlu_ctl.scala 1099:245] - node valid_csr = and(_T_885, _T_886) @[el2_dec_tlu_ctl.scala 1099:243] - node _T_887 = and(io.dec_csr_any_unq_d, valid_csr) @[el2_dec_tlu_ctl.scala 1101:48] - node _T_888 = or(csr_pkt.csr_mvendorid, csr_pkt.csr_marchid) @[el2_dec_tlu_ctl.scala 1101:109] - node _T_889 = or(_T_888, csr_pkt.csr_mimpid) @[el2_dec_tlu_ctl.scala 1101:131] - node _T_890 = or(_T_889, csr_pkt.csr_mhartid) @[el2_dec_tlu_ctl.scala 1101:152] - node _T_891 = or(_T_890, csr_pkt.csr_mdseac) @[el2_dec_tlu_ctl.scala 1101:174] - node _T_892 = or(_T_891, csr_pkt.csr_meihap) @[el2_dec_tlu_ctl.scala 1101:195] - node _T_893 = and(io.dec_csr_wen_unq_d, _T_892) @[el2_dec_tlu_ctl.scala 1101:84] - node _T_894 = not(_T_893) @[el2_dec_tlu_ctl.scala 1101:61] - node _T_895 = and(_T_887, _T_894) @[el2_dec_tlu_ctl.scala 1101:59] - io.dec_csr_legal_d <= _T_895 @[el2_dec_tlu_ctl.scala 1101:22] + csr_read.io.dec_csr_rdaddr_d <= io.dec_csr_rdaddr_d @[el2_dec_tlu_ctl.scala 1091:37] + csr_pkt.legal <= csr_read.io.csr_pkt.legal @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.postsync <= csr_read.io.csr_pkt.postsync @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.presync <= csr_read.io.csr_pkt.presync @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicago <= csr_read.io.csr_pkt.csr_dicago @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad1 <= csr_read.io.csr_pkt.csr_dicad1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad0 <= csr_read.io.csr_pkt.csr_dicad0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicad0h <= csr_read.io.csr_pkt.csr_dicad0h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dicawics <= csr_read.io.csr_pkt.csr_dicawics @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdhs <= csr_read.io.csr_pkt.csr_mfdhs @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdht <= csr_read.io.csr_pkt.csr_mfdht @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdccmect <= csr_read.io.csr_pkt.csr_mdccmect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_miccmect <= csr_read.io.csr_pkt.csr_miccmect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_micect <= csr_read.io.csr_pkt.csr_micect @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdeau <= csr_read.io.csr_pkt.csr_mdeau @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicpct <= csr_read.io.csr_pkt.csr_meicpct @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcpc <= csr_read.io.csr_pkt.csr_mcpc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mpmc <= csr_read.io.csr_pkt.csr_mpmc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitcnt1 <= csr_read.io.csr_pkt.csr_mitcnt1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitcnt0 <= csr_read.io.csr_pkt.csr_mitcnt0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitb1 <= csr_read.io.csr_pkt.csr_mitb1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitb0 <= csr_read.io.csr_pkt.csr_mitb0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitctl1 <= csr_read.io.csr_pkt.csr_mitctl1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mitctl0 <= csr_read.io.csr_pkt.csr_mitctl0 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcountinhibit <= csr_read.io.csr_pkt.csr_mcountinhibit @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme6 <= csr_read.io.csr_pkt.csr_mhpme6 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme5 <= csr_read.io.csr_pkt.csr_mhpme5 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme4 <= csr_read.io.csr_pkt.csr_mhpme4 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpme3 <= csr_read.io.csr_pkt.csr_mhpme3 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc6h <= csr_read.io.csr_pkt.csr_mhpmc6h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc5h <= csr_read.io.csr_pkt.csr_mhpmc5h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc4h <= csr_read.io.csr_pkt.csr_mhpmc4h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc3h <= csr_read.io.csr_pkt.csr_mhpmc3h @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc6 <= csr_read.io.csr_pkt.csr_mhpmc6 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc5 <= csr_read.io.csr_pkt.csr_mhpmc5 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc4 <= csr_read.io.csr_pkt.csr_mhpmc4 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhpmc3 <= csr_read.io.csr_pkt.csr_mhpmc3 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtdata2 <= csr_read.io.csr_pkt.csr_mtdata2 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtdata1 <= csr_read.io.csr_pkt.csr_mtdata1 @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtsel <= csr_read.io.csr_pkt.csr_mtsel @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dpc <= csr_read.io.csr_pkt.csr_dpc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mfdc <= csr_read.io.csr_pkt.csr_mfdc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcgc <= csr_read.io.csr_pkt.csr_mcgc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dcsr <= csr_read.io.csr_pkt.csr_dcsr @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicidpl <= csr_read.io.csr_pkt.csr_meicidpl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meicurpl <= csr_read.io.csr_pkt.csr_meicurpl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meipt <= csr_read.io.csr_pkt.csr_meipt @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meivt <= csr_read.io.csr_pkt.csr_meivt @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_meihap <= csr_read.io.csr_pkt.csr_meihap @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mdseac <= csr_read.io.csr_pkt.csr_mdseac @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_dmst <= csr_read.io.csr_pkt.csr_dmst @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mrac <= csr_read.io.csr_pkt.csr_mrac @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtval <= csr_read.io.csr_pkt.csr_mtval @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mscause <= csr_read.io.csr_pkt.csr_mscause @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcause <= csr_read.io.csr_pkt.csr_mcause @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mepc <= csr_read.io.csr_pkt.csr_mepc @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mscratch <= csr_read.io.csr_pkt.csr_mscratch @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_minstreth <= csr_read.io.csr_pkt.csr_minstreth @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_minstretl <= csr_read.io.csr_pkt.csr_minstretl @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcycleh <= csr_read.io.csr_pkt.csr_mcycleh @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mcyclel <= csr_read.io.csr_pkt.csr_mcyclel @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mie <= csr_read.io.csr_pkt.csr_mie @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mip <= csr_read.io.csr_pkt.csr_mip @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mtvec <= csr_read.io.csr_pkt.csr_mtvec @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mstatus <= csr_read.io.csr_pkt.csr_mstatus @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mhartid <= csr_read.io.csr_pkt.csr_mhartid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mimpid <= csr_read.io.csr_pkt.csr_mimpid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_marchid <= csr_read.io.csr_pkt.csr_marchid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_mvendorid <= csr_read.io.csr_pkt.csr_mvendorid @[el2_dec_tlu_ctl.scala 1092:16] + csr_pkt.csr_misa <= csr_read.io.csr_pkt.csr_misa @[el2_dec_tlu_ctl.scala 1092:16] + node _T_864 = and(csr_pkt.presync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1094:42] + node _T_865 = not(io.dec_csr_wen_unq_d) @[el2_dec_tlu_ctl.scala 1094:67] + node _T_866 = and(_T_864, _T_865) @[el2_dec_tlu_ctl.scala 1094:65] + io.dec_tlu_presync_d <= _T_866 @[el2_dec_tlu_ctl.scala 1094:23] + node _T_867 = and(csr_pkt.postsync, io.dec_csr_any_unq_d) @[el2_dec_tlu_ctl.scala 1095:43] + io.dec_tlu_postsync_d <= _T_867 @[el2_dec_tlu_ctl.scala 1095:23] + node _T_868 = or(csr_pkt.csr_mitcnt0, csr_pkt.csr_mitcnt1) @[el2_dec_tlu_ctl.scala 1098:50] + node _T_869 = or(_T_868, csr_pkt.csr_mitb0) @[el2_dec_tlu_ctl.scala 1098:72] + node _T_870 = or(_T_869, csr_pkt.csr_mitb1) @[el2_dec_tlu_ctl.scala 1098:92] + node _T_871 = or(_T_870, csr_pkt.csr_mitctl0) @[el2_dec_tlu_ctl.scala 1098:112] + node _T_872 = or(_T_871, csr_pkt.csr_mitctl1) @[el2_dec_tlu_ctl.scala 1098:134] + node _T_873 = not(UInt<1>("h01")) @[el2_dec_tlu_ctl.scala 1098:159] + node conditionally_illegal = and(_T_872, _T_873) @[el2_dec_tlu_ctl.scala 1098:157] + node _T_874 = or(csr_pkt.csr_dcsr, csr_pkt.csr_dpc) @[el2_dec_tlu_ctl.scala 1099:55] + node _T_875 = or(_T_874, csr_pkt.csr_dmst) @[el2_dec_tlu_ctl.scala 1099:73] + node _T_876 = or(_T_875, csr_pkt.csr_dicawics) @[el2_dec_tlu_ctl.scala 1099:92] + node _T_877 = or(_T_876, csr_pkt.csr_dicad0) @[el2_dec_tlu_ctl.scala 1099:115] + node _T_878 = or(_T_877, csr_pkt.csr_dicad0h) @[el2_dec_tlu_ctl.scala 1099:136] + node _T_879 = or(_T_878, csr_pkt.csr_dicad1) @[el2_dec_tlu_ctl.scala 1099:158] + node _T_880 = or(_T_879, csr_pkt.csr_dicago) @[el2_dec_tlu_ctl.scala 1099:179] + node _T_881 = not(_T_880) @[el2_dec_tlu_ctl.scala 1099:36] + node _T_882 = or(_T_881, dbg_tlu_halted_f) @[el2_dec_tlu_ctl.scala 1099:201] + node _T_883 = and(csr_pkt.legal, _T_882) @[el2_dec_tlu_ctl.scala 1099:33] + node _T_884 = not(fast_int_meicpct) @[el2_dec_tlu_ctl.scala 1099:223] + node _T_885 = and(_T_883, _T_884) @[el2_dec_tlu_ctl.scala 1099:221] + node _T_886 = not(conditionally_illegal) @[el2_dec_tlu_ctl.scala 1099:243] + node valid_csr = and(_T_885, _T_886) @[el2_dec_tlu_ctl.scala 1099:241] + node _T_887 = and(io.dec_csr_any_unq_d, valid_csr) @[el2_dec_tlu_ctl.scala 1101:46] + node _T_888 = or(csr_pkt.csr_mvendorid, csr_pkt.csr_marchid) @[el2_dec_tlu_ctl.scala 1101:107] + node _T_889 = or(_T_888, csr_pkt.csr_mimpid) @[el2_dec_tlu_ctl.scala 1101:129] + node _T_890 = or(_T_889, csr_pkt.csr_mhartid) @[el2_dec_tlu_ctl.scala 1101:150] + node _T_891 = or(_T_890, csr_pkt.csr_mdseac) @[el2_dec_tlu_ctl.scala 1101:172] + node _T_892 = or(_T_891, csr_pkt.csr_meihap) @[el2_dec_tlu_ctl.scala 1101:193] + node _T_893 = and(io.dec_csr_wen_unq_d, _T_892) @[el2_dec_tlu_ctl.scala 1101:82] + node _T_894 = not(_T_893) @[el2_dec_tlu_ctl.scala 1101:59] + node _T_895 = and(_T_887, _T_894) @[el2_dec_tlu_ctl.scala 1101:57] + io.dec_csr_legal_d <= _T_895 @[el2_dec_tlu_ctl.scala 1101:20] diff --git a/el2_dec_tlu_ctl.v b/el2_dec_tlu_ctl.v index da918364..4233acb9 100644 --- a/el2_dec_tlu_ctl.v +++ b/el2_dec_tlu_ctl.v @@ -69,56 +69,56 @@ module el2_dec_timer_ctl( wire rvclkhdr_3_io_scan_mode; // @[el2_lib.scala 508:23] reg [31:0] mitcnt0; // @[el2_lib.scala 514:16] reg [31:0] mitb0_b; // @[el2_lib.scala 514:16] - wire [31:0] mitb0 = ~mitb0_b; // @[el2_dec_tlu_ctl.scala 2791:14] - wire mit0_match_ns = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2752:30] + wire [31:0] mitb0 = ~mitb0_b; // @[el2_dec_tlu_ctl.scala 2793:22] + wire mit0_match_ns = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2754:36] reg [31:0] mitcnt1; // @[el2_lib.scala 514:16] reg [31:0] mitb1_b; // @[el2_lib.scala 514:16] - wire [31:0] mitb1 = ~mitb1_b; // @[el2_dec_tlu_ctl.scala 2800:12] - wire mit1_match_ns = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2753:30] - wire _T = io_dec_csr_wraddr_r == 12'h7d2; // @[el2_dec_tlu_ctl.scala 2763:66] - wire wr_mitcnt0_r = io_dec_csr_wen_r_mod & _T; // @[el2_dec_tlu_ctl.scala 2763:43] - reg [1:0] _T_57; // @[el2_dec_tlu_ctl.scala 2816:67] - reg mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2815:54] - wire _T_58 = ~mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2816:90] + wire [31:0] mitb1 = ~mitb1_b; // @[el2_dec_tlu_ctl.scala 2802:18] + wire mit1_match_ns = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2755:36] + wire _T = io_dec_csr_wraddr_r == 12'h7d2; // @[el2_dec_tlu_ctl.scala 2765:72] + wire wr_mitcnt0_r = io_dec_csr_wen_r_mod & _T; // @[el2_dec_tlu_ctl.scala 2765:49] + reg [1:0] _T_57; // @[el2_dec_tlu_ctl.scala 2818:67] + reg mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2817:60] + wire _T_58 = ~mitctl0_0_b; // @[el2_dec_tlu_ctl.scala 2818:90] wire [2:0] mitctl0 = {_T_57,_T_58}; // @[Cat.scala 29:58] - wire _T_2 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 2765:50] - wire _T_4 = _T_2 | mitctl0[2]; // @[el2_dec_tlu_ctl.scala 2765:70] - wire _T_5 = mitctl0[0] & _T_4; // @[el2_dec_tlu_ctl.scala 2765:47] - wire _T_6 = ~io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2765:106] - wire _T_8 = _T_6 | mitctl0[1]; // @[el2_dec_tlu_ctl.scala 2765:132] - wire _T_9 = _T_5 & _T_8; // @[el2_dec_tlu_ctl.scala 2765:103] - wire _T_10 = ~io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 2765:167] - wire mitcnt0_inc_ok = _T_9 & _T_10; // @[el2_dec_tlu_ctl.scala 2765:165] - wire [31:0] mitcnt0_inc = mitcnt0 + 32'h1; // @[el2_dec_tlu_ctl.scala 2766:29] - wire _T_15 = wr_mitcnt0_r | mitcnt0_inc_ok; // @[el2_dec_tlu_ctl.scala 2768:59] - wire _T_19 = io_dec_csr_wraddr_r == 12'h7d5; // @[el2_dec_tlu_ctl.scala 2775:66] - wire wr_mitcnt1_r = io_dec_csr_wen_r_mod & _T_19; // @[el2_dec_tlu_ctl.scala 2775:43] - reg [2:0] _T_66; // @[el2_dec_tlu_ctl.scala 2830:46] - reg mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2829:49] - wire _T_67 = ~mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2830:69] + wire _T_2 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 2767:56] + wire _T_4 = _T_2 | mitctl0[2]; // @[el2_dec_tlu_ctl.scala 2767:76] + wire _T_5 = mitctl0[0] & _T_4; // @[el2_dec_tlu_ctl.scala 2767:53] + wire _T_6 = ~io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2767:112] + wire _T_8 = _T_6 | mitctl0[1]; // @[el2_dec_tlu_ctl.scala 2767:138] + wire _T_9 = _T_5 & _T_8; // @[el2_dec_tlu_ctl.scala 2767:109] + wire _T_10 = ~io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 2767:173] + wire mitcnt0_inc_ok = _T_9 & _T_10; // @[el2_dec_tlu_ctl.scala 2767:171] + wire [31:0] mitcnt0_inc = mitcnt0 + 32'h1; // @[el2_dec_tlu_ctl.scala 2768:35] + wire _T_15 = wr_mitcnt0_r | mitcnt0_inc_ok; // @[el2_dec_tlu_ctl.scala 2770:59] + wire _T_19 = io_dec_csr_wraddr_r == 12'h7d5; // @[el2_dec_tlu_ctl.scala 2777:72] + wire wr_mitcnt1_r = io_dec_csr_wen_r_mod & _T_19; // @[el2_dec_tlu_ctl.scala 2777:49] + reg [2:0] _T_66; // @[el2_dec_tlu_ctl.scala 2832:52] + reg mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2831:55] + wire _T_67 = ~mitctl1_0_b; // @[el2_dec_tlu_ctl.scala 2832:75] wire [3:0] mitctl1 = {_T_66,_T_67}; // @[Cat.scala 29:58] - wire _T_23 = _T_2 | mitctl1[2]; // @[el2_dec_tlu_ctl.scala 2777:70] - wire _T_24 = mitctl1[0] & _T_23; // @[el2_dec_tlu_ctl.scala 2777:47] - wire _T_27 = _T_6 | mitctl1[1]; // @[el2_dec_tlu_ctl.scala 2777:132] - wire _T_28 = _T_24 & _T_27; // @[el2_dec_tlu_ctl.scala 2777:103] - wire mitcnt1_inc_ok = _T_28 & _T_10; // @[el2_dec_tlu_ctl.scala 2777:165] - wire _T_32 = ~mitctl1[3]; // @[el2_dec_tlu_ctl.scala 2780:54] - wire _T_33 = _T_32 | mit0_match_ns; // @[el2_dec_tlu_ctl.scala 2780:66] + wire _T_23 = _T_2 | mitctl1[2]; // @[el2_dec_tlu_ctl.scala 2779:76] + wire _T_24 = mitctl1[0] & _T_23; // @[el2_dec_tlu_ctl.scala 2779:53] + wire _T_27 = _T_6 | mitctl1[1]; // @[el2_dec_tlu_ctl.scala 2779:138] + wire _T_28 = _T_24 & _T_27; // @[el2_dec_tlu_ctl.scala 2779:109] + wire mitcnt1_inc_ok = _T_28 & _T_10; // @[el2_dec_tlu_ctl.scala 2779:171] + wire _T_32 = ~mitctl1[3]; // @[el2_dec_tlu_ctl.scala 2782:60] + wire _T_33 = _T_32 | mit0_match_ns; // @[el2_dec_tlu_ctl.scala 2782:72] wire [31:0] _T_34 = {31'h0,_T_33}; // @[Cat.scala 29:58] - wire [31:0] mitcnt1_inc = mitcnt1 + _T_34; // @[el2_dec_tlu_ctl.scala 2780:29] - wire _T_39 = wr_mitcnt1_r | mitcnt1_inc_ok; // @[el2_dec_tlu_ctl.scala 2782:52] - wire _T_43 = io_dec_csr_wraddr_r == 12'h7d3; // @[el2_dec_tlu_ctl.scala 2789:64] - wire _T_47 = io_dec_csr_wraddr_r == 12'h7d6; // @[el2_dec_tlu_ctl.scala 2798:63] - wire _T_51 = io_dec_csr_wraddr_r == 12'h7d4; // @[el2_dec_tlu_ctl.scala 2811:66] - wire wr_mitctl0_r = io_dec_csr_wen_r_mod & _T_51; // @[el2_dec_tlu_ctl.scala 2811:43] - wire [2:0] mitctl0_ns = wr_mitctl0_r ? io_dec_csr_wrdata_r[2:0] : mitctl0; // @[el2_dec_tlu_ctl.scala 2812:31] - wire _T_60 = io_dec_csr_wraddr_r == 12'h7d7; // @[el2_dec_tlu_ctl.scala 2826:65] - wire wr_mitctl1_r = io_dec_csr_wen_r_mod & _T_60; // @[el2_dec_tlu_ctl.scala 2826:43] - wire [3:0] mitctl1_ns = wr_mitctl1_r ? io_dec_csr_wrdata_r[3:0] : mitctl1; // @[el2_dec_tlu_ctl.scala 2827:31] - wire _T_69 = io_csr_mitcnt1 | io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 2832:43] - wire _T_70 = _T_69 | io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 2832:60] - wire _T_71 = _T_70 | io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 2832:75] - wire _T_72 = _T_71 | io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 2832:90] + wire [31:0] mitcnt1_inc = mitcnt1 + _T_34; // @[el2_dec_tlu_ctl.scala 2782:35] + wire _T_39 = wr_mitcnt1_r | mitcnt1_inc_ok; // @[el2_dec_tlu_ctl.scala 2784:60] + wire _T_43 = io_dec_csr_wraddr_r == 12'h7d3; // @[el2_dec_tlu_ctl.scala 2791:70] + wire _T_47 = io_dec_csr_wraddr_r == 12'h7d6; // @[el2_dec_tlu_ctl.scala 2800:69] + wire _T_51 = io_dec_csr_wraddr_r == 12'h7d4; // @[el2_dec_tlu_ctl.scala 2813:72] + wire wr_mitctl0_r = io_dec_csr_wen_r_mod & _T_51; // @[el2_dec_tlu_ctl.scala 2813:49] + wire [2:0] mitctl0_ns = wr_mitctl0_r ? io_dec_csr_wrdata_r[2:0] : mitctl0; // @[el2_dec_tlu_ctl.scala 2814:31] + wire _T_60 = io_dec_csr_wraddr_r == 12'h7d7; // @[el2_dec_tlu_ctl.scala 2828:71] + wire wr_mitctl1_r = io_dec_csr_wen_r_mod & _T_60; // @[el2_dec_tlu_ctl.scala 2828:49] + wire [3:0] mitctl1_ns = wr_mitctl1_r ? io_dec_csr_wrdata_r[3:0] : mitctl1; // @[el2_dec_tlu_ctl.scala 2829:31] + wire _T_69 = io_csr_mitcnt1 | io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 2834:51] + wire _T_70 = _T_69 | io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 2834:68] + wire _T_71 = _T_70 | io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 2834:83] + wire _T_72 = _T_71 | io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 2834:98] wire [31:0] _T_81 = {29'h0,_T_57,_T_58}; // @[Cat.scala 29:58] wire [31:0] _T_84 = {28'h0,_T_66,_T_67}; // @[Cat.scala 29:58] wire [31:0] _T_85 = io_csr_mitcnt0 ? mitcnt0 : 32'h0; // @[Mux.scala 27:72] @@ -155,10 +155,10 @@ module el2_dec_timer_ctl( .io_en(rvclkhdr_3_io_en), .io_scan_mode(rvclkhdr_3_io_scan_mode) ); - assign io_dec_timer_rddata_d = _T_94 | _T_90; // @[el2_dec_tlu_ctl.scala 2833:33] - assign io_dec_timer_read_d = _T_72 | io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 2832:25] - assign io_dec_timer_t0_pulse = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2755:25] - assign io_dec_timer_t1_pulse = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2756:25] + assign io_dec_timer_rddata_d = _T_94 | _T_90; // @[el2_dec_tlu_ctl.scala 2835:33] + assign io_dec_timer_read_d = _T_72 | io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 2834:33] + assign io_dec_timer_t0_pulse = mitcnt0 >= mitb0; // @[el2_dec_tlu_ctl.scala 2757:31] + assign io_dec_timer_t1_pulse = mitcnt1 >= mitb1; // @[el2_dec_tlu_ctl.scala 2758:31] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = _T_15 | mit0_match_ns; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -397,7 +397,6 @@ module csr_tlu( input io_dma_pmu_dccm_read, input io_dma_pmu_any_write, input io_dma_pmu_any_read, - input io_lsu_pmu_bus_busy, input [30:0] io_dec_tlu_i0_pc_r, input io_dec_tlu_i0_valid_r, input io_dec_csr_any_unq_d, @@ -413,10 +412,17 @@ module csr_tlu( output io_dec_tlu_pipelining_disable, output io_dec_tlu_wr_pause_r, input io_ifu_pmu_bus_busy, - input io_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_trxn, + input io_tlu_busbuff_lsu_pmu_bus_misaligned, + input io_tlu_busbuff_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_busy, + output io_tlu_busbuff_dec_tlu_external_ldfwd_disable, + output io_tlu_busbuff_dec_tlu_wb_coalescing_disable, + output io_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + input io_tlu_busbuff_lsu_imprecise_error_load_any, + input io_tlu_busbuff_lsu_imprecise_error_store_any, + input [31:0] io_tlu_busbuff_lsu_imprecise_error_addr_any, input io_ifu_pmu_bus_error, - input io_lsu_pmu_bus_misaligned, - input io_lsu_pmu_bus_trxn, input [70:0] io_ifu_ic_debug_rd_data, output [3:0] io_dec_tlu_meipt, input [3:0] io_pic_pl, @@ -424,15 +430,9 @@ module csr_tlu( output [29:0] io_dec_tlu_meihap, input [7:0] io_pic_claimid, input io_iccm_dma_sb_error, - input [31:0] io_lsu_imprecise_error_addr_any, - input io_lsu_imprecise_error_load_any, - input io_lsu_imprecise_error_store_any, output [31:0] io_dec_tlu_mrac_ff, - output io_dec_tlu_wb_coalescing_disable, output io_dec_tlu_bpred_disable, - output io_dec_tlu_sideeffect_posted_disable, output io_dec_tlu_core_ecc_disable, - output io_dec_tlu_external_ldfwd_disable, output [2:0] io_dec_tlu_dma_qos_prty, input [31:0] io_dec_illegal_inst, input [3:0] io_lsu_error_pkt_r_bits_mscause, @@ -603,10 +603,10 @@ module csr_tlu( reg [31:0] _RAND_7; reg [31:0] _RAND_8; reg [31:0] _RAND_9; - reg [63:0] _RAND_10; + reg [31:0] _RAND_10; reg [31:0] _RAND_11; reg [31:0] _RAND_12; - reg [63:0] _RAND_13; + reg [31:0] _RAND_13; reg [31:0] _RAND_14; reg [31:0] _RAND_15; reg [31:0] _RAND_16; @@ -808,1479 +808,1423 @@ module csr_tlu( wire rvclkhdr_34_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_34_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_34_io_scan_mode; // @[el2_lib.scala 483:22] - wire _T = ~io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 1530:46] - wire _T_1 = io_dec_csr_wen_r & _T; // @[el2_dec_tlu_ctl.scala 1530:44] - wire _T_2 = ~io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 1530:69] - wire _T_5 = io_dec_csr_wraddr_r == 12'h300; // @[el2_dec_tlu_ctl.scala 1531:72] - wire wr_mstatus_r = io_dec_csr_wen_r_mod & _T_5; // @[el2_dec_tlu_ctl.scala 1531:43] - wire _T_496 = io_dec_csr_wraddr_r == 12'h7c6; // @[el2_dec_tlu_ctl.scala 1917:69] - wire wr_mpmc_r = io_dec_csr_wen_r_mod & _T_496; // @[el2_dec_tlu_ctl.scala 1917:40] - wire _T_507 = ~io_dec_csr_wrdata_r[1]; // @[el2_dec_tlu_ctl.scala 1924:38] - reg mpmc_b; // @[el2_dec_tlu_ctl.scala 1926:45] - wire mpmc = ~mpmc_b; // @[el2_dec_tlu_ctl.scala 1929:11] - wire _T_508 = ~mpmc; // @[el2_dec_tlu_ctl.scala 1924:63] - wire mpmc_b_ns = wr_mpmc_r ? _T_507 : _T_508; // @[el2_dec_tlu_ctl.scala 1924:19] - wire _T_6 = ~mpmc_b_ns; // @[el2_dec_tlu_ctl.scala 1534:29] - wire set_mie_pmu_fw_halt = _T_6 & io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1534:40] - wire _T_7 = ~wr_mstatus_r; // @[el2_dec_tlu_ctl.scala 1537:6] - wire _T_8 = _T_7 & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1537:20] - wire _T_12 = wr_mstatus_r & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1538:19] - wire _T_15 = ~io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1539:18] - wire _T_16 = io_mret_r & _T_15; // @[el2_dec_tlu_ctl.scala 1539:16] - wire [1:0] _T_19 = {1'h1,io_mstatus[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_22 = {io_mstatus[1],1'h1}; // @[Cat.scala 29:58] - wire _T_24 = wr_mstatus_r & _T_15; // @[el2_dec_tlu_ctl.scala 1541:19] - wire [1:0] _T_28 = {io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] - wire _T_31 = _T_7 & _T_15; // @[el2_dec_tlu_ctl.scala 1542:20] - wire _T_32 = ~io_mret_r; // @[el2_dec_tlu_ctl.scala 1542:47] - wire _T_33 = _T_31 & _T_32; // @[el2_dec_tlu_ctl.scala 1542:45] - wire _T_34 = ~set_mie_pmu_fw_halt; // @[el2_dec_tlu_ctl.scala 1542:60] - wire _T_35 = _T_33 & _T_34; // @[el2_dec_tlu_ctl.scala 1542:58] - wire _T_37 = _T_8 & io_mstatus[0]; // @[Mux.scala 27:72] - wire _T_38 = _T_12 & io_dec_csr_wrdata_r[3]; // @[Mux.scala 27:72] - wire [1:0] _T_39 = _T_16 ? _T_19 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_40 = set_mie_pmu_fw_halt ? _T_22 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_41 = _T_24 ? _T_28 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_42 = _T_35 ? io_mstatus : 2'h0; // @[Mux.scala 27:72] - wire _T_43 = _T_37 | _T_38; // @[Mux.scala 27:72] - wire [1:0] _GEN_9 = {{1'd0}, _T_43}; // @[Mux.scala 27:72] - wire [1:0] _T_44 = _GEN_9 | _T_39; // @[Mux.scala 27:72] - wire [1:0] _T_45 = _T_44 | _T_40; // @[Mux.scala 27:72] + wire _T = ~io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 1531:45] + wire _T_1 = io_dec_csr_wen_r & _T; // @[el2_dec_tlu_ctl.scala 1531:43] + wire _T_2 = ~io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 1531:68] + wire _T_5 = io_dec_csr_wraddr_r == 12'h300; // @[el2_dec_tlu_ctl.scala 1532:71] + wire wr_mstatus_r = io_dec_csr_wen_r_mod & _T_5; // @[el2_dec_tlu_ctl.scala 1532:42] + wire _T_498 = io_dec_csr_wraddr_r == 12'h7c6; // @[el2_dec_tlu_ctl.scala 1918:68] + wire wr_mpmc_r = io_dec_csr_wen_r_mod & _T_498; // @[el2_dec_tlu_ctl.scala 1918:39] + wire _T_510 = ~io_dec_csr_wrdata_r[1]; // @[el2_dec_tlu_ctl.scala 1926:37] + reg mpmc_b; // @[el2_dec_tlu_ctl.scala 1928:44] + wire mpmc = ~mpmc_b; // @[el2_dec_tlu_ctl.scala 1931:10] + wire _T_511 = ~mpmc; // @[el2_dec_tlu_ctl.scala 1926:62] + wire mpmc_b_ns = wr_mpmc_r ? _T_510 : _T_511; // @[el2_dec_tlu_ctl.scala 1926:18] + wire _T_6 = ~mpmc_b_ns; // @[el2_dec_tlu_ctl.scala 1535:28] + wire set_mie_pmu_fw_halt = _T_6 & io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1535:39] + wire _T_7 = ~wr_mstatus_r; // @[el2_dec_tlu_ctl.scala 1538:5] + wire _T_8 = _T_7 & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1538:19] + wire [1:0] _T_12 = {io_mstatus[0],1'h0}; // @[Cat.scala 29:58] + wire _T_13 = wr_mstatus_r & io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1539:18] + wire [1:0] _T_16 = {io_dec_csr_wrdata_r[3],1'h0}; // @[Cat.scala 29:58] + wire _T_17 = ~io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 1540:17] + wire _T_18 = io_mret_r & _T_17; // @[el2_dec_tlu_ctl.scala 1540:15] + wire [1:0] _T_21 = {1'h1,io_mstatus[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_24 = {io_mstatus[1],1'h1}; // @[Cat.scala 29:58] + wire _T_26 = wr_mstatus_r & _T_17; // @[el2_dec_tlu_ctl.scala 1542:18] + wire [1:0] _T_30 = {io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] + wire _T_33 = _T_7 & _T_17; // @[el2_dec_tlu_ctl.scala 1543:19] + wire _T_34 = ~io_mret_r; // @[el2_dec_tlu_ctl.scala 1543:46] + wire _T_35 = _T_33 & _T_34; // @[el2_dec_tlu_ctl.scala 1543:44] + wire _T_36 = ~set_mie_pmu_fw_halt; // @[el2_dec_tlu_ctl.scala 1543:59] + wire _T_37 = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 1543:57] + wire [1:0] _T_39 = _T_8 ? _T_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_40 = _T_13 ? _T_16 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_41 = _T_18 ? _T_21 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_42 = set_mie_pmu_fw_halt ? _T_24 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_43 = _T_26 ? _T_30 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_44 = _T_37 ? io_mstatus : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_45 = _T_39 | _T_40; // @[Mux.scala 27:72] wire [1:0] _T_46 = _T_45 | _T_41; // @[Mux.scala 27:72] - wire _T_50 = ~io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 1545:51] - wire _T_52 = _T_50 | io_dcsr[11]; // @[el2_dec_tlu_ctl.scala 1545:82] - reg [1:0] _T_54; // @[el2_dec_tlu_ctl.scala 1547:12] - wire _T_56 = io_dec_csr_wraddr_r == 12'h305; // @[el2_dec_tlu_ctl.scala 1556:70] - reg [30:0] _T_60; // @[el2_lib.scala 514:16] + wire [1:0] _T_47 = _T_46 | _T_42; // @[Mux.scala 27:72] + wire [1:0] _T_48 = _T_47 | _T_43; // @[Mux.scala 27:72] + wire _T_52 = ~io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 1546:50] + wire _T_54 = _T_52 | io_dcsr[11]; // @[el2_dec_tlu_ctl.scala 1546:81] + reg [1:0] _T_56; // @[el2_dec_tlu_ctl.scala 1548:11] + wire _T_58 = io_dec_csr_wraddr_r == 12'h305; // @[el2_dec_tlu_ctl.scala 1557:69] + reg [30:0] _T_62; // @[el2_lib.scala 514:16] reg [31:0] mdccmect; // @[el2_lib.scala 514:16] - wire [62:0] _T_572 = 63'hffffffff << mdccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1975:42] - wire [31:0] _T_574 = {5'h0,mdccmect[26:0]}; // @[Cat.scala 29:58] - wire [62:0] _GEN_10 = {{31'd0}, _T_574}; // @[el2_dec_tlu_ctl.scala 1975:62] - wire [62:0] _T_575 = _T_572 & _GEN_10; // @[el2_dec_tlu_ctl.scala 1975:62] - wire mdccme_ce_req = |_T_575; // @[el2_dec_tlu_ctl.scala 1975:95] + wire [62:0] _T_574 = 63'hffffffff << mdccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1978:41] + wire [31:0] _T_576 = {5'h0,mdccmect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_9 = {{31'd0}, _T_576}; // @[el2_dec_tlu_ctl.scala 1978:61] + wire [62:0] _T_577 = _T_574 & _GEN_9; // @[el2_dec_tlu_ctl.scala 1978:61] + wire mdccme_ce_req = |_T_577; // @[el2_dec_tlu_ctl.scala 1978:94] reg [31:0] miccmect; // @[el2_lib.scala 514:16] - wire [62:0] _T_552 = 63'hffffffff << miccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1960:42] - wire [31:0] _T_554 = {5'h0,miccmect[26:0]}; // @[Cat.scala 29:58] - wire [62:0] _GEN_11 = {{31'd0}, _T_554}; // @[el2_dec_tlu_ctl.scala 1960:62] - wire [62:0] _T_555 = _T_552 & _GEN_11; // @[el2_dec_tlu_ctl.scala 1960:62] - wire miccme_ce_req = |_T_555; // @[el2_dec_tlu_ctl.scala 1960:95] - wire _T_61 = mdccme_ce_req | miccme_ce_req; // @[el2_dec_tlu_ctl.scala 1570:31] + wire [62:0] _T_554 = 63'hffffffff << miccmect[31:27]; // @[el2_dec_tlu_ctl.scala 1963:40] + wire [31:0] _T_556 = {5'h0,miccmect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_10 = {{31'd0}, _T_556}; // @[el2_dec_tlu_ctl.scala 1963:60] + wire [62:0] _T_557 = _T_554 & _GEN_10; // @[el2_dec_tlu_ctl.scala 1963:60] + wire miccme_ce_req = |_T_557; // @[el2_dec_tlu_ctl.scala 1963:93] + wire _T_63 = mdccme_ce_req | miccme_ce_req; // @[el2_dec_tlu_ctl.scala 1571:30] reg [31:0] micect; // @[el2_lib.scala 514:16] - wire [62:0] _T_530 = 63'hffffffff << micect[31:27]; // @[el2_dec_tlu_ctl.scala 1946:39] - wire _T_531 = |_T_530; // @[el2_dec_tlu_ctl.scala 1946:57] - wire [31:0] _T_533 = {5'h0,micect[26:0]}; // @[Cat.scala 29:58] - wire [31:0] _GEN_12 = {{31'd0}, _T_531}; // @[el2_dec_tlu_ctl.scala 1946:61] - wire [31:0] _T_534 = _GEN_12 & _T_533; // @[el2_dec_tlu_ctl.scala 1946:61] - wire mice_ce_req = _T_534[0]; // @[el2_dec_tlu_ctl.scala 1946:15] - wire ce_int = _T_61 | mice_ce_req; // @[el2_dec_tlu_ctl.scala 1570:47] - wire [2:0] _T_63 = {io_mexintpend,io_timer_int_sync,io_soft_int_sync}; // @[Cat.scala 29:58] - wire [2:0] _T_65 = {ce_int,io_dec_timer_t0_pulse,io_dec_timer_t1_pulse}; // @[Cat.scala 29:58] - reg [5:0] _T_66; // @[el2_dec_tlu_ctl.scala 1574:12] - wire _T_68 = io_dec_csr_wraddr_r == 12'h304; // @[el2_dec_tlu_ctl.scala 1586:68] - wire wr_mie_r = io_dec_csr_wen_r_mod & _T_68; // @[el2_dec_tlu_ctl.scala 1586:39] - wire [5:0] _T_76 = {io_dec_csr_wrdata_r[30:28],io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] - reg [5:0] mie; // @[el2_dec_tlu_ctl.scala 1589:12] - wire kill_ebreak_count_r = io_ebreak_to_debug_mode_r & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1596:55] - wire _T_81 = io_dec_csr_wraddr_r == 12'hb00; // @[el2_dec_tlu_ctl.scala 1598:72] - wire wr_mcyclel_r = io_dec_csr_wen_r_mod & _T_81; // @[el2_dec_tlu_ctl.scala 1598:43] - wire _T_83 = io_dec_tlu_dbg_halted & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1600:72] - wire _T_84 = kill_ebreak_count_r | _T_83; // @[el2_dec_tlu_ctl.scala 1600:47] - wire _T_85 = _T_84 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 1600:95] + wire [62:0] _T_532 = 63'hffffffff << micect[31:27]; // @[el2_dec_tlu_ctl.scala 1948:39] + wire [31:0] _T_534 = {5'h0,micect[26:0]}; // @[Cat.scala 29:58] + wire [62:0] _GEN_11 = {{31'd0}, _T_534}; // @[el2_dec_tlu_ctl.scala 1948:57] + wire [62:0] _T_535 = _T_532 & _GEN_11; // @[el2_dec_tlu_ctl.scala 1948:57] + wire mice_ce_req = |_T_535; // @[el2_dec_tlu_ctl.scala 1948:88] + wire ce_int = _T_63 | mice_ce_req; // @[el2_dec_tlu_ctl.scala 1571:46] + wire [2:0] _T_65 = {io_mexintpend,io_timer_int_sync,io_soft_int_sync}; // @[Cat.scala 29:58] + wire [2:0] _T_67 = {ce_int,io_dec_timer_t0_pulse,io_dec_timer_t1_pulse}; // @[Cat.scala 29:58] + reg [5:0] _T_68; // @[el2_dec_tlu_ctl.scala 1575:11] + wire _T_70 = io_dec_csr_wraddr_r == 12'h304; // @[el2_dec_tlu_ctl.scala 1587:67] + wire wr_mie_r = io_dec_csr_wen_r_mod & _T_70; // @[el2_dec_tlu_ctl.scala 1587:38] + wire [5:0] _T_78 = {io_dec_csr_wrdata_r[30:28],io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7],io_dec_csr_wrdata_r[3]}; // @[Cat.scala 29:58] + reg [5:0] mie; // @[el2_dec_tlu_ctl.scala 1590:11] + wire kill_ebreak_count_r = io_ebreak_to_debug_mode_r & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1597:54] + wire _T_83 = io_dec_csr_wraddr_r == 12'hb00; // @[el2_dec_tlu_ctl.scala 1599:71] + wire wr_mcyclel_r = io_dec_csr_wen_r_mod & _T_83; // @[el2_dec_tlu_ctl.scala 1599:42] + wire _T_85 = io_dec_tlu_dbg_halted & io_dcsr[10]; // @[el2_dec_tlu_ctl.scala 1601:71] + wire _T_86 = kill_ebreak_count_r | _T_85; // @[el2_dec_tlu_ctl.scala 1601:46] + wire _T_87 = _T_86 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 1601:94] reg [4:0] temp_ncount6_2; // @[Reg.scala 27:20] reg temp_ncount0; // @[Reg.scala 27:20] wire [6:0] mcountinhibit = {temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] - wire _T_87 = _T_85 | mcountinhibit[0]; // @[el2_dec_tlu_ctl.scala 1600:122] - wire mcyclel_cout_in = ~_T_87; // @[el2_dec_tlu_ctl.scala 1600:25] - wire [31:0] _T_88 = {31'h0,mcyclel_cout_in}; // @[Cat.scala 29:58] - reg [32:0] _T_95; // @[el2_lib.scala 514:16] - wire [31:0] mcyclel = _T_95[31:0]; // @[el2_dec_tlu_ctl.scala 1607:11] - wire [31:0] _T_90 = mcyclel + _T_88; // @[el2_dec_tlu_ctl.scala 1604:26] - wire [32:0] mcyclel_inc = {{1'd0}, _T_90}; // @[el2_dec_tlu_ctl.scala 1604:15] - wire mcyclel_cout = mcyclel_inc[32]; // @[el2_dec_tlu_ctl.scala 1606:33] - wire _T_99 = io_dec_csr_wraddr_r == 12'hb80; // @[el2_dec_tlu_ctl.scala 1614:69] - wire wr_mcycleh_r = io_dec_csr_wen_r_mod & _T_99; // @[el2_dec_tlu_ctl.scala 1614:40] - wire _T_96 = ~wr_mcycleh_r; // @[el2_dec_tlu_ctl.scala 1608:72] - reg mcyclel_cout_f; // @[el2_dec_tlu_ctl.scala 1608:55] - wire [31:0] _T_101 = {31'h0,mcyclel_cout_f}; // @[Cat.scala 29:58] + wire _T_89 = _T_87 | mcountinhibit[0]; // @[el2_dec_tlu_ctl.scala 1601:121] + wire mcyclel_cout_in = ~_T_89; // @[el2_dec_tlu_ctl.scala 1601:24] + wire [31:0] _T_90 = {31'h0,mcyclel_cout_in}; // @[Cat.scala 29:58] + reg [31:0] mcyclel; // @[el2_lib.scala 514:16] + wire [32:0] mcyclel_inc = mcyclel + _T_90; // @[el2_dec_tlu_ctl.scala 1605:25] + wire mcyclel_cout = mcyclel_inc[32]; // @[el2_dec_tlu_ctl.scala 1607:32] + wire _T_101 = io_dec_csr_wraddr_r == 12'hb80; // @[el2_dec_tlu_ctl.scala 1615:68] + wire wr_mcycleh_r = io_dec_csr_wen_r_mod & _T_101; // @[el2_dec_tlu_ctl.scala 1615:39] + wire _T_98 = ~wr_mcycleh_r; // @[el2_dec_tlu_ctl.scala 1609:71] + reg mcyclel_cout_f; // @[el2_dec_tlu_ctl.scala 1609:54] + wire [31:0] _T_103 = {31'h0,mcyclel_cout_f}; // @[Cat.scala 29:58] reg [31:0] mcycleh; // @[el2_lib.scala 514:16] - wire [31:0] mcycleh_inc = mcycleh + _T_101; // @[el2_dec_tlu_ctl.scala 1616:29] - wire _T_107 = io_ebreak_r | io_ecall_r; // @[el2_dec_tlu_ctl.scala 1633:73] - wire _T_108 = _T_107 | io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 1633:86] - wire _T_109 = _T_108 | io_illegal_r; // @[el2_dec_tlu_ctl.scala 1633:114] - wire _T_111 = _T_109 | mcountinhibit[2]; // @[el2_dec_tlu_ctl.scala 1633:129] - wire _T_113 = ~_T_111; // @[el2_dec_tlu_ctl.scala 1633:59] - wire i0_valid_no_ebreak_ecall_r = io_tlu_i0_commit_cmt & _T_113; // @[el2_dec_tlu_ctl.scala 1633:57] - wire _T_115 = io_dec_csr_wraddr_r == 12'hb02; // @[el2_dec_tlu_ctl.scala 1635:74] - wire wr_minstretl_r = io_dec_csr_wen_r_mod & _T_115; // @[el2_dec_tlu_ctl.scala 1635:45] - wire [31:0] _T_116 = {31'h0,i0_valid_no_ebreak_ecall_r}; // @[Cat.scala 29:58] - reg [32:0] _T_122; // @[el2_lib.scala 514:16] - wire [31:0] minstretl = _T_122[31:0]; // @[el2_dec_tlu_ctl.scala 1642:13] - wire [31:0] _T_118 = minstretl + _T_116; // @[el2_dec_tlu_ctl.scala 1637:30] - wire [32:0] minstretl_inc = {{1'd0}, _T_118}; // @[el2_dec_tlu_ctl.scala 1637:17] - wire minstretl_cout = minstretl_inc[32]; // @[el2_dec_tlu_ctl.scala 1638:37] - reg minstret_enable_f; // @[el2_dec_tlu_ctl.scala 1643:57] - wire _T_126 = io_dec_csr_wraddr_r == 12'hb82; // @[el2_dec_tlu_ctl.scala 1652:72] - wire wr_minstreth_r = io_dec_csr_wen_r_mod & _T_126; // @[el2_dec_tlu_ctl.scala 1652:43] - wire _T_123 = ~wr_minstreth_r; // @[el2_dec_tlu_ctl.scala 1644:76] - reg minstretl_cout_f; // @[el2_dec_tlu_ctl.scala 1644:57] - wire [31:0] _T_129 = {31'h0,minstretl_cout_f}; // @[Cat.scala 29:58] + wire [31:0] mcycleh_inc = mcycleh + _T_103; // @[el2_dec_tlu_ctl.scala 1617:28] + wire _T_109 = io_ebreak_r | io_ecall_r; // @[el2_dec_tlu_ctl.scala 1634:72] + wire _T_110 = _T_109 | io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 1634:85] + wire _T_111 = _T_110 | io_illegal_r; // @[el2_dec_tlu_ctl.scala 1634:113] + wire _T_113 = _T_111 | mcountinhibit[2]; // @[el2_dec_tlu_ctl.scala 1634:128] + wire _T_115 = ~_T_113; // @[el2_dec_tlu_ctl.scala 1634:58] + wire i0_valid_no_ebreak_ecall_r = io_tlu_i0_commit_cmt & _T_115; // @[el2_dec_tlu_ctl.scala 1634:56] + wire _T_117 = io_dec_csr_wraddr_r == 12'hb02; // @[el2_dec_tlu_ctl.scala 1636:73] + wire wr_minstretl_r = io_dec_csr_wen_r_mod & _T_117; // @[el2_dec_tlu_ctl.scala 1636:44] + wire [31:0] _T_118 = {31'h0,i0_valid_no_ebreak_ecall_r}; // @[Cat.scala 29:58] + reg [31:0] minstretl; // @[el2_lib.scala 514:16] + wire [32:0] minstretl_inc = minstretl + _T_118; // @[el2_dec_tlu_ctl.scala 1638:29] + wire minstretl_cout = minstretl_inc[32]; // @[el2_dec_tlu_ctl.scala 1639:36] + reg minstret_enable_f; // @[el2_dec_tlu_ctl.scala 1644:56] + wire _T_128 = io_dec_csr_wraddr_r == 12'hb82; // @[el2_dec_tlu_ctl.scala 1653:71] + wire wr_minstreth_r = io_dec_csr_wen_r_mod & _T_128; // @[el2_dec_tlu_ctl.scala 1653:42] + wire _T_125 = ~wr_minstreth_r; // @[el2_dec_tlu_ctl.scala 1645:75] + reg minstretl_cout_f; // @[el2_dec_tlu_ctl.scala 1645:56] + wire [31:0] _T_131 = {31'h0,minstretl_cout_f}; // @[Cat.scala 29:58] reg [31:0] minstreth; // @[el2_lib.scala 514:16] - wire [31:0] minstreth_inc = minstreth + _T_129; // @[el2_dec_tlu_ctl.scala 1655:30] - wire _T_137 = io_dec_csr_wraddr_r == 12'h340; // @[el2_dec_tlu_ctl.scala 1666:73] + wire [31:0] minstreth_inc = minstreth + _T_131; // @[el2_dec_tlu_ctl.scala 1656:29] + wire _T_139 = io_dec_csr_wraddr_r == 12'h340; // @[el2_dec_tlu_ctl.scala 1667:72] reg [31:0] mscratch; // @[el2_lib.scala 514:16] - wire _T_140 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 1677:23] - wire _T_141 = ~io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1677:48] - wire _T_142 = _T_140 & _T_141; // @[el2_dec_tlu_ctl.scala 1677:46] - wire sel_exu_npc_r = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1677:73] - wire _T_144 = _T_140 & io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1678:48] - wire _T_145 = ~io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 1678:76] - wire sel_flush_npc_r = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 1678:74] - wire _T_146 = ~sel_exu_npc_r; // @[el2_dec_tlu_ctl.scala 1679:24] - wire _T_147 = ~sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1679:41] - wire sel_hold_npc_r = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 1679:39] - wire _T_149 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 1683:6] - wire _T_150 = _T_149 & io_reset_delayed; // @[el2_dec_tlu_ctl.scala 1683:28] - wire [30:0] _T_154 = sel_exu_npc_r ? io_exu_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_155 = _T_150 ? io_rst_vec : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_156 = sel_flush_npc_r ? io_tlu_flush_path_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_157 = sel_hold_npc_r ? io_npc_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_158 = _T_154 | _T_155; // @[Mux.scala 27:72] - wire [30:0] _T_159 = _T_158 | _T_156; // @[Mux.scala 27:72] - wire _T_162 = sel_exu_npc_r | sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1687:49] - reg [30:0] _T_165; // @[el2_lib.scala 514:16] - wire pc0_valid_r = _T_140 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1690:45] - wire _T_168 = ~pc0_valid_r; // @[el2_dec_tlu_ctl.scala 1694:5] - wire [30:0] _T_169 = pc0_valid_r ? io_dec_tlu_i0_pc_r : 31'h0; // @[Mux.scala 27:72] + wire _T_142 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 1678:22] + wire _T_143 = ~io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1678:47] + wire _T_144 = _T_142 & _T_143; // @[el2_dec_tlu_ctl.scala 1678:45] + wire sel_exu_npc_r = _T_144 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1678:72] + wire _T_146 = _T_142 & io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 1679:47] + wire _T_147 = ~io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 1679:75] + wire sel_flush_npc_r = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 1679:73] + wire _T_148 = ~sel_exu_npc_r; // @[el2_dec_tlu_ctl.scala 1680:23] + wire _T_149 = ~sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1680:40] + wire sel_hold_npc_r = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 1680:38] + wire _T_151 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 1684:13] + wire _T_152 = _T_151 & io_reset_delayed; // @[el2_dec_tlu_ctl.scala 1684:35] + wire [30:0] _T_156 = sel_exu_npc_r ? io_exu_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_157 = _T_152 ? io_rst_vec : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_158 = sel_flush_npc_r ? io_tlu_flush_path_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_159 = sel_hold_npc_r ? io_npc_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_160 = _T_156 | _T_157; // @[Mux.scala 27:72] + wire [30:0] _T_161 = _T_160 | _T_158; // @[Mux.scala 27:72] + wire _T_164 = sel_exu_npc_r | sel_flush_npc_r; // @[el2_dec_tlu_ctl.scala 1688:48] + reg [30:0] _T_167; // @[el2_lib.scala 514:16] + wire pc0_valid_r = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 1691:44] + wire _T_170 = ~pc0_valid_r; // @[el2_dec_tlu_ctl.scala 1695:22] + wire [30:0] _T_171 = pc0_valid_r ? io_dec_tlu_i0_pc_r : 31'h0; // @[Mux.scala 27:72] reg [30:0] pc_r_d1; // @[el2_lib.scala 514:16] - wire [30:0] _T_170 = _T_168 ? pc_r_d1 : 31'h0; // @[Mux.scala 27:72] - wire [30:0] pc_r = _T_169 | _T_170; // @[Mux.scala 27:72] - wire _T_174 = io_dec_csr_wraddr_r == 12'h341; // @[el2_dec_tlu_ctl.scala 1698:69] - wire wr_mepc_r = io_dec_csr_wen_r_mod & _T_174; // @[el2_dec_tlu_ctl.scala 1698:40] - wire _T_175 = io_i0_exception_valid_r | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1701:30] - wire _T_176 = _T_175 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1701:51] - wire _T_180 = wr_mepc_r & _T_15; // @[el2_dec_tlu_ctl.scala 1703:16] - wire _T_183 = ~wr_mepc_r; // @[el2_dec_tlu_ctl.scala 1704:6] - wire _T_185 = _T_183 & _T_15; // @[el2_dec_tlu_ctl.scala 1704:17] - wire [30:0] _T_187 = _T_176 ? pc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_188 = io_interrupt_valid_r ? io_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_189 = _T_180 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_190 = _T_185 ? io_mepc : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_191 = _T_187 | _T_188; // @[Mux.scala 27:72] - wire [30:0] _T_192 = _T_191 | _T_189; // @[Mux.scala 27:72] - reg [30:0] _T_194; // @[el2_dec_tlu_ctl.scala 1706:48] - wire _T_196 = io_dec_csr_wraddr_r == 12'h342; // @[el2_dec_tlu_ctl.scala 1713:71] - wire wr_mcause_r = io_dec_csr_wen_r_mod & _T_196; // @[el2_dec_tlu_ctl.scala 1713:42] - wire _T_197 = io_exc_or_int_valid_r & io_take_nmi; // @[el2_dec_tlu_ctl.scala 1714:52] - wire mcause_sel_nmi_store = _T_197 & io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 1714:66] - wire mcause_sel_nmi_load = _T_197 & io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 1715:65] - wire _T_200 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1716:83] - wire mcause_sel_nmi_ext = _T_197 & _T_200; // @[el2_dec_tlu_ctl.scala 1716:64] - wire _T_201 = &io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1722:52] - wire _T_204 = ~io_lsu_fir_error[0]; // @[el2_dec_tlu_ctl.scala 1722:81] - wire _T_205 = io_lsu_fir_error[1] & _T_204; // @[el2_dec_tlu_ctl.scala 1722:79] - wire [31:0] _T_210 = {30'h3c000400,_T_201,_T_205}; // @[Cat.scala 29:58] - wire _T_211 = ~io_take_nmi; // @[el2_dec_tlu_ctl.scala 1728:30] - wire _T_212 = io_exc_or_int_valid_r & _T_211; // @[el2_dec_tlu_ctl.scala 1728:28] - wire [31:0] _T_215 = {io_interrupt_valid_r,26'h0,io_exc_cause_r}; // @[Cat.scala 29:58] - wire _T_217 = wr_mcause_r & _T_15; // @[el2_dec_tlu_ctl.scala 1729:18] - wire _T_219 = ~wr_mcause_r; // @[el2_dec_tlu_ctl.scala 1730:6] - wire _T_221 = _T_219 & _T_15; // @[el2_dec_tlu_ctl.scala 1730:19] - wire [31:0] _T_223 = mcause_sel_nmi_store ? 32'hf0000000 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_224 = mcause_sel_nmi_load ? 32'hf0000001 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_225 = mcause_sel_nmi_ext ? _T_210 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_226 = _T_212 ? _T_215 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_227 = _T_217 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] - reg [31:0] mcause; // @[el2_dec_tlu_ctl.scala 1732:47] - wire [31:0] _T_228 = _T_221 ? mcause : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_229 = _T_223 | _T_224; // @[Mux.scala 27:72] - wire [31:0] _T_230 = _T_229 | _T_225; // @[Mux.scala 27:72] - wire [31:0] _T_231 = _T_230 | _T_226; // @[Mux.scala 27:72] + wire [30:0] _T_172 = _T_170 ? pc_r_d1 : 31'h0; // @[Mux.scala 27:72] + wire [30:0] pc_r = _T_171 | _T_172; // @[Mux.scala 27:72] + wire _T_176 = io_dec_csr_wraddr_r == 12'h341; // @[el2_dec_tlu_ctl.scala 1699:68] + wire wr_mepc_r = io_dec_csr_wen_r_mod & _T_176; // @[el2_dec_tlu_ctl.scala 1699:39] + wire _T_177 = io_i0_exception_valid_r | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1702:27] + wire _T_178 = _T_177 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1702:48] + wire _T_182 = wr_mepc_r & _T_17; // @[el2_dec_tlu_ctl.scala 1704:13] + wire _T_185 = ~wr_mepc_r; // @[el2_dec_tlu_ctl.scala 1705:3] + wire _T_187 = _T_185 & _T_17; // @[el2_dec_tlu_ctl.scala 1705:14] + wire [30:0] _T_189 = _T_178 ? pc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_190 = io_interrupt_valid_r ? io_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_191 = _T_182 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_192 = _T_187 ? io_mepc : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_193 = _T_189 | _T_190; // @[Mux.scala 27:72] + wire [30:0] _T_194 = _T_193 | _T_191; // @[Mux.scala 27:72] + reg [30:0] _T_196; // @[el2_dec_tlu_ctl.scala 1707:47] + wire _T_198 = io_dec_csr_wraddr_r == 12'h342; // @[el2_dec_tlu_ctl.scala 1714:72] + wire wr_mcause_r = io_dec_csr_wen_r_mod & _T_198; // @[el2_dec_tlu_ctl.scala 1714:43] + wire _T_199 = io_exc_or_int_valid_r & io_take_nmi; // @[el2_dec_tlu_ctl.scala 1715:53] + wire mcause_sel_nmi_store = _T_199 & io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 1715:67] + wire mcause_sel_nmi_load = _T_199 & io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 1716:66] + wire _T_202 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1717:84] + wire mcause_sel_nmi_ext = _T_199 & _T_202; // @[el2_dec_tlu_ctl.scala 1717:65] + wire _T_203 = &io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 1723:53] + wire _T_206 = ~io_lsu_fir_error[0]; // @[el2_dec_tlu_ctl.scala 1723:82] + wire _T_207 = io_lsu_fir_error[1] & _T_206; // @[el2_dec_tlu_ctl.scala 1723:80] + wire [31:0] _T_212 = {30'h3c000400,_T_203,_T_207}; // @[Cat.scala 29:58] + wire _T_213 = ~io_take_nmi; // @[el2_dec_tlu_ctl.scala 1729:56] + wire _T_214 = io_exc_or_int_valid_r & _T_213; // @[el2_dec_tlu_ctl.scala 1729:54] + wire [31:0] _T_217 = {io_interrupt_valid_r,26'h0,io_exc_cause_r}; // @[Cat.scala 29:58] + wire _T_219 = wr_mcause_r & _T_17; // @[el2_dec_tlu_ctl.scala 1730:44] + wire _T_221 = ~wr_mcause_r; // @[el2_dec_tlu_ctl.scala 1731:32] + wire _T_223 = _T_221 & _T_17; // @[el2_dec_tlu_ctl.scala 1731:45] + wire [31:0] _T_225 = mcause_sel_nmi_store ? 32'hf0000000 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_226 = mcause_sel_nmi_load ? 32'hf0000001 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_227 = mcause_sel_nmi_ext ? _T_212 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_228 = _T_214 ? _T_217 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_229 = _T_219 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] + reg [31:0] mcause; // @[el2_dec_tlu_ctl.scala 1733:49] + wire [31:0] _T_230 = _T_223 ? mcause : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_231 = _T_225 | _T_226; // @[Mux.scala 27:72] wire [31:0] _T_232 = _T_231 | _T_227; // @[Mux.scala 27:72] - wire _T_236 = io_dec_csr_wraddr_r == 12'h7ff; // @[el2_dec_tlu_ctl.scala 1739:72] - wire wr_mscause_r = io_dec_csr_wen_r_mod & _T_236; // @[el2_dec_tlu_ctl.scala 1739:43] - wire _T_237 = io_dec_tlu_packet_r_icaf_type == 2'h0; // @[el2_dec_tlu_ctl.scala 1741:57] - wire [3:0] _T_238 = {2'h0,io_dec_tlu_packet_r_icaf_type}; // @[Cat.scala 29:58] - wire [3:0] ifu_mscause = _T_237 ? 4'h9 : _T_238; // @[el2_dec_tlu_ctl.scala 1741:25] - wire [3:0] _T_243 = io_lsu_i0_exc_r ? io_lsu_error_pkt_r_bits_mscause : 4'h0; // @[Mux.scala 27:72] - wire [1:0] _T_245 = io_ebreak_r ? 2'h2 : 2'h0; // @[Mux.scala 27:72] - wire [3:0] _T_246 = io_inst_acc_r ? ifu_mscause : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _GEN_13 = {{3'd0}, io_i0_trigger_hit_r}; // @[Mux.scala 27:72] - wire [3:0] _T_247 = _T_243 | _GEN_13; // @[Mux.scala 27:72] - wire [3:0] _GEN_14 = {{2'd0}, _T_245}; // @[Mux.scala 27:72] - wire [3:0] _T_248 = _T_247 | _GEN_14; // @[Mux.scala 27:72] - wire [3:0] mscause_type = _T_248 | _T_246; // @[Mux.scala 27:72] - wire _T_252 = wr_mscause_r & _T_15; // @[el2_dec_tlu_ctl.scala 1752:19] - wire _T_255 = ~wr_mscause_r; // @[el2_dec_tlu_ctl.scala 1753:6] - wire _T_257 = _T_255 & _T_15; // @[el2_dec_tlu_ctl.scala 1753:20] - wire [3:0] _T_259 = io_exc_or_int_valid_r ? mscause_type : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_260 = _T_252 ? io_dec_csr_wrdata_r[3:0] : 4'h0; // @[Mux.scala 27:72] - reg [3:0] mscause; // @[el2_dec_tlu_ctl.scala 1755:48] - wire [3:0] _T_261 = _T_257 ? mscause : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_262 = _T_259 | _T_260; // @[Mux.scala 27:72] - wire _T_266 = io_dec_csr_wraddr_r == 12'h343; // @[el2_dec_tlu_ctl.scala 1762:70] - wire wr_mtval_r = io_dec_csr_wen_r_mod & _T_266; // @[el2_dec_tlu_ctl.scala 1762:41] - wire _T_267 = ~io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1763:84] - wire _T_268 = io_inst_acc_r & _T_267; // @[el2_dec_tlu_ctl.scala 1763:82] - wire _T_269 = io_ebreak_r | _T_268; // @[el2_dec_tlu_ctl.scala 1763:65] - wire _T_270 = _T_269 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1763:107] - wire _T_271 = io_exc_or_int_valid_r & _T_270; // @[el2_dec_tlu_ctl.scala 1763:50] - wire mtval_capture_pc_r = _T_271 & _T_211; // @[el2_dec_tlu_ctl.scala 1763:139] - wire _T_273 = io_inst_acc_r & io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1764:73] - wire _T_274 = io_exc_or_int_valid_r & _T_273; // @[el2_dec_tlu_ctl.scala 1764:56] - wire mtval_capture_pc_plus2_r = _T_274 & _T_211; // @[el2_dec_tlu_ctl.scala 1764:97] - wire _T_276 = io_exc_or_int_valid_r & io_illegal_r; // @[el2_dec_tlu_ctl.scala 1765:52] - wire mtval_capture_inst_r = _T_276 & _T_211; // @[el2_dec_tlu_ctl.scala 1765:67] - wire _T_278 = io_exc_or_int_valid_r & io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1766:51] - wire mtval_capture_lsu_r = _T_278 & _T_211; // @[el2_dec_tlu_ctl.scala 1766:72] - wire _T_280 = ~mtval_capture_pc_r; // @[el2_dec_tlu_ctl.scala 1767:47] - wire _T_281 = io_exc_or_int_valid_r & _T_280; // @[el2_dec_tlu_ctl.scala 1767:45] - wire _T_282 = ~mtval_capture_inst_r; // @[el2_dec_tlu_ctl.scala 1767:69] - wire _T_283 = _T_281 & _T_282; // @[el2_dec_tlu_ctl.scala 1767:67] - wire _T_284 = ~mtval_capture_lsu_r; // @[el2_dec_tlu_ctl.scala 1767:93] - wire _T_285 = _T_283 & _T_284; // @[el2_dec_tlu_ctl.scala 1767:91] - wire _T_286 = ~io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1767:116] - wire mtval_clear_r = _T_285 & _T_286; // @[el2_dec_tlu_ctl.scala 1767:114] - wire [31:0] _T_288 = {pc_r,1'h0}; // @[Cat.scala 29:58] - wire [30:0] _T_291 = pc_r + 31'h1; // @[el2_dec_tlu_ctl.scala 1772:84] - wire [31:0] _T_292 = {_T_291,1'h0}; // @[Cat.scala 29:58] - wire _T_295 = ~io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 1775:19] - wire _T_296 = wr_mtval_r & _T_295; // @[el2_dec_tlu_ctl.scala 1775:17] - wire _T_299 = ~wr_mtval_r; // @[el2_dec_tlu_ctl.scala 1776:21] - wire _T_300 = _T_211 & _T_299; // @[el2_dec_tlu_ctl.scala 1776:19] - wire _T_302 = _T_300 & _T_280; // @[el2_dec_tlu_ctl.scala 1776:33] - wire _T_304 = _T_302 & _T_282; // @[el2_dec_tlu_ctl.scala 1776:55] - wire _T_305 = ~mtval_clear_r; // @[el2_dec_tlu_ctl.scala 1776:81] - wire _T_306 = _T_304 & _T_305; // @[el2_dec_tlu_ctl.scala 1776:79] - wire _T_308 = _T_306 & _T_284; // @[el2_dec_tlu_ctl.scala 1776:96] - wire [31:0] _T_310 = mtval_capture_pc_r ? _T_288 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_311 = mtval_capture_pc_plus2_r ? _T_292 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_312 = mtval_capture_inst_r ? io_dec_illegal_inst : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_313 = mtval_capture_lsu_r ? io_lsu_error_pkt_addr_r : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_314 = _T_296 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] - reg [31:0] mtval; // @[el2_dec_tlu_ctl.scala 1778:47] - wire [31:0] _T_315 = _T_308 ? mtval : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_316 = _T_310 | _T_311; // @[Mux.scala 27:72] - wire [31:0] _T_317 = _T_316 | _T_312; // @[Mux.scala 27:72] - wire [31:0] _T_318 = _T_317 | _T_313; // @[Mux.scala 27:72] + wire [31:0] _T_233 = _T_232 | _T_228; // @[Mux.scala 27:72] + wire [31:0] _T_234 = _T_233 | _T_229; // @[Mux.scala 27:72] + wire _T_238 = io_dec_csr_wraddr_r == 12'h7ff; // @[el2_dec_tlu_ctl.scala 1740:71] + wire wr_mscause_r = io_dec_csr_wen_r_mod & _T_238; // @[el2_dec_tlu_ctl.scala 1740:42] + wire _T_239 = io_dec_tlu_packet_r_icaf_type == 2'h0; // @[el2_dec_tlu_ctl.scala 1742:56] + wire [3:0] _T_240 = {2'h0,io_dec_tlu_packet_r_icaf_type}; // @[Cat.scala 29:58] + wire [3:0] ifu_mscause = _T_239 ? 4'h9 : _T_240; // @[el2_dec_tlu_ctl.scala 1742:24] + wire [3:0] _T_245 = io_lsu_i0_exc_r ? io_lsu_error_pkt_r_bits_mscause : 4'h0; // @[Mux.scala 27:72] + wire [1:0] _T_247 = io_ebreak_r ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [3:0] _T_248 = io_inst_acc_r ? ifu_mscause : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _GEN_12 = {{3'd0}, io_i0_trigger_hit_r}; // @[Mux.scala 27:72] + wire [3:0] _T_249 = _T_245 | _GEN_12; // @[Mux.scala 27:72] + wire [3:0] _GEN_13 = {{2'd0}, _T_247}; // @[Mux.scala 27:72] + wire [3:0] _T_250 = _T_249 | _GEN_13; // @[Mux.scala 27:72] + wire [3:0] mscause_type = _T_250 | _T_248; // @[Mux.scala 27:72] + wire _T_254 = wr_mscause_r & _T_17; // @[el2_dec_tlu_ctl.scala 1753:38] + wire _T_257 = ~wr_mscause_r; // @[el2_dec_tlu_ctl.scala 1754:25] + wire _T_259 = _T_257 & _T_17; // @[el2_dec_tlu_ctl.scala 1754:39] + wire [3:0] _T_261 = io_exc_or_int_valid_r ? mscause_type : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_262 = _T_254 ? io_dec_csr_wrdata_r[3:0] : 4'h0; // @[Mux.scala 27:72] + reg [3:0] mscause; // @[el2_dec_tlu_ctl.scala 1756:47] + wire [3:0] _T_263 = _T_259 ? mscause : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_264 = _T_261 | _T_262; // @[Mux.scala 27:72] + wire _T_268 = io_dec_csr_wraddr_r == 12'h343; // @[el2_dec_tlu_ctl.scala 1763:69] + wire wr_mtval_r = io_dec_csr_wen_r_mod & _T_268; // @[el2_dec_tlu_ctl.scala 1763:40] + wire _T_269 = ~io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1764:83] + wire _T_270 = io_inst_acc_r & _T_269; // @[el2_dec_tlu_ctl.scala 1764:81] + wire _T_271 = io_ebreak_r | _T_270; // @[el2_dec_tlu_ctl.scala 1764:64] + wire _T_272 = _T_271 | io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1764:106] + wire _T_273 = io_exc_or_int_valid_r & _T_272; // @[el2_dec_tlu_ctl.scala 1764:49] + wire mtval_capture_pc_r = _T_273 & _T_213; // @[el2_dec_tlu_ctl.scala 1764:138] + wire _T_275 = io_inst_acc_r & io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 1765:72] + wire _T_276 = io_exc_or_int_valid_r & _T_275; // @[el2_dec_tlu_ctl.scala 1765:55] + wire mtval_capture_pc_plus2_r = _T_276 & _T_213; // @[el2_dec_tlu_ctl.scala 1765:96] + wire _T_278 = io_exc_or_int_valid_r & io_illegal_r; // @[el2_dec_tlu_ctl.scala 1766:51] + wire mtval_capture_inst_r = _T_278 & _T_213; // @[el2_dec_tlu_ctl.scala 1766:66] + wire _T_280 = io_exc_or_int_valid_r & io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 1767:50] + wire mtval_capture_lsu_r = _T_280 & _T_213; // @[el2_dec_tlu_ctl.scala 1767:71] + wire _T_282 = ~mtval_capture_pc_r; // @[el2_dec_tlu_ctl.scala 1768:46] + wire _T_283 = io_exc_or_int_valid_r & _T_282; // @[el2_dec_tlu_ctl.scala 1768:44] + wire _T_284 = ~mtval_capture_inst_r; // @[el2_dec_tlu_ctl.scala 1768:68] + wire _T_285 = _T_283 & _T_284; // @[el2_dec_tlu_ctl.scala 1768:66] + wire _T_286 = ~mtval_capture_lsu_r; // @[el2_dec_tlu_ctl.scala 1768:92] + wire _T_287 = _T_285 & _T_286; // @[el2_dec_tlu_ctl.scala 1768:90] + wire _T_288 = ~io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1768:115] + wire mtval_clear_r = _T_287 & _T_288; // @[el2_dec_tlu_ctl.scala 1768:113] + wire [31:0] _T_290 = {pc_r,1'h0}; // @[Cat.scala 29:58] + wire [30:0] _T_293 = pc_r + 31'h1; // @[el2_dec_tlu_ctl.scala 1773:83] + wire [31:0] _T_294 = {_T_293,1'h0}; // @[Cat.scala 29:58] + wire _T_297 = ~io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 1776:18] + wire _T_298 = wr_mtval_r & _T_297; // @[el2_dec_tlu_ctl.scala 1776:16] + wire _T_301 = ~wr_mtval_r; // @[el2_dec_tlu_ctl.scala 1777:20] + wire _T_302 = _T_213 & _T_301; // @[el2_dec_tlu_ctl.scala 1777:18] + wire _T_304 = _T_302 & _T_282; // @[el2_dec_tlu_ctl.scala 1777:32] + wire _T_306 = _T_304 & _T_284; // @[el2_dec_tlu_ctl.scala 1777:54] + wire _T_307 = ~mtval_clear_r; // @[el2_dec_tlu_ctl.scala 1777:80] + wire _T_308 = _T_306 & _T_307; // @[el2_dec_tlu_ctl.scala 1777:78] + wire _T_310 = _T_308 & _T_286; // @[el2_dec_tlu_ctl.scala 1777:95] + wire [31:0] _T_312 = mtval_capture_pc_r ? _T_290 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_313 = mtval_capture_pc_plus2_r ? _T_294 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_314 = mtval_capture_inst_r ? io_dec_illegal_inst : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_315 = mtval_capture_lsu_r ? io_lsu_error_pkt_addr_r : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_316 = _T_298 ? io_dec_csr_wrdata_r : 32'h0; // @[Mux.scala 27:72] + reg [31:0] mtval; // @[el2_dec_tlu_ctl.scala 1779:46] + wire [31:0] _T_317 = _T_310 ? mtval : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_318 = _T_312 | _T_313; // @[Mux.scala 27:72] wire [31:0] _T_319 = _T_318 | _T_314; // @[Mux.scala 27:72] - wire _T_323 = io_dec_csr_wraddr_r == 12'h7f8; // @[el2_dec_tlu_ctl.scala 1793:69] + wire [31:0] _T_320 = _T_319 | _T_315; // @[Mux.scala 27:72] + wire [31:0] _T_321 = _T_320 | _T_316; // @[Mux.scala 27:72] + wire _T_325 = io_dec_csr_wraddr_r == 12'h7f8; // @[el2_dec_tlu_ctl.scala 1794:68] reg [8:0] mcgc; // @[el2_lib.scala 514:16] - wire _T_335 = io_dec_csr_wraddr_r == 12'h7f9; // @[el2_dec_tlu_ctl.scala 1823:69] + wire _T_337 = io_dec_csr_wraddr_r == 12'h7f9; // @[el2_dec_tlu_ctl.scala 1824:68] reg [14:0] mfdc_int; // @[el2_lib.scala 514:16] - wire [2:0] _T_339 = ~io_dec_csr_wrdata_r[18:16]; // @[el2_dec_tlu_ctl.scala 1832:20] - wire _T_342 = ~io_dec_csr_wrdata_r[6]; // @[el2_dec_tlu_ctl.scala 1832:75] - wire [6:0] _T_344 = {_T_342,io_dec_csr_wrdata_r[5:0]}; // @[Cat.scala 29:58] - wire [7:0] _T_345 = {_T_339,io_dec_csr_wrdata_r[11:7]}; // @[Cat.scala 29:58] - wire [2:0] _T_348 = ~mfdc_int[14:12]; // @[el2_dec_tlu_ctl.scala 1833:20] - wire _T_351 = ~mfdc_int[6]; // @[el2_dec_tlu_ctl.scala 1833:63] - wire [18:0] mfdc = {_T_348,4'h0,mfdc_int[11:7],_T_351,mfdc_int[5:0]}; // @[Cat.scala 29:58] - wire _T_365 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 1856:78] - wire _T_366 = io_dec_csr_wen_r_mod & _T_365; // @[el2_dec_tlu_ctl.scala 1856:49] - wire _T_368 = _T_366 & _T_295; // @[el2_dec_tlu_ctl.scala 1856:88] - wire _T_369 = ~io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 1856:114] - wire _T_372 = io_dec_csr_wraddr_r == 12'h7c0; // @[el2_dec_tlu_ctl.scala 1863:69] - wire _T_376 = ~io_dec_csr_wrdata_r[31]; // @[el2_dec_tlu_ctl.scala 1866:72] - wire _T_377 = io_dec_csr_wrdata_r[30] & _T_376; // @[el2_dec_tlu_ctl.scala 1866:70] - wire _T_381 = ~io_dec_csr_wrdata_r[29]; // @[el2_dec_tlu_ctl.scala 1867:56] - wire _T_382 = io_dec_csr_wrdata_r[28] & _T_381; // @[el2_dec_tlu_ctl.scala 1867:54] - wire _T_386 = ~io_dec_csr_wrdata_r[27]; // @[el2_dec_tlu_ctl.scala 1868:56] - wire _T_387 = io_dec_csr_wrdata_r[26] & _T_386; // @[el2_dec_tlu_ctl.scala 1868:54] - wire _T_391 = ~io_dec_csr_wrdata_r[25]; // @[el2_dec_tlu_ctl.scala 1869:56] - wire _T_392 = io_dec_csr_wrdata_r[24] & _T_391; // @[el2_dec_tlu_ctl.scala 1869:54] - wire _T_396 = ~io_dec_csr_wrdata_r[23]; // @[el2_dec_tlu_ctl.scala 1870:56] - wire _T_397 = io_dec_csr_wrdata_r[22] & _T_396; // @[el2_dec_tlu_ctl.scala 1870:54] - wire _T_401 = ~io_dec_csr_wrdata_r[21]; // @[el2_dec_tlu_ctl.scala 1871:56] - wire _T_402 = io_dec_csr_wrdata_r[20] & _T_401; // @[el2_dec_tlu_ctl.scala 1871:54] - wire _T_406 = ~io_dec_csr_wrdata_r[19]; // @[el2_dec_tlu_ctl.scala 1872:56] - wire _T_407 = io_dec_csr_wrdata_r[18] & _T_406; // @[el2_dec_tlu_ctl.scala 1872:54] - wire _T_411 = ~io_dec_csr_wrdata_r[17]; // @[el2_dec_tlu_ctl.scala 1873:56] - wire _T_412 = io_dec_csr_wrdata_r[16] & _T_411; // @[el2_dec_tlu_ctl.scala 1873:54] - wire _T_416 = ~io_dec_csr_wrdata_r[15]; // @[el2_dec_tlu_ctl.scala 1874:56] - wire _T_417 = io_dec_csr_wrdata_r[14] & _T_416; // @[el2_dec_tlu_ctl.scala 1874:54] - wire _T_421 = ~io_dec_csr_wrdata_r[13]; // @[el2_dec_tlu_ctl.scala 1875:56] - wire _T_422 = io_dec_csr_wrdata_r[12] & _T_421; // @[el2_dec_tlu_ctl.scala 1875:54] - wire _T_426 = ~io_dec_csr_wrdata_r[11]; // @[el2_dec_tlu_ctl.scala 1876:56] - wire _T_427 = io_dec_csr_wrdata_r[10] & _T_426; // @[el2_dec_tlu_ctl.scala 1876:54] - wire _T_431 = ~io_dec_csr_wrdata_r[9]; // @[el2_dec_tlu_ctl.scala 1877:56] - wire _T_432 = io_dec_csr_wrdata_r[8] & _T_431; // @[el2_dec_tlu_ctl.scala 1877:53] - wire _T_436 = ~io_dec_csr_wrdata_r[7]; // @[el2_dec_tlu_ctl.scala 1878:56] - wire _T_437 = io_dec_csr_wrdata_r[6] & _T_436; // @[el2_dec_tlu_ctl.scala 1878:53] - wire _T_441 = ~io_dec_csr_wrdata_r[5]; // @[el2_dec_tlu_ctl.scala 1879:56] - wire _T_442 = io_dec_csr_wrdata_r[4] & _T_441; // @[el2_dec_tlu_ctl.scala 1879:53] - wire _T_446 = ~io_dec_csr_wrdata_r[3]; // @[el2_dec_tlu_ctl.scala 1880:56] - wire _T_447 = io_dec_csr_wrdata_r[2] & _T_446; // @[el2_dec_tlu_ctl.scala 1880:53] - wire _T_452 = io_dec_csr_wrdata_r[0] & _T_507; // @[el2_dec_tlu_ctl.scala 1881:53] - wire [7:0] _T_459 = {io_dec_csr_wrdata_r[7],_T_437,io_dec_csr_wrdata_r[5],_T_442,io_dec_csr_wrdata_r[3],_T_447,io_dec_csr_wrdata_r[1],_T_452}; // @[Cat.scala 29:58] - wire [15:0] _T_467 = {io_dec_csr_wrdata_r[15],_T_417,io_dec_csr_wrdata_r[13],_T_422,io_dec_csr_wrdata_r[11],_T_427,io_dec_csr_wrdata_r[9],_T_432,_T_459}; // @[Cat.scala 29:58] - wire [7:0] _T_474 = {io_dec_csr_wrdata_r[23],_T_397,io_dec_csr_wrdata_r[21],_T_402,io_dec_csr_wrdata_r[19],_T_407,io_dec_csr_wrdata_r[17],_T_412}; // @[Cat.scala 29:58] - wire [15:0] _T_482 = {io_dec_csr_wrdata_r[31],_T_377,io_dec_csr_wrdata_r[29],_T_382,io_dec_csr_wrdata_r[27],_T_387,io_dec_csr_wrdata_r[25],_T_392,_T_474}; // @[Cat.scala 29:58] + wire [2:0] _T_341 = ~io_dec_csr_wrdata_r[18:16]; // @[el2_dec_tlu_ctl.scala 1833:20] + wire _T_344 = ~io_dec_csr_wrdata_r[6]; // @[el2_dec_tlu_ctl.scala 1833:75] + wire [6:0] _T_346 = {_T_344,io_dec_csr_wrdata_r[5:0]}; // @[Cat.scala 29:58] + wire [7:0] _T_347 = {_T_341,io_dec_csr_wrdata_r[11:7]}; // @[Cat.scala 29:58] + wire [2:0] _T_350 = ~mfdc_int[14:12]; // @[el2_dec_tlu_ctl.scala 1834:20] + wire _T_353 = ~mfdc_int[6]; // @[el2_dec_tlu_ctl.scala 1834:63] + wire [18:0] mfdc = {_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] + wire _T_367 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 1857:77] + wire _T_368 = io_dec_csr_wen_r_mod & _T_367; // @[el2_dec_tlu_ctl.scala 1857:48] + wire _T_370 = _T_368 & _T_297; // @[el2_dec_tlu_ctl.scala 1857:87] + wire _T_371 = ~io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 1857:113] + wire _T_374 = io_dec_csr_wraddr_r == 12'h7c0; // @[el2_dec_tlu_ctl.scala 1864:68] + wire _T_378 = ~io_dec_csr_wrdata_r[31]; // @[el2_dec_tlu_ctl.scala 1867:71] + wire _T_379 = io_dec_csr_wrdata_r[30] & _T_378; // @[el2_dec_tlu_ctl.scala 1867:69] + wire _T_383 = ~io_dec_csr_wrdata_r[29]; // @[el2_dec_tlu_ctl.scala 1868:73] + wire _T_384 = io_dec_csr_wrdata_r[28] & _T_383; // @[el2_dec_tlu_ctl.scala 1868:71] + wire _T_388 = ~io_dec_csr_wrdata_r[27]; // @[el2_dec_tlu_ctl.scala 1869:73] + wire _T_389 = io_dec_csr_wrdata_r[26] & _T_388; // @[el2_dec_tlu_ctl.scala 1869:71] + wire _T_393 = ~io_dec_csr_wrdata_r[25]; // @[el2_dec_tlu_ctl.scala 1870:73] + wire _T_394 = io_dec_csr_wrdata_r[24] & _T_393; // @[el2_dec_tlu_ctl.scala 1870:71] + wire _T_398 = ~io_dec_csr_wrdata_r[23]; // @[el2_dec_tlu_ctl.scala 1871:73] + wire _T_399 = io_dec_csr_wrdata_r[22] & _T_398; // @[el2_dec_tlu_ctl.scala 1871:71] + wire _T_403 = ~io_dec_csr_wrdata_r[21]; // @[el2_dec_tlu_ctl.scala 1872:73] + wire _T_404 = io_dec_csr_wrdata_r[20] & _T_403; // @[el2_dec_tlu_ctl.scala 1872:71] + wire _T_408 = ~io_dec_csr_wrdata_r[19]; // @[el2_dec_tlu_ctl.scala 1873:73] + wire _T_409 = io_dec_csr_wrdata_r[18] & _T_408; // @[el2_dec_tlu_ctl.scala 1873:71] + wire _T_413 = ~io_dec_csr_wrdata_r[17]; // @[el2_dec_tlu_ctl.scala 1874:73] + wire _T_414 = io_dec_csr_wrdata_r[16] & _T_413; // @[el2_dec_tlu_ctl.scala 1874:71] + wire _T_418 = ~io_dec_csr_wrdata_r[15]; // @[el2_dec_tlu_ctl.scala 1875:73] + wire _T_419 = io_dec_csr_wrdata_r[14] & _T_418; // @[el2_dec_tlu_ctl.scala 1875:71] + wire _T_423 = ~io_dec_csr_wrdata_r[13]; // @[el2_dec_tlu_ctl.scala 1876:73] + wire _T_424 = io_dec_csr_wrdata_r[12] & _T_423; // @[el2_dec_tlu_ctl.scala 1876:71] + wire _T_428 = ~io_dec_csr_wrdata_r[11]; // @[el2_dec_tlu_ctl.scala 1877:73] + wire _T_429 = io_dec_csr_wrdata_r[10] & _T_428; // @[el2_dec_tlu_ctl.scala 1877:71] + wire _T_433 = ~io_dec_csr_wrdata_r[9]; // @[el2_dec_tlu_ctl.scala 1878:73] + wire _T_434 = io_dec_csr_wrdata_r[8] & _T_433; // @[el2_dec_tlu_ctl.scala 1878:70] + wire _T_438 = ~io_dec_csr_wrdata_r[7]; // @[el2_dec_tlu_ctl.scala 1879:73] + wire _T_439 = io_dec_csr_wrdata_r[6] & _T_438; // @[el2_dec_tlu_ctl.scala 1879:70] + wire _T_443 = ~io_dec_csr_wrdata_r[5]; // @[el2_dec_tlu_ctl.scala 1880:73] + wire _T_444 = io_dec_csr_wrdata_r[4] & _T_443; // @[el2_dec_tlu_ctl.scala 1880:70] + wire _T_448 = ~io_dec_csr_wrdata_r[3]; // @[el2_dec_tlu_ctl.scala 1881:73] + wire _T_449 = io_dec_csr_wrdata_r[2] & _T_448; // @[el2_dec_tlu_ctl.scala 1881:70] + wire _T_454 = io_dec_csr_wrdata_r[0] & _T_510; // @[el2_dec_tlu_ctl.scala 1882:70] + wire [7:0] _T_461 = {io_dec_csr_wrdata_r[7],_T_439,io_dec_csr_wrdata_r[5],_T_444,io_dec_csr_wrdata_r[3],_T_449,io_dec_csr_wrdata_r[1],_T_454}; // @[Cat.scala 29:58] + wire [15:0] _T_469 = {io_dec_csr_wrdata_r[15],_T_419,io_dec_csr_wrdata_r[13],_T_424,io_dec_csr_wrdata_r[11],_T_429,io_dec_csr_wrdata_r[9],_T_434,_T_461}; // @[Cat.scala 29:58] + wire [7:0] _T_476 = {io_dec_csr_wrdata_r[23],_T_399,io_dec_csr_wrdata_r[21],_T_404,io_dec_csr_wrdata_r[19],_T_409,io_dec_csr_wrdata_r[17],_T_414}; // @[Cat.scala 29:58] + wire [15:0] _T_484 = {io_dec_csr_wrdata_r[31],_T_379,io_dec_csr_wrdata_r[29],_T_384,io_dec_csr_wrdata_r[27],_T_389,io_dec_csr_wrdata_r[25],_T_394,_T_476}; // @[Cat.scala 29:58] reg [31:0] mrac; // @[el2_lib.scala 514:16] - wire _T_485 = io_dec_csr_wraddr_r == 12'hbc0; // @[el2_dec_tlu_ctl.scala 1894:70] - wire wr_mdeau_r = io_dec_csr_wen_r_mod & _T_485; // @[el2_dec_tlu_ctl.scala 1894:41] - wire _T_486 = ~wr_mdeau_r; // @[el2_dec_tlu_ctl.scala 1904:60] - wire _T_487 = io_mdseac_locked_f & _T_486; // @[el2_dec_tlu_ctl.scala 1904:58] - wire _T_489 = io_lsu_imprecise_error_store_any | io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 1906:50] - wire _T_490 = ~io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 1906:87] - wire _T_491 = _T_489 & _T_490; // @[el2_dec_tlu_ctl.scala 1906:85] - wire _T_492 = ~io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 1906:112] - wire mdseac_en = _T_491 & _T_492; // @[el2_dec_tlu_ctl.scala 1906:110] + wire _T_487 = io_dec_csr_wraddr_r == 12'hbc0; // @[el2_dec_tlu_ctl.scala 1895:69] + wire wr_mdeau_r = io_dec_csr_wen_r_mod & _T_487; // @[el2_dec_tlu_ctl.scala 1895:40] + wire _T_488 = ~wr_mdeau_r; // @[el2_dec_tlu_ctl.scala 1905:59] + wire _T_489 = io_mdseac_locked_f & _T_488; // @[el2_dec_tlu_ctl.scala 1905:57] + wire _T_491 = io_tlu_busbuff_lsu_imprecise_error_store_any | io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 1907:61] + wire _T_492 = ~io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 1907:110] + wire _T_493 = _T_491 & _T_492; // @[el2_dec_tlu_ctl.scala 1907:108] + wire _T_494 = ~io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 1907:135] + wire mdseac_en = _T_493 & _T_494; // @[el2_dec_tlu_ctl.scala 1907:133] reg [31:0] mdseac; // @[el2_lib.scala 514:16] - wire _T_498 = wr_mpmc_r & io_dec_csr_wrdata_r[0]; // @[el2_dec_tlu_ctl.scala 1921:31] - wire _T_499 = ~io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 1921:58] - wire _T_500 = _T_498 & _T_499; // @[el2_dec_tlu_ctl.scala 1921:56] - wire _T_501 = ~io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 1921:90] - wire _T_514 = io_dec_csr_wrdata_r[31:27] > 5'h1a; // @[el2_dec_tlu_ctl.scala 1938:49] - wire [4:0] csr_sat = _T_514 ? 5'h1a : io_dec_csr_wrdata_r[31:27]; // @[el2_dec_tlu_ctl.scala 1938:20] - wire _T_517 = io_dec_csr_wraddr_r == 12'h7f0; // @[el2_dec_tlu_ctl.scala 1940:71] - wire wr_micect_r = io_dec_csr_wen_r_mod & _T_517; // @[el2_dec_tlu_ctl.scala 1940:42] - wire [26:0] _T_518 = {26'h0,io_ic_perr_r_d1}; // @[Cat.scala 29:58] - wire [31:0] _GEN_15 = {{5'd0}, _T_518}; // @[el2_dec_tlu_ctl.scala 1941:24] - wire [31:0] _T_520 = micect + _GEN_15; // @[el2_dec_tlu_ctl.scala 1941:24] - wire [31:0] _T_523 = {csr_sat,io_dec_csr_wrdata_r[26:0]}; // @[Cat.scala 29:58] - wire [26:0] micect_inc = _T_520[26:0]; // @[el2_dec_tlu_ctl.scala 1941:14] - wire [31:0] _T_525 = {micect[31:27],micect_inc}; // @[Cat.scala 29:58] - wire _T_536 = io_dec_csr_wraddr_r == 12'h7f1; // @[el2_dec_tlu_ctl.scala 1955:77] - wire wr_miccmect_r = io_dec_csr_wen_r_mod & _T_536; // @[el2_dec_tlu_ctl.scala 1955:48] - wire _T_538 = io_iccm_sbecc_r_d1 | io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 1956:71] - wire [26:0] _T_539 = {26'h0,_T_538}; // @[Cat.scala 29:58] - wire [26:0] miccmect_inc = miccmect[26:0] + _T_539; // @[el2_dec_tlu_ctl.scala 1956:34] - wire [31:0] _T_546 = {miccmect[31:27],miccmect_inc}; // @[Cat.scala 29:58] - wire _T_547 = wr_miccmect_r | io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 1959:49] - wire _T_558 = io_dec_csr_wraddr_r == 12'h7f2; // @[el2_dec_tlu_ctl.scala 1969:77] - wire wr_mdccmect_r = io_dec_csr_wen_r_mod & _T_558; // @[el2_dec_tlu_ctl.scala 1969:48] - wire [26:0] _T_560 = {26'h0,io_lsu_single_ecc_error_r_d1}; // @[Cat.scala 29:58] - wire [26:0] mdccmect_inc = mdccmect[26:0] + _T_560; // @[el2_dec_tlu_ctl.scala 1970:34] - wire [31:0] _T_567 = {mdccmect[31:27],mdccmect_inc}; // @[Cat.scala 29:58] - wire _T_578 = io_dec_csr_wraddr_r == 12'h7ce; // @[el2_dec_tlu_ctl.scala 1985:70] - wire wr_mfdht_r = io_dec_csr_wen_r_mod & _T_578; // @[el2_dec_tlu_ctl.scala 1985:41] - reg [5:0] mfdht; // @[el2_dec_tlu_ctl.scala 1989:44] - wire _T_583 = io_dec_csr_wraddr_r == 12'h7cf; // @[el2_dec_tlu_ctl.scala 1998:70] - wire wr_mfdhs_r = io_dec_csr_wen_r_mod & _T_583; // @[el2_dec_tlu_ctl.scala 1998:41] - wire _T_586 = ~io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2001:30] - wire _T_587 = io_dbg_tlu_halted & _T_586; // @[el2_dec_tlu_ctl.scala 2001:28] - wire _T_589 = ~io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 2001:65] - wire _T_590 = ~io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 2001:85] - wire [1:0] _T_591 = {_T_589,_T_590}; // @[Cat.scala 29:58] + wire _T_500 = wr_mpmc_r & io_dec_csr_wrdata_r[0]; // @[el2_dec_tlu_ctl.scala 1922:30] + wire _T_501 = ~io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 1922:57] + wire _T_502 = _T_500 & _T_501; // @[el2_dec_tlu_ctl.scala 1922:55] + wire _T_503 = ~io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 1922:89] + wire _T_516 = io_dec_csr_wrdata_r[31:27] > 5'h1a; // @[el2_dec_tlu_ctl.scala 1940:48] + wire [4:0] csr_sat = _T_516 ? 5'h1a : io_dec_csr_wrdata_r[31:27]; // @[el2_dec_tlu_ctl.scala 1940:19] + wire _T_519 = io_dec_csr_wraddr_r == 12'h7f0; // @[el2_dec_tlu_ctl.scala 1942:70] + wire wr_micect_r = io_dec_csr_wen_r_mod & _T_519; // @[el2_dec_tlu_ctl.scala 1942:41] + wire [26:0] _T_520 = {26'h0,io_ic_perr_r_d1}; // @[Cat.scala 29:58] + wire [31:0] _GEN_14 = {{5'd0}, _T_520}; // @[el2_dec_tlu_ctl.scala 1943:23] + wire [31:0] _T_522 = micect + _GEN_14; // @[el2_dec_tlu_ctl.scala 1943:23] + wire [31:0] _T_525 = {csr_sat,io_dec_csr_wrdata_r[26:0]}; // @[Cat.scala 29:58] + wire [26:0] micect_inc = _T_522[26:0]; // @[el2_dec_tlu_ctl.scala 1943:13] + wire [31:0] _T_527 = {micect[31:27],micect_inc}; // @[Cat.scala 29:58] + wire _T_538 = io_dec_csr_wraddr_r == 12'h7f1; // @[el2_dec_tlu_ctl.scala 1957:76] + wire wr_miccmect_r = io_dec_csr_wen_r_mod & _T_538; // @[el2_dec_tlu_ctl.scala 1957:47] + wire _T_540 = io_iccm_sbecc_r_d1 | io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 1958:70] + wire [26:0] _T_541 = {26'h0,_T_540}; // @[Cat.scala 29:58] + wire [26:0] miccmect_inc = miccmect[26:0] + _T_541; // @[el2_dec_tlu_ctl.scala 1958:33] + wire [31:0] _T_548 = {miccmect[31:27],miccmect_inc}; // @[Cat.scala 29:58] + wire _T_549 = wr_miccmect_r | io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 1961:48] + wire _T_560 = io_dec_csr_wraddr_r == 12'h7f2; // @[el2_dec_tlu_ctl.scala 1972:76] + wire wr_mdccmect_r = io_dec_csr_wen_r_mod & _T_560; // @[el2_dec_tlu_ctl.scala 1972:47] + wire [26:0] _T_562 = {26'h0,io_lsu_single_ecc_error_r_d1}; // @[Cat.scala 29:58] + wire [26:0] mdccmect_inc = mdccmect[26:0] + _T_562; // @[el2_dec_tlu_ctl.scala 1973:33] + wire [31:0] _T_569 = {mdccmect[31:27],mdccmect_inc}; // @[Cat.scala 29:58] + wire _T_580 = io_dec_csr_wraddr_r == 12'h7ce; // @[el2_dec_tlu_ctl.scala 1988:69] + wire wr_mfdht_r = io_dec_csr_wen_r_mod & _T_580; // @[el2_dec_tlu_ctl.scala 1988:40] + reg [5:0] mfdht; // @[el2_dec_tlu_ctl.scala 1992:43] + wire _T_585 = io_dec_csr_wraddr_r == 12'h7cf; // @[el2_dec_tlu_ctl.scala 2001:69] + wire wr_mfdhs_r = io_dec_csr_wen_r_mod & _T_585; // @[el2_dec_tlu_ctl.scala 2001:40] + wire _T_588 = ~io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2004:43] + wire _T_589 = io_dbg_tlu_halted & _T_588; // @[el2_dec_tlu_ctl.scala 2004:41] + wire _T_591 = ~io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 2004:78] + wire _T_592 = ~io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 2004:98] + wire [1:0] _T_593 = {_T_591,_T_592}; // @[Cat.scala 29:58] reg [1:0] mfdhs; // @[Reg.scala 27:20] - wire _T_593 = wr_mfdhs_r | io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2003:72] + wire _T_595 = wr_mfdhs_r | io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2006:71] reg [31:0] force_halt_ctr_f; // @[Reg.scala 27:20] - wire [31:0] _T_598 = force_halt_ctr_f + 32'h1; // @[el2_dec_tlu_ctl.scala 2005:75] - wire [62:0] _T_605 = 63'hffffffff << mfdht[5:1]; // @[el2_dec_tlu_ctl.scala 2010:72] - wire [62:0] _GEN_16 = {{31'd0}, force_halt_ctr_f}; // @[el2_dec_tlu_ctl.scala 2010:49] - wire [62:0] _T_606 = _GEN_16 & _T_605; // @[el2_dec_tlu_ctl.scala 2010:49] - wire _T_607 = |_T_606; // @[el2_dec_tlu_ctl.scala 2010:88] - wire _T_610 = io_dec_csr_wraddr_r == 12'hbc8; // @[el2_dec_tlu_ctl.scala 2018:70] + wire [31:0] _T_600 = force_halt_ctr_f + 32'h1; // @[el2_dec_tlu_ctl.scala 2008:74] + wire [62:0] _T_607 = 63'hffffffff << mfdht[5:1]; // @[el2_dec_tlu_ctl.scala 2013:71] + wire [62:0] _GEN_15 = {{31'd0}, force_halt_ctr_f}; // @[el2_dec_tlu_ctl.scala 2013:48] + wire [62:0] _T_608 = _GEN_15 & _T_607; // @[el2_dec_tlu_ctl.scala 2013:48] + wire _T_609 = |_T_608; // @[el2_dec_tlu_ctl.scala 2013:87] + wire _T_612 = io_dec_csr_wraddr_r == 12'hbc8; // @[el2_dec_tlu_ctl.scala 2021:69] reg [21:0] meivt; // @[el2_lib.scala 514:16] - wire _T_630 = io_dec_csr_wraddr_r == 12'hbca; // @[el2_dec_tlu_ctl.scala 2069:70] - wire _T_631 = io_dec_csr_wen_r_mod & _T_630; // @[el2_dec_tlu_ctl.scala 2069:41] - wire wr_meicpct_r = _T_631 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2069:84] + wire _T_631 = io_dec_csr_wraddr_r == 12'hbca; // @[el2_dec_tlu_ctl.scala 2072:69] + wire _T_632 = io_dec_csr_wen_r_mod & _T_631; // @[el2_dec_tlu_ctl.scala 2072:40] + wire wr_meicpct_r = _T_632 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2072:83] reg [7:0] meihap; // @[el2_lib.scala 514:16] - wire [31:0] _T_615 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] - wire _T_617 = io_dec_csr_wraddr_r == 12'hbcc; // @[el2_dec_tlu_ctl.scala 2042:73] - wire wr_meicurpl_r = io_dec_csr_wen_r_mod & _T_617; // @[el2_dec_tlu_ctl.scala 2042:44] - reg [3:0] meicurpl; // @[el2_dec_tlu_ctl.scala 2045:47] - wire _T_622 = io_dec_csr_wraddr_r == 12'hbcb; // @[el2_dec_tlu_ctl.scala 2057:74] - wire _T_623 = io_dec_csr_wen_r_mod & _T_622; // @[el2_dec_tlu_ctl.scala 2057:45] - wire wr_meicidpl_r = _T_623 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2057:89] - reg [3:0] meicidpl; // @[el2_dec_tlu_ctl.scala 2062:45] - wire _T_634 = io_dec_csr_wraddr_r == 12'hbc9; // @[el2_dec_tlu_ctl.scala 2078:70] - wire wr_meipt_r = io_dec_csr_wen_r_mod & _T_634; // @[el2_dec_tlu_ctl.scala 2078:41] - reg [3:0] meipt; // @[el2_dec_tlu_ctl.scala 2081:44] - wire _T_638 = io_trigger_hit_r_d1 & io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 2109:90] - wire trigger_hit_for_dscr_cause_r_d1 = io_trigger_hit_dmode_r_d1 | _T_638; // @[el2_dec_tlu_ctl.scala 2109:67] - wire _T_639 = ~io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 2112:35] - wire _T_640 = io_dcsr_single_step_done_f & _T_639; // @[el2_dec_tlu_ctl.scala 2112:33] - wire _T_641 = ~trigger_hit_for_dscr_cause_r_d1; // @[el2_dec_tlu_ctl.scala 2112:67] - wire _T_642 = _T_640 & _T_641; // @[el2_dec_tlu_ctl.scala 2112:65] - wire _T_643 = ~io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 2112:102] - wire _T_644 = _T_642 & _T_643; // @[el2_dec_tlu_ctl.scala 2112:100] - wire _T_647 = io_debug_halt_req & _T_639; // @[el2_dec_tlu_ctl.scala 2113:24] - wire _T_649 = _T_647 & _T_641; // @[el2_dec_tlu_ctl.scala 2113:56] - wire _T_652 = io_ebreak_to_debug_mode_r_d1 & _T_641; // @[el2_dec_tlu_ctl.scala 2114:35] - wire [2:0] _T_655 = _T_644 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_656 = _T_649 ? 3'h3 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_657 = _T_652 ? 3'h1 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_658 = trigger_hit_for_dscr_cause_r_d1 ? 3'h2 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_659 = _T_655 | _T_656; // @[Mux.scala 27:72] - wire [2:0] _T_660 = _T_659 | _T_657; // @[Mux.scala 27:72] - wire [2:0] dcsr_cause = _T_660 | _T_658; // @[Mux.scala 27:72] - wire _T_662 = io_allow_dbg_halt_csr_write & io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 2117:47] - wire _T_664 = io_dec_csr_wraddr_r == 12'h7b0; // @[el2_dec_tlu_ctl.scala 2117:99] - wire wr_dcsr_r = _T_662 & _T_664; // @[el2_dec_tlu_ctl.scala 2117:70] - wire _T_666 = io_dcsr[8:6] == 3'h3; // @[el2_dec_tlu_ctl.scala 2123:76] - wire dcsr_cause_upgradeable = io_internal_dbg_halt_mode_f & _T_666; // @[el2_dec_tlu_ctl.scala 2123:60] - wire _T_667 = ~io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2124:60] - wire _T_668 = _T_667 | dcsr_cause_upgradeable; // @[el2_dec_tlu_ctl.scala 2124:79] - wire enter_debug_halt_req_le = io_enter_debug_halt_req & _T_668; // @[el2_dec_tlu_ctl.scala 2124:57] - wire nmi_in_debug_mode = io_nmi_int_detected_f & io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 2126:49] - wire [15:0] _T_674 = {io_dcsr[15:9],dcsr_cause,io_dcsr[5:2],2'h3}; // @[Cat.scala 29:58] - wire _T_680 = nmi_in_debug_mode | io_dcsr[3]; // @[el2_dec_tlu_ctl.scala 2128:146] - wire [15:0] _T_689 = {io_dec_csr_wrdata_r[15],3'h0,io_dec_csr_wrdata_r[11:10],1'h0,io_dcsr[8:6],2'h0,_T_680,io_dec_csr_wrdata_r[2],2'h3}; // @[Cat.scala 29:58] - wire [15:0] _T_694 = {io_dcsr[15:4],nmi_in_debug_mode,io_dcsr[2],2'h3}; // @[Cat.scala 29:58] - wire _T_696 = enter_debug_halt_req_le | wr_dcsr_r; // @[el2_dec_tlu_ctl.scala 2130:55] - wire _T_697 = _T_696 | io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 2130:67] - reg [15:0] _T_700; // @[el2_lib.scala 514:16] - wire _T_703 = io_dec_csr_wraddr_r == 12'h7b1; // @[el2_dec_tlu_ctl.scala 2138:98] - wire wr_dpc_r = _T_662 & _T_703; // @[el2_dec_tlu_ctl.scala 2138:69] - wire _T_706 = ~io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 2139:68] - wire dpc_capture_npc = _T_587 & _T_706; // @[el2_dec_tlu_ctl.scala 2139:66] - wire _T_707 = ~io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2143:6] - wire _T_708 = ~dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2143:24] - wire _T_709 = _T_707 & _T_708; // @[el2_dec_tlu_ctl.scala 2143:22] - wire _T_710 = _T_709 & wr_dpc_r; // @[el2_dec_tlu_ctl.scala 2143:41] - wire _T_715 = _T_707 & dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2145:22] - wire [30:0] _T_717 = _T_710 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_718 = io_request_debug_mode_r ? pc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_719 = _T_715 ? io_npc_r : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_720 = _T_717 | _T_718; // @[Mux.scala 27:72] - wire _T_722 = wr_dpc_r | io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2147:37] - reg [30:0] _T_725; // @[el2_lib.scala 514:16] - wire [2:0] _T_729 = {io_dec_csr_wrdata_r[24],io_dec_csr_wrdata_r[21:20]}; // @[Cat.scala 29:58] - wire _T_732 = io_dec_csr_wraddr_r == 12'h7c8; // @[el2_dec_tlu_ctl.scala 2162:103] + wire _T_618 = io_dec_csr_wraddr_r == 12'hbcc; // @[el2_dec_tlu_ctl.scala 2045:72] + wire wr_meicurpl_r = io_dec_csr_wen_r_mod & _T_618; // @[el2_dec_tlu_ctl.scala 2045:43] + reg [3:0] meicurpl; // @[el2_dec_tlu_ctl.scala 2048:46] + wire _T_623 = io_dec_csr_wraddr_r == 12'hbcb; // @[el2_dec_tlu_ctl.scala 2060:73] + wire _T_624 = io_dec_csr_wen_r_mod & _T_623; // @[el2_dec_tlu_ctl.scala 2060:44] + wire wr_meicidpl_r = _T_624 | io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 2060:88] + reg [3:0] meicidpl; // @[el2_dec_tlu_ctl.scala 2065:44] + wire _T_635 = io_dec_csr_wraddr_r == 12'hbc9; // @[el2_dec_tlu_ctl.scala 2081:69] + wire wr_meipt_r = io_dec_csr_wen_r_mod & _T_635; // @[el2_dec_tlu_ctl.scala 2081:40] + reg [3:0] meipt; // @[el2_dec_tlu_ctl.scala 2084:43] + wire _T_639 = io_trigger_hit_r_d1 & io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 2112:89] + wire trigger_hit_for_dscr_cause_r_d1 = io_trigger_hit_dmode_r_d1 | _T_639; // @[el2_dec_tlu_ctl.scala 2112:66] + wire _T_640 = ~io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 2115:31] + wire _T_641 = io_dcsr_single_step_done_f & _T_640; // @[el2_dec_tlu_ctl.scala 2115:29] + wire _T_642 = ~trigger_hit_for_dscr_cause_r_d1; // @[el2_dec_tlu_ctl.scala 2115:63] + wire _T_643 = _T_641 & _T_642; // @[el2_dec_tlu_ctl.scala 2115:61] + wire _T_644 = ~io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 2115:98] + wire _T_645 = _T_643 & _T_644; // @[el2_dec_tlu_ctl.scala 2115:96] + wire _T_648 = io_debug_halt_req & _T_640; // @[el2_dec_tlu_ctl.scala 2116:46] + wire _T_650 = _T_648 & _T_642; // @[el2_dec_tlu_ctl.scala 2116:78] + wire _T_653 = io_ebreak_to_debug_mode_r_d1 & _T_642; // @[el2_dec_tlu_ctl.scala 2117:75] + wire [2:0] _T_656 = _T_645 ? 3'h4 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_657 = _T_650 ? 3'h3 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_658 = _T_653 ? 3'h1 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_659 = trigger_hit_for_dscr_cause_r_d1 ? 3'h2 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_660 = _T_656 | _T_657; // @[Mux.scala 27:72] + wire [2:0] _T_661 = _T_660 | _T_658; // @[Mux.scala 27:72] + wire [2:0] dcsr_cause = _T_661 | _T_659; // @[Mux.scala 27:72] + wire _T_663 = io_allow_dbg_halt_csr_write & io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 2120:46] + wire _T_665 = io_dec_csr_wraddr_r == 12'h7b0; // @[el2_dec_tlu_ctl.scala 2120:98] + wire wr_dcsr_r = _T_663 & _T_665; // @[el2_dec_tlu_ctl.scala 2120:69] + wire _T_667 = io_dcsr[8:6] == 3'h3; // @[el2_dec_tlu_ctl.scala 2126:75] + wire dcsr_cause_upgradeable = io_internal_dbg_halt_mode_f & _T_667; // @[el2_dec_tlu_ctl.scala 2126:59] + wire _T_668 = ~io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 2127:59] + wire _T_669 = _T_668 | dcsr_cause_upgradeable; // @[el2_dec_tlu_ctl.scala 2127:78] + wire enter_debug_halt_req_le = io_enter_debug_halt_req & _T_669; // @[el2_dec_tlu_ctl.scala 2127:56] + wire nmi_in_debug_mode = io_nmi_int_detected_f & io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 2129:48] + wire [15:0] _T_675 = {io_dcsr[15:9],dcsr_cause,io_dcsr[5:2],2'h3}; // @[Cat.scala 29:58] + wire _T_681 = nmi_in_debug_mode | io_dcsr[3]; // @[el2_dec_tlu_ctl.scala 2131:145] + wire [15:0] _T_690 = {io_dec_csr_wrdata_r[15],3'h0,io_dec_csr_wrdata_r[11:10],1'h0,io_dcsr[8:6],2'h0,_T_681,io_dec_csr_wrdata_r[2],2'h3}; // @[Cat.scala 29:58] + wire [15:0] _T_695 = {io_dcsr[15:4],nmi_in_debug_mode,io_dcsr[2],2'h3}; // @[Cat.scala 29:58] + wire _T_697 = enter_debug_halt_req_le | wr_dcsr_r; // @[el2_dec_tlu_ctl.scala 2133:54] + wire _T_698 = _T_697 | io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 2133:66] + reg [15:0] _T_701; // @[el2_lib.scala 514:16] + wire _T_704 = io_dec_csr_wraddr_r == 12'h7b1; // @[el2_dec_tlu_ctl.scala 2141:97] + wire wr_dpc_r = _T_663 & _T_704; // @[el2_dec_tlu_ctl.scala 2141:68] + wire _T_707 = ~io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 2142:67] + wire dpc_capture_npc = _T_589 & _T_707; // @[el2_dec_tlu_ctl.scala 2142:65] + wire _T_708 = ~io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2146:21] + wire _T_709 = ~dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2146:39] + wire _T_710 = _T_708 & _T_709; // @[el2_dec_tlu_ctl.scala 2146:37] + wire _T_711 = _T_710 & wr_dpc_r; // @[el2_dec_tlu_ctl.scala 2146:56] + wire _T_716 = _T_708 & dpc_capture_npc; // @[el2_dec_tlu_ctl.scala 2148:49] + wire [30:0] _T_718 = _T_711 ? io_dec_csr_wrdata_r[31:1] : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_719 = io_request_debug_mode_r ? pc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_720 = _T_716 ? io_npc_r : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_721 = _T_718 | _T_719; // @[Mux.scala 27:72] + wire _T_723 = wr_dpc_r | io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 2150:36] + reg [30:0] _T_726; // @[el2_lib.scala 514:16] + wire [2:0] _T_730 = {io_dec_csr_wrdata_r[24],io_dec_csr_wrdata_r[21:20]}; // @[Cat.scala 29:58] + wire _T_733 = io_dec_csr_wraddr_r == 12'h7c8; // @[el2_dec_tlu_ctl.scala 2165:102] reg [16:0] dicawics; // @[el2_lib.scala 514:16] - wire _T_736 = io_dec_csr_wraddr_r == 12'h7c9; // @[el2_dec_tlu_ctl.scala 2180:101] - wire wr_dicad0_r = _T_662 & _T_736; // @[el2_dec_tlu_ctl.scala 2180:72] + wire _T_737 = io_dec_csr_wraddr_r == 12'h7c9; // @[el2_dec_tlu_ctl.scala 2183:100] + wire wr_dicad0_r = _T_663 & _T_737; // @[el2_dec_tlu_ctl.scala 2183:71] reg [70:0] dicad0; // @[el2_lib.scala 514:16] - wire _T_742 = io_dec_csr_wraddr_r == 12'h7cc; // @[el2_dec_tlu_ctl.scala 2193:102] - wire wr_dicad0h_r = _T_662 & _T_742; // @[el2_dec_tlu_ctl.scala 2193:73] + wire _T_743 = io_dec_csr_wraddr_r == 12'h7cc; // @[el2_dec_tlu_ctl.scala 2196:101] + wire wr_dicad0h_r = _T_663 & _T_743; // @[el2_dec_tlu_ctl.scala 2196:72] reg [31:0] dicad0h; // @[el2_lib.scala 514:16] - wire _T_750 = io_dec_csr_wraddr_r == 12'h7ca; // @[el2_dec_tlu_ctl.scala 2205:103] - wire _T_751 = _T_662 & _T_750; // @[el2_dec_tlu_ctl.scala 2205:74] - wire _T_755 = _T_751 | io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 2209:81] - reg [31:0] _T_757; // @[Reg.scala 27:20] - wire [31:0] dicad1 = {25'h0,_T_757[6:0]}; // @[Cat.scala 29:58] - wire [38:0] _T_762 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] - wire _T_764 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 2237:53] - wire _T_765 = _T_764 & io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 2237:76] - wire _T_766 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 2237:99] - wire _T_767 = _T_765 & _T_766; // @[el2_dec_tlu_ctl.scala 2237:97] - wire _T_769 = io_dec_csr_rdaddr_d == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2237:150] - wire _T_772 = io_dec_csr_wraddr_r == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2238:105] - reg icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2240:59] - reg icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2241:59] - wire _T_774 = io_dec_csr_wraddr_r == 12'h7a0; // @[el2_dec_tlu_ctl.scala 2252:70] - wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_774; // @[el2_dec_tlu_ctl.scala 2252:41] - reg [1:0] mtsel; // @[el2_dec_tlu_ctl.scala 2255:44] - wire tdata_load = io_dec_csr_wrdata_r[0] & _T_406; // @[el2_dec_tlu_ctl.scala 2290:43] - wire tdata_opcode = io_dec_csr_wrdata_r[2] & _T_406; // @[el2_dec_tlu_ctl.scala 2292:45] - wire _T_785 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2294:47] - wire tdata_action = _T_785 & io_dec_csr_wrdata_r[12]; // @[el2_dec_tlu_ctl.scala 2294:70] - wire [9:0] tdata_wrdata_r = {_T_785,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] - wire _T_800 = io_dec_csr_wraddr_r == 12'h7a1; // @[el2_dec_tlu_ctl.scala 2300:100] - wire _T_801 = io_dec_csr_wen_r_mod & _T_800; // @[el2_dec_tlu_ctl.scala 2300:71] - wire _T_802 = mtsel == 2'h0; // @[el2_dec_tlu_ctl.scala 2300:122] - wire _T_803 = _T_801 & _T_802; // @[el2_dec_tlu_ctl.scala 2300:113] - wire _T_805 = ~io_mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_806 = _T_805 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_0 = _T_803 & _T_806; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_814 = ~io_mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_815 = _T_814 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_1 = _T_803 & _T_815; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_823 = ~io_mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_824 = _T_823 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_2 = _T_803 & _T_824; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_832 = ~io_mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 2300:139] - wire _T_833 = _T_832 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2300:171] - wire wr_mtdata1_t_r_3 = _T_803 & _T_833; // @[el2_dec_tlu_ctl.scala 2300:136] - wire _T_839 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_842 = {io_mtdata1_t_0[9],_T_839,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] - wire _T_848 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_851 = {io_mtdata1_t_1[9],_T_848,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] - wire _T_857 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_860 = {io_mtdata1_t_2[9],_T_857,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] - wire _T_866 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[el2_dec_tlu_ctl.scala 2301:140] - wire [9:0] _T_869 = {io_mtdata1_t_3[9],_T_866,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] - reg [9:0] _T_871; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_872; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_873; // @[el2_dec_tlu_ctl.scala 2303:76] - reg [9:0] _T_874; // @[el2_dec_tlu_ctl.scala 2303:76] - wire [31:0] _T_889 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] - wire _T_890 = mtsel == 2'h1; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_904 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] - wire _T_905 = mtsel == 2'h2; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_919 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] - wire _T_920 = mtsel == 2'h3; // @[el2_dec_tlu_ctl.scala 2306:60] - wire [31:0] _T_934 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_935 = _T_802 ? _T_889 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_936 = _T_890 ? _T_904 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_937 = _T_905 ? _T_919 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_938 = _T_920 ? _T_934 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_939 = _T_935 | _T_936; // @[Mux.scala 27:72] - wire [31:0] _T_940 = _T_939 | _T_937; // @[Mux.scala 27:72] - wire [31:0] mtdata1_tsel_out = _T_940 | _T_938; // @[Mux.scala 27:72] - wire _T_967 = io_dec_csr_wraddr_r == 12'h7a2; // @[el2_dec_tlu_ctl.scala 2320:99] - wire _T_968 = io_dec_csr_wen_r_mod & _T_967; // @[el2_dec_tlu_ctl.scala 2320:70] - wire _T_970 = _T_968 & _T_802; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_979 = _T_968 & _T_890; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_988 = _T_968 & _T_905; // @[el2_dec_tlu_ctl.scala 2320:112] - wire _T_997 = _T_968 & _T_920; // @[el2_dec_tlu_ctl.scala 2320:112] + wire _T_751 = io_dec_csr_wraddr_r == 12'h7ca; // @[el2_dec_tlu_ctl.scala 2208:100] + wire _T_752 = _T_663 & _T_751; // @[el2_dec_tlu_ctl.scala 2208:71] + wire _T_756 = _T_752 | io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 2212:78] + reg [31:0] _T_758; // @[Reg.scala 27:20] + wire [31:0] dicad1 = {25'h0,_T_758[6:0]}; // @[Cat.scala 29:58] + wire [38:0] _T_763 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] + wire _T_765 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 2240:52] + wire _T_766 = _T_765 & io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 2240:75] + wire _T_767 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 2240:98] + wire _T_768 = _T_766 & _T_767; // @[el2_dec_tlu_ctl.scala 2240:96] + wire _T_770 = io_dec_csr_rdaddr_d == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2240:149] + wire _T_773 = io_dec_csr_wraddr_r == 12'h7cb; // @[el2_dec_tlu_ctl.scala 2241:104] + reg icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2243:58] + reg icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2244:58] + wire _T_775 = io_dec_csr_wraddr_r == 12'h7a0; // @[el2_dec_tlu_ctl.scala 2255:69] + wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_775; // @[el2_dec_tlu_ctl.scala 2255:40] + reg [1:0] mtsel; // @[el2_dec_tlu_ctl.scala 2258:43] + wire tdata_load = io_dec_csr_wrdata_r[0] & _T_408; // @[el2_dec_tlu_ctl.scala 2293:42] + wire tdata_opcode = io_dec_csr_wrdata_r[2] & _T_408; // @[el2_dec_tlu_ctl.scala 2295:44] + wire _T_786 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2297:46] + wire tdata_action = _T_786 & io_dec_csr_wrdata_r[12]; // @[el2_dec_tlu_ctl.scala 2297:69] + wire [9:0] tdata_wrdata_r = {_T_786,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] + wire _T_801 = io_dec_csr_wraddr_r == 12'h7a1; // @[el2_dec_tlu_ctl.scala 2303:99] + wire _T_802 = io_dec_csr_wen_r_mod & _T_801; // @[el2_dec_tlu_ctl.scala 2303:70] + wire _T_803 = mtsel == 2'h0; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_804 = _T_802 & _T_803; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_806 = ~io_mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_807 = _T_806 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_0 = _T_804 & _T_807; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_812 = mtsel == 2'h1; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_813 = _T_802 & _T_812; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_815 = ~io_mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_816 = _T_815 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_1 = _T_813 & _T_816; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_821 = mtsel == 2'h2; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_822 = _T_802 & _T_821; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_824 = ~io_mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_825 = _T_824 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_2 = _T_822 & _T_825; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_830 = mtsel == 2'h3; // @[el2_dec_tlu_ctl.scala 2303:121] + wire _T_831 = _T_802 & _T_830; // @[el2_dec_tlu_ctl.scala 2303:112] + wire _T_833 = ~io_mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 2303:138] + wire _T_834 = _T_833 | io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 2303:170] + wire wr_mtdata1_t_r_3 = _T_831 & _T_834; // @[el2_dec_tlu_ctl.scala 2303:135] + wire _T_840 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_843 = {io_mtdata1_t_0[9],_T_840,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] + wire _T_849 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_852 = {io_mtdata1_t_1[9],_T_849,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] + wire _T_858 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_861 = {io_mtdata1_t_2[9],_T_858,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] + wire _T_867 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[el2_dec_tlu_ctl.scala 2304:139] + wire [9:0] _T_870 = {io_mtdata1_t_3[9],_T_867,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] + reg [9:0] _T_872; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_873; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_874; // @[el2_dec_tlu_ctl.scala 2306:74] + reg [9:0] _T_875; // @[el2_dec_tlu_ctl.scala 2306:74] + wire [31:0] _T_890 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_905 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_920 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_935 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_936 = _T_803 ? _T_890 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_937 = _T_812 ? _T_905 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_938 = _T_821 ? _T_920 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_939 = _T_830 ? _T_935 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_940 = _T_936 | _T_937; // @[Mux.scala 27:72] + wire [31:0] _T_941 = _T_940 | _T_938; // @[Mux.scala 27:72] + wire [31:0] mtdata1_tsel_out = _T_941 | _T_939; // @[Mux.scala 27:72] + wire _T_968 = io_dec_csr_wraddr_r == 12'h7a2; // @[el2_dec_tlu_ctl.scala 2323:98] + wire _T_969 = io_dec_csr_wen_r_mod & _T_968; // @[el2_dec_tlu_ctl.scala 2323:69] + wire _T_971 = _T_969 & _T_803; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_980 = _T_969 & _T_812; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_989 = _T_969 & _T_821; // @[el2_dec_tlu_ctl.scala 2323:111] + wire _T_998 = _T_969 & _T_830; // @[el2_dec_tlu_ctl.scala 2323:111] reg [31:0] mtdata2_t_0; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_1; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_2; // @[el2_lib.scala 514:16] reg [31:0] mtdata2_t_3; // @[el2_lib.scala 514:16] - wire [31:0] _T_1014 = _T_802 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1015 = _T_890 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1016 = _T_905 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1017 = _T_920 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1018 = _T_1014 | _T_1015; // @[Mux.scala 27:72] - wire [31:0] _T_1019 = _T_1018 | _T_1016; // @[Mux.scala 27:72] - wire [31:0] mtdata2_tsel_out = _T_1019 | _T_1017; // @[Mux.scala 27:72] - wire [3:0] _T_1022 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1022; // @[el2_dec_tlu_ctl.scala 2345:60] - wire _T_1024 = ~mcountinhibit[3]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire [31:0] _T_1015 = _T_803 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1016 = _T_812 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1017 = _T_821 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1018 = _T_830 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1019 = _T_1015 | _T_1016; // @[Mux.scala 27:72] + wire [31:0] _T_1020 = _T_1019 | _T_1017; // @[Mux.scala 27:72] + wire [31:0] mtdata2_tsel_out = _T_1020 | _T_1018; // @[Mux.scala 27:72] + wire [3:0] _T_1023 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1023; // @[el2_dec_tlu_ctl.scala 2348:59] + wire _T_1025 = ~mcountinhibit[3]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme3; // @[Reg.scala 27:20] - wire _T_1025 = mhpme3 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1027 = mhpme3 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1029 = mhpme3 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1031 = mhpme3 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1033 = ~io_illegal_r; // @[el2_dec_tlu_ctl.scala 2355:83] - wire _T_1034 = io_tlu_i0_commit_cmt & _T_1033; // @[el2_dec_tlu_ctl.scala 2355:81] - wire _T_1035 = mhpme3 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1037 = ~io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2356:83] - wire _T_1038 = io_tlu_i0_commit_cmt & _T_1037; // @[el2_dec_tlu_ctl.scala 2356:81] - wire _T_1040 = _T_1038 & _T_1033; // @[el2_dec_tlu_ctl.scala 2356:102] - wire _T_1041 = mhpme3 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1043 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2357:81] - wire _T_1045 = _T_1043 & _T_1033; // @[el2_dec_tlu_ctl.scala 2357:102] - wire _T_1046 = mhpme3 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1048 = mhpme3 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1050 = mhpme3 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1052 = mhpme3 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1054 = pmu_i0_itype_qual == 4'h1; // @[el2_dec_tlu_ctl.scala 2361:78] - wire _T_1055 = mhpme3 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1057 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2362:92] - wire _T_1058 = mhpme3 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1060 = pmu_i0_itype_qual == 4'h2; // @[el2_dec_tlu_ctl.scala 2363:78] - wire _T_1061 = mhpme3 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1063 = pmu_i0_itype_qual == 4'h3; // @[el2_dec_tlu_ctl.scala 2364:78] - wire _T_1064 = mhpme3 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1067 = mhpme3 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1068 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1067; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1070 = _T_1060 & _T_1068; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1072 = _T_1070 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1074 = _T_1072 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1075 = mhpme3 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1077 = pmu_i0_itype_qual == 4'h4; // @[el2_dec_tlu_ctl.scala 2368:76] - wire _T_1078 = mhpme3 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1080 = pmu_i0_itype_qual == 4'h5; // @[el2_dec_tlu_ctl.scala 2369:76] - wire _T_1081 = mhpme3 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1083 = pmu_i0_itype_qual == 4'h6; // @[el2_dec_tlu_ctl.scala 2370:76] - wire _T_1084 = mhpme3 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1086 = pmu_i0_itype_qual == 4'h7; // @[el2_dec_tlu_ctl.scala 2371:76] - wire _T_1087 = mhpme3 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1089 = pmu_i0_itype_qual == 4'h8; // @[el2_dec_tlu_ctl.scala 2372:76] - wire _T_1090 = mhpme3 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1092 = pmu_i0_itype_qual == 4'h9; // @[el2_dec_tlu_ctl.scala 2373:76] - wire _T_1093 = mhpme3 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1095 = pmu_i0_itype_qual == 4'ha; // @[el2_dec_tlu_ctl.scala 2374:76] - wire _T_1096 = mhpme3 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1098 = pmu_i0_itype_qual == 4'hb; // @[el2_dec_tlu_ctl.scala 2375:76] - wire _T_1099 = mhpme3 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1101 = pmu_i0_itype_qual == 4'hc; // @[el2_dec_tlu_ctl.scala 2376:76] - wire _T_1102 = mhpme3 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1104 = pmu_i0_itype_qual == 4'hd; // @[el2_dec_tlu_ctl.scala 2377:76] - wire _T_1105 = pmu_i0_itype_qual == 4'he; // @[el2_dec_tlu_ctl.scala 2377:109] - wire _T_1106 = _T_1104 | _T_1105; // @[el2_dec_tlu_ctl.scala 2377:88] - wire _T_1107 = mhpme3 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1109 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2378:82] - wire _T_1110 = mhpme3 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1112 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2379:84] - wire _T_1113 = mhpme3 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1115 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2380:97] - wire _T_1116 = mhpme3 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1120 = mhpme3 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1122 = mhpme3 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1124 = mhpme3 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1126 = mhpme3 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1128 = mhpme3 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1130 = mhpme3 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1132 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 2388:85] - wire _T_1133 = _T_1132 | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 2388:107] - wire _T_1134 = mhpme3 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1136 = io_take_timer_int | io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 2389:79] - wire _T_1137 = _T_1136 | io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 2389:104] - wire _T_1138 = mhpme3 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1140 = mhpme3 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1142 = mhpme3 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1144 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 2392:84] - wire _T_1145 = _T_1144 & io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 2392:116] - wire _T_1146 = mhpme3 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1148 = mhpme3 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1150 = mhpme3 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1152 = mhpme3 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1154 = mhpme3 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1156 = mhpme3 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1158 = mhpme3 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1160 = mhpme3 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1164 = ~io_mstatus[0]; // @[el2_dec_tlu_ctl.scala 2400:60] - wire _T_1165 = mhpme3 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire [5:0] _T_1172 = io_mip & mie; // @[el2_dec_tlu_ctl.scala 2401:100] - wire [5:0] _GEN_17 = {{5'd0}, _T_1164}; // @[el2_dec_tlu_ctl.scala 2401:85] - wire [5:0] _T_1173 = _GEN_17 & _T_1172; // @[el2_dec_tlu_ctl.scala 2401:85] - wire _T_1174 = mhpme3 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1176 = pmu_i0_itype_qual == 4'hf; // @[el2_dec_tlu_ctl.scala 2402:78] - wire _T_1177 = mhpme3 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1179 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 2403:81] - wire _T_1180 = mhpme3 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1182 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 2404:81] - wire _T_1183 = mhpme3 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1185 = mhpme3 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1187 = mhpme3 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1189 = mhpme3 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1191 = mhpme3 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1194 = _T_1027 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1195 = _T_1029 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1196 = _T_1031 & _T_1034; // @[Mux.scala 27:72] - wire _T_1197 = _T_1035 & _T_1040; // @[Mux.scala 27:72] - wire _T_1198 = _T_1041 & _T_1045; // @[Mux.scala 27:72] - wire _T_1199 = _T_1046 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1200 = _T_1048 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1201 = _T_1050 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1202 = _T_1052 & _T_1054; // @[Mux.scala 27:72] - wire _T_1203 = _T_1055 & _T_1057; // @[Mux.scala 27:72] - wire _T_1204 = _T_1058 & _T_1060; // @[Mux.scala 27:72] - wire _T_1205 = _T_1061 & _T_1063; // @[Mux.scala 27:72] - wire _T_1206 = _T_1064 & _T_1074; // @[Mux.scala 27:72] - wire _T_1207 = _T_1075 & _T_1077; // @[Mux.scala 27:72] - wire _T_1208 = _T_1078 & _T_1080; // @[Mux.scala 27:72] - wire _T_1209 = _T_1081 & _T_1083; // @[Mux.scala 27:72] - wire _T_1210 = _T_1084 & _T_1086; // @[Mux.scala 27:72] - wire _T_1211 = _T_1087 & _T_1089; // @[Mux.scala 27:72] - wire _T_1212 = _T_1090 & _T_1092; // @[Mux.scala 27:72] - wire _T_1213 = _T_1093 & _T_1095; // @[Mux.scala 27:72] - wire _T_1214 = _T_1096 & _T_1098; // @[Mux.scala 27:72] - wire _T_1215 = _T_1099 & _T_1101; // @[Mux.scala 27:72] - wire _T_1216 = _T_1102 & _T_1106; // @[Mux.scala 27:72] - wire _T_1217 = _T_1107 & _T_1109; // @[Mux.scala 27:72] - wire _T_1218 = _T_1110 & _T_1112; // @[Mux.scala 27:72] - wire _T_1219 = _T_1113 & _T_1115; // @[Mux.scala 27:72] - wire _T_1220 = _T_1116 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1222 = _T_1120 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1223 = _T_1122 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1224 = _T_1124 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1225 = _T_1126 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1226 = _T_1128 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1227 = _T_1130 & _T_1133; // @[Mux.scala 27:72] - wire _T_1228 = _T_1134 & _T_1137; // @[Mux.scala 27:72] - wire _T_1229 = _T_1138 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1230 = _T_1140 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1231 = _T_1142 & _T_1145; // @[Mux.scala 27:72] - wire _T_1232 = _T_1146 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1233 = _T_1148 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1234 = _T_1150 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1235 = _T_1152 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1236 = _T_1154 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1237 = _T_1156 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1238 = _T_1158 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1239 = _T_1160 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1240 = _T_1165 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1241 = _T_1174 & _T_1176; // @[Mux.scala 27:72] - wire _T_1242 = _T_1177 & _T_1179; // @[Mux.scala 27:72] - wire _T_1243 = _T_1180 & _T_1182; // @[Mux.scala 27:72] - wire _T_1244 = _T_1183 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1245 = _T_1185 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1246 = _T_1187 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1247 = _T_1189 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1248 = _T_1191 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1249 = _T_1025 | _T_1194; // @[Mux.scala 27:72] - wire _T_1250 = _T_1249 | _T_1195; // @[Mux.scala 27:72] - wire _T_1251 = _T_1250 | _T_1196; // @[Mux.scala 27:72] - wire _T_1252 = _T_1251 | _T_1197; // @[Mux.scala 27:72] - wire _T_1253 = _T_1252 | _T_1198; // @[Mux.scala 27:72] - wire _T_1254 = _T_1253 | _T_1199; // @[Mux.scala 27:72] - wire _T_1255 = _T_1254 | _T_1200; // @[Mux.scala 27:72] - wire _T_1256 = _T_1255 | _T_1201; // @[Mux.scala 27:72] - wire _T_1257 = _T_1256 | _T_1202; // @[Mux.scala 27:72] - wire _T_1258 = _T_1257 | _T_1203; // @[Mux.scala 27:72] - wire _T_1259 = _T_1258 | _T_1204; // @[Mux.scala 27:72] - wire _T_1260 = _T_1259 | _T_1205; // @[Mux.scala 27:72] - wire _T_1261 = _T_1260 | _T_1206; // @[Mux.scala 27:72] - wire _T_1262 = _T_1261 | _T_1207; // @[Mux.scala 27:72] - wire _T_1263 = _T_1262 | _T_1208; // @[Mux.scala 27:72] - wire _T_1264 = _T_1263 | _T_1209; // @[Mux.scala 27:72] - wire _T_1265 = _T_1264 | _T_1210; // @[Mux.scala 27:72] - wire _T_1266 = _T_1265 | _T_1211; // @[Mux.scala 27:72] - wire _T_1267 = _T_1266 | _T_1212; // @[Mux.scala 27:72] - wire _T_1268 = _T_1267 | _T_1213; // @[Mux.scala 27:72] - wire _T_1269 = _T_1268 | _T_1214; // @[Mux.scala 27:72] - wire _T_1270 = _T_1269 | _T_1215; // @[Mux.scala 27:72] - wire _T_1271 = _T_1270 | _T_1216; // @[Mux.scala 27:72] - wire _T_1272 = _T_1271 | _T_1217; // @[Mux.scala 27:72] - wire _T_1273 = _T_1272 | _T_1218; // @[Mux.scala 27:72] - wire _T_1274 = _T_1273 | _T_1219; // @[Mux.scala 27:72] - wire _T_1275 = _T_1274 | _T_1220; // @[Mux.scala 27:72] - wire _T_1276 = _T_1275 | _T_1201; // @[Mux.scala 27:72] - wire _T_1277 = _T_1276 | _T_1222; // @[Mux.scala 27:72] - wire _T_1278 = _T_1277 | _T_1223; // @[Mux.scala 27:72] - wire _T_1279 = _T_1278 | _T_1224; // @[Mux.scala 27:72] - wire _T_1280 = _T_1279 | _T_1225; // @[Mux.scala 27:72] - wire _T_1281 = _T_1280 | _T_1226; // @[Mux.scala 27:72] - wire _T_1282 = _T_1281 | _T_1227; // @[Mux.scala 27:72] - wire _T_1283 = _T_1282 | _T_1228; // @[Mux.scala 27:72] - wire _T_1284 = _T_1283 | _T_1229; // @[Mux.scala 27:72] - wire _T_1285 = _T_1284 | _T_1230; // @[Mux.scala 27:72] - wire _T_1286 = _T_1285 | _T_1231; // @[Mux.scala 27:72] - wire _T_1287 = _T_1286 | _T_1232; // @[Mux.scala 27:72] - wire _T_1288 = _T_1287 | _T_1233; // @[Mux.scala 27:72] - wire _T_1289 = _T_1288 | _T_1234; // @[Mux.scala 27:72] - wire _T_1290 = _T_1289 | _T_1235; // @[Mux.scala 27:72] - wire _T_1291 = _T_1290 | _T_1236; // @[Mux.scala 27:72] - wire _T_1292 = _T_1291 | _T_1237; // @[Mux.scala 27:72] - wire _T_1293 = _T_1292 | _T_1238; // @[Mux.scala 27:72] - wire _T_1294 = _T_1293 | _T_1239; // @[Mux.scala 27:72] - wire [5:0] _GEN_18 = {{5'd0}, _T_1294}; // @[Mux.scala 27:72] - wire [5:0] _T_1295 = _GEN_18 | _T_1240; // @[Mux.scala 27:72] - wire [5:0] _GEN_19 = {{5'd0}, _T_1241}; // @[Mux.scala 27:72] - wire [5:0] _T_1296 = _T_1295 | _GEN_19; // @[Mux.scala 27:72] - wire [5:0] _GEN_20 = {{5'd0}, _T_1242}; // @[Mux.scala 27:72] - wire [5:0] _T_1297 = _T_1296 | _GEN_20; // @[Mux.scala 27:72] - wire [5:0] _GEN_21 = {{5'd0}, _T_1243}; // @[Mux.scala 27:72] - wire [5:0] _T_1298 = _T_1297 | _GEN_21; // @[Mux.scala 27:72] - wire [5:0] _GEN_22 = {{5'd0}, _T_1244}; // @[Mux.scala 27:72] - wire [5:0] _T_1299 = _T_1298 | _GEN_22; // @[Mux.scala 27:72] - wire [5:0] _GEN_23 = {{5'd0}, _T_1245}; // @[Mux.scala 27:72] - wire [5:0] _T_1300 = _T_1299 | _GEN_23; // @[Mux.scala 27:72] - wire [5:0] _GEN_24 = {{5'd0}, _T_1246}; // @[Mux.scala 27:72] - wire [5:0] _T_1301 = _T_1300 | _GEN_24; // @[Mux.scala 27:72] - wire [5:0] _GEN_25 = {{5'd0}, _T_1247}; // @[Mux.scala 27:72] - wire [5:0] _T_1302 = _T_1301 | _GEN_25; // @[Mux.scala 27:72] - wire [5:0] _GEN_26 = {{5'd0}, _T_1248}; // @[Mux.scala 27:72] - wire [5:0] _T_1303 = _T_1302 | _GEN_26; // @[Mux.scala 27:72] - wire [5:0] _GEN_27 = {{5'd0}, _T_1024}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1305 = _GEN_27 & _T_1303; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1307 = ~mcountinhibit[4]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1026 = mhpme3 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1028 = mhpme3 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1030 = mhpme3 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1032 = mhpme3 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1034 = ~io_illegal_r; // @[el2_dec_tlu_ctl.scala 2358:96] + wire _T_1035 = io_tlu_i0_commit_cmt & _T_1034; // @[el2_dec_tlu_ctl.scala 2358:94] + wire _T_1036 = mhpme3 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1038 = ~io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2359:96] + wire _T_1039 = io_tlu_i0_commit_cmt & _T_1038; // @[el2_dec_tlu_ctl.scala 2359:94] + wire _T_1041 = _T_1039 & _T_1034; // @[el2_dec_tlu_ctl.scala 2359:115] + wire _T_1042 = mhpme3 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1044 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 2360:94] + wire _T_1046 = _T_1044 & _T_1034; // @[el2_dec_tlu_ctl.scala 2360:115] + wire _T_1047 = mhpme3 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1049 = mhpme3 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1051 = mhpme3 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1053 = mhpme3 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1055 = pmu_i0_itype_qual == 4'h1; // @[el2_dec_tlu_ctl.scala 2364:91] + wire _T_1056 = mhpme3 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1058 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2365:105] + wire _T_1059 = mhpme3 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1061 = pmu_i0_itype_qual == 4'h2; // @[el2_dec_tlu_ctl.scala 2366:91] + wire _T_1062 = mhpme3 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1064 = pmu_i0_itype_qual == 4'h3; // @[el2_dec_tlu_ctl.scala 2367:91] + wire _T_1065 = mhpme3 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1068 = _T_1061 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2368:100] + wire _T_1069 = mhpme3 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1073 = _T_1064 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2369:101] + wire _T_1074 = mhpme3 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1076 = pmu_i0_itype_qual == 4'h4; // @[el2_dec_tlu_ctl.scala 2370:89] + wire _T_1077 = mhpme3 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1079 = pmu_i0_itype_qual == 4'h5; // @[el2_dec_tlu_ctl.scala 2371:89] + wire _T_1080 = mhpme3 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1082 = pmu_i0_itype_qual == 4'h6; // @[el2_dec_tlu_ctl.scala 2372:89] + wire _T_1083 = mhpme3 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1085 = pmu_i0_itype_qual == 4'h7; // @[el2_dec_tlu_ctl.scala 2373:89] + wire _T_1086 = mhpme3 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1088 = pmu_i0_itype_qual == 4'h8; // @[el2_dec_tlu_ctl.scala 2374:89] + wire _T_1089 = mhpme3 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1091 = pmu_i0_itype_qual == 4'h9; // @[el2_dec_tlu_ctl.scala 2375:89] + wire _T_1092 = mhpme3 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1094 = pmu_i0_itype_qual == 4'ha; // @[el2_dec_tlu_ctl.scala 2376:89] + wire _T_1095 = mhpme3 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1097 = pmu_i0_itype_qual == 4'hb; // @[el2_dec_tlu_ctl.scala 2377:89] + wire _T_1098 = mhpme3 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1100 = pmu_i0_itype_qual == 4'hc; // @[el2_dec_tlu_ctl.scala 2378:89] + wire _T_1101 = mhpme3 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1103 = pmu_i0_itype_qual == 4'hd; // @[el2_dec_tlu_ctl.scala 2379:89] + wire _T_1104 = pmu_i0_itype_qual == 4'he; // @[el2_dec_tlu_ctl.scala 2379:122] + wire _T_1105 = _T_1103 | _T_1104; // @[el2_dec_tlu_ctl.scala 2379:101] + wire _T_1106 = mhpme3 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1108 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2380:95] + wire _T_1109 = mhpme3 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1111 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2381:97] + wire _T_1112 = mhpme3 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1114 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 2382:110] + wire _T_1115 = mhpme3 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1119 = mhpme3 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1121 = mhpme3 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1123 = mhpme3 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1125 = mhpme3 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1127 = mhpme3 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1129 = mhpme3 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1131 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 2390:98] + wire _T_1132 = _T_1131 | io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 2390:120] + wire _T_1133 = mhpme3 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1135 = io_take_timer_int | io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 2391:92] + wire _T_1136 = _T_1135 | io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 2391:117] + wire _T_1137 = mhpme3 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1139 = mhpme3 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1141 = mhpme3 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1143 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 2394:97] + wire _T_1144 = _T_1143 & io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 2394:129] + wire _T_1145 = mhpme3 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1147 = mhpme3 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1149 = mhpme3 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1151 = mhpme3 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1153 = mhpme3 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1155 = mhpme3 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1157 = mhpme3 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1159 = mhpme3 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1163 = ~io_mstatus[0]; // @[el2_dec_tlu_ctl.scala 2402:73] + wire _T_1164 = mhpme3 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire [5:0] _T_1171 = io_mip & mie; // @[el2_dec_tlu_ctl.scala 2403:113] + wire _T_1172 = |_T_1171; // @[el2_dec_tlu_ctl.scala 2403:125] + wire _T_1173 = _T_1163 & _T_1172; // @[el2_dec_tlu_ctl.scala 2403:98] + wire _T_1174 = mhpme3 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1176 = pmu_i0_itype_qual == 4'hf; // @[el2_dec_tlu_ctl.scala 2404:91] + wire _T_1177 = mhpme3 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1179 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 2405:94] + wire _T_1180 = mhpme3 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1182 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 2406:94] + wire _T_1183 = mhpme3 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1185 = mhpme3 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1187 = mhpme3 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1189 = mhpme3 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1191 = mhpme3 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1194 = _T_1028 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1195 = _T_1030 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1196 = _T_1032 & _T_1035; // @[Mux.scala 27:72] + wire _T_1197 = _T_1036 & _T_1041; // @[Mux.scala 27:72] + wire _T_1198 = _T_1042 & _T_1046; // @[Mux.scala 27:72] + wire _T_1199 = _T_1047 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1200 = _T_1049 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1201 = _T_1051 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1202 = _T_1053 & _T_1055; // @[Mux.scala 27:72] + wire _T_1203 = _T_1056 & _T_1058; // @[Mux.scala 27:72] + wire _T_1204 = _T_1059 & _T_1061; // @[Mux.scala 27:72] + wire _T_1205 = _T_1062 & _T_1064; // @[Mux.scala 27:72] + wire _T_1206 = _T_1065 & _T_1068; // @[Mux.scala 27:72] + wire _T_1207 = _T_1069 & _T_1073; // @[Mux.scala 27:72] + wire _T_1208 = _T_1074 & _T_1076; // @[Mux.scala 27:72] + wire _T_1209 = _T_1077 & _T_1079; // @[Mux.scala 27:72] + wire _T_1210 = _T_1080 & _T_1082; // @[Mux.scala 27:72] + wire _T_1211 = _T_1083 & _T_1085; // @[Mux.scala 27:72] + wire _T_1212 = _T_1086 & _T_1088; // @[Mux.scala 27:72] + wire _T_1213 = _T_1089 & _T_1091; // @[Mux.scala 27:72] + wire _T_1214 = _T_1092 & _T_1094; // @[Mux.scala 27:72] + wire _T_1215 = _T_1095 & _T_1097; // @[Mux.scala 27:72] + wire _T_1216 = _T_1098 & _T_1100; // @[Mux.scala 27:72] + wire _T_1217 = _T_1101 & _T_1105; // @[Mux.scala 27:72] + wire _T_1218 = _T_1106 & _T_1108; // @[Mux.scala 27:72] + wire _T_1219 = _T_1109 & _T_1111; // @[Mux.scala 27:72] + wire _T_1220 = _T_1112 & _T_1114; // @[Mux.scala 27:72] + wire _T_1221 = _T_1115 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1223 = _T_1119 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1224 = _T_1121 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1225 = _T_1123 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1226 = _T_1125 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1227 = _T_1127 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1228 = _T_1129 & _T_1132; // @[Mux.scala 27:72] + wire _T_1229 = _T_1133 & _T_1136; // @[Mux.scala 27:72] + wire _T_1230 = _T_1137 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1231 = _T_1139 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1232 = _T_1141 & _T_1144; // @[Mux.scala 27:72] + wire _T_1233 = _T_1145 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1234 = _T_1147 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1235 = _T_1149 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1236 = _T_1151 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1237 = _T_1153 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1238 = _T_1155 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1239 = _T_1157 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1240 = _T_1159 & _T_1163; // @[Mux.scala 27:72] + wire _T_1241 = _T_1164 & _T_1173; // @[Mux.scala 27:72] + wire _T_1242 = _T_1174 & _T_1176; // @[Mux.scala 27:72] + wire _T_1243 = _T_1177 & _T_1179; // @[Mux.scala 27:72] + wire _T_1244 = _T_1180 & _T_1182; // @[Mux.scala 27:72] + wire _T_1245 = _T_1183 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1246 = _T_1185 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1247 = _T_1187 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1248 = _T_1189 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1249 = _T_1191 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1250 = _T_1026 | _T_1194; // @[Mux.scala 27:72] + wire _T_1251 = _T_1250 | _T_1195; // @[Mux.scala 27:72] + wire _T_1252 = _T_1251 | _T_1196; // @[Mux.scala 27:72] + wire _T_1253 = _T_1252 | _T_1197; // @[Mux.scala 27:72] + wire _T_1254 = _T_1253 | _T_1198; // @[Mux.scala 27:72] + wire _T_1255 = _T_1254 | _T_1199; // @[Mux.scala 27:72] + wire _T_1256 = _T_1255 | _T_1200; // @[Mux.scala 27:72] + wire _T_1257 = _T_1256 | _T_1201; // @[Mux.scala 27:72] + wire _T_1258 = _T_1257 | _T_1202; // @[Mux.scala 27:72] + wire _T_1259 = _T_1258 | _T_1203; // @[Mux.scala 27:72] + wire _T_1260 = _T_1259 | _T_1204; // @[Mux.scala 27:72] + wire _T_1261 = _T_1260 | _T_1205; // @[Mux.scala 27:72] + wire _T_1262 = _T_1261 | _T_1206; // @[Mux.scala 27:72] + wire _T_1263 = _T_1262 | _T_1207; // @[Mux.scala 27:72] + wire _T_1264 = _T_1263 | _T_1208; // @[Mux.scala 27:72] + wire _T_1265 = _T_1264 | _T_1209; // @[Mux.scala 27:72] + wire _T_1266 = _T_1265 | _T_1210; // @[Mux.scala 27:72] + wire _T_1267 = _T_1266 | _T_1211; // @[Mux.scala 27:72] + wire _T_1268 = _T_1267 | _T_1212; // @[Mux.scala 27:72] + wire _T_1269 = _T_1268 | _T_1213; // @[Mux.scala 27:72] + wire _T_1270 = _T_1269 | _T_1214; // @[Mux.scala 27:72] + wire _T_1271 = _T_1270 | _T_1215; // @[Mux.scala 27:72] + wire _T_1272 = _T_1271 | _T_1216; // @[Mux.scala 27:72] + wire _T_1273 = _T_1272 | _T_1217; // @[Mux.scala 27:72] + wire _T_1274 = _T_1273 | _T_1218; // @[Mux.scala 27:72] + wire _T_1275 = _T_1274 | _T_1219; // @[Mux.scala 27:72] + wire _T_1276 = _T_1275 | _T_1220; // @[Mux.scala 27:72] + wire _T_1277 = _T_1276 | _T_1221; // @[Mux.scala 27:72] + wire _T_1278 = _T_1277 | _T_1201; // @[Mux.scala 27:72] + wire _T_1279 = _T_1278 | _T_1223; // @[Mux.scala 27:72] + wire _T_1280 = _T_1279 | _T_1224; // @[Mux.scala 27:72] + wire _T_1281 = _T_1280 | _T_1225; // @[Mux.scala 27:72] + wire _T_1282 = _T_1281 | _T_1226; // @[Mux.scala 27:72] + wire _T_1283 = _T_1282 | _T_1227; // @[Mux.scala 27:72] + wire _T_1284 = _T_1283 | _T_1228; // @[Mux.scala 27:72] + wire _T_1285 = _T_1284 | _T_1229; // @[Mux.scala 27:72] + wire _T_1286 = _T_1285 | _T_1230; // @[Mux.scala 27:72] + wire _T_1287 = _T_1286 | _T_1231; // @[Mux.scala 27:72] + wire _T_1288 = _T_1287 | _T_1232; // @[Mux.scala 27:72] + wire _T_1289 = _T_1288 | _T_1233; // @[Mux.scala 27:72] + wire _T_1290 = _T_1289 | _T_1234; // @[Mux.scala 27:72] + wire _T_1291 = _T_1290 | _T_1235; // @[Mux.scala 27:72] + wire _T_1292 = _T_1291 | _T_1236; // @[Mux.scala 27:72] + wire _T_1293 = _T_1292 | _T_1237; // @[Mux.scala 27:72] + wire _T_1294 = _T_1293 | _T_1238; // @[Mux.scala 27:72] + wire _T_1295 = _T_1294 | _T_1239; // @[Mux.scala 27:72] + wire _T_1296 = _T_1295 | _T_1240; // @[Mux.scala 27:72] + wire _T_1297 = _T_1296 | _T_1241; // @[Mux.scala 27:72] + wire _T_1298 = _T_1297 | _T_1242; // @[Mux.scala 27:72] + wire _T_1299 = _T_1298 | _T_1243; // @[Mux.scala 27:72] + wire _T_1300 = _T_1299 | _T_1244; // @[Mux.scala 27:72] + wire _T_1301 = _T_1300 | _T_1245; // @[Mux.scala 27:72] + wire _T_1302 = _T_1301 | _T_1246; // @[Mux.scala 27:72] + wire _T_1303 = _T_1302 | _T_1247; // @[Mux.scala 27:72] + wire _T_1304 = _T_1303 | _T_1248; // @[Mux.scala 27:72] + wire _T_1305 = _T_1304 | _T_1249; // @[Mux.scala 27:72] + wire mhpmc_inc_r_0 = _T_1025 & _T_1305; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1309 = ~mcountinhibit[4]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme4; // @[Reg.scala 27:20] - wire _T_1308 = mhpme4 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1310 = mhpme4 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1312 = mhpme4 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1314 = mhpme4 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1318 = mhpme4 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1324 = mhpme4 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1329 = mhpme4 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1331 = mhpme4 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1333 = mhpme4 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1335 = mhpme4 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1338 = mhpme4 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1341 = mhpme4 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1344 = mhpme4 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1347 = mhpme4 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1350 = mhpme4 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1351 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1350; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1353 = _T_1060 & _T_1351; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1355 = _T_1353 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1357 = _T_1355 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1358 = mhpme4 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1361 = mhpme4 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1364 = mhpme4 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1367 = mhpme4 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1370 = mhpme4 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1373 = mhpme4 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1376 = mhpme4 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1379 = mhpme4 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1382 = mhpme4 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1385 = mhpme4 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1390 = mhpme4 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1393 = mhpme4 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1396 = mhpme4 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1399 = mhpme4 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1403 = mhpme4 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1405 = mhpme4 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1407 = mhpme4 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1409 = mhpme4 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1411 = mhpme4 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1413 = mhpme4 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1417 = mhpme4 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1421 = mhpme4 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1423 = mhpme4 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1425 = mhpme4 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1429 = mhpme4 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1431 = mhpme4 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1433 = mhpme4 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1435 = mhpme4 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1437 = mhpme4 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1439 = mhpme4 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1441 = mhpme4 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1443 = mhpme4 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1448 = mhpme4 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_1457 = mhpme4 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1460 = mhpme4 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1463 = mhpme4 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1466 = mhpme4 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1468 = mhpme4 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1470 = mhpme4 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1472 = mhpme4 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1474 = mhpme4 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1477 = _T_1310 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1478 = _T_1312 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1479 = _T_1314 & _T_1034; // @[Mux.scala 27:72] - wire _T_1480 = _T_1318 & _T_1040; // @[Mux.scala 27:72] - wire _T_1481 = _T_1324 & _T_1045; // @[Mux.scala 27:72] - wire _T_1482 = _T_1329 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1483 = _T_1331 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1484 = _T_1333 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1485 = _T_1335 & _T_1054; // @[Mux.scala 27:72] - wire _T_1486 = _T_1338 & _T_1057; // @[Mux.scala 27:72] - wire _T_1487 = _T_1341 & _T_1060; // @[Mux.scala 27:72] - wire _T_1488 = _T_1344 & _T_1063; // @[Mux.scala 27:72] - wire _T_1489 = _T_1347 & _T_1357; // @[Mux.scala 27:72] - wire _T_1490 = _T_1358 & _T_1077; // @[Mux.scala 27:72] - wire _T_1491 = _T_1361 & _T_1080; // @[Mux.scala 27:72] - wire _T_1492 = _T_1364 & _T_1083; // @[Mux.scala 27:72] - wire _T_1493 = _T_1367 & _T_1086; // @[Mux.scala 27:72] - wire _T_1494 = _T_1370 & _T_1089; // @[Mux.scala 27:72] - wire _T_1495 = _T_1373 & _T_1092; // @[Mux.scala 27:72] - wire _T_1496 = _T_1376 & _T_1095; // @[Mux.scala 27:72] - wire _T_1497 = _T_1379 & _T_1098; // @[Mux.scala 27:72] - wire _T_1498 = _T_1382 & _T_1101; // @[Mux.scala 27:72] - wire _T_1499 = _T_1385 & _T_1106; // @[Mux.scala 27:72] - wire _T_1500 = _T_1390 & _T_1109; // @[Mux.scala 27:72] - wire _T_1501 = _T_1393 & _T_1112; // @[Mux.scala 27:72] - wire _T_1502 = _T_1396 & _T_1115; // @[Mux.scala 27:72] - wire _T_1503 = _T_1399 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1505 = _T_1403 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1506 = _T_1405 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1507 = _T_1407 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1508 = _T_1409 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1509 = _T_1411 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1510 = _T_1413 & _T_1133; // @[Mux.scala 27:72] - wire _T_1511 = _T_1417 & _T_1137; // @[Mux.scala 27:72] - wire _T_1512 = _T_1421 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1513 = _T_1423 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1514 = _T_1425 & _T_1145; // @[Mux.scala 27:72] - wire _T_1515 = _T_1429 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1516 = _T_1431 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1517 = _T_1433 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1518 = _T_1435 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1519 = _T_1437 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1520 = _T_1439 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1521 = _T_1441 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1522 = _T_1443 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1523 = _T_1448 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1524 = _T_1457 & _T_1176; // @[Mux.scala 27:72] - wire _T_1525 = _T_1460 & _T_1179; // @[Mux.scala 27:72] - wire _T_1526 = _T_1463 & _T_1182; // @[Mux.scala 27:72] - wire _T_1527 = _T_1466 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1528 = _T_1468 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1529 = _T_1470 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1530 = _T_1472 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1531 = _T_1474 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1532 = _T_1308 | _T_1477; // @[Mux.scala 27:72] - wire _T_1533 = _T_1532 | _T_1478; // @[Mux.scala 27:72] - wire _T_1534 = _T_1533 | _T_1479; // @[Mux.scala 27:72] - wire _T_1535 = _T_1534 | _T_1480; // @[Mux.scala 27:72] - wire _T_1536 = _T_1535 | _T_1481; // @[Mux.scala 27:72] - wire _T_1537 = _T_1536 | _T_1482; // @[Mux.scala 27:72] - wire _T_1538 = _T_1537 | _T_1483; // @[Mux.scala 27:72] - wire _T_1539 = _T_1538 | _T_1484; // @[Mux.scala 27:72] - wire _T_1540 = _T_1539 | _T_1485; // @[Mux.scala 27:72] - wire _T_1541 = _T_1540 | _T_1486; // @[Mux.scala 27:72] - wire _T_1542 = _T_1541 | _T_1487; // @[Mux.scala 27:72] - wire _T_1543 = _T_1542 | _T_1488; // @[Mux.scala 27:72] - wire _T_1544 = _T_1543 | _T_1489; // @[Mux.scala 27:72] - wire _T_1545 = _T_1544 | _T_1490; // @[Mux.scala 27:72] - wire _T_1546 = _T_1545 | _T_1491; // @[Mux.scala 27:72] - wire _T_1547 = _T_1546 | _T_1492; // @[Mux.scala 27:72] - wire _T_1548 = _T_1547 | _T_1493; // @[Mux.scala 27:72] - wire _T_1549 = _T_1548 | _T_1494; // @[Mux.scala 27:72] - wire _T_1550 = _T_1549 | _T_1495; // @[Mux.scala 27:72] - wire _T_1551 = _T_1550 | _T_1496; // @[Mux.scala 27:72] - wire _T_1552 = _T_1551 | _T_1497; // @[Mux.scala 27:72] - wire _T_1553 = _T_1552 | _T_1498; // @[Mux.scala 27:72] - wire _T_1554 = _T_1553 | _T_1499; // @[Mux.scala 27:72] - wire _T_1555 = _T_1554 | _T_1500; // @[Mux.scala 27:72] - wire _T_1556 = _T_1555 | _T_1501; // @[Mux.scala 27:72] - wire _T_1557 = _T_1556 | _T_1502; // @[Mux.scala 27:72] - wire _T_1558 = _T_1557 | _T_1503; // @[Mux.scala 27:72] - wire _T_1559 = _T_1558 | _T_1484; // @[Mux.scala 27:72] - wire _T_1560 = _T_1559 | _T_1505; // @[Mux.scala 27:72] - wire _T_1561 = _T_1560 | _T_1506; // @[Mux.scala 27:72] - wire _T_1562 = _T_1561 | _T_1507; // @[Mux.scala 27:72] - wire _T_1563 = _T_1562 | _T_1508; // @[Mux.scala 27:72] - wire _T_1564 = _T_1563 | _T_1509; // @[Mux.scala 27:72] - wire _T_1565 = _T_1564 | _T_1510; // @[Mux.scala 27:72] - wire _T_1566 = _T_1565 | _T_1511; // @[Mux.scala 27:72] - wire _T_1567 = _T_1566 | _T_1512; // @[Mux.scala 27:72] - wire _T_1568 = _T_1567 | _T_1513; // @[Mux.scala 27:72] - wire _T_1569 = _T_1568 | _T_1514; // @[Mux.scala 27:72] - wire _T_1570 = _T_1569 | _T_1515; // @[Mux.scala 27:72] - wire _T_1571 = _T_1570 | _T_1516; // @[Mux.scala 27:72] - wire _T_1572 = _T_1571 | _T_1517; // @[Mux.scala 27:72] - wire _T_1573 = _T_1572 | _T_1518; // @[Mux.scala 27:72] - wire _T_1574 = _T_1573 | _T_1519; // @[Mux.scala 27:72] - wire _T_1575 = _T_1574 | _T_1520; // @[Mux.scala 27:72] - wire _T_1576 = _T_1575 | _T_1521; // @[Mux.scala 27:72] - wire _T_1577 = _T_1576 | _T_1522; // @[Mux.scala 27:72] - wire [5:0] _GEN_29 = {{5'd0}, _T_1577}; // @[Mux.scala 27:72] - wire [5:0] _T_1578 = _GEN_29 | _T_1523; // @[Mux.scala 27:72] - wire [5:0] _GEN_30 = {{5'd0}, _T_1524}; // @[Mux.scala 27:72] - wire [5:0] _T_1579 = _T_1578 | _GEN_30; // @[Mux.scala 27:72] - wire [5:0] _GEN_31 = {{5'd0}, _T_1525}; // @[Mux.scala 27:72] - wire [5:0] _T_1580 = _T_1579 | _GEN_31; // @[Mux.scala 27:72] - wire [5:0] _GEN_32 = {{5'd0}, _T_1526}; // @[Mux.scala 27:72] - wire [5:0] _T_1581 = _T_1580 | _GEN_32; // @[Mux.scala 27:72] - wire [5:0] _GEN_33 = {{5'd0}, _T_1527}; // @[Mux.scala 27:72] - wire [5:0] _T_1582 = _T_1581 | _GEN_33; // @[Mux.scala 27:72] - wire [5:0] _GEN_34 = {{5'd0}, _T_1528}; // @[Mux.scala 27:72] - wire [5:0] _T_1583 = _T_1582 | _GEN_34; // @[Mux.scala 27:72] - wire [5:0] _GEN_35 = {{5'd0}, _T_1529}; // @[Mux.scala 27:72] - wire [5:0] _T_1584 = _T_1583 | _GEN_35; // @[Mux.scala 27:72] - wire [5:0] _GEN_36 = {{5'd0}, _T_1530}; // @[Mux.scala 27:72] - wire [5:0] _T_1585 = _T_1584 | _GEN_36; // @[Mux.scala 27:72] - wire [5:0] _GEN_37 = {{5'd0}, _T_1531}; // @[Mux.scala 27:72] - wire [5:0] _T_1586 = _T_1585 | _GEN_37; // @[Mux.scala 27:72] - wire [5:0] _GEN_38 = {{5'd0}, _T_1307}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1588 = _GEN_38 & _T_1586; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1590 = ~mcountinhibit[5]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1310 = mhpme4 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1312 = mhpme4 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1314 = mhpme4 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1316 = mhpme4 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1320 = mhpme4 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1326 = mhpme4 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1331 = mhpme4 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1333 = mhpme4 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1335 = mhpme4 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1337 = mhpme4 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1340 = mhpme4 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1343 = mhpme4 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1346 = mhpme4 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1349 = mhpme4 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1353 = mhpme4 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1358 = mhpme4 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1361 = mhpme4 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1364 = mhpme4 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1367 = mhpme4 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1370 = mhpme4 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1373 = mhpme4 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1376 = mhpme4 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1379 = mhpme4 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1382 = mhpme4 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1385 = mhpme4 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1390 = mhpme4 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1393 = mhpme4 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1396 = mhpme4 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1399 = mhpme4 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1403 = mhpme4 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1405 = mhpme4 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1407 = mhpme4 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1409 = mhpme4 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1411 = mhpme4 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1413 = mhpme4 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1417 = mhpme4 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1421 = mhpme4 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1423 = mhpme4 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1425 = mhpme4 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1429 = mhpme4 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1431 = mhpme4 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1433 = mhpme4 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1435 = mhpme4 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1437 = mhpme4 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1439 = mhpme4 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1441 = mhpme4 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1443 = mhpme4 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1448 = mhpme4 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_1458 = mhpme4 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1461 = mhpme4 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1464 = mhpme4 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1467 = mhpme4 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1469 = mhpme4 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1471 = mhpme4 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1473 = mhpme4 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1475 = mhpme4 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1478 = _T_1312 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1479 = _T_1314 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1480 = _T_1316 & _T_1035; // @[Mux.scala 27:72] + wire _T_1481 = _T_1320 & _T_1041; // @[Mux.scala 27:72] + wire _T_1482 = _T_1326 & _T_1046; // @[Mux.scala 27:72] + wire _T_1483 = _T_1331 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1484 = _T_1333 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1485 = _T_1335 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1486 = _T_1337 & _T_1055; // @[Mux.scala 27:72] + wire _T_1487 = _T_1340 & _T_1058; // @[Mux.scala 27:72] + wire _T_1488 = _T_1343 & _T_1061; // @[Mux.scala 27:72] + wire _T_1489 = _T_1346 & _T_1064; // @[Mux.scala 27:72] + wire _T_1490 = _T_1349 & _T_1068; // @[Mux.scala 27:72] + wire _T_1491 = _T_1353 & _T_1073; // @[Mux.scala 27:72] + wire _T_1492 = _T_1358 & _T_1076; // @[Mux.scala 27:72] + wire _T_1493 = _T_1361 & _T_1079; // @[Mux.scala 27:72] + wire _T_1494 = _T_1364 & _T_1082; // @[Mux.scala 27:72] + wire _T_1495 = _T_1367 & _T_1085; // @[Mux.scala 27:72] + wire _T_1496 = _T_1370 & _T_1088; // @[Mux.scala 27:72] + wire _T_1497 = _T_1373 & _T_1091; // @[Mux.scala 27:72] + wire _T_1498 = _T_1376 & _T_1094; // @[Mux.scala 27:72] + wire _T_1499 = _T_1379 & _T_1097; // @[Mux.scala 27:72] + wire _T_1500 = _T_1382 & _T_1100; // @[Mux.scala 27:72] + wire _T_1501 = _T_1385 & _T_1105; // @[Mux.scala 27:72] + wire _T_1502 = _T_1390 & _T_1108; // @[Mux.scala 27:72] + wire _T_1503 = _T_1393 & _T_1111; // @[Mux.scala 27:72] + wire _T_1504 = _T_1396 & _T_1114; // @[Mux.scala 27:72] + wire _T_1505 = _T_1399 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1507 = _T_1403 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1508 = _T_1405 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1509 = _T_1407 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1510 = _T_1409 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1511 = _T_1411 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1512 = _T_1413 & _T_1132; // @[Mux.scala 27:72] + wire _T_1513 = _T_1417 & _T_1136; // @[Mux.scala 27:72] + wire _T_1514 = _T_1421 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1515 = _T_1423 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1516 = _T_1425 & _T_1144; // @[Mux.scala 27:72] + wire _T_1517 = _T_1429 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1518 = _T_1431 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1519 = _T_1433 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1520 = _T_1435 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1521 = _T_1437 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1522 = _T_1439 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1523 = _T_1441 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1524 = _T_1443 & _T_1163; // @[Mux.scala 27:72] + wire _T_1525 = _T_1448 & _T_1173; // @[Mux.scala 27:72] + wire _T_1526 = _T_1458 & _T_1176; // @[Mux.scala 27:72] + wire _T_1527 = _T_1461 & _T_1179; // @[Mux.scala 27:72] + wire _T_1528 = _T_1464 & _T_1182; // @[Mux.scala 27:72] + wire _T_1529 = _T_1467 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1530 = _T_1469 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1531 = _T_1471 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1532 = _T_1473 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1533 = _T_1475 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1534 = _T_1310 | _T_1478; // @[Mux.scala 27:72] + wire _T_1535 = _T_1534 | _T_1479; // @[Mux.scala 27:72] + wire _T_1536 = _T_1535 | _T_1480; // @[Mux.scala 27:72] + wire _T_1537 = _T_1536 | _T_1481; // @[Mux.scala 27:72] + wire _T_1538 = _T_1537 | _T_1482; // @[Mux.scala 27:72] + wire _T_1539 = _T_1538 | _T_1483; // @[Mux.scala 27:72] + wire _T_1540 = _T_1539 | _T_1484; // @[Mux.scala 27:72] + wire _T_1541 = _T_1540 | _T_1485; // @[Mux.scala 27:72] + wire _T_1542 = _T_1541 | _T_1486; // @[Mux.scala 27:72] + wire _T_1543 = _T_1542 | _T_1487; // @[Mux.scala 27:72] + wire _T_1544 = _T_1543 | _T_1488; // @[Mux.scala 27:72] + wire _T_1545 = _T_1544 | _T_1489; // @[Mux.scala 27:72] + wire _T_1546 = _T_1545 | _T_1490; // @[Mux.scala 27:72] + wire _T_1547 = _T_1546 | _T_1491; // @[Mux.scala 27:72] + wire _T_1548 = _T_1547 | _T_1492; // @[Mux.scala 27:72] + wire _T_1549 = _T_1548 | _T_1493; // @[Mux.scala 27:72] + wire _T_1550 = _T_1549 | _T_1494; // @[Mux.scala 27:72] + wire _T_1551 = _T_1550 | _T_1495; // @[Mux.scala 27:72] + wire _T_1552 = _T_1551 | _T_1496; // @[Mux.scala 27:72] + wire _T_1553 = _T_1552 | _T_1497; // @[Mux.scala 27:72] + wire _T_1554 = _T_1553 | _T_1498; // @[Mux.scala 27:72] + wire _T_1555 = _T_1554 | _T_1499; // @[Mux.scala 27:72] + wire _T_1556 = _T_1555 | _T_1500; // @[Mux.scala 27:72] + wire _T_1557 = _T_1556 | _T_1501; // @[Mux.scala 27:72] + wire _T_1558 = _T_1557 | _T_1502; // @[Mux.scala 27:72] + wire _T_1559 = _T_1558 | _T_1503; // @[Mux.scala 27:72] + wire _T_1560 = _T_1559 | _T_1504; // @[Mux.scala 27:72] + wire _T_1561 = _T_1560 | _T_1505; // @[Mux.scala 27:72] + wire _T_1562 = _T_1561 | _T_1485; // @[Mux.scala 27:72] + wire _T_1563 = _T_1562 | _T_1507; // @[Mux.scala 27:72] + wire _T_1564 = _T_1563 | _T_1508; // @[Mux.scala 27:72] + wire _T_1565 = _T_1564 | _T_1509; // @[Mux.scala 27:72] + wire _T_1566 = _T_1565 | _T_1510; // @[Mux.scala 27:72] + wire _T_1567 = _T_1566 | _T_1511; // @[Mux.scala 27:72] + wire _T_1568 = _T_1567 | _T_1512; // @[Mux.scala 27:72] + wire _T_1569 = _T_1568 | _T_1513; // @[Mux.scala 27:72] + wire _T_1570 = _T_1569 | _T_1514; // @[Mux.scala 27:72] + wire _T_1571 = _T_1570 | _T_1515; // @[Mux.scala 27:72] + wire _T_1572 = _T_1571 | _T_1516; // @[Mux.scala 27:72] + wire _T_1573 = _T_1572 | _T_1517; // @[Mux.scala 27:72] + wire _T_1574 = _T_1573 | _T_1518; // @[Mux.scala 27:72] + wire _T_1575 = _T_1574 | _T_1519; // @[Mux.scala 27:72] + wire _T_1576 = _T_1575 | _T_1520; // @[Mux.scala 27:72] + wire _T_1577 = _T_1576 | _T_1521; // @[Mux.scala 27:72] + wire _T_1578 = _T_1577 | _T_1522; // @[Mux.scala 27:72] + wire _T_1579 = _T_1578 | _T_1523; // @[Mux.scala 27:72] + wire _T_1580 = _T_1579 | _T_1524; // @[Mux.scala 27:72] + wire _T_1581 = _T_1580 | _T_1525; // @[Mux.scala 27:72] + wire _T_1582 = _T_1581 | _T_1526; // @[Mux.scala 27:72] + wire _T_1583 = _T_1582 | _T_1527; // @[Mux.scala 27:72] + wire _T_1584 = _T_1583 | _T_1528; // @[Mux.scala 27:72] + wire _T_1585 = _T_1584 | _T_1529; // @[Mux.scala 27:72] + wire _T_1586 = _T_1585 | _T_1530; // @[Mux.scala 27:72] + wire _T_1587 = _T_1586 | _T_1531; // @[Mux.scala 27:72] + wire _T_1588 = _T_1587 | _T_1532; // @[Mux.scala 27:72] + wire _T_1589 = _T_1588 | _T_1533; // @[Mux.scala 27:72] + wire mhpmc_inc_r_1 = _T_1309 & _T_1589; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1593 = ~mcountinhibit[5]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme5; // @[Reg.scala 27:20] - wire _T_1591 = mhpme5 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1593 = mhpme5 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1595 = mhpme5 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1597 = mhpme5 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1601 = mhpme5 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1607 = mhpme5 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1612 = mhpme5 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1614 = mhpme5 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1616 = mhpme5 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1618 = mhpme5 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1621 = mhpme5 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1624 = mhpme5 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1627 = mhpme5 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1630 = mhpme5 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1633 = mhpme5 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1634 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1633; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1636 = _T_1060 & _T_1634; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1638 = _T_1636 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1640 = _T_1638 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1641 = mhpme5 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1644 = mhpme5 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1647 = mhpme5 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1650 = mhpme5 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1653 = mhpme5 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1656 = mhpme5 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1659 = mhpme5 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1662 = mhpme5 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1665 = mhpme5 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1668 = mhpme5 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1673 = mhpme5 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1676 = mhpme5 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1679 = mhpme5 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1682 = mhpme5 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1686 = mhpme5 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1688 = mhpme5 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1690 = mhpme5 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1692 = mhpme5 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1694 = mhpme5 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1696 = mhpme5 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1700 = mhpme5 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1704 = mhpme5 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1706 = mhpme5 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1708 = mhpme5 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1712 = mhpme5 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1714 = mhpme5 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1716 = mhpme5 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_1718 = mhpme5 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_1720 = mhpme5 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_1722 = mhpme5 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_1724 = mhpme5 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_1726 = mhpme5 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_1731 = mhpme5 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_1740 = mhpme5 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_1743 = mhpme5 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_1746 = mhpme5 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_1749 = mhpme5 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_1751 = mhpme5 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_1753 = mhpme5 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_1755 = mhpme5 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_1757 = mhpme5 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_1760 = _T_1593 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1761 = _T_1595 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1762 = _T_1597 & _T_1034; // @[Mux.scala 27:72] - wire _T_1763 = _T_1601 & _T_1040; // @[Mux.scala 27:72] - wire _T_1764 = _T_1607 & _T_1045; // @[Mux.scala 27:72] - wire _T_1765 = _T_1612 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1766 = _T_1614 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1767 = _T_1616 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1768 = _T_1618 & _T_1054; // @[Mux.scala 27:72] - wire _T_1769 = _T_1621 & _T_1057; // @[Mux.scala 27:72] - wire _T_1770 = _T_1624 & _T_1060; // @[Mux.scala 27:72] - wire _T_1771 = _T_1627 & _T_1063; // @[Mux.scala 27:72] - wire _T_1772 = _T_1630 & _T_1640; // @[Mux.scala 27:72] - wire _T_1773 = _T_1641 & _T_1077; // @[Mux.scala 27:72] - wire _T_1774 = _T_1644 & _T_1080; // @[Mux.scala 27:72] - wire _T_1775 = _T_1647 & _T_1083; // @[Mux.scala 27:72] - wire _T_1776 = _T_1650 & _T_1086; // @[Mux.scala 27:72] - wire _T_1777 = _T_1653 & _T_1089; // @[Mux.scala 27:72] - wire _T_1778 = _T_1656 & _T_1092; // @[Mux.scala 27:72] - wire _T_1779 = _T_1659 & _T_1095; // @[Mux.scala 27:72] - wire _T_1780 = _T_1662 & _T_1098; // @[Mux.scala 27:72] - wire _T_1781 = _T_1665 & _T_1101; // @[Mux.scala 27:72] - wire _T_1782 = _T_1668 & _T_1106; // @[Mux.scala 27:72] - wire _T_1783 = _T_1673 & _T_1109; // @[Mux.scala 27:72] - wire _T_1784 = _T_1676 & _T_1112; // @[Mux.scala 27:72] - wire _T_1785 = _T_1679 & _T_1115; // @[Mux.scala 27:72] - wire _T_1786 = _T_1682 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1788 = _T_1686 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1789 = _T_1688 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1790 = _T_1690 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1791 = _T_1692 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1792 = _T_1694 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1793 = _T_1696 & _T_1133; // @[Mux.scala 27:72] - wire _T_1794 = _T_1700 & _T_1137; // @[Mux.scala 27:72] - wire _T_1795 = _T_1704 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1796 = _T_1706 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1797 = _T_1708 & _T_1145; // @[Mux.scala 27:72] - wire _T_1798 = _T_1712 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1799 = _T_1714 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1800 = _T_1716 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1801 = _T_1718 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1802 = _T_1720 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1803 = _T_1722 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1804 = _T_1724 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1805 = _T_1726 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_1806 = _T_1731 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_1807 = _T_1740 & _T_1176; // @[Mux.scala 27:72] - wire _T_1808 = _T_1743 & _T_1179; // @[Mux.scala 27:72] - wire _T_1809 = _T_1746 & _T_1182; // @[Mux.scala 27:72] - wire _T_1810 = _T_1749 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1811 = _T_1751 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1812 = _T_1753 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1813 = _T_1755 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1814 = _T_1757 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1815 = _T_1591 | _T_1760; // @[Mux.scala 27:72] - wire _T_1816 = _T_1815 | _T_1761; // @[Mux.scala 27:72] - wire _T_1817 = _T_1816 | _T_1762; // @[Mux.scala 27:72] - wire _T_1818 = _T_1817 | _T_1763; // @[Mux.scala 27:72] - wire _T_1819 = _T_1818 | _T_1764; // @[Mux.scala 27:72] - wire _T_1820 = _T_1819 | _T_1765; // @[Mux.scala 27:72] - wire _T_1821 = _T_1820 | _T_1766; // @[Mux.scala 27:72] - wire _T_1822 = _T_1821 | _T_1767; // @[Mux.scala 27:72] - wire _T_1823 = _T_1822 | _T_1768; // @[Mux.scala 27:72] - wire _T_1824 = _T_1823 | _T_1769; // @[Mux.scala 27:72] - wire _T_1825 = _T_1824 | _T_1770; // @[Mux.scala 27:72] - wire _T_1826 = _T_1825 | _T_1771; // @[Mux.scala 27:72] - wire _T_1827 = _T_1826 | _T_1772; // @[Mux.scala 27:72] - wire _T_1828 = _T_1827 | _T_1773; // @[Mux.scala 27:72] - wire _T_1829 = _T_1828 | _T_1774; // @[Mux.scala 27:72] - wire _T_1830 = _T_1829 | _T_1775; // @[Mux.scala 27:72] - wire _T_1831 = _T_1830 | _T_1776; // @[Mux.scala 27:72] - wire _T_1832 = _T_1831 | _T_1777; // @[Mux.scala 27:72] - wire _T_1833 = _T_1832 | _T_1778; // @[Mux.scala 27:72] - wire _T_1834 = _T_1833 | _T_1779; // @[Mux.scala 27:72] - wire _T_1835 = _T_1834 | _T_1780; // @[Mux.scala 27:72] - wire _T_1836 = _T_1835 | _T_1781; // @[Mux.scala 27:72] - wire _T_1837 = _T_1836 | _T_1782; // @[Mux.scala 27:72] - wire _T_1838 = _T_1837 | _T_1783; // @[Mux.scala 27:72] - wire _T_1839 = _T_1838 | _T_1784; // @[Mux.scala 27:72] - wire _T_1840 = _T_1839 | _T_1785; // @[Mux.scala 27:72] - wire _T_1841 = _T_1840 | _T_1786; // @[Mux.scala 27:72] - wire _T_1842 = _T_1841 | _T_1767; // @[Mux.scala 27:72] - wire _T_1843 = _T_1842 | _T_1788; // @[Mux.scala 27:72] - wire _T_1844 = _T_1843 | _T_1789; // @[Mux.scala 27:72] - wire _T_1845 = _T_1844 | _T_1790; // @[Mux.scala 27:72] - wire _T_1846 = _T_1845 | _T_1791; // @[Mux.scala 27:72] - wire _T_1847 = _T_1846 | _T_1792; // @[Mux.scala 27:72] - wire _T_1848 = _T_1847 | _T_1793; // @[Mux.scala 27:72] - wire _T_1849 = _T_1848 | _T_1794; // @[Mux.scala 27:72] - wire _T_1850 = _T_1849 | _T_1795; // @[Mux.scala 27:72] - wire _T_1851 = _T_1850 | _T_1796; // @[Mux.scala 27:72] - wire _T_1852 = _T_1851 | _T_1797; // @[Mux.scala 27:72] - wire _T_1853 = _T_1852 | _T_1798; // @[Mux.scala 27:72] - wire _T_1854 = _T_1853 | _T_1799; // @[Mux.scala 27:72] - wire _T_1855 = _T_1854 | _T_1800; // @[Mux.scala 27:72] - wire _T_1856 = _T_1855 | _T_1801; // @[Mux.scala 27:72] - wire _T_1857 = _T_1856 | _T_1802; // @[Mux.scala 27:72] - wire _T_1858 = _T_1857 | _T_1803; // @[Mux.scala 27:72] - wire _T_1859 = _T_1858 | _T_1804; // @[Mux.scala 27:72] - wire _T_1860 = _T_1859 | _T_1805; // @[Mux.scala 27:72] - wire [5:0] _GEN_40 = {{5'd0}, _T_1860}; // @[Mux.scala 27:72] - wire [5:0] _T_1861 = _GEN_40 | _T_1806; // @[Mux.scala 27:72] - wire [5:0] _GEN_41 = {{5'd0}, _T_1807}; // @[Mux.scala 27:72] - wire [5:0] _T_1862 = _T_1861 | _GEN_41; // @[Mux.scala 27:72] - wire [5:0] _GEN_42 = {{5'd0}, _T_1808}; // @[Mux.scala 27:72] - wire [5:0] _T_1863 = _T_1862 | _GEN_42; // @[Mux.scala 27:72] - wire [5:0] _GEN_43 = {{5'd0}, _T_1809}; // @[Mux.scala 27:72] - wire [5:0] _T_1864 = _T_1863 | _GEN_43; // @[Mux.scala 27:72] - wire [5:0] _GEN_44 = {{5'd0}, _T_1810}; // @[Mux.scala 27:72] - wire [5:0] _T_1865 = _T_1864 | _GEN_44; // @[Mux.scala 27:72] - wire [5:0] _GEN_45 = {{5'd0}, _T_1811}; // @[Mux.scala 27:72] - wire [5:0] _T_1866 = _T_1865 | _GEN_45; // @[Mux.scala 27:72] - wire [5:0] _GEN_46 = {{5'd0}, _T_1812}; // @[Mux.scala 27:72] - wire [5:0] _T_1867 = _T_1866 | _GEN_46; // @[Mux.scala 27:72] - wire [5:0] _GEN_47 = {{5'd0}, _T_1813}; // @[Mux.scala 27:72] - wire [5:0] _T_1868 = _T_1867 | _GEN_47; // @[Mux.scala 27:72] - wire [5:0] _GEN_48 = {{5'd0}, _T_1814}; // @[Mux.scala 27:72] - wire [5:0] _T_1869 = _T_1868 | _GEN_48; // @[Mux.scala 27:72] - wire [5:0] _GEN_49 = {{5'd0}, _T_1590}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_1871 = _GEN_49 & _T_1869; // @[el2_dec_tlu_ctl.scala 2351:45] - wire _T_1873 = ~mcountinhibit[6]; // @[el2_dec_tlu_ctl.scala 2351:25] + wire _T_1594 = mhpme5 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1596 = mhpme5 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1598 = mhpme5 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1600 = mhpme5 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1604 = mhpme5 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1610 = mhpme5 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1615 = mhpme5 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1617 = mhpme5 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1619 = mhpme5 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1621 = mhpme5 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1624 = mhpme5 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1627 = mhpme5 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1630 = mhpme5 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1633 = mhpme5 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1637 = mhpme5 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1642 = mhpme5 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1645 = mhpme5 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1648 = mhpme5 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1651 = mhpme5 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1654 = mhpme5 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1657 = mhpme5 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1660 = mhpme5 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1663 = mhpme5 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1666 = mhpme5 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1669 = mhpme5 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1674 = mhpme5 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1677 = mhpme5 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1680 = mhpme5 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1683 = mhpme5 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1687 = mhpme5 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1689 = mhpme5 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1691 = mhpme5 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1693 = mhpme5 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1695 = mhpme5 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1697 = mhpme5 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1701 = mhpme5 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1705 = mhpme5 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1707 = mhpme5 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1709 = mhpme5 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1713 = mhpme5 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1715 = mhpme5 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_1717 = mhpme5 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_1719 = mhpme5 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_1721 = mhpme5 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_1723 = mhpme5 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_1725 = mhpme5 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_1727 = mhpme5 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_1732 = mhpme5 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_1742 = mhpme5 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_1745 = mhpme5 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_1748 = mhpme5 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_1751 = mhpme5 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_1753 = mhpme5 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_1755 = mhpme5 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_1757 = mhpme5 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_1759 = mhpme5 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_1762 = _T_1596 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1763 = _T_1598 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1764 = _T_1600 & _T_1035; // @[Mux.scala 27:72] + wire _T_1765 = _T_1604 & _T_1041; // @[Mux.scala 27:72] + wire _T_1766 = _T_1610 & _T_1046; // @[Mux.scala 27:72] + wire _T_1767 = _T_1615 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1768 = _T_1617 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1769 = _T_1619 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1770 = _T_1621 & _T_1055; // @[Mux.scala 27:72] + wire _T_1771 = _T_1624 & _T_1058; // @[Mux.scala 27:72] + wire _T_1772 = _T_1627 & _T_1061; // @[Mux.scala 27:72] + wire _T_1773 = _T_1630 & _T_1064; // @[Mux.scala 27:72] + wire _T_1774 = _T_1633 & _T_1068; // @[Mux.scala 27:72] + wire _T_1775 = _T_1637 & _T_1073; // @[Mux.scala 27:72] + wire _T_1776 = _T_1642 & _T_1076; // @[Mux.scala 27:72] + wire _T_1777 = _T_1645 & _T_1079; // @[Mux.scala 27:72] + wire _T_1778 = _T_1648 & _T_1082; // @[Mux.scala 27:72] + wire _T_1779 = _T_1651 & _T_1085; // @[Mux.scala 27:72] + wire _T_1780 = _T_1654 & _T_1088; // @[Mux.scala 27:72] + wire _T_1781 = _T_1657 & _T_1091; // @[Mux.scala 27:72] + wire _T_1782 = _T_1660 & _T_1094; // @[Mux.scala 27:72] + wire _T_1783 = _T_1663 & _T_1097; // @[Mux.scala 27:72] + wire _T_1784 = _T_1666 & _T_1100; // @[Mux.scala 27:72] + wire _T_1785 = _T_1669 & _T_1105; // @[Mux.scala 27:72] + wire _T_1786 = _T_1674 & _T_1108; // @[Mux.scala 27:72] + wire _T_1787 = _T_1677 & _T_1111; // @[Mux.scala 27:72] + wire _T_1788 = _T_1680 & _T_1114; // @[Mux.scala 27:72] + wire _T_1789 = _T_1683 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1791 = _T_1687 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1792 = _T_1689 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1793 = _T_1691 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1794 = _T_1693 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1795 = _T_1695 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1796 = _T_1697 & _T_1132; // @[Mux.scala 27:72] + wire _T_1797 = _T_1701 & _T_1136; // @[Mux.scala 27:72] + wire _T_1798 = _T_1705 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1799 = _T_1707 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1800 = _T_1709 & _T_1144; // @[Mux.scala 27:72] + wire _T_1801 = _T_1713 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1802 = _T_1715 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1803 = _T_1717 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1804 = _T_1719 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1805 = _T_1721 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1806 = _T_1723 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1807 = _T_1725 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1808 = _T_1727 & _T_1163; // @[Mux.scala 27:72] + wire _T_1809 = _T_1732 & _T_1173; // @[Mux.scala 27:72] + wire _T_1810 = _T_1742 & _T_1176; // @[Mux.scala 27:72] + wire _T_1811 = _T_1745 & _T_1179; // @[Mux.scala 27:72] + wire _T_1812 = _T_1748 & _T_1182; // @[Mux.scala 27:72] + wire _T_1813 = _T_1751 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1814 = _T_1753 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1815 = _T_1755 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1816 = _T_1757 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1817 = _T_1759 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1818 = _T_1594 | _T_1762; // @[Mux.scala 27:72] + wire _T_1819 = _T_1818 | _T_1763; // @[Mux.scala 27:72] + wire _T_1820 = _T_1819 | _T_1764; // @[Mux.scala 27:72] + wire _T_1821 = _T_1820 | _T_1765; // @[Mux.scala 27:72] + wire _T_1822 = _T_1821 | _T_1766; // @[Mux.scala 27:72] + wire _T_1823 = _T_1822 | _T_1767; // @[Mux.scala 27:72] + wire _T_1824 = _T_1823 | _T_1768; // @[Mux.scala 27:72] + wire _T_1825 = _T_1824 | _T_1769; // @[Mux.scala 27:72] + wire _T_1826 = _T_1825 | _T_1770; // @[Mux.scala 27:72] + wire _T_1827 = _T_1826 | _T_1771; // @[Mux.scala 27:72] + wire _T_1828 = _T_1827 | _T_1772; // @[Mux.scala 27:72] + wire _T_1829 = _T_1828 | _T_1773; // @[Mux.scala 27:72] + wire _T_1830 = _T_1829 | _T_1774; // @[Mux.scala 27:72] + wire _T_1831 = _T_1830 | _T_1775; // @[Mux.scala 27:72] + wire _T_1832 = _T_1831 | _T_1776; // @[Mux.scala 27:72] + wire _T_1833 = _T_1832 | _T_1777; // @[Mux.scala 27:72] + wire _T_1834 = _T_1833 | _T_1778; // @[Mux.scala 27:72] + wire _T_1835 = _T_1834 | _T_1779; // @[Mux.scala 27:72] + wire _T_1836 = _T_1835 | _T_1780; // @[Mux.scala 27:72] + wire _T_1837 = _T_1836 | _T_1781; // @[Mux.scala 27:72] + wire _T_1838 = _T_1837 | _T_1782; // @[Mux.scala 27:72] + wire _T_1839 = _T_1838 | _T_1783; // @[Mux.scala 27:72] + wire _T_1840 = _T_1839 | _T_1784; // @[Mux.scala 27:72] + wire _T_1841 = _T_1840 | _T_1785; // @[Mux.scala 27:72] + wire _T_1842 = _T_1841 | _T_1786; // @[Mux.scala 27:72] + wire _T_1843 = _T_1842 | _T_1787; // @[Mux.scala 27:72] + wire _T_1844 = _T_1843 | _T_1788; // @[Mux.scala 27:72] + wire _T_1845 = _T_1844 | _T_1789; // @[Mux.scala 27:72] + wire _T_1846 = _T_1845 | _T_1769; // @[Mux.scala 27:72] + wire _T_1847 = _T_1846 | _T_1791; // @[Mux.scala 27:72] + wire _T_1848 = _T_1847 | _T_1792; // @[Mux.scala 27:72] + wire _T_1849 = _T_1848 | _T_1793; // @[Mux.scala 27:72] + wire _T_1850 = _T_1849 | _T_1794; // @[Mux.scala 27:72] + wire _T_1851 = _T_1850 | _T_1795; // @[Mux.scala 27:72] + wire _T_1852 = _T_1851 | _T_1796; // @[Mux.scala 27:72] + wire _T_1853 = _T_1852 | _T_1797; // @[Mux.scala 27:72] + wire _T_1854 = _T_1853 | _T_1798; // @[Mux.scala 27:72] + wire _T_1855 = _T_1854 | _T_1799; // @[Mux.scala 27:72] + wire _T_1856 = _T_1855 | _T_1800; // @[Mux.scala 27:72] + wire _T_1857 = _T_1856 | _T_1801; // @[Mux.scala 27:72] + wire _T_1858 = _T_1857 | _T_1802; // @[Mux.scala 27:72] + wire _T_1859 = _T_1858 | _T_1803; // @[Mux.scala 27:72] + wire _T_1860 = _T_1859 | _T_1804; // @[Mux.scala 27:72] + wire _T_1861 = _T_1860 | _T_1805; // @[Mux.scala 27:72] + wire _T_1862 = _T_1861 | _T_1806; // @[Mux.scala 27:72] + wire _T_1863 = _T_1862 | _T_1807; // @[Mux.scala 27:72] + wire _T_1864 = _T_1863 | _T_1808; // @[Mux.scala 27:72] + wire _T_1865 = _T_1864 | _T_1809; // @[Mux.scala 27:72] + wire _T_1866 = _T_1865 | _T_1810; // @[Mux.scala 27:72] + wire _T_1867 = _T_1866 | _T_1811; // @[Mux.scala 27:72] + wire _T_1868 = _T_1867 | _T_1812; // @[Mux.scala 27:72] + wire _T_1869 = _T_1868 | _T_1813; // @[Mux.scala 27:72] + wire _T_1870 = _T_1869 | _T_1814; // @[Mux.scala 27:72] + wire _T_1871 = _T_1870 | _T_1815; // @[Mux.scala 27:72] + wire _T_1872 = _T_1871 | _T_1816; // @[Mux.scala 27:72] + wire _T_1873 = _T_1872 | _T_1817; // @[Mux.scala 27:72] + wire mhpmc_inc_r_2 = _T_1593 & _T_1873; // @[el2_dec_tlu_ctl.scala 2354:44] + wire _T_1877 = ~mcountinhibit[6]; // @[el2_dec_tlu_ctl.scala 2354:24] reg [9:0] mhpme6; // @[Reg.scala 27:20] - wire _T_1874 = mhpme6 == 10'h1; // @[el2_dec_tlu_ctl.scala 2352:21] - wire _T_1876 = mhpme6 == 10'h2; // @[el2_dec_tlu_ctl.scala 2353:21] - wire _T_1878 = mhpme6 == 10'h3; // @[el2_dec_tlu_ctl.scala 2354:21] - wire _T_1880 = mhpme6 == 10'h4; // @[el2_dec_tlu_ctl.scala 2355:21] - wire _T_1884 = mhpme6 == 10'h5; // @[el2_dec_tlu_ctl.scala 2356:21] - wire _T_1890 = mhpme6 == 10'h6; // @[el2_dec_tlu_ctl.scala 2357:21] - wire _T_1895 = mhpme6 == 10'h7; // @[el2_dec_tlu_ctl.scala 2358:21] - wire _T_1897 = mhpme6 == 10'h8; // @[el2_dec_tlu_ctl.scala 2359:21] - wire _T_1899 = mhpme6 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2360:21] - wire _T_1901 = mhpme6 == 10'h9; // @[el2_dec_tlu_ctl.scala 2361:21] - wire _T_1904 = mhpme6 == 10'ha; // @[el2_dec_tlu_ctl.scala 2362:21] - wire _T_1907 = mhpme6 == 10'hb; // @[el2_dec_tlu_ctl.scala 2363:21] - wire _T_1910 = mhpme6 == 10'hc; // @[el2_dec_tlu_ctl.scala 2364:21] - wire _T_1913 = mhpme6 == 10'hd; // @[el2_dec_tlu_ctl.scala 2365:21] - wire _T_1916 = mhpme6 == 10'he; // @[el2_dec_tlu_ctl.scala 2366:21] - wire _T_1917 = io_dec_tlu_packet_r_pmu_lsu_misaligned >> _T_1916; // @[el2_dec_tlu_ctl.scala 2366:7] - wire _T_1919 = _T_1060 & _T_1917; // @[el2_dec_tlu_ctl.scala 2365:89] - wire _T_1921 = _T_1919 & _T_1063; // @[el2_dec_tlu_ctl.scala 2366:45] - wire _T_1923 = _T_1921 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 2366:77] - wire _T_1924 = mhpme6 == 10'hf; // @[el2_dec_tlu_ctl.scala 2368:21] - wire _T_1927 = mhpme6 == 10'h10; // @[el2_dec_tlu_ctl.scala 2369:21] - wire _T_1930 = mhpme6 == 10'h12; // @[el2_dec_tlu_ctl.scala 2370:21] - wire _T_1933 = mhpme6 == 10'h11; // @[el2_dec_tlu_ctl.scala 2371:21] - wire _T_1936 = mhpme6 == 10'h13; // @[el2_dec_tlu_ctl.scala 2372:21] - wire _T_1939 = mhpme6 == 10'h14; // @[el2_dec_tlu_ctl.scala 2373:21] - wire _T_1942 = mhpme6 == 10'h15; // @[el2_dec_tlu_ctl.scala 2374:21] - wire _T_1945 = mhpme6 == 10'h16; // @[el2_dec_tlu_ctl.scala 2375:21] - wire _T_1948 = mhpme6 == 10'h17; // @[el2_dec_tlu_ctl.scala 2376:21] - wire _T_1951 = mhpme6 == 10'h18; // @[el2_dec_tlu_ctl.scala 2377:21] - wire _T_1956 = mhpme6 == 10'h19; // @[el2_dec_tlu_ctl.scala 2378:21] - wire _T_1959 = mhpme6 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2379:21] - wire _T_1962 = mhpme6 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2380:21] - wire _T_1965 = mhpme6 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2381:21] - wire _T_1969 = mhpme6 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2383:21] - wire _T_1971 = mhpme6 == 10'h20; // @[el2_dec_tlu_ctl.scala 2384:21] - wire _T_1973 = mhpme6 == 10'h22; // @[el2_dec_tlu_ctl.scala 2385:21] - wire _T_1975 = mhpme6 == 10'h23; // @[el2_dec_tlu_ctl.scala 2386:21] - wire _T_1977 = mhpme6 == 10'h24; // @[el2_dec_tlu_ctl.scala 2387:21] - wire _T_1979 = mhpme6 == 10'h25; // @[el2_dec_tlu_ctl.scala 2388:21] - wire _T_1983 = mhpme6 == 10'h26; // @[el2_dec_tlu_ctl.scala 2389:21] - wire _T_1987 = mhpme6 == 10'h27; // @[el2_dec_tlu_ctl.scala 2390:21] - wire _T_1989 = mhpme6 == 10'h28; // @[el2_dec_tlu_ctl.scala 2391:21] - wire _T_1991 = mhpme6 == 10'h29; // @[el2_dec_tlu_ctl.scala 2392:21] - wire _T_1995 = mhpme6 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2393:21] - wire _T_1997 = mhpme6 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2394:21] - wire _T_1999 = mhpme6 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2395:21] - wire _T_2001 = mhpme6 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2396:21] - wire _T_2003 = mhpme6 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2397:21] - wire _T_2005 = mhpme6 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2398:21] - wire _T_2007 = mhpme6 == 10'h30; // @[el2_dec_tlu_ctl.scala 2399:21] - wire _T_2009 = mhpme6 == 10'h31; // @[el2_dec_tlu_ctl.scala 2400:21] - wire _T_2014 = mhpme6 == 10'h32; // @[el2_dec_tlu_ctl.scala 2401:21] - wire _T_2023 = mhpme6 == 10'h36; // @[el2_dec_tlu_ctl.scala 2402:21] - wire _T_2026 = mhpme6 == 10'h37; // @[el2_dec_tlu_ctl.scala 2403:21] - wire _T_2029 = mhpme6 == 10'h38; // @[el2_dec_tlu_ctl.scala 2404:21] - wire _T_2032 = mhpme6 == 10'h200; // @[el2_dec_tlu_ctl.scala 2406:21] - wire _T_2034 = mhpme6 == 10'h201; // @[el2_dec_tlu_ctl.scala 2407:21] - wire _T_2036 = mhpme6 == 10'h202; // @[el2_dec_tlu_ctl.scala 2408:21] - wire _T_2038 = mhpme6 == 10'h203; // @[el2_dec_tlu_ctl.scala 2409:21] - wire _T_2040 = mhpme6 == 10'h204; // @[el2_dec_tlu_ctl.scala 2410:21] - wire _T_2043 = _T_1876 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_2044 = _T_1878 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_2045 = _T_1880 & _T_1034; // @[Mux.scala 27:72] - wire _T_2046 = _T_1884 & _T_1040; // @[Mux.scala 27:72] - wire _T_2047 = _T_1890 & _T_1045; // @[Mux.scala 27:72] - wire _T_2048 = _T_1895 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_2049 = _T_1897 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_2050 = _T_1899 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_2051 = _T_1901 & _T_1054; // @[Mux.scala 27:72] - wire _T_2052 = _T_1904 & _T_1057; // @[Mux.scala 27:72] - wire _T_2053 = _T_1907 & _T_1060; // @[Mux.scala 27:72] - wire _T_2054 = _T_1910 & _T_1063; // @[Mux.scala 27:72] - wire _T_2055 = _T_1913 & _T_1923; // @[Mux.scala 27:72] - wire _T_2056 = _T_1924 & _T_1077; // @[Mux.scala 27:72] - wire _T_2057 = _T_1927 & _T_1080; // @[Mux.scala 27:72] - wire _T_2058 = _T_1930 & _T_1083; // @[Mux.scala 27:72] - wire _T_2059 = _T_1933 & _T_1086; // @[Mux.scala 27:72] - wire _T_2060 = _T_1936 & _T_1089; // @[Mux.scala 27:72] - wire _T_2061 = _T_1939 & _T_1092; // @[Mux.scala 27:72] - wire _T_2062 = _T_1942 & _T_1095; // @[Mux.scala 27:72] - wire _T_2063 = _T_1945 & _T_1098; // @[Mux.scala 27:72] - wire _T_2064 = _T_1948 & _T_1101; // @[Mux.scala 27:72] - wire _T_2065 = _T_1951 & _T_1106; // @[Mux.scala 27:72] - wire _T_2066 = _T_1956 & _T_1109; // @[Mux.scala 27:72] - wire _T_2067 = _T_1959 & _T_1112; // @[Mux.scala 27:72] - wire _T_2068 = _T_1962 & _T_1115; // @[Mux.scala 27:72] - wire _T_2069 = _T_1965 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_2071 = _T_1969 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_2072 = _T_1971 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_2073 = _T_1973 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_2074 = _T_1975 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_2075 = _T_1977 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_2076 = _T_1979 & _T_1133; // @[Mux.scala 27:72] - wire _T_2077 = _T_1983 & _T_1137; // @[Mux.scala 27:72] - wire _T_2078 = _T_1987 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_2079 = _T_1989 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_2080 = _T_1991 & _T_1145; // @[Mux.scala 27:72] - wire _T_2081 = _T_1995 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2082 = _T_1997 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2083 = _T_1999 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_2084 = _T_2001 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2085 = _T_2003 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2086 = _T_2005 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2087 = _T_2007 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2088 = _T_2009 & _T_1164; // @[Mux.scala 27:72] - wire [5:0] _T_2089 = _T_2014 ? _T_1173 : 6'h0; // @[Mux.scala 27:72] - wire _T_2090 = _T_2023 & _T_1176; // @[Mux.scala 27:72] - wire _T_2091 = _T_2026 & _T_1179; // @[Mux.scala 27:72] - wire _T_2092 = _T_2029 & _T_1182; // @[Mux.scala 27:72] - wire _T_2093 = _T_2032 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_2094 = _T_2034 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_2095 = _T_2036 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_2096 = _T_2038 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_2097 = _T_2040 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_2098 = _T_1874 | _T_2043; // @[Mux.scala 27:72] - wire _T_2099 = _T_2098 | _T_2044; // @[Mux.scala 27:72] - wire _T_2100 = _T_2099 | _T_2045; // @[Mux.scala 27:72] - wire _T_2101 = _T_2100 | _T_2046; // @[Mux.scala 27:72] - wire _T_2102 = _T_2101 | _T_2047; // @[Mux.scala 27:72] - wire _T_2103 = _T_2102 | _T_2048; // @[Mux.scala 27:72] - wire _T_2104 = _T_2103 | _T_2049; // @[Mux.scala 27:72] - wire _T_2105 = _T_2104 | _T_2050; // @[Mux.scala 27:72] - wire _T_2106 = _T_2105 | _T_2051; // @[Mux.scala 27:72] - wire _T_2107 = _T_2106 | _T_2052; // @[Mux.scala 27:72] - wire _T_2108 = _T_2107 | _T_2053; // @[Mux.scala 27:72] - wire _T_2109 = _T_2108 | _T_2054; // @[Mux.scala 27:72] - wire _T_2110 = _T_2109 | _T_2055; // @[Mux.scala 27:72] - wire _T_2111 = _T_2110 | _T_2056; // @[Mux.scala 27:72] - wire _T_2112 = _T_2111 | _T_2057; // @[Mux.scala 27:72] - wire _T_2113 = _T_2112 | _T_2058; // @[Mux.scala 27:72] - wire _T_2114 = _T_2113 | _T_2059; // @[Mux.scala 27:72] - wire _T_2115 = _T_2114 | _T_2060; // @[Mux.scala 27:72] - wire _T_2116 = _T_2115 | _T_2061; // @[Mux.scala 27:72] - wire _T_2117 = _T_2116 | _T_2062; // @[Mux.scala 27:72] - wire _T_2118 = _T_2117 | _T_2063; // @[Mux.scala 27:72] - wire _T_2119 = _T_2118 | _T_2064; // @[Mux.scala 27:72] - wire _T_2120 = _T_2119 | _T_2065; // @[Mux.scala 27:72] - wire _T_2121 = _T_2120 | _T_2066; // @[Mux.scala 27:72] - wire _T_2122 = _T_2121 | _T_2067; // @[Mux.scala 27:72] - wire _T_2123 = _T_2122 | _T_2068; // @[Mux.scala 27:72] - wire _T_2124 = _T_2123 | _T_2069; // @[Mux.scala 27:72] - wire _T_2125 = _T_2124 | _T_2050; // @[Mux.scala 27:72] - wire _T_2126 = _T_2125 | _T_2071; // @[Mux.scala 27:72] - wire _T_2127 = _T_2126 | _T_2072; // @[Mux.scala 27:72] - wire _T_2128 = _T_2127 | _T_2073; // @[Mux.scala 27:72] - wire _T_2129 = _T_2128 | _T_2074; // @[Mux.scala 27:72] - wire _T_2130 = _T_2129 | _T_2075; // @[Mux.scala 27:72] - wire _T_2131 = _T_2130 | _T_2076; // @[Mux.scala 27:72] - wire _T_2132 = _T_2131 | _T_2077; // @[Mux.scala 27:72] - wire _T_2133 = _T_2132 | _T_2078; // @[Mux.scala 27:72] - wire _T_2134 = _T_2133 | _T_2079; // @[Mux.scala 27:72] - wire _T_2135 = _T_2134 | _T_2080; // @[Mux.scala 27:72] - wire _T_2136 = _T_2135 | _T_2081; // @[Mux.scala 27:72] - wire _T_2137 = _T_2136 | _T_2082; // @[Mux.scala 27:72] - wire _T_2138 = _T_2137 | _T_2083; // @[Mux.scala 27:72] - wire _T_2139 = _T_2138 | _T_2084; // @[Mux.scala 27:72] - wire _T_2140 = _T_2139 | _T_2085; // @[Mux.scala 27:72] - wire _T_2141 = _T_2140 | _T_2086; // @[Mux.scala 27:72] - wire _T_2142 = _T_2141 | _T_2087; // @[Mux.scala 27:72] - wire _T_2143 = _T_2142 | _T_2088; // @[Mux.scala 27:72] - wire [5:0] _GEN_51 = {{5'd0}, _T_2143}; // @[Mux.scala 27:72] - wire [5:0] _T_2144 = _GEN_51 | _T_2089; // @[Mux.scala 27:72] - wire [5:0] _GEN_52 = {{5'd0}, _T_2090}; // @[Mux.scala 27:72] - wire [5:0] _T_2145 = _T_2144 | _GEN_52; // @[Mux.scala 27:72] - wire [5:0] _GEN_53 = {{5'd0}, _T_2091}; // @[Mux.scala 27:72] - wire [5:0] _T_2146 = _T_2145 | _GEN_53; // @[Mux.scala 27:72] - wire [5:0] _GEN_54 = {{5'd0}, _T_2092}; // @[Mux.scala 27:72] - wire [5:0] _T_2147 = _T_2146 | _GEN_54; // @[Mux.scala 27:72] - wire [5:0] _GEN_55 = {{5'd0}, _T_2093}; // @[Mux.scala 27:72] - wire [5:0] _T_2148 = _T_2147 | _GEN_55; // @[Mux.scala 27:72] - wire [5:0] _GEN_56 = {{5'd0}, _T_2094}; // @[Mux.scala 27:72] - wire [5:0] _T_2149 = _T_2148 | _GEN_56; // @[Mux.scala 27:72] - wire [5:0] _GEN_57 = {{5'd0}, _T_2095}; // @[Mux.scala 27:72] - wire [5:0] _T_2150 = _T_2149 | _GEN_57; // @[Mux.scala 27:72] - wire [5:0] _GEN_58 = {{5'd0}, _T_2096}; // @[Mux.scala 27:72] - wire [5:0] _T_2151 = _T_2150 | _GEN_58; // @[Mux.scala 27:72] - wire [5:0] _GEN_59 = {{5'd0}, _T_2097}; // @[Mux.scala 27:72] - wire [5:0] _T_2152 = _T_2151 | _GEN_59; // @[Mux.scala 27:72] - wire [5:0] _GEN_60 = {{5'd0}, _T_1873}; // @[el2_dec_tlu_ctl.scala 2351:45] - wire [5:0] _T_2154 = _GEN_60 & _T_2152; // @[el2_dec_tlu_ctl.scala 2351:45] - reg mhpmc_inc_r_d1_0; // @[el2_dec_tlu_ctl.scala 2413:54] - reg mhpmc_inc_r_d1_1; // @[el2_dec_tlu_ctl.scala 2414:54] - reg mhpmc_inc_r_d1_2; // @[el2_dec_tlu_ctl.scala 2415:54] - reg mhpmc_inc_r_d1_3; // @[el2_dec_tlu_ctl.scala 2416:54] - reg perfcnt_halted_d1; // @[el2_dec_tlu_ctl.scala 2417:57] - wire perfcnt_halted = _T_83 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2420:68] - wire _T_2164 = ~_T_83; // @[el2_dec_tlu_ctl.scala 2421:38] - wire [3:0] _T_2166 = _T_2164 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_2173 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] - wire [3:0] perfcnt_during_sleep = _T_2166 & _T_2173; // @[el2_dec_tlu_ctl.scala 2421:87] - wire _T_2175 = ~perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2423:68] - wire _T_2176 = perfcnt_halted_d1 & _T_2175; // @[el2_dec_tlu_ctl.scala 2423:66] - wire _T_2177 = ~_T_2176; // @[el2_dec_tlu_ctl.scala 2423:46] - wire _T_2180 = ~perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2424:68] - wire _T_2181 = perfcnt_halted_d1 & _T_2180; // @[el2_dec_tlu_ctl.scala 2424:66] - wire _T_2182 = ~_T_2181; // @[el2_dec_tlu_ctl.scala 2424:46] - wire _T_2185 = ~perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2425:68] - wire _T_2186 = perfcnt_halted_d1 & _T_2185; // @[el2_dec_tlu_ctl.scala 2425:66] - wire _T_2187 = ~_T_2186; // @[el2_dec_tlu_ctl.scala 2425:46] - wire _T_2190 = ~perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2426:68] - wire _T_2191 = perfcnt_halted_d1 & _T_2190; // @[el2_dec_tlu_ctl.scala 2426:66] - wire _T_2192 = ~_T_2191; // @[el2_dec_tlu_ctl.scala 2426:46] - wire _T_2195 = io_dec_csr_wraddr_r == 12'hb03; // @[el2_dec_tlu_ctl.scala 2432:73] - wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2195; // @[el2_dec_tlu_ctl.scala 2432:44] - wire _T_2196 = ~perfcnt_halted; // @[el2_dec_tlu_ctl.scala 2433:24] - wire _T_2198 = _T_2196 | perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2433:40] - wire mhpmc_inc_r_0 = _T_1305[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2199 = |mhpmc_inc_r_0; // @[el2_dec_tlu_ctl.scala 2433:87] - wire mhpmc3_wr_en1 = _T_2198 & _T_2199; // @[el2_dec_tlu_ctl.scala 2433:67] + wire _T_1878 = mhpme6 == 10'h1; // @[el2_dec_tlu_ctl.scala 2355:34] + wire _T_1880 = mhpme6 == 10'h2; // @[el2_dec_tlu_ctl.scala 2356:34] + wire _T_1882 = mhpme6 == 10'h3; // @[el2_dec_tlu_ctl.scala 2357:34] + wire _T_1884 = mhpme6 == 10'h4; // @[el2_dec_tlu_ctl.scala 2358:34] + wire _T_1888 = mhpme6 == 10'h5; // @[el2_dec_tlu_ctl.scala 2359:34] + wire _T_1894 = mhpme6 == 10'h6; // @[el2_dec_tlu_ctl.scala 2360:34] + wire _T_1899 = mhpme6 == 10'h7; // @[el2_dec_tlu_ctl.scala 2361:34] + wire _T_1901 = mhpme6 == 10'h8; // @[el2_dec_tlu_ctl.scala 2362:34] + wire _T_1903 = mhpme6 == 10'h1e; // @[el2_dec_tlu_ctl.scala 2363:34] + wire _T_1905 = mhpme6 == 10'h9; // @[el2_dec_tlu_ctl.scala 2364:34] + wire _T_1908 = mhpme6 == 10'ha; // @[el2_dec_tlu_ctl.scala 2365:34] + wire _T_1911 = mhpme6 == 10'hb; // @[el2_dec_tlu_ctl.scala 2366:34] + wire _T_1914 = mhpme6 == 10'hc; // @[el2_dec_tlu_ctl.scala 2367:34] + wire _T_1917 = mhpme6 == 10'hd; // @[el2_dec_tlu_ctl.scala 2368:34] + wire _T_1921 = mhpme6 == 10'he; // @[el2_dec_tlu_ctl.scala 2369:34] + wire _T_1926 = mhpme6 == 10'hf; // @[el2_dec_tlu_ctl.scala 2370:34] + wire _T_1929 = mhpme6 == 10'h10; // @[el2_dec_tlu_ctl.scala 2371:34] + wire _T_1932 = mhpme6 == 10'h12; // @[el2_dec_tlu_ctl.scala 2372:34] + wire _T_1935 = mhpme6 == 10'h11; // @[el2_dec_tlu_ctl.scala 2373:34] + wire _T_1938 = mhpme6 == 10'h13; // @[el2_dec_tlu_ctl.scala 2374:34] + wire _T_1941 = mhpme6 == 10'h14; // @[el2_dec_tlu_ctl.scala 2375:34] + wire _T_1944 = mhpme6 == 10'h15; // @[el2_dec_tlu_ctl.scala 2376:34] + wire _T_1947 = mhpme6 == 10'h16; // @[el2_dec_tlu_ctl.scala 2377:34] + wire _T_1950 = mhpme6 == 10'h17; // @[el2_dec_tlu_ctl.scala 2378:34] + wire _T_1953 = mhpme6 == 10'h18; // @[el2_dec_tlu_ctl.scala 2379:34] + wire _T_1958 = mhpme6 == 10'h19; // @[el2_dec_tlu_ctl.scala 2380:34] + wire _T_1961 = mhpme6 == 10'h1a; // @[el2_dec_tlu_ctl.scala 2381:34] + wire _T_1964 = mhpme6 == 10'h1b; // @[el2_dec_tlu_ctl.scala 2382:34] + wire _T_1967 = mhpme6 == 10'h1c; // @[el2_dec_tlu_ctl.scala 2383:34] + wire _T_1971 = mhpme6 == 10'h1f; // @[el2_dec_tlu_ctl.scala 2385:34] + wire _T_1973 = mhpme6 == 10'h20; // @[el2_dec_tlu_ctl.scala 2386:34] + wire _T_1975 = mhpme6 == 10'h22; // @[el2_dec_tlu_ctl.scala 2387:34] + wire _T_1977 = mhpme6 == 10'h23; // @[el2_dec_tlu_ctl.scala 2388:34] + wire _T_1979 = mhpme6 == 10'h24; // @[el2_dec_tlu_ctl.scala 2389:34] + wire _T_1981 = mhpme6 == 10'h25; // @[el2_dec_tlu_ctl.scala 2390:34] + wire _T_1985 = mhpme6 == 10'h26; // @[el2_dec_tlu_ctl.scala 2391:34] + wire _T_1989 = mhpme6 == 10'h27; // @[el2_dec_tlu_ctl.scala 2392:34] + wire _T_1991 = mhpme6 == 10'h28; // @[el2_dec_tlu_ctl.scala 2393:34] + wire _T_1993 = mhpme6 == 10'h29; // @[el2_dec_tlu_ctl.scala 2394:34] + wire _T_1997 = mhpme6 == 10'h2a; // @[el2_dec_tlu_ctl.scala 2395:34] + wire _T_1999 = mhpme6 == 10'h2b; // @[el2_dec_tlu_ctl.scala 2396:34] + wire _T_2001 = mhpme6 == 10'h2c; // @[el2_dec_tlu_ctl.scala 2397:34] + wire _T_2003 = mhpme6 == 10'h2d; // @[el2_dec_tlu_ctl.scala 2398:34] + wire _T_2005 = mhpme6 == 10'h2e; // @[el2_dec_tlu_ctl.scala 2399:34] + wire _T_2007 = mhpme6 == 10'h2f; // @[el2_dec_tlu_ctl.scala 2400:34] + wire _T_2009 = mhpme6 == 10'h30; // @[el2_dec_tlu_ctl.scala 2401:34] + wire _T_2011 = mhpme6 == 10'h31; // @[el2_dec_tlu_ctl.scala 2402:34] + wire _T_2016 = mhpme6 == 10'h32; // @[el2_dec_tlu_ctl.scala 2403:34] + wire _T_2026 = mhpme6 == 10'h36; // @[el2_dec_tlu_ctl.scala 2404:34] + wire _T_2029 = mhpme6 == 10'h37; // @[el2_dec_tlu_ctl.scala 2405:34] + wire _T_2032 = mhpme6 == 10'h38; // @[el2_dec_tlu_ctl.scala 2406:34] + wire _T_2035 = mhpme6 == 10'h200; // @[el2_dec_tlu_ctl.scala 2408:34] + wire _T_2037 = mhpme6 == 10'h201; // @[el2_dec_tlu_ctl.scala 2409:34] + wire _T_2039 = mhpme6 == 10'h202; // @[el2_dec_tlu_ctl.scala 2410:34] + wire _T_2041 = mhpme6 == 10'h203; // @[el2_dec_tlu_ctl.scala 2411:34] + wire _T_2043 = mhpme6 == 10'h204; // @[el2_dec_tlu_ctl.scala 2412:34] + wire _T_2046 = _T_1880 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_2047 = _T_1882 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_2048 = _T_1884 & _T_1035; // @[Mux.scala 27:72] + wire _T_2049 = _T_1888 & _T_1041; // @[Mux.scala 27:72] + wire _T_2050 = _T_1894 & _T_1046; // @[Mux.scala 27:72] + wire _T_2051 = _T_1899 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_2052 = _T_1901 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_2053 = _T_1903 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_2054 = _T_1905 & _T_1055; // @[Mux.scala 27:72] + wire _T_2055 = _T_1908 & _T_1058; // @[Mux.scala 27:72] + wire _T_2056 = _T_1911 & _T_1061; // @[Mux.scala 27:72] + wire _T_2057 = _T_1914 & _T_1064; // @[Mux.scala 27:72] + wire _T_2058 = _T_1917 & _T_1068; // @[Mux.scala 27:72] + wire _T_2059 = _T_1921 & _T_1073; // @[Mux.scala 27:72] + wire _T_2060 = _T_1926 & _T_1076; // @[Mux.scala 27:72] + wire _T_2061 = _T_1929 & _T_1079; // @[Mux.scala 27:72] + wire _T_2062 = _T_1932 & _T_1082; // @[Mux.scala 27:72] + wire _T_2063 = _T_1935 & _T_1085; // @[Mux.scala 27:72] + wire _T_2064 = _T_1938 & _T_1088; // @[Mux.scala 27:72] + wire _T_2065 = _T_1941 & _T_1091; // @[Mux.scala 27:72] + wire _T_2066 = _T_1944 & _T_1094; // @[Mux.scala 27:72] + wire _T_2067 = _T_1947 & _T_1097; // @[Mux.scala 27:72] + wire _T_2068 = _T_1950 & _T_1100; // @[Mux.scala 27:72] + wire _T_2069 = _T_1953 & _T_1105; // @[Mux.scala 27:72] + wire _T_2070 = _T_1958 & _T_1108; // @[Mux.scala 27:72] + wire _T_2071 = _T_1961 & _T_1111; // @[Mux.scala 27:72] + wire _T_2072 = _T_1964 & _T_1114; // @[Mux.scala 27:72] + wire _T_2073 = _T_1967 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_2075 = _T_1971 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_2076 = _T_1973 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_2077 = _T_1975 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_2078 = _T_1977 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_2079 = _T_1979 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_2080 = _T_1981 & _T_1132; // @[Mux.scala 27:72] + wire _T_2081 = _T_1985 & _T_1136; // @[Mux.scala 27:72] + wire _T_2082 = _T_1989 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_2083 = _T_1991 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_2084 = _T_1993 & _T_1144; // @[Mux.scala 27:72] + wire _T_2085 = _T_1997 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2086 = _T_1999 & io_tlu_busbuff_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2087 = _T_2001 & io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_2088 = _T_2003 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2089 = _T_2005 & io_tlu_busbuff_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2090 = _T_2007 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2091 = _T_2009 & io_tlu_busbuff_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2092 = _T_2011 & _T_1163; // @[Mux.scala 27:72] + wire _T_2093 = _T_2016 & _T_1173; // @[Mux.scala 27:72] + wire _T_2094 = _T_2026 & _T_1176; // @[Mux.scala 27:72] + wire _T_2095 = _T_2029 & _T_1179; // @[Mux.scala 27:72] + wire _T_2096 = _T_2032 & _T_1182; // @[Mux.scala 27:72] + wire _T_2097 = _T_2035 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_2098 = _T_2037 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_2099 = _T_2039 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_2100 = _T_2041 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_2101 = _T_2043 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_2102 = _T_1878 | _T_2046; // @[Mux.scala 27:72] + wire _T_2103 = _T_2102 | _T_2047; // @[Mux.scala 27:72] + wire _T_2104 = _T_2103 | _T_2048; // @[Mux.scala 27:72] + wire _T_2105 = _T_2104 | _T_2049; // @[Mux.scala 27:72] + wire _T_2106 = _T_2105 | _T_2050; // @[Mux.scala 27:72] + wire _T_2107 = _T_2106 | _T_2051; // @[Mux.scala 27:72] + wire _T_2108 = _T_2107 | _T_2052; // @[Mux.scala 27:72] + wire _T_2109 = _T_2108 | _T_2053; // @[Mux.scala 27:72] + wire _T_2110 = _T_2109 | _T_2054; // @[Mux.scala 27:72] + wire _T_2111 = _T_2110 | _T_2055; // @[Mux.scala 27:72] + wire _T_2112 = _T_2111 | _T_2056; // @[Mux.scala 27:72] + wire _T_2113 = _T_2112 | _T_2057; // @[Mux.scala 27:72] + wire _T_2114 = _T_2113 | _T_2058; // @[Mux.scala 27:72] + wire _T_2115 = _T_2114 | _T_2059; // @[Mux.scala 27:72] + wire _T_2116 = _T_2115 | _T_2060; // @[Mux.scala 27:72] + wire _T_2117 = _T_2116 | _T_2061; // @[Mux.scala 27:72] + wire _T_2118 = _T_2117 | _T_2062; // @[Mux.scala 27:72] + wire _T_2119 = _T_2118 | _T_2063; // @[Mux.scala 27:72] + wire _T_2120 = _T_2119 | _T_2064; // @[Mux.scala 27:72] + wire _T_2121 = _T_2120 | _T_2065; // @[Mux.scala 27:72] + wire _T_2122 = _T_2121 | _T_2066; // @[Mux.scala 27:72] + wire _T_2123 = _T_2122 | _T_2067; // @[Mux.scala 27:72] + wire _T_2124 = _T_2123 | _T_2068; // @[Mux.scala 27:72] + wire _T_2125 = _T_2124 | _T_2069; // @[Mux.scala 27:72] + wire _T_2126 = _T_2125 | _T_2070; // @[Mux.scala 27:72] + wire _T_2127 = _T_2126 | _T_2071; // @[Mux.scala 27:72] + wire _T_2128 = _T_2127 | _T_2072; // @[Mux.scala 27:72] + wire _T_2129 = _T_2128 | _T_2073; // @[Mux.scala 27:72] + wire _T_2130 = _T_2129 | _T_2053; // @[Mux.scala 27:72] + wire _T_2131 = _T_2130 | _T_2075; // @[Mux.scala 27:72] + wire _T_2132 = _T_2131 | _T_2076; // @[Mux.scala 27:72] + wire _T_2133 = _T_2132 | _T_2077; // @[Mux.scala 27:72] + wire _T_2134 = _T_2133 | _T_2078; // @[Mux.scala 27:72] + wire _T_2135 = _T_2134 | _T_2079; // @[Mux.scala 27:72] + wire _T_2136 = _T_2135 | _T_2080; // @[Mux.scala 27:72] + wire _T_2137 = _T_2136 | _T_2081; // @[Mux.scala 27:72] + wire _T_2138 = _T_2137 | _T_2082; // @[Mux.scala 27:72] + wire _T_2139 = _T_2138 | _T_2083; // @[Mux.scala 27:72] + wire _T_2140 = _T_2139 | _T_2084; // @[Mux.scala 27:72] + wire _T_2141 = _T_2140 | _T_2085; // @[Mux.scala 27:72] + wire _T_2142 = _T_2141 | _T_2086; // @[Mux.scala 27:72] + wire _T_2143 = _T_2142 | _T_2087; // @[Mux.scala 27:72] + wire _T_2144 = _T_2143 | _T_2088; // @[Mux.scala 27:72] + wire _T_2145 = _T_2144 | _T_2089; // @[Mux.scala 27:72] + wire _T_2146 = _T_2145 | _T_2090; // @[Mux.scala 27:72] + wire _T_2147 = _T_2146 | _T_2091; // @[Mux.scala 27:72] + wire _T_2148 = _T_2147 | _T_2092; // @[Mux.scala 27:72] + wire _T_2149 = _T_2148 | _T_2093; // @[Mux.scala 27:72] + wire _T_2150 = _T_2149 | _T_2094; // @[Mux.scala 27:72] + wire _T_2151 = _T_2150 | _T_2095; // @[Mux.scala 27:72] + wire _T_2152 = _T_2151 | _T_2096; // @[Mux.scala 27:72] + wire _T_2153 = _T_2152 | _T_2097; // @[Mux.scala 27:72] + wire _T_2154 = _T_2153 | _T_2098; // @[Mux.scala 27:72] + wire _T_2155 = _T_2154 | _T_2099; // @[Mux.scala 27:72] + wire _T_2156 = _T_2155 | _T_2100; // @[Mux.scala 27:72] + wire _T_2157 = _T_2156 | _T_2101; // @[Mux.scala 27:72] + wire mhpmc_inc_r_3 = _T_1877 & _T_2157; // @[el2_dec_tlu_ctl.scala 2354:44] + reg mhpmc_inc_r_d1_0; // @[el2_dec_tlu_ctl.scala 2415:53] + reg mhpmc_inc_r_d1_1; // @[el2_dec_tlu_ctl.scala 2416:53] + reg mhpmc_inc_r_d1_2; // @[el2_dec_tlu_ctl.scala 2417:53] + reg mhpmc_inc_r_d1_3; // @[el2_dec_tlu_ctl.scala 2418:53] + reg perfcnt_halted_d1; // @[el2_dec_tlu_ctl.scala 2419:56] + wire perfcnt_halted = _T_85 | io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 2422:67] + wire _T_2169 = ~_T_85; // @[el2_dec_tlu_ctl.scala 2423:37] + wire [3:0] _T_2171 = _T_2169 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_2178 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] + wire [3:0] perfcnt_during_sleep = _T_2171 & _T_2178; // @[el2_dec_tlu_ctl.scala 2423:86] + wire _T_2180 = ~perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2425:67] + wire _T_2181 = perfcnt_halted_d1 & _T_2180; // @[el2_dec_tlu_ctl.scala 2425:65] + wire _T_2182 = ~_T_2181; // @[el2_dec_tlu_ctl.scala 2425:45] + wire _T_2185 = ~perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2426:67] + wire _T_2186 = perfcnt_halted_d1 & _T_2185; // @[el2_dec_tlu_ctl.scala 2426:65] + wire _T_2187 = ~_T_2186; // @[el2_dec_tlu_ctl.scala 2426:45] + wire _T_2190 = ~perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2427:67] + wire _T_2191 = perfcnt_halted_d1 & _T_2190; // @[el2_dec_tlu_ctl.scala 2427:65] + wire _T_2192 = ~_T_2191; // @[el2_dec_tlu_ctl.scala 2427:45] + wire _T_2195 = ~perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2428:67] + wire _T_2196 = perfcnt_halted_d1 & _T_2195; // @[el2_dec_tlu_ctl.scala 2428:65] + wire _T_2197 = ~_T_2196; // @[el2_dec_tlu_ctl.scala 2428:45] + wire _T_2200 = io_dec_csr_wraddr_r == 12'hb03; // @[el2_dec_tlu_ctl.scala 2434:72] + wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2200; // @[el2_dec_tlu_ctl.scala 2434:43] + wire _T_2201 = ~perfcnt_halted; // @[el2_dec_tlu_ctl.scala 2435:23] + wire _T_2203 = _T_2201 | perfcnt_during_sleep[0]; // @[el2_dec_tlu_ctl.scala 2435:39] + wire _T_2204 = |mhpmc_inc_r_0; // @[el2_dec_tlu_ctl.scala 2435:86] + wire mhpmc3_wr_en1 = _T_2203 & _T_2204; // @[el2_dec_tlu_ctl.scala 2435:66] reg [31:0] mhpmc3h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc3; // @[el2_lib.scala 514:16] - wire [63:0] _T_2202 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] - wire [63:0] _T_2203 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] - wire [63:0] mhpmc3_incr = _T_2202 + _T_2203; // @[el2_dec_tlu_ctl.scala 2437:50] - wire _T_2211 = io_dec_csr_wraddr_r == 12'hb83; // @[el2_dec_tlu_ctl.scala 2442:74] - wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2211; // @[el2_dec_tlu_ctl.scala 2442:45] - wire _T_2217 = io_dec_csr_wraddr_r == 12'hb04; // @[el2_dec_tlu_ctl.scala 2451:73] - wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2217; // @[el2_dec_tlu_ctl.scala 2451:44] - wire _T_2220 = _T_2196 | perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2452:40] - wire mhpmc_inc_r_1 = _T_1588[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2221 = |mhpmc_inc_r_1; // @[el2_dec_tlu_ctl.scala 2452:87] - wire mhpmc4_wr_en1 = _T_2220 & _T_2221; // @[el2_dec_tlu_ctl.scala 2452:67] + wire [63:0] _T_2207 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] + wire [63:0] _T_2208 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] + wire [63:0] mhpmc3_incr = _T_2207 + _T_2208; // @[el2_dec_tlu_ctl.scala 2439:49] + wire _T_2216 = io_dec_csr_wraddr_r == 12'hb83; // @[el2_dec_tlu_ctl.scala 2444:73] + wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2216; // @[el2_dec_tlu_ctl.scala 2444:44] + wire _T_2222 = io_dec_csr_wraddr_r == 12'hb04; // @[el2_dec_tlu_ctl.scala 2453:72] + wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2222; // @[el2_dec_tlu_ctl.scala 2453:43] + wire _T_2225 = _T_2201 | perfcnt_during_sleep[1]; // @[el2_dec_tlu_ctl.scala 2454:39] + wire _T_2226 = |mhpmc_inc_r_1; // @[el2_dec_tlu_ctl.scala 2454:86] + wire mhpmc4_wr_en1 = _T_2225 & _T_2226; // @[el2_dec_tlu_ctl.scala 2454:66] reg [31:0] mhpmc4h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc4; // @[el2_lib.scala 514:16] - wire [63:0] _T_2224 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] - wire [63:0] _T_2225 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] - wire [63:0] mhpmc4_incr = _T_2224 + _T_2225; // @[el2_dec_tlu_ctl.scala 2457:50] - wire _T_2234 = io_dec_csr_wraddr_r == 12'hb84; // @[el2_dec_tlu_ctl.scala 2461:74] - wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2234; // @[el2_dec_tlu_ctl.scala 2461:45] - wire _T_2240 = io_dec_csr_wraddr_r == 12'hb05; // @[el2_dec_tlu_ctl.scala 2470:73] - wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2240; // @[el2_dec_tlu_ctl.scala 2470:44] - wire _T_2243 = _T_2196 | perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2471:40] - wire mhpmc_inc_r_2 = _T_1871[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2244 = |mhpmc_inc_r_2; // @[el2_dec_tlu_ctl.scala 2471:87] - wire mhpmc5_wr_en1 = _T_2243 & _T_2244; // @[el2_dec_tlu_ctl.scala 2471:67] + wire [63:0] _T_2229 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] + wire [63:0] _T_2230 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] + wire [63:0] mhpmc4_incr = _T_2229 + _T_2230; // @[el2_dec_tlu_ctl.scala 2459:49] + wire _T_2239 = io_dec_csr_wraddr_r == 12'hb84; // @[el2_dec_tlu_ctl.scala 2463:73] + wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2239; // @[el2_dec_tlu_ctl.scala 2463:44] + wire _T_2245 = io_dec_csr_wraddr_r == 12'hb05; // @[el2_dec_tlu_ctl.scala 2472:72] + wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2245; // @[el2_dec_tlu_ctl.scala 2472:43] + wire _T_2248 = _T_2201 | perfcnt_during_sleep[2]; // @[el2_dec_tlu_ctl.scala 2473:39] + wire _T_2249 = |mhpmc_inc_r_2; // @[el2_dec_tlu_ctl.scala 2473:86] + wire mhpmc5_wr_en1 = _T_2248 & _T_2249; // @[el2_dec_tlu_ctl.scala 2473:66] reg [31:0] mhpmc5h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc5; // @[el2_lib.scala 514:16] - wire [63:0] _T_2247 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] - wire [63:0] _T_2248 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] - wire [63:0] mhpmc5_incr = _T_2247 + _T_2248; // @[el2_dec_tlu_ctl.scala 2474:50] - wire _T_2256 = io_dec_csr_wraddr_r == 12'hb85; // @[el2_dec_tlu_ctl.scala 2479:74] - wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2256; // @[el2_dec_tlu_ctl.scala 2479:45] - wire _T_2262 = io_dec_csr_wraddr_r == 12'hb06; // @[el2_dec_tlu_ctl.scala 2488:73] - wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2262; // @[el2_dec_tlu_ctl.scala 2488:44] - wire _T_2265 = _T_2196 | perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2489:40] - wire mhpmc_inc_r_3 = _T_2154[0]; // @[el2_dec_tlu_ctl.scala 2346:25 el2_dec_tlu_ctl.scala 2351:20] - wire _T_2266 = |mhpmc_inc_r_3; // @[el2_dec_tlu_ctl.scala 2489:87] - wire mhpmc6_wr_en1 = _T_2265 & _T_2266; // @[el2_dec_tlu_ctl.scala 2489:67] + wire [63:0] _T_2252 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] + wire [63:0] _T_2253 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] + wire [63:0] mhpmc5_incr = _T_2252 + _T_2253; // @[el2_dec_tlu_ctl.scala 2476:49] + wire _T_2261 = io_dec_csr_wraddr_r == 12'hb85; // @[el2_dec_tlu_ctl.scala 2481:73] + wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2261; // @[el2_dec_tlu_ctl.scala 2481:44] + wire _T_2267 = io_dec_csr_wraddr_r == 12'hb06; // @[el2_dec_tlu_ctl.scala 2490:72] + wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2267; // @[el2_dec_tlu_ctl.scala 2490:43] + wire _T_2270 = _T_2201 | perfcnt_during_sleep[3]; // @[el2_dec_tlu_ctl.scala 2491:39] + wire _T_2271 = |mhpmc_inc_r_3; // @[el2_dec_tlu_ctl.scala 2491:86] + wire mhpmc6_wr_en1 = _T_2270 & _T_2271; // @[el2_dec_tlu_ctl.scala 2491:66] reg [31:0] mhpmc6h; // @[el2_lib.scala 514:16] reg [31:0] mhpmc6; // @[el2_lib.scala 514:16] - wire [63:0] _T_2269 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] - wire [63:0] _T_2270 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] - wire [63:0] mhpmc6_incr = _T_2269 + _T_2270; // @[el2_dec_tlu_ctl.scala 2492:50] - wire _T_2278 = io_dec_csr_wraddr_r == 12'hb86; // @[el2_dec_tlu_ctl.scala 2497:74] - wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2278; // @[el2_dec_tlu_ctl.scala 2497:45] - wire _T_2284 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[el2_dec_tlu_ctl.scala 2508:57] - wire _T_2286 = |io_dec_csr_wrdata_r[31:10]; // @[el2_dec_tlu_ctl.scala 2508:103] - wire _T_2287 = _T_2284 | _T_2286; // @[el2_dec_tlu_ctl.scala 2508:72] - wire _T_2290 = io_dec_csr_wraddr_r == 12'h323; // @[el2_dec_tlu_ctl.scala 2510:71] - wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2290; // @[el2_dec_tlu_ctl.scala 2510:42] - wire _T_2294 = io_dec_csr_wraddr_r == 12'h324; // @[el2_dec_tlu_ctl.scala 2517:71] - wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2294; // @[el2_dec_tlu_ctl.scala 2517:42] - wire _T_2298 = io_dec_csr_wraddr_r == 12'h325; // @[el2_dec_tlu_ctl.scala 2524:71] - wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2298; // @[el2_dec_tlu_ctl.scala 2524:42] - wire _T_2302 = io_dec_csr_wraddr_r == 12'h326; // @[el2_dec_tlu_ctl.scala 2531:71] - wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2302; // @[el2_dec_tlu_ctl.scala 2531:42] - wire _T_2306 = io_dec_csr_wraddr_r == 12'h320; // @[el2_dec_tlu_ctl.scala 2548:78] - wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2306; // @[el2_dec_tlu_ctl.scala 2548:49] - wire _T_2318 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2563:52] - wire _T_2319 = _T_2318 | io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2563:79] - wire _T_2320 = _T_2319 | io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 2563:105] - wire _T_2321 = _T_2320 | io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 2563:131] - wire _T_2322 = _T_2321 | io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 2564:33] - reg _T_2325; // @[el2_dec_tlu_ctl.scala 2566:63] - wire _T_2326 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 2567:92] - wire _T_2327 = ~io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 2567:138] - wire _T_2328 = io_trigger_hit_r_d1 & _T_2327; // @[el2_dec_tlu_ctl.scala 2567:136] - reg _T_2330; // @[el2_dec_tlu_ctl.scala 2567:63] - reg [4:0] _T_2331; // @[el2_dec_tlu_ctl.scala 2568:63] - reg _T_2332; // @[el2_dec_tlu_ctl.scala 2569:63] - wire [31:0] _T_2338 = {io_core_id,4'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2347 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2352 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2365 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2378 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2390 = {io_mepc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2395 = {28'h0,mscause}; // @[Cat.scala 29:58] - wire [31:0] _T_2403 = {meivt,10'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2409 = {28'h0,meicurpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2412 = {28'h0,meicidpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2415 = {28'h0,meipt}; // @[Cat.scala 29:58] - wire [31:0] _T_2418 = {23'h0,mcgc}; // @[Cat.scala 29:58] - wire [31:0] _T_2421 = {13'h0,_T_348,4'h0,mfdc_int[11:7],_T_351,mfdc_int[5:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2425 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] - wire [31:0] _T_2427 = {io_dpc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2443 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2446 = {30'h0,mtsel}; // @[Cat.scala 29:58] - wire [31:0] _T_2475 = {26'h0,mfdht}; // @[Cat.scala 29:58] - wire [31:0] _T_2478 = {30'h0,mfdhs}; // @[Cat.scala 29:58] - wire [31:0] _T_2481 = {22'h0,mhpme3}; // @[Cat.scala 29:58] - wire [31:0] _T_2484 = {22'h0,mhpme4}; // @[Cat.scala 29:58] - wire [31:0] _T_2487 = {22'h0,mhpme5}; // @[Cat.scala 29:58] - wire [31:0] _T_2490 = {22'h0,mhpme6}; // @[Cat.scala 29:58] - wire [31:0] _T_2493 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] - wire [31:0] _T_2496 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2499 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2500 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2501 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2502 = io_csr_pkt_csr_mimpid ? 32'h2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2503 = io_csr_pkt_csr_mhartid ? _T_2338 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2504 = io_csr_pkt_csr_mstatus ? _T_2347 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2505 = io_csr_pkt_csr_mtvec ? _T_2352 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2506 = io_csr_pkt_csr_mip ? _T_2365 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2507 = io_csr_pkt_csr_mie ? _T_2378 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2508 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2509 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2510 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2511 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2512 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2513 = io_csr_pkt_csr_mepc ? _T_2390 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2514 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2515 = io_csr_pkt_csr_mscause ? _T_2395 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2516 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2517 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2518 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2519 = io_csr_pkt_csr_meivt ? _T_2403 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2520 = io_csr_pkt_csr_meihap ? _T_615 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2521 = io_csr_pkt_csr_meicurpl ? _T_2409 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2522 = io_csr_pkt_csr_meicidpl ? _T_2412 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2523 = io_csr_pkt_csr_meipt ? _T_2415 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2524 = io_csr_pkt_csr_mcgc ? _T_2418 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2525 = io_csr_pkt_csr_mfdc ? _T_2421 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2526 = io_csr_pkt_csr_dcsr ? _T_2425 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2527 = io_csr_pkt_csr_dpc ? _T_2427 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2528 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2529 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2530 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2531 = io_csr_pkt_csr_dicawics ? _T_2443 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2532 = io_csr_pkt_csr_mtsel ? _T_2446 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2533 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2534 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2535 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2536 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2537 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2538 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2539 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2540 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2541 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2542 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2543 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2546 = io_csr_pkt_csr_mfdht ? _T_2475 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2547 = io_csr_pkt_csr_mfdhs ? _T_2478 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2548 = io_csr_pkt_csr_mhpme3 ? _T_2481 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2549 = io_csr_pkt_csr_mhpme4 ? _T_2484 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2550 = io_csr_pkt_csr_mhpme5 ? _T_2487 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2551 = io_csr_pkt_csr_mhpme6 ? _T_2490 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2552 = io_csr_pkt_csr_mcountinhibit ? _T_2493 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2553 = io_csr_pkt_csr_mpmc ? _T_2496 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2554 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2555 = _T_2499 | _T_2500; // @[Mux.scala 27:72] - wire [31:0] _T_2556 = _T_2555 | _T_2501; // @[Mux.scala 27:72] - wire [31:0] _T_2557 = _T_2556 | _T_2502; // @[Mux.scala 27:72] - wire [31:0] _T_2558 = _T_2557 | _T_2503; // @[Mux.scala 27:72] - wire [31:0] _T_2559 = _T_2558 | _T_2504; // @[Mux.scala 27:72] - wire [31:0] _T_2560 = _T_2559 | _T_2505; // @[Mux.scala 27:72] + wire [63:0] _T_2274 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] + wire [63:0] _T_2275 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] + wire [63:0] mhpmc6_incr = _T_2274 + _T_2275; // @[el2_dec_tlu_ctl.scala 2494:49] + wire _T_2283 = io_dec_csr_wraddr_r == 12'hb86; // @[el2_dec_tlu_ctl.scala 2499:73] + wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2283; // @[el2_dec_tlu_ctl.scala 2499:44] + wire _T_2289 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[el2_dec_tlu_ctl.scala 2510:56] + wire _T_2291 = |io_dec_csr_wrdata_r[31:10]; // @[el2_dec_tlu_ctl.scala 2510:102] + wire _T_2292 = _T_2289 | _T_2291; // @[el2_dec_tlu_ctl.scala 2510:71] + wire _T_2295 = io_dec_csr_wraddr_r == 12'h323; // @[el2_dec_tlu_ctl.scala 2512:70] + wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2295; // @[el2_dec_tlu_ctl.scala 2512:41] + wire _T_2299 = io_dec_csr_wraddr_r == 12'h324; // @[el2_dec_tlu_ctl.scala 2519:70] + wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2299; // @[el2_dec_tlu_ctl.scala 2519:41] + wire _T_2303 = io_dec_csr_wraddr_r == 12'h325; // @[el2_dec_tlu_ctl.scala 2526:70] + wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2303; // @[el2_dec_tlu_ctl.scala 2526:41] + wire _T_2307 = io_dec_csr_wraddr_r == 12'h326; // @[el2_dec_tlu_ctl.scala 2533:70] + wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2307; // @[el2_dec_tlu_ctl.scala 2533:41] + wire _T_2311 = io_dec_csr_wraddr_r == 12'h320; // @[el2_dec_tlu_ctl.scala 2550:77] + wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2311; // @[el2_dec_tlu_ctl.scala 2550:48] + wire _T_2323 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2565:51] + wire _T_2324 = _T_2323 | io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 2565:78] + wire _T_2325 = _T_2324 | io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 2565:104] + wire _T_2326 = _T_2325 | io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 2565:130] + wire _T_2327 = _T_2326 | io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 2566:32] + reg _T_2330; // @[el2_dec_tlu_ctl.scala 2568:62] + wire _T_2331 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 2569:91] + wire _T_2332 = ~io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 2569:137] + wire _T_2333 = io_trigger_hit_r_d1 & _T_2332; // @[el2_dec_tlu_ctl.scala 2569:135] + reg _T_2335; // @[el2_dec_tlu_ctl.scala 2569:62] + reg [4:0] _T_2336; // @[el2_dec_tlu_ctl.scala 2570:62] + reg _T_2337; // @[el2_dec_tlu_ctl.scala 2571:62] + wire [31:0] _T_2343 = {io_core_id,4'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2352 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2357 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2370 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2383 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2395 = {io_mepc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2400 = {28'h0,mscause}; // @[Cat.scala 29:58] + wire [31:0] _T_2408 = {meivt,10'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2411 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2414 = {28'h0,meicurpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2417 = {28'h0,meicidpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2420 = {28'h0,meipt}; // @[Cat.scala 29:58] + wire [31:0] _T_2423 = {23'h0,mcgc}; // @[Cat.scala 29:58] + wire [31:0] _T_2426 = {13'h0,_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2430 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] + wire [31:0] _T_2432 = {io_dpc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2448 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2451 = {30'h0,mtsel}; // @[Cat.scala 29:58] + wire [31:0] _T_2480 = {26'h0,mfdht}; // @[Cat.scala 29:58] + wire [31:0] _T_2483 = {30'h0,mfdhs}; // @[Cat.scala 29:58] + wire [31:0] _T_2486 = {22'h0,mhpme3}; // @[Cat.scala 29:58] + wire [31:0] _T_2489 = {22'h0,mhpme4}; // @[Cat.scala 29:58] + wire [31:0] _T_2492 = {22'h0,mhpme5}; // @[Cat.scala 29:58] + wire [31:0] _T_2495 = {22'h0,mhpme6}; // @[Cat.scala 29:58] + wire [31:0] _T_2498 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] + wire [31:0] _T_2501 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2504 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2505 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2506 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2507 = io_csr_pkt_csr_mimpid ? 32'h2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2508 = io_csr_pkt_csr_mhartid ? _T_2343 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2509 = io_csr_pkt_csr_mstatus ? _T_2352 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2510 = io_csr_pkt_csr_mtvec ? _T_2357 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2511 = io_csr_pkt_csr_mip ? _T_2370 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2512 = io_csr_pkt_csr_mie ? _T_2383 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2513 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2514 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2515 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2516 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2517 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2518 = io_csr_pkt_csr_mepc ? _T_2395 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2519 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2520 = io_csr_pkt_csr_mscause ? _T_2400 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2521 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2522 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2523 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2524 = io_csr_pkt_csr_meivt ? _T_2408 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2525 = io_csr_pkt_csr_meihap ? _T_2411 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2526 = io_csr_pkt_csr_meicurpl ? _T_2414 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2527 = io_csr_pkt_csr_meicidpl ? _T_2417 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2528 = io_csr_pkt_csr_meipt ? _T_2420 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2529 = io_csr_pkt_csr_mcgc ? _T_2423 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2530 = io_csr_pkt_csr_mfdc ? _T_2426 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2531 = io_csr_pkt_csr_dcsr ? _T_2430 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2532 = io_csr_pkt_csr_dpc ? _T_2432 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2533 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2534 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2535 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2536 = io_csr_pkt_csr_dicawics ? _T_2448 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2537 = io_csr_pkt_csr_mtsel ? _T_2451 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2538 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2539 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2540 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2541 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2542 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2543 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2546 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2547 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2548 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2549 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2550 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2551 = io_csr_pkt_csr_mfdht ? _T_2480 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2552 = io_csr_pkt_csr_mfdhs ? _T_2483 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2553 = io_csr_pkt_csr_mhpme3 ? _T_2486 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2554 = io_csr_pkt_csr_mhpme4 ? _T_2489 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2555 = io_csr_pkt_csr_mhpme5 ? _T_2492 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2556 = io_csr_pkt_csr_mhpme6 ? _T_2495 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2557 = io_csr_pkt_csr_mcountinhibit ? _T_2498 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2558 = io_csr_pkt_csr_mpmc ? _T_2501 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2559 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2560 = _T_2504 | _T_2505; // @[Mux.scala 27:72] wire [31:0] _T_2561 = _T_2560 | _T_2506; // @[Mux.scala 27:72] wire [31:0] _T_2562 = _T_2561 | _T_2507; // @[Mux.scala 27:72] wire [31:0] _T_2563 = _T_2562 | _T_2508; // @[Mux.scala 27:72] @@ -2329,6 +2273,11 @@ module csr_tlu( wire [31:0] _T_2606 = _T_2605 | _T_2551; // @[Mux.scala 27:72] wire [31:0] _T_2607 = _T_2606 | _T_2552; // @[Mux.scala 27:72] wire [31:0] _T_2608 = _T_2607 | _T_2553; // @[Mux.scala 27:72] + wire [31:0] _T_2609 = _T_2608 | _T_2554; // @[Mux.scala 27:72] + wire [31:0] _T_2610 = _T_2609 | _T_2555; // @[Mux.scala 27:72] + wire [31:0] _T_2611 = _T_2610 | _T_2556; // @[Mux.scala 27:72] + wire [31:0] _T_2612 = _T_2611 | _T_2557; // @[Mux.scala 27:72] + wire [31:0] _T_2613 = _T_2612 | _T_2558; // @[Mux.scala 27:72] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -2539,88 +2488,88 @@ module csr_tlu( .io_en(rvclkhdr_34_io_en), .io_scan_mode(rvclkhdr_34_io_scan_mode) ); - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_762,dicad0[31:0]}; // @[el2_dec_tlu_ctl.scala 2232:65] - assign io_dec_tlu_ic_diag_pkt_icache_dicawics = dicawics; // @[el2_dec_tlu_ctl.scala 2235:42] - assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2243:42] - assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2244:42] - assign io_trigger_pkt_any_0_select = io_mtdata1_t_0[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_0_match_pkt = io_mtdata1_t_0[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_0_store = io_mtdata1_t_0[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_0_load = io_mtdata1_t_0[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_0_execute = io_mtdata1_t_0[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_0_m = io_mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_0_tdata2 = mtdata2_t_0; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_1_select = io_mtdata1_t_1[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_1_match_pkt = io_mtdata1_t_1[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_1_store = io_mtdata1_t_1[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_1_load = io_mtdata1_t_1[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_1_execute = io_mtdata1_t_1[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_1_m = io_mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_1_tdata2 = mtdata2_t_1; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_2_select = io_mtdata1_t_2[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_2_match_pkt = io_mtdata1_t_2[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_2_store = io_mtdata1_t_2[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_2_load = io_mtdata1_t_2[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_2_execute = io_mtdata1_t_2[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_2_m = io_mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_2_tdata2 = mtdata2_t_2; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_trigger_pkt_any_3_select = io_mtdata1_t_3[7]; // @[el2_dec_tlu_ctl.scala 2308:36] - assign io_trigger_pkt_any_3_match_pkt = io_mtdata1_t_3[4]; // @[el2_dec_tlu_ctl.scala 2309:39] - assign io_trigger_pkt_any_3_store = io_mtdata1_t_3[1]; // @[el2_dec_tlu_ctl.scala 2310:36] - assign io_trigger_pkt_any_3_load = io_mtdata1_t_3[0]; // @[el2_dec_tlu_ctl.scala 2311:36] - assign io_trigger_pkt_any_3_execute = io_mtdata1_t_3[2]; // @[el2_dec_tlu_ctl.scala 2312:36] - assign io_trigger_pkt_any_3_m = io_mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 2313:36] - assign io_trigger_pkt_any_3_tdata2 = mtdata2_t_3; // @[el2_dec_tlu_ctl.scala 2326:53] - assign io_dec_tlu_int_valid_wb1 = _T_2332; // @[el2_dec_tlu_ctl.scala 2569:31] - assign io_dec_tlu_i0_exc_valid_wb1 = _T_2330; // @[el2_dec_tlu_ctl.scala 2567:31] - assign io_dec_tlu_i0_valid_wb1 = _T_2325; // @[el2_dec_tlu_ctl.scala 2566:31] - assign io_dec_tlu_mtval_wb1 = mtval; // @[el2_dec_tlu_ctl.scala 2571:25] - assign io_dec_tlu_exc_cause_wb1 = _T_2331; // @[el2_dec_tlu_ctl.scala 2568:31] - assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2177; // @[el2_dec_tlu_ctl.scala 2423:23] - assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2182; // @[el2_dec_tlu_ctl.scala 2424:23] - assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2187; // @[el2_dec_tlu_ctl.scala 2425:23] - assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2192; // @[el2_dec_tlu_ctl.scala 2426:23] - assign io_dec_tlu_misc_clk_override = mcgc[8]; // @[el2_dec_tlu_ctl.scala 1797:32] - assign io_dec_tlu_dec_clk_override = mcgc[7]; // @[el2_dec_tlu_ctl.scala 1798:32] - assign io_dec_tlu_ifu_clk_override = mcgc[5]; // @[el2_dec_tlu_ctl.scala 1799:32] - assign io_dec_tlu_lsu_clk_override = mcgc[4]; // @[el2_dec_tlu_ctl.scala 1800:32] - assign io_dec_tlu_bus_clk_override = mcgc[3]; // @[el2_dec_tlu_ctl.scala 1801:32] - assign io_dec_tlu_pic_clk_override = mcgc[2]; // @[el2_dec_tlu_ctl.scala 1802:32] - assign io_dec_tlu_dccm_clk_override = mcgc[1]; // @[el2_dec_tlu_ctl.scala 1803:32] - assign io_dec_tlu_icm_clk_override = mcgc[0]; // @[el2_dec_tlu_ctl.scala 1804:32] - assign io_dec_csr_rddata_d = _T_2608 | _T_2554; // @[el2_dec_tlu_ctl.scala 2576:22] - assign io_dec_tlu_pipelining_disable = mfdc[0]; // @[el2_dec_tlu_ctl.scala 1847:40] - assign io_dec_tlu_wr_pause_r = _T_368 & _T_369; // @[el2_dec_tlu_ctl.scala 1856:25] - assign io_dec_tlu_meipt = meipt; // @[el2_dec_tlu_ctl.scala 2083:20] - assign io_dec_tlu_meicurpl = meicurpl; // @[el2_dec_tlu_ctl.scala 2047:23] - assign io_dec_tlu_meihap = _T_615[29:0]; // @[el2_dec_tlu_ctl.scala 2033:21] - assign io_dec_tlu_mrac_ff = mrac; // @[el2_dec_tlu_ctl.scala 1886:22] - assign io_dec_tlu_wb_coalescing_disable = mfdc[2]; // @[el2_dec_tlu_ctl.scala 1846:40] - assign io_dec_tlu_bpred_disable = mfdc[3]; // @[el2_dec_tlu_ctl.scala 1845:40] - assign io_dec_tlu_sideeffect_posted_disable = mfdc[6]; // @[el2_dec_tlu_ctl.scala 1844:40] - assign io_dec_tlu_core_ecc_disable = mfdc[8]; // @[el2_dec_tlu_ctl.scala 1843:40] - assign io_dec_tlu_external_ldfwd_disable = mfdc[11]; // @[el2_dec_tlu_ctl.scala 1842:40] - assign io_dec_tlu_dma_qos_prty = mfdc[18:16]; // @[el2_dec_tlu_ctl.scala 1841:40] - assign io_dec_csr_wen_r_mod = _T_1 & _T_2; // @[el2_dec_tlu_ctl.scala 1530:24] - assign io_fw_halt_req = _T_500 & _T_501; // @[el2_dec_tlu_ctl.scala 1921:18] - assign io_mstatus = _T_54; // @[el2_dec_tlu_ctl.scala 1546:14] - assign io_mstatus_mie_ns = io_mstatus[0] & _T_52; // @[el2_dec_tlu_ctl.scala 1545:21] - assign io_dcsr = _T_700; // @[el2_dec_tlu_ctl.scala 2130:11] - assign io_mtvec = _T_60; // @[el2_dec_tlu_ctl.scala 1558:12] - assign io_mip = _T_66; // @[el2_dec_tlu_ctl.scala 1573:10] - assign io_mie_ns = wr_mie_r ? _T_76 : mie; // @[el2_dec_tlu_ctl.scala 1587:13] - assign io_npc_r = _T_159 | _T_157; // @[el2_dec_tlu_ctl.scala 1681:12] - assign io_npc_r_d1 = _T_165; // @[el2_dec_tlu_ctl.scala 1687:15] - assign io_mepc = _T_194; // @[el2_dec_tlu_ctl.scala 1706:11] - assign io_mdseac_locked_ns = mdseac_en | _T_487; // @[el2_dec_tlu_ctl.scala 1904:23] - assign io_force_halt = mfdht[0] & _T_607; // @[el2_dec_tlu_ctl.scala 2010:17] - assign io_dpc = _T_725; // @[el2_dec_tlu_ctl.scala 2147:10] - assign io_mtdata1_t_0 = _T_871; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_1 = _T_872; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_2 = _T_873; // @[el2_dec_tlu_ctl.scala 2303:41] - assign io_mtdata1_t_3 = _T_874; // @[el2_dec_tlu_ctl.scala 2303:41] + assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_763,dicad0[31:0]}; // @[el2_dec_tlu_ctl.scala 2235:64] + assign io_dec_tlu_ic_diag_pkt_icache_dicawics = dicawics; // @[el2_dec_tlu_ctl.scala 2238:41] + assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = icache_rd_valid_f; // @[el2_dec_tlu_ctl.scala 2246:41] + assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = icache_wr_valid_f; // @[el2_dec_tlu_ctl.scala 2247:41] + assign io_trigger_pkt_any_0_select = io_mtdata1_t_0[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_0_match_pkt = io_mtdata1_t_0[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_0_store = io_mtdata1_t_0[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_0_load = io_mtdata1_t_0[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_0_execute = io_mtdata1_t_0[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_0_m = io_mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_0_tdata2 = mtdata2_t_0; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_1_select = io_mtdata1_t_1[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_1_match_pkt = io_mtdata1_t_1[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_1_store = io_mtdata1_t_1[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_1_load = io_mtdata1_t_1[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_1_execute = io_mtdata1_t_1[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_1_m = io_mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_1_tdata2 = mtdata2_t_1; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_2_select = io_mtdata1_t_2[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_2_match_pkt = io_mtdata1_t_2[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_2_store = io_mtdata1_t_2[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_2_load = io_mtdata1_t_2[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_2_execute = io_mtdata1_t_2[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_2_m = io_mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_2_tdata2 = mtdata2_t_2; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_trigger_pkt_any_3_select = io_mtdata1_t_3[7]; // @[el2_dec_tlu_ctl.scala 2311:40] + assign io_trigger_pkt_any_3_match_pkt = io_mtdata1_t_3[4]; // @[el2_dec_tlu_ctl.scala 2312:43] + assign io_trigger_pkt_any_3_store = io_mtdata1_t_3[1]; // @[el2_dec_tlu_ctl.scala 2313:40] + assign io_trigger_pkt_any_3_load = io_mtdata1_t_3[0]; // @[el2_dec_tlu_ctl.scala 2314:40] + assign io_trigger_pkt_any_3_execute = io_mtdata1_t_3[2]; // @[el2_dec_tlu_ctl.scala 2315:40] + assign io_trigger_pkt_any_3_m = io_mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 2316:40] + assign io_trigger_pkt_any_3_tdata2 = mtdata2_t_3; // @[el2_dec_tlu_ctl.scala 2329:51] + assign io_dec_tlu_int_valid_wb1 = _T_2337; // @[el2_dec_tlu_ctl.scala 2571:30] + assign io_dec_tlu_i0_exc_valid_wb1 = _T_2335; // @[el2_dec_tlu_ctl.scala 2569:30] + assign io_dec_tlu_i0_valid_wb1 = _T_2330; // @[el2_dec_tlu_ctl.scala 2568:30] + assign io_dec_tlu_mtval_wb1 = mtval; // @[el2_dec_tlu_ctl.scala 2573:24] + assign io_dec_tlu_exc_cause_wb1 = _T_2336; // @[el2_dec_tlu_ctl.scala 2570:30] + assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2182; // @[el2_dec_tlu_ctl.scala 2425:22] + assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2187; // @[el2_dec_tlu_ctl.scala 2426:22] + assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2192; // @[el2_dec_tlu_ctl.scala 2427:22] + assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2197; // @[el2_dec_tlu_ctl.scala 2428:22] + assign io_dec_tlu_misc_clk_override = mcgc[8]; // @[el2_dec_tlu_ctl.scala 1798:31] + assign io_dec_tlu_dec_clk_override = mcgc[7]; // @[el2_dec_tlu_ctl.scala 1799:31] + assign io_dec_tlu_ifu_clk_override = mcgc[5]; // @[el2_dec_tlu_ctl.scala 1800:31] + assign io_dec_tlu_lsu_clk_override = mcgc[4]; // @[el2_dec_tlu_ctl.scala 1801:31] + assign io_dec_tlu_bus_clk_override = mcgc[3]; // @[el2_dec_tlu_ctl.scala 1802:31] + assign io_dec_tlu_pic_clk_override = mcgc[2]; // @[el2_dec_tlu_ctl.scala 1803:31] + assign io_dec_tlu_dccm_clk_override = mcgc[1]; // @[el2_dec_tlu_ctl.scala 1804:31] + assign io_dec_tlu_icm_clk_override = mcgc[0]; // @[el2_dec_tlu_ctl.scala 1805:31] + assign io_dec_csr_rddata_d = _T_2613 | _T_2559; // @[el2_dec_tlu_ctl.scala 2578:21] + assign io_dec_tlu_pipelining_disable = mfdc[0]; // @[el2_dec_tlu_ctl.scala 1848:39] + assign io_dec_tlu_wr_pause_r = _T_370 & _T_371; // @[el2_dec_tlu_ctl.scala 1857:24] + assign io_tlu_busbuff_dec_tlu_external_ldfwd_disable = mfdc[11]; // @[el2_dec_tlu_ctl.scala 1843:51] + assign io_tlu_busbuff_dec_tlu_wb_coalescing_disable = mfdc[2]; // @[el2_dec_tlu_ctl.scala 1847:51] + assign io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = mfdc[6]; // @[el2_dec_tlu_ctl.scala 1845:51] + assign io_dec_tlu_meipt = meipt; // @[el2_dec_tlu_ctl.scala 2086:19] + assign io_dec_tlu_meicurpl = meicurpl; // @[el2_dec_tlu_ctl.scala 2050:22] + assign io_dec_tlu_meihap = {meivt,meihap}; // @[el2_dec_tlu_ctl.scala 2036:20] + assign io_dec_tlu_mrac_ff = mrac; // @[el2_dec_tlu_ctl.scala 1887:21] + assign io_dec_tlu_bpred_disable = mfdc[3]; // @[el2_dec_tlu_ctl.scala 1846:39] + assign io_dec_tlu_core_ecc_disable = mfdc[8]; // @[el2_dec_tlu_ctl.scala 1844:39] + assign io_dec_tlu_dma_qos_prty = mfdc[18:16]; // @[el2_dec_tlu_ctl.scala 1842:39] + assign io_dec_csr_wen_r_mod = _T_1 & _T_2; // @[el2_dec_tlu_ctl.scala 1531:23] + assign io_fw_halt_req = _T_502 & _T_503; // @[el2_dec_tlu_ctl.scala 1922:17] + assign io_mstatus = _T_56; // @[el2_dec_tlu_ctl.scala 1547:13] + assign io_mstatus_mie_ns = io_mstatus[0] & _T_54; // @[el2_dec_tlu_ctl.scala 1546:20] + assign io_dcsr = _T_701; // @[el2_dec_tlu_ctl.scala 2133:10] + assign io_mtvec = _T_62; // @[el2_dec_tlu_ctl.scala 1559:11] + assign io_mip = _T_68; // @[el2_dec_tlu_ctl.scala 1574:9] + assign io_mie_ns = wr_mie_r ? _T_78 : mie; // @[el2_dec_tlu_ctl.scala 1588:12] + assign io_npc_r = _T_161 | _T_159; // @[el2_dec_tlu_ctl.scala 1682:11] + assign io_npc_r_d1 = _T_167; // @[el2_dec_tlu_ctl.scala 1688:14] + assign io_mepc = _T_196; // @[el2_dec_tlu_ctl.scala 1707:10] + assign io_mdseac_locked_ns = mdseac_en | _T_489; // @[el2_dec_tlu_ctl.scala 1905:22] + assign io_force_halt = mfdht[0] & _T_609; // @[el2_dec_tlu_ctl.scala 2013:16] + assign io_dpc = _T_726; // @[el2_dec_tlu_ctl.scala 2150:9] + assign io_mtdata1_t_0 = _T_872; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_1 = _T_873; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_2 = _T_874; // @[el2_dec_tlu_ctl.scala 2306:39] + assign io_mtdata1_t_3 = _T_875; // @[el2_dec_tlu_ctl.scala 2306:39] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_io_en = io_dec_csr_wen_r_mod & _T_56; // @[el2_lib.scala 511:17] + assign rvclkhdr_io_en = io_dec_csr_wen_r_mod & _T_58; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_1_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_1_io_en = wr_mcyclel_r | mcyclel_cout_in; // @[el2_lib.scala 511:17] @@ -2635,49 +2584,49 @@ module csr_tlu( assign rvclkhdr_4_io_en = minstret_enable_f | wr_minstreth_r; // @[el2_lib.scala 511:17] assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_5_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_5_io_en = io_dec_csr_wen_r_mod & _T_137; // @[el2_lib.scala 511:17] + assign rvclkhdr_5_io_en = io_dec_csr_wen_r_mod & _T_139; // @[el2_lib.scala 511:17] assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_6_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_6_io_en = _T_162 | io_reset_delayed; // @[el2_lib.scala 511:17] + assign rvclkhdr_6_io_en = _T_164 | io_reset_delayed; // @[el2_lib.scala 511:17] assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_7_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_7_io_en = _T_140 & io_dec_tlu_i0_valid_r; // @[el2_lib.scala 511:17] + assign rvclkhdr_7_io_en = _T_142 & io_dec_tlu_i0_valid_r; // @[el2_lib.scala 511:17] assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_8_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_8_io_en = io_dec_csr_wen_r_mod & _T_323; // @[el2_lib.scala 511:17] + assign rvclkhdr_8_io_en = io_dec_csr_wen_r_mod & _T_325; // @[el2_lib.scala 511:17] assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_9_io_en = io_dec_csr_wen_r_mod & _T_335; // @[el2_lib.scala 511:17] + assign rvclkhdr_9_io_en = io_dec_csr_wen_r_mod & _T_337; // @[el2_lib.scala 511:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_10_io_en = io_dec_csr_wen_r_mod & _T_372; // @[el2_lib.scala 511:17] + assign rvclkhdr_10_io_en = io_dec_csr_wen_r_mod & _T_374; // @[el2_lib.scala 511:17] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_11_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_11_io_en = _T_491 & _T_492; // @[el2_lib.scala 511:17] + assign rvclkhdr_11_io_en = _T_493 & _T_494; // @[el2_lib.scala 511:17] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_12_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_12_io_en = wr_micect_r | io_ic_perr_r_d1; // @[el2_lib.scala 511:17] assign rvclkhdr_12_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_13_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_13_io_en = _T_547 | io_iccm_dma_sb_error; // @[el2_lib.scala 511:17] + assign rvclkhdr_13_io_en = _T_549 | io_iccm_dma_sb_error; // @[el2_lib.scala 511:17] assign rvclkhdr_13_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_14_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_14_io_en = wr_mdccmect_r | io_lsu_single_ecc_error_r_d1; // @[el2_lib.scala 511:17] assign rvclkhdr_14_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_15_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_15_io_en = io_dec_csr_wen_r_mod & _T_610; // @[el2_lib.scala 511:17] + assign rvclkhdr_15_io_en = io_dec_csr_wen_r_mod & _T_612; // @[el2_lib.scala 511:17] assign rvclkhdr_15_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_16_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_16_io_en = _T_631 | io_take_ext_int_start; // @[el2_lib.scala 511:17] + assign rvclkhdr_16_io_en = _T_632 | io_take_ext_int_start; // @[el2_lib.scala 511:17] assign rvclkhdr_16_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_17_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_17_io_en = _T_697 | io_take_nmi; // @[el2_lib.scala 511:17] + assign rvclkhdr_17_io_en = _T_698 | io_take_nmi; // @[el2_lib.scala 511:17] assign rvclkhdr_17_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_18_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_18_io_en = _T_722 | dpc_capture_npc; // @[el2_lib.scala 511:17] + assign rvclkhdr_18_io_en = _T_723 | dpc_capture_npc; // @[el2_lib.scala 511:17] assign rvclkhdr_18_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_19_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_19_io_en = _T_662 & _T_732; // @[el2_lib.scala 511:17] + assign rvclkhdr_19_io_en = _T_663 & _T_733; // @[el2_lib.scala 511:17] assign rvclkhdr_19_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_20_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_20_io_en = wr_dicad0_r | io_ifu_ic_debug_rd_data_valid; // @[el2_lib.scala 511:17] @@ -2686,16 +2635,16 @@ module csr_tlu( assign rvclkhdr_21_io_en = wr_dicad0h_r | io_ifu_ic_debug_rd_data_valid; // @[el2_lib.scala 511:17] assign rvclkhdr_21_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_22_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_22_io_en = _T_970 & _T_806; // @[el2_lib.scala 511:17] + assign rvclkhdr_22_io_en = _T_971 & _T_807; // @[el2_lib.scala 511:17] assign rvclkhdr_22_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_23_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_23_io_en = _T_979 & _T_815; // @[el2_lib.scala 511:17] + assign rvclkhdr_23_io_en = _T_980 & _T_816; // @[el2_lib.scala 511:17] assign rvclkhdr_23_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_24_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_24_io_en = _T_988 & _T_824; // @[el2_lib.scala 511:17] + assign rvclkhdr_24_io_en = _T_989 & _T_825; // @[el2_lib.scala 511:17] assign rvclkhdr_24_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_25_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_25_io_en = _T_997 & _T_833; // @[el2_lib.scala 511:17] + assign rvclkhdr_25_io_en = _T_998 & _T_834; // @[el2_lib.scala 511:17] assign rvclkhdr_25_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_26_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_26_io_en = mhpmc3_wr_en0 | mhpmc3_wr_en1; // @[el2_lib.scala 511:17] @@ -2722,7 +2671,7 @@ module csr_tlu( assign rvclkhdr_33_io_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1; // @[el2_lib.scala 511:17] assign rvclkhdr_33_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_34_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_34_io_en = _T_2322 | io_clk_override; // @[el2_lib.scala 485:16] + assign rvclkhdr_34_io_en = _T_2327 | io_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_34_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -2762,9 +2711,9 @@ initial begin _RAND_0 = {1{`RANDOM}}; mpmc_b = _RAND_0[0:0]; _RAND_1 = {1{`RANDOM}}; - _T_54 = _RAND_1[1:0]; + _T_56 = _RAND_1[1:0]; _RAND_2 = {1{`RANDOM}}; - _T_60 = _RAND_2[30:0]; + _T_62 = _RAND_2[30:0]; _RAND_3 = {1{`RANDOM}}; mdccmect = _RAND_3[31:0]; _RAND_4 = {1{`RANDOM}}; @@ -2772,21 +2721,21 @@ initial begin _RAND_5 = {1{`RANDOM}}; micect = _RAND_5[31:0]; _RAND_6 = {1{`RANDOM}}; - _T_66 = _RAND_6[5:0]; + _T_68 = _RAND_6[5:0]; _RAND_7 = {1{`RANDOM}}; mie = _RAND_7[5:0]; _RAND_8 = {1{`RANDOM}}; temp_ncount6_2 = _RAND_8[4:0]; _RAND_9 = {1{`RANDOM}}; temp_ncount0 = _RAND_9[0:0]; - _RAND_10 = {2{`RANDOM}}; - _T_95 = _RAND_10[32:0]; + _RAND_10 = {1{`RANDOM}}; + mcyclel = _RAND_10[31:0]; _RAND_11 = {1{`RANDOM}}; mcyclel_cout_f = _RAND_11[0:0]; _RAND_12 = {1{`RANDOM}}; mcycleh = _RAND_12[31:0]; - _RAND_13 = {2{`RANDOM}}; - _T_122 = _RAND_13[32:0]; + _RAND_13 = {1{`RANDOM}}; + minstretl = _RAND_13[31:0]; _RAND_14 = {1{`RANDOM}}; minstret_enable_f = _RAND_14[0:0]; _RAND_15 = {1{`RANDOM}}; @@ -2796,11 +2745,11 @@ initial begin _RAND_17 = {1{`RANDOM}}; mscratch = _RAND_17[31:0]; _RAND_18 = {1{`RANDOM}}; - _T_165 = _RAND_18[30:0]; + _T_167 = _RAND_18[30:0]; _RAND_19 = {1{`RANDOM}}; pc_r_d1 = _RAND_19[30:0]; _RAND_20 = {1{`RANDOM}}; - _T_194 = _RAND_20[30:0]; + _T_196 = _RAND_20[30:0]; _RAND_21 = {1{`RANDOM}}; mcause = _RAND_21[31:0]; _RAND_22 = {1{`RANDOM}}; @@ -2832,9 +2781,9 @@ initial begin _RAND_35 = {1{`RANDOM}}; meipt = _RAND_35[3:0]; _RAND_36 = {1{`RANDOM}}; - _T_700 = _RAND_36[15:0]; + _T_701 = _RAND_36[15:0]; _RAND_37 = {1{`RANDOM}}; - _T_725 = _RAND_37[30:0]; + _T_726 = _RAND_37[30:0]; _RAND_38 = {1{`RANDOM}}; dicawics = _RAND_38[16:0]; _RAND_39 = {3{`RANDOM}}; @@ -2842,7 +2791,7 @@ initial begin _RAND_40 = {1{`RANDOM}}; dicad0h = _RAND_40[31:0]; _RAND_41 = {1{`RANDOM}}; - _T_757 = _RAND_41[31:0]; + _T_758 = _RAND_41[31:0]; _RAND_42 = {1{`RANDOM}}; icache_rd_valid_f = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; @@ -2850,13 +2799,13 @@ initial begin _RAND_44 = {1{`RANDOM}}; mtsel = _RAND_44[1:0]; _RAND_45 = {1{`RANDOM}}; - _T_871 = _RAND_45[9:0]; + _T_872 = _RAND_45[9:0]; _RAND_46 = {1{`RANDOM}}; - _T_872 = _RAND_46[9:0]; + _T_873 = _RAND_46[9:0]; _RAND_47 = {1{`RANDOM}}; - _T_873 = _RAND_47[9:0]; + _T_874 = _RAND_47[9:0]; _RAND_48 = {1{`RANDOM}}; - _T_874 = _RAND_48[9:0]; + _T_875 = _RAND_48[9:0]; _RAND_49 = {1{`RANDOM}}; mtdata2_t_0 = _RAND_49[31:0]; _RAND_50 = {1{`RANDOM}}; @@ -2900,22 +2849,22 @@ initial begin _RAND_69 = {1{`RANDOM}}; mhpmc6 = _RAND_69[31:0]; _RAND_70 = {1{`RANDOM}}; - _T_2325 = _RAND_70[0:0]; + _T_2330 = _RAND_70[0:0]; _RAND_71 = {1{`RANDOM}}; - _T_2330 = _RAND_71[0:0]; + _T_2335 = _RAND_71[0:0]; _RAND_72 = {1{`RANDOM}}; - _T_2331 = _RAND_72[4:0]; + _T_2336 = _RAND_72[4:0]; _RAND_73 = {1{`RANDOM}}; - _T_2332 = _RAND_73[0:0]; + _T_2337 = _RAND_73[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin mpmc_b = 1'h0; end if (reset) begin - _T_54 = 2'h0; + _T_56 = 2'h0; end if (reset) begin - _T_60 = 31'h0; + _T_62 = 31'h0; end if (reset) begin mdccmect = 32'h0; @@ -2927,7 +2876,7 @@ initial begin micect = 32'h0; end if (reset) begin - _T_66 = 6'h0; + _T_68 = 6'h0; end if (reset) begin mie = 6'h0; @@ -2939,7 +2888,7 @@ initial begin temp_ncount0 = 1'h0; end if (reset) begin - _T_95 = 33'h0; + mcyclel = 32'h0; end if (reset) begin mcyclel_cout_f = 1'h0; @@ -2948,7 +2897,7 @@ initial begin mcycleh = 32'h0; end if (reset) begin - _T_122 = 33'h0; + minstretl = 32'h0; end if (reset) begin minstret_enable_f = 1'h0; @@ -2963,13 +2912,13 @@ initial begin mscratch = 32'h0; end if (reset) begin - _T_165 = 31'h0; + _T_167 = 31'h0; end if (reset) begin pc_r_d1 = 31'h0; end if (reset) begin - _T_194 = 31'h0; + _T_196 = 31'h0; end if (reset) begin mcause = 32'h0; @@ -3017,10 +2966,10 @@ initial begin meipt = 4'h0; end if (reset) begin - _T_700 = 16'h0; + _T_701 = 16'h0; end if (reset) begin - _T_725 = 31'h0; + _T_726 = 31'h0; end if (reset) begin dicawics = 17'h0; @@ -3032,7 +2981,7 @@ initial begin dicad0h = 32'h0; end if (reset) begin - _T_757 = 32'h0; + _T_758 = 32'h0; end if (reset) begin icache_rd_valid_f = 1'h0; @@ -3043,9 +2992,6 @@ initial begin if (reset) begin mtsel = 2'h0; end - if (reset) begin - _T_871 = 10'h0; - end if (reset) begin _T_872 = 10'h0; end @@ -3055,6 +3001,9 @@ initial begin if (reset) begin _T_874 = 10'h0; end + if (reset) begin + _T_875 = 10'h0; + end if (reset) begin mtdata2_t_0 = 32'h0; end @@ -3118,17 +3067,17 @@ initial begin if (reset) begin mhpmc6 = 32'h0; end - if (reset) begin - _T_2325 = 1'h0; - end if (reset) begin _T_2330 = 1'h0; end if (reset) begin - _T_2331 = 5'h0; + _T_2335 = 1'h0; end if (reset) begin - _T_2332 = 1'h0; + _T_2336 = 5'h0; + end + if (reset) begin + _T_2337 = 1'h0; end `endif // RANDOMIZE end // initial @@ -3140,57 +3089,57 @@ end // initial if (reset) begin mpmc_b <= 1'h0; end else if (wr_mpmc_r) begin - mpmc_b <= _T_507; + mpmc_b <= _T_510; end else begin - mpmc_b <= _T_508; + mpmc_b <= _T_511; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_54 <= 2'h0; + _T_56 <= 2'h0; end else begin - _T_54 <= _T_46 | _T_42; + _T_56 <= _T_48 | _T_44; end end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin - _T_60 <= 31'h0; + _T_62 <= 31'h0; end else begin - _T_60 <= {io_dec_csr_wrdata_r[31:2],io_dec_csr_wrdata_r[0]}; + _T_62 <= {io_dec_csr_wrdata_r[31:2],io_dec_csr_wrdata_r[0]}; end end always @(posedge rvclkhdr_14_io_l1clk or posedge reset) begin if (reset) begin mdccmect <= 32'h0; end else if (wr_mdccmect_r) begin - mdccmect <= _T_523; + mdccmect <= _T_525; end else begin - mdccmect <= _T_567; + mdccmect <= _T_569; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin if (reset) begin miccmect <= 32'h0; end else if (wr_miccmect_r) begin - miccmect <= _T_523; + miccmect <= _T_525; end else begin - miccmect <= _T_546; + miccmect <= _T_548; end end always @(posedge rvclkhdr_12_io_l1clk or posedge reset) begin if (reset) begin micect <= 32'h0; end else if (wr_micect_r) begin - micect <= _T_523; - end else begin micect <= _T_525; + end else begin + micect <= _T_527; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_66 <= 6'h0; + _T_68 <= 6'h0; end else begin - _T_66 <= {_T_65,_T_63}; + _T_68 <= {_T_67,_T_65}; end end always @(posedge io_csr_wr_clk or posedge reset) begin @@ -3216,18 +3165,18 @@ end // initial end always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin if (reset) begin - _T_95 <= 33'h0; + mcyclel <= 32'h0; end else if (wr_mcyclel_r) begin - _T_95 <= {{1'd0}, io_dec_csr_wrdata_r}; + mcyclel <= io_dec_csr_wrdata_r; end else begin - _T_95 <= mcyclel_inc; + mcyclel <= mcyclel_inc[31:0]; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mcyclel_cout_f <= 1'h0; end else begin - mcyclel_cout_f <= mcyclel_cout & _T_96; + mcyclel_cout_f <= mcyclel_cout & _T_98; end end always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin @@ -3241,11 +3190,11 @@ end // initial end always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin if (reset) begin - _T_122 <= 33'h0; + minstretl <= 32'h0; end else if (wr_minstretl_r) begin - _T_122 <= {{1'd0}, io_dec_csr_wrdata_r}; + minstretl <= io_dec_csr_wrdata_r; end else begin - _T_122 <= minstretl_inc; + minstretl <= minstretl_inc[31:0]; end end always @(posedge io_free_clk or posedge reset) begin @@ -3259,7 +3208,7 @@ end // initial if (reset) begin minstretl_cout_f <= 1'h0; end else begin - minstretl_cout_f <= minstretl_cout & _T_123; + minstretl_cout_f <= minstretl_cout & _T_125; end end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin @@ -3280,44 +3229,44 @@ end // initial end always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin if (reset) begin - _T_165 <= 31'h0; + _T_167 <= 31'h0; end else begin - _T_165 <= io_npc_r; + _T_167 <= io_npc_r; end end always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin if (reset) begin pc_r_d1 <= 31'h0; end else begin - pc_r_d1 <= _T_169 | _T_170; + pc_r_d1 <= _T_171 | _T_172; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin - _T_194 <= 31'h0; + _T_196 <= 31'h0; end else begin - _T_194 <= _T_192 | _T_190; + _T_196 <= _T_194 | _T_192; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mcause <= 32'h0; end else begin - mcause <= _T_232 | _T_228; + mcause <= _T_234 | _T_230; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mscause <= 4'h0; end else begin - mscause <= _T_262 | _T_261; + mscause <= _T_264 | _T_263; end end always @(posedge io_e4e5_int_clk or posedge reset) begin if (reset) begin mtval <= 32'h0; end else begin - mtval <= _T_319 | _T_315; + mtval <= _T_321 | _T_317; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin @@ -3331,21 +3280,21 @@ end // initial if (reset) begin mfdc_int <= 15'h0; end else begin - mfdc_int <= {_T_345,_T_344}; + mfdc_int <= {_T_347,_T_346}; end end always @(posedge rvclkhdr_10_io_l1clk or posedge reset) begin if (reset) begin mrac <= 32'h0; end else begin - mrac <= {_T_482,_T_467}; + mrac <= {_T_484,_T_469}; end end always @(posedge rvclkhdr_11_io_l1clk or posedge reset) begin if (reset) begin mdseac <= 32'h0; end else begin - mdseac <= io_lsu_imprecise_error_addr_any; + mdseac <= io_tlu_busbuff_lsu_imprecise_error_addr_any; end end always @(posedge io_active_clk or posedge reset) begin @@ -3358,11 +3307,11 @@ end // initial always @(posedge io_active_clk or posedge reset) begin if (reset) begin mfdhs <= 2'h0; - end else if (_T_593) begin + end else if (_T_595) begin if (wr_mfdhs_r) begin mfdhs <= io_dec_csr_wrdata_r[1:0]; - end else if (_T_587) begin - mfdhs <= _T_591; + end else if (_T_589) begin + mfdhs <= _T_593; end end end @@ -3371,7 +3320,7 @@ end // initial force_halt_ctr_f <= 32'h0; end else if (mfdht[0]) begin if (io_debug_halt_req_f) begin - force_halt_ctr_f <= _T_598; + force_halt_ctr_f <= _T_600; end else if (io_dbg_tlu_halted_f) begin force_halt_ctr_f <= 32'h0; end @@ -3416,27 +3365,27 @@ end // initial end always @(posedge rvclkhdr_17_io_l1clk or posedge reset) begin if (reset) begin - _T_700 <= 16'h0; + _T_701 <= 16'h0; end else if (enter_debug_halt_req_le) begin - _T_700 <= _T_674; + _T_701 <= _T_675; end else if (wr_dcsr_r) begin - _T_700 <= _T_689; + _T_701 <= _T_690; end else begin - _T_700 <= _T_694; + _T_701 <= _T_695; end end always @(posedge rvclkhdr_18_io_l1clk or posedge reset) begin if (reset) begin - _T_725 <= 31'h0; + _T_726 <= 31'h0; end else begin - _T_725 <= _T_720 | _T_719; + _T_726 <= _T_721 | _T_720; end end always @(posedge rvclkhdr_19_io_l1clk or posedge reset) begin if (reset) begin dicawics <= 17'h0; end else begin - dicawics <= {_T_729,io_dec_csr_wrdata_r[16:3]}; + dicawics <= {_T_730,io_dec_csr_wrdata_r[16:3]}; end end always @(posedge rvclkhdr_20_io_l1clk or posedge reset) begin @@ -3459,12 +3408,12 @@ end // initial end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_757 <= 32'h0; - end else if (_T_755) begin - if (_T_751) begin - _T_757 <= io_dec_csr_wrdata_r; + _T_758 <= 32'h0; + end else if (_T_756) begin + if (_T_752) begin + _T_758 <= io_dec_csr_wrdata_r; end else begin - _T_757 <= {{25'd0}, io_ifu_ic_debug_rd_data[70:64]}; + _T_758 <= {{25'd0}, io_ifu_ic_debug_rd_data[70:64]}; end end end @@ -3472,14 +3421,14 @@ end // initial if (reset) begin icache_rd_valid_f <= 1'h0; end else begin - icache_rd_valid_f <= _T_767 & _T_769; + icache_rd_valid_f <= _T_768 & _T_770; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin icache_wr_valid_f <= 1'h0; end else begin - icache_wr_valid_f <= _T_662 & _T_772; + icache_wr_valid_f <= _T_663 & _T_773; end end always @(posedge io_csr_wr_clk or posedge reset) begin @@ -3489,40 +3438,40 @@ end // initial mtsel <= io_dec_csr_wrdata_r[1:0]; end end - always @(posedge io_active_clk or posedge reset) begin - if (reset) begin - _T_871 <= 10'h0; - end else if (wr_mtdata1_t_r_0) begin - _T_871 <= tdata_wrdata_r; - end else begin - _T_871 <= _T_842; - end - end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_872 <= 10'h0; - end else if (wr_mtdata1_t_r_1) begin + end else if (wr_mtdata1_t_r_0) begin _T_872 <= tdata_wrdata_r; end else begin - _T_872 <= _T_851; + _T_872 <= _T_843; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_873 <= 10'h0; - end else if (wr_mtdata1_t_r_2) begin + end else if (wr_mtdata1_t_r_1) begin _T_873 <= tdata_wrdata_r; end else begin - _T_873 <= _T_860; + _T_873 <= _T_852; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_874 <= 10'h0; - end else if (wr_mtdata1_t_r_3) begin + end else if (wr_mtdata1_t_r_2) begin _T_874 <= tdata_wrdata_r; end else begin - _T_874 <= _T_869; + _T_874 <= _T_861; + end + end + always @(posedge io_active_clk or posedge reset) begin + if (reset) begin + _T_875 <= 10'h0; + end else if (wr_mtdata1_t_r_3) begin + _T_875 <= tdata_wrdata_r; + end else begin + _T_875 <= _T_870; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin @@ -3557,7 +3506,7 @@ end // initial if (reset) begin mhpme3 <= 10'h0; end else if (wr_mhpme3_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme3 <= 10'h204; end else begin mhpme3 <= io_dec_csr_wrdata_r[9:0]; @@ -3568,7 +3517,7 @@ end // initial if (reset) begin mhpme4 <= 10'h0; end else if (wr_mhpme4_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme4 <= 10'h204; end else begin mhpme4 <= io_dec_csr_wrdata_r[9:0]; @@ -3579,7 +3528,7 @@ end // initial if (reset) begin mhpme5 <= 10'h0; end else if (wr_mhpme5_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme5 <= 10'h204; end else begin mhpme5 <= io_dec_csr_wrdata_r[9:0]; @@ -3590,7 +3539,7 @@ end // initial if (reset) begin mhpme6 <= 10'h0; end else if (wr_mhpme6_r) begin - if (_T_2287) begin + if (_T_2292) begin mhpme6 <= 10'h204; end else begin mhpme6 <= io_dec_csr_wrdata_r[9:0]; @@ -3601,35 +3550,35 @@ end // initial if (reset) begin mhpmc_inc_r_d1_0 <= 1'h0; end else begin - mhpmc_inc_r_d1_0 <= _T_1305[0]; + mhpmc_inc_r_d1_0 <= _T_1025 & _T_1305; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_1 <= 1'h0; end else begin - mhpmc_inc_r_d1_1 <= _T_1588[0]; + mhpmc_inc_r_d1_1 <= _T_1309 & _T_1589; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_2 <= 1'h0; end else begin - mhpmc_inc_r_d1_2 <= _T_1871[0]; + mhpmc_inc_r_d1_2 <= _T_1593 & _T_1873; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_3 <= 1'h0; end else begin - mhpmc_inc_r_d1_3 <= _T_2154[0]; + mhpmc_inc_r_d1_3 <= _T_1877 & _T_2157; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin perfcnt_halted_d1 <= 1'h0; end else begin - perfcnt_halted_d1 <= _T_83 | io_dec_tlu_pmu_fw_halted; + perfcnt_halted_d1 <= _T_85 | io_dec_tlu_pmu_fw_halted; end end always @(posedge rvclkhdr_27_io_l1clk or posedge reset) begin @@ -3704,32 +3653,32 @@ end // initial mhpmc6 <= mhpmc6_incr[31:0]; end end - always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin - if (reset) begin - _T_2325 <= 1'h0; - end else begin - _T_2325 <= io_i0_valid_wb; - end - end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin _T_2330 <= 1'h0; end else begin - _T_2330 <= _T_2326 | _T_2328; + _T_2330 <= io_i0_valid_wb; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2331 <= 5'h0; + _T_2335 <= 1'h0; end else begin - _T_2331 <= io_exc_cause_wb; + _T_2335 <= _T_2331 | _T_2333; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2332 <= 1'h0; + _T_2336 <= 5'h0; end else begin - _T_2332 <= io_interrupt_valid_r_d1; + _T_2336 <= io_exc_cause_wb; + end + end + always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin + if (reset) begin + _T_2337 <= 1'h0; + end else begin + _T_2337 <= io_interrupt_valid_r_d1; end end endmodule @@ -3803,391 +3752,409 @@ module el2_dec_decode_csr_read( output io_csr_pkt_postsync, output io_csr_pkt_legal ); - wire _T_1 = ~io_dec_csr_rdaddr_d[11]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_3 = ~io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_5 = ~io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_7 = ~io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_9 = _T_1 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_10 = _T_9 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_11 = _T_10 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_15 = ~io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_17 = ~io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_19 = io_dec_csr_rdaddr_d[10] & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_20 = _T_19 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_27 = ~io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:159] - wire _T_29 = _T_19 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_36 = io_dec_csr_rdaddr_d[10] & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_37 = _T_36 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_69 = _T_10 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_70 = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_75 = _T_15 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_94 = ~io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_96 = ~io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_101 = io_dec_csr_rdaddr_d[11] & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_102 = _T_101 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_103 = _T_102 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_104 = _T_103 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_119 = io_dec_csr_rdaddr_d[7] & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_120 = _T_119 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_121 = _T_120 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_122 = _T_121 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_123 = _T_122 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_138 = _T_15 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_139 = _T_138 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_140 = _T_139 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_141 = _T_140 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_142 = _T_141 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_145 = ~io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:123] - wire _T_156 = _T_145 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_157 = _T_156 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_158 = _T_157 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_159 = _T_158 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_160 = _T_159 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_172 = _T_75 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_173 = _T_172 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_182 = _T_75 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_183 = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_191 = _T_75 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_196 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_217 = _T_1 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_218 = _T_217 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_219 = _T_218 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_220 = _T_219 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_230 = io_dec_csr_rdaddr_d[10] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_231 = _T_230 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_232 = _T_231 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_240 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_241 = _T_240 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_258 = _T_145 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_259 = _T_258 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_260 = _T_259 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_261 = _T_260 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_268 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_269 = _T_268 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_281 = _T_268 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_291 = _T_36 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_292 = _T_291 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_299 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_300 = _T_299 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_310 = _T_300 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_311 = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_330 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_331 = _T_330 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_332 = _T_331 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_342 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_381 = _T_103 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_382 = _T_381 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_397 = _T_103 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_411 = _T_15 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_412 = _T_411 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_413 = _T_412 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_414 = _T_413 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_415 = _T_414 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_426 = io_dec_csr_rdaddr_d[7] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_427 = _T_426 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_428 = _T_427 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_429 = _T_428 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_444 = _T_119 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_445 = _T_444 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_446 = _T_445 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_447 = _T_446 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_460 = _T_427 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_461 = _T_460 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_478 = _T_446 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_490 = _T_15 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_491 = _T_490 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_492 = _T_491 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_493 = _T_492 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_505 = io_dec_csr_rdaddr_d[5] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_506 = _T_505 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_507 = _T_506 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_508 = _T_507 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_536 = _T_507 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_553 = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_562 = io_dec_csr_rdaddr_d[6] & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_563 = _T_562 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_564 = _T_563 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_572 = io_dec_csr_rdaddr_d[6] & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_573 = _T_572 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_574 = _T_573 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_585 = _T_563 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_593 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_594 = _T_593 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_595 = _T_594 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_614 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_615 = _T_614 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_624 = io_dec_csr_rdaddr_d[6] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_625 = _T_624 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_626 = _T_625 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_668 = _T_196 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_669 = _T_668 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_685 = _T_196 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_693 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_694 = _T_693 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_695 = _T_694 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_703 = _T_624 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_716 = _T_1 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_717 = _T_716 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_718 = _T_717 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_719 = _T_718 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_726 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_727 = _T_726 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_737 = _T_230 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_738 = _T_737 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_748 = _T_726 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_749 = _T_748 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_787 = _T_311 | _T_553; // @[el2_dec_tlu_ctl.scala 2716:73] - wire _T_799 = _T_3 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_800 = _T_799 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_801 = _T_800 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_802 = _T_801 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_803 = _T_802 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_804 = _T_787 | _T_803; // @[el2_dec_tlu_ctl.scala 2716:113] - wire _T_813 = io_dec_csr_rdaddr_d[11] & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_814 = _T_813 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_815 = _T_814 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_816 = _T_815 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_817 = _T_804 | _T_816; // @[el2_dec_tlu_ctl.scala 2716:147] - wire _T_828 = _T_814 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_829 = _T_828 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_830 = _T_817 | _T_829; // @[el2_dec_tlu_ctl.scala 2717:41] - wire _T_841 = io_dec_csr_rdaddr_d[7] & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_842 = _T_841 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_843 = _T_842 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_844 = _T_843 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_845 = _T_844 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_869 = _T_311 | _T_70; // @[el2_dec_tlu_ctl.scala 2718:73] - wire _T_879 = _T_869 | _T_183; // @[el2_dec_tlu_ctl.scala 2718:113] - wire _T_889 = _T_879 | _T_342; // @[el2_dec_tlu_ctl.scala 2718:154] - wire _T_904 = _T_1 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_905 = _T_904 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_906 = _T_905 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_907 = _T_906 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_908 = _T_907 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_909 = _T_908 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_910 = _T_889 | _T_909; // @[el2_dec_tlu_ctl.scala 2719:41] - wire _T_922 = _T_217 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_923 = _T_922 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_924 = _T_923 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_925 = _T_924 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_926 = _T_910 | _T_925; // @[el2_dec_tlu_ctl.scala 2719:81] - wire _T_937 = _T_231 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_938 = _T_937 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_955 = _T_1 & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_956 = _T_955 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_957 = _T_956 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_958 = _T_957 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_959 = _T_958 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_960 = _T_959 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_961 = _T_960 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_962 = _T_961 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_963 = _T_962 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_964 = _T_963 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_983 = _T_1 & _T_145; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_984 = _T_983 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_985 = _T_984 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_986 = _T_985 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_987 = _T_986 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_988 = _T_987 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_989 = _T_988 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_990 = _T_989 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_991 = _T_990 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_992 = _T_964 | _T_991; // @[el2_dec_tlu_ctl.scala 2721:73] - wire _T_1013 = _T_987 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1014 = _T_1013 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1015 = _T_1014 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1016 = _T_992 | _T_1015; // @[el2_dec_tlu_ctl.scala 2721:121] - wire _T_1032 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1033 = _T_1032 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1034 = _T_1033 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1035 = _T_1034 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1036 = _T_1035 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1037 = _T_1036 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1038 = _T_1037 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1039 = _T_1038 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1040 = _T_1039 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1041 = _T_1016 | _T_1040; // @[el2_dec_tlu_ctl.scala 2722:57] - wire _T_1053 = io_dec_csr_rdaddr_d[11] & _T_145; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1054 = _T_1053 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1055 = _T_1054 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1056 = _T_1055 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1057 = _T_1056 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1058 = _T_1057 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1059 = _T_1041 | _T_1058; // @[el2_dec_tlu_ctl.scala 2722:105] - wire _T_1078 = _T_959 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1079 = _T_1078 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1080 = _T_1079 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1081 = _T_1080 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1082 = _T_1081 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1083 = _T_1082 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1084 = _T_1059 | _T_1083; // @[el2_dec_tlu_ctl.scala 2723:65] - wire _T_1105 = _T_1079 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1106 = _T_1105 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1107 = _T_1084 | _T_1106; // @[el2_dec_tlu_ctl.scala 2723:113] - wire _T_1125 = _T_1033 & _T_15; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1126 = _T_1125 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1127 = _T_1126 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1128 = _T_1127 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1129 = _T_1128 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1130 = _T_1129 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1131 = _T_1130 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1132 = _T_1107 | _T_1131; // @[el2_dec_tlu_ctl.scala 2724:57] - wire _T_1152 = _T_958 & _T_3; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1153 = _T_1152 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1154 = _T_1153 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1155 = _T_1154 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1156 = _T_1155 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1157 = _T_1132 | _T_1156; // @[el2_dec_tlu_ctl.scala 2724:113] - wire _T_1176 = _T_1013 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1177 = _T_1157 | _T_1176; // @[el2_dec_tlu_ctl.scala 2725:57] - wire _T_1202 = _T_1129 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1203 = _T_1202 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1204 = _T_1203 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1205 = _T_1177 | _T_1204; // @[el2_dec_tlu_ctl.scala 2725:113] - wire _T_1224 = _T_959 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1225 = _T_1224 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1226 = _T_1225 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1227 = _T_1226 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1228 = _T_1205 | _T_1227; // @[el2_dec_tlu_ctl.scala 2726:57] - wire _T_1248 = _T_1224 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1249 = _T_1248 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1250 = _T_1249 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1251 = _T_1228 | _T_1250; // @[el2_dec_tlu_ctl.scala 2726:113] - wire _T_1275 = _T_1130 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1276 = _T_1251 | _T_1275; // @[el2_dec_tlu_ctl.scala 2727:57] - wire _T_1296 = _T_1013 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1297 = _T_1296 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1298 = _T_1276 | _T_1297; // @[el2_dec_tlu_ctl.scala 2727:113] - wire _T_1315 = _T_1055 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1316 = _T_1315 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1317 = _T_1316 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1318 = _T_1317 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1319 = _T_1318 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1320 = _T_1298 | _T_1319; // @[el2_dec_tlu_ctl.scala 2728:65] - wire _T_1343 = _T_1318 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1344 = _T_1343 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1345 = _T_1320 | _T_1344; // @[el2_dec_tlu_ctl.scala 2728:121] - wire _T_1361 = _T_1057 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1362 = _T_1345 | _T_1361; // @[el2_dec_tlu_ctl.scala 2729:57] - wire _T_1384 = _T_1249 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1385 = _T_1362 | _T_1384; // @[el2_dec_tlu_ctl.scala 2729:113] - wire _T_1406 = _T_1225 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1407 = _T_1385 | _T_1406; // @[el2_dec_tlu_ctl.scala 2730:57] - wire _T_1430 = _T_1226 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1431 = _T_1407 | _T_1430; // @[el2_dec_tlu_ctl.scala 2730:113] - wire _T_1455 = _T_1153 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1456 = _T_1455 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1457 = _T_1456 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1458 = _T_1457 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1459 = _T_1431 | _T_1458; // @[el2_dec_tlu_ctl.scala 2731:57] - wire _T_1475 = _T_1057 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1476 = _T_1459 | _T_1475; // @[el2_dec_tlu_ctl.scala 2731:105] - wire _T_1498 = _T_986 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1499 = _T_1498 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1500 = _T_1499 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1501 = _T_1500 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1502 = _T_1501 & _T_7; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1503 = _T_1476 | _T_1502; // @[el2_dec_tlu_ctl.scala 2732:65] - wire _T_1526 = _T_986 & _T_5; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1527 = _T_1526 & _T_94; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1528 = _T_1527 & _T_96; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1529 = _T_1528 & _T_17; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1530 = _T_1529 & _T_27; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1531 = _T_1503 | _T_1530; // @[el2_dec_tlu_ctl.scala 2732:113] - wire _T_1550 = _T_1013 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1551 = _T_1531 | _T_1550; // @[el2_dec_tlu_ctl.scala 2733:57] - wire _T_1567 = _T_1057 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1568 = _T_1551 | _T_1567; // @[el2_dec_tlu_ctl.scala 2733:113] - wire _T_1587 = _T_1013 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - wire _T_1588 = _T_1568 | _T_1587; // @[el2_dec_tlu_ctl.scala 2734:65] - wire _T_1604 = _T_1057 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2648:192] - assign io_csr_pkt_csr_misa = _T_11 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:49] - assign io_csr_pkt_csr_mvendorid = _T_20 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2651:49] - assign io_csr_pkt_csr_marchid = _T_29 & _T_27; // @[el2_dec_tlu_ctl.scala 2652:57] - assign io_csr_pkt_csr_mimpid = _T_37 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2653:57] - assign io_csr_pkt_csr_mhartid = _T_19 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2654:57] - assign io_csr_pkt_csr_mstatus = _T_11 & _T_27; // @[el2_dec_tlu_ctl.scala 2655:57] - assign io_csr_pkt_csr_mtvec = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2656:49] - assign io_csr_pkt_csr_mip = _T_75 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2657:57] - assign io_csr_pkt_csr_mie = _T_69 & _T_27; // @[el2_dec_tlu_ctl.scala 2658:57] - assign io_csr_pkt_csr_mcyclel = _T_104 & _T_17; // @[el2_dec_tlu_ctl.scala 2659:57] - assign io_csr_pkt_csr_mcycleh = _T_123 & _T_17; // @[el2_dec_tlu_ctl.scala 2660:57] - assign io_csr_pkt_csr_minstretl = _T_142 & _T_27; // @[el2_dec_tlu_ctl.scala 2661:49] - assign io_csr_pkt_csr_minstreth = _T_160 & _T_27; // @[el2_dec_tlu_ctl.scala 2662:49] - assign io_csr_pkt_csr_mscratch = _T_173 & _T_27; // @[el2_dec_tlu_ctl.scala 2663:49] - assign io_csr_pkt_csr_mepc = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2664:49] - assign io_csr_pkt_csr_mcause = _T_191 & _T_27; // @[el2_dec_tlu_ctl.scala 2665:57] - assign io_csr_pkt_csr_mscause = _T_196 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2666:57] - assign io_csr_pkt_csr_mtval = _T_191 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2667:49] - assign io_csr_pkt_csr_mrac = _T_220 & _T_17; // @[el2_dec_tlu_ctl.scala 2668:49] - assign io_csr_pkt_csr_dmst = _T_232 & _T_17; // @[el2_dec_tlu_ctl.scala 2669:49] - assign io_csr_pkt_csr_mdseac = _T_241 & _T_96; // @[el2_dec_tlu_ctl.scala 2670:57] - assign io_csr_pkt_csr_meihap = _T_240 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2671:57] - assign io_csr_pkt_csr_meivt = _T_261 & _T_27; // @[el2_dec_tlu_ctl.scala 2672:49] - assign io_csr_pkt_csr_meipt = _T_269 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2673:49] - assign io_csr_pkt_csr_meicurpl = _T_268 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2674:49] - assign io_csr_pkt_csr_meicidpl = _T_281 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2675:49] - assign io_csr_pkt_csr_dcsr = _T_292 & _T_27; // @[el2_dec_tlu_ctl.scala 2676:49] - assign io_csr_pkt_csr_mcgc = _T_300 & _T_27; // @[el2_dec_tlu_ctl.scala 2677:49] - assign io_csr_pkt_csr_mfdc = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2678:49] - assign io_csr_pkt_csr_dpc = _T_292 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2679:57] - assign io_csr_pkt_csr_mtsel = _T_332 & _T_27; // @[el2_dec_tlu_ctl.scala 2680:49] - assign io_csr_pkt_csr_mtdata1 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2681:57] - assign io_csr_pkt_csr_mtdata2 = _T_331 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2682:57] - assign io_csr_pkt_csr_mhpmc3 = _T_104 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2683:57] - assign io_csr_pkt_csr_mhpmc4 = _T_382 & _T_27; // @[el2_dec_tlu_ctl.scala 2684:57] - assign io_csr_pkt_csr_mhpmc5 = _T_397 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2685:57] - assign io_csr_pkt_csr_mhpmc6 = _T_415 & _T_27; // @[el2_dec_tlu_ctl.scala 2686:57] - assign io_csr_pkt_csr_mhpmc3h = _T_429 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2687:57] - assign io_csr_pkt_csr_mhpmc4h = _T_447 & _T_27; // @[el2_dec_tlu_ctl.scala 2688:57] - assign io_csr_pkt_csr_mhpmc5h = _T_461 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2689:57] - assign io_csr_pkt_csr_mhpmc6h = _T_478 & _T_27; // @[el2_dec_tlu_ctl.scala 2690:57] - assign io_csr_pkt_csr_mhpme3 = _T_493 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2691:57] - assign io_csr_pkt_csr_mhpme4 = _T_508 & _T_27; // @[el2_dec_tlu_ctl.scala 2692:57] - assign io_csr_pkt_csr_mhpme5 = _T_508 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2693:57] - assign io_csr_pkt_csr_mhpme6 = _T_536 & _T_27; // @[el2_dec_tlu_ctl.scala 2694:57] - assign io_csr_pkt_csr_mcountinhibit = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2695:41] - assign io_csr_pkt_csr_mitctl0 = _T_564 & _T_27; // @[el2_dec_tlu_ctl.scala 2696:57] - assign io_csr_pkt_csr_mitctl1 = _T_574 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2697:57] - assign io_csr_pkt_csr_mitb0 = _T_585 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2698:49] - assign io_csr_pkt_csr_mitb1 = _T_595 & _T_27; // @[el2_dec_tlu_ctl.scala 2699:49] - assign io_csr_pkt_csr_mitcnt0 = _T_585 & _T_27; // @[el2_dec_tlu_ctl.scala 2700:57] - assign io_csr_pkt_csr_mitcnt1 = _T_615 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2701:57] - assign io_csr_pkt_csr_mpmc = _T_626 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2702:49] - assign io_csr_pkt_csr_meicpct = _T_281 & _T_27; // @[el2_dec_tlu_ctl.scala 2704:57] - assign io_csr_pkt_csr_micect = _T_669 & _T_27; // @[el2_dec_tlu_ctl.scala 2706:57] - assign io_csr_pkt_csr_miccmect = _T_668 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2707:49] - assign io_csr_pkt_csr_mdccmect = _T_685 & _T_27; // @[el2_dec_tlu_ctl.scala 2708:49] - assign io_csr_pkt_csr_mfdht = _T_695 & _T_27; // @[el2_dec_tlu_ctl.scala 2709:49] - assign io_csr_pkt_csr_mfdhs = _T_703 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2710:49] - assign io_csr_pkt_csr_dicawics = _T_719 & _T_27; // @[el2_dec_tlu_ctl.scala 2711:49] - assign io_csr_pkt_csr_dicad0h = _T_727 & _T_17; // @[el2_dec_tlu_ctl.scala 2712:57] - assign io_csr_pkt_csr_dicad0 = _T_738 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2713:57] - assign io_csr_pkt_csr_dicad1 = _T_749 & _T_27; // @[el2_dec_tlu_ctl.scala 2714:57] - assign io_csr_pkt_csr_dicago = _T_749 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2715:57] - assign io_csr_pkt_presync = _T_830 | _T_845; // @[el2_dec_tlu_ctl.scala 2716:26] - assign io_csr_pkt_postsync = _T_926 | _T_938; // @[el2_dec_tlu_ctl.scala 2718:24] - assign io_csr_pkt_legal = _T_1588 | _T_1604; // @[el2_dec_tlu_ctl.scala 2721:20] + wire _T_1 = ~io_dec_csr_rdaddr_d[11]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_3 = ~io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_5 = ~io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_7 = ~io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_9 = _T_1 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_10 = _T_9 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_11 = _T_10 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_15 = ~io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_17 = ~io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_19 = io_dec_csr_rdaddr_d[10] & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_20 = _T_19 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_27 = ~io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:165] + wire _T_29 = _T_19 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_36 = io_dec_csr_rdaddr_d[10] & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_37 = _T_36 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_69 = _T_10 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_70 = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_75 = _T_15 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_94 = ~io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_96 = ~io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_101 = io_dec_csr_rdaddr_d[11] & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_102 = _T_101 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_103 = _T_102 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_104 = _T_103 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_119 = io_dec_csr_rdaddr_d[7] & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_120 = _T_119 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_121 = _T_120 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_122 = _T_121 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_123 = _T_122 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_138 = _T_15 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_139 = _T_138 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_140 = _T_139 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_141 = _T_140 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_142 = _T_141 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_145 = ~io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:129] + wire _T_156 = _T_145 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_157 = _T_156 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_158 = _T_157 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_159 = _T_158 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_160 = _T_159 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_172 = _T_75 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_173 = _T_172 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_182 = _T_75 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_183 = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_191 = _T_75 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_196 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_217 = _T_1 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_218 = _T_217 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_219 = _T_218 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_220 = _T_219 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_230 = io_dec_csr_rdaddr_d[10] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_231 = _T_230 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_232 = _T_231 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_240 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_241 = _T_240 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_258 = _T_145 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_259 = _T_258 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_260 = _T_259 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_261 = _T_260 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_268 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_269 = _T_268 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_281 = _T_268 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_291 = _T_36 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_292 = _T_291 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_299 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_300 = _T_299 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_310 = _T_300 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_311 = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_330 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_331 = _T_330 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_332 = _T_331 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_342 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_381 = _T_103 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_382 = _T_381 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_397 = _T_103 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_411 = _T_15 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_412 = _T_411 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_413 = _T_412 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_414 = _T_413 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_415 = _T_414 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_426 = io_dec_csr_rdaddr_d[7] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_427 = _T_426 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_428 = _T_427 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_429 = _T_428 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_444 = _T_119 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_445 = _T_444 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_446 = _T_445 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_447 = _T_446 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_460 = _T_427 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_461 = _T_460 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_478 = _T_446 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_490 = _T_15 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_491 = _T_490 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_492 = _T_491 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_493 = _T_492 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_505 = io_dec_csr_rdaddr_d[5] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_506 = _T_505 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_507 = _T_506 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_508 = _T_507 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_536 = _T_507 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_553 = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_562 = io_dec_csr_rdaddr_d[6] & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_563 = _T_562 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_564 = _T_563 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_572 = io_dec_csr_rdaddr_d[6] & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_573 = _T_572 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_574 = _T_573 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_585 = _T_563 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_593 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_594 = _T_593 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_595 = _T_594 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_614 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_615 = _T_614 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_624 = io_dec_csr_rdaddr_d[6] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_625 = _T_624 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_626 = _T_625 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_668 = _T_196 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_669 = _T_668 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_685 = _T_196 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_693 = io_dec_csr_rdaddr_d[6] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_694 = _T_693 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_695 = _T_694 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_703 = _T_624 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_716 = _T_1 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_717 = _T_716 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_718 = _T_717 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_719 = _T_718 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_726 = io_dec_csr_rdaddr_d[10] & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_727 = _T_726 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_737 = _T_230 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_738 = _T_737 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_748 = _T_726 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_749 = _T_748 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_787 = _T_311 | _T_553; // @[el2_dec_tlu_ctl.scala 2718:81] + wire _T_799 = _T_3 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_800 = _T_799 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_801 = _T_800 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_802 = _T_801 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_803 = _T_802 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_804 = _T_787 | _T_803; // @[el2_dec_tlu_ctl.scala 2718:121] + wire _T_813 = io_dec_csr_rdaddr_d[11] & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_814 = _T_813 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_815 = _T_814 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_816 = _T_815 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_817 = _T_804 | _T_816; // @[el2_dec_tlu_ctl.scala 2718:155] + wire _T_828 = _T_814 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_829 = _T_828 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_830 = _T_817 | _T_829; // @[el2_dec_tlu_ctl.scala 2719:97] + wire _T_841 = io_dec_csr_rdaddr_d[7] & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_842 = _T_841 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_843 = _T_842 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_844 = _T_843 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_845 = _T_844 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_869 = _T_311 | _T_70; // @[el2_dec_tlu_ctl.scala 2720:81] + wire _T_879 = _T_869 | _T_183; // @[el2_dec_tlu_ctl.scala 2720:121] + wire _T_889 = _T_879 | _T_342; // @[el2_dec_tlu_ctl.scala 2720:162] + wire _T_904 = _T_1 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_905 = _T_904 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_906 = _T_905 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_907 = _T_906 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_908 = _T_907 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_909 = _T_908 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_910 = _T_889 | _T_909; // @[el2_dec_tlu_ctl.scala 2721:105] + wire _T_922 = _T_217 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_923 = _T_922 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_924 = _T_923 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_925 = _T_924 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_926 = _T_910 | _T_925; // @[el2_dec_tlu_ctl.scala 2721:145] + wire _T_937 = _T_231 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_938 = _T_937 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_955 = _T_1 & io_dec_csr_rdaddr_d[10]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_956 = _T_955 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_957 = _T_956 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_958 = _T_957 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_959 = _T_958 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_960 = _T_959 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_961 = _T_960 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_962 = _T_961 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_963 = _T_962 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_964 = _T_963 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_983 = _T_1 & _T_145; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_984 = _T_983 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_985 = _T_984 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_986 = _T_985 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_987 = _T_986 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_988 = _T_987 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_989 = _T_988 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_990 = _T_989 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_991 = _T_990 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_992 = _T_964 | _T_991; // @[el2_dec_tlu_ctl.scala 2723:81] + wire _T_1013 = _T_987 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1014 = _T_1013 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1015 = _T_1014 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1016 = _T_992 | _T_1015; // @[el2_dec_tlu_ctl.scala 2723:129] + wire _T_1032 = io_dec_csr_rdaddr_d[11] & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1033 = _T_1032 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1034 = _T_1033 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1035 = _T_1034 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1036 = _T_1035 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1037 = _T_1036 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1038 = _T_1037 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1039 = _T_1038 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1040 = _T_1039 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1041 = _T_1016 | _T_1040; // @[el2_dec_tlu_ctl.scala 2724:105] + wire _T_1053 = io_dec_csr_rdaddr_d[11] & _T_145; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1054 = _T_1053 & io_dec_csr_rdaddr_d[9]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1055 = _T_1054 & io_dec_csr_rdaddr_d[8]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1056 = _T_1055 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1057 = _T_1056 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1058 = _T_1057 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1059 = _T_1041 | _T_1058; // @[el2_dec_tlu_ctl.scala 2724:153] + wire _T_1078 = _T_959 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1079 = _T_1078 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1080 = _T_1079 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1081 = _T_1080 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1082 = _T_1081 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1083 = _T_1082 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1084 = _T_1059 | _T_1083; // @[el2_dec_tlu_ctl.scala 2725:105] + wire _T_1105 = _T_1079 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1106 = _T_1105 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1107 = _T_1084 | _T_1106; // @[el2_dec_tlu_ctl.scala 2725:153] + wire _T_1125 = _T_1033 & _T_15; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1126 = _T_1125 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1127 = _T_1126 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1128 = _T_1127 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1129 = _T_1128 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1130 = _T_1129 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1131 = _T_1130 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1132 = _T_1107 | _T_1131; // @[el2_dec_tlu_ctl.scala 2726:105] + wire _T_1152 = _T_958 & _T_3; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1153 = _T_1152 & io_dec_csr_rdaddr_d[5]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1154 = _T_1153 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1155 = _T_1154 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1156 = _T_1155 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1157 = _T_1132 | _T_1156; // @[el2_dec_tlu_ctl.scala 2726:161] + wire _T_1176 = _T_1013 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1177 = _T_1157 | _T_1176; // @[el2_dec_tlu_ctl.scala 2727:105] + wire _T_1202 = _T_1129 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1203 = _T_1202 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1204 = _T_1203 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1205 = _T_1177 | _T_1204; // @[el2_dec_tlu_ctl.scala 2727:161] + wire _T_1224 = _T_959 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1225 = _T_1224 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1226 = _T_1225 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1227 = _T_1226 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1228 = _T_1205 | _T_1227; // @[el2_dec_tlu_ctl.scala 2728:97] + wire _T_1248 = _T_1224 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1249 = _T_1248 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1250 = _T_1249 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1251 = _T_1228 | _T_1250; // @[el2_dec_tlu_ctl.scala 2728:153] + wire _T_1275 = _T_1130 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1276 = _T_1251 | _T_1275; // @[el2_dec_tlu_ctl.scala 2729:105] + wire _T_1296 = _T_1013 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1297 = _T_1296 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1298 = _T_1276 | _T_1297; // @[el2_dec_tlu_ctl.scala 2729:161] + wire _T_1315 = _T_1055 & io_dec_csr_rdaddr_d[7]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1316 = _T_1315 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1317 = _T_1316 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1318 = _T_1317 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1319 = _T_1318 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1320 = _T_1298 | _T_1319; // @[el2_dec_tlu_ctl.scala 2730:105] + wire _T_1343 = _T_1318 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1344 = _T_1343 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1345 = _T_1320 | _T_1344; // @[el2_dec_tlu_ctl.scala 2730:161] + wire _T_1361 = _T_1057 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1362 = _T_1345 | _T_1361; // @[el2_dec_tlu_ctl.scala 2731:105] + wire _T_1384 = _T_1249 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1385 = _T_1362 | _T_1384; // @[el2_dec_tlu_ctl.scala 2731:161] + wire _T_1406 = _T_1225 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1407 = _T_1385 | _T_1406; // @[el2_dec_tlu_ctl.scala 2732:105] + wire _T_1430 = _T_1226 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1431 = _T_1407 | _T_1430; // @[el2_dec_tlu_ctl.scala 2732:161] + wire _T_1455 = _T_1153 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1456 = _T_1455 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1457 = _T_1456 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1458 = _T_1457 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1459 = _T_1431 | _T_1458; // @[el2_dec_tlu_ctl.scala 2733:105] + wire _T_1475 = _T_1057 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1476 = _T_1459 | _T_1475; // @[el2_dec_tlu_ctl.scala 2733:153] + wire _T_1498 = _T_986 & io_dec_csr_rdaddr_d[6]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1499 = _T_1498 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1500 = _T_1499 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1501 = _T_1500 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1502 = _T_1501 & _T_7; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1503 = _T_1476 | _T_1502; // @[el2_dec_tlu_ctl.scala 2734:113] + wire _T_1526 = _T_986 & _T_5; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1527 = _T_1526 & _T_94; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1528 = _T_1527 & _T_96; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1529 = _T_1528 & _T_17; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1530 = _T_1529 & _T_27; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1531 = _T_1503 | _T_1530; // @[el2_dec_tlu_ctl.scala 2734:161] + wire _T_1550 = _T_1013 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1551 = _T_1531 | _T_1550; // @[el2_dec_tlu_ctl.scala 2735:97] + wire _T_1567 = _T_1057 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1568 = _T_1551 | _T_1567; // @[el2_dec_tlu_ctl.scala 2735:153] + wire _T_1587 = _T_1013 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + wire _T_1588 = _T_1568 | _T_1587; // @[el2_dec_tlu_ctl.scala 2736:113] + wire _T_1604 = _T_1057 & io_dec_csr_rdaddr_d[4]; // @[el2_dec_tlu_ctl.scala 2650:198] + assign io_csr_pkt_csr_misa = _T_11 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2652:57] + assign io_csr_pkt_csr_mvendorid = _T_20 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2653:57] + assign io_csr_pkt_csr_marchid = _T_29 & _T_27; // @[el2_dec_tlu_ctl.scala 2654:57] + assign io_csr_pkt_csr_mimpid = _T_37 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2655:57] + assign io_csr_pkt_csr_mhartid = _T_19 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2656:57] + assign io_csr_pkt_csr_mstatus = _T_11 & _T_27; // @[el2_dec_tlu_ctl.scala 2657:57] + assign io_csr_pkt_csr_mtvec = _T_69 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2658:57] + assign io_csr_pkt_csr_mip = _T_75 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2659:65] + assign io_csr_pkt_csr_mie = _T_69 & _T_27; // @[el2_dec_tlu_ctl.scala 2660:65] + assign io_csr_pkt_csr_mcyclel = _T_104 & _T_17; // @[el2_dec_tlu_ctl.scala 2661:57] + assign io_csr_pkt_csr_mcycleh = _T_123 & _T_17; // @[el2_dec_tlu_ctl.scala 2662:57] + assign io_csr_pkt_csr_minstretl = _T_142 & _T_27; // @[el2_dec_tlu_ctl.scala 2663:57] + assign io_csr_pkt_csr_minstreth = _T_160 & _T_27; // @[el2_dec_tlu_ctl.scala 2664:57] + assign io_csr_pkt_csr_mscratch = _T_173 & _T_27; // @[el2_dec_tlu_ctl.scala 2665:57] + assign io_csr_pkt_csr_mepc = _T_182 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2666:57] + assign io_csr_pkt_csr_mcause = _T_191 & _T_27; // @[el2_dec_tlu_ctl.scala 2667:57] + assign io_csr_pkt_csr_mscause = _T_196 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2668:57] + assign io_csr_pkt_csr_mtval = _T_191 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2669:57] + assign io_csr_pkt_csr_mrac = _T_220 & _T_17; // @[el2_dec_tlu_ctl.scala 2670:57] + assign io_csr_pkt_csr_dmst = _T_232 & _T_17; // @[el2_dec_tlu_ctl.scala 2671:57] + assign io_csr_pkt_csr_mdseac = _T_241 & _T_96; // @[el2_dec_tlu_ctl.scala 2672:57] + assign io_csr_pkt_csr_meihap = _T_240 & io_dec_csr_rdaddr_d[3]; // @[el2_dec_tlu_ctl.scala 2673:57] + assign io_csr_pkt_csr_meivt = _T_261 & _T_27; // @[el2_dec_tlu_ctl.scala 2674:57] + assign io_csr_pkt_csr_meipt = _T_269 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2675:57] + assign io_csr_pkt_csr_meicurpl = _T_268 & io_dec_csr_rdaddr_d[2]; // @[el2_dec_tlu_ctl.scala 2676:57] + assign io_csr_pkt_csr_meicidpl = _T_281 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2677:57] + assign io_csr_pkt_csr_dcsr = _T_292 & _T_27; // @[el2_dec_tlu_ctl.scala 2678:57] + assign io_csr_pkt_csr_mcgc = _T_300 & _T_27; // @[el2_dec_tlu_ctl.scala 2679:57] + assign io_csr_pkt_csr_mfdc = _T_310 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2680:57] + assign io_csr_pkt_csr_dpc = _T_292 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2681:65] + assign io_csr_pkt_csr_mtsel = _T_332 & _T_27; // @[el2_dec_tlu_ctl.scala 2682:57] + assign io_csr_pkt_csr_mtdata1 = _T_231 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2683:57] + assign io_csr_pkt_csr_mtdata2 = _T_331 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2684:57] + assign io_csr_pkt_csr_mhpmc3 = _T_104 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2685:57] + assign io_csr_pkt_csr_mhpmc4 = _T_382 & _T_27; // @[el2_dec_tlu_ctl.scala 2686:57] + assign io_csr_pkt_csr_mhpmc5 = _T_397 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2687:57] + assign io_csr_pkt_csr_mhpmc6 = _T_415 & _T_27; // @[el2_dec_tlu_ctl.scala 2688:57] + assign io_csr_pkt_csr_mhpmc3h = _T_429 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2689:57] + assign io_csr_pkt_csr_mhpmc4h = _T_447 & _T_27; // @[el2_dec_tlu_ctl.scala 2690:57] + assign io_csr_pkt_csr_mhpmc5h = _T_461 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2691:57] + assign io_csr_pkt_csr_mhpmc6h = _T_478 & _T_27; // @[el2_dec_tlu_ctl.scala 2692:57] + assign io_csr_pkt_csr_mhpme3 = _T_493 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2693:57] + assign io_csr_pkt_csr_mhpme4 = _T_508 & _T_27; // @[el2_dec_tlu_ctl.scala 2694:57] + assign io_csr_pkt_csr_mhpme5 = _T_508 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2695:57] + assign io_csr_pkt_csr_mhpme6 = _T_536 & _T_27; // @[el2_dec_tlu_ctl.scala 2696:57] + assign io_csr_pkt_csr_mcountinhibit = _T_493 & _T_27; // @[el2_dec_tlu_ctl.scala 2697:49] + assign io_csr_pkt_csr_mitctl0 = _T_564 & _T_27; // @[el2_dec_tlu_ctl.scala 2698:57] + assign io_csr_pkt_csr_mitctl1 = _T_574 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2699:57] + assign io_csr_pkt_csr_mitb0 = _T_585 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2700:57] + assign io_csr_pkt_csr_mitb1 = _T_595 & _T_27; // @[el2_dec_tlu_ctl.scala 2701:57] + assign io_csr_pkt_csr_mitcnt0 = _T_585 & _T_27; // @[el2_dec_tlu_ctl.scala 2702:57] + assign io_csr_pkt_csr_mitcnt1 = _T_615 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2703:57] + assign io_csr_pkt_csr_mpmc = _T_626 & io_dec_csr_rdaddr_d[1]; // @[el2_dec_tlu_ctl.scala 2704:57] + assign io_csr_pkt_csr_meicpct = _T_281 & _T_27; // @[el2_dec_tlu_ctl.scala 2706:57] + assign io_csr_pkt_csr_micect = _T_669 & _T_27; // @[el2_dec_tlu_ctl.scala 2708:57] + assign io_csr_pkt_csr_miccmect = _T_668 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2709:57] + assign io_csr_pkt_csr_mdccmect = _T_685 & _T_27; // @[el2_dec_tlu_ctl.scala 2710:57] + assign io_csr_pkt_csr_mfdht = _T_695 & _T_27; // @[el2_dec_tlu_ctl.scala 2711:57] + assign io_csr_pkt_csr_mfdhs = _T_703 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2712:57] + assign io_csr_pkt_csr_dicawics = _T_719 & _T_27; // @[el2_dec_tlu_ctl.scala 2713:57] + assign io_csr_pkt_csr_dicad0h = _T_727 & _T_17; // @[el2_dec_tlu_ctl.scala 2714:57] + assign io_csr_pkt_csr_dicad0 = _T_738 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2715:57] + assign io_csr_pkt_csr_dicad1 = _T_749 & _T_27; // @[el2_dec_tlu_ctl.scala 2716:57] + assign io_csr_pkt_csr_dicago = _T_749 & io_dec_csr_rdaddr_d[0]; // @[el2_dec_tlu_ctl.scala 2717:57] + assign io_csr_pkt_presync = _T_830 | _T_845; // @[el2_dec_tlu_ctl.scala 2718:34] + assign io_csr_pkt_postsync = _T_926 | _T_938; // @[el2_dec_tlu_ctl.scala 2720:30] + assign io_csr_pkt_legal = _T_1588 | _T_1604; // @[el2_dec_tlu_ctl.scala 2723:26] endmodule module el2_dec_tlu_ctl( input clock, input reset, + output [29:0] io_tlu_exu_dec_tlu_meihap, + output io_tlu_exu_dec_tlu_flush_lower_r, + output [30:0] io_tlu_exu_dec_tlu_flush_path_r, + input [1:0] io_tlu_exu_exu_i0_br_hist_r, + input io_tlu_exu_exu_i0_br_error_r, + input io_tlu_exu_exu_i0_br_start_error_r, + input [7:0] io_tlu_exu_exu_i0_br_index_r, + input io_tlu_exu_exu_i0_br_valid_r, + input io_tlu_exu_exu_i0_br_mp_r, + input io_tlu_exu_exu_i0_br_middle_r, + input io_tlu_exu_exu_pmu_i0_br_misp, + input io_tlu_exu_exu_pmu_i0_br_ataken, + input io_tlu_exu_exu_pmu_i0_pc4, + input [30:0] io_tlu_exu_exu_npc_r, input io_active_clk, input io_free_clk, input io_scan_mode, + input io_tlu_busbuff_lsu_pmu_bus_trxn, + input io_tlu_busbuff_lsu_pmu_bus_misaligned, + input io_tlu_busbuff_lsu_pmu_bus_error, + input io_tlu_busbuff_lsu_pmu_bus_busy, + output io_tlu_busbuff_dec_tlu_external_ldfwd_disable, + output io_tlu_busbuff_dec_tlu_wb_coalescing_disable, + output io_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + input io_tlu_busbuff_lsu_imprecise_error_load_any, + input io_tlu_busbuff_lsu_imprecise_error_store_any, + input [31:0] io_tlu_busbuff_lsu_imprecise_error_addr_any, input [30:0] io_rst_vec, input io_nmi_int, input [30:0] io_nmi_vec, input io_i_cpu_halt_req, input io_i_cpu_run_req, input io_lsu_fastint_stall_any, - input io_ifu_pmu_instr_aligned, - input io_ifu_pmu_fetch_stall, - input io_ifu_pmu_ic_miss, - input io_ifu_pmu_ic_hit, - input io_ifu_pmu_bus_error, - input io_ifu_pmu_bus_busy, - input io_ifu_pmu_bus_trxn, + input io_lsu_idle_any, input io_dec_pmu_instr_decoded, input io_dec_pmu_decode_stall, input io_dec_pmu_presync_stall, @@ -4195,13 +4162,6 @@ module el2_dec_tlu_ctl( input io_lsu_store_stall_any, input io_dma_dccm_stall_any, input io_dma_iccm_stall_any, - input io_exu_pmu_i0_br_misp, - input io_exu_pmu_i0_br_ataken, - input io_exu_pmu_i0_pc4, - input io_lsu_pmu_bus_trxn, - input io_lsu_pmu_bus_misaligned, - input io_lsu_pmu_bus_error, - input io_lsu_pmu_bus_busy, input io_lsu_pmu_load_external_m, input io_lsu_pmu_store_external_m, input io_dma_pmu_dccm_read, @@ -4219,9 +4179,6 @@ module el2_dec_tlu_ctl( input [31:0] io_lsu_error_pkt_r_bits_addr, input io_lsu_single_ecc_error_incr, input io_dec_pause_state, - input io_lsu_imprecise_error_store_any, - input io_lsu_imprecise_error_load_any, - input [31:0] io_lsu_imprecise_error_addr_any, input io_dec_csr_wen_unq_d, input io_dec_csr_any_unq_d, input [11:0] io_dec_csr_rdaddr_d, @@ -4230,7 +4187,6 @@ module el2_dec_tlu_ctl( input [31:0] io_dec_csr_wrdata_r, input io_dec_csr_stall_int_ff, input io_dec_tlu_i0_valid_r, - input [30:0] io_exu_npc_r, input [30:0] io_dec_tlu_i0_pc_r, input io_dec_tlu_packet_r_legal, input io_dec_tlu_packet_r_icaf, @@ -4244,12 +4200,6 @@ module el2_dec_tlu_ctl( input io_dec_tlu_packet_r_pmu_lsu_misaligned, input [31:0] io_dec_illegal_inst, input io_dec_i0_decode_d, - input [1:0] io_exu_i0_br_hist_r, - input io_exu_i0_br_error_r, - input io_exu_i0_br_start_error_r, - input io_exu_i0_br_valid_r, - input io_exu_i0_br_mp_r, - input io_exu_i0_br_middle_r, input io_exu_i0_br_way_r, output io_dec_dbg_cmd_done, output io_dec_dbg_cmd_fail, @@ -4257,16 +4207,10 @@ module el2_dec_tlu_ctl( output io_dec_tlu_debug_mode, output io_dec_tlu_resume_ack, output io_dec_tlu_debug_stall, - output io_dec_tlu_flush_noredir_r, output io_dec_tlu_mpc_halted_only, - output io_dec_tlu_flush_leak_one_r, - output io_dec_tlu_flush_err_r, output io_dec_tlu_flush_extint, - output [29:0] io_dec_tlu_meihap, input io_dbg_halt_req, input io_dbg_resume_req, - input io_ifu_miss_state_idle, - input io_lsu_idle_any, input io_dec_div_active, output io_trigger_pkt_any_0_select, output io_trigger_pkt_any_0_match_pkt, @@ -4296,14 +4240,6 @@ module el2_dec_tlu_ctl( output io_trigger_pkt_any_3_execute, output io_trigger_pkt_any_3_m, output [31:0] io_trigger_pkt_any_3_tdata2, - input io_ifu_ic_error_start, - input io_ifu_iccm_rd_ecc_single_err, - input [70:0] io_ifu_ic_debug_rd_data, - input io_ifu_ic_debug_rd_data_valid, - output [70:0] io_dec_tlu_ic_diag_pkt_icache_wrdata, - output [16:0] io_dec_tlu_ic_diag_pkt_icache_dicawics, - output io_dec_tlu_ic_diag_pkt_icache_rd_valid, - output io_dec_tlu_ic_diag_pkt_icache_wr_valid, input [7:0] io_pic_claimid, input [3:0] io_pic_pl, input io_mhwakeup, @@ -4325,25 +4261,12 @@ module el2_dec_tlu_ctl( output [3:0] io_dec_tlu_meipt, output [31:0] io_dec_csr_rddata_d, output io_dec_csr_legal_d, - output io_dec_tlu_br0_r_pkt_valid, - output [1:0] io_dec_tlu_br0_r_pkt_bits_hist, - output io_dec_tlu_br0_r_pkt_bits_br_error, - output io_dec_tlu_br0_r_pkt_bits_br_start_error, - output io_dec_tlu_br0_r_pkt_bits_way, - output io_dec_tlu_br0_r_pkt_bits_middle, output io_dec_tlu_i0_kill_writeb_wb, - output io_dec_tlu_flush_lower_wb, - output io_dec_tlu_i0_commit_cmt, output io_dec_tlu_i0_kill_writeb_r, - output io_dec_tlu_flush_lower_r, - output [30:0] io_dec_tlu_flush_path_r, - output io_dec_tlu_fence_i_r, output io_dec_tlu_wr_pause_r, output io_dec_tlu_flush_pause_r, output io_dec_tlu_presync_d, output io_dec_tlu_postsync_d, - output [31:0] io_dec_tlu_mrac_ff, - output io_dec_tlu_force_halt, output io_dec_tlu_perfcnt0, output io_dec_tlu_perfcnt1, output io_dec_tlu_perfcnt2, @@ -4353,11 +4276,6 @@ module el2_dec_tlu_ctl( output io_dec_tlu_int_valid_wb1, output [4:0] io_dec_tlu_exc_cause_wb1, output [31:0] io_dec_tlu_mtval_wb1, - output io_dec_tlu_external_ldfwd_disable, - output io_dec_tlu_sideeffect_posted_disable, - output io_dec_tlu_core_ecc_disable, - output io_dec_tlu_bpred_disable, - output io_dec_tlu_wb_coalescing_disable, output io_dec_tlu_pipelining_disable, output [2:0] io_dec_tlu_dma_qos_prty, output io_dec_tlu_misc_clk_override, @@ -4367,7 +4285,40 @@ module el2_dec_tlu_ctl( output io_dec_tlu_bus_clk_override, output io_dec_tlu_pic_clk_override, output io_dec_tlu_dccm_clk_override, - output io_dec_tlu_icm_clk_override + output io_dec_tlu_icm_clk_override, + input io_ifu_pmu_instr_aligned, + output io_tlu_bp_dec_tlu_br0_r_pkt_valid, + output [1:0] io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_way, + output io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle, + output io_tlu_bp_dec_tlu_flush_lower_wb, + output io_tlu_bp_dec_tlu_flush_leak_one_wb, + output io_tlu_bp_dec_tlu_bpred_disable, + output io_tlu_ifc_dec_tlu_flush_noredir_wb, + output [31:0] io_tlu_ifc_dec_tlu_mrac_ff, + input io_tlu_ifc_ifu_pmu_fetch_stall, + output io_tlu_mem_dec_tlu_flush_lower_wb, + output io_tlu_mem_dec_tlu_flush_err_wb, + output io_tlu_mem_dec_tlu_i0_commit_cmt, + output io_tlu_mem_dec_tlu_force_halt, + output io_tlu_mem_dec_tlu_fence_i_wb, + output [70:0] io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata, + output [16:0] io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics, + output io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid, + output io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid, + output io_tlu_mem_dec_tlu_core_ecc_disable, + input io_tlu_mem_ifu_pmu_ic_miss, + input io_tlu_mem_ifu_pmu_ic_hit, + input io_tlu_mem_ifu_pmu_bus_error, + input io_tlu_mem_ifu_pmu_bus_busy, + input io_tlu_mem_ifu_pmu_bus_trxn, + input io_tlu_mem_ifu_ic_error_start, + input io_tlu_mem_ifu_iccm_rd_ecc_single_err, + input [70:0] io_tlu_mem_ifu_ic_debug_rd_data, + input io_tlu_mem_ifu_ic_debug_rd_data_valid, + input io_tlu_mem_ifu_miss_state_idle ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -4446,26 +4397,26 @@ module el2_dec_tlu_ctl( reg [31:0] _RAND_73; reg [31:0] _RAND_74; `endif // RANDOMIZE_REG_INIT - wire int_timers_clock; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_reset; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_free_clk; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_scan_mode; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 355:24] - wire [11:0] int_timers_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 355:24] - wire [31:0] int_timers_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 355:24] - wire [31:0] int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 355:24] - wire int_timers_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 355:24] + wire int_timers_clock; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_reset; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_free_clk; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_scan_mode; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 352:30] + wire [11:0] int_timers_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 352:30] + wire [31:0] int_timers_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitb0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitb1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_internal_dbg_halt_timers; // @[el2_dec_tlu_ctl.scala 352:30] + wire [31:0] int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 352:30] + wire int_timers_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 352:30] wire rvclkhdr_io_l1clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_en; // @[el2_lib.scala 483:22] @@ -4482,278 +4433,278 @@ module el2_dec_tlu_ctl( wire rvclkhdr_3_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_3_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_3_io_scan_mode; // @[el2_lib.scala 483:22] - wire csr_clock; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_reset; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_free_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_active_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_scan_mode; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [11:0] csr_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [11:0] csr_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire [70:0] csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 897:17] - wire [16:0] csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 897:17] - wire [70:0] csr_io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_pic_pl; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire [29:0] csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 897:17] - wire [7:0] csr_io_pic_claimid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 897:17] - wire [2:0] csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mexintpend; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_rst_vec; // @[el2_dec_tlu_ctl.scala 897:17] - wire [27:0] csr_io_core_id; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mret_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire [15:0] csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 897:17] - wire [5:0] csr_io_mip; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_timer_int_sync; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_soft_int_sync; // @[el2_dec_tlu_ctl.scala 897:17] - wire [5:0] csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_wr_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire [1:0] csr_io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_npc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_reset_delayed; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_mepc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_e4e5_int_clk; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_i0_exc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_inst_acc_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_nmi; // @[el2_dec_tlu_ctl.scala 897:17] - wire [31:0] csr_io_lsu_error_pkt_addr_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_exc_cause_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_valid_wb; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_clk_override; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [4:0] csr_io_exc_cause_wb; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ecall_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_illegal_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mdseac_locked_ns; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_allow_dbg_halt_csr_write; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire [30:0] csr_io_dpc; // @[el2_dec_tlu_ctl.scala 897:17] - wire [3:0] csr_io_update_hit_bit_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_timer_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_take_ext_int; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_br0_error_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mstatus; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtvec; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mip; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mie; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcyclel; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcycleh; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_minstretl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_minstreth; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mscratch; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mepc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mscause; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtval; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mrac; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meivt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meipt; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meicurpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_meicidpl; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcgc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtsel; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtdata1; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mtdata2; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc5; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc6; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc3h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc4h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc5h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpmc6h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme3; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme4; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme5; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mhpme6; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mcountinhibit; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mpmc; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_micect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_miccmect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mdccmect; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdht; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_mfdhs; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 897:17] - wire csr_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 897:17] - wire [9:0] csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 897:17] + wire csr_clock; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_reset; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_free_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_active_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_scan_mode; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [11:0] csr_io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [11:0] csr_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire [70:0] csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 895:15] + wire [16:0] csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [70:0] csr_io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_pic_pl; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire [29:0] csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 895:15] + wire [7:0] csr_io_pic_claimid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 895:15] + wire [2:0] csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mexintpend; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_rst_vec; // @[el2_dec_tlu_ctl.scala 895:15] + wire [27:0] csr_io_core_id; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_trigger_hit_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exc_or_int_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mret_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire [15:0] csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 895:15] + wire [5:0] csr_io_mip; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_t0_pulse; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_timer_t1_pulse; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_timer_int_sync; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_soft_int_sync; // @[el2_dec_tlu_ctl.scala 895:15] + wire [5:0] csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_wr_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_pmu_fw_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire [1:0] csr_io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_npc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_reset_delayed; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_mepc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_e4e5_int_clk; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_i0_exc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_inst_acc_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_inst_acc_second_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_nmi; // @[el2_dec_tlu_ctl.scala 895:15] + wire [31:0] csr_io_lsu_error_pkt_addr_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_exc_cause_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_valid_wb; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_clk_override; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [4:0] csr_io_exc_cause_wb; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_lsu_store_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_lsu_load_type; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_i0_commit_cmt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ecall_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_illegal_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mdseac_locked_ns; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_ext_int_start; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_debug_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_allow_dbg_halt_csr_write; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode_f; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_request_debug_mode_done; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_request_debug_mode_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire [30:0] csr_io_dpc; // @[el2_dec_tlu_ctl.scala 895:15] + wire [3:0] csr_io_update_hit_bit_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_timer_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_take_ext_int; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_br0_error_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_dec_tlu_br0_start_error_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mstatus; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtvec; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mip; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mie; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcyclel; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcycleh; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_minstretl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_minstreth; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mscratch; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mepc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mscause; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtval; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mrac; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meivt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meipt; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meicurpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_meicidpl; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcgc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtsel; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtdata1; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mtdata2; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc5; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc6; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc3h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc4h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc5h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpmc6h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme3; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme4; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme5; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mhpme6; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mcountinhibit; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mpmc; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_micect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_miccmect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mdccmect; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdht; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_mfdhs; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 895:15] + wire csr_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 895:15] + wire [9:0] csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 895:15] wire [11:0] csr_read_io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_csr_misa; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 1090:22] @@ -4822,567 +4773,567 @@ module el2_dec_tlu_ctl( wire csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 1090:22] wire csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 1090:22] - reg dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 447:81] - wire _T = ~dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 354:33] - reg mpc_halt_state_f; // @[el2_dec_tlu_ctl.scala 442:81] + reg dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 444:89] + wire _T = ~dbg_halt_state_f; // @[el2_dec_tlu_ctl.scala 351:39] + reg mpc_halt_state_f; // @[el2_dec_tlu_ctl.scala 439:89] wire [2:0] _T_3 = {io_i_cpu_run_req,io_mpc_debug_halt_req,io_mpc_debug_run_req}; // @[Cat.scala 29:58] wire [3:0] _T_6 = {io_nmi_int,io_timer_int,io_soft_int,io_i_cpu_halt_req}; // @[Cat.scala 29:58] reg [6:0] _T_8; // @[el2_lib.scala 177:81] reg [6:0] syncro_ff; // @[el2_lib.scala 177:58] - wire nmi_int_sync = syncro_ff[6]; // @[el2_dec_tlu_ctl.scala 382:67] - wire i_cpu_halt_req_sync = syncro_ff[3]; // @[el2_dec_tlu_ctl.scala 385:59] - wire i_cpu_run_req_sync = syncro_ff[2]; // @[el2_dec_tlu_ctl.scala 386:59] - wire mpc_debug_halt_req_sync_raw = syncro_ff[1]; // @[el2_dec_tlu_ctl.scala 387:51] - wire mpc_debug_run_req_sync = syncro_ff[0]; // @[el2_dec_tlu_ctl.scala 388:51] + wire nmi_int_sync = syncro_ff[6]; // @[el2_dec_tlu_ctl.scala 379:67] + wire i_cpu_halt_req_sync = syncro_ff[3]; // @[el2_dec_tlu_ctl.scala 382:59] + wire i_cpu_run_req_sync = syncro_ff[2]; // @[el2_dec_tlu_ctl.scala 383:59] + wire mpc_debug_halt_req_sync_raw = syncro_ff[1]; // @[el2_dec_tlu_ctl.scala 384:51] + wire mpc_debug_run_req_sync = syncro_ff[0]; // @[el2_dec_tlu_ctl.scala 385:51] wire dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 1083:31] - reg lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 693:74] - wire _T_11 = io_lsu_error_pkt_r_valid | lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 392:61] - reg e5_valid; // @[el2_dec_tlu_ctl.scala 404:89] - wire e4e5_valid = io_dec_tlu_i0_valid_r | e5_valid; // @[el2_dec_tlu_ctl.scala 395:29] - reg debug_mode_status; // @[el2_dec_tlu_ctl.scala 405:73] - reg i_cpu_run_req_d1_raw; // @[el2_dec_tlu_ctl.scala 653:72] - reg nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 420:64] - wire _T_37 = ~nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 429:39] - wire _T_38 = nmi_int_sync & _T_37; // @[el2_dec_tlu_ctl.scala 429:37] - reg mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 686:89] - wire _T_35 = ~mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 427:26] - wire _T_36 = io_lsu_imprecise_error_load_any | io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 427:78] - wire nmi_lsu_detected = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 427:43] - wire _T_39 = _T_38 | nmi_lsu_detected; // @[el2_dec_tlu_ctl.scala 429:57] - reg nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 421:72] - reg take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 894:90] - wire _T_40 = ~take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 429:100] - wire _T_41 = nmi_int_detected_f & _T_40; // @[el2_dec_tlu_ctl.scala 429:98] - wire _T_42 = _T_39 | _T_41; // @[el2_dec_tlu_ctl.scala 429:76] - reg take_ext_int_start_d3; // @[el2_dec_tlu_ctl.scala 826:58] - wire _T_43 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 429:159] - wire _T_44 = take_ext_int_start_d3 & _T_43; // @[el2_dec_tlu_ctl.scala 429:140] - wire nmi_int_detected = _T_42 | _T_44; // @[el2_dec_tlu_ctl.scala 429:116] - wire _T_631 = ~io_dec_csr_stall_int_ff; // @[el2_dec_tlu_ctl.scala 803:22] + reg lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 690:74] + wire _T_11 = io_lsu_error_pkt_r_valid | lsu_exc_valid_r_d1; // @[el2_dec_tlu_ctl.scala 389:67] + reg e5_valid; // @[el2_dec_tlu_ctl.scala 401:97] + wire e4e5_valid = io_dec_tlu_i0_valid_r | e5_valid; // @[el2_dec_tlu_ctl.scala 392:30] + reg debug_mode_status; // @[el2_dec_tlu_ctl.scala 402:81] + reg i_cpu_run_req_d1_raw; // @[el2_dec_tlu_ctl.scala 650:80] + reg nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 417:72] + wire _T_37 = ~nmi_int_delayed; // @[el2_dec_tlu_ctl.scala 426:45] + wire _T_38 = nmi_int_sync & _T_37; // @[el2_dec_tlu_ctl.scala 426:43] + reg mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 683:89] + wire _T_35 = ~mdseac_locked_f; // @[el2_dec_tlu_ctl.scala 424:32] + wire _T_36 = io_tlu_busbuff_lsu_imprecise_error_load_any | io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 424:96] + wire nmi_lsu_detected = _T_35 & _T_36; // @[el2_dec_tlu_ctl.scala 424:49] + wire _T_39 = _T_38 | nmi_lsu_detected; // @[el2_dec_tlu_ctl.scala 426:63] + reg nmi_int_detected_f; // @[el2_dec_tlu_ctl.scala 418:72] + reg take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 892:98] + wire _T_40 = ~take_nmi_r_d1; // @[el2_dec_tlu_ctl.scala 426:106] + wire _T_41 = nmi_int_detected_f & _T_40; // @[el2_dec_tlu_ctl.scala 426:104] + wire _T_42 = _T_39 | _T_41; // @[el2_dec_tlu_ctl.scala 426:82] + reg take_ext_int_start_d3; // @[el2_dec_tlu_ctl.scala 823:62] + wire _T_43 = |io_lsu_fir_error; // @[el2_dec_tlu_ctl.scala 426:165] + wire _T_44 = take_ext_int_start_d3 & _T_43; // @[el2_dec_tlu_ctl.scala 426:146] + wire nmi_int_detected = _T_42 | _T_44; // @[el2_dec_tlu_ctl.scala 426:122] + wire _T_631 = ~io_dec_csr_stall_int_ff; // @[el2_dec_tlu_ctl.scala 800:23] wire mstatus_mie_ns = csr_io_mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 1082:31] - wire _T_632 = _T_631 & mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 803:47] + wire _T_632 = _T_631 & mstatus_mie_ns; // @[el2_dec_tlu_ctl.scala 800:48] wire [5:0] mip = csr_io_mip; // @[el2_dec_tlu_ctl.scala 1088:31] - wire _T_634 = _T_632 & mip[1]; // @[el2_dec_tlu_ctl.scala 803:64] + wire _T_634 = _T_632 & mip[1]; // @[el2_dec_tlu_ctl.scala 800:65] wire [5:0] mie_ns = csr_io_mie_ns; // @[el2_dec_tlu_ctl.scala 1077:31] - wire timer_int_ready = _T_634 & mie_ns[1]; // @[el2_dec_tlu_ctl.scala 803:82] - wire _T_391 = nmi_int_detected | timer_int_ready; // @[el2_dec_tlu_ctl.scala 680:65] - wire _T_628 = _T_632 & mip[0]; // @[el2_dec_tlu_ctl.scala 802:64] - wire soft_int_ready = _T_628 & mie_ns[0]; // @[el2_dec_tlu_ctl.scala 802:82] - wire _T_392 = _T_391 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 680:83] - reg int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 660:65] - wire _T_393 = _T_392 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 680:100] - reg int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 661:65] - wire _T_394 = _T_393 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 680:124] - wire _T_608 = _T_632 & mip[2]; // @[el2_dec_tlu_ctl.scala 799:65] - wire mhwakeup_ready = _T_608 & mie_ns[2]; // @[el2_dec_tlu_ctl.scala 799:83] - wire _T_395 = io_mhwakeup & mhwakeup_ready; // @[el2_dec_tlu_ctl.scala 680:163] - wire _T_396 = _T_394 | _T_395; // @[el2_dec_tlu_ctl.scala 680:148] - wire _T_397 = _T_396 & io_o_cpu_halt_status; // @[el2_dec_tlu_ctl.scala 680:182] - reg i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 652:80] - wire _T_398 = ~i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 680:207] - wire _T_399 = _T_397 & _T_398; // @[el2_dec_tlu_ctl.scala 680:205] - wire i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | _T_399; // @[el2_dec_tlu_ctl.scala 680:44] - wire _T_14 = debug_mode_status | i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 396:49] - wire _T_685 = ~_T_43; // @[el2_dec_tlu_ctl.scala 831:45] - wire take_ext_int = take_ext_int_start_d3 & _T_685; // @[el2_dec_tlu_ctl.scala 831:43] - wire _T_698 = ~soft_int_ready; // @[el2_dec_tlu_ctl.scala 848:39] - wire _T_699 = timer_int_ready & _T_698; // @[el2_dec_tlu_ctl.scala 848:37] - wire _T_617 = ~io_lsu_fastint_stall_any; // @[el2_dec_tlu_ctl.scala 800:103] - wire ext_int_ready = mhwakeup_ready & _T_617; // @[el2_dec_tlu_ctl.scala 800:101] - wire _T_700 = ~ext_int_ready; // @[el2_dec_tlu_ctl.scala 848:57] - wire _T_701 = _T_699 & _T_700; // @[el2_dec_tlu_ctl.scala 848:55] - wire _T_622 = _T_632 & mip[5]; // @[el2_dec_tlu_ctl.scala 801:64] - wire ce_int_ready = _T_622 & mie_ns[5]; // @[el2_dec_tlu_ctl.scala 801:82] - wire _T_702 = ~ce_int_ready; // @[el2_dec_tlu_ctl.scala 848:74] - wire _T_703 = _T_701 & _T_702; // @[el2_dec_tlu_ctl.scala 848:72] - wire _T_152 = ~debug_mode_status; // @[el2_dec_tlu_ctl.scala 503:31] - reg dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 546:81] - wire _T_106 = io_dbg_halt_req | dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 480:42] - reg ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 827:58] - wire _T_107 = ~ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 480:65] - wire dbg_halt_req_final = _T_106 & _T_107; // @[el2_dec_tlu_ctl.scala 480:63] - wire mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & _T_107; // @[el2_dec_tlu_ctl.scala 439:61] - wire _T_109 = dbg_halt_req_final | mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 483:44] - reg reset_detect; // @[el2_dec_tlu_ctl.scala 416:80] - reg reset_detected; // @[el2_dec_tlu_ctl.scala 417:80] - wire reset_delayed = reset_detect ^ reset_detected; // @[el2_dec_tlu_ctl.scala 418:64] - wire _T_110 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 483:89] - wire _T_111 = reset_delayed & _T_110; // @[el2_dec_tlu_ctl.scala 483:87] - wire _T_112 = _T_109 | _T_111; // @[el2_dec_tlu_ctl.scala 483:70] - wire _T_114 = _T_112 & _T_152; // @[el2_dec_tlu_ctl.scala 483:113] - wire debug_halt_req = _T_114 & _T_107; // @[el2_dec_tlu_ctl.scala 483:141] - wire _T_153 = _T_152 & debug_halt_req; // @[el2_dec_tlu_ctl.scala 503:57] - reg dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 538:81] - wire _T_154 = _T_153 | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 503:75] - reg trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 537:81] - wire _T_155 = _T_154 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 503:101] - reg ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 752:58] - wire enter_debug_halt_req = _T_155 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 503:126] - reg debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 535:81] + wire timer_int_ready = _T_634 & mie_ns[1]; // @[el2_dec_tlu_ctl.scala 800:83] + wire _T_391 = nmi_int_detected | timer_int_ready; // @[el2_dec_tlu_ctl.scala 677:66] + wire _T_628 = _T_632 & mip[0]; // @[el2_dec_tlu_ctl.scala 799:65] + wire soft_int_ready = _T_628 & mie_ns[0]; // @[el2_dec_tlu_ctl.scala 799:83] + wire _T_392 = _T_391 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 677:84] + reg int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 657:73] + wire _T_393 = _T_392 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 677:101] + reg int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 658:73] + wire _T_394 = _T_393 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 677:125] + wire _T_608 = _T_632 & mip[2]; // @[el2_dec_tlu_ctl.scala 796:66] + wire mhwakeup_ready = _T_608 & mie_ns[2]; // @[el2_dec_tlu_ctl.scala 796:84] + wire _T_395 = io_mhwakeup & mhwakeup_ready; // @[el2_dec_tlu_ctl.scala 677:164] + wire _T_396 = _T_394 | _T_395; // @[el2_dec_tlu_ctl.scala 677:149] + wire _T_397 = _T_396 & io_o_cpu_halt_status; // @[el2_dec_tlu_ctl.scala 677:183] + reg i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 649:80] + wire _T_398 = ~i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 677:208] + wire _T_399 = _T_397 & _T_398; // @[el2_dec_tlu_ctl.scala 677:206] + wire i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | _T_399; // @[el2_dec_tlu_ctl.scala 677:45] + wire _T_14 = debug_mode_status | i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 393:50] + wire _T_685 = ~_T_43; // @[el2_dec_tlu_ctl.scala 828:49] + wire take_ext_int = take_ext_int_start_d3 & _T_685; // @[el2_dec_tlu_ctl.scala 828:47] + wire _T_698 = ~soft_int_ready; // @[el2_dec_tlu_ctl.scala 845:40] + wire _T_699 = timer_int_ready & _T_698; // @[el2_dec_tlu_ctl.scala 845:38] + wire _T_617 = ~io_lsu_fastint_stall_any; // @[el2_dec_tlu_ctl.scala 797:104] + wire ext_int_ready = mhwakeup_ready & _T_617; // @[el2_dec_tlu_ctl.scala 797:102] + wire _T_700 = ~ext_int_ready; // @[el2_dec_tlu_ctl.scala 845:58] + wire _T_701 = _T_699 & _T_700; // @[el2_dec_tlu_ctl.scala 845:56] + wire _T_622 = _T_632 & mip[5]; // @[el2_dec_tlu_ctl.scala 798:65] + wire ce_int_ready = _T_622 & mie_ns[5]; // @[el2_dec_tlu_ctl.scala 798:83] + wire _T_702 = ~ce_int_ready; // @[el2_dec_tlu_ctl.scala 845:75] + wire _T_703 = _T_701 & _T_702; // @[el2_dec_tlu_ctl.scala 845:73] + wire _T_152 = ~debug_mode_status; // @[el2_dec_tlu_ctl.scala 500:37] + reg dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 543:81] + wire _T_106 = io_dbg_halt_req | dbg_halt_req_held; // @[el2_dec_tlu_ctl.scala 477:48] + reg ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 824:66] + wire _T_107 = ~ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 477:71] + wire dbg_halt_req_final = _T_106 & _T_107; // @[el2_dec_tlu_ctl.scala 477:69] + wire mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & _T_107; // @[el2_dec_tlu_ctl.scala 436:67] + wire _T_109 = dbg_halt_req_final | mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 480:50] + reg reset_detect; // @[el2_dec_tlu_ctl.scala 413:88] + reg reset_detected; // @[el2_dec_tlu_ctl.scala 414:88] + wire reset_delayed = reset_detect ^ reset_detected; // @[el2_dec_tlu_ctl.scala 415:64] + wire _T_110 = ~io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 480:95] + wire _T_111 = reset_delayed & _T_110; // @[el2_dec_tlu_ctl.scala 480:93] + wire _T_112 = _T_109 | _T_111; // @[el2_dec_tlu_ctl.scala 480:76] + wire _T_114 = _T_112 & _T_152; // @[el2_dec_tlu_ctl.scala 480:119] + wire debug_halt_req = _T_114 & _T_107; // @[el2_dec_tlu_ctl.scala 480:147] + wire _T_153 = _T_152 & debug_halt_req; // @[el2_dec_tlu_ctl.scala 500:63] + reg dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 535:81] + wire _T_154 = _T_153 | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 500:81] + reg trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 534:81] + wire _T_155 = _T_154 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 500:107] + reg ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 749:64] + wire enter_debug_halt_req = _T_155 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 500:132] + reg debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 532:89] wire force_halt = csr_io_force_halt; // @[el2_dec_tlu_ctl.scala 1080:31] - reg lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 531:89] - wire _T_142 = io_lsu_idle_any & lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 497:47] - wire _T_143 = _T_142 & io_ifu_miss_state_idle; // @[el2_dec_tlu_ctl.scala 497:64] - reg ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 532:73] - wire _T_144 = _T_143 & ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 497:89] - wire _T_145 = ~debug_halt_req; // @[el2_dec_tlu_ctl.scala 497:115] - wire _T_146 = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 497:113] - reg debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 539:81] - wire _T_147 = ~debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 497:133] - wire _T_148 = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 497:131] - wire _T_149 = ~io_dec_div_active; // @[el2_dec_tlu_ctl.scala 497:154] - wire _T_150 = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 497:152] - wire core_empty = force_halt | _T_150; // @[el2_dec_tlu_ctl.scala 497:28] - wire _T_163 = debug_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 513:42] - reg dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 529:73] - reg dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 545:73] - wire _T_132 = ~dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 493:50] - wire _T_133 = dec_tlu_flush_noredir_r_d1 & _T_132; // @[el2_dec_tlu_ctl.scala 493:48] - reg take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 824:58] - wire _T_134 = ~take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 493:78] - wire _T_135 = _T_133 & _T_134; // @[el2_dec_tlu_ctl.scala 493:76] - reg halt_taken_f; // @[el2_dec_tlu_ctl.scala 530:81] - reg dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 533:81] - wire _T_136 = ~dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 493:120] - wire _T_137 = halt_taken_f & _T_136; // @[el2_dec_tlu_ctl.scala 493:118] - reg pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 659:73] - wire _T_138 = ~pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 493:140] - wire _T_139 = _T_137 & _T_138; // @[el2_dec_tlu_ctl.scala 493:138] - reg interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 888:82] - wire _T_140 = ~interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 493:163] - wire _T_141 = _T_139 & _T_140; // @[el2_dec_tlu_ctl.scala 493:161] - wire halt_taken = _T_135 | _T_141; // @[el2_dec_tlu_ctl.scala 493:102] - wire _T_164 = _T_163 & halt_taken; // @[el2_dec_tlu_ctl.scala 513:55] - reg debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 536:81] - wire _T_165 = ~debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 513:91] - wire _T_166 = dbg_tlu_halted_f & _T_165; // @[el2_dec_tlu_ctl.scala 513:89] - wire dbg_tlu_halted = _T_164 | _T_166; // @[el2_dec_tlu_ctl.scala 513:69] - wire _T_167 = ~dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 514:67] - wire _T_168 = debug_halt_req_f & _T_167; // @[el2_dec_tlu_ctl.scala 514:65] - wire debug_halt_req_ns = enter_debug_halt_req | _T_168; // @[el2_dec_tlu_ctl.scala 514:45] + reg lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 528:89] + wire _T_142 = io_lsu_idle_any & lsu_idle_any_f; // @[el2_dec_tlu_ctl.scala 494:53] + wire _T_143 = _T_142 & io_tlu_mem_ifu_miss_state_idle; // @[el2_dec_tlu_ctl.scala 494:70] + reg ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 529:81] + wire _T_144 = _T_143 & ifu_miss_state_idle_f; // @[el2_dec_tlu_ctl.scala 494:103] + wire _T_145 = ~debug_halt_req; // @[el2_dec_tlu_ctl.scala 494:129] + wire _T_146 = _T_144 & _T_145; // @[el2_dec_tlu_ctl.scala 494:127] + reg debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 536:89] + wire _T_147 = ~debug_halt_req_d1; // @[el2_dec_tlu_ctl.scala 494:147] + wire _T_148 = _T_146 & _T_147; // @[el2_dec_tlu_ctl.scala 494:145] + wire _T_149 = ~io_dec_div_active; // @[el2_dec_tlu_ctl.scala 494:168] + wire _T_150 = _T_148 & _T_149; // @[el2_dec_tlu_ctl.scala 494:166] + wire core_empty = force_halt | _T_150; // @[el2_dec_tlu_ctl.scala 494:34] + wire _T_163 = debug_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 510:48] + reg dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 526:81] + reg dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 542:73] + wire _T_132 = ~dec_tlu_flush_pause_r_d1; // @[el2_dec_tlu_ctl.scala 490:56] + wire _T_133 = dec_tlu_flush_noredir_r_d1 & _T_132; // @[el2_dec_tlu_ctl.scala 490:54] + reg take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 821:62] + wire _T_134 = ~take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 490:84] + wire _T_135 = _T_133 & _T_134; // @[el2_dec_tlu_ctl.scala 490:82] + reg halt_taken_f; // @[el2_dec_tlu_ctl.scala 527:89] + reg dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 530:89] + wire _T_136 = ~dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 490:126] + wire _T_137 = halt_taken_f & _T_136; // @[el2_dec_tlu_ctl.scala 490:124] + reg pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 656:73] + wire _T_138 = ~pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 490:146] + wire _T_139 = _T_137 & _T_138; // @[el2_dec_tlu_ctl.scala 490:144] + reg interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 886:90] + wire _T_140 = ~interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 490:169] + wire _T_141 = _T_139 & _T_140; // @[el2_dec_tlu_ctl.scala 490:167] + wire halt_taken = _T_135 | _T_141; // @[el2_dec_tlu_ctl.scala 490:108] + wire _T_164 = _T_163 & halt_taken; // @[el2_dec_tlu_ctl.scala 510:61] + reg debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 533:89] + wire _T_165 = ~debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 510:97] + wire _T_166 = dbg_tlu_halted_f & _T_165; // @[el2_dec_tlu_ctl.scala 510:95] + wire dbg_tlu_halted = _T_164 | _T_166; // @[el2_dec_tlu_ctl.scala 510:75] + wire _T_167 = ~dbg_tlu_halted; // @[el2_dec_tlu_ctl.scala 511:73] + wire _T_168 = debug_halt_req_f & _T_167; // @[el2_dec_tlu_ctl.scala 511:71] + wire debug_halt_req_ns = enter_debug_halt_req | _T_168; // @[el2_dec_tlu_ctl.scala 511:51] wire [15:0] dcsr = csr_io_dcsr; // @[el2_dec_tlu_ctl.scala 1086:31] - wire _T_157 = ~dcsr[2]; // @[el2_dec_tlu_ctl.scala 506:100] - wire _T_158 = debug_resume_req_f & _T_157; // @[el2_dec_tlu_ctl.scala 506:98] - wire _T_159 = ~_T_158; // @[el2_dec_tlu_ctl.scala 506:77] - wire _T_160 = debug_mode_status & _T_159; // @[el2_dec_tlu_ctl.scala 506:75] - wire internal_dbg_halt_mode = debug_halt_req_ns | _T_160; // @[el2_dec_tlu_ctl.scala 506:47] - wire _T_177 = debug_resume_req_f & dcsr[2]; // @[el2_dec_tlu_ctl.scala 519:54] - reg dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 544:73] - wire _T_178 = ~dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 519:105] - wire _T_179 = dcsr_single_step_running_f & _T_178; // @[el2_dec_tlu_ctl.scala 519:103] - wire dcsr_single_step_running = _T_177 | _T_179; // @[el2_dec_tlu_ctl.scala 519:73] - wire _T_665 = ~dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 820:54] - wire _T_666 = _T_665 | io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 820:80] - wire _T_667 = internal_dbg_halt_mode & _T_666; // @[el2_dec_tlu_ctl.scala 820:51] - wire _T_346 = ~io_dec_tlu_debug_mode; // @[el2_dec_tlu_ctl.scala 649:56] - wire _T_347 = i_cpu_halt_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 649:54] - wire i_cpu_halt_req_sync_qual = _T_347 & _T_107; // @[el2_dec_tlu_ctl.scala 649:79] - wire ext_halt_pulse = i_cpu_halt_req_sync_qual & _T_398; // @[el2_dec_tlu_ctl.scala 665:49] + wire _T_157 = ~dcsr[2]; // @[el2_dec_tlu_ctl.scala 503:106] + wire _T_158 = debug_resume_req_f & _T_157; // @[el2_dec_tlu_ctl.scala 503:104] + wire _T_159 = ~_T_158; // @[el2_dec_tlu_ctl.scala 503:83] + wire _T_160 = debug_mode_status & _T_159; // @[el2_dec_tlu_ctl.scala 503:81] + wire internal_dbg_halt_mode = debug_halt_req_ns | _T_160; // @[el2_dec_tlu_ctl.scala 503:53] + wire _T_177 = debug_resume_req_f & dcsr[2]; // @[el2_dec_tlu_ctl.scala 516:60] + reg dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 541:73] + wire _T_178 = ~dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 516:111] + wire _T_179 = dcsr_single_step_running_f & _T_178; // @[el2_dec_tlu_ctl.scala 516:109] + wire dcsr_single_step_running = _T_177 | _T_179; // @[el2_dec_tlu_ctl.scala 516:79] + wire _T_665 = ~dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 817:55] + wire _T_666 = _T_665 | io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 817:81] + wire _T_667 = internal_dbg_halt_mode & _T_666; // @[el2_dec_tlu_ctl.scala 817:52] + wire _T_346 = ~io_dec_tlu_debug_mode; // @[el2_dec_tlu_ctl.scala 646:62] + wire _T_347 = i_cpu_halt_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 646:60] + wire i_cpu_halt_req_sync_qual = _T_347 & _T_107; // @[el2_dec_tlu_ctl.scala 646:85] + wire ext_halt_pulse = i_cpu_halt_req_sync_qual & _T_398; // @[el2_dec_tlu_ctl.scala 662:50] wire fw_halt_req = csr_io_fw_halt_req; // @[el2_dec_tlu_ctl.scala 1084:31] - wire enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req; // @[el2_dec_tlu_ctl.scala 666:47] - reg pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 658:73] - wire _T_371 = pmu_fw_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 671:44] - wire _T_372 = _T_371 & halt_taken; // @[el2_dec_tlu_ctl.scala 671:57] - wire _T_373 = ~enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 671:72] - wire _T_374 = _T_372 & _T_373; // @[el2_dec_tlu_ctl.scala 671:70] - wire _T_375 = ~i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 671:120] - wire _T_376 = pmu_fw_tlu_halted_f & _T_375; // @[el2_dec_tlu_ctl.scala 671:118] - wire _T_377 = _T_374 | _T_376; // @[el2_dec_tlu_ctl.scala 671:95] - wire _T_378 = ~debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 671:142] - wire pmu_fw_tlu_halted = _T_377 & _T_378; // @[el2_dec_tlu_ctl.scala 671:140] - wire _T_361 = ~pmu_fw_tlu_halted; // @[el2_dec_tlu_ctl.scala 667:71] - wire _T_362 = pmu_fw_halt_req_f & _T_361; // @[el2_dec_tlu_ctl.scala 667:69] - wire _T_363 = enter_pmu_fw_halt_req | _T_362; // @[el2_dec_tlu_ctl.scala 667:48] - wire pmu_fw_halt_req_ns = _T_363 & _T_378; // @[el2_dec_tlu_ctl.scala 667:92] - reg internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 657:66] - wire _T_367 = internal_pmu_fw_halt_mode_f & _T_375; // @[el2_dec_tlu_ctl.scala 668:82] - wire _T_369 = _T_367 & _T_378; // @[el2_dec_tlu_ctl.scala 668:102] - wire internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | _T_369; // @[el2_dec_tlu_ctl.scala 668:51] - wire _T_668 = _T_667 | internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 820:106] - wire _T_669 = _T_668 | i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 820:134] - wire _T_738 = ~internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 852:34] - wire _T_739 = nmi_int_detected & _T_738; // @[el2_dec_tlu_ctl.scala 852:32] - wire _T_740 = ~internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 852:64] - wire _T_742 = dcsr_single_step_running_f & dcsr[11]; // @[el2_dec_tlu_ctl.scala 852:118] - wire _T_743 = ~io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 852:140] - wire _T_744 = _T_742 & _T_743; // @[el2_dec_tlu_ctl.scala 852:138] - wire _T_746 = _T_744 & _T_178; // @[el2_dec_tlu_ctl.scala 852:163] - wire _T_747 = _T_740 | _T_746; // @[el2_dec_tlu_ctl.scala 852:88] - wire _T_748 = _T_739 & _T_747; // @[el2_dec_tlu_ctl.scala 852:61] - wire _T_463 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h8; // @[el2_dec_tlu_ctl.scala 738:51] - wire _T_464 = _T_463 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 738:64] - wire _T_297 = io_dec_tlu_flush_lower_wb | io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 600:57] + wire enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req; // @[el2_dec_tlu_ctl.scala 663:48] + reg pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 655:73] + wire _T_371 = pmu_fw_halt_req_f & core_empty; // @[el2_dec_tlu_ctl.scala 668:45] + wire _T_372 = _T_371 & halt_taken; // @[el2_dec_tlu_ctl.scala 668:58] + wire _T_373 = ~enter_debug_halt_req; // @[el2_dec_tlu_ctl.scala 668:73] + wire _T_374 = _T_372 & _T_373; // @[el2_dec_tlu_ctl.scala 668:71] + wire _T_375 = ~i_cpu_run_req_d1; // @[el2_dec_tlu_ctl.scala 668:121] + wire _T_376 = pmu_fw_tlu_halted_f & _T_375; // @[el2_dec_tlu_ctl.scala 668:119] + wire _T_377 = _T_374 | _T_376; // @[el2_dec_tlu_ctl.scala 668:96] + wire _T_378 = ~debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 668:143] + wire pmu_fw_tlu_halted = _T_377 & _T_378; // @[el2_dec_tlu_ctl.scala 668:141] + wire _T_361 = ~pmu_fw_tlu_halted; // @[el2_dec_tlu_ctl.scala 664:72] + wire _T_362 = pmu_fw_halt_req_f & _T_361; // @[el2_dec_tlu_ctl.scala 664:70] + wire _T_363 = enter_pmu_fw_halt_req | _T_362; // @[el2_dec_tlu_ctl.scala 664:49] + wire pmu_fw_halt_req_ns = _T_363 & _T_378; // @[el2_dec_tlu_ctl.scala 664:93] + reg internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 654:68] + wire _T_367 = internal_pmu_fw_halt_mode_f & _T_375; // @[el2_dec_tlu_ctl.scala 665:83] + wire _T_369 = _T_367 & _T_378; // @[el2_dec_tlu_ctl.scala 665:103] + wire internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | _T_369; // @[el2_dec_tlu_ctl.scala 665:52] + wire _T_668 = _T_667 | internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 817:107] + wire _T_669 = _T_668 | i_cpu_halt_req_d1; // @[el2_dec_tlu_ctl.scala 817:135] + wire _T_738 = ~internal_pmu_fw_halt_mode; // @[el2_dec_tlu_ctl.scala 849:35] + wire _T_739 = nmi_int_detected & _T_738; // @[el2_dec_tlu_ctl.scala 849:33] + wire _T_740 = ~internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 849:65] + wire _T_742 = dcsr_single_step_running_f & dcsr[11]; // @[el2_dec_tlu_ctl.scala 849:119] + wire _T_743 = ~io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 849:141] + wire _T_744 = _T_742 & _T_743; // @[el2_dec_tlu_ctl.scala 849:139] + wire _T_746 = _T_744 & _T_178; // @[el2_dec_tlu_ctl.scala 849:164] + wire _T_747 = _T_740 | _T_746; // @[el2_dec_tlu_ctl.scala 849:89] + wire _T_748 = _T_739 & _T_747; // @[el2_dec_tlu_ctl.scala 849:62] + wire _T_463 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h8; // @[el2_dec_tlu_ctl.scala 735:51] + wire _T_464 = _T_463 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 735:64] + wire _T_297 = io_tlu_bp_dec_tlu_flush_lower_wb | io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 597:65] wire [3:0] _T_299 = _T_297 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_300 = ~_T_299; // @[el2_dec_tlu_ctl.scala 600:22] + wire [3:0] _T_300 = ~_T_299; // @[el2_dec_tlu_ctl.scala 597:23] wire [3:0] _T_292 = io_dec_tlu_i0_valid_r ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_294 = _T_292 & io_dec_tlu_packet_r_i0trigger; // @[el2_dec_tlu_ctl.scala 598:52] - wire [9:0] mtdata1_t_3 = csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_2 = csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_1 = csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] - wire [9:0] mtdata1_t_0 = csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 236:59 el2_dec_tlu_ctl.scala 1089:33] + wire [3:0] _T_294 = _T_292 & io_dec_tlu_packet_r_i0trigger; // @[el2_dec_tlu_ctl.scala 595:53] + wire [9:0] mtdata1_t_3 = csr_io_mtdata1_t_3; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_2 = csr_io_mtdata1_t_2; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_1 = csr_io_mtdata1_t_1; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] + wire [9:0] mtdata1_t_0 = csr_io_mtdata1_t_0; // @[el2_dec_tlu_ctl.scala 233:67 el2_dec_tlu_ctl.scala 1089:33] wire [3:0] trigger_execute = {mtdata1_t_3[2],mtdata1_t_2[2],mtdata1_t_1[2],mtdata1_t_0[2]}; // @[Cat.scala 29:58] wire [3:0] trigger_data = {mtdata1_t_3[7],mtdata1_t_2[7],mtdata1_t_1[7],mtdata1_t_0[7]}; // @[Cat.scala 29:58] - wire [3:0] _T_279 = trigger_execute & trigger_data; // @[el2_dec_tlu_ctl.scala 590:56] - wire inst_acc_r_raw = io_dec_tlu_packet_r_icaf & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 746:48] + wire [3:0] _T_279 = trigger_execute & trigger_data; // @[el2_dec_tlu_ctl.scala 587:57] + wire inst_acc_r_raw = io_dec_tlu_packet_r_icaf & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 743:49] wire [3:0] _T_281 = inst_acc_r_raw ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_282 = _T_279 & _T_281; // @[el2_dec_tlu_ctl.scala 590:71] - wire _T_283 = io_exu_i0_br_error_r | io_exu_i0_br_start_error_r; // @[el2_dec_tlu_ctl.scala 590:128] + wire [3:0] _T_282 = _T_279 & _T_281; // @[el2_dec_tlu_ctl.scala 587:72] + wire _T_283 = io_tlu_exu_exu_i0_br_error_r | io_tlu_exu_exu_i0_br_start_error_r; // @[el2_dec_tlu_ctl.scala 587:137] wire [3:0] _T_285 = _T_283 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_286 = _T_282 | _T_285; // @[el2_dec_tlu_ctl.scala 590:97] - wire [3:0] i0_iside_trigger_has_pri_r = ~_T_286; // @[el2_dec_tlu_ctl.scala 590:37] - wire [3:0] _T_295 = _T_294 & i0_iside_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 598:89] + wire [3:0] _T_286 = _T_282 | _T_285; // @[el2_dec_tlu_ctl.scala 587:98] + wire [3:0] i0_iside_trigger_has_pri_r = ~_T_286; // @[el2_dec_tlu_ctl.scala 587:38] + wire [3:0] _T_295 = _T_294 & i0_iside_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 595:90] wire [3:0] trigger_store = {mtdata1_t_3[1],mtdata1_t_2[1],mtdata1_t_1[1],mtdata1_t_0[1]}; // @[Cat.scala 29:58] - wire [3:0] _T_287 = trigger_store & trigger_data; // @[el2_dec_tlu_ctl.scala 593:50] + wire [3:0] _T_287 = trigger_store & trigger_data; // @[el2_dec_tlu_ctl.scala 590:51] wire [3:0] _T_289 = io_lsu_error_pkt_r_valid ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_290 = _T_287 & _T_289; // @[el2_dec_tlu_ctl.scala 593:65] - wire [3:0] i0_lsu_trigger_has_pri_r = ~_T_290; // @[el2_dec_tlu_ctl.scala 593:34] - wire [3:0] _T_296 = _T_295 & i0_lsu_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 598:118] + wire [3:0] _T_290 = _T_287 & _T_289; // @[el2_dec_tlu_ctl.scala 590:66] + wire [3:0] i0_lsu_trigger_has_pri_r = ~_T_290; // @[el2_dec_tlu_ctl.scala 590:35] + wire [3:0] _T_296 = _T_295 & i0_lsu_trigger_has_pri_r; // @[el2_dec_tlu_ctl.scala 595:119] wire [1:0] mstatus = csr_io_mstatus; // @[el2_dec_tlu_ctl.scala 1085:31] - wire _T_259 = mtdata1_t_3[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:62] - wire _T_261 = _T_259 & mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 587:86] - wire _T_264 = mtdata1_t_2[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:150] - wire _T_266 = _T_264 & mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 587:174] - wire _T_269 = mtdata1_t_1[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:239] - wire _T_271 = _T_269 & mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 587:263] - wire _T_274 = mtdata1_t_0[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 587:328] - wire _T_276 = _T_274 & mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 587:352] + wire _T_259 = mtdata1_t_3[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:62] + wire _T_261 = _T_259 & mtdata1_t_3[3]; // @[el2_dec_tlu_ctl.scala 584:86] + wire _T_264 = mtdata1_t_2[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:150] + wire _T_266 = _T_264 & mtdata1_t_2[3]; // @[el2_dec_tlu_ctl.scala 584:174] + wire _T_269 = mtdata1_t_1[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:239] + wire _T_271 = _T_269 & mtdata1_t_1[3]; // @[el2_dec_tlu_ctl.scala 584:263] + wire _T_274 = mtdata1_t_0[6] | mstatus[0]; // @[el2_dec_tlu_ctl.scala 584:328] + wire _T_276 = _T_274 & mtdata1_t_0[3]; // @[el2_dec_tlu_ctl.scala 584:352] wire [3:0] trigger_enabled = {_T_261,_T_266,_T_271,_T_276}; // @[Cat.scala 29:58] - wire [3:0] i0trigger_qual_r = _T_296 & trigger_enabled; // @[el2_dec_tlu_ctl.scala 598:145] - wire [3:0] i0_trigger_r = _T_300 & i0trigger_qual_r; // @[el2_dec_tlu_ctl.scala 600:83] - wire _T_303 = ~mtdata1_t_2[5]; // @[el2_dec_tlu_ctl.scala 603:59] - wire _T_305 = _T_303 | i0_trigger_r[2]; // @[el2_dec_tlu_ctl.scala 603:88] - wire _T_306 = i0_trigger_r[3] & _T_305; // @[el2_dec_tlu_ctl.scala 603:56] - wire _T_311 = _T_303 | i0_trigger_r[3]; // @[el2_dec_tlu_ctl.scala 603:156] - wire _T_312 = i0_trigger_r[2] & _T_311; // @[el2_dec_tlu_ctl.scala 603:124] - wire _T_315 = ~mtdata1_t_0[5]; // @[el2_dec_tlu_ctl.scala 603:195] - wire _T_317 = _T_315 | i0_trigger_r[0]; // @[el2_dec_tlu_ctl.scala 603:224] - wire _T_318 = i0_trigger_r[1] & _T_317; // @[el2_dec_tlu_ctl.scala 603:192] - wire _T_323 = _T_315 | i0_trigger_r[1]; // @[el2_dec_tlu_ctl.scala 603:292] - wire _T_324 = i0_trigger_r[0] & _T_323; // @[el2_dec_tlu_ctl.scala 603:260] + wire [3:0] i0trigger_qual_r = _T_296 & trigger_enabled; // @[el2_dec_tlu_ctl.scala 595:146] + wire [3:0] i0_trigger_r = _T_300 & i0trigger_qual_r; // @[el2_dec_tlu_ctl.scala 597:91] + wire _T_303 = ~mtdata1_t_2[5]; // @[el2_dec_tlu_ctl.scala 600:60] + wire _T_305 = _T_303 | i0_trigger_r[2]; // @[el2_dec_tlu_ctl.scala 600:89] + wire _T_306 = i0_trigger_r[3] & _T_305; // @[el2_dec_tlu_ctl.scala 600:57] + wire _T_311 = _T_303 | i0_trigger_r[3]; // @[el2_dec_tlu_ctl.scala 600:157] + wire _T_312 = i0_trigger_r[2] & _T_311; // @[el2_dec_tlu_ctl.scala 600:125] + wire _T_315 = ~mtdata1_t_0[5]; // @[el2_dec_tlu_ctl.scala 600:196] + wire _T_317 = _T_315 | i0_trigger_r[0]; // @[el2_dec_tlu_ctl.scala 600:225] + wire _T_318 = i0_trigger_r[1] & _T_317; // @[el2_dec_tlu_ctl.scala 600:193] + wire _T_323 = _T_315 | i0_trigger_r[1]; // @[el2_dec_tlu_ctl.scala 600:293] + wire _T_324 = i0_trigger_r[0] & _T_323; // @[el2_dec_tlu_ctl.scala 600:261] wire [3:0] i0_trigger_chain_masked_r = {_T_306,_T_312,_T_318,_T_324}; // @[Cat.scala 29:58] - wire i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 606:56] - wire _T_465 = ~i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 738:90] - wire _T_466 = _T_464 & _T_465; // @[el2_dec_tlu_ctl.scala 738:88] - wire _T_468 = ~dcsr[15]; // @[el2_dec_tlu_ctl.scala 738:110] - wire _T_469 = _T_466 & _T_468; // @[el2_dec_tlu_ctl.scala 738:108] - reg tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 408:72] - wire _T_429 = ~tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 713:43] - wire _T_430 = io_dec_tlu_i0_valid_r & _T_429; // @[el2_dec_tlu_ctl.scala 713:41] - wire _T_432 = _T_430 & _T_283; // @[el2_dec_tlu_ctl.scala 713:65] - reg ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 402:81] - reg iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 403:89] - wire _T_433 = ic_perr_r_d1 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 713:137] - wire _T_435 = _T_433 & _T_107; // @[el2_dec_tlu_ctl.scala 713:156] - wire _T_436 = _T_432 | _T_435; // @[el2_dec_tlu_ctl.scala 713:120] - wire _T_438 = _T_436 & _T_465; // @[el2_dec_tlu_ctl.scala 713:179] - wire _T_410 = io_dec_tlu_i0_valid_r & _T_465; // @[el2_dec_tlu_ctl.scala 701:46] - wire _T_411 = ~io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 701:69] - wire _T_412 = _T_411 & io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec_tlu_ctl.scala 701:104] - wire lsu_i0_rfnpc_r = _T_410 & _T_412; // @[el2_dec_tlu_ctl.scala 701:66] - wire _T_439 = ~lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 713:203] - wire rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 713:200] - wire _T_470 = ~rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 738:132] - wire ebreak_r = _T_469 & _T_470; // @[el2_dec_tlu_ctl.scala 738:130] - wire _T_472 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h9; // @[el2_dec_tlu_ctl.scala 739:51] - wire _T_473 = _T_472 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 739:64] - wire _T_475 = _T_473 & _T_465; // @[el2_dec_tlu_ctl.scala 739:88] - wire ecall_r = _T_475 & _T_470; // @[el2_dec_tlu_ctl.scala 739:108] - wire _T_523 = ebreak_r | ecall_r; // @[el2_dec_tlu_ctl.scala 766:40] - wire _T_478 = ~io_dec_tlu_packet_r_legal; // @[el2_dec_tlu_ctl.scala 740:17] - wire _T_479 = _T_478 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 740:46] - wire _T_481 = _T_479 & _T_465; // @[el2_dec_tlu_ctl.scala 740:70] - wire illegal_r = _T_481 & _T_470; // @[el2_dec_tlu_ctl.scala 740:90] - wire _T_524 = _T_523 | illegal_r; // @[el2_dec_tlu_ctl.scala 766:50] - wire _T_511 = inst_acc_r_raw & _T_470; // @[el2_dec_tlu_ctl.scala 747:32] - wire inst_acc_r = _T_511 & _T_465; // @[el2_dec_tlu_ctl.scala 747:45] - wire _T_525 = _T_524 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 766:62] - wire _T_527 = _T_525 & _T_470; // @[el2_dec_tlu_ctl.scala 766:76] - wire _T_528 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 766:91] - wire i0_exception_valid_r = _T_527 & _T_528; // @[el2_dec_tlu_ctl.scala 766:89] - wire _T_789 = i0_exception_valid_r | rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 865:48] - wire _T_402 = ~io_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 689:56] - wire lsu_exc_valid_r_raw = io_lsu_error_pkt_r_valid & _T_402; // @[el2_dec_tlu_ctl.scala 689:54] - wire _T_403 = io_lsu_error_pkt_r_valid & lsu_exc_valid_r_raw; // @[el2_dec_tlu_ctl.scala 691:39] - wire _T_405 = _T_403 & _T_465; // @[el2_dec_tlu_ctl.scala 691:61] - wire lsu_exc_valid_r = _T_405 & _T_470; // @[el2_dec_tlu_ctl.scala 691:81] - wire _T_790 = _T_789 | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 865:60] - wire _T_490 = io_dec_tlu_packet_r_fence_i & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 743:49] - wire _T_492 = _T_490 & _T_465; // @[el2_dec_tlu_ctl.scala 743:73] - wire fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 743:94] - wire _T_791 = _T_790 | fence_i_r; // @[el2_dec_tlu_ctl.scala 865:78] - wire _T_792 = _T_791 | lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 865:90] - wire _T_414 = io_dec_tlu_i0_valid_r & _T_470; // @[el2_dec_tlu_ctl.scala 704:49] - wire _T_415 = ~lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 704:64] - wire _T_416 = _T_414 & _T_415; // @[el2_dec_tlu_ctl.scala 704:62] - wire _T_417 = ~inst_acc_r; // @[el2_dec_tlu_ctl.scala 704:81] - wire _T_418 = _T_416 & _T_417; // @[el2_dec_tlu_ctl.scala 704:78] - wire _T_420 = _T_418 & _T_528; // @[el2_dec_tlu_ctl.scala 704:93] - reg request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 542:81] - wire _T_421 = ~request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 704:120] - wire _T_422 = _T_420 & _T_421; // @[el2_dec_tlu_ctl.scala 704:118] - wire tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 704:145] - reg iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 401:72] - wire _T_444 = tlu_i0_commit_cmt & iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 722:51] - wire _T_484 = io_dec_tlu_packet_r_pmu_i0_itype == 4'hc; // @[el2_dec_tlu_ctl.scala 741:51] - wire _T_485 = _T_484 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 741:64] - wire _T_487 = _T_485 & _T_465; // @[el2_dec_tlu_ctl.scala 741:88] - wire mret_r = _T_487 & _T_470; // @[el2_dec_tlu_ctl.scala 741:108] - wire _T_446 = _T_523 | mret_r; // @[el2_dec_tlu_ctl.scala 722:97] - wire take_reset = reset_delayed & io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 851:31] - wire _T_447 = _T_446 | take_reset; // @[el2_dec_tlu_ctl.scala 722:106] - wire _T_448 = _T_447 | illegal_r; // @[el2_dec_tlu_ctl.scala 722:119] - wire _T_449 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 722:175] - wire _T_450 = dec_csr_wen_r_mod & _T_449; // @[el2_dec_tlu_ctl.scala 722:152] - wire _T_451 = _T_448 | _T_450; // @[el2_dec_tlu_ctl.scala 722:131] - wire _T_452 = ~_T_451; // @[el2_dec_tlu_ctl.scala 722:76] - wire iccm_repair_state_rfnpc = _T_444 & _T_452; // @[el2_dec_tlu_ctl.scala 722:74] - wire _T_793 = _T_792 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 865:107] - wire _T_794 = _T_793 | debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 865:134] - wire _T_786 = i_cpu_run_req_d1 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 863:42] - wire _T_211 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 562:22] - reg dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 541:73] - wire _T_212 = _T_211 & dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 562:42] - wire _T_213 = ext_int_ready | ce_int_ready; // @[el2_dec_tlu_ctl.scala 562:80] - wire _T_214 = _T_213 | timer_int_ready; // @[el2_dec_tlu_ctl.scala 562:95] - wire _T_215 = _T_214 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 562:113] - wire _T_216 = _T_215 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 562:130] - wire _T_217 = _T_216 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 562:154] - wire _T_218 = _T_217 | nmi_int_detected; // @[el2_dec_tlu_ctl.scala 562:178] - wire _T_219 = _T_218 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 562:197] - wire _T_220 = ~_T_219; // @[el2_dec_tlu_ctl.scala 562:64] - wire _T_221 = _T_212 & _T_220; // @[el2_dec_tlu_ctl.scala 562:62] - wire _T_223 = _T_221 & _T_140; // @[el2_dec_tlu_ctl.scala 562:218] - wire _T_225 = _T_223 & _T_378; // @[el2_dec_tlu_ctl.scala 562:242] - wire _T_226 = ~pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 562:264] - wire _T_227 = _T_225 & _T_226; // @[el2_dec_tlu_ctl.scala 562:262] - wire _T_228 = ~halt_taken_f; // @[el2_dec_tlu_ctl.scala 562:285] - wire pause_expired_r = _T_227 & _T_228; // @[el2_dec_tlu_ctl.scala 562:283] - wire sel_npc_resume = _T_786 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 863:65] - wire _T_795 = _T_794 | sel_npc_resume; // @[el2_dec_tlu_ctl.scala 865:156] - reg dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 540:73] - wire _T_796 = _T_795 | dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 865:174] - wire synchronous_flush_r = _T_796 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 865:200] - wire _T_749 = ~synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 852:194] - wire _T_750 = _T_748 & _T_749; // @[el2_dec_tlu_ctl.scala 852:192] - wire _T_751 = ~mret_r; // @[el2_dec_tlu_ctl.scala 852:217] - wire _T_752 = _T_750 & _T_751; // @[el2_dec_tlu_ctl.scala 852:215] - wire _T_753 = ~take_reset; // @[el2_dec_tlu_ctl.scala 852:227] - wire _T_754 = _T_752 & _T_753; // @[el2_dec_tlu_ctl.scala 852:225] - wire _T_519 = _T_466 & dcsr[15]; // @[el2_dec_tlu_ctl.scala 750:120] - wire ebreak_to_debug_mode_r = _T_519 & _T_470; // @[el2_dec_tlu_ctl.scala 750:141] - wire _T_755 = ~ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 852:241] - wire _T_756 = _T_754 & _T_755; // @[el2_dec_tlu_ctl.scala 852:239] - wire _T_760 = _T_107 | _T_44; // @[el2_dec_tlu_ctl.scala 852:287] - wire take_nmi = _T_756 & _T_760; // @[el2_dec_tlu_ctl.scala 852:265] - wire _T_670 = _T_669 | take_nmi; // @[el2_dec_tlu_ctl.scala 820:154] - wire _T_671 = _T_670 | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 820:165] - wire _T_672 = _T_671 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 820:190] - reg exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 890:82] - wire _T_673 = _T_672 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 820:213] - wire _T_674 = _T_673 | mret_r; // @[el2_dec_tlu_ctl.scala 820:237] - wire block_interrupts = _T_674 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 820:246] - wire _T_704 = ~block_interrupts; // @[el2_dec_tlu_ctl.scala 848:90] - wire take_timer_int = _T_703 & _T_704; // @[el2_dec_tlu_ctl.scala 848:88] - wire _T_762 = take_ext_int | take_timer_int; // @[el2_dec_tlu_ctl.scala 855:37] - wire _T_693 = soft_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 847:35] - wire _T_695 = _T_693 & _T_702; // @[el2_dec_tlu_ctl.scala 847:52] - wire take_soft_int = _T_695 & _T_704; // @[el2_dec_tlu_ctl.scala 847:68] - wire _T_763 = _T_762 | take_soft_int; // @[el2_dec_tlu_ctl.scala 855:54] - wire _T_764 = _T_763 | take_nmi; // @[el2_dec_tlu_ctl.scala 855:70] - wire _T_689 = ce_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 846:32] - wire take_ce_int = _T_689 & _T_704; // @[el2_dec_tlu_ctl.scala 846:49] - wire _T_765 = _T_764 | take_ce_int; // @[el2_dec_tlu_ctl.scala 855:81] - wire int_timer0_int_possible = mstatus_mie_ns & mie_ns[4]; // @[el2_dec_tlu_ctl.scala 806:48] - wire int_timer0_int_ready = mip[4] & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 807:46] - wire _T_706 = int_timer0_int_ready | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 849:48] - wire _T_707 = _T_706 & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 849:73] - wire _T_709 = _T_707 & _T_631; // @[el2_dec_tlu_ctl.scala 849:99] - wire _T_710 = ~timer_int_ready; // @[el2_dec_tlu_ctl.scala 849:128] - wire _T_711 = _T_709 & _T_710; // @[el2_dec_tlu_ctl.scala 849:126] - wire _T_713 = _T_711 & _T_698; // @[el2_dec_tlu_ctl.scala 849:145] - wire _T_715 = _T_713 & _T_700; // @[el2_dec_tlu_ctl.scala 849:163] - wire _T_717 = _T_715 & _T_702; // @[el2_dec_tlu_ctl.scala 849:180] - wire take_int_timer0_int = _T_717 & _T_704; // @[el2_dec_tlu_ctl.scala 849:196] - wire _T_766 = _T_765 | take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 855:95] - wire int_timer1_int_possible = mstatus_mie_ns & mie_ns[3]; // @[el2_dec_tlu_ctl.scala 808:48] - wire int_timer1_int_ready = mip[3] & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 809:46] - wire _T_720 = int_timer1_int_ready | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 850:48] - wire _T_721 = _T_720 & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 850:73] - wire _T_723 = _T_721 & _T_631; // @[el2_dec_tlu_ctl.scala 850:99] - wire _T_725 = ~_T_706; // @[el2_dec_tlu_ctl.scala 850:128] - wire _T_726 = _T_723 & _T_725; // @[el2_dec_tlu_ctl.scala 850:126] - wire _T_728 = _T_726 & _T_710; // @[el2_dec_tlu_ctl.scala 850:176] - wire _T_730 = _T_728 & _T_698; // @[el2_dec_tlu_ctl.scala 850:195] - wire _T_732 = _T_730 & _T_700; // @[el2_dec_tlu_ctl.scala 850:213] - wire _T_734 = _T_732 & _T_702; // @[el2_dec_tlu_ctl.scala 850:230] - wire take_int_timer1_int = _T_734 & _T_704; // @[el2_dec_tlu_ctl.scala 850:246] - wire interrupt_valid_r = _T_766 | take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 855:117] - wire _T_15 = _T_14 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 396:68] - wire _T_16 = _T_15 | interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 396:88] - wire _T_17 = _T_16 | reset_delayed; // @[el2_dec_tlu_ctl.scala 396:111] - wire _T_18 = _T_17 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 396:127] - reg pause_expired_wb; // @[el2_dec_tlu_ctl.scala 895:90] - wire _T_19 = _T_18 | pause_expired_wb; // @[el2_dec_tlu_ctl.scala 396:145] - wire _T_496 = io_ifu_ic_error_start & _T_107; // @[el2_dec_tlu_ctl.scala 744:42] - wire _T_498 = _T_152 | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 744:92] - wire _T_499 = _T_496 & _T_498; // @[el2_dec_tlu_ctl.scala 744:63] - wire _T_500 = ~internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 744:122] - wire ic_perr_r = _T_499 & _T_500; // @[el2_dec_tlu_ctl.scala 744:120] - wire _T_20 = _T_19 | ic_perr_r; // @[el2_dec_tlu_ctl.scala 396:164] - wire _T_21 = _T_20 | ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 396:176] - wire _T_503 = io_ifu_iccm_rd_ecc_single_err & _T_107; // @[el2_dec_tlu_ctl.scala 745:50] - wire _T_506 = _T_503 & _T_498; // @[el2_dec_tlu_ctl.scala 745:71] - wire iccm_sbecc_r = _T_506 & _T_500; // @[el2_dec_tlu_ctl.scala 745:128] - wire _T_22 = _T_21 | iccm_sbecc_r; // @[el2_dec_tlu_ctl.scala 396:191] - wire _T_23 = _T_22 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 396:206] - wire flush_clkvalid = _T_23 | io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 396:224] - reg lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 406:72] - reg lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 407:64] - reg _T_32; // @[el2_dec_tlu_ctl.scala 409:65] - reg internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 410:64] - reg _T_33; // @[el2_dec_tlu_ctl.scala 411:73] - reg nmi_lsu_load_type_f; // @[el2_dec_tlu_ctl.scala 422:72] - reg nmi_lsu_store_type_f; // @[el2_dec_tlu_ctl.scala 423:64] - wire _T_46 = nmi_lsu_detected & io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 431:42] - wire _T_49 = ~_T_41; // @[el2_dec_tlu_ctl.scala 431:78] - wire _T_50 = _T_46 & _T_49; // @[el2_dec_tlu_ctl.scala 431:76] - wire _T_52 = nmi_lsu_load_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 431:141] - wire _T_54 = nmi_lsu_detected & io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 432:43] - wire _T_58 = _T_54 & _T_49; // @[el2_dec_tlu_ctl.scala 432:78] - wire _T_60 = nmi_lsu_store_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 432:144] - reg mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 440:64] - reg mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 441:64] - reg mpc_run_state_f; // @[el2_dec_tlu_ctl.scala 443:80] - reg debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 444:72] - reg mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 445:72] - reg mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 446:80] - reg dbg_run_state_f; // @[el2_dec_tlu_ctl.scala 448:80] - reg _T_65; // @[el2_dec_tlu_ctl.scala 449:73] - wire _T_66 = ~mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 453:65] - wire mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & _T_66; // @[el2_dec_tlu_ctl.scala 453:63] - wire _T_67 = ~mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 454:64] - wire mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & _T_67; // @[el2_dec_tlu_ctl.scala 454:62] - wire _T_68 = mpc_halt_state_f | mpc_debug_halt_req_sync_pulse; // @[el2_dec_tlu_ctl.scala 456:42] - wire _T_71 = _T_68 | _T_111; // @[el2_dec_tlu_ctl.scala 456:74] - wire _T_72 = ~mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 456:119] - wire mpc_halt_state_ns = _T_71 & _T_72; // @[el2_dec_tlu_ctl.scala 456:117] - wire _T_74 = ~mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 457:74] - wire _T_75 = mpc_debug_run_req_sync_pulse & _T_74; // @[el2_dec_tlu_ctl.scala 457:72] - wire _T_76 = mpc_run_state_f | _T_75; // @[el2_dec_tlu_ctl.scala 457:40] - wire _T_77 = ~dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 457:127] - wire _T_78 = debug_mode_status & _T_77; // @[el2_dec_tlu_ctl.scala 457:125] - wire mpc_run_state_ns = _T_76 & _T_78; // @[el2_dec_tlu_ctl.scala 457:97] - wire _T_80 = dbg_halt_req_final | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 459:64] - wire _T_81 = _T_80 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 459:90] - wire _T_82 = _T_81 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 459:115] - wire _T_83 = dbg_halt_state_f | _T_82; // @[el2_dec_tlu_ctl.scala 459:42] - wire _T_84 = ~io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 459:147] - wire dbg_halt_state_ns = _T_83 & _T_84; // @[el2_dec_tlu_ctl.scala 459:145] - wire _T_86 = dbg_run_state_f | io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 460:40] - wire dbg_run_state_ns = _T_86 & _T_78; // @[el2_dec_tlu_ctl.scala 460:61] - wire debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 466:53] - wire _T_92 = debug_brkpt_valid | debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 467:47] - wire _T_94 = internal_dbg_halt_mode & _T_77; // @[el2_dec_tlu_ctl.scala 467:97] - wire _T_96 = mpc_halt_state_f & debug_mode_status; // @[el2_dec_tlu_ctl.scala 470:45] - wire _T_97 = _T_96 & mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 470:72] - wire _T_99 = ~dbg_halt_state_ns; // @[el2_dec_tlu_ctl.scala 471:53] - wire _T_100 = mpc_debug_run_req_sync & _T_99; // @[el2_dec_tlu_ctl.scala 471:51] - wire _T_101 = ~mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 471:74] - wire _T_102 = _T_100 & _T_101; // @[el2_dec_tlu_ctl.scala 471:72] - wire _T_103 = mpc_debug_run_ack_f & mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 471:123] - wire _T_118 = mpc_run_state_ns & _T_99; // @[el2_dec_tlu_ctl.scala 485:67] - wire _T_119 = ~mpc_halt_state_ns; // @[el2_dec_tlu_ctl.scala 485:111] - wire _T_120 = dbg_run_state_ns & _T_119; // @[el2_dec_tlu_ctl.scala 485:109] - wire _T_121 = _T_118 | _T_120; // @[el2_dec_tlu_ctl.scala 485:89] - wire _T_122 = debug_halt_req_f | pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 490:37] - wire _T_124 = _T_122 & _T_749; // @[el2_dec_tlu_ctl.scala 490:58] - wire _T_126 = _T_124 & _T_751; // @[el2_dec_tlu_ctl.scala 490:81] - wire _T_128 = _T_126 & _T_228; // @[el2_dec_tlu_ctl.scala 490:91] - wire _T_129 = ~dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 490:109] - wire _T_130 = _T_128 & _T_129; // @[el2_dec_tlu_ctl.scala 490:107] - wire take_halt = _T_130 & _T_753; // @[el2_dec_tlu_ctl.scala 490:137] - wire _T_170 = debug_resume_req_f & dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 515:43] - wire _T_172 = io_dec_tlu_i0_valid_r & _T_528; // @[el2_dec_tlu_ctl.scala 517:53] - wire _T_174 = _T_172 & dcsr[2]; // @[el2_dec_tlu_ctl.scala 517:78] - wire _T_329 = mtdata1_t_3[6] & mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 612:61] - wire _T_332 = mtdata1_t_2[6] & mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 612:121] - wire _T_335 = mtdata1_t_1[6] & mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 612:181] - wire _T_338 = mtdata1_t_0[6] & mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 612:241] + wire i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 603:57] + wire _T_465 = ~i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 735:90] + wire _T_466 = _T_464 & _T_465; // @[el2_dec_tlu_ctl.scala 735:88] + wire _T_468 = ~dcsr[15]; // @[el2_dec_tlu_ctl.scala 735:110] + wire _T_469 = _T_466 & _T_468; // @[el2_dec_tlu_ctl.scala 735:108] + reg tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 405:80] + wire _T_429 = ~tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 710:44] + wire _T_430 = io_dec_tlu_i0_valid_r & _T_429; // @[el2_dec_tlu_ctl.scala 710:42] + wire _T_432 = _T_430 & _T_283; // @[el2_dec_tlu_ctl.scala 710:66] + reg ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 399:89] + reg iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 400:89] + wire _T_433 = ic_perr_r_d1 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 710:154] + wire _T_435 = _T_433 & _T_107; // @[el2_dec_tlu_ctl.scala 710:173] + wire _T_436 = _T_432 | _T_435; // @[el2_dec_tlu_ctl.scala 710:137] + wire _T_438 = _T_436 & _T_465; // @[el2_dec_tlu_ctl.scala 710:196] + wire _T_410 = io_dec_tlu_i0_valid_r & _T_465; // @[el2_dec_tlu_ctl.scala 698:47] + wire _T_411 = ~io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 698:70] + wire _T_412 = _T_411 & io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_dec_tlu_ctl.scala 698:105] + wire lsu_i0_rfnpc_r = _T_410 & _T_412; // @[el2_dec_tlu_ctl.scala 698:67] + wire _T_439 = ~lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 710:220] + wire rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 710:217] + wire _T_470 = ~rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 735:132] + wire ebreak_r = _T_469 & _T_470; // @[el2_dec_tlu_ctl.scala 735:130] + wire _T_472 = io_dec_tlu_packet_r_pmu_i0_itype == 4'h9; // @[el2_dec_tlu_ctl.scala 736:51] + wire _T_473 = _T_472 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 736:64] + wire _T_475 = _T_473 & _T_465; // @[el2_dec_tlu_ctl.scala 736:88] + wire ecall_r = _T_475 & _T_470; // @[el2_dec_tlu_ctl.scala 736:108] + wire _T_523 = ebreak_r | ecall_r; // @[el2_dec_tlu_ctl.scala 763:41] + wire _T_478 = ~io_dec_tlu_packet_r_legal; // @[el2_dec_tlu_ctl.scala 737:17] + wire _T_479 = _T_478 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 737:46] + wire _T_481 = _T_479 & _T_465; // @[el2_dec_tlu_ctl.scala 737:70] + wire illegal_r = _T_481 & _T_470; // @[el2_dec_tlu_ctl.scala 737:90] + wire _T_524 = _T_523 | illegal_r; // @[el2_dec_tlu_ctl.scala 763:51] + wire _T_511 = inst_acc_r_raw & _T_470; // @[el2_dec_tlu_ctl.scala 744:33] + wire inst_acc_r = _T_511 & _T_465; // @[el2_dec_tlu_ctl.scala 744:46] + wire _T_525 = _T_524 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 763:63] + wire _T_527 = _T_525 & _T_470; // @[el2_dec_tlu_ctl.scala 763:77] + wire _T_528 = ~io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 763:92] + wire i0_exception_valid_r = _T_527 & _T_528; // @[el2_dec_tlu_ctl.scala 763:90] + wire _T_789 = i0_exception_valid_r | rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 862:49] + wire _T_402 = ~io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 686:57] + wire lsu_exc_valid_r_raw = io_lsu_error_pkt_r_valid & _T_402; // @[el2_dec_tlu_ctl.scala 686:55] + wire _T_403 = io_lsu_error_pkt_r_valid & lsu_exc_valid_r_raw; // @[el2_dec_tlu_ctl.scala 688:40] + wire _T_405 = _T_403 & _T_465; // @[el2_dec_tlu_ctl.scala 688:62] + wire lsu_exc_valid_r = _T_405 & _T_470; // @[el2_dec_tlu_ctl.scala 688:82] + wire _T_790 = _T_789 | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 862:61] + wire _T_490 = io_dec_tlu_packet_r_fence_i & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 740:50] + wire _T_492 = _T_490 & _T_465; // @[el2_dec_tlu_ctl.scala 740:74] + wire fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 740:95] + wire _T_791 = _T_790 | fence_i_r; // @[el2_dec_tlu_ctl.scala 862:79] + wire _T_792 = _T_791 | lsu_i0_rfnpc_r; // @[el2_dec_tlu_ctl.scala 862:91] + wire _T_414 = io_dec_tlu_i0_valid_r & _T_470; // @[el2_dec_tlu_ctl.scala 701:50] + wire _T_415 = ~lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 701:65] + wire _T_416 = _T_414 & _T_415; // @[el2_dec_tlu_ctl.scala 701:63] + wire _T_417 = ~inst_acc_r; // @[el2_dec_tlu_ctl.scala 701:82] + wire _T_418 = _T_416 & _T_417; // @[el2_dec_tlu_ctl.scala 701:79] + wire _T_420 = _T_418 & _T_528; // @[el2_dec_tlu_ctl.scala 701:94] + reg request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 539:81] + wire _T_421 = ~request_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 701:121] + wire _T_422 = _T_420 & _T_421; // @[el2_dec_tlu_ctl.scala 701:119] + wire tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 701:146] + reg iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 398:80] + wire _T_444 = tlu_i0_commit_cmt & iccm_repair_state_d1; // @[el2_dec_tlu_ctl.scala 719:52] + wire _T_484 = io_dec_tlu_packet_r_pmu_i0_itype == 4'hc; // @[el2_dec_tlu_ctl.scala 738:51] + wire _T_485 = _T_484 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 738:64] + wire _T_487 = _T_485 & _T_465; // @[el2_dec_tlu_ctl.scala 738:88] + wire mret_r = _T_487 & _T_470; // @[el2_dec_tlu_ctl.scala 738:108] + wire _T_446 = _T_523 | mret_r; // @[el2_dec_tlu_ctl.scala 719:98] + wire take_reset = reset_delayed & io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 848:32] + wire _T_447 = _T_446 | take_reset; // @[el2_dec_tlu_ctl.scala 719:107] + wire _T_448 = _T_447 | illegal_r; // @[el2_dec_tlu_ctl.scala 719:120] + wire _T_449 = io_dec_csr_wraddr_r == 12'h7c2; // @[el2_dec_tlu_ctl.scala 719:176] + wire _T_450 = dec_csr_wen_r_mod & _T_449; // @[el2_dec_tlu_ctl.scala 719:153] + wire _T_451 = _T_448 | _T_450; // @[el2_dec_tlu_ctl.scala 719:132] + wire _T_452 = ~_T_451; // @[el2_dec_tlu_ctl.scala 719:77] + wire iccm_repair_state_rfnpc = _T_444 & _T_452; // @[el2_dec_tlu_ctl.scala 719:75] + wire _T_793 = _T_792 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 862:108] + wire _T_794 = _T_793 | debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 862:135] + wire _T_786 = i_cpu_run_req_d1 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 860:43] + wire _T_211 = ~io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 559:28] + reg dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 538:81] + wire _T_212 = _T_211 & dec_pause_state_f; // @[el2_dec_tlu_ctl.scala 559:48] + wire _T_213 = ext_int_ready | ce_int_ready; // @[el2_dec_tlu_ctl.scala 559:86] + wire _T_214 = _T_213 | timer_int_ready; // @[el2_dec_tlu_ctl.scala 559:101] + wire _T_215 = _T_214 | soft_int_ready; // @[el2_dec_tlu_ctl.scala 559:119] + wire _T_216 = _T_215 | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 559:136] + wire _T_217 = _T_216 | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 559:160] + wire _T_218 = _T_217 | nmi_int_detected; // @[el2_dec_tlu_ctl.scala 559:184] + wire _T_219 = _T_218 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 559:203] + wire _T_220 = ~_T_219; // @[el2_dec_tlu_ctl.scala 559:70] + wire _T_221 = _T_212 & _T_220; // @[el2_dec_tlu_ctl.scala 559:68] + wire _T_223 = _T_221 & _T_140; // @[el2_dec_tlu_ctl.scala 559:224] + wire _T_225 = _T_223 & _T_378; // @[el2_dec_tlu_ctl.scala 559:248] + wire _T_226 = ~pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 559:270] + wire _T_227 = _T_225 & _T_226; // @[el2_dec_tlu_ctl.scala 559:268] + wire _T_228 = ~halt_taken_f; // @[el2_dec_tlu_ctl.scala 559:291] + wire pause_expired_r = _T_227 & _T_228; // @[el2_dec_tlu_ctl.scala 559:289] + wire sel_npc_resume = _T_786 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 860:66] + wire _T_795 = _T_794 | sel_npc_resume; // @[el2_dec_tlu_ctl.scala 862:157] + reg dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 537:81] + wire _T_796 = _T_795 | dec_tlu_wr_pause_r_d1; // @[el2_dec_tlu_ctl.scala 862:175] + wire synchronous_flush_r = _T_796 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 862:201] + wire _T_749 = ~synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 849:195] + wire _T_750 = _T_748 & _T_749; // @[el2_dec_tlu_ctl.scala 849:193] + wire _T_751 = ~mret_r; // @[el2_dec_tlu_ctl.scala 849:218] + wire _T_752 = _T_750 & _T_751; // @[el2_dec_tlu_ctl.scala 849:216] + wire _T_753 = ~take_reset; // @[el2_dec_tlu_ctl.scala 849:228] + wire _T_754 = _T_752 & _T_753; // @[el2_dec_tlu_ctl.scala 849:226] + wire _T_519 = _T_466 & dcsr[15]; // @[el2_dec_tlu_ctl.scala 747:121] + wire ebreak_to_debug_mode_r = _T_519 & _T_470; // @[el2_dec_tlu_ctl.scala 747:142] + wire _T_755 = ~ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 849:242] + wire _T_756 = _T_754 & _T_755; // @[el2_dec_tlu_ctl.scala 849:240] + wire _T_760 = _T_107 | _T_44; // @[el2_dec_tlu_ctl.scala 849:288] + wire take_nmi = _T_756 & _T_760; // @[el2_dec_tlu_ctl.scala 849:266] + wire _T_670 = _T_669 | take_nmi; // @[el2_dec_tlu_ctl.scala 817:155] + wire _T_671 = _T_670 | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 817:166] + wire _T_672 = _T_671 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 817:191] + reg exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 888:90] + wire _T_673 = _T_672 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 817:214] + wire _T_674 = _T_673 | mret_r; // @[el2_dec_tlu_ctl.scala 817:238] + wire block_interrupts = _T_674 | ext_int_freeze_d1; // @[el2_dec_tlu_ctl.scala 817:247] + wire _T_704 = ~block_interrupts; // @[el2_dec_tlu_ctl.scala 845:91] + wire take_timer_int = _T_703 & _T_704; // @[el2_dec_tlu_ctl.scala 845:89] + wire _T_762 = take_ext_int | take_timer_int; // @[el2_dec_tlu_ctl.scala 852:38] + wire _T_693 = soft_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 844:36] + wire _T_695 = _T_693 & _T_702; // @[el2_dec_tlu_ctl.scala 844:53] + wire take_soft_int = _T_695 & _T_704; // @[el2_dec_tlu_ctl.scala 844:69] + wire _T_763 = _T_762 | take_soft_int; // @[el2_dec_tlu_ctl.scala 852:55] + wire _T_764 = _T_763 | take_nmi; // @[el2_dec_tlu_ctl.scala 852:71] + wire _T_689 = ce_int_ready & _T_700; // @[el2_dec_tlu_ctl.scala 843:33] + wire take_ce_int = _T_689 & _T_704; // @[el2_dec_tlu_ctl.scala 843:50] + wire _T_765 = _T_764 | take_ce_int; // @[el2_dec_tlu_ctl.scala 852:82] + wire int_timer0_int_possible = mstatus_mie_ns & mie_ns[4]; // @[el2_dec_tlu_ctl.scala 803:49] + wire int_timer0_int_ready = mip[4] & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 804:47] + wire _T_706 = int_timer0_int_ready | int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 846:49] + wire _T_707 = _T_706 & int_timer0_int_possible; // @[el2_dec_tlu_ctl.scala 846:74] + wire _T_709 = _T_707 & _T_631; // @[el2_dec_tlu_ctl.scala 846:100] + wire _T_710 = ~timer_int_ready; // @[el2_dec_tlu_ctl.scala 846:129] + wire _T_711 = _T_709 & _T_710; // @[el2_dec_tlu_ctl.scala 846:127] + wire _T_713 = _T_711 & _T_698; // @[el2_dec_tlu_ctl.scala 846:146] + wire _T_715 = _T_713 & _T_700; // @[el2_dec_tlu_ctl.scala 846:164] + wire _T_717 = _T_715 & _T_702; // @[el2_dec_tlu_ctl.scala 846:181] + wire take_int_timer0_int = _T_717 & _T_704; // @[el2_dec_tlu_ctl.scala 846:197] + wire _T_766 = _T_765 | take_int_timer0_int; // @[el2_dec_tlu_ctl.scala 852:96] + wire int_timer1_int_possible = mstatus_mie_ns & mie_ns[3]; // @[el2_dec_tlu_ctl.scala 805:49] + wire int_timer1_int_ready = mip[3] & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 806:47] + wire _T_720 = int_timer1_int_ready | int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 847:49] + wire _T_721 = _T_720 & int_timer1_int_possible; // @[el2_dec_tlu_ctl.scala 847:74] + wire _T_723 = _T_721 & _T_631; // @[el2_dec_tlu_ctl.scala 847:100] + wire _T_725 = ~_T_706; // @[el2_dec_tlu_ctl.scala 847:129] + wire _T_726 = _T_723 & _T_725; // @[el2_dec_tlu_ctl.scala 847:127] + wire _T_728 = _T_726 & _T_710; // @[el2_dec_tlu_ctl.scala 847:177] + wire _T_730 = _T_728 & _T_698; // @[el2_dec_tlu_ctl.scala 847:196] + wire _T_732 = _T_730 & _T_700; // @[el2_dec_tlu_ctl.scala 847:214] + wire _T_734 = _T_732 & _T_702; // @[el2_dec_tlu_ctl.scala 847:231] + wire take_int_timer1_int = _T_734 & _T_704; // @[el2_dec_tlu_ctl.scala 847:247] + wire interrupt_valid_r = _T_766 | take_int_timer1_int; // @[el2_dec_tlu_ctl.scala 852:118] + wire _T_15 = _T_14 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 393:69] + wire _T_16 = _T_15 | interrupt_valid_r_d1; // @[el2_dec_tlu_ctl.scala 393:89] + wire _T_17 = _T_16 | reset_delayed; // @[el2_dec_tlu_ctl.scala 393:112] + wire _T_18 = _T_17 | pause_expired_r; // @[el2_dec_tlu_ctl.scala 393:128] + reg pause_expired_wb; // @[el2_dec_tlu_ctl.scala 893:90] + wire _T_19 = _T_18 | pause_expired_wb; // @[el2_dec_tlu_ctl.scala 393:146] + wire _T_496 = io_tlu_mem_ifu_ic_error_start & _T_107; // @[el2_dec_tlu_ctl.scala 741:51] + wire _T_498 = _T_152 | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 741:101] + wire _T_499 = _T_496 & _T_498; // @[el2_dec_tlu_ctl.scala 741:72] + wire _T_500 = ~internal_pmu_fw_halt_mode_f; // @[el2_dec_tlu_ctl.scala 741:131] + wire ic_perr_r = _T_499 & _T_500; // @[el2_dec_tlu_ctl.scala 741:129] + wire _T_20 = _T_19 | ic_perr_r; // @[el2_dec_tlu_ctl.scala 393:165] + wire _T_21 = _T_20 | ic_perr_r_d1; // @[el2_dec_tlu_ctl.scala 393:177] + wire _T_503 = io_tlu_mem_ifu_iccm_rd_ecc_single_err & _T_107; // @[el2_dec_tlu_ctl.scala 742:59] + wire _T_506 = _T_503 & _T_498; // @[el2_dec_tlu_ctl.scala 742:80] + wire iccm_sbecc_r = _T_506 & _T_500; // @[el2_dec_tlu_ctl.scala 742:137] + wire _T_22 = _T_21 | iccm_sbecc_r; // @[el2_dec_tlu_ctl.scala 393:192] + wire _T_23 = _T_22 | iccm_sbecc_r_d1; // @[el2_dec_tlu_ctl.scala 393:207] + wire flush_clkvalid = _T_23 | io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 393:225] + reg lsu_pmu_load_external_r; // @[el2_dec_tlu_ctl.scala 403:80] + reg lsu_pmu_store_external_r; // @[el2_dec_tlu_ctl.scala 404:72] + reg _T_32; // @[el2_dec_tlu_ctl.scala 406:73] + reg internal_dbg_halt_mode_f2; // @[el2_dec_tlu_ctl.scala 407:72] + reg _T_33; // @[el2_dec_tlu_ctl.scala 408:89] + reg nmi_lsu_load_type_f; // @[el2_dec_tlu_ctl.scala 419:72] + reg nmi_lsu_store_type_f; // @[el2_dec_tlu_ctl.scala 420:72] + wire _T_46 = nmi_lsu_detected & io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 428:48] + wire _T_49 = ~_T_41; // @[el2_dec_tlu_ctl.scala 428:96] + wire _T_50 = _T_46 & _T_49; // @[el2_dec_tlu_ctl.scala 428:94] + wire _T_52 = nmi_lsu_load_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 428:159] + wire _T_54 = nmi_lsu_detected & io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 429:49] + wire _T_58 = _T_54 & _T_49; // @[el2_dec_tlu_ctl.scala 429:96] + wire _T_60 = nmi_lsu_store_type_f & _T_40; // @[el2_dec_tlu_ctl.scala 429:162] + reg mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 437:72] + reg mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 438:72] + reg mpc_run_state_f; // @[el2_dec_tlu_ctl.scala 440:88] + reg debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 441:80] + reg mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 442:80] + reg mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 443:80] + reg dbg_run_state_f; // @[el2_dec_tlu_ctl.scala 445:88] + reg _T_65; // @[el2_dec_tlu_ctl.scala 446:81] + wire _T_66 = ~mpc_debug_halt_req_sync_f; // @[el2_dec_tlu_ctl.scala 450:71] + wire mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & _T_66; // @[el2_dec_tlu_ctl.scala 450:69] + wire _T_67 = ~mpc_debug_run_req_sync_f; // @[el2_dec_tlu_ctl.scala 451:70] + wire mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & _T_67; // @[el2_dec_tlu_ctl.scala 451:68] + wire _T_68 = mpc_halt_state_f | mpc_debug_halt_req_sync_pulse; // @[el2_dec_tlu_ctl.scala 453:48] + wire _T_71 = _T_68 | _T_111; // @[el2_dec_tlu_ctl.scala 453:80] + wire _T_72 = ~mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 453:125] + wire mpc_halt_state_ns = _T_71 & _T_72; // @[el2_dec_tlu_ctl.scala 453:123] + wire _T_74 = ~mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 454:80] + wire _T_75 = mpc_debug_run_req_sync_pulse & _T_74; // @[el2_dec_tlu_ctl.scala 454:78] + wire _T_76 = mpc_run_state_f | _T_75; // @[el2_dec_tlu_ctl.scala 454:46] + wire _T_77 = ~dcsr_single_step_running_f; // @[el2_dec_tlu_ctl.scala 454:133] + wire _T_78 = debug_mode_status & _T_77; // @[el2_dec_tlu_ctl.scala 454:131] + wire mpc_run_state_ns = _T_76 & _T_78; // @[el2_dec_tlu_ctl.scala 454:103] + wire _T_80 = dbg_halt_req_final | dcsr_single_step_done_f; // @[el2_dec_tlu_ctl.scala 456:70] + wire _T_81 = _T_80 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 456:96] + wire _T_82 = _T_81 | ebreak_to_debug_mode_r_d1; // @[el2_dec_tlu_ctl.scala 456:121] + wire _T_83 = dbg_halt_state_f | _T_82; // @[el2_dec_tlu_ctl.scala 456:48] + wire _T_84 = ~io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 456:153] + wire dbg_halt_state_ns = _T_83 & _T_84; // @[el2_dec_tlu_ctl.scala 456:151] + wire _T_86 = dbg_run_state_f | io_dbg_resume_req; // @[el2_dec_tlu_ctl.scala 457:46] + wire dbg_run_state_ns = _T_86 & _T_78; // @[el2_dec_tlu_ctl.scala 457:67] + wire debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1; // @[el2_dec_tlu_ctl.scala 463:59] + wire _T_92 = debug_brkpt_valid | debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 464:53] + wire _T_94 = internal_dbg_halt_mode & _T_77; // @[el2_dec_tlu_ctl.scala 464:103] + wire _T_96 = mpc_halt_state_f & debug_mode_status; // @[el2_dec_tlu_ctl.scala 467:51] + wire _T_97 = _T_96 & mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 467:78] + wire _T_99 = ~dbg_halt_state_ns; // @[el2_dec_tlu_ctl.scala 468:59] + wire _T_100 = mpc_debug_run_req_sync & _T_99; // @[el2_dec_tlu_ctl.scala 468:57] + wire _T_101 = ~mpc_debug_halt_req_sync; // @[el2_dec_tlu_ctl.scala 468:80] + wire _T_102 = _T_100 & _T_101; // @[el2_dec_tlu_ctl.scala 468:78] + wire _T_103 = mpc_debug_run_ack_f & mpc_debug_run_req_sync; // @[el2_dec_tlu_ctl.scala 468:129] + wire _T_118 = mpc_run_state_ns & _T_99; // @[el2_dec_tlu_ctl.scala 482:73] + wire _T_119 = ~mpc_halt_state_ns; // @[el2_dec_tlu_ctl.scala 482:117] + wire _T_120 = dbg_run_state_ns & _T_119; // @[el2_dec_tlu_ctl.scala 482:115] + wire _T_121 = _T_118 | _T_120; // @[el2_dec_tlu_ctl.scala 482:95] + wire _T_122 = debug_halt_req_f | pmu_fw_halt_req_f; // @[el2_dec_tlu_ctl.scala 487:43] + wire _T_124 = _T_122 & _T_749; // @[el2_dec_tlu_ctl.scala 487:64] + wire _T_126 = _T_124 & _T_751; // @[el2_dec_tlu_ctl.scala 487:87] + wire _T_128 = _T_126 & _T_228; // @[el2_dec_tlu_ctl.scala 487:97] + wire _T_129 = ~dec_tlu_flush_noredir_r_d1; // @[el2_dec_tlu_ctl.scala 487:115] + wire _T_130 = _T_128 & _T_129; // @[el2_dec_tlu_ctl.scala 487:113] + wire take_halt = _T_130 & _T_753; // @[el2_dec_tlu_ctl.scala 487:143] + wire _T_170 = debug_resume_req_f & dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 512:49] + wire _T_172 = io_dec_tlu_i0_valid_r & _T_528; // @[el2_dec_tlu_ctl.scala 514:59] + wire _T_174 = _T_172 & dcsr[2]; // @[el2_dec_tlu_ctl.scala 514:84] + wire _T_329 = mtdata1_t_3[6] & mtdata1_t_3[9]; // @[el2_dec_tlu_ctl.scala 609:61] + wire _T_332 = mtdata1_t_2[6] & mtdata1_t_2[9]; // @[el2_dec_tlu_ctl.scala 609:121] + wire _T_335 = mtdata1_t_1[6] & mtdata1_t_1[9]; // @[el2_dec_tlu_ctl.scala 609:181] + wire _T_338 = mtdata1_t_0[6] & mtdata1_t_0[9]; // @[el2_dec_tlu_ctl.scala 609:241] wire [3:0] trigger_action = {_T_329,_T_332,_T_335,_T_338}; // @[Cat.scala 29:58] - wire [3:0] _T_343 = i0_trigger_chain_masked_r & trigger_action; // @[el2_dec_tlu_ctl.scala 618:56] - wire i0_trigger_action_r = |_T_343; // @[el2_dec_tlu_ctl.scala 618:74] - wire trigger_hit_dmode_r = i0_trigger_hit_raw_r & i0_trigger_action_r; // @[el2_dec_tlu_ctl.scala 620:44] - wire _T_180 = trigger_hit_dmode_r | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 524:51] - wire _T_182 = request_debug_mode_r_d1 & _T_402; // @[el2_dec_tlu_ctl.scala 524:104] - reg request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 543:73] - wire _T_183 = request_debug_mode_r_d1 | request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 526:58] - reg _T_190; // @[el2_dec_tlu_ctl.scala 534:73] - wire _T_201 = fence_i_r & internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 555:56] - wire _T_202 = take_halt | _T_201; // @[el2_dec_tlu_ctl.scala 555:43] - wire _T_203 = _T_202 | io_dec_tlu_flush_pause_r; // @[el2_dec_tlu_ctl.scala 555:82] - wire _T_204 = i0_trigger_hit_raw_r & trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 555:129] - wire _T_205 = _T_203 | _T_204; // @[el2_dec_tlu_ctl.scala 555:109] - wire take_ext_int_start = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 828:41] - wire _T_207 = ~interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 560:55] - wire _T_208 = dec_tlu_wr_pause_r_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 560:53] - wire _T_209 = ~take_ext_int_start; // @[el2_dec_tlu_ctl.scala 560:76] - wire _T_231 = io_dec_tlu_flush_lower_r & dcsr[2]; // @[el2_dec_tlu_ctl.scala 564:60] - wire _T_232 = io_dec_tlu_resume_ack | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 564:103] - wire _T_233 = _T_231 & _T_232; // @[el2_dec_tlu_ctl.scala 564:78] - wire _T_234 = ~io_dec_tlu_flush_noredir_r; // @[el2_dec_tlu_ctl.scala 564:133] + wire [3:0] _T_343 = i0_trigger_chain_masked_r & trigger_action; // @[el2_dec_tlu_ctl.scala 615:57] + wire i0_trigger_action_r = |_T_343; // @[el2_dec_tlu_ctl.scala 615:75] + wire trigger_hit_dmode_r = i0_trigger_hit_raw_r & i0_trigger_action_r; // @[el2_dec_tlu_ctl.scala 617:45] + wire _T_180 = trigger_hit_dmode_r | ebreak_to_debug_mode_r; // @[el2_dec_tlu_ctl.scala 521:57] + wire _T_182 = request_debug_mode_r_d1 & _T_402; // @[el2_dec_tlu_ctl.scala 521:110] + reg request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 540:73] + wire _T_183 = request_debug_mode_r_d1 | request_debug_mode_done_f; // @[el2_dec_tlu_ctl.scala 523:64] + reg _T_190; // @[el2_dec_tlu_ctl.scala 531:81] + wire _T_201 = fence_i_r & internal_dbg_halt_mode; // @[el2_dec_tlu_ctl.scala 552:71] + wire _T_202 = take_halt | _T_201; // @[el2_dec_tlu_ctl.scala 552:58] + wire _T_203 = _T_202 | io_dec_tlu_flush_pause_r; // @[el2_dec_tlu_ctl.scala 552:97] + wire _T_204 = i0_trigger_hit_raw_r & trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 552:144] + wire _T_205 = _T_203 | _T_204; // @[el2_dec_tlu_ctl.scala 552:124] + wire take_ext_int_start = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 825:45] + wire _T_207 = ~interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 557:61] + wire _T_208 = dec_tlu_wr_pause_r_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 557:59] + wire _T_209 = ~take_ext_int_start; // @[el2_dec_tlu_ctl.scala 557:82] + wire _T_231 = io_tlu_exu_dec_tlu_flush_lower_r & dcsr[2]; // @[el2_dec_tlu_ctl.scala 561:82] + wire _T_232 = io_dec_tlu_resume_ack | dcsr_single_step_running; // @[el2_dec_tlu_ctl.scala 561:125] + wire _T_233 = _T_231 & _T_232; // @[el2_dec_tlu_ctl.scala 561:100] + wire _T_234 = ~io_tlu_ifc_dec_tlu_flush_noredir_wb; // @[el2_dec_tlu_ctl.scala 561:155] wire [3:0] _T_342 = i0_trigger_hit_raw_r ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire _T_345 = ~trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 622:54] - wire mepc_trigger_hit_sel_pc_r = i0_trigger_hit_raw_r & _T_345; // @[el2_dec_tlu_ctl.scala 622:52] - wire _T_350 = i_cpu_run_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 650:52] - wire _T_351 = _T_350 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 650:77] - wire i_cpu_run_req_sync_qual = _T_351 & _T_107; // @[el2_dec_tlu_ctl.scala 650:99] - reg _T_353; // @[el2_dec_tlu_ctl.scala 654:73] - reg _T_354; // @[el2_dec_tlu_ctl.scala 655:81] - reg _T_355; // @[el2_dec_tlu_ctl.scala 656:81] - wire _T_384 = io_o_cpu_halt_status & _T_375; // @[el2_dec_tlu_ctl.scala 674:88] - wire _T_386 = _T_384 & _T_152; // @[el2_dec_tlu_ctl.scala 674:108] - wire _T_388 = io_o_cpu_halt_status & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 675:40] - wire _T_389 = io_o_cpu_run_ack & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 675:87] - reg lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 687:64] - reg lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 694:73] - wire _T_408 = ~io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 695:39] - wire lsu_exc_ma_r = lsu_exc_valid_r & _T_408; // @[el2_dec_tlu_ctl.scala 695:37] - wire lsu_exc_acc_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 696:37] - wire lsu_exc_st_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 697:37] - wire _T_424 = rfpc_i0_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 707:37] - wire _T_425 = _T_424 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 707:52] - wire _T_426 = illegal_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 707:78] - wire _T_427 = _T_425 | _T_426; // @[el2_dec_tlu_ctl.scala 707:65] - wire _T_441 = ~io_dec_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 716:69] - wire _T_442 = iccm_repair_state_d1 & _T_441; // @[el2_dec_tlu_ctl.scala 716:67] - wire _T_453 = io_exu_i0_br_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 725:50] - wire _T_455 = io_exu_i0_br_start_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 726:62] - wire _T_457 = io_exu_i0_br_valid_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 727:46] - wire _T_459 = _T_457 & _T_429; // @[el2_dec_tlu_ctl.scala 727:70] - wire _T_460 = ~io_exu_i0_br_mp_r; // @[el2_dec_tlu_ctl.scala 727:97] - wire _T_461 = ~io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 727:118] - wire _T_462 = _T_460 | _T_461; // @[el2_dec_tlu_ctl.scala 727:116] - wire _T_529 = ~take_nmi; // @[el2_dec_tlu_ctl.scala 775:21] - wire _T_530 = take_ext_int & _T_529; // @[el2_dec_tlu_ctl.scala 775:19] - wire _T_533 = take_timer_int & _T_529; // @[el2_dec_tlu_ctl.scala 776:21] - wire _T_536 = take_soft_int & _T_529; // @[el2_dec_tlu_ctl.scala 777:20] - wire _T_539 = take_int_timer0_int & _T_529; // @[el2_dec_tlu_ctl.scala 778:26] - wire _T_542 = take_int_timer1_int & _T_529; // @[el2_dec_tlu_ctl.scala 779:26] - wire _T_545 = take_ce_int & _T_529; // @[el2_dec_tlu_ctl.scala 780:18] - wire _T_548 = illegal_r & _T_529; // @[el2_dec_tlu_ctl.scala 781:16] - wire _T_551 = ecall_r & _T_529; // @[el2_dec_tlu_ctl.scala 782:15] - wire _T_554 = inst_acc_r & _T_529; // @[el2_dec_tlu_ctl.scala 783:18] - wire _T_556 = ebreak_r | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 784:16] - wire _T_558 = _T_556 & _T_529; // @[el2_dec_tlu_ctl.scala 784:36] - wire _T_560 = ~lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 785:21] - wire _T_561 = lsu_exc_ma_r & _T_560; // @[el2_dec_tlu_ctl.scala 785:19] - wire _T_563 = _T_561 & _T_529; // @[el2_dec_tlu_ctl.scala 785:35] - wire _T_566 = lsu_exc_acc_r & _T_560; // @[el2_dec_tlu_ctl.scala 786:20] - wire _T_568 = _T_566 & _T_529; // @[el2_dec_tlu_ctl.scala 786:36] - wire _T_570 = lsu_exc_ma_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 787:19] - wire _T_572 = _T_570 & _T_529; // @[el2_dec_tlu_ctl.scala 787:34] - wire _T_574 = lsu_exc_acc_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 788:20] - wire _T_576 = _T_574 & _T_529; // @[el2_dec_tlu_ctl.scala 788:35] + wire _T_345 = ~trigger_hit_dmode_r; // @[el2_dec_tlu_ctl.scala 619:55] + wire mepc_trigger_hit_sel_pc_r = i0_trigger_hit_raw_r & _T_345; // @[el2_dec_tlu_ctl.scala 619:53] + wire _T_350 = i_cpu_run_req_sync & _T_346; // @[el2_dec_tlu_ctl.scala 647:58] + wire _T_351 = _T_350 & pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 647:83] + wire i_cpu_run_req_sync_qual = _T_351 & _T_107; // @[el2_dec_tlu_ctl.scala 647:105] + reg _T_353; // @[el2_dec_tlu_ctl.scala 651:81] + reg _T_354; // @[el2_dec_tlu_ctl.scala 652:81] + reg _T_355; // @[el2_dec_tlu_ctl.scala 653:81] + wire _T_384 = io_o_cpu_halt_status & _T_375; // @[el2_dec_tlu_ctl.scala 671:89] + wire _T_386 = _T_384 & _T_152; // @[el2_dec_tlu_ctl.scala 671:109] + wire _T_388 = io_o_cpu_halt_status & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 672:41] + wire _T_389 = io_o_cpu_run_ack & i_cpu_run_req_sync_qual; // @[el2_dec_tlu_ctl.scala 672:88] + reg lsu_single_ecc_error_r_d1; // @[el2_dec_tlu_ctl.scala 684:72] + reg lsu_i0_exc_r_d1; // @[el2_dec_tlu_ctl.scala 691:73] + wire _T_408 = ~io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 692:40] + wire lsu_exc_ma_r = lsu_exc_valid_r & _T_408; // @[el2_dec_tlu_ctl.scala 692:38] + wire lsu_exc_acc_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_exc_type; // @[el2_dec_tlu_ctl.scala 693:38] + wire lsu_exc_st_r = lsu_exc_valid_r & io_lsu_error_pkt_r_bits_inst_type; // @[el2_dec_tlu_ctl.scala 694:38] + wire _T_424 = rfpc_i0_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 704:38] + wire _T_425 = _T_424 | inst_acc_r; // @[el2_dec_tlu_ctl.scala 704:53] + wire _T_426 = illegal_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 704:79] + wire _T_427 = _T_425 | _T_426; // @[el2_dec_tlu_ctl.scala 704:66] + wire _T_441 = ~io_tlu_exu_dec_tlu_flush_lower_r; // @[el2_dec_tlu_ctl.scala 713:70] + wire _T_442 = iccm_repair_state_d1 & _T_441; // @[el2_dec_tlu_ctl.scala 713:68] + wire _T_453 = io_tlu_exu_exu_i0_br_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 722:59] + wire _T_455 = io_tlu_exu_exu_i0_br_start_error_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 723:71] + wire _T_457 = io_tlu_exu_exu_i0_br_valid_r & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 724:55] + wire _T_459 = _T_457 & _T_429; // @[el2_dec_tlu_ctl.scala 724:79] + wire _T_460 = ~io_tlu_exu_exu_i0_br_mp_r; // @[el2_dec_tlu_ctl.scala 724:106] + wire _T_461 = ~io_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 724:135] + wire _T_462 = _T_460 | _T_461; // @[el2_dec_tlu_ctl.scala 724:133] + wire _T_529 = ~take_nmi; // @[el2_dec_tlu_ctl.scala 772:33] + wire _T_530 = take_ext_int & _T_529; // @[el2_dec_tlu_ctl.scala 772:31] + wire _T_533 = take_timer_int & _T_529; // @[el2_dec_tlu_ctl.scala 773:25] + wire _T_536 = take_soft_int & _T_529; // @[el2_dec_tlu_ctl.scala 774:24] + wire _T_539 = take_int_timer0_int & _T_529; // @[el2_dec_tlu_ctl.scala 775:30] + wire _T_542 = take_int_timer1_int & _T_529; // @[el2_dec_tlu_ctl.scala 776:30] + wire _T_545 = take_ce_int & _T_529; // @[el2_dec_tlu_ctl.scala 777:22] + wire _T_548 = illegal_r & _T_529; // @[el2_dec_tlu_ctl.scala 778:20] + wire _T_551 = ecall_r & _T_529; // @[el2_dec_tlu_ctl.scala 779:19] + wire _T_554 = inst_acc_r & _T_529; // @[el2_dec_tlu_ctl.scala 780:22] + wire _T_556 = ebreak_r | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 781:20] + wire _T_558 = _T_556 & _T_529; // @[el2_dec_tlu_ctl.scala 781:40] + wire _T_560 = ~lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 782:25] + wire _T_561 = lsu_exc_ma_r & _T_560; // @[el2_dec_tlu_ctl.scala 782:23] + wire _T_563 = _T_561 & _T_529; // @[el2_dec_tlu_ctl.scala 782:39] + wire _T_566 = lsu_exc_acc_r & _T_560; // @[el2_dec_tlu_ctl.scala 783:24] + wire _T_568 = _T_566 & _T_529; // @[el2_dec_tlu_ctl.scala 783:40] + wire _T_570 = lsu_exc_ma_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 784:23] + wire _T_572 = _T_570 & _T_529; // @[el2_dec_tlu_ctl.scala 784:38] + wire _T_574 = lsu_exc_acc_r & lsu_exc_st_r; // @[el2_dec_tlu_ctl.scala 785:24] + wire _T_576 = _T_574 & _T_529; // @[el2_dec_tlu_ctl.scala 785:39] wire [4:0] _T_578 = _T_530 ? 5'hb : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_579 = _T_533 ? 5'h7 : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_580 = _T_536 ? 5'h3 : 5'h0; // @[Mux.scala 27:72] @@ -5410,55 +5361,55 @@ module el2_dec_tlu_ctl( wire [4:0] _T_602 = _T_601 | _T_589; // @[Mux.scala 27:72] wire [4:0] _T_603 = _T_602 | _T_590; // @[Mux.scala 27:72] wire [4:0] exc_cause_r = _T_603 | _T_591; // @[Mux.scala 27:72] - wire _T_641 = io_dec_csr_stall_int_ff | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 813:51] - wire _T_642 = _T_641 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 813:73] - wire int_timer_stalled = _T_642 | mret_r; // @[el2_dec_tlu_ctl.scala 813:97] - wire _T_643 = pmu_fw_tlu_halted_f | int_timer_stalled; // @[el2_dec_tlu_ctl.scala 815:71] - wire _T_644 = int_timer0_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 815:48] - wire _T_645 = int_timer0_int_possible & int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 815:120] - wire _T_647 = _T_645 & _T_207; // @[el2_dec_tlu_ctl.scala 815:144] - wire _T_649 = _T_647 & _T_209; // @[el2_dec_tlu_ctl.scala 815:165] - wire _T_651 = _T_649 & _T_152; // @[el2_dec_tlu_ctl.scala 815:187] - wire _T_654 = int_timer1_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 816:48] - wire _T_655 = int_timer1_int_possible & int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 816:120] - wire _T_657 = _T_655 & _T_207; // @[el2_dec_tlu_ctl.scala 816:144] - wire _T_659 = _T_657 & _T_209; // @[el2_dec_tlu_ctl.scala 816:165] - wire _T_661 = _T_659 & _T_152; // @[el2_dec_tlu_ctl.scala 816:187] - reg take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 825:58] - wire _T_681 = take_ext_int_start | take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 830:42] - wire _T_682 = _T_681 | take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 830:66] - wire csr_pkt_csr_meicpct = csr_read_io_csr_pkt_csr_meicpct; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire fast_int_meicpct = csr_pkt_csr_meicpct & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 832:45] + wire _T_641 = io_dec_csr_stall_int_ff | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 810:52] + wire _T_642 = _T_641 | exc_or_int_valid_r_d1; // @[el2_dec_tlu_ctl.scala 810:74] + wire int_timer_stalled = _T_642 | mret_r; // @[el2_dec_tlu_ctl.scala 810:98] + wire _T_643 = pmu_fw_tlu_halted_f | int_timer_stalled; // @[el2_dec_tlu_ctl.scala 812:72] + wire _T_644 = int_timer0_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 812:49] + wire _T_645 = int_timer0_int_possible & int_timer0_int_hold_f; // @[el2_dec_tlu_ctl.scala 812:121] + wire _T_647 = _T_645 & _T_207; // @[el2_dec_tlu_ctl.scala 812:145] + wire _T_649 = _T_647 & _T_209; // @[el2_dec_tlu_ctl.scala 812:166] + wire _T_651 = _T_649 & _T_152; // @[el2_dec_tlu_ctl.scala 812:188] + wire _T_654 = int_timer1_int_ready & _T_643; // @[el2_dec_tlu_ctl.scala 813:49] + wire _T_655 = int_timer1_int_possible & int_timer1_int_hold_f; // @[el2_dec_tlu_ctl.scala 813:121] + wire _T_657 = _T_655 & _T_207; // @[el2_dec_tlu_ctl.scala 813:145] + wire _T_659 = _T_657 & _T_209; // @[el2_dec_tlu_ctl.scala 813:166] + wire _T_661 = _T_659 & _T_152; // @[el2_dec_tlu_ctl.scala 813:188] + reg take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 822:62] + wire _T_681 = take_ext_int_start | take_ext_int_start_d1; // @[el2_dec_tlu_ctl.scala 827:46] + wire _T_682 = _T_681 | take_ext_int_start_d2; // @[el2_dec_tlu_ctl.scala 827:70] + wire csr_pkt_csr_meicpct = csr_read_io_csr_pkt_csr_meicpct; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire fast_int_meicpct = csr_pkt_csr_meicpct & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 829:49] wire [30:0] mtvec = csr_io_mtvec; // @[el2_dec_tlu_ctl.scala 1087:31] wire [30:0] _T_769 = {mtvec[30:1],1'h0}; // @[Cat.scala 29:58] wire [30:0] _T_771 = {25'h0,exc_cause_r,1'h0}; // @[Cat.scala 29:58] - wire [30:0] vectored_path = _T_769 + _T_771; // @[el2_dec_tlu_ctl.scala 860:50] - wire [30:0] _T_778 = mtvec[0] ? vectored_path : _T_769; // @[el2_dec_tlu_ctl.scala 861:60] - wire [30:0] interrupt_path = take_nmi ? io_nmi_vec : _T_778; // @[el2_dec_tlu_ctl.scala 861:27] - wire _T_779 = lsu_i0_rfnpc_r | fence_i_r; // @[el2_dec_tlu_ctl.scala 862:35] - wire _T_780 = _T_779 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 862:47] - wire _T_782 = i_cpu_run_req_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 862:93] - wire _T_783 = _T_780 | _T_782; // @[el2_dec_tlu_ctl.scala 862:73] - wire _T_785 = rfpc_i0_r & _T_743; // @[el2_dec_tlu_ctl.scala 862:128] - wire sel_npc_r = _T_783 | _T_785; // @[el2_dec_tlu_ctl.scala 862:115] - wire _T_798 = interrupt_valid_r | mret_r; // @[el2_dec_tlu_ctl.scala 866:42] - wire _T_799 = _T_798 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 866:51] - wire _T_800 = _T_799 | take_halt; // @[el2_dec_tlu_ctl.scala 866:73] - wire _T_801 = _T_800 | take_reset; // @[el2_dec_tlu_ctl.scala 866:85] - wire _T_807 = _T_529 & sel_npc_r; // @[el2_dec_tlu_ctl.scala 870:21] - wire _T_810 = _T_529 & rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 871:21] - wire _T_812 = _T_810 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 871:39] - wire _T_813 = ~sel_npc_r; // @[el2_dec_tlu_ctl.scala 871:80] - wire _T_814 = _T_812 & _T_813; // @[el2_dec_tlu_ctl.scala 871:69] - wire _T_816 = ~take_ext_int; // @[el2_dec_tlu_ctl.scala 872:44] - wire _T_817 = interrupt_valid_r & _T_816; // @[el2_dec_tlu_ctl.scala 872:30] - wire _T_818 = i0_exception_valid_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 873:28] - wire _T_821 = _T_818 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 873:46] - wire _T_823 = _T_821 & _T_207; // @[el2_dec_tlu_ctl.scala 873:91] - wire _T_825 = _T_823 & _T_816; // @[el2_dec_tlu_ctl.scala 873:112] - wire _T_830 = _T_529 & mret_r; // @[el2_dec_tlu_ctl.scala 874:16] - wire _T_833 = _T_529 & debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 875:16] - wire _T_836 = _T_529 & sel_npc_resume; // @[el2_dec_tlu_ctl.scala 876:16] + wire [30:0] vectored_path = _T_769 + _T_771; // @[el2_dec_tlu_ctl.scala 857:51] + wire [30:0] _T_778 = mtvec[0] ? vectored_path : _T_769; // @[el2_dec_tlu_ctl.scala 858:61] + wire [30:0] interrupt_path = take_nmi ? io_nmi_vec : _T_778; // @[el2_dec_tlu_ctl.scala 858:28] + wire _T_779 = lsu_i0_rfnpc_r | fence_i_r; // @[el2_dec_tlu_ctl.scala 859:36] + wire _T_780 = _T_779 | iccm_repair_state_rfnpc; // @[el2_dec_tlu_ctl.scala 859:48] + wire _T_782 = i_cpu_run_req_d1 & _T_207; // @[el2_dec_tlu_ctl.scala 859:94] + wire _T_783 = _T_780 | _T_782; // @[el2_dec_tlu_ctl.scala 859:74] + wire _T_785 = rfpc_i0_r & _T_743; // @[el2_dec_tlu_ctl.scala 859:129] + wire sel_npc_r = _T_783 | _T_785; // @[el2_dec_tlu_ctl.scala 859:116] + wire _T_798 = interrupt_valid_r | mret_r; // @[el2_dec_tlu_ctl.scala 863:43] + wire _T_799 = _T_798 | synchronous_flush_r; // @[el2_dec_tlu_ctl.scala 863:52] + wire _T_800 = _T_799 | take_halt; // @[el2_dec_tlu_ctl.scala 863:74] + wire _T_801 = _T_800 | take_reset; // @[el2_dec_tlu_ctl.scala 863:86] + wire _T_807 = _T_529 & sel_npc_r; // @[el2_dec_tlu_ctl.scala 867:73] + wire _T_810 = _T_529 & rfpc_i0_r; // @[el2_dec_tlu_ctl.scala 868:73] + wire _T_812 = _T_810 & io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 868:91] + wire _T_813 = ~sel_npc_r; // @[el2_dec_tlu_ctl.scala 868:132] + wire _T_814 = _T_812 & _T_813; // @[el2_dec_tlu_ctl.scala 868:121] + wire _T_816 = ~take_ext_int; // @[el2_dec_tlu_ctl.scala 869:96] + wire _T_817 = interrupt_valid_r & _T_816; // @[el2_dec_tlu_ctl.scala 869:82] + wire _T_818 = i0_exception_valid_r | lsu_exc_valid_r; // @[el2_dec_tlu_ctl.scala 870:80] + wire _T_821 = _T_818 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 870:98] + wire _T_823 = _T_821 & _T_207; // @[el2_dec_tlu_ctl.scala 870:143] + wire _T_825 = _T_823 & _T_816; // @[el2_dec_tlu_ctl.scala 870:164] + wire _T_830 = _T_529 & mret_r; // @[el2_dec_tlu_ctl.scala 871:68] + wire _T_833 = _T_529 & debug_resume_req_f; // @[el2_dec_tlu_ctl.scala 872:68] + wire _T_836 = _T_529 & sel_npc_resume; // @[el2_dec_tlu_ctl.scala 873:68] wire [30:0] _T_838 = take_ext_int ? io_lsu_fir_addr : 31'h0; // @[Mux.scala 27:72] wire [30:0] npc_r = csr_io_npc_r; // @[el2_dec_tlu_ctl.scala 1075:31] wire [30:0] _T_839 = _T_807 ? npc_r : 31'h0; // @[Mux.scala 27:72] @@ -5478,54 +5429,54 @@ module el2_dec_tlu_ctl( wire [30:0] _T_850 = _T_849 | _T_843; // @[Mux.scala 27:72] wire [30:0] _T_851 = _T_850 | _T_844; // @[Mux.scala 27:72] wire [30:0] _T_852 = _T_851 | _T_845; // @[Mux.scala 27:72] - reg [30:0] tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 879:58] - wire _T_854 = lsu_exc_valid_r | i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 886:44] - wire _T_855 = _T_854 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 886:67] - reg i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 889:81] - reg [4:0] exc_cause_wb; // @[el2_dec_tlu_ctl.scala 891:89] - wire _T_860 = ~illegal_r; // @[el2_dec_tlu_ctl.scala 892:119] - reg i0_valid_wb; // @[el2_dec_tlu_ctl.scala 892:97] - reg trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 893:81] - wire csr_pkt_presync = csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_864 = csr_pkt_presync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1094:44] - wire _T_865 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 1094:69] - wire csr_pkt_postsync = csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_dcsr = csr_read_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_dpc = csr_read_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_874 = csr_pkt_csr_dcsr | csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 1099:57] - wire csr_pkt_csr_dmst = csr_read_io_csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_875 = _T_874 | csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 1099:75] - wire csr_pkt_csr_dicawics = csr_read_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_876 = _T_875 | csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 1099:94] - wire csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_877 = _T_876 | csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1099:117] - wire csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_878 = _T_877 | csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1099:138] - wire csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_879 = _T_878 | csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1099:160] - wire csr_pkt_csr_dicago = csr_read_io_csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_880 = _T_879 | csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 1099:181] - wire _T_881 = ~_T_880; // @[el2_dec_tlu_ctl.scala 1099:38] - wire _T_882 = _T_881 | dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 1099:203] - wire csr_pkt_legal = csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_883 = csr_pkt_legal & _T_882; // @[el2_dec_tlu_ctl.scala 1099:35] - wire _T_884 = ~fast_int_meicpct; // @[el2_dec_tlu_ctl.scala 1099:225] - wire valid_csr = _T_883 & _T_884; // @[el2_dec_tlu_ctl.scala 1099:223] - wire _T_887 = io_dec_csr_any_unq_d & valid_csr; // @[el2_dec_tlu_ctl.scala 1101:48] - wire csr_pkt_csr_mvendorid = csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire csr_pkt_csr_marchid = csr_read_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_888 = csr_pkt_csr_mvendorid | csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 1101:109] - wire csr_pkt_csr_mimpid = csr_read_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_889 = _T_888 | csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 1101:131] - wire csr_pkt_csr_mhartid = csr_read_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_890 = _T_889 | csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 1101:152] - wire csr_pkt_csr_mdseac = csr_read_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_891 = _T_890 | csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 1101:174] - wire csr_pkt_csr_meihap = csr_read_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 351:41 el2_dec_tlu_ctl.scala 1092:10] - wire _T_892 = _T_891 | csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 1101:195] - wire _T_893 = io_dec_csr_wen_unq_d & _T_892; // @[el2_dec_tlu_ctl.scala 1101:84] - wire _T_894 = ~_T_893; // @[el2_dec_tlu_ctl.scala 1101:61] - el2_dec_timer_ctl int_timers ( // @[el2_dec_tlu_ctl.scala 355:24] + reg [30:0] tlu_flush_path_r_d1; // @[el2_dec_tlu_ctl.scala 876:64] + wire _T_854 = lsu_exc_valid_r | i0_exception_valid_r; // @[el2_dec_tlu_ctl.scala 884:45] + wire _T_855 = _T_854 | interrupt_valid_r; // @[el2_dec_tlu_ctl.scala 884:68] + reg i0_exception_valid_r_d1; // @[el2_dec_tlu_ctl.scala 887:89] + reg [4:0] exc_cause_wb; // @[el2_dec_tlu_ctl.scala 889:89] + wire _T_860 = ~illegal_r; // @[el2_dec_tlu_ctl.scala 890:119] + reg i0_valid_wb; // @[el2_dec_tlu_ctl.scala 890:97] + reg trigger_hit_r_d1; // @[el2_dec_tlu_ctl.scala 891:89] + wire csr_pkt_presync = csr_read_io_csr_pkt_presync; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_864 = csr_pkt_presync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1094:42] + wire _T_865 = ~io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 1094:67] + wire csr_pkt_postsync = csr_read_io_csr_pkt_postsync; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_dcsr = csr_read_io_csr_pkt_csr_dcsr; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_dpc = csr_read_io_csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_874 = csr_pkt_csr_dcsr | csr_pkt_csr_dpc; // @[el2_dec_tlu_ctl.scala 1099:55] + wire csr_pkt_csr_dmst = csr_read_io_csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_875 = _T_874 | csr_pkt_csr_dmst; // @[el2_dec_tlu_ctl.scala 1099:73] + wire csr_pkt_csr_dicawics = csr_read_io_csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_876 = _T_875 | csr_pkt_csr_dicawics; // @[el2_dec_tlu_ctl.scala 1099:92] + wire csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_877 = _T_876 | csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1099:115] + wire csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_878 = _T_877 | csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1099:136] + wire csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_879 = _T_878 | csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1099:158] + wire csr_pkt_csr_dicago = csr_read_io_csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_880 = _T_879 | csr_pkt_csr_dicago; // @[el2_dec_tlu_ctl.scala 1099:179] + wire _T_881 = ~_T_880; // @[el2_dec_tlu_ctl.scala 1099:36] + wire _T_882 = _T_881 | dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 1099:201] + wire csr_pkt_legal = csr_read_io_csr_pkt_legal; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_883 = csr_pkt_legal & _T_882; // @[el2_dec_tlu_ctl.scala 1099:33] + wire _T_884 = ~fast_int_meicpct; // @[el2_dec_tlu_ctl.scala 1099:223] + wire valid_csr = _T_883 & _T_884; // @[el2_dec_tlu_ctl.scala 1099:221] + wire _T_887 = io_dec_csr_any_unq_d & valid_csr; // @[el2_dec_tlu_ctl.scala 1101:46] + wire csr_pkt_csr_mvendorid = csr_read_io_csr_pkt_csr_mvendorid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire csr_pkt_csr_marchid = csr_read_io_csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_888 = csr_pkt_csr_mvendorid | csr_pkt_csr_marchid; // @[el2_dec_tlu_ctl.scala 1101:107] + wire csr_pkt_csr_mimpid = csr_read_io_csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_889 = _T_888 | csr_pkt_csr_mimpid; // @[el2_dec_tlu_ctl.scala 1101:129] + wire csr_pkt_csr_mhartid = csr_read_io_csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_890 = _T_889 | csr_pkt_csr_mhartid; // @[el2_dec_tlu_ctl.scala 1101:150] + wire csr_pkt_csr_mdseac = csr_read_io_csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_891 = _T_890 | csr_pkt_csr_mdseac; // @[el2_dec_tlu_ctl.scala 1101:172] + wire csr_pkt_csr_meihap = csr_read_io_csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 348:41 el2_dec_tlu_ctl.scala 1092:16] + wire _T_892 = _T_891 | csr_pkt_csr_meihap; // @[el2_dec_tlu_ctl.scala 1101:193] + wire _T_893 = io_dec_csr_wen_unq_d & _T_892; // @[el2_dec_tlu_ctl.scala 1101:82] + wire _T_894 = ~_T_893; // @[el2_dec_tlu_ctl.scala 1101:59] + el2_dec_timer_ctl int_timers ( // @[el2_dec_tlu_ctl.scala 352:30] .clock(int_timers_clock), .reset(int_timers_reset), .io_free_clk(int_timers_io_free_clk), @@ -5571,7 +5522,7 @@ module el2_dec_tlu_ctl( .io_en(rvclkhdr_3_io_en), .io_scan_mode(rvclkhdr_3_io_scan_mode) ); - csr_tlu csr ( // @[el2_dec_tlu_ctl.scala 897:17] + csr_tlu csr ( // @[el2_dec_tlu_ctl.scala 895:15] .clock(csr_clock), .reset(csr_reset), .io_free_clk(csr_io_free_clk), @@ -5650,7 +5601,6 @@ module el2_dec_tlu_ctl( .io_dma_pmu_dccm_read(csr_io_dma_pmu_dccm_read), .io_dma_pmu_any_write(csr_io_dma_pmu_any_write), .io_dma_pmu_any_read(csr_io_dma_pmu_any_read), - .io_lsu_pmu_bus_busy(csr_io_lsu_pmu_bus_busy), .io_dec_tlu_i0_pc_r(csr_io_dec_tlu_i0_pc_r), .io_dec_tlu_i0_valid_r(csr_io_dec_tlu_i0_valid_r), .io_dec_csr_any_unq_d(csr_io_dec_csr_any_unq_d), @@ -5666,10 +5616,17 @@ module el2_dec_tlu_ctl( .io_dec_tlu_pipelining_disable(csr_io_dec_tlu_pipelining_disable), .io_dec_tlu_wr_pause_r(csr_io_dec_tlu_wr_pause_r), .io_ifu_pmu_bus_busy(csr_io_ifu_pmu_bus_busy), - .io_lsu_pmu_bus_error(csr_io_lsu_pmu_bus_error), + .io_tlu_busbuff_lsu_pmu_bus_trxn(csr_io_tlu_busbuff_lsu_pmu_bus_trxn), + .io_tlu_busbuff_lsu_pmu_bus_misaligned(csr_io_tlu_busbuff_lsu_pmu_bus_misaligned), + .io_tlu_busbuff_lsu_pmu_bus_error(csr_io_tlu_busbuff_lsu_pmu_bus_error), + .io_tlu_busbuff_lsu_pmu_bus_busy(csr_io_tlu_busbuff_lsu_pmu_bus_busy), + .io_tlu_busbuff_dec_tlu_external_ldfwd_disable(csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable), + .io_tlu_busbuff_dec_tlu_wb_coalescing_disable(csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable), + .io_tlu_busbuff_dec_tlu_sideeffect_posted_disable(csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable), + .io_tlu_busbuff_lsu_imprecise_error_load_any(csr_io_tlu_busbuff_lsu_imprecise_error_load_any), + .io_tlu_busbuff_lsu_imprecise_error_store_any(csr_io_tlu_busbuff_lsu_imprecise_error_store_any), + .io_tlu_busbuff_lsu_imprecise_error_addr_any(csr_io_tlu_busbuff_lsu_imprecise_error_addr_any), .io_ifu_pmu_bus_error(csr_io_ifu_pmu_bus_error), - .io_lsu_pmu_bus_misaligned(csr_io_lsu_pmu_bus_misaligned), - .io_lsu_pmu_bus_trxn(csr_io_lsu_pmu_bus_trxn), .io_ifu_ic_debug_rd_data(csr_io_ifu_ic_debug_rd_data), .io_dec_tlu_meipt(csr_io_dec_tlu_meipt), .io_pic_pl(csr_io_pic_pl), @@ -5677,15 +5634,9 @@ module el2_dec_tlu_ctl( .io_dec_tlu_meihap(csr_io_dec_tlu_meihap), .io_pic_claimid(csr_io_pic_claimid), .io_iccm_dma_sb_error(csr_io_iccm_dma_sb_error), - .io_lsu_imprecise_error_addr_any(csr_io_lsu_imprecise_error_addr_any), - .io_lsu_imprecise_error_load_any(csr_io_lsu_imprecise_error_load_any), - .io_lsu_imprecise_error_store_any(csr_io_lsu_imprecise_error_store_any), .io_dec_tlu_mrac_ff(csr_io_dec_tlu_mrac_ff), - .io_dec_tlu_wb_coalescing_disable(csr_io_dec_tlu_wb_coalescing_disable), .io_dec_tlu_bpred_disable(csr_io_dec_tlu_bpred_disable), - .io_dec_tlu_sideeffect_posted_disable(csr_io_dec_tlu_sideeffect_posted_disable), .io_dec_tlu_core_ecc_disable(csr_io_dec_tlu_core_ecc_disable), - .io_dec_tlu_external_ldfwd_disable(csr_io_dec_tlu_external_ldfwd_disable), .io_dec_tlu_dma_qos_prty(csr_io_dec_tlu_dma_qos_prty), .io_dec_illegal_inst(csr_io_dec_illegal_inst), .io_lsu_error_pkt_r_bits_mscause(csr_io_lsu_error_pkt_r_bits_mscause), @@ -5915,120 +5866,121 @@ module el2_dec_tlu_ctl( .io_csr_pkt_postsync(csr_read_io_csr_pkt_postsync), .io_csr_pkt_legal(csr_read_io_csr_pkt_legal) ); - assign io_dec_dbg_cmd_done = io_dec_tlu_i0_valid_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 568:23] - assign io_dec_dbg_cmd_fail = illegal_r & io_dec_dbg_cmd_done; // @[el2_dec_tlu_ctl.scala 569:23] - assign io_dec_tlu_dbg_halted = dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 550:41] - assign io_dec_tlu_debug_mode = debug_mode_status; // @[el2_dec_tlu_ctl.scala 551:41] - assign io_dec_tlu_resume_ack = _T_190; // @[el2_dec_tlu_ctl.scala 534:41] - assign io_dec_tlu_debug_stall = debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 549:41] - assign io_dec_tlu_flush_noredir_r = _T_205 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 555:30] - assign io_dec_tlu_mpc_halted_only = _T_65; // @[el2_dec_tlu_ctl.scala 449:41] - assign io_dec_tlu_flush_leak_one_r = _T_233 & _T_234; // @[el2_dec_tlu_ctl.scala 564:31] - assign io_dec_tlu_flush_err_r = io_dec_tlu_flush_lower_r & _T_433; // @[el2_dec_tlu_ctl.scala 565:26] - assign io_dec_tlu_flush_extint = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 557:27] - assign io_dec_tlu_meihap = csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 956:44] - assign io_trigger_pkt_any_0_select = csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_match_pkt = csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_store = csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_load = csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_execute = csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_m = csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_0_tdata2 = csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_select = csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_match_pkt = csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_store = csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_load = csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_execute = csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_m = csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_1_tdata2 = csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_select = csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_match_pkt = csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_store = csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_load = csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_execute = csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_m = csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_2_tdata2 = csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_select = csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_match_pkt = csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_store = csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_load = csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_execute = csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_m = csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_trigger_pkt_any_3_tdata2 = csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 962:40] - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_dicawics = csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 961:44] - assign io_o_cpu_halt_status = _T_353; // @[el2_dec_tlu_ctl.scala 654:41] - assign io_o_cpu_halt_ack = _T_354; // @[el2_dec_tlu_ctl.scala 655:49] - assign io_o_cpu_run_ack = _T_355; // @[el2_dec_tlu_ctl.scala 656:49] - assign io_o_debug_mode_status = debug_mode_status; // @[el2_dec_tlu_ctl.scala 677:26] - assign io_mpc_debug_halt_ack = mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 474:25] - assign io_mpc_debug_run_ack = mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 475:25] - assign io_debug_brkpt_status = debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 476:25] - assign io_dec_tlu_meicurpl = csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 955:44] - assign io_dec_tlu_meipt = csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 957:44] - assign io_dec_csr_rddata_d = csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 977:40] - assign io_dec_csr_legal_d = _T_887 & _T_894; // @[el2_dec_tlu_ctl.scala 1101:22] - assign io_dec_tlu_br0_r_pkt_valid = _T_459 & _T_462; // @[el2_dec_tlu_ctl.scala 733:49] - assign io_dec_tlu_br0_r_pkt_bits_hist = io_exu_i0_br_hist_r; // @[el2_dec_tlu_ctl.scala 730:57] - assign io_dec_tlu_br0_r_pkt_bits_br_error = _T_453 & _T_429; // @[el2_dec_tlu_ctl.scala 731:49] - assign io_dec_tlu_br0_r_pkt_bits_br_start_error = _T_455 & _T_429; // @[el2_dec_tlu_ctl.scala 732:49] - assign io_dec_tlu_br0_r_pkt_bits_way = io_exu_i0_br_way_r; // @[el2_dec_tlu_ctl.scala 734:57] - assign io_dec_tlu_br0_r_pkt_bits_middle = io_exu_i0_br_middle_r; // @[el2_dec_tlu_ctl.scala 735:57] - assign io_dec_tlu_i0_kill_writeb_wb = _T_32; // @[el2_dec_tlu_ctl.scala 409:33] - assign io_dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 881:33] - assign io_dec_tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 708:28] - assign io_dec_tlu_i0_kill_writeb_r = _T_427 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 415:33] - assign io_dec_tlu_flush_lower_r = _T_801 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 882:33] - assign io_dec_tlu_flush_path_r = take_reset ? io_rst_vec : _T_852; // @[el2_dec_tlu_ctl.scala 883:33] - assign io_dec_tlu_fence_i_r = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 753:24] - assign io_dec_tlu_wr_pause_r = csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 979:40] - assign io_dec_tlu_flush_pause_r = _T_208 & _T_209; // @[el2_dec_tlu_ctl.scala 560:28] - assign io_dec_tlu_presync_d = _T_864 & _T_865; // @[el2_dec_tlu_ctl.scala 1094:25] - assign io_dec_tlu_postsync_d = csr_pkt_postsync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1095:25] - assign io_dec_tlu_mrac_ff = csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 980:40] - assign io_dec_tlu_force_halt = _T_33; // @[el2_dec_tlu_ctl.scala 411:41] - assign io_dec_tlu_perfcnt0 = csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 965:40] - assign io_dec_tlu_perfcnt1 = csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 966:40] - assign io_dec_tlu_perfcnt2 = csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 967:40] - assign io_dec_tlu_perfcnt3 = csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 968:40] - assign io_dec_tlu_i0_exc_valid_wb1 = csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 959:44] - assign io_dec_tlu_i0_valid_wb1 = csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 960:44] - assign io_dec_tlu_int_valid_wb1 = csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 958:44] - assign io_dec_tlu_exc_cause_wb1 = csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 964:40] - assign io_dec_tlu_mtval_wb1 = csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 963:40] - assign io_dec_tlu_external_ldfwd_disable = csr_io_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 985:40] - assign io_dec_tlu_sideeffect_posted_disable = csr_io_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 983:40] - assign io_dec_tlu_core_ecc_disable = csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 984:40] - assign io_dec_tlu_bpred_disable = csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 982:40] - assign io_dec_tlu_wb_coalescing_disable = csr_io_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 981:40] - assign io_dec_tlu_pipelining_disable = csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 978:40] + assign io_tlu_exu_dec_tlu_meihap = csr_io_dec_tlu_meihap; // @[el2_dec_tlu_ctl.scala 959:52] + assign io_tlu_exu_dec_tlu_flush_lower_r = _T_801 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 880:49] + assign io_tlu_exu_dec_tlu_flush_path_r = take_reset ? io_rst_vec : _T_852; // @[el2_dec_tlu_ctl.scala 881:49] + assign io_tlu_busbuff_dec_tlu_external_ldfwd_disable = csr_io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_tlu_busbuff_dec_tlu_wb_coalescing_disable = csr_io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = csr_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[el2_dec_tlu_ctl.scala 933:18] + assign io_dec_dbg_cmd_done = io_dec_tlu_i0_valid_r & io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 565:29] + assign io_dec_dbg_cmd_fail = illegal_r & io_dec_dbg_cmd_done; // @[el2_dec_tlu_ctl.scala 566:29] + assign io_dec_tlu_dbg_halted = dbg_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 547:41] + assign io_dec_tlu_debug_mode = debug_mode_status; // @[el2_dec_tlu_ctl.scala 548:41] + assign io_dec_tlu_resume_ack = _T_190; // @[el2_dec_tlu_ctl.scala 531:49] + assign io_dec_tlu_debug_stall = debug_halt_req_f; // @[el2_dec_tlu_ctl.scala 546:41] + assign io_dec_tlu_mpc_halted_only = _T_65; // @[el2_dec_tlu_ctl.scala 446:49] + assign io_dec_tlu_flush_extint = ext_int_ready & _T_704; // @[el2_dec_tlu_ctl.scala 554:33] + assign io_trigger_pkt_any_0_select = csr_io_trigger_pkt_any_0_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_match_pkt = csr_io_trigger_pkt_any_0_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_store = csr_io_trigger_pkt_any_0_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_load = csr_io_trigger_pkt_any_0_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_execute = csr_io_trigger_pkt_any_0_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_m = csr_io_trigger_pkt_any_0_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_0_tdata2 = csr_io_trigger_pkt_any_0_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_select = csr_io_trigger_pkt_any_1_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_match_pkt = csr_io_trigger_pkt_any_1_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_store = csr_io_trigger_pkt_any_1_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_load = csr_io_trigger_pkt_any_1_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_execute = csr_io_trigger_pkt_any_1_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_m = csr_io_trigger_pkt_any_1_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_1_tdata2 = csr_io_trigger_pkt_any_1_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_select = csr_io_trigger_pkt_any_2_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_match_pkt = csr_io_trigger_pkt_any_2_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_store = csr_io_trigger_pkt_any_2_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_load = csr_io_trigger_pkt_any_2_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_execute = csr_io_trigger_pkt_any_2_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_m = csr_io_trigger_pkt_any_2_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_2_tdata2 = csr_io_trigger_pkt_any_2_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_select = csr_io_trigger_pkt_any_3_select; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_match_pkt = csr_io_trigger_pkt_any_3_match_pkt; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_store = csr_io_trigger_pkt_any_3_store; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_load = csr_io_trigger_pkt_any_3_load; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_execute = csr_io_trigger_pkt_any_3_execute; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_m = csr_io_trigger_pkt_any_3_m; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_trigger_pkt_any_3_tdata2 = csr_io_trigger_pkt_any_3_tdata2; // @[el2_dec_tlu_ctl.scala 965:40] + assign io_o_cpu_halt_status = _T_353; // @[el2_dec_tlu_ctl.scala 651:49] + assign io_o_cpu_halt_ack = _T_354; // @[el2_dec_tlu_ctl.scala 652:49] + assign io_o_cpu_run_ack = _T_355; // @[el2_dec_tlu_ctl.scala 653:49] + assign io_o_debug_mode_status = debug_mode_status; // @[el2_dec_tlu_ctl.scala 674:27] + assign io_mpc_debug_halt_ack = mpc_debug_halt_ack_f; // @[el2_dec_tlu_ctl.scala 471:31] + assign io_mpc_debug_run_ack = mpc_debug_run_ack_f; // @[el2_dec_tlu_ctl.scala 472:31] + assign io_debug_brkpt_status = debug_brkpt_status_f; // @[el2_dec_tlu_ctl.scala 473:31] + assign io_dec_tlu_meicurpl = csr_io_dec_tlu_meicurpl; // @[el2_dec_tlu_ctl.scala 958:44] + assign io_dec_tlu_meipt = csr_io_dec_tlu_meipt; // @[el2_dec_tlu_ctl.scala 960:44] + assign io_dec_csr_rddata_d = csr_io_dec_csr_rddata_d; // @[el2_dec_tlu_ctl.scala 980:40] + assign io_dec_csr_legal_d = _T_887 & _T_894; // @[el2_dec_tlu_ctl.scala 1101:20] + assign io_dec_tlu_i0_kill_writeb_wb = _T_32; // @[el2_dec_tlu_ctl.scala 406:41] + assign io_dec_tlu_i0_kill_writeb_r = _T_427 | i0_trigger_hit_raw_r; // @[el2_dec_tlu_ctl.scala 412:41] + assign io_dec_tlu_wr_pause_r = csr_io_dec_tlu_wr_pause_r; // @[el2_dec_tlu_ctl.scala 982:40] + assign io_dec_tlu_flush_pause_r = _T_208 & _T_209; // @[el2_dec_tlu_ctl.scala 557:34] + assign io_dec_tlu_presync_d = _T_864 & _T_865; // @[el2_dec_tlu_ctl.scala 1094:23] + assign io_dec_tlu_postsync_d = csr_pkt_postsync & io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 1095:23] + assign io_dec_tlu_perfcnt0 = csr_io_dec_tlu_perfcnt0; // @[el2_dec_tlu_ctl.scala 968:40] + assign io_dec_tlu_perfcnt1 = csr_io_dec_tlu_perfcnt1; // @[el2_dec_tlu_ctl.scala 969:40] + assign io_dec_tlu_perfcnt2 = csr_io_dec_tlu_perfcnt2; // @[el2_dec_tlu_ctl.scala 970:40] + assign io_dec_tlu_perfcnt3 = csr_io_dec_tlu_perfcnt3; // @[el2_dec_tlu_ctl.scala 971:40] + assign io_dec_tlu_i0_exc_valid_wb1 = csr_io_dec_tlu_i0_exc_valid_wb1; // @[el2_dec_tlu_ctl.scala 962:44] + assign io_dec_tlu_i0_valid_wb1 = csr_io_dec_tlu_i0_valid_wb1; // @[el2_dec_tlu_ctl.scala 963:44] + assign io_dec_tlu_int_valid_wb1 = csr_io_dec_tlu_int_valid_wb1; // @[el2_dec_tlu_ctl.scala 961:44] + assign io_dec_tlu_exc_cause_wb1 = csr_io_dec_tlu_exc_cause_wb1; // @[el2_dec_tlu_ctl.scala 967:40] + assign io_dec_tlu_mtval_wb1 = csr_io_dec_tlu_mtval_wb1; // @[el2_dec_tlu_ctl.scala 966:40] + assign io_dec_tlu_pipelining_disable = csr_io_dec_tlu_pipelining_disable; // @[el2_dec_tlu_ctl.scala 981:40] assign io_dec_tlu_dma_qos_prty = csr_io_dec_tlu_dma_qos_prty; // @[el2_dec_tlu_ctl.scala 986:40] - assign io_dec_tlu_misc_clk_override = csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 969:40] - assign io_dec_tlu_dec_clk_override = csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 970:40] - assign io_dec_tlu_ifu_clk_override = csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 971:40] - assign io_dec_tlu_lsu_clk_override = csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 972:40] - assign io_dec_tlu_bus_clk_override = csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 973:40] - assign io_dec_tlu_pic_clk_override = csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 974:40] - assign io_dec_tlu_dccm_clk_override = csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 975:40] - assign io_dec_tlu_icm_clk_override = csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 976:40] + assign io_dec_tlu_misc_clk_override = csr_io_dec_tlu_misc_clk_override; // @[el2_dec_tlu_ctl.scala 972:40] + assign io_dec_tlu_dec_clk_override = csr_io_dec_tlu_dec_clk_override; // @[el2_dec_tlu_ctl.scala 973:40] + assign io_dec_tlu_ifu_clk_override = csr_io_dec_tlu_ifu_clk_override; // @[el2_dec_tlu_ctl.scala 974:40] + assign io_dec_tlu_lsu_clk_override = csr_io_dec_tlu_lsu_clk_override; // @[el2_dec_tlu_ctl.scala 975:40] + assign io_dec_tlu_bus_clk_override = csr_io_dec_tlu_bus_clk_override; // @[el2_dec_tlu_ctl.scala 976:40] + assign io_dec_tlu_pic_clk_override = csr_io_dec_tlu_pic_clk_override; // @[el2_dec_tlu_ctl.scala 977:40] + assign io_dec_tlu_dccm_clk_override = csr_io_dec_tlu_dccm_clk_override; // @[el2_dec_tlu_ctl.scala 978:40] + assign io_dec_tlu_icm_clk_override = csr_io_dec_tlu_icm_clk_override; // @[el2_dec_tlu_ctl.scala 979:40] + assign io_tlu_bp_dec_tlu_br0_r_pkt_valid = _T_459 & _T_462; // @[el2_dec_tlu_ctl.scala 730:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_hist = io_tlu_exu_exu_i0_br_hist_r; // @[el2_dec_tlu_ctl.scala 727:65] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_error = _T_453 & _T_429; // @[el2_dec_tlu_ctl.scala 728:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_br_start_error = _T_455 & _T_429; // @[el2_dec_tlu_ctl.scala 729:57] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_way = io_exu_i0_br_way_r; // @[el2_dec_tlu_ctl.scala 731:65] + assign io_tlu_bp_dec_tlu_br0_r_pkt_bits_middle = io_tlu_exu_exu_i0_br_middle_r; // @[el2_dec_tlu_ctl.scala 732:65] + assign io_tlu_bp_dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1; // @[el2_dec_tlu_ctl.scala 878:49] + assign io_tlu_bp_dec_tlu_flush_leak_one_wb = _T_233 & _T_234; // @[el2_dec_tlu_ctl.scala 561:45] + assign io_tlu_bp_dec_tlu_bpred_disable = csr_io_dec_tlu_bpred_disable; // @[el2_dec_tlu_ctl.scala 984:47] + assign io_tlu_ifc_dec_tlu_flush_noredir_wb = _T_205 | take_ext_int_start; // @[el2_dec_tlu_ctl.scala 552:45] + assign io_tlu_ifc_dec_tlu_mrac_ff = csr_io_dec_tlu_mrac_ff; // @[el2_dec_tlu_ctl.scala 983:48] + assign io_tlu_mem_dec_tlu_flush_lower_wb = io_tlu_bp_dec_tlu_flush_lower_wb; // @[el2_dec_tlu_ctl.scala 879:41] + assign io_tlu_mem_dec_tlu_flush_err_wb = io_tlu_exu_dec_tlu_flush_lower_r & _T_433; // @[el2_dec_tlu_ctl.scala 562:41] + assign io_tlu_mem_dec_tlu_i0_commit_cmt = _T_422 & _T_465; // @[el2_dec_tlu_ctl.scala 705:37] + assign io_tlu_mem_dec_tlu_force_halt = _T_33; // @[el2_dec_tlu_ctl.scala 408:57] + assign io_tlu_mem_dec_tlu_fence_i_wb = _T_492 & _T_470; // @[el2_dec_tlu_ctl.scala 750:39] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wrdata = csr_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_dicawics = csr_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_rd_valid = csr_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_ic_diag_pkt_icache_wr_valid = csr_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_dec_tlu_ctl.scala 964:52] + assign io_tlu_mem_dec_tlu_core_ecc_disable = csr_io_dec_tlu_core_ecc_disable; // @[el2_dec_tlu_ctl.scala 985:48] assign int_timers_clock = clock; assign int_timers_reset = reset; - assign int_timers_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 356:57] - assign int_timers_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 357:57] - assign int_timers_io_dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 358:49] - assign int_timers_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 360:49] - assign int_timers_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 361:49] - assign int_timers_io_csr_mitctl0 = csr_read_io_csr_pkt_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 362:49] - assign int_timers_io_csr_mitctl1 = csr_read_io_csr_pkt_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 363:49] - assign int_timers_io_csr_mitb0 = csr_read_io_csr_pkt_csr_mitb0; // @[el2_dec_tlu_ctl.scala 364:57] - assign int_timers_io_csr_mitb1 = csr_read_io_csr_pkt_csr_mitb1; // @[el2_dec_tlu_ctl.scala 365:57] - assign int_timers_io_csr_mitcnt0 = csr_read_io_csr_pkt_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 366:49] - assign int_timers_io_csr_mitcnt1 = csr_read_io_csr_pkt_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 367:49] - assign int_timers_io_dec_pause_state = io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 368:41] - assign int_timers_io_dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 369:41] - assign int_timers_io_internal_dbg_halt_timers = debug_mode_status & _T_665; // @[el2_dec_tlu_ctl.scala 370:41] + assign int_timers_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 353:57] + assign int_timers_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 354:57] + assign int_timers_io_dec_csr_wen_r_mod = csr_io_dec_csr_wen_r_mod; // @[el2_dec_tlu_ctl.scala 355:49] + assign int_timers_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 357:49] + assign int_timers_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 358:49] + assign int_timers_io_csr_mitctl0 = csr_read_io_csr_pkt_csr_mitctl0; // @[el2_dec_tlu_ctl.scala 359:57] + assign int_timers_io_csr_mitctl1 = csr_read_io_csr_pkt_csr_mitctl1; // @[el2_dec_tlu_ctl.scala 360:57] + assign int_timers_io_csr_mitb0 = csr_read_io_csr_pkt_csr_mitb0; // @[el2_dec_tlu_ctl.scala 361:57] + assign int_timers_io_csr_mitb1 = csr_read_io_csr_pkt_csr_mitb1; // @[el2_dec_tlu_ctl.scala 362:57] + assign int_timers_io_csr_mitcnt0 = csr_read_io_csr_pkt_csr_mitcnt0; // @[el2_dec_tlu_ctl.scala 363:57] + assign int_timers_io_csr_mitcnt1 = csr_read_io_csr_pkt_csr_mitcnt1; // @[el2_dec_tlu_ctl.scala 364:57] + assign int_timers_io_dec_pause_state = io_dec_pause_state; // @[el2_dec_tlu_ctl.scala 365:49] + assign int_timers_io_dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f; // @[el2_dec_tlu_ctl.scala 366:49] + assign int_timers_io_internal_dbg_halt_timers = debug_mode_status & _T_665; // @[el2_dec_tlu_ctl.scala 367:47] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_io_en = dec_csr_wen_r_mod | io_dec_tlu_dec_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] @@ -6043,66 +5995,66 @@ module el2_dec_tlu_ctl( assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign csr_clock = clock; assign csr_reset = reset; - assign csr_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 898:44] - assign csr_io_active_clk = io_active_clk; // @[el2_dec_tlu_ctl.scala 899:44] - assign csr_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 900:44] - assign csr_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 901:44] - assign csr_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 902:44] - assign csr_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 903:44] - assign csr_io_dec_csr_wen_unq_d = io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 904:44] - assign csr_io_dec_i0_decode_d = io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 905:44] - assign csr_io_ifu_ic_debug_rd_data_valid = io_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 906:44] - assign csr_io_ifu_pmu_bus_trxn = io_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 907:44] - assign csr_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 908:44] - assign csr_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 909:44] - assign csr_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 910:44] - assign csr_io_dec_pmu_presync_stall = io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 911:44] - assign csr_io_dec_pmu_postsync_stall = io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 912:44] - assign csr_io_dec_pmu_decode_stall = io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 913:44] - assign csr_io_ifu_pmu_fetch_stall = io_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 914:44] - assign csr_io_dec_tlu_packet_r_icaf_type = io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_divide = io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 915:44] - assign csr_io_exu_pmu_i0_br_ataken = io_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 916:44] - assign csr_io_exu_pmu_i0_br_misp = io_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 917:44] - assign csr_io_dec_pmu_instr_decoded = io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 918:44] - assign csr_io_ifu_pmu_instr_aligned = io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 919:44] - assign csr_io_exu_pmu_i0_pc4 = io_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 920:44] - assign csr_io_ifu_pmu_ic_miss = io_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 921:44] - assign csr_io_ifu_pmu_ic_hit = io_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 922:44] - assign csr_io_dec_csr_wen_r = io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 923:44] - assign csr_io_dec_tlu_dbg_halted = io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 924:44] - assign csr_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 925:44] - assign csr_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 926:44] - assign csr_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 927:44] - assign csr_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 928:44] - assign csr_io_lsu_pmu_bus_busy = io_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 929:44] - assign csr_io_dec_tlu_i0_pc_r = io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 930:44] - assign csr_io_dec_tlu_i0_valid_r = io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 931:44] - assign csr_io_dec_csr_any_unq_d = io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 933:44] - assign csr_io_ifu_pmu_bus_busy = io_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 934:44] - assign csr_io_lsu_pmu_bus_error = io_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 935:44] - assign csr_io_ifu_pmu_bus_error = io_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 936:44] - assign csr_io_lsu_pmu_bus_misaligned = io_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 937:44] - assign csr_io_lsu_pmu_bus_trxn = io_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 938:44] - assign csr_io_ifu_ic_debug_rd_data = io_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 939:44] - assign csr_io_pic_pl = io_pic_pl; // @[el2_dec_tlu_ctl.scala 940:44] - assign csr_io_pic_claimid = io_pic_claimid; // @[el2_dec_tlu_ctl.scala 941:44] - assign csr_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 942:44] - assign csr_io_lsu_imprecise_error_addr_any = io_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 943:44] - assign csr_io_lsu_imprecise_error_load_any = io_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 944:44] - assign csr_io_lsu_imprecise_error_store_any = io_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 945:44] - assign csr_io_dec_illegal_inst = io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 946:44 el2_dec_tlu_ctl.scala 987:44] - assign csr_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 947:44 el2_dec_tlu_ctl.scala 988:44] - assign csr_io_mexintpend = io_mexintpend; // @[el2_dec_tlu_ctl.scala 948:44 el2_dec_tlu_ctl.scala 989:44] - assign csr_io_exu_npc_r = io_exu_npc_r; // @[el2_dec_tlu_ctl.scala 949:44 el2_dec_tlu_ctl.scala 990:44] - assign csr_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 950:44 el2_dec_tlu_ctl.scala 991:44] - assign csr_io_rst_vec = io_rst_vec; // @[el2_dec_tlu_ctl.scala 951:44 el2_dec_tlu_ctl.scala 992:44] - assign csr_io_core_id = io_core_id; // @[el2_dec_tlu_ctl.scala 952:44 el2_dec_tlu_ctl.scala 993:44] - assign csr_io_dec_timer_rddata_d = int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 953:44 el2_dec_tlu_ctl.scala 994:44] - assign csr_io_dec_timer_read_d = int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 954:44 el2_dec_tlu_ctl.scala 995:44] + assign csr_io_free_clk = io_free_clk; // @[el2_dec_tlu_ctl.scala 896:44] + assign csr_io_active_clk = io_active_clk; // @[el2_dec_tlu_ctl.scala 897:44] + assign csr_io_scan_mode = io_scan_mode; // @[el2_dec_tlu_ctl.scala 898:44] + assign csr_io_dec_csr_wrdata_r = io_dec_csr_wrdata_r; // @[el2_dec_tlu_ctl.scala 899:44] + assign csr_io_dec_csr_wraddr_r = io_dec_csr_wraddr_r; // @[el2_dec_tlu_ctl.scala 900:44] + assign csr_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 901:44] + assign csr_io_dec_csr_wen_unq_d = io_dec_csr_wen_unq_d; // @[el2_dec_tlu_ctl.scala 902:44] + assign csr_io_dec_i0_decode_d = io_dec_i0_decode_d; // @[el2_dec_tlu_ctl.scala 903:44] + assign csr_io_ifu_ic_debug_rd_data_valid = io_tlu_mem_ifu_ic_debug_rd_data_valid; // @[el2_dec_tlu_ctl.scala 904:44] + assign csr_io_ifu_pmu_bus_trxn = io_tlu_mem_ifu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 905:44] + assign csr_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_dec_tlu_ctl.scala 906:44] + assign csr_io_dma_dccm_stall_any = io_dma_dccm_stall_any; // @[el2_dec_tlu_ctl.scala 907:44] + assign csr_io_lsu_store_stall_any = io_lsu_store_stall_any; // @[el2_dec_tlu_ctl.scala 908:44] + assign csr_io_dec_pmu_presync_stall = io_dec_pmu_presync_stall; // @[el2_dec_tlu_ctl.scala 909:44] + assign csr_io_dec_pmu_postsync_stall = io_dec_pmu_postsync_stall; // @[el2_dec_tlu_ctl.scala 910:44] + assign csr_io_dec_pmu_decode_stall = io_dec_pmu_decode_stall; // @[el2_dec_tlu_ctl.scala 911:44] + assign csr_io_ifu_pmu_fetch_stall = io_tlu_ifc_ifu_pmu_fetch_stall; // @[el2_dec_tlu_ctl.scala 912:44] + assign csr_io_dec_tlu_packet_r_icaf_type = io_dec_tlu_packet_r_icaf_type; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_i0_itype = io_dec_tlu_packet_r_pmu_i0_itype; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_i0_br_unpred = io_dec_tlu_packet_r_pmu_i0_br_unpred; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_divide = io_dec_tlu_packet_r_pmu_divide; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_dec_tlu_packet_r_pmu_lsu_misaligned = io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[el2_dec_tlu_ctl.scala 913:44] + assign csr_io_exu_pmu_i0_br_ataken = io_tlu_exu_exu_pmu_i0_br_ataken; // @[el2_dec_tlu_ctl.scala 914:44] + assign csr_io_exu_pmu_i0_br_misp = io_tlu_exu_exu_pmu_i0_br_misp; // @[el2_dec_tlu_ctl.scala 915:44] + assign csr_io_dec_pmu_instr_decoded = io_dec_pmu_instr_decoded; // @[el2_dec_tlu_ctl.scala 916:44] + assign csr_io_ifu_pmu_instr_aligned = io_ifu_pmu_instr_aligned; // @[el2_dec_tlu_ctl.scala 917:44] + assign csr_io_exu_pmu_i0_pc4 = io_tlu_exu_exu_pmu_i0_pc4; // @[el2_dec_tlu_ctl.scala 918:44] + assign csr_io_ifu_pmu_ic_miss = io_tlu_mem_ifu_pmu_ic_miss; // @[el2_dec_tlu_ctl.scala 919:44] + assign csr_io_ifu_pmu_ic_hit = io_tlu_mem_ifu_pmu_ic_hit; // @[el2_dec_tlu_ctl.scala 920:44] + assign csr_io_dec_csr_wen_r = io_dec_csr_wen_r; // @[el2_dec_tlu_ctl.scala 921:44] + assign csr_io_dec_tlu_dbg_halted = io_dec_tlu_dbg_halted; // @[el2_dec_tlu_ctl.scala 922:44] + assign csr_io_dma_pmu_dccm_write = io_dma_pmu_dccm_write; // @[el2_dec_tlu_ctl.scala 923:44] + assign csr_io_dma_pmu_dccm_read = io_dma_pmu_dccm_read; // @[el2_dec_tlu_ctl.scala 924:44] + assign csr_io_dma_pmu_any_write = io_dma_pmu_any_write; // @[el2_dec_tlu_ctl.scala 925:44] + assign csr_io_dma_pmu_any_read = io_dma_pmu_any_read; // @[el2_dec_tlu_ctl.scala 926:44] + assign csr_io_dec_tlu_i0_pc_r = io_dec_tlu_i0_pc_r; // @[el2_dec_tlu_ctl.scala 927:44] + assign csr_io_dec_tlu_i0_valid_r = io_dec_tlu_i0_valid_r; // @[el2_dec_tlu_ctl.scala 928:44] + assign csr_io_dec_csr_any_unq_d = io_dec_csr_any_unq_d; // @[el2_dec_tlu_ctl.scala 930:44] + assign csr_io_ifu_pmu_bus_busy = io_tlu_mem_ifu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 931:44] + assign csr_io_tlu_busbuff_lsu_pmu_bus_trxn = io_tlu_busbuff_lsu_pmu_bus_trxn; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_misaligned = io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_error = io_tlu_busbuff_lsu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_pmu_bus_busy = io_tlu_busbuff_lsu_pmu_bus_busy; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_load_any = io_tlu_busbuff_lsu_imprecise_error_load_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_store_any = io_tlu_busbuff_lsu_imprecise_error_store_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_tlu_busbuff_lsu_imprecise_error_addr_any = io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[el2_dec_tlu_ctl.scala 933:18] + assign csr_io_ifu_pmu_bus_error = io_tlu_mem_ifu_pmu_bus_error; // @[el2_dec_tlu_ctl.scala 932:44] + assign csr_io_ifu_ic_debug_rd_data = io_tlu_mem_ifu_ic_debug_rd_data; // @[el2_dec_tlu_ctl.scala 944:44] + assign csr_io_pic_pl = io_pic_pl; // @[el2_dec_tlu_ctl.scala 945:44] + assign csr_io_pic_claimid = io_pic_claimid; // @[el2_dec_tlu_ctl.scala 946:44] + assign csr_io_iccm_dma_sb_error = io_iccm_dma_sb_error; // @[el2_dec_tlu_ctl.scala 947:44] + assign csr_io_dec_illegal_inst = io_dec_illegal_inst; // @[el2_dec_tlu_ctl.scala 949:44 el2_dec_tlu_ctl.scala 987:44] + assign csr_io_lsu_error_pkt_r_bits_mscause = io_lsu_error_pkt_r_bits_mscause; // @[el2_dec_tlu_ctl.scala 950:44 el2_dec_tlu_ctl.scala 988:44] + assign csr_io_mexintpend = io_mexintpend; // @[el2_dec_tlu_ctl.scala 951:44 el2_dec_tlu_ctl.scala 989:44] + assign csr_io_exu_npc_r = io_tlu_exu_exu_npc_r; // @[el2_dec_tlu_ctl.scala 952:44 el2_dec_tlu_ctl.scala 990:44] + assign csr_io_mpc_reset_run_req = io_mpc_reset_run_req; // @[el2_dec_tlu_ctl.scala 953:44 el2_dec_tlu_ctl.scala 991:44] + assign csr_io_rst_vec = io_rst_vec; // @[el2_dec_tlu_ctl.scala 954:44 el2_dec_tlu_ctl.scala 992:44] + assign csr_io_core_id = io_core_id; // @[el2_dec_tlu_ctl.scala 955:44 el2_dec_tlu_ctl.scala 993:44] + assign csr_io_dec_timer_rddata_d = int_timers_io_dec_timer_rddata_d; // @[el2_dec_tlu_ctl.scala 956:44 el2_dec_tlu_ctl.scala 994:44] + assign csr_io_dec_timer_read_d = int_timers_io_dec_timer_read_d; // @[el2_dec_tlu_ctl.scala 957:44 el2_dec_tlu_ctl.scala 995:44] assign csr_io_rfpc_i0_r = _T_438 & _T_439; // @[el2_dec_tlu_ctl.scala 998:39] assign csr_io_i0_trigger_hit_r = |i0_trigger_chain_masked_r; // @[el2_dec_tlu_ctl.scala 999:39] assign csr_io_exc_or_int_valid_r = _T_855 | mepc_trigger_hit_sel_pc_r; // @[el2_dec_tlu_ctl.scala 1000:39] @@ -6233,7 +6185,7 @@ module el2_dec_tlu_ctl( assign csr_io_csr_pkt_csr_dicad0h = csr_read_io_csr_pkt_csr_dicad0h; // @[el2_dec_tlu_ctl.scala 1073:39] assign csr_io_csr_pkt_csr_dicad0 = csr_read_io_csr_pkt_csr_dicad0; // @[el2_dec_tlu_ctl.scala 1073:39] assign csr_io_csr_pkt_csr_dicad1 = csr_read_io_csr_pkt_csr_dicad1; // @[el2_dec_tlu_ctl.scala 1073:39] - assign csr_read_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1091:31] + assign csr_read_io_dec_csr_rdaddr_d = io_dec_csr_rdaddr_d; // @[el2_dec_tlu_ctl.scala 1091:37] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -6830,7 +6782,7 @@ end // initial if (reset) begin ifu_miss_state_idle_f <= 1'h0; end else begin - ifu_miss_state_idle_f <= io_ifu_miss_state_idle; + ifu_miss_state_idle_f <= io_tlu_mem_ifu_miss_state_idle; end end always @(posedge io_free_clk or posedge reset) begin @@ -6844,7 +6796,7 @@ end // initial if (reset) begin dec_tlu_flush_noredir_r_d1 <= 1'h0; end else begin - dec_tlu_flush_noredir_r_d1 <= io_dec_tlu_flush_noredir_r; + dec_tlu_flush_noredir_r_d1 <= io_tlu_ifc_dec_tlu_flush_noredir_wb; end end always @(posedge io_free_clk or posedge reset) begin diff --git a/el2_dma_ctrl.anno.json b/el2_dma_ctrl.anno.json index 1f336a93..0f8d57b0 100644 --- a/el2_dma_ctrl.anno.json +++ b/el2_dma_ctrl.anno.json @@ -1,30 +1,32 @@ [ - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_stall_any", - "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dec_tlu_dma_qos_prty", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_any_write", "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_req", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", "~el2_dma_ctrl|el2_dma_ctrl>io_dma_iccm_req", - "~el2_dma_ctrl|el2_dma_ctrl>io_dccm_ready", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dccm_ready", "~el2_dma_ctrl|el2_dma_ctrl>io_iccm_ready" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_dccm_write", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_any_read", "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_req", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write", - "~el2_dma_ctrl|el2_dma_ctrl>io_dccm_ready" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_dma_ctrl|el2_dma_ctrl>io_dma_iccm_req", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dccm_ready", + "~el2_dma_ctrl|el2_dma_ctrl>io_iccm_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_dccm_ctl_dma_mem_addr", + "sources":[ + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { @@ -32,49 +34,28 @@ "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_iccm_stall_any", "sources":[ "~el2_dma_ctrl|el2_dma_ctrl>io_dec_tlu_dma_qos_prty", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_req", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dccm_ready", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_addr", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_dccm_ctl_dma_mem_wdata", "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_any_read", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_req", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_iccm_req", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write", - "~el2_dma_ctrl|el2_dma_ctrl>io_dccm_ready", - "~el2_dma_ctrl|el2_dma_ctrl>io_iccm_ready" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_dccm_read", - "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_req", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write", - "~el2_dma_ctrl|el2_dma_ctrl>io_dccm_ready" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_sz", - "sources":[ - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { @@ -82,7 +63,41 @@ "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_iccm_req", "sources":[ "~el2_dma_ctrl|el2_dma_ctrl>io_iccm_ready", - "~el2_dma_ctrl|el2_dma_ctrl>io_dma_mem_write" + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_dccm_write", + "sources":[ + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dccm_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_pmu_dccm_read", + "sources":[ + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dccm_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_dma_dccm_stall_any", + "sources":[ + "~el2_dma_ctrl|el2_dma_ctrl>io_dec_tlu_dma_qos_prty", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "sources":[ + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dccm_ready", + "~el2_dma_ctrl|el2_dma_ctrl>io_lsu_dma_dma_lsc_ctl_dma_mem_write" ] }, { diff --git a/el2_dma_ctrl.fir b/el2_dma_ctrl.fir index 66bcd7d2..f55f9f67 100644 --- a/el2_dma_ctrl.fir +++ b/el2_dma_ctrl.fir @@ -387,24 +387,24 @@ circuit el2_dma_ctrl : module el2_dma_ctrl : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip dma_bus_clk_en : UInt<1>, flip clk_override : UInt<1>, flip scan_mode : UInt<1>, flip dbg_cmd_addr : UInt<32>, flip dbg_cmd_wrdata : UInt<32>, flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_size : UInt<2>, flip dbg_dma_bubble : UInt<1>, dma_dbg_ready : UInt<1>, dma_dbg_cmd_done : UInt<1>, dma_dbg_cmd_fail : UInt<1>, dma_dbg_rddata : UInt<32>, dma_dccm_req : UInt<1>, dma_iccm_req : UInt<1>, dma_mem_tag : UInt<3>, dma_mem_addr : UInt<32>, dma_mem_sz : UInt<3>, dma_mem_write : UInt<1>, dma_mem_wdata : UInt<64>, flip dccm_dma_rvalid : UInt<1>, flip dccm_dma_ecc_error : UInt<1>, flip dccm_dma_rtag : UInt<3>, flip dccm_dma_rdata : UInt<64>, flip iccm_dma_rvalid : UInt<1>, flip iccm_dma_ecc_error : UInt<1>, flip iccm_dma_rtag : UInt<3>, flip iccm_dma_rdata : UInt<64>, dma_dccm_stall_any : UInt<1>, dma_iccm_stall_any : UInt<1>, flip dccm_ready : UInt<1>, flip iccm_ready : UInt<1>, flip dec_tlu_dma_qos_prty : UInt<3>, dma_pmu_dccm_read : UInt<1>, dma_pmu_dccm_write : UInt<1>, dma_pmu_any_read : UInt<1>, dma_pmu_any_write : UInt<1>, flip dma_axi_awvalid : UInt<1>, dma_axi_awready : UInt<1>, flip dma_axi_awid : UInt<1>, flip dma_axi_awaddr : UInt<32>, flip dma_axi_awsize : UInt<3>, flip dma_axi_wvalid : UInt<1>, dma_axi_wready : UInt<1>, flip dma_axi_wdata : UInt<64>, flip dma_axi_wstrb : UInt<8>, dma_axi_bvalid : UInt<1>, flip dma_axi_bready : UInt<1>, dma_axi_bresp : UInt<2>, dma_axi_bid : UInt<1>, flip dma_axi_arvalid : UInt<1>, dma_axi_arready : UInt<1>, flip dma_axi_arid : UInt<1>, flip dma_axi_araddr : UInt<32>, flip dma_axi_arsize : UInt<3>, dma_axi_rvalid : UInt<1>, flip dma_axi_rready : UInt<1>, dma_axi_rid : UInt<1>, dma_axi_rdata : UInt<64>, dma_axi_rresp : UInt<2>, dma_axi_rlast : UInt<1>} + output io : {flip free_clk : Clock, flip dma_bus_clk_en : UInt<1>, flip clk_override : UInt<1>, flip scan_mode : UInt<1>, flip lsu_dma : {dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, dccm_ready : UInt<1>, flip dma_mem_tag : UInt<3>}, flip dbg_cmd_addr : UInt<32>, flip dbg_cmd_wrdata : UInt<32>, flip dbg_cmd_valid : UInt<1>, flip dbg_cmd_write : UInt<1>, flip dbg_cmd_type : UInt<2>, flip dbg_cmd_size : UInt<2>, flip dbg_dma_bubble : UInt<1>, dma_dbg_ready : UInt<1>, dma_dbg_cmd_done : UInt<1>, dma_dbg_cmd_fail : UInt<1>, dma_dbg_rddata : UInt<32>, dma_iccm_req : UInt<1>, flip iccm_dma_rvalid : UInt<1>, flip iccm_dma_ecc_error : UInt<1>, flip iccm_dma_rtag : UInt<3>, flip iccm_dma_rdata : UInt<64>, dma_dccm_stall_any : UInt<1>, dma_iccm_stall_any : UInt<1>, flip iccm_ready : UInt<1>, flip dec_tlu_dma_qos_prty : UInt<3>, dma_pmu_dccm_read : UInt<1>, dma_pmu_dccm_write : UInt<1>, dma_pmu_any_read : UInt<1>, dma_pmu_any_write : UInt<1>, flip dma_axi_awvalid : UInt<1>, dma_axi_awready : UInt<1>, flip dma_axi_awid : UInt<1>, flip dma_axi_awaddr : UInt<32>, flip dma_axi_awsize : UInt<3>, flip dma_axi_wvalid : UInt<1>, dma_axi_wready : UInt<1>, flip dma_axi_wdata : UInt<64>, flip dma_axi_wstrb : UInt<8>, dma_axi_bvalid : UInt<1>, flip dma_axi_bready : UInt<1>, dma_axi_bresp : UInt<2>, dma_axi_bid : UInt<1>, flip dma_axi_arvalid : UInt<1>, dma_axi_arready : UInt<1>, flip dma_axi_arid : UInt<1>, flip dma_axi_araddr : UInt<32>, flip dma_axi_arsize : UInt<3>, dma_axi_rvalid : UInt<1>, flip dma_axi_rready : UInt<1>, dma_axi_rid : UInt<1>, dma_axi_rdata : UInt<64>, dma_axi_rresp : UInt<2>, dma_axi_rlast : UInt<1>} - wire fifo_error : UInt<2>[5] @[el2_dma_ctrl.scala 92:24] + wire fifo_error : UInt<2>[5] @[el2_dma_ctrl.scala 94:24] wire fifo_error_bus : UInt<5> fifo_error_bus <= UInt<1>("h00") wire fifo_done : UInt<5> fifo_done <= UInt<1>("h00") - wire fifo_addr : UInt<32>[5] @[el2_dma_ctrl.scala 98:23] - wire fifo_sz : UInt<3>[5] @[el2_dma_ctrl.scala 100:21] - wire fifo_byteen : UInt<8>[5] @[el2_dma_ctrl.scala 102:25] - wire fifo_data : UInt<64>[5] @[el2_dma_ctrl.scala 104:23] - wire fifo_tag : UInt<1>[5] @[el2_dma_ctrl.scala 106:22] - wire fifo_mid : UInt<1>[5] @[el2_dma_ctrl.scala 108:22] - wire fifo_prty : UInt<2>[5] @[el2_dma_ctrl.scala 110:23] + wire fifo_addr : UInt<32>[5] @[el2_dma_ctrl.scala 100:23] + wire fifo_sz : UInt<3>[5] @[el2_dma_ctrl.scala 102:21] + wire fifo_byteen : UInt<8>[5] @[el2_dma_ctrl.scala 104:25] + wire fifo_data : UInt<64>[5] @[el2_dma_ctrl.scala 106:23] + wire fifo_tag : UInt<1>[5] @[el2_dma_ctrl.scala 108:22] + wire fifo_mid : UInt<1>[5] @[el2_dma_ctrl.scala 110:22] + wire fifo_prty : UInt<2>[5] @[el2_dma_ctrl.scala 112:23] wire fifo_error_en : UInt<5> fifo_error_en <= UInt<1>("h00") - wire fifo_error_in : UInt<2>[5] @[el2_dma_ctrl.scala 114:27] - wire fifo_data_in : UInt<64>[5] @[el2_dma_ctrl.scala 116:26] + wire fifo_error_in : UInt<2>[5] @[el2_dma_ctrl.scala 116:27] + wire fifo_data_in : UInt<64>[5] @[el2_dma_ctrl.scala 118:26] wire RspPtr : UInt<3> RspPtr <= UInt<1>("h00") wire WrPtr : UInt<3> @@ -511,888 +511,888 @@ circuit el2_dma_ctrl : wrbuf_data_vld <= UInt<1>("h00") wire rdbuf_vld : UInt<1> rdbuf_vld <= UInt<1>("h00") - wire dma_free_clk : Clock @[el2_dma_ctrl.scala 224:26] - wire dma_bus_clk : Clock @[el2_dma_ctrl.scala 226:25] - wire dma_buffer_c1_clk : Clock @[el2_dma_ctrl.scala 228:31] + wire dma_free_clk : Clock @[el2_dma_ctrl.scala 226:26] + wire dma_bus_clk : Clock @[el2_dma_ctrl.scala 228:25] + wire dma_buffer_c1_clk : Clock @[el2_dma_ctrl.scala 230:31] wire fifo_byteen_in : UInt<8> fifo_byteen_in <= UInt<1>("h00") - node _T = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 237:95] + node _T = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 239:95] node _T_1 = bits(_T, 31, 28) @[el2_lib.scala 496:27] node dma_mem_addr_in_dccm_region_nc = eq(_T_1, UInt<4>("h0f")) @[el2_lib.scala 496:49] wire dma_mem_addr_in_dccm : UInt<1> @[el2_lib.scala 497:26] node _T_2 = bits(_T, 31, 16) @[el2_lib.scala 501:24] node _T_3 = eq(_T_2, UInt<16>("h0f004")) @[el2_lib.scala 501:39] dma_mem_addr_in_dccm <= _T_3 @[el2_lib.scala 501:16] - node _T_4 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 241:93] + node _T_4 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 243:93] node _T_5 = bits(_T_4, 31, 28) @[el2_lib.scala 496:27] node dma_mem_addr_in_pic_region_nc = eq(_T_5, UInt<4>("h0f")) @[el2_lib.scala 496:49] wire dma_mem_addr_in_pic : UInt<1> @[el2_lib.scala 497:26] node _T_6 = bits(_T_4, 31, 15) @[el2_lib.scala 501:24] node _T_7 = eq(_T_6, UInt<17>("h01e018")) @[el2_lib.scala 501:39] dma_mem_addr_in_pic <= _T_7 @[el2_lib.scala 501:16] - node _T_8 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 245:111] + node _T_8 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 247:111] node _T_9 = bits(_T_8, 31, 28) @[el2_lib.scala 496:27] node dma_mem_addr_in_iccm_region_nc = eq(_T_9, UInt<4>("h0e")) @[el2_lib.scala 496:49] wire dma_mem_addr_in_iccm : UInt<1> @[el2_lib.scala 497:26] node _T_10 = bits(_T_8, 31, 16) @[el2_lib.scala 501:24] node _T_11 = eq(_T_10, UInt<16>("h0ee00")) @[el2_lib.scala 501:39] dma_mem_addr_in_iccm <= _T_11 @[el2_lib.scala 501:16] - node _T_12 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 249:51] - node _T_13 = bits(io.dbg_cmd_addr, 31, 0) @[el2_dma_ctrl.scala 249:74] - node _T_14 = bits(bus_cmd_addr, 31, 0) @[el2_dma_ctrl.scala 249:94] - node fifo_addr_in = mux(_T_12, _T_13, _T_14) @[el2_dma_ctrl.scala 249:33] - node _T_15 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 251:52] - node _T_16 = bits(io.dbg_cmd_addr, 2, 2) @[el2_dma_ctrl.scala 251:93] - node _T_17 = mul(UInt<3>("h04"), _T_16) @[el2_dma_ctrl.scala 251:76] - node _T_18 = dshl(UInt<4>("h0f"), _T_17) @[el2_dma_ctrl.scala 251:68] - node _T_19 = bits(bus_cmd_byteen, 7, 0) @[el2_dma_ctrl.scala 251:113] - node _T_20 = mux(_T_15, _T_18, _T_19) @[el2_dma_ctrl.scala 251:34] - fifo_byteen_in <= _T_20 @[el2_dma_ctrl.scala 251:28] - node _T_21 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 253:51] - node _T_22 = bits(io.dbg_cmd_size, 1, 0) @[el2_dma_ctrl.scala 253:83] + node _T_12 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 251:51] + node _T_13 = bits(io.dbg_cmd_addr, 31, 0) @[el2_dma_ctrl.scala 251:74] + node _T_14 = bits(bus_cmd_addr, 31, 0) @[el2_dma_ctrl.scala 251:94] + node fifo_addr_in = mux(_T_12, _T_13, _T_14) @[el2_dma_ctrl.scala 251:33] + node _T_15 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 253:52] + node _T_16 = bits(io.dbg_cmd_addr, 2, 2) @[el2_dma_ctrl.scala 253:93] + node _T_17 = mul(UInt<3>("h04"), _T_16) @[el2_dma_ctrl.scala 253:76] + node _T_18 = dshl(UInt<4>("h0f"), _T_17) @[el2_dma_ctrl.scala 253:68] + node _T_19 = bits(bus_cmd_byteen, 7, 0) @[el2_dma_ctrl.scala 253:113] + node _T_20 = mux(_T_15, _T_18, _T_19) @[el2_dma_ctrl.scala 253:34] + fifo_byteen_in <= _T_20 @[el2_dma_ctrl.scala 253:28] + node _T_21 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 255:51] + node _T_22 = bits(io.dbg_cmd_size, 1, 0) @[el2_dma_ctrl.scala 255:83] node _T_23 = cat(UInt<1>("h00"), _T_22) @[Cat.scala 29:58] - node _T_24 = bits(bus_cmd_sz, 2, 0) @[el2_dma_ctrl.scala 253:101] - node fifo_sz_in = mux(_T_21, _T_23, _T_24) @[el2_dma_ctrl.scala 253:33] - node _T_25 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 255:51] - node fifo_write_in = mux(_T_25, io.dbg_cmd_write, bus_cmd_write) @[el2_dma_ctrl.scala 255:33] - node _T_26 = eq(io.dbg_cmd_valid, UInt<1>("h00")) @[el2_dma_ctrl.scala 257:30] - node fifo_posted_write_in = and(_T_26, bus_cmd_posted_write) @[el2_dma_ctrl.scala 257:48] - node _T_27 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 262:73] - node _T_28 = and(_T_27, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 262:80] - node _T_29 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 262:138] - node _T_30 = bits(_T_29, 0, 0) @[el2_dma_ctrl.scala 262:142] - node _T_31 = and(io.dbg_cmd_valid, _T_30) @[el2_dma_ctrl.scala 262:121] - node _T_32 = or(_T_28, _T_31) @[el2_dma_ctrl.scala 262:101] - node _T_33 = eq(UInt<1>("h00"), WrPtr) @[el2_dma_ctrl.scala 262:158] - node _T_34 = and(_T_32, _T_33) @[el2_dma_ctrl.scala 262:151] - node _T_35 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 262:73] - node _T_36 = and(_T_35, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 262:80] - node _T_37 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 262:138] - node _T_38 = bits(_T_37, 0, 0) @[el2_dma_ctrl.scala 262:142] - node _T_39 = and(io.dbg_cmd_valid, _T_38) @[el2_dma_ctrl.scala 262:121] - node _T_40 = or(_T_36, _T_39) @[el2_dma_ctrl.scala 262:101] - node _T_41 = eq(UInt<1>("h01"), WrPtr) @[el2_dma_ctrl.scala 262:158] - node _T_42 = and(_T_40, _T_41) @[el2_dma_ctrl.scala 262:151] - node _T_43 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 262:73] - node _T_44 = and(_T_43, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 262:80] - node _T_45 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 262:138] - node _T_46 = bits(_T_45, 0, 0) @[el2_dma_ctrl.scala 262:142] - node _T_47 = and(io.dbg_cmd_valid, _T_46) @[el2_dma_ctrl.scala 262:121] - node _T_48 = or(_T_44, _T_47) @[el2_dma_ctrl.scala 262:101] - node _T_49 = eq(UInt<2>("h02"), WrPtr) @[el2_dma_ctrl.scala 262:158] - node _T_50 = and(_T_48, _T_49) @[el2_dma_ctrl.scala 262:151] - node _T_51 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 262:73] - node _T_52 = and(_T_51, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 262:80] - node _T_53 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 262:138] - node _T_54 = bits(_T_53, 0, 0) @[el2_dma_ctrl.scala 262:142] - node _T_55 = and(io.dbg_cmd_valid, _T_54) @[el2_dma_ctrl.scala 262:121] - node _T_56 = or(_T_52, _T_55) @[el2_dma_ctrl.scala 262:101] - node _T_57 = eq(UInt<2>("h03"), WrPtr) @[el2_dma_ctrl.scala 262:158] - node _T_58 = and(_T_56, _T_57) @[el2_dma_ctrl.scala 262:151] - node _T_59 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 262:73] - node _T_60 = and(_T_59, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 262:80] - node _T_61 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 262:138] - node _T_62 = bits(_T_61, 0, 0) @[el2_dma_ctrl.scala 262:142] - node _T_63 = and(io.dbg_cmd_valid, _T_62) @[el2_dma_ctrl.scala 262:121] - node _T_64 = or(_T_60, _T_63) @[el2_dma_ctrl.scala 262:101] - node _T_65 = eq(UInt<3>("h04"), WrPtr) @[el2_dma_ctrl.scala 262:158] - node _T_66 = and(_T_64, _T_65) @[el2_dma_ctrl.scala 262:151] + node _T_24 = bits(bus_cmd_sz, 2, 0) @[el2_dma_ctrl.scala 255:101] + node fifo_sz_in = mux(_T_21, _T_23, _T_24) @[el2_dma_ctrl.scala 255:33] + node _T_25 = bits(io.dbg_cmd_valid, 0, 0) @[el2_dma_ctrl.scala 257:51] + node fifo_write_in = mux(_T_25, io.dbg_cmd_write, bus_cmd_write) @[el2_dma_ctrl.scala 257:33] + node _T_26 = eq(io.dbg_cmd_valid, UInt<1>("h00")) @[el2_dma_ctrl.scala 259:30] + node fifo_posted_write_in = and(_T_26, bus_cmd_posted_write) @[el2_dma_ctrl.scala 259:48] + node _T_27 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 264:73] + node _T_28 = and(_T_27, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:80] + node _T_29 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:138] + node _T_30 = bits(_T_29, 0, 0) @[el2_dma_ctrl.scala 264:142] + node _T_31 = and(io.dbg_cmd_valid, _T_30) @[el2_dma_ctrl.scala 264:121] + node _T_32 = or(_T_28, _T_31) @[el2_dma_ctrl.scala 264:101] + node _T_33 = eq(UInt<1>("h00"), WrPtr) @[el2_dma_ctrl.scala 264:158] + node _T_34 = and(_T_32, _T_33) @[el2_dma_ctrl.scala 264:151] + node _T_35 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 264:73] + node _T_36 = and(_T_35, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:80] + node _T_37 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:138] + node _T_38 = bits(_T_37, 0, 0) @[el2_dma_ctrl.scala 264:142] + node _T_39 = and(io.dbg_cmd_valid, _T_38) @[el2_dma_ctrl.scala 264:121] + node _T_40 = or(_T_36, _T_39) @[el2_dma_ctrl.scala 264:101] + node _T_41 = eq(UInt<1>("h01"), WrPtr) @[el2_dma_ctrl.scala 264:158] + node _T_42 = and(_T_40, _T_41) @[el2_dma_ctrl.scala 264:151] + node _T_43 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 264:73] + node _T_44 = and(_T_43, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:80] + node _T_45 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:138] + node _T_46 = bits(_T_45, 0, 0) @[el2_dma_ctrl.scala 264:142] + node _T_47 = and(io.dbg_cmd_valid, _T_46) @[el2_dma_ctrl.scala 264:121] + node _T_48 = or(_T_44, _T_47) @[el2_dma_ctrl.scala 264:101] + node _T_49 = eq(UInt<2>("h02"), WrPtr) @[el2_dma_ctrl.scala 264:158] + node _T_50 = and(_T_48, _T_49) @[el2_dma_ctrl.scala 264:151] + node _T_51 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 264:73] + node _T_52 = and(_T_51, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:80] + node _T_53 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:138] + node _T_54 = bits(_T_53, 0, 0) @[el2_dma_ctrl.scala 264:142] + node _T_55 = and(io.dbg_cmd_valid, _T_54) @[el2_dma_ctrl.scala 264:121] + node _T_56 = or(_T_52, _T_55) @[el2_dma_ctrl.scala 264:101] + node _T_57 = eq(UInt<2>("h03"), WrPtr) @[el2_dma_ctrl.scala 264:158] + node _T_58 = and(_T_56, _T_57) @[el2_dma_ctrl.scala 264:151] + node _T_59 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 264:73] + node _T_60 = and(_T_59, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:80] + node _T_61 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:138] + node _T_62 = bits(_T_61, 0, 0) @[el2_dma_ctrl.scala 264:142] + node _T_63 = and(io.dbg_cmd_valid, _T_62) @[el2_dma_ctrl.scala 264:121] + node _T_64 = or(_T_60, _T_63) @[el2_dma_ctrl.scala 264:101] + node _T_65 = eq(UInt<3>("h04"), WrPtr) @[el2_dma_ctrl.scala 264:158] + node _T_66 = and(_T_64, _T_65) @[el2_dma_ctrl.scala 264:151] node _T_67 = cat(_T_66, _T_58) @[Cat.scala 29:58] node _T_68 = cat(_T_67, _T_50) @[Cat.scala 29:58] node _T_69 = cat(_T_68, _T_42) @[Cat.scala 29:58] node _T_70 = cat(_T_69, _T_34) @[Cat.scala 29:58] - fifo_cmd_en <= _T_70 @[el2_dma_ctrl.scala 262:21] - node _T_71 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 264:73] - node _T_72 = and(_T_71, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:89] - node _T_73 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:147] - node _T_74 = and(io.dbg_cmd_valid, _T_73) @[el2_dma_ctrl.scala 264:130] - node _T_75 = and(_T_74, io.dbg_cmd_write) @[el2_dma_ctrl.scala 264:151] - node _T_76 = or(_T_72, _T_75) @[el2_dma_ctrl.scala 264:110] - node _T_77 = eq(UInt<1>("h00"), WrPtr) @[el2_dma_ctrl.scala 264:179] - node _T_78 = and(_T_76, _T_77) @[el2_dma_ctrl.scala 264:172] - node _T_79 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 264:213] - node _T_80 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 264:243] - node _T_81 = and(_T_79, _T_80) @[el2_dma_ctrl.scala 264:236] - node _T_82 = or(_T_78, _T_81) @[el2_dma_ctrl.scala 264:191] - node _T_83 = eq(UInt<1>("h00"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 264:284] - node _T_84 = and(io.dccm_dma_rvalid, _T_83) @[el2_dma_ctrl.scala 264:277] - node _T_85 = or(_T_82, _T_84) @[el2_dma_ctrl.scala 264:255] - node _T_86 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 264:336] - node _T_87 = and(io.iccm_dma_rvalid, _T_86) @[el2_dma_ctrl.scala 264:329] - node _T_88 = or(_T_85, _T_87) @[el2_dma_ctrl.scala 264:307] - node _T_89 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 264:73] - node _T_90 = and(_T_89, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:89] - node _T_91 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:147] - node _T_92 = and(io.dbg_cmd_valid, _T_91) @[el2_dma_ctrl.scala 264:130] - node _T_93 = and(_T_92, io.dbg_cmd_write) @[el2_dma_ctrl.scala 264:151] - node _T_94 = or(_T_90, _T_93) @[el2_dma_ctrl.scala 264:110] - node _T_95 = eq(UInt<1>("h01"), WrPtr) @[el2_dma_ctrl.scala 264:179] - node _T_96 = and(_T_94, _T_95) @[el2_dma_ctrl.scala 264:172] - node _T_97 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 264:213] - node _T_98 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 264:243] - node _T_99 = and(_T_97, _T_98) @[el2_dma_ctrl.scala 264:236] - node _T_100 = or(_T_96, _T_99) @[el2_dma_ctrl.scala 264:191] - node _T_101 = eq(UInt<1>("h01"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 264:284] - node _T_102 = and(io.dccm_dma_rvalid, _T_101) @[el2_dma_ctrl.scala 264:277] - node _T_103 = or(_T_100, _T_102) @[el2_dma_ctrl.scala 264:255] - node _T_104 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 264:336] - node _T_105 = and(io.iccm_dma_rvalid, _T_104) @[el2_dma_ctrl.scala 264:329] - node _T_106 = or(_T_103, _T_105) @[el2_dma_ctrl.scala 264:307] - node _T_107 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 264:73] - node _T_108 = and(_T_107, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:89] - node _T_109 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:147] - node _T_110 = and(io.dbg_cmd_valid, _T_109) @[el2_dma_ctrl.scala 264:130] - node _T_111 = and(_T_110, io.dbg_cmd_write) @[el2_dma_ctrl.scala 264:151] - node _T_112 = or(_T_108, _T_111) @[el2_dma_ctrl.scala 264:110] - node _T_113 = eq(UInt<2>("h02"), WrPtr) @[el2_dma_ctrl.scala 264:179] - node _T_114 = and(_T_112, _T_113) @[el2_dma_ctrl.scala 264:172] - node _T_115 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 264:213] - node _T_116 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 264:243] - node _T_117 = and(_T_115, _T_116) @[el2_dma_ctrl.scala 264:236] - node _T_118 = or(_T_114, _T_117) @[el2_dma_ctrl.scala 264:191] - node _T_119 = eq(UInt<2>("h02"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 264:284] - node _T_120 = and(io.dccm_dma_rvalid, _T_119) @[el2_dma_ctrl.scala 264:277] - node _T_121 = or(_T_118, _T_120) @[el2_dma_ctrl.scala 264:255] - node _T_122 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 264:336] - node _T_123 = and(io.iccm_dma_rvalid, _T_122) @[el2_dma_ctrl.scala 264:329] - node _T_124 = or(_T_121, _T_123) @[el2_dma_ctrl.scala 264:307] - node _T_125 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 264:73] - node _T_126 = and(_T_125, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:89] - node _T_127 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:147] - node _T_128 = and(io.dbg_cmd_valid, _T_127) @[el2_dma_ctrl.scala 264:130] - node _T_129 = and(_T_128, io.dbg_cmd_write) @[el2_dma_ctrl.scala 264:151] - node _T_130 = or(_T_126, _T_129) @[el2_dma_ctrl.scala 264:110] - node _T_131 = eq(UInt<2>("h03"), WrPtr) @[el2_dma_ctrl.scala 264:179] - node _T_132 = and(_T_130, _T_131) @[el2_dma_ctrl.scala 264:172] - node _T_133 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 264:213] - node _T_134 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 264:243] - node _T_135 = and(_T_133, _T_134) @[el2_dma_ctrl.scala 264:236] - node _T_136 = or(_T_132, _T_135) @[el2_dma_ctrl.scala 264:191] - node _T_137 = eq(UInt<2>("h03"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 264:284] - node _T_138 = and(io.dccm_dma_rvalid, _T_137) @[el2_dma_ctrl.scala 264:277] - node _T_139 = or(_T_136, _T_138) @[el2_dma_ctrl.scala 264:255] - node _T_140 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 264:336] - node _T_141 = and(io.iccm_dma_rvalid, _T_140) @[el2_dma_ctrl.scala 264:329] - node _T_142 = or(_T_139, _T_141) @[el2_dma_ctrl.scala 264:307] - node _T_143 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 264:73] - node _T_144 = and(_T_143, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 264:89] - node _T_145 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 264:147] - node _T_146 = and(io.dbg_cmd_valid, _T_145) @[el2_dma_ctrl.scala 264:130] - node _T_147 = and(_T_146, io.dbg_cmd_write) @[el2_dma_ctrl.scala 264:151] - node _T_148 = or(_T_144, _T_147) @[el2_dma_ctrl.scala 264:110] - node _T_149 = eq(UInt<3>("h04"), WrPtr) @[el2_dma_ctrl.scala 264:179] - node _T_150 = and(_T_148, _T_149) @[el2_dma_ctrl.scala 264:172] - node _T_151 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 264:213] - node _T_152 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 264:243] - node _T_153 = and(_T_151, _T_152) @[el2_dma_ctrl.scala 264:236] - node _T_154 = or(_T_150, _T_153) @[el2_dma_ctrl.scala 264:191] - node _T_155 = eq(UInt<3>("h04"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 264:284] - node _T_156 = and(io.dccm_dma_rvalid, _T_155) @[el2_dma_ctrl.scala 264:277] - node _T_157 = or(_T_154, _T_156) @[el2_dma_ctrl.scala 264:255] - node _T_158 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 264:336] - node _T_159 = and(io.iccm_dma_rvalid, _T_158) @[el2_dma_ctrl.scala 264:329] - node _T_160 = or(_T_157, _T_159) @[el2_dma_ctrl.scala 264:307] + fifo_cmd_en <= _T_70 @[el2_dma_ctrl.scala 264:21] + node _T_71 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 266:73] + node _T_72 = and(_T_71, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 266:89] + node _T_73 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 266:147] + node _T_74 = and(io.dbg_cmd_valid, _T_73) @[el2_dma_ctrl.scala 266:130] + node _T_75 = and(_T_74, io.dbg_cmd_write) @[el2_dma_ctrl.scala 266:151] + node _T_76 = or(_T_72, _T_75) @[el2_dma_ctrl.scala 266:110] + node _T_77 = eq(UInt<1>("h00"), WrPtr) @[el2_dma_ctrl.scala 266:179] + node _T_78 = and(_T_76, _T_77) @[el2_dma_ctrl.scala 266:172] + node _T_79 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 266:213] + node _T_80 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 266:243] + node _T_81 = and(_T_79, _T_80) @[el2_dma_ctrl.scala 266:236] + node _T_82 = or(_T_78, _T_81) @[el2_dma_ctrl.scala 266:191] + node _T_83 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 266:305] + node _T_84 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_83) @[el2_dma_ctrl.scala 266:298] + node _T_85 = or(_T_82, _T_84) @[el2_dma_ctrl.scala 266:255] + node _T_86 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 266:378] + node _T_87 = and(io.iccm_dma_rvalid, _T_86) @[el2_dma_ctrl.scala 266:371] + node _T_88 = or(_T_85, _T_87) @[el2_dma_ctrl.scala 266:349] + node _T_89 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 266:73] + node _T_90 = and(_T_89, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 266:89] + node _T_91 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 266:147] + node _T_92 = and(io.dbg_cmd_valid, _T_91) @[el2_dma_ctrl.scala 266:130] + node _T_93 = and(_T_92, io.dbg_cmd_write) @[el2_dma_ctrl.scala 266:151] + node _T_94 = or(_T_90, _T_93) @[el2_dma_ctrl.scala 266:110] + node _T_95 = eq(UInt<1>("h01"), WrPtr) @[el2_dma_ctrl.scala 266:179] + node _T_96 = and(_T_94, _T_95) @[el2_dma_ctrl.scala 266:172] + node _T_97 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 266:213] + node _T_98 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 266:243] + node _T_99 = and(_T_97, _T_98) @[el2_dma_ctrl.scala 266:236] + node _T_100 = or(_T_96, _T_99) @[el2_dma_ctrl.scala 266:191] + node _T_101 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 266:305] + node _T_102 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_101) @[el2_dma_ctrl.scala 266:298] + node _T_103 = or(_T_100, _T_102) @[el2_dma_ctrl.scala 266:255] + node _T_104 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 266:378] + node _T_105 = and(io.iccm_dma_rvalid, _T_104) @[el2_dma_ctrl.scala 266:371] + node _T_106 = or(_T_103, _T_105) @[el2_dma_ctrl.scala 266:349] + node _T_107 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 266:73] + node _T_108 = and(_T_107, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 266:89] + node _T_109 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 266:147] + node _T_110 = and(io.dbg_cmd_valid, _T_109) @[el2_dma_ctrl.scala 266:130] + node _T_111 = and(_T_110, io.dbg_cmd_write) @[el2_dma_ctrl.scala 266:151] + node _T_112 = or(_T_108, _T_111) @[el2_dma_ctrl.scala 266:110] + node _T_113 = eq(UInt<2>("h02"), WrPtr) @[el2_dma_ctrl.scala 266:179] + node _T_114 = and(_T_112, _T_113) @[el2_dma_ctrl.scala 266:172] + node _T_115 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 266:213] + node _T_116 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 266:243] + node _T_117 = and(_T_115, _T_116) @[el2_dma_ctrl.scala 266:236] + node _T_118 = or(_T_114, _T_117) @[el2_dma_ctrl.scala 266:191] + node _T_119 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 266:305] + node _T_120 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_119) @[el2_dma_ctrl.scala 266:298] + node _T_121 = or(_T_118, _T_120) @[el2_dma_ctrl.scala 266:255] + node _T_122 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 266:378] + node _T_123 = and(io.iccm_dma_rvalid, _T_122) @[el2_dma_ctrl.scala 266:371] + node _T_124 = or(_T_121, _T_123) @[el2_dma_ctrl.scala 266:349] + node _T_125 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 266:73] + node _T_126 = and(_T_125, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 266:89] + node _T_127 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 266:147] + node _T_128 = and(io.dbg_cmd_valid, _T_127) @[el2_dma_ctrl.scala 266:130] + node _T_129 = and(_T_128, io.dbg_cmd_write) @[el2_dma_ctrl.scala 266:151] + node _T_130 = or(_T_126, _T_129) @[el2_dma_ctrl.scala 266:110] + node _T_131 = eq(UInt<2>("h03"), WrPtr) @[el2_dma_ctrl.scala 266:179] + node _T_132 = and(_T_130, _T_131) @[el2_dma_ctrl.scala 266:172] + node _T_133 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 266:213] + node _T_134 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 266:243] + node _T_135 = and(_T_133, _T_134) @[el2_dma_ctrl.scala 266:236] + node _T_136 = or(_T_132, _T_135) @[el2_dma_ctrl.scala 266:191] + node _T_137 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 266:305] + node _T_138 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_137) @[el2_dma_ctrl.scala 266:298] + node _T_139 = or(_T_136, _T_138) @[el2_dma_ctrl.scala 266:255] + node _T_140 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 266:378] + node _T_141 = and(io.iccm_dma_rvalid, _T_140) @[el2_dma_ctrl.scala 266:371] + node _T_142 = or(_T_139, _T_141) @[el2_dma_ctrl.scala 266:349] + node _T_143 = and(axi_mstr_prty_en, fifo_write_in) @[el2_dma_ctrl.scala 266:73] + node _T_144 = and(_T_143, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 266:89] + node _T_145 = bits(io.dbg_cmd_type, 1, 1) @[el2_dma_ctrl.scala 266:147] + node _T_146 = and(io.dbg_cmd_valid, _T_145) @[el2_dma_ctrl.scala 266:130] + node _T_147 = and(_T_146, io.dbg_cmd_write) @[el2_dma_ctrl.scala 266:151] + node _T_148 = or(_T_144, _T_147) @[el2_dma_ctrl.scala 266:110] + node _T_149 = eq(UInt<3>("h04"), WrPtr) @[el2_dma_ctrl.scala 266:179] + node _T_150 = and(_T_148, _T_149) @[el2_dma_ctrl.scala 266:172] + node _T_151 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 266:213] + node _T_152 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 266:243] + node _T_153 = and(_T_151, _T_152) @[el2_dma_ctrl.scala 266:236] + node _T_154 = or(_T_150, _T_153) @[el2_dma_ctrl.scala 266:191] + node _T_155 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 266:305] + node _T_156 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_155) @[el2_dma_ctrl.scala 266:298] + node _T_157 = or(_T_154, _T_156) @[el2_dma_ctrl.scala 266:255] + node _T_158 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 266:378] + node _T_159 = and(io.iccm_dma_rvalid, _T_158) @[el2_dma_ctrl.scala 266:371] + node _T_160 = or(_T_157, _T_159) @[el2_dma_ctrl.scala 266:349] node _T_161 = cat(_T_160, _T_142) @[Cat.scala 29:58] node _T_162 = cat(_T_161, _T_124) @[Cat.scala 29:58] node _T_163 = cat(_T_162, _T_106) @[Cat.scala 29:58] node _T_164 = cat(_T_163, _T_88) @[Cat.scala 29:58] - fifo_data_en <= _T_164 @[el2_dma_ctrl.scala 264:21] - node _T_165 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 266:75] - node _T_166 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 266:96] - node _T_167 = and(_T_165, _T_166) @[el2_dma_ctrl.scala 266:94] - node _T_168 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 266:121] - node _T_169 = and(_T_167, _T_168) @[el2_dma_ctrl.scala 266:114] - node _T_170 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 266:75] - node _T_171 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 266:96] - node _T_172 = and(_T_170, _T_171) @[el2_dma_ctrl.scala 266:94] - node _T_173 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 266:121] - node _T_174 = and(_T_172, _T_173) @[el2_dma_ctrl.scala 266:114] - node _T_175 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 266:75] - node _T_176 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 266:96] - node _T_177 = and(_T_175, _T_176) @[el2_dma_ctrl.scala 266:94] - node _T_178 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 266:121] - node _T_179 = and(_T_177, _T_178) @[el2_dma_ctrl.scala 266:114] - node _T_180 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 266:75] - node _T_181 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 266:96] - node _T_182 = and(_T_180, _T_181) @[el2_dma_ctrl.scala 266:94] - node _T_183 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 266:121] - node _T_184 = and(_T_182, _T_183) @[el2_dma_ctrl.scala 266:114] - node _T_185 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 266:75] - node _T_186 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 266:96] - node _T_187 = and(_T_185, _T_186) @[el2_dma_ctrl.scala 266:94] - node _T_188 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 266:121] - node _T_189 = and(_T_187, _T_188) @[el2_dma_ctrl.scala 266:114] + fifo_data_en <= _T_164 @[el2_dma_ctrl.scala 266:21] + node _T_165 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 268:95] + node _T_166 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 268:116] + node _T_167 = and(_T_165, _T_166) @[el2_dma_ctrl.scala 268:114] + node _T_168 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 268:161] + node _T_169 = and(_T_167, _T_168) @[el2_dma_ctrl.scala 268:154] + node _T_170 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 268:95] + node _T_171 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 268:116] + node _T_172 = and(_T_170, _T_171) @[el2_dma_ctrl.scala 268:114] + node _T_173 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 268:161] + node _T_174 = and(_T_172, _T_173) @[el2_dma_ctrl.scala 268:154] + node _T_175 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 268:95] + node _T_176 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 268:116] + node _T_177 = and(_T_175, _T_176) @[el2_dma_ctrl.scala 268:114] + node _T_178 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 268:161] + node _T_179 = and(_T_177, _T_178) @[el2_dma_ctrl.scala 268:154] + node _T_180 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 268:95] + node _T_181 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 268:116] + node _T_182 = and(_T_180, _T_181) @[el2_dma_ctrl.scala 268:114] + node _T_183 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 268:161] + node _T_184 = and(_T_182, _T_183) @[el2_dma_ctrl.scala 268:154] + node _T_185 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 268:95] + node _T_186 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 268:116] + node _T_187 = and(_T_185, _T_186) @[el2_dma_ctrl.scala 268:114] + node _T_188 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 268:161] + node _T_189 = and(_T_187, _T_188) @[el2_dma_ctrl.scala 268:154] node _T_190 = cat(_T_189, _T_184) @[Cat.scala 29:58] node _T_191 = cat(_T_190, _T_179) @[Cat.scala 29:58] node _T_192 = cat(_T_191, _T_174) @[Cat.scala 29:58] node _T_193 = cat(_T_192, _T_169) @[Cat.scala 29:58] - fifo_pend_en <= _T_193 @[el2_dma_ctrl.scala 266:21] - node _T_194 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 268:78] - node _T_195 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 268:107] - node _T_196 = or(_T_194, _T_195) @[el2_dma_ctrl.scala 268:85] - node _T_197 = or(_T_196, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 268:114] - node _T_198 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 268:142] - node _T_199 = and(_T_197, _T_198) @[el2_dma_ctrl.scala 268:135] - node _T_200 = and(io.dccm_dma_rvalid, io.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:177] - node _T_201 = eq(UInt<1>("h00"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 268:209] - node _T_202 = and(_T_200, _T_201) @[el2_dma_ctrl.scala 268:202] - node _T_203 = or(_T_199, _T_202) @[el2_dma_ctrl.scala 268:154] - node _T_204 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:255] - node _T_205 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 268:287] - node _T_206 = and(_T_204, _T_205) @[el2_dma_ctrl.scala 268:280] - node _T_207 = or(_T_203, _T_206) @[el2_dma_ctrl.scala 268:232] - node _T_208 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 268:78] - node _T_209 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 268:107] - node _T_210 = or(_T_208, _T_209) @[el2_dma_ctrl.scala 268:85] - node _T_211 = or(_T_210, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 268:114] - node _T_212 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 268:142] - node _T_213 = and(_T_211, _T_212) @[el2_dma_ctrl.scala 268:135] - node _T_214 = and(io.dccm_dma_rvalid, io.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:177] - node _T_215 = eq(UInt<1>("h01"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 268:209] - node _T_216 = and(_T_214, _T_215) @[el2_dma_ctrl.scala 268:202] - node _T_217 = or(_T_213, _T_216) @[el2_dma_ctrl.scala 268:154] - node _T_218 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:255] - node _T_219 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 268:287] - node _T_220 = and(_T_218, _T_219) @[el2_dma_ctrl.scala 268:280] - node _T_221 = or(_T_217, _T_220) @[el2_dma_ctrl.scala 268:232] - node _T_222 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 268:78] - node _T_223 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 268:107] - node _T_224 = or(_T_222, _T_223) @[el2_dma_ctrl.scala 268:85] - node _T_225 = or(_T_224, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 268:114] - node _T_226 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 268:142] - node _T_227 = and(_T_225, _T_226) @[el2_dma_ctrl.scala 268:135] - node _T_228 = and(io.dccm_dma_rvalid, io.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:177] - node _T_229 = eq(UInt<2>("h02"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 268:209] - node _T_230 = and(_T_228, _T_229) @[el2_dma_ctrl.scala 268:202] - node _T_231 = or(_T_227, _T_230) @[el2_dma_ctrl.scala 268:154] - node _T_232 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:255] - node _T_233 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 268:287] - node _T_234 = and(_T_232, _T_233) @[el2_dma_ctrl.scala 268:280] - node _T_235 = or(_T_231, _T_234) @[el2_dma_ctrl.scala 268:232] - node _T_236 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 268:78] - node _T_237 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 268:107] - node _T_238 = or(_T_236, _T_237) @[el2_dma_ctrl.scala 268:85] - node _T_239 = or(_T_238, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 268:114] - node _T_240 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 268:142] - node _T_241 = and(_T_239, _T_240) @[el2_dma_ctrl.scala 268:135] - node _T_242 = and(io.dccm_dma_rvalid, io.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:177] - node _T_243 = eq(UInt<2>("h03"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 268:209] - node _T_244 = and(_T_242, _T_243) @[el2_dma_ctrl.scala 268:202] - node _T_245 = or(_T_241, _T_244) @[el2_dma_ctrl.scala 268:154] - node _T_246 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:255] - node _T_247 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 268:287] - node _T_248 = and(_T_246, _T_247) @[el2_dma_ctrl.scala 268:280] - node _T_249 = or(_T_245, _T_248) @[el2_dma_ctrl.scala 268:232] - node _T_250 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 268:78] - node _T_251 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 268:107] - node _T_252 = or(_T_250, _T_251) @[el2_dma_ctrl.scala 268:85] - node _T_253 = or(_T_252, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 268:114] - node _T_254 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 268:142] - node _T_255 = and(_T_253, _T_254) @[el2_dma_ctrl.scala 268:135] - node _T_256 = and(io.dccm_dma_rvalid, io.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:177] - node _T_257 = eq(UInt<3>("h04"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 268:209] - node _T_258 = and(_T_256, _T_257) @[el2_dma_ctrl.scala 268:202] - node _T_259 = or(_T_255, _T_258) @[el2_dma_ctrl.scala 268:154] - node _T_260 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 268:255] - node _T_261 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 268:287] - node _T_262 = and(_T_260, _T_261) @[el2_dma_ctrl.scala 268:280] - node _T_263 = or(_T_259, _T_262) @[el2_dma_ctrl.scala 268:232] + fifo_pend_en <= _T_193 @[el2_dma_ctrl.scala 268:21] + node _T_194 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 270:78] + node _T_195 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 270:107] + node _T_196 = or(_T_194, _T_195) @[el2_dma_ctrl.scala 270:85] + node _T_197 = or(_T_196, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 270:114] + node _T_198 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 270:142] + node _T_199 = and(_T_197, _T_198) @[el2_dma_ctrl.scala 270:135] + node _T_200 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:198] + node _T_201 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 270:251] + node _T_202 = and(_T_200, _T_201) @[el2_dma_ctrl.scala 270:244] + node _T_203 = or(_T_199, _T_202) @[el2_dma_ctrl.scala 270:154] + node _T_204 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:318] + node _T_205 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 270:350] + node _T_206 = and(_T_204, _T_205) @[el2_dma_ctrl.scala 270:343] + node _T_207 = or(_T_203, _T_206) @[el2_dma_ctrl.scala 270:295] + node _T_208 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 270:78] + node _T_209 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 270:107] + node _T_210 = or(_T_208, _T_209) @[el2_dma_ctrl.scala 270:85] + node _T_211 = or(_T_210, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 270:114] + node _T_212 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 270:142] + node _T_213 = and(_T_211, _T_212) @[el2_dma_ctrl.scala 270:135] + node _T_214 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:198] + node _T_215 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 270:251] + node _T_216 = and(_T_214, _T_215) @[el2_dma_ctrl.scala 270:244] + node _T_217 = or(_T_213, _T_216) @[el2_dma_ctrl.scala 270:154] + node _T_218 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:318] + node _T_219 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 270:350] + node _T_220 = and(_T_218, _T_219) @[el2_dma_ctrl.scala 270:343] + node _T_221 = or(_T_217, _T_220) @[el2_dma_ctrl.scala 270:295] + node _T_222 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 270:78] + node _T_223 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 270:107] + node _T_224 = or(_T_222, _T_223) @[el2_dma_ctrl.scala 270:85] + node _T_225 = or(_T_224, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 270:114] + node _T_226 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 270:142] + node _T_227 = and(_T_225, _T_226) @[el2_dma_ctrl.scala 270:135] + node _T_228 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:198] + node _T_229 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 270:251] + node _T_230 = and(_T_228, _T_229) @[el2_dma_ctrl.scala 270:244] + node _T_231 = or(_T_227, _T_230) @[el2_dma_ctrl.scala 270:154] + node _T_232 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:318] + node _T_233 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 270:350] + node _T_234 = and(_T_232, _T_233) @[el2_dma_ctrl.scala 270:343] + node _T_235 = or(_T_231, _T_234) @[el2_dma_ctrl.scala 270:295] + node _T_236 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 270:78] + node _T_237 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 270:107] + node _T_238 = or(_T_236, _T_237) @[el2_dma_ctrl.scala 270:85] + node _T_239 = or(_T_238, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 270:114] + node _T_240 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 270:142] + node _T_241 = and(_T_239, _T_240) @[el2_dma_ctrl.scala 270:135] + node _T_242 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:198] + node _T_243 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 270:251] + node _T_244 = and(_T_242, _T_243) @[el2_dma_ctrl.scala 270:244] + node _T_245 = or(_T_241, _T_244) @[el2_dma_ctrl.scala 270:154] + node _T_246 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:318] + node _T_247 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 270:350] + node _T_248 = and(_T_246, _T_247) @[el2_dma_ctrl.scala 270:343] + node _T_249 = or(_T_245, _T_248) @[el2_dma_ctrl.scala 270:295] + node _T_250 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 270:78] + node _T_251 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 270:107] + node _T_252 = or(_T_250, _T_251) @[el2_dma_ctrl.scala 270:85] + node _T_253 = or(_T_252, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 270:114] + node _T_254 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 270:142] + node _T_255 = and(_T_253, _T_254) @[el2_dma_ctrl.scala 270:135] + node _T_256 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:198] + node _T_257 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 270:251] + node _T_258 = and(_T_256, _T_257) @[el2_dma_ctrl.scala 270:244] + node _T_259 = or(_T_255, _T_258) @[el2_dma_ctrl.scala 270:154] + node _T_260 = and(io.iccm_dma_rvalid, io.iccm_dma_ecc_error) @[el2_dma_ctrl.scala 270:318] + node _T_261 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 270:350] + node _T_262 = and(_T_260, _T_261) @[el2_dma_ctrl.scala 270:343] + node _T_263 = or(_T_259, _T_262) @[el2_dma_ctrl.scala 270:295] node _T_264 = cat(_T_263, _T_249) @[Cat.scala 29:58] node _T_265 = cat(_T_264, _T_235) @[Cat.scala 29:58] node _T_266 = cat(_T_265, _T_221) @[Cat.scala 29:58] node _T_267 = cat(_T_266, _T_207) @[Cat.scala 29:58] - fifo_error_en <= _T_267 @[el2_dma_ctrl.scala 268:21] - node _T_268 = bits(fifo_error_in[0], 1, 0) @[el2_dma_ctrl.scala 270:77] - node _T_269 = orr(_T_268) @[el2_dma_ctrl.scala 270:83] - node _T_270 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 270:103] - node _T_271 = and(_T_269, _T_270) @[el2_dma_ctrl.scala 270:88] - node _T_272 = orr(fifo_error[0]) @[el2_dma_ctrl.scala 270:125] - node _T_273 = or(_T_271, _T_272) @[el2_dma_ctrl.scala 270:108] - node _T_274 = and(_T_273, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 270:131] - node _T_275 = bits(fifo_error_in[1], 1, 0) @[el2_dma_ctrl.scala 270:77] - node _T_276 = orr(_T_275) @[el2_dma_ctrl.scala 270:83] - node _T_277 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 270:103] - node _T_278 = and(_T_276, _T_277) @[el2_dma_ctrl.scala 270:88] - node _T_279 = orr(fifo_error[1]) @[el2_dma_ctrl.scala 270:125] - node _T_280 = or(_T_278, _T_279) @[el2_dma_ctrl.scala 270:108] - node _T_281 = and(_T_280, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 270:131] - node _T_282 = bits(fifo_error_in[2], 1, 0) @[el2_dma_ctrl.scala 270:77] - node _T_283 = orr(_T_282) @[el2_dma_ctrl.scala 270:83] - node _T_284 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 270:103] - node _T_285 = and(_T_283, _T_284) @[el2_dma_ctrl.scala 270:88] - node _T_286 = orr(fifo_error[2]) @[el2_dma_ctrl.scala 270:125] - node _T_287 = or(_T_285, _T_286) @[el2_dma_ctrl.scala 270:108] - node _T_288 = and(_T_287, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 270:131] - node _T_289 = bits(fifo_error_in[3], 1, 0) @[el2_dma_ctrl.scala 270:77] - node _T_290 = orr(_T_289) @[el2_dma_ctrl.scala 270:83] - node _T_291 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 270:103] - node _T_292 = and(_T_290, _T_291) @[el2_dma_ctrl.scala 270:88] - node _T_293 = orr(fifo_error[3]) @[el2_dma_ctrl.scala 270:125] - node _T_294 = or(_T_292, _T_293) @[el2_dma_ctrl.scala 270:108] - node _T_295 = and(_T_294, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 270:131] - node _T_296 = bits(fifo_error_in[4], 1, 0) @[el2_dma_ctrl.scala 270:77] - node _T_297 = orr(_T_296) @[el2_dma_ctrl.scala 270:83] - node _T_298 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 270:103] - node _T_299 = and(_T_297, _T_298) @[el2_dma_ctrl.scala 270:88] - node _T_300 = orr(fifo_error[4]) @[el2_dma_ctrl.scala 270:125] - node _T_301 = or(_T_299, _T_300) @[el2_dma_ctrl.scala 270:108] - node _T_302 = and(_T_301, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 270:131] + fifo_error_en <= _T_267 @[el2_dma_ctrl.scala 270:21] + node _T_268 = bits(fifo_error_in[0], 1, 0) @[el2_dma_ctrl.scala 272:77] + node _T_269 = orr(_T_268) @[el2_dma_ctrl.scala 272:83] + node _T_270 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 272:103] + node _T_271 = and(_T_269, _T_270) @[el2_dma_ctrl.scala 272:88] + node _T_272 = orr(fifo_error[0]) @[el2_dma_ctrl.scala 272:125] + node _T_273 = or(_T_271, _T_272) @[el2_dma_ctrl.scala 272:108] + node _T_274 = and(_T_273, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 272:131] + node _T_275 = bits(fifo_error_in[1], 1, 0) @[el2_dma_ctrl.scala 272:77] + node _T_276 = orr(_T_275) @[el2_dma_ctrl.scala 272:83] + node _T_277 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 272:103] + node _T_278 = and(_T_276, _T_277) @[el2_dma_ctrl.scala 272:88] + node _T_279 = orr(fifo_error[1]) @[el2_dma_ctrl.scala 272:125] + node _T_280 = or(_T_278, _T_279) @[el2_dma_ctrl.scala 272:108] + node _T_281 = and(_T_280, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 272:131] + node _T_282 = bits(fifo_error_in[2], 1, 0) @[el2_dma_ctrl.scala 272:77] + node _T_283 = orr(_T_282) @[el2_dma_ctrl.scala 272:83] + node _T_284 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 272:103] + node _T_285 = and(_T_283, _T_284) @[el2_dma_ctrl.scala 272:88] + node _T_286 = orr(fifo_error[2]) @[el2_dma_ctrl.scala 272:125] + node _T_287 = or(_T_285, _T_286) @[el2_dma_ctrl.scala 272:108] + node _T_288 = and(_T_287, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 272:131] + node _T_289 = bits(fifo_error_in[3], 1, 0) @[el2_dma_ctrl.scala 272:77] + node _T_290 = orr(_T_289) @[el2_dma_ctrl.scala 272:83] + node _T_291 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 272:103] + node _T_292 = and(_T_290, _T_291) @[el2_dma_ctrl.scala 272:88] + node _T_293 = orr(fifo_error[3]) @[el2_dma_ctrl.scala 272:125] + node _T_294 = or(_T_292, _T_293) @[el2_dma_ctrl.scala 272:108] + node _T_295 = and(_T_294, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 272:131] + node _T_296 = bits(fifo_error_in[4], 1, 0) @[el2_dma_ctrl.scala 272:77] + node _T_297 = orr(_T_296) @[el2_dma_ctrl.scala 272:83] + node _T_298 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 272:103] + node _T_299 = and(_T_297, _T_298) @[el2_dma_ctrl.scala 272:88] + node _T_300 = orr(fifo_error[4]) @[el2_dma_ctrl.scala 272:125] + node _T_301 = or(_T_299, _T_300) @[el2_dma_ctrl.scala 272:108] + node _T_302 = and(_T_301, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 272:131] node _T_303 = cat(_T_302, _T_295) @[Cat.scala 29:58] node _T_304 = cat(_T_303, _T_288) @[Cat.scala 29:58] node _T_305 = cat(_T_304, _T_281) @[Cat.scala 29:58] node _T_306 = cat(_T_305, _T_274) @[Cat.scala 29:58] - fifo_error_bus_en <= _T_306 @[el2_dma_ctrl.scala 270:21] - node _T_307 = orr(fifo_error[0]) @[el2_dma_ctrl.scala 272:74] - node _T_308 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 272:93] - node _T_309 = or(_T_307, _T_308) @[el2_dma_ctrl.scala 272:78] - node _T_310 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 272:117] - node _T_311 = and(_T_310, io.dma_mem_write) @[el2_dma_ctrl.scala 272:136] - node _T_312 = or(_T_309, _T_311) @[el2_dma_ctrl.scala 272:97] - node _T_313 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 272:164] - node _T_314 = and(_T_312, _T_313) @[el2_dma_ctrl.scala 272:157] - node _T_315 = eq(UInt<1>("h00"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 272:205] - node _T_316 = and(io.dccm_dma_rvalid, _T_315) @[el2_dma_ctrl.scala 272:198] - node _T_317 = or(_T_314, _T_316) @[el2_dma_ctrl.scala 272:176] - node _T_318 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 272:257] - node _T_319 = and(io.iccm_dma_rvalid, _T_318) @[el2_dma_ctrl.scala 272:250] - node _T_320 = or(_T_317, _T_319) @[el2_dma_ctrl.scala 272:228] - node _T_321 = orr(fifo_error[1]) @[el2_dma_ctrl.scala 272:74] - node _T_322 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 272:93] - node _T_323 = or(_T_321, _T_322) @[el2_dma_ctrl.scala 272:78] - node _T_324 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 272:117] - node _T_325 = and(_T_324, io.dma_mem_write) @[el2_dma_ctrl.scala 272:136] - node _T_326 = or(_T_323, _T_325) @[el2_dma_ctrl.scala 272:97] - node _T_327 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 272:164] - node _T_328 = and(_T_326, _T_327) @[el2_dma_ctrl.scala 272:157] - node _T_329 = eq(UInt<1>("h01"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 272:205] - node _T_330 = and(io.dccm_dma_rvalid, _T_329) @[el2_dma_ctrl.scala 272:198] - node _T_331 = or(_T_328, _T_330) @[el2_dma_ctrl.scala 272:176] - node _T_332 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 272:257] - node _T_333 = and(io.iccm_dma_rvalid, _T_332) @[el2_dma_ctrl.scala 272:250] - node _T_334 = or(_T_331, _T_333) @[el2_dma_ctrl.scala 272:228] - node _T_335 = orr(fifo_error[2]) @[el2_dma_ctrl.scala 272:74] - node _T_336 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 272:93] - node _T_337 = or(_T_335, _T_336) @[el2_dma_ctrl.scala 272:78] - node _T_338 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 272:117] - node _T_339 = and(_T_338, io.dma_mem_write) @[el2_dma_ctrl.scala 272:136] - node _T_340 = or(_T_337, _T_339) @[el2_dma_ctrl.scala 272:97] - node _T_341 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 272:164] - node _T_342 = and(_T_340, _T_341) @[el2_dma_ctrl.scala 272:157] - node _T_343 = eq(UInt<2>("h02"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 272:205] - node _T_344 = and(io.dccm_dma_rvalid, _T_343) @[el2_dma_ctrl.scala 272:198] - node _T_345 = or(_T_342, _T_344) @[el2_dma_ctrl.scala 272:176] - node _T_346 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 272:257] - node _T_347 = and(io.iccm_dma_rvalid, _T_346) @[el2_dma_ctrl.scala 272:250] - node _T_348 = or(_T_345, _T_347) @[el2_dma_ctrl.scala 272:228] - node _T_349 = orr(fifo_error[3]) @[el2_dma_ctrl.scala 272:74] - node _T_350 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 272:93] - node _T_351 = or(_T_349, _T_350) @[el2_dma_ctrl.scala 272:78] - node _T_352 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 272:117] - node _T_353 = and(_T_352, io.dma_mem_write) @[el2_dma_ctrl.scala 272:136] - node _T_354 = or(_T_351, _T_353) @[el2_dma_ctrl.scala 272:97] - node _T_355 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 272:164] - node _T_356 = and(_T_354, _T_355) @[el2_dma_ctrl.scala 272:157] - node _T_357 = eq(UInt<2>("h03"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 272:205] - node _T_358 = and(io.dccm_dma_rvalid, _T_357) @[el2_dma_ctrl.scala 272:198] - node _T_359 = or(_T_356, _T_358) @[el2_dma_ctrl.scala 272:176] - node _T_360 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 272:257] - node _T_361 = and(io.iccm_dma_rvalid, _T_360) @[el2_dma_ctrl.scala 272:250] - node _T_362 = or(_T_359, _T_361) @[el2_dma_ctrl.scala 272:228] - node _T_363 = orr(fifo_error[4]) @[el2_dma_ctrl.scala 272:74] - node _T_364 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 272:93] - node _T_365 = or(_T_363, _T_364) @[el2_dma_ctrl.scala 272:78] - node _T_366 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 272:117] - node _T_367 = and(_T_366, io.dma_mem_write) @[el2_dma_ctrl.scala 272:136] - node _T_368 = or(_T_365, _T_367) @[el2_dma_ctrl.scala 272:97] - node _T_369 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 272:164] - node _T_370 = and(_T_368, _T_369) @[el2_dma_ctrl.scala 272:157] - node _T_371 = eq(UInt<3>("h04"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 272:205] - node _T_372 = and(io.dccm_dma_rvalid, _T_371) @[el2_dma_ctrl.scala 272:198] - node _T_373 = or(_T_370, _T_372) @[el2_dma_ctrl.scala 272:176] - node _T_374 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 272:257] - node _T_375 = and(io.iccm_dma_rvalid, _T_374) @[el2_dma_ctrl.scala 272:250] - node _T_376 = or(_T_373, _T_375) @[el2_dma_ctrl.scala 272:228] + fifo_error_bus_en <= _T_306 @[el2_dma_ctrl.scala 272:21] + node _T_307 = orr(fifo_error[0]) @[el2_dma_ctrl.scala 274:74] + node _T_308 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 274:93] + node _T_309 = or(_T_307, _T_308) @[el2_dma_ctrl.scala 274:78] + node _T_310 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 274:137] + node _T_311 = and(_T_310, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 274:156] + node _T_312 = or(_T_309, _T_311) @[el2_dma_ctrl.scala 274:97] + node _T_313 = eq(UInt<1>("h00"), RdPtr) @[el2_dma_ctrl.scala 274:204] + node _T_314 = and(_T_312, _T_313) @[el2_dma_ctrl.scala 274:197] + node _T_315 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 274:266] + node _T_316 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_315) @[el2_dma_ctrl.scala 274:259] + node _T_317 = or(_T_314, _T_316) @[el2_dma_ctrl.scala 274:216] + node _T_318 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 274:339] + node _T_319 = and(io.iccm_dma_rvalid, _T_318) @[el2_dma_ctrl.scala 274:332] + node _T_320 = or(_T_317, _T_319) @[el2_dma_ctrl.scala 274:310] + node _T_321 = orr(fifo_error[1]) @[el2_dma_ctrl.scala 274:74] + node _T_322 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 274:93] + node _T_323 = or(_T_321, _T_322) @[el2_dma_ctrl.scala 274:78] + node _T_324 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 274:137] + node _T_325 = and(_T_324, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 274:156] + node _T_326 = or(_T_323, _T_325) @[el2_dma_ctrl.scala 274:97] + node _T_327 = eq(UInt<1>("h01"), RdPtr) @[el2_dma_ctrl.scala 274:204] + node _T_328 = and(_T_326, _T_327) @[el2_dma_ctrl.scala 274:197] + node _T_329 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 274:266] + node _T_330 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_329) @[el2_dma_ctrl.scala 274:259] + node _T_331 = or(_T_328, _T_330) @[el2_dma_ctrl.scala 274:216] + node _T_332 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 274:339] + node _T_333 = and(io.iccm_dma_rvalid, _T_332) @[el2_dma_ctrl.scala 274:332] + node _T_334 = or(_T_331, _T_333) @[el2_dma_ctrl.scala 274:310] + node _T_335 = orr(fifo_error[2]) @[el2_dma_ctrl.scala 274:74] + node _T_336 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 274:93] + node _T_337 = or(_T_335, _T_336) @[el2_dma_ctrl.scala 274:78] + node _T_338 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 274:137] + node _T_339 = and(_T_338, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 274:156] + node _T_340 = or(_T_337, _T_339) @[el2_dma_ctrl.scala 274:97] + node _T_341 = eq(UInt<2>("h02"), RdPtr) @[el2_dma_ctrl.scala 274:204] + node _T_342 = and(_T_340, _T_341) @[el2_dma_ctrl.scala 274:197] + node _T_343 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 274:266] + node _T_344 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_343) @[el2_dma_ctrl.scala 274:259] + node _T_345 = or(_T_342, _T_344) @[el2_dma_ctrl.scala 274:216] + node _T_346 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 274:339] + node _T_347 = and(io.iccm_dma_rvalid, _T_346) @[el2_dma_ctrl.scala 274:332] + node _T_348 = or(_T_345, _T_347) @[el2_dma_ctrl.scala 274:310] + node _T_349 = orr(fifo_error[3]) @[el2_dma_ctrl.scala 274:74] + node _T_350 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 274:93] + node _T_351 = or(_T_349, _T_350) @[el2_dma_ctrl.scala 274:78] + node _T_352 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 274:137] + node _T_353 = and(_T_352, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 274:156] + node _T_354 = or(_T_351, _T_353) @[el2_dma_ctrl.scala 274:97] + node _T_355 = eq(UInt<2>("h03"), RdPtr) @[el2_dma_ctrl.scala 274:204] + node _T_356 = and(_T_354, _T_355) @[el2_dma_ctrl.scala 274:197] + node _T_357 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 274:266] + node _T_358 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_357) @[el2_dma_ctrl.scala 274:259] + node _T_359 = or(_T_356, _T_358) @[el2_dma_ctrl.scala 274:216] + node _T_360 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 274:339] + node _T_361 = and(io.iccm_dma_rvalid, _T_360) @[el2_dma_ctrl.scala 274:332] + node _T_362 = or(_T_359, _T_361) @[el2_dma_ctrl.scala 274:310] + node _T_363 = orr(fifo_error[4]) @[el2_dma_ctrl.scala 274:74] + node _T_364 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 274:93] + node _T_365 = or(_T_363, _T_364) @[el2_dma_ctrl.scala 274:78] + node _T_366 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 274:137] + node _T_367 = and(_T_366, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 274:156] + node _T_368 = or(_T_365, _T_367) @[el2_dma_ctrl.scala 274:97] + node _T_369 = eq(UInt<3>("h04"), RdPtr) @[el2_dma_ctrl.scala 274:204] + node _T_370 = and(_T_368, _T_369) @[el2_dma_ctrl.scala 274:197] + node _T_371 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 274:266] + node _T_372 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_371) @[el2_dma_ctrl.scala 274:259] + node _T_373 = or(_T_370, _T_372) @[el2_dma_ctrl.scala 274:216] + node _T_374 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 274:339] + node _T_375 = and(io.iccm_dma_rvalid, _T_374) @[el2_dma_ctrl.scala 274:332] + node _T_376 = or(_T_373, _T_375) @[el2_dma_ctrl.scala 274:310] node _T_377 = cat(_T_376, _T_362) @[Cat.scala 29:58] node _T_378 = cat(_T_377, _T_348) @[Cat.scala 29:58] node _T_379 = cat(_T_378, _T_334) @[Cat.scala 29:58] node _T_380 = cat(_T_379, _T_320) @[Cat.scala 29:58] - fifo_done_en <= _T_380 @[el2_dma_ctrl.scala 272:21] - node _T_381 = bits(fifo_done_en, 0, 0) @[el2_dma_ctrl.scala 274:71] - node _T_382 = bits(fifo_done, 0, 0) @[el2_dma_ctrl.scala 274:86] - node _T_383 = or(_T_381, _T_382) @[el2_dma_ctrl.scala 274:75] - node _T_384 = and(_T_383, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 274:91] - node _T_385 = bits(fifo_done_en, 1, 1) @[el2_dma_ctrl.scala 274:71] - node _T_386 = bits(fifo_done, 1, 1) @[el2_dma_ctrl.scala 274:86] - node _T_387 = or(_T_385, _T_386) @[el2_dma_ctrl.scala 274:75] - node _T_388 = and(_T_387, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 274:91] - node _T_389 = bits(fifo_done_en, 2, 2) @[el2_dma_ctrl.scala 274:71] - node _T_390 = bits(fifo_done, 2, 2) @[el2_dma_ctrl.scala 274:86] - node _T_391 = or(_T_389, _T_390) @[el2_dma_ctrl.scala 274:75] - node _T_392 = and(_T_391, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 274:91] - node _T_393 = bits(fifo_done_en, 3, 3) @[el2_dma_ctrl.scala 274:71] - node _T_394 = bits(fifo_done, 3, 3) @[el2_dma_ctrl.scala 274:86] - node _T_395 = or(_T_393, _T_394) @[el2_dma_ctrl.scala 274:75] - node _T_396 = and(_T_395, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 274:91] - node _T_397 = bits(fifo_done_en, 4, 4) @[el2_dma_ctrl.scala 274:71] - node _T_398 = bits(fifo_done, 4, 4) @[el2_dma_ctrl.scala 274:86] - node _T_399 = or(_T_397, _T_398) @[el2_dma_ctrl.scala 274:75] - node _T_400 = and(_T_399, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 274:91] + fifo_done_en <= _T_380 @[el2_dma_ctrl.scala 274:21] + node _T_381 = bits(fifo_done_en, 0, 0) @[el2_dma_ctrl.scala 276:71] + node _T_382 = bits(fifo_done, 0, 0) @[el2_dma_ctrl.scala 276:86] + node _T_383 = or(_T_381, _T_382) @[el2_dma_ctrl.scala 276:75] + node _T_384 = and(_T_383, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:91] + node _T_385 = bits(fifo_done_en, 1, 1) @[el2_dma_ctrl.scala 276:71] + node _T_386 = bits(fifo_done, 1, 1) @[el2_dma_ctrl.scala 276:86] + node _T_387 = or(_T_385, _T_386) @[el2_dma_ctrl.scala 276:75] + node _T_388 = and(_T_387, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:91] + node _T_389 = bits(fifo_done_en, 2, 2) @[el2_dma_ctrl.scala 276:71] + node _T_390 = bits(fifo_done, 2, 2) @[el2_dma_ctrl.scala 276:86] + node _T_391 = or(_T_389, _T_390) @[el2_dma_ctrl.scala 276:75] + node _T_392 = and(_T_391, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:91] + node _T_393 = bits(fifo_done_en, 3, 3) @[el2_dma_ctrl.scala 276:71] + node _T_394 = bits(fifo_done, 3, 3) @[el2_dma_ctrl.scala 276:86] + node _T_395 = or(_T_393, _T_394) @[el2_dma_ctrl.scala 276:75] + node _T_396 = and(_T_395, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:91] + node _T_397 = bits(fifo_done_en, 4, 4) @[el2_dma_ctrl.scala 276:71] + node _T_398 = bits(fifo_done, 4, 4) @[el2_dma_ctrl.scala 276:86] + node _T_399 = or(_T_397, _T_398) @[el2_dma_ctrl.scala 276:75] + node _T_400 = and(_T_399, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:91] node _T_401 = cat(_T_400, _T_396) @[Cat.scala 29:58] node _T_402 = cat(_T_401, _T_392) @[Cat.scala 29:58] node _T_403 = cat(_T_402, _T_388) @[Cat.scala 29:58] node _T_404 = cat(_T_403, _T_384) @[Cat.scala 29:58] - fifo_done_bus_en <= _T_404 @[el2_dma_ctrl.scala 274:21] - node _T_405 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 276:74] - node _T_406 = and(_T_405, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:99] - node _T_407 = or(_T_406, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 276:120] - node _T_408 = eq(UInt<1>("h00"), RspPtr) @[el2_dma_ctrl.scala 276:150] - node _T_409 = and(_T_407, _T_408) @[el2_dma_ctrl.scala 276:143] - node _T_410 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 276:74] - node _T_411 = and(_T_410, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:99] - node _T_412 = or(_T_411, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 276:120] - node _T_413 = eq(UInt<1>("h01"), RspPtr) @[el2_dma_ctrl.scala 276:150] - node _T_414 = and(_T_412, _T_413) @[el2_dma_ctrl.scala 276:143] - node _T_415 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 276:74] - node _T_416 = and(_T_415, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:99] - node _T_417 = or(_T_416, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 276:120] - node _T_418 = eq(UInt<2>("h02"), RspPtr) @[el2_dma_ctrl.scala 276:150] - node _T_419 = and(_T_417, _T_418) @[el2_dma_ctrl.scala 276:143] - node _T_420 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 276:74] - node _T_421 = and(_T_420, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:99] - node _T_422 = or(_T_421, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 276:120] - node _T_423 = eq(UInt<2>("h03"), RspPtr) @[el2_dma_ctrl.scala 276:150] - node _T_424 = and(_T_422, _T_423) @[el2_dma_ctrl.scala 276:143] - node _T_425 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 276:74] - node _T_426 = and(_T_425, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 276:99] - node _T_427 = or(_T_426, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 276:120] - node _T_428 = eq(UInt<3>("h04"), RspPtr) @[el2_dma_ctrl.scala 276:150] - node _T_429 = and(_T_427, _T_428) @[el2_dma_ctrl.scala 276:143] + fifo_done_bus_en <= _T_404 @[el2_dma_ctrl.scala 276:21] + node _T_405 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 278:74] + node _T_406 = and(_T_405, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 278:99] + node _T_407 = or(_T_406, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 278:120] + node _T_408 = eq(UInt<1>("h00"), RspPtr) @[el2_dma_ctrl.scala 278:150] + node _T_409 = and(_T_407, _T_408) @[el2_dma_ctrl.scala 278:143] + node _T_410 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 278:74] + node _T_411 = and(_T_410, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 278:99] + node _T_412 = or(_T_411, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 278:120] + node _T_413 = eq(UInt<1>("h01"), RspPtr) @[el2_dma_ctrl.scala 278:150] + node _T_414 = and(_T_412, _T_413) @[el2_dma_ctrl.scala 278:143] + node _T_415 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 278:74] + node _T_416 = and(_T_415, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 278:99] + node _T_417 = or(_T_416, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 278:120] + node _T_418 = eq(UInt<2>("h02"), RspPtr) @[el2_dma_ctrl.scala 278:150] + node _T_419 = and(_T_417, _T_418) @[el2_dma_ctrl.scala 278:143] + node _T_420 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 278:74] + node _T_421 = and(_T_420, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 278:99] + node _T_422 = or(_T_421, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 278:120] + node _T_423 = eq(UInt<2>("h03"), RspPtr) @[el2_dma_ctrl.scala 278:150] + node _T_424 = and(_T_422, _T_423) @[el2_dma_ctrl.scala 278:143] + node _T_425 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 278:74] + node _T_426 = and(_T_425, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 278:99] + node _T_427 = or(_T_426, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 278:120] + node _T_428 = eq(UInt<3>("h04"), RspPtr) @[el2_dma_ctrl.scala 278:150] + node _T_429 = and(_T_427, _T_428) @[el2_dma_ctrl.scala 278:143] node _T_430 = cat(_T_429, _T_424) @[Cat.scala 29:58] node _T_431 = cat(_T_430, _T_419) @[Cat.scala 29:58] node _T_432 = cat(_T_431, _T_414) @[Cat.scala 29:58] node _T_433 = cat(_T_432, _T_409) @[Cat.scala 29:58] - fifo_reset <= _T_433 @[el2_dma_ctrl.scala 276:21] - node _T_434 = eq(UInt<1>("h00"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 278:87] - node _T_435 = and(io.dccm_dma_rvalid, _T_434) @[el2_dma_ctrl.scala 278:80] - node _T_436 = cat(UInt<1>("h00"), io.dccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_437 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 278:173] - node _T_438 = and(io.iccm_dma_rvalid, _T_437) @[el2_dma_ctrl.scala 278:166] + fifo_reset <= _T_433 @[el2_dma_ctrl.scala 278:21] + node _T_434 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:108] + node _T_435 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_434) @[el2_dma_ctrl.scala 280:101] + node _T_436 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58] + node _T_437 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:236] + node _T_438 = and(io.iccm_dma_rvalid, _T_437) @[el2_dma_ctrl.scala 280:229] node _T_439 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_440 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 278:255] - node _T_441 = or(_T_440, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 278:277] + node _T_440 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 280:318] + node _T_441 = or(_T_440, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 280:340] node _T_442 = cat(_T_441, dma_alignment_error) @[Cat.scala 29:58] - node _T_443 = mux(_T_438, _T_439, _T_442) @[el2_dma_ctrl.scala 278:146] - node _T_444 = mux(_T_435, _T_436, _T_443) @[el2_dma_ctrl.scala 278:60] - fifo_error_in[0] <= _T_444 @[el2_dma_ctrl.scala 278:53] - node _T_445 = eq(UInt<1>("h01"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 278:87] - node _T_446 = and(io.dccm_dma_rvalid, _T_445) @[el2_dma_ctrl.scala 278:80] - node _T_447 = cat(UInt<1>("h00"), io.dccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_448 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 278:173] - node _T_449 = and(io.iccm_dma_rvalid, _T_448) @[el2_dma_ctrl.scala 278:166] + node _T_443 = mux(_T_438, _T_439, _T_442) @[el2_dma_ctrl.scala 280:209] + node _T_444 = mux(_T_435, _T_436, _T_443) @[el2_dma_ctrl.scala 280:60] + fifo_error_in[0] <= _T_444 @[el2_dma_ctrl.scala 280:53] + node _T_445 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:108] + node _T_446 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_445) @[el2_dma_ctrl.scala 280:101] + node _T_447 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58] + node _T_448 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:236] + node _T_449 = and(io.iccm_dma_rvalid, _T_448) @[el2_dma_ctrl.scala 280:229] node _T_450 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_451 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 278:255] - node _T_452 = or(_T_451, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 278:277] + node _T_451 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 280:318] + node _T_452 = or(_T_451, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 280:340] node _T_453 = cat(_T_452, dma_alignment_error) @[Cat.scala 29:58] - node _T_454 = mux(_T_449, _T_450, _T_453) @[el2_dma_ctrl.scala 278:146] - node _T_455 = mux(_T_446, _T_447, _T_454) @[el2_dma_ctrl.scala 278:60] - fifo_error_in[1] <= _T_455 @[el2_dma_ctrl.scala 278:53] - node _T_456 = eq(UInt<2>("h02"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 278:87] - node _T_457 = and(io.dccm_dma_rvalid, _T_456) @[el2_dma_ctrl.scala 278:80] - node _T_458 = cat(UInt<1>("h00"), io.dccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_459 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 278:173] - node _T_460 = and(io.iccm_dma_rvalid, _T_459) @[el2_dma_ctrl.scala 278:166] + node _T_454 = mux(_T_449, _T_450, _T_453) @[el2_dma_ctrl.scala 280:209] + node _T_455 = mux(_T_446, _T_447, _T_454) @[el2_dma_ctrl.scala 280:60] + fifo_error_in[1] <= _T_455 @[el2_dma_ctrl.scala 280:53] + node _T_456 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:108] + node _T_457 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_456) @[el2_dma_ctrl.scala 280:101] + node _T_458 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58] + node _T_459 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:236] + node _T_460 = and(io.iccm_dma_rvalid, _T_459) @[el2_dma_ctrl.scala 280:229] node _T_461 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_462 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 278:255] - node _T_463 = or(_T_462, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 278:277] + node _T_462 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 280:318] + node _T_463 = or(_T_462, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 280:340] node _T_464 = cat(_T_463, dma_alignment_error) @[Cat.scala 29:58] - node _T_465 = mux(_T_460, _T_461, _T_464) @[el2_dma_ctrl.scala 278:146] - node _T_466 = mux(_T_457, _T_458, _T_465) @[el2_dma_ctrl.scala 278:60] - fifo_error_in[2] <= _T_466 @[el2_dma_ctrl.scala 278:53] - node _T_467 = eq(UInt<2>("h03"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 278:87] - node _T_468 = and(io.dccm_dma_rvalid, _T_467) @[el2_dma_ctrl.scala 278:80] - node _T_469 = cat(UInt<1>("h00"), io.dccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_470 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 278:173] - node _T_471 = and(io.iccm_dma_rvalid, _T_470) @[el2_dma_ctrl.scala 278:166] + node _T_465 = mux(_T_460, _T_461, _T_464) @[el2_dma_ctrl.scala 280:209] + node _T_466 = mux(_T_457, _T_458, _T_465) @[el2_dma_ctrl.scala 280:60] + fifo_error_in[2] <= _T_466 @[el2_dma_ctrl.scala 280:53] + node _T_467 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:108] + node _T_468 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_467) @[el2_dma_ctrl.scala 280:101] + node _T_469 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58] + node _T_470 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:236] + node _T_471 = and(io.iccm_dma_rvalid, _T_470) @[el2_dma_ctrl.scala 280:229] node _T_472 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_473 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 278:255] - node _T_474 = or(_T_473, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 278:277] + node _T_473 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 280:318] + node _T_474 = or(_T_473, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 280:340] node _T_475 = cat(_T_474, dma_alignment_error) @[Cat.scala 29:58] - node _T_476 = mux(_T_471, _T_472, _T_475) @[el2_dma_ctrl.scala 278:146] - node _T_477 = mux(_T_468, _T_469, _T_476) @[el2_dma_ctrl.scala 278:60] - fifo_error_in[3] <= _T_477 @[el2_dma_ctrl.scala 278:53] - node _T_478 = eq(UInt<3>("h04"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 278:87] - node _T_479 = and(io.dccm_dma_rvalid, _T_478) @[el2_dma_ctrl.scala 278:80] - node _T_480 = cat(UInt<1>("h00"), io.dccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_481 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 278:173] - node _T_482 = and(io.iccm_dma_rvalid, _T_481) @[el2_dma_ctrl.scala 278:166] + node _T_476 = mux(_T_471, _T_472, _T_475) @[el2_dma_ctrl.scala 280:209] + node _T_477 = mux(_T_468, _T_469, _T_476) @[el2_dma_ctrl.scala 280:60] + fifo_error_in[3] <= _T_477 @[el2_dma_ctrl.scala 280:53] + node _T_478 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:108] + node _T_479 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_478) @[el2_dma_ctrl.scala 280:101] + node _T_480 = cat(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) @[Cat.scala 29:58] + node _T_481 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:236] + node _T_482 = and(io.iccm_dma_rvalid, _T_481) @[el2_dma_ctrl.scala 280:229] node _T_483 = cat(UInt<1>("h00"), io.iccm_dma_ecc_error) @[Cat.scala 29:58] - node _T_484 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 278:255] - node _T_485 = or(_T_484, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 278:277] + node _T_484 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 280:318] + node _T_485 = or(_T_484, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 280:340] node _T_486 = cat(_T_485, dma_alignment_error) @[Cat.scala 29:58] - node _T_487 = mux(_T_482, _T_483, _T_486) @[el2_dma_ctrl.scala 278:146] - node _T_488 = mux(_T_479, _T_480, _T_487) @[el2_dma_ctrl.scala 278:60] - fifo_error_in[4] <= _T_488 @[el2_dma_ctrl.scala 278:53] - node _T_489 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 280:73] - node _T_490 = orr(fifo_error_in[0]) @[el2_dma_ctrl.scala 280:97] - node _T_491 = and(_T_489, _T_490) @[el2_dma_ctrl.scala 280:77] + node _T_487 = mux(_T_482, _T_483, _T_486) @[el2_dma_ctrl.scala 280:209] + node _T_488 = mux(_T_479, _T_480, _T_487) @[el2_dma_ctrl.scala 280:60] + fifo_error_in[4] <= _T_488 @[el2_dma_ctrl.scala 280:53] + node _T_489 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 282:73] + node _T_490 = orr(fifo_error_in[0]) @[el2_dma_ctrl.scala 282:97] + node _T_491 = and(_T_489, _T_490) @[el2_dma_ctrl.scala 282:77] node _T_492 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_493 = cat(_T_492, fifo_addr[0]) @[Cat.scala 29:58] - node _T_494 = eq(UInt<1>("h00"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:167] - node _T_495 = and(io.dccm_dma_rvalid, _T_494) @[el2_dma_ctrl.scala 280:160] - node _T_496 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:239] - node _T_497 = and(io.iccm_dma_rvalid, _T_496) @[el2_dma_ctrl.scala 280:232] + node _T_494 = eq(UInt<1>("h00"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 282:188] + node _T_495 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_494) @[el2_dma_ctrl.scala 282:181] + node _T_496 = eq(UInt<1>("h00"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 282:302] + node _T_497 = and(io.iccm_dma_rvalid, _T_496) @[el2_dma_ctrl.scala 282:295] node _T_498 = cat(io.dbg_cmd_wrdata, io.dbg_cmd_wrdata) @[Cat.scala 29:58] - node _T_499 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 280:344] - node _T_500 = mux(io.dbg_cmd_valid, _T_498, _T_499) @[el2_dma_ctrl.scala 280:284] - node _T_501 = mux(_T_497, io.iccm_dma_rdata, _T_500) @[el2_dma_ctrl.scala 280:212] - node _T_502 = mux(_T_495, io.dccm_dma_rdata, _T_501) @[el2_dma_ctrl.scala 280:140] - node _T_503 = mux(_T_491, _T_493, _T_502) @[el2_dma_ctrl.scala 280:59] - fifo_data_in[0] <= _T_503 @[el2_dma_ctrl.scala 280:52] - node _T_504 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 280:73] - node _T_505 = orr(fifo_error_in[1]) @[el2_dma_ctrl.scala 280:97] - node _T_506 = and(_T_504, _T_505) @[el2_dma_ctrl.scala 280:77] + node _T_499 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 282:407] + node _T_500 = mux(io.dbg_cmd_valid, _T_498, _T_499) @[el2_dma_ctrl.scala 282:347] + node _T_501 = mux(_T_497, io.iccm_dma_rdata, _T_500) @[el2_dma_ctrl.scala 282:275] + node _T_502 = mux(_T_495, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_501) @[el2_dma_ctrl.scala 282:140] + node _T_503 = mux(_T_491, _T_493, _T_502) @[el2_dma_ctrl.scala 282:59] + fifo_data_in[0] <= _T_503 @[el2_dma_ctrl.scala 282:52] + node _T_504 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 282:73] + node _T_505 = orr(fifo_error_in[1]) @[el2_dma_ctrl.scala 282:97] + node _T_506 = and(_T_504, _T_505) @[el2_dma_ctrl.scala 282:77] node _T_507 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_508 = cat(_T_507, fifo_addr[1]) @[Cat.scala 29:58] - node _T_509 = eq(UInt<1>("h01"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:167] - node _T_510 = and(io.dccm_dma_rvalid, _T_509) @[el2_dma_ctrl.scala 280:160] - node _T_511 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:239] - node _T_512 = and(io.iccm_dma_rvalid, _T_511) @[el2_dma_ctrl.scala 280:232] + node _T_509 = eq(UInt<1>("h01"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 282:188] + node _T_510 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_509) @[el2_dma_ctrl.scala 282:181] + node _T_511 = eq(UInt<1>("h01"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 282:302] + node _T_512 = and(io.iccm_dma_rvalid, _T_511) @[el2_dma_ctrl.scala 282:295] node _T_513 = cat(io.dbg_cmd_wrdata, io.dbg_cmd_wrdata) @[Cat.scala 29:58] - node _T_514 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 280:344] - node _T_515 = mux(io.dbg_cmd_valid, _T_513, _T_514) @[el2_dma_ctrl.scala 280:284] - node _T_516 = mux(_T_512, io.iccm_dma_rdata, _T_515) @[el2_dma_ctrl.scala 280:212] - node _T_517 = mux(_T_510, io.dccm_dma_rdata, _T_516) @[el2_dma_ctrl.scala 280:140] - node _T_518 = mux(_T_506, _T_508, _T_517) @[el2_dma_ctrl.scala 280:59] - fifo_data_in[1] <= _T_518 @[el2_dma_ctrl.scala 280:52] - node _T_519 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 280:73] - node _T_520 = orr(fifo_error_in[2]) @[el2_dma_ctrl.scala 280:97] - node _T_521 = and(_T_519, _T_520) @[el2_dma_ctrl.scala 280:77] + node _T_514 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 282:407] + node _T_515 = mux(io.dbg_cmd_valid, _T_513, _T_514) @[el2_dma_ctrl.scala 282:347] + node _T_516 = mux(_T_512, io.iccm_dma_rdata, _T_515) @[el2_dma_ctrl.scala 282:275] + node _T_517 = mux(_T_510, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_516) @[el2_dma_ctrl.scala 282:140] + node _T_518 = mux(_T_506, _T_508, _T_517) @[el2_dma_ctrl.scala 282:59] + fifo_data_in[1] <= _T_518 @[el2_dma_ctrl.scala 282:52] + node _T_519 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 282:73] + node _T_520 = orr(fifo_error_in[2]) @[el2_dma_ctrl.scala 282:97] + node _T_521 = and(_T_519, _T_520) @[el2_dma_ctrl.scala 282:77] node _T_522 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_523 = cat(_T_522, fifo_addr[2]) @[Cat.scala 29:58] - node _T_524 = eq(UInt<2>("h02"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:167] - node _T_525 = and(io.dccm_dma_rvalid, _T_524) @[el2_dma_ctrl.scala 280:160] - node _T_526 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:239] - node _T_527 = and(io.iccm_dma_rvalid, _T_526) @[el2_dma_ctrl.scala 280:232] + node _T_524 = eq(UInt<2>("h02"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 282:188] + node _T_525 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_524) @[el2_dma_ctrl.scala 282:181] + node _T_526 = eq(UInt<2>("h02"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 282:302] + node _T_527 = and(io.iccm_dma_rvalid, _T_526) @[el2_dma_ctrl.scala 282:295] node _T_528 = cat(io.dbg_cmd_wrdata, io.dbg_cmd_wrdata) @[Cat.scala 29:58] - node _T_529 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 280:344] - node _T_530 = mux(io.dbg_cmd_valid, _T_528, _T_529) @[el2_dma_ctrl.scala 280:284] - node _T_531 = mux(_T_527, io.iccm_dma_rdata, _T_530) @[el2_dma_ctrl.scala 280:212] - node _T_532 = mux(_T_525, io.dccm_dma_rdata, _T_531) @[el2_dma_ctrl.scala 280:140] - node _T_533 = mux(_T_521, _T_523, _T_532) @[el2_dma_ctrl.scala 280:59] - fifo_data_in[2] <= _T_533 @[el2_dma_ctrl.scala 280:52] - node _T_534 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 280:73] - node _T_535 = orr(fifo_error_in[3]) @[el2_dma_ctrl.scala 280:97] - node _T_536 = and(_T_534, _T_535) @[el2_dma_ctrl.scala 280:77] + node _T_529 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 282:407] + node _T_530 = mux(io.dbg_cmd_valid, _T_528, _T_529) @[el2_dma_ctrl.scala 282:347] + node _T_531 = mux(_T_527, io.iccm_dma_rdata, _T_530) @[el2_dma_ctrl.scala 282:275] + node _T_532 = mux(_T_525, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_531) @[el2_dma_ctrl.scala 282:140] + node _T_533 = mux(_T_521, _T_523, _T_532) @[el2_dma_ctrl.scala 282:59] + fifo_data_in[2] <= _T_533 @[el2_dma_ctrl.scala 282:52] + node _T_534 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 282:73] + node _T_535 = orr(fifo_error_in[3]) @[el2_dma_ctrl.scala 282:97] + node _T_536 = and(_T_534, _T_535) @[el2_dma_ctrl.scala 282:77] node _T_537 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_538 = cat(_T_537, fifo_addr[3]) @[Cat.scala 29:58] - node _T_539 = eq(UInt<2>("h03"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:167] - node _T_540 = and(io.dccm_dma_rvalid, _T_539) @[el2_dma_ctrl.scala 280:160] - node _T_541 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:239] - node _T_542 = and(io.iccm_dma_rvalid, _T_541) @[el2_dma_ctrl.scala 280:232] + node _T_539 = eq(UInt<2>("h03"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 282:188] + node _T_540 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_539) @[el2_dma_ctrl.scala 282:181] + node _T_541 = eq(UInt<2>("h03"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 282:302] + node _T_542 = and(io.iccm_dma_rvalid, _T_541) @[el2_dma_ctrl.scala 282:295] node _T_543 = cat(io.dbg_cmd_wrdata, io.dbg_cmd_wrdata) @[Cat.scala 29:58] - node _T_544 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 280:344] - node _T_545 = mux(io.dbg_cmd_valid, _T_543, _T_544) @[el2_dma_ctrl.scala 280:284] - node _T_546 = mux(_T_542, io.iccm_dma_rdata, _T_545) @[el2_dma_ctrl.scala 280:212] - node _T_547 = mux(_T_540, io.dccm_dma_rdata, _T_546) @[el2_dma_ctrl.scala 280:140] - node _T_548 = mux(_T_536, _T_538, _T_547) @[el2_dma_ctrl.scala 280:59] - fifo_data_in[3] <= _T_548 @[el2_dma_ctrl.scala 280:52] - node _T_549 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 280:73] - node _T_550 = orr(fifo_error_in[4]) @[el2_dma_ctrl.scala 280:97] - node _T_551 = and(_T_549, _T_550) @[el2_dma_ctrl.scala 280:77] + node _T_544 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 282:407] + node _T_545 = mux(io.dbg_cmd_valid, _T_543, _T_544) @[el2_dma_ctrl.scala 282:347] + node _T_546 = mux(_T_542, io.iccm_dma_rdata, _T_545) @[el2_dma_ctrl.scala 282:275] + node _T_547 = mux(_T_540, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_546) @[el2_dma_ctrl.scala 282:140] + node _T_548 = mux(_T_536, _T_538, _T_547) @[el2_dma_ctrl.scala 282:59] + fifo_data_in[3] <= _T_548 @[el2_dma_ctrl.scala 282:52] + node _T_549 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 282:73] + node _T_550 = orr(fifo_error_in[4]) @[el2_dma_ctrl.scala 282:97] + node _T_551 = and(_T_549, _T_550) @[el2_dma_ctrl.scala 282:77] node _T_552 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_553 = cat(_T_552, fifo_addr[4]) @[Cat.scala 29:58] - node _T_554 = eq(UInt<3>("h04"), io.dccm_dma_rtag) @[el2_dma_ctrl.scala 280:167] - node _T_555 = and(io.dccm_dma_rvalid, _T_554) @[el2_dma_ctrl.scala 280:160] - node _T_556 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 280:239] - node _T_557 = and(io.iccm_dma_rvalid, _T_556) @[el2_dma_ctrl.scala 280:232] + node _T_554 = eq(UInt<3>("h04"), io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag) @[el2_dma_ctrl.scala 282:188] + node _T_555 = and(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid, _T_554) @[el2_dma_ctrl.scala 282:181] + node _T_556 = eq(UInt<3>("h04"), io.iccm_dma_rtag) @[el2_dma_ctrl.scala 282:302] + node _T_557 = and(io.iccm_dma_rvalid, _T_556) @[el2_dma_ctrl.scala 282:295] node _T_558 = cat(io.dbg_cmd_wrdata, io.dbg_cmd_wrdata) @[Cat.scala 29:58] - node _T_559 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 280:344] - node _T_560 = mux(io.dbg_cmd_valid, _T_558, _T_559) @[el2_dma_ctrl.scala 280:284] - node _T_561 = mux(_T_557, io.iccm_dma_rdata, _T_560) @[el2_dma_ctrl.scala 280:212] - node _T_562 = mux(_T_555, io.dccm_dma_rdata, _T_561) @[el2_dma_ctrl.scala 280:140] - node _T_563 = mux(_T_551, _T_553, _T_562) @[el2_dma_ctrl.scala 280:59] - fifo_data_in[4] <= _T_563 @[el2_dma_ctrl.scala 280:52] - node _T_564 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 282:98] - node _T_565 = bits(fifo_valid, 0, 0) @[el2_dma_ctrl.scala 282:118] - node _T_566 = mux(_T_564, UInt<1>("h01"), _T_565) @[el2_dma_ctrl.scala 282:86] - node _T_567 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 282:136] - node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dma_ctrl.scala 282:125] - node _T_569 = and(_T_566, _T_568) @[el2_dma_ctrl.scala 282:123] - reg _T_570 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 282:82] - _T_570 <= _T_569 @[el2_dma_ctrl.scala 282:82] - node _T_571 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 282:98] - node _T_572 = bits(fifo_valid, 1, 1) @[el2_dma_ctrl.scala 282:118] - node _T_573 = mux(_T_571, UInt<1>("h01"), _T_572) @[el2_dma_ctrl.scala 282:86] - node _T_574 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 282:136] - node _T_575 = eq(_T_574, UInt<1>("h00")) @[el2_dma_ctrl.scala 282:125] - node _T_576 = and(_T_573, _T_575) @[el2_dma_ctrl.scala 282:123] - reg _T_577 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 282:82] - _T_577 <= _T_576 @[el2_dma_ctrl.scala 282:82] - node _T_578 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 282:98] - node _T_579 = bits(fifo_valid, 2, 2) @[el2_dma_ctrl.scala 282:118] - node _T_580 = mux(_T_578, UInt<1>("h01"), _T_579) @[el2_dma_ctrl.scala 282:86] - node _T_581 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 282:136] - node _T_582 = eq(_T_581, UInt<1>("h00")) @[el2_dma_ctrl.scala 282:125] - node _T_583 = and(_T_580, _T_582) @[el2_dma_ctrl.scala 282:123] - reg _T_584 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 282:82] - _T_584 <= _T_583 @[el2_dma_ctrl.scala 282:82] - node _T_585 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 282:98] - node _T_586 = bits(fifo_valid, 3, 3) @[el2_dma_ctrl.scala 282:118] - node _T_587 = mux(_T_585, UInt<1>("h01"), _T_586) @[el2_dma_ctrl.scala 282:86] - node _T_588 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 282:136] - node _T_589 = eq(_T_588, UInt<1>("h00")) @[el2_dma_ctrl.scala 282:125] - node _T_590 = and(_T_587, _T_589) @[el2_dma_ctrl.scala 282:123] - reg _T_591 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 282:82] - _T_591 <= _T_590 @[el2_dma_ctrl.scala 282:82] - node _T_592 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 282:98] - node _T_593 = bits(fifo_valid, 4, 4) @[el2_dma_ctrl.scala 282:118] - node _T_594 = mux(_T_592, UInt<1>("h01"), _T_593) @[el2_dma_ctrl.scala 282:86] - node _T_595 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 282:136] - node _T_596 = eq(_T_595, UInt<1>("h00")) @[el2_dma_ctrl.scala 282:125] - node _T_597 = and(_T_594, _T_596) @[el2_dma_ctrl.scala 282:123] - reg _T_598 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 282:82] - _T_598 <= _T_597 @[el2_dma_ctrl.scala 282:82] + node _T_559 = bits(bus_cmd_wdata, 63, 0) @[el2_dma_ctrl.scala 282:407] + node _T_560 = mux(io.dbg_cmd_valid, _T_558, _T_559) @[el2_dma_ctrl.scala 282:347] + node _T_561 = mux(_T_557, io.iccm_dma_rdata, _T_560) @[el2_dma_ctrl.scala 282:275] + node _T_562 = mux(_T_555, io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, _T_561) @[el2_dma_ctrl.scala 282:140] + node _T_563 = mux(_T_551, _T_553, _T_562) @[el2_dma_ctrl.scala 282:59] + fifo_data_in[4] <= _T_563 @[el2_dma_ctrl.scala 282:52] + node _T_564 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 284:98] + node _T_565 = bits(fifo_valid, 0, 0) @[el2_dma_ctrl.scala 284:118] + node _T_566 = mux(_T_564, UInt<1>("h01"), _T_565) @[el2_dma_ctrl.scala 284:86] + node _T_567 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 284:136] + node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:125] + node _T_569 = and(_T_566, _T_568) @[el2_dma_ctrl.scala 284:123] + reg _T_570 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:82] + _T_570 <= _T_569 @[el2_dma_ctrl.scala 284:82] + node _T_571 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 284:98] + node _T_572 = bits(fifo_valid, 1, 1) @[el2_dma_ctrl.scala 284:118] + node _T_573 = mux(_T_571, UInt<1>("h01"), _T_572) @[el2_dma_ctrl.scala 284:86] + node _T_574 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 284:136] + node _T_575 = eq(_T_574, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:125] + node _T_576 = and(_T_573, _T_575) @[el2_dma_ctrl.scala 284:123] + reg _T_577 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:82] + _T_577 <= _T_576 @[el2_dma_ctrl.scala 284:82] + node _T_578 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 284:98] + node _T_579 = bits(fifo_valid, 2, 2) @[el2_dma_ctrl.scala 284:118] + node _T_580 = mux(_T_578, UInt<1>("h01"), _T_579) @[el2_dma_ctrl.scala 284:86] + node _T_581 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 284:136] + node _T_582 = eq(_T_581, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:125] + node _T_583 = and(_T_580, _T_582) @[el2_dma_ctrl.scala 284:123] + reg _T_584 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:82] + _T_584 <= _T_583 @[el2_dma_ctrl.scala 284:82] + node _T_585 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 284:98] + node _T_586 = bits(fifo_valid, 3, 3) @[el2_dma_ctrl.scala 284:118] + node _T_587 = mux(_T_585, UInt<1>("h01"), _T_586) @[el2_dma_ctrl.scala 284:86] + node _T_588 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 284:136] + node _T_589 = eq(_T_588, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:125] + node _T_590 = and(_T_587, _T_589) @[el2_dma_ctrl.scala 284:123] + reg _T_591 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:82] + _T_591 <= _T_590 @[el2_dma_ctrl.scala 284:82] + node _T_592 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 284:98] + node _T_593 = bits(fifo_valid, 4, 4) @[el2_dma_ctrl.scala 284:118] + node _T_594 = mux(_T_592, UInt<1>("h01"), _T_593) @[el2_dma_ctrl.scala 284:86] + node _T_595 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 284:136] + node _T_596 = eq(_T_595, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:125] + node _T_597 = and(_T_594, _T_596) @[el2_dma_ctrl.scala 284:123] + reg _T_598 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:82] + _T_598 <= _T_597 @[el2_dma_ctrl.scala 284:82] node _T_599 = cat(_T_598, _T_591) @[Cat.scala 29:58] node _T_600 = cat(_T_599, _T_584) @[Cat.scala 29:58] node _T_601 = cat(_T_600, _T_577) @[Cat.scala 29:58] node _T_602 = cat(_T_601, _T_570) @[Cat.scala 29:58] - fifo_valid <= _T_602 @[el2_dma_ctrl.scala 282:14] - node _T_603 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 284:103] - node _T_604 = bits(_T_603, 0, 0) @[el2_dma_ctrl.scala 284:113] - node _T_605 = mux(_T_604, fifo_error_in[0], fifo_error[0]) @[el2_dma_ctrl.scala 284:89] - node _T_606 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 284:196] - node _T_607 = eq(_T_606, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:185] + fifo_valid <= _T_602 @[el2_dma_ctrl.scala 284:14] + node _T_603 = bits(fifo_error_en, 0, 0) @[el2_dma_ctrl.scala 286:103] + node _T_604 = bits(_T_603, 0, 0) @[el2_dma_ctrl.scala 286:113] + node _T_605 = mux(_T_604, fifo_error_in[0], fifo_error[0]) @[el2_dma_ctrl.scala 286:89] + node _T_606 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 286:196] + node _T_607 = eq(_T_606, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:185] node _T_608 = bits(_T_607, 0, 0) @[Bitwise.scala 72:15] node _T_609 = mux(_T_608, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_610 = and(_T_605, _T_609) @[el2_dma_ctrl.scala 284:150] - reg _T_611 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:85] - _T_611 <= _T_610 @[el2_dma_ctrl.scala 284:85] - fifo_error[0] <= _T_611 @[el2_dma_ctrl.scala 284:50] - node _T_612 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 284:103] - node _T_613 = bits(_T_612, 0, 0) @[el2_dma_ctrl.scala 284:113] - node _T_614 = mux(_T_613, fifo_error_in[1], fifo_error[1]) @[el2_dma_ctrl.scala 284:89] - node _T_615 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 284:196] - node _T_616 = eq(_T_615, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:185] + node _T_610 = and(_T_605, _T_609) @[el2_dma_ctrl.scala 286:150] + reg _T_611 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:85] + _T_611 <= _T_610 @[el2_dma_ctrl.scala 286:85] + fifo_error[0] <= _T_611 @[el2_dma_ctrl.scala 286:50] + node _T_612 = bits(fifo_error_en, 1, 1) @[el2_dma_ctrl.scala 286:103] + node _T_613 = bits(_T_612, 0, 0) @[el2_dma_ctrl.scala 286:113] + node _T_614 = mux(_T_613, fifo_error_in[1], fifo_error[1]) @[el2_dma_ctrl.scala 286:89] + node _T_615 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 286:196] + node _T_616 = eq(_T_615, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:185] node _T_617 = bits(_T_616, 0, 0) @[Bitwise.scala 72:15] node _T_618 = mux(_T_617, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_619 = and(_T_614, _T_618) @[el2_dma_ctrl.scala 284:150] - reg _T_620 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:85] - _T_620 <= _T_619 @[el2_dma_ctrl.scala 284:85] - fifo_error[1] <= _T_620 @[el2_dma_ctrl.scala 284:50] - node _T_621 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 284:103] - node _T_622 = bits(_T_621, 0, 0) @[el2_dma_ctrl.scala 284:113] - node _T_623 = mux(_T_622, fifo_error_in[2], fifo_error[2]) @[el2_dma_ctrl.scala 284:89] - node _T_624 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 284:196] - node _T_625 = eq(_T_624, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:185] + node _T_619 = and(_T_614, _T_618) @[el2_dma_ctrl.scala 286:150] + reg _T_620 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:85] + _T_620 <= _T_619 @[el2_dma_ctrl.scala 286:85] + fifo_error[1] <= _T_620 @[el2_dma_ctrl.scala 286:50] + node _T_621 = bits(fifo_error_en, 2, 2) @[el2_dma_ctrl.scala 286:103] + node _T_622 = bits(_T_621, 0, 0) @[el2_dma_ctrl.scala 286:113] + node _T_623 = mux(_T_622, fifo_error_in[2], fifo_error[2]) @[el2_dma_ctrl.scala 286:89] + node _T_624 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 286:196] + node _T_625 = eq(_T_624, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:185] node _T_626 = bits(_T_625, 0, 0) @[Bitwise.scala 72:15] node _T_627 = mux(_T_626, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_628 = and(_T_623, _T_627) @[el2_dma_ctrl.scala 284:150] - reg _T_629 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:85] - _T_629 <= _T_628 @[el2_dma_ctrl.scala 284:85] - fifo_error[2] <= _T_629 @[el2_dma_ctrl.scala 284:50] - node _T_630 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 284:103] - node _T_631 = bits(_T_630, 0, 0) @[el2_dma_ctrl.scala 284:113] - node _T_632 = mux(_T_631, fifo_error_in[3], fifo_error[3]) @[el2_dma_ctrl.scala 284:89] - node _T_633 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 284:196] - node _T_634 = eq(_T_633, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:185] + node _T_628 = and(_T_623, _T_627) @[el2_dma_ctrl.scala 286:150] + reg _T_629 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:85] + _T_629 <= _T_628 @[el2_dma_ctrl.scala 286:85] + fifo_error[2] <= _T_629 @[el2_dma_ctrl.scala 286:50] + node _T_630 = bits(fifo_error_en, 3, 3) @[el2_dma_ctrl.scala 286:103] + node _T_631 = bits(_T_630, 0, 0) @[el2_dma_ctrl.scala 286:113] + node _T_632 = mux(_T_631, fifo_error_in[3], fifo_error[3]) @[el2_dma_ctrl.scala 286:89] + node _T_633 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 286:196] + node _T_634 = eq(_T_633, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:185] node _T_635 = bits(_T_634, 0, 0) @[Bitwise.scala 72:15] node _T_636 = mux(_T_635, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_637 = and(_T_632, _T_636) @[el2_dma_ctrl.scala 284:150] - reg _T_638 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:85] - _T_638 <= _T_637 @[el2_dma_ctrl.scala 284:85] - fifo_error[3] <= _T_638 @[el2_dma_ctrl.scala 284:50] - node _T_639 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 284:103] - node _T_640 = bits(_T_639, 0, 0) @[el2_dma_ctrl.scala 284:113] - node _T_641 = mux(_T_640, fifo_error_in[4], fifo_error[4]) @[el2_dma_ctrl.scala 284:89] - node _T_642 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 284:196] - node _T_643 = eq(_T_642, UInt<1>("h00")) @[el2_dma_ctrl.scala 284:185] + node _T_637 = and(_T_632, _T_636) @[el2_dma_ctrl.scala 286:150] + reg _T_638 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:85] + _T_638 <= _T_637 @[el2_dma_ctrl.scala 286:85] + fifo_error[3] <= _T_638 @[el2_dma_ctrl.scala 286:50] + node _T_639 = bits(fifo_error_en, 4, 4) @[el2_dma_ctrl.scala 286:103] + node _T_640 = bits(_T_639, 0, 0) @[el2_dma_ctrl.scala 286:113] + node _T_641 = mux(_T_640, fifo_error_in[4], fifo_error[4]) @[el2_dma_ctrl.scala 286:89] + node _T_642 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 286:196] + node _T_643 = eq(_T_642, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:185] node _T_644 = bits(_T_643, 0, 0) @[Bitwise.scala 72:15] node _T_645 = mux(_T_644, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_646 = and(_T_641, _T_645) @[el2_dma_ctrl.scala 284:150] - reg _T_647 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 284:85] - _T_647 <= _T_646 @[el2_dma_ctrl.scala 284:85] - fifo_error[4] <= _T_647 @[el2_dma_ctrl.scala 284:50] - node _T_648 = bits(fifo_error_bus_en, 0, 0) @[el2_dma_ctrl.scala 286:111] - node _T_649 = bits(fifo_error_bus, 0, 0) @[el2_dma_ctrl.scala 286:135] - node _T_650 = mux(_T_648, UInt<1>("h01"), _T_649) @[el2_dma_ctrl.scala 286:93] - node _T_651 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 286:153] - node _T_652 = eq(_T_651, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:142] - node _T_653 = and(_T_650, _T_652) @[el2_dma_ctrl.scala 286:140] - reg _T_654 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:89] - _T_654 <= _T_653 @[el2_dma_ctrl.scala 286:89] - node _T_655 = bits(fifo_error_bus_en, 1, 1) @[el2_dma_ctrl.scala 286:111] - node _T_656 = bits(fifo_error_bus, 1, 1) @[el2_dma_ctrl.scala 286:135] - node _T_657 = mux(_T_655, UInt<1>("h01"), _T_656) @[el2_dma_ctrl.scala 286:93] - node _T_658 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 286:153] - node _T_659 = eq(_T_658, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:142] - node _T_660 = and(_T_657, _T_659) @[el2_dma_ctrl.scala 286:140] - reg _T_661 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:89] - _T_661 <= _T_660 @[el2_dma_ctrl.scala 286:89] - node _T_662 = bits(fifo_error_bus_en, 2, 2) @[el2_dma_ctrl.scala 286:111] - node _T_663 = bits(fifo_error_bus, 2, 2) @[el2_dma_ctrl.scala 286:135] - node _T_664 = mux(_T_662, UInt<1>("h01"), _T_663) @[el2_dma_ctrl.scala 286:93] - node _T_665 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 286:153] - node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:142] - node _T_667 = and(_T_664, _T_666) @[el2_dma_ctrl.scala 286:140] - reg _T_668 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:89] - _T_668 <= _T_667 @[el2_dma_ctrl.scala 286:89] - node _T_669 = bits(fifo_error_bus_en, 3, 3) @[el2_dma_ctrl.scala 286:111] - node _T_670 = bits(fifo_error_bus, 3, 3) @[el2_dma_ctrl.scala 286:135] - node _T_671 = mux(_T_669, UInt<1>("h01"), _T_670) @[el2_dma_ctrl.scala 286:93] - node _T_672 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 286:153] - node _T_673 = eq(_T_672, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:142] - node _T_674 = and(_T_671, _T_673) @[el2_dma_ctrl.scala 286:140] - reg _T_675 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:89] - _T_675 <= _T_674 @[el2_dma_ctrl.scala 286:89] - node _T_676 = bits(fifo_error_bus_en, 4, 4) @[el2_dma_ctrl.scala 286:111] - node _T_677 = bits(fifo_error_bus, 4, 4) @[el2_dma_ctrl.scala 286:135] - node _T_678 = mux(_T_676, UInt<1>("h01"), _T_677) @[el2_dma_ctrl.scala 286:93] - node _T_679 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 286:153] - node _T_680 = eq(_T_679, UInt<1>("h00")) @[el2_dma_ctrl.scala 286:142] - node _T_681 = and(_T_678, _T_680) @[el2_dma_ctrl.scala 286:140] - reg _T_682 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:89] - _T_682 <= _T_681 @[el2_dma_ctrl.scala 286:89] + node _T_646 = and(_T_641, _T_645) @[el2_dma_ctrl.scala 286:150] + reg _T_647 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 286:85] + _T_647 <= _T_646 @[el2_dma_ctrl.scala 286:85] + fifo_error[4] <= _T_647 @[el2_dma_ctrl.scala 286:50] + node _T_648 = bits(fifo_error_bus_en, 0, 0) @[el2_dma_ctrl.scala 288:111] + node _T_649 = bits(fifo_error_bus, 0, 0) @[el2_dma_ctrl.scala 288:135] + node _T_650 = mux(_T_648, UInt<1>("h01"), _T_649) @[el2_dma_ctrl.scala 288:93] + node _T_651 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 288:153] + node _T_652 = eq(_T_651, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:142] + node _T_653 = and(_T_650, _T_652) @[el2_dma_ctrl.scala 288:140] + reg _T_654 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] + _T_654 <= _T_653 @[el2_dma_ctrl.scala 288:89] + node _T_655 = bits(fifo_error_bus_en, 1, 1) @[el2_dma_ctrl.scala 288:111] + node _T_656 = bits(fifo_error_bus, 1, 1) @[el2_dma_ctrl.scala 288:135] + node _T_657 = mux(_T_655, UInt<1>("h01"), _T_656) @[el2_dma_ctrl.scala 288:93] + node _T_658 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 288:153] + node _T_659 = eq(_T_658, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:142] + node _T_660 = and(_T_657, _T_659) @[el2_dma_ctrl.scala 288:140] + reg _T_661 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] + _T_661 <= _T_660 @[el2_dma_ctrl.scala 288:89] + node _T_662 = bits(fifo_error_bus_en, 2, 2) @[el2_dma_ctrl.scala 288:111] + node _T_663 = bits(fifo_error_bus, 2, 2) @[el2_dma_ctrl.scala 288:135] + node _T_664 = mux(_T_662, UInt<1>("h01"), _T_663) @[el2_dma_ctrl.scala 288:93] + node _T_665 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 288:153] + node _T_666 = eq(_T_665, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:142] + node _T_667 = and(_T_664, _T_666) @[el2_dma_ctrl.scala 288:140] + reg _T_668 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] + _T_668 <= _T_667 @[el2_dma_ctrl.scala 288:89] + node _T_669 = bits(fifo_error_bus_en, 3, 3) @[el2_dma_ctrl.scala 288:111] + node _T_670 = bits(fifo_error_bus, 3, 3) @[el2_dma_ctrl.scala 288:135] + node _T_671 = mux(_T_669, UInt<1>("h01"), _T_670) @[el2_dma_ctrl.scala 288:93] + node _T_672 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 288:153] + node _T_673 = eq(_T_672, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:142] + node _T_674 = and(_T_671, _T_673) @[el2_dma_ctrl.scala 288:140] + reg _T_675 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] + _T_675 <= _T_674 @[el2_dma_ctrl.scala 288:89] + node _T_676 = bits(fifo_error_bus_en, 4, 4) @[el2_dma_ctrl.scala 288:111] + node _T_677 = bits(fifo_error_bus, 4, 4) @[el2_dma_ctrl.scala 288:135] + node _T_678 = mux(_T_676, UInt<1>("h01"), _T_677) @[el2_dma_ctrl.scala 288:93] + node _T_679 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 288:153] + node _T_680 = eq(_T_679, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:142] + node _T_681 = and(_T_678, _T_680) @[el2_dma_ctrl.scala 288:140] + reg _T_682 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] + _T_682 <= _T_681 @[el2_dma_ctrl.scala 288:89] node _T_683 = cat(_T_682, _T_675) @[Cat.scala 29:58] node _T_684 = cat(_T_683, _T_668) @[Cat.scala 29:58] node _T_685 = cat(_T_684, _T_661) @[Cat.scala 29:58] node _T_686 = cat(_T_685, _T_654) @[Cat.scala 29:58] - fifo_error_bus <= _T_686 @[el2_dma_ctrl.scala 286:21] - node _T_687 = bits(fifo_pend_en, 0, 0) @[el2_dma_ctrl.scala 288:106] - node _T_688 = bits(fifo_rpend, 0, 0) @[el2_dma_ctrl.scala 288:126] - node _T_689 = mux(_T_687, UInt<1>("h01"), _T_688) @[el2_dma_ctrl.scala 288:93] - node _T_690 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 288:144] - node _T_691 = eq(_T_690, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:133] - node _T_692 = and(_T_689, _T_691) @[el2_dma_ctrl.scala 288:131] - reg _T_693 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] - _T_693 <= _T_692 @[el2_dma_ctrl.scala 288:89] - node _T_694 = bits(fifo_pend_en, 1, 1) @[el2_dma_ctrl.scala 288:106] - node _T_695 = bits(fifo_rpend, 1, 1) @[el2_dma_ctrl.scala 288:126] - node _T_696 = mux(_T_694, UInt<1>("h01"), _T_695) @[el2_dma_ctrl.scala 288:93] - node _T_697 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 288:144] - node _T_698 = eq(_T_697, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:133] - node _T_699 = and(_T_696, _T_698) @[el2_dma_ctrl.scala 288:131] - reg _T_700 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] - _T_700 <= _T_699 @[el2_dma_ctrl.scala 288:89] - node _T_701 = bits(fifo_pend_en, 2, 2) @[el2_dma_ctrl.scala 288:106] - node _T_702 = bits(fifo_rpend, 2, 2) @[el2_dma_ctrl.scala 288:126] - node _T_703 = mux(_T_701, UInt<1>("h01"), _T_702) @[el2_dma_ctrl.scala 288:93] - node _T_704 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 288:144] - node _T_705 = eq(_T_704, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:133] - node _T_706 = and(_T_703, _T_705) @[el2_dma_ctrl.scala 288:131] - reg _T_707 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] - _T_707 <= _T_706 @[el2_dma_ctrl.scala 288:89] - node _T_708 = bits(fifo_pend_en, 3, 3) @[el2_dma_ctrl.scala 288:106] - node _T_709 = bits(fifo_rpend, 3, 3) @[el2_dma_ctrl.scala 288:126] - node _T_710 = mux(_T_708, UInt<1>("h01"), _T_709) @[el2_dma_ctrl.scala 288:93] - node _T_711 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 288:144] - node _T_712 = eq(_T_711, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:133] - node _T_713 = and(_T_710, _T_712) @[el2_dma_ctrl.scala 288:131] - reg _T_714 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] - _T_714 <= _T_713 @[el2_dma_ctrl.scala 288:89] - node _T_715 = bits(fifo_pend_en, 4, 4) @[el2_dma_ctrl.scala 288:106] - node _T_716 = bits(fifo_rpend, 4, 4) @[el2_dma_ctrl.scala 288:126] - node _T_717 = mux(_T_715, UInt<1>("h01"), _T_716) @[el2_dma_ctrl.scala 288:93] - node _T_718 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 288:144] - node _T_719 = eq(_T_718, UInt<1>("h00")) @[el2_dma_ctrl.scala 288:133] - node _T_720 = and(_T_717, _T_719) @[el2_dma_ctrl.scala 288:131] - reg _T_721 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 288:89] - _T_721 <= _T_720 @[el2_dma_ctrl.scala 288:89] + fifo_error_bus <= _T_686 @[el2_dma_ctrl.scala 288:21] + node _T_687 = bits(fifo_pend_en, 0, 0) @[el2_dma_ctrl.scala 290:106] + node _T_688 = bits(fifo_rpend, 0, 0) @[el2_dma_ctrl.scala 290:126] + node _T_689 = mux(_T_687, UInt<1>("h01"), _T_688) @[el2_dma_ctrl.scala 290:93] + node _T_690 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 290:144] + node _T_691 = eq(_T_690, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:133] + node _T_692 = and(_T_689, _T_691) @[el2_dma_ctrl.scala 290:131] + reg _T_693 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] + _T_693 <= _T_692 @[el2_dma_ctrl.scala 290:89] + node _T_694 = bits(fifo_pend_en, 1, 1) @[el2_dma_ctrl.scala 290:106] + node _T_695 = bits(fifo_rpend, 1, 1) @[el2_dma_ctrl.scala 290:126] + node _T_696 = mux(_T_694, UInt<1>("h01"), _T_695) @[el2_dma_ctrl.scala 290:93] + node _T_697 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 290:144] + node _T_698 = eq(_T_697, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:133] + node _T_699 = and(_T_696, _T_698) @[el2_dma_ctrl.scala 290:131] + reg _T_700 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] + _T_700 <= _T_699 @[el2_dma_ctrl.scala 290:89] + node _T_701 = bits(fifo_pend_en, 2, 2) @[el2_dma_ctrl.scala 290:106] + node _T_702 = bits(fifo_rpend, 2, 2) @[el2_dma_ctrl.scala 290:126] + node _T_703 = mux(_T_701, UInt<1>("h01"), _T_702) @[el2_dma_ctrl.scala 290:93] + node _T_704 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 290:144] + node _T_705 = eq(_T_704, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:133] + node _T_706 = and(_T_703, _T_705) @[el2_dma_ctrl.scala 290:131] + reg _T_707 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] + _T_707 <= _T_706 @[el2_dma_ctrl.scala 290:89] + node _T_708 = bits(fifo_pend_en, 3, 3) @[el2_dma_ctrl.scala 290:106] + node _T_709 = bits(fifo_rpend, 3, 3) @[el2_dma_ctrl.scala 290:126] + node _T_710 = mux(_T_708, UInt<1>("h01"), _T_709) @[el2_dma_ctrl.scala 290:93] + node _T_711 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 290:144] + node _T_712 = eq(_T_711, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:133] + node _T_713 = and(_T_710, _T_712) @[el2_dma_ctrl.scala 290:131] + reg _T_714 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] + _T_714 <= _T_713 @[el2_dma_ctrl.scala 290:89] + node _T_715 = bits(fifo_pend_en, 4, 4) @[el2_dma_ctrl.scala 290:106] + node _T_716 = bits(fifo_rpend, 4, 4) @[el2_dma_ctrl.scala 290:126] + node _T_717 = mux(_T_715, UInt<1>("h01"), _T_716) @[el2_dma_ctrl.scala 290:93] + node _T_718 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 290:144] + node _T_719 = eq(_T_718, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:133] + node _T_720 = and(_T_717, _T_719) @[el2_dma_ctrl.scala 290:131] + reg _T_721 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] + _T_721 <= _T_720 @[el2_dma_ctrl.scala 290:89] node _T_722 = cat(_T_721, _T_714) @[Cat.scala 29:58] node _T_723 = cat(_T_722, _T_707) @[Cat.scala 29:58] node _T_724 = cat(_T_723, _T_700) @[Cat.scala 29:58] node _T_725 = cat(_T_724, _T_693) @[Cat.scala 29:58] - fifo_rpend <= _T_725 @[el2_dma_ctrl.scala 288:21] - node _T_726 = bits(fifo_done_en, 0, 0) @[el2_dma_ctrl.scala 290:106] - node _T_727 = bits(fifo_done, 0, 0) @[el2_dma_ctrl.scala 290:125] - node _T_728 = mux(_T_726, UInt<1>("h01"), _T_727) @[el2_dma_ctrl.scala 290:93] - node _T_729 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 290:143] - node _T_730 = eq(_T_729, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:132] - node _T_731 = and(_T_728, _T_730) @[el2_dma_ctrl.scala 290:130] - reg _T_732 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] - _T_732 <= _T_731 @[el2_dma_ctrl.scala 290:89] - node _T_733 = bits(fifo_done_en, 1, 1) @[el2_dma_ctrl.scala 290:106] - node _T_734 = bits(fifo_done, 1, 1) @[el2_dma_ctrl.scala 290:125] - node _T_735 = mux(_T_733, UInt<1>("h01"), _T_734) @[el2_dma_ctrl.scala 290:93] - node _T_736 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 290:143] - node _T_737 = eq(_T_736, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:132] - node _T_738 = and(_T_735, _T_737) @[el2_dma_ctrl.scala 290:130] - reg _T_739 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] - _T_739 <= _T_738 @[el2_dma_ctrl.scala 290:89] - node _T_740 = bits(fifo_done_en, 2, 2) @[el2_dma_ctrl.scala 290:106] - node _T_741 = bits(fifo_done, 2, 2) @[el2_dma_ctrl.scala 290:125] - node _T_742 = mux(_T_740, UInt<1>("h01"), _T_741) @[el2_dma_ctrl.scala 290:93] - node _T_743 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 290:143] - node _T_744 = eq(_T_743, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:132] - node _T_745 = and(_T_742, _T_744) @[el2_dma_ctrl.scala 290:130] - reg _T_746 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] - _T_746 <= _T_745 @[el2_dma_ctrl.scala 290:89] - node _T_747 = bits(fifo_done_en, 3, 3) @[el2_dma_ctrl.scala 290:106] - node _T_748 = bits(fifo_done, 3, 3) @[el2_dma_ctrl.scala 290:125] - node _T_749 = mux(_T_747, UInt<1>("h01"), _T_748) @[el2_dma_ctrl.scala 290:93] - node _T_750 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 290:143] - node _T_751 = eq(_T_750, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:132] - node _T_752 = and(_T_749, _T_751) @[el2_dma_ctrl.scala 290:130] - reg _T_753 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] - _T_753 <= _T_752 @[el2_dma_ctrl.scala 290:89] - node _T_754 = bits(fifo_done_en, 4, 4) @[el2_dma_ctrl.scala 290:106] - node _T_755 = bits(fifo_done, 4, 4) @[el2_dma_ctrl.scala 290:125] - node _T_756 = mux(_T_754, UInt<1>("h01"), _T_755) @[el2_dma_ctrl.scala 290:93] - node _T_757 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 290:143] - node _T_758 = eq(_T_757, UInt<1>("h00")) @[el2_dma_ctrl.scala 290:132] - node _T_759 = and(_T_756, _T_758) @[el2_dma_ctrl.scala 290:130] - reg _T_760 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 290:89] - _T_760 <= _T_759 @[el2_dma_ctrl.scala 290:89] + fifo_rpend <= _T_725 @[el2_dma_ctrl.scala 290:21] + node _T_726 = bits(fifo_done_en, 0, 0) @[el2_dma_ctrl.scala 292:106] + node _T_727 = bits(fifo_done, 0, 0) @[el2_dma_ctrl.scala 292:125] + node _T_728 = mux(_T_726, UInt<1>("h01"), _T_727) @[el2_dma_ctrl.scala 292:93] + node _T_729 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 292:143] + node _T_730 = eq(_T_729, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:132] + node _T_731 = and(_T_728, _T_730) @[el2_dma_ctrl.scala 292:130] + reg _T_732 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] + _T_732 <= _T_731 @[el2_dma_ctrl.scala 292:89] + node _T_733 = bits(fifo_done_en, 1, 1) @[el2_dma_ctrl.scala 292:106] + node _T_734 = bits(fifo_done, 1, 1) @[el2_dma_ctrl.scala 292:125] + node _T_735 = mux(_T_733, UInt<1>("h01"), _T_734) @[el2_dma_ctrl.scala 292:93] + node _T_736 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 292:143] + node _T_737 = eq(_T_736, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:132] + node _T_738 = and(_T_735, _T_737) @[el2_dma_ctrl.scala 292:130] + reg _T_739 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] + _T_739 <= _T_738 @[el2_dma_ctrl.scala 292:89] + node _T_740 = bits(fifo_done_en, 2, 2) @[el2_dma_ctrl.scala 292:106] + node _T_741 = bits(fifo_done, 2, 2) @[el2_dma_ctrl.scala 292:125] + node _T_742 = mux(_T_740, UInt<1>("h01"), _T_741) @[el2_dma_ctrl.scala 292:93] + node _T_743 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 292:143] + node _T_744 = eq(_T_743, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:132] + node _T_745 = and(_T_742, _T_744) @[el2_dma_ctrl.scala 292:130] + reg _T_746 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] + _T_746 <= _T_745 @[el2_dma_ctrl.scala 292:89] + node _T_747 = bits(fifo_done_en, 3, 3) @[el2_dma_ctrl.scala 292:106] + node _T_748 = bits(fifo_done, 3, 3) @[el2_dma_ctrl.scala 292:125] + node _T_749 = mux(_T_747, UInt<1>("h01"), _T_748) @[el2_dma_ctrl.scala 292:93] + node _T_750 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 292:143] + node _T_751 = eq(_T_750, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:132] + node _T_752 = and(_T_749, _T_751) @[el2_dma_ctrl.scala 292:130] + reg _T_753 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] + _T_753 <= _T_752 @[el2_dma_ctrl.scala 292:89] + node _T_754 = bits(fifo_done_en, 4, 4) @[el2_dma_ctrl.scala 292:106] + node _T_755 = bits(fifo_done, 4, 4) @[el2_dma_ctrl.scala 292:125] + node _T_756 = mux(_T_754, UInt<1>("h01"), _T_755) @[el2_dma_ctrl.scala 292:93] + node _T_757 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 292:143] + node _T_758 = eq(_T_757, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:132] + node _T_759 = and(_T_756, _T_758) @[el2_dma_ctrl.scala 292:130] + reg _T_760 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] + _T_760 <= _T_759 @[el2_dma_ctrl.scala 292:89] node _T_761 = cat(_T_760, _T_753) @[Cat.scala 29:58] node _T_762 = cat(_T_761, _T_746) @[Cat.scala 29:58] node _T_763 = cat(_T_762, _T_739) @[Cat.scala 29:58] node _T_764 = cat(_T_763, _T_732) @[Cat.scala 29:58] - fifo_done <= _T_764 @[el2_dma_ctrl.scala 290:21] - node _T_765 = bits(fifo_done_bus_en, 0, 0) @[el2_dma_ctrl.scala 292:110] - node _T_766 = bits(fifo_done_bus, 0, 0) @[el2_dma_ctrl.scala 292:133] - node _T_767 = mux(_T_765, UInt<1>("h01"), _T_766) @[el2_dma_ctrl.scala 292:93] - node _T_768 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 292:151] - node _T_769 = eq(_T_768, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:140] - node _T_770 = and(_T_767, _T_769) @[el2_dma_ctrl.scala 292:138] - reg _T_771 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] - _T_771 <= _T_770 @[el2_dma_ctrl.scala 292:89] - node _T_772 = bits(fifo_done_bus_en, 1, 1) @[el2_dma_ctrl.scala 292:110] - node _T_773 = bits(fifo_done_bus, 1, 1) @[el2_dma_ctrl.scala 292:133] - node _T_774 = mux(_T_772, UInt<1>("h01"), _T_773) @[el2_dma_ctrl.scala 292:93] - node _T_775 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 292:151] - node _T_776 = eq(_T_775, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:140] - node _T_777 = and(_T_774, _T_776) @[el2_dma_ctrl.scala 292:138] - reg _T_778 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] - _T_778 <= _T_777 @[el2_dma_ctrl.scala 292:89] - node _T_779 = bits(fifo_done_bus_en, 2, 2) @[el2_dma_ctrl.scala 292:110] - node _T_780 = bits(fifo_done_bus, 2, 2) @[el2_dma_ctrl.scala 292:133] - node _T_781 = mux(_T_779, UInt<1>("h01"), _T_780) @[el2_dma_ctrl.scala 292:93] - node _T_782 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 292:151] - node _T_783 = eq(_T_782, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:140] - node _T_784 = and(_T_781, _T_783) @[el2_dma_ctrl.scala 292:138] - reg _T_785 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] - _T_785 <= _T_784 @[el2_dma_ctrl.scala 292:89] - node _T_786 = bits(fifo_done_bus_en, 3, 3) @[el2_dma_ctrl.scala 292:110] - node _T_787 = bits(fifo_done_bus, 3, 3) @[el2_dma_ctrl.scala 292:133] - node _T_788 = mux(_T_786, UInt<1>("h01"), _T_787) @[el2_dma_ctrl.scala 292:93] - node _T_789 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 292:151] - node _T_790 = eq(_T_789, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:140] - node _T_791 = and(_T_788, _T_790) @[el2_dma_ctrl.scala 292:138] - reg _T_792 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] - _T_792 <= _T_791 @[el2_dma_ctrl.scala 292:89] - node _T_793 = bits(fifo_done_bus_en, 4, 4) @[el2_dma_ctrl.scala 292:110] - node _T_794 = bits(fifo_done_bus, 4, 4) @[el2_dma_ctrl.scala 292:133] - node _T_795 = mux(_T_793, UInt<1>("h01"), _T_794) @[el2_dma_ctrl.scala 292:93] - node _T_796 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 292:151] - node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dma_ctrl.scala 292:140] - node _T_798 = and(_T_795, _T_797) @[el2_dma_ctrl.scala 292:138] - reg _T_799 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 292:89] - _T_799 <= _T_798 @[el2_dma_ctrl.scala 292:89] + fifo_done <= _T_764 @[el2_dma_ctrl.scala 292:21] + node _T_765 = bits(fifo_done_bus_en, 0, 0) @[el2_dma_ctrl.scala 294:110] + node _T_766 = bits(fifo_done_bus, 0, 0) @[el2_dma_ctrl.scala 294:133] + node _T_767 = mux(_T_765, UInt<1>("h01"), _T_766) @[el2_dma_ctrl.scala 294:93] + node _T_768 = bits(fifo_reset, 0, 0) @[el2_dma_ctrl.scala 294:151] + node _T_769 = eq(_T_768, UInt<1>("h00")) @[el2_dma_ctrl.scala 294:140] + node _T_770 = and(_T_767, _T_769) @[el2_dma_ctrl.scala 294:138] + reg _T_771 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 294:89] + _T_771 <= _T_770 @[el2_dma_ctrl.scala 294:89] + node _T_772 = bits(fifo_done_bus_en, 1, 1) @[el2_dma_ctrl.scala 294:110] + node _T_773 = bits(fifo_done_bus, 1, 1) @[el2_dma_ctrl.scala 294:133] + node _T_774 = mux(_T_772, UInt<1>("h01"), _T_773) @[el2_dma_ctrl.scala 294:93] + node _T_775 = bits(fifo_reset, 1, 1) @[el2_dma_ctrl.scala 294:151] + node _T_776 = eq(_T_775, UInt<1>("h00")) @[el2_dma_ctrl.scala 294:140] + node _T_777 = and(_T_774, _T_776) @[el2_dma_ctrl.scala 294:138] + reg _T_778 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 294:89] + _T_778 <= _T_777 @[el2_dma_ctrl.scala 294:89] + node _T_779 = bits(fifo_done_bus_en, 2, 2) @[el2_dma_ctrl.scala 294:110] + node _T_780 = bits(fifo_done_bus, 2, 2) @[el2_dma_ctrl.scala 294:133] + node _T_781 = mux(_T_779, UInt<1>("h01"), _T_780) @[el2_dma_ctrl.scala 294:93] + node _T_782 = bits(fifo_reset, 2, 2) @[el2_dma_ctrl.scala 294:151] + node _T_783 = eq(_T_782, UInt<1>("h00")) @[el2_dma_ctrl.scala 294:140] + node _T_784 = and(_T_781, _T_783) @[el2_dma_ctrl.scala 294:138] + reg _T_785 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 294:89] + _T_785 <= _T_784 @[el2_dma_ctrl.scala 294:89] + node _T_786 = bits(fifo_done_bus_en, 3, 3) @[el2_dma_ctrl.scala 294:110] + node _T_787 = bits(fifo_done_bus, 3, 3) @[el2_dma_ctrl.scala 294:133] + node _T_788 = mux(_T_786, UInt<1>("h01"), _T_787) @[el2_dma_ctrl.scala 294:93] + node _T_789 = bits(fifo_reset, 3, 3) @[el2_dma_ctrl.scala 294:151] + node _T_790 = eq(_T_789, UInt<1>("h00")) @[el2_dma_ctrl.scala 294:140] + node _T_791 = and(_T_788, _T_790) @[el2_dma_ctrl.scala 294:138] + reg _T_792 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 294:89] + _T_792 <= _T_791 @[el2_dma_ctrl.scala 294:89] + node _T_793 = bits(fifo_done_bus_en, 4, 4) @[el2_dma_ctrl.scala 294:110] + node _T_794 = bits(fifo_done_bus, 4, 4) @[el2_dma_ctrl.scala 294:133] + node _T_795 = mux(_T_793, UInt<1>("h01"), _T_794) @[el2_dma_ctrl.scala 294:93] + node _T_796 = bits(fifo_reset, 4, 4) @[el2_dma_ctrl.scala 294:151] + node _T_797 = eq(_T_796, UInt<1>("h00")) @[el2_dma_ctrl.scala 294:140] + node _T_798 = and(_T_795, _T_797) @[el2_dma_ctrl.scala 294:138] + reg _T_799 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 294:89] + _T_799 <= _T_798 @[el2_dma_ctrl.scala 294:89] node _T_800 = cat(_T_799, _T_792) @[Cat.scala 29:58] node _T_801 = cat(_T_800, _T_785) @[Cat.scala 29:58] node _T_802 = cat(_T_801, _T_778) @[Cat.scala 29:58] node _T_803 = cat(_T_802, _T_771) @[Cat.scala 29:58] - fifo_done_bus <= _T_803 @[el2_dma_ctrl.scala 292:21] - node _T_804 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 294:84] + fifo_done_bus <= _T_803 @[el2_dma_ctrl.scala 294:21] + node _T_804 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 296:84] inst rvclkhdr of rvclkhdr @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -1401,8 +1401,8 @@ circuit el2_dma_ctrl : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_805 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_805 <= fifo_addr_in @[el2_lib.scala 514:16] - fifo_addr[0] <= _T_805 @[el2_dma_ctrl.scala 294:49] - node _T_806 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 294:84] + fifo_addr[0] <= _T_805 @[el2_dma_ctrl.scala 296:49] + node _T_806 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 296:84] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -1411,8 +1411,8 @@ circuit el2_dma_ctrl : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_807 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_807 <= fifo_addr_in @[el2_lib.scala 514:16] - fifo_addr[1] <= _T_807 @[el2_dma_ctrl.scala 294:49] - node _T_808 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 294:84] + fifo_addr[1] <= _T_807 @[el2_dma_ctrl.scala 296:49] + node _T_808 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 296:84] inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -1421,8 +1421,8 @@ circuit el2_dma_ctrl : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_809 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_809 <= fifo_addr_in @[el2_lib.scala 514:16] - fifo_addr[2] <= _T_809 @[el2_dma_ctrl.scala 294:49] - node _T_810 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 294:84] + fifo_addr[2] <= _T_809 @[el2_dma_ctrl.scala 296:49] + node _T_810 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 296:84] inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -1431,8 +1431,8 @@ circuit el2_dma_ctrl : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_811 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_811 <= fifo_addr_in @[el2_lib.scala 514:16] - fifo_addr[3] <= _T_811 @[el2_dma_ctrl.scala 294:49] - node _T_812 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 294:84] + fifo_addr[3] <= _T_811 @[el2_dma_ctrl.scala 296:49] + node _T_812 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 296:84] inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -1441,103 +1441,103 @@ circuit el2_dma_ctrl : rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_813 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_813 <= fifo_addr_in @[el2_lib.scala 514:16] - fifo_addr[4] <= _T_813 @[el2_dma_ctrl.scala 294:49] - node _T_814 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 296:100] - node _T_815 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 296:123] + fifo_addr[4] <= _T_813 @[el2_dma_ctrl.scala 296:49] + node _T_814 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 298:100] + node _T_815 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 298:123] reg _T_816 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_815 : @[Reg.scala 28:19] _T_816 <= _T_814 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_sz[0] <= _T_816 @[el2_dma_ctrl.scala 296:47] - node _T_817 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 296:100] - node _T_818 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 296:123] + fifo_sz[0] <= _T_816 @[el2_dma_ctrl.scala 298:47] + node _T_817 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 298:100] + node _T_818 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 298:123] reg _T_819 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_818 : @[Reg.scala 28:19] _T_819 <= _T_817 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_sz[1] <= _T_819 @[el2_dma_ctrl.scala 296:47] - node _T_820 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 296:100] - node _T_821 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 296:123] + fifo_sz[1] <= _T_819 @[el2_dma_ctrl.scala 298:47] + node _T_820 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 298:100] + node _T_821 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 298:123] reg _T_822 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_821 : @[Reg.scala 28:19] _T_822 <= _T_820 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_sz[2] <= _T_822 @[el2_dma_ctrl.scala 296:47] - node _T_823 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 296:100] - node _T_824 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 296:123] + fifo_sz[2] <= _T_822 @[el2_dma_ctrl.scala 298:47] + node _T_823 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 298:100] + node _T_824 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 298:123] reg _T_825 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_824 : @[Reg.scala 28:19] _T_825 <= _T_823 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_sz[3] <= _T_825 @[el2_dma_ctrl.scala 296:47] - node _T_826 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 296:100] - node _T_827 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 296:123] + fifo_sz[3] <= _T_825 @[el2_dma_ctrl.scala 298:47] + node _T_826 = bits(fifo_sz_in, 2, 0) @[el2_dma_ctrl.scala 298:100] + node _T_827 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 298:123] reg _T_828 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_827 : @[Reg.scala 28:19] _T_828 <= _T_826 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_sz[4] <= _T_828 @[el2_dma_ctrl.scala 296:47] - node _T_829 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 298:108] - node _T_830 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 298:131] - node _T_831 = bits(_T_830, 0, 0) @[el2_dma_ctrl.scala 298:141] + fifo_sz[4] <= _T_828 @[el2_dma_ctrl.scala 298:47] + node _T_829 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 300:108] + node _T_830 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 300:131] + node _T_831 = bits(_T_830, 0, 0) @[el2_dma_ctrl.scala 300:141] reg _T_832 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_831 : @[Reg.scala 28:19] _T_832 <= _T_829 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_byteen[0] <= _T_832 @[el2_dma_ctrl.scala 298:51] - node _T_833 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 298:108] - node _T_834 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 298:131] - node _T_835 = bits(_T_834, 0, 0) @[el2_dma_ctrl.scala 298:141] + fifo_byteen[0] <= _T_832 @[el2_dma_ctrl.scala 300:51] + node _T_833 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 300:108] + node _T_834 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 300:131] + node _T_835 = bits(_T_834, 0, 0) @[el2_dma_ctrl.scala 300:141] reg _T_836 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_835 : @[Reg.scala 28:19] _T_836 <= _T_833 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_byteen[1] <= _T_836 @[el2_dma_ctrl.scala 298:51] - node _T_837 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 298:108] - node _T_838 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 298:131] - node _T_839 = bits(_T_838, 0, 0) @[el2_dma_ctrl.scala 298:141] + fifo_byteen[1] <= _T_836 @[el2_dma_ctrl.scala 300:51] + node _T_837 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 300:108] + node _T_838 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 300:131] + node _T_839 = bits(_T_838, 0, 0) @[el2_dma_ctrl.scala 300:141] reg _T_840 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_839 : @[Reg.scala 28:19] _T_840 <= _T_837 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_byteen[2] <= _T_840 @[el2_dma_ctrl.scala 298:51] - node _T_841 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 298:108] - node _T_842 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 298:131] - node _T_843 = bits(_T_842, 0, 0) @[el2_dma_ctrl.scala 298:141] + fifo_byteen[2] <= _T_840 @[el2_dma_ctrl.scala 300:51] + node _T_841 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 300:108] + node _T_842 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 300:131] + node _T_843 = bits(_T_842, 0, 0) @[el2_dma_ctrl.scala 300:141] reg _T_844 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_843 : @[Reg.scala 28:19] _T_844 <= _T_841 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_byteen[3] <= _T_844 @[el2_dma_ctrl.scala 298:51] - node _T_845 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 298:108] - node _T_846 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 298:131] - node _T_847 = bits(_T_846, 0, 0) @[el2_dma_ctrl.scala 298:141] + fifo_byteen[3] <= _T_844 @[el2_dma_ctrl.scala 300:51] + node _T_845 = bits(fifo_byteen_in, 7, 0) @[el2_dma_ctrl.scala 300:108] + node _T_846 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 300:131] + node _T_847 = bits(_T_846, 0, 0) @[el2_dma_ctrl.scala 300:141] reg _T_848 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_847 : @[Reg.scala 28:19] _T_848 <= _T_845 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_byteen[4] <= _T_848 @[el2_dma_ctrl.scala 298:51] - node _T_849 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 300:129] + fifo_byteen[4] <= _T_848 @[el2_dma_ctrl.scala 300:51] + node _T_849 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 302:129] reg _T_850 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_849 : @[Reg.scala 28:19] _T_850 <= fifo_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_851 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 300:129] + node _T_851 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 302:129] reg _T_852 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_851 : @[Reg.scala 28:19] _T_852 <= fifo_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_853 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 300:129] + node _T_853 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 302:129] reg _T_854 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_853 : @[Reg.scala 28:19] _T_854 <= fifo_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_855 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 300:129] + node _T_855 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 302:129] reg _T_856 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_855 : @[Reg.scala 28:19] _T_856 <= fifo_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_857 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 300:129] + node _T_857 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 302:129] reg _T_858 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_857 : @[Reg.scala 28:19] _T_858 <= fifo_write_in @[Reg.scala 28:23] @@ -1546,28 +1546,28 @@ circuit el2_dma_ctrl : node _T_860 = cat(_T_859, _T_854) @[Cat.scala 29:58] node _T_861 = cat(_T_860, _T_852) @[Cat.scala 29:58] node _T_862 = cat(_T_861, _T_850) @[Cat.scala 29:58] - fifo_write <= _T_862 @[el2_dma_ctrl.scala 300:21] - node _T_863 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 302:136] + fifo_write <= _T_862 @[el2_dma_ctrl.scala 302:21] + node _T_863 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 304:136] reg _T_864 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_863 : @[Reg.scala 28:19] _T_864 <= fifo_posted_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_865 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 302:136] + node _T_865 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 304:136] reg _T_866 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_865 : @[Reg.scala 28:19] _T_866 <= fifo_posted_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_867 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 302:136] + node _T_867 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 304:136] reg _T_868 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_867 : @[Reg.scala 28:19] _T_868 <= fifo_posted_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_869 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 302:136] + node _T_869 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 304:136] reg _T_870 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_869 : @[Reg.scala 28:19] _T_870 <= fifo_posted_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_871 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 302:136] + node _T_871 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 304:136] reg _T_872 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_871 : @[Reg.scala 28:19] _T_872 <= fifo_posted_write_in @[Reg.scala 28:23] @@ -1576,28 +1576,28 @@ circuit el2_dma_ctrl : node _T_874 = cat(_T_873, _T_868) @[Cat.scala 29:58] node _T_875 = cat(_T_874, _T_866) @[Cat.scala 29:58] node _T_876 = cat(_T_875, _T_864) @[Cat.scala 29:58] - fifo_posted_write <= _T_876 @[el2_dma_ctrl.scala 302:21] - node _T_877 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 304:126] + fifo_posted_write <= _T_876 @[el2_dma_ctrl.scala 304:21] + node _T_877 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 306:126] reg _T_878 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_877 : @[Reg.scala 28:19] _T_878 <= io.dbg_cmd_valid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_879 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 304:126] + node _T_879 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 306:126] reg _T_880 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_879 : @[Reg.scala 28:19] _T_880 <= io.dbg_cmd_valid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_881 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 304:126] + node _T_881 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 306:126] reg _T_882 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_881 : @[Reg.scala 28:19] _T_882 <= io.dbg_cmd_valid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_883 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 304:126] + node _T_883 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 306:126] reg _T_884 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_883 : @[Reg.scala 28:19] _T_884 <= io.dbg_cmd_valid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_885 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 304:126] + node _T_885 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 306:126] reg _T_886 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_885 : @[Reg.scala 28:19] _T_886 <= io.dbg_cmd_valid @[Reg.scala 28:23] @@ -1606,8 +1606,8 @@ circuit el2_dma_ctrl : node _T_888 = cat(_T_887, _T_882) @[Cat.scala 29:58] node _T_889 = cat(_T_888, _T_880) @[Cat.scala 29:58] node _T_890 = cat(_T_889, _T_878) @[Cat.scala 29:58] - fifo_dbg <= _T_890 @[el2_dma_ctrl.scala 304:21] - node _T_891 = bits(fifo_data_en, 0, 0) @[el2_dma_ctrl.scala 306:88] + fifo_dbg <= _T_890 @[el2_dma_ctrl.scala 306:21] + node _T_891 = bits(fifo_data_en, 0, 0) @[el2_dma_ctrl.scala 308:88] inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset @@ -1616,8 +1616,8 @@ circuit el2_dma_ctrl : rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_892 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_892 <= fifo_data_in[0] @[el2_lib.scala 514:16] - fifo_data[0] <= _T_892 @[el2_dma_ctrl.scala 306:49] - node _T_893 = bits(fifo_data_en, 1, 1) @[el2_dma_ctrl.scala 306:88] + fifo_data[0] <= _T_892 @[el2_dma_ctrl.scala 308:49] + node _T_893 = bits(fifo_data_en, 1, 1) @[el2_dma_ctrl.scala 308:88] inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset @@ -1626,8 +1626,8 @@ circuit el2_dma_ctrl : rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_894 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_894 <= fifo_data_in[1] @[el2_lib.scala 514:16] - fifo_data[1] <= _T_894 @[el2_dma_ctrl.scala 306:49] - node _T_895 = bits(fifo_data_en, 2, 2) @[el2_dma_ctrl.scala 306:88] + fifo_data[1] <= _T_894 @[el2_dma_ctrl.scala 308:49] + node _T_895 = bits(fifo_data_en, 2, 2) @[el2_dma_ctrl.scala 308:88] inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset @@ -1636,8 +1636,8 @@ circuit el2_dma_ctrl : rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_896 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_896 <= fifo_data_in[2] @[el2_lib.scala 514:16] - fifo_data[2] <= _T_896 @[el2_dma_ctrl.scala 306:49] - node _T_897 = bits(fifo_data_en, 3, 3) @[el2_dma_ctrl.scala 306:88] + fifo_data[2] <= _T_896 @[el2_dma_ctrl.scala 308:49] + node _T_897 = bits(fifo_data_en, 3, 3) @[el2_dma_ctrl.scala 308:88] inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset @@ -1646,8 +1646,8 @@ circuit el2_dma_ctrl : rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_898 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_898 <= fifo_data_in[3] @[el2_lib.scala 514:16] - fifo_data[3] <= _T_898 @[el2_dma_ctrl.scala 306:49] - node _T_899 = bits(fifo_data_en, 4, 4) @[el2_dma_ctrl.scala 306:88] + fifo_data[3] <= _T_898 @[el2_dma_ctrl.scala 308:49] + node _T_899 = bits(fifo_data_en, 4, 4) @[el2_dma_ctrl.scala 308:88] inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset @@ -1656,142 +1656,142 @@ circuit el2_dma_ctrl : rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_900 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_900 <= fifo_data_in[4] @[el2_lib.scala 514:16] - fifo_data[4] <= _T_900 @[el2_dma_ctrl.scala 306:49] - node _T_901 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 308:120] + fifo_data[4] <= _T_900 @[el2_dma_ctrl.scala 308:49] + node _T_901 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 310:120] reg _T_902 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_901 : @[Reg.scala 28:19] _T_902 <= bus_cmd_tag @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_tag[0] <= _T_902 @[el2_dma_ctrl.scala 308:48] - node _T_903 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 308:120] + fifo_tag[0] <= _T_902 @[el2_dma_ctrl.scala 310:48] + node _T_903 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 310:120] reg _T_904 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_903 : @[Reg.scala 28:19] _T_904 <= bus_cmd_tag @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_tag[1] <= _T_904 @[el2_dma_ctrl.scala 308:48] - node _T_905 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 308:120] + fifo_tag[1] <= _T_904 @[el2_dma_ctrl.scala 310:48] + node _T_905 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 310:120] reg _T_906 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_905 : @[Reg.scala 28:19] _T_906 <= bus_cmd_tag @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_tag[2] <= _T_906 @[el2_dma_ctrl.scala 308:48] - node _T_907 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 308:120] + fifo_tag[2] <= _T_906 @[el2_dma_ctrl.scala 310:48] + node _T_907 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 310:120] reg _T_908 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_907 : @[Reg.scala 28:19] _T_908 <= bus_cmd_tag @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_tag[3] <= _T_908 @[el2_dma_ctrl.scala 308:48] - node _T_909 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 308:120] + fifo_tag[3] <= _T_908 @[el2_dma_ctrl.scala 310:48] + node _T_909 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 310:120] reg _T_910 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_909 : @[Reg.scala 28:19] _T_910 <= bus_cmd_tag @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_tag[4] <= _T_910 @[el2_dma_ctrl.scala 308:48] - node _T_911 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 310:120] + fifo_tag[4] <= _T_910 @[el2_dma_ctrl.scala 310:48] + node _T_911 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 312:120] reg _T_912 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_911 : @[Reg.scala 28:19] _T_912 <= bus_cmd_mid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_mid[0] <= _T_912 @[el2_dma_ctrl.scala 310:48] - node _T_913 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 310:120] + fifo_mid[0] <= _T_912 @[el2_dma_ctrl.scala 312:48] + node _T_913 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 312:120] reg _T_914 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_913 : @[Reg.scala 28:19] _T_914 <= bus_cmd_mid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_mid[1] <= _T_914 @[el2_dma_ctrl.scala 310:48] - node _T_915 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 310:120] + fifo_mid[1] <= _T_914 @[el2_dma_ctrl.scala 312:48] + node _T_915 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 312:120] reg _T_916 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_915 : @[Reg.scala 28:19] _T_916 <= bus_cmd_mid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_mid[2] <= _T_916 @[el2_dma_ctrl.scala 310:48] - node _T_917 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 310:120] + fifo_mid[2] <= _T_916 @[el2_dma_ctrl.scala 312:48] + node _T_917 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 312:120] reg _T_918 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_917 : @[Reg.scala 28:19] _T_918 <= bus_cmd_mid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_mid[3] <= _T_918 @[el2_dma_ctrl.scala 310:48] - node _T_919 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 310:120] + fifo_mid[3] <= _T_918 @[el2_dma_ctrl.scala 312:48] + node _T_919 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 312:120] reg _T_920 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_919 : @[Reg.scala 28:19] _T_920 <= bus_cmd_mid @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_mid[4] <= _T_920 @[el2_dma_ctrl.scala 310:48] - node _T_921 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 312:122] + fifo_mid[4] <= _T_920 @[el2_dma_ctrl.scala 312:48] + node _T_921 = bits(fifo_cmd_en, 0, 0) @[el2_dma_ctrl.scala 314:122] reg _T_922 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_921 : @[Reg.scala 28:19] _T_922 <= bus_cmd_prty @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_prty[0] <= _T_922 @[el2_dma_ctrl.scala 312:49] - node _T_923 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 312:122] + fifo_prty[0] <= _T_922 @[el2_dma_ctrl.scala 314:49] + node _T_923 = bits(fifo_cmd_en, 1, 1) @[el2_dma_ctrl.scala 314:122] reg _T_924 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_923 : @[Reg.scala 28:19] _T_924 <= bus_cmd_prty @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_prty[1] <= _T_924 @[el2_dma_ctrl.scala 312:49] - node _T_925 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 312:122] + fifo_prty[1] <= _T_924 @[el2_dma_ctrl.scala 314:49] + node _T_925 = bits(fifo_cmd_en, 2, 2) @[el2_dma_ctrl.scala 314:122] reg _T_926 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_925 : @[Reg.scala 28:19] _T_926 <= bus_cmd_prty @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_prty[2] <= _T_926 @[el2_dma_ctrl.scala 312:49] - node _T_927 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 312:122] + fifo_prty[2] <= _T_926 @[el2_dma_ctrl.scala 314:49] + node _T_927 = bits(fifo_cmd_en, 3, 3) @[el2_dma_ctrl.scala 314:122] reg _T_928 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_927 : @[Reg.scala 28:19] _T_928 <= bus_cmd_prty @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_prty[3] <= _T_928 @[el2_dma_ctrl.scala 312:49] - node _T_929 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 312:122] + fifo_prty[3] <= _T_928 @[el2_dma_ctrl.scala 314:49] + node _T_929 = bits(fifo_cmd_en, 4, 4) @[el2_dma_ctrl.scala 314:122] reg _T_930 : UInt, dma_buffer_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_929 : @[Reg.scala 28:19] _T_930 <= bus_cmd_prty @[Reg.scala 28:23] skip @[Reg.scala 28:19] - fifo_prty[4] <= _T_930 @[el2_dma_ctrl.scala 312:49] - node _T_931 = eq(WrPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 316:30] - node _T_932 = bits(_T_931, 0, 0) @[el2_dma_ctrl.scala 316:57] - node _T_933 = add(WrPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 316:76] - node _T_934 = tail(_T_933, 1) @[el2_dma_ctrl.scala 316:76] - node _T_935 = mux(_T_932, UInt<1>("h00"), _T_934) @[el2_dma_ctrl.scala 316:22] - NxtWrPtr <= _T_935 @[el2_dma_ctrl.scala 316:16] - node _T_936 = eq(RdPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 318:30] - node _T_937 = bits(_T_936, 0, 0) @[el2_dma_ctrl.scala 318:57] - node _T_938 = add(RdPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 318:76] - node _T_939 = tail(_T_938, 1) @[el2_dma_ctrl.scala 318:76] - node _T_940 = mux(_T_937, UInt<1>("h00"), _T_939) @[el2_dma_ctrl.scala 318:22] - NxtRdPtr <= _T_940 @[el2_dma_ctrl.scala 318:16] - node _T_941 = eq(RspPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 320:31] - node _T_942 = bits(_T_941, 0, 0) @[el2_dma_ctrl.scala 320:58] - node _T_943 = add(RspPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 320:78] - node _T_944 = tail(_T_943, 1) @[el2_dma_ctrl.scala 320:78] - node _T_945 = mux(_T_942, UInt<1>("h00"), _T_944) @[el2_dma_ctrl.scala 320:22] - NxtRspPtr <= _T_945 @[el2_dma_ctrl.scala 320:16] - node WrPtrEn = orr(fifo_cmd_en) @[el2_dma_ctrl.scala 322:30] - node _T_946 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 324:35] - node _T_947 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 324:74] - node _T_948 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 324:103] - node _T_949 = or(_T_947, _T_948) @[el2_dma_ctrl.scala 324:81] - node _T_950 = or(_T_949, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 324:110] - node RdPtrEn = or(_T_946, _T_950) @[el2_dma_ctrl.scala 324:53] - node _T_951 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 326:55] - node _T_952 = and(_T_951, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 326:80] - node RspPtrEn = or(io.dma_dbg_cmd_done, _T_952) @[el2_dma_ctrl.scala 326:39] + fifo_prty[4] <= _T_930 @[el2_dma_ctrl.scala 314:49] + node _T_931 = eq(WrPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 318:30] + node _T_932 = bits(_T_931, 0, 0) @[el2_dma_ctrl.scala 318:57] + node _T_933 = add(WrPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 318:76] + node _T_934 = tail(_T_933, 1) @[el2_dma_ctrl.scala 318:76] + node _T_935 = mux(_T_932, UInt<1>("h00"), _T_934) @[el2_dma_ctrl.scala 318:22] + NxtWrPtr <= _T_935 @[el2_dma_ctrl.scala 318:16] + node _T_936 = eq(RdPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 320:30] + node _T_937 = bits(_T_936, 0, 0) @[el2_dma_ctrl.scala 320:57] + node _T_938 = add(RdPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 320:76] + node _T_939 = tail(_T_938, 1) @[el2_dma_ctrl.scala 320:76] + node _T_940 = mux(_T_937, UInt<1>("h00"), _T_939) @[el2_dma_ctrl.scala 320:22] + NxtRdPtr <= _T_940 @[el2_dma_ctrl.scala 320:16] + node _T_941 = eq(RspPtr, UInt<3>("h04")) @[el2_dma_ctrl.scala 322:31] + node _T_942 = bits(_T_941, 0, 0) @[el2_dma_ctrl.scala 322:58] + node _T_943 = add(RspPtr, UInt<1>("h01")) @[el2_dma_ctrl.scala 322:78] + node _T_944 = tail(_T_943, 1) @[el2_dma_ctrl.scala 322:78] + node _T_945 = mux(_T_942, UInt<1>("h00"), _T_944) @[el2_dma_ctrl.scala 322:22] + NxtRspPtr <= _T_945 @[el2_dma_ctrl.scala 322:16] + node WrPtrEn = orr(fifo_cmd_en) @[el2_dma_ctrl.scala 324:30] + node _T_946 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 326:55] + node _T_947 = bits(dma_address_error, 0, 0) @[el2_dma_ctrl.scala 326:94] + node _T_948 = bits(dma_alignment_error, 0, 0) @[el2_dma_ctrl.scala 326:123] + node _T_949 = or(_T_947, _T_948) @[el2_dma_ctrl.scala 326:101] + node _T_950 = or(_T_949, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 326:130] + node RdPtrEn = or(_T_946, _T_950) @[el2_dma_ctrl.scala 326:73] + node _T_951 = or(bus_rsp_sent, bus_posted_write_done) @[el2_dma_ctrl.scala 328:55] + node _T_952 = and(_T_951, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 328:80] + node RspPtrEn = or(io.dma_dbg_cmd_done, _T_952) @[el2_dma_ctrl.scala 328:39] reg _T_953 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when WrPtrEn : @[Reg.scala 28:19] _T_953 <= NxtWrPtr @[Reg.scala 28:23] skip @[Reg.scala 28:19] - WrPtr <= _T_953 @[el2_dma_ctrl.scala 328:16] - node _T_954 = bits(RdPtrEn, 0, 0) @[el2_dma_ctrl.scala 333:38] + WrPtr <= _T_953 @[el2_dma_ctrl.scala 330:16] + node _T_954 = bits(RdPtrEn, 0, 0) @[el2_dma_ctrl.scala 335:38] reg _T_955 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_954 : @[Reg.scala 28:19] _T_955 <= NxtRdPtr @[Reg.scala 28:23] skip @[Reg.scala 28:19] - RdPtr <= _T_955 @[el2_dma_ctrl.scala 332:16] - node _T_956 = bits(RspPtrEn, 0, 0) @[el2_dma_ctrl.scala 337:40] + RdPtr <= _T_955 @[el2_dma_ctrl.scala 334:16] + node _T_956 = bits(RspPtrEn, 0, 0) @[el2_dma_ctrl.scala 339:40] reg _T_957 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_956 : @[Reg.scala 28:19] _T_957 <= NxtRspPtr @[Reg.scala 28:23] skip @[Reg.scala 28:19] - RspPtr <= _T_957 @[el2_dma_ctrl.scala 336:16] + RspPtr <= _T_957 @[el2_dma_ctrl.scala 338:16] wire num_fifo_vld_tmp : UInt<4> num_fifo_vld_tmp <= UInt<1>("h00") wire num_fifo_vld_tmp2 : UInt<4> @@ -1800,109 +1800,109 @@ circuit el2_dma_ctrl : node _T_959 = cat(_T_958, axi_mstr_prty_en) @[Cat.scala 29:58] node _T_960 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] node _T_961 = cat(_T_960, bus_rsp_sent) @[Cat.scala 29:58] - node _T_962 = sub(_T_959, _T_961) @[el2_dma_ctrl.scala 347:62] - node _T_963 = tail(_T_962, 1) @[el2_dma_ctrl.scala 347:62] - num_fifo_vld_tmp <= _T_963 @[el2_dma_ctrl.scala 347:25] + node _T_962 = sub(_T_959, _T_961) @[el2_dma_ctrl.scala 349:62] + node _T_963 = tail(_T_962, 1) @[el2_dma_ctrl.scala 349:62] + num_fifo_vld_tmp <= _T_963 @[el2_dma_ctrl.scala 349:25] node _T_964 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_965 = bits(fifo_valid, 0, 0) @[el2_dma_ctrl.scala 349:88] + node _T_965 = bits(fifo_valid, 0, 0) @[el2_dma_ctrl.scala 351:88] node _T_966 = cat(_T_964, _T_965) @[Cat.scala 29:58] node _T_967 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_968 = bits(fifo_valid, 1, 1) @[el2_dma_ctrl.scala 349:88] + node _T_968 = bits(fifo_valid, 1, 1) @[el2_dma_ctrl.scala 351:88] node _T_969 = cat(_T_967, _T_968) @[Cat.scala 29:58] node _T_970 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_971 = bits(fifo_valid, 2, 2) @[el2_dma_ctrl.scala 349:88] + node _T_971 = bits(fifo_valid, 2, 2) @[el2_dma_ctrl.scala 351:88] node _T_972 = cat(_T_970, _T_971) @[Cat.scala 29:58] node _T_973 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_974 = bits(fifo_valid, 3, 3) @[el2_dma_ctrl.scala 349:88] + node _T_974 = bits(fifo_valid, 3, 3) @[el2_dma_ctrl.scala 351:88] node _T_975 = cat(_T_973, _T_974) @[Cat.scala 29:58] node _T_976 = mux(UInt<1>("h00"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_977 = bits(fifo_valid, 4, 4) @[el2_dma_ctrl.scala 349:88] + node _T_977 = bits(fifo_valid, 4, 4) @[el2_dma_ctrl.scala 351:88] node _T_978 = cat(_T_976, _T_977) @[Cat.scala 29:58] - node _T_979 = add(_T_966, _T_969) @[el2_dma_ctrl.scala 349:102] - node _T_980 = tail(_T_979, 1) @[el2_dma_ctrl.scala 349:102] - node _T_981 = add(_T_980, _T_972) @[el2_dma_ctrl.scala 349:102] - node _T_982 = tail(_T_981, 1) @[el2_dma_ctrl.scala 349:102] - node _T_983 = add(_T_982, _T_975) @[el2_dma_ctrl.scala 349:102] - node _T_984 = tail(_T_983, 1) @[el2_dma_ctrl.scala 349:102] - node _T_985 = add(_T_984, _T_978) @[el2_dma_ctrl.scala 349:102] - node _T_986 = tail(_T_985, 1) @[el2_dma_ctrl.scala 349:102] - num_fifo_vld_tmp2 <= _T_986 @[el2_dma_ctrl.scala 349:25] - node _T_987 = add(num_fifo_vld_tmp, num_fifo_vld_tmp2) @[el2_dma_ctrl.scala 351:45] - node _T_988 = tail(_T_987, 1) @[el2_dma_ctrl.scala 351:45] - num_fifo_vld <= _T_988 @[el2_dma_ctrl.scala 351:25] - node fifo_full_spec = geq(num_fifo_vld_tmp2, UInt<3>("h05")) @[el2_dma_ctrl.scala 353:46] - node _T_989 = or(fifo_full, dbg_dma_bubble_bus) @[el2_dma_ctrl.scala 355:39] - node dma_fifo_ready = not(_T_989) @[el2_dma_ctrl.scala 355:27] - node _T_990 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 359:38] - node _T_991 = bits(_T_990, 0, 0) @[el2_dma_ctrl.scala 359:38] - node _T_992 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 359:58] - node _T_993 = bits(_T_992, 0, 0) @[el2_dma_ctrl.scala 359:58] - node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dma_ctrl.scala 359:48] - node _T_995 = and(_T_991, _T_994) @[el2_dma_ctrl.scala 359:46] - node _T_996 = dshr(fifo_dbg, RdPtr) @[el2_dma_ctrl.scala 359:77] - node _T_997 = bits(_T_996, 0, 0) @[el2_dma_ctrl.scala 359:77] - node _T_998 = eq(_T_997, UInt<1>("h00")) @[el2_dma_ctrl.scala 359:68] - node _T_999 = and(_T_995, _T_998) @[el2_dma_ctrl.scala 359:66] - node _T_1000 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 359:111] - node _T_1001 = not(_T_1000) @[el2_dma_ctrl.scala 359:88] - node _T_1002 = and(_T_999, _T_1001) @[el2_dma_ctrl.scala 359:85] - dma_address_error <= _T_1002 @[el2_dma_ctrl.scala 359:25] - node _T_1003 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 360:38] - node _T_1004 = bits(_T_1003, 0, 0) @[el2_dma_ctrl.scala 360:38] - node _T_1005 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 360:58] - node _T_1006 = bits(_T_1005, 0, 0) @[el2_dma_ctrl.scala 360:58] - node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dma_ctrl.scala 360:48] - node _T_1008 = and(_T_1004, _T_1007) @[el2_dma_ctrl.scala 360:46] - node _T_1009 = eq(dma_address_error, UInt<1>("h00")) @[el2_dma_ctrl.scala 360:68] - node _T_1010 = and(_T_1008, _T_1009) @[el2_dma_ctrl.scala 360:66] - node _T_1011 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 361:22] - node _T_1012 = eq(_T_1011, UInt<1>("h01")) @[el2_dma_ctrl.scala 361:28] - node _T_1013 = bits(dma_mem_addr_int, 0, 0) @[el2_dma_ctrl.scala 361:55] - node _T_1014 = and(_T_1012, _T_1013) @[el2_dma_ctrl.scala 361:37] - node _T_1015 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 362:23] - node _T_1016 = eq(_T_1015, UInt<2>("h02")) @[el2_dma_ctrl.scala 362:29] - node _T_1017 = bits(dma_mem_addr_int, 1, 0) @[el2_dma_ctrl.scala 362:57] - node _T_1018 = orr(_T_1017) @[el2_dma_ctrl.scala 362:64] - node _T_1019 = and(_T_1016, _T_1018) @[el2_dma_ctrl.scala 362:38] - node _T_1020 = or(_T_1014, _T_1019) @[el2_dma_ctrl.scala 361:60] - node _T_1021 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 363:23] - node _T_1022 = eq(_T_1021, UInt<2>("h03")) @[el2_dma_ctrl.scala 363:29] - node _T_1023 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 363:57] - node _T_1024 = orr(_T_1023) @[el2_dma_ctrl.scala 363:64] - node _T_1025 = and(_T_1022, _T_1024) @[el2_dma_ctrl.scala 363:38] - node _T_1026 = or(_T_1020, _T_1025) @[el2_dma_ctrl.scala 362:70] - node _T_1027 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 364:48] - node _T_1028 = eq(_T_1027, UInt<2>("h02")) @[el2_dma_ctrl.scala 364:55] - node _T_1029 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 364:81] - node _T_1030 = eq(_T_1029, UInt<2>("h03")) @[el2_dma_ctrl.scala 364:88] - node _T_1031 = or(_T_1028, _T_1030) @[el2_dma_ctrl.scala 364:64] - node _T_1032 = not(_T_1031) @[el2_dma_ctrl.scala 364:31] - node _T_1033 = and(dma_mem_addr_in_iccm, _T_1032) @[el2_dma_ctrl.scala 364:29] - node _T_1034 = or(_T_1026, _T_1033) @[el2_dma_ctrl.scala 363:70] - node _T_1035 = and(dma_mem_addr_in_dccm, io.dma_mem_write) @[el2_dma_ctrl.scala 365:29] - node _T_1036 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 365:67] - node _T_1037 = eq(_T_1036, UInt<2>("h02")) @[el2_dma_ctrl.scala 365:74] - node _T_1038 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 365:100] - node _T_1039 = eq(_T_1038, UInt<2>("h03")) @[el2_dma_ctrl.scala 365:107] - node _T_1040 = or(_T_1037, _T_1039) @[el2_dma_ctrl.scala 365:83] - node _T_1041 = not(_T_1040) @[el2_dma_ctrl.scala 365:50] - node _T_1042 = and(_T_1035, _T_1041) @[el2_dma_ctrl.scala 365:48] - node _T_1043 = or(_T_1034, _T_1042) @[el2_dma_ctrl.scala 364:108] - node _T_1044 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 366:42] - node _T_1045 = eq(_T_1044, UInt<2>("h02")) @[el2_dma_ctrl.scala 366:49] - node _T_1046 = and(io.dma_mem_write, _T_1045) @[el2_dma_ctrl.scala 366:25] - node _T_1047 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 366:88] - node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dma_ctrl.scala 366:94] - node _T_1049 = bits(dma_mem_byteen, 3, 0) @[el2_dma_ctrl.scala 366:121] - node _T_1050 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 367:26] - node _T_1051 = eq(_T_1050, UInt<1>("h01")) @[el2_dma_ctrl.scala 367:32] - node _T_1052 = bits(dma_mem_byteen, 4, 1) @[el2_dma_ctrl.scala 367:59] - node _T_1053 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 368:26] - node _T_1054 = eq(_T_1053, UInt<2>("h02")) @[el2_dma_ctrl.scala 368:32] - node _T_1055 = bits(dma_mem_byteen, 5, 2) @[el2_dma_ctrl.scala 368:59] - node _T_1056 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 369:26] - node _T_1057 = eq(_T_1056, UInt<2>("h03")) @[el2_dma_ctrl.scala 369:32] - node _T_1058 = bits(dma_mem_byteen, 6, 3) @[el2_dma_ctrl.scala 369:59] + node _T_979 = add(_T_966, _T_969) @[el2_dma_ctrl.scala 351:102] + node _T_980 = tail(_T_979, 1) @[el2_dma_ctrl.scala 351:102] + node _T_981 = add(_T_980, _T_972) @[el2_dma_ctrl.scala 351:102] + node _T_982 = tail(_T_981, 1) @[el2_dma_ctrl.scala 351:102] + node _T_983 = add(_T_982, _T_975) @[el2_dma_ctrl.scala 351:102] + node _T_984 = tail(_T_983, 1) @[el2_dma_ctrl.scala 351:102] + node _T_985 = add(_T_984, _T_978) @[el2_dma_ctrl.scala 351:102] + node _T_986 = tail(_T_985, 1) @[el2_dma_ctrl.scala 351:102] + num_fifo_vld_tmp2 <= _T_986 @[el2_dma_ctrl.scala 351:25] + node _T_987 = add(num_fifo_vld_tmp, num_fifo_vld_tmp2) @[el2_dma_ctrl.scala 353:45] + node _T_988 = tail(_T_987, 1) @[el2_dma_ctrl.scala 353:45] + num_fifo_vld <= _T_988 @[el2_dma_ctrl.scala 353:25] + node fifo_full_spec = geq(num_fifo_vld_tmp2, UInt<3>("h05")) @[el2_dma_ctrl.scala 355:46] + node _T_989 = or(fifo_full, dbg_dma_bubble_bus) @[el2_dma_ctrl.scala 357:39] + node dma_fifo_ready = not(_T_989) @[el2_dma_ctrl.scala 357:27] + node _T_990 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 361:38] + node _T_991 = bits(_T_990, 0, 0) @[el2_dma_ctrl.scala 361:38] + node _T_992 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 361:58] + node _T_993 = bits(_T_992, 0, 0) @[el2_dma_ctrl.scala 361:58] + node _T_994 = eq(_T_993, UInt<1>("h00")) @[el2_dma_ctrl.scala 361:48] + node _T_995 = and(_T_991, _T_994) @[el2_dma_ctrl.scala 361:46] + node _T_996 = dshr(fifo_dbg, RdPtr) @[el2_dma_ctrl.scala 361:77] + node _T_997 = bits(_T_996, 0, 0) @[el2_dma_ctrl.scala 361:77] + node _T_998 = eq(_T_997, UInt<1>("h00")) @[el2_dma_ctrl.scala 361:68] + node _T_999 = and(_T_995, _T_998) @[el2_dma_ctrl.scala 361:66] + node _T_1000 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 361:111] + node _T_1001 = not(_T_1000) @[el2_dma_ctrl.scala 361:88] + node _T_1002 = and(_T_999, _T_1001) @[el2_dma_ctrl.scala 361:85] + dma_address_error <= _T_1002 @[el2_dma_ctrl.scala 361:25] + node _T_1003 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 362:38] + node _T_1004 = bits(_T_1003, 0, 0) @[el2_dma_ctrl.scala 362:38] + node _T_1005 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 362:58] + node _T_1006 = bits(_T_1005, 0, 0) @[el2_dma_ctrl.scala 362:58] + node _T_1007 = eq(_T_1006, UInt<1>("h00")) @[el2_dma_ctrl.scala 362:48] + node _T_1008 = and(_T_1004, _T_1007) @[el2_dma_ctrl.scala 362:46] + node _T_1009 = eq(dma_address_error, UInt<1>("h00")) @[el2_dma_ctrl.scala 362:68] + node _T_1010 = and(_T_1008, _T_1009) @[el2_dma_ctrl.scala 362:66] + node _T_1011 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 363:22] + node _T_1012 = eq(_T_1011, UInt<1>("h01")) @[el2_dma_ctrl.scala 363:28] + node _T_1013 = bits(dma_mem_addr_int, 0, 0) @[el2_dma_ctrl.scala 363:55] + node _T_1014 = and(_T_1012, _T_1013) @[el2_dma_ctrl.scala 363:37] + node _T_1015 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 364:23] + node _T_1016 = eq(_T_1015, UInt<2>("h02")) @[el2_dma_ctrl.scala 364:29] + node _T_1017 = bits(dma_mem_addr_int, 1, 0) @[el2_dma_ctrl.scala 364:57] + node _T_1018 = orr(_T_1017) @[el2_dma_ctrl.scala 364:64] + node _T_1019 = and(_T_1016, _T_1018) @[el2_dma_ctrl.scala 364:38] + node _T_1020 = or(_T_1014, _T_1019) @[el2_dma_ctrl.scala 363:60] + node _T_1021 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 365:23] + node _T_1022 = eq(_T_1021, UInt<2>("h03")) @[el2_dma_ctrl.scala 365:29] + node _T_1023 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 365:57] + node _T_1024 = orr(_T_1023) @[el2_dma_ctrl.scala 365:64] + node _T_1025 = and(_T_1022, _T_1024) @[el2_dma_ctrl.scala 365:38] + node _T_1026 = or(_T_1020, _T_1025) @[el2_dma_ctrl.scala 364:70] + node _T_1027 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 366:48] + node _T_1028 = eq(_T_1027, UInt<2>("h02")) @[el2_dma_ctrl.scala 366:55] + node _T_1029 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 366:81] + node _T_1030 = eq(_T_1029, UInt<2>("h03")) @[el2_dma_ctrl.scala 366:88] + node _T_1031 = or(_T_1028, _T_1030) @[el2_dma_ctrl.scala 366:64] + node _T_1032 = not(_T_1031) @[el2_dma_ctrl.scala 366:31] + node _T_1033 = and(dma_mem_addr_in_iccm, _T_1032) @[el2_dma_ctrl.scala 366:29] + node _T_1034 = or(_T_1026, _T_1033) @[el2_dma_ctrl.scala 365:70] + node _T_1035 = and(dma_mem_addr_in_dccm, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 367:29] + node _T_1036 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 367:87] + node _T_1037 = eq(_T_1036, UInt<2>("h02")) @[el2_dma_ctrl.scala 367:94] + node _T_1038 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 367:120] + node _T_1039 = eq(_T_1038, UInt<2>("h03")) @[el2_dma_ctrl.scala 367:127] + node _T_1040 = or(_T_1037, _T_1039) @[el2_dma_ctrl.scala 367:103] + node _T_1041 = not(_T_1040) @[el2_dma_ctrl.scala 367:70] + node _T_1042 = and(_T_1035, _T_1041) @[el2_dma_ctrl.scala 367:68] + node _T_1043 = or(_T_1034, _T_1042) @[el2_dma_ctrl.scala 366:108] + node _T_1044 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 368:62] + node _T_1045 = eq(_T_1044, UInt<2>("h02")) @[el2_dma_ctrl.scala 368:69] + node _T_1046 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1045) @[el2_dma_ctrl.scala 368:45] + node _T_1047 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 368:108] + node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_dma_ctrl.scala 368:114] + node _T_1049 = bits(dma_mem_byteen, 3, 0) @[el2_dma_ctrl.scala 368:141] + node _T_1050 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 369:26] + node _T_1051 = eq(_T_1050, UInt<1>("h01")) @[el2_dma_ctrl.scala 369:32] + node _T_1052 = bits(dma_mem_byteen, 4, 1) @[el2_dma_ctrl.scala 369:59] + node _T_1053 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 370:26] + node _T_1054 = eq(_T_1053, UInt<2>("h02")) @[el2_dma_ctrl.scala 370:32] + node _T_1055 = bits(dma_mem_byteen, 5, 2) @[el2_dma_ctrl.scala 370:59] + node _T_1056 = bits(dma_mem_addr_int, 2, 0) @[el2_dma_ctrl.scala 371:26] + node _T_1057 = eq(_T_1056, UInt<2>("h03")) @[el2_dma_ctrl.scala 371:32] + node _T_1058 = bits(dma_mem_byteen, 6, 3) @[el2_dma_ctrl.scala 371:59] node _T_1059 = mux(_T_1048, _T_1049, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1060 = mux(_T_1051, _T_1052, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1061 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] @@ -1912,219 +1912,219 @@ circuit el2_dma_ctrl : node _T_1065 = or(_T_1064, _T_1062) @[Mux.scala 27:72] wire _T_1066 : UInt<4> @[Mux.scala 27:72] _T_1066 <= _T_1065 @[Mux.scala 27:72] - node _T_1067 = neq(_T_1066, UInt<4>("h0f")) @[el2_dma_ctrl.scala 369:68] - node _T_1068 = and(_T_1046, _T_1067) @[el2_dma_ctrl.scala 366:58] - node _T_1069 = or(_T_1043, _T_1068) @[el2_dma_ctrl.scala 365:125] - node _T_1070 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 370:42] - node _T_1071 = eq(_T_1070, UInt<2>("h03")) @[el2_dma_ctrl.scala 370:49] - node _T_1072 = and(io.dma_mem_write, _T_1071) @[el2_dma_ctrl.scala 370:25] - node _T_1073 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 370:77] - node _T_1074 = eq(_T_1073, UInt<4>("h0f")) @[el2_dma_ctrl.scala 370:83] - node _T_1075 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 370:113] - node _T_1076 = eq(_T_1075, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 370:119] - node _T_1077 = or(_T_1074, _T_1076) @[el2_dma_ctrl.scala 370:96] - node _T_1078 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 370:149] - node _T_1079 = eq(_T_1078, UInt<8>("h0ff")) @[el2_dma_ctrl.scala 370:155] - node _T_1080 = or(_T_1077, _T_1079) @[el2_dma_ctrl.scala 370:132] - node _T_1081 = eq(_T_1080, UInt<1>("h00")) @[el2_dma_ctrl.scala 370:60] - node _T_1082 = and(_T_1072, _T_1081) @[el2_dma_ctrl.scala 370:58] - node _T_1083 = or(_T_1069, _T_1082) @[el2_dma_ctrl.scala 369:79] - node _T_1084 = and(_T_1010, _T_1083) @[el2_dma_ctrl.scala 360:87] - dma_alignment_error <= _T_1084 @[el2_dma_ctrl.scala 360:25] - node _T_1085 = and(fifo_empty, dbg_dma_bubble_bus) @[el2_dma_ctrl.scala 374:39] - io.dma_dbg_ready <= _T_1085 @[el2_dma_ctrl.scala 374:25] - node _T_1086 = dshr(fifo_valid, RspPtr) @[el2_dma_ctrl.scala 375:39] - node _T_1087 = bits(_T_1086, 0, 0) @[el2_dma_ctrl.scala 375:39] - node _T_1088 = dshr(fifo_dbg, RspPtr) @[el2_dma_ctrl.scala 375:58] - node _T_1089 = bits(_T_1088, 0, 0) @[el2_dma_ctrl.scala 375:58] - node _T_1090 = and(_T_1087, _T_1089) @[el2_dma_ctrl.scala 375:48] - node _T_1091 = dshr(fifo_done, RspPtr) @[el2_dma_ctrl.scala 375:78] - node _T_1092 = bits(_T_1091, 0, 0) @[el2_dma_ctrl.scala 375:78] - node _T_1093 = and(_T_1090, _T_1092) @[el2_dma_ctrl.scala 375:67] - io.dma_dbg_cmd_done <= _T_1093 @[el2_dma_ctrl.scala 375:25] - node _T_1094 = bits(fifo_addr[RspPtr], 2, 2) @[el2_dma_ctrl.scala 376:49] - node _T_1095 = bits(fifo_data[RspPtr], 63, 32) @[el2_dma_ctrl.scala 376:71] - node _T_1096 = bits(fifo_data[RspPtr], 31, 0) @[el2_dma_ctrl.scala 376:98] - node _T_1097 = mux(_T_1094, _T_1095, _T_1096) @[el2_dma_ctrl.scala 376:31] - io.dma_dbg_rddata <= _T_1097 @[el2_dma_ctrl.scala 376:25] - node _T_1098 = orr(fifo_error[RspPtr]) @[el2_dma_ctrl.scala 377:47] - io.dma_dbg_cmd_fail <= _T_1098 @[el2_dma_ctrl.scala 377:25] - node _T_1099 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 379:38] - node _T_1100 = bits(_T_1099, 0, 0) @[el2_dma_ctrl.scala 379:38] - node _T_1101 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 379:58] - node _T_1102 = bits(_T_1101, 0, 0) @[el2_dma_ctrl.scala 379:58] - node _T_1103 = eq(_T_1102, UInt<1>("h00")) @[el2_dma_ctrl.scala 379:48] - node _T_1104 = and(_T_1100, _T_1103) @[el2_dma_ctrl.scala 379:46] - node _T_1105 = dshr(fifo_dbg, RdPtr) @[el2_dma_ctrl.scala 379:76] - node _T_1106 = bits(_T_1105, 0, 0) @[el2_dma_ctrl.scala 379:76] - node _T_1107 = and(_T_1104, _T_1106) @[el2_dma_ctrl.scala 379:66] - node _T_1108 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 379:111] - node _T_1109 = or(_T_1108, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 379:134] - node _T_1110 = not(_T_1109) @[el2_dma_ctrl.scala 379:88] - node _T_1111 = bits(_T_1110, 0, 0) @[el2_dma_ctrl.scala 379:164] - node _T_1112 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 379:184] - node _T_1113 = neq(_T_1112, UInt<2>("h02")) @[el2_dma_ctrl.scala 379:191] - node _T_1114 = or(_T_1111, _T_1113) @[el2_dma_ctrl.scala 379:167] - node _T_1115 = and(_T_1107, _T_1114) @[el2_dma_ctrl.scala 379:84] - dma_dbg_cmd_error <= _T_1115 @[el2_dma_ctrl.scala 379:25] - node _T_1116 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 383:64] - node _T_1117 = and(dma_mem_req, _T_1116) @[el2_dma_ctrl.scala 383:40] - node _T_1118 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 383:105] - node _T_1119 = and(_T_1117, _T_1118) @[el2_dma_ctrl.scala 383:87] - io.dma_dccm_stall_any <= _T_1119 @[el2_dma_ctrl.scala 383:25] - node _T_1120 = and(dma_mem_req, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 384:40] - node _T_1121 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 384:81] - node _T_1122 = and(_T_1120, _T_1121) @[el2_dma_ctrl.scala 384:63] - io.dma_iccm_stall_any <= _T_1122 @[el2_dma_ctrl.scala 384:25] - node _T_1123 = orr(fifo_valid) @[el2_dma_ctrl.scala 388:30] - node _T_1124 = not(_T_1123) @[el2_dma_ctrl.scala 388:17] - fifo_empty <= _T_1124 @[el2_dma_ctrl.scala 388:14] - dma_nack_count_csr <= io.dec_tlu_dma_qos_prty @[el2_dma_ctrl.scala 392:22] - node _T_1125 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 393:45] - node _T_1126 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 393:95] - node _T_1127 = eq(_T_1126, UInt<1>("h00")) @[el2_dma_ctrl.scala 393:77] + node _T_1067 = neq(_T_1066, UInt<4>("h0f")) @[el2_dma_ctrl.scala 371:68] + node _T_1068 = and(_T_1046, _T_1067) @[el2_dma_ctrl.scala 368:78] + node _T_1069 = or(_T_1043, _T_1068) @[el2_dma_ctrl.scala 367:145] + node _T_1070 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 372:62] + node _T_1071 = eq(_T_1070, UInt<2>("h03")) @[el2_dma_ctrl.scala 372:69] + node _T_1072 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1071) @[el2_dma_ctrl.scala 372:45] + node _T_1073 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 372:97] + node _T_1074 = eq(_T_1073, UInt<4>("h0f")) @[el2_dma_ctrl.scala 372:103] + node _T_1075 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 372:133] + node _T_1076 = eq(_T_1075, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 372:139] + node _T_1077 = or(_T_1074, _T_1076) @[el2_dma_ctrl.scala 372:116] + node _T_1078 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 372:169] + node _T_1079 = eq(_T_1078, UInt<8>("h0ff")) @[el2_dma_ctrl.scala 372:175] + node _T_1080 = or(_T_1077, _T_1079) @[el2_dma_ctrl.scala 372:152] + node _T_1081 = eq(_T_1080, UInt<1>("h00")) @[el2_dma_ctrl.scala 372:80] + node _T_1082 = and(_T_1072, _T_1081) @[el2_dma_ctrl.scala 372:78] + node _T_1083 = or(_T_1069, _T_1082) @[el2_dma_ctrl.scala 371:79] + node _T_1084 = and(_T_1010, _T_1083) @[el2_dma_ctrl.scala 362:87] + dma_alignment_error <= _T_1084 @[el2_dma_ctrl.scala 362:25] + node _T_1085 = and(fifo_empty, dbg_dma_bubble_bus) @[el2_dma_ctrl.scala 376:39] + io.dma_dbg_ready <= _T_1085 @[el2_dma_ctrl.scala 376:25] + node _T_1086 = dshr(fifo_valid, RspPtr) @[el2_dma_ctrl.scala 377:39] + node _T_1087 = bits(_T_1086, 0, 0) @[el2_dma_ctrl.scala 377:39] + node _T_1088 = dshr(fifo_dbg, RspPtr) @[el2_dma_ctrl.scala 377:58] + node _T_1089 = bits(_T_1088, 0, 0) @[el2_dma_ctrl.scala 377:58] + node _T_1090 = and(_T_1087, _T_1089) @[el2_dma_ctrl.scala 377:48] + node _T_1091 = dshr(fifo_done, RspPtr) @[el2_dma_ctrl.scala 377:78] + node _T_1092 = bits(_T_1091, 0, 0) @[el2_dma_ctrl.scala 377:78] + node _T_1093 = and(_T_1090, _T_1092) @[el2_dma_ctrl.scala 377:67] + io.dma_dbg_cmd_done <= _T_1093 @[el2_dma_ctrl.scala 377:25] + node _T_1094 = bits(fifo_addr[RspPtr], 2, 2) @[el2_dma_ctrl.scala 378:49] + node _T_1095 = bits(fifo_data[RspPtr], 63, 32) @[el2_dma_ctrl.scala 378:71] + node _T_1096 = bits(fifo_data[RspPtr], 31, 0) @[el2_dma_ctrl.scala 378:98] + node _T_1097 = mux(_T_1094, _T_1095, _T_1096) @[el2_dma_ctrl.scala 378:31] + io.dma_dbg_rddata <= _T_1097 @[el2_dma_ctrl.scala 378:25] + node _T_1098 = orr(fifo_error[RspPtr]) @[el2_dma_ctrl.scala 379:47] + io.dma_dbg_cmd_fail <= _T_1098 @[el2_dma_ctrl.scala 379:25] + node _T_1099 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 381:38] + node _T_1100 = bits(_T_1099, 0, 0) @[el2_dma_ctrl.scala 381:38] + node _T_1101 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 381:58] + node _T_1102 = bits(_T_1101, 0, 0) @[el2_dma_ctrl.scala 381:58] + node _T_1103 = eq(_T_1102, UInt<1>("h00")) @[el2_dma_ctrl.scala 381:48] + node _T_1104 = and(_T_1100, _T_1103) @[el2_dma_ctrl.scala 381:46] + node _T_1105 = dshr(fifo_dbg, RdPtr) @[el2_dma_ctrl.scala 381:76] + node _T_1106 = bits(_T_1105, 0, 0) @[el2_dma_ctrl.scala 381:76] + node _T_1107 = and(_T_1104, _T_1106) @[el2_dma_ctrl.scala 381:66] + node _T_1108 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 381:111] + node _T_1109 = or(_T_1108, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 381:134] + node _T_1110 = not(_T_1109) @[el2_dma_ctrl.scala 381:88] + node _T_1111 = bits(_T_1110, 0, 0) @[el2_dma_ctrl.scala 381:164] + node _T_1112 = bits(dma_mem_sz_int, 1, 0) @[el2_dma_ctrl.scala 381:184] + node _T_1113 = neq(_T_1112, UInt<2>("h02")) @[el2_dma_ctrl.scala 381:191] + node _T_1114 = or(_T_1111, _T_1113) @[el2_dma_ctrl.scala 381:167] + node _T_1115 = and(_T_1107, _T_1114) @[el2_dma_ctrl.scala 381:84] + dma_dbg_cmd_error <= _T_1115 @[el2_dma_ctrl.scala 381:25] + node _T_1116 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 385:64] + node _T_1117 = and(dma_mem_req, _T_1116) @[el2_dma_ctrl.scala 385:40] + node _T_1118 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 385:105] + node _T_1119 = and(_T_1117, _T_1118) @[el2_dma_ctrl.scala 385:87] + io.dma_dccm_stall_any <= _T_1119 @[el2_dma_ctrl.scala 385:25] + node _T_1120 = and(dma_mem_req, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 386:40] + node _T_1121 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 386:81] + node _T_1122 = and(_T_1120, _T_1121) @[el2_dma_ctrl.scala 386:63] + io.dma_iccm_stall_any <= _T_1122 @[el2_dma_ctrl.scala 386:25] + node _T_1123 = orr(fifo_valid) @[el2_dma_ctrl.scala 390:30] + node _T_1124 = not(_T_1123) @[el2_dma_ctrl.scala 390:17] + fifo_empty <= _T_1124 @[el2_dma_ctrl.scala 390:14] + dma_nack_count_csr <= io.dec_tlu_dma_qos_prty @[el2_dma_ctrl.scala 394:22] + node _T_1125 = geq(dma_nack_count, dma_nack_count_csr) @[el2_dma_ctrl.scala 395:45] + node _T_1126 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 395:115] + node _T_1127 = eq(_T_1126, UInt<1>("h00")) @[el2_dma_ctrl.scala 395:77] node _T_1128 = bits(_T_1127, 0, 0) @[Bitwise.scala 72:15] node _T_1129 = mux(_T_1128, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_1130 = bits(dma_nack_count, 2, 0) @[el2_dma_ctrl.scala 393:131] - node _T_1131 = and(_T_1129, _T_1130) @[el2_dma_ctrl.scala 393:115] - node _T_1132 = bits(dma_mem_req, 0, 0) @[el2_dma_ctrl.scala 393:156] - node _T_1133 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 393:183] - node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dma_ctrl.scala 393:165] - node _T_1135 = and(_T_1132, _T_1134) @[el2_dma_ctrl.scala 393:163] - node _T_1136 = bits(dma_nack_count, 2, 0) @[el2_dma_ctrl.scala 393:218] - node _T_1137 = add(_T_1136, UInt<1>("h01")) @[el2_dma_ctrl.scala 393:224] - node _T_1138 = tail(_T_1137, 1) @[el2_dma_ctrl.scala 393:224] - node _T_1139 = mux(_T_1135, _T_1138, UInt<1>("h00")) @[el2_dma_ctrl.scala 393:142] - node dma_nack_count_d = mux(_T_1125, _T_1131, _T_1139) @[el2_dma_ctrl.scala 393:29] - node _T_1140 = bits(dma_nack_count_d, 2, 0) @[el2_dma_ctrl.scala 396:31] - node _T_1141 = bits(dma_mem_req, 0, 0) @[el2_dma_ctrl.scala 396:55] + node _T_1130 = bits(dma_nack_count, 2, 0) @[el2_dma_ctrl.scala 395:151] + node _T_1131 = and(_T_1129, _T_1130) @[el2_dma_ctrl.scala 395:135] + node _T_1132 = bits(dma_mem_req, 0, 0) @[el2_dma_ctrl.scala 395:176] + node _T_1133 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 395:223] + node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[el2_dma_ctrl.scala 395:185] + node _T_1135 = and(_T_1132, _T_1134) @[el2_dma_ctrl.scala 395:183] + node _T_1136 = bits(dma_nack_count, 2, 0) @[el2_dma_ctrl.scala 395:258] + node _T_1137 = add(_T_1136, UInt<1>("h01")) @[el2_dma_ctrl.scala 395:264] + node _T_1138 = tail(_T_1137, 1) @[el2_dma_ctrl.scala 395:264] + node _T_1139 = mux(_T_1135, _T_1138, UInt<1>("h00")) @[el2_dma_ctrl.scala 395:162] + node dma_nack_count_d = mux(_T_1125, _T_1131, _T_1139) @[el2_dma_ctrl.scala 395:29] + node _T_1140 = bits(dma_nack_count_d, 2, 0) @[el2_dma_ctrl.scala 398:31] + node _T_1141 = bits(dma_mem_req, 0, 0) @[el2_dma_ctrl.scala 398:55] reg _T_1142 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1141 : @[Reg.scala 28:19] _T_1142 <= _T_1140 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - dma_nack_count <= _T_1142 @[el2_dma_ctrl.scala 395:22] - node _T_1143 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 401:33] - node _T_1144 = bits(_T_1143, 0, 0) @[el2_dma_ctrl.scala 401:33] - node _T_1145 = dshr(fifo_rpend, RdPtr) @[el2_dma_ctrl.scala 401:54] - node _T_1146 = bits(_T_1145, 0, 0) @[el2_dma_ctrl.scala 401:54] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dma_ctrl.scala 401:43] - node _T_1148 = and(_T_1144, _T_1147) @[el2_dma_ctrl.scala 401:41] - node _T_1149 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 401:74] - node _T_1150 = bits(_T_1149, 0, 0) @[el2_dma_ctrl.scala 401:74] - node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[el2_dma_ctrl.scala 401:64] - node _T_1152 = and(_T_1148, _T_1151) @[el2_dma_ctrl.scala 401:62] - node _T_1153 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 401:104] - node _T_1154 = or(_T_1153, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 401:126] - node _T_1155 = eq(_T_1154, UInt<1>("h00")) @[el2_dma_ctrl.scala 401:84] - node _T_1156 = and(_T_1152, _T_1155) @[el2_dma_ctrl.scala 401:82] - dma_mem_req <= _T_1156 @[el2_dma_ctrl.scala 401:20] - node _T_1157 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 402:59] - node _T_1158 = and(dma_mem_req, _T_1157) @[el2_dma_ctrl.scala 402:35] - node _T_1159 = and(_T_1158, io.dccm_ready) @[el2_dma_ctrl.scala 402:82] - io.dma_dccm_req <= _T_1159 @[el2_dma_ctrl.scala 402:20] - node _T_1160 = and(dma_mem_req, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 403:35] - node _T_1161 = and(_T_1160, io.iccm_ready) @[el2_dma_ctrl.scala 403:58] - io.dma_iccm_req <= _T_1161 @[el2_dma_ctrl.scala 403:20] - io.dma_mem_tag <= RdPtr @[el2_dma_ctrl.scala 404:20] - dma_mem_addr_int <= fifo_addr[RdPtr] @[el2_dma_ctrl.scala 405:20] - dma_mem_sz_int <= fifo_sz[RdPtr] @[el2_dma_ctrl.scala 406:20] - node _T_1162 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 407:61] - node _T_1163 = eq(_T_1162, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 407:67] - node _T_1164 = and(io.dma_mem_write, _T_1163) @[el2_dma_ctrl.scala 407:44] - node _T_1165 = bits(dma_mem_addr_int, 31, 3) @[el2_dma_ctrl.scala 407:101] - node _T_1166 = bits(dma_mem_addr_int, 1, 0) @[el2_dma_ctrl.scala 407:131] + dma_nack_count <= _T_1142 @[el2_dma_ctrl.scala 397:22] + node _T_1143 = dshr(fifo_valid, RdPtr) @[el2_dma_ctrl.scala 403:33] + node _T_1144 = bits(_T_1143, 0, 0) @[el2_dma_ctrl.scala 403:33] + node _T_1145 = dshr(fifo_rpend, RdPtr) @[el2_dma_ctrl.scala 403:54] + node _T_1146 = bits(_T_1145, 0, 0) @[el2_dma_ctrl.scala 403:54] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_dma_ctrl.scala 403:43] + node _T_1148 = and(_T_1144, _T_1147) @[el2_dma_ctrl.scala 403:41] + node _T_1149 = dshr(fifo_done, RdPtr) @[el2_dma_ctrl.scala 403:74] + node _T_1150 = bits(_T_1149, 0, 0) @[el2_dma_ctrl.scala 403:74] + node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[el2_dma_ctrl.scala 403:64] + node _T_1152 = and(_T_1148, _T_1151) @[el2_dma_ctrl.scala 403:62] + node _T_1153 = or(dma_address_error, dma_alignment_error) @[el2_dma_ctrl.scala 403:104] + node _T_1154 = or(_T_1153, dma_dbg_cmd_error) @[el2_dma_ctrl.scala 403:126] + node _T_1155 = eq(_T_1154, UInt<1>("h00")) @[el2_dma_ctrl.scala 403:84] + node _T_1156 = and(_T_1152, _T_1155) @[el2_dma_ctrl.scala 403:82] + dma_mem_req <= _T_1156 @[el2_dma_ctrl.scala 403:20] + node _T_1157 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[el2_dma_ctrl.scala 404:79] + node _T_1158 = and(dma_mem_req, _T_1157) @[el2_dma_ctrl.scala 404:55] + node _T_1159 = and(_T_1158, io.lsu_dma.dccm_ready) @[el2_dma_ctrl.scala 404:102] + io.lsu_dma.dma_lsc_ctl.dma_dccm_req <= _T_1159 @[el2_dma_ctrl.scala 404:40] + node _T_1160 = and(dma_mem_req, dma_mem_addr_in_iccm) @[el2_dma_ctrl.scala 405:35] + node _T_1161 = and(_T_1160, io.iccm_ready) @[el2_dma_ctrl.scala 405:58] + io.dma_iccm_req <= _T_1161 @[el2_dma_ctrl.scala 405:20] + io.lsu_dma.dma_mem_tag <= RdPtr @[el2_dma_ctrl.scala 406:28] + dma_mem_addr_int <= fifo_addr[RdPtr] @[el2_dma_ctrl.scala 407:20] + dma_mem_sz_int <= fifo_sz[RdPtr] @[el2_dma_ctrl.scala 408:20] + node _T_1162 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 409:101] + node _T_1163 = eq(_T_1162, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 409:107] + node _T_1164 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1163) @[el2_dma_ctrl.scala 409:84] + node _T_1165 = bits(dma_mem_addr_int, 31, 3) @[el2_dma_ctrl.scala 409:141] + node _T_1166 = bits(dma_mem_addr_int, 1, 0) @[el2_dma_ctrl.scala 409:171] node _T_1167 = cat(_T_1165, UInt<1>("h01")) @[Cat.scala 29:58] node _T_1168 = cat(_T_1167, _T_1166) @[Cat.scala 29:58] - node _T_1169 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 407:156] - node _T_1170 = mux(_T_1164, _T_1168, _T_1169) @[el2_dma_ctrl.scala 407:26] - io.dma_mem_addr <= _T_1170 @[el2_dma_ctrl.scala 407:20] - node _T_1171 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 408:62] - node _T_1172 = eq(_T_1171, UInt<4>("h0f")) @[el2_dma_ctrl.scala 408:68] - node _T_1173 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 408:98] - node _T_1174 = eq(_T_1173, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 408:104] - node _T_1175 = or(_T_1172, _T_1174) @[el2_dma_ctrl.scala 408:81] - node _T_1176 = and(io.dma_mem_write, _T_1175) @[el2_dma_ctrl.scala 408:44] - node _T_1177 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 408:138] - node _T_1178 = mux(_T_1176, UInt<2>("h02"), _T_1177) @[el2_dma_ctrl.scala 408:26] - io.dma_mem_sz <= _T_1178 @[el2_dma_ctrl.scala 408:20] - dma_mem_byteen <= fifo_byteen[RdPtr] @[el2_dma_ctrl.scala 409:20] - node _T_1179 = dshr(fifo_write, RdPtr) @[el2_dma_ctrl.scala 410:33] - node _T_1180 = bits(_T_1179, 0, 0) @[el2_dma_ctrl.scala 410:33] - io.dma_mem_write <= _T_1180 @[el2_dma_ctrl.scala 410:20] - io.dma_mem_wdata <= fifo_data[RdPtr] @[el2_dma_ctrl.scala 411:20] - node _T_1181 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 415:47] - node _T_1182 = and(io.dma_dccm_req, _T_1181) @[el2_dma_ctrl.scala 415:45] - io.dma_pmu_dccm_read <= _T_1182 @[el2_dma_ctrl.scala 415:26] - node _T_1183 = and(io.dma_dccm_req, io.dma_mem_write) @[el2_dma_ctrl.scala 416:45] - io.dma_pmu_dccm_write <= _T_1183 @[el2_dma_ctrl.scala 416:26] - node _T_1184 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 417:46] - node _T_1185 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 417:67] - node _T_1186 = and(_T_1184, _T_1185) @[el2_dma_ctrl.scala 417:65] - io.dma_pmu_any_read <= _T_1186 @[el2_dma_ctrl.scala 417:26] - node _T_1187 = or(io.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 418:46] - node _T_1188 = and(_T_1187, io.dma_mem_write) @[el2_dma_ctrl.scala 418:65] - io.dma_pmu_any_write <= _T_1188 @[el2_dma_ctrl.scala 418:26] - reg _T_1189 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 423:12] - _T_1189 <= fifo_full_spec @[el2_dma_ctrl.scala 423:12] - fifo_full <= _T_1189 @[el2_dma_ctrl.scala 422:22] - reg _T_1190 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 427:12] - _T_1190 <= io.dbg_dma_bubble @[el2_dma_ctrl.scala 427:12] - dbg_dma_bubble_bus <= _T_1190 @[el2_dma_ctrl.scala 426:22] - reg _T_1191 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 431:12] - _T_1191 <= io.dma_dbg_cmd_done @[el2_dma_ctrl.scala 431:12] - dma_dbg_cmd_done_q <= _T_1191 @[el2_dma_ctrl.scala 430:22] - node _T_1192 = and(bus_cmd_valid, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 436:44] - node _T_1193 = or(_T_1192, io.dbg_cmd_valid) @[el2_dma_ctrl.scala 436:65] - node dma_buffer_c1_clken = or(_T_1193, io.clk_override) @[el2_dma_ctrl.scala 436:84] - node _T_1194 = or(bus_cmd_valid, bus_rsp_valid) @[el2_dma_ctrl.scala 437:44] - node _T_1195 = or(_T_1194, io.dbg_cmd_valid) @[el2_dma_ctrl.scala 437:60] - node _T_1196 = or(_T_1195, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 437:79] - node _T_1197 = or(_T_1196, dma_dbg_cmd_done_q) @[el2_dma_ctrl.scala 437:101] - node _T_1198 = orr(fifo_valid) @[el2_dma_ctrl.scala 437:136] - node _T_1199 = or(_T_1197, _T_1198) @[el2_dma_ctrl.scala 437:122] - node dma_free_clken = or(_T_1199, io.clk_override) @[el2_dma_ctrl.scala 437:141] - inst dma_buffer_c1cgc of rvclkhdr_10 @[el2_dma_ctrl.scala 439:32] + node _T_1169 = bits(dma_mem_addr_int, 31, 0) @[el2_dma_ctrl.scala 409:196] + node _T_1170 = mux(_T_1164, _T_1168, _T_1169) @[el2_dma_ctrl.scala 409:46] + io.lsu_dma.dma_lsc_ctl.dma_mem_addr <= _T_1170 @[el2_dma_ctrl.scala 409:40] + node _T_1171 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 410:102] + node _T_1172 = eq(_T_1171, UInt<4>("h0f")) @[el2_dma_ctrl.scala 410:108] + node _T_1173 = bits(dma_mem_byteen, 7, 0) @[el2_dma_ctrl.scala 410:138] + node _T_1174 = eq(_T_1173, UInt<8>("h0f0")) @[el2_dma_ctrl.scala 410:144] + node _T_1175 = or(_T_1172, _T_1174) @[el2_dma_ctrl.scala 410:121] + node _T_1176 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1175) @[el2_dma_ctrl.scala 410:84] + node _T_1177 = bits(dma_mem_sz_int, 2, 0) @[el2_dma_ctrl.scala 410:178] + node _T_1178 = mux(_T_1176, UInt<2>("h02"), _T_1177) @[el2_dma_ctrl.scala 410:46] + io.lsu_dma.dma_lsc_ctl.dma_mem_sz <= _T_1178 @[el2_dma_ctrl.scala 410:40] + dma_mem_byteen <= fifo_byteen[RdPtr] @[el2_dma_ctrl.scala 411:20] + node _T_1179 = dshr(fifo_write, RdPtr) @[el2_dma_ctrl.scala 412:53] + node _T_1180 = bits(_T_1179, 0, 0) @[el2_dma_ctrl.scala 412:53] + io.lsu_dma.dma_lsc_ctl.dma_mem_write <= _T_1180 @[el2_dma_ctrl.scala 412:40] + io.lsu_dma.dma_lsc_ctl.dma_mem_wdata <= fifo_data[RdPtr] @[el2_dma_ctrl.scala 413:40] + node _T_1181 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 417:67] + node _T_1182 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, _T_1181) @[el2_dma_ctrl.scala 417:65] + io.dma_pmu_dccm_read <= _T_1182 @[el2_dma_ctrl.scala 417:26] + node _T_1183 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 418:65] + io.dma_pmu_dccm_write <= _T_1183 @[el2_dma_ctrl.scala 418:26] + node _T_1184 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 419:66] + node _T_1185 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 419:87] + node _T_1186 = and(_T_1184, _T_1185) @[el2_dma_ctrl.scala 419:85] + io.dma_pmu_any_read <= _T_1186 @[el2_dma_ctrl.scala 419:26] + node _T_1187 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.dma_iccm_req) @[el2_dma_ctrl.scala 420:66] + node _T_1188 = and(_T_1187, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_dma_ctrl.scala 420:85] + io.dma_pmu_any_write <= _T_1188 @[el2_dma_ctrl.scala 420:26] + reg _T_1189 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 425:12] + _T_1189 <= fifo_full_spec @[el2_dma_ctrl.scala 425:12] + fifo_full <= _T_1189 @[el2_dma_ctrl.scala 424:22] + reg _T_1190 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 429:12] + _T_1190 <= io.dbg_dma_bubble @[el2_dma_ctrl.scala 429:12] + dbg_dma_bubble_bus <= _T_1190 @[el2_dma_ctrl.scala 428:22] + reg _T_1191 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 433:12] + _T_1191 <= io.dma_dbg_cmd_done @[el2_dma_ctrl.scala 433:12] + dma_dbg_cmd_done_q <= _T_1191 @[el2_dma_ctrl.scala 432:22] + node _T_1192 = and(bus_cmd_valid, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 438:44] + node _T_1193 = or(_T_1192, io.dbg_cmd_valid) @[el2_dma_ctrl.scala 438:65] + node dma_buffer_c1_clken = or(_T_1193, io.clk_override) @[el2_dma_ctrl.scala 438:84] + node _T_1194 = or(bus_cmd_valid, bus_rsp_valid) @[el2_dma_ctrl.scala 439:44] + node _T_1195 = or(_T_1194, io.dbg_cmd_valid) @[el2_dma_ctrl.scala 439:60] + node _T_1196 = or(_T_1195, io.dma_dbg_cmd_done) @[el2_dma_ctrl.scala 439:79] + node _T_1197 = or(_T_1196, dma_dbg_cmd_done_q) @[el2_dma_ctrl.scala 439:101] + node _T_1198 = orr(fifo_valid) @[el2_dma_ctrl.scala 439:136] + node _T_1199 = or(_T_1197, _T_1198) @[el2_dma_ctrl.scala 439:122] + node dma_free_clken = or(_T_1199, io.clk_override) @[el2_dma_ctrl.scala 439:141] + inst dma_buffer_c1cgc of rvclkhdr_10 @[el2_dma_ctrl.scala 441:32] dma_buffer_c1cgc.clock <= clock dma_buffer_c1cgc.reset <= reset - dma_buffer_c1cgc.io.en <= dma_buffer_c1_clken @[el2_dma_ctrl.scala 440:33] - dma_buffer_c1cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 441:33] - dma_buffer_c1cgc.io.clk <= clock @[el2_dma_ctrl.scala 442:33] - dma_buffer_c1_clk <= dma_buffer_c1cgc.io.l1clk @[el2_dma_ctrl.scala 443:33] - inst dma_free_cgc of rvclkhdr_11 @[el2_dma_ctrl.scala 445:28] + dma_buffer_c1cgc.io.en <= dma_buffer_c1_clken @[el2_dma_ctrl.scala 442:33] + dma_buffer_c1cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 443:33] + dma_buffer_c1cgc.io.clk <= clock @[el2_dma_ctrl.scala 444:33] + dma_buffer_c1_clk <= dma_buffer_c1cgc.io.l1clk @[el2_dma_ctrl.scala 445:33] + inst dma_free_cgc of rvclkhdr_11 @[el2_dma_ctrl.scala 447:28] dma_free_cgc.clock <= clock dma_free_cgc.reset <= reset - dma_free_cgc.io.en <= dma_free_clken @[el2_dma_ctrl.scala 446:29] - dma_free_cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 447:29] - dma_free_cgc.io.clk <= clock @[el2_dma_ctrl.scala 448:29] - dma_free_clk <= dma_free_cgc.io.l1clk @[el2_dma_ctrl.scala 449:29] - inst dma_bus_cgc of rvclkhdr_12 @[el2_dma_ctrl.scala 451:27] + dma_free_cgc.io.en <= dma_free_clken @[el2_dma_ctrl.scala 448:29] + dma_free_cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 449:29] + dma_free_cgc.io.clk <= clock @[el2_dma_ctrl.scala 450:29] + dma_free_clk <= dma_free_cgc.io.l1clk @[el2_dma_ctrl.scala 451:29] + inst dma_bus_cgc of rvclkhdr_12 @[el2_dma_ctrl.scala 453:27] dma_bus_cgc.clock <= clock dma_bus_cgc.reset <= reset - dma_bus_cgc.io.en <= io.dma_bus_clk_en @[el2_dma_ctrl.scala 452:28] - dma_bus_cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 453:28] - dma_bus_cgc.io.clk <= clock @[el2_dma_ctrl.scala 454:28] - dma_bus_clk <= dma_bus_cgc.io.l1clk @[el2_dma_ctrl.scala 455:28] - node wrbuf_en = and(io.dma_axi_awvalid, io.dma_axi_awready) @[el2_dma_ctrl.scala 459:46] - node wrbuf_data_en = and(io.dma_axi_wvalid, io.dma_axi_wready) @[el2_dma_ctrl.scala 460:45] - node wrbuf_cmd_sent = and(axi_mstr_prty_en, bus_cmd_write) @[el2_dma_ctrl.scala 461:40] - node _T_1200 = bits(wrbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 462:42] - node _T_1201 = eq(wrbuf_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 462:51] - node wrbuf_rst = and(_T_1200, _T_1201) @[el2_dma_ctrl.scala 462:49] - node _T_1202 = bits(wrbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 463:42] - node _T_1203 = eq(wrbuf_data_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 463:51] - node wrbuf_data_rst = and(_T_1202, _T_1203) @[el2_dma_ctrl.scala 463:49] - node _T_1204 = mux(wrbuf_en, UInt<1>("h01"), wrbuf_vld) @[el2_dma_ctrl.scala 465:63] - node _T_1205 = eq(wrbuf_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 465:92] - node _T_1206 = and(_T_1204, _T_1205) @[el2_dma_ctrl.scala 465:90] - reg _T_1207 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 465:59] - _T_1207 <= _T_1206 @[el2_dma_ctrl.scala 465:59] - wrbuf_vld <= _T_1207 @[el2_dma_ctrl.scala 465:25] - node _T_1208 = mux(wrbuf_data_en, UInt<1>("h01"), wrbuf_data_vld) @[el2_dma_ctrl.scala 467:63] - node _T_1209 = eq(wrbuf_data_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 467:102] - node _T_1210 = and(_T_1208, _T_1209) @[el2_dma_ctrl.scala 467:100] - reg _T_1211 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 467:59] - _T_1211 <= _T_1210 @[el2_dma_ctrl.scala 467:59] - wrbuf_data_vld <= _T_1211 @[el2_dma_ctrl.scala 467:25] + dma_bus_cgc.io.en <= io.dma_bus_clk_en @[el2_dma_ctrl.scala 454:28] + dma_bus_cgc.io.scan_mode <= io.scan_mode @[el2_dma_ctrl.scala 455:28] + dma_bus_cgc.io.clk <= clock @[el2_dma_ctrl.scala 456:28] + dma_bus_clk <= dma_bus_cgc.io.l1clk @[el2_dma_ctrl.scala 457:28] + node wrbuf_en = and(io.dma_axi_awvalid, io.dma_axi_awready) @[el2_dma_ctrl.scala 461:46] + node wrbuf_data_en = and(io.dma_axi_wvalid, io.dma_axi_wready) @[el2_dma_ctrl.scala 462:45] + node wrbuf_cmd_sent = and(axi_mstr_prty_en, bus_cmd_write) @[el2_dma_ctrl.scala 463:40] + node _T_1200 = bits(wrbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 464:42] + node _T_1201 = eq(wrbuf_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 464:51] + node wrbuf_rst = and(_T_1200, _T_1201) @[el2_dma_ctrl.scala 464:49] + node _T_1202 = bits(wrbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 465:42] + node _T_1203 = eq(wrbuf_data_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 465:51] + node wrbuf_data_rst = and(_T_1202, _T_1203) @[el2_dma_ctrl.scala 465:49] + node _T_1204 = mux(wrbuf_en, UInt<1>("h01"), wrbuf_vld) @[el2_dma_ctrl.scala 467:63] + node _T_1205 = eq(wrbuf_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 467:92] + node _T_1206 = and(_T_1204, _T_1205) @[el2_dma_ctrl.scala 467:90] + reg _T_1207 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 467:59] + _T_1207 <= _T_1206 @[el2_dma_ctrl.scala 467:59] + wrbuf_vld <= _T_1207 @[el2_dma_ctrl.scala 467:25] + node _T_1208 = mux(wrbuf_data_en, UInt<1>("h01"), wrbuf_data_vld) @[el2_dma_ctrl.scala 469:63] + node _T_1209 = eq(wrbuf_data_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 469:102] + node _T_1210 = and(_T_1208, _T_1209) @[el2_dma_ctrl.scala 469:100] + reg _T_1211 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 469:59] + _T_1211 <= _T_1210 @[el2_dma_ctrl.scala 469:59] + wrbuf_data_vld <= _T_1211 @[el2_dma_ctrl.scala 469:25] reg wrbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when wrbuf_en : @[Reg.scala 28:19] wrbuf_tag <= io.dma_axi_awid @[Reg.scala 28:23] @@ -2133,7 +2133,7 @@ circuit el2_dma_ctrl : when wrbuf_en : @[Reg.scala 28:19] wrbuf_sz <= io.dma_axi_awsize @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_1212 = and(wrbuf_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 477:62] + node _T_1212 = and(wrbuf_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 479:62] inst rvclkhdr_10 of rvclkhdr_13 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset @@ -2142,7 +2142,7 @@ circuit el2_dma_ctrl : rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg wrbuf_addr : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] wrbuf_addr <= io.dma_axi_awaddr @[el2_lib.scala 514:16] - node _T_1213 = and(wrbuf_data_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 479:66] + node _T_1213 = and(wrbuf_data_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 481:66] inst rvclkhdr_11 of rvclkhdr_14 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset @@ -2155,18 +2155,18 @@ circuit el2_dma_ctrl : when wrbuf_data_en : @[Reg.scala 28:19] wrbuf_byteen <= io.dma_axi_wstrb @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node rdbuf_en = and(io.dma_axi_arvalid, io.dma_axi_arready) @[el2_dma_ctrl.scala 487:58] - node _T_1214 = eq(bus_cmd_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 488:44] - node rdbuf_cmd_sent = and(axi_mstr_prty_en, _T_1214) @[el2_dma_ctrl.scala 488:42] - node _T_1215 = bits(rdbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 489:54] - node _T_1216 = eq(rdbuf_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 489:63] - node rdbuf_rst = and(_T_1215, _T_1216) @[el2_dma_ctrl.scala 489:61] - node _T_1217 = mux(rdbuf_en, UInt<1>("h01"), rdbuf_vld) @[el2_dma_ctrl.scala 491:51] - node _T_1218 = eq(rdbuf_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 491:80] - node _T_1219 = and(_T_1217, _T_1218) @[el2_dma_ctrl.scala 491:78] - reg _T_1220 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 491:47] - _T_1220 <= _T_1219 @[el2_dma_ctrl.scala 491:47] - rdbuf_vld <= _T_1220 @[el2_dma_ctrl.scala 491:13] + node rdbuf_en = and(io.dma_axi_arvalid, io.dma_axi_arready) @[el2_dma_ctrl.scala 489:58] + node _T_1214 = eq(bus_cmd_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 490:44] + node rdbuf_cmd_sent = and(axi_mstr_prty_en, _T_1214) @[el2_dma_ctrl.scala 490:42] + node _T_1215 = bits(rdbuf_cmd_sent, 0, 0) @[el2_dma_ctrl.scala 491:54] + node _T_1216 = eq(rdbuf_en, UInt<1>("h00")) @[el2_dma_ctrl.scala 491:63] + node rdbuf_rst = and(_T_1215, _T_1216) @[el2_dma_ctrl.scala 491:61] + node _T_1217 = mux(rdbuf_en, UInt<1>("h01"), rdbuf_vld) @[el2_dma_ctrl.scala 493:51] + node _T_1218 = eq(rdbuf_rst, UInt<1>("h00")) @[el2_dma_ctrl.scala 493:80] + node _T_1219 = and(_T_1217, _T_1218) @[el2_dma_ctrl.scala 493:78] + reg _T_1220 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_dma_ctrl.scala 493:47] + _T_1220 <= _T_1219 @[el2_dma_ctrl.scala 493:47] + rdbuf_vld <= _T_1220 @[el2_dma_ctrl.scala 493:13] reg rdbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when rdbuf_en : @[Reg.scala 28:19] rdbuf_tag <= io.dma_axi_arid @[Reg.scala 28:23] @@ -2175,7 +2175,7 @@ circuit el2_dma_ctrl : when rdbuf_en : @[Reg.scala 28:19] rdbuf_sz <= io.dma_axi_arsize @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_1221 = and(rdbuf_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 501:55] + node _T_1221 = and(rdbuf_en, io.dma_bus_clk_en) @[el2_dma_ctrl.scala 503:55] inst rvclkhdr_12 of rvclkhdr_15 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset @@ -2184,84 +2184,86 @@ circuit el2_dma_ctrl : rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg rdbuf_addr : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] rdbuf_addr <= io.dma_axi_araddr @[el2_lib.scala 514:16] - node _T_1222 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 503:44] - node _T_1223 = and(wrbuf_vld, _T_1222) @[el2_dma_ctrl.scala 503:42] - node _T_1224 = not(_T_1223) @[el2_dma_ctrl.scala 503:30] - io.dma_axi_awready <= _T_1224 @[el2_dma_ctrl.scala 503:27] - node _T_1225 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 504:49] - node _T_1226 = and(wrbuf_data_vld, _T_1225) @[el2_dma_ctrl.scala 504:47] - node _T_1227 = not(_T_1226) @[el2_dma_ctrl.scala 504:30] - io.dma_axi_wready <= _T_1227 @[el2_dma_ctrl.scala 504:27] - node _T_1228 = eq(rdbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 505:44] - node _T_1229 = and(rdbuf_vld, _T_1228) @[el2_dma_ctrl.scala 505:42] - node _T_1230 = not(_T_1229) @[el2_dma_ctrl.scala 505:30] - io.dma_axi_arready <= _T_1230 @[el2_dma_ctrl.scala 505:27] - node _T_1231 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 509:51] - node _T_1232 = or(_T_1231, rdbuf_vld) @[el2_dma_ctrl.scala 509:69] - bus_cmd_valid <= _T_1232 @[el2_dma_ctrl.scala 509:37] - node _T_1233 = and(bus_cmd_valid, dma_fifo_ready) @[el2_dma_ctrl.scala 510:54] - axi_mstr_prty_en <= _T_1233 @[el2_dma_ctrl.scala 510:37] - bus_cmd_write <= axi_mstr_sel @[el2_dma_ctrl.scala 511:37] - bus_cmd_posted_write <= UInt<1>("h00") @[el2_dma_ctrl.scala 512:25] - node _T_1234 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 513:57] - node _T_1235 = mux(_T_1234, wrbuf_addr, rdbuf_addr) @[el2_dma_ctrl.scala 513:43] - bus_cmd_addr <= _T_1235 @[el2_dma_ctrl.scala 513:37] - node _T_1236 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 514:59] - node _T_1237 = mux(_T_1236, wrbuf_sz, rdbuf_sz) @[el2_dma_ctrl.scala 514:45] - bus_cmd_sz <= _T_1237 @[el2_dma_ctrl.scala 514:39] - bus_cmd_wdata <= wrbuf_data @[el2_dma_ctrl.scala 515:37] - bus_cmd_byteen <= wrbuf_byteen @[el2_dma_ctrl.scala 516:37] - node _T_1238 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 517:57] - node _T_1239 = mux(_T_1238, wrbuf_tag, rdbuf_tag) @[el2_dma_ctrl.scala 517:43] - bus_cmd_tag <= _T_1239 @[el2_dma_ctrl.scala 517:37] - bus_cmd_mid <= UInt<1>("h00") @[el2_dma_ctrl.scala 518:37] - bus_cmd_prty <= UInt<1>("h00") @[el2_dma_ctrl.scala 519:37] - node _T_1240 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 523:43] - node _T_1241 = and(_T_1240, rdbuf_vld) @[el2_dma_ctrl.scala 523:60] - node _T_1242 = eq(_T_1241, UInt<1>("h01")) @[el2_dma_ctrl.scala 523:73] - node _T_1243 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 523:111] - node _T_1244 = mux(_T_1242, axi_mstr_priority, _T_1243) @[el2_dma_ctrl.scala 523:31] - axi_mstr_sel <= _T_1244 @[el2_dma_ctrl.scala 523:25] - node axi_mstr_prty_in = not(axi_mstr_priority) @[el2_dma_ctrl.scala 524:27] - node _T_1245 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 528:55] + node _T_1222 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 505:44] + node _T_1223 = and(wrbuf_vld, _T_1222) @[el2_dma_ctrl.scala 505:42] + node _T_1224 = not(_T_1223) @[el2_dma_ctrl.scala 505:30] + io.dma_axi_awready <= _T_1224 @[el2_dma_ctrl.scala 505:27] + node _T_1225 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 506:49] + node _T_1226 = and(wrbuf_data_vld, _T_1225) @[el2_dma_ctrl.scala 506:47] + node _T_1227 = not(_T_1226) @[el2_dma_ctrl.scala 506:30] + io.dma_axi_wready <= _T_1227 @[el2_dma_ctrl.scala 506:27] + node _T_1228 = eq(rdbuf_cmd_sent, UInt<1>("h00")) @[el2_dma_ctrl.scala 507:44] + node _T_1229 = and(rdbuf_vld, _T_1228) @[el2_dma_ctrl.scala 507:42] + node _T_1230 = not(_T_1229) @[el2_dma_ctrl.scala 507:30] + io.dma_axi_arready <= _T_1230 @[el2_dma_ctrl.scala 507:27] + node _T_1231 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 511:51] + node _T_1232 = or(_T_1231, rdbuf_vld) @[el2_dma_ctrl.scala 511:69] + bus_cmd_valid <= _T_1232 @[el2_dma_ctrl.scala 511:37] + node _T_1233 = and(bus_cmd_valid, dma_fifo_ready) @[el2_dma_ctrl.scala 512:54] + axi_mstr_prty_en <= _T_1233 @[el2_dma_ctrl.scala 512:37] + bus_cmd_write <= axi_mstr_sel @[el2_dma_ctrl.scala 513:37] + bus_cmd_posted_write <= UInt<1>("h00") @[el2_dma_ctrl.scala 514:25] + node _T_1234 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 515:57] + node _T_1235 = mux(_T_1234, wrbuf_addr, rdbuf_addr) @[el2_dma_ctrl.scala 515:43] + bus_cmd_addr <= _T_1235 @[el2_dma_ctrl.scala 515:37] + node _T_1236 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 516:59] + node _T_1237 = mux(_T_1236, wrbuf_sz, rdbuf_sz) @[el2_dma_ctrl.scala 516:45] + bus_cmd_sz <= _T_1237 @[el2_dma_ctrl.scala 516:39] + bus_cmd_wdata <= wrbuf_data @[el2_dma_ctrl.scala 517:37] + bus_cmd_byteen <= wrbuf_byteen @[el2_dma_ctrl.scala 518:37] + node _T_1238 = bits(axi_mstr_sel, 0, 0) @[el2_dma_ctrl.scala 519:57] + node _T_1239 = mux(_T_1238, wrbuf_tag, rdbuf_tag) @[el2_dma_ctrl.scala 519:43] + bus_cmd_tag <= _T_1239 @[el2_dma_ctrl.scala 519:37] + bus_cmd_mid <= UInt<1>("h00") @[el2_dma_ctrl.scala 520:37] + bus_cmd_prty <= UInt<1>("h00") @[el2_dma_ctrl.scala 521:37] + node _T_1240 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 525:43] + node _T_1241 = and(_T_1240, rdbuf_vld) @[el2_dma_ctrl.scala 525:60] + node _T_1242 = eq(_T_1241, UInt<1>("h01")) @[el2_dma_ctrl.scala 525:73] + node _T_1243 = and(wrbuf_vld, wrbuf_data_vld) @[el2_dma_ctrl.scala 525:111] + node _T_1244 = mux(_T_1242, axi_mstr_priority, _T_1243) @[el2_dma_ctrl.scala 525:31] + axi_mstr_sel <= _T_1244 @[el2_dma_ctrl.scala 525:25] + node axi_mstr_prty_in = not(axi_mstr_priority) @[el2_dma_ctrl.scala 526:27] + node _T_1245 = bits(axi_mstr_prty_en, 0, 0) @[el2_dma_ctrl.scala 530:55] reg _T_1246 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1245 : @[Reg.scala 28:19] _T_1246 <= axi_mstr_prty_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - axi_mstr_priority <= _T_1246 @[el2_dma_ctrl.scala 527:27] - node _T_1247 = dshr(fifo_valid, RspPtr) @[el2_dma_ctrl.scala 531:39] - node _T_1248 = bits(_T_1247, 0, 0) @[el2_dma_ctrl.scala 531:39] - node _T_1249 = dshr(fifo_dbg, RspPtr) @[el2_dma_ctrl.scala 531:59] - node _T_1250 = bits(_T_1249, 0, 0) @[el2_dma_ctrl.scala 531:59] - node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[el2_dma_ctrl.scala 531:50] - node _T_1252 = and(_T_1248, _T_1251) @[el2_dma_ctrl.scala 531:48] - node _T_1253 = dshr(fifo_done_bus, RspPtr) @[el2_dma_ctrl.scala 531:83] - node _T_1254 = bits(_T_1253, 0, 0) @[el2_dma_ctrl.scala 531:83] - node axi_rsp_valid = and(_T_1252, _T_1254) @[el2_dma_ctrl.scala 531:68] - node _T_1255 = dshr(fifo_write, RspPtr) @[el2_dma_ctrl.scala 533:39] - node axi_rsp_write = bits(_T_1255, 0, 0) @[el2_dma_ctrl.scala 533:39] - node _T_1256 = bits(fifo_error[RspPtr], 0, 0) @[el2_dma_ctrl.scala 534:51] - node _T_1257 = bits(fifo_error[RspPtr], 1, 1) @[el2_dma_ctrl.scala 534:83] - node _T_1258 = mux(_T_1257, UInt<2>("h03"), UInt<1>("h00")) @[el2_dma_ctrl.scala 534:64] - node axi_rsp_error = mux(_T_1256, UInt<2>("h02"), _T_1258) @[el2_dma_ctrl.scala 534:32] - node _T_1259 = and(axi_rsp_valid, axi_rsp_write) @[el2_dma_ctrl.scala 540:44] - io.dma_axi_bvalid <= _T_1259 @[el2_dma_ctrl.scala 540:27] - node _T_1260 = bits(axi_rsp_error, 1, 0) @[el2_dma_ctrl.scala 541:49] - io.dma_axi_bresp <= _T_1260 @[el2_dma_ctrl.scala 541:33] - io.dma_axi_bid <= fifo_tag[RspPtr] @[el2_dma_ctrl.scala 542:33] - node _T_1261 = eq(axi_rsp_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 544:46] - node _T_1262 = and(axi_rsp_valid, _T_1261) @[el2_dma_ctrl.scala 544:44] - io.dma_axi_rvalid <= _T_1262 @[el2_dma_ctrl.scala 544:27] - io.dma_axi_rresp <= axi_rsp_error @[el2_dma_ctrl.scala 545:33] - node _T_1263 = bits(fifo_data[RspPtr], 63, 0) @[el2_dma_ctrl.scala 546:51] - io.dma_axi_rdata <= _T_1263 @[el2_dma_ctrl.scala 546:35] - io.dma_axi_rlast <= UInt<1>("h01") @[el2_dma_ctrl.scala 547:33] - io.dma_axi_rid <= fifo_tag[RspPtr] @[el2_dma_ctrl.scala 548:37] - bus_posted_write_done <= UInt<1>("h00") @[el2_dma_ctrl.scala 550:25] - node _T_1264 = or(io.dma_axi_bvalid, io.dma_axi_rvalid) @[el2_dma_ctrl.scala 551:59] - bus_rsp_valid <= _T_1264 @[el2_dma_ctrl.scala 551:37] - node _T_1265 = and(io.dma_axi_bvalid, io.dma_axi_bready) @[el2_dma_ctrl.scala 552:60] - node _T_1266 = and(io.dma_axi_rvalid, io.dma_axi_rready) @[el2_dma_ctrl.scala 552:102] - node _T_1267 = or(_T_1265, _T_1266) @[el2_dma_ctrl.scala 552:81] - bus_rsp_sent <= _T_1267 @[el2_dma_ctrl.scala 552:37] + axi_mstr_priority <= _T_1246 @[el2_dma_ctrl.scala 529:27] + node _T_1247 = dshr(fifo_valid, RspPtr) @[el2_dma_ctrl.scala 533:39] + node _T_1248 = bits(_T_1247, 0, 0) @[el2_dma_ctrl.scala 533:39] + node _T_1249 = dshr(fifo_dbg, RspPtr) @[el2_dma_ctrl.scala 533:59] + node _T_1250 = bits(_T_1249, 0, 0) @[el2_dma_ctrl.scala 533:59] + node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[el2_dma_ctrl.scala 533:50] + node _T_1252 = and(_T_1248, _T_1251) @[el2_dma_ctrl.scala 533:48] + node _T_1253 = dshr(fifo_done_bus, RspPtr) @[el2_dma_ctrl.scala 533:83] + node _T_1254 = bits(_T_1253, 0, 0) @[el2_dma_ctrl.scala 533:83] + node axi_rsp_valid = and(_T_1252, _T_1254) @[el2_dma_ctrl.scala 533:68] + node _T_1255 = dshr(fifo_write, RspPtr) @[el2_dma_ctrl.scala 535:39] + node axi_rsp_write = bits(_T_1255, 0, 0) @[el2_dma_ctrl.scala 535:39] + node _T_1256 = bits(fifo_error[RspPtr], 0, 0) @[el2_dma_ctrl.scala 536:51] + node _T_1257 = bits(fifo_error[RspPtr], 1, 1) @[el2_dma_ctrl.scala 536:83] + node _T_1258 = mux(_T_1257, UInt<2>("h03"), UInt<1>("h00")) @[el2_dma_ctrl.scala 536:64] + node axi_rsp_error = mux(_T_1256, UInt<2>("h02"), _T_1258) @[el2_dma_ctrl.scala 536:32] + node _T_1259 = and(axi_rsp_valid, axi_rsp_write) @[el2_dma_ctrl.scala 542:44] + io.dma_axi_bvalid <= _T_1259 @[el2_dma_ctrl.scala 542:27] + node _T_1260 = bits(axi_rsp_error, 1, 0) @[el2_dma_ctrl.scala 543:49] + io.dma_axi_bresp <= _T_1260 @[el2_dma_ctrl.scala 543:33] + io.dma_axi_bid <= fifo_tag[RspPtr] @[el2_dma_ctrl.scala 544:33] + node _T_1261 = eq(axi_rsp_write, UInt<1>("h00")) @[el2_dma_ctrl.scala 546:46] + node _T_1262 = and(axi_rsp_valid, _T_1261) @[el2_dma_ctrl.scala 546:44] + io.dma_axi_rvalid <= _T_1262 @[el2_dma_ctrl.scala 546:27] + io.dma_axi_rresp <= axi_rsp_error @[el2_dma_ctrl.scala 547:33] + node _T_1263 = bits(fifo_data[RspPtr], 63, 0) @[el2_dma_ctrl.scala 548:51] + io.dma_axi_rdata <= _T_1263 @[el2_dma_ctrl.scala 548:35] + io.dma_axi_rlast <= UInt<1>("h01") @[el2_dma_ctrl.scala 549:33] + io.dma_axi_rid <= fifo_tag[RspPtr] @[el2_dma_ctrl.scala 550:37] + bus_posted_write_done <= UInt<1>("h00") @[el2_dma_ctrl.scala 552:25] + node _T_1264 = or(io.dma_axi_bvalid, io.dma_axi_rvalid) @[el2_dma_ctrl.scala 553:59] + bus_rsp_valid <= _T_1264 @[el2_dma_ctrl.scala 553:37] + node _T_1265 = and(io.dma_axi_bvalid, io.dma_axi_bready) @[el2_dma_ctrl.scala 554:60] + node _T_1266 = and(io.dma_axi_rvalid, io.dma_axi_rready) @[el2_dma_ctrl.scala 554:102] + node _T_1267 = or(_T_1265, _T_1266) @[el2_dma_ctrl.scala 554:81] + bus_rsp_sent <= _T_1267 @[el2_dma_ctrl.scala 554:37] + io.lsu_dma.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[el2_dma_ctrl.scala 555:40] + io.lsu_dma.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[el2_dma_ctrl.scala 556:41] diff --git a/el2_dma_ctrl.v b/el2_dma_ctrl.v index fa7d288a..3bd98f6e 100644 --- a/el2_dma_ctrl.v +++ b/el2_dma_ctrl.v @@ -26,6 +26,19 @@ module el2_dma_ctrl( input io_dma_bus_clk_en, input io_clk_override, input io_scan_mode, + output io_lsu_dma_dma_lsc_ctl_dma_dccm_req, + output [31:0] io_lsu_dma_dma_lsc_ctl_dma_mem_addr, + output [2:0] io_lsu_dma_dma_lsc_ctl_dma_mem_sz, + output io_lsu_dma_dma_lsc_ctl_dma_mem_write, + output [63:0] io_lsu_dma_dma_lsc_ctl_dma_mem_wdata, + output [31:0] io_lsu_dma_dma_dccm_ctl_dma_mem_addr, + output [63:0] io_lsu_dma_dma_dccm_ctl_dma_mem_wdata, + input io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid, + input io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error, + input [2:0] io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag, + input [63:0] io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata, + input io_lsu_dma_dccm_ready, + output [2:0] io_lsu_dma_dma_mem_tag, input [31:0] io_dbg_cmd_addr, input [31:0] io_dbg_cmd_wrdata, input io_dbg_cmd_valid, @@ -37,24 +50,13 @@ module el2_dma_ctrl( output io_dma_dbg_cmd_done, output io_dma_dbg_cmd_fail, output [31:0] io_dma_dbg_rddata, - output io_dma_dccm_req, output io_dma_iccm_req, - output [2:0] io_dma_mem_tag, - output [31:0] io_dma_mem_addr, - output [2:0] io_dma_mem_sz, - output io_dma_mem_write, - output [63:0] io_dma_mem_wdata, - input io_dccm_dma_rvalid, - input io_dccm_dma_ecc_error, - input [2:0] io_dccm_dma_rtag, - input [63:0] io_dccm_dma_rdata, input io_iccm_dma_rvalid, input io_iccm_dma_ecc_error, input [2:0] io_iccm_dma_rtag, input [63:0] io_iccm_dma_rdata, output io_dma_dccm_stall_any, output io_dma_iccm_stall_any, - input io_dccm_ready, input io_iccm_ready, input [2:0] io_dec_tlu_dma_qos_prty, output io_dma_pmu_dccm_read, @@ -207,18 +209,18 @@ module el2_dma_ctrl( wire rvclkhdr_9_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_9_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_9_io_scan_mode; // @[el2_lib.scala 508:23] - wire dma_buffer_c1cgc_io_l1clk; // @[el2_dma_ctrl.scala 439:32] - wire dma_buffer_c1cgc_io_clk; // @[el2_dma_ctrl.scala 439:32] - wire dma_buffer_c1cgc_io_en; // @[el2_dma_ctrl.scala 439:32] - wire dma_buffer_c1cgc_io_scan_mode; // @[el2_dma_ctrl.scala 439:32] - wire dma_free_cgc_io_l1clk; // @[el2_dma_ctrl.scala 445:28] - wire dma_free_cgc_io_clk; // @[el2_dma_ctrl.scala 445:28] - wire dma_free_cgc_io_en; // @[el2_dma_ctrl.scala 445:28] - wire dma_free_cgc_io_scan_mode; // @[el2_dma_ctrl.scala 445:28] - wire dma_bus_cgc_io_l1clk; // @[el2_dma_ctrl.scala 451:27] - wire dma_bus_cgc_io_clk; // @[el2_dma_ctrl.scala 451:27] - wire dma_bus_cgc_io_en; // @[el2_dma_ctrl.scala 451:27] - wire dma_bus_cgc_io_scan_mode; // @[el2_dma_ctrl.scala 451:27] + wire dma_buffer_c1cgc_io_l1clk; // @[el2_dma_ctrl.scala 441:32] + wire dma_buffer_c1cgc_io_clk; // @[el2_dma_ctrl.scala 441:32] + wire dma_buffer_c1cgc_io_en; // @[el2_dma_ctrl.scala 441:32] + wire dma_buffer_c1cgc_io_scan_mode; // @[el2_dma_ctrl.scala 441:32] + wire dma_free_cgc_io_l1clk; // @[el2_dma_ctrl.scala 447:28] + wire dma_free_cgc_io_clk; // @[el2_dma_ctrl.scala 447:28] + wire dma_free_cgc_io_en; // @[el2_dma_ctrl.scala 447:28] + wire dma_free_cgc_io_scan_mode; // @[el2_dma_ctrl.scala 447:28] + wire dma_bus_cgc_io_l1clk; // @[el2_dma_ctrl.scala 453:27] + wire dma_bus_cgc_io_clk; // @[el2_dma_ctrl.scala 453:27] + wire dma_bus_cgc_io_en; // @[el2_dma_ctrl.scala 453:27] + wire dma_bus_cgc_io_scan_mode; // @[el2_dma_ctrl.scala 453:27] wire rvclkhdr_10_io_l1clk; // @[el2_lib.scala 508:23] wire rvclkhdr_10_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_10_io_en; // @[el2_lib.scala 508:23] @@ -231,395 +233,395 @@ module el2_dma_ctrl( wire rvclkhdr_12_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_12_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_12_io_scan_mode; // @[el2_lib.scala 508:23] - wire dma_free_clk = dma_free_cgc_io_l1clk; // @[el2_dma_ctrl.scala 224:26 el2_dma_ctrl.scala 449:29] + wire dma_free_clk = dma_free_cgc_io_l1clk; // @[el2_dma_ctrl.scala 226:26 el2_dma_ctrl.scala 451:29] reg [2:0] RdPtr; // @[Reg.scala 27:20] reg [31:0] fifo_addr_4; // @[el2_lib.scala 514:16] reg [31:0] fifo_addr_3; // @[el2_lib.scala 514:16] reg [31:0] fifo_addr_2; // @[el2_lib.scala 514:16] reg [31:0] fifo_addr_1; // @[el2_lib.scala 514:16] reg [31:0] fifo_addr_0; // @[el2_lib.scala 514:16] - wire [31:0] _GEN_60 = 3'h1 == RdPtr ? fifo_addr_1 : fifo_addr_0; // @[el2_dma_ctrl.scala 405:20] - wire [31:0] _GEN_61 = 3'h2 == RdPtr ? fifo_addr_2 : _GEN_60; // @[el2_dma_ctrl.scala 405:20] - wire [31:0] _GEN_62 = 3'h3 == RdPtr ? fifo_addr_3 : _GEN_61; // @[el2_dma_ctrl.scala 405:20] - wire [31:0] dma_mem_addr_int = 3'h4 == RdPtr ? fifo_addr_4 : _GEN_62; // @[el2_dma_ctrl.scala 405:20] + wire [31:0] _GEN_60 = 3'h1 == RdPtr ? fifo_addr_1 : fifo_addr_0; // @[el2_dma_ctrl.scala 407:20] + wire [31:0] _GEN_61 = 3'h2 == RdPtr ? fifo_addr_2 : _GEN_60; // @[el2_dma_ctrl.scala 407:20] + wire [31:0] _GEN_62 = 3'h3 == RdPtr ? fifo_addr_3 : _GEN_61; // @[el2_dma_ctrl.scala 407:20] + wire [31:0] dma_mem_addr_int = 3'h4 == RdPtr ? fifo_addr_4 : _GEN_62; // @[el2_dma_ctrl.scala 407:20] wire dma_mem_addr_in_dccm = dma_mem_addr_int[31:16] == 16'hf004; // @[el2_lib.scala 501:39] wire dma_mem_addr_in_pic = dma_mem_addr_int[31:15] == 17'h1e018; // @[el2_lib.scala 501:39] wire dma_mem_addr_in_iccm = dma_mem_addr_int[31:16] == 16'hee00; // @[el2_lib.scala 501:39] - wire dma_bus_clk = dma_bus_cgc_io_l1clk; // @[el2_dma_ctrl.scala 226:25 el2_dma_ctrl.scala 455:28] - reg wrbuf_vld; // @[el2_dma_ctrl.scala 465:59] - reg wrbuf_data_vld; // @[el2_dma_ctrl.scala 467:59] - wire _T_1240 = wrbuf_vld & wrbuf_data_vld; // @[el2_dma_ctrl.scala 523:43] - reg rdbuf_vld; // @[el2_dma_ctrl.scala 491:47] - wire _T_1241 = _T_1240 & rdbuf_vld; // @[el2_dma_ctrl.scala 523:60] + wire dma_bus_clk = dma_bus_cgc_io_l1clk; // @[el2_dma_ctrl.scala 228:25 el2_dma_ctrl.scala 457:28] + reg wrbuf_vld; // @[el2_dma_ctrl.scala 467:59] + reg wrbuf_data_vld; // @[el2_dma_ctrl.scala 469:59] + wire _T_1240 = wrbuf_vld & wrbuf_data_vld; // @[el2_dma_ctrl.scala 525:43] + reg rdbuf_vld; // @[el2_dma_ctrl.scala 493:47] + wire _T_1241 = _T_1240 & rdbuf_vld; // @[el2_dma_ctrl.scala 525:60] reg axi_mstr_priority; // @[Reg.scala 27:20] - wire axi_mstr_sel = _T_1241 ? axi_mstr_priority : _T_1240; // @[el2_dma_ctrl.scala 523:31] + wire axi_mstr_sel = _T_1241 ? axi_mstr_priority : _T_1240; // @[el2_dma_ctrl.scala 525:31] reg [31:0] wrbuf_addr; // @[el2_lib.scala 514:16] reg [31:0] rdbuf_addr; // @[el2_lib.scala 514:16] - wire [31:0] bus_cmd_addr = axi_mstr_sel ? wrbuf_addr : rdbuf_addr; // @[el2_dma_ctrl.scala 513:43] - wire [2:0] _GEN_90 = {{2'd0}, io_dbg_cmd_addr[2]}; // @[el2_dma_ctrl.scala 251:76] - wire [3:0] _T_17 = 3'h4 * _GEN_90; // @[el2_dma_ctrl.scala 251:76] - wire [18:0] _T_18 = 19'hf << _T_17; // @[el2_dma_ctrl.scala 251:68] + wire [31:0] bus_cmd_addr = axi_mstr_sel ? wrbuf_addr : rdbuf_addr; // @[el2_dma_ctrl.scala 515:43] + wire [2:0] _GEN_90 = {{2'd0}, io_dbg_cmd_addr[2]}; // @[el2_dma_ctrl.scala 253:76] + wire [3:0] _T_17 = 3'h4 * _GEN_90; // @[el2_dma_ctrl.scala 253:76] + wire [18:0] _T_18 = 19'hf << _T_17; // @[el2_dma_ctrl.scala 253:68] reg [7:0] wrbuf_byteen; // @[Reg.scala 27:20] - wire [18:0] _T_20 = io_dbg_cmd_valid ? _T_18 : {{11'd0}, wrbuf_byteen}; // @[el2_dma_ctrl.scala 251:34] + wire [18:0] _T_20 = io_dbg_cmd_valid ? _T_18 : {{11'd0}, wrbuf_byteen}; // @[el2_dma_ctrl.scala 253:34] wire [2:0] _T_23 = {1'h0,io_dbg_cmd_size}; // @[Cat.scala 29:58] reg [2:0] wrbuf_sz; // @[Reg.scala 27:20] reg [2:0] rdbuf_sz; // @[Reg.scala 27:20] - wire [2:0] bus_cmd_sz = axi_mstr_sel ? wrbuf_sz : rdbuf_sz; // @[el2_dma_ctrl.scala 514:45] - wire [2:0] fifo_sz_in = io_dbg_cmd_valid ? _T_23 : bus_cmd_sz; // @[el2_dma_ctrl.scala 253:33] - wire fifo_write_in = io_dbg_cmd_valid ? io_dbg_cmd_write : axi_mstr_sel; // @[el2_dma_ctrl.scala 255:33] - wire bus_cmd_valid = _T_1240 | rdbuf_vld; // @[el2_dma_ctrl.scala 509:69] - reg fifo_full; // @[el2_dma_ctrl.scala 423:12] - reg dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 427:12] - wire _T_989 = fifo_full | dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 355:39] - wire dma_fifo_ready = ~_T_989; // @[el2_dma_ctrl.scala 355:27] - wire axi_mstr_prty_en = bus_cmd_valid & dma_fifo_ready; // @[el2_dma_ctrl.scala 510:54] - wire _T_28 = axi_mstr_prty_en & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 262:80] - wire _T_31 = io_dbg_cmd_valid & io_dbg_cmd_type[1]; // @[el2_dma_ctrl.scala 262:121] - wire _T_32 = _T_28 | _T_31; // @[el2_dma_ctrl.scala 262:101] + wire [2:0] bus_cmd_sz = axi_mstr_sel ? wrbuf_sz : rdbuf_sz; // @[el2_dma_ctrl.scala 516:45] + wire [2:0] fifo_sz_in = io_dbg_cmd_valid ? _T_23 : bus_cmd_sz; // @[el2_dma_ctrl.scala 255:33] + wire fifo_write_in = io_dbg_cmd_valid ? io_dbg_cmd_write : axi_mstr_sel; // @[el2_dma_ctrl.scala 257:33] + wire bus_cmd_valid = _T_1240 | rdbuf_vld; // @[el2_dma_ctrl.scala 511:69] + reg fifo_full; // @[el2_dma_ctrl.scala 425:12] + reg dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 429:12] + wire _T_989 = fifo_full | dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 357:39] + wire dma_fifo_ready = ~_T_989; // @[el2_dma_ctrl.scala 357:27] + wire axi_mstr_prty_en = bus_cmd_valid & dma_fifo_ready; // @[el2_dma_ctrl.scala 512:54] + wire _T_28 = axi_mstr_prty_en & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 264:80] + wire _T_31 = io_dbg_cmd_valid & io_dbg_cmd_type[1]; // @[el2_dma_ctrl.scala 264:121] + wire _T_32 = _T_28 | _T_31; // @[el2_dma_ctrl.scala 264:101] reg [2:0] WrPtr; // @[Reg.scala 27:20] - wire _T_33 = 3'h0 == WrPtr; // @[el2_dma_ctrl.scala 262:158] - wire _T_34 = _T_32 & _T_33; // @[el2_dma_ctrl.scala 262:151] - wire _T_41 = 3'h1 == WrPtr; // @[el2_dma_ctrl.scala 262:158] - wire _T_42 = _T_32 & _T_41; // @[el2_dma_ctrl.scala 262:151] - wire _T_49 = 3'h2 == WrPtr; // @[el2_dma_ctrl.scala 262:158] - wire _T_50 = _T_32 & _T_49; // @[el2_dma_ctrl.scala 262:151] - wire _T_57 = 3'h3 == WrPtr; // @[el2_dma_ctrl.scala 262:158] - wire _T_58 = _T_32 & _T_57; // @[el2_dma_ctrl.scala 262:151] - wire _T_65 = 3'h4 == WrPtr; // @[el2_dma_ctrl.scala 262:158] - wire _T_66 = _T_32 & _T_65; // @[el2_dma_ctrl.scala 262:151] + wire _T_33 = 3'h0 == WrPtr; // @[el2_dma_ctrl.scala 264:158] + wire _T_34 = _T_32 & _T_33; // @[el2_dma_ctrl.scala 264:151] + wire _T_41 = 3'h1 == WrPtr; // @[el2_dma_ctrl.scala 264:158] + wire _T_42 = _T_32 & _T_41; // @[el2_dma_ctrl.scala 264:151] + wire _T_49 = 3'h2 == WrPtr; // @[el2_dma_ctrl.scala 264:158] + wire _T_50 = _T_32 & _T_49; // @[el2_dma_ctrl.scala 264:151] + wire _T_57 = 3'h3 == WrPtr; // @[el2_dma_ctrl.scala 264:158] + wire _T_58 = _T_32 & _T_57; // @[el2_dma_ctrl.scala 264:151] + wire _T_65 = 3'h4 == WrPtr; // @[el2_dma_ctrl.scala 264:158] + wire _T_66 = _T_32 & _T_65; // @[el2_dma_ctrl.scala 264:151] wire [4:0] fifo_cmd_en = {_T_66,_T_58,_T_50,_T_42,_T_34}; // @[Cat.scala 29:58] - wire _T_71 = axi_mstr_prty_en & fifo_write_in; // @[el2_dma_ctrl.scala 264:73] - wire _T_72 = _T_71 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 264:89] - wire _T_75 = _T_31 & io_dbg_cmd_write; // @[el2_dma_ctrl.scala 264:151] - wire _T_76 = _T_72 | _T_75; // @[el2_dma_ctrl.scala 264:110] - wire _T_78 = _T_76 & _T_33; // @[el2_dma_ctrl.scala 264:172] - reg _T_598; // @[el2_dma_ctrl.scala 282:82] - reg _T_591; // @[el2_dma_ctrl.scala 282:82] - reg _T_584; // @[el2_dma_ctrl.scala 282:82] - reg _T_577; // @[el2_dma_ctrl.scala 282:82] - reg _T_570; // @[el2_dma_ctrl.scala 282:82] + wire _T_71 = axi_mstr_prty_en & fifo_write_in; // @[el2_dma_ctrl.scala 266:73] + wire _T_72 = _T_71 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 266:89] + wire _T_75 = _T_31 & io_dbg_cmd_write; // @[el2_dma_ctrl.scala 266:151] + wire _T_76 = _T_72 | _T_75; // @[el2_dma_ctrl.scala 266:110] + wire _T_78 = _T_76 & _T_33; // @[el2_dma_ctrl.scala 266:172] + reg _T_598; // @[el2_dma_ctrl.scala 284:82] + reg _T_591; // @[el2_dma_ctrl.scala 284:82] + reg _T_584; // @[el2_dma_ctrl.scala 284:82] + reg _T_577; // @[el2_dma_ctrl.scala 284:82] + reg _T_570; // @[el2_dma_ctrl.scala 284:82] wire [4:0] fifo_valid = {_T_598,_T_591,_T_584,_T_577,_T_570}; // @[Cat.scala 29:58] - wire [4:0] _T_990 = fifo_valid >> RdPtr; // @[el2_dma_ctrl.scala 359:38] - reg _T_760; // @[el2_dma_ctrl.scala 290:89] - reg _T_753; // @[el2_dma_ctrl.scala 290:89] - reg _T_746; // @[el2_dma_ctrl.scala 290:89] - reg _T_739; // @[el2_dma_ctrl.scala 290:89] - reg _T_732; // @[el2_dma_ctrl.scala 290:89] + wire [4:0] _T_990 = fifo_valid >> RdPtr; // @[el2_dma_ctrl.scala 361:38] + reg _T_760; // @[el2_dma_ctrl.scala 292:89] + reg _T_753; // @[el2_dma_ctrl.scala 292:89] + reg _T_746; // @[el2_dma_ctrl.scala 292:89] + reg _T_739; // @[el2_dma_ctrl.scala 292:89] + reg _T_732; // @[el2_dma_ctrl.scala 292:89] wire [4:0] fifo_done = {_T_760,_T_753,_T_746,_T_739,_T_732}; // @[Cat.scala 29:58] - wire [4:0] _T_992 = fifo_done >> RdPtr; // @[el2_dma_ctrl.scala 359:58] - wire _T_994 = ~_T_992[0]; // @[el2_dma_ctrl.scala 359:48] - wire _T_995 = _T_990[0] & _T_994; // @[el2_dma_ctrl.scala 359:46] - wire dma_buffer_c1_clk = dma_buffer_c1cgc_io_l1clk; // @[el2_dma_ctrl.scala 228:31 el2_dma_ctrl.scala 443:33] + wire [4:0] _T_992 = fifo_done >> RdPtr; // @[el2_dma_ctrl.scala 361:58] + wire _T_994 = ~_T_992[0]; // @[el2_dma_ctrl.scala 361:48] + wire _T_995 = _T_990[0] & _T_994; // @[el2_dma_ctrl.scala 361:46] + wire dma_buffer_c1_clk = dma_buffer_c1cgc_io_l1clk; // @[el2_dma_ctrl.scala 230:31 el2_dma_ctrl.scala 445:33] reg _T_886; // @[Reg.scala 27:20] reg _T_884; // @[Reg.scala 27:20] reg _T_882; // @[Reg.scala 27:20] reg _T_880; // @[Reg.scala 27:20] reg _T_878; // @[Reg.scala 27:20] wire [4:0] fifo_dbg = {_T_886,_T_884,_T_882,_T_880,_T_878}; // @[Cat.scala 29:58] - wire [4:0] _T_996 = fifo_dbg >> RdPtr; // @[el2_dma_ctrl.scala 359:77] - wire _T_998 = ~_T_996[0]; // @[el2_dma_ctrl.scala 359:68] - wire _T_999 = _T_995 & _T_998; // @[el2_dma_ctrl.scala 359:66] - wire _T_1000 = dma_mem_addr_in_dccm | dma_mem_addr_in_iccm; // @[el2_dma_ctrl.scala 359:111] - wire _T_1001 = ~_T_1000; // @[el2_dma_ctrl.scala 359:88] - wire dma_address_error = _T_999 & _T_1001; // @[el2_dma_ctrl.scala 359:85] - wire _T_1009 = ~dma_address_error; // @[el2_dma_ctrl.scala 360:68] - wire _T_1010 = _T_995 & _T_1009; // @[el2_dma_ctrl.scala 360:66] + wire [4:0] _T_996 = fifo_dbg >> RdPtr; // @[el2_dma_ctrl.scala 361:77] + wire _T_998 = ~_T_996[0]; // @[el2_dma_ctrl.scala 361:68] + wire _T_999 = _T_995 & _T_998; // @[el2_dma_ctrl.scala 361:66] + wire _T_1000 = dma_mem_addr_in_dccm | dma_mem_addr_in_iccm; // @[el2_dma_ctrl.scala 361:111] + wire _T_1001 = ~_T_1000; // @[el2_dma_ctrl.scala 361:88] + wire dma_address_error = _T_999 & _T_1001; // @[el2_dma_ctrl.scala 361:85] + wire _T_1009 = ~dma_address_error; // @[el2_dma_ctrl.scala 362:68] + wire _T_1010 = _T_995 & _T_1009; // @[el2_dma_ctrl.scala 362:66] reg [2:0] fifo_sz_4; // @[Reg.scala 27:20] reg [2:0] fifo_sz_3; // @[Reg.scala 27:20] reg [2:0] fifo_sz_2; // @[Reg.scala 27:20] reg [2:0] fifo_sz_1; // @[Reg.scala 27:20] reg [2:0] fifo_sz_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_65 = 3'h1 == RdPtr ? fifo_sz_1 : fifo_sz_0; // @[el2_dma_ctrl.scala 406:20] - wire [2:0] _GEN_66 = 3'h2 == RdPtr ? fifo_sz_2 : _GEN_65; // @[el2_dma_ctrl.scala 406:20] - wire [2:0] _GEN_67 = 3'h3 == RdPtr ? fifo_sz_3 : _GEN_66; // @[el2_dma_ctrl.scala 406:20] - wire [2:0] dma_mem_sz_int = 3'h4 == RdPtr ? fifo_sz_4 : _GEN_67; // @[el2_dma_ctrl.scala 406:20] - wire _T_1012 = dma_mem_sz_int == 3'h1; // @[el2_dma_ctrl.scala 361:28] - wire _T_1014 = _T_1012 & dma_mem_addr_int[0]; // @[el2_dma_ctrl.scala 361:37] - wire _T_1016 = dma_mem_sz_int == 3'h2; // @[el2_dma_ctrl.scala 362:29] - wire _T_1018 = |dma_mem_addr_int[1:0]; // @[el2_dma_ctrl.scala 362:64] - wire _T_1019 = _T_1016 & _T_1018; // @[el2_dma_ctrl.scala 362:38] - wire _T_1020 = _T_1014 | _T_1019; // @[el2_dma_ctrl.scala 361:60] - wire _T_1022 = dma_mem_sz_int == 3'h3; // @[el2_dma_ctrl.scala 363:29] - wire _T_1024 = |dma_mem_addr_int[2:0]; // @[el2_dma_ctrl.scala 363:64] - wire _T_1025 = _T_1022 & _T_1024; // @[el2_dma_ctrl.scala 363:38] - wire _T_1026 = _T_1020 | _T_1025; // @[el2_dma_ctrl.scala 362:70] - wire _T_1028 = dma_mem_sz_int[1:0] == 2'h2; // @[el2_dma_ctrl.scala 364:55] - wire _T_1030 = dma_mem_sz_int[1:0] == 2'h3; // @[el2_dma_ctrl.scala 364:88] - wire _T_1031 = _T_1028 | _T_1030; // @[el2_dma_ctrl.scala 364:64] - wire _T_1032 = ~_T_1031; // @[el2_dma_ctrl.scala 364:31] - wire _T_1033 = dma_mem_addr_in_iccm & _T_1032; // @[el2_dma_ctrl.scala 364:29] - wire _T_1034 = _T_1026 | _T_1033; // @[el2_dma_ctrl.scala 363:70] - wire _T_1035 = dma_mem_addr_in_dccm & io_dma_mem_write; // @[el2_dma_ctrl.scala 365:29] - wire _T_1042 = _T_1035 & _T_1032; // @[el2_dma_ctrl.scala 365:48] - wire _T_1043 = _T_1034 | _T_1042; // @[el2_dma_ctrl.scala 364:108] - wire _T_1046 = io_dma_mem_write & _T_1016; // @[el2_dma_ctrl.scala 366:25] - wire _T_1048 = dma_mem_addr_int[2:0] == 3'h0; // @[el2_dma_ctrl.scala 366:94] + wire [2:0] _GEN_65 = 3'h1 == RdPtr ? fifo_sz_1 : fifo_sz_0; // @[el2_dma_ctrl.scala 408:20] + wire [2:0] _GEN_66 = 3'h2 == RdPtr ? fifo_sz_2 : _GEN_65; // @[el2_dma_ctrl.scala 408:20] + wire [2:0] _GEN_67 = 3'h3 == RdPtr ? fifo_sz_3 : _GEN_66; // @[el2_dma_ctrl.scala 408:20] + wire [2:0] dma_mem_sz_int = 3'h4 == RdPtr ? fifo_sz_4 : _GEN_67; // @[el2_dma_ctrl.scala 408:20] + wire _T_1012 = dma_mem_sz_int == 3'h1; // @[el2_dma_ctrl.scala 363:28] + wire _T_1014 = _T_1012 & dma_mem_addr_int[0]; // @[el2_dma_ctrl.scala 363:37] + wire _T_1016 = dma_mem_sz_int == 3'h2; // @[el2_dma_ctrl.scala 364:29] + wire _T_1018 = |dma_mem_addr_int[1:0]; // @[el2_dma_ctrl.scala 364:64] + wire _T_1019 = _T_1016 & _T_1018; // @[el2_dma_ctrl.scala 364:38] + wire _T_1020 = _T_1014 | _T_1019; // @[el2_dma_ctrl.scala 363:60] + wire _T_1022 = dma_mem_sz_int == 3'h3; // @[el2_dma_ctrl.scala 365:29] + wire _T_1024 = |dma_mem_addr_int[2:0]; // @[el2_dma_ctrl.scala 365:64] + wire _T_1025 = _T_1022 & _T_1024; // @[el2_dma_ctrl.scala 365:38] + wire _T_1026 = _T_1020 | _T_1025; // @[el2_dma_ctrl.scala 364:70] + wire _T_1028 = dma_mem_sz_int[1:0] == 2'h2; // @[el2_dma_ctrl.scala 366:55] + wire _T_1030 = dma_mem_sz_int[1:0] == 2'h3; // @[el2_dma_ctrl.scala 366:88] + wire _T_1031 = _T_1028 | _T_1030; // @[el2_dma_ctrl.scala 366:64] + wire _T_1032 = ~_T_1031; // @[el2_dma_ctrl.scala 366:31] + wire _T_1033 = dma_mem_addr_in_iccm & _T_1032; // @[el2_dma_ctrl.scala 366:29] + wire _T_1034 = _T_1026 | _T_1033; // @[el2_dma_ctrl.scala 365:70] + wire _T_1035 = dma_mem_addr_in_dccm & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_dma_ctrl.scala 367:29] + wire _T_1042 = _T_1035 & _T_1032; // @[el2_dma_ctrl.scala 367:68] + wire _T_1043 = _T_1034 | _T_1042; // @[el2_dma_ctrl.scala 366:108] + wire _T_1046 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1016; // @[el2_dma_ctrl.scala 368:45] + wire _T_1048 = dma_mem_addr_int[2:0] == 3'h0; // @[el2_dma_ctrl.scala 368:114] reg [7:0] fifo_byteen_4; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_3; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_2; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_1; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_0; // @[Reg.scala 27:20] - wire [7:0] _GEN_70 = 3'h1 == RdPtr ? fifo_byteen_1 : fifo_byteen_0; // @[el2_dma_ctrl.scala 409:20] - wire [7:0] _GEN_71 = 3'h2 == RdPtr ? fifo_byteen_2 : _GEN_70; // @[el2_dma_ctrl.scala 409:20] - wire [7:0] _GEN_72 = 3'h3 == RdPtr ? fifo_byteen_3 : _GEN_71; // @[el2_dma_ctrl.scala 409:20] - wire [7:0] dma_mem_byteen = 3'h4 == RdPtr ? fifo_byteen_4 : _GEN_72; // @[el2_dma_ctrl.scala 409:20] + wire [7:0] _GEN_70 = 3'h1 == RdPtr ? fifo_byteen_1 : fifo_byteen_0; // @[el2_dma_ctrl.scala 411:20] + wire [7:0] _GEN_71 = 3'h2 == RdPtr ? fifo_byteen_2 : _GEN_70; // @[el2_dma_ctrl.scala 411:20] + wire [7:0] _GEN_72 = 3'h3 == RdPtr ? fifo_byteen_3 : _GEN_71; // @[el2_dma_ctrl.scala 411:20] + wire [7:0] dma_mem_byteen = 3'h4 == RdPtr ? fifo_byteen_4 : _GEN_72; // @[el2_dma_ctrl.scala 411:20] wire [3:0] _T_1059 = _T_1048 ? dma_mem_byteen[3:0] : 4'h0; // @[Mux.scala 27:72] - wire _T_1051 = dma_mem_addr_int[2:0] == 3'h1; // @[el2_dma_ctrl.scala 367:32] + wire _T_1051 = dma_mem_addr_int[2:0] == 3'h1; // @[el2_dma_ctrl.scala 369:32] wire [3:0] _T_1060 = _T_1051 ? dma_mem_byteen[4:1] : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_1063 = _T_1059 | _T_1060; // @[Mux.scala 27:72] - wire _T_1054 = dma_mem_addr_int[2:0] == 3'h2; // @[el2_dma_ctrl.scala 368:32] + wire _T_1054 = dma_mem_addr_int[2:0] == 3'h2; // @[el2_dma_ctrl.scala 370:32] wire [3:0] _T_1061 = _T_1054 ? dma_mem_byteen[5:2] : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_1064 = _T_1063 | _T_1061; // @[Mux.scala 27:72] - wire _T_1057 = dma_mem_addr_int[2:0] == 3'h3; // @[el2_dma_ctrl.scala 369:32] + wire _T_1057 = dma_mem_addr_int[2:0] == 3'h3; // @[el2_dma_ctrl.scala 371:32] wire [3:0] _T_1062 = _T_1057 ? dma_mem_byteen[6:3] : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_1065 = _T_1064 | _T_1062; // @[Mux.scala 27:72] - wire _T_1067 = _T_1065 != 4'hf; // @[el2_dma_ctrl.scala 369:68] - wire _T_1068 = _T_1046 & _T_1067; // @[el2_dma_ctrl.scala 366:58] - wire _T_1069 = _T_1043 | _T_1068; // @[el2_dma_ctrl.scala 365:125] - wire _T_1072 = io_dma_mem_write & _T_1022; // @[el2_dma_ctrl.scala 370:25] - wire _T_1074 = dma_mem_byteen == 8'hf; // @[el2_dma_ctrl.scala 370:83] - wire _T_1076 = dma_mem_byteen == 8'hf0; // @[el2_dma_ctrl.scala 370:119] - wire _T_1077 = _T_1074 | _T_1076; // @[el2_dma_ctrl.scala 370:96] - wire _T_1079 = dma_mem_byteen == 8'hff; // @[el2_dma_ctrl.scala 370:155] - wire _T_1080 = _T_1077 | _T_1079; // @[el2_dma_ctrl.scala 370:132] - wire _T_1081 = ~_T_1080; // @[el2_dma_ctrl.scala 370:60] - wire _T_1082 = _T_1072 & _T_1081; // @[el2_dma_ctrl.scala 370:58] - wire _T_1083 = _T_1069 | _T_1082; // @[el2_dma_ctrl.scala 369:79] - wire dma_alignment_error = _T_1010 & _T_1083; // @[el2_dma_ctrl.scala 360:87] - wire _T_79 = dma_address_error | dma_alignment_error; // @[el2_dma_ctrl.scala 264:213] - wire _T_80 = 3'h0 == RdPtr; // @[el2_dma_ctrl.scala 264:243] - wire _T_81 = _T_79 & _T_80; // @[el2_dma_ctrl.scala 264:236] - wire _T_82 = _T_78 | _T_81; // @[el2_dma_ctrl.scala 264:191] - wire _T_83 = 3'h0 == io_dccm_dma_rtag; // @[el2_dma_ctrl.scala 264:284] - wire _T_84 = io_dccm_dma_rvalid & _T_83; // @[el2_dma_ctrl.scala 264:277] - wire _T_85 = _T_82 | _T_84; // @[el2_dma_ctrl.scala 264:255] - wire _T_86 = 3'h0 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 264:336] - wire _T_87 = io_iccm_dma_rvalid & _T_86; // @[el2_dma_ctrl.scala 264:329] - wire _T_88 = _T_85 | _T_87; // @[el2_dma_ctrl.scala 264:307] - wire _T_96 = _T_76 & _T_41; // @[el2_dma_ctrl.scala 264:172] - wire _T_98 = 3'h1 == RdPtr; // @[el2_dma_ctrl.scala 264:243] - wire _T_99 = _T_79 & _T_98; // @[el2_dma_ctrl.scala 264:236] - wire _T_100 = _T_96 | _T_99; // @[el2_dma_ctrl.scala 264:191] - wire _T_101 = 3'h1 == io_dccm_dma_rtag; // @[el2_dma_ctrl.scala 264:284] - wire _T_102 = io_dccm_dma_rvalid & _T_101; // @[el2_dma_ctrl.scala 264:277] - wire _T_103 = _T_100 | _T_102; // @[el2_dma_ctrl.scala 264:255] - wire _T_104 = 3'h1 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 264:336] - wire _T_105 = io_iccm_dma_rvalid & _T_104; // @[el2_dma_ctrl.scala 264:329] - wire _T_106 = _T_103 | _T_105; // @[el2_dma_ctrl.scala 264:307] - wire _T_114 = _T_76 & _T_49; // @[el2_dma_ctrl.scala 264:172] - wire _T_116 = 3'h2 == RdPtr; // @[el2_dma_ctrl.scala 264:243] - wire _T_117 = _T_79 & _T_116; // @[el2_dma_ctrl.scala 264:236] - wire _T_118 = _T_114 | _T_117; // @[el2_dma_ctrl.scala 264:191] - wire _T_119 = 3'h2 == io_dccm_dma_rtag; // @[el2_dma_ctrl.scala 264:284] - wire _T_120 = io_dccm_dma_rvalid & _T_119; // @[el2_dma_ctrl.scala 264:277] - wire _T_121 = _T_118 | _T_120; // @[el2_dma_ctrl.scala 264:255] - wire _T_122 = 3'h2 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 264:336] - wire _T_123 = io_iccm_dma_rvalid & _T_122; // @[el2_dma_ctrl.scala 264:329] - wire _T_124 = _T_121 | _T_123; // @[el2_dma_ctrl.scala 264:307] - wire _T_132 = _T_76 & _T_57; // @[el2_dma_ctrl.scala 264:172] - wire _T_134 = 3'h3 == RdPtr; // @[el2_dma_ctrl.scala 264:243] - wire _T_135 = _T_79 & _T_134; // @[el2_dma_ctrl.scala 264:236] - wire _T_136 = _T_132 | _T_135; // @[el2_dma_ctrl.scala 264:191] - wire _T_137 = 3'h3 == io_dccm_dma_rtag; // @[el2_dma_ctrl.scala 264:284] - wire _T_138 = io_dccm_dma_rvalid & _T_137; // @[el2_dma_ctrl.scala 264:277] - wire _T_139 = _T_136 | _T_138; // @[el2_dma_ctrl.scala 264:255] - wire _T_140 = 3'h3 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 264:336] - wire _T_141 = io_iccm_dma_rvalid & _T_140; // @[el2_dma_ctrl.scala 264:329] - wire _T_142 = _T_139 | _T_141; // @[el2_dma_ctrl.scala 264:307] - wire _T_150 = _T_76 & _T_65; // @[el2_dma_ctrl.scala 264:172] - wire _T_152 = 3'h4 == RdPtr; // @[el2_dma_ctrl.scala 264:243] - wire _T_153 = _T_79 & _T_152; // @[el2_dma_ctrl.scala 264:236] - wire _T_154 = _T_150 | _T_153; // @[el2_dma_ctrl.scala 264:191] - wire _T_155 = 3'h4 == io_dccm_dma_rtag; // @[el2_dma_ctrl.scala 264:284] - wire _T_156 = io_dccm_dma_rvalid & _T_155; // @[el2_dma_ctrl.scala 264:277] - wire _T_157 = _T_154 | _T_156; // @[el2_dma_ctrl.scala 264:255] - wire _T_158 = 3'h4 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 264:336] - wire _T_159 = io_iccm_dma_rvalid & _T_158; // @[el2_dma_ctrl.scala 264:329] - wire _T_160 = _T_157 | _T_159; // @[el2_dma_ctrl.scala 264:307] + wire _T_1067 = _T_1065 != 4'hf; // @[el2_dma_ctrl.scala 371:68] + wire _T_1068 = _T_1046 & _T_1067; // @[el2_dma_ctrl.scala 368:78] + wire _T_1069 = _T_1043 | _T_1068; // @[el2_dma_ctrl.scala 367:145] + wire _T_1072 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1022; // @[el2_dma_ctrl.scala 372:45] + wire _T_1074 = dma_mem_byteen == 8'hf; // @[el2_dma_ctrl.scala 372:103] + wire _T_1076 = dma_mem_byteen == 8'hf0; // @[el2_dma_ctrl.scala 372:139] + wire _T_1077 = _T_1074 | _T_1076; // @[el2_dma_ctrl.scala 372:116] + wire _T_1079 = dma_mem_byteen == 8'hff; // @[el2_dma_ctrl.scala 372:175] + wire _T_1080 = _T_1077 | _T_1079; // @[el2_dma_ctrl.scala 372:152] + wire _T_1081 = ~_T_1080; // @[el2_dma_ctrl.scala 372:80] + wire _T_1082 = _T_1072 & _T_1081; // @[el2_dma_ctrl.scala 372:78] + wire _T_1083 = _T_1069 | _T_1082; // @[el2_dma_ctrl.scala 371:79] + wire dma_alignment_error = _T_1010 & _T_1083; // @[el2_dma_ctrl.scala 362:87] + wire _T_79 = dma_address_error | dma_alignment_error; // @[el2_dma_ctrl.scala 266:213] + wire _T_80 = 3'h0 == RdPtr; // @[el2_dma_ctrl.scala 266:243] + wire _T_81 = _T_79 & _T_80; // @[el2_dma_ctrl.scala 266:236] + wire _T_82 = _T_78 | _T_81; // @[el2_dma_ctrl.scala 266:191] + wire _T_83 = 3'h0 == io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag; // @[el2_dma_ctrl.scala 266:305] + wire _T_84 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & _T_83; // @[el2_dma_ctrl.scala 266:298] + wire _T_85 = _T_82 | _T_84; // @[el2_dma_ctrl.scala 266:255] + wire _T_86 = 3'h0 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 266:378] + wire _T_87 = io_iccm_dma_rvalid & _T_86; // @[el2_dma_ctrl.scala 266:371] + wire _T_88 = _T_85 | _T_87; // @[el2_dma_ctrl.scala 266:349] + wire _T_96 = _T_76 & _T_41; // @[el2_dma_ctrl.scala 266:172] + wire _T_98 = 3'h1 == RdPtr; // @[el2_dma_ctrl.scala 266:243] + wire _T_99 = _T_79 & _T_98; // @[el2_dma_ctrl.scala 266:236] + wire _T_100 = _T_96 | _T_99; // @[el2_dma_ctrl.scala 266:191] + wire _T_101 = 3'h1 == io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag; // @[el2_dma_ctrl.scala 266:305] + wire _T_102 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & _T_101; // @[el2_dma_ctrl.scala 266:298] + wire _T_103 = _T_100 | _T_102; // @[el2_dma_ctrl.scala 266:255] + wire _T_104 = 3'h1 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 266:378] + wire _T_105 = io_iccm_dma_rvalid & _T_104; // @[el2_dma_ctrl.scala 266:371] + wire _T_106 = _T_103 | _T_105; // @[el2_dma_ctrl.scala 266:349] + wire _T_114 = _T_76 & _T_49; // @[el2_dma_ctrl.scala 266:172] + wire _T_116 = 3'h2 == RdPtr; // @[el2_dma_ctrl.scala 266:243] + wire _T_117 = _T_79 & _T_116; // @[el2_dma_ctrl.scala 266:236] + wire _T_118 = _T_114 | _T_117; // @[el2_dma_ctrl.scala 266:191] + wire _T_119 = 3'h2 == io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag; // @[el2_dma_ctrl.scala 266:305] + wire _T_120 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & _T_119; // @[el2_dma_ctrl.scala 266:298] + wire _T_121 = _T_118 | _T_120; // @[el2_dma_ctrl.scala 266:255] + wire _T_122 = 3'h2 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 266:378] + wire _T_123 = io_iccm_dma_rvalid & _T_122; // @[el2_dma_ctrl.scala 266:371] + wire _T_124 = _T_121 | _T_123; // @[el2_dma_ctrl.scala 266:349] + wire _T_132 = _T_76 & _T_57; // @[el2_dma_ctrl.scala 266:172] + wire _T_134 = 3'h3 == RdPtr; // @[el2_dma_ctrl.scala 266:243] + wire _T_135 = _T_79 & _T_134; // @[el2_dma_ctrl.scala 266:236] + wire _T_136 = _T_132 | _T_135; // @[el2_dma_ctrl.scala 266:191] + wire _T_137 = 3'h3 == io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag; // @[el2_dma_ctrl.scala 266:305] + wire _T_138 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & _T_137; // @[el2_dma_ctrl.scala 266:298] + wire _T_139 = _T_136 | _T_138; // @[el2_dma_ctrl.scala 266:255] + wire _T_140 = 3'h3 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 266:378] + wire _T_141 = io_iccm_dma_rvalid & _T_140; // @[el2_dma_ctrl.scala 266:371] + wire _T_142 = _T_139 | _T_141; // @[el2_dma_ctrl.scala 266:349] + wire _T_150 = _T_76 & _T_65; // @[el2_dma_ctrl.scala 266:172] + wire _T_152 = 3'h4 == RdPtr; // @[el2_dma_ctrl.scala 266:243] + wire _T_153 = _T_79 & _T_152; // @[el2_dma_ctrl.scala 266:236] + wire _T_154 = _T_150 | _T_153; // @[el2_dma_ctrl.scala 266:191] + wire _T_155 = 3'h4 == io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag; // @[el2_dma_ctrl.scala 266:305] + wire _T_156 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & _T_155; // @[el2_dma_ctrl.scala 266:298] + wire _T_157 = _T_154 | _T_156; // @[el2_dma_ctrl.scala 266:255] + wire _T_158 = 3'h4 == io_iccm_dma_rtag; // @[el2_dma_ctrl.scala 266:378] + wire _T_159 = io_iccm_dma_rvalid & _T_158; // @[el2_dma_ctrl.scala 266:371] + wire _T_160 = _T_157 | _T_159; // @[el2_dma_ctrl.scala 266:349] wire [4:0] fifo_data_en = {_T_160,_T_142,_T_124,_T_106,_T_88}; // @[Cat.scala 29:58] - wire _T_165 = io_dma_dccm_req | io_dma_iccm_req; // @[el2_dma_ctrl.scala 266:75] - wire _T_166 = ~io_dma_mem_write; // @[el2_dma_ctrl.scala 266:96] - wire _T_167 = _T_165 & _T_166; // @[el2_dma_ctrl.scala 266:94] - wire _T_169 = _T_167 & _T_80; // @[el2_dma_ctrl.scala 266:114] - wire _T_174 = _T_167 & _T_98; // @[el2_dma_ctrl.scala 266:114] - wire _T_179 = _T_167 & _T_116; // @[el2_dma_ctrl.scala 266:114] - wire _T_184 = _T_167 & _T_134; // @[el2_dma_ctrl.scala 266:114] - wire _T_189 = _T_167 & _T_152; // @[el2_dma_ctrl.scala 266:114] + wire _T_165 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req | io_dma_iccm_req; // @[el2_dma_ctrl.scala 268:95] + wire _T_166 = ~io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_dma_ctrl.scala 268:116] + wire _T_167 = _T_165 & _T_166; // @[el2_dma_ctrl.scala 268:114] + wire _T_169 = _T_167 & _T_80; // @[el2_dma_ctrl.scala 268:154] + wire _T_174 = _T_167 & _T_98; // @[el2_dma_ctrl.scala 268:154] + wire _T_179 = _T_167 & _T_116; // @[el2_dma_ctrl.scala 268:154] + wire _T_184 = _T_167 & _T_134; // @[el2_dma_ctrl.scala 268:154] + wire _T_189 = _T_167 & _T_152; // @[el2_dma_ctrl.scala 268:154] wire [4:0] fifo_pend_en = {_T_189,_T_184,_T_179,_T_174,_T_169}; // @[Cat.scala 29:58] - wire _T_1107 = _T_995 & _T_996[0]; // @[el2_dma_ctrl.scala 379:66] - wire _T_1109 = _T_1000 | dma_mem_addr_in_pic; // @[el2_dma_ctrl.scala 379:134] - wire _T_1110 = ~_T_1109; // @[el2_dma_ctrl.scala 379:88] - wire _T_1113 = dma_mem_sz_int[1:0] != 2'h2; // @[el2_dma_ctrl.scala 379:191] - wire _T_1114 = _T_1110 | _T_1113; // @[el2_dma_ctrl.scala 379:167] - wire dma_dbg_cmd_error = _T_1107 & _T_1114; // @[el2_dma_ctrl.scala 379:84] - wire _T_197 = _T_79 | dma_dbg_cmd_error; // @[el2_dma_ctrl.scala 268:114] - wire _T_199 = _T_197 & _T_80; // @[el2_dma_ctrl.scala 268:135] - wire _T_200 = io_dccm_dma_rvalid & io_dccm_dma_ecc_error; // @[el2_dma_ctrl.scala 268:177] - wire _T_202 = _T_200 & _T_83; // @[el2_dma_ctrl.scala 268:202] - wire _T_203 = _T_199 | _T_202; // @[el2_dma_ctrl.scala 268:154] - wire _T_204 = io_iccm_dma_rvalid & io_iccm_dma_ecc_error; // @[el2_dma_ctrl.scala 268:255] - wire _T_206 = _T_204 & _T_86; // @[el2_dma_ctrl.scala 268:280] - wire _T_207 = _T_203 | _T_206; // @[el2_dma_ctrl.scala 268:232] - wire _T_213 = _T_197 & _T_98; // @[el2_dma_ctrl.scala 268:135] - wire _T_216 = _T_200 & _T_101; // @[el2_dma_ctrl.scala 268:202] - wire _T_217 = _T_213 | _T_216; // @[el2_dma_ctrl.scala 268:154] - wire _T_220 = _T_204 & _T_104; // @[el2_dma_ctrl.scala 268:280] - wire _T_221 = _T_217 | _T_220; // @[el2_dma_ctrl.scala 268:232] - wire _T_227 = _T_197 & _T_116; // @[el2_dma_ctrl.scala 268:135] - wire _T_230 = _T_200 & _T_119; // @[el2_dma_ctrl.scala 268:202] - wire _T_231 = _T_227 | _T_230; // @[el2_dma_ctrl.scala 268:154] - wire _T_234 = _T_204 & _T_122; // @[el2_dma_ctrl.scala 268:280] - wire _T_235 = _T_231 | _T_234; // @[el2_dma_ctrl.scala 268:232] - wire _T_241 = _T_197 & _T_134; // @[el2_dma_ctrl.scala 268:135] - wire _T_244 = _T_200 & _T_137; // @[el2_dma_ctrl.scala 268:202] - wire _T_245 = _T_241 | _T_244; // @[el2_dma_ctrl.scala 268:154] - wire _T_248 = _T_204 & _T_140; // @[el2_dma_ctrl.scala 268:280] - wire _T_249 = _T_245 | _T_248; // @[el2_dma_ctrl.scala 268:232] - wire _T_255 = _T_197 & _T_152; // @[el2_dma_ctrl.scala 268:135] - wire _T_258 = _T_200 & _T_155; // @[el2_dma_ctrl.scala 268:202] - wire _T_259 = _T_255 | _T_258; // @[el2_dma_ctrl.scala 268:154] - wire _T_262 = _T_204 & _T_158; // @[el2_dma_ctrl.scala 268:280] - wire _T_263 = _T_259 | _T_262; // @[el2_dma_ctrl.scala 268:232] + wire _T_1107 = _T_995 & _T_996[0]; // @[el2_dma_ctrl.scala 381:66] + wire _T_1109 = _T_1000 | dma_mem_addr_in_pic; // @[el2_dma_ctrl.scala 381:134] + wire _T_1110 = ~_T_1109; // @[el2_dma_ctrl.scala 381:88] + wire _T_1113 = dma_mem_sz_int[1:0] != 2'h2; // @[el2_dma_ctrl.scala 381:191] + wire _T_1114 = _T_1110 | _T_1113; // @[el2_dma_ctrl.scala 381:167] + wire dma_dbg_cmd_error = _T_1107 & _T_1114; // @[el2_dma_ctrl.scala 381:84] + wire _T_197 = _T_79 | dma_dbg_cmd_error; // @[el2_dma_ctrl.scala 270:114] + wire _T_199 = _T_197 & _T_80; // @[el2_dma_ctrl.scala 270:135] + wire _T_200 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error; // @[el2_dma_ctrl.scala 270:198] + wire _T_202 = _T_200 & _T_83; // @[el2_dma_ctrl.scala 270:244] + wire _T_203 = _T_199 | _T_202; // @[el2_dma_ctrl.scala 270:154] + wire _T_204 = io_iccm_dma_rvalid & io_iccm_dma_ecc_error; // @[el2_dma_ctrl.scala 270:318] + wire _T_206 = _T_204 & _T_86; // @[el2_dma_ctrl.scala 270:343] + wire _T_207 = _T_203 | _T_206; // @[el2_dma_ctrl.scala 270:295] + wire _T_213 = _T_197 & _T_98; // @[el2_dma_ctrl.scala 270:135] + wire _T_216 = _T_200 & _T_101; // @[el2_dma_ctrl.scala 270:244] + wire _T_217 = _T_213 | _T_216; // @[el2_dma_ctrl.scala 270:154] + wire _T_220 = _T_204 & _T_104; // @[el2_dma_ctrl.scala 270:343] + wire _T_221 = _T_217 | _T_220; // @[el2_dma_ctrl.scala 270:295] + wire _T_227 = _T_197 & _T_116; // @[el2_dma_ctrl.scala 270:135] + wire _T_230 = _T_200 & _T_119; // @[el2_dma_ctrl.scala 270:244] + wire _T_231 = _T_227 | _T_230; // @[el2_dma_ctrl.scala 270:154] + wire _T_234 = _T_204 & _T_122; // @[el2_dma_ctrl.scala 270:343] + wire _T_235 = _T_231 | _T_234; // @[el2_dma_ctrl.scala 270:295] + wire _T_241 = _T_197 & _T_134; // @[el2_dma_ctrl.scala 270:135] + wire _T_244 = _T_200 & _T_137; // @[el2_dma_ctrl.scala 270:244] + wire _T_245 = _T_241 | _T_244; // @[el2_dma_ctrl.scala 270:154] + wire _T_248 = _T_204 & _T_140; // @[el2_dma_ctrl.scala 270:343] + wire _T_249 = _T_245 | _T_248; // @[el2_dma_ctrl.scala 270:295] + wire _T_255 = _T_197 & _T_152; // @[el2_dma_ctrl.scala 270:135] + wire _T_258 = _T_200 & _T_155; // @[el2_dma_ctrl.scala 270:244] + wire _T_259 = _T_255 | _T_258; // @[el2_dma_ctrl.scala 270:154] + wire _T_262 = _T_204 & _T_158; // @[el2_dma_ctrl.scala 270:343] + wire _T_263 = _T_259 | _T_262; // @[el2_dma_ctrl.scala 270:295] wire [4:0] fifo_error_en = {_T_263,_T_249,_T_235,_T_221,_T_207}; // @[Cat.scala 29:58] - wire [1:0] _T_436 = {1'h0,io_dccm_dma_ecc_error}; // @[Cat.scala 29:58] + wire [1:0] _T_436 = {1'h0,io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error}; // @[Cat.scala 29:58] wire [1:0] _T_439 = {1'h0,io_iccm_dma_ecc_error}; // @[Cat.scala 29:58] wire [1:0] _T_442 = {_T_197,dma_alignment_error}; // @[Cat.scala 29:58] - wire [1:0] _T_443 = _T_87 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 278:146] - wire [1:0] fifo_error_in_0 = _T_84 ? _T_436 : _T_443; // @[el2_dma_ctrl.scala 278:60] - wire _T_269 = |fifo_error_in_0; // @[el2_dma_ctrl.scala 270:83] - reg [1:0] fifo_error_0; // @[el2_dma_ctrl.scala 284:85] - wire _T_272 = |fifo_error_0; // @[el2_dma_ctrl.scala 270:125] - wire [1:0] _T_454 = _T_105 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 278:146] - wire [1:0] fifo_error_in_1 = _T_102 ? _T_436 : _T_454; // @[el2_dma_ctrl.scala 278:60] - wire _T_276 = |fifo_error_in_1; // @[el2_dma_ctrl.scala 270:83] - reg [1:0] fifo_error_1; // @[el2_dma_ctrl.scala 284:85] - wire _T_279 = |fifo_error_1; // @[el2_dma_ctrl.scala 270:125] - wire [1:0] _T_465 = _T_123 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 278:146] - wire [1:0] fifo_error_in_2 = _T_120 ? _T_436 : _T_465; // @[el2_dma_ctrl.scala 278:60] - wire _T_283 = |fifo_error_in_2; // @[el2_dma_ctrl.scala 270:83] - reg [1:0] fifo_error_2; // @[el2_dma_ctrl.scala 284:85] - wire _T_286 = |fifo_error_2; // @[el2_dma_ctrl.scala 270:125] - wire [1:0] _T_476 = _T_141 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 278:146] - wire [1:0] fifo_error_in_3 = _T_138 ? _T_436 : _T_476; // @[el2_dma_ctrl.scala 278:60] - wire _T_290 = |fifo_error_in_3; // @[el2_dma_ctrl.scala 270:83] - reg [1:0] fifo_error_3; // @[el2_dma_ctrl.scala 284:85] - wire _T_293 = |fifo_error_3; // @[el2_dma_ctrl.scala 270:125] - wire [1:0] _T_487 = _T_159 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 278:146] - wire [1:0] fifo_error_in_4 = _T_156 ? _T_436 : _T_487; // @[el2_dma_ctrl.scala 278:60] - wire _T_297 = |fifo_error_in_4; // @[el2_dma_ctrl.scala 270:83] - reg [1:0] fifo_error_4; // @[el2_dma_ctrl.scala 284:85] - wire _T_300 = |fifo_error_4; // @[el2_dma_ctrl.scala 270:125] - wire _T_309 = _T_272 | fifo_error_en[0]; // @[el2_dma_ctrl.scala 272:78] - wire _T_311 = _T_165 & io_dma_mem_write; // @[el2_dma_ctrl.scala 272:136] - wire _T_312 = _T_309 | _T_311; // @[el2_dma_ctrl.scala 272:97] - wire _T_314 = _T_312 & _T_80; // @[el2_dma_ctrl.scala 272:157] - wire _T_317 = _T_314 | _T_84; // @[el2_dma_ctrl.scala 272:176] - wire _T_320 = _T_317 | _T_87; // @[el2_dma_ctrl.scala 272:228] - wire _T_323 = _T_279 | fifo_error_en[1]; // @[el2_dma_ctrl.scala 272:78] - wire _T_326 = _T_323 | _T_311; // @[el2_dma_ctrl.scala 272:97] - wire _T_328 = _T_326 & _T_98; // @[el2_dma_ctrl.scala 272:157] - wire _T_331 = _T_328 | _T_102; // @[el2_dma_ctrl.scala 272:176] - wire _T_334 = _T_331 | _T_105; // @[el2_dma_ctrl.scala 272:228] - wire _T_337 = _T_286 | fifo_error_en[2]; // @[el2_dma_ctrl.scala 272:78] - wire _T_340 = _T_337 | _T_311; // @[el2_dma_ctrl.scala 272:97] - wire _T_342 = _T_340 & _T_116; // @[el2_dma_ctrl.scala 272:157] - wire _T_345 = _T_342 | _T_120; // @[el2_dma_ctrl.scala 272:176] - wire _T_348 = _T_345 | _T_123; // @[el2_dma_ctrl.scala 272:228] - wire _T_351 = _T_293 | fifo_error_en[3]; // @[el2_dma_ctrl.scala 272:78] - wire _T_354 = _T_351 | _T_311; // @[el2_dma_ctrl.scala 272:97] - wire _T_356 = _T_354 & _T_134; // @[el2_dma_ctrl.scala 272:157] - wire _T_359 = _T_356 | _T_138; // @[el2_dma_ctrl.scala 272:176] - wire _T_362 = _T_359 | _T_141; // @[el2_dma_ctrl.scala 272:228] - wire _T_365 = _T_300 | fifo_error_en[4]; // @[el2_dma_ctrl.scala 272:78] - wire _T_368 = _T_365 | _T_311; // @[el2_dma_ctrl.scala 272:97] - wire _T_370 = _T_368 & _T_152; // @[el2_dma_ctrl.scala 272:157] - wire _T_373 = _T_370 | _T_156; // @[el2_dma_ctrl.scala 272:176] - wire _T_376 = _T_373 | _T_159; // @[el2_dma_ctrl.scala 272:228] + wire [1:0] _T_443 = _T_87 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 280:209] + wire [1:0] fifo_error_in_0 = _T_84 ? _T_436 : _T_443; // @[el2_dma_ctrl.scala 280:60] + wire _T_269 = |fifo_error_in_0; // @[el2_dma_ctrl.scala 272:83] + reg [1:0] fifo_error_0; // @[el2_dma_ctrl.scala 286:85] + wire _T_272 = |fifo_error_0; // @[el2_dma_ctrl.scala 272:125] + wire [1:0] _T_454 = _T_105 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 280:209] + wire [1:0] fifo_error_in_1 = _T_102 ? _T_436 : _T_454; // @[el2_dma_ctrl.scala 280:60] + wire _T_276 = |fifo_error_in_1; // @[el2_dma_ctrl.scala 272:83] + reg [1:0] fifo_error_1; // @[el2_dma_ctrl.scala 286:85] + wire _T_279 = |fifo_error_1; // @[el2_dma_ctrl.scala 272:125] + wire [1:0] _T_465 = _T_123 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 280:209] + wire [1:0] fifo_error_in_2 = _T_120 ? _T_436 : _T_465; // @[el2_dma_ctrl.scala 280:60] + wire _T_283 = |fifo_error_in_2; // @[el2_dma_ctrl.scala 272:83] + reg [1:0] fifo_error_2; // @[el2_dma_ctrl.scala 286:85] + wire _T_286 = |fifo_error_2; // @[el2_dma_ctrl.scala 272:125] + wire [1:0] _T_476 = _T_141 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 280:209] + wire [1:0] fifo_error_in_3 = _T_138 ? _T_436 : _T_476; // @[el2_dma_ctrl.scala 280:60] + wire _T_290 = |fifo_error_in_3; // @[el2_dma_ctrl.scala 272:83] + reg [1:0] fifo_error_3; // @[el2_dma_ctrl.scala 286:85] + wire _T_293 = |fifo_error_3; // @[el2_dma_ctrl.scala 272:125] + wire [1:0] _T_487 = _T_159 ? _T_439 : _T_442; // @[el2_dma_ctrl.scala 280:209] + wire [1:0] fifo_error_in_4 = _T_156 ? _T_436 : _T_487; // @[el2_dma_ctrl.scala 280:60] + wire _T_297 = |fifo_error_in_4; // @[el2_dma_ctrl.scala 272:83] + reg [1:0] fifo_error_4; // @[el2_dma_ctrl.scala 286:85] + wire _T_300 = |fifo_error_4; // @[el2_dma_ctrl.scala 272:125] + wire _T_309 = _T_272 | fifo_error_en[0]; // @[el2_dma_ctrl.scala 274:78] + wire _T_311 = _T_165 & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_dma_ctrl.scala 274:156] + wire _T_312 = _T_309 | _T_311; // @[el2_dma_ctrl.scala 274:97] + wire _T_314 = _T_312 & _T_80; // @[el2_dma_ctrl.scala 274:197] + wire _T_317 = _T_314 | _T_84; // @[el2_dma_ctrl.scala 274:216] + wire _T_320 = _T_317 | _T_87; // @[el2_dma_ctrl.scala 274:310] + wire _T_323 = _T_279 | fifo_error_en[1]; // @[el2_dma_ctrl.scala 274:78] + wire _T_326 = _T_323 | _T_311; // @[el2_dma_ctrl.scala 274:97] + wire _T_328 = _T_326 & _T_98; // @[el2_dma_ctrl.scala 274:197] + wire _T_331 = _T_328 | _T_102; // @[el2_dma_ctrl.scala 274:216] + wire _T_334 = _T_331 | _T_105; // @[el2_dma_ctrl.scala 274:310] + wire _T_337 = _T_286 | fifo_error_en[2]; // @[el2_dma_ctrl.scala 274:78] + wire _T_340 = _T_337 | _T_311; // @[el2_dma_ctrl.scala 274:97] + wire _T_342 = _T_340 & _T_116; // @[el2_dma_ctrl.scala 274:197] + wire _T_345 = _T_342 | _T_120; // @[el2_dma_ctrl.scala 274:216] + wire _T_348 = _T_345 | _T_123; // @[el2_dma_ctrl.scala 274:310] + wire _T_351 = _T_293 | fifo_error_en[3]; // @[el2_dma_ctrl.scala 274:78] + wire _T_354 = _T_351 | _T_311; // @[el2_dma_ctrl.scala 274:97] + wire _T_356 = _T_354 & _T_134; // @[el2_dma_ctrl.scala 274:197] + wire _T_359 = _T_356 | _T_138; // @[el2_dma_ctrl.scala 274:216] + wire _T_362 = _T_359 | _T_141; // @[el2_dma_ctrl.scala 274:310] + wire _T_365 = _T_300 | fifo_error_en[4]; // @[el2_dma_ctrl.scala 274:78] + wire _T_368 = _T_365 | _T_311; // @[el2_dma_ctrl.scala 274:97] + wire _T_370 = _T_368 & _T_152; // @[el2_dma_ctrl.scala 274:197] + wire _T_373 = _T_370 | _T_156; // @[el2_dma_ctrl.scala 274:216] + wire _T_376 = _T_373 | _T_159; // @[el2_dma_ctrl.scala 274:310] wire [4:0] fifo_done_en = {_T_376,_T_362,_T_348,_T_334,_T_320}; // @[Cat.scala 29:58] - wire _T_383 = fifo_done_en[0] | fifo_done[0]; // @[el2_dma_ctrl.scala 274:75] - wire _T_384 = _T_383 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 274:91] - wire _T_387 = fifo_done_en[1] | fifo_done[1]; // @[el2_dma_ctrl.scala 274:75] - wire _T_388 = _T_387 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 274:91] - wire _T_391 = fifo_done_en[2] | fifo_done[2]; // @[el2_dma_ctrl.scala 274:75] - wire _T_392 = _T_391 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 274:91] - wire _T_395 = fifo_done_en[3] | fifo_done[3]; // @[el2_dma_ctrl.scala 274:75] - wire _T_396 = _T_395 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 274:91] - wire _T_399 = fifo_done_en[4] | fifo_done[4]; // @[el2_dma_ctrl.scala 274:75] - wire _T_400 = _T_399 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 274:91] + wire _T_383 = fifo_done_en[0] | fifo_done[0]; // @[el2_dma_ctrl.scala 276:75] + wire _T_384 = _T_383 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:91] + wire _T_387 = fifo_done_en[1] | fifo_done[1]; // @[el2_dma_ctrl.scala 276:75] + wire _T_388 = _T_387 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:91] + wire _T_391 = fifo_done_en[2] | fifo_done[2]; // @[el2_dma_ctrl.scala 276:75] + wire _T_392 = _T_391 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:91] + wire _T_395 = fifo_done_en[3] | fifo_done[3]; // @[el2_dma_ctrl.scala 276:75] + wire _T_396 = _T_395 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:91] + wire _T_399 = fifo_done_en[4] | fifo_done[4]; // @[el2_dma_ctrl.scala 276:75] + wire _T_400 = _T_399 & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:91] wire [4:0] fifo_done_bus_en = {_T_400,_T_396,_T_392,_T_388,_T_384}; // @[Cat.scala 29:58] - wire _T_1265 = io_dma_axi_bvalid & io_dma_axi_bready; // @[el2_dma_ctrl.scala 552:60] - wire _T_1266 = io_dma_axi_rvalid & io_dma_axi_rready; // @[el2_dma_ctrl.scala 552:102] - wire bus_rsp_sent = _T_1265 | _T_1266; // @[el2_dma_ctrl.scala 552:81] - wire _T_406 = bus_rsp_sent & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 276:99] - wire _T_407 = _T_406 | io_dma_dbg_cmd_done; // @[el2_dma_ctrl.scala 276:120] + wire _T_1265 = io_dma_axi_bvalid & io_dma_axi_bready; // @[el2_dma_ctrl.scala 554:60] + wire _T_1266 = io_dma_axi_rvalid & io_dma_axi_rready; // @[el2_dma_ctrl.scala 554:102] + wire bus_rsp_sent = _T_1265 | _T_1266; // @[el2_dma_ctrl.scala 554:81] + wire _T_406 = bus_rsp_sent & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 278:99] + wire _T_407 = _T_406 | io_dma_dbg_cmd_done; // @[el2_dma_ctrl.scala 278:120] reg [2:0] RspPtr; // @[Reg.scala 27:20] - wire _T_408 = 3'h0 == RspPtr; // @[el2_dma_ctrl.scala 276:150] - wire _T_409 = _T_407 & _T_408; // @[el2_dma_ctrl.scala 276:143] - wire _T_413 = 3'h1 == RspPtr; // @[el2_dma_ctrl.scala 276:150] - wire _T_414 = _T_407 & _T_413; // @[el2_dma_ctrl.scala 276:143] - wire _T_418 = 3'h2 == RspPtr; // @[el2_dma_ctrl.scala 276:150] - wire _T_419 = _T_407 & _T_418; // @[el2_dma_ctrl.scala 276:143] - wire _T_423 = 3'h3 == RspPtr; // @[el2_dma_ctrl.scala 276:150] - wire _T_424 = _T_407 & _T_423; // @[el2_dma_ctrl.scala 276:143] - wire _T_428 = 3'h4 == RspPtr; // @[el2_dma_ctrl.scala 276:150] - wire _T_429 = _T_407 & _T_428; // @[el2_dma_ctrl.scala 276:143] + wire _T_408 = 3'h0 == RspPtr; // @[el2_dma_ctrl.scala 278:150] + wire _T_409 = _T_407 & _T_408; // @[el2_dma_ctrl.scala 278:143] + wire _T_413 = 3'h1 == RspPtr; // @[el2_dma_ctrl.scala 278:150] + wire _T_414 = _T_407 & _T_413; // @[el2_dma_ctrl.scala 278:143] + wire _T_418 = 3'h2 == RspPtr; // @[el2_dma_ctrl.scala 278:150] + wire _T_419 = _T_407 & _T_418; // @[el2_dma_ctrl.scala 278:143] + wire _T_423 = 3'h3 == RspPtr; // @[el2_dma_ctrl.scala 278:150] + wire _T_424 = _T_407 & _T_423; // @[el2_dma_ctrl.scala 278:143] + wire _T_428 = 3'h4 == RspPtr; // @[el2_dma_ctrl.scala 278:150] + wire _T_429 = _T_407 & _T_428; // @[el2_dma_ctrl.scala 278:143] wire [4:0] fifo_reset = {_T_429,_T_424,_T_419,_T_414,_T_409}; // @[Cat.scala 29:58] - wire _T_491 = fifo_error_en[0] & _T_269; // @[el2_dma_ctrl.scala 280:77] + wire _T_491 = fifo_error_en[0] & _T_269; // @[el2_dma_ctrl.scala 282:77] wire [63:0] _T_493 = {32'h0,fifo_addr_0}; // @[Cat.scala 29:58] wire [63:0] _T_498 = {io_dbg_cmd_wrdata,io_dbg_cmd_wrdata}; // @[Cat.scala 29:58] reg [63:0] wrbuf_data; // @[el2_lib.scala 514:16] - wire [63:0] _T_500 = io_dbg_cmd_valid ? _T_498 : wrbuf_data; // @[el2_dma_ctrl.scala 280:284] - wire _T_506 = fifo_error_en[1] & _T_276; // @[el2_dma_ctrl.scala 280:77] + wire [63:0] _T_500 = io_dbg_cmd_valid ? _T_498 : wrbuf_data; // @[el2_dma_ctrl.scala 282:347] + wire _T_506 = fifo_error_en[1] & _T_276; // @[el2_dma_ctrl.scala 282:77] wire [63:0] _T_508 = {32'h0,fifo_addr_1}; // @[Cat.scala 29:58] - wire _T_521 = fifo_error_en[2] & _T_283; // @[el2_dma_ctrl.scala 280:77] + wire _T_521 = fifo_error_en[2] & _T_283; // @[el2_dma_ctrl.scala 282:77] wire [63:0] _T_523 = {32'h0,fifo_addr_2}; // @[Cat.scala 29:58] - wire _T_536 = fifo_error_en[3] & _T_290; // @[el2_dma_ctrl.scala 280:77] + wire _T_536 = fifo_error_en[3] & _T_290; // @[el2_dma_ctrl.scala 282:77] wire [63:0] _T_538 = {32'h0,fifo_addr_3}; // @[Cat.scala 29:58] - wire _T_551 = fifo_error_en[4] & _T_297; // @[el2_dma_ctrl.scala 280:77] + wire _T_551 = fifo_error_en[4] & _T_297; // @[el2_dma_ctrl.scala 282:77] wire [63:0] _T_553 = {32'h0,fifo_addr_4}; // @[Cat.scala 29:58] - wire _T_566 = fifo_cmd_en[0] | fifo_valid[0]; // @[el2_dma_ctrl.scala 282:86] - wire _T_568 = ~fifo_reset[0]; // @[el2_dma_ctrl.scala 282:125] - wire _T_573 = fifo_cmd_en[1] | fifo_valid[1]; // @[el2_dma_ctrl.scala 282:86] - wire _T_575 = ~fifo_reset[1]; // @[el2_dma_ctrl.scala 282:125] - wire _T_580 = fifo_cmd_en[2] | fifo_valid[2]; // @[el2_dma_ctrl.scala 282:86] - wire _T_582 = ~fifo_reset[2]; // @[el2_dma_ctrl.scala 282:125] - wire _T_587 = fifo_cmd_en[3] | fifo_valid[3]; // @[el2_dma_ctrl.scala 282:86] - wire _T_589 = ~fifo_reset[3]; // @[el2_dma_ctrl.scala 282:125] - wire _T_594 = fifo_cmd_en[4] | fifo_valid[4]; // @[el2_dma_ctrl.scala 282:86] - wire _T_596 = ~fifo_reset[4]; // @[el2_dma_ctrl.scala 282:125] - wire [1:0] _T_605 = fifo_error_en[0] ? fifo_error_in_0 : fifo_error_0; // @[el2_dma_ctrl.scala 284:89] + wire _T_566 = fifo_cmd_en[0] | fifo_valid[0]; // @[el2_dma_ctrl.scala 284:86] + wire _T_568 = ~fifo_reset[0]; // @[el2_dma_ctrl.scala 284:125] + wire _T_573 = fifo_cmd_en[1] | fifo_valid[1]; // @[el2_dma_ctrl.scala 284:86] + wire _T_575 = ~fifo_reset[1]; // @[el2_dma_ctrl.scala 284:125] + wire _T_580 = fifo_cmd_en[2] | fifo_valid[2]; // @[el2_dma_ctrl.scala 284:86] + wire _T_582 = ~fifo_reset[2]; // @[el2_dma_ctrl.scala 284:125] + wire _T_587 = fifo_cmd_en[3] | fifo_valid[3]; // @[el2_dma_ctrl.scala 284:86] + wire _T_589 = ~fifo_reset[3]; // @[el2_dma_ctrl.scala 284:125] + wire _T_594 = fifo_cmd_en[4] | fifo_valid[4]; // @[el2_dma_ctrl.scala 284:86] + wire _T_596 = ~fifo_reset[4]; // @[el2_dma_ctrl.scala 284:125] + wire [1:0] _T_605 = fifo_error_en[0] ? fifo_error_in_0 : fifo_error_0; // @[el2_dma_ctrl.scala 286:89] wire [1:0] _T_609 = _T_568 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_614 = fifo_error_en[1] ? fifo_error_in_1 : fifo_error_1; // @[el2_dma_ctrl.scala 284:89] + wire [1:0] _T_614 = fifo_error_en[1] ? fifo_error_in_1 : fifo_error_1; // @[el2_dma_ctrl.scala 286:89] wire [1:0] _T_618 = _T_575 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_623 = fifo_error_en[2] ? fifo_error_in_2 : fifo_error_2; // @[el2_dma_ctrl.scala 284:89] + wire [1:0] _T_623 = fifo_error_en[2] ? fifo_error_in_2 : fifo_error_2; // @[el2_dma_ctrl.scala 286:89] wire [1:0] _T_627 = _T_582 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_632 = fifo_error_en[3] ? fifo_error_in_3 : fifo_error_3; // @[el2_dma_ctrl.scala 284:89] + wire [1:0] _T_632 = fifo_error_en[3] ? fifo_error_in_3 : fifo_error_3; // @[el2_dma_ctrl.scala 286:89] wire [1:0] _T_636 = _T_589 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_641 = fifo_error_en[4] ? fifo_error_in_4 : fifo_error_4; // @[el2_dma_ctrl.scala 284:89] + wire [1:0] _T_641 = fifo_error_en[4] ? fifo_error_in_4 : fifo_error_4; // @[el2_dma_ctrl.scala 286:89] wire [1:0] _T_645 = _T_596 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - reg _T_721; // @[el2_dma_ctrl.scala 288:89] - reg _T_714; // @[el2_dma_ctrl.scala 288:89] - reg _T_707; // @[el2_dma_ctrl.scala 288:89] - reg _T_700; // @[el2_dma_ctrl.scala 288:89] - reg _T_693; // @[el2_dma_ctrl.scala 288:89] + reg _T_721; // @[el2_dma_ctrl.scala 290:89] + reg _T_714; // @[el2_dma_ctrl.scala 290:89] + reg _T_707; // @[el2_dma_ctrl.scala 290:89] + reg _T_700; // @[el2_dma_ctrl.scala 290:89] + reg _T_693; // @[el2_dma_ctrl.scala 290:89] wire [4:0] fifo_rpend = {_T_721,_T_714,_T_707,_T_700,_T_693}; // @[Cat.scala 29:58] - wire _T_689 = fifo_pend_en[0] | fifo_rpend[0]; // @[el2_dma_ctrl.scala 288:93] - wire _T_696 = fifo_pend_en[1] | fifo_rpend[1]; // @[el2_dma_ctrl.scala 288:93] - wire _T_703 = fifo_pend_en[2] | fifo_rpend[2]; // @[el2_dma_ctrl.scala 288:93] - wire _T_710 = fifo_pend_en[3] | fifo_rpend[3]; // @[el2_dma_ctrl.scala 288:93] - wire _T_717 = fifo_pend_en[4] | fifo_rpend[4]; // @[el2_dma_ctrl.scala 288:93] - reg _T_799; // @[el2_dma_ctrl.scala 292:89] - reg _T_792; // @[el2_dma_ctrl.scala 292:89] - reg _T_785; // @[el2_dma_ctrl.scala 292:89] - reg _T_778; // @[el2_dma_ctrl.scala 292:89] - reg _T_771; // @[el2_dma_ctrl.scala 292:89] + wire _T_689 = fifo_pend_en[0] | fifo_rpend[0]; // @[el2_dma_ctrl.scala 290:93] + wire _T_696 = fifo_pend_en[1] | fifo_rpend[1]; // @[el2_dma_ctrl.scala 290:93] + wire _T_703 = fifo_pend_en[2] | fifo_rpend[2]; // @[el2_dma_ctrl.scala 290:93] + wire _T_710 = fifo_pend_en[3] | fifo_rpend[3]; // @[el2_dma_ctrl.scala 290:93] + wire _T_717 = fifo_pend_en[4] | fifo_rpend[4]; // @[el2_dma_ctrl.scala 290:93] + reg _T_799; // @[el2_dma_ctrl.scala 294:89] + reg _T_792; // @[el2_dma_ctrl.scala 294:89] + reg _T_785; // @[el2_dma_ctrl.scala 294:89] + reg _T_778; // @[el2_dma_ctrl.scala 294:89] + reg _T_771; // @[el2_dma_ctrl.scala 294:89] wire [4:0] fifo_done_bus = {_T_799,_T_792,_T_785,_T_778,_T_771}; // @[Cat.scala 29:58] - wire _T_767 = fifo_done_bus_en[0] | fifo_done_bus[0]; // @[el2_dma_ctrl.scala 292:93] - wire _T_774 = fifo_done_bus_en[1] | fifo_done_bus[1]; // @[el2_dma_ctrl.scala 292:93] - wire _T_781 = fifo_done_bus_en[2] | fifo_done_bus[2]; // @[el2_dma_ctrl.scala 292:93] - wire _T_788 = fifo_done_bus_en[3] | fifo_done_bus[3]; // @[el2_dma_ctrl.scala 292:93] - wire _T_795 = fifo_done_bus_en[4] | fifo_done_bus[4]; // @[el2_dma_ctrl.scala 292:93] - wire [7:0] fifo_byteen_in = _T_20[7:0]; // @[el2_dma_ctrl.scala 251:28] + wire _T_767 = fifo_done_bus_en[0] | fifo_done_bus[0]; // @[el2_dma_ctrl.scala 294:93] + wire _T_774 = fifo_done_bus_en[1] | fifo_done_bus[1]; // @[el2_dma_ctrl.scala 294:93] + wire _T_781 = fifo_done_bus_en[2] | fifo_done_bus[2]; // @[el2_dma_ctrl.scala 294:93] + wire _T_788 = fifo_done_bus_en[3] | fifo_done_bus[3]; // @[el2_dma_ctrl.scala 294:93] + wire _T_795 = fifo_done_bus_en[4] | fifo_done_bus[4]; // @[el2_dma_ctrl.scala 294:93] + wire [7:0] fifo_byteen_in = _T_20[7:0]; // @[el2_dma_ctrl.scala 253:28] reg _T_850; // @[Reg.scala 27:20] reg _T_852; // @[Reg.scala 27:20] reg _T_854; // @[Reg.scala 27:20] @@ -634,114 +636,114 @@ module el2_dma_ctrl( reg fifo_tag_0; // @[Reg.scala 27:20] reg wrbuf_tag; // @[Reg.scala 27:20] reg rdbuf_tag; // @[Reg.scala 27:20] - wire bus_cmd_tag = axi_mstr_sel ? wrbuf_tag : rdbuf_tag; // @[el2_dma_ctrl.scala 517:43] + wire bus_cmd_tag = axi_mstr_sel ? wrbuf_tag : rdbuf_tag; // @[el2_dma_ctrl.scala 519:43] reg fifo_tag_1; // @[Reg.scala 27:20] reg fifo_tag_2; // @[Reg.scala 27:20] reg fifo_tag_3; // @[Reg.scala 27:20] reg fifo_tag_4; // @[Reg.scala 27:20] - wire _T_931 = WrPtr == 3'h4; // @[el2_dma_ctrl.scala 316:30] - wire [2:0] _T_934 = WrPtr + 3'h1; // @[el2_dma_ctrl.scala 316:76] - wire _T_936 = RdPtr == 3'h4; // @[el2_dma_ctrl.scala 318:30] - wire [2:0] _T_939 = RdPtr + 3'h1; // @[el2_dma_ctrl.scala 318:76] - wire _T_941 = RspPtr == 3'h4; // @[el2_dma_ctrl.scala 320:31] - wire [2:0] _T_944 = RspPtr + 3'h1; // @[el2_dma_ctrl.scala 320:78] - wire WrPtrEn = |fifo_cmd_en; // @[el2_dma_ctrl.scala 322:30] - wire RdPtrEn = _T_165 | _T_197; // @[el2_dma_ctrl.scala 324:53] - wire RspPtrEn = io_dma_dbg_cmd_done | _T_406; // @[el2_dma_ctrl.scala 326:39] + wire _T_931 = WrPtr == 3'h4; // @[el2_dma_ctrl.scala 318:30] + wire [2:0] _T_934 = WrPtr + 3'h1; // @[el2_dma_ctrl.scala 318:76] + wire _T_936 = RdPtr == 3'h4; // @[el2_dma_ctrl.scala 320:30] + wire [2:0] _T_939 = RdPtr + 3'h1; // @[el2_dma_ctrl.scala 320:76] + wire _T_941 = RspPtr == 3'h4; // @[el2_dma_ctrl.scala 322:31] + wire [2:0] _T_944 = RspPtr + 3'h1; // @[el2_dma_ctrl.scala 322:78] + wire WrPtrEn = |fifo_cmd_en; // @[el2_dma_ctrl.scala 324:30] + wire RdPtrEn = _T_165 | _T_197; // @[el2_dma_ctrl.scala 326:73] + wire RspPtrEn = io_dma_dbg_cmd_done | _T_406; // @[el2_dma_ctrl.scala 328:39] wire [3:0] _T_966 = {3'h0,fifo_valid[0]}; // @[Cat.scala 29:58] wire [3:0] _T_969 = {3'h0,fifo_valid[1]}; // @[Cat.scala 29:58] wire [3:0] _T_972 = {3'h0,fifo_valid[2]}; // @[Cat.scala 29:58] wire [3:0] _T_975 = {3'h0,fifo_valid[3]}; // @[Cat.scala 29:58] wire [3:0] _T_978 = {3'h0,fifo_valid[4]}; // @[Cat.scala 29:58] - wire [3:0] _T_980 = _T_966 + _T_969; // @[el2_dma_ctrl.scala 349:102] - wire [3:0] _T_982 = _T_980 + _T_972; // @[el2_dma_ctrl.scala 349:102] - wire [3:0] _T_984 = _T_982 + _T_975; // @[el2_dma_ctrl.scala 349:102] - wire [3:0] num_fifo_vld_tmp2 = _T_984 + _T_978; // @[el2_dma_ctrl.scala 349:102] - wire _T_1123 = |fifo_valid; // @[el2_dma_ctrl.scala 388:30] - wire fifo_empty = ~_T_1123; // @[el2_dma_ctrl.scala 388:17] - wire [4:0] _T_1086 = fifo_valid >> RspPtr; // @[el2_dma_ctrl.scala 375:39] - wire [4:0] _T_1088 = fifo_dbg >> RspPtr; // @[el2_dma_ctrl.scala 375:58] - wire _T_1090 = _T_1086[0] & _T_1088[0]; // @[el2_dma_ctrl.scala 375:48] - wire [4:0] _T_1091 = fifo_done >> RspPtr; // @[el2_dma_ctrl.scala 375:78] - wire [31:0] _GEN_44 = 3'h1 == RspPtr ? fifo_addr_1 : fifo_addr_0; // @[el2_dma_ctrl.scala 376:49] - wire [31:0] _GEN_45 = 3'h2 == RspPtr ? fifo_addr_2 : _GEN_44; // @[el2_dma_ctrl.scala 376:49] - wire [31:0] _GEN_46 = 3'h3 == RspPtr ? fifo_addr_3 : _GEN_45; // @[el2_dma_ctrl.scala 376:49] - wire [31:0] _GEN_47 = 3'h4 == RspPtr ? fifo_addr_4 : _GEN_46; // @[el2_dma_ctrl.scala 376:49] - wire [63:0] _GEN_49 = 3'h1 == RspPtr ? fifo_data_1 : fifo_data_0; // @[el2_dma_ctrl.scala 376:71] - wire [63:0] _GEN_50 = 3'h2 == RspPtr ? fifo_data_2 : _GEN_49; // @[el2_dma_ctrl.scala 376:71] - wire [63:0] _GEN_51 = 3'h3 == RspPtr ? fifo_data_3 : _GEN_50; // @[el2_dma_ctrl.scala 376:71] - wire [63:0] _GEN_52 = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[el2_dma_ctrl.scala 376:71] - wire [1:0] _GEN_54 = 3'h1 == RspPtr ? fifo_error_1 : fifo_error_0; // @[el2_dma_ctrl.scala 377:47] - wire [1:0] _GEN_55 = 3'h2 == RspPtr ? fifo_error_2 : _GEN_54; // @[el2_dma_ctrl.scala 377:47] - wire [1:0] _GEN_56 = 3'h3 == RspPtr ? fifo_error_3 : _GEN_55; // @[el2_dma_ctrl.scala 377:47] - wire [1:0] _GEN_57 = 3'h4 == RspPtr ? fifo_error_4 : _GEN_56; // @[el2_dma_ctrl.scala 377:47] - wire _T_1116 = dma_mem_addr_in_dccm | dma_mem_addr_in_pic; // @[el2_dma_ctrl.scala 383:64] - wire [4:0] _T_1145 = fifo_rpend >> RdPtr; // @[el2_dma_ctrl.scala 401:54] - wire _T_1147 = ~_T_1145[0]; // @[el2_dma_ctrl.scala 401:43] - wire _T_1148 = _T_990[0] & _T_1147; // @[el2_dma_ctrl.scala 401:41] - wire _T_1152 = _T_1148 & _T_994; // @[el2_dma_ctrl.scala 401:62] - wire _T_1155 = ~_T_197; // @[el2_dma_ctrl.scala 401:84] - wire dma_mem_req = _T_1152 & _T_1155; // @[el2_dma_ctrl.scala 401:82] - wire _T_1117 = dma_mem_req & _T_1116; // @[el2_dma_ctrl.scala 383:40] + wire [3:0] _T_980 = _T_966 + _T_969; // @[el2_dma_ctrl.scala 351:102] + wire [3:0] _T_982 = _T_980 + _T_972; // @[el2_dma_ctrl.scala 351:102] + wire [3:0] _T_984 = _T_982 + _T_975; // @[el2_dma_ctrl.scala 351:102] + wire [3:0] num_fifo_vld_tmp2 = _T_984 + _T_978; // @[el2_dma_ctrl.scala 351:102] + wire _T_1123 = |fifo_valid; // @[el2_dma_ctrl.scala 390:30] + wire fifo_empty = ~_T_1123; // @[el2_dma_ctrl.scala 390:17] + wire [4:0] _T_1086 = fifo_valid >> RspPtr; // @[el2_dma_ctrl.scala 377:39] + wire [4:0] _T_1088 = fifo_dbg >> RspPtr; // @[el2_dma_ctrl.scala 377:58] + wire _T_1090 = _T_1086[0] & _T_1088[0]; // @[el2_dma_ctrl.scala 377:48] + wire [4:0] _T_1091 = fifo_done >> RspPtr; // @[el2_dma_ctrl.scala 377:78] + wire [31:0] _GEN_44 = 3'h1 == RspPtr ? fifo_addr_1 : fifo_addr_0; // @[el2_dma_ctrl.scala 378:49] + wire [31:0] _GEN_45 = 3'h2 == RspPtr ? fifo_addr_2 : _GEN_44; // @[el2_dma_ctrl.scala 378:49] + wire [31:0] _GEN_46 = 3'h3 == RspPtr ? fifo_addr_3 : _GEN_45; // @[el2_dma_ctrl.scala 378:49] + wire [31:0] _GEN_47 = 3'h4 == RspPtr ? fifo_addr_4 : _GEN_46; // @[el2_dma_ctrl.scala 378:49] + wire [63:0] _GEN_49 = 3'h1 == RspPtr ? fifo_data_1 : fifo_data_0; // @[el2_dma_ctrl.scala 378:71] + wire [63:0] _GEN_50 = 3'h2 == RspPtr ? fifo_data_2 : _GEN_49; // @[el2_dma_ctrl.scala 378:71] + wire [63:0] _GEN_51 = 3'h3 == RspPtr ? fifo_data_3 : _GEN_50; // @[el2_dma_ctrl.scala 378:71] + wire [63:0] _GEN_52 = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[el2_dma_ctrl.scala 378:71] + wire [1:0] _GEN_54 = 3'h1 == RspPtr ? fifo_error_1 : fifo_error_0; // @[el2_dma_ctrl.scala 379:47] + wire [1:0] _GEN_55 = 3'h2 == RspPtr ? fifo_error_2 : _GEN_54; // @[el2_dma_ctrl.scala 379:47] + wire [1:0] _GEN_56 = 3'h3 == RspPtr ? fifo_error_3 : _GEN_55; // @[el2_dma_ctrl.scala 379:47] + wire [1:0] _GEN_57 = 3'h4 == RspPtr ? fifo_error_4 : _GEN_56; // @[el2_dma_ctrl.scala 379:47] + wire _T_1116 = dma_mem_addr_in_dccm | dma_mem_addr_in_pic; // @[el2_dma_ctrl.scala 385:64] + wire [4:0] _T_1145 = fifo_rpend >> RdPtr; // @[el2_dma_ctrl.scala 403:54] + wire _T_1147 = ~_T_1145[0]; // @[el2_dma_ctrl.scala 403:43] + wire _T_1148 = _T_990[0] & _T_1147; // @[el2_dma_ctrl.scala 403:41] + wire _T_1152 = _T_1148 & _T_994; // @[el2_dma_ctrl.scala 403:62] + wire _T_1155 = ~_T_197; // @[el2_dma_ctrl.scala 403:84] + wire dma_mem_req = _T_1152 & _T_1155; // @[el2_dma_ctrl.scala 403:82] + wire _T_1117 = dma_mem_req & _T_1116; // @[el2_dma_ctrl.scala 385:40] reg [2:0] dma_nack_count; // @[Reg.scala 27:20] - wire _T_1118 = dma_nack_count >= io_dec_tlu_dma_qos_prty; // @[el2_dma_ctrl.scala 383:105] - wire _T_1120 = dma_mem_req & dma_mem_addr_in_iccm; // @[el2_dma_ctrl.scala 384:40] - wire _T_1127 = ~_T_165; // @[el2_dma_ctrl.scala 393:77] + wire _T_1118 = dma_nack_count >= io_dec_tlu_dma_qos_prty; // @[el2_dma_ctrl.scala 385:105] + wire _T_1120 = dma_mem_req & dma_mem_addr_in_iccm; // @[el2_dma_ctrl.scala 386:40] + wire _T_1127 = ~_T_165; // @[el2_dma_ctrl.scala 395:77] wire [2:0] _T_1129 = _T_1127 ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_1131 = _T_1129 & dma_nack_count; // @[el2_dma_ctrl.scala 393:115] - wire _T_1135 = dma_mem_req & _T_1127; // @[el2_dma_ctrl.scala 393:163] - wire [2:0] _T_1138 = dma_nack_count + 3'h1; // @[el2_dma_ctrl.scala 393:224] - wire _T_1164 = io_dma_mem_write & _T_1076; // @[el2_dma_ctrl.scala 407:44] + wire [2:0] _T_1131 = _T_1129 & dma_nack_count; // @[el2_dma_ctrl.scala 395:135] + wire _T_1135 = dma_mem_req & _T_1127; // @[el2_dma_ctrl.scala 395:183] + wire [2:0] _T_1138 = dma_nack_count + 3'h1; // @[el2_dma_ctrl.scala 395:264] + wire _T_1164 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1076; // @[el2_dma_ctrl.scala 409:84] wire [31:0] _T_1168 = {dma_mem_addr_int[31:3],1'h1,dma_mem_addr_int[1:0]}; // @[Cat.scala 29:58] - wire _T_1176 = io_dma_mem_write & _T_1077; // @[el2_dma_ctrl.scala 408:44] - wire [4:0] _T_1179 = fifo_write >> RdPtr; // @[el2_dma_ctrl.scala 410:33] - wire [63:0] _GEN_75 = 3'h1 == RdPtr ? fifo_data_1 : fifo_data_0; // @[el2_dma_ctrl.scala 411:20] - wire [63:0] _GEN_76 = 3'h2 == RdPtr ? fifo_data_2 : _GEN_75; // @[el2_dma_ctrl.scala 411:20] - wire [63:0] _GEN_77 = 3'h3 == RdPtr ? fifo_data_3 : _GEN_76; // @[el2_dma_ctrl.scala 411:20] - reg dma_dbg_cmd_done_q; // @[el2_dma_ctrl.scala 431:12] - wire _T_1192 = bus_cmd_valid & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 436:44] - wire _T_1193 = _T_1192 | io_dbg_cmd_valid; // @[el2_dma_ctrl.scala 436:65] - wire bus_rsp_valid = io_dma_axi_bvalid | io_dma_axi_rvalid; // @[el2_dma_ctrl.scala 551:59] - wire _T_1194 = bus_cmd_valid | bus_rsp_valid; // @[el2_dma_ctrl.scala 437:44] - wire _T_1195 = _T_1194 | io_dbg_cmd_valid; // @[el2_dma_ctrl.scala 437:60] - wire _T_1196 = _T_1195 | io_dma_dbg_cmd_done; // @[el2_dma_ctrl.scala 437:79] - wire _T_1197 = _T_1196 | dma_dbg_cmd_done_q; // @[el2_dma_ctrl.scala 437:101] - wire _T_1199 = _T_1197 | _T_1123; // @[el2_dma_ctrl.scala 437:122] - wire wrbuf_en = io_dma_axi_awvalid & io_dma_axi_awready; // @[el2_dma_ctrl.scala 459:46] - wire wrbuf_data_en = io_dma_axi_wvalid & io_dma_axi_wready; // @[el2_dma_ctrl.scala 460:45] - wire wrbuf_cmd_sent = axi_mstr_prty_en & axi_mstr_sel; // @[el2_dma_ctrl.scala 461:40] - wire _T_1201 = ~wrbuf_en; // @[el2_dma_ctrl.scala 462:51] - wire wrbuf_rst = wrbuf_cmd_sent & _T_1201; // @[el2_dma_ctrl.scala 462:49] - wire _T_1203 = ~wrbuf_data_en; // @[el2_dma_ctrl.scala 463:51] - wire wrbuf_data_rst = wrbuf_cmd_sent & _T_1203; // @[el2_dma_ctrl.scala 463:49] - wire _T_1204 = wrbuf_en | wrbuf_vld; // @[el2_dma_ctrl.scala 465:63] - wire _T_1205 = ~wrbuf_rst; // @[el2_dma_ctrl.scala 465:92] - wire _T_1208 = wrbuf_data_en | wrbuf_data_vld; // @[el2_dma_ctrl.scala 467:63] - wire _T_1209 = ~wrbuf_data_rst; // @[el2_dma_ctrl.scala 467:102] - wire rdbuf_en = io_dma_axi_arvalid & io_dma_axi_arready; // @[el2_dma_ctrl.scala 487:58] - wire _T_1214 = ~axi_mstr_sel; // @[el2_dma_ctrl.scala 488:44] - wire rdbuf_cmd_sent = axi_mstr_prty_en & _T_1214; // @[el2_dma_ctrl.scala 488:42] - wire _T_1216 = ~rdbuf_en; // @[el2_dma_ctrl.scala 489:63] - wire rdbuf_rst = rdbuf_cmd_sent & _T_1216; // @[el2_dma_ctrl.scala 489:61] - wire _T_1217 = rdbuf_en | rdbuf_vld; // @[el2_dma_ctrl.scala 491:51] - wire _T_1218 = ~rdbuf_rst; // @[el2_dma_ctrl.scala 491:80] - wire _T_1222 = ~wrbuf_cmd_sent; // @[el2_dma_ctrl.scala 503:44] - wire _T_1223 = wrbuf_vld & _T_1222; // @[el2_dma_ctrl.scala 503:42] - wire _T_1226 = wrbuf_data_vld & _T_1222; // @[el2_dma_ctrl.scala 504:47] - wire _T_1228 = ~rdbuf_cmd_sent; // @[el2_dma_ctrl.scala 505:44] - wire _T_1229 = rdbuf_vld & _T_1228; // @[el2_dma_ctrl.scala 505:42] - wire axi_mstr_prty_in = ~axi_mstr_priority; // @[el2_dma_ctrl.scala 524:27] - wire _T_1251 = ~_T_1088[0]; // @[el2_dma_ctrl.scala 531:50] - wire _T_1252 = _T_1086[0] & _T_1251; // @[el2_dma_ctrl.scala 531:48] - wire [4:0] _T_1253 = fifo_done_bus >> RspPtr; // @[el2_dma_ctrl.scala 531:83] - wire axi_rsp_valid = _T_1252 & _T_1253[0]; // @[el2_dma_ctrl.scala 531:68] - wire [4:0] _T_1255 = fifo_write >> RspPtr; // @[el2_dma_ctrl.scala 533:39] - wire axi_rsp_write = _T_1255[0]; // @[el2_dma_ctrl.scala 533:39] - wire [1:0] _T_1258 = _GEN_57[1] ? 2'h3 : 2'h0; // @[el2_dma_ctrl.scala 534:64] - wire _GEN_86 = 3'h1 == RspPtr ? fifo_tag_1 : fifo_tag_0; // @[el2_dma_ctrl.scala 542:33] - wire _GEN_87 = 3'h2 == RspPtr ? fifo_tag_2 : _GEN_86; // @[el2_dma_ctrl.scala 542:33] - wire _GEN_88 = 3'h3 == RspPtr ? fifo_tag_3 : _GEN_87; // @[el2_dma_ctrl.scala 542:33] - wire _T_1261 = ~axi_rsp_write; // @[el2_dma_ctrl.scala 544:46] + wire _T_1176 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1077; // @[el2_dma_ctrl.scala 410:84] + wire [4:0] _T_1179 = fifo_write >> RdPtr; // @[el2_dma_ctrl.scala 412:53] + wire [63:0] _GEN_75 = 3'h1 == RdPtr ? fifo_data_1 : fifo_data_0; // @[el2_dma_ctrl.scala 413:40] + wire [63:0] _GEN_76 = 3'h2 == RdPtr ? fifo_data_2 : _GEN_75; // @[el2_dma_ctrl.scala 413:40] + wire [63:0] _GEN_77 = 3'h3 == RdPtr ? fifo_data_3 : _GEN_76; // @[el2_dma_ctrl.scala 413:40] + reg dma_dbg_cmd_done_q; // @[el2_dma_ctrl.scala 433:12] + wire _T_1192 = bus_cmd_valid & io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 438:44] + wire _T_1193 = _T_1192 | io_dbg_cmd_valid; // @[el2_dma_ctrl.scala 438:65] + wire bus_rsp_valid = io_dma_axi_bvalid | io_dma_axi_rvalid; // @[el2_dma_ctrl.scala 553:59] + wire _T_1194 = bus_cmd_valid | bus_rsp_valid; // @[el2_dma_ctrl.scala 439:44] + wire _T_1195 = _T_1194 | io_dbg_cmd_valid; // @[el2_dma_ctrl.scala 439:60] + wire _T_1196 = _T_1195 | io_dma_dbg_cmd_done; // @[el2_dma_ctrl.scala 439:79] + wire _T_1197 = _T_1196 | dma_dbg_cmd_done_q; // @[el2_dma_ctrl.scala 439:101] + wire _T_1199 = _T_1197 | _T_1123; // @[el2_dma_ctrl.scala 439:122] + wire wrbuf_en = io_dma_axi_awvalid & io_dma_axi_awready; // @[el2_dma_ctrl.scala 461:46] + wire wrbuf_data_en = io_dma_axi_wvalid & io_dma_axi_wready; // @[el2_dma_ctrl.scala 462:45] + wire wrbuf_cmd_sent = axi_mstr_prty_en & axi_mstr_sel; // @[el2_dma_ctrl.scala 463:40] + wire _T_1201 = ~wrbuf_en; // @[el2_dma_ctrl.scala 464:51] + wire wrbuf_rst = wrbuf_cmd_sent & _T_1201; // @[el2_dma_ctrl.scala 464:49] + wire _T_1203 = ~wrbuf_data_en; // @[el2_dma_ctrl.scala 465:51] + wire wrbuf_data_rst = wrbuf_cmd_sent & _T_1203; // @[el2_dma_ctrl.scala 465:49] + wire _T_1204 = wrbuf_en | wrbuf_vld; // @[el2_dma_ctrl.scala 467:63] + wire _T_1205 = ~wrbuf_rst; // @[el2_dma_ctrl.scala 467:92] + wire _T_1208 = wrbuf_data_en | wrbuf_data_vld; // @[el2_dma_ctrl.scala 469:63] + wire _T_1209 = ~wrbuf_data_rst; // @[el2_dma_ctrl.scala 469:102] + wire rdbuf_en = io_dma_axi_arvalid & io_dma_axi_arready; // @[el2_dma_ctrl.scala 489:58] + wire _T_1214 = ~axi_mstr_sel; // @[el2_dma_ctrl.scala 490:44] + wire rdbuf_cmd_sent = axi_mstr_prty_en & _T_1214; // @[el2_dma_ctrl.scala 490:42] + wire _T_1216 = ~rdbuf_en; // @[el2_dma_ctrl.scala 491:63] + wire rdbuf_rst = rdbuf_cmd_sent & _T_1216; // @[el2_dma_ctrl.scala 491:61] + wire _T_1217 = rdbuf_en | rdbuf_vld; // @[el2_dma_ctrl.scala 493:51] + wire _T_1218 = ~rdbuf_rst; // @[el2_dma_ctrl.scala 493:80] + wire _T_1222 = ~wrbuf_cmd_sent; // @[el2_dma_ctrl.scala 505:44] + wire _T_1223 = wrbuf_vld & _T_1222; // @[el2_dma_ctrl.scala 505:42] + wire _T_1226 = wrbuf_data_vld & _T_1222; // @[el2_dma_ctrl.scala 506:47] + wire _T_1228 = ~rdbuf_cmd_sent; // @[el2_dma_ctrl.scala 507:44] + wire _T_1229 = rdbuf_vld & _T_1228; // @[el2_dma_ctrl.scala 507:42] + wire axi_mstr_prty_in = ~axi_mstr_priority; // @[el2_dma_ctrl.scala 526:27] + wire _T_1251 = ~_T_1088[0]; // @[el2_dma_ctrl.scala 533:50] + wire _T_1252 = _T_1086[0] & _T_1251; // @[el2_dma_ctrl.scala 533:48] + wire [4:0] _T_1253 = fifo_done_bus >> RspPtr; // @[el2_dma_ctrl.scala 533:83] + wire axi_rsp_valid = _T_1252 & _T_1253[0]; // @[el2_dma_ctrl.scala 533:68] + wire [4:0] _T_1255 = fifo_write >> RspPtr; // @[el2_dma_ctrl.scala 535:39] + wire axi_rsp_write = _T_1255[0]; // @[el2_dma_ctrl.scala 535:39] + wire [1:0] _T_1258 = _GEN_57[1] ? 2'h3 : 2'h0; // @[el2_dma_ctrl.scala 536:64] + wire _GEN_86 = 3'h1 == RspPtr ? fifo_tag_1 : fifo_tag_0; // @[el2_dma_ctrl.scala 544:33] + wire _GEN_87 = 3'h2 == RspPtr ? fifo_tag_2 : _GEN_86; // @[el2_dma_ctrl.scala 544:33] + wire _GEN_88 = 3'h3 == RspPtr ? fifo_tag_3 : _GEN_87; // @[el2_dma_ctrl.scala 544:33] + wire _T_1261 = ~axi_rsp_write; // @[el2_dma_ctrl.scala 546:46] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -802,19 +804,19 @@ module el2_dma_ctrl( .io_en(rvclkhdr_9_io_en), .io_scan_mode(rvclkhdr_9_io_scan_mode) ); - rvclkhdr dma_buffer_c1cgc ( // @[el2_dma_ctrl.scala 439:32] + rvclkhdr dma_buffer_c1cgc ( // @[el2_dma_ctrl.scala 441:32] .io_l1clk(dma_buffer_c1cgc_io_l1clk), .io_clk(dma_buffer_c1cgc_io_clk), .io_en(dma_buffer_c1cgc_io_en), .io_scan_mode(dma_buffer_c1cgc_io_scan_mode) ); - rvclkhdr dma_free_cgc ( // @[el2_dma_ctrl.scala 445:28] + rvclkhdr dma_free_cgc ( // @[el2_dma_ctrl.scala 447:28] .io_l1clk(dma_free_cgc_io_l1clk), .io_clk(dma_free_cgc_io_clk), .io_en(dma_free_cgc_io_en), .io_scan_mode(dma_free_cgc_io_scan_mode) ); - rvclkhdr dma_bus_cgc ( // @[el2_dma_ctrl.scala 451:27] + rvclkhdr dma_bus_cgc ( // @[el2_dma_ctrl.scala 453:27] .io_l1clk(dma_bus_cgc_io_l1clk), .io_clk(dma_bus_cgc_io_clk), .io_en(dma_bus_cgc_io_en), @@ -838,34 +840,36 @@ module el2_dma_ctrl( .io_en(rvclkhdr_12_io_en), .io_scan_mode(rvclkhdr_12_io_scan_mode) ); - assign io_dma_dbg_ready = fifo_empty & dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 374:25] - assign io_dma_dbg_cmd_done = _T_1090 & _T_1091[0]; // @[el2_dma_ctrl.scala 375:25] - assign io_dma_dbg_cmd_fail = |_GEN_57; // @[el2_dma_ctrl.scala 377:25] - assign io_dma_dbg_rddata = _GEN_47[2] ? _GEN_52[63:32] : _GEN_52[31:0]; // @[el2_dma_ctrl.scala 376:25] - assign io_dma_dccm_req = _T_1117 & io_dccm_ready; // @[el2_dma_ctrl.scala 402:20] - assign io_dma_iccm_req = _T_1120 & io_iccm_ready; // @[el2_dma_ctrl.scala 403:20] - assign io_dma_mem_tag = RdPtr; // @[el2_dma_ctrl.scala 404:20] - assign io_dma_mem_addr = _T_1164 ? _T_1168 : dma_mem_addr_int; // @[el2_dma_ctrl.scala 407:20] - assign io_dma_mem_sz = _T_1176 ? 3'h2 : dma_mem_sz_int; // @[el2_dma_ctrl.scala 408:20] - assign io_dma_mem_write = _T_1179[0]; // @[el2_dma_ctrl.scala 410:20] - assign io_dma_mem_wdata = 3'h4 == RdPtr ? fifo_data_4 : _GEN_77; // @[el2_dma_ctrl.scala 411:20] - assign io_dma_dccm_stall_any = _T_1117 & _T_1118; // @[el2_dma_ctrl.scala 383:25] - assign io_dma_iccm_stall_any = _T_1120 & _T_1118; // @[el2_dma_ctrl.scala 384:25] - assign io_dma_pmu_dccm_read = io_dma_dccm_req & _T_166; // @[el2_dma_ctrl.scala 415:26] - assign io_dma_pmu_dccm_write = io_dma_dccm_req & io_dma_mem_write; // @[el2_dma_ctrl.scala 416:26] - assign io_dma_pmu_any_read = _T_165 & _T_166; // @[el2_dma_ctrl.scala 417:26] - assign io_dma_pmu_any_write = _T_165 & io_dma_mem_write; // @[el2_dma_ctrl.scala 418:26] - assign io_dma_axi_awready = ~_T_1223; // @[el2_dma_ctrl.scala 503:27] - assign io_dma_axi_wready = ~_T_1226; // @[el2_dma_ctrl.scala 504:27] - assign io_dma_axi_bvalid = axi_rsp_valid & axi_rsp_write; // @[el2_dma_ctrl.scala 540:27] - assign io_dma_axi_bresp = _GEN_57[0] ? 2'h2 : _T_1258; // @[el2_dma_ctrl.scala 541:33] - assign io_dma_axi_bid = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[el2_dma_ctrl.scala 542:33] - assign io_dma_axi_arready = ~_T_1229; // @[el2_dma_ctrl.scala 505:27] - assign io_dma_axi_rvalid = axi_rsp_valid & _T_1261; // @[el2_dma_ctrl.scala 544:27] - assign io_dma_axi_rid = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[el2_dma_ctrl.scala 548:37] - assign io_dma_axi_rdata = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[el2_dma_ctrl.scala 546:35] - assign io_dma_axi_rresp = _GEN_57[0] ? 2'h2 : _T_1258; // @[el2_dma_ctrl.scala 545:33] - assign io_dma_axi_rlast = 1'h1; // @[el2_dma_ctrl.scala 547:33] + assign io_lsu_dma_dma_lsc_ctl_dma_dccm_req = _T_1117 & io_lsu_dma_dccm_ready; // @[el2_dma_ctrl.scala 404:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_addr = _T_1164 ? _T_1168 : dma_mem_addr_int; // @[el2_dma_ctrl.scala 409:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_sz = _T_1176 ? 3'h2 : dma_mem_sz_int; // @[el2_dma_ctrl.scala 410:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_write = _T_1179[0]; // @[el2_dma_ctrl.scala 412:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_wdata = 3'h4 == RdPtr ? fifo_data_4 : _GEN_77; // @[el2_dma_ctrl.scala 413:40] + assign io_lsu_dma_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[el2_dma_ctrl.scala 555:40] + assign io_lsu_dma_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[el2_dma_ctrl.scala 556:41] + assign io_lsu_dma_dma_mem_tag = RdPtr; // @[el2_dma_ctrl.scala 406:28] + assign io_dma_dbg_ready = fifo_empty & dbg_dma_bubble_bus; // @[el2_dma_ctrl.scala 376:25] + assign io_dma_dbg_cmd_done = _T_1090 & _T_1091[0]; // @[el2_dma_ctrl.scala 377:25] + assign io_dma_dbg_cmd_fail = |_GEN_57; // @[el2_dma_ctrl.scala 379:25] + assign io_dma_dbg_rddata = _GEN_47[2] ? _GEN_52[63:32] : _GEN_52[31:0]; // @[el2_dma_ctrl.scala 378:25] + assign io_dma_iccm_req = _T_1120 & io_iccm_ready; // @[el2_dma_ctrl.scala 405:20] + assign io_dma_dccm_stall_any = _T_1117 & _T_1118; // @[el2_dma_ctrl.scala 385:25] + assign io_dma_iccm_stall_any = _T_1120 & _T_1118; // @[el2_dma_ctrl.scala 386:25] + assign io_dma_pmu_dccm_read = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & _T_166; // @[el2_dma_ctrl.scala 417:26] + assign io_dma_pmu_dccm_write = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_dma_ctrl.scala 418:26] + assign io_dma_pmu_any_read = _T_165 & _T_166; // @[el2_dma_ctrl.scala 419:26] + assign io_dma_pmu_any_write = _T_165 & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_dma_ctrl.scala 420:26] + assign io_dma_axi_awready = ~_T_1223; // @[el2_dma_ctrl.scala 505:27] + assign io_dma_axi_wready = ~_T_1226; // @[el2_dma_ctrl.scala 506:27] + assign io_dma_axi_bvalid = axi_rsp_valid & axi_rsp_write; // @[el2_dma_ctrl.scala 542:27] + assign io_dma_axi_bresp = _GEN_57[0] ? 2'h2 : _T_1258; // @[el2_dma_ctrl.scala 543:33] + assign io_dma_axi_bid = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[el2_dma_ctrl.scala 544:33] + assign io_dma_axi_arready = ~_T_1229; // @[el2_dma_ctrl.scala 507:27] + assign io_dma_axi_rvalid = axi_rsp_valid & _T_1261; // @[el2_dma_ctrl.scala 546:27] + assign io_dma_axi_rid = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[el2_dma_ctrl.scala 550:37] + assign io_dma_axi_rdata = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[el2_dma_ctrl.scala 548:35] + assign io_dma_axi_rresp = _GEN_57[0] ? 2'h2 : _T_1258; // @[el2_dma_ctrl.scala 547:33] + assign io_dma_axi_rlast = 1'h1; // @[el2_dma_ctrl.scala 549:33] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = fifo_cmd_en[0]; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -896,15 +900,15 @@ module el2_dma_ctrl( assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_9_io_en = fifo_data_en[4]; // @[el2_lib.scala 511:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] - assign dma_buffer_c1cgc_io_clk = clock; // @[el2_dma_ctrl.scala 442:33] - assign dma_buffer_c1cgc_io_en = _T_1193 | io_clk_override; // @[el2_dma_ctrl.scala 440:33] - assign dma_buffer_c1cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 441:33] - assign dma_free_cgc_io_clk = clock; // @[el2_dma_ctrl.scala 448:29] - assign dma_free_cgc_io_en = _T_1199 | io_clk_override; // @[el2_dma_ctrl.scala 446:29] - assign dma_free_cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 447:29] - assign dma_bus_cgc_io_clk = clock; // @[el2_dma_ctrl.scala 454:28] - assign dma_bus_cgc_io_en = io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 452:28] - assign dma_bus_cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 453:28] + assign dma_buffer_c1cgc_io_clk = clock; // @[el2_dma_ctrl.scala 444:33] + assign dma_buffer_c1cgc_io_en = _T_1193 | io_clk_override; // @[el2_dma_ctrl.scala 442:33] + assign dma_buffer_c1cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 443:33] + assign dma_free_cgc_io_clk = clock; // @[el2_dma_ctrl.scala 450:29] + assign dma_free_cgc_io_en = _T_1199 | io_clk_override; // @[el2_dma_ctrl.scala 448:29] + assign dma_free_cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 449:29] + assign dma_bus_cgc_io_clk = clock; // @[el2_dma_ctrl.scala 456:28] + assign dma_bus_cgc_io_en = io_dma_bus_clk_en; // @[el2_dma_ctrl.scala 454:28] + assign dma_bus_cgc_io_scan_mode = io_scan_mode; // @[el2_dma_ctrl.scala 455:28] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_10_io_en = wrbuf_en & io_dma_bus_clk_en; // @[el2_lib.scala 511:17] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -1890,7 +1894,7 @@ end // initial end else if (_T_491) begin fifo_data_0 <= _T_493; end else if (_T_84) begin - fifo_data_0 <= io_dccm_dma_rdata; + fifo_data_0 <= io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata; end else if (_T_87) begin fifo_data_0 <= io_iccm_dma_rdata; end else if (io_dbg_cmd_valid) begin @@ -1905,7 +1909,7 @@ end // initial end else if (_T_506) begin fifo_data_1 <= _T_508; end else if (_T_102) begin - fifo_data_1 <= io_dccm_dma_rdata; + fifo_data_1 <= io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata; end else if (_T_105) begin fifo_data_1 <= io_iccm_dma_rdata; end else if (io_dbg_cmd_valid) begin @@ -1920,7 +1924,7 @@ end // initial end else if (_T_521) begin fifo_data_2 <= _T_523; end else if (_T_120) begin - fifo_data_2 <= io_dccm_dma_rdata; + fifo_data_2 <= io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata; end else if (_T_123) begin fifo_data_2 <= io_iccm_dma_rdata; end else if (io_dbg_cmd_valid) begin @@ -1935,7 +1939,7 @@ end // initial end else if (_T_536) begin fifo_data_3 <= _T_538; end else if (_T_138) begin - fifo_data_3 <= io_dccm_dma_rdata; + fifo_data_3 <= io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata; end else if (_T_141) begin fifo_data_3 <= io_iccm_dma_rdata; end else if (io_dbg_cmd_valid) begin @@ -1950,7 +1954,7 @@ end // initial end else if (_T_551) begin fifo_data_4 <= _T_553; end else if (_T_156) begin - fifo_data_4 <= io_dccm_dma_rdata; + fifo_data_4 <= io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata; end else if (_T_159) begin fifo_data_4 <= io_iccm_dma_rdata; end else begin diff --git a/el2_ifu.anno.json b/el2_ifu.anno.json index c879cc05..d11f7002 100644 --- a/el2_ifu.anno.json +++ b/el2_ifu.anno.json @@ -1,40 +1,108 @@ [ { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_iccm_dma_ecc_error", + "sink":"~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_ifu_pmu_instr_aligned", "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", - "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_rd_en", + "sink":"~el2_ifu|el2_ifu>io_iccm_rw_addr", "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_dec_tlu_force_halt", + "~el2_ifu|el2_ifu>io_dma_mem_addr", + "~el2_ifu|el2_ifu>io_dma_iccm_req", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_mrac_ff", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", "~el2_ifu|el2_ifu>io_ic_rd_data", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d" + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_iccm_dma_sb_error", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_wr_data", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_rd_en", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_wr_en", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_tag_valid", + "sources":[ + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_ifu_pmu_fetch_stall", + "sources":[ + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_ic_rd_data", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_addr", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics" ] }, { @@ -43,159 +111,25 @@ "sources":[ "~el2_ifu|el2_ifu>io_dma_iccm_req", "~el2_ifu|el2_ifu>io_dma_mem_write", - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", "~el2_ifu|el2_ifu>io_ic_rd_data", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_premux_data", - "sources":[ - "~el2_ifu|el2_ifu>io_iccm_rd_data", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_ifu_axi_rid", - "~el2_ifu|el2_ifu>io_ifu_axi_rvalid", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_iccm_ready", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", - "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", - "~el2_ifu|el2_ifu>io_ic_rd_data" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_addr", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_dicawics" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_way", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_dicawics" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_rd_en", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_rd_valid" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_iccm_dma_sb_error", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", - "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ifu_ic_error_start", - "sources":[ - "~el2_ifu|el2_ifu>io_ic_eccerr", - "~el2_ifu|el2_ifu>io_ic_tag_perr", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ifu_axi_rid", - "~el2_ifu|el2_ifu>io_ifu_axi_rvalid", - "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_sel_premux_data", - "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_ifu_axi_rid", - "~el2_ifu|el2_ifu>io_ifu_axi_rvalid", - "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_iccm_wr_data", - "sources":[ - "~el2_ifu|el2_ifu>io_dma_iccm_req", - "~el2_ifu|el2_ifu>io_dma_mem_wdata", - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", - "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", - "~el2_ifu|el2_ifu>io_ic_rd_data" + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d" ] }, { @@ -208,33 +142,145 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_wr_en", + "sink":"~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_ifu_ic_error_start", "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_wr_valid" + "~el2_ifu|el2_ifu>io_ic_eccerr", + "~el2_ifu|el2_ifu>io_ic_tag_perr", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_iccm_rw_addr", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_tag_array", "sources":[ - "~el2_ifu|el2_ifu>io_dma_mem_addr", - "~el2_ifu|el2_ifu>io_dma_iccm_req", - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err", + "sources":[ + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", - "~el2_ifu|el2_ifu>io_ic_rd_data" + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_rd_en", + "sources":[ + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_force_halt", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_mrac_ff", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_ic_rd_data", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_iccm_ready", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_ic_rd_data", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_iccm_wr_data", + "sources":[ + "~el2_ifu|el2_ifu>io_dma_iccm_req", + "~el2_ifu|el2_ifu>io_dma_mem_wdata", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_ic_rd_data", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_sel_premux_data", + "sources":[ + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu|el2_ifu>io_ic_debug_way", + "sources":[ + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics" ] }, { @@ -243,99 +289,58 @@ "sources":[ "~el2_ifu|el2_ifu>io_dma_mem_write", "~el2_ifu|el2_ifu>io_dma_iccm_req", - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable", "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_exu_flush_final", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_noredir_wb", - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", - "~el2_ifu|el2_ifu>io_ic_rd_data" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ifu_pmu_instr_aligned", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_i0_decode_d" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ifu_iccm_rd_ecc_single_err", - "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_dec_tlu_core_ecc_disable", - "~el2_ifu|el2_ifu>io_iccm_rd_data_ecc", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_tag_array", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_dicawics" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ifu_pmu_fetch_stall", - "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_err_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_i0_commit_cmt", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt", "~el2_ifu|el2_ifu>io_ic_rd_data", - "~el2_ifu|el2_ifu>io_dec_i0_decode_d", - "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r" + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_tag_valid", + "sink":"~el2_ifu|el2_ifu>io_ic_premux_data", "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_final" + "~el2_ifu|el2_ifu>io_iccm_rd_data", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ic_rd_hit", + "~el2_ifu|el2_ifu>io_ifu_r_bits_id", + "~el2_ifu|el2_ifu>io_ifu_r_valid", + "~el2_ifu|el2_ifu>io_ifu_bus_clk_en", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r" ] }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_ifu|el2_ifu>io_ic_rw_addr", "sources":[ - "~el2_ifu|el2_ifu>io_exu_flush_path_final", - "~el2_ifu|el2_ifu>io_exu_flush_final", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_leak_one_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_flush_lower_wb", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_start_error", - "~el2_ifu|el2_ifu>io_dec_tlu_br0_r_pkt_bits_br_error", - "~el2_ifu|el2_ifu>io_exu_i0_br_index_r", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_path_final", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_ifc_exu_flush_final", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error", + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error", + "~el2_ifu|el2_ifu>io_exu_ifu_exu_bp_exu_i0_br_index_r", "~el2_ifu|el2_ifu>io_ic_rd_hit", - "~el2_ifu|el2_ifu>io_dec_tlu_bpred_disable" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu|el2_ifu>io_ic_debug_wr_data", - "sources":[ - "~el2_ifu|el2_ifu>io_dec_tlu_ic_diag_pkt_icache_wrdata" + "~el2_ifu|el2_ifu>io_ifu_dec_dec_bp_dec_tlu_bpred_disable" ] }, { diff --git a/el2_ifu.fir b/el2_ifu.fir index 664fe950..23b02683 100644 --- a/el2_ifu.fir +++ b/el2_ifu.fir @@ -2258,29 +2258,29 @@ circuit el2_ifu : module el2_ifu_mem_ctl : input clock : Clock - input reset : Reset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip exu_flush_final : UInt<1>, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip ifc_fetch_addr_bf : UInt<31>, flip ifc_fetch_uncacheable_bf : UInt<1>, flip ifc_fetch_req_bf : UInt<1>, flip ifc_fetch_req_bf_raw : UInt<1>, flip ifc_iccm_access_bf : UInt<1>, flip ifc_region_acc_fault_bf : UInt<1>, flip ifc_dma_access_ok : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_inst_mask_f : UInt<1>, flip ifu_axi_arready : UInt<1>, flip ifu_axi_rvalid : UInt<1>, flip ifu_axi_rid : UInt<3>, flip ifu_axi_rdata : UInt<64>, flip ifu_axi_rresp : UInt<2>, flip ifu_bus_clk_en : UInt<1>, flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>, flip ic_rd_data : UInt<64>, flip ic_debug_rd_data : UInt<71>, flip ictag_debug_rd_data : UInt<26>, flip ic_eccerr : UInt<2>, flip ic_parerr : UInt<2>, flip ic_rd_hit : UInt<2>, flip ic_tag_perr : UInt<1>, flip iccm_rd_data : UInt<64>, flip iccm_rd_data_ecc : UInt<78>, flip ifu_fetch_val : UInt<2>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, ifu_miss_state_idle : UInt<1>, ifu_ic_mb_empty : UInt<1>, ic_dma_active : UInt<1>, ic_write_stall : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_axi_awvalid : UInt<1>, ifu_axi_awid : UInt<3>, ifu_axi_awaddr : UInt<32>, ifu_axi_awregion : UInt<4>, ifu_axi_awlen : UInt<8>, ifu_axi_awsize : UInt<3>, ifu_axi_awburst : UInt<2>, ifu_axi_awlock : UInt<1>, ifu_axi_awcache : UInt<4>, ifu_axi_awprot : UInt<3>, ifu_axi_awqos : UInt<4>, ifu_axi_wvalid : UInt<1>, ifu_axi_wdata : UInt<64>, ifu_axi_wstrb : UInt<8>, ifu_axi_wlast : UInt<1>, ifu_axi_bready : UInt<1>, ifu_axi_arvalid : UInt<1>, ifu_axi_arid : UInt<3>, ifu_axi_araddr : UInt<32>, ifu_axi_arregion : UInt<4>, ifu_axi_arlen : UInt<8>, ifu_axi_arsize : UInt<3>, ifu_axi_arburst : UInt<2>, ifu_axi_arlock : UInt<1>, ifu_axi_arcache : UInt<4>, ifu_axi_arprot : UInt<3>, ifu_axi_arqos : UInt<4>, ifu_axi_rready : UInt<1>, iccm_dma_ecc_error : UInt<1>, iccm_dma_rvalid : UInt<1>, iccm_dma_rdata : UInt<64>, iccm_dma_rtag : UInt<3>, iccm_ready : UInt<1>, ic_rw_addr : UInt<31>, ic_wr_en : UInt<2>, ic_rd_en : UInt<1>, ic_wr_data : UInt<71>[2], ic_debug_wr_data : UInt<71>, ifu_ic_debug_rd_data : UInt<71>, ic_debug_addr : UInt<10>, ic_debug_rd_en : UInt<1>, ic_debug_wr_en : UInt<1>, ic_debug_tag_array : UInt<1>, ic_debug_way : UInt<2>, ic_tag_valid : UInt<2>, iccm_rw_addr : UInt<15>, iccm_wren : UInt<1>, iccm_rden : UInt<1>, iccm_wr_data : UInt<78>, iccm_wr_size : UInt<3>, ic_hit_f : UInt<1>, ic_access_fault_f : UInt<1>, ic_access_fault_type_f : UInt<2>, iccm_rd_ecc_single_err : UInt<1>, iccm_rd_ecc_double_err : UInt<1>, ic_error_start : UInt<1>, ifu_async_error_start : UInt<1>, iccm_dma_sb_error : UInt<1>, ic_fetch_val_f : UInt<2>, ic_data_f : UInt<32>, ic_premux_data : UInt<64>, ic_sel_premux_data : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_ic_debug_rd_data_valid : UInt<1>, iccm_buf_correct_ecc : UInt<1>, iccm_correction_state : UInt<1>, flip scan_mode : UInt<1>} + input reset : AsyncReset + output io : {flip free_clk : Clock, flip active_clk : Clock, flip exu_flush_final : UInt<1>, dec_mem_ctrl : {flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}, flip ifc_fetch_addr_bf : UInt<31>, flip ifc_fetch_uncacheable_bf : UInt<1>, flip ifc_fetch_req_bf : UInt<1>, flip ifc_fetch_req_bf_raw : UInt<1>, flip ifc_iccm_access_bf : UInt<1>, flip ifc_region_acc_fault_bf : UInt<1>, flip ifc_dma_access_ok : UInt<1>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_inst_mask_f : UInt<1>, ifu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip ifu_bus_clk_en : UInt<1>, flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>, flip ic_rd_data : UInt<64>, flip ic_debug_rd_data : UInt<71>, flip ictag_debug_rd_data : UInt<26>, flip ic_eccerr : UInt<2>, flip ic_parerr : UInt<2>, flip ic_rd_hit : UInt<2>, flip ic_tag_perr : UInt<1>, flip iccm_rd_data : UInt<64>, flip iccm_rd_data_ecc : UInt<78>, flip ifu_fetch_val : UInt<2>, ifu_ic_mb_empty : UInt<1>, ic_dma_active : UInt<1>, ic_write_stall : UInt<1>, iccm_dma_ecc_error : UInt<1>, iccm_dma_rvalid : UInt<1>, iccm_dma_rdata : UInt<64>, iccm_dma_rtag : UInt<3>, iccm_ready : UInt<1>, ic_rw_addr : UInt<31>, ic_wr_en : UInt<2>, ic_rd_en : UInt<1>, ic_wr_data : UInt<71>[2], ic_debug_wr_data : UInt<71>, ic_debug_addr : UInt<10>, ic_debug_rd_en : UInt<1>, ic_debug_wr_en : UInt<1>, ic_debug_tag_array : UInt<1>, ic_debug_way : UInt<2>, ic_tag_valid : UInt<2>, iccm_rw_addr : UInt<15>, iccm_wren : UInt<1>, iccm_rden : UInt<1>, iccm_wr_data : UInt<78>, iccm_wr_size : UInt<3>, ic_hit_f : UInt<1>, ic_access_fault_f : UInt<1>, ic_access_fault_type_f : UInt<2>, iccm_rd_ecc_double_err : UInt<1>, ifu_async_error_start : UInt<1>, iccm_dma_sb_error : UInt<1>, ic_fetch_val_f : UInt<2>, ic_data_f : UInt<32>, ic_premux_data : UInt<64>, ic_sel_premux_data : UInt<1>, iccm_buf_correct_ecc : UInt<1>, iccm_correction_state : UInt<1>, flip scan_mode : UInt<1>} - io.ifu_axi_wvalid <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 135:21] - io.ifu_axi_wdata <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 136:20] - io.ifu_axi_awqos <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 137:20] - io.ifu_axi_awaddr <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 138:21] - io.ifu_axi_awprot <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 139:21] - io.ifu_axi_awlen <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 140:20] - io.ifu_axi_arlock <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 141:21] - io.ifu_axi_awregion <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 142:23] - io.ifu_axi_awid <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 143:19] - io.ifu_axi_awvalid <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 144:22] - io.ifu_axi_wstrb <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 145:20] - io.ifu_axi_awcache <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 146:22] - io.ifu_axi_arqos <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 147:20] - io.ifu_axi_awlock <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 148:21] - io.ifu_axi_bready <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 149:21] - io.ifu_axi_arlen <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 150:20] - io.ifu_axi_awsize <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 151:21] - io.ifu_axi_arprot <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 152:21] - io.ifu_axi_awburst <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 153:22] - io.ifu_axi_wlast <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 154:20] + io.ifu_axi.w.valid <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 150:22] + io.ifu_axi.w.bits.data <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 151:26] + io.ifu_axi.aw.bits.qos <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 152:26] + io.ifu_axi.aw.bits.addr <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 153:27] + io.ifu_axi.aw.bits.prot <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 154:27] + io.ifu_axi.aw.bits.len <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 155:26] + io.ifu_axi.ar.bits.lock <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 156:27] + io.ifu_axi.aw.bits.region <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 157:29] + io.ifu_axi.aw.bits.id <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 158:25] + io.ifu_axi.aw.valid <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 159:23] + io.ifu_axi.w.bits.strb <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 160:26] + io.ifu_axi.aw.bits.cache <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 161:28] + io.ifu_axi.ar.bits.qos <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 162:26] + io.ifu_axi.aw.bits.lock <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 163:27] + io.ifu_axi.b.ready <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 164:22] + io.ifu_axi.ar.bits.len <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 165:26] + io.ifu_axi.aw.bits.size <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 166:27] + io.ifu_axi.ar.bits.prot <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 167:27] + io.ifu_axi.aw.bits.burst <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 168:28] + io.ifu_axi.w.bits.last <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 169:26] wire iccm_single_ecc_error : UInt<2> iccm_single_ecc_error <= UInt<1>("h00") wire ifc_fetch_req_f : UInt<1> @@ -2339,13 +2339,13 @@ circuit el2_ifu : rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr.io.en <= ic_debug_rd_en_ff @[el2_lib.scala 485:16] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg flush_final_f : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 187:30] - flush_final_f <= io.exu_flush_final @[el2_ifu_mem_ctl.scala 187:30] - node _T = or(io.ifc_fetch_req_bf_raw, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 188:53] - node _T_1 = or(_T, miss_pending) @[el2_ifu_mem_ctl.scala 188:71] - node _T_2 = or(_T_1, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 188:86] - node fetch_bf_f_c1_clken = or(_T_2, scnd_miss_req) @[el2_ifu_mem_ctl.scala 188:107] - node debug_c1_clken = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 189:42] + reg flush_final_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 201:53] + flush_final_f <= io.exu_flush_final @[el2_ifu_mem_ctl.scala 201:53] + node _T = or(io.ifc_fetch_req_bf_raw, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 202:53] + node _T_1 = or(_T, miss_pending) @[el2_ifu_mem_ctl.scala 202:71] + node _T_2 = or(_T_1, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 202:86] + node fetch_bf_f_c1_clken = or(_T_2, scnd_miss_req) @[el2_ifu_mem_ctl.scala 202:107] + node debug_c1_clken = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 203:42] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 483:22] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -2358,222 +2358,222 @@ circuit el2_ifu : rvclkhdr_2.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_2.io.en <= fetch_bf_f_c1_clken @[el2_lib.scala 485:16] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_3 = orr(iccm_single_ecc_error) @[el2_ifu_mem_ctl.scala 192:52] - node _T_4 = bits(dma_iccm_req_f, 0, 0) @[el2_ifu_mem_ctl.scala 192:78] - node _T_5 = and(_T_3, _T_4) @[el2_ifu_mem_ctl.scala 192:55] - io.iccm_dma_sb_error <= _T_5 @[el2_ifu_mem_ctl.scala 192:24] - node _T_6 = or(io.iccm_rd_ecc_single_err, io.ic_error_start) @[el2_ifu_mem_ctl.scala 193:57] - io.ifu_async_error_start <= _T_6 @[el2_ifu_mem_ctl.scala 193:28] - node _T_7 = eq(perr_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 194:54] - node _T_8 = or(iccm_correct_ecc, _T_7) @[el2_ifu_mem_ctl.scala 194:40] - node _T_9 = eq(err_stop_state, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 194:90] - node _T_10 = or(_T_8, _T_9) @[el2_ifu_mem_ctl.scala 194:72] - node _T_11 = or(_T_10, err_stop_fetch) @[el2_ifu_mem_ctl.scala 194:112] - node _T_12 = or(_T_11, io.dec_tlu_flush_err_wb) @[el2_ifu_mem_ctl.scala 194:129] - io.ic_dma_active <= _T_12 @[el2_ifu_mem_ctl.scala 194:20] - node _T_13 = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 196:44] - node _T_14 = and(_T_13, ifu_bus_rsp_ready) @[el2_ifu_mem_ctl.scala 196:65] - node _T_15 = andr(bus_new_data_beat_count) @[el2_ifu_mem_ctl.scala 196:112] - node _T_16 = and(_T_14, _T_15) @[el2_ifu_mem_ctl.scala 196:85] - node _T_17 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 197:5] - node _T_18 = and(_T_16, _T_17) @[el2_ifu_mem_ctl.scala 196:118] - node _T_19 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 197:41] - node _T_20 = eq(miss_nxtstate, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 197:73] - node _T_21 = or(_T_19, _T_20) @[el2_ifu_mem_ctl.scala 197:57] - node _T_22 = and(_T_18, _T_21) @[el2_ifu_mem_ctl.scala 197:26] - node _T_23 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 197:93] - node scnd_miss_req_in = and(_T_22, _T_23) @[el2_ifu_mem_ctl.scala 197:91] - node ifu_bp_hit_taken_q_f = and(io.ifu_bp_hit_taken_f, io.ic_hit_f) @[el2_ifu_mem_ctl.scala 199:52] + node _T_3 = orr(iccm_single_ecc_error) @[el2_ifu_mem_ctl.scala 206:52] + node _T_4 = bits(dma_iccm_req_f, 0, 0) @[el2_ifu_mem_ctl.scala 206:78] + node _T_5 = and(_T_3, _T_4) @[el2_ifu_mem_ctl.scala 206:55] + io.iccm_dma_sb_error <= _T_5 @[el2_ifu_mem_ctl.scala 206:24] + node _T_6 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, io.dec_mem_ctrl.ifu_ic_error_start) @[el2_ifu_mem_ctl.scala 207:74] + io.ifu_async_error_start <= _T_6 @[el2_ifu_mem_ctl.scala 207:28] + node _T_7 = eq(perr_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 208:54] + node _T_8 = or(iccm_correct_ecc, _T_7) @[el2_ifu_mem_ctl.scala 208:40] + node _T_9 = eq(err_stop_state, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 208:90] + node _T_10 = or(_T_8, _T_9) @[el2_ifu_mem_ctl.scala 208:72] + node _T_11 = or(_T_10, err_stop_fetch) @[el2_ifu_mem_ctl.scala 208:112] + node _T_12 = or(_T_11, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[el2_ifu_mem_ctl.scala 208:129] + io.ic_dma_active <= _T_12 @[el2_ifu_mem_ctl.scala 208:20] + node _T_13 = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 210:44] + node _T_14 = and(_T_13, ifu_bus_rsp_ready) @[el2_ifu_mem_ctl.scala 210:65] + node _T_15 = andr(bus_new_data_beat_count) @[el2_ifu_mem_ctl.scala 210:112] + node _T_16 = and(_T_14, _T_15) @[el2_ifu_mem_ctl.scala 210:85] + node _T_17 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:5] + node _T_18 = and(_T_16, _T_17) @[el2_ifu_mem_ctl.scala 210:118] + node _T_19 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 211:41] + node _T_20 = eq(miss_nxtstate, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 211:73] + node _T_21 = or(_T_19, _T_20) @[el2_ifu_mem_ctl.scala 211:57] + node _T_22 = and(_T_18, _T_21) @[el2_ifu_mem_ctl.scala 211:26] + node _T_23 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:93] + node scnd_miss_req_in = and(_T_22, _T_23) @[el2_ifu_mem_ctl.scala 211:91] + node ifu_bp_hit_taken_q_f = and(io.ifu_bp_hit_taken_f, io.ic_hit_f) @[el2_ifu_mem_ctl.scala 213:52] node _T_24 = eq(UInt<3>("h00"), miss_state) @[Conditional.scala 37:30] when _T_24 : @[Conditional.scala 40:58] - node _T_25 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 203:45] - node _T_26 = and(ic_act_miss_f, _T_25) @[el2_ifu_mem_ctl.scala 203:43] - node _T_27 = bits(_T_26, 0, 0) @[el2_ifu_mem_ctl.scala 203:66] - node _T_28 = mux(_T_27, UInt<3>("h01"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 203:27] - miss_nxtstate <= _T_28 @[el2_ifu_mem_ctl.scala 203:21] - node _T_29 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 204:40] - node _T_30 = and(ic_act_miss_f, _T_29) @[el2_ifu_mem_ctl.scala 204:38] - miss_state_en <= _T_30 @[el2_ifu_mem_ctl.scala 204:21] + node _T_25 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 217:45] + node _T_26 = and(ic_act_miss_f, _T_25) @[el2_ifu_mem_ctl.scala 217:43] + node _T_27 = bits(_T_26, 0, 0) @[el2_ifu_mem_ctl.scala 217:66] + node _T_28 = mux(_T_27, UInt<3>("h01"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 217:27] + miss_nxtstate <= _T_28 @[el2_ifu_mem_ctl.scala 217:21] + node _T_29 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 218:40] + node _T_30 = and(ic_act_miss_f, _T_29) @[el2_ifu_mem_ctl.scala 218:38] + miss_state_en <= _T_30 @[el2_ifu_mem_ctl.scala 218:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_31 = eq(UInt<3>("h01"), miss_state) @[Conditional.scala 37:30] when _T_31 : @[Conditional.scala 39:67] - node _T_32 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 207:113] - node _T_33 = or(last_data_recieved_ff, _T_32) @[el2_ifu_mem_ctl.scala 207:93] - node _T_34 = and(ic_byp_hit_f, _T_33) @[el2_ifu_mem_ctl.scala 207:67] - node _T_35 = and(_T_34, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 207:127] - node _T_36 = or(io.dec_tlu_force_halt, _T_35) @[el2_ifu_mem_ctl.scala 207:51] - node _T_37 = bits(_T_36, 0, 0) @[el2_ifu_mem_ctl.scala 207:152] - node _T_38 = eq(last_data_recieved_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 208:30] - node _T_39 = and(ic_byp_hit_f, _T_38) @[el2_ifu_mem_ctl.scala 208:27] - node _T_40 = and(_T_39, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 208:53] - node _T_41 = bits(_T_40, 0, 0) @[el2_ifu_mem_ctl.scala 208:77] - node _T_42 = eq(ic_byp_hit_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 209:16] - node _T_43 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 209:32] - node _T_44 = and(_T_42, _T_43) @[el2_ifu_mem_ctl.scala 209:30] - node _T_45 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 209:72] - node _T_46 = and(_T_44, _T_45) @[el2_ifu_mem_ctl.scala 209:52] - node _T_47 = and(_T_46, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 209:85] - node _T_48 = bits(_T_47, 0, 0) @[el2_ifu_mem_ctl.scala 209:109] - node _T_49 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 210:36] - node _T_50 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 210:51] - node _T_51 = and(_T_49, _T_50) @[el2_ifu_mem_ctl.scala 210:49] - node _T_52 = bits(_T_51, 0, 0) @[el2_ifu_mem_ctl.scala 210:73] - node _T_53 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:35] - node _T_54 = and(ic_byp_hit_f, _T_53) @[el2_ifu_mem_ctl.scala 211:33] - node _T_55 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 211:76] - node _T_56 = eq(_T_55, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:57] - node _T_57 = and(_T_54, _T_56) @[el2_ifu_mem_ctl.scala 211:55] - node _T_58 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:91] - node _T_59 = and(_T_57, _T_58) @[el2_ifu_mem_ctl.scala 211:89] - node _T_60 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 211:115] - node _T_61 = and(_T_59, _T_60) @[el2_ifu_mem_ctl.scala 211:113] - node _T_62 = bits(_T_61, 0, 0) @[el2_ifu_mem_ctl.scala 211:137] - node _T_63 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 212:41] - node _T_64 = and(bus_ifu_wr_en_ff, _T_63) @[el2_ifu_mem_ctl.scala 212:39] - node _T_65 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 212:82] - node _T_66 = eq(_T_65, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 212:63] - node _T_67 = and(_T_64, _T_66) @[el2_ifu_mem_ctl.scala 212:61] - node _T_68 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 212:97] - node _T_69 = and(_T_67, _T_68) @[el2_ifu_mem_ctl.scala 212:95] - node _T_70 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 212:121] - node _T_71 = and(_T_69, _T_70) @[el2_ifu_mem_ctl.scala 212:119] - node _T_72 = bits(_T_71, 0, 0) @[el2_ifu_mem_ctl.scala 212:143] - node _T_73 = eq(ic_byp_hit_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 213:22] - node _T_74 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 213:40] - node _T_75 = and(_T_73, _T_74) @[el2_ifu_mem_ctl.scala 213:37] - node _T_76 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 213:81] - node _T_77 = and(_T_75, _T_76) @[el2_ifu_mem_ctl.scala 213:60] - node _T_78 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 213:102] - node _T_79 = and(_T_77, _T_78) @[el2_ifu_mem_ctl.scala 213:100] - node _T_80 = bits(_T_79, 0, 0) @[el2_ifu_mem_ctl.scala 213:124] - node _T_81 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 214:44] - node _T_82 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 214:89] - node _T_83 = eq(_T_82, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 214:70] - node _T_84 = and(_T_81, _T_83) @[el2_ifu_mem_ctl.scala 214:68] - node _T_85 = bits(_T_84, 0, 0) @[el2_ifu_mem_ctl.scala 214:103] - node _T_86 = mux(_T_85, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 214:22] - node _T_87 = mux(_T_80, UInt<3>("h00"), _T_86) @[el2_ifu_mem_ctl.scala 213:20] - node _T_88 = mux(_T_72, UInt<3>("h06"), _T_87) @[el2_ifu_mem_ctl.scala 212:20] - node _T_89 = mux(_T_62, UInt<3>("h06"), _T_88) @[el2_ifu_mem_ctl.scala 211:18] - node _T_90 = mux(_T_52, UInt<3>("h00"), _T_89) @[el2_ifu_mem_ctl.scala 210:16] - node _T_91 = mux(_T_48, UInt<3>("h04"), _T_90) @[el2_ifu_mem_ctl.scala 209:14] - node _T_92 = mux(_T_41, UInt<3>("h03"), _T_91) @[el2_ifu_mem_ctl.scala 208:12] - node _T_93 = mux(_T_37, UInt<3>("h00"), _T_92) @[el2_ifu_mem_ctl.scala 207:27] - miss_nxtstate <= _T_93 @[el2_ifu_mem_ctl.scala 207:21] - node _T_94 = or(io.dec_tlu_force_halt, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 215:46] - node _T_95 = or(_T_94, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 215:67] - node _T_96 = or(_T_95, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 215:82] - node _T_97 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 215:125] - node _T_98 = or(_T_96, _T_97) @[el2_ifu_mem_ctl.scala 215:105] - node _T_99 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 215:160] - node _T_100 = and(bus_ifu_wr_en_ff, _T_99) @[el2_ifu_mem_ctl.scala 215:158] - node _T_101 = or(_T_98, _T_100) @[el2_ifu_mem_ctl.scala 215:138] - miss_state_en <= _T_101 @[el2_ifu_mem_ctl.scala 215:21] + node _T_32 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 221:126] + node _T_33 = or(last_data_recieved_ff, _T_32) @[el2_ifu_mem_ctl.scala 221:106] + node _T_34 = and(ic_byp_hit_f, _T_33) @[el2_ifu_mem_ctl.scala 221:80] + node _T_35 = and(_T_34, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 221:140] + node _T_36 = or(io.dec_mem_ctrl.dec_tlu_force_halt, _T_35) @[el2_ifu_mem_ctl.scala 221:64] + node _T_37 = bits(_T_36, 0, 0) @[el2_ifu_mem_ctl.scala 221:165] + node _T_38 = eq(last_data_recieved_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 222:30] + node _T_39 = and(ic_byp_hit_f, _T_38) @[el2_ifu_mem_ctl.scala 222:27] + node _T_40 = and(_T_39, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 222:53] + node _T_41 = bits(_T_40, 0, 0) @[el2_ifu_mem_ctl.scala 222:77] + node _T_42 = eq(ic_byp_hit_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 223:16] + node _T_43 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 223:32] + node _T_44 = and(_T_42, _T_43) @[el2_ifu_mem_ctl.scala 223:30] + node _T_45 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 223:72] + node _T_46 = and(_T_44, _T_45) @[el2_ifu_mem_ctl.scala 223:52] + node _T_47 = and(_T_46, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 223:85] + node _T_48 = bits(_T_47, 0, 0) @[el2_ifu_mem_ctl.scala 223:109] + node _T_49 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 224:36] + node _T_50 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 224:51] + node _T_51 = and(_T_49, _T_50) @[el2_ifu_mem_ctl.scala 224:49] + node _T_52 = bits(_T_51, 0, 0) @[el2_ifu_mem_ctl.scala 224:73] + node _T_53 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 225:35] + node _T_54 = and(ic_byp_hit_f, _T_53) @[el2_ifu_mem_ctl.scala 225:33] + node _T_55 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 225:76] + node _T_56 = eq(_T_55, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 225:57] + node _T_57 = and(_T_54, _T_56) @[el2_ifu_mem_ctl.scala 225:55] + node _T_58 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 225:91] + node _T_59 = and(_T_57, _T_58) @[el2_ifu_mem_ctl.scala 225:89] + node _T_60 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 225:115] + node _T_61 = and(_T_59, _T_60) @[el2_ifu_mem_ctl.scala 225:113] + node _T_62 = bits(_T_61, 0, 0) @[el2_ifu_mem_ctl.scala 225:137] + node _T_63 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:41] + node _T_64 = and(bus_ifu_wr_en_ff, _T_63) @[el2_ifu_mem_ctl.scala 226:39] + node _T_65 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 226:82] + node _T_66 = eq(_T_65, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:63] + node _T_67 = and(_T_64, _T_66) @[el2_ifu_mem_ctl.scala 226:61] + node _T_68 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:97] + node _T_69 = and(_T_67, _T_68) @[el2_ifu_mem_ctl.scala 226:95] + node _T_70 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:121] + node _T_71 = and(_T_69, _T_70) @[el2_ifu_mem_ctl.scala 226:119] + node _T_72 = bits(_T_71, 0, 0) @[el2_ifu_mem_ctl.scala 226:143] + node _T_73 = eq(ic_byp_hit_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 227:22] + node _T_74 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 227:40] + node _T_75 = and(_T_73, _T_74) @[el2_ifu_mem_ctl.scala 227:37] + node _T_76 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 227:81] + node _T_77 = and(_T_75, _T_76) @[el2_ifu_mem_ctl.scala 227:60] + node _T_78 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 227:102] + node _T_79 = and(_T_77, _T_78) @[el2_ifu_mem_ctl.scala 227:100] + node _T_80 = bits(_T_79, 0, 0) @[el2_ifu_mem_ctl.scala 227:124] + node _T_81 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 228:44] + node _T_82 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 228:89] + node _T_83 = eq(_T_82, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 228:70] + node _T_84 = and(_T_81, _T_83) @[el2_ifu_mem_ctl.scala 228:68] + node _T_85 = bits(_T_84, 0, 0) @[el2_ifu_mem_ctl.scala 228:103] + node _T_86 = mux(_T_85, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 228:22] + node _T_87 = mux(_T_80, UInt<3>("h00"), _T_86) @[el2_ifu_mem_ctl.scala 227:20] + node _T_88 = mux(_T_72, UInt<3>("h06"), _T_87) @[el2_ifu_mem_ctl.scala 226:20] + node _T_89 = mux(_T_62, UInt<3>("h06"), _T_88) @[el2_ifu_mem_ctl.scala 225:18] + node _T_90 = mux(_T_52, UInt<3>("h00"), _T_89) @[el2_ifu_mem_ctl.scala 224:16] + node _T_91 = mux(_T_48, UInt<3>("h04"), _T_90) @[el2_ifu_mem_ctl.scala 223:14] + node _T_92 = mux(_T_41, UInt<3>("h03"), _T_91) @[el2_ifu_mem_ctl.scala 222:12] + node _T_93 = mux(_T_37, UInt<3>("h00"), _T_92) @[el2_ifu_mem_ctl.scala 221:27] + miss_nxtstate <= _T_93 @[el2_ifu_mem_ctl.scala 221:21] + node _T_94 = or(io.dec_mem_ctrl.dec_tlu_force_halt, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 229:59] + node _T_95 = or(_T_94, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 229:80] + node _T_96 = or(_T_95, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 229:95] + node _T_97 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 229:138] + node _T_98 = or(_T_96, _T_97) @[el2_ifu_mem_ctl.scala 229:118] + node _T_99 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 229:173] + node _T_100 = and(bus_ifu_wr_en_ff, _T_99) @[el2_ifu_mem_ctl.scala 229:171] + node _T_101 = or(_T_98, _T_100) @[el2_ifu_mem_ctl.scala 229:151] + miss_state_en <= _T_101 @[el2_ifu_mem_ctl.scala 229:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_102 = eq(UInt<3>("h04"), miss_state) @[Conditional.scala 37:30] when _T_102 : @[Conditional.scala 39:67] - miss_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 218:21] - node _T_103 = or(io.exu_flush_final, flush_final_f) @[el2_ifu_mem_ctl.scala 219:43] - node _T_104 = or(_T_103, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 219:59] - node _T_105 = or(_T_104, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 219:74] - miss_state_en <= _T_105 @[el2_ifu_mem_ctl.scala 219:21] + miss_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 232:21] + node _T_103 = or(io.exu_flush_final, flush_final_f) @[el2_ifu_mem_ctl.scala 233:43] + node _T_104 = or(_T_103, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 233:59] + node _T_105 = or(_T_104, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 233:74] + miss_state_en <= _T_105 @[el2_ifu_mem_ctl.scala 233:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_106 = eq(UInt<3>("h06"), miss_state) @[Conditional.scala 37:30] when _T_106 : @[Conditional.scala 39:67] - node _T_107 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 222:49] - node _T_108 = or(_T_107, stream_eol_f) @[el2_ifu_mem_ctl.scala 222:72] - node _T_109 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 222:108] - node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 222:89] - node _T_111 = and(_T_108, _T_110) @[el2_ifu_mem_ctl.scala 222:87] - node _T_112 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 222:124] - node _T_113 = and(_T_111, _T_112) @[el2_ifu_mem_ctl.scala 222:122] - node _T_114 = bits(_T_113, 0, 0) @[el2_ifu_mem_ctl.scala 222:148] - node _T_115 = mux(_T_114, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 222:27] - miss_nxtstate <= _T_115 @[el2_ifu_mem_ctl.scala 222:21] - node _T_116 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 223:43] - node _T_117 = or(_T_116, stream_eol_f) @[el2_ifu_mem_ctl.scala 223:67] - node _T_118 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 223:105] - node _T_119 = or(_T_117, _T_118) @[el2_ifu_mem_ctl.scala 223:84] - node _T_120 = or(_T_119, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 223:118] - miss_state_en <= _T_120 @[el2_ifu_mem_ctl.scala 223:21] + node _T_107 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 236:49] + node _T_108 = or(_T_107, stream_eol_f) @[el2_ifu_mem_ctl.scala 236:72] + node _T_109 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 236:108] + node _T_110 = eq(_T_109, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 236:89] + node _T_111 = and(_T_108, _T_110) @[el2_ifu_mem_ctl.scala 236:87] + node _T_112 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 236:124] + node _T_113 = and(_T_111, _T_112) @[el2_ifu_mem_ctl.scala 236:122] + node _T_114 = bits(_T_113, 0, 0) @[el2_ifu_mem_ctl.scala 236:161] + node _T_115 = mux(_T_114, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 236:27] + miss_nxtstate <= _T_115 @[el2_ifu_mem_ctl.scala 236:21] + node _T_116 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 237:43] + node _T_117 = or(_T_116, stream_eol_f) @[el2_ifu_mem_ctl.scala 237:67] + node _T_118 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 237:105] + node _T_119 = or(_T_117, _T_118) @[el2_ifu_mem_ctl.scala 237:84] + node _T_120 = or(_T_119, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 237:118] + miss_state_en <= _T_120 @[el2_ifu_mem_ctl.scala 237:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_121 = eq(UInt<3>("h03"), miss_state) @[Conditional.scala 37:30] when _T_121 : @[Conditional.scala 39:67] - node _T_122 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 226:69] - node _T_123 = eq(_T_122, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:50] - node _T_124 = and(io.exu_flush_final, _T_123) @[el2_ifu_mem_ctl.scala 226:48] - node _T_125 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 226:84] - node _T_126 = and(_T_124, _T_125) @[el2_ifu_mem_ctl.scala 226:82] - node _T_127 = bits(_T_126, 0, 0) @[el2_ifu_mem_ctl.scala 226:108] - node _T_128 = mux(_T_127, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 226:27] - miss_nxtstate <= _T_128 @[el2_ifu_mem_ctl.scala 226:21] - node _T_129 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 227:63] - node _T_130 = or(io.exu_flush_final, _T_129) @[el2_ifu_mem_ctl.scala 227:43] - node _T_131 = or(_T_130, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 227:76] - miss_state_en <= _T_131 @[el2_ifu_mem_ctl.scala 227:21] + node _T_122 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 240:69] + node _T_123 = eq(_T_122, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 240:50] + node _T_124 = and(io.exu_flush_final, _T_123) @[el2_ifu_mem_ctl.scala 240:48] + node _T_125 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 240:84] + node _T_126 = and(_T_124, _T_125) @[el2_ifu_mem_ctl.scala 240:82] + node _T_127 = bits(_T_126, 0, 0) @[el2_ifu_mem_ctl.scala 240:121] + node _T_128 = mux(_T_127, UInt<3>("h02"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 240:27] + miss_nxtstate <= _T_128 @[el2_ifu_mem_ctl.scala 240:21] + node _T_129 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 241:63] + node _T_130 = or(io.exu_flush_final, _T_129) @[el2_ifu_mem_ctl.scala 241:43] + node _T_131 = or(_T_130, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 241:76] + miss_state_en <= _T_131 @[el2_ifu_mem_ctl.scala 241:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_132 = eq(UInt<3>("h02"), miss_state) @[Conditional.scala 37:30] when _T_132 : @[Conditional.scala 39:67] - node _T_133 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 230:71] - node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 230:52] - node _T_135 = and(ic_miss_under_miss_f, _T_134) @[el2_ifu_mem_ctl.scala 230:50] - node _T_136 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 230:86] - node _T_137 = and(_T_135, _T_136) @[el2_ifu_mem_ctl.scala 230:84] - node _T_138 = bits(_T_137, 0, 0) @[el2_ifu_mem_ctl.scala 230:110] - node _T_139 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 231:56] - node _T_140 = eq(_T_139, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 231:37] - node _T_141 = and(ic_ignore_2nd_miss_f, _T_140) @[el2_ifu_mem_ctl.scala 231:35] - node _T_142 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 231:71] - node _T_143 = and(_T_141, _T_142) @[el2_ifu_mem_ctl.scala 231:69] - node _T_144 = bits(_T_143, 0, 0) @[el2_ifu_mem_ctl.scala 231:95] - node _T_145 = mux(_T_144, UInt<3>("h07"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 231:12] - node _T_146 = mux(_T_138, UInt<3>("h05"), _T_145) @[el2_ifu_mem_ctl.scala 230:27] - miss_nxtstate <= _T_146 @[el2_ifu_mem_ctl.scala 230:21] - node _T_147 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 232:42] - node _T_148 = or(_T_147, ic_miss_under_miss_f) @[el2_ifu_mem_ctl.scala 232:55] - node _T_149 = or(_T_148, ic_ignore_2nd_miss_f) @[el2_ifu_mem_ctl.scala 232:78] - node _T_150 = or(_T_149, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 232:101] - miss_state_en <= _T_150 @[el2_ifu_mem_ctl.scala 232:21] + node _T_133 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 244:71] + node _T_134 = eq(_T_133, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 244:52] + node _T_135 = and(ic_miss_under_miss_f, _T_134) @[el2_ifu_mem_ctl.scala 244:50] + node _T_136 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 244:86] + node _T_137 = and(_T_135, _T_136) @[el2_ifu_mem_ctl.scala 244:84] + node _T_138 = bits(_T_137, 0, 0) @[el2_ifu_mem_ctl.scala 244:123] + node _T_139 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 245:56] + node _T_140 = eq(_T_139, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 245:37] + node _T_141 = and(ic_ignore_2nd_miss_f, _T_140) @[el2_ifu_mem_ctl.scala 245:35] + node _T_142 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 245:71] + node _T_143 = and(_T_141, _T_142) @[el2_ifu_mem_ctl.scala 245:69] + node _T_144 = bits(_T_143, 0, 0) @[el2_ifu_mem_ctl.scala 245:108] + node _T_145 = mux(_T_144, UInt<3>("h07"), UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 245:12] + node _T_146 = mux(_T_138, UInt<3>("h05"), _T_145) @[el2_ifu_mem_ctl.scala 244:27] + miss_nxtstate <= _T_146 @[el2_ifu_mem_ctl.scala 244:21] + node _T_147 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 246:42] + node _T_148 = or(_T_147, ic_miss_under_miss_f) @[el2_ifu_mem_ctl.scala 246:55] + node _T_149 = or(_T_148, ic_ignore_2nd_miss_f) @[el2_ifu_mem_ctl.scala 246:78] + node _T_150 = or(_T_149, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 246:101] + miss_state_en <= _T_150 @[el2_ifu_mem_ctl.scala 246:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_151 = eq(UInt<3>("h05"), miss_state) @[Conditional.scala 37:30] when _T_151 : @[Conditional.scala 39:67] - node _T_152 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 236:31] - node _T_153 = bits(_T_152, 0, 0) @[el2_ifu_mem_ctl.scala 236:44] - node _T_154 = mux(_T_153, UInt<3>("h00"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 236:12] - node _T_155 = mux(io.exu_flush_final, _T_154, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 235:62] - node _T_156 = mux(io.dec_tlu_force_halt, UInt<3>("h00"), _T_155) @[el2_ifu_mem_ctl.scala 235:27] - miss_nxtstate <= _T_156 @[el2_ifu_mem_ctl.scala 235:21] - node _T_157 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 237:42] - node _T_158 = or(_T_157, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 237:55] - node _T_159 = or(_T_158, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 237:76] - miss_state_en <= _T_159 @[el2_ifu_mem_ctl.scala 237:21] + node _T_152 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 250:31] + node _T_153 = bits(_T_152, 0, 0) @[el2_ifu_mem_ctl.scala 250:44] + node _T_154 = mux(_T_153, UInt<3>("h00"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 250:12] + node _T_155 = mux(io.exu_flush_final, _T_154, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 249:75] + node _T_156 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_155) @[el2_ifu_mem_ctl.scala 249:27] + miss_nxtstate <= _T_156 @[el2_ifu_mem_ctl.scala 249:21] + node _T_157 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 251:42] + node _T_158 = or(_T_157, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 251:55] + node _T_159 = or(_T_158, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 251:76] + miss_state_en <= _T_159 @[el2_ifu_mem_ctl.scala 251:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_160 = eq(UInt<3>("h07"), miss_state) @[Conditional.scala 37:30] when _T_160 : @[Conditional.scala 39:67] - node _T_161 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 241:31] - node _T_162 = bits(_T_161, 0, 0) @[el2_ifu_mem_ctl.scala 241:44] - node _T_163 = mux(_T_162, UInt<3>("h00"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 241:12] - node _T_164 = mux(io.exu_flush_final, _T_163, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 240:62] - node _T_165 = mux(io.dec_tlu_force_halt, UInt<3>("h00"), _T_164) @[el2_ifu_mem_ctl.scala 240:27] - miss_nxtstate <= _T_165 @[el2_ifu_mem_ctl.scala 240:21] - node _T_166 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 242:42] - node _T_167 = or(_T_166, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 242:55] - node _T_168 = or(_T_167, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 242:76] - miss_state_en <= _T_168 @[el2_ifu_mem_ctl.scala 242:21] + node _T_161 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 255:31] + node _T_162 = bits(_T_161, 0, 0) @[el2_ifu_mem_ctl.scala 255:44] + node _T_163 = mux(_T_162, UInt<3>("h00"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 255:12] + node _T_164 = mux(io.exu_flush_final, _T_163, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 254:75] + node _T_165 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_164) @[el2_ifu_mem_ctl.scala 254:27] + miss_nxtstate <= _T_165 @[el2_ifu_mem_ctl.scala 254:21] + node _T_166 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 256:42] + node _T_167 = or(_T_166, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 256:55] + node _T_168 = or(_T_167, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 256:76] + miss_state_en <= _T_168 @[el2_ifu_mem_ctl.scala 256:21] skip @[Conditional.scala 39:67] - node _T_169 = bits(miss_state_en, 0, 0) @[el2_ifu_mem_ctl.scala 245:61] - reg _T_170 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + node _T_169 = bits(miss_state_en, 0, 0) @[el2_ifu_mem_ctl.scala 259:84] + reg _T_170 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_169 : @[Reg.scala 28:19] _T_170 <= miss_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - miss_state <= _T_170 @[el2_ifu_mem_ctl.scala 245:14] + miss_state <= _T_170 @[el2_ifu_mem_ctl.scala 259:14] wire crit_byp_hit_f : UInt<1> crit_byp_hit_f <= UInt<1>("h00") wire way_status_mb_scnd_ff : UInt<1> @@ -2592,280 +2592,280 @@ circuit el2_ifu : bus_rd_addr_count <= UInt<1>("h00") wire ifu_bus_rid_ff : UInt<3> ifu_bus_rid_ff <= UInt<1>("h00") - node _T_171 = neq(miss_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 255:30] - miss_pending <= _T_171 @[el2_ifu_mem_ctl.scala 255:16] - node _T_172 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 256:39] - node _T_173 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 256:73] - node _T_174 = eq(flush_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 256:95] - node _T_175 = and(_T_173, _T_174) @[el2_ifu_mem_ctl.scala 256:93] - node crit_wd_byp_ok_ff = or(_T_172, _T_175) @[el2_ifu_mem_ctl.scala 256:58] - node _T_176 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 257:57] - node _T_177 = eq(_T_176, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 257:38] - node _T_178 = and(miss_pending, _T_177) @[el2_ifu_mem_ctl.scala 257:36] - node _T_179 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 257:86] - node _T_180 = and(_T_179, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 257:106] - node _T_181 = eq(_T_180, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 257:72] - node _T_182 = and(_T_178, _T_181) @[el2_ifu_mem_ctl.scala 257:70] - node _T_183 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 258:37] - node _T_184 = and(_T_183, crit_byp_hit_f) @[el2_ifu_mem_ctl.scala 258:57] - node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 258:23] - node _T_186 = and(_T_182, _T_185) @[el2_ifu_mem_ctl.scala 257:128] - node _T_187 = or(_T_186, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 258:77] - node _T_188 = eq(miss_nxtstate, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 259:36] - node _T_189 = and(miss_pending, _T_188) @[el2_ifu_mem_ctl.scala 259:19] - node sel_hold_imb = or(_T_187, _T_189) @[el2_ifu_mem_ctl.scala 258:93] - node _T_190 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 261:40] - node _T_191 = or(_T_190, ic_miss_under_miss_f) @[el2_ifu_mem_ctl.scala 261:57] - node _T_192 = eq(flush_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 261:83] - node sel_hold_imb_scnd = and(_T_191, _T_192) @[el2_ifu_mem_ctl.scala 261:81] - node _T_193 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 262:46] - node way_status_mb_scnd_in = mux(_T_193, way_status_mb_scnd_ff, way_status) @[el2_ifu_mem_ctl.scala 262:34] - node _T_194 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 264:40] - node _T_195 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 264:96] + node _T_171 = neq(miss_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 269:30] + miss_pending <= _T_171 @[el2_ifu_mem_ctl.scala 269:16] + node _T_172 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 270:39] + node _T_173 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 270:73] + node _T_174 = eq(flush_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 270:95] + node _T_175 = and(_T_173, _T_174) @[el2_ifu_mem_ctl.scala 270:93] + node crit_wd_byp_ok_ff = or(_T_172, _T_175) @[el2_ifu_mem_ctl.scala 270:58] + node _T_176 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 271:57] + node _T_177 = eq(_T_176, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 271:38] + node _T_178 = and(miss_pending, _T_177) @[el2_ifu_mem_ctl.scala 271:36] + node _T_179 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 271:86] + node _T_180 = and(_T_179, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 271:106] + node _T_181 = eq(_T_180, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 271:72] + node _T_182 = and(_T_178, _T_181) @[el2_ifu_mem_ctl.scala 271:70] + node _T_183 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 272:37] + node _T_184 = and(_T_183, crit_byp_hit_f) @[el2_ifu_mem_ctl.scala 272:57] + node _T_185 = eq(_T_184, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 272:23] + node _T_186 = and(_T_182, _T_185) @[el2_ifu_mem_ctl.scala 271:128] + node _T_187 = or(_T_186, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 272:77] + node _T_188 = eq(miss_nxtstate, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 273:36] + node _T_189 = and(miss_pending, _T_188) @[el2_ifu_mem_ctl.scala 273:19] + node sel_hold_imb = or(_T_187, _T_189) @[el2_ifu_mem_ctl.scala 272:93] + node _T_190 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 275:40] + node _T_191 = or(_T_190, ic_miss_under_miss_f) @[el2_ifu_mem_ctl.scala 275:57] + node _T_192 = eq(flush_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 275:83] + node sel_hold_imb_scnd = and(_T_191, _T_192) @[el2_ifu_mem_ctl.scala 275:81] + node _T_193 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 276:46] + node way_status_mb_scnd_in = mux(_T_193, way_status_mb_scnd_ff, way_status) @[el2_ifu_mem_ctl.scala 276:34] + node _T_194 = eq(miss_state, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 278:40] + node _T_195 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 278:96] node _T_196 = bits(_T_195, 0, 0) @[Bitwise.scala 72:15] node _T_197 = mux(_T_196, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_198 = and(_T_197, io.ic_tag_valid) @[el2_ifu_mem_ctl.scala 264:113] - node tagv_mb_scnd_in = mux(_T_194, tagv_mb_scnd_ff, _T_198) @[el2_ifu_mem_ctl.scala 264:28] - node _T_199 = bits(sel_hold_imb_scnd, 0, 0) @[el2_ifu_mem_ctl.scala 265:56] - node uncacheable_miss_scnd_in = mux(_T_199, uncacheable_miss_scnd_ff, io.ifc_fetch_uncacheable_bf) @[el2_ifu_mem_ctl.scala 265:37] - reg _T_200 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 266:67] - _T_200 <= uncacheable_miss_scnd_in @[el2_ifu_mem_ctl.scala 266:67] - uncacheable_miss_scnd_ff <= _T_200 @[el2_ifu_mem_ctl.scala 266:28] - node _T_201 = bits(sel_hold_imb_scnd, 0, 0) @[el2_ifu_mem_ctl.scala 267:43] - node imb_scnd_in = mux(_T_201, imb_scnd_ff, io.ifc_fetch_addr_bf) @[el2_ifu_mem_ctl.scala 267:24] - reg _T_202 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 268:54] - _T_202 <= imb_scnd_in @[el2_ifu_mem_ctl.scala 268:54] - imb_scnd_ff <= _T_202 @[el2_ifu_mem_ctl.scala 268:15] - reg _T_203 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 269:64] - _T_203 <= way_status_mb_scnd_in @[el2_ifu_mem_ctl.scala 269:64] - way_status_mb_scnd_ff <= _T_203 @[el2_ifu_mem_ctl.scala 269:25] - reg _T_204 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 270:58] - _T_204 <= tagv_mb_scnd_in @[el2_ifu_mem_ctl.scala 270:58] - tagv_mb_scnd_ff <= _T_204 @[el2_ifu_mem_ctl.scala 270:19] + node _T_198 = and(_T_197, io.ic_tag_valid) @[el2_ifu_mem_ctl.scala 278:113] + node tagv_mb_scnd_in = mux(_T_194, tagv_mb_scnd_ff, _T_198) @[el2_ifu_mem_ctl.scala 278:28] + node _T_199 = bits(sel_hold_imb_scnd, 0, 0) @[el2_ifu_mem_ctl.scala 279:56] + node uncacheable_miss_scnd_in = mux(_T_199, uncacheable_miss_scnd_ff, io.ifc_fetch_uncacheable_bf) @[el2_ifu_mem_ctl.scala 279:37] + reg _T_200 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 280:67] + _T_200 <= uncacheable_miss_scnd_in @[el2_ifu_mem_ctl.scala 280:67] + uncacheable_miss_scnd_ff <= _T_200 @[el2_ifu_mem_ctl.scala 280:28] + node _T_201 = bits(sel_hold_imb_scnd, 0, 0) @[el2_ifu_mem_ctl.scala 281:43] + node imb_scnd_in = mux(_T_201, imb_scnd_ff, io.ifc_fetch_addr_bf) @[el2_ifu_mem_ctl.scala 281:24] + reg _T_202 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 282:54] + _T_202 <= imb_scnd_in @[el2_ifu_mem_ctl.scala 282:54] + imb_scnd_ff <= _T_202 @[el2_ifu_mem_ctl.scala 282:15] + reg _T_203 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 283:64] + _T_203 <= way_status_mb_scnd_in @[el2_ifu_mem_ctl.scala 283:64] + way_status_mb_scnd_ff <= _T_203 @[el2_ifu_mem_ctl.scala 283:25] + reg _T_204 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 284:58] + _T_204 <= tagv_mb_scnd_in @[el2_ifu_mem_ctl.scala 284:58] + tagv_mb_scnd_ff <= _T_204 @[el2_ifu_mem_ctl.scala 284:19] node _T_205 = bits(bus_ifu_wr_en_ff, 0, 0) @[Bitwise.scala 72:15] node _T_206 = mux(_T_205, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node ic_wr_addr_bits_hi_3 = and(ifu_bus_rid_ff, _T_206) @[el2_ifu_mem_ctl.scala 273:45] + node ic_wr_addr_bits_hi_3 = and(ifu_bus_rid_ff, _T_206) @[el2_ifu_mem_ctl.scala 287:45] wire ifc_iccm_access_f : UInt<1> ifc_iccm_access_f <= UInt<1>("h00") wire ifc_region_acc_fault_final_f : UInt<1> ifc_region_acc_fault_final_f <= UInt<1>("h00") - node _T_207 = eq(ifc_iccm_access_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 276:48] - node _T_208 = and(ifc_fetch_req_f, _T_207) @[el2_ifu_mem_ctl.scala 276:46] - node _T_209 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 276:69] - node fetch_req_icache_f = and(_T_208, _T_209) @[el2_ifu_mem_ctl.scala 276:67] - node fetch_req_iccm_f = and(ifc_fetch_req_f, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 277:46] - node _T_210 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 278:45] - node _T_211 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 278:73] - node _T_212 = or(_T_210, _T_211) @[el2_ifu_mem_ctl.scala 278:59] - node _T_213 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 278:105] - node _T_214 = or(_T_212, _T_213) @[el2_ifu_mem_ctl.scala 278:91] - node ic_iccm_hit_f = and(fetch_req_iccm_f, _T_214) @[el2_ifu_mem_ctl.scala 278:41] + node _T_207 = eq(ifc_iccm_access_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 290:48] + node _T_208 = and(ifc_fetch_req_f, _T_207) @[el2_ifu_mem_ctl.scala 290:46] + node _T_209 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 290:69] + node fetch_req_icache_f = and(_T_208, _T_209) @[el2_ifu_mem_ctl.scala 290:67] + node fetch_req_iccm_f = and(ifc_fetch_req_f, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 291:46] + node _T_210 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 292:45] + node _T_211 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 292:73] + node _T_212 = or(_T_210, _T_211) @[el2_ifu_mem_ctl.scala 292:59] + node _T_213 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 292:105] + node _T_214 = or(_T_212, _T_213) @[el2_ifu_mem_ctl.scala 292:91] + node ic_iccm_hit_f = and(fetch_req_iccm_f, _T_214) @[el2_ifu_mem_ctl.scala 292:41] wire stream_hit_f : UInt<1> stream_hit_f <= UInt<1>("h00") - node _T_215 = or(crit_byp_hit_f, stream_hit_f) @[el2_ifu_mem_ctl.scala 280:35] - node _T_216 = and(_T_215, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 280:52] - node _T_217 = and(_T_216, miss_pending) @[el2_ifu_mem_ctl.scala 280:73] - ic_byp_hit_f <= _T_217 @[el2_ifu_mem_ctl.scala 280:16] + node _T_215 = or(crit_byp_hit_f, stream_hit_f) @[el2_ifu_mem_ctl.scala 294:35] + node _T_216 = and(_T_215, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 294:52] + node _T_217 = and(_T_216, miss_pending) @[el2_ifu_mem_ctl.scala 294:73] + ic_byp_hit_f <= _T_217 @[el2_ifu_mem_ctl.scala 294:16] wire sel_mb_addr_ff : UInt<1> sel_mb_addr_ff <= UInt<1>("h00") wire imb_ff : UInt<31> imb_ff <= UInt<1>("h00") wire ifu_fetch_addr_int_f : UInt<31> ifu_fetch_addr_int_f <= UInt<1>("h00") - node _T_218 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 284:35] - node _T_219 = and(_T_218, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 284:39] - node _T_220 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 284:62] - node _T_221 = and(_T_219, _T_220) @[el2_ifu_mem_ctl.scala 284:60] - node _T_222 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 284:81] - node _T_223 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 284:108] - node _T_224 = or(_T_222, _T_223) @[el2_ifu_mem_ctl.scala 284:95] - node _T_225 = and(_T_221, _T_224) @[el2_ifu_mem_ctl.scala 284:78] - node _T_226 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 284:128] - node ic_act_hit_f = and(_T_225, _T_226) @[el2_ifu_mem_ctl.scala 284:126] - node _T_227 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 285:37] - node _T_228 = eq(_T_227, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 285:23] - node _T_229 = or(_T_228, reset_all_tags) @[el2_ifu_mem_ctl.scala 285:41] - node _T_230 = and(_T_229, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 285:59] - node _T_231 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 285:82] - node _T_232 = and(_T_230, _T_231) @[el2_ifu_mem_ctl.scala 285:80] - node _T_233 = or(_T_232, scnd_miss_req) @[el2_ifu_mem_ctl.scala 285:97] - node _T_234 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 285:116] - node _T_235 = and(_T_233, _T_234) @[el2_ifu_mem_ctl.scala 285:114] - ic_act_miss_f <= _T_235 @[el2_ifu_mem_ctl.scala 285:17] - node _T_236 = eq(io.ic_rd_hit, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 286:28] - node _T_237 = or(_T_236, reset_all_tags) @[el2_ifu_mem_ctl.scala 286:42] - node _T_238 = and(_T_237, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 286:60] - node _T_239 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 286:94] - node _T_240 = and(_T_238, _T_239) @[el2_ifu_mem_ctl.scala 286:81] - node _T_241 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 287:12] - node _T_242 = bits(ifu_fetch_addr_int_f, 30, 5) @[el2_ifu_mem_ctl.scala 287:63] - node _T_243 = neq(_T_241, _T_242) @[el2_ifu_mem_ctl.scala 287:39] - node _T_244 = and(_T_240, _T_243) @[el2_ifu_mem_ctl.scala 286:111] - node _T_245 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 287:93] - node _T_246 = and(_T_244, _T_245) @[el2_ifu_mem_ctl.scala 287:91] - node _T_247 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 287:116] - node _T_248 = and(_T_246, _T_247) @[el2_ifu_mem_ctl.scala 287:114] - node _T_249 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 287:134] - node _T_250 = and(_T_248, _T_249) @[el2_ifu_mem_ctl.scala 287:132] - ic_miss_under_miss_f <= _T_250 @[el2_ifu_mem_ctl.scala 286:24] - node _T_251 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 288:42] - node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 288:28] - node _T_253 = or(_T_252, reset_all_tags) @[el2_ifu_mem_ctl.scala 288:46] - node _T_254 = and(_T_253, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 288:64] - node _T_255 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 288:99] - node _T_256 = and(_T_254, _T_255) @[el2_ifu_mem_ctl.scala 288:85] - node _T_257 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 289:13] - node _T_258 = bits(ifu_fetch_addr_int_f, 30, 5) @[el2_ifu_mem_ctl.scala 289:62] - node _T_259 = eq(_T_257, _T_258) @[el2_ifu_mem_ctl.scala 289:39] - node _T_260 = or(_T_259, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 289:91] - node _T_261 = and(_T_256, _T_260) @[el2_ifu_mem_ctl.scala 288:117] - ic_ignore_2nd_miss_f <= _T_261 @[el2_ifu_mem_ctl.scala 288:24] - node _T_262 = or(ic_act_hit_f, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 291:31] - node _T_263 = or(_T_262, ic_iccm_hit_f) @[el2_ifu_mem_ctl.scala 291:46] - node _T_264 = and(ifc_region_acc_fault_final_f, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 291:94] - node _T_265 = or(_T_263, _T_264) @[el2_ifu_mem_ctl.scala 291:62] - io.ic_hit_f <= _T_265 @[el2_ifu_mem_ctl.scala 291:15] - node _T_266 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 292:47] - node _T_267 = bits(sel_hold_imb, 0, 0) @[el2_ifu_mem_ctl.scala 292:98] - node _T_268 = mux(_T_267, uncacheable_miss_ff, io.ifc_fetch_uncacheable_bf) @[el2_ifu_mem_ctl.scala 292:84] - node uncacheable_miss_in = mux(_T_266, uncacheable_miss_scnd_ff, _T_268) @[el2_ifu_mem_ctl.scala 292:32] - node _T_269 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 293:34] - node _T_270 = bits(sel_hold_imb, 0, 0) @[el2_ifu_mem_ctl.scala 293:72] - node _T_271 = mux(_T_270, imb_ff, io.ifc_fetch_addr_bf) @[el2_ifu_mem_ctl.scala 293:58] - node imb_in = mux(_T_269, imb_scnd_ff, _T_271) @[el2_ifu_mem_ctl.scala 293:19] + node _T_218 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 298:35] + node _T_219 = and(_T_218, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 298:39] + node _T_220 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 298:62] + node _T_221 = and(_T_219, _T_220) @[el2_ifu_mem_ctl.scala 298:60] + node _T_222 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 298:81] + node _T_223 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 298:108] + node _T_224 = or(_T_222, _T_223) @[el2_ifu_mem_ctl.scala 298:95] + node _T_225 = and(_T_221, _T_224) @[el2_ifu_mem_ctl.scala 298:78] + node _T_226 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 298:128] + node ic_act_hit_f = and(_T_225, _T_226) @[el2_ifu_mem_ctl.scala 298:126] + node _T_227 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 299:37] + node _T_228 = eq(_T_227, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 299:23] + node _T_229 = or(_T_228, reset_all_tags) @[el2_ifu_mem_ctl.scala 299:41] + node _T_230 = and(_T_229, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 299:59] + node _T_231 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 299:82] + node _T_232 = and(_T_230, _T_231) @[el2_ifu_mem_ctl.scala 299:80] + node _T_233 = or(_T_232, scnd_miss_req) @[el2_ifu_mem_ctl.scala 299:97] + node _T_234 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 299:116] + node _T_235 = and(_T_233, _T_234) @[el2_ifu_mem_ctl.scala 299:114] + ic_act_miss_f <= _T_235 @[el2_ifu_mem_ctl.scala 299:17] + node _T_236 = eq(io.ic_rd_hit, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 300:28] + node _T_237 = or(_T_236, reset_all_tags) @[el2_ifu_mem_ctl.scala 300:42] + node _T_238 = and(_T_237, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 300:60] + node _T_239 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 300:94] + node _T_240 = and(_T_238, _T_239) @[el2_ifu_mem_ctl.scala 300:81] + node _T_241 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 301:12] + node _T_242 = bits(ifu_fetch_addr_int_f, 30, 5) @[el2_ifu_mem_ctl.scala 301:63] + node _T_243 = neq(_T_241, _T_242) @[el2_ifu_mem_ctl.scala 301:39] + node _T_244 = and(_T_240, _T_243) @[el2_ifu_mem_ctl.scala 300:111] + node _T_245 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 301:93] + node _T_246 = and(_T_244, _T_245) @[el2_ifu_mem_ctl.scala 301:91] + node _T_247 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 301:116] + node _T_248 = and(_T_246, _T_247) @[el2_ifu_mem_ctl.scala 301:114] + node _T_249 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 301:134] + node _T_250 = and(_T_248, _T_249) @[el2_ifu_mem_ctl.scala 301:132] + ic_miss_under_miss_f <= _T_250 @[el2_ifu_mem_ctl.scala 300:24] + node _T_251 = orr(io.ic_rd_hit) @[el2_ifu_mem_ctl.scala 302:42] + node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 302:28] + node _T_253 = or(_T_252, reset_all_tags) @[el2_ifu_mem_ctl.scala 302:46] + node _T_254 = and(_T_253, fetch_req_icache_f) @[el2_ifu_mem_ctl.scala 302:64] + node _T_255 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 302:99] + node _T_256 = and(_T_254, _T_255) @[el2_ifu_mem_ctl.scala 302:85] + node _T_257 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 303:13] + node _T_258 = bits(ifu_fetch_addr_int_f, 30, 5) @[el2_ifu_mem_ctl.scala 303:62] + node _T_259 = eq(_T_257, _T_258) @[el2_ifu_mem_ctl.scala 303:39] + node _T_260 = or(_T_259, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 303:91] + node _T_261 = and(_T_256, _T_260) @[el2_ifu_mem_ctl.scala 302:117] + ic_ignore_2nd_miss_f <= _T_261 @[el2_ifu_mem_ctl.scala 302:24] + node _T_262 = or(ic_act_hit_f, ic_byp_hit_f) @[el2_ifu_mem_ctl.scala 305:31] + node _T_263 = or(_T_262, ic_iccm_hit_f) @[el2_ifu_mem_ctl.scala 305:46] + node _T_264 = and(ifc_region_acc_fault_final_f, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 305:94] + node _T_265 = or(_T_263, _T_264) @[el2_ifu_mem_ctl.scala 305:62] + io.ic_hit_f <= _T_265 @[el2_ifu_mem_ctl.scala 305:15] + node _T_266 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 306:47] + node _T_267 = bits(sel_hold_imb, 0, 0) @[el2_ifu_mem_ctl.scala 306:98] + node _T_268 = mux(_T_267, uncacheable_miss_ff, io.ifc_fetch_uncacheable_bf) @[el2_ifu_mem_ctl.scala 306:84] + node uncacheable_miss_in = mux(_T_266, uncacheable_miss_scnd_ff, _T_268) @[el2_ifu_mem_ctl.scala 306:32] + node _T_269 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 307:34] + node _T_270 = bits(sel_hold_imb, 0, 0) @[el2_ifu_mem_ctl.scala 307:72] + node _T_271 = mux(_T_270, imb_ff, io.ifc_fetch_addr_bf) @[el2_ifu_mem_ctl.scala 307:58] + node imb_in = mux(_T_269, imb_scnd_ff, _T_271) @[el2_ifu_mem_ctl.scala 307:19] wire ifu_wr_cumulative_err_data : UInt<1> ifu_wr_cumulative_err_data <= UInt<1>("h00") - node _T_272 = bits(imb_ff, 11, 5) @[el2_ifu_mem_ctl.scala 295:38] - node _T_273 = bits(imb_scnd_ff, 11, 5) @[el2_ifu_mem_ctl.scala 295:93] - node _T_274 = eq(_T_272, _T_273) @[el2_ifu_mem_ctl.scala 295:79] - node _T_275 = and(_T_274, scnd_miss_req) @[el2_ifu_mem_ctl.scala 295:135] - node _T_276 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 295:153] - node scnd_miss_index_match = and(_T_275, _T_276) @[el2_ifu_mem_ctl.scala 295:151] + node _T_272 = bits(imb_ff, 11, 5) @[el2_ifu_mem_ctl.scala 309:38] + node _T_273 = bits(imb_scnd_ff, 11, 5) @[el2_ifu_mem_ctl.scala 309:93] + node _T_274 = eq(_T_272, _T_273) @[el2_ifu_mem_ctl.scala 309:79] + node _T_275 = and(_T_274, scnd_miss_req) @[el2_ifu_mem_ctl.scala 309:135] + node _T_276 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 309:153] + node scnd_miss_index_match = and(_T_275, _T_276) @[el2_ifu_mem_ctl.scala 309:151] wire way_status_mb_ff : UInt<1> way_status_mb_ff <= UInt<1>("h00") wire way_status_rep_new : UInt<1> way_status_rep_new <= UInt<1>("h00") - node _T_277 = eq(scnd_miss_index_match, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 298:47] - node _T_278 = and(scnd_miss_req, _T_277) @[el2_ifu_mem_ctl.scala 298:45] - node _T_279 = bits(_T_278, 0, 0) @[el2_ifu_mem_ctl.scala 298:71] - node _T_280 = and(scnd_miss_req, scnd_miss_index_match) @[el2_ifu_mem_ctl.scala 299:26] - node _T_281 = bits(_T_280, 0, 0) @[el2_ifu_mem_ctl.scala 299:52] - node _T_282 = bits(miss_pending, 0, 0) @[el2_ifu_mem_ctl.scala 300:26] - node _T_283 = mux(_T_282, way_status_mb_ff, way_status) @[el2_ifu_mem_ctl.scala 300:12] - node _T_284 = mux(_T_281, way_status_rep_new, _T_283) @[el2_ifu_mem_ctl.scala 299:10] - node way_status_mb_in = mux(_T_279, way_status_mb_scnd_ff, _T_284) @[el2_ifu_mem_ctl.scala 298:29] - wire replace_way_mb_any : UInt<1>[2] @[el2_ifu_mem_ctl.scala 301:32] + node _T_277 = eq(scnd_miss_index_match, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 312:47] + node _T_278 = and(scnd_miss_req, _T_277) @[el2_ifu_mem_ctl.scala 312:45] + node _T_279 = bits(_T_278, 0, 0) @[el2_ifu_mem_ctl.scala 312:71] + node _T_280 = and(scnd_miss_req, scnd_miss_index_match) @[el2_ifu_mem_ctl.scala 313:26] + node _T_281 = bits(_T_280, 0, 0) @[el2_ifu_mem_ctl.scala 313:52] + node _T_282 = bits(miss_pending, 0, 0) @[el2_ifu_mem_ctl.scala 314:26] + node _T_283 = mux(_T_282, way_status_mb_ff, way_status) @[el2_ifu_mem_ctl.scala 314:12] + node _T_284 = mux(_T_281, way_status_rep_new, _T_283) @[el2_ifu_mem_ctl.scala 313:10] + node way_status_mb_in = mux(_T_279, way_status_mb_scnd_ff, _T_284) @[el2_ifu_mem_ctl.scala 312:29] + wire replace_way_mb_any : UInt<1>[2] @[el2_ifu_mem_ctl.scala 315:32] wire tagv_mb_ff : UInt<2> tagv_mb_ff <= UInt<1>("h00") - node _T_285 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 303:38] + node _T_285 = bits(scnd_miss_req, 0, 0) @[el2_ifu_mem_ctl.scala 317:38] node _T_286 = bits(scnd_miss_index_match, 0, 0) @[Bitwise.scala 72:15] node _T_287 = mux(_T_286, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] node _T_288 = cat(replace_way_mb_any[1], replace_way_mb_any[0]) @[Cat.scala 29:58] - node _T_289 = and(_T_287, _T_288) @[el2_ifu_mem_ctl.scala 303:110] - node _T_290 = or(tagv_mb_scnd_ff, _T_289) @[el2_ifu_mem_ctl.scala 303:62] - node _T_291 = bits(miss_pending, 0, 0) @[el2_ifu_mem_ctl.scala 304:20] - node _T_292 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 304:80] + node _T_289 = and(_T_287, _T_288) @[el2_ifu_mem_ctl.scala 317:110] + node _T_290 = or(tagv_mb_scnd_ff, _T_289) @[el2_ifu_mem_ctl.scala 317:62] + node _T_291 = bits(miss_pending, 0, 0) @[el2_ifu_mem_ctl.scala 318:20] + node _T_292 = eq(reset_all_tags, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 318:80] node _T_293 = bits(_T_292, 0, 0) @[Bitwise.scala 72:15] node _T_294 = mux(_T_293, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_295 = and(io.ic_tag_valid, _T_294) @[el2_ifu_mem_ctl.scala 304:56] - node _T_296 = mux(_T_291, tagv_mb_ff, _T_295) @[el2_ifu_mem_ctl.scala 304:6] - node tagv_mb_in = mux(_T_285, _T_290, _T_296) @[el2_ifu_mem_ctl.scala 303:23] + node _T_295 = and(io.ic_tag_valid, _T_294) @[el2_ifu_mem_ctl.scala 318:56] + node _T_296 = mux(_T_291, tagv_mb_ff, _T_295) @[el2_ifu_mem_ctl.scala 318:6] + node tagv_mb_in = mux(_T_285, _T_290, _T_296) @[el2_ifu_mem_ctl.scala 317:23] wire scnd_miss_req_q : UInt<1> scnd_miss_req_q <= UInt<1>("h00") wire reset_ic_ff : UInt<1> reset_ic_ff <= UInt<1>("h00") - node _T_297 = eq(scnd_miss_req_q, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 307:36] - node _T_298 = and(miss_pending, _T_297) @[el2_ifu_mem_ctl.scala 307:34] - node _T_299 = or(reset_all_tags, reset_ic_ff) @[el2_ifu_mem_ctl.scala 307:72] - node reset_ic_in = and(_T_298, _T_299) @[el2_ifu_mem_ctl.scala 307:53] - reg _T_300 : UInt, clock @[el2_ifu_mem_ctl.scala 308:25] - _T_300 <= reset_ic_in @[el2_ifu_mem_ctl.scala 308:25] - reset_ic_ff <= _T_300 @[el2_ifu_mem_ctl.scala 308:15] - reg fetch_uncacheable_ff : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 309:37] - fetch_uncacheable_ff <= io.ifc_fetch_uncacheable_bf @[el2_ifu_mem_ctl.scala 309:37] - reg _T_301 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 310:63] - _T_301 <= io.ifc_fetch_addr_bf @[el2_ifu_mem_ctl.scala 310:63] - ifu_fetch_addr_int_f <= _T_301 @[el2_ifu_mem_ctl.scala 310:24] - node vaddr_f = bits(ifu_fetch_addr_int_f, 4, 0) @[el2_ifu_mem_ctl.scala 311:37] - reg _T_302 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 312:62] - _T_302 <= uncacheable_miss_in @[el2_ifu_mem_ctl.scala 312:62] - uncacheable_miss_ff <= _T_302 @[el2_ifu_mem_ctl.scala 312:23] - reg _T_303 : UInt, rvclkhdr_2.io.l1clk @[el2_ifu_mem_ctl.scala 313:49] - _T_303 <= imb_in @[el2_ifu_mem_ctl.scala 313:49] - imb_ff <= _T_303 @[el2_ifu_mem_ctl.scala 313:10] + node _T_297 = eq(scnd_miss_req_q, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 321:36] + node _T_298 = and(miss_pending, _T_297) @[el2_ifu_mem_ctl.scala 321:34] + node _T_299 = or(reset_all_tags, reset_ic_ff) @[el2_ifu_mem_ctl.scala 321:72] + node reset_ic_in = and(_T_298, _T_299) @[el2_ifu_mem_ctl.scala 321:53] + reg _T_300 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 322:48] + _T_300 <= reset_ic_in @[el2_ifu_mem_ctl.scala 322:48] + reset_ic_ff <= _T_300 @[el2_ifu_mem_ctl.scala 322:15] + reg fetch_uncacheable_ff : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 323:62] + fetch_uncacheable_ff <= io.ifc_fetch_uncacheable_bf @[el2_ifu_mem_ctl.scala 323:62] + reg _T_301 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 324:63] + _T_301 <= io.ifc_fetch_addr_bf @[el2_ifu_mem_ctl.scala 324:63] + ifu_fetch_addr_int_f <= _T_301 @[el2_ifu_mem_ctl.scala 324:24] + node vaddr_f = bits(ifu_fetch_addr_int_f, 4, 0) @[el2_ifu_mem_ctl.scala 325:37] + reg _T_302 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 326:62] + _T_302 <= uncacheable_miss_in @[el2_ifu_mem_ctl.scala 326:62] + uncacheable_miss_ff <= _T_302 @[el2_ifu_mem_ctl.scala 326:23] + reg _T_303 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 327:49] + _T_303 <= imb_in @[el2_ifu_mem_ctl.scala 327:49] + imb_ff <= _T_303 @[el2_ifu_mem_ctl.scala 327:10] wire miss_addr : UInt<26> miss_addr <= UInt<1>("h00") - node _T_304 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 315:26] - node _T_305 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 315:47] - node _T_306 = bits(scnd_miss_req_q, 0, 0) @[el2_ifu_mem_ctl.scala 316:25] - node _T_307 = bits(imb_scnd_ff, 30, 5) @[el2_ifu_mem_ctl.scala 316:44] - node _T_308 = mux(_T_306, _T_307, miss_addr) @[el2_ifu_mem_ctl.scala 316:8] - node miss_addr_in = mux(_T_304, _T_305, _T_308) @[el2_ifu_mem_ctl.scala 315:25] - node _T_309 = or(bus_ifu_bus_clk_en, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 317:57] - node _T_310 = or(_T_309, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 317:73] + node _T_304 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 329:26] + node _T_305 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 329:47] + node _T_306 = bits(scnd_miss_req_q, 0, 0) @[el2_ifu_mem_ctl.scala 330:25] + node _T_307 = bits(imb_scnd_ff, 30, 5) @[el2_ifu_mem_ctl.scala 330:44] + node _T_308 = mux(_T_306, _T_307, miss_addr) @[el2_ifu_mem_ctl.scala 330:8] + node miss_addr_in = mux(_T_304, _T_305, _T_308) @[el2_ifu_mem_ctl.scala 329:25] + node _T_309 = or(bus_ifu_bus_clk_en, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 331:57] + node _T_310 = or(_T_309, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 331:73] inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 483:22] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_3.io.en <= _T_310 @[el2_lib.scala 485:16] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg _T_311 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 318:48] - _T_311 <= miss_addr_in @[el2_ifu_mem_ctl.scala 318:48] - miss_addr <= _T_311 @[el2_ifu_mem_ctl.scala 318:13] - reg _T_312 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 319:59] - _T_312 <= way_status_mb_in @[el2_ifu_mem_ctl.scala 319:59] - way_status_mb_ff <= _T_312 @[el2_ifu_mem_ctl.scala 319:20] - reg _T_313 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 320:53] - _T_313 <= tagv_mb_in @[el2_ifu_mem_ctl.scala 320:53] - tagv_mb_ff <= _T_313 @[el2_ifu_mem_ctl.scala 320:14] + reg _T_311 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 332:48] + _T_311 <= miss_addr_in @[el2_ifu_mem_ctl.scala 332:48] + miss_addr <= _T_311 @[el2_ifu_mem_ctl.scala 332:13] + reg _T_312 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 333:59] + _T_312 <= way_status_mb_in @[el2_ifu_mem_ctl.scala 333:59] + way_status_mb_ff <= _T_312 @[el2_ifu_mem_ctl.scala 333:20] + reg _T_313 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 334:53] + _T_313 <= tagv_mb_in @[el2_ifu_mem_ctl.scala 334:53] + tagv_mb_ff <= _T_313 @[el2_ifu_mem_ctl.scala 334:14] wire stream_miss_f : UInt<1> stream_miss_f <= UInt<1>("h00") - node _T_314 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 322:68] - node _T_315 = and(_T_314, flush_final_f) @[el2_ifu_mem_ctl.scala 322:87] - node _T_316 = eq(_T_315, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 322:55] - node _T_317 = and(io.ifc_fetch_req_bf, _T_316) @[el2_ifu_mem_ctl.scala 322:53] - node _T_318 = eq(stream_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 322:106] - node ifc_fetch_req_qual_bf = and(_T_317, _T_318) @[el2_ifu_mem_ctl.scala 322:104] - reg ifc_fetch_req_f_raw : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 323:36] - ifc_fetch_req_f_raw <= ifc_fetch_req_qual_bf @[el2_ifu_mem_ctl.scala 323:36] - node _T_319 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 324:44] - node _T_320 = and(ifc_fetch_req_f_raw, _T_319) @[el2_ifu_mem_ctl.scala 324:42] - ifc_fetch_req_f <= _T_320 @[el2_ifu_mem_ctl.scala 324:19] - reg _T_321 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 325:60] - _T_321 <= io.ifc_iccm_access_bf @[el2_ifu_mem_ctl.scala 325:60] - ifc_iccm_access_f <= _T_321 @[el2_ifu_mem_ctl.scala 325:21] + node _T_314 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 336:68] + node _T_315 = and(_T_314, flush_final_f) @[el2_ifu_mem_ctl.scala 336:87] + node _T_316 = eq(_T_315, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 336:55] + node _T_317 = and(io.ifc_fetch_req_bf, _T_316) @[el2_ifu_mem_ctl.scala 336:53] + node _T_318 = eq(stream_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 336:106] + node ifc_fetch_req_qual_bf = and(_T_317, _T_318) @[el2_ifu_mem_ctl.scala 336:104] + reg ifc_fetch_req_f_raw : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 337:61] + ifc_fetch_req_f_raw <= ifc_fetch_req_qual_bf @[el2_ifu_mem_ctl.scala 337:61] + node _T_319 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 338:44] + node _T_320 = and(ifc_fetch_req_f_raw, _T_319) @[el2_ifu_mem_ctl.scala 338:42] + ifc_fetch_req_f <= _T_320 @[el2_ifu_mem_ctl.scala 338:19] + reg _T_321 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 339:60] + _T_321 <= io.ifc_iccm_access_bf @[el2_ifu_mem_ctl.scala 339:60] + ifc_iccm_access_f <= _T_321 @[el2_ifu_mem_ctl.scala 339:21] wire ifc_region_acc_fault_final_bf : UInt<1> ifc_region_acc_fault_final_bf <= UInt<1>("h00") - reg _T_322 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 327:71] - _T_322 <= ifc_region_acc_fault_final_bf @[el2_ifu_mem_ctl.scala 327:71] - ifc_region_acc_fault_final_f <= _T_322 @[el2_ifu_mem_ctl.scala 327:32] - reg ifc_region_acc_fault_f : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 328:68] - ifc_region_acc_fault_f <= io.ifc_region_acc_fault_bf @[el2_ifu_mem_ctl.scala 328:68] + reg _T_322 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 341:71] + _T_322 <= ifc_region_acc_fault_final_bf @[el2_ifu_mem_ctl.scala 341:71] + ifc_region_acc_fault_final_f <= _T_322 @[el2_ifu_mem_ctl.scala 341:32] + reg ifc_region_acc_fault_f : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 342:68] + ifc_region_acc_fault_f <= io.ifc_region_acc_fault_bf @[el2_ifu_mem_ctl.scala 342:68] node ifu_ic_req_addr_f = cat(miss_addr, bus_rd_addr_count) @[Cat.scala 29:58] - node _T_323 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 330:38] - node _T_324 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 330:68] - node _T_325 = or(_T_323, _T_324) @[el2_ifu_mem_ctl.scala 330:55] - node _T_326 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 330:103] - node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 330:84] - node _T_328 = and(_T_325, _T_327) @[el2_ifu_mem_ctl.scala 330:82] - node _T_329 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 330:119] - node _T_330 = or(_T_328, _T_329) @[el2_ifu_mem_ctl.scala 330:117] - io.ifu_ic_mb_empty <= _T_330 @[el2_ifu_mem_ctl.scala 330:22] - node _T_331 = eq(miss_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 331:40] - io.ifu_miss_state_idle <= _T_331 @[el2_ifu_mem_ctl.scala 331:26] + node _T_323 = eq(miss_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 344:38] + node _T_324 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 344:68] + node _T_325 = or(_T_323, _T_324) @[el2_ifu_mem_ctl.scala 344:55] + node _T_326 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 344:103] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 344:84] + node _T_328 = and(_T_325, _T_327) @[el2_ifu_mem_ctl.scala 344:82] + node _T_329 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 344:119] + node _T_330 = or(_T_328, _T_329) @[el2_ifu_mem_ctl.scala 344:117] + io.ifu_ic_mb_empty <= _T_330 @[el2_ifu_mem_ctl.scala 344:22] + node _T_331 = eq(miss_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 345:53] + io.dec_mem_ctrl.ifu_miss_state_idle <= _T_331 @[el2_ifu_mem_ctl.scala 345:39] wire write_ic_16_bytes : UInt<1> write_ic_16_bytes <= UInt<1>("h00") wire reset_tag_valid_for_miss : UInt<1> reset_tag_valid_for_miss <= UInt<1>("h00") - node _T_332 = and(miss_pending, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 334:35] - node _T_333 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 334:57] - node _T_334 = and(_T_332, _T_333) @[el2_ifu_mem_ctl.scala 334:55] - node sel_mb_addr = or(_T_334, reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 334:79] - node _T_335 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 335:63] - node _T_336 = bits(imb_ff, 1, 0) @[el2_ifu_mem_ctl.scala 335:119] + node _T_332 = and(miss_pending, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 348:35] + node _T_333 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 348:57] + node _T_334 = and(_T_332, _T_333) @[el2_ifu_mem_ctl.scala 348:55] + node sel_mb_addr = or(_T_334, reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 348:79] + node _T_335 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 349:63] + node _T_336 = bits(imb_ff, 1, 0) @[el2_ifu_mem_ctl.scala 349:119] node _T_337 = cat(_T_335, ic_wr_addr_bits_hi_3) @[Cat.scala 29:58] node _T_338 = cat(_T_337, _T_336) @[Cat.scala 29:58] - node _T_339 = eq(sel_mb_addr, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 336:37] + node _T_339 = eq(sel_mb_addr, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 350:37] node _T_340 = mux(sel_mb_addr, _T_338, UInt<1>("h00")) @[Mux.scala 27:72] node _T_341 = mux(_T_339, io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Mux.scala 27:72] node _T_342 = or(_T_340, _T_341) @[Mux.scala 27:72] @@ -2873,1440 +2873,1466 @@ circuit el2_ifu : ifu_ic_rw_int_addr <= _T_342 @[Mux.scala 27:72] wire bus_ifu_wr_en_ff_q : UInt<1> bus_ifu_wr_en_ff_q <= UInt<1>("h00") - node _T_343 = and(miss_pending, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 338:41] - node _T_344 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 338:63] - node _T_345 = and(_T_343, _T_344) @[el2_ifu_mem_ctl.scala 338:61] - node _T_346 = and(_T_345, last_beat) @[el2_ifu_mem_ctl.scala 338:84] - node sel_mb_status_addr = and(_T_346, bus_ifu_wr_en_ff_q) @[el2_ifu_mem_ctl.scala 338:96] - node _T_347 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 339:62] - node _T_348 = bits(imb_ff, 1, 0) @[el2_ifu_mem_ctl.scala 339:116] - node _T_349 = cat(_T_347, ic_wr_addr_bits_hi_3) @[Cat.scala 29:58] - node _T_350 = cat(_T_349, _T_348) @[Cat.scala 29:58] - node ifu_status_wr_addr = mux(sel_mb_status_addr, _T_350, ifu_fetch_addr_int_f) @[el2_ifu_mem_ctl.scala 339:31] - io.ic_rw_addr <= ifu_ic_rw_int_addr @[el2_ifu_mem_ctl.scala 340:17] - reg _T_351 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 341:51] - _T_351 <= sel_mb_addr @[el2_ifu_mem_ctl.scala 341:51] - sel_mb_addr_ff <= _T_351 @[el2_ifu_mem_ctl.scala 341:18] + node _T_343 = and(miss_pending, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 352:42] + node _T_344 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 352:64] + node _T_345 = and(_T_343, _T_344) @[el2_ifu_mem_ctl.scala 352:62] + node _T_346 = and(_T_345, last_beat) @[el2_ifu_mem_ctl.scala 352:85] + node _T_347 = and(_T_346, bus_ifu_wr_en_ff_q) @[el2_ifu_mem_ctl.scala 352:97] + node sel_mb_status_addr = or(_T_347, reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 352:119] + node _T_348 = bits(imb_ff, 30, 5) @[el2_ifu_mem_ctl.scala 353:62] + node _T_349 = bits(imb_ff, 1, 0) @[el2_ifu_mem_ctl.scala 353:116] + node _T_350 = cat(_T_348, ic_wr_addr_bits_hi_3) @[Cat.scala 29:58] + node _T_351 = cat(_T_350, _T_349) @[Cat.scala 29:58] + node ifu_status_wr_addr = mux(sel_mb_status_addr, _T_351, ifu_fetch_addr_int_f) @[el2_ifu_mem_ctl.scala 353:31] + io.ic_rw_addr <= ifu_ic_rw_int_addr @[el2_ifu_mem_ctl.scala 354:17] + reg _T_352 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 355:51] + _T_352 <= sel_mb_addr @[el2_ifu_mem_ctl.scala 355:51] + sel_mb_addr_ff <= _T_352 @[el2_ifu_mem_ctl.scala 355:18] wire ifu_bus_rdata_ff : UInt<64> ifu_bus_rdata_ff <= UInt<1>("h00") wire ic_miss_buff_half : UInt<64> ic_miss_buff_half <= UInt<1>("h00") - wire _T_352 : UInt<1>[35] @[el2_lib.scala 395:18] - wire _T_353 : UInt<1>[35] @[el2_lib.scala 396:18] - wire _T_354 : UInt<1>[35] @[el2_lib.scala 397:18] - wire _T_355 : UInt<1>[31] @[el2_lib.scala 398:18] - wire _T_356 : UInt<1>[31] @[el2_lib.scala 399:18] - wire _T_357 : UInt<1>[31] @[el2_lib.scala 400:18] - wire _T_358 : UInt<1>[7] @[el2_lib.scala 401:18] - node _T_359 = bits(ifu_bus_rdata_ff, 0, 0) @[el2_lib.scala 408:36] - _T_352[0] <= _T_359 @[el2_lib.scala 408:30] - node _T_360 = bits(ifu_bus_rdata_ff, 0, 0) @[el2_lib.scala 409:36] - _T_353[0] <= _T_360 @[el2_lib.scala 409:30] - node _T_361 = bits(ifu_bus_rdata_ff, 1, 1) @[el2_lib.scala 408:36] - _T_352[1] <= _T_361 @[el2_lib.scala 408:30] - node _T_362 = bits(ifu_bus_rdata_ff, 1, 1) @[el2_lib.scala 410:36] - _T_354[0] <= _T_362 @[el2_lib.scala 410:30] - node _T_363 = bits(ifu_bus_rdata_ff, 2, 2) @[el2_lib.scala 409:36] - _T_353[1] <= _T_363 @[el2_lib.scala 409:30] - node _T_364 = bits(ifu_bus_rdata_ff, 2, 2) @[el2_lib.scala 410:36] - _T_354[1] <= _T_364 @[el2_lib.scala 410:30] - node _T_365 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 408:36] - _T_352[2] <= _T_365 @[el2_lib.scala 408:30] - node _T_366 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 409:36] - _T_353[2] <= _T_366 @[el2_lib.scala 409:30] - node _T_367 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 410:36] - _T_354[2] <= _T_367 @[el2_lib.scala 410:30] - node _T_368 = bits(ifu_bus_rdata_ff, 4, 4) @[el2_lib.scala 408:36] - _T_352[3] <= _T_368 @[el2_lib.scala 408:30] - node _T_369 = bits(ifu_bus_rdata_ff, 4, 4) @[el2_lib.scala 411:36] - _T_355[0] <= _T_369 @[el2_lib.scala 411:30] - node _T_370 = bits(ifu_bus_rdata_ff, 5, 5) @[el2_lib.scala 409:36] - _T_353[3] <= _T_370 @[el2_lib.scala 409:30] - node _T_371 = bits(ifu_bus_rdata_ff, 5, 5) @[el2_lib.scala 411:36] - _T_355[1] <= _T_371 @[el2_lib.scala 411:30] - node _T_372 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 408:36] - _T_352[4] <= _T_372 @[el2_lib.scala 408:30] - node _T_373 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 409:36] - _T_353[4] <= _T_373 @[el2_lib.scala 409:30] - node _T_374 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 411:36] - _T_355[2] <= _T_374 @[el2_lib.scala 411:30] - node _T_375 = bits(ifu_bus_rdata_ff, 7, 7) @[el2_lib.scala 410:36] - _T_354[3] <= _T_375 @[el2_lib.scala 410:30] - node _T_376 = bits(ifu_bus_rdata_ff, 7, 7) @[el2_lib.scala 411:36] - _T_355[3] <= _T_376 @[el2_lib.scala 411:30] - node _T_377 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 408:36] - _T_352[5] <= _T_377 @[el2_lib.scala 408:30] - node _T_378 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 410:36] - _T_354[4] <= _T_378 @[el2_lib.scala 410:30] - node _T_379 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 411:36] - _T_355[4] <= _T_379 @[el2_lib.scala 411:30] - node _T_380 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 409:36] - _T_353[5] <= _T_380 @[el2_lib.scala 409:30] - node _T_381 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 410:36] - _T_354[5] <= _T_381 @[el2_lib.scala 410:30] - node _T_382 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 411:36] - _T_355[5] <= _T_382 @[el2_lib.scala 411:30] - node _T_383 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 408:36] - _T_352[6] <= _T_383 @[el2_lib.scala 408:30] - node _T_384 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 409:36] - _T_353[6] <= _T_384 @[el2_lib.scala 409:30] - node _T_385 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 410:36] - _T_354[6] <= _T_385 @[el2_lib.scala 410:30] - node _T_386 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 411:36] - _T_355[6] <= _T_386 @[el2_lib.scala 411:30] - node _T_387 = bits(ifu_bus_rdata_ff, 11, 11) @[el2_lib.scala 408:36] - _T_352[7] <= _T_387 @[el2_lib.scala 408:30] - node _T_388 = bits(ifu_bus_rdata_ff, 11, 11) @[el2_lib.scala 412:36] - _T_356[0] <= _T_388 @[el2_lib.scala 412:30] - node _T_389 = bits(ifu_bus_rdata_ff, 12, 12) @[el2_lib.scala 409:36] - _T_353[7] <= _T_389 @[el2_lib.scala 409:30] - node _T_390 = bits(ifu_bus_rdata_ff, 12, 12) @[el2_lib.scala 412:36] - _T_356[1] <= _T_390 @[el2_lib.scala 412:30] - node _T_391 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 408:36] - _T_352[8] <= _T_391 @[el2_lib.scala 408:30] - node _T_392 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 409:36] - _T_353[8] <= _T_392 @[el2_lib.scala 409:30] - node _T_393 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 412:36] - _T_356[2] <= _T_393 @[el2_lib.scala 412:30] - node _T_394 = bits(ifu_bus_rdata_ff, 14, 14) @[el2_lib.scala 410:36] - _T_354[7] <= _T_394 @[el2_lib.scala 410:30] - node _T_395 = bits(ifu_bus_rdata_ff, 14, 14) @[el2_lib.scala 412:36] - _T_356[3] <= _T_395 @[el2_lib.scala 412:30] - node _T_396 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 408:36] - _T_352[9] <= _T_396 @[el2_lib.scala 408:30] - node _T_397 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 410:36] - _T_354[8] <= _T_397 @[el2_lib.scala 410:30] - node _T_398 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 412:36] - _T_356[4] <= _T_398 @[el2_lib.scala 412:30] - node _T_399 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 409:36] - _T_353[9] <= _T_399 @[el2_lib.scala 409:30] - node _T_400 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 410:36] - _T_354[9] <= _T_400 @[el2_lib.scala 410:30] - node _T_401 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 412:36] - _T_356[5] <= _T_401 @[el2_lib.scala 412:30] - node _T_402 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 408:36] - _T_352[10] <= _T_402 @[el2_lib.scala 408:30] - node _T_403 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 409:36] - _T_353[10] <= _T_403 @[el2_lib.scala 409:30] - node _T_404 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 410:36] - _T_354[10] <= _T_404 @[el2_lib.scala 410:30] - node _T_405 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 412:36] - _T_356[6] <= _T_405 @[el2_lib.scala 412:30] - node _T_406 = bits(ifu_bus_rdata_ff, 18, 18) @[el2_lib.scala 411:36] - _T_355[7] <= _T_406 @[el2_lib.scala 411:30] - node _T_407 = bits(ifu_bus_rdata_ff, 18, 18) @[el2_lib.scala 412:36] - _T_356[7] <= _T_407 @[el2_lib.scala 412:30] - node _T_408 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 408:36] - _T_352[11] <= _T_408 @[el2_lib.scala 408:30] - node _T_409 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 411:36] - _T_355[8] <= _T_409 @[el2_lib.scala 411:30] - node _T_410 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 412:36] - _T_356[8] <= _T_410 @[el2_lib.scala 412:30] - node _T_411 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 409:36] - _T_353[11] <= _T_411 @[el2_lib.scala 409:30] - node _T_412 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 411:36] - _T_355[9] <= _T_412 @[el2_lib.scala 411:30] - node _T_413 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 412:36] - _T_356[9] <= _T_413 @[el2_lib.scala 412:30] - node _T_414 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 408:36] - _T_352[12] <= _T_414 @[el2_lib.scala 408:30] - node _T_415 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 409:36] - _T_353[12] <= _T_415 @[el2_lib.scala 409:30] - node _T_416 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 411:36] - _T_355[10] <= _T_416 @[el2_lib.scala 411:30] - node _T_417 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 412:36] - _T_356[10] <= _T_417 @[el2_lib.scala 412:30] - node _T_418 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 410:36] - _T_354[11] <= _T_418 @[el2_lib.scala 410:30] - node _T_419 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 411:36] - _T_355[11] <= _T_419 @[el2_lib.scala 411:30] - node _T_420 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 412:36] - _T_356[11] <= _T_420 @[el2_lib.scala 412:30] - node _T_421 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 408:36] - _T_352[13] <= _T_421 @[el2_lib.scala 408:30] - node _T_422 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 410:36] - _T_354[12] <= _T_422 @[el2_lib.scala 410:30] - node _T_423 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 411:36] - _T_355[12] <= _T_423 @[el2_lib.scala 411:30] - node _T_424 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 412:36] - _T_356[12] <= _T_424 @[el2_lib.scala 412:30] - node _T_425 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 409:36] - _T_353[13] <= _T_425 @[el2_lib.scala 409:30] - node _T_426 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 410:36] - _T_354[13] <= _T_426 @[el2_lib.scala 410:30] - node _T_427 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 411:36] - _T_355[13] <= _T_427 @[el2_lib.scala 411:30] - node _T_428 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 412:36] - _T_356[13] <= _T_428 @[el2_lib.scala 412:30] - node _T_429 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 408:36] - _T_352[14] <= _T_429 @[el2_lib.scala 408:30] - node _T_430 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 409:36] - _T_353[14] <= _T_430 @[el2_lib.scala 409:30] - node _T_431 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 410:36] - _T_354[14] <= _T_431 @[el2_lib.scala 410:30] - node _T_432 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 411:36] - _T_355[14] <= _T_432 @[el2_lib.scala 411:30] - node _T_433 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 412:36] - _T_356[14] <= _T_433 @[el2_lib.scala 412:30] - node _T_434 = bits(ifu_bus_rdata_ff, 26, 26) @[el2_lib.scala 408:36] - _T_352[15] <= _T_434 @[el2_lib.scala 408:30] - node _T_435 = bits(ifu_bus_rdata_ff, 26, 26) @[el2_lib.scala 413:36] - _T_357[0] <= _T_435 @[el2_lib.scala 413:30] - node _T_436 = bits(ifu_bus_rdata_ff, 27, 27) @[el2_lib.scala 409:36] - _T_353[15] <= _T_436 @[el2_lib.scala 409:30] - node _T_437 = bits(ifu_bus_rdata_ff, 27, 27) @[el2_lib.scala 413:36] - _T_357[1] <= _T_437 @[el2_lib.scala 413:30] - node _T_438 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 408:36] - _T_352[16] <= _T_438 @[el2_lib.scala 408:30] - node _T_439 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 409:36] - _T_353[16] <= _T_439 @[el2_lib.scala 409:30] - node _T_440 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 413:36] - _T_357[2] <= _T_440 @[el2_lib.scala 413:30] - node _T_441 = bits(ifu_bus_rdata_ff, 29, 29) @[el2_lib.scala 410:36] - _T_354[15] <= _T_441 @[el2_lib.scala 410:30] - node _T_442 = bits(ifu_bus_rdata_ff, 29, 29) @[el2_lib.scala 413:36] - _T_357[3] <= _T_442 @[el2_lib.scala 413:30] - node _T_443 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 408:36] - _T_352[17] <= _T_443 @[el2_lib.scala 408:30] - node _T_444 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 410:36] - _T_354[16] <= _T_444 @[el2_lib.scala 410:30] - node _T_445 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 413:36] - _T_357[4] <= _T_445 @[el2_lib.scala 413:30] - node _T_446 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 409:36] - _T_353[17] <= _T_446 @[el2_lib.scala 409:30] - node _T_447 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 410:36] - _T_354[17] <= _T_447 @[el2_lib.scala 410:30] - node _T_448 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 413:36] - _T_357[5] <= _T_448 @[el2_lib.scala 413:30] - node _T_449 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 408:36] - _T_352[18] <= _T_449 @[el2_lib.scala 408:30] - node _T_450 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 409:36] - _T_353[18] <= _T_450 @[el2_lib.scala 409:30] - node _T_451 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 410:36] - _T_354[18] <= _T_451 @[el2_lib.scala 410:30] - node _T_452 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 413:36] - _T_357[6] <= _T_452 @[el2_lib.scala 413:30] - node _T_453 = bits(ifu_bus_rdata_ff, 33, 33) @[el2_lib.scala 411:36] - _T_355[15] <= _T_453 @[el2_lib.scala 411:30] - node _T_454 = bits(ifu_bus_rdata_ff, 33, 33) @[el2_lib.scala 413:36] - _T_357[7] <= _T_454 @[el2_lib.scala 413:30] - node _T_455 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 408:36] - _T_352[19] <= _T_455 @[el2_lib.scala 408:30] - node _T_456 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 411:36] - _T_355[16] <= _T_456 @[el2_lib.scala 411:30] - node _T_457 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 413:36] - _T_357[8] <= _T_457 @[el2_lib.scala 413:30] - node _T_458 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 409:36] - _T_353[19] <= _T_458 @[el2_lib.scala 409:30] - node _T_459 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 411:36] - _T_355[17] <= _T_459 @[el2_lib.scala 411:30] - node _T_460 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 413:36] - _T_357[9] <= _T_460 @[el2_lib.scala 413:30] - node _T_461 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 408:36] - _T_352[20] <= _T_461 @[el2_lib.scala 408:30] - node _T_462 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 409:36] - _T_353[20] <= _T_462 @[el2_lib.scala 409:30] - node _T_463 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 411:36] - _T_355[18] <= _T_463 @[el2_lib.scala 411:30] - node _T_464 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 413:36] - _T_357[10] <= _T_464 @[el2_lib.scala 413:30] - node _T_465 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 410:36] - _T_354[19] <= _T_465 @[el2_lib.scala 410:30] - node _T_466 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 411:36] - _T_355[19] <= _T_466 @[el2_lib.scala 411:30] - node _T_467 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 413:36] - _T_357[11] <= _T_467 @[el2_lib.scala 413:30] - node _T_468 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 408:36] - _T_352[21] <= _T_468 @[el2_lib.scala 408:30] - node _T_469 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 410:36] - _T_354[20] <= _T_469 @[el2_lib.scala 410:30] - node _T_470 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 411:36] - _T_355[20] <= _T_470 @[el2_lib.scala 411:30] - node _T_471 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 413:36] - _T_357[12] <= _T_471 @[el2_lib.scala 413:30] - node _T_472 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 409:36] - _T_353[21] <= _T_472 @[el2_lib.scala 409:30] - node _T_473 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 410:36] - _T_354[21] <= _T_473 @[el2_lib.scala 410:30] - node _T_474 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 411:36] - _T_355[21] <= _T_474 @[el2_lib.scala 411:30] - node _T_475 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 413:36] - _T_357[13] <= _T_475 @[el2_lib.scala 413:30] - node _T_476 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 408:36] - _T_352[22] <= _T_476 @[el2_lib.scala 408:30] - node _T_477 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 409:36] - _T_353[22] <= _T_477 @[el2_lib.scala 409:30] - node _T_478 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 410:36] - _T_354[22] <= _T_478 @[el2_lib.scala 410:30] - node _T_479 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 411:36] - _T_355[22] <= _T_479 @[el2_lib.scala 411:30] - node _T_480 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 413:36] - _T_357[14] <= _T_480 @[el2_lib.scala 413:30] - node _T_481 = bits(ifu_bus_rdata_ff, 41, 41) @[el2_lib.scala 412:36] - _T_356[15] <= _T_481 @[el2_lib.scala 412:30] - node _T_482 = bits(ifu_bus_rdata_ff, 41, 41) @[el2_lib.scala 413:36] - _T_357[15] <= _T_482 @[el2_lib.scala 413:30] - node _T_483 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 408:36] - _T_352[23] <= _T_483 @[el2_lib.scala 408:30] - node _T_484 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 412:36] - _T_356[16] <= _T_484 @[el2_lib.scala 412:30] - node _T_485 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 413:36] - _T_357[16] <= _T_485 @[el2_lib.scala 413:30] - node _T_486 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 409:36] - _T_353[23] <= _T_486 @[el2_lib.scala 409:30] - node _T_487 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 412:36] - _T_356[17] <= _T_487 @[el2_lib.scala 412:30] - node _T_488 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 413:36] - _T_357[17] <= _T_488 @[el2_lib.scala 413:30] - node _T_489 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 408:36] - _T_352[24] <= _T_489 @[el2_lib.scala 408:30] - node _T_490 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 409:36] - _T_353[24] <= _T_490 @[el2_lib.scala 409:30] - node _T_491 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 412:36] - _T_356[18] <= _T_491 @[el2_lib.scala 412:30] - node _T_492 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 413:36] - _T_357[18] <= _T_492 @[el2_lib.scala 413:30] - node _T_493 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 410:36] - _T_354[23] <= _T_493 @[el2_lib.scala 410:30] - node _T_494 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 412:36] - _T_356[19] <= _T_494 @[el2_lib.scala 412:30] - node _T_495 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 413:36] - _T_357[19] <= _T_495 @[el2_lib.scala 413:30] - node _T_496 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 408:36] - _T_352[25] <= _T_496 @[el2_lib.scala 408:30] - node _T_497 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 410:36] - _T_354[24] <= _T_497 @[el2_lib.scala 410:30] - node _T_498 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 412:36] - _T_356[20] <= _T_498 @[el2_lib.scala 412:30] - node _T_499 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 413:36] - _T_357[20] <= _T_499 @[el2_lib.scala 413:30] - node _T_500 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 409:36] - _T_353[25] <= _T_500 @[el2_lib.scala 409:30] - node _T_501 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 410:36] - _T_354[25] <= _T_501 @[el2_lib.scala 410:30] - node _T_502 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 412:36] - _T_356[21] <= _T_502 @[el2_lib.scala 412:30] - node _T_503 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 413:36] - _T_357[21] <= _T_503 @[el2_lib.scala 413:30] - node _T_504 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 408:36] - _T_352[26] <= _T_504 @[el2_lib.scala 408:30] - node _T_505 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 409:36] - _T_353[26] <= _T_505 @[el2_lib.scala 409:30] - node _T_506 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 410:36] - _T_354[26] <= _T_506 @[el2_lib.scala 410:30] - node _T_507 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 412:36] - _T_356[22] <= _T_507 @[el2_lib.scala 412:30] - node _T_508 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 413:36] - _T_357[22] <= _T_508 @[el2_lib.scala 413:30] - node _T_509 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 411:36] - _T_355[23] <= _T_509 @[el2_lib.scala 411:30] - node _T_510 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 412:36] - _T_356[23] <= _T_510 @[el2_lib.scala 412:30] - node _T_511 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 413:36] - _T_357[23] <= _T_511 @[el2_lib.scala 413:30] - node _T_512 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 408:36] - _T_352[27] <= _T_512 @[el2_lib.scala 408:30] - node _T_513 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 411:36] - _T_355[24] <= _T_513 @[el2_lib.scala 411:30] - node _T_514 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 412:36] - _T_356[24] <= _T_514 @[el2_lib.scala 412:30] - node _T_515 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 413:36] - _T_357[24] <= _T_515 @[el2_lib.scala 413:30] - node _T_516 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 409:36] - _T_353[27] <= _T_516 @[el2_lib.scala 409:30] - node _T_517 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 411:36] - _T_355[25] <= _T_517 @[el2_lib.scala 411:30] - node _T_518 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 412:36] - _T_356[25] <= _T_518 @[el2_lib.scala 412:30] - node _T_519 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 413:36] - _T_357[25] <= _T_519 @[el2_lib.scala 413:30] - node _T_520 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 408:36] - _T_352[28] <= _T_520 @[el2_lib.scala 408:30] - node _T_521 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 409:36] - _T_353[28] <= _T_521 @[el2_lib.scala 409:30] - node _T_522 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 411:36] - _T_355[26] <= _T_522 @[el2_lib.scala 411:30] - node _T_523 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 412:36] - _T_356[26] <= _T_523 @[el2_lib.scala 412:30] - node _T_524 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 413:36] - _T_357[26] <= _T_524 @[el2_lib.scala 413:30] - node _T_525 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 410:36] - _T_354[27] <= _T_525 @[el2_lib.scala 410:30] - node _T_526 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 411:36] - _T_355[27] <= _T_526 @[el2_lib.scala 411:30] - node _T_527 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 412:36] - _T_356[27] <= _T_527 @[el2_lib.scala 412:30] - node _T_528 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 413:36] - _T_357[27] <= _T_528 @[el2_lib.scala 413:30] - node _T_529 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 408:36] - _T_352[29] <= _T_529 @[el2_lib.scala 408:30] - node _T_530 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 410:36] - _T_354[28] <= _T_530 @[el2_lib.scala 410:30] - node _T_531 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 411:36] - _T_355[28] <= _T_531 @[el2_lib.scala 411:30] - node _T_532 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 412:36] - _T_356[28] <= _T_532 @[el2_lib.scala 412:30] - node _T_533 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 413:36] - _T_357[28] <= _T_533 @[el2_lib.scala 413:30] - node _T_534 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 409:36] - _T_353[29] <= _T_534 @[el2_lib.scala 409:30] - node _T_535 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 410:36] - _T_354[29] <= _T_535 @[el2_lib.scala 410:30] - node _T_536 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 411:36] - _T_355[29] <= _T_536 @[el2_lib.scala 411:30] - node _T_537 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 412:36] - _T_356[29] <= _T_537 @[el2_lib.scala 412:30] - node _T_538 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 413:36] - _T_357[29] <= _T_538 @[el2_lib.scala 413:30] - node _T_539 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 408:36] - _T_352[30] <= _T_539 @[el2_lib.scala 408:30] - node _T_540 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 409:36] - _T_353[30] <= _T_540 @[el2_lib.scala 409:30] - node _T_541 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 410:36] - _T_354[30] <= _T_541 @[el2_lib.scala 410:30] - node _T_542 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 411:36] - _T_355[30] <= _T_542 @[el2_lib.scala 411:30] - node _T_543 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 412:36] - _T_356[30] <= _T_543 @[el2_lib.scala 412:30] - node _T_544 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 413:36] - _T_357[30] <= _T_544 @[el2_lib.scala 413:30] - node _T_545 = bits(ifu_bus_rdata_ff, 57, 57) @[el2_lib.scala 408:36] - _T_352[31] <= _T_545 @[el2_lib.scala 408:30] - node _T_546 = bits(ifu_bus_rdata_ff, 57, 57) @[el2_lib.scala 414:36] - _T_358[0] <= _T_546 @[el2_lib.scala 414:30] - node _T_547 = bits(ifu_bus_rdata_ff, 58, 58) @[el2_lib.scala 409:36] - _T_353[31] <= _T_547 @[el2_lib.scala 409:30] - node _T_548 = bits(ifu_bus_rdata_ff, 58, 58) @[el2_lib.scala 414:36] - _T_358[1] <= _T_548 @[el2_lib.scala 414:30] - node _T_549 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 408:36] - _T_352[32] <= _T_549 @[el2_lib.scala 408:30] - node _T_550 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 409:36] - _T_353[32] <= _T_550 @[el2_lib.scala 409:30] - node _T_551 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 414:36] - _T_358[2] <= _T_551 @[el2_lib.scala 414:30] - node _T_552 = bits(ifu_bus_rdata_ff, 60, 60) @[el2_lib.scala 410:36] - _T_354[31] <= _T_552 @[el2_lib.scala 410:30] - node _T_553 = bits(ifu_bus_rdata_ff, 60, 60) @[el2_lib.scala 414:36] - _T_358[3] <= _T_553 @[el2_lib.scala 414:30] - node _T_554 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 408:36] - _T_352[33] <= _T_554 @[el2_lib.scala 408:30] - node _T_555 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 410:36] - _T_354[32] <= _T_555 @[el2_lib.scala 410:30] - node _T_556 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 414:36] - _T_358[4] <= _T_556 @[el2_lib.scala 414:30] - node _T_557 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 409:36] - _T_353[33] <= _T_557 @[el2_lib.scala 409:30] - node _T_558 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 410:36] - _T_354[33] <= _T_558 @[el2_lib.scala 410:30] - node _T_559 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 414:36] - _T_358[5] <= _T_559 @[el2_lib.scala 414:30] - node _T_560 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 408:36] - _T_352[34] <= _T_560 @[el2_lib.scala 408:30] - node _T_561 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 409:36] - _T_353[34] <= _T_561 @[el2_lib.scala 409:30] - node _T_562 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 410:36] - _T_354[34] <= _T_562 @[el2_lib.scala 410:30] - node _T_563 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 414:36] - _T_358[6] <= _T_563 @[el2_lib.scala 414:30] - node _T_564 = cat(_T_358[2], _T_358[1]) @[el2_lib.scala 416:13] - node _T_565 = cat(_T_564, _T_358[0]) @[el2_lib.scala 416:13] - node _T_566 = cat(_T_358[4], _T_358[3]) @[el2_lib.scala 416:13] - node _T_567 = cat(_T_358[6], _T_358[5]) @[el2_lib.scala 416:13] - node _T_568 = cat(_T_567, _T_566) @[el2_lib.scala 416:13] - node _T_569 = cat(_T_568, _T_565) @[el2_lib.scala 416:13] - node _T_570 = xorr(_T_569) @[el2_lib.scala 416:20] - node _T_571 = cat(_T_357[2], _T_357[1]) @[el2_lib.scala 416:30] - node _T_572 = cat(_T_571, _T_357[0]) @[el2_lib.scala 416:30] - node _T_573 = cat(_T_357[4], _T_357[3]) @[el2_lib.scala 416:30] - node _T_574 = cat(_T_357[6], _T_357[5]) @[el2_lib.scala 416:30] - node _T_575 = cat(_T_574, _T_573) @[el2_lib.scala 416:30] - node _T_576 = cat(_T_575, _T_572) @[el2_lib.scala 416:30] - node _T_577 = cat(_T_357[8], _T_357[7]) @[el2_lib.scala 416:30] - node _T_578 = cat(_T_357[10], _T_357[9]) @[el2_lib.scala 416:30] - node _T_579 = cat(_T_578, _T_577) @[el2_lib.scala 416:30] - node _T_580 = cat(_T_357[12], _T_357[11]) @[el2_lib.scala 416:30] - node _T_581 = cat(_T_357[14], _T_357[13]) @[el2_lib.scala 416:30] - node _T_582 = cat(_T_581, _T_580) @[el2_lib.scala 416:30] - node _T_583 = cat(_T_582, _T_579) @[el2_lib.scala 416:30] - node _T_584 = cat(_T_583, _T_576) @[el2_lib.scala 416:30] - node _T_585 = cat(_T_357[16], _T_357[15]) @[el2_lib.scala 416:30] - node _T_586 = cat(_T_357[18], _T_357[17]) @[el2_lib.scala 416:30] - node _T_587 = cat(_T_586, _T_585) @[el2_lib.scala 416:30] - node _T_588 = cat(_T_357[20], _T_357[19]) @[el2_lib.scala 416:30] - node _T_589 = cat(_T_357[22], _T_357[21]) @[el2_lib.scala 416:30] - node _T_590 = cat(_T_589, _T_588) @[el2_lib.scala 416:30] - node _T_591 = cat(_T_590, _T_587) @[el2_lib.scala 416:30] - node _T_592 = cat(_T_357[24], _T_357[23]) @[el2_lib.scala 416:30] - node _T_593 = cat(_T_357[26], _T_357[25]) @[el2_lib.scala 416:30] - node _T_594 = cat(_T_593, _T_592) @[el2_lib.scala 416:30] - node _T_595 = cat(_T_357[28], _T_357[27]) @[el2_lib.scala 416:30] - node _T_596 = cat(_T_357[30], _T_357[29]) @[el2_lib.scala 416:30] - node _T_597 = cat(_T_596, _T_595) @[el2_lib.scala 416:30] - node _T_598 = cat(_T_597, _T_594) @[el2_lib.scala 416:30] - node _T_599 = cat(_T_598, _T_591) @[el2_lib.scala 416:30] - node _T_600 = cat(_T_599, _T_584) @[el2_lib.scala 416:30] - node _T_601 = xorr(_T_600) @[el2_lib.scala 416:37] - node _T_602 = cat(_T_356[2], _T_356[1]) @[el2_lib.scala 416:47] - node _T_603 = cat(_T_602, _T_356[0]) @[el2_lib.scala 416:47] - node _T_604 = cat(_T_356[4], _T_356[3]) @[el2_lib.scala 416:47] - node _T_605 = cat(_T_356[6], _T_356[5]) @[el2_lib.scala 416:47] - node _T_606 = cat(_T_605, _T_604) @[el2_lib.scala 416:47] - node _T_607 = cat(_T_606, _T_603) @[el2_lib.scala 416:47] - node _T_608 = cat(_T_356[8], _T_356[7]) @[el2_lib.scala 416:47] - node _T_609 = cat(_T_356[10], _T_356[9]) @[el2_lib.scala 416:47] - node _T_610 = cat(_T_609, _T_608) @[el2_lib.scala 416:47] - node _T_611 = cat(_T_356[12], _T_356[11]) @[el2_lib.scala 416:47] - node _T_612 = cat(_T_356[14], _T_356[13]) @[el2_lib.scala 416:47] - node _T_613 = cat(_T_612, _T_611) @[el2_lib.scala 416:47] - node _T_614 = cat(_T_613, _T_610) @[el2_lib.scala 416:47] - node _T_615 = cat(_T_614, _T_607) @[el2_lib.scala 416:47] - node _T_616 = cat(_T_356[16], _T_356[15]) @[el2_lib.scala 416:47] - node _T_617 = cat(_T_356[18], _T_356[17]) @[el2_lib.scala 416:47] - node _T_618 = cat(_T_617, _T_616) @[el2_lib.scala 416:47] - node _T_619 = cat(_T_356[20], _T_356[19]) @[el2_lib.scala 416:47] - node _T_620 = cat(_T_356[22], _T_356[21]) @[el2_lib.scala 416:47] - node _T_621 = cat(_T_620, _T_619) @[el2_lib.scala 416:47] - node _T_622 = cat(_T_621, _T_618) @[el2_lib.scala 416:47] - node _T_623 = cat(_T_356[24], _T_356[23]) @[el2_lib.scala 416:47] - node _T_624 = cat(_T_356[26], _T_356[25]) @[el2_lib.scala 416:47] - node _T_625 = cat(_T_624, _T_623) @[el2_lib.scala 416:47] - node _T_626 = cat(_T_356[28], _T_356[27]) @[el2_lib.scala 416:47] - node _T_627 = cat(_T_356[30], _T_356[29]) @[el2_lib.scala 416:47] - node _T_628 = cat(_T_627, _T_626) @[el2_lib.scala 416:47] - node _T_629 = cat(_T_628, _T_625) @[el2_lib.scala 416:47] - node _T_630 = cat(_T_629, _T_622) @[el2_lib.scala 416:47] - node _T_631 = cat(_T_630, _T_615) @[el2_lib.scala 416:47] - node _T_632 = xorr(_T_631) @[el2_lib.scala 416:54] - node _T_633 = cat(_T_355[2], _T_355[1]) @[el2_lib.scala 416:64] - node _T_634 = cat(_T_633, _T_355[0]) @[el2_lib.scala 416:64] - node _T_635 = cat(_T_355[4], _T_355[3]) @[el2_lib.scala 416:64] - node _T_636 = cat(_T_355[6], _T_355[5]) @[el2_lib.scala 416:64] - node _T_637 = cat(_T_636, _T_635) @[el2_lib.scala 416:64] - node _T_638 = cat(_T_637, _T_634) @[el2_lib.scala 416:64] - node _T_639 = cat(_T_355[8], _T_355[7]) @[el2_lib.scala 416:64] - node _T_640 = cat(_T_355[10], _T_355[9]) @[el2_lib.scala 416:64] - node _T_641 = cat(_T_640, _T_639) @[el2_lib.scala 416:64] - node _T_642 = cat(_T_355[12], _T_355[11]) @[el2_lib.scala 416:64] - node _T_643 = cat(_T_355[14], _T_355[13]) @[el2_lib.scala 416:64] - node _T_644 = cat(_T_643, _T_642) @[el2_lib.scala 416:64] - node _T_645 = cat(_T_644, _T_641) @[el2_lib.scala 416:64] - node _T_646 = cat(_T_645, _T_638) @[el2_lib.scala 416:64] - node _T_647 = cat(_T_355[16], _T_355[15]) @[el2_lib.scala 416:64] - node _T_648 = cat(_T_355[18], _T_355[17]) @[el2_lib.scala 416:64] - node _T_649 = cat(_T_648, _T_647) @[el2_lib.scala 416:64] - node _T_650 = cat(_T_355[20], _T_355[19]) @[el2_lib.scala 416:64] - node _T_651 = cat(_T_355[22], _T_355[21]) @[el2_lib.scala 416:64] - node _T_652 = cat(_T_651, _T_650) @[el2_lib.scala 416:64] - node _T_653 = cat(_T_652, _T_649) @[el2_lib.scala 416:64] - node _T_654 = cat(_T_355[24], _T_355[23]) @[el2_lib.scala 416:64] - node _T_655 = cat(_T_355[26], _T_355[25]) @[el2_lib.scala 416:64] - node _T_656 = cat(_T_655, _T_654) @[el2_lib.scala 416:64] - node _T_657 = cat(_T_355[28], _T_355[27]) @[el2_lib.scala 416:64] - node _T_658 = cat(_T_355[30], _T_355[29]) @[el2_lib.scala 416:64] - node _T_659 = cat(_T_658, _T_657) @[el2_lib.scala 416:64] - node _T_660 = cat(_T_659, _T_656) @[el2_lib.scala 416:64] - node _T_661 = cat(_T_660, _T_653) @[el2_lib.scala 416:64] - node _T_662 = cat(_T_661, _T_646) @[el2_lib.scala 416:64] - node _T_663 = xorr(_T_662) @[el2_lib.scala 416:71] - node _T_664 = cat(_T_354[1], _T_354[0]) @[el2_lib.scala 416:81] - node _T_665 = cat(_T_354[3], _T_354[2]) @[el2_lib.scala 416:81] - node _T_666 = cat(_T_665, _T_664) @[el2_lib.scala 416:81] - node _T_667 = cat(_T_354[5], _T_354[4]) @[el2_lib.scala 416:81] - node _T_668 = cat(_T_354[7], _T_354[6]) @[el2_lib.scala 416:81] - node _T_669 = cat(_T_668, _T_667) @[el2_lib.scala 416:81] - node _T_670 = cat(_T_669, _T_666) @[el2_lib.scala 416:81] - node _T_671 = cat(_T_354[9], _T_354[8]) @[el2_lib.scala 416:81] - node _T_672 = cat(_T_354[11], _T_354[10]) @[el2_lib.scala 416:81] - node _T_673 = cat(_T_672, _T_671) @[el2_lib.scala 416:81] - node _T_674 = cat(_T_354[13], _T_354[12]) @[el2_lib.scala 416:81] - node _T_675 = cat(_T_354[16], _T_354[15]) @[el2_lib.scala 416:81] - node _T_676 = cat(_T_675, _T_354[14]) @[el2_lib.scala 416:81] - node _T_677 = cat(_T_676, _T_674) @[el2_lib.scala 416:81] - node _T_678 = cat(_T_677, _T_673) @[el2_lib.scala 416:81] - node _T_679 = cat(_T_678, _T_670) @[el2_lib.scala 416:81] - node _T_680 = cat(_T_354[18], _T_354[17]) @[el2_lib.scala 416:81] - node _T_681 = cat(_T_354[20], _T_354[19]) @[el2_lib.scala 416:81] - node _T_682 = cat(_T_681, _T_680) @[el2_lib.scala 416:81] - node _T_683 = cat(_T_354[22], _T_354[21]) @[el2_lib.scala 416:81] - node _T_684 = cat(_T_354[25], _T_354[24]) @[el2_lib.scala 416:81] - node _T_685 = cat(_T_684, _T_354[23]) @[el2_lib.scala 416:81] - node _T_686 = cat(_T_685, _T_683) @[el2_lib.scala 416:81] - node _T_687 = cat(_T_686, _T_682) @[el2_lib.scala 416:81] - node _T_688 = cat(_T_354[27], _T_354[26]) @[el2_lib.scala 416:81] - node _T_689 = cat(_T_354[29], _T_354[28]) @[el2_lib.scala 416:81] - node _T_690 = cat(_T_689, _T_688) @[el2_lib.scala 416:81] - node _T_691 = cat(_T_354[31], _T_354[30]) @[el2_lib.scala 416:81] - node _T_692 = cat(_T_354[34], _T_354[33]) @[el2_lib.scala 416:81] - node _T_693 = cat(_T_692, _T_354[32]) @[el2_lib.scala 416:81] - node _T_694 = cat(_T_693, _T_691) @[el2_lib.scala 416:81] - node _T_695 = cat(_T_694, _T_690) @[el2_lib.scala 416:81] - node _T_696 = cat(_T_695, _T_687) @[el2_lib.scala 416:81] - node _T_697 = cat(_T_696, _T_679) @[el2_lib.scala 416:81] - node _T_698 = xorr(_T_697) @[el2_lib.scala 416:88] - node _T_699 = cat(_T_353[1], _T_353[0]) @[el2_lib.scala 416:98] - node _T_700 = cat(_T_353[3], _T_353[2]) @[el2_lib.scala 416:98] - node _T_701 = cat(_T_700, _T_699) @[el2_lib.scala 416:98] - node _T_702 = cat(_T_353[5], _T_353[4]) @[el2_lib.scala 416:98] - node _T_703 = cat(_T_353[7], _T_353[6]) @[el2_lib.scala 416:98] - node _T_704 = cat(_T_703, _T_702) @[el2_lib.scala 416:98] - node _T_705 = cat(_T_704, _T_701) @[el2_lib.scala 416:98] - node _T_706 = cat(_T_353[9], _T_353[8]) @[el2_lib.scala 416:98] - node _T_707 = cat(_T_353[11], _T_353[10]) @[el2_lib.scala 416:98] - node _T_708 = cat(_T_707, _T_706) @[el2_lib.scala 416:98] - node _T_709 = cat(_T_353[13], _T_353[12]) @[el2_lib.scala 416:98] - node _T_710 = cat(_T_353[16], _T_353[15]) @[el2_lib.scala 416:98] - node _T_711 = cat(_T_710, _T_353[14]) @[el2_lib.scala 416:98] - node _T_712 = cat(_T_711, _T_709) @[el2_lib.scala 416:98] - node _T_713 = cat(_T_712, _T_708) @[el2_lib.scala 416:98] - node _T_714 = cat(_T_713, _T_705) @[el2_lib.scala 416:98] - node _T_715 = cat(_T_353[18], _T_353[17]) @[el2_lib.scala 416:98] - node _T_716 = cat(_T_353[20], _T_353[19]) @[el2_lib.scala 416:98] - node _T_717 = cat(_T_716, _T_715) @[el2_lib.scala 416:98] - node _T_718 = cat(_T_353[22], _T_353[21]) @[el2_lib.scala 416:98] - node _T_719 = cat(_T_353[25], _T_353[24]) @[el2_lib.scala 416:98] - node _T_720 = cat(_T_719, _T_353[23]) @[el2_lib.scala 416:98] - node _T_721 = cat(_T_720, _T_718) @[el2_lib.scala 416:98] - node _T_722 = cat(_T_721, _T_717) @[el2_lib.scala 416:98] - node _T_723 = cat(_T_353[27], _T_353[26]) @[el2_lib.scala 416:98] - node _T_724 = cat(_T_353[29], _T_353[28]) @[el2_lib.scala 416:98] - node _T_725 = cat(_T_724, _T_723) @[el2_lib.scala 416:98] - node _T_726 = cat(_T_353[31], _T_353[30]) @[el2_lib.scala 416:98] - node _T_727 = cat(_T_353[34], _T_353[33]) @[el2_lib.scala 416:98] - node _T_728 = cat(_T_727, _T_353[32]) @[el2_lib.scala 416:98] - node _T_729 = cat(_T_728, _T_726) @[el2_lib.scala 416:98] - node _T_730 = cat(_T_729, _T_725) @[el2_lib.scala 416:98] - node _T_731 = cat(_T_730, _T_722) @[el2_lib.scala 416:98] - node _T_732 = cat(_T_731, _T_714) @[el2_lib.scala 416:98] - node _T_733 = xorr(_T_732) @[el2_lib.scala 416:105] - node _T_734 = cat(_T_352[1], _T_352[0]) @[el2_lib.scala 416:115] - node _T_735 = cat(_T_352[3], _T_352[2]) @[el2_lib.scala 416:115] - node _T_736 = cat(_T_735, _T_734) @[el2_lib.scala 416:115] - node _T_737 = cat(_T_352[5], _T_352[4]) @[el2_lib.scala 416:115] - node _T_738 = cat(_T_352[7], _T_352[6]) @[el2_lib.scala 416:115] - node _T_739 = cat(_T_738, _T_737) @[el2_lib.scala 416:115] - node _T_740 = cat(_T_739, _T_736) @[el2_lib.scala 416:115] - node _T_741 = cat(_T_352[9], _T_352[8]) @[el2_lib.scala 416:115] - node _T_742 = cat(_T_352[11], _T_352[10]) @[el2_lib.scala 416:115] - node _T_743 = cat(_T_742, _T_741) @[el2_lib.scala 416:115] - node _T_744 = cat(_T_352[13], _T_352[12]) @[el2_lib.scala 416:115] - node _T_745 = cat(_T_352[16], _T_352[15]) @[el2_lib.scala 416:115] - node _T_746 = cat(_T_745, _T_352[14]) @[el2_lib.scala 416:115] - node _T_747 = cat(_T_746, _T_744) @[el2_lib.scala 416:115] - node _T_748 = cat(_T_747, _T_743) @[el2_lib.scala 416:115] - node _T_749 = cat(_T_748, _T_740) @[el2_lib.scala 416:115] - node _T_750 = cat(_T_352[18], _T_352[17]) @[el2_lib.scala 416:115] - node _T_751 = cat(_T_352[20], _T_352[19]) @[el2_lib.scala 416:115] - node _T_752 = cat(_T_751, _T_750) @[el2_lib.scala 416:115] - node _T_753 = cat(_T_352[22], _T_352[21]) @[el2_lib.scala 416:115] - node _T_754 = cat(_T_352[25], _T_352[24]) @[el2_lib.scala 416:115] - node _T_755 = cat(_T_754, _T_352[23]) @[el2_lib.scala 416:115] - node _T_756 = cat(_T_755, _T_753) @[el2_lib.scala 416:115] - node _T_757 = cat(_T_756, _T_752) @[el2_lib.scala 416:115] - node _T_758 = cat(_T_352[27], _T_352[26]) @[el2_lib.scala 416:115] - node _T_759 = cat(_T_352[29], _T_352[28]) @[el2_lib.scala 416:115] - node _T_760 = cat(_T_759, _T_758) @[el2_lib.scala 416:115] - node _T_761 = cat(_T_352[31], _T_352[30]) @[el2_lib.scala 416:115] - node _T_762 = cat(_T_352[34], _T_352[33]) @[el2_lib.scala 416:115] - node _T_763 = cat(_T_762, _T_352[32]) @[el2_lib.scala 416:115] - node _T_764 = cat(_T_763, _T_761) @[el2_lib.scala 416:115] - node _T_765 = cat(_T_764, _T_760) @[el2_lib.scala 416:115] - node _T_766 = cat(_T_765, _T_757) @[el2_lib.scala 416:115] - node _T_767 = cat(_T_766, _T_749) @[el2_lib.scala 416:115] - node _T_768 = xorr(_T_767) @[el2_lib.scala 416:122] - node _T_769 = cat(_T_698, _T_733) @[Cat.scala 29:58] - node _T_770 = cat(_T_769, _T_768) @[Cat.scala 29:58] - node _T_771 = cat(_T_632, _T_663) @[Cat.scala 29:58] - node _T_772 = cat(_T_570, _T_601) @[Cat.scala 29:58] - node _T_773 = cat(_T_772, _T_771) @[Cat.scala 29:58] - node ic_wr_ecc = cat(_T_773, _T_770) @[Cat.scala 29:58] - wire _T_774 : UInt<1>[35] @[el2_lib.scala 395:18] - wire _T_775 : UInt<1>[35] @[el2_lib.scala 396:18] - wire _T_776 : UInt<1>[35] @[el2_lib.scala 397:18] - wire _T_777 : UInt<1>[31] @[el2_lib.scala 398:18] - wire _T_778 : UInt<1>[31] @[el2_lib.scala 399:18] - wire _T_779 : UInt<1>[31] @[el2_lib.scala 400:18] - wire _T_780 : UInt<1>[7] @[el2_lib.scala 401:18] - node _T_781 = bits(ic_miss_buff_half, 0, 0) @[el2_lib.scala 408:36] - _T_774[0] <= _T_781 @[el2_lib.scala 408:30] - node _T_782 = bits(ic_miss_buff_half, 0, 0) @[el2_lib.scala 409:36] - _T_775[0] <= _T_782 @[el2_lib.scala 409:30] - node _T_783 = bits(ic_miss_buff_half, 1, 1) @[el2_lib.scala 408:36] - _T_774[1] <= _T_783 @[el2_lib.scala 408:30] - node _T_784 = bits(ic_miss_buff_half, 1, 1) @[el2_lib.scala 410:36] - _T_776[0] <= _T_784 @[el2_lib.scala 410:30] - node _T_785 = bits(ic_miss_buff_half, 2, 2) @[el2_lib.scala 409:36] - _T_775[1] <= _T_785 @[el2_lib.scala 409:30] - node _T_786 = bits(ic_miss_buff_half, 2, 2) @[el2_lib.scala 410:36] - _T_776[1] <= _T_786 @[el2_lib.scala 410:30] - node _T_787 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 408:36] - _T_774[2] <= _T_787 @[el2_lib.scala 408:30] - node _T_788 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 409:36] - _T_775[2] <= _T_788 @[el2_lib.scala 409:30] - node _T_789 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 410:36] - _T_776[2] <= _T_789 @[el2_lib.scala 410:30] - node _T_790 = bits(ic_miss_buff_half, 4, 4) @[el2_lib.scala 408:36] - _T_774[3] <= _T_790 @[el2_lib.scala 408:30] - node _T_791 = bits(ic_miss_buff_half, 4, 4) @[el2_lib.scala 411:36] - _T_777[0] <= _T_791 @[el2_lib.scala 411:30] - node _T_792 = bits(ic_miss_buff_half, 5, 5) @[el2_lib.scala 409:36] - _T_775[3] <= _T_792 @[el2_lib.scala 409:30] - node _T_793 = bits(ic_miss_buff_half, 5, 5) @[el2_lib.scala 411:36] - _T_777[1] <= _T_793 @[el2_lib.scala 411:30] - node _T_794 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 408:36] - _T_774[4] <= _T_794 @[el2_lib.scala 408:30] - node _T_795 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 409:36] - _T_775[4] <= _T_795 @[el2_lib.scala 409:30] - node _T_796 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 411:36] - _T_777[2] <= _T_796 @[el2_lib.scala 411:30] - node _T_797 = bits(ic_miss_buff_half, 7, 7) @[el2_lib.scala 410:36] - _T_776[3] <= _T_797 @[el2_lib.scala 410:30] - node _T_798 = bits(ic_miss_buff_half, 7, 7) @[el2_lib.scala 411:36] - _T_777[3] <= _T_798 @[el2_lib.scala 411:30] - node _T_799 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 408:36] - _T_774[5] <= _T_799 @[el2_lib.scala 408:30] - node _T_800 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 410:36] - _T_776[4] <= _T_800 @[el2_lib.scala 410:30] - node _T_801 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 411:36] - _T_777[4] <= _T_801 @[el2_lib.scala 411:30] - node _T_802 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 409:36] - _T_775[5] <= _T_802 @[el2_lib.scala 409:30] - node _T_803 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 410:36] - _T_776[5] <= _T_803 @[el2_lib.scala 410:30] - node _T_804 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 411:36] - _T_777[5] <= _T_804 @[el2_lib.scala 411:30] - node _T_805 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 408:36] - _T_774[6] <= _T_805 @[el2_lib.scala 408:30] - node _T_806 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 409:36] - _T_775[6] <= _T_806 @[el2_lib.scala 409:30] - node _T_807 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 410:36] - _T_776[6] <= _T_807 @[el2_lib.scala 410:30] - node _T_808 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 411:36] - _T_777[6] <= _T_808 @[el2_lib.scala 411:30] - node _T_809 = bits(ic_miss_buff_half, 11, 11) @[el2_lib.scala 408:36] - _T_774[7] <= _T_809 @[el2_lib.scala 408:30] - node _T_810 = bits(ic_miss_buff_half, 11, 11) @[el2_lib.scala 412:36] - _T_778[0] <= _T_810 @[el2_lib.scala 412:30] - node _T_811 = bits(ic_miss_buff_half, 12, 12) @[el2_lib.scala 409:36] - _T_775[7] <= _T_811 @[el2_lib.scala 409:30] - node _T_812 = bits(ic_miss_buff_half, 12, 12) @[el2_lib.scala 412:36] - _T_778[1] <= _T_812 @[el2_lib.scala 412:30] - node _T_813 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 408:36] - _T_774[8] <= _T_813 @[el2_lib.scala 408:30] - node _T_814 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 409:36] - _T_775[8] <= _T_814 @[el2_lib.scala 409:30] - node _T_815 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 412:36] - _T_778[2] <= _T_815 @[el2_lib.scala 412:30] - node _T_816 = bits(ic_miss_buff_half, 14, 14) @[el2_lib.scala 410:36] - _T_776[7] <= _T_816 @[el2_lib.scala 410:30] - node _T_817 = bits(ic_miss_buff_half, 14, 14) @[el2_lib.scala 412:36] - _T_778[3] <= _T_817 @[el2_lib.scala 412:30] - node _T_818 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 408:36] - _T_774[9] <= _T_818 @[el2_lib.scala 408:30] - node _T_819 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 410:36] - _T_776[8] <= _T_819 @[el2_lib.scala 410:30] - node _T_820 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 412:36] - _T_778[4] <= _T_820 @[el2_lib.scala 412:30] - node _T_821 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 409:36] - _T_775[9] <= _T_821 @[el2_lib.scala 409:30] - node _T_822 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 410:36] - _T_776[9] <= _T_822 @[el2_lib.scala 410:30] - node _T_823 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 412:36] - _T_778[5] <= _T_823 @[el2_lib.scala 412:30] - node _T_824 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 408:36] - _T_774[10] <= _T_824 @[el2_lib.scala 408:30] - node _T_825 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 409:36] - _T_775[10] <= _T_825 @[el2_lib.scala 409:30] - node _T_826 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 410:36] - _T_776[10] <= _T_826 @[el2_lib.scala 410:30] - node _T_827 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 412:36] - _T_778[6] <= _T_827 @[el2_lib.scala 412:30] - node _T_828 = bits(ic_miss_buff_half, 18, 18) @[el2_lib.scala 411:36] - _T_777[7] <= _T_828 @[el2_lib.scala 411:30] - node _T_829 = bits(ic_miss_buff_half, 18, 18) @[el2_lib.scala 412:36] - _T_778[7] <= _T_829 @[el2_lib.scala 412:30] - node _T_830 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 408:36] - _T_774[11] <= _T_830 @[el2_lib.scala 408:30] - node _T_831 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 411:36] - _T_777[8] <= _T_831 @[el2_lib.scala 411:30] - node _T_832 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 412:36] - _T_778[8] <= _T_832 @[el2_lib.scala 412:30] - node _T_833 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 409:36] - _T_775[11] <= _T_833 @[el2_lib.scala 409:30] - node _T_834 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 411:36] - _T_777[9] <= _T_834 @[el2_lib.scala 411:30] - node _T_835 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 412:36] - _T_778[9] <= _T_835 @[el2_lib.scala 412:30] - node _T_836 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 408:36] - _T_774[12] <= _T_836 @[el2_lib.scala 408:30] - node _T_837 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 409:36] - _T_775[12] <= _T_837 @[el2_lib.scala 409:30] - node _T_838 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 411:36] - _T_777[10] <= _T_838 @[el2_lib.scala 411:30] - node _T_839 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 412:36] - _T_778[10] <= _T_839 @[el2_lib.scala 412:30] - node _T_840 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 410:36] - _T_776[11] <= _T_840 @[el2_lib.scala 410:30] - node _T_841 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 411:36] - _T_777[11] <= _T_841 @[el2_lib.scala 411:30] - node _T_842 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 412:36] - _T_778[11] <= _T_842 @[el2_lib.scala 412:30] - node _T_843 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 408:36] - _T_774[13] <= _T_843 @[el2_lib.scala 408:30] - node _T_844 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 410:36] - _T_776[12] <= _T_844 @[el2_lib.scala 410:30] - node _T_845 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 411:36] - _T_777[12] <= _T_845 @[el2_lib.scala 411:30] - node _T_846 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 412:36] - _T_778[12] <= _T_846 @[el2_lib.scala 412:30] - node _T_847 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 409:36] - _T_775[13] <= _T_847 @[el2_lib.scala 409:30] - node _T_848 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 410:36] - _T_776[13] <= _T_848 @[el2_lib.scala 410:30] - node _T_849 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 411:36] - _T_777[13] <= _T_849 @[el2_lib.scala 411:30] - node _T_850 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 412:36] - _T_778[13] <= _T_850 @[el2_lib.scala 412:30] - node _T_851 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 408:36] - _T_774[14] <= _T_851 @[el2_lib.scala 408:30] - node _T_852 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 409:36] - _T_775[14] <= _T_852 @[el2_lib.scala 409:30] - node _T_853 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 410:36] - _T_776[14] <= _T_853 @[el2_lib.scala 410:30] - node _T_854 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 411:36] - _T_777[14] <= _T_854 @[el2_lib.scala 411:30] - node _T_855 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 412:36] - _T_778[14] <= _T_855 @[el2_lib.scala 412:30] - node _T_856 = bits(ic_miss_buff_half, 26, 26) @[el2_lib.scala 408:36] - _T_774[15] <= _T_856 @[el2_lib.scala 408:30] - node _T_857 = bits(ic_miss_buff_half, 26, 26) @[el2_lib.scala 413:36] - _T_779[0] <= _T_857 @[el2_lib.scala 413:30] - node _T_858 = bits(ic_miss_buff_half, 27, 27) @[el2_lib.scala 409:36] - _T_775[15] <= _T_858 @[el2_lib.scala 409:30] - node _T_859 = bits(ic_miss_buff_half, 27, 27) @[el2_lib.scala 413:36] - _T_779[1] <= _T_859 @[el2_lib.scala 413:30] - node _T_860 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 408:36] - _T_774[16] <= _T_860 @[el2_lib.scala 408:30] - node _T_861 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 409:36] - _T_775[16] <= _T_861 @[el2_lib.scala 409:30] - node _T_862 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 413:36] - _T_779[2] <= _T_862 @[el2_lib.scala 413:30] - node _T_863 = bits(ic_miss_buff_half, 29, 29) @[el2_lib.scala 410:36] - _T_776[15] <= _T_863 @[el2_lib.scala 410:30] - node _T_864 = bits(ic_miss_buff_half, 29, 29) @[el2_lib.scala 413:36] - _T_779[3] <= _T_864 @[el2_lib.scala 413:30] - node _T_865 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 408:36] - _T_774[17] <= _T_865 @[el2_lib.scala 408:30] - node _T_866 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 410:36] - _T_776[16] <= _T_866 @[el2_lib.scala 410:30] - node _T_867 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 413:36] - _T_779[4] <= _T_867 @[el2_lib.scala 413:30] - node _T_868 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 409:36] - _T_775[17] <= _T_868 @[el2_lib.scala 409:30] - node _T_869 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 410:36] - _T_776[17] <= _T_869 @[el2_lib.scala 410:30] - node _T_870 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 413:36] - _T_779[5] <= _T_870 @[el2_lib.scala 413:30] - node _T_871 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 408:36] - _T_774[18] <= _T_871 @[el2_lib.scala 408:30] - node _T_872 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 409:36] - _T_775[18] <= _T_872 @[el2_lib.scala 409:30] - node _T_873 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 410:36] - _T_776[18] <= _T_873 @[el2_lib.scala 410:30] - node _T_874 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 413:36] - _T_779[6] <= _T_874 @[el2_lib.scala 413:30] - node _T_875 = bits(ic_miss_buff_half, 33, 33) @[el2_lib.scala 411:36] - _T_777[15] <= _T_875 @[el2_lib.scala 411:30] - node _T_876 = bits(ic_miss_buff_half, 33, 33) @[el2_lib.scala 413:36] - _T_779[7] <= _T_876 @[el2_lib.scala 413:30] - node _T_877 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 408:36] - _T_774[19] <= _T_877 @[el2_lib.scala 408:30] - node _T_878 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 411:36] - _T_777[16] <= _T_878 @[el2_lib.scala 411:30] - node _T_879 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 413:36] - _T_779[8] <= _T_879 @[el2_lib.scala 413:30] - node _T_880 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 409:36] - _T_775[19] <= _T_880 @[el2_lib.scala 409:30] - node _T_881 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 411:36] - _T_777[17] <= _T_881 @[el2_lib.scala 411:30] - node _T_882 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 413:36] - _T_779[9] <= _T_882 @[el2_lib.scala 413:30] - node _T_883 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 408:36] - _T_774[20] <= _T_883 @[el2_lib.scala 408:30] - node _T_884 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 409:36] - _T_775[20] <= _T_884 @[el2_lib.scala 409:30] - node _T_885 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 411:36] - _T_777[18] <= _T_885 @[el2_lib.scala 411:30] - node _T_886 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 413:36] - _T_779[10] <= _T_886 @[el2_lib.scala 413:30] - node _T_887 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 410:36] - _T_776[19] <= _T_887 @[el2_lib.scala 410:30] - node _T_888 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 411:36] - _T_777[19] <= _T_888 @[el2_lib.scala 411:30] - node _T_889 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 413:36] - _T_779[11] <= _T_889 @[el2_lib.scala 413:30] - node _T_890 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 408:36] - _T_774[21] <= _T_890 @[el2_lib.scala 408:30] - node _T_891 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 410:36] - _T_776[20] <= _T_891 @[el2_lib.scala 410:30] - node _T_892 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 411:36] - _T_777[20] <= _T_892 @[el2_lib.scala 411:30] - node _T_893 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 413:36] - _T_779[12] <= _T_893 @[el2_lib.scala 413:30] - node _T_894 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 409:36] - _T_775[21] <= _T_894 @[el2_lib.scala 409:30] - node _T_895 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 410:36] - _T_776[21] <= _T_895 @[el2_lib.scala 410:30] - node _T_896 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 411:36] - _T_777[21] <= _T_896 @[el2_lib.scala 411:30] - node _T_897 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 413:36] - _T_779[13] <= _T_897 @[el2_lib.scala 413:30] - node _T_898 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 408:36] - _T_774[22] <= _T_898 @[el2_lib.scala 408:30] - node _T_899 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 409:36] - _T_775[22] <= _T_899 @[el2_lib.scala 409:30] - node _T_900 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 410:36] - _T_776[22] <= _T_900 @[el2_lib.scala 410:30] - node _T_901 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 411:36] - _T_777[22] <= _T_901 @[el2_lib.scala 411:30] - node _T_902 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 413:36] - _T_779[14] <= _T_902 @[el2_lib.scala 413:30] - node _T_903 = bits(ic_miss_buff_half, 41, 41) @[el2_lib.scala 412:36] - _T_778[15] <= _T_903 @[el2_lib.scala 412:30] - node _T_904 = bits(ic_miss_buff_half, 41, 41) @[el2_lib.scala 413:36] - _T_779[15] <= _T_904 @[el2_lib.scala 413:30] - node _T_905 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 408:36] - _T_774[23] <= _T_905 @[el2_lib.scala 408:30] - node _T_906 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 412:36] - _T_778[16] <= _T_906 @[el2_lib.scala 412:30] - node _T_907 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 413:36] - _T_779[16] <= _T_907 @[el2_lib.scala 413:30] - node _T_908 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 409:36] - _T_775[23] <= _T_908 @[el2_lib.scala 409:30] - node _T_909 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 412:36] - _T_778[17] <= _T_909 @[el2_lib.scala 412:30] - node _T_910 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 413:36] - _T_779[17] <= _T_910 @[el2_lib.scala 413:30] - node _T_911 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 408:36] - _T_774[24] <= _T_911 @[el2_lib.scala 408:30] - node _T_912 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 409:36] - _T_775[24] <= _T_912 @[el2_lib.scala 409:30] - node _T_913 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 412:36] - _T_778[18] <= _T_913 @[el2_lib.scala 412:30] - node _T_914 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 413:36] - _T_779[18] <= _T_914 @[el2_lib.scala 413:30] - node _T_915 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 410:36] - _T_776[23] <= _T_915 @[el2_lib.scala 410:30] - node _T_916 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 412:36] - _T_778[19] <= _T_916 @[el2_lib.scala 412:30] - node _T_917 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 413:36] - _T_779[19] <= _T_917 @[el2_lib.scala 413:30] - node _T_918 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 408:36] - _T_774[25] <= _T_918 @[el2_lib.scala 408:30] - node _T_919 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 410:36] - _T_776[24] <= _T_919 @[el2_lib.scala 410:30] - node _T_920 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 412:36] - _T_778[20] <= _T_920 @[el2_lib.scala 412:30] - node _T_921 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 413:36] - _T_779[20] <= _T_921 @[el2_lib.scala 413:30] - node _T_922 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 409:36] - _T_775[25] <= _T_922 @[el2_lib.scala 409:30] - node _T_923 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 410:36] - _T_776[25] <= _T_923 @[el2_lib.scala 410:30] - node _T_924 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 412:36] - _T_778[21] <= _T_924 @[el2_lib.scala 412:30] - node _T_925 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 413:36] - _T_779[21] <= _T_925 @[el2_lib.scala 413:30] - node _T_926 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 408:36] - _T_774[26] <= _T_926 @[el2_lib.scala 408:30] - node _T_927 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 409:36] - _T_775[26] <= _T_927 @[el2_lib.scala 409:30] - node _T_928 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 410:36] - _T_776[26] <= _T_928 @[el2_lib.scala 410:30] - node _T_929 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 412:36] - _T_778[22] <= _T_929 @[el2_lib.scala 412:30] - node _T_930 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 413:36] - _T_779[22] <= _T_930 @[el2_lib.scala 413:30] - node _T_931 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 411:36] - _T_777[23] <= _T_931 @[el2_lib.scala 411:30] - node _T_932 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 412:36] - _T_778[23] <= _T_932 @[el2_lib.scala 412:30] - node _T_933 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 413:36] - _T_779[23] <= _T_933 @[el2_lib.scala 413:30] - node _T_934 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 408:36] - _T_774[27] <= _T_934 @[el2_lib.scala 408:30] - node _T_935 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 411:36] - _T_777[24] <= _T_935 @[el2_lib.scala 411:30] - node _T_936 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 412:36] - _T_778[24] <= _T_936 @[el2_lib.scala 412:30] - node _T_937 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 413:36] - _T_779[24] <= _T_937 @[el2_lib.scala 413:30] - node _T_938 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 409:36] - _T_775[27] <= _T_938 @[el2_lib.scala 409:30] - node _T_939 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 411:36] - _T_777[25] <= _T_939 @[el2_lib.scala 411:30] - node _T_940 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 412:36] - _T_778[25] <= _T_940 @[el2_lib.scala 412:30] - node _T_941 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 413:36] - _T_779[25] <= _T_941 @[el2_lib.scala 413:30] - node _T_942 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 408:36] - _T_774[28] <= _T_942 @[el2_lib.scala 408:30] - node _T_943 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 409:36] - _T_775[28] <= _T_943 @[el2_lib.scala 409:30] - node _T_944 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 411:36] - _T_777[26] <= _T_944 @[el2_lib.scala 411:30] - node _T_945 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 412:36] - _T_778[26] <= _T_945 @[el2_lib.scala 412:30] - node _T_946 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 413:36] - _T_779[26] <= _T_946 @[el2_lib.scala 413:30] - node _T_947 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 410:36] - _T_776[27] <= _T_947 @[el2_lib.scala 410:30] - node _T_948 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 411:36] - _T_777[27] <= _T_948 @[el2_lib.scala 411:30] - node _T_949 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 412:36] - _T_778[27] <= _T_949 @[el2_lib.scala 412:30] - node _T_950 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 413:36] - _T_779[27] <= _T_950 @[el2_lib.scala 413:30] - node _T_951 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 408:36] - _T_774[29] <= _T_951 @[el2_lib.scala 408:30] - node _T_952 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 410:36] - _T_776[28] <= _T_952 @[el2_lib.scala 410:30] - node _T_953 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 411:36] - _T_777[28] <= _T_953 @[el2_lib.scala 411:30] - node _T_954 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 412:36] - _T_778[28] <= _T_954 @[el2_lib.scala 412:30] - node _T_955 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 413:36] - _T_779[28] <= _T_955 @[el2_lib.scala 413:30] - node _T_956 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 409:36] - _T_775[29] <= _T_956 @[el2_lib.scala 409:30] - node _T_957 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 410:36] - _T_776[29] <= _T_957 @[el2_lib.scala 410:30] - node _T_958 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 411:36] - _T_777[29] <= _T_958 @[el2_lib.scala 411:30] - node _T_959 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 412:36] - _T_778[29] <= _T_959 @[el2_lib.scala 412:30] - node _T_960 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 413:36] - _T_779[29] <= _T_960 @[el2_lib.scala 413:30] - node _T_961 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 408:36] - _T_774[30] <= _T_961 @[el2_lib.scala 408:30] - node _T_962 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 409:36] - _T_775[30] <= _T_962 @[el2_lib.scala 409:30] - node _T_963 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 410:36] - _T_776[30] <= _T_963 @[el2_lib.scala 410:30] - node _T_964 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 411:36] - _T_777[30] <= _T_964 @[el2_lib.scala 411:30] - node _T_965 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 412:36] - _T_778[30] <= _T_965 @[el2_lib.scala 412:30] - node _T_966 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 413:36] - _T_779[30] <= _T_966 @[el2_lib.scala 413:30] - node _T_967 = bits(ic_miss_buff_half, 57, 57) @[el2_lib.scala 408:36] - _T_774[31] <= _T_967 @[el2_lib.scala 408:30] - node _T_968 = bits(ic_miss_buff_half, 57, 57) @[el2_lib.scala 414:36] - _T_780[0] <= _T_968 @[el2_lib.scala 414:30] - node _T_969 = bits(ic_miss_buff_half, 58, 58) @[el2_lib.scala 409:36] - _T_775[31] <= _T_969 @[el2_lib.scala 409:30] - node _T_970 = bits(ic_miss_buff_half, 58, 58) @[el2_lib.scala 414:36] - _T_780[1] <= _T_970 @[el2_lib.scala 414:30] - node _T_971 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 408:36] - _T_774[32] <= _T_971 @[el2_lib.scala 408:30] - node _T_972 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 409:36] - _T_775[32] <= _T_972 @[el2_lib.scala 409:30] - node _T_973 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 414:36] - _T_780[2] <= _T_973 @[el2_lib.scala 414:30] - node _T_974 = bits(ic_miss_buff_half, 60, 60) @[el2_lib.scala 410:36] - _T_776[31] <= _T_974 @[el2_lib.scala 410:30] - node _T_975 = bits(ic_miss_buff_half, 60, 60) @[el2_lib.scala 414:36] - _T_780[3] <= _T_975 @[el2_lib.scala 414:30] - node _T_976 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 408:36] - _T_774[33] <= _T_976 @[el2_lib.scala 408:30] - node _T_977 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 410:36] - _T_776[32] <= _T_977 @[el2_lib.scala 410:30] - node _T_978 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 414:36] - _T_780[4] <= _T_978 @[el2_lib.scala 414:30] - node _T_979 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 409:36] - _T_775[33] <= _T_979 @[el2_lib.scala 409:30] - node _T_980 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 410:36] - _T_776[33] <= _T_980 @[el2_lib.scala 410:30] - node _T_981 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 414:36] - _T_780[5] <= _T_981 @[el2_lib.scala 414:30] - node _T_982 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 408:36] - _T_774[34] <= _T_982 @[el2_lib.scala 408:30] - node _T_983 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 409:36] - _T_775[34] <= _T_983 @[el2_lib.scala 409:30] - node _T_984 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 410:36] - _T_776[34] <= _T_984 @[el2_lib.scala 410:30] - node _T_985 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 414:36] - _T_780[6] <= _T_985 @[el2_lib.scala 414:30] - node _T_986 = cat(_T_780[2], _T_780[1]) @[el2_lib.scala 416:13] - node _T_987 = cat(_T_986, _T_780[0]) @[el2_lib.scala 416:13] - node _T_988 = cat(_T_780[4], _T_780[3]) @[el2_lib.scala 416:13] - node _T_989 = cat(_T_780[6], _T_780[5]) @[el2_lib.scala 416:13] - node _T_990 = cat(_T_989, _T_988) @[el2_lib.scala 416:13] - node _T_991 = cat(_T_990, _T_987) @[el2_lib.scala 416:13] - node _T_992 = xorr(_T_991) @[el2_lib.scala 416:20] - node _T_993 = cat(_T_779[2], _T_779[1]) @[el2_lib.scala 416:30] - node _T_994 = cat(_T_993, _T_779[0]) @[el2_lib.scala 416:30] - node _T_995 = cat(_T_779[4], _T_779[3]) @[el2_lib.scala 416:30] - node _T_996 = cat(_T_779[6], _T_779[5]) @[el2_lib.scala 416:30] - node _T_997 = cat(_T_996, _T_995) @[el2_lib.scala 416:30] - node _T_998 = cat(_T_997, _T_994) @[el2_lib.scala 416:30] - node _T_999 = cat(_T_779[8], _T_779[7]) @[el2_lib.scala 416:30] - node _T_1000 = cat(_T_779[10], _T_779[9]) @[el2_lib.scala 416:30] - node _T_1001 = cat(_T_1000, _T_999) @[el2_lib.scala 416:30] - node _T_1002 = cat(_T_779[12], _T_779[11]) @[el2_lib.scala 416:30] - node _T_1003 = cat(_T_779[14], _T_779[13]) @[el2_lib.scala 416:30] - node _T_1004 = cat(_T_1003, _T_1002) @[el2_lib.scala 416:30] - node _T_1005 = cat(_T_1004, _T_1001) @[el2_lib.scala 416:30] - node _T_1006 = cat(_T_1005, _T_998) @[el2_lib.scala 416:30] - node _T_1007 = cat(_T_779[16], _T_779[15]) @[el2_lib.scala 416:30] - node _T_1008 = cat(_T_779[18], _T_779[17]) @[el2_lib.scala 416:30] - node _T_1009 = cat(_T_1008, _T_1007) @[el2_lib.scala 416:30] - node _T_1010 = cat(_T_779[20], _T_779[19]) @[el2_lib.scala 416:30] - node _T_1011 = cat(_T_779[22], _T_779[21]) @[el2_lib.scala 416:30] - node _T_1012 = cat(_T_1011, _T_1010) @[el2_lib.scala 416:30] - node _T_1013 = cat(_T_1012, _T_1009) @[el2_lib.scala 416:30] - node _T_1014 = cat(_T_779[24], _T_779[23]) @[el2_lib.scala 416:30] - node _T_1015 = cat(_T_779[26], _T_779[25]) @[el2_lib.scala 416:30] - node _T_1016 = cat(_T_1015, _T_1014) @[el2_lib.scala 416:30] - node _T_1017 = cat(_T_779[28], _T_779[27]) @[el2_lib.scala 416:30] - node _T_1018 = cat(_T_779[30], _T_779[29]) @[el2_lib.scala 416:30] - node _T_1019 = cat(_T_1018, _T_1017) @[el2_lib.scala 416:30] - node _T_1020 = cat(_T_1019, _T_1016) @[el2_lib.scala 416:30] - node _T_1021 = cat(_T_1020, _T_1013) @[el2_lib.scala 416:30] - node _T_1022 = cat(_T_1021, _T_1006) @[el2_lib.scala 416:30] - node _T_1023 = xorr(_T_1022) @[el2_lib.scala 416:37] - node _T_1024 = cat(_T_778[2], _T_778[1]) @[el2_lib.scala 416:47] - node _T_1025 = cat(_T_1024, _T_778[0]) @[el2_lib.scala 416:47] - node _T_1026 = cat(_T_778[4], _T_778[3]) @[el2_lib.scala 416:47] - node _T_1027 = cat(_T_778[6], _T_778[5]) @[el2_lib.scala 416:47] - node _T_1028 = cat(_T_1027, _T_1026) @[el2_lib.scala 416:47] - node _T_1029 = cat(_T_1028, _T_1025) @[el2_lib.scala 416:47] - node _T_1030 = cat(_T_778[8], _T_778[7]) @[el2_lib.scala 416:47] - node _T_1031 = cat(_T_778[10], _T_778[9]) @[el2_lib.scala 416:47] - node _T_1032 = cat(_T_1031, _T_1030) @[el2_lib.scala 416:47] - node _T_1033 = cat(_T_778[12], _T_778[11]) @[el2_lib.scala 416:47] - node _T_1034 = cat(_T_778[14], _T_778[13]) @[el2_lib.scala 416:47] - node _T_1035 = cat(_T_1034, _T_1033) @[el2_lib.scala 416:47] - node _T_1036 = cat(_T_1035, _T_1032) @[el2_lib.scala 416:47] - node _T_1037 = cat(_T_1036, _T_1029) @[el2_lib.scala 416:47] - node _T_1038 = cat(_T_778[16], _T_778[15]) @[el2_lib.scala 416:47] - node _T_1039 = cat(_T_778[18], _T_778[17]) @[el2_lib.scala 416:47] - node _T_1040 = cat(_T_1039, _T_1038) @[el2_lib.scala 416:47] - node _T_1041 = cat(_T_778[20], _T_778[19]) @[el2_lib.scala 416:47] - node _T_1042 = cat(_T_778[22], _T_778[21]) @[el2_lib.scala 416:47] - node _T_1043 = cat(_T_1042, _T_1041) @[el2_lib.scala 416:47] - node _T_1044 = cat(_T_1043, _T_1040) @[el2_lib.scala 416:47] - node _T_1045 = cat(_T_778[24], _T_778[23]) @[el2_lib.scala 416:47] - node _T_1046 = cat(_T_778[26], _T_778[25]) @[el2_lib.scala 416:47] - node _T_1047 = cat(_T_1046, _T_1045) @[el2_lib.scala 416:47] - node _T_1048 = cat(_T_778[28], _T_778[27]) @[el2_lib.scala 416:47] - node _T_1049 = cat(_T_778[30], _T_778[29]) @[el2_lib.scala 416:47] - node _T_1050 = cat(_T_1049, _T_1048) @[el2_lib.scala 416:47] - node _T_1051 = cat(_T_1050, _T_1047) @[el2_lib.scala 416:47] - node _T_1052 = cat(_T_1051, _T_1044) @[el2_lib.scala 416:47] - node _T_1053 = cat(_T_1052, _T_1037) @[el2_lib.scala 416:47] - node _T_1054 = xorr(_T_1053) @[el2_lib.scala 416:54] - node _T_1055 = cat(_T_777[2], _T_777[1]) @[el2_lib.scala 416:64] - node _T_1056 = cat(_T_1055, _T_777[0]) @[el2_lib.scala 416:64] - node _T_1057 = cat(_T_777[4], _T_777[3]) @[el2_lib.scala 416:64] - node _T_1058 = cat(_T_777[6], _T_777[5]) @[el2_lib.scala 416:64] - node _T_1059 = cat(_T_1058, _T_1057) @[el2_lib.scala 416:64] - node _T_1060 = cat(_T_1059, _T_1056) @[el2_lib.scala 416:64] - node _T_1061 = cat(_T_777[8], _T_777[7]) @[el2_lib.scala 416:64] - node _T_1062 = cat(_T_777[10], _T_777[9]) @[el2_lib.scala 416:64] - node _T_1063 = cat(_T_1062, _T_1061) @[el2_lib.scala 416:64] - node _T_1064 = cat(_T_777[12], _T_777[11]) @[el2_lib.scala 416:64] - node _T_1065 = cat(_T_777[14], _T_777[13]) @[el2_lib.scala 416:64] - node _T_1066 = cat(_T_1065, _T_1064) @[el2_lib.scala 416:64] - node _T_1067 = cat(_T_1066, _T_1063) @[el2_lib.scala 416:64] - node _T_1068 = cat(_T_1067, _T_1060) @[el2_lib.scala 416:64] - node _T_1069 = cat(_T_777[16], _T_777[15]) @[el2_lib.scala 416:64] - node _T_1070 = cat(_T_777[18], _T_777[17]) @[el2_lib.scala 416:64] - node _T_1071 = cat(_T_1070, _T_1069) @[el2_lib.scala 416:64] - node _T_1072 = cat(_T_777[20], _T_777[19]) @[el2_lib.scala 416:64] - node _T_1073 = cat(_T_777[22], _T_777[21]) @[el2_lib.scala 416:64] - node _T_1074 = cat(_T_1073, _T_1072) @[el2_lib.scala 416:64] - node _T_1075 = cat(_T_1074, _T_1071) @[el2_lib.scala 416:64] - node _T_1076 = cat(_T_777[24], _T_777[23]) @[el2_lib.scala 416:64] - node _T_1077 = cat(_T_777[26], _T_777[25]) @[el2_lib.scala 416:64] - node _T_1078 = cat(_T_1077, _T_1076) @[el2_lib.scala 416:64] - node _T_1079 = cat(_T_777[28], _T_777[27]) @[el2_lib.scala 416:64] - node _T_1080 = cat(_T_777[30], _T_777[29]) @[el2_lib.scala 416:64] - node _T_1081 = cat(_T_1080, _T_1079) @[el2_lib.scala 416:64] - node _T_1082 = cat(_T_1081, _T_1078) @[el2_lib.scala 416:64] - node _T_1083 = cat(_T_1082, _T_1075) @[el2_lib.scala 416:64] - node _T_1084 = cat(_T_1083, _T_1068) @[el2_lib.scala 416:64] - node _T_1085 = xorr(_T_1084) @[el2_lib.scala 416:71] - node _T_1086 = cat(_T_776[1], _T_776[0]) @[el2_lib.scala 416:81] - node _T_1087 = cat(_T_776[3], _T_776[2]) @[el2_lib.scala 416:81] - node _T_1088 = cat(_T_1087, _T_1086) @[el2_lib.scala 416:81] - node _T_1089 = cat(_T_776[5], _T_776[4]) @[el2_lib.scala 416:81] - node _T_1090 = cat(_T_776[7], _T_776[6]) @[el2_lib.scala 416:81] - node _T_1091 = cat(_T_1090, _T_1089) @[el2_lib.scala 416:81] - node _T_1092 = cat(_T_1091, _T_1088) @[el2_lib.scala 416:81] - node _T_1093 = cat(_T_776[9], _T_776[8]) @[el2_lib.scala 416:81] - node _T_1094 = cat(_T_776[11], _T_776[10]) @[el2_lib.scala 416:81] - node _T_1095 = cat(_T_1094, _T_1093) @[el2_lib.scala 416:81] - node _T_1096 = cat(_T_776[13], _T_776[12]) @[el2_lib.scala 416:81] - node _T_1097 = cat(_T_776[16], _T_776[15]) @[el2_lib.scala 416:81] - node _T_1098 = cat(_T_1097, _T_776[14]) @[el2_lib.scala 416:81] - node _T_1099 = cat(_T_1098, _T_1096) @[el2_lib.scala 416:81] - node _T_1100 = cat(_T_1099, _T_1095) @[el2_lib.scala 416:81] - node _T_1101 = cat(_T_1100, _T_1092) @[el2_lib.scala 416:81] - node _T_1102 = cat(_T_776[18], _T_776[17]) @[el2_lib.scala 416:81] - node _T_1103 = cat(_T_776[20], _T_776[19]) @[el2_lib.scala 416:81] - node _T_1104 = cat(_T_1103, _T_1102) @[el2_lib.scala 416:81] - node _T_1105 = cat(_T_776[22], _T_776[21]) @[el2_lib.scala 416:81] - node _T_1106 = cat(_T_776[25], _T_776[24]) @[el2_lib.scala 416:81] - node _T_1107 = cat(_T_1106, _T_776[23]) @[el2_lib.scala 416:81] - node _T_1108 = cat(_T_1107, _T_1105) @[el2_lib.scala 416:81] - node _T_1109 = cat(_T_1108, _T_1104) @[el2_lib.scala 416:81] - node _T_1110 = cat(_T_776[27], _T_776[26]) @[el2_lib.scala 416:81] - node _T_1111 = cat(_T_776[29], _T_776[28]) @[el2_lib.scala 416:81] - node _T_1112 = cat(_T_1111, _T_1110) @[el2_lib.scala 416:81] - node _T_1113 = cat(_T_776[31], _T_776[30]) @[el2_lib.scala 416:81] - node _T_1114 = cat(_T_776[34], _T_776[33]) @[el2_lib.scala 416:81] - node _T_1115 = cat(_T_1114, _T_776[32]) @[el2_lib.scala 416:81] - node _T_1116 = cat(_T_1115, _T_1113) @[el2_lib.scala 416:81] - node _T_1117 = cat(_T_1116, _T_1112) @[el2_lib.scala 416:81] - node _T_1118 = cat(_T_1117, _T_1109) @[el2_lib.scala 416:81] - node _T_1119 = cat(_T_1118, _T_1101) @[el2_lib.scala 416:81] - node _T_1120 = xorr(_T_1119) @[el2_lib.scala 416:88] - node _T_1121 = cat(_T_775[1], _T_775[0]) @[el2_lib.scala 416:98] - node _T_1122 = cat(_T_775[3], _T_775[2]) @[el2_lib.scala 416:98] - node _T_1123 = cat(_T_1122, _T_1121) @[el2_lib.scala 416:98] - node _T_1124 = cat(_T_775[5], _T_775[4]) @[el2_lib.scala 416:98] - node _T_1125 = cat(_T_775[7], _T_775[6]) @[el2_lib.scala 416:98] - node _T_1126 = cat(_T_1125, _T_1124) @[el2_lib.scala 416:98] - node _T_1127 = cat(_T_1126, _T_1123) @[el2_lib.scala 416:98] - node _T_1128 = cat(_T_775[9], _T_775[8]) @[el2_lib.scala 416:98] - node _T_1129 = cat(_T_775[11], _T_775[10]) @[el2_lib.scala 416:98] - node _T_1130 = cat(_T_1129, _T_1128) @[el2_lib.scala 416:98] - node _T_1131 = cat(_T_775[13], _T_775[12]) @[el2_lib.scala 416:98] - node _T_1132 = cat(_T_775[16], _T_775[15]) @[el2_lib.scala 416:98] - node _T_1133 = cat(_T_1132, _T_775[14]) @[el2_lib.scala 416:98] - node _T_1134 = cat(_T_1133, _T_1131) @[el2_lib.scala 416:98] - node _T_1135 = cat(_T_1134, _T_1130) @[el2_lib.scala 416:98] - node _T_1136 = cat(_T_1135, _T_1127) @[el2_lib.scala 416:98] - node _T_1137 = cat(_T_775[18], _T_775[17]) @[el2_lib.scala 416:98] - node _T_1138 = cat(_T_775[20], _T_775[19]) @[el2_lib.scala 416:98] - node _T_1139 = cat(_T_1138, _T_1137) @[el2_lib.scala 416:98] - node _T_1140 = cat(_T_775[22], _T_775[21]) @[el2_lib.scala 416:98] - node _T_1141 = cat(_T_775[25], _T_775[24]) @[el2_lib.scala 416:98] - node _T_1142 = cat(_T_1141, _T_775[23]) @[el2_lib.scala 416:98] - node _T_1143 = cat(_T_1142, _T_1140) @[el2_lib.scala 416:98] - node _T_1144 = cat(_T_1143, _T_1139) @[el2_lib.scala 416:98] - node _T_1145 = cat(_T_775[27], _T_775[26]) @[el2_lib.scala 416:98] - node _T_1146 = cat(_T_775[29], _T_775[28]) @[el2_lib.scala 416:98] - node _T_1147 = cat(_T_1146, _T_1145) @[el2_lib.scala 416:98] - node _T_1148 = cat(_T_775[31], _T_775[30]) @[el2_lib.scala 416:98] - node _T_1149 = cat(_T_775[34], _T_775[33]) @[el2_lib.scala 416:98] - node _T_1150 = cat(_T_1149, _T_775[32]) @[el2_lib.scala 416:98] - node _T_1151 = cat(_T_1150, _T_1148) @[el2_lib.scala 416:98] - node _T_1152 = cat(_T_1151, _T_1147) @[el2_lib.scala 416:98] - node _T_1153 = cat(_T_1152, _T_1144) @[el2_lib.scala 416:98] - node _T_1154 = cat(_T_1153, _T_1136) @[el2_lib.scala 416:98] - node _T_1155 = xorr(_T_1154) @[el2_lib.scala 416:105] - node _T_1156 = cat(_T_774[1], _T_774[0]) @[el2_lib.scala 416:115] - node _T_1157 = cat(_T_774[3], _T_774[2]) @[el2_lib.scala 416:115] - node _T_1158 = cat(_T_1157, _T_1156) @[el2_lib.scala 416:115] - node _T_1159 = cat(_T_774[5], _T_774[4]) @[el2_lib.scala 416:115] - node _T_1160 = cat(_T_774[7], _T_774[6]) @[el2_lib.scala 416:115] - node _T_1161 = cat(_T_1160, _T_1159) @[el2_lib.scala 416:115] - node _T_1162 = cat(_T_1161, _T_1158) @[el2_lib.scala 416:115] - node _T_1163 = cat(_T_774[9], _T_774[8]) @[el2_lib.scala 416:115] - node _T_1164 = cat(_T_774[11], _T_774[10]) @[el2_lib.scala 416:115] - node _T_1165 = cat(_T_1164, _T_1163) @[el2_lib.scala 416:115] - node _T_1166 = cat(_T_774[13], _T_774[12]) @[el2_lib.scala 416:115] - node _T_1167 = cat(_T_774[16], _T_774[15]) @[el2_lib.scala 416:115] - node _T_1168 = cat(_T_1167, _T_774[14]) @[el2_lib.scala 416:115] - node _T_1169 = cat(_T_1168, _T_1166) @[el2_lib.scala 416:115] - node _T_1170 = cat(_T_1169, _T_1165) @[el2_lib.scala 416:115] - node _T_1171 = cat(_T_1170, _T_1162) @[el2_lib.scala 416:115] - node _T_1172 = cat(_T_774[18], _T_774[17]) @[el2_lib.scala 416:115] - node _T_1173 = cat(_T_774[20], _T_774[19]) @[el2_lib.scala 416:115] - node _T_1174 = cat(_T_1173, _T_1172) @[el2_lib.scala 416:115] - node _T_1175 = cat(_T_774[22], _T_774[21]) @[el2_lib.scala 416:115] - node _T_1176 = cat(_T_774[25], _T_774[24]) @[el2_lib.scala 416:115] - node _T_1177 = cat(_T_1176, _T_774[23]) @[el2_lib.scala 416:115] - node _T_1178 = cat(_T_1177, _T_1175) @[el2_lib.scala 416:115] - node _T_1179 = cat(_T_1178, _T_1174) @[el2_lib.scala 416:115] - node _T_1180 = cat(_T_774[27], _T_774[26]) @[el2_lib.scala 416:115] - node _T_1181 = cat(_T_774[29], _T_774[28]) @[el2_lib.scala 416:115] - node _T_1182 = cat(_T_1181, _T_1180) @[el2_lib.scala 416:115] - node _T_1183 = cat(_T_774[31], _T_774[30]) @[el2_lib.scala 416:115] - node _T_1184 = cat(_T_774[34], _T_774[33]) @[el2_lib.scala 416:115] - node _T_1185 = cat(_T_1184, _T_774[32]) @[el2_lib.scala 416:115] - node _T_1186 = cat(_T_1185, _T_1183) @[el2_lib.scala 416:115] - node _T_1187 = cat(_T_1186, _T_1182) @[el2_lib.scala 416:115] - node _T_1188 = cat(_T_1187, _T_1179) @[el2_lib.scala 416:115] - node _T_1189 = cat(_T_1188, _T_1171) @[el2_lib.scala 416:115] - node _T_1190 = xorr(_T_1189) @[el2_lib.scala 416:122] - node _T_1191 = cat(_T_1120, _T_1155) @[Cat.scala 29:58] - node _T_1192 = cat(_T_1191, _T_1190) @[Cat.scala 29:58] - node _T_1193 = cat(_T_1054, _T_1085) @[Cat.scala 29:58] - node _T_1194 = cat(_T_992, _T_1023) @[Cat.scala 29:58] - node _T_1195 = cat(_T_1194, _T_1193) @[Cat.scala 29:58] - node ic_miss_buff_ecc = cat(_T_1195, _T_1192) @[Cat.scala 29:58] + wire _T_353 : UInt<1>[35] @[el2_lib.scala 395:18] + wire _T_354 : UInt<1>[35] @[el2_lib.scala 396:18] + wire _T_355 : UInt<1>[35] @[el2_lib.scala 397:18] + wire _T_356 : UInt<1>[31] @[el2_lib.scala 398:18] + wire _T_357 : UInt<1>[31] @[el2_lib.scala 399:18] + wire _T_358 : UInt<1>[31] @[el2_lib.scala 400:18] + wire _T_359 : UInt<1>[7] @[el2_lib.scala 401:18] + node _T_360 = bits(ifu_bus_rdata_ff, 0, 0) @[el2_lib.scala 408:36] + _T_353[0] <= _T_360 @[el2_lib.scala 408:30] + node _T_361 = bits(ifu_bus_rdata_ff, 0, 0) @[el2_lib.scala 409:36] + _T_354[0] <= _T_361 @[el2_lib.scala 409:30] + node _T_362 = bits(ifu_bus_rdata_ff, 1, 1) @[el2_lib.scala 408:36] + _T_353[1] <= _T_362 @[el2_lib.scala 408:30] + node _T_363 = bits(ifu_bus_rdata_ff, 1, 1) @[el2_lib.scala 410:36] + _T_355[0] <= _T_363 @[el2_lib.scala 410:30] + node _T_364 = bits(ifu_bus_rdata_ff, 2, 2) @[el2_lib.scala 409:36] + _T_354[1] <= _T_364 @[el2_lib.scala 409:30] + node _T_365 = bits(ifu_bus_rdata_ff, 2, 2) @[el2_lib.scala 410:36] + _T_355[1] <= _T_365 @[el2_lib.scala 410:30] + node _T_366 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 408:36] + _T_353[2] <= _T_366 @[el2_lib.scala 408:30] + node _T_367 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 409:36] + _T_354[2] <= _T_367 @[el2_lib.scala 409:30] + node _T_368 = bits(ifu_bus_rdata_ff, 3, 3) @[el2_lib.scala 410:36] + _T_355[2] <= _T_368 @[el2_lib.scala 410:30] + node _T_369 = bits(ifu_bus_rdata_ff, 4, 4) @[el2_lib.scala 408:36] + _T_353[3] <= _T_369 @[el2_lib.scala 408:30] + node _T_370 = bits(ifu_bus_rdata_ff, 4, 4) @[el2_lib.scala 411:36] + _T_356[0] <= _T_370 @[el2_lib.scala 411:30] + node _T_371 = bits(ifu_bus_rdata_ff, 5, 5) @[el2_lib.scala 409:36] + _T_354[3] <= _T_371 @[el2_lib.scala 409:30] + node _T_372 = bits(ifu_bus_rdata_ff, 5, 5) @[el2_lib.scala 411:36] + _T_356[1] <= _T_372 @[el2_lib.scala 411:30] + node _T_373 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 408:36] + _T_353[4] <= _T_373 @[el2_lib.scala 408:30] + node _T_374 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 409:36] + _T_354[4] <= _T_374 @[el2_lib.scala 409:30] + node _T_375 = bits(ifu_bus_rdata_ff, 6, 6) @[el2_lib.scala 411:36] + _T_356[2] <= _T_375 @[el2_lib.scala 411:30] + node _T_376 = bits(ifu_bus_rdata_ff, 7, 7) @[el2_lib.scala 410:36] + _T_355[3] <= _T_376 @[el2_lib.scala 410:30] + node _T_377 = bits(ifu_bus_rdata_ff, 7, 7) @[el2_lib.scala 411:36] + _T_356[3] <= _T_377 @[el2_lib.scala 411:30] + node _T_378 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 408:36] + _T_353[5] <= _T_378 @[el2_lib.scala 408:30] + node _T_379 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 410:36] + _T_355[4] <= _T_379 @[el2_lib.scala 410:30] + node _T_380 = bits(ifu_bus_rdata_ff, 8, 8) @[el2_lib.scala 411:36] + _T_356[4] <= _T_380 @[el2_lib.scala 411:30] + node _T_381 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 409:36] + _T_354[5] <= _T_381 @[el2_lib.scala 409:30] + node _T_382 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 410:36] + _T_355[5] <= _T_382 @[el2_lib.scala 410:30] + node _T_383 = bits(ifu_bus_rdata_ff, 9, 9) @[el2_lib.scala 411:36] + _T_356[5] <= _T_383 @[el2_lib.scala 411:30] + node _T_384 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 408:36] + _T_353[6] <= _T_384 @[el2_lib.scala 408:30] + node _T_385 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 409:36] + _T_354[6] <= _T_385 @[el2_lib.scala 409:30] + node _T_386 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 410:36] + _T_355[6] <= _T_386 @[el2_lib.scala 410:30] + node _T_387 = bits(ifu_bus_rdata_ff, 10, 10) @[el2_lib.scala 411:36] + _T_356[6] <= _T_387 @[el2_lib.scala 411:30] + node _T_388 = bits(ifu_bus_rdata_ff, 11, 11) @[el2_lib.scala 408:36] + _T_353[7] <= _T_388 @[el2_lib.scala 408:30] + node _T_389 = bits(ifu_bus_rdata_ff, 11, 11) @[el2_lib.scala 412:36] + _T_357[0] <= _T_389 @[el2_lib.scala 412:30] + node _T_390 = bits(ifu_bus_rdata_ff, 12, 12) @[el2_lib.scala 409:36] + _T_354[7] <= _T_390 @[el2_lib.scala 409:30] + node _T_391 = bits(ifu_bus_rdata_ff, 12, 12) @[el2_lib.scala 412:36] + _T_357[1] <= _T_391 @[el2_lib.scala 412:30] + node _T_392 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 408:36] + _T_353[8] <= _T_392 @[el2_lib.scala 408:30] + node _T_393 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 409:36] + _T_354[8] <= _T_393 @[el2_lib.scala 409:30] + node _T_394 = bits(ifu_bus_rdata_ff, 13, 13) @[el2_lib.scala 412:36] + _T_357[2] <= _T_394 @[el2_lib.scala 412:30] + node _T_395 = bits(ifu_bus_rdata_ff, 14, 14) @[el2_lib.scala 410:36] + _T_355[7] <= _T_395 @[el2_lib.scala 410:30] + node _T_396 = bits(ifu_bus_rdata_ff, 14, 14) @[el2_lib.scala 412:36] + _T_357[3] <= _T_396 @[el2_lib.scala 412:30] + node _T_397 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 408:36] + _T_353[9] <= _T_397 @[el2_lib.scala 408:30] + node _T_398 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 410:36] + _T_355[8] <= _T_398 @[el2_lib.scala 410:30] + node _T_399 = bits(ifu_bus_rdata_ff, 15, 15) @[el2_lib.scala 412:36] + _T_357[4] <= _T_399 @[el2_lib.scala 412:30] + node _T_400 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 409:36] + _T_354[9] <= _T_400 @[el2_lib.scala 409:30] + node _T_401 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 410:36] + _T_355[9] <= _T_401 @[el2_lib.scala 410:30] + node _T_402 = bits(ifu_bus_rdata_ff, 16, 16) @[el2_lib.scala 412:36] + _T_357[5] <= _T_402 @[el2_lib.scala 412:30] + node _T_403 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 408:36] + _T_353[10] <= _T_403 @[el2_lib.scala 408:30] + node _T_404 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 409:36] + _T_354[10] <= _T_404 @[el2_lib.scala 409:30] + node _T_405 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 410:36] + _T_355[10] <= _T_405 @[el2_lib.scala 410:30] + node _T_406 = bits(ifu_bus_rdata_ff, 17, 17) @[el2_lib.scala 412:36] + _T_357[6] <= _T_406 @[el2_lib.scala 412:30] + node _T_407 = bits(ifu_bus_rdata_ff, 18, 18) @[el2_lib.scala 411:36] + _T_356[7] <= _T_407 @[el2_lib.scala 411:30] + node _T_408 = bits(ifu_bus_rdata_ff, 18, 18) @[el2_lib.scala 412:36] + _T_357[7] <= _T_408 @[el2_lib.scala 412:30] + node _T_409 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 408:36] + _T_353[11] <= _T_409 @[el2_lib.scala 408:30] + node _T_410 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 411:36] + _T_356[8] <= _T_410 @[el2_lib.scala 411:30] + node _T_411 = bits(ifu_bus_rdata_ff, 19, 19) @[el2_lib.scala 412:36] + _T_357[8] <= _T_411 @[el2_lib.scala 412:30] + node _T_412 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 409:36] + _T_354[11] <= _T_412 @[el2_lib.scala 409:30] + node _T_413 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 411:36] + _T_356[9] <= _T_413 @[el2_lib.scala 411:30] + node _T_414 = bits(ifu_bus_rdata_ff, 20, 20) @[el2_lib.scala 412:36] + _T_357[9] <= _T_414 @[el2_lib.scala 412:30] + node _T_415 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 408:36] + _T_353[12] <= _T_415 @[el2_lib.scala 408:30] + node _T_416 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 409:36] + _T_354[12] <= _T_416 @[el2_lib.scala 409:30] + node _T_417 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 411:36] + _T_356[10] <= _T_417 @[el2_lib.scala 411:30] + node _T_418 = bits(ifu_bus_rdata_ff, 21, 21) @[el2_lib.scala 412:36] + _T_357[10] <= _T_418 @[el2_lib.scala 412:30] + node _T_419 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 410:36] + _T_355[11] <= _T_419 @[el2_lib.scala 410:30] + node _T_420 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 411:36] + _T_356[11] <= _T_420 @[el2_lib.scala 411:30] + node _T_421 = bits(ifu_bus_rdata_ff, 22, 22) @[el2_lib.scala 412:36] + _T_357[11] <= _T_421 @[el2_lib.scala 412:30] + node _T_422 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 408:36] + _T_353[13] <= _T_422 @[el2_lib.scala 408:30] + node _T_423 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 410:36] + _T_355[12] <= _T_423 @[el2_lib.scala 410:30] + node _T_424 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 411:36] + _T_356[12] <= _T_424 @[el2_lib.scala 411:30] + node _T_425 = bits(ifu_bus_rdata_ff, 23, 23) @[el2_lib.scala 412:36] + _T_357[12] <= _T_425 @[el2_lib.scala 412:30] + node _T_426 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 409:36] + _T_354[13] <= _T_426 @[el2_lib.scala 409:30] + node _T_427 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 410:36] + _T_355[13] <= _T_427 @[el2_lib.scala 410:30] + node _T_428 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 411:36] + _T_356[13] <= _T_428 @[el2_lib.scala 411:30] + node _T_429 = bits(ifu_bus_rdata_ff, 24, 24) @[el2_lib.scala 412:36] + _T_357[13] <= _T_429 @[el2_lib.scala 412:30] + node _T_430 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 408:36] + _T_353[14] <= _T_430 @[el2_lib.scala 408:30] + node _T_431 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 409:36] + _T_354[14] <= _T_431 @[el2_lib.scala 409:30] + node _T_432 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 410:36] + _T_355[14] <= _T_432 @[el2_lib.scala 410:30] + node _T_433 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 411:36] + _T_356[14] <= _T_433 @[el2_lib.scala 411:30] + node _T_434 = bits(ifu_bus_rdata_ff, 25, 25) @[el2_lib.scala 412:36] + _T_357[14] <= _T_434 @[el2_lib.scala 412:30] + node _T_435 = bits(ifu_bus_rdata_ff, 26, 26) @[el2_lib.scala 408:36] + _T_353[15] <= _T_435 @[el2_lib.scala 408:30] + node _T_436 = bits(ifu_bus_rdata_ff, 26, 26) @[el2_lib.scala 413:36] + _T_358[0] <= _T_436 @[el2_lib.scala 413:30] + node _T_437 = bits(ifu_bus_rdata_ff, 27, 27) @[el2_lib.scala 409:36] + _T_354[15] <= _T_437 @[el2_lib.scala 409:30] + node _T_438 = bits(ifu_bus_rdata_ff, 27, 27) @[el2_lib.scala 413:36] + _T_358[1] <= _T_438 @[el2_lib.scala 413:30] + node _T_439 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 408:36] + _T_353[16] <= _T_439 @[el2_lib.scala 408:30] + node _T_440 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 409:36] + _T_354[16] <= _T_440 @[el2_lib.scala 409:30] + node _T_441 = bits(ifu_bus_rdata_ff, 28, 28) @[el2_lib.scala 413:36] + _T_358[2] <= _T_441 @[el2_lib.scala 413:30] + node _T_442 = bits(ifu_bus_rdata_ff, 29, 29) @[el2_lib.scala 410:36] + _T_355[15] <= _T_442 @[el2_lib.scala 410:30] + node _T_443 = bits(ifu_bus_rdata_ff, 29, 29) @[el2_lib.scala 413:36] + _T_358[3] <= _T_443 @[el2_lib.scala 413:30] + node _T_444 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 408:36] + _T_353[17] <= _T_444 @[el2_lib.scala 408:30] + node _T_445 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 410:36] + _T_355[16] <= _T_445 @[el2_lib.scala 410:30] + node _T_446 = bits(ifu_bus_rdata_ff, 30, 30) @[el2_lib.scala 413:36] + _T_358[4] <= _T_446 @[el2_lib.scala 413:30] + node _T_447 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 409:36] + _T_354[17] <= _T_447 @[el2_lib.scala 409:30] + node _T_448 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 410:36] + _T_355[17] <= _T_448 @[el2_lib.scala 410:30] + node _T_449 = bits(ifu_bus_rdata_ff, 31, 31) @[el2_lib.scala 413:36] + _T_358[5] <= _T_449 @[el2_lib.scala 413:30] + node _T_450 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 408:36] + _T_353[18] <= _T_450 @[el2_lib.scala 408:30] + node _T_451 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 409:36] + _T_354[18] <= _T_451 @[el2_lib.scala 409:30] + node _T_452 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 410:36] + _T_355[18] <= _T_452 @[el2_lib.scala 410:30] + node _T_453 = bits(ifu_bus_rdata_ff, 32, 32) @[el2_lib.scala 413:36] + _T_358[6] <= _T_453 @[el2_lib.scala 413:30] + node _T_454 = bits(ifu_bus_rdata_ff, 33, 33) @[el2_lib.scala 411:36] + _T_356[15] <= _T_454 @[el2_lib.scala 411:30] + node _T_455 = bits(ifu_bus_rdata_ff, 33, 33) @[el2_lib.scala 413:36] + _T_358[7] <= _T_455 @[el2_lib.scala 413:30] + node _T_456 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 408:36] + _T_353[19] <= _T_456 @[el2_lib.scala 408:30] + node _T_457 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 411:36] + _T_356[16] <= _T_457 @[el2_lib.scala 411:30] + node _T_458 = bits(ifu_bus_rdata_ff, 34, 34) @[el2_lib.scala 413:36] + _T_358[8] <= _T_458 @[el2_lib.scala 413:30] + node _T_459 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 409:36] + _T_354[19] <= _T_459 @[el2_lib.scala 409:30] + node _T_460 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 411:36] + _T_356[17] <= _T_460 @[el2_lib.scala 411:30] + node _T_461 = bits(ifu_bus_rdata_ff, 35, 35) @[el2_lib.scala 413:36] + _T_358[9] <= _T_461 @[el2_lib.scala 413:30] + node _T_462 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 408:36] + _T_353[20] <= _T_462 @[el2_lib.scala 408:30] + node _T_463 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 409:36] + _T_354[20] <= _T_463 @[el2_lib.scala 409:30] + node _T_464 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 411:36] + _T_356[18] <= _T_464 @[el2_lib.scala 411:30] + node _T_465 = bits(ifu_bus_rdata_ff, 36, 36) @[el2_lib.scala 413:36] + _T_358[10] <= _T_465 @[el2_lib.scala 413:30] + node _T_466 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 410:36] + _T_355[19] <= _T_466 @[el2_lib.scala 410:30] + node _T_467 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 411:36] + _T_356[19] <= _T_467 @[el2_lib.scala 411:30] + node _T_468 = bits(ifu_bus_rdata_ff, 37, 37) @[el2_lib.scala 413:36] + _T_358[11] <= _T_468 @[el2_lib.scala 413:30] + node _T_469 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 408:36] + _T_353[21] <= _T_469 @[el2_lib.scala 408:30] + node _T_470 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 410:36] + _T_355[20] <= _T_470 @[el2_lib.scala 410:30] + node _T_471 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 411:36] + _T_356[20] <= _T_471 @[el2_lib.scala 411:30] + node _T_472 = bits(ifu_bus_rdata_ff, 38, 38) @[el2_lib.scala 413:36] + _T_358[12] <= _T_472 @[el2_lib.scala 413:30] + node _T_473 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 409:36] + _T_354[21] <= _T_473 @[el2_lib.scala 409:30] + node _T_474 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 410:36] + _T_355[21] <= _T_474 @[el2_lib.scala 410:30] + node _T_475 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 411:36] + _T_356[21] <= _T_475 @[el2_lib.scala 411:30] + node _T_476 = bits(ifu_bus_rdata_ff, 39, 39) @[el2_lib.scala 413:36] + _T_358[13] <= _T_476 @[el2_lib.scala 413:30] + node _T_477 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 408:36] + _T_353[22] <= _T_477 @[el2_lib.scala 408:30] + node _T_478 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 409:36] + _T_354[22] <= _T_478 @[el2_lib.scala 409:30] + node _T_479 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 410:36] + _T_355[22] <= _T_479 @[el2_lib.scala 410:30] + node _T_480 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 411:36] + _T_356[22] <= _T_480 @[el2_lib.scala 411:30] + node _T_481 = bits(ifu_bus_rdata_ff, 40, 40) @[el2_lib.scala 413:36] + _T_358[14] <= _T_481 @[el2_lib.scala 413:30] + node _T_482 = bits(ifu_bus_rdata_ff, 41, 41) @[el2_lib.scala 412:36] + _T_357[15] <= _T_482 @[el2_lib.scala 412:30] + node _T_483 = bits(ifu_bus_rdata_ff, 41, 41) @[el2_lib.scala 413:36] + _T_358[15] <= _T_483 @[el2_lib.scala 413:30] + node _T_484 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 408:36] + _T_353[23] <= _T_484 @[el2_lib.scala 408:30] + node _T_485 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 412:36] + _T_357[16] <= _T_485 @[el2_lib.scala 412:30] + node _T_486 = bits(ifu_bus_rdata_ff, 42, 42) @[el2_lib.scala 413:36] + _T_358[16] <= _T_486 @[el2_lib.scala 413:30] + node _T_487 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 409:36] + _T_354[23] <= _T_487 @[el2_lib.scala 409:30] + node _T_488 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 412:36] + _T_357[17] <= _T_488 @[el2_lib.scala 412:30] + node _T_489 = bits(ifu_bus_rdata_ff, 43, 43) @[el2_lib.scala 413:36] + _T_358[17] <= _T_489 @[el2_lib.scala 413:30] + node _T_490 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 408:36] + _T_353[24] <= _T_490 @[el2_lib.scala 408:30] + node _T_491 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 409:36] + _T_354[24] <= _T_491 @[el2_lib.scala 409:30] + node _T_492 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 412:36] + _T_357[18] <= _T_492 @[el2_lib.scala 412:30] + node _T_493 = bits(ifu_bus_rdata_ff, 44, 44) @[el2_lib.scala 413:36] + _T_358[18] <= _T_493 @[el2_lib.scala 413:30] + node _T_494 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 410:36] + _T_355[23] <= _T_494 @[el2_lib.scala 410:30] + node _T_495 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 412:36] + _T_357[19] <= _T_495 @[el2_lib.scala 412:30] + node _T_496 = bits(ifu_bus_rdata_ff, 45, 45) @[el2_lib.scala 413:36] + _T_358[19] <= _T_496 @[el2_lib.scala 413:30] + node _T_497 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 408:36] + _T_353[25] <= _T_497 @[el2_lib.scala 408:30] + node _T_498 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 410:36] + _T_355[24] <= _T_498 @[el2_lib.scala 410:30] + node _T_499 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 412:36] + _T_357[20] <= _T_499 @[el2_lib.scala 412:30] + node _T_500 = bits(ifu_bus_rdata_ff, 46, 46) @[el2_lib.scala 413:36] + _T_358[20] <= _T_500 @[el2_lib.scala 413:30] + node _T_501 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 409:36] + _T_354[25] <= _T_501 @[el2_lib.scala 409:30] + node _T_502 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 410:36] + _T_355[25] <= _T_502 @[el2_lib.scala 410:30] + node _T_503 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 412:36] + _T_357[21] <= _T_503 @[el2_lib.scala 412:30] + node _T_504 = bits(ifu_bus_rdata_ff, 47, 47) @[el2_lib.scala 413:36] + _T_358[21] <= _T_504 @[el2_lib.scala 413:30] + node _T_505 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 408:36] + _T_353[26] <= _T_505 @[el2_lib.scala 408:30] + node _T_506 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 409:36] + _T_354[26] <= _T_506 @[el2_lib.scala 409:30] + node _T_507 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 410:36] + _T_355[26] <= _T_507 @[el2_lib.scala 410:30] + node _T_508 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 412:36] + _T_357[22] <= _T_508 @[el2_lib.scala 412:30] + node _T_509 = bits(ifu_bus_rdata_ff, 48, 48) @[el2_lib.scala 413:36] + _T_358[22] <= _T_509 @[el2_lib.scala 413:30] + node _T_510 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 411:36] + _T_356[23] <= _T_510 @[el2_lib.scala 411:30] + node _T_511 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 412:36] + _T_357[23] <= _T_511 @[el2_lib.scala 412:30] + node _T_512 = bits(ifu_bus_rdata_ff, 49, 49) @[el2_lib.scala 413:36] + _T_358[23] <= _T_512 @[el2_lib.scala 413:30] + node _T_513 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 408:36] + _T_353[27] <= _T_513 @[el2_lib.scala 408:30] + node _T_514 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 411:36] + _T_356[24] <= _T_514 @[el2_lib.scala 411:30] + node _T_515 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 412:36] + _T_357[24] <= _T_515 @[el2_lib.scala 412:30] + node _T_516 = bits(ifu_bus_rdata_ff, 50, 50) @[el2_lib.scala 413:36] + _T_358[24] <= _T_516 @[el2_lib.scala 413:30] + node _T_517 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 409:36] + _T_354[27] <= _T_517 @[el2_lib.scala 409:30] + node _T_518 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 411:36] + _T_356[25] <= _T_518 @[el2_lib.scala 411:30] + node _T_519 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 412:36] + _T_357[25] <= _T_519 @[el2_lib.scala 412:30] + node _T_520 = bits(ifu_bus_rdata_ff, 51, 51) @[el2_lib.scala 413:36] + _T_358[25] <= _T_520 @[el2_lib.scala 413:30] + node _T_521 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 408:36] + _T_353[28] <= _T_521 @[el2_lib.scala 408:30] + node _T_522 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 409:36] + _T_354[28] <= _T_522 @[el2_lib.scala 409:30] + node _T_523 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 411:36] + _T_356[26] <= _T_523 @[el2_lib.scala 411:30] + node _T_524 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 412:36] + _T_357[26] <= _T_524 @[el2_lib.scala 412:30] + node _T_525 = bits(ifu_bus_rdata_ff, 52, 52) @[el2_lib.scala 413:36] + _T_358[26] <= _T_525 @[el2_lib.scala 413:30] + node _T_526 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 410:36] + _T_355[27] <= _T_526 @[el2_lib.scala 410:30] + node _T_527 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 411:36] + _T_356[27] <= _T_527 @[el2_lib.scala 411:30] + node _T_528 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 412:36] + _T_357[27] <= _T_528 @[el2_lib.scala 412:30] + node _T_529 = bits(ifu_bus_rdata_ff, 53, 53) @[el2_lib.scala 413:36] + _T_358[27] <= _T_529 @[el2_lib.scala 413:30] + node _T_530 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 408:36] + _T_353[29] <= _T_530 @[el2_lib.scala 408:30] + node _T_531 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 410:36] + _T_355[28] <= _T_531 @[el2_lib.scala 410:30] + node _T_532 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 411:36] + _T_356[28] <= _T_532 @[el2_lib.scala 411:30] + node _T_533 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 412:36] + _T_357[28] <= _T_533 @[el2_lib.scala 412:30] + node _T_534 = bits(ifu_bus_rdata_ff, 54, 54) @[el2_lib.scala 413:36] + _T_358[28] <= _T_534 @[el2_lib.scala 413:30] + node _T_535 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 409:36] + _T_354[29] <= _T_535 @[el2_lib.scala 409:30] + node _T_536 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 410:36] + _T_355[29] <= _T_536 @[el2_lib.scala 410:30] + node _T_537 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 411:36] + _T_356[29] <= _T_537 @[el2_lib.scala 411:30] + node _T_538 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 412:36] + _T_357[29] <= _T_538 @[el2_lib.scala 412:30] + node _T_539 = bits(ifu_bus_rdata_ff, 55, 55) @[el2_lib.scala 413:36] + _T_358[29] <= _T_539 @[el2_lib.scala 413:30] + node _T_540 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 408:36] + _T_353[30] <= _T_540 @[el2_lib.scala 408:30] + node _T_541 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 409:36] + _T_354[30] <= _T_541 @[el2_lib.scala 409:30] + node _T_542 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 410:36] + _T_355[30] <= _T_542 @[el2_lib.scala 410:30] + node _T_543 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 411:36] + _T_356[30] <= _T_543 @[el2_lib.scala 411:30] + node _T_544 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 412:36] + _T_357[30] <= _T_544 @[el2_lib.scala 412:30] + node _T_545 = bits(ifu_bus_rdata_ff, 56, 56) @[el2_lib.scala 413:36] + _T_358[30] <= _T_545 @[el2_lib.scala 413:30] + node _T_546 = bits(ifu_bus_rdata_ff, 57, 57) @[el2_lib.scala 408:36] + _T_353[31] <= _T_546 @[el2_lib.scala 408:30] + node _T_547 = bits(ifu_bus_rdata_ff, 57, 57) @[el2_lib.scala 414:36] + _T_359[0] <= _T_547 @[el2_lib.scala 414:30] + node _T_548 = bits(ifu_bus_rdata_ff, 58, 58) @[el2_lib.scala 409:36] + _T_354[31] <= _T_548 @[el2_lib.scala 409:30] + node _T_549 = bits(ifu_bus_rdata_ff, 58, 58) @[el2_lib.scala 414:36] + _T_359[1] <= _T_549 @[el2_lib.scala 414:30] + node _T_550 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 408:36] + _T_353[32] <= _T_550 @[el2_lib.scala 408:30] + node _T_551 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 409:36] + _T_354[32] <= _T_551 @[el2_lib.scala 409:30] + node _T_552 = bits(ifu_bus_rdata_ff, 59, 59) @[el2_lib.scala 414:36] + _T_359[2] <= _T_552 @[el2_lib.scala 414:30] + node _T_553 = bits(ifu_bus_rdata_ff, 60, 60) @[el2_lib.scala 410:36] + _T_355[31] <= _T_553 @[el2_lib.scala 410:30] + node _T_554 = bits(ifu_bus_rdata_ff, 60, 60) @[el2_lib.scala 414:36] + _T_359[3] <= _T_554 @[el2_lib.scala 414:30] + node _T_555 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 408:36] + _T_353[33] <= _T_555 @[el2_lib.scala 408:30] + node _T_556 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 410:36] + _T_355[32] <= _T_556 @[el2_lib.scala 410:30] + node _T_557 = bits(ifu_bus_rdata_ff, 61, 61) @[el2_lib.scala 414:36] + _T_359[4] <= _T_557 @[el2_lib.scala 414:30] + node _T_558 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 409:36] + _T_354[33] <= _T_558 @[el2_lib.scala 409:30] + node _T_559 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 410:36] + _T_355[33] <= _T_559 @[el2_lib.scala 410:30] + node _T_560 = bits(ifu_bus_rdata_ff, 62, 62) @[el2_lib.scala 414:36] + _T_359[5] <= _T_560 @[el2_lib.scala 414:30] + node _T_561 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 408:36] + _T_353[34] <= _T_561 @[el2_lib.scala 408:30] + node _T_562 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 409:36] + _T_354[34] <= _T_562 @[el2_lib.scala 409:30] + node _T_563 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 410:36] + _T_355[34] <= _T_563 @[el2_lib.scala 410:30] + node _T_564 = bits(ifu_bus_rdata_ff, 63, 63) @[el2_lib.scala 414:36] + _T_359[6] <= _T_564 @[el2_lib.scala 414:30] + node _T_565 = cat(_T_359[2], _T_359[1]) @[el2_lib.scala 416:13] + node _T_566 = cat(_T_565, _T_359[0]) @[el2_lib.scala 416:13] + node _T_567 = cat(_T_359[4], _T_359[3]) @[el2_lib.scala 416:13] + node _T_568 = cat(_T_359[6], _T_359[5]) @[el2_lib.scala 416:13] + node _T_569 = cat(_T_568, _T_567) @[el2_lib.scala 416:13] + node _T_570 = cat(_T_569, _T_566) @[el2_lib.scala 416:13] + node _T_571 = xorr(_T_570) @[el2_lib.scala 416:20] + node _T_572 = cat(_T_358[2], _T_358[1]) @[el2_lib.scala 416:30] + node _T_573 = cat(_T_572, _T_358[0]) @[el2_lib.scala 416:30] + node _T_574 = cat(_T_358[4], _T_358[3]) @[el2_lib.scala 416:30] + node _T_575 = cat(_T_358[6], _T_358[5]) @[el2_lib.scala 416:30] + node _T_576 = cat(_T_575, _T_574) @[el2_lib.scala 416:30] + node _T_577 = cat(_T_576, _T_573) @[el2_lib.scala 416:30] + node _T_578 = cat(_T_358[8], _T_358[7]) @[el2_lib.scala 416:30] + node _T_579 = cat(_T_358[10], _T_358[9]) @[el2_lib.scala 416:30] + node _T_580 = cat(_T_579, _T_578) @[el2_lib.scala 416:30] + node _T_581 = cat(_T_358[12], _T_358[11]) @[el2_lib.scala 416:30] + node _T_582 = cat(_T_358[14], _T_358[13]) @[el2_lib.scala 416:30] + node _T_583 = cat(_T_582, _T_581) @[el2_lib.scala 416:30] + node _T_584 = cat(_T_583, _T_580) @[el2_lib.scala 416:30] + node _T_585 = cat(_T_584, _T_577) @[el2_lib.scala 416:30] + node _T_586 = cat(_T_358[16], _T_358[15]) @[el2_lib.scala 416:30] + node _T_587 = cat(_T_358[18], _T_358[17]) @[el2_lib.scala 416:30] + node _T_588 = cat(_T_587, _T_586) @[el2_lib.scala 416:30] + node _T_589 = cat(_T_358[20], _T_358[19]) @[el2_lib.scala 416:30] + node _T_590 = cat(_T_358[22], _T_358[21]) @[el2_lib.scala 416:30] + node _T_591 = cat(_T_590, _T_589) @[el2_lib.scala 416:30] + node _T_592 = cat(_T_591, _T_588) @[el2_lib.scala 416:30] + node _T_593 = cat(_T_358[24], _T_358[23]) @[el2_lib.scala 416:30] + node _T_594 = cat(_T_358[26], _T_358[25]) @[el2_lib.scala 416:30] + node _T_595 = cat(_T_594, _T_593) @[el2_lib.scala 416:30] + node _T_596 = cat(_T_358[28], _T_358[27]) @[el2_lib.scala 416:30] + node _T_597 = cat(_T_358[30], _T_358[29]) @[el2_lib.scala 416:30] + node _T_598 = cat(_T_597, _T_596) @[el2_lib.scala 416:30] + node _T_599 = cat(_T_598, _T_595) @[el2_lib.scala 416:30] + node _T_600 = cat(_T_599, _T_592) @[el2_lib.scala 416:30] + node _T_601 = cat(_T_600, _T_585) @[el2_lib.scala 416:30] + node _T_602 = xorr(_T_601) @[el2_lib.scala 416:37] + node _T_603 = cat(_T_357[2], _T_357[1]) @[el2_lib.scala 416:47] + node _T_604 = cat(_T_603, _T_357[0]) @[el2_lib.scala 416:47] + node _T_605 = cat(_T_357[4], _T_357[3]) @[el2_lib.scala 416:47] + node _T_606 = cat(_T_357[6], _T_357[5]) @[el2_lib.scala 416:47] + node _T_607 = cat(_T_606, _T_605) @[el2_lib.scala 416:47] + node _T_608 = cat(_T_607, _T_604) @[el2_lib.scala 416:47] + node _T_609 = cat(_T_357[8], _T_357[7]) @[el2_lib.scala 416:47] + node _T_610 = cat(_T_357[10], _T_357[9]) @[el2_lib.scala 416:47] + node _T_611 = cat(_T_610, _T_609) @[el2_lib.scala 416:47] + node _T_612 = cat(_T_357[12], _T_357[11]) @[el2_lib.scala 416:47] + node _T_613 = cat(_T_357[14], _T_357[13]) @[el2_lib.scala 416:47] + node _T_614 = cat(_T_613, _T_612) @[el2_lib.scala 416:47] + node _T_615 = cat(_T_614, _T_611) @[el2_lib.scala 416:47] + node _T_616 = cat(_T_615, _T_608) @[el2_lib.scala 416:47] + node _T_617 = cat(_T_357[16], _T_357[15]) @[el2_lib.scala 416:47] + node _T_618 = cat(_T_357[18], _T_357[17]) @[el2_lib.scala 416:47] + node _T_619 = cat(_T_618, _T_617) @[el2_lib.scala 416:47] + node _T_620 = cat(_T_357[20], _T_357[19]) @[el2_lib.scala 416:47] + node _T_621 = cat(_T_357[22], _T_357[21]) @[el2_lib.scala 416:47] + node _T_622 = cat(_T_621, _T_620) @[el2_lib.scala 416:47] + node _T_623 = cat(_T_622, _T_619) @[el2_lib.scala 416:47] + node _T_624 = cat(_T_357[24], _T_357[23]) @[el2_lib.scala 416:47] + node _T_625 = cat(_T_357[26], _T_357[25]) @[el2_lib.scala 416:47] + node _T_626 = cat(_T_625, _T_624) @[el2_lib.scala 416:47] + node _T_627 = cat(_T_357[28], _T_357[27]) @[el2_lib.scala 416:47] + node _T_628 = cat(_T_357[30], _T_357[29]) @[el2_lib.scala 416:47] + node _T_629 = cat(_T_628, _T_627) @[el2_lib.scala 416:47] + node _T_630 = cat(_T_629, _T_626) @[el2_lib.scala 416:47] + node _T_631 = cat(_T_630, _T_623) @[el2_lib.scala 416:47] + node _T_632 = cat(_T_631, _T_616) @[el2_lib.scala 416:47] + node _T_633 = xorr(_T_632) @[el2_lib.scala 416:54] + node _T_634 = cat(_T_356[2], _T_356[1]) @[el2_lib.scala 416:64] + node _T_635 = cat(_T_634, _T_356[0]) @[el2_lib.scala 416:64] + node _T_636 = cat(_T_356[4], _T_356[3]) @[el2_lib.scala 416:64] + node _T_637 = cat(_T_356[6], _T_356[5]) @[el2_lib.scala 416:64] + node _T_638 = cat(_T_637, _T_636) @[el2_lib.scala 416:64] + node _T_639 = cat(_T_638, _T_635) @[el2_lib.scala 416:64] + node _T_640 = cat(_T_356[8], _T_356[7]) @[el2_lib.scala 416:64] + node _T_641 = cat(_T_356[10], _T_356[9]) @[el2_lib.scala 416:64] + node _T_642 = cat(_T_641, _T_640) @[el2_lib.scala 416:64] + node _T_643 = cat(_T_356[12], _T_356[11]) @[el2_lib.scala 416:64] + node _T_644 = cat(_T_356[14], _T_356[13]) @[el2_lib.scala 416:64] + node _T_645 = cat(_T_644, _T_643) @[el2_lib.scala 416:64] + node _T_646 = cat(_T_645, _T_642) @[el2_lib.scala 416:64] + node _T_647 = cat(_T_646, _T_639) @[el2_lib.scala 416:64] + node _T_648 = cat(_T_356[16], _T_356[15]) @[el2_lib.scala 416:64] + node _T_649 = cat(_T_356[18], _T_356[17]) @[el2_lib.scala 416:64] + node _T_650 = cat(_T_649, _T_648) @[el2_lib.scala 416:64] + node _T_651 = cat(_T_356[20], _T_356[19]) @[el2_lib.scala 416:64] + node _T_652 = cat(_T_356[22], _T_356[21]) @[el2_lib.scala 416:64] + node _T_653 = cat(_T_652, _T_651) @[el2_lib.scala 416:64] + node _T_654 = cat(_T_653, _T_650) @[el2_lib.scala 416:64] + node _T_655 = cat(_T_356[24], _T_356[23]) @[el2_lib.scala 416:64] + node _T_656 = cat(_T_356[26], _T_356[25]) @[el2_lib.scala 416:64] + node _T_657 = cat(_T_656, _T_655) @[el2_lib.scala 416:64] + node _T_658 = cat(_T_356[28], _T_356[27]) @[el2_lib.scala 416:64] + node _T_659 = cat(_T_356[30], _T_356[29]) @[el2_lib.scala 416:64] + node _T_660 = cat(_T_659, _T_658) @[el2_lib.scala 416:64] + node _T_661 = cat(_T_660, _T_657) @[el2_lib.scala 416:64] + node _T_662 = cat(_T_661, _T_654) @[el2_lib.scala 416:64] + node _T_663 = cat(_T_662, _T_647) @[el2_lib.scala 416:64] + node _T_664 = xorr(_T_663) @[el2_lib.scala 416:71] + node _T_665 = cat(_T_355[1], _T_355[0]) @[el2_lib.scala 416:81] + node _T_666 = cat(_T_355[3], _T_355[2]) @[el2_lib.scala 416:81] + node _T_667 = cat(_T_666, _T_665) @[el2_lib.scala 416:81] + node _T_668 = cat(_T_355[5], _T_355[4]) @[el2_lib.scala 416:81] + node _T_669 = cat(_T_355[7], _T_355[6]) @[el2_lib.scala 416:81] + node _T_670 = cat(_T_669, _T_668) @[el2_lib.scala 416:81] + node _T_671 = cat(_T_670, _T_667) @[el2_lib.scala 416:81] + node _T_672 = cat(_T_355[9], _T_355[8]) @[el2_lib.scala 416:81] + node _T_673 = cat(_T_355[11], _T_355[10]) @[el2_lib.scala 416:81] + node _T_674 = cat(_T_673, _T_672) @[el2_lib.scala 416:81] + node _T_675 = cat(_T_355[13], _T_355[12]) @[el2_lib.scala 416:81] + node _T_676 = cat(_T_355[16], _T_355[15]) @[el2_lib.scala 416:81] + node _T_677 = cat(_T_676, _T_355[14]) @[el2_lib.scala 416:81] + node _T_678 = cat(_T_677, _T_675) @[el2_lib.scala 416:81] + node _T_679 = cat(_T_678, _T_674) @[el2_lib.scala 416:81] + node _T_680 = cat(_T_679, _T_671) @[el2_lib.scala 416:81] + node _T_681 = cat(_T_355[18], _T_355[17]) @[el2_lib.scala 416:81] + node _T_682 = cat(_T_355[20], _T_355[19]) @[el2_lib.scala 416:81] + node _T_683 = cat(_T_682, _T_681) @[el2_lib.scala 416:81] + node _T_684 = cat(_T_355[22], _T_355[21]) @[el2_lib.scala 416:81] + node _T_685 = cat(_T_355[25], _T_355[24]) @[el2_lib.scala 416:81] + node _T_686 = cat(_T_685, _T_355[23]) @[el2_lib.scala 416:81] + node _T_687 = cat(_T_686, _T_684) @[el2_lib.scala 416:81] + node _T_688 = cat(_T_687, _T_683) @[el2_lib.scala 416:81] + node _T_689 = cat(_T_355[27], _T_355[26]) @[el2_lib.scala 416:81] + node _T_690 = cat(_T_355[29], _T_355[28]) @[el2_lib.scala 416:81] + node _T_691 = cat(_T_690, _T_689) @[el2_lib.scala 416:81] + node _T_692 = cat(_T_355[31], _T_355[30]) @[el2_lib.scala 416:81] + node _T_693 = cat(_T_355[34], _T_355[33]) @[el2_lib.scala 416:81] + node _T_694 = cat(_T_693, _T_355[32]) @[el2_lib.scala 416:81] + node _T_695 = cat(_T_694, _T_692) @[el2_lib.scala 416:81] + node _T_696 = cat(_T_695, _T_691) @[el2_lib.scala 416:81] + node _T_697 = cat(_T_696, _T_688) @[el2_lib.scala 416:81] + node _T_698 = cat(_T_697, _T_680) @[el2_lib.scala 416:81] + node _T_699 = xorr(_T_698) @[el2_lib.scala 416:88] + node _T_700 = cat(_T_354[1], _T_354[0]) @[el2_lib.scala 416:98] + node _T_701 = cat(_T_354[3], _T_354[2]) @[el2_lib.scala 416:98] + node _T_702 = cat(_T_701, _T_700) @[el2_lib.scala 416:98] + node _T_703 = cat(_T_354[5], _T_354[4]) @[el2_lib.scala 416:98] + node _T_704 = cat(_T_354[7], _T_354[6]) @[el2_lib.scala 416:98] + node _T_705 = cat(_T_704, _T_703) @[el2_lib.scala 416:98] + node _T_706 = cat(_T_705, _T_702) @[el2_lib.scala 416:98] + node _T_707 = cat(_T_354[9], _T_354[8]) @[el2_lib.scala 416:98] + node _T_708 = cat(_T_354[11], _T_354[10]) @[el2_lib.scala 416:98] + node _T_709 = cat(_T_708, _T_707) @[el2_lib.scala 416:98] + node _T_710 = cat(_T_354[13], _T_354[12]) @[el2_lib.scala 416:98] + node _T_711 = cat(_T_354[16], _T_354[15]) @[el2_lib.scala 416:98] + node _T_712 = cat(_T_711, _T_354[14]) @[el2_lib.scala 416:98] + node _T_713 = cat(_T_712, _T_710) @[el2_lib.scala 416:98] + node _T_714 = cat(_T_713, _T_709) @[el2_lib.scala 416:98] + node _T_715 = cat(_T_714, _T_706) @[el2_lib.scala 416:98] + node _T_716 = cat(_T_354[18], _T_354[17]) @[el2_lib.scala 416:98] + node _T_717 = cat(_T_354[20], _T_354[19]) @[el2_lib.scala 416:98] + node _T_718 = cat(_T_717, _T_716) @[el2_lib.scala 416:98] + node _T_719 = cat(_T_354[22], _T_354[21]) @[el2_lib.scala 416:98] + node _T_720 = cat(_T_354[25], _T_354[24]) @[el2_lib.scala 416:98] + node _T_721 = cat(_T_720, _T_354[23]) @[el2_lib.scala 416:98] + node _T_722 = cat(_T_721, _T_719) @[el2_lib.scala 416:98] + node _T_723 = cat(_T_722, _T_718) @[el2_lib.scala 416:98] + node _T_724 = cat(_T_354[27], _T_354[26]) @[el2_lib.scala 416:98] + node _T_725 = cat(_T_354[29], _T_354[28]) @[el2_lib.scala 416:98] + node _T_726 = cat(_T_725, _T_724) @[el2_lib.scala 416:98] + node _T_727 = cat(_T_354[31], _T_354[30]) @[el2_lib.scala 416:98] + node _T_728 = cat(_T_354[34], _T_354[33]) @[el2_lib.scala 416:98] + node _T_729 = cat(_T_728, _T_354[32]) @[el2_lib.scala 416:98] + node _T_730 = cat(_T_729, _T_727) @[el2_lib.scala 416:98] + node _T_731 = cat(_T_730, _T_726) @[el2_lib.scala 416:98] + node _T_732 = cat(_T_731, _T_723) @[el2_lib.scala 416:98] + node _T_733 = cat(_T_732, _T_715) @[el2_lib.scala 416:98] + node _T_734 = xorr(_T_733) @[el2_lib.scala 416:105] + node _T_735 = cat(_T_353[1], _T_353[0]) @[el2_lib.scala 416:115] + node _T_736 = cat(_T_353[3], _T_353[2]) @[el2_lib.scala 416:115] + node _T_737 = cat(_T_736, _T_735) @[el2_lib.scala 416:115] + node _T_738 = cat(_T_353[5], _T_353[4]) @[el2_lib.scala 416:115] + node _T_739 = cat(_T_353[7], _T_353[6]) @[el2_lib.scala 416:115] + node _T_740 = cat(_T_739, _T_738) @[el2_lib.scala 416:115] + node _T_741 = cat(_T_740, _T_737) @[el2_lib.scala 416:115] + node _T_742 = cat(_T_353[9], _T_353[8]) @[el2_lib.scala 416:115] + node _T_743 = cat(_T_353[11], _T_353[10]) @[el2_lib.scala 416:115] + node _T_744 = cat(_T_743, _T_742) @[el2_lib.scala 416:115] + node _T_745 = cat(_T_353[13], _T_353[12]) @[el2_lib.scala 416:115] + node _T_746 = cat(_T_353[16], _T_353[15]) @[el2_lib.scala 416:115] + node _T_747 = cat(_T_746, _T_353[14]) @[el2_lib.scala 416:115] + node _T_748 = cat(_T_747, _T_745) @[el2_lib.scala 416:115] + node _T_749 = cat(_T_748, _T_744) @[el2_lib.scala 416:115] + node _T_750 = cat(_T_749, _T_741) @[el2_lib.scala 416:115] + node _T_751 = cat(_T_353[18], _T_353[17]) @[el2_lib.scala 416:115] + node _T_752 = cat(_T_353[20], _T_353[19]) @[el2_lib.scala 416:115] + node _T_753 = cat(_T_752, _T_751) @[el2_lib.scala 416:115] + node _T_754 = cat(_T_353[22], _T_353[21]) @[el2_lib.scala 416:115] + node _T_755 = cat(_T_353[25], _T_353[24]) @[el2_lib.scala 416:115] + node _T_756 = cat(_T_755, _T_353[23]) @[el2_lib.scala 416:115] + node _T_757 = cat(_T_756, _T_754) @[el2_lib.scala 416:115] + node _T_758 = cat(_T_757, _T_753) @[el2_lib.scala 416:115] + node _T_759 = cat(_T_353[27], _T_353[26]) @[el2_lib.scala 416:115] + node _T_760 = cat(_T_353[29], _T_353[28]) @[el2_lib.scala 416:115] + node _T_761 = cat(_T_760, _T_759) @[el2_lib.scala 416:115] + node _T_762 = cat(_T_353[31], _T_353[30]) @[el2_lib.scala 416:115] + node _T_763 = cat(_T_353[34], _T_353[33]) @[el2_lib.scala 416:115] + node _T_764 = cat(_T_763, _T_353[32]) @[el2_lib.scala 416:115] + node _T_765 = cat(_T_764, _T_762) @[el2_lib.scala 416:115] + node _T_766 = cat(_T_765, _T_761) @[el2_lib.scala 416:115] + node _T_767 = cat(_T_766, _T_758) @[el2_lib.scala 416:115] + node _T_768 = cat(_T_767, _T_750) @[el2_lib.scala 416:115] + node _T_769 = xorr(_T_768) @[el2_lib.scala 416:122] + node _T_770 = cat(_T_699, _T_734) @[Cat.scala 29:58] + node _T_771 = cat(_T_770, _T_769) @[Cat.scala 29:58] + node _T_772 = cat(_T_633, _T_664) @[Cat.scala 29:58] + node _T_773 = cat(_T_571, _T_602) @[Cat.scala 29:58] + node _T_774 = cat(_T_773, _T_772) @[Cat.scala 29:58] + node ic_wr_ecc = cat(_T_774, _T_771) @[Cat.scala 29:58] + wire _T_775 : UInt<1>[35] @[el2_lib.scala 395:18] + wire _T_776 : UInt<1>[35] @[el2_lib.scala 396:18] + wire _T_777 : UInt<1>[35] @[el2_lib.scala 397:18] + wire _T_778 : UInt<1>[31] @[el2_lib.scala 398:18] + wire _T_779 : UInt<1>[31] @[el2_lib.scala 399:18] + wire _T_780 : UInt<1>[31] @[el2_lib.scala 400:18] + wire _T_781 : UInt<1>[7] @[el2_lib.scala 401:18] + node _T_782 = bits(ic_miss_buff_half, 0, 0) @[el2_lib.scala 408:36] + _T_775[0] <= _T_782 @[el2_lib.scala 408:30] + node _T_783 = bits(ic_miss_buff_half, 0, 0) @[el2_lib.scala 409:36] + _T_776[0] <= _T_783 @[el2_lib.scala 409:30] + node _T_784 = bits(ic_miss_buff_half, 1, 1) @[el2_lib.scala 408:36] + _T_775[1] <= _T_784 @[el2_lib.scala 408:30] + node _T_785 = bits(ic_miss_buff_half, 1, 1) @[el2_lib.scala 410:36] + _T_777[0] <= _T_785 @[el2_lib.scala 410:30] + node _T_786 = bits(ic_miss_buff_half, 2, 2) @[el2_lib.scala 409:36] + _T_776[1] <= _T_786 @[el2_lib.scala 409:30] + node _T_787 = bits(ic_miss_buff_half, 2, 2) @[el2_lib.scala 410:36] + _T_777[1] <= _T_787 @[el2_lib.scala 410:30] + node _T_788 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 408:36] + _T_775[2] <= _T_788 @[el2_lib.scala 408:30] + node _T_789 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 409:36] + _T_776[2] <= _T_789 @[el2_lib.scala 409:30] + node _T_790 = bits(ic_miss_buff_half, 3, 3) @[el2_lib.scala 410:36] + _T_777[2] <= _T_790 @[el2_lib.scala 410:30] + node _T_791 = bits(ic_miss_buff_half, 4, 4) @[el2_lib.scala 408:36] + _T_775[3] <= _T_791 @[el2_lib.scala 408:30] + node _T_792 = bits(ic_miss_buff_half, 4, 4) @[el2_lib.scala 411:36] + _T_778[0] <= _T_792 @[el2_lib.scala 411:30] + node _T_793 = bits(ic_miss_buff_half, 5, 5) @[el2_lib.scala 409:36] + _T_776[3] <= _T_793 @[el2_lib.scala 409:30] + node _T_794 = bits(ic_miss_buff_half, 5, 5) @[el2_lib.scala 411:36] + _T_778[1] <= _T_794 @[el2_lib.scala 411:30] + node _T_795 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 408:36] + _T_775[4] <= _T_795 @[el2_lib.scala 408:30] + node _T_796 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 409:36] + _T_776[4] <= _T_796 @[el2_lib.scala 409:30] + node _T_797 = bits(ic_miss_buff_half, 6, 6) @[el2_lib.scala 411:36] + _T_778[2] <= _T_797 @[el2_lib.scala 411:30] + node _T_798 = bits(ic_miss_buff_half, 7, 7) @[el2_lib.scala 410:36] + _T_777[3] <= _T_798 @[el2_lib.scala 410:30] + node _T_799 = bits(ic_miss_buff_half, 7, 7) @[el2_lib.scala 411:36] + _T_778[3] <= _T_799 @[el2_lib.scala 411:30] + node _T_800 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 408:36] + _T_775[5] <= _T_800 @[el2_lib.scala 408:30] + node _T_801 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 410:36] + _T_777[4] <= _T_801 @[el2_lib.scala 410:30] + node _T_802 = bits(ic_miss_buff_half, 8, 8) @[el2_lib.scala 411:36] + _T_778[4] <= _T_802 @[el2_lib.scala 411:30] + node _T_803 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 409:36] + _T_776[5] <= _T_803 @[el2_lib.scala 409:30] + node _T_804 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 410:36] + _T_777[5] <= _T_804 @[el2_lib.scala 410:30] + node _T_805 = bits(ic_miss_buff_half, 9, 9) @[el2_lib.scala 411:36] + _T_778[5] <= _T_805 @[el2_lib.scala 411:30] + node _T_806 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 408:36] + _T_775[6] <= _T_806 @[el2_lib.scala 408:30] + node _T_807 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 409:36] + _T_776[6] <= _T_807 @[el2_lib.scala 409:30] + node _T_808 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 410:36] + _T_777[6] <= _T_808 @[el2_lib.scala 410:30] + node _T_809 = bits(ic_miss_buff_half, 10, 10) @[el2_lib.scala 411:36] + _T_778[6] <= _T_809 @[el2_lib.scala 411:30] + node _T_810 = bits(ic_miss_buff_half, 11, 11) @[el2_lib.scala 408:36] + _T_775[7] <= _T_810 @[el2_lib.scala 408:30] + node _T_811 = bits(ic_miss_buff_half, 11, 11) @[el2_lib.scala 412:36] + _T_779[0] <= _T_811 @[el2_lib.scala 412:30] + node _T_812 = bits(ic_miss_buff_half, 12, 12) @[el2_lib.scala 409:36] + _T_776[7] <= _T_812 @[el2_lib.scala 409:30] + node _T_813 = bits(ic_miss_buff_half, 12, 12) @[el2_lib.scala 412:36] + _T_779[1] <= _T_813 @[el2_lib.scala 412:30] + node _T_814 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 408:36] + _T_775[8] <= _T_814 @[el2_lib.scala 408:30] + node _T_815 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 409:36] + _T_776[8] <= _T_815 @[el2_lib.scala 409:30] + node _T_816 = bits(ic_miss_buff_half, 13, 13) @[el2_lib.scala 412:36] + _T_779[2] <= _T_816 @[el2_lib.scala 412:30] + node _T_817 = bits(ic_miss_buff_half, 14, 14) @[el2_lib.scala 410:36] + _T_777[7] <= _T_817 @[el2_lib.scala 410:30] + node _T_818 = bits(ic_miss_buff_half, 14, 14) @[el2_lib.scala 412:36] + _T_779[3] <= _T_818 @[el2_lib.scala 412:30] + node _T_819 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 408:36] + _T_775[9] <= _T_819 @[el2_lib.scala 408:30] + node _T_820 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 410:36] + _T_777[8] <= _T_820 @[el2_lib.scala 410:30] + node _T_821 = bits(ic_miss_buff_half, 15, 15) @[el2_lib.scala 412:36] + _T_779[4] <= _T_821 @[el2_lib.scala 412:30] + node _T_822 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 409:36] + _T_776[9] <= _T_822 @[el2_lib.scala 409:30] + node _T_823 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 410:36] + _T_777[9] <= _T_823 @[el2_lib.scala 410:30] + node _T_824 = bits(ic_miss_buff_half, 16, 16) @[el2_lib.scala 412:36] + _T_779[5] <= _T_824 @[el2_lib.scala 412:30] + node _T_825 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 408:36] + _T_775[10] <= _T_825 @[el2_lib.scala 408:30] + node _T_826 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 409:36] + _T_776[10] <= _T_826 @[el2_lib.scala 409:30] + node _T_827 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 410:36] + _T_777[10] <= _T_827 @[el2_lib.scala 410:30] + node _T_828 = bits(ic_miss_buff_half, 17, 17) @[el2_lib.scala 412:36] + _T_779[6] <= _T_828 @[el2_lib.scala 412:30] + node _T_829 = bits(ic_miss_buff_half, 18, 18) @[el2_lib.scala 411:36] + _T_778[7] <= _T_829 @[el2_lib.scala 411:30] + node _T_830 = bits(ic_miss_buff_half, 18, 18) @[el2_lib.scala 412:36] + _T_779[7] <= _T_830 @[el2_lib.scala 412:30] + node _T_831 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 408:36] + _T_775[11] <= _T_831 @[el2_lib.scala 408:30] + node _T_832 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 411:36] + _T_778[8] <= _T_832 @[el2_lib.scala 411:30] + node _T_833 = bits(ic_miss_buff_half, 19, 19) @[el2_lib.scala 412:36] + _T_779[8] <= _T_833 @[el2_lib.scala 412:30] + node _T_834 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 409:36] + _T_776[11] <= _T_834 @[el2_lib.scala 409:30] + node _T_835 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 411:36] + _T_778[9] <= _T_835 @[el2_lib.scala 411:30] + node _T_836 = bits(ic_miss_buff_half, 20, 20) @[el2_lib.scala 412:36] + _T_779[9] <= _T_836 @[el2_lib.scala 412:30] + node _T_837 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 408:36] + _T_775[12] <= _T_837 @[el2_lib.scala 408:30] + node _T_838 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 409:36] + _T_776[12] <= _T_838 @[el2_lib.scala 409:30] + node _T_839 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 411:36] + _T_778[10] <= _T_839 @[el2_lib.scala 411:30] + node _T_840 = bits(ic_miss_buff_half, 21, 21) @[el2_lib.scala 412:36] + _T_779[10] <= _T_840 @[el2_lib.scala 412:30] + node _T_841 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 410:36] + _T_777[11] <= _T_841 @[el2_lib.scala 410:30] + node _T_842 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 411:36] + _T_778[11] <= _T_842 @[el2_lib.scala 411:30] + node _T_843 = bits(ic_miss_buff_half, 22, 22) @[el2_lib.scala 412:36] + _T_779[11] <= _T_843 @[el2_lib.scala 412:30] + node _T_844 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 408:36] + _T_775[13] <= _T_844 @[el2_lib.scala 408:30] + node _T_845 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 410:36] + _T_777[12] <= _T_845 @[el2_lib.scala 410:30] + node _T_846 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 411:36] + _T_778[12] <= _T_846 @[el2_lib.scala 411:30] + node _T_847 = bits(ic_miss_buff_half, 23, 23) @[el2_lib.scala 412:36] + _T_779[12] <= _T_847 @[el2_lib.scala 412:30] + node _T_848 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 409:36] + _T_776[13] <= _T_848 @[el2_lib.scala 409:30] + node _T_849 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 410:36] + _T_777[13] <= _T_849 @[el2_lib.scala 410:30] + node _T_850 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 411:36] + _T_778[13] <= _T_850 @[el2_lib.scala 411:30] + node _T_851 = bits(ic_miss_buff_half, 24, 24) @[el2_lib.scala 412:36] + _T_779[13] <= _T_851 @[el2_lib.scala 412:30] + node _T_852 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 408:36] + _T_775[14] <= _T_852 @[el2_lib.scala 408:30] + node _T_853 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 409:36] + _T_776[14] <= _T_853 @[el2_lib.scala 409:30] + node _T_854 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 410:36] + _T_777[14] <= _T_854 @[el2_lib.scala 410:30] + node _T_855 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 411:36] + _T_778[14] <= _T_855 @[el2_lib.scala 411:30] + node _T_856 = bits(ic_miss_buff_half, 25, 25) @[el2_lib.scala 412:36] + _T_779[14] <= _T_856 @[el2_lib.scala 412:30] + node _T_857 = bits(ic_miss_buff_half, 26, 26) @[el2_lib.scala 408:36] + _T_775[15] <= _T_857 @[el2_lib.scala 408:30] + node _T_858 = bits(ic_miss_buff_half, 26, 26) @[el2_lib.scala 413:36] + _T_780[0] <= _T_858 @[el2_lib.scala 413:30] + node _T_859 = bits(ic_miss_buff_half, 27, 27) @[el2_lib.scala 409:36] + _T_776[15] <= _T_859 @[el2_lib.scala 409:30] + node _T_860 = bits(ic_miss_buff_half, 27, 27) @[el2_lib.scala 413:36] + _T_780[1] <= _T_860 @[el2_lib.scala 413:30] + node _T_861 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 408:36] + _T_775[16] <= _T_861 @[el2_lib.scala 408:30] + node _T_862 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 409:36] + _T_776[16] <= _T_862 @[el2_lib.scala 409:30] + node _T_863 = bits(ic_miss_buff_half, 28, 28) @[el2_lib.scala 413:36] + _T_780[2] <= _T_863 @[el2_lib.scala 413:30] + node _T_864 = bits(ic_miss_buff_half, 29, 29) @[el2_lib.scala 410:36] + _T_777[15] <= _T_864 @[el2_lib.scala 410:30] + node _T_865 = bits(ic_miss_buff_half, 29, 29) @[el2_lib.scala 413:36] + _T_780[3] <= _T_865 @[el2_lib.scala 413:30] + node _T_866 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 408:36] + _T_775[17] <= _T_866 @[el2_lib.scala 408:30] + node _T_867 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 410:36] + _T_777[16] <= _T_867 @[el2_lib.scala 410:30] + node _T_868 = bits(ic_miss_buff_half, 30, 30) @[el2_lib.scala 413:36] + _T_780[4] <= _T_868 @[el2_lib.scala 413:30] + node _T_869 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 409:36] + _T_776[17] <= _T_869 @[el2_lib.scala 409:30] + node _T_870 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 410:36] + _T_777[17] <= _T_870 @[el2_lib.scala 410:30] + node _T_871 = bits(ic_miss_buff_half, 31, 31) @[el2_lib.scala 413:36] + _T_780[5] <= _T_871 @[el2_lib.scala 413:30] + node _T_872 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 408:36] + _T_775[18] <= _T_872 @[el2_lib.scala 408:30] + node _T_873 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 409:36] + _T_776[18] <= _T_873 @[el2_lib.scala 409:30] + node _T_874 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 410:36] + _T_777[18] <= _T_874 @[el2_lib.scala 410:30] + node _T_875 = bits(ic_miss_buff_half, 32, 32) @[el2_lib.scala 413:36] + _T_780[6] <= _T_875 @[el2_lib.scala 413:30] + node _T_876 = bits(ic_miss_buff_half, 33, 33) @[el2_lib.scala 411:36] + _T_778[15] <= _T_876 @[el2_lib.scala 411:30] + node _T_877 = bits(ic_miss_buff_half, 33, 33) @[el2_lib.scala 413:36] + _T_780[7] <= _T_877 @[el2_lib.scala 413:30] + node _T_878 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 408:36] + _T_775[19] <= _T_878 @[el2_lib.scala 408:30] + node _T_879 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 411:36] + _T_778[16] <= _T_879 @[el2_lib.scala 411:30] + node _T_880 = bits(ic_miss_buff_half, 34, 34) @[el2_lib.scala 413:36] + _T_780[8] <= _T_880 @[el2_lib.scala 413:30] + node _T_881 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 409:36] + _T_776[19] <= _T_881 @[el2_lib.scala 409:30] + node _T_882 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 411:36] + _T_778[17] <= _T_882 @[el2_lib.scala 411:30] + node _T_883 = bits(ic_miss_buff_half, 35, 35) @[el2_lib.scala 413:36] + _T_780[9] <= _T_883 @[el2_lib.scala 413:30] + node _T_884 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 408:36] + _T_775[20] <= _T_884 @[el2_lib.scala 408:30] + node _T_885 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 409:36] + _T_776[20] <= _T_885 @[el2_lib.scala 409:30] + node _T_886 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 411:36] + _T_778[18] <= _T_886 @[el2_lib.scala 411:30] + node _T_887 = bits(ic_miss_buff_half, 36, 36) @[el2_lib.scala 413:36] + _T_780[10] <= _T_887 @[el2_lib.scala 413:30] + node _T_888 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 410:36] + _T_777[19] <= _T_888 @[el2_lib.scala 410:30] + node _T_889 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 411:36] + _T_778[19] <= _T_889 @[el2_lib.scala 411:30] + node _T_890 = bits(ic_miss_buff_half, 37, 37) @[el2_lib.scala 413:36] + _T_780[11] <= _T_890 @[el2_lib.scala 413:30] + node _T_891 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 408:36] + _T_775[21] <= _T_891 @[el2_lib.scala 408:30] + node _T_892 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 410:36] + _T_777[20] <= _T_892 @[el2_lib.scala 410:30] + node _T_893 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 411:36] + _T_778[20] <= _T_893 @[el2_lib.scala 411:30] + node _T_894 = bits(ic_miss_buff_half, 38, 38) @[el2_lib.scala 413:36] + _T_780[12] <= _T_894 @[el2_lib.scala 413:30] + node _T_895 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 409:36] + _T_776[21] <= _T_895 @[el2_lib.scala 409:30] + node _T_896 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 410:36] + _T_777[21] <= _T_896 @[el2_lib.scala 410:30] + node _T_897 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 411:36] + _T_778[21] <= _T_897 @[el2_lib.scala 411:30] + node _T_898 = bits(ic_miss_buff_half, 39, 39) @[el2_lib.scala 413:36] + _T_780[13] <= _T_898 @[el2_lib.scala 413:30] + node _T_899 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 408:36] + _T_775[22] <= _T_899 @[el2_lib.scala 408:30] + node _T_900 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 409:36] + _T_776[22] <= _T_900 @[el2_lib.scala 409:30] + node _T_901 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 410:36] + _T_777[22] <= _T_901 @[el2_lib.scala 410:30] + node _T_902 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 411:36] + _T_778[22] <= _T_902 @[el2_lib.scala 411:30] + node _T_903 = bits(ic_miss_buff_half, 40, 40) @[el2_lib.scala 413:36] + _T_780[14] <= _T_903 @[el2_lib.scala 413:30] + node _T_904 = bits(ic_miss_buff_half, 41, 41) @[el2_lib.scala 412:36] + _T_779[15] <= _T_904 @[el2_lib.scala 412:30] + node _T_905 = bits(ic_miss_buff_half, 41, 41) @[el2_lib.scala 413:36] + _T_780[15] <= _T_905 @[el2_lib.scala 413:30] + node _T_906 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 408:36] + _T_775[23] <= _T_906 @[el2_lib.scala 408:30] + node _T_907 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 412:36] + _T_779[16] <= _T_907 @[el2_lib.scala 412:30] + node _T_908 = bits(ic_miss_buff_half, 42, 42) @[el2_lib.scala 413:36] + _T_780[16] <= _T_908 @[el2_lib.scala 413:30] + node _T_909 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 409:36] + _T_776[23] <= _T_909 @[el2_lib.scala 409:30] + node _T_910 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 412:36] + _T_779[17] <= _T_910 @[el2_lib.scala 412:30] + node _T_911 = bits(ic_miss_buff_half, 43, 43) @[el2_lib.scala 413:36] + _T_780[17] <= _T_911 @[el2_lib.scala 413:30] + node _T_912 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 408:36] + _T_775[24] <= _T_912 @[el2_lib.scala 408:30] + node _T_913 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 409:36] + _T_776[24] <= _T_913 @[el2_lib.scala 409:30] + node _T_914 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 412:36] + _T_779[18] <= _T_914 @[el2_lib.scala 412:30] + node _T_915 = bits(ic_miss_buff_half, 44, 44) @[el2_lib.scala 413:36] + _T_780[18] <= _T_915 @[el2_lib.scala 413:30] + node _T_916 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 410:36] + _T_777[23] <= _T_916 @[el2_lib.scala 410:30] + node _T_917 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 412:36] + _T_779[19] <= _T_917 @[el2_lib.scala 412:30] + node _T_918 = bits(ic_miss_buff_half, 45, 45) @[el2_lib.scala 413:36] + _T_780[19] <= _T_918 @[el2_lib.scala 413:30] + node _T_919 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 408:36] + _T_775[25] <= _T_919 @[el2_lib.scala 408:30] + node _T_920 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 410:36] + _T_777[24] <= _T_920 @[el2_lib.scala 410:30] + node _T_921 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 412:36] + _T_779[20] <= _T_921 @[el2_lib.scala 412:30] + node _T_922 = bits(ic_miss_buff_half, 46, 46) @[el2_lib.scala 413:36] + _T_780[20] <= _T_922 @[el2_lib.scala 413:30] + node _T_923 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 409:36] + _T_776[25] <= _T_923 @[el2_lib.scala 409:30] + node _T_924 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 410:36] + _T_777[25] <= _T_924 @[el2_lib.scala 410:30] + node _T_925 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 412:36] + _T_779[21] <= _T_925 @[el2_lib.scala 412:30] + node _T_926 = bits(ic_miss_buff_half, 47, 47) @[el2_lib.scala 413:36] + _T_780[21] <= _T_926 @[el2_lib.scala 413:30] + node _T_927 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 408:36] + _T_775[26] <= _T_927 @[el2_lib.scala 408:30] + node _T_928 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 409:36] + _T_776[26] <= _T_928 @[el2_lib.scala 409:30] + node _T_929 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 410:36] + _T_777[26] <= _T_929 @[el2_lib.scala 410:30] + node _T_930 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 412:36] + _T_779[22] <= _T_930 @[el2_lib.scala 412:30] + node _T_931 = bits(ic_miss_buff_half, 48, 48) @[el2_lib.scala 413:36] + _T_780[22] <= _T_931 @[el2_lib.scala 413:30] + node _T_932 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 411:36] + _T_778[23] <= _T_932 @[el2_lib.scala 411:30] + node _T_933 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 412:36] + _T_779[23] <= _T_933 @[el2_lib.scala 412:30] + node _T_934 = bits(ic_miss_buff_half, 49, 49) @[el2_lib.scala 413:36] + _T_780[23] <= _T_934 @[el2_lib.scala 413:30] + node _T_935 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 408:36] + _T_775[27] <= _T_935 @[el2_lib.scala 408:30] + node _T_936 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 411:36] + _T_778[24] <= _T_936 @[el2_lib.scala 411:30] + node _T_937 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 412:36] + _T_779[24] <= _T_937 @[el2_lib.scala 412:30] + node _T_938 = bits(ic_miss_buff_half, 50, 50) @[el2_lib.scala 413:36] + _T_780[24] <= _T_938 @[el2_lib.scala 413:30] + node _T_939 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 409:36] + _T_776[27] <= _T_939 @[el2_lib.scala 409:30] + node _T_940 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 411:36] + _T_778[25] <= _T_940 @[el2_lib.scala 411:30] + node _T_941 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 412:36] + _T_779[25] <= _T_941 @[el2_lib.scala 412:30] + node _T_942 = bits(ic_miss_buff_half, 51, 51) @[el2_lib.scala 413:36] + _T_780[25] <= _T_942 @[el2_lib.scala 413:30] + node _T_943 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 408:36] + _T_775[28] <= _T_943 @[el2_lib.scala 408:30] + node _T_944 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 409:36] + _T_776[28] <= _T_944 @[el2_lib.scala 409:30] + node _T_945 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 411:36] + _T_778[26] <= _T_945 @[el2_lib.scala 411:30] + node _T_946 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 412:36] + _T_779[26] <= _T_946 @[el2_lib.scala 412:30] + node _T_947 = bits(ic_miss_buff_half, 52, 52) @[el2_lib.scala 413:36] + _T_780[26] <= _T_947 @[el2_lib.scala 413:30] + node _T_948 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 410:36] + _T_777[27] <= _T_948 @[el2_lib.scala 410:30] + node _T_949 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 411:36] + _T_778[27] <= _T_949 @[el2_lib.scala 411:30] + node _T_950 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 412:36] + _T_779[27] <= _T_950 @[el2_lib.scala 412:30] + node _T_951 = bits(ic_miss_buff_half, 53, 53) @[el2_lib.scala 413:36] + _T_780[27] <= _T_951 @[el2_lib.scala 413:30] + node _T_952 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 408:36] + _T_775[29] <= _T_952 @[el2_lib.scala 408:30] + node _T_953 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 410:36] + _T_777[28] <= _T_953 @[el2_lib.scala 410:30] + node _T_954 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 411:36] + _T_778[28] <= _T_954 @[el2_lib.scala 411:30] + node _T_955 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 412:36] + _T_779[28] <= _T_955 @[el2_lib.scala 412:30] + node _T_956 = bits(ic_miss_buff_half, 54, 54) @[el2_lib.scala 413:36] + _T_780[28] <= _T_956 @[el2_lib.scala 413:30] + node _T_957 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 409:36] + _T_776[29] <= _T_957 @[el2_lib.scala 409:30] + node _T_958 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 410:36] + _T_777[29] <= _T_958 @[el2_lib.scala 410:30] + node _T_959 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 411:36] + _T_778[29] <= _T_959 @[el2_lib.scala 411:30] + node _T_960 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 412:36] + _T_779[29] <= _T_960 @[el2_lib.scala 412:30] + node _T_961 = bits(ic_miss_buff_half, 55, 55) @[el2_lib.scala 413:36] + _T_780[29] <= _T_961 @[el2_lib.scala 413:30] + node _T_962 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 408:36] + _T_775[30] <= _T_962 @[el2_lib.scala 408:30] + node _T_963 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 409:36] + _T_776[30] <= _T_963 @[el2_lib.scala 409:30] + node _T_964 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 410:36] + _T_777[30] <= _T_964 @[el2_lib.scala 410:30] + node _T_965 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 411:36] + _T_778[30] <= _T_965 @[el2_lib.scala 411:30] + node _T_966 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 412:36] + _T_779[30] <= _T_966 @[el2_lib.scala 412:30] + node _T_967 = bits(ic_miss_buff_half, 56, 56) @[el2_lib.scala 413:36] + _T_780[30] <= _T_967 @[el2_lib.scala 413:30] + node _T_968 = bits(ic_miss_buff_half, 57, 57) @[el2_lib.scala 408:36] + _T_775[31] <= _T_968 @[el2_lib.scala 408:30] + node _T_969 = bits(ic_miss_buff_half, 57, 57) @[el2_lib.scala 414:36] + _T_781[0] <= _T_969 @[el2_lib.scala 414:30] + node _T_970 = bits(ic_miss_buff_half, 58, 58) @[el2_lib.scala 409:36] + _T_776[31] <= _T_970 @[el2_lib.scala 409:30] + node _T_971 = bits(ic_miss_buff_half, 58, 58) @[el2_lib.scala 414:36] + _T_781[1] <= _T_971 @[el2_lib.scala 414:30] + node _T_972 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 408:36] + _T_775[32] <= _T_972 @[el2_lib.scala 408:30] + node _T_973 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 409:36] + _T_776[32] <= _T_973 @[el2_lib.scala 409:30] + node _T_974 = bits(ic_miss_buff_half, 59, 59) @[el2_lib.scala 414:36] + _T_781[2] <= _T_974 @[el2_lib.scala 414:30] + node _T_975 = bits(ic_miss_buff_half, 60, 60) @[el2_lib.scala 410:36] + _T_777[31] <= _T_975 @[el2_lib.scala 410:30] + node _T_976 = bits(ic_miss_buff_half, 60, 60) @[el2_lib.scala 414:36] + _T_781[3] <= _T_976 @[el2_lib.scala 414:30] + node _T_977 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 408:36] + _T_775[33] <= _T_977 @[el2_lib.scala 408:30] + node _T_978 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 410:36] + _T_777[32] <= _T_978 @[el2_lib.scala 410:30] + node _T_979 = bits(ic_miss_buff_half, 61, 61) @[el2_lib.scala 414:36] + _T_781[4] <= _T_979 @[el2_lib.scala 414:30] + node _T_980 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 409:36] + _T_776[33] <= _T_980 @[el2_lib.scala 409:30] + node _T_981 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 410:36] + _T_777[33] <= _T_981 @[el2_lib.scala 410:30] + node _T_982 = bits(ic_miss_buff_half, 62, 62) @[el2_lib.scala 414:36] + _T_781[5] <= _T_982 @[el2_lib.scala 414:30] + node _T_983 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 408:36] + _T_775[34] <= _T_983 @[el2_lib.scala 408:30] + node _T_984 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 409:36] + _T_776[34] <= _T_984 @[el2_lib.scala 409:30] + node _T_985 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 410:36] + _T_777[34] <= _T_985 @[el2_lib.scala 410:30] + node _T_986 = bits(ic_miss_buff_half, 63, 63) @[el2_lib.scala 414:36] + _T_781[6] <= _T_986 @[el2_lib.scala 414:30] + node _T_987 = cat(_T_781[2], _T_781[1]) @[el2_lib.scala 416:13] + node _T_988 = cat(_T_987, _T_781[0]) @[el2_lib.scala 416:13] + node _T_989 = cat(_T_781[4], _T_781[3]) @[el2_lib.scala 416:13] + node _T_990 = cat(_T_781[6], _T_781[5]) @[el2_lib.scala 416:13] + node _T_991 = cat(_T_990, _T_989) @[el2_lib.scala 416:13] + node _T_992 = cat(_T_991, _T_988) @[el2_lib.scala 416:13] + node _T_993 = xorr(_T_992) @[el2_lib.scala 416:20] + node _T_994 = cat(_T_780[2], _T_780[1]) @[el2_lib.scala 416:30] + node _T_995 = cat(_T_994, _T_780[0]) @[el2_lib.scala 416:30] + node _T_996 = cat(_T_780[4], _T_780[3]) @[el2_lib.scala 416:30] + node _T_997 = cat(_T_780[6], _T_780[5]) @[el2_lib.scala 416:30] + node _T_998 = cat(_T_997, _T_996) @[el2_lib.scala 416:30] + node _T_999 = cat(_T_998, _T_995) @[el2_lib.scala 416:30] + node _T_1000 = cat(_T_780[8], _T_780[7]) @[el2_lib.scala 416:30] + node _T_1001 = cat(_T_780[10], _T_780[9]) @[el2_lib.scala 416:30] + node _T_1002 = cat(_T_1001, _T_1000) @[el2_lib.scala 416:30] + node _T_1003 = cat(_T_780[12], _T_780[11]) @[el2_lib.scala 416:30] + node _T_1004 = cat(_T_780[14], _T_780[13]) @[el2_lib.scala 416:30] + node _T_1005 = cat(_T_1004, _T_1003) @[el2_lib.scala 416:30] + node _T_1006 = cat(_T_1005, _T_1002) @[el2_lib.scala 416:30] + node _T_1007 = cat(_T_1006, _T_999) @[el2_lib.scala 416:30] + node _T_1008 = cat(_T_780[16], _T_780[15]) @[el2_lib.scala 416:30] + node _T_1009 = cat(_T_780[18], _T_780[17]) @[el2_lib.scala 416:30] + node _T_1010 = cat(_T_1009, _T_1008) @[el2_lib.scala 416:30] + node _T_1011 = cat(_T_780[20], _T_780[19]) @[el2_lib.scala 416:30] + node _T_1012 = cat(_T_780[22], _T_780[21]) @[el2_lib.scala 416:30] + node _T_1013 = cat(_T_1012, _T_1011) @[el2_lib.scala 416:30] + node _T_1014 = cat(_T_1013, _T_1010) @[el2_lib.scala 416:30] + node _T_1015 = cat(_T_780[24], _T_780[23]) @[el2_lib.scala 416:30] + node _T_1016 = cat(_T_780[26], _T_780[25]) @[el2_lib.scala 416:30] + node _T_1017 = cat(_T_1016, _T_1015) @[el2_lib.scala 416:30] + node _T_1018 = cat(_T_780[28], _T_780[27]) @[el2_lib.scala 416:30] + node _T_1019 = cat(_T_780[30], _T_780[29]) @[el2_lib.scala 416:30] + node _T_1020 = cat(_T_1019, _T_1018) @[el2_lib.scala 416:30] + node _T_1021 = cat(_T_1020, _T_1017) @[el2_lib.scala 416:30] + node _T_1022 = cat(_T_1021, _T_1014) @[el2_lib.scala 416:30] + node _T_1023 = cat(_T_1022, _T_1007) @[el2_lib.scala 416:30] + node _T_1024 = xorr(_T_1023) @[el2_lib.scala 416:37] + node _T_1025 = cat(_T_779[2], _T_779[1]) @[el2_lib.scala 416:47] + node _T_1026 = cat(_T_1025, _T_779[0]) @[el2_lib.scala 416:47] + node _T_1027 = cat(_T_779[4], _T_779[3]) @[el2_lib.scala 416:47] + node _T_1028 = cat(_T_779[6], _T_779[5]) @[el2_lib.scala 416:47] + node _T_1029 = cat(_T_1028, _T_1027) @[el2_lib.scala 416:47] + node _T_1030 = cat(_T_1029, _T_1026) @[el2_lib.scala 416:47] + node _T_1031 = cat(_T_779[8], _T_779[7]) @[el2_lib.scala 416:47] + node _T_1032 = cat(_T_779[10], _T_779[9]) @[el2_lib.scala 416:47] + node _T_1033 = cat(_T_1032, _T_1031) @[el2_lib.scala 416:47] + node _T_1034 = cat(_T_779[12], _T_779[11]) @[el2_lib.scala 416:47] + node _T_1035 = cat(_T_779[14], _T_779[13]) @[el2_lib.scala 416:47] + node _T_1036 = cat(_T_1035, _T_1034) @[el2_lib.scala 416:47] + node _T_1037 = cat(_T_1036, _T_1033) @[el2_lib.scala 416:47] + node _T_1038 = cat(_T_1037, _T_1030) @[el2_lib.scala 416:47] + node _T_1039 = cat(_T_779[16], _T_779[15]) @[el2_lib.scala 416:47] + node _T_1040 = cat(_T_779[18], _T_779[17]) @[el2_lib.scala 416:47] + node _T_1041 = cat(_T_1040, _T_1039) @[el2_lib.scala 416:47] + node _T_1042 = cat(_T_779[20], _T_779[19]) @[el2_lib.scala 416:47] + node _T_1043 = cat(_T_779[22], _T_779[21]) @[el2_lib.scala 416:47] + node _T_1044 = cat(_T_1043, _T_1042) @[el2_lib.scala 416:47] + node _T_1045 = cat(_T_1044, _T_1041) @[el2_lib.scala 416:47] + node _T_1046 = cat(_T_779[24], _T_779[23]) @[el2_lib.scala 416:47] + node _T_1047 = cat(_T_779[26], _T_779[25]) @[el2_lib.scala 416:47] + node _T_1048 = cat(_T_1047, _T_1046) @[el2_lib.scala 416:47] + node _T_1049 = cat(_T_779[28], _T_779[27]) @[el2_lib.scala 416:47] + node _T_1050 = cat(_T_779[30], _T_779[29]) @[el2_lib.scala 416:47] + node _T_1051 = cat(_T_1050, _T_1049) @[el2_lib.scala 416:47] + node _T_1052 = cat(_T_1051, _T_1048) @[el2_lib.scala 416:47] + node _T_1053 = cat(_T_1052, _T_1045) @[el2_lib.scala 416:47] + node _T_1054 = cat(_T_1053, _T_1038) @[el2_lib.scala 416:47] + node _T_1055 = xorr(_T_1054) @[el2_lib.scala 416:54] + node _T_1056 = cat(_T_778[2], _T_778[1]) @[el2_lib.scala 416:64] + node _T_1057 = cat(_T_1056, _T_778[0]) @[el2_lib.scala 416:64] + node _T_1058 = cat(_T_778[4], _T_778[3]) @[el2_lib.scala 416:64] + node _T_1059 = cat(_T_778[6], _T_778[5]) @[el2_lib.scala 416:64] + node _T_1060 = cat(_T_1059, _T_1058) @[el2_lib.scala 416:64] + node _T_1061 = cat(_T_1060, _T_1057) @[el2_lib.scala 416:64] + node _T_1062 = cat(_T_778[8], _T_778[7]) @[el2_lib.scala 416:64] + node _T_1063 = cat(_T_778[10], _T_778[9]) @[el2_lib.scala 416:64] + node _T_1064 = cat(_T_1063, _T_1062) @[el2_lib.scala 416:64] + node _T_1065 = cat(_T_778[12], _T_778[11]) @[el2_lib.scala 416:64] + node _T_1066 = cat(_T_778[14], _T_778[13]) @[el2_lib.scala 416:64] + node _T_1067 = cat(_T_1066, _T_1065) @[el2_lib.scala 416:64] + node _T_1068 = cat(_T_1067, _T_1064) @[el2_lib.scala 416:64] + node _T_1069 = cat(_T_1068, _T_1061) @[el2_lib.scala 416:64] + node _T_1070 = cat(_T_778[16], _T_778[15]) @[el2_lib.scala 416:64] + node _T_1071 = cat(_T_778[18], _T_778[17]) @[el2_lib.scala 416:64] + node _T_1072 = cat(_T_1071, _T_1070) @[el2_lib.scala 416:64] + node _T_1073 = cat(_T_778[20], _T_778[19]) @[el2_lib.scala 416:64] + node _T_1074 = cat(_T_778[22], _T_778[21]) @[el2_lib.scala 416:64] + node _T_1075 = cat(_T_1074, _T_1073) @[el2_lib.scala 416:64] + node _T_1076 = cat(_T_1075, _T_1072) @[el2_lib.scala 416:64] + node _T_1077 = cat(_T_778[24], _T_778[23]) @[el2_lib.scala 416:64] + node _T_1078 = cat(_T_778[26], _T_778[25]) @[el2_lib.scala 416:64] + node _T_1079 = cat(_T_1078, _T_1077) @[el2_lib.scala 416:64] + node _T_1080 = cat(_T_778[28], _T_778[27]) @[el2_lib.scala 416:64] + node _T_1081 = cat(_T_778[30], _T_778[29]) @[el2_lib.scala 416:64] + node _T_1082 = cat(_T_1081, _T_1080) @[el2_lib.scala 416:64] + node _T_1083 = cat(_T_1082, _T_1079) @[el2_lib.scala 416:64] + node _T_1084 = cat(_T_1083, _T_1076) @[el2_lib.scala 416:64] + node _T_1085 = cat(_T_1084, _T_1069) @[el2_lib.scala 416:64] + node _T_1086 = xorr(_T_1085) @[el2_lib.scala 416:71] + node _T_1087 = cat(_T_777[1], _T_777[0]) @[el2_lib.scala 416:81] + node _T_1088 = cat(_T_777[3], _T_777[2]) @[el2_lib.scala 416:81] + node _T_1089 = cat(_T_1088, _T_1087) @[el2_lib.scala 416:81] + node _T_1090 = cat(_T_777[5], _T_777[4]) @[el2_lib.scala 416:81] + node _T_1091 = cat(_T_777[7], _T_777[6]) @[el2_lib.scala 416:81] + node _T_1092 = cat(_T_1091, _T_1090) @[el2_lib.scala 416:81] + node _T_1093 = cat(_T_1092, _T_1089) @[el2_lib.scala 416:81] + node _T_1094 = cat(_T_777[9], _T_777[8]) @[el2_lib.scala 416:81] + node _T_1095 = cat(_T_777[11], _T_777[10]) @[el2_lib.scala 416:81] + node _T_1096 = cat(_T_1095, _T_1094) @[el2_lib.scala 416:81] + node _T_1097 = cat(_T_777[13], _T_777[12]) @[el2_lib.scala 416:81] + node _T_1098 = cat(_T_777[16], _T_777[15]) @[el2_lib.scala 416:81] + node _T_1099 = cat(_T_1098, _T_777[14]) @[el2_lib.scala 416:81] + node _T_1100 = cat(_T_1099, _T_1097) @[el2_lib.scala 416:81] + node _T_1101 = cat(_T_1100, _T_1096) @[el2_lib.scala 416:81] + node _T_1102 = cat(_T_1101, _T_1093) @[el2_lib.scala 416:81] + node _T_1103 = cat(_T_777[18], _T_777[17]) @[el2_lib.scala 416:81] + node _T_1104 = cat(_T_777[20], _T_777[19]) @[el2_lib.scala 416:81] + node _T_1105 = cat(_T_1104, _T_1103) @[el2_lib.scala 416:81] + node _T_1106 = cat(_T_777[22], _T_777[21]) @[el2_lib.scala 416:81] + node _T_1107 = cat(_T_777[25], _T_777[24]) @[el2_lib.scala 416:81] + node _T_1108 = cat(_T_1107, _T_777[23]) @[el2_lib.scala 416:81] + node _T_1109 = cat(_T_1108, _T_1106) @[el2_lib.scala 416:81] + node _T_1110 = cat(_T_1109, _T_1105) @[el2_lib.scala 416:81] + node _T_1111 = cat(_T_777[27], _T_777[26]) @[el2_lib.scala 416:81] + node _T_1112 = cat(_T_777[29], _T_777[28]) @[el2_lib.scala 416:81] + node _T_1113 = cat(_T_1112, _T_1111) @[el2_lib.scala 416:81] + node _T_1114 = cat(_T_777[31], _T_777[30]) @[el2_lib.scala 416:81] + node _T_1115 = cat(_T_777[34], _T_777[33]) @[el2_lib.scala 416:81] + node _T_1116 = cat(_T_1115, _T_777[32]) @[el2_lib.scala 416:81] + node _T_1117 = cat(_T_1116, _T_1114) @[el2_lib.scala 416:81] + node _T_1118 = cat(_T_1117, _T_1113) @[el2_lib.scala 416:81] + node _T_1119 = cat(_T_1118, _T_1110) @[el2_lib.scala 416:81] + node _T_1120 = cat(_T_1119, _T_1102) @[el2_lib.scala 416:81] + node _T_1121 = xorr(_T_1120) @[el2_lib.scala 416:88] + node _T_1122 = cat(_T_776[1], _T_776[0]) @[el2_lib.scala 416:98] + node _T_1123 = cat(_T_776[3], _T_776[2]) @[el2_lib.scala 416:98] + node _T_1124 = cat(_T_1123, _T_1122) @[el2_lib.scala 416:98] + node _T_1125 = cat(_T_776[5], _T_776[4]) @[el2_lib.scala 416:98] + node _T_1126 = cat(_T_776[7], _T_776[6]) @[el2_lib.scala 416:98] + node _T_1127 = cat(_T_1126, _T_1125) @[el2_lib.scala 416:98] + node _T_1128 = cat(_T_1127, _T_1124) @[el2_lib.scala 416:98] + node _T_1129 = cat(_T_776[9], _T_776[8]) @[el2_lib.scala 416:98] + node _T_1130 = cat(_T_776[11], _T_776[10]) @[el2_lib.scala 416:98] + node _T_1131 = cat(_T_1130, _T_1129) @[el2_lib.scala 416:98] + node _T_1132 = cat(_T_776[13], _T_776[12]) @[el2_lib.scala 416:98] + node _T_1133 = cat(_T_776[16], _T_776[15]) @[el2_lib.scala 416:98] + node _T_1134 = cat(_T_1133, _T_776[14]) @[el2_lib.scala 416:98] + node _T_1135 = cat(_T_1134, _T_1132) @[el2_lib.scala 416:98] + node _T_1136 = cat(_T_1135, _T_1131) @[el2_lib.scala 416:98] + node _T_1137 = cat(_T_1136, _T_1128) @[el2_lib.scala 416:98] + node _T_1138 = cat(_T_776[18], _T_776[17]) @[el2_lib.scala 416:98] + node _T_1139 = cat(_T_776[20], _T_776[19]) @[el2_lib.scala 416:98] + node _T_1140 = cat(_T_1139, _T_1138) @[el2_lib.scala 416:98] + node _T_1141 = cat(_T_776[22], _T_776[21]) @[el2_lib.scala 416:98] + node _T_1142 = cat(_T_776[25], _T_776[24]) @[el2_lib.scala 416:98] + node _T_1143 = cat(_T_1142, _T_776[23]) @[el2_lib.scala 416:98] + node _T_1144 = cat(_T_1143, _T_1141) @[el2_lib.scala 416:98] + node _T_1145 = cat(_T_1144, _T_1140) @[el2_lib.scala 416:98] + node _T_1146 = cat(_T_776[27], _T_776[26]) @[el2_lib.scala 416:98] + node _T_1147 = cat(_T_776[29], _T_776[28]) @[el2_lib.scala 416:98] + node _T_1148 = cat(_T_1147, _T_1146) @[el2_lib.scala 416:98] + node _T_1149 = cat(_T_776[31], _T_776[30]) @[el2_lib.scala 416:98] + node _T_1150 = cat(_T_776[34], _T_776[33]) @[el2_lib.scala 416:98] + node _T_1151 = cat(_T_1150, _T_776[32]) @[el2_lib.scala 416:98] + node _T_1152 = cat(_T_1151, _T_1149) @[el2_lib.scala 416:98] + node _T_1153 = cat(_T_1152, _T_1148) @[el2_lib.scala 416:98] + node _T_1154 = cat(_T_1153, _T_1145) @[el2_lib.scala 416:98] + node _T_1155 = cat(_T_1154, _T_1137) @[el2_lib.scala 416:98] + node _T_1156 = xorr(_T_1155) @[el2_lib.scala 416:105] + node _T_1157 = cat(_T_775[1], _T_775[0]) @[el2_lib.scala 416:115] + node _T_1158 = cat(_T_775[3], _T_775[2]) @[el2_lib.scala 416:115] + node _T_1159 = cat(_T_1158, _T_1157) @[el2_lib.scala 416:115] + node _T_1160 = cat(_T_775[5], _T_775[4]) @[el2_lib.scala 416:115] + node _T_1161 = cat(_T_775[7], _T_775[6]) @[el2_lib.scala 416:115] + node _T_1162 = cat(_T_1161, _T_1160) @[el2_lib.scala 416:115] + node _T_1163 = cat(_T_1162, _T_1159) @[el2_lib.scala 416:115] + node _T_1164 = cat(_T_775[9], _T_775[8]) @[el2_lib.scala 416:115] + node _T_1165 = cat(_T_775[11], _T_775[10]) @[el2_lib.scala 416:115] + node _T_1166 = cat(_T_1165, _T_1164) @[el2_lib.scala 416:115] + node _T_1167 = cat(_T_775[13], _T_775[12]) @[el2_lib.scala 416:115] + node _T_1168 = cat(_T_775[16], _T_775[15]) @[el2_lib.scala 416:115] + node _T_1169 = cat(_T_1168, _T_775[14]) @[el2_lib.scala 416:115] + node _T_1170 = cat(_T_1169, _T_1167) @[el2_lib.scala 416:115] + node _T_1171 = cat(_T_1170, _T_1166) @[el2_lib.scala 416:115] + node _T_1172 = cat(_T_1171, _T_1163) @[el2_lib.scala 416:115] + node _T_1173 = cat(_T_775[18], _T_775[17]) @[el2_lib.scala 416:115] + node _T_1174 = cat(_T_775[20], _T_775[19]) @[el2_lib.scala 416:115] + node _T_1175 = cat(_T_1174, _T_1173) @[el2_lib.scala 416:115] + node _T_1176 = cat(_T_775[22], _T_775[21]) @[el2_lib.scala 416:115] + node _T_1177 = cat(_T_775[25], _T_775[24]) @[el2_lib.scala 416:115] + node _T_1178 = cat(_T_1177, _T_775[23]) @[el2_lib.scala 416:115] + node _T_1179 = cat(_T_1178, _T_1176) @[el2_lib.scala 416:115] + node _T_1180 = cat(_T_1179, _T_1175) @[el2_lib.scala 416:115] + node _T_1181 = cat(_T_775[27], _T_775[26]) @[el2_lib.scala 416:115] + node _T_1182 = cat(_T_775[29], _T_775[28]) @[el2_lib.scala 416:115] + node _T_1183 = cat(_T_1182, _T_1181) @[el2_lib.scala 416:115] + node _T_1184 = cat(_T_775[31], _T_775[30]) @[el2_lib.scala 416:115] + node _T_1185 = cat(_T_775[34], _T_775[33]) @[el2_lib.scala 416:115] + node _T_1186 = cat(_T_1185, _T_775[32]) @[el2_lib.scala 416:115] + node _T_1187 = cat(_T_1186, _T_1184) @[el2_lib.scala 416:115] + node _T_1188 = cat(_T_1187, _T_1183) @[el2_lib.scala 416:115] + node _T_1189 = cat(_T_1188, _T_1180) @[el2_lib.scala 416:115] + node _T_1190 = cat(_T_1189, _T_1172) @[el2_lib.scala 416:115] + node _T_1191 = xorr(_T_1190) @[el2_lib.scala 416:122] + node _T_1192 = cat(_T_1121, _T_1156) @[Cat.scala 29:58] + node _T_1193 = cat(_T_1192, _T_1191) @[Cat.scala 29:58] + node _T_1194 = cat(_T_1055, _T_1086) @[Cat.scala 29:58] + node _T_1195 = cat(_T_993, _T_1024) @[Cat.scala 29:58] + node _T_1196 = cat(_T_1195, _T_1194) @[Cat.scala 29:58] + node ic_miss_buff_ecc = cat(_T_1196, _T_1193) @[Cat.scala 29:58] wire ic_wr_16bytes_data : UInt<142> ic_wr_16bytes_data <= UInt<1>("h00") - node _T_1196 = bits(ic_wr_16bytes_data, 70, 0) @[el2_ifu_mem_ctl.scala 347:72] - node _T_1197 = bits(ic_wr_16bytes_data, 141, 71) @[el2_ifu_mem_ctl.scala 347:72] - io.ic_wr_data[0] <= _T_1196 @[el2_ifu_mem_ctl.scala 347:17] - io.ic_wr_data[1] <= _T_1197 @[el2_ifu_mem_ctl.scala 347:17] - io.ic_debug_wr_data <= io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_ifu_mem_ctl.scala 348:23] + node _T_1197 = bits(ic_wr_16bytes_data, 70, 0) @[el2_ifu_mem_ctl.scala 361:72] + node _T_1198 = bits(ic_wr_16bytes_data, 141, 71) @[el2_ifu_mem_ctl.scala 361:72] + io.ic_wr_data[0] <= _T_1197 @[el2_ifu_mem_ctl.scala 361:17] + io.ic_wr_data[1] <= _T_1198 @[el2_ifu_mem_ctl.scala 361:17] + io.ic_debug_wr_data <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_ifu_mem_ctl.scala 362:23] wire ic_rd_parity_final_err : UInt<1> ic_rd_parity_final_err <= UInt<1>("h00") - node _T_1198 = orr(io.ic_eccerr) @[el2_ifu_mem_ctl.scala 350:56] - node _T_1199 = and(_T_1198, ic_act_hit_f) @[el2_ifu_mem_ctl.scala 350:83] - node _T_1200 = or(_T_1199, ic_rd_parity_final_err) @[el2_ifu_mem_ctl.scala 350:99] - io.ic_error_start <= _T_1200 @[el2_ifu_mem_ctl.scala 350:21] + node _T_1199 = orr(io.ic_eccerr) @[el2_ifu_mem_ctl.scala 364:73] + node _T_1200 = and(_T_1199, ic_act_hit_f) @[el2_ifu_mem_ctl.scala 364:100] + node _T_1201 = or(_T_1200, ic_rd_parity_final_err) @[el2_ifu_mem_ctl.scala 364:116] + io.dec_mem_ctrl.ifu_ic_error_start <= _T_1201 @[el2_ifu_mem_ctl.scala 364:38] wire ic_debug_tag_val_rd_out : UInt<1> ic_debug_tag_val_rd_out <= UInt<1>("h00") wire ic_debug_ict_array_sel_ff : UInt<1> ic_debug_ict_array_sel_ff <= UInt<1>("h00") - node _T_1201 = bits(ic_debug_ict_array_sel_ff, 0, 0) @[el2_ifu_mem_ctl.scala 353:63] - node _T_1202 = bits(io.ictag_debug_rd_data, 25, 21) @[el2_ifu_mem_ctl.scala 353:121] - node _T_1203 = bits(io.ictag_debug_rd_data, 20, 0) @[el2_ifu_mem_ctl.scala 353:161] - node _T_1204 = cat(UInt<3>("h00"), ic_debug_tag_val_rd_out) @[Cat.scala 29:58] - node _T_1205 = cat(UInt<1>("h00"), way_status) @[Cat.scala 29:58] - node _T_1206 = cat(_T_1205, _T_1204) @[Cat.scala 29:58] - node _T_1207 = cat(UInt<32>("h00"), _T_1203) @[Cat.scala 29:58] - node _T_1208 = cat(UInt<2>("h00"), _T_1202) @[Cat.scala 29:58] - node _T_1209 = cat(_T_1208, _T_1207) @[Cat.scala 29:58] - node _T_1210 = cat(_T_1209, _T_1206) @[Cat.scala 29:58] - node ifu_ic_debug_rd_data_in = mux(_T_1201, _T_1210, io.ic_debug_rd_data) @[el2_ifu_mem_ctl.scala 353:36] - reg _T_1211 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 356:63] - _T_1211 <= ifu_ic_debug_rd_data_in @[el2_ifu_mem_ctl.scala 356:63] - io.ifu_ic_debug_rd_data <= _T_1211 @[el2_ifu_mem_ctl.scala 356:27] - node _T_1212 = bits(ifu_bus_rdata_ff, 15, 0) @[el2_ifu_mem_ctl.scala 357:74] - node _T_1213 = xorr(_T_1212) @[el2_lib.scala 204:13] - node _T_1214 = bits(ifu_bus_rdata_ff, 31, 16) @[el2_ifu_mem_ctl.scala 357:74] - node _T_1215 = xorr(_T_1214) @[el2_lib.scala 204:13] - node _T_1216 = bits(ifu_bus_rdata_ff, 47, 32) @[el2_ifu_mem_ctl.scala 357:74] - node _T_1217 = xorr(_T_1216) @[el2_lib.scala 204:13] - node _T_1218 = bits(ifu_bus_rdata_ff, 63, 48) @[el2_ifu_mem_ctl.scala 357:74] - node _T_1219 = xorr(_T_1218) @[el2_lib.scala 204:13] - node _T_1220 = cat(_T_1219, _T_1217) @[Cat.scala 29:58] - node _T_1221 = cat(_T_1220, _T_1215) @[Cat.scala 29:58] - node ic_wr_parity = cat(_T_1221, _T_1213) @[Cat.scala 29:58] - node _T_1222 = bits(ic_miss_buff_half, 15, 0) @[el2_ifu_mem_ctl.scala 358:82] - node _T_1223 = xorr(_T_1222) @[el2_lib.scala 204:13] - node _T_1224 = bits(ic_miss_buff_half, 31, 16) @[el2_ifu_mem_ctl.scala 358:82] - node _T_1225 = xorr(_T_1224) @[el2_lib.scala 204:13] - node _T_1226 = bits(ic_miss_buff_half, 47, 32) @[el2_ifu_mem_ctl.scala 358:82] - node _T_1227 = xorr(_T_1226) @[el2_lib.scala 204:13] - node _T_1228 = bits(ic_miss_buff_half, 63, 48) @[el2_ifu_mem_ctl.scala 358:82] - node _T_1229 = xorr(_T_1228) @[el2_lib.scala 204:13] - node _T_1230 = cat(_T_1229, _T_1227) @[Cat.scala 29:58] - node _T_1231 = cat(_T_1230, _T_1225) @[Cat.scala 29:58] - node ic_miss_buff_parity = cat(_T_1231, _T_1223) @[Cat.scala 29:58] - node _T_1232 = bits(ifu_bus_rid_ff, 0, 0) @[el2_ifu_mem_ctl.scala 360:43] - node _T_1233 = bits(_T_1232, 0, 0) @[el2_ifu_mem_ctl.scala 360:47] - node _T_1234 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] - node _T_1235 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] - node _T_1236 = cat(_T_1235, _T_1234) @[Cat.scala 29:58] - node _T_1237 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] - node _T_1238 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] - node _T_1239 = cat(_T_1238, _T_1237) @[Cat.scala 29:58] - node _T_1240 = mux(_T_1233, _T_1236, _T_1239) @[el2_ifu_mem_ctl.scala 360:28] - ic_wr_16bytes_data <= _T_1240 @[el2_ifu_mem_ctl.scala 360:22] + node _T_1202 = bits(ic_debug_ict_array_sel_ff, 0, 0) @[el2_ifu_mem_ctl.scala 367:63] + node _T_1203 = bits(io.ictag_debug_rd_data, 25, 21) @[el2_ifu_mem_ctl.scala 367:121] + node _T_1204 = bits(io.ictag_debug_rd_data, 20, 0) @[el2_ifu_mem_ctl.scala 367:161] + node _T_1205 = cat(UInt<3>("h00"), ic_debug_tag_val_rd_out) @[Cat.scala 29:58] + node _T_1206 = cat(UInt<6>("h00"), way_status) @[Cat.scala 29:58] + node _T_1207 = cat(_T_1206, _T_1205) @[Cat.scala 29:58] + node _T_1208 = cat(UInt<32>("h00"), _T_1204) @[Cat.scala 29:58] + node _T_1209 = cat(UInt<2>("h00"), _T_1203) @[Cat.scala 29:58] + node _T_1210 = cat(_T_1209, _T_1208) @[Cat.scala 29:58] + node _T_1211 = cat(_T_1210, _T_1207) @[Cat.scala 29:58] + node ifu_ic_debug_rd_data_in = mux(_T_1202, _T_1211, io.ic_debug_rd_data) @[el2_ifu_mem_ctl.scala 367:36] + reg _T_1212 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 370:76] + _T_1212 <= ifu_ic_debug_rd_data_in @[el2_ifu_mem_ctl.scala 370:76] + io.dec_mem_ctrl.ifu_ic_debug_rd_data <= _T_1212 @[el2_ifu_mem_ctl.scala 370:40] + node _T_1213 = bits(ifu_bus_rdata_ff, 15, 0) @[el2_ifu_mem_ctl.scala 371:74] + node _T_1214 = xorr(_T_1213) @[el2_lib.scala 204:13] + node _T_1215 = bits(ifu_bus_rdata_ff, 31, 16) @[el2_ifu_mem_ctl.scala 371:74] + node _T_1216 = xorr(_T_1215) @[el2_lib.scala 204:13] + node _T_1217 = bits(ifu_bus_rdata_ff, 47, 32) @[el2_ifu_mem_ctl.scala 371:74] + node _T_1218 = xorr(_T_1217) @[el2_lib.scala 204:13] + node _T_1219 = bits(ifu_bus_rdata_ff, 63, 48) @[el2_ifu_mem_ctl.scala 371:74] + node _T_1220 = xorr(_T_1219) @[el2_lib.scala 204:13] + node _T_1221 = cat(_T_1220, _T_1218) @[Cat.scala 29:58] + node _T_1222 = cat(_T_1221, _T_1216) @[Cat.scala 29:58] + node ic_wr_parity = cat(_T_1222, _T_1214) @[Cat.scala 29:58] + node _T_1223 = bits(ic_miss_buff_half, 15, 0) @[el2_ifu_mem_ctl.scala 372:82] + node _T_1224 = xorr(_T_1223) @[el2_lib.scala 204:13] + node _T_1225 = bits(ic_miss_buff_half, 31, 16) @[el2_ifu_mem_ctl.scala 372:82] + node _T_1226 = xorr(_T_1225) @[el2_lib.scala 204:13] + node _T_1227 = bits(ic_miss_buff_half, 47, 32) @[el2_ifu_mem_ctl.scala 372:82] + node _T_1228 = xorr(_T_1227) @[el2_lib.scala 204:13] + node _T_1229 = bits(ic_miss_buff_half, 63, 48) @[el2_ifu_mem_ctl.scala 372:82] + node _T_1230 = xorr(_T_1229) @[el2_lib.scala 204:13] + node _T_1231 = cat(_T_1230, _T_1228) @[Cat.scala 29:58] + node _T_1232 = cat(_T_1231, _T_1226) @[Cat.scala 29:58] + node ic_miss_buff_parity = cat(_T_1232, _T_1224) @[Cat.scala 29:58] + node _T_1233 = bits(ifu_bus_rid_ff, 0, 0) @[el2_ifu_mem_ctl.scala 374:43] + node _T_1234 = bits(_T_1233, 0, 0) @[el2_ifu_mem_ctl.scala 374:47] + node _T_1235 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] + node _T_1236 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] + node _T_1237 = cat(_T_1236, _T_1235) @[Cat.scala 29:58] + node _T_1238 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] + node _T_1239 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] + node _T_1240 = cat(_T_1239, _T_1238) @[Cat.scala 29:58] + node _T_1241 = mux(_T_1234, _T_1237, _T_1240) @[el2_ifu_mem_ctl.scala 374:28] + ic_wr_16bytes_data <= _T_1241 @[el2_ifu_mem_ctl.scala 374:22] wire bus_ifu_wr_data_error_ff : UInt<1> bus_ifu_wr_data_error_ff <= UInt<1>("h00") wire ifu_wr_data_comb_err_ff : UInt<1> ifu_wr_data_comb_err_ff <= UInt<1>("h00") wire reset_beat_cnt : UInt<1> reset_beat_cnt <= UInt<1>("h00") - node _T_1241 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[el2_ifu_mem_ctl.scala 367:53] - node _T_1242 = eq(reset_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 367:82] - node ifu_wr_cumulative_err = and(_T_1241, _T_1242) @[el2_ifu_mem_ctl.scala 367:80] - node _T_1243 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[el2_ifu_mem_ctl.scala 368:55] - ifu_wr_cumulative_err_data <= _T_1243 @[el2_ifu_mem_ctl.scala 368:30] - reg _T_1244 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 369:61] - _T_1244 <= ifu_wr_cumulative_err @[el2_ifu_mem_ctl.scala 369:61] - ifu_wr_data_comb_err_ff <= _T_1244 @[el2_ifu_mem_ctl.scala 369:27] + node _T_1242 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[el2_ifu_mem_ctl.scala 381:53] + node _T_1243 = eq(reset_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 381:82] + node ifu_wr_cumulative_err = and(_T_1242, _T_1243) @[el2_ifu_mem_ctl.scala 381:80] + node _T_1244 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[el2_ifu_mem_ctl.scala 382:55] + ifu_wr_cumulative_err_data <= _T_1244 @[el2_ifu_mem_ctl.scala 382:30] + reg _T_1245 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 383:61] + _T_1245 <= ifu_wr_cumulative_err @[el2_ifu_mem_ctl.scala 383:61] + ifu_wr_data_comb_err_ff <= _T_1245 @[el2_ifu_mem_ctl.scala 383:27] wire ic_crit_wd_rdy : UInt<1> ic_crit_wd_rdy <= UInt<1>("h00") wire ifu_byp_data_err_new : UInt<1> ifu_byp_data_err_new <= UInt<1>("h00") - node _T_1245 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 372:51] - node _T_1246 = or(ic_crit_wd_rdy, _T_1245) @[el2_ifu_mem_ctl.scala 372:38] - node _T_1247 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 372:77] - node _T_1248 = or(_T_1246, _T_1247) @[el2_ifu_mem_ctl.scala 372:64] - node _T_1249 = eq(ifu_byp_data_err_new, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 372:98] - node sel_byp_data = and(_T_1248, _T_1249) @[el2_ifu_mem_ctl.scala 372:96] - node _T_1250 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 373:51] - node _T_1251 = or(ic_crit_wd_rdy, _T_1250) @[el2_ifu_mem_ctl.scala 373:38] - node _T_1252 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 373:77] - node _T_1253 = or(_T_1251, _T_1252) @[el2_ifu_mem_ctl.scala 373:64] - node _T_1254 = eq(_T_1253, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 373:21] - node _T_1255 = eq(fetch_req_iccm_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 373:98] - node sel_ic_data = and(_T_1254, _T_1255) @[el2_ifu_mem_ctl.scala 373:96] + node _T_1246 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 386:51] + node _T_1247 = or(ic_crit_wd_rdy, _T_1246) @[el2_ifu_mem_ctl.scala 386:38] + node _T_1248 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 386:77] + node _T_1249 = or(_T_1247, _T_1248) @[el2_ifu_mem_ctl.scala 386:64] + node _T_1250 = eq(ifu_byp_data_err_new, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 386:98] + node sel_byp_data = and(_T_1249, _T_1250) @[el2_ifu_mem_ctl.scala 386:96] + node _T_1251 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 387:51] + node _T_1252 = or(ic_crit_wd_rdy, _T_1251) @[el2_ifu_mem_ctl.scala 387:38] + node _T_1253 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 387:77] + node _T_1254 = or(_T_1252, _T_1253) @[el2_ifu_mem_ctl.scala 387:64] + node _T_1255 = eq(_T_1254, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 387:21] + node _T_1256 = eq(fetch_req_iccm_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 387:98] + node sel_ic_data = and(_T_1255, _T_1256) @[el2_ifu_mem_ctl.scala 387:96] wire ic_byp_data_only_new : UInt<80> ic_byp_data_only_new <= UInt<1>("h00") - node _T_1256 = or(fetch_req_iccm_f, sel_ic_data) @[el2_ifu_mem_ctl.scala 377:81] - node _T_1257 = or(sel_byp_data, _T_1256) @[el2_ifu_mem_ctl.scala 377:47] - node _T_1258 = bits(_T_1257, 0, 0) @[el2_ifu_mem_ctl.scala 377:140] - node _T_1259 = bits(fetch_req_iccm_f, 0, 0) @[Bitwise.scala 72:15] - node _T_1260 = mux(_T_1259, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] - node _T_1261 = and(_T_1260, io.iccm_rd_data) @[el2_ifu_mem_ctl.scala 379:69] - node _T_1262 = bits(sel_byp_data, 0, 0) @[Bitwise.scala 72:15] + node _T_1257 = or(sel_byp_data, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 391:46] + node _T_1258 = or(_T_1257, sel_ic_data) @[el2_ifu_mem_ctl.scala 391:62] + node _T_1259 = or(sel_byp_data, sel_ic_data) @[el2_ifu_mem_ctl.scala 391:104] + wire final_data_sel1 : UInt<1>[4] @[el2_ifu_mem_ctl.scala 391:32] + final_data_sel1[0] <= _T_1258 @[el2_ifu_mem_ctl.scala 391:32] + final_data_sel1[1] <= sel_byp_data @[el2_ifu_mem_ctl.scala 391:32] + final_data_sel1[2] <= _T_1259 @[el2_ifu_mem_ctl.scala 391:32] + final_data_sel1[3] <= sel_byp_data @[el2_ifu_mem_ctl.scala 391:32] + wire final_data_sel2 : UInt<1>[4] @[el2_ifu_mem_ctl.scala 392:32] + final_data_sel2[0] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 392:32] + final_data_sel2[1] <= fetch_req_iccm_f @[el2_ifu_mem_ctl.scala 392:32] + final_data_sel2[2] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 392:32] + final_data_sel2[3] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 392:32] + wire final_data_out1 : UInt<80>[4] @[el2_ifu_mem_ctl.scala 393:32] + final_data_out1[0] <= io.ic_rd_data @[el2_ifu_mem_ctl.scala 393:32] + final_data_out1[1] <= ic_byp_data_only_new @[el2_ifu_mem_ctl.scala 393:32] + final_data_out1[2] <= io.ic_rd_data @[el2_ifu_mem_ctl.scala 393:32] + final_data_out1[3] <= ic_byp_data_only_new @[el2_ifu_mem_ctl.scala 393:32] + wire final_data_out2 : UInt<64>[4] @[el2_ifu_mem_ctl.scala 394:32] + final_data_out2[0] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 394:32] + final_data_out2[1] <= io.iccm_rd_data @[el2_ifu_mem_ctl.scala 394:32] + final_data_out2[2] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 394:32] + final_data_out2[3] <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 394:32] + node _T_1260 = or(sel_byp_data, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 395:61] + node _T_1261 = or(_T_1260, sel_ic_data) @[el2_ifu_mem_ctl.scala 395:77] + node _T_1262 = bits(_T_1261, 0, 0) @[Bitwise.scala 72:15] node _T_1263 = mux(_T_1262, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] - node _T_1264 = and(_T_1263, ic_byp_data_only_new) @[el2_ifu_mem_ctl.scala 379:114] - node ic_premux_data_temp = or(_T_1261, _T_1264) @[el2_ifu_mem_ctl.scala 379:88] - node ic_sel_premux_data_temp = or(fetch_req_iccm_f, sel_byp_data) @[el2_ifu_mem_ctl.scala 381:63] - io.ic_premux_data <= ic_premux_data_temp @[el2_ifu_mem_ctl.scala 382:21] - io.ic_sel_premux_data <= ic_sel_premux_data_temp @[el2_ifu_mem_ctl.scala 383:25] - node ifc_bus_acc_fault_f = and(ic_byp_hit_f, ifu_byp_data_err_new) @[el2_ifu_mem_ctl.scala 384:42] - io.ic_data_f <= io.ic_rd_data @[el2_ifu_mem_ctl.scala 385:16] - node _T_1265 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 386:40] - node fetch_req_f_qual = and(io.ic_hit_f, _T_1265) @[el2_ifu_mem_ctl.scala 386:38] + node ic_final_data = and(_T_1263, io.ic_rd_data) @[el2_ifu_mem_ctl.scala 395:92] + node _T_1264 = bits(fetch_req_iccm_f, 0, 0) @[Bitwise.scala 72:15] + node _T_1265 = mux(_T_1264, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] + node _T_1266 = and(_T_1265, io.iccm_rd_data) @[el2_ifu_mem_ctl.scala 399:69] + node _T_1267 = bits(sel_byp_data, 0, 0) @[Bitwise.scala 72:15] + node _T_1268 = mux(_T_1267, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] + node _T_1269 = and(_T_1268, ic_byp_data_only_new) @[el2_ifu_mem_ctl.scala 399:114] + node ic_premux_data_temp = or(_T_1266, _T_1269) @[el2_ifu_mem_ctl.scala 399:88] + node ic_sel_premux_data_temp = or(fetch_req_iccm_f, sel_byp_data) @[el2_ifu_mem_ctl.scala 401:63] + io.ic_premux_data <= ic_premux_data_temp @[el2_ifu_mem_ctl.scala 402:21] + io.ic_sel_premux_data <= ic_sel_premux_data_temp @[el2_ifu_mem_ctl.scala 403:25] + node ifc_bus_acc_fault_f = and(ic_byp_hit_f, ifu_byp_data_err_new) @[el2_ifu_mem_ctl.scala 404:42] + io.ic_data_f <= ic_final_data @[el2_ifu_mem_ctl.scala 405:16] + node _T_1270 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:40] + node fetch_req_f_qual = and(io.ic_hit_f, _T_1270) @[el2_ifu_mem_ctl.scala 406:38] wire ifc_region_acc_fault_memory_f : UInt<1> ifc_region_acc_fault_memory_f <= UInt<1>("h00") - node _T_1266 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[el2_ifu_mem_ctl.scala 388:57] - node _T_1267 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 388:82] - node _T_1268 = and(_T_1266, _T_1267) @[el2_ifu_mem_ctl.scala 388:80] - io.ic_access_fault_f <= _T_1268 @[el2_ifu_mem_ctl.scala 388:24] - node _T_1269 = bits(io.iccm_rd_ecc_double_err, 0, 0) @[el2_ifu_mem_ctl.scala 389:62] - node _T_1270 = bits(ifc_region_acc_fault_f, 0, 0) @[el2_ifu_mem_ctl.scala 390:32] - node _T_1271 = bits(ifc_region_acc_fault_memory_f, 0, 0) @[el2_ifu_mem_ctl.scala 391:47] - node _T_1272 = mux(_T_1271, UInt<2>("h03"), UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 391:10] - node _T_1273 = mux(_T_1270, UInt<2>("h02"), _T_1272) @[el2_ifu_mem_ctl.scala 390:8] - node _T_1274 = mux(_T_1269, UInt<1>("h01"), _T_1273) @[el2_ifu_mem_ctl.scala 389:35] - io.ic_access_fault_type_f <= _T_1274 @[el2_ifu_mem_ctl.scala 389:29] - node _T_1275 = and(fetch_req_f_qual, io.ifu_bp_inst_mask_f) @[el2_ifu_mem_ctl.scala 392:45] - node _T_1276 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_1277 = eq(vaddr_f, _T_1276) @[el2_ifu_mem_ctl.scala 392:80] - node _T_1278 = eq(_T_1277, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 392:71] - node _T_1279 = and(_T_1275, _T_1278) @[el2_ifu_mem_ctl.scala 392:69] - node _T_1280 = neq(err_stop_state, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 392:131] - node _T_1281 = and(_T_1279, _T_1280) @[el2_ifu_mem_ctl.scala 392:114] - node _T_1282 = cat(_T_1281, fetch_req_f_qual) @[Cat.scala 29:58] - io.ic_fetch_val_f <= _T_1282 @[el2_ifu_mem_ctl.scala 392:21] - node _T_1283 = bits(io.ic_data_f, 1, 0) @[el2_ifu_mem_ctl.scala 393:36] - node two_byte_instr = neq(_T_1283, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 393:42] + node _T_1271 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[el2_ifu_mem_ctl.scala 408:57] + node _T_1272 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 408:82] + node _T_1273 = and(_T_1271, _T_1272) @[el2_ifu_mem_ctl.scala 408:80] + io.ic_access_fault_f <= _T_1273 @[el2_ifu_mem_ctl.scala 408:24] + node _T_1274 = bits(io.iccm_rd_ecc_double_err, 0, 0) @[el2_ifu_mem_ctl.scala 409:62] + node _T_1275 = bits(ifc_region_acc_fault_f, 0, 0) @[el2_ifu_mem_ctl.scala 410:32] + node _T_1276 = bits(ifc_region_acc_fault_memory_f, 0, 0) @[el2_ifu_mem_ctl.scala 411:47] + node _T_1277 = mux(_T_1276, UInt<2>("h03"), UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:10] + node _T_1278 = mux(_T_1275, UInt<2>("h02"), _T_1277) @[el2_ifu_mem_ctl.scala 410:8] + node _T_1279 = mux(_T_1274, UInt<1>("h01"), _T_1278) @[el2_ifu_mem_ctl.scala 409:35] + io.ic_access_fault_type_f <= _T_1279 @[el2_ifu_mem_ctl.scala 409:29] + node _T_1280 = and(fetch_req_f_qual, io.ifu_bp_inst_mask_f) @[el2_ifu_mem_ctl.scala 412:45] + node _T_1281 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] + node _T_1282 = eq(vaddr_f, _T_1281) @[el2_ifu_mem_ctl.scala 412:80] + node _T_1283 = eq(_T_1282, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 412:71] + node _T_1284 = and(_T_1280, _T_1283) @[el2_ifu_mem_ctl.scala 412:69] + node _T_1285 = neq(err_stop_state, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 412:131] + node _T_1286 = and(_T_1284, _T_1285) @[el2_ifu_mem_ctl.scala 412:114] + node _T_1287 = cat(_T_1286, fetch_req_f_qual) @[Cat.scala 29:58] + io.ic_fetch_val_f <= _T_1287 @[el2_ifu_mem_ctl.scala 412:21] + node _T_1288 = bits(io.ic_data_f, 1, 0) @[el2_ifu_mem_ctl.scala 413:36] + node two_byte_instr = neq(_T_1288, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 413:42] wire ic_miss_buff_data_in : UInt<64> ic_miss_buff_data_in <= UInt<1>("h00") wire ifu_bus_rsp_tag : UInt<3> ifu_bus_rsp_tag <= UInt<1>("h00") wire bus_ifu_wr_en : UInt<1> bus_ifu_wr_en <= UInt<1>("h00") - node _T_1284 = eq(ifu_bus_rsp_tag, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_0 = and(bus_ifu_wr_en, _T_1284) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1285 = eq(ifu_bus_rsp_tag, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_1 = and(bus_ifu_wr_en, _T_1285) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1286 = eq(ifu_bus_rsp_tag, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_2 = and(bus_ifu_wr_en, _T_1286) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1287 = eq(ifu_bus_rsp_tag, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_3 = and(bus_ifu_wr_en, _T_1287) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1288 = eq(ifu_bus_rsp_tag, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_4 = and(bus_ifu_wr_en, _T_1288) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1289 = eq(ifu_bus_rsp_tag, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_5 = and(bus_ifu_wr_en, _T_1289) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1290 = eq(ifu_bus_rsp_tag, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_6 = and(bus_ifu_wr_en, _T_1290) @[el2_ifu_mem_ctl.scala 399:73] - node _T_1291 = eq(ifu_bus_rsp_tag, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 399:91] - node write_fill_data_7 = and(bus_ifu_wr_en, _T_1291) @[el2_ifu_mem_ctl.scala 399:73] - wire ic_miss_buff_data : UInt<32>[16] @[el2_ifu_mem_ctl.scala 400:31] + node _T_1289 = eq(ifu_bus_rsp_tag, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_0 = and(bus_ifu_wr_en, _T_1289) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1290 = eq(ifu_bus_rsp_tag, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_1 = and(bus_ifu_wr_en, _T_1290) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1291 = eq(ifu_bus_rsp_tag, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_2 = and(bus_ifu_wr_en, _T_1291) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1292 = eq(ifu_bus_rsp_tag, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_3 = and(bus_ifu_wr_en, _T_1292) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1293 = eq(ifu_bus_rsp_tag, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_4 = and(bus_ifu_wr_en, _T_1293) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1294 = eq(ifu_bus_rsp_tag, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_5 = and(bus_ifu_wr_en, _T_1294) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1295 = eq(ifu_bus_rsp_tag, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_6 = and(bus_ifu_wr_en, _T_1295) @[el2_ifu_mem_ctl.scala 419:73] + node _T_1296 = eq(ifu_bus_rsp_tag, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 419:91] + node write_fill_data_7 = and(bus_ifu_wr_en, _T_1296) @[el2_ifu_mem_ctl.scala 419:73] + wire ic_miss_buff_data : UInt<32>[16] @[el2_ifu_mem_ctl.scala 420:31] inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 483:22] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -4355,14 +4381,14 @@ circuit el2_ifu : rvclkhdr_11.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_11.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1292 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1293 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1293 <= _T_1292 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[0] <= _T_1293 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1294 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1295 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1295 <= _T_1294 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[1] <= _T_1295 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1297 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1298 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1298 <= _T_1297 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[0] <= _T_1298 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1299 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1300 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1300 <= _T_1299 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[1] <= _T_1300 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_12 of rvclkhdr_12 @[el2_lib.scala 483:22] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset @@ -4411,14 +4437,14 @@ circuit el2_ifu : rvclkhdr_19.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_19.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1296 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1297 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1297 <= _T_1296 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[2] <= _T_1297 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1298 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1299 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1299 <= _T_1298 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[3] <= _T_1299 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1301 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1302 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1302 <= _T_1301 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[2] <= _T_1302 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1303 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1304 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1304 <= _T_1303 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[3] <= _T_1304 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_20 of rvclkhdr_20 @[el2_lib.scala 483:22] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset @@ -4467,14 +4493,14 @@ circuit el2_ifu : rvclkhdr_27.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_27.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_27.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1300 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1301 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1301 <= _T_1300 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[4] <= _T_1301 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1302 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1303 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1303 <= _T_1302 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[5] <= _T_1303 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1305 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1306 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1306 <= _T_1305 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[4] <= _T_1306 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1307 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1308 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1308 <= _T_1307 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[5] <= _T_1308 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_28 of rvclkhdr_28 @[el2_lib.scala 483:22] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset @@ -4523,14 +4549,14 @@ circuit el2_ifu : rvclkhdr_35.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_35.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_35.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1304 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1305 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1305 <= _T_1304 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[6] <= _T_1305 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1306 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1307 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1307 <= _T_1306 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[7] <= _T_1307 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1309 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1310 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1310 <= _T_1309 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[6] <= _T_1310 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1311 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1312 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1312 <= _T_1311 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[7] <= _T_1312 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_36 of rvclkhdr_36 @[el2_lib.scala 483:22] rvclkhdr_36.clock <= clock rvclkhdr_36.reset <= reset @@ -4579,14 +4605,14 @@ circuit el2_ifu : rvclkhdr_43.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_43.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_43.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1308 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1309 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1309 <= _T_1308 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[8] <= _T_1309 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1310 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1311 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1311 <= _T_1310 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[9] <= _T_1311 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1313 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1314 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1314 <= _T_1313 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[8] <= _T_1314 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1315 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1316 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1316 <= _T_1315 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[9] <= _T_1316 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_44 of rvclkhdr_44 @[el2_lib.scala 483:22] rvclkhdr_44.clock <= clock rvclkhdr_44.reset <= reset @@ -4635,14 +4661,14 @@ circuit el2_ifu : rvclkhdr_51.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_51.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_51.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1312 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1313 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1313 <= _T_1312 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[10] <= _T_1313 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1314 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1315 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1315 <= _T_1314 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[11] <= _T_1315 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1317 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1318 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1318 <= _T_1317 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[10] <= _T_1318 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1319 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1320 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1320 <= _T_1319 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[11] <= _T_1320 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_52 of rvclkhdr_52 @[el2_lib.scala 483:22] rvclkhdr_52.clock <= clock rvclkhdr_52.reset <= reset @@ -4691,14 +4717,14 @@ circuit el2_ifu : rvclkhdr_59.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_59.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_59.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1316 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1317 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1317 <= _T_1316 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[12] <= _T_1317 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1318 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1319 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1319 <= _T_1318 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[13] <= _T_1319 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1321 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1322 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1322 <= _T_1321 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[12] <= _T_1322 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1323 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1324 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1324 <= _T_1323 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[13] <= _T_1324 @[el2_ifu_mem_ctl.scala 424:28] inst rvclkhdr_60 of rvclkhdr_60 @[el2_lib.scala 483:22] rvclkhdr_60.clock <= clock rvclkhdr_60.reset <= reset @@ -4747,1215 +4773,1254 @@ circuit el2_ifu : rvclkhdr_67.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_67.io.en <= write_fill_data_7 @[el2_lib.scala 485:16] rvclkhdr_67.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_1320 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 403:86] - reg _T_1321 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 403:65] - _T_1321 <= _T_1320 @[el2_ifu_mem_ctl.scala 403:65] - ic_miss_buff_data[14] <= _T_1321 @[el2_ifu_mem_ctl.scala 403:26] - node _T_1322 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 404:88] - reg _T_1323 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 404:67] - _T_1323 <= _T_1322 @[el2_ifu_mem_ctl.scala 404:67] - ic_miss_buff_data[15] <= _T_1323 @[el2_ifu_mem_ctl.scala 404:28] + node _T_1325 = bits(ic_miss_buff_data_in, 31, 0) @[el2_ifu_mem_ctl.scala 423:86] + reg _T_1326 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 423:65] + _T_1326 <= _T_1325 @[el2_ifu_mem_ctl.scala 423:65] + ic_miss_buff_data[14] <= _T_1326 @[el2_ifu_mem_ctl.scala 423:26] + node _T_1327 = bits(ic_miss_buff_data_in, 63, 32) @[el2_ifu_mem_ctl.scala 424:88] + reg _T_1328 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 424:67] + _T_1328 <= _T_1327 @[el2_ifu_mem_ctl.scala 424:67] + ic_miss_buff_data[15] <= _T_1328 @[el2_ifu_mem_ctl.scala 424:28] wire ic_miss_buff_data_valid : UInt<8> ic_miss_buff_data_valid <= UInt<1>("h00") - node _T_1324 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1325 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1326 = and(_T_1324, _T_1325) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_0 = or(write_fill_data_0, _T_1326) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1327 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1328 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1329 = and(_T_1327, _T_1328) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_1 = or(write_fill_data_1, _T_1329) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1330 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1331 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1332 = and(_T_1330, _T_1331) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_2 = or(write_fill_data_2, _T_1332) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1333 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1334 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1335 = and(_T_1333, _T_1334) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_3 = or(write_fill_data_3, _T_1335) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1336 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1337 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1338 = and(_T_1336, _T_1337) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_4 = or(write_fill_data_4, _T_1338) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1339 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1340 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1341 = and(_T_1339, _T_1340) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_5 = or(write_fill_data_5, _T_1341) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1342 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1343 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1344 = and(_T_1342, _T_1343) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_6 = or(write_fill_data_6, _T_1344) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1345 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 406:113] - node _T_1346 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 406:118] - node _T_1347 = and(_T_1345, _T_1346) @[el2_ifu_mem_ctl.scala 406:116] - node ic_miss_buff_data_valid_in_7 = or(write_fill_data_7, _T_1347) @[el2_ifu_mem_ctl.scala 406:88] - node _T_1348 = cat(ic_miss_buff_data_valid_in_7, ic_miss_buff_data_valid_in_6) @[Cat.scala 29:58] - node _T_1349 = cat(_T_1348, ic_miss_buff_data_valid_in_5) @[Cat.scala 29:58] - node _T_1350 = cat(_T_1349, ic_miss_buff_data_valid_in_4) @[Cat.scala 29:58] - node _T_1351 = cat(_T_1350, ic_miss_buff_data_valid_in_3) @[Cat.scala 29:58] - node _T_1352 = cat(_T_1351, ic_miss_buff_data_valid_in_2) @[Cat.scala 29:58] - node _T_1353 = cat(_T_1352, ic_miss_buff_data_valid_in_1) @[Cat.scala 29:58] - node _T_1354 = cat(_T_1353, ic_miss_buff_data_valid_in_0) @[Cat.scala 29:58] - reg _T_1355 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 407:60] - _T_1355 <= _T_1354 @[el2_ifu_mem_ctl.scala 407:60] - ic_miss_buff_data_valid <= _T_1355 @[el2_ifu_mem_ctl.scala 407:27] + node _T_1329 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1330 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1331 = and(_T_1329, _T_1330) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_0 = or(write_fill_data_0, _T_1331) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1332 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1333 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1334 = and(_T_1332, _T_1333) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_1 = or(write_fill_data_1, _T_1334) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1335 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1336 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1337 = and(_T_1335, _T_1336) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_2 = or(write_fill_data_2, _T_1337) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1338 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1339 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1340 = and(_T_1338, _T_1339) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_3 = or(write_fill_data_3, _T_1340) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1341 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1342 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1343 = and(_T_1341, _T_1342) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_4 = or(write_fill_data_4, _T_1343) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1344 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1345 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1346 = and(_T_1344, _T_1345) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_5 = or(write_fill_data_5, _T_1346) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1347 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1348 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1349 = and(_T_1347, _T_1348) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_6 = or(write_fill_data_6, _T_1349) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1350 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 426:113] + node _T_1351 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:118] + node _T_1352 = and(_T_1350, _T_1351) @[el2_ifu_mem_ctl.scala 426:116] + node ic_miss_buff_data_valid_in_7 = or(write_fill_data_7, _T_1352) @[el2_ifu_mem_ctl.scala 426:88] + node _T_1353 = cat(ic_miss_buff_data_valid_in_7, ic_miss_buff_data_valid_in_6) @[Cat.scala 29:58] + node _T_1354 = cat(_T_1353, ic_miss_buff_data_valid_in_5) @[Cat.scala 29:58] + node _T_1355 = cat(_T_1354, ic_miss_buff_data_valid_in_4) @[Cat.scala 29:58] + node _T_1356 = cat(_T_1355, ic_miss_buff_data_valid_in_3) @[Cat.scala 29:58] + node _T_1357 = cat(_T_1356, ic_miss_buff_data_valid_in_2) @[Cat.scala 29:58] + node _T_1358 = cat(_T_1357, ic_miss_buff_data_valid_in_1) @[Cat.scala 29:58] + node _T_1359 = cat(_T_1358, ic_miss_buff_data_valid_in_0) @[Cat.scala 29:58] + reg _T_1360 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 427:60] + _T_1360 <= _T_1359 @[el2_ifu_mem_ctl.scala 427:60] + ic_miss_buff_data_valid <= _T_1360 @[el2_ifu_mem_ctl.scala 427:27] wire bus_ifu_wr_data_error : UInt<1> bus_ifu_wr_data_error <= UInt<1>("h00") wire ic_miss_buff_data_error : UInt<8> ic_miss_buff_data_error <= UInt<1>("h00") - node _T_1356 = bits(write_fill_data_0, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1357 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1358 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1359 = and(_T_1357, _T_1358) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_0 = mux(_T_1356, bus_ifu_wr_data_error, _T_1359) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1360 = bits(write_fill_data_1, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1361 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1362 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1363 = and(_T_1361, _T_1362) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_1 = mux(_T_1360, bus_ifu_wr_data_error, _T_1363) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1364 = bits(write_fill_data_2, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1365 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1366 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1367 = and(_T_1365, _T_1366) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_2 = mux(_T_1364, bus_ifu_wr_data_error, _T_1367) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1368 = bits(write_fill_data_3, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1369 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1370 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1371 = and(_T_1369, _T_1370) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_3 = mux(_T_1368, bus_ifu_wr_data_error, _T_1371) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1372 = bits(write_fill_data_4, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1373 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1374 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1375 = and(_T_1373, _T_1374) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_4 = mux(_T_1372, bus_ifu_wr_data_error, _T_1375) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1376 = bits(write_fill_data_5, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1377 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1378 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1379 = and(_T_1377, _T_1378) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_5 = mux(_T_1376, bus_ifu_wr_data_error, _T_1379) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1380 = bits(write_fill_data_6, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1381 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1382 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1383 = and(_T_1381, _T_1382) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_6 = mux(_T_1380, bus_ifu_wr_data_error, _T_1383) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1384 = bits(write_fill_data_7, 0, 0) @[el2_ifu_mem_ctl.scala 410:92] - node _T_1385 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 411:28] - node _T_1386 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 411:34] - node _T_1387 = and(_T_1385, _T_1386) @[el2_ifu_mem_ctl.scala 411:32] - node ic_miss_buff_data_error_in_7 = mux(_T_1384, bus_ifu_wr_data_error, _T_1387) @[el2_ifu_mem_ctl.scala 410:72] - node _T_1388 = cat(ic_miss_buff_data_error_in_7, ic_miss_buff_data_error_in_6) @[Cat.scala 29:58] - node _T_1389 = cat(_T_1388, ic_miss_buff_data_error_in_5) @[Cat.scala 29:58] - node _T_1390 = cat(_T_1389, ic_miss_buff_data_error_in_4) @[Cat.scala 29:58] - node _T_1391 = cat(_T_1390, ic_miss_buff_data_error_in_3) @[Cat.scala 29:58] - node _T_1392 = cat(_T_1391, ic_miss_buff_data_error_in_2) @[Cat.scala 29:58] - node _T_1393 = cat(_T_1392, ic_miss_buff_data_error_in_1) @[Cat.scala 29:58] - node _T_1394 = cat(_T_1393, ic_miss_buff_data_error_in_0) @[Cat.scala 29:58] - reg _T_1395 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 412:60] - _T_1395 <= _T_1394 @[el2_ifu_mem_ctl.scala 412:60] - ic_miss_buff_data_error <= _T_1395 @[el2_ifu_mem_ctl.scala 412:27] - node bypass_index = bits(imb_ff, 4, 0) @[el2_ifu_mem_ctl.scala 415:28] - node _T_1396 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 416:42] - node _T_1397 = add(_T_1396, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 416:70] - node bypass_index_5_3_inc = tail(_T_1397, 1) @[el2_ifu_mem_ctl.scala 416:70] - node _T_1398 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1399 = eq(_T_1398, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1400 = bits(_T_1399, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1401 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1402 = eq(_T_1401, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1403 = bits(_T_1402, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1404 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1405 = eq(_T_1404, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1406 = bits(_T_1405, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1407 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1408 = eq(_T_1407, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1409 = bits(_T_1408, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1410 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1411 = eq(_T_1410, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1412 = bits(_T_1411, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1413 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1414 = eq(_T_1413, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1415 = bits(_T_1414, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1416 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1417 = eq(_T_1416, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1418 = bits(_T_1417, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1419 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 417:87] - node _T_1420 = eq(_T_1419, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 417:114] - node _T_1421 = bits(_T_1420, 0, 0) @[el2_ifu_mem_ctl.scala 417:122] - node _T_1422 = mux(_T_1400, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1423 = mux(_T_1403, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1424 = mux(_T_1406, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1425 = mux(_T_1409, ic_miss_buff_data_valid_in_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1426 = mux(_T_1412, ic_miss_buff_data_valid_in_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1427 = mux(_T_1415, ic_miss_buff_data_valid_in_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1428 = mux(_T_1418, ic_miss_buff_data_valid_in_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1429 = mux(_T_1421, ic_miss_buff_data_valid_in_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1430 = or(_T_1422, _T_1423) @[Mux.scala 27:72] - node _T_1431 = or(_T_1430, _T_1424) @[Mux.scala 27:72] - node _T_1432 = or(_T_1431, _T_1425) @[Mux.scala 27:72] - node _T_1433 = or(_T_1432, _T_1426) @[Mux.scala 27:72] - node _T_1434 = or(_T_1433, _T_1427) @[Mux.scala 27:72] - node _T_1435 = or(_T_1434, _T_1428) @[Mux.scala 27:72] + node _T_1361 = bits(write_fill_data_0, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1362 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1363 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1364 = and(_T_1362, _T_1363) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_0 = mux(_T_1361, bus_ifu_wr_data_error, _T_1364) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1365 = bits(write_fill_data_1, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1366 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1367 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1368 = and(_T_1366, _T_1367) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_1 = mux(_T_1365, bus_ifu_wr_data_error, _T_1368) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1369 = bits(write_fill_data_2, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1370 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1371 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1372 = and(_T_1370, _T_1371) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_2 = mux(_T_1369, bus_ifu_wr_data_error, _T_1372) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1373 = bits(write_fill_data_3, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1374 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1375 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1376 = and(_T_1374, _T_1375) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_3 = mux(_T_1373, bus_ifu_wr_data_error, _T_1376) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1377 = bits(write_fill_data_4, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1378 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1379 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1380 = and(_T_1378, _T_1379) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_4 = mux(_T_1377, bus_ifu_wr_data_error, _T_1380) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1381 = bits(write_fill_data_5, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1382 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1383 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1384 = and(_T_1382, _T_1383) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_5 = mux(_T_1381, bus_ifu_wr_data_error, _T_1384) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1385 = bits(write_fill_data_6, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1386 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1387 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1388 = and(_T_1386, _T_1387) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_6 = mux(_T_1385, bus_ifu_wr_data_error, _T_1388) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1389 = bits(write_fill_data_7, 0, 0) @[el2_ifu_mem_ctl.scala 430:92] + node _T_1390 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 431:28] + node _T_1391 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 431:34] + node _T_1392 = and(_T_1390, _T_1391) @[el2_ifu_mem_ctl.scala 431:32] + node ic_miss_buff_data_error_in_7 = mux(_T_1389, bus_ifu_wr_data_error, _T_1392) @[el2_ifu_mem_ctl.scala 430:72] + node _T_1393 = cat(ic_miss_buff_data_error_in_7, ic_miss_buff_data_error_in_6) @[Cat.scala 29:58] + node _T_1394 = cat(_T_1393, ic_miss_buff_data_error_in_5) @[Cat.scala 29:58] + node _T_1395 = cat(_T_1394, ic_miss_buff_data_error_in_4) @[Cat.scala 29:58] + node _T_1396 = cat(_T_1395, ic_miss_buff_data_error_in_3) @[Cat.scala 29:58] + node _T_1397 = cat(_T_1396, ic_miss_buff_data_error_in_2) @[Cat.scala 29:58] + node _T_1398 = cat(_T_1397, ic_miss_buff_data_error_in_1) @[Cat.scala 29:58] + node _T_1399 = cat(_T_1398, ic_miss_buff_data_error_in_0) @[Cat.scala 29:58] + reg _T_1400 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 432:60] + _T_1400 <= _T_1399 @[el2_ifu_mem_ctl.scala 432:60] + ic_miss_buff_data_error <= _T_1400 @[el2_ifu_mem_ctl.scala 432:27] + node bypass_index = bits(imb_ff, 4, 0) @[el2_ifu_mem_ctl.scala 435:28] + node _T_1401 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:42] + node _T_1402 = add(_T_1401, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 436:70] + node bypass_index_5_3_inc = tail(_T_1402, 1) @[el2_ifu_mem_ctl.scala 436:70] + node _T_1403 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1404 = eq(_T_1403, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1405 = bits(_T_1404, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1406 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1407 = eq(_T_1406, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1408 = bits(_T_1407, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1409 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1410 = eq(_T_1409, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1411 = bits(_T_1410, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1412 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1413 = eq(_T_1412, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1414 = bits(_T_1413, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1415 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1416 = eq(_T_1415, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1417 = bits(_T_1416, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1418 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1419 = eq(_T_1418, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1420 = bits(_T_1419, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1421 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1422 = eq(_T_1421, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1423 = bits(_T_1422, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1424 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 437:87] + node _T_1425 = eq(_T_1424, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 437:114] + node _T_1426 = bits(_T_1425, 0, 0) @[el2_ifu_mem_ctl.scala 437:122] + node _T_1427 = mux(_T_1405, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1428 = mux(_T_1408, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1429 = mux(_T_1411, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1430 = mux(_T_1414, ic_miss_buff_data_valid_in_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1431 = mux(_T_1417, ic_miss_buff_data_valid_in_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1432 = mux(_T_1420, ic_miss_buff_data_valid_in_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1433 = mux(_T_1423, ic_miss_buff_data_valid_in_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1434 = mux(_T_1426, ic_miss_buff_data_valid_in_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1435 = or(_T_1427, _T_1428) @[Mux.scala 27:72] node _T_1436 = or(_T_1435, _T_1429) @[Mux.scala 27:72] + node _T_1437 = or(_T_1436, _T_1430) @[Mux.scala 27:72] + node _T_1438 = or(_T_1437, _T_1431) @[Mux.scala 27:72] + node _T_1439 = or(_T_1438, _T_1432) @[Mux.scala 27:72] + node _T_1440 = or(_T_1439, _T_1433) @[Mux.scala 27:72] + node _T_1441 = or(_T_1440, _T_1434) @[Mux.scala 27:72] wire bypass_valid_value_check : UInt<1> @[Mux.scala 27:72] - bypass_valid_value_check <= _T_1436 @[Mux.scala 27:72] - node _T_1437 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 418:71] - node _T_1438 = eq(_T_1437, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 418:58] - node _T_1439 = and(bypass_valid_value_check, _T_1438) @[el2_ifu_mem_ctl.scala 418:56] - node _T_1440 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 418:90] - node _T_1441 = eq(_T_1440, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 418:77] - node _T_1442 = and(_T_1439, _T_1441) @[el2_ifu_mem_ctl.scala 418:75] - node _T_1443 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 419:71] - node _T_1444 = eq(_T_1443, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 419:58] - node _T_1445 = and(bypass_valid_value_check, _T_1444) @[el2_ifu_mem_ctl.scala 419:56] - node _T_1446 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 419:89] - node _T_1447 = and(_T_1445, _T_1446) @[el2_ifu_mem_ctl.scala 419:75] - node _T_1448 = or(_T_1442, _T_1447) @[el2_ifu_mem_ctl.scala 418:95] - node _T_1449 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 420:70] - node _T_1450 = and(bypass_valid_value_check, _T_1449) @[el2_ifu_mem_ctl.scala 420:56] - node _T_1451 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 420:89] - node _T_1452 = eq(_T_1451, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 420:76] - node _T_1453 = and(_T_1450, _T_1452) @[el2_ifu_mem_ctl.scala 420:74] - node _T_1454 = or(_T_1448, _T_1453) @[el2_ifu_mem_ctl.scala 419:94] - node _T_1455 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 421:47] - node _T_1456 = and(bypass_valid_value_check, _T_1455) @[el2_ifu_mem_ctl.scala 421:33] - node _T_1457 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 421:65] - node _T_1458 = and(_T_1456, _T_1457) @[el2_ifu_mem_ctl.scala 421:51] - node _T_1459 = eq(bypass_index_5_3_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1460 = bits(_T_1459, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1461 = eq(bypass_index_5_3_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1462 = bits(_T_1461, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1463 = eq(bypass_index_5_3_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1464 = bits(_T_1463, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1465 = eq(bypass_index_5_3_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1466 = bits(_T_1465, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1467 = eq(bypass_index_5_3_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1468 = bits(_T_1467, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1469 = eq(bypass_index_5_3_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1470 = bits(_T_1469, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1471 = eq(bypass_index_5_3_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1472 = bits(_T_1471, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1473 = eq(bypass_index_5_3_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 421:132] - node _T_1474 = bits(_T_1473, 0, 0) @[el2_ifu_mem_ctl.scala 421:140] - node _T_1475 = mux(_T_1460, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1476 = mux(_T_1462, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1477 = mux(_T_1464, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1478 = mux(_T_1466, ic_miss_buff_data_valid_in_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1479 = mux(_T_1468, ic_miss_buff_data_valid_in_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1480 = mux(_T_1470, ic_miss_buff_data_valid_in_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1481 = mux(_T_1472, ic_miss_buff_data_valid_in_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1482 = mux(_T_1474, ic_miss_buff_data_valid_in_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1483 = or(_T_1475, _T_1476) @[Mux.scala 27:72] - node _T_1484 = or(_T_1483, _T_1477) @[Mux.scala 27:72] - node _T_1485 = or(_T_1484, _T_1478) @[Mux.scala 27:72] - node _T_1486 = or(_T_1485, _T_1479) @[Mux.scala 27:72] - node _T_1487 = or(_T_1486, _T_1480) @[Mux.scala 27:72] - node _T_1488 = or(_T_1487, _T_1481) @[Mux.scala 27:72] + bypass_valid_value_check <= _T_1441 @[Mux.scala 27:72] + node _T_1442 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 438:71] + node _T_1443 = eq(_T_1442, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 438:58] + node _T_1444 = and(bypass_valid_value_check, _T_1443) @[el2_ifu_mem_ctl.scala 438:56] + node _T_1445 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 438:90] + node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 438:77] + node _T_1447 = and(_T_1444, _T_1446) @[el2_ifu_mem_ctl.scala 438:75] + node _T_1448 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 439:71] + node _T_1449 = eq(_T_1448, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 439:58] + node _T_1450 = and(bypass_valid_value_check, _T_1449) @[el2_ifu_mem_ctl.scala 439:56] + node _T_1451 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 439:89] + node _T_1452 = and(_T_1450, _T_1451) @[el2_ifu_mem_ctl.scala 439:75] + node _T_1453 = or(_T_1447, _T_1452) @[el2_ifu_mem_ctl.scala 438:95] + node _T_1454 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 440:70] + node _T_1455 = and(bypass_valid_value_check, _T_1454) @[el2_ifu_mem_ctl.scala 440:56] + node _T_1456 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 440:89] + node _T_1457 = eq(_T_1456, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 440:76] + node _T_1458 = and(_T_1455, _T_1457) @[el2_ifu_mem_ctl.scala 440:74] + node _T_1459 = or(_T_1453, _T_1458) @[el2_ifu_mem_ctl.scala 439:94] + node _T_1460 = bits(bypass_index, 1, 1) @[el2_ifu_mem_ctl.scala 441:47] + node _T_1461 = and(bypass_valid_value_check, _T_1460) @[el2_ifu_mem_ctl.scala 441:33] + node _T_1462 = bits(bypass_index, 0, 0) @[el2_ifu_mem_ctl.scala 441:65] + node _T_1463 = and(_T_1461, _T_1462) @[el2_ifu_mem_ctl.scala 441:51] + node _T_1464 = eq(bypass_index_5_3_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1465 = bits(_T_1464, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1466 = eq(bypass_index_5_3_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1467 = bits(_T_1466, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1468 = eq(bypass_index_5_3_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1469 = bits(_T_1468, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1470 = eq(bypass_index_5_3_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1471 = bits(_T_1470, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1472 = eq(bypass_index_5_3_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1473 = bits(_T_1472, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1474 = eq(bypass_index_5_3_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1475 = bits(_T_1474, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1476 = eq(bypass_index_5_3_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1477 = bits(_T_1476, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1478 = eq(bypass_index_5_3_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 441:132] + node _T_1479 = bits(_T_1478, 0, 0) @[el2_ifu_mem_ctl.scala 441:140] + node _T_1480 = mux(_T_1465, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1481 = mux(_T_1467, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1482 = mux(_T_1469, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1483 = mux(_T_1471, ic_miss_buff_data_valid_in_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1484 = mux(_T_1473, ic_miss_buff_data_valid_in_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1485 = mux(_T_1475, ic_miss_buff_data_valid_in_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1486 = mux(_T_1477, ic_miss_buff_data_valid_in_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1487 = mux(_T_1479, ic_miss_buff_data_valid_in_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1488 = or(_T_1480, _T_1481) @[Mux.scala 27:72] node _T_1489 = or(_T_1488, _T_1482) @[Mux.scala 27:72] - wire _T_1490 : UInt<1> @[Mux.scala 27:72] - _T_1490 <= _T_1489 @[Mux.scala 27:72] - node _T_1491 = and(_T_1458, _T_1490) @[el2_ifu_mem_ctl.scala 421:69] - node _T_1492 = or(_T_1454, _T_1491) @[el2_ifu_mem_ctl.scala 420:94] - node _T_1493 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 422:70] - node _T_1494 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_1495 = eq(_T_1493, _T_1494) @[el2_ifu_mem_ctl.scala 422:95] - node _T_1496 = and(bypass_valid_value_check, _T_1495) @[el2_ifu_mem_ctl.scala 422:56] - node bypass_data_ready_in = or(_T_1492, _T_1496) @[el2_ifu_mem_ctl.scala 421:181] + node _T_1490 = or(_T_1489, _T_1483) @[Mux.scala 27:72] + node _T_1491 = or(_T_1490, _T_1484) @[Mux.scala 27:72] + node _T_1492 = or(_T_1491, _T_1485) @[Mux.scala 27:72] + node _T_1493 = or(_T_1492, _T_1486) @[Mux.scala 27:72] + node _T_1494 = or(_T_1493, _T_1487) @[Mux.scala 27:72] + wire _T_1495 : UInt<1> @[Mux.scala 27:72] + _T_1495 <= _T_1494 @[Mux.scala 27:72] + node _T_1496 = and(_T_1463, _T_1495) @[el2_ifu_mem_ctl.scala 441:69] + node _T_1497 = or(_T_1459, _T_1496) @[el2_ifu_mem_ctl.scala 440:94] + node _T_1498 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 442:70] + node _T_1499 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] + node _T_1500 = eq(_T_1498, _T_1499) @[el2_ifu_mem_ctl.scala 442:95] + node _T_1501 = and(bypass_valid_value_check, _T_1500) @[el2_ifu_mem_ctl.scala 442:56] + node bypass_data_ready_in = or(_T_1497, _T_1501) @[el2_ifu_mem_ctl.scala 441:181] wire ic_crit_wd_rdy_new_ff : UInt<1> ic_crit_wd_rdy_new_ff <= UInt<1>("h00") - node _T_1497 = and(bypass_data_ready_in, crit_wd_byp_ok_ff) @[el2_ifu_mem_ctl.scala 426:53] - node _T_1498 = and(_T_1497, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 426:73] - node _T_1499 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:98] - node _T_1500 = and(_T_1498, _T_1499) @[el2_ifu_mem_ctl.scala 426:96] - node _T_1501 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 426:120] - node _T_1502 = and(_T_1500, _T_1501) @[el2_ifu_mem_ctl.scala 426:118] - node _T_1503 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 427:75] - node _T_1504 = and(crit_wd_byp_ok_ff, _T_1503) @[el2_ifu_mem_ctl.scala 427:73] - node _T_1505 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 427:98] - node _T_1506 = and(_T_1504, _T_1505) @[el2_ifu_mem_ctl.scala 427:96] - node _T_1507 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 427:120] - node _T_1508 = and(_T_1506, _T_1507) @[el2_ifu_mem_ctl.scala 427:118] - node _T_1509 = or(_T_1502, _T_1508) @[el2_ifu_mem_ctl.scala 426:143] - node _T_1510 = and(ic_crit_wd_rdy_new_ff, crit_wd_byp_ok_ff) @[el2_ifu_mem_ctl.scala 428:54] - node _T_1511 = eq(fetch_req_icache_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 428:76] - node _T_1512 = and(_T_1510, _T_1511) @[el2_ifu_mem_ctl.scala 428:74] - node _T_1513 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 428:98] - node _T_1514 = and(_T_1512, _T_1513) @[el2_ifu_mem_ctl.scala 428:96] - node ic_crit_wd_rdy_new_in = or(_T_1509, _T_1514) @[el2_ifu_mem_ctl.scala 427:143] - reg _T_1515 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 429:58] - _T_1515 <= ic_crit_wd_rdy_new_in @[el2_ifu_mem_ctl.scala 429:58] - ic_crit_wd_rdy_new_ff <= _T_1515 @[el2_ifu_mem_ctl.scala 429:25] - node byp_fetch_index = bits(ifu_fetch_addr_int_f, 4, 0) @[el2_ifu_mem_ctl.scala 430:45] - node _T_1516 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 431:51] - node byp_fetch_index_0 = cat(_T_1516, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_1517 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 432:51] - node byp_fetch_index_1 = cat(_T_1517, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1518 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 433:49] - node _T_1519 = add(_T_1518, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 433:75] - node byp_fetch_index_inc = tail(_T_1519, 1) @[el2_ifu_mem_ctl.scala 433:75] + node _T_1502 = and(bypass_data_ready_in, crit_wd_byp_ok_ff) @[el2_ifu_mem_ctl.scala 446:53] + node _T_1503 = and(_T_1502, uncacheable_miss_ff) @[el2_ifu_mem_ctl.scala 446:73] + node _T_1504 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 446:98] + node _T_1505 = and(_T_1503, _T_1504) @[el2_ifu_mem_ctl.scala 446:96] + node _T_1506 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 446:120] + node _T_1507 = and(_T_1505, _T_1506) @[el2_ifu_mem_ctl.scala 446:118] + node _T_1508 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 447:75] + node _T_1509 = and(crit_wd_byp_ok_ff, _T_1508) @[el2_ifu_mem_ctl.scala 447:73] + node _T_1510 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 447:98] + node _T_1511 = and(_T_1509, _T_1510) @[el2_ifu_mem_ctl.scala 447:96] + node _T_1512 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 447:120] + node _T_1513 = and(_T_1511, _T_1512) @[el2_ifu_mem_ctl.scala 447:118] + node _T_1514 = or(_T_1507, _T_1513) @[el2_ifu_mem_ctl.scala 446:143] + node _T_1515 = and(ic_crit_wd_rdy_new_ff, crit_wd_byp_ok_ff) @[el2_ifu_mem_ctl.scala 448:54] + node _T_1516 = eq(fetch_req_icache_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 448:76] + node _T_1517 = and(_T_1515, _T_1516) @[el2_ifu_mem_ctl.scala 448:74] + node _T_1518 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 448:98] + node _T_1519 = and(_T_1517, _T_1518) @[el2_ifu_mem_ctl.scala 448:96] + node ic_crit_wd_rdy_new_in = or(_T_1514, _T_1519) @[el2_ifu_mem_ctl.scala 447:143] + reg _T_1520 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 449:58] + _T_1520 <= ic_crit_wd_rdy_new_in @[el2_ifu_mem_ctl.scala 449:58] + ic_crit_wd_rdy_new_ff <= _T_1520 @[el2_ifu_mem_ctl.scala 449:25] + node byp_fetch_index = bits(ifu_fetch_addr_int_f, 4, 0) @[el2_ifu_mem_ctl.scala 450:45] + node _T_1521 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 451:51] + node byp_fetch_index_0 = cat(_T_1521, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_1522 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 452:51] + node byp_fetch_index_1 = cat(_T_1522, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_1523 = bits(ifu_fetch_addr_int_f, 4, 2) @[el2_ifu_mem_ctl.scala 453:49] + node _T_1524 = add(_T_1523, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 453:75] + node byp_fetch_index_inc = tail(_T_1524, 1) @[el2_ifu_mem_ctl.scala 453:75] node byp_fetch_index_inc_0 = cat(byp_fetch_index_inc, UInt<1>("h00")) @[Cat.scala 29:58] node byp_fetch_index_inc_1 = cat(byp_fetch_index_inc, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1520 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1522 = bits(_T_1521, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1523 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1524 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1525 = eq(_T_1524, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1526 = bits(_T_1525, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1527 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1528 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1529 = eq(_T_1528, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1530 = bits(_T_1529, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1531 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1532 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1533 = eq(_T_1532, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1534 = bits(_T_1533, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1535 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1536 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1537 = eq(_T_1536, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1538 = bits(_T_1537, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1539 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1540 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1541 = eq(_T_1540, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1542 = bits(_T_1541, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1543 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1544 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1545 = eq(_T_1544, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1546 = bits(_T_1545, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1547 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1548 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 436:93] - node _T_1549 = eq(_T_1548, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 436:118] - node _T_1550 = bits(_T_1549, 0, 0) @[el2_ifu_mem_ctl.scala 436:126] - node _T_1551 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 436:157] - node _T_1552 = mux(_T_1522, _T_1523, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1553 = mux(_T_1526, _T_1527, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1554 = mux(_T_1530, _T_1531, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1555 = mux(_T_1534, _T_1535, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1556 = mux(_T_1538, _T_1539, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1557 = mux(_T_1542, _T_1543, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1558 = mux(_T_1546, _T_1547, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1559 = mux(_T_1550, _T_1551, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1560 = or(_T_1552, _T_1553) @[Mux.scala 27:72] - node _T_1561 = or(_T_1560, _T_1554) @[Mux.scala 27:72] - node _T_1562 = or(_T_1561, _T_1555) @[Mux.scala 27:72] - node _T_1563 = or(_T_1562, _T_1556) @[Mux.scala 27:72] - node _T_1564 = or(_T_1563, _T_1557) @[Mux.scala 27:72] - node _T_1565 = or(_T_1564, _T_1558) @[Mux.scala 27:72] + node _T_1525 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1526 = eq(_T_1525, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1527 = bits(_T_1526, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1528 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1529 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1530 = eq(_T_1529, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1531 = bits(_T_1530, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1532 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1533 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1534 = eq(_T_1533, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1535 = bits(_T_1534, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1536 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1537 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1538 = eq(_T_1537, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1539 = bits(_T_1538, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1540 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1541 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1542 = eq(_T_1541, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1543 = bits(_T_1542, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1544 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1545 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1546 = eq(_T_1545, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1547 = bits(_T_1546, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1548 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1549 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1550 = eq(_T_1549, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1551 = bits(_T_1550, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1552 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1553 = bits(bypass_index, 4, 2) @[el2_ifu_mem_ctl.scala 456:93] + node _T_1554 = eq(_T_1553, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 456:118] + node _T_1555 = bits(_T_1554, 0, 0) @[el2_ifu_mem_ctl.scala 456:126] + node _T_1556 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 456:157] + node _T_1557 = mux(_T_1527, _T_1528, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1558 = mux(_T_1531, _T_1532, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1559 = mux(_T_1535, _T_1536, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1560 = mux(_T_1539, _T_1540, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1561 = mux(_T_1543, _T_1544, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1562 = mux(_T_1547, _T_1548, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1563 = mux(_T_1551, _T_1552, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1564 = mux(_T_1555, _T_1556, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1565 = or(_T_1557, _T_1558) @[Mux.scala 27:72] node _T_1566 = or(_T_1565, _T_1559) @[Mux.scala 27:72] + node _T_1567 = or(_T_1566, _T_1560) @[Mux.scala 27:72] + node _T_1568 = or(_T_1567, _T_1561) @[Mux.scala 27:72] + node _T_1569 = or(_T_1568, _T_1562) @[Mux.scala 27:72] + node _T_1570 = or(_T_1569, _T_1563) @[Mux.scala 27:72] + node _T_1571 = or(_T_1570, _T_1564) @[Mux.scala 27:72] wire ic_miss_buff_data_error_bypass : UInt<1> @[Mux.scala 27:72] - ic_miss_buff_data_error_bypass <= _T_1566 @[Mux.scala 27:72] - node _T_1567 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1568 = bits(_T_1567, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1569 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1570 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1571 = bits(_T_1570, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1572 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1573 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1574 = bits(_T_1573, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1575 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1576 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1577 = bits(_T_1576, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1578 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1579 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1580 = bits(_T_1579, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1581 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1582 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1583 = bits(_T_1582, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1584 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1585 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1586 = bits(_T_1585, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1587 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1588 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 437:104] - node _T_1589 = bits(_T_1588, 0, 0) @[el2_ifu_mem_ctl.scala 437:112] - node _T_1590 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 437:143] - node _T_1591 = mux(_T_1568, _T_1569, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1592 = mux(_T_1571, _T_1572, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1593 = mux(_T_1574, _T_1575, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1594 = mux(_T_1577, _T_1578, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1595 = mux(_T_1580, _T_1581, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1596 = mux(_T_1583, _T_1584, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1597 = mux(_T_1586, _T_1587, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1598 = mux(_T_1589, _T_1590, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1599 = or(_T_1591, _T_1592) @[Mux.scala 27:72] - node _T_1600 = or(_T_1599, _T_1593) @[Mux.scala 27:72] - node _T_1601 = or(_T_1600, _T_1594) @[Mux.scala 27:72] - node _T_1602 = or(_T_1601, _T_1595) @[Mux.scala 27:72] - node _T_1603 = or(_T_1602, _T_1596) @[Mux.scala 27:72] - node _T_1604 = or(_T_1603, _T_1597) @[Mux.scala 27:72] + ic_miss_buff_data_error_bypass <= _T_1571 @[Mux.scala 27:72] + node _T_1572 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1573 = bits(_T_1572, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1574 = bits(ic_miss_buff_data_error, 0, 0) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1575 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1576 = bits(_T_1575, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1577 = bits(ic_miss_buff_data_error, 1, 1) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1578 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1579 = bits(_T_1578, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1580 = bits(ic_miss_buff_data_error, 2, 2) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1581 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1582 = bits(_T_1581, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1583 = bits(ic_miss_buff_data_error, 3, 3) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1584 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1585 = bits(_T_1584, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1586 = bits(ic_miss_buff_data_error, 4, 4) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1587 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1588 = bits(_T_1587, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1589 = bits(ic_miss_buff_data_error, 5, 5) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1590 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1591 = bits(_T_1590, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1592 = bits(ic_miss_buff_data_error, 6, 6) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1593 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 457:104] + node _T_1594 = bits(_T_1593, 0, 0) @[el2_ifu_mem_ctl.scala 457:112] + node _T_1595 = bits(ic_miss_buff_data_error, 7, 7) @[el2_ifu_mem_ctl.scala 457:143] + node _T_1596 = mux(_T_1573, _T_1574, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1597 = mux(_T_1576, _T_1577, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1598 = mux(_T_1579, _T_1580, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1599 = mux(_T_1582, _T_1583, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1600 = mux(_T_1585, _T_1586, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1601 = mux(_T_1588, _T_1589, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1602 = mux(_T_1591, _T_1592, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1603 = mux(_T_1594, _T_1595, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1604 = or(_T_1596, _T_1597) @[Mux.scala 27:72] node _T_1605 = or(_T_1604, _T_1598) @[Mux.scala 27:72] + node _T_1606 = or(_T_1605, _T_1599) @[Mux.scala 27:72] + node _T_1607 = or(_T_1606, _T_1600) @[Mux.scala 27:72] + node _T_1608 = or(_T_1607, _T_1601) @[Mux.scala 27:72] + node _T_1609 = or(_T_1608, _T_1602) @[Mux.scala 27:72] + node _T_1610 = or(_T_1609, _T_1603) @[Mux.scala 27:72] wire ic_miss_buff_data_error_bypass_inc : UInt<1> @[Mux.scala 27:72] - ic_miss_buff_data_error_bypass_inc <= _T_1605 @[Mux.scala 27:72] - node _T_1606 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 440:28] - node _T_1607 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 440:52] - node _T_1608 = and(_T_1606, _T_1607) @[el2_ifu_mem_ctl.scala 440:31] - when _T_1608 : @[el2_ifu_mem_ctl.scala 440:56] - ifu_byp_data_err_new <= ic_miss_buff_data_error_bypass @[el2_ifu_mem_ctl.scala 441:26] - skip @[el2_ifu_mem_ctl.scala 440:56] - else : @[el2_ifu_mem_ctl.scala 442:5] - node _T_1609 = or(ic_miss_buff_data_error_bypass, ic_miss_buff_data_error_bypass_inc) @[el2_ifu_mem_ctl.scala 442:70] - ifu_byp_data_err_new <= _T_1609 @[el2_ifu_mem_ctl.scala 442:36] - skip @[el2_ifu_mem_ctl.scala 442:5] - node _T_1610 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 444:59] - node _T_1611 = bits(_T_1610, 0, 0) @[el2_ifu_mem_ctl.scala 444:63] - node _T_1612 = eq(_T_1611, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 444:38] - node _T_1613 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1614 = bits(_T_1613, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1615 = bits(ic_miss_buff_data[0], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1616 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1617 = bits(_T_1616, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1618 = bits(ic_miss_buff_data[1], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1619 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1620 = bits(_T_1619, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1621 = bits(ic_miss_buff_data[2], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1622 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1623 = bits(_T_1622, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1624 = bits(ic_miss_buff_data[3], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1625 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1626 = bits(_T_1625, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1627 = bits(ic_miss_buff_data[4], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1628 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1629 = bits(_T_1628, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1630 = bits(ic_miss_buff_data[5], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1631 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1632 = bits(_T_1631, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1633 = bits(ic_miss_buff_data[6], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1634 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1635 = bits(_T_1634, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1636 = bits(ic_miss_buff_data[7], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1637 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1638 = bits(_T_1637, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1639 = bits(ic_miss_buff_data[8], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1640 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1641 = bits(_T_1640, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1642 = bits(ic_miss_buff_data[9], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1643 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1644 = bits(_T_1643, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1645 = bits(ic_miss_buff_data[10], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1646 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1647 = bits(_T_1646, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1648 = bits(ic_miss_buff_data[11], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1649 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1650 = bits(_T_1649, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1651 = bits(ic_miss_buff_data[12], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1652 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1653 = bits(_T_1652, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1654 = bits(ic_miss_buff_data[13], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1655 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1656 = bits(_T_1655, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1657 = bits(ic_miss_buff_data[14], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1658 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 445:73] - node _T_1659 = bits(_T_1658, 0, 0) @[el2_ifu_mem_ctl.scala 445:81] - node _T_1660 = bits(ic_miss_buff_data[15], 15, 0) @[el2_ifu_mem_ctl.scala 445:109] - node _T_1661 = mux(_T_1614, _T_1615, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1662 = mux(_T_1617, _T_1618, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1663 = mux(_T_1620, _T_1621, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1664 = mux(_T_1623, _T_1624, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1665 = mux(_T_1626, _T_1627, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1666 = mux(_T_1629, _T_1630, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1667 = mux(_T_1632, _T_1633, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1668 = mux(_T_1635, _T_1636, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1669 = mux(_T_1638, _T_1639, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1670 = mux(_T_1641, _T_1642, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1671 = mux(_T_1644, _T_1645, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1672 = mux(_T_1647, _T_1648, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1673 = mux(_T_1650, _T_1651, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1674 = mux(_T_1653, _T_1654, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1675 = mux(_T_1656, _T_1657, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1676 = mux(_T_1659, _T_1660, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1677 = or(_T_1661, _T_1662) @[Mux.scala 27:72] - node _T_1678 = or(_T_1677, _T_1663) @[Mux.scala 27:72] - node _T_1679 = or(_T_1678, _T_1664) @[Mux.scala 27:72] - node _T_1680 = or(_T_1679, _T_1665) @[Mux.scala 27:72] - node _T_1681 = or(_T_1680, _T_1666) @[Mux.scala 27:72] - node _T_1682 = or(_T_1681, _T_1667) @[Mux.scala 27:72] - node _T_1683 = or(_T_1682, _T_1668) @[Mux.scala 27:72] - node _T_1684 = or(_T_1683, _T_1669) @[Mux.scala 27:72] - node _T_1685 = or(_T_1684, _T_1670) @[Mux.scala 27:72] - node _T_1686 = or(_T_1685, _T_1671) @[Mux.scala 27:72] - node _T_1687 = or(_T_1686, _T_1672) @[Mux.scala 27:72] - node _T_1688 = or(_T_1687, _T_1673) @[Mux.scala 27:72] - node _T_1689 = or(_T_1688, _T_1674) @[Mux.scala 27:72] - node _T_1690 = or(_T_1689, _T_1675) @[Mux.scala 27:72] - node _T_1691 = or(_T_1690, _T_1676) @[Mux.scala 27:72] - wire _T_1692 : UInt<16> @[Mux.scala 27:72] - _T_1692 <= _T_1691 @[Mux.scala 27:72] - node _T_1693 = eq(byp_fetch_index_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1694 = bits(_T_1693, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1695 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1696 = eq(byp_fetch_index_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1697 = bits(_T_1696, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1698 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1699 = eq(byp_fetch_index_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1700 = bits(_T_1699, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1701 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1702 = eq(byp_fetch_index_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1703 = bits(_T_1702, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1704 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1705 = eq(byp_fetch_index_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1706 = bits(_T_1705, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1707 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1708 = eq(byp_fetch_index_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1709 = bits(_T_1708, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1710 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1711 = eq(byp_fetch_index_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1712 = bits(_T_1711, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1713 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1714 = eq(byp_fetch_index_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1715 = bits(_T_1714, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1716 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1717 = eq(byp_fetch_index_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1718 = bits(_T_1717, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1719 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1720 = eq(byp_fetch_index_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1721 = bits(_T_1720, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1722 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1723 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1724 = bits(_T_1723, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1725 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1726 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1727 = bits(_T_1726, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1728 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1729 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1730 = bits(_T_1729, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1731 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1732 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1733 = bits(_T_1732, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1734 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1735 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1736 = bits(_T_1735, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1737 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1738 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 445:179] - node _T_1739 = bits(_T_1738, 0, 0) @[el2_ifu_mem_ctl.scala 445:187] - node _T_1740 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 445:215] - node _T_1741 = mux(_T_1694, _T_1695, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1742 = mux(_T_1697, _T_1698, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1743 = mux(_T_1700, _T_1701, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1744 = mux(_T_1703, _T_1704, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1745 = mux(_T_1706, _T_1707, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1746 = mux(_T_1709, _T_1710, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1747 = mux(_T_1712, _T_1713, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1748 = mux(_T_1715, _T_1716, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1749 = mux(_T_1718, _T_1719, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1750 = mux(_T_1721, _T_1722, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1751 = mux(_T_1724, _T_1725, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1752 = mux(_T_1727, _T_1728, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1753 = mux(_T_1730, _T_1731, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1754 = mux(_T_1733, _T_1734, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1755 = mux(_T_1736, _T_1737, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1756 = mux(_T_1739, _T_1740, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1757 = or(_T_1741, _T_1742) @[Mux.scala 27:72] - node _T_1758 = or(_T_1757, _T_1743) @[Mux.scala 27:72] - node _T_1759 = or(_T_1758, _T_1744) @[Mux.scala 27:72] - node _T_1760 = or(_T_1759, _T_1745) @[Mux.scala 27:72] - node _T_1761 = or(_T_1760, _T_1746) @[Mux.scala 27:72] - node _T_1762 = or(_T_1761, _T_1747) @[Mux.scala 27:72] - node _T_1763 = or(_T_1762, _T_1748) @[Mux.scala 27:72] - node _T_1764 = or(_T_1763, _T_1749) @[Mux.scala 27:72] - node _T_1765 = or(_T_1764, _T_1750) @[Mux.scala 27:72] - node _T_1766 = or(_T_1765, _T_1751) @[Mux.scala 27:72] - node _T_1767 = or(_T_1766, _T_1752) @[Mux.scala 27:72] - node _T_1768 = or(_T_1767, _T_1753) @[Mux.scala 27:72] - node _T_1769 = or(_T_1768, _T_1754) @[Mux.scala 27:72] - node _T_1770 = or(_T_1769, _T_1755) @[Mux.scala 27:72] - node _T_1771 = or(_T_1770, _T_1756) @[Mux.scala 27:72] - wire _T_1772 : UInt<32> @[Mux.scala 27:72] - _T_1772 <= _T_1771 @[Mux.scala 27:72] - node _T_1773 = eq(byp_fetch_index_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1774 = bits(_T_1773, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1775 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1776 = eq(byp_fetch_index_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1777 = bits(_T_1776, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1778 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1779 = eq(byp_fetch_index_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1780 = bits(_T_1779, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1781 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1782 = eq(byp_fetch_index_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1783 = bits(_T_1782, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1784 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1785 = eq(byp_fetch_index_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1786 = bits(_T_1785, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1787 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1788 = eq(byp_fetch_index_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1789 = bits(_T_1788, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1790 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1791 = eq(byp_fetch_index_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1792 = bits(_T_1791, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1793 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1794 = eq(byp_fetch_index_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1795 = bits(_T_1794, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1796 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1797 = eq(byp_fetch_index_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1798 = bits(_T_1797, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1799 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1800 = eq(byp_fetch_index_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1801 = bits(_T_1800, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1802 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1803 = eq(byp_fetch_index_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1804 = bits(_T_1803, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1805 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1806 = eq(byp_fetch_index_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1807 = bits(_T_1806, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1808 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1809 = eq(byp_fetch_index_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1810 = bits(_T_1809, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1811 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1812 = eq(byp_fetch_index_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1813 = bits(_T_1812, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1814 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1815 = eq(byp_fetch_index_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1816 = bits(_T_1815, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1817 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1818 = eq(byp_fetch_index_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 445:285] - node _T_1819 = bits(_T_1818, 0, 0) @[el2_ifu_mem_ctl.scala 445:293] - node _T_1820 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 445:321] - node _T_1821 = mux(_T_1774, _T_1775, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1822 = mux(_T_1777, _T_1778, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1823 = mux(_T_1780, _T_1781, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1824 = mux(_T_1783, _T_1784, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1825 = mux(_T_1786, _T_1787, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1826 = mux(_T_1789, _T_1790, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1827 = mux(_T_1792, _T_1793, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1828 = mux(_T_1795, _T_1796, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1829 = mux(_T_1798, _T_1799, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1830 = mux(_T_1801, _T_1802, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1831 = mux(_T_1804, _T_1805, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1832 = mux(_T_1807, _T_1808, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1833 = mux(_T_1810, _T_1811, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1834 = mux(_T_1813, _T_1814, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1835 = mux(_T_1816, _T_1817, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1836 = mux(_T_1819, _T_1820, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1837 = or(_T_1821, _T_1822) @[Mux.scala 27:72] - node _T_1838 = or(_T_1837, _T_1823) @[Mux.scala 27:72] - node _T_1839 = or(_T_1838, _T_1824) @[Mux.scala 27:72] - node _T_1840 = or(_T_1839, _T_1825) @[Mux.scala 27:72] - node _T_1841 = or(_T_1840, _T_1826) @[Mux.scala 27:72] - node _T_1842 = or(_T_1841, _T_1827) @[Mux.scala 27:72] - node _T_1843 = or(_T_1842, _T_1828) @[Mux.scala 27:72] - node _T_1844 = or(_T_1843, _T_1829) @[Mux.scala 27:72] - node _T_1845 = or(_T_1844, _T_1830) @[Mux.scala 27:72] - node _T_1846 = or(_T_1845, _T_1831) @[Mux.scala 27:72] - node _T_1847 = or(_T_1846, _T_1832) @[Mux.scala 27:72] - node _T_1848 = or(_T_1847, _T_1833) @[Mux.scala 27:72] - node _T_1849 = or(_T_1848, _T_1834) @[Mux.scala 27:72] - node _T_1850 = or(_T_1849, _T_1835) @[Mux.scala 27:72] - node _T_1851 = or(_T_1850, _T_1836) @[Mux.scala 27:72] - wire _T_1852 : UInt<32> @[Mux.scala 27:72] - _T_1852 <= _T_1851 @[Mux.scala 27:72] - node _T_1853 = cat(_T_1692, _T_1772) @[Cat.scala 29:58] - node _T_1854 = cat(_T_1853, _T_1852) @[Cat.scala 29:58] - node _T_1855 = eq(byp_fetch_index_inc_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1856 = bits(_T_1855, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1857 = bits(ic_miss_buff_data[0], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1858 = eq(byp_fetch_index_inc_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1859 = bits(_T_1858, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1860 = bits(ic_miss_buff_data[1], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1861 = eq(byp_fetch_index_inc_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1862 = bits(_T_1861, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1863 = bits(ic_miss_buff_data[2], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1864 = eq(byp_fetch_index_inc_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1865 = bits(_T_1864, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1866 = bits(ic_miss_buff_data[3], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1867 = eq(byp_fetch_index_inc_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1868 = bits(_T_1867, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1869 = bits(ic_miss_buff_data[4], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1870 = eq(byp_fetch_index_inc_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1871 = bits(_T_1870, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1872 = bits(ic_miss_buff_data[5], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1873 = eq(byp_fetch_index_inc_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1874 = bits(_T_1873, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1875 = bits(ic_miss_buff_data[6], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1876 = eq(byp_fetch_index_inc_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1877 = bits(_T_1876, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1878 = bits(ic_miss_buff_data[7], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1879 = eq(byp_fetch_index_inc_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1880 = bits(_T_1879, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1881 = bits(ic_miss_buff_data[8], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1882 = eq(byp_fetch_index_inc_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1883 = bits(_T_1882, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1884 = bits(ic_miss_buff_data[9], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1885 = eq(byp_fetch_index_inc_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1886 = bits(_T_1885, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1887 = bits(ic_miss_buff_data[10], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1888 = eq(byp_fetch_index_inc_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1889 = bits(_T_1888, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1890 = bits(ic_miss_buff_data[11], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1891 = eq(byp_fetch_index_inc_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1892 = bits(_T_1891, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1893 = bits(ic_miss_buff_data[12], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1894 = eq(byp_fetch_index_inc_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1895 = bits(_T_1894, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1896 = bits(ic_miss_buff_data[13], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1897 = eq(byp_fetch_index_inc_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1898 = bits(_T_1897, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1899 = bits(ic_miss_buff_data[14], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1900 = eq(byp_fetch_index_inc_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 446:73] - node _T_1901 = bits(_T_1900, 0, 0) @[el2_ifu_mem_ctl.scala 446:81] - node _T_1902 = bits(ic_miss_buff_data[15], 15, 0) @[el2_ifu_mem_ctl.scala 446:109] - node _T_1903 = mux(_T_1856, _T_1857, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1904 = mux(_T_1859, _T_1860, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1905 = mux(_T_1862, _T_1863, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1906 = mux(_T_1865, _T_1866, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1907 = mux(_T_1868, _T_1869, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1908 = mux(_T_1871, _T_1872, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1909 = mux(_T_1874, _T_1875, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1910 = mux(_T_1877, _T_1878, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1911 = mux(_T_1880, _T_1881, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1912 = mux(_T_1883, _T_1884, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1913 = mux(_T_1886, _T_1887, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1914 = mux(_T_1889, _T_1890, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1915 = mux(_T_1892, _T_1893, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1916 = mux(_T_1895, _T_1896, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1917 = mux(_T_1898, _T_1899, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1918 = mux(_T_1901, _T_1902, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1919 = or(_T_1903, _T_1904) @[Mux.scala 27:72] - node _T_1920 = or(_T_1919, _T_1905) @[Mux.scala 27:72] - node _T_1921 = or(_T_1920, _T_1906) @[Mux.scala 27:72] - node _T_1922 = or(_T_1921, _T_1907) @[Mux.scala 27:72] - node _T_1923 = or(_T_1922, _T_1908) @[Mux.scala 27:72] - node _T_1924 = or(_T_1923, _T_1909) @[Mux.scala 27:72] - node _T_1925 = or(_T_1924, _T_1910) @[Mux.scala 27:72] - node _T_1926 = or(_T_1925, _T_1911) @[Mux.scala 27:72] - node _T_1927 = or(_T_1926, _T_1912) @[Mux.scala 27:72] - node _T_1928 = or(_T_1927, _T_1913) @[Mux.scala 27:72] - node _T_1929 = or(_T_1928, _T_1914) @[Mux.scala 27:72] - node _T_1930 = or(_T_1929, _T_1915) @[Mux.scala 27:72] - node _T_1931 = or(_T_1930, _T_1916) @[Mux.scala 27:72] - node _T_1932 = or(_T_1931, _T_1917) @[Mux.scala 27:72] - node _T_1933 = or(_T_1932, _T_1918) @[Mux.scala 27:72] - wire _T_1934 : UInt<16> @[Mux.scala 27:72] - _T_1934 <= _T_1933 @[Mux.scala 27:72] - node _T_1935 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1936 = bits(_T_1935, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1937 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1938 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1939 = bits(_T_1938, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1940 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1941 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1942 = bits(_T_1941, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1943 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1944 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1945 = bits(_T_1944, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1946 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1947 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1948 = bits(_T_1947, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1949 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1950 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1951 = bits(_T_1950, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1952 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1953 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1954 = bits(_T_1953, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1955 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1956 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1957 = bits(_T_1956, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1958 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1959 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1960 = bits(_T_1959, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1961 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1962 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1963 = bits(_T_1962, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1964 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1965 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1966 = bits(_T_1965, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1967 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1968 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1969 = bits(_T_1968, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1970 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1971 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1972 = bits(_T_1971, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1973 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1974 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1975 = bits(_T_1974, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1976 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1977 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1978 = bits(_T_1977, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1979 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1980 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 446:183] - node _T_1981 = bits(_T_1980, 0, 0) @[el2_ifu_mem_ctl.scala 446:191] - node _T_1982 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 446:219] - node _T_1983 = mux(_T_1936, _T_1937, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1984 = mux(_T_1939, _T_1940, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1985 = mux(_T_1942, _T_1943, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1986 = mux(_T_1945, _T_1946, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1987 = mux(_T_1948, _T_1949, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1988 = mux(_T_1951, _T_1952, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1989 = mux(_T_1954, _T_1955, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1990 = mux(_T_1957, _T_1958, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1991 = mux(_T_1960, _T_1961, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1992 = mux(_T_1963, _T_1964, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1993 = mux(_T_1966, _T_1967, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1994 = mux(_T_1969, _T_1970, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1995 = mux(_T_1972, _T_1973, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1996 = mux(_T_1975, _T_1976, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1997 = mux(_T_1978, _T_1979, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1998 = mux(_T_1981, _T_1982, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1999 = or(_T_1983, _T_1984) @[Mux.scala 27:72] - node _T_2000 = or(_T_1999, _T_1985) @[Mux.scala 27:72] - node _T_2001 = or(_T_2000, _T_1986) @[Mux.scala 27:72] - node _T_2002 = or(_T_2001, _T_1987) @[Mux.scala 27:72] - node _T_2003 = or(_T_2002, _T_1988) @[Mux.scala 27:72] - node _T_2004 = or(_T_2003, _T_1989) @[Mux.scala 27:72] - node _T_2005 = or(_T_2004, _T_1990) @[Mux.scala 27:72] - node _T_2006 = or(_T_2005, _T_1991) @[Mux.scala 27:72] - node _T_2007 = or(_T_2006, _T_1992) @[Mux.scala 27:72] - node _T_2008 = or(_T_2007, _T_1993) @[Mux.scala 27:72] - node _T_2009 = or(_T_2008, _T_1994) @[Mux.scala 27:72] - node _T_2010 = or(_T_2009, _T_1995) @[Mux.scala 27:72] - node _T_2011 = or(_T_2010, _T_1996) @[Mux.scala 27:72] - node _T_2012 = or(_T_2011, _T_1997) @[Mux.scala 27:72] - node _T_2013 = or(_T_2012, _T_1998) @[Mux.scala 27:72] - wire _T_2014 : UInt<32> @[Mux.scala 27:72] - _T_2014 <= _T_2013 @[Mux.scala 27:72] - node _T_2015 = eq(byp_fetch_index_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2016 = bits(_T_2015, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2017 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2018 = eq(byp_fetch_index_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2019 = bits(_T_2018, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2020 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2021 = eq(byp_fetch_index_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2022 = bits(_T_2021, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2023 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2024 = eq(byp_fetch_index_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2025 = bits(_T_2024, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2026 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2027 = eq(byp_fetch_index_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2028 = bits(_T_2027, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2029 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2030 = eq(byp_fetch_index_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2031 = bits(_T_2030, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2032 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2033 = eq(byp_fetch_index_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2034 = bits(_T_2033, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2035 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2036 = eq(byp_fetch_index_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2037 = bits(_T_2036, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2038 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2039 = eq(byp_fetch_index_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2040 = bits(_T_2039, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2041 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2042 = eq(byp_fetch_index_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2043 = bits(_T_2042, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2044 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2045 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2046 = bits(_T_2045, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2047 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2048 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2049 = bits(_T_2048, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2050 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2051 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2052 = bits(_T_2051, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2053 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2054 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2055 = bits(_T_2054, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2056 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2057 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2058 = bits(_T_2057, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2059 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2060 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 446:289] - node _T_2061 = bits(_T_2060, 0, 0) @[el2_ifu_mem_ctl.scala 446:297] - node _T_2062 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 446:325] - node _T_2063 = mux(_T_2016, _T_2017, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2064 = mux(_T_2019, _T_2020, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2065 = mux(_T_2022, _T_2023, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2066 = mux(_T_2025, _T_2026, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2067 = mux(_T_2028, _T_2029, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2068 = mux(_T_2031, _T_2032, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2069 = mux(_T_2034, _T_2035, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2070 = mux(_T_2037, _T_2038, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2071 = mux(_T_2040, _T_2041, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2072 = mux(_T_2043, _T_2044, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2073 = mux(_T_2046, _T_2047, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2074 = mux(_T_2049, _T_2050, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2075 = mux(_T_2052, _T_2053, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2076 = mux(_T_2055, _T_2056, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2077 = mux(_T_2058, _T_2059, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2078 = mux(_T_2061, _T_2062, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2079 = or(_T_2063, _T_2064) @[Mux.scala 27:72] - node _T_2080 = or(_T_2079, _T_2065) @[Mux.scala 27:72] - node _T_2081 = or(_T_2080, _T_2066) @[Mux.scala 27:72] - node _T_2082 = or(_T_2081, _T_2067) @[Mux.scala 27:72] - node _T_2083 = or(_T_2082, _T_2068) @[Mux.scala 27:72] - node _T_2084 = or(_T_2083, _T_2069) @[Mux.scala 27:72] - node _T_2085 = or(_T_2084, _T_2070) @[Mux.scala 27:72] - node _T_2086 = or(_T_2085, _T_2071) @[Mux.scala 27:72] - node _T_2087 = or(_T_2086, _T_2072) @[Mux.scala 27:72] - node _T_2088 = or(_T_2087, _T_2073) @[Mux.scala 27:72] - node _T_2089 = or(_T_2088, _T_2074) @[Mux.scala 27:72] - node _T_2090 = or(_T_2089, _T_2075) @[Mux.scala 27:72] - node _T_2091 = or(_T_2090, _T_2076) @[Mux.scala 27:72] - node _T_2092 = or(_T_2091, _T_2077) @[Mux.scala 27:72] - node _T_2093 = or(_T_2092, _T_2078) @[Mux.scala 27:72] - wire _T_2094 : UInt<32> @[Mux.scala 27:72] - _T_2094 <= _T_2093 @[Mux.scala 27:72] - node _T_2095 = cat(_T_1934, _T_2014) @[Cat.scala 29:58] - node _T_2096 = cat(_T_2095, _T_2094) @[Cat.scala 29:58] - node ic_byp_data_only_pre_new = mux(_T_1612, _T_1854, _T_2096) @[el2_ifu_mem_ctl.scala 444:37] - node _T_2097 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 448:52] - node _T_2098 = bits(_T_2097, 0, 0) @[el2_ifu_mem_ctl.scala 448:62] - node _T_2099 = eq(_T_2098, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 448:31] - node _T_2100 = bits(ic_byp_data_only_pre_new, 79, 16) @[el2_ifu_mem_ctl.scala 448:128] - node _T_2101 = cat(UInt<16>("h00"), _T_2100) @[Cat.scala 29:58] - node _T_2102 = mux(_T_2099, ic_byp_data_only_pre_new, _T_2101) @[el2_ifu_mem_ctl.scala 448:30] - ic_byp_data_only_new <= _T_2102 @[el2_ifu_mem_ctl.scala 448:24] - node _T_2103 = bits(imb_ff, 5, 5) @[el2_ifu_mem_ctl.scala 450:27] - node _T_2104 = bits(ifu_fetch_addr_int_f, 5, 5) @[el2_ifu_mem_ctl.scala 450:75] - node miss_wrap_f = neq(_T_2103, _T_2104) @[el2_ifu_mem_ctl.scala 450:51] - node _T_2105 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2106 = eq(_T_2105, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2107 = bits(_T_2106, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2108 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2109 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2110 = eq(_T_2109, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2111 = bits(_T_2110, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2112 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2113 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2114 = eq(_T_2113, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2115 = bits(_T_2114, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2116 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2117 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2118 = eq(_T_2117, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2119 = bits(_T_2118, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2120 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2121 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2122 = eq(_T_2121, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2123 = bits(_T_2122, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2124 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2125 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2126 = eq(_T_2125, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2127 = bits(_T_2126, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2128 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2129 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2130 = eq(_T_2129, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2131 = bits(_T_2130, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2132 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2133 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 451:102] - node _T_2134 = eq(_T_2133, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 451:127] - node _T_2135 = bits(_T_2134, 0, 0) @[el2_ifu_mem_ctl.scala 451:135] - node _T_2136 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 451:166] - node _T_2137 = mux(_T_2107, _T_2108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2138 = mux(_T_2111, _T_2112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2139 = mux(_T_2115, _T_2116, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2140 = mux(_T_2119, _T_2120, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2141 = mux(_T_2123, _T_2124, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2142 = mux(_T_2127, _T_2128, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2143 = mux(_T_2131, _T_2132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2144 = mux(_T_2135, _T_2136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2145 = or(_T_2137, _T_2138) @[Mux.scala 27:72] - node _T_2146 = or(_T_2145, _T_2139) @[Mux.scala 27:72] - node _T_2147 = or(_T_2146, _T_2140) @[Mux.scala 27:72] - node _T_2148 = or(_T_2147, _T_2141) @[Mux.scala 27:72] - node _T_2149 = or(_T_2148, _T_2142) @[Mux.scala 27:72] - node _T_2150 = or(_T_2149, _T_2143) @[Mux.scala 27:72] - node _T_2151 = or(_T_2150, _T_2144) @[Mux.scala 27:72] + ic_miss_buff_data_error_bypass_inc <= _T_1610 @[Mux.scala 27:72] + node _T_1611 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 458:51] + node _T_1612 = eq(_T_1611, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 458:30] + node _T_1613 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 458:78] + node _T_1614 = eq(_T_1613, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 458:57] + node _T_1615 = and(_T_1612, _T_1614) @[el2_ifu_mem_ctl.scala 458:55] + node _T_1616 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 458:123] + node _T_1617 = dshr(ic_miss_buff_data_error, _T_1616) @[el2_ifu_mem_ctl.scala 458:107] + node _T_1618 = bits(_T_1617, 0, 0) @[el2_ifu_mem_ctl.scala 458:107] + node _T_1619 = and(_T_1615, _T_1618) @[el2_ifu_mem_ctl.scala 458:82] + node _T_1620 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 459:29] + node _T_1621 = eq(_T_1620, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 459:8] + node _T_1622 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 459:56] + node _T_1623 = and(_T_1621, _T_1622) @[el2_ifu_mem_ctl.scala 459:33] + node _T_1624 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 459:101] + node _T_1625 = dshr(ic_miss_buff_data_error, _T_1624) @[el2_ifu_mem_ctl.scala 459:85] + node _T_1626 = bits(_T_1625, 0, 0) @[el2_ifu_mem_ctl.scala 459:85] + node _T_1627 = and(_T_1623, _T_1626) @[el2_ifu_mem_ctl.scala 459:60] + node _T_1628 = or(_T_1619, _T_1627) @[el2_ifu_mem_ctl.scala 458:151] + node _T_1629 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 460:29] + node _T_1630 = eq(_T_1629, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 460:8] + node _T_1631 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 460:56] + node _T_1632 = and(_T_1630, _T_1631) @[el2_ifu_mem_ctl.scala 460:33] + node _T_1633 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 460:101] + node _T_1634 = dshr(ic_miss_buff_data_error, _T_1633) @[el2_ifu_mem_ctl.scala 460:85] + node _T_1635 = bits(_T_1634, 0, 0) @[el2_ifu_mem_ctl.scala 460:85] + node _T_1636 = and(_T_1632, _T_1635) @[el2_ifu_mem_ctl.scala 460:60] + node _T_1637 = or(_T_1628, _T_1636) @[el2_ifu_mem_ctl.scala 459:129] + node _T_1638 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 461:29] + node _T_1639 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 461:56] + node _T_1640 = eq(_T_1639, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 461:35] + node _T_1641 = and(_T_1638, _T_1640) @[el2_ifu_mem_ctl.scala 461:33] + node _T_1642 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 461:101] + node _T_1643 = dshr(ic_miss_buff_data_error, _T_1642) @[el2_ifu_mem_ctl.scala 461:85] + node _T_1644 = bits(_T_1643, 0, 0) @[el2_ifu_mem_ctl.scala 461:85] + node _T_1645 = and(_T_1641, _T_1644) @[el2_ifu_mem_ctl.scala 461:60] + node _T_1646 = or(_T_1637, _T_1645) @[el2_ifu_mem_ctl.scala 460:129] + node _T_1647 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 462:28] + node _T_1648 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 462:54] + node _T_1649 = and(_T_1647, _T_1648) @[el2_ifu_mem_ctl.scala 462:32] + node _T_1650 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 462:100] + node _T_1651 = dshr(ic_miss_buff_data_error, _T_1650) @[el2_ifu_mem_ctl.scala 462:84] + node _T_1652 = bits(_T_1651, 0, 0) @[el2_ifu_mem_ctl.scala 462:84] + node _T_1653 = bits(byp_fetch_index_inc, 2, 0) @[el2_ifu_mem_ctl.scala 463:52] + node _T_1654 = dshr(ic_miss_buff_data_error, _T_1653) @[el2_ifu_mem_ctl.scala 463:32] + node _T_1655 = bits(_T_1654, 0, 0) @[el2_ifu_mem_ctl.scala 463:32] + node _T_1656 = or(_T_1652, _T_1655) @[el2_ifu_mem_ctl.scala 462:127] + node _T_1657 = and(_T_1649, _T_1656) @[el2_ifu_mem_ctl.scala 462:58] + node _T_1658 = or(_T_1646, _T_1657) @[el2_ifu_mem_ctl.scala 461:129] + ifu_byp_data_err_new <= _T_1658 @[el2_ifu_mem_ctl.scala 458:26] + node _T_1659 = bits(ifu_fetch_addr_int_f, 1, 1) @[el2_ifu_mem_ctl.scala 464:59] + node _T_1660 = bits(_T_1659, 0, 0) @[el2_ifu_mem_ctl.scala 464:63] + node _T_1661 = eq(_T_1660, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 464:38] + node _T_1662 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1663 = bits(_T_1662, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1664 = bits(ic_miss_buff_data[0], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1665 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1666 = bits(_T_1665, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1667 = bits(ic_miss_buff_data[1], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1668 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1669 = bits(_T_1668, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1670 = bits(ic_miss_buff_data[2], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1671 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1672 = bits(_T_1671, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1673 = bits(ic_miss_buff_data[3], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1674 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1675 = bits(_T_1674, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1676 = bits(ic_miss_buff_data[4], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1677 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1678 = bits(_T_1677, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1679 = bits(ic_miss_buff_data[5], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1680 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1681 = bits(_T_1680, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1682 = bits(ic_miss_buff_data[6], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1683 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1684 = bits(_T_1683, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1685 = bits(ic_miss_buff_data[7], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1686 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1687 = bits(_T_1686, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1688 = bits(ic_miss_buff_data[8], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1689 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1690 = bits(_T_1689, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1691 = bits(ic_miss_buff_data[9], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1692 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1693 = bits(_T_1692, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1694 = bits(ic_miss_buff_data[10], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1695 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1696 = bits(_T_1695, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1697 = bits(ic_miss_buff_data[11], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1698 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1699 = bits(_T_1698, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1700 = bits(ic_miss_buff_data[12], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1701 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1702 = bits(_T_1701, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1703 = bits(ic_miss_buff_data[13], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1704 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1705 = bits(_T_1704, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1706 = bits(ic_miss_buff_data[14], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1707 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 465:73] + node _T_1708 = bits(_T_1707, 0, 0) @[el2_ifu_mem_ctl.scala 465:81] + node _T_1709 = bits(ic_miss_buff_data[15], 15, 0) @[el2_ifu_mem_ctl.scala 465:109] + node _T_1710 = mux(_T_1663, _T_1664, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1711 = mux(_T_1666, _T_1667, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1712 = mux(_T_1669, _T_1670, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1713 = mux(_T_1672, _T_1673, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1714 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1715 = mux(_T_1678, _T_1679, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1716 = mux(_T_1681, _T_1682, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1717 = mux(_T_1684, _T_1685, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1718 = mux(_T_1687, _T_1688, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1719 = mux(_T_1690, _T_1691, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1720 = mux(_T_1693, _T_1694, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1721 = mux(_T_1696, _T_1697, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1722 = mux(_T_1699, _T_1700, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1723 = mux(_T_1702, _T_1703, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1724 = mux(_T_1705, _T_1706, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1725 = mux(_T_1708, _T_1709, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1726 = or(_T_1710, _T_1711) @[Mux.scala 27:72] + node _T_1727 = or(_T_1726, _T_1712) @[Mux.scala 27:72] + node _T_1728 = or(_T_1727, _T_1713) @[Mux.scala 27:72] + node _T_1729 = or(_T_1728, _T_1714) @[Mux.scala 27:72] + node _T_1730 = or(_T_1729, _T_1715) @[Mux.scala 27:72] + node _T_1731 = or(_T_1730, _T_1716) @[Mux.scala 27:72] + node _T_1732 = or(_T_1731, _T_1717) @[Mux.scala 27:72] + node _T_1733 = or(_T_1732, _T_1718) @[Mux.scala 27:72] + node _T_1734 = or(_T_1733, _T_1719) @[Mux.scala 27:72] + node _T_1735 = or(_T_1734, _T_1720) @[Mux.scala 27:72] + node _T_1736 = or(_T_1735, _T_1721) @[Mux.scala 27:72] + node _T_1737 = or(_T_1736, _T_1722) @[Mux.scala 27:72] + node _T_1738 = or(_T_1737, _T_1723) @[Mux.scala 27:72] + node _T_1739 = or(_T_1738, _T_1724) @[Mux.scala 27:72] + node _T_1740 = or(_T_1739, _T_1725) @[Mux.scala 27:72] + wire _T_1741 : UInt<16> @[Mux.scala 27:72] + _T_1741 <= _T_1740 @[Mux.scala 27:72] + node _T_1742 = eq(byp_fetch_index_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1743 = bits(_T_1742, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1744 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1745 = eq(byp_fetch_index_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1746 = bits(_T_1745, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1747 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1748 = eq(byp_fetch_index_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1749 = bits(_T_1748, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1750 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1751 = eq(byp_fetch_index_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1752 = bits(_T_1751, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1753 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1754 = eq(byp_fetch_index_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1755 = bits(_T_1754, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1756 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1757 = eq(byp_fetch_index_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1758 = bits(_T_1757, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1759 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1760 = eq(byp_fetch_index_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1761 = bits(_T_1760, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1762 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1763 = eq(byp_fetch_index_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1764 = bits(_T_1763, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1765 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1766 = eq(byp_fetch_index_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1767 = bits(_T_1766, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1768 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1769 = eq(byp_fetch_index_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1770 = bits(_T_1769, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1771 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1772 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1773 = bits(_T_1772, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1774 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1775 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1776 = bits(_T_1775, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1777 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1778 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1779 = bits(_T_1778, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1780 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1781 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1782 = bits(_T_1781, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1783 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1784 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1785 = bits(_T_1784, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1786 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1787 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 465:179] + node _T_1788 = bits(_T_1787, 0, 0) @[el2_ifu_mem_ctl.scala 465:187] + node _T_1789 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 465:215] + node _T_1790 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1791 = mux(_T_1746, _T_1747, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1792 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1793 = mux(_T_1752, _T_1753, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1794 = mux(_T_1755, _T_1756, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1795 = mux(_T_1758, _T_1759, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1796 = mux(_T_1761, _T_1762, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1797 = mux(_T_1764, _T_1765, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1798 = mux(_T_1767, _T_1768, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1799 = mux(_T_1770, _T_1771, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1800 = mux(_T_1773, _T_1774, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1801 = mux(_T_1776, _T_1777, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1802 = mux(_T_1779, _T_1780, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1803 = mux(_T_1782, _T_1783, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1804 = mux(_T_1785, _T_1786, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1805 = mux(_T_1788, _T_1789, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1806 = or(_T_1790, _T_1791) @[Mux.scala 27:72] + node _T_1807 = or(_T_1806, _T_1792) @[Mux.scala 27:72] + node _T_1808 = or(_T_1807, _T_1793) @[Mux.scala 27:72] + node _T_1809 = or(_T_1808, _T_1794) @[Mux.scala 27:72] + node _T_1810 = or(_T_1809, _T_1795) @[Mux.scala 27:72] + node _T_1811 = or(_T_1810, _T_1796) @[Mux.scala 27:72] + node _T_1812 = or(_T_1811, _T_1797) @[Mux.scala 27:72] + node _T_1813 = or(_T_1812, _T_1798) @[Mux.scala 27:72] + node _T_1814 = or(_T_1813, _T_1799) @[Mux.scala 27:72] + node _T_1815 = or(_T_1814, _T_1800) @[Mux.scala 27:72] + node _T_1816 = or(_T_1815, _T_1801) @[Mux.scala 27:72] + node _T_1817 = or(_T_1816, _T_1802) @[Mux.scala 27:72] + node _T_1818 = or(_T_1817, _T_1803) @[Mux.scala 27:72] + node _T_1819 = or(_T_1818, _T_1804) @[Mux.scala 27:72] + node _T_1820 = or(_T_1819, _T_1805) @[Mux.scala 27:72] + wire _T_1821 : UInt<32> @[Mux.scala 27:72] + _T_1821 <= _T_1820 @[Mux.scala 27:72] + node _T_1822 = eq(byp_fetch_index_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1823 = bits(_T_1822, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1824 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1825 = eq(byp_fetch_index_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1826 = bits(_T_1825, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1827 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1828 = eq(byp_fetch_index_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1829 = bits(_T_1828, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1830 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1831 = eq(byp_fetch_index_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1832 = bits(_T_1831, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1833 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1834 = eq(byp_fetch_index_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1835 = bits(_T_1834, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1836 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1837 = eq(byp_fetch_index_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1838 = bits(_T_1837, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1839 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1840 = eq(byp_fetch_index_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1841 = bits(_T_1840, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1842 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1843 = eq(byp_fetch_index_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1844 = bits(_T_1843, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1845 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1846 = eq(byp_fetch_index_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1847 = bits(_T_1846, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1848 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1849 = eq(byp_fetch_index_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1850 = bits(_T_1849, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1851 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1852 = eq(byp_fetch_index_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1853 = bits(_T_1852, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1854 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1855 = eq(byp_fetch_index_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1856 = bits(_T_1855, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1857 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1858 = eq(byp_fetch_index_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1859 = bits(_T_1858, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1860 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1861 = eq(byp_fetch_index_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1862 = bits(_T_1861, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1863 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1864 = eq(byp_fetch_index_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1865 = bits(_T_1864, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1866 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1867 = eq(byp_fetch_index_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 465:285] + node _T_1868 = bits(_T_1867, 0, 0) @[el2_ifu_mem_ctl.scala 465:293] + node _T_1869 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 465:321] + node _T_1870 = mux(_T_1823, _T_1824, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1871 = mux(_T_1826, _T_1827, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1872 = mux(_T_1829, _T_1830, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1873 = mux(_T_1832, _T_1833, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1874 = mux(_T_1835, _T_1836, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1875 = mux(_T_1838, _T_1839, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1876 = mux(_T_1841, _T_1842, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1877 = mux(_T_1844, _T_1845, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1878 = mux(_T_1847, _T_1848, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1879 = mux(_T_1850, _T_1851, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1880 = mux(_T_1853, _T_1854, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1881 = mux(_T_1856, _T_1857, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1882 = mux(_T_1859, _T_1860, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1883 = mux(_T_1862, _T_1863, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1884 = mux(_T_1865, _T_1866, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1885 = mux(_T_1868, _T_1869, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1886 = or(_T_1870, _T_1871) @[Mux.scala 27:72] + node _T_1887 = or(_T_1886, _T_1872) @[Mux.scala 27:72] + node _T_1888 = or(_T_1887, _T_1873) @[Mux.scala 27:72] + node _T_1889 = or(_T_1888, _T_1874) @[Mux.scala 27:72] + node _T_1890 = or(_T_1889, _T_1875) @[Mux.scala 27:72] + node _T_1891 = or(_T_1890, _T_1876) @[Mux.scala 27:72] + node _T_1892 = or(_T_1891, _T_1877) @[Mux.scala 27:72] + node _T_1893 = or(_T_1892, _T_1878) @[Mux.scala 27:72] + node _T_1894 = or(_T_1893, _T_1879) @[Mux.scala 27:72] + node _T_1895 = or(_T_1894, _T_1880) @[Mux.scala 27:72] + node _T_1896 = or(_T_1895, _T_1881) @[Mux.scala 27:72] + node _T_1897 = or(_T_1896, _T_1882) @[Mux.scala 27:72] + node _T_1898 = or(_T_1897, _T_1883) @[Mux.scala 27:72] + node _T_1899 = or(_T_1898, _T_1884) @[Mux.scala 27:72] + node _T_1900 = or(_T_1899, _T_1885) @[Mux.scala 27:72] + wire _T_1901 : UInt<32> @[Mux.scala 27:72] + _T_1901 <= _T_1900 @[Mux.scala 27:72] + node _T_1902 = cat(_T_1741, _T_1821) @[Cat.scala 29:58] + node _T_1903 = cat(_T_1902, _T_1901) @[Cat.scala 29:58] + node _T_1904 = eq(byp_fetch_index_inc_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1905 = bits(_T_1904, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1906 = bits(ic_miss_buff_data[0], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1907 = eq(byp_fetch_index_inc_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1908 = bits(_T_1907, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1909 = bits(ic_miss_buff_data[1], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1910 = eq(byp_fetch_index_inc_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1911 = bits(_T_1910, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1912 = bits(ic_miss_buff_data[2], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1913 = eq(byp_fetch_index_inc_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1914 = bits(_T_1913, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1915 = bits(ic_miss_buff_data[3], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1916 = eq(byp_fetch_index_inc_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1917 = bits(_T_1916, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1918 = bits(ic_miss_buff_data[4], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1919 = eq(byp_fetch_index_inc_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1920 = bits(_T_1919, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1921 = bits(ic_miss_buff_data[5], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1922 = eq(byp_fetch_index_inc_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1923 = bits(_T_1922, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1924 = bits(ic_miss_buff_data[6], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1925 = eq(byp_fetch_index_inc_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1926 = bits(_T_1925, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1927 = bits(ic_miss_buff_data[7], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1928 = eq(byp_fetch_index_inc_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1929 = bits(_T_1928, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1930 = bits(ic_miss_buff_data[8], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1931 = eq(byp_fetch_index_inc_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1932 = bits(_T_1931, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1933 = bits(ic_miss_buff_data[9], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1934 = eq(byp_fetch_index_inc_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1935 = bits(_T_1934, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1936 = bits(ic_miss_buff_data[10], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1937 = eq(byp_fetch_index_inc_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1938 = bits(_T_1937, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1939 = bits(ic_miss_buff_data[11], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1940 = eq(byp_fetch_index_inc_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1941 = bits(_T_1940, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1942 = bits(ic_miss_buff_data[12], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1943 = eq(byp_fetch_index_inc_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1944 = bits(_T_1943, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1945 = bits(ic_miss_buff_data[13], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1946 = eq(byp_fetch_index_inc_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1947 = bits(_T_1946, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1948 = bits(ic_miss_buff_data[14], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1949 = eq(byp_fetch_index_inc_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 466:73] + node _T_1950 = bits(_T_1949, 0, 0) @[el2_ifu_mem_ctl.scala 466:81] + node _T_1951 = bits(ic_miss_buff_data[15], 15, 0) @[el2_ifu_mem_ctl.scala 466:109] + node _T_1952 = mux(_T_1905, _T_1906, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1953 = mux(_T_1908, _T_1909, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1954 = mux(_T_1911, _T_1912, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1955 = mux(_T_1914, _T_1915, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1956 = mux(_T_1917, _T_1918, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1957 = mux(_T_1920, _T_1921, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1958 = mux(_T_1923, _T_1924, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1959 = mux(_T_1926, _T_1927, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1960 = mux(_T_1929, _T_1930, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1961 = mux(_T_1932, _T_1933, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1962 = mux(_T_1935, _T_1936, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1963 = mux(_T_1938, _T_1939, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1964 = mux(_T_1941, _T_1942, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1965 = mux(_T_1944, _T_1945, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1966 = mux(_T_1947, _T_1948, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1967 = mux(_T_1950, _T_1951, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1968 = or(_T_1952, _T_1953) @[Mux.scala 27:72] + node _T_1969 = or(_T_1968, _T_1954) @[Mux.scala 27:72] + node _T_1970 = or(_T_1969, _T_1955) @[Mux.scala 27:72] + node _T_1971 = or(_T_1970, _T_1956) @[Mux.scala 27:72] + node _T_1972 = or(_T_1971, _T_1957) @[Mux.scala 27:72] + node _T_1973 = or(_T_1972, _T_1958) @[Mux.scala 27:72] + node _T_1974 = or(_T_1973, _T_1959) @[Mux.scala 27:72] + node _T_1975 = or(_T_1974, _T_1960) @[Mux.scala 27:72] + node _T_1976 = or(_T_1975, _T_1961) @[Mux.scala 27:72] + node _T_1977 = or(_T_1976, _T_1962) @[Mux.scala 27:72] + node _T_1978 = or(_T_1977, _T_1963) @[Mux.scala 27:72] + node _T_1979 = or(_T_1978, _T_1964) @[Mux.scala 27:72] + node _T_1980 = or(_T_1979, _T_1965) @[Mux.scala 27:72] + node _T_1981 = or(_T_1980, _T_1966) @[Mux.scala 27:72] + node _T_1982 = or(_T_1981, _T_1967) @[Mux.scala 27:72] + wire _T_1983 : UInt<16> @[Mux.scala 27:72] + _T_1983 <= _T_1982 @[Mux.scala 27:72] + node _T_1984 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_1985 = bits(_T_1984, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_1986 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_1987 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_1988 = bits(_T_1987, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_1989 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_1990 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_1991 = bits(_T_1990, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_1992 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_1993 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_1994 = bits(_T_1993, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_1995 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_1996 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_1997 = bits(_T_1996, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_1998 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_1999 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2000 = bits(_T_1999, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2001 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2002 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2003 = bits(_T_2002, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2004 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2005 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2006 = bits(_T_2005, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2007 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2008 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2009 = bits(_T_2008, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2010 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2011 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2012 = bits(_T_2011, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2013 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2014 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2015 = bits(_T_2014, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2016 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2017 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2018 = bits(_T_2017, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2019 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2020 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2021 = bits(_T_2020, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2022 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2023 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2024 = bits(_T_2023, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2025 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2026 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2027 = bits(_T_2026, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2028 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2029 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 466:183] + node _T_2030 = bits(_T_2029, 0, 0) @[el2_ifu_mem_ctl.scala 466:191] + node _T_2031 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 466:219] + node _T_2032 = mux(_T_1985, _T_1986, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2033 = mux(_T_1988, _T_1989, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2034 = mux(_T_1991, _T_1992, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2035 = mux(_T_1994, _T_1995, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2036 = mux(_T_1997, _T_1998, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2037 = mux(_T_2000, _T_2001, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2038 = mux(_T_2003, _T_2004, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2039 = mux(_T_2006, _T_2007, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2040 = mux(_T_2009, _T_2010, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2041 = mux(_T_2012, _T_2013, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2042 = mux(_T_2015, _T_2016, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2043 = mux(_T_2018, _T_2019, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2044 = mux(_T_2021, _T_2022, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2045 = mux(_T_2024, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2046 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2047 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2048 = or(_T_2032, _T_2033) @[Mux.scala 27:72] + node _T_2049 = or(_T_2048, _T_2034) @[Mux.scala 27:72] + node _T_2050 = or(_T_2049, _T_2035) @[Mux.scala 27:72] + node _T_2051 = or(_T_2050, _T_2036) @[Mux.scala 27:72] + node _T_2052 = or(_T_2051, _T_2037) @[Mux.scala 27:72] + node _T_2053 = or(_T_2052, _T_2038) @[Mux.scala 27:72] + node _T_2054 = or(_T_2053, _T_2039) @[Mux.scala 27:72] + node _T_2055 = or(_T_2054, _T_2040) @[Mux.scala 27:72] + node _T_2056 = or(_T_2055, _T_2041) @[Mux.scala 27:72] + node _T_2057 = or(_T_2056, _T_2042) @[Mux.scala 27:72] + node _T_2058 = or(_T_2057, _T_2043) @[Mux.scala 27:72] + node _T_2059 = or(_T_2058, _T_2044) @[Mux.scala 27:72] + node _T_2060 = or(_T_2059, _T_2045) @[Mux.scala 27:72] + node _T_2061 = or(_T_2060, _T_2046) @[Mux.scala 27:72] + node _T_2062 = or(_T_2061, _T_2047) @[Mux.scala 27:72] + wire _T_2063 : UInt<32> @[Mux.scala 27:72] + _T_2063 <= _T_2062 @[Mux.scala 27:72] + node _T_2064 = eq(byp_fetch_index_1, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2065 = bits(_T_2064, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2066 = bits(ic_miss_buff_data[0], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2067 = eq(byp_fetch_index_1, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2068 = bits(_T_2067, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2069 = bits(ic_miss_buff_data[1], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2070 = eq(byp_fetch_index_1, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2071 = bits(_T_2070, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2072 = bits(ic_miss_buff_data[2], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2073 = eq(byp_fetch_index_1, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2074 = bits(_T_2073, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2075 = bits(ic_miss_buff_data[3], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2076 = eq(byp_fetch_index_1, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2077 = bits(_T_2076, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2078 = bits(ic_miss_buff_data[4], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2079 = eq(byp_fetch_index_1, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2080 = bits(_T_2079, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2081 = bits(ic_miss_buff_data[5], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2082 = eq(byp_fetch_index_1, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2083 = bits(_T_2082, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2084 = bits(ic_miss_buff_data[6], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2085 = eq(byp_fetch_index_1, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2086 = bits(_T_2085, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2087 = bits(ic_miss_buff_data[7], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2088 = eq(byp_fetch_index_1, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2089 = bits(_T_2088, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2090 = bits(ic_miss_buff_data[8], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2091 = eq(byp_fetch_index_1, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2092 = bits(_T_2091, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2093 = bits(ic_miss_buff_data[9], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2094 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2095 = bits(_T_2094, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2096 = bits(ic_miss_buff_data[10], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2097 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2098 = bits(_T_2097, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2099 = bits(ic_miss_buff_data[11], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2100 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2101 = bits(_T_2100, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2102 = bits(ic_miss_buff_data[12], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2103 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2104 = bits(_T_2103, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2105 = bits(ic_miss_buff_data[13], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2106 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2107 = bits(_T_2106, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2108 = bits(ic_miss_buff_data[14], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2109 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 466:289] + node _T_2110 = bits(_T_2109, 0, 0) @[el2_ifu_mem_ctl.scala 466:297] + node _T_2111 = bits(ic_miss_buff_data[15], 31, 0) @[el2_ifu_mem_ctl.scala 466:325] + node _T_2112 = mux(_T_2065, _T_2066, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2113 = mux(_T_2068, _T_2069, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2114 = mux(_T_2071, _T_2072, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2115 = mux(_T_2074, _T_2075, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2116 = mux(_T_2077, _T_2078, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2117 = mux(_T_2080, _T_2081, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2118 = mux(_T_2083, _T_2084, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2119 = mux(_T_2086, _T_2087, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2120 = mux(_T_2089, _T_2090, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2121 = mux(_T_2092, _T_2093, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2122 = mux(_T_2095, _T_2096, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2123 = mux(_T_2098, _T_2099, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2124 = mux(_T_2101, _T_2102, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2125 = mux(_T_2104, _T_2105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2126 = mux(_T_2107, _T_2108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2127 = mux(_T_2110, _T_2111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2128 = or(_T_2112, _T_2113) @[Mux.scala 27:72] + node _T_2129 = or(_T_2128, _T_2114) @[Mux.scala 27:72] + node _T_2130 = or(_T_2129, _T_2115) @[Mux.scala 27:72] + node _T_2131 = or(_T_2130, _T_2116) @[Mux.scala 27:72] + node _T_2132 = or(_T_2131, _T_2117) @[Mux.scala 27:72] + node _T_2133 = or(_T_2132, _T_2118) @[Mux.scala 27:72] + node _T_2134 = or(_T_2133, _T_2119) @[Mux.scala 27:72] + node _T_2135 = or(_T_2134, _T_2120) @[Mux.scala 27:72] + node _T_2136 = or(_T_2135, _T_2121) @[Mux.scala 27:72] + node _T_2137 = or(_T_2136, _T_2122) @[Mux.scala 27:72] + node _T_2138 = or(_T_2137, _T_2123) @[Mux.scala 27:72] + node _T_2139 = or(_T_2138, _T_2124) @[Mux.scala 27:72] + node _T_2140 = or(_T_2139, _T_2125) @[Mux.scala 27:72] + node _T_2141 = or(_T_2140, _T_2126) @[Mux.scala 27:72] + node _T_2142 = or(_T_2141, _T_2127) @[Mux.scala 27:72] + wire _T_2143 : UInt<32> @[Mux.scala 27:72] + _T_2143 <= _T_2142 @[Mux.scala 27:72] + node _T_2144 = cat(_T_1983, _T_2063) @[Cat.scala 29:58] + node _T_2145 = cat(_T_2144, _T_2143) @[Cat.scala 29:58] + node ic_byp_data_only_pre_new = mux(_T_1661, _T_1903, _T_2145) @[el2_ifu_mem_ctl.scala 464:37] + node _T_2146 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 468:52] + node _T_2147 = bits(_T_2146, 0, 0) @[el2_ifu_mem_ctl.scala 468:62] + node _T_2148 = eq(_T_2147, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 468:31] + node _T_2149 = bits(ic_byp_data_only_pre_new, 79, 16) @[el2_ifu_mem_ctl.scala 468:128] + node _T_2150 = cat(UInt<16>("h00"), _T_2149) @[Cat.scala 29:58] + node _T_2151 = mux(_T_2148, ic_byp_data_only_pre_new, _T_2150) @[el2_ifu_mem_ctl.scala 468:30] + ic_byp_data_only_new <= _T_2151 @[el2_ifu_mem_ctl.scala 468:24] + node _T_2152 = bits(imb_ff, 5, 5) @[el2_ifu_mem_ctl.scala 470:27] + node _T_2153 = bits(ifu_fetch_addr_int_f, 5, 5) @[el2_ifu_mem_ctl.scala 470:75] + node miss_wrap_f = neq(_T_2152, _T_2153) @[el2_ifu_mem_ctl.scala 470:51] + node _T_2154 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2155 = eq(_T_2154, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2156 = bits(_T_2155, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2157 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2158 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2159 = eq(_T_2158, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2160 = bits(_T_2159, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2161 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2162 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2163 = eq(_T_2162, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2164 = bits(_T_2163, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2165 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2166 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2167 = eq(_T_2166, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2168 = bits(_T_2167, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2169 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2170 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2171 = eq(_T_2170, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2172 = bits(_T_2171, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2173 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2174 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2175 = eq(_T_2174, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2176 = bits(_T_2175, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2177 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2178 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2179 = eq(_T_2178, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2180 = bits(_T_2179, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2181 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2182 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 471:102] + node _T_2183 = eq(_T_2182, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 471:127] + node _T_2184 = bits(_T_2183, 0, 0) @[el2_ifu_mem_ctl.scala 471:135] + node _T_2185 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 471:166] + node _T_2186 = mux(_T_2156, _T_2157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2187 = mux(_T_2160, _T_2161, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2188 = mux(_T_2164, _T_2165, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2189 = mux(_T_2168, _T_2169, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2190 = mux(_T_2172, _T_2173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2191 = mux(_T_2176, _T_2177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2192 = mux(_T_2180, _T_2181, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2193 = mux(_T_2184, _T_2185, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2194 = or(_T_2186, _T_2187) @[Mux.scala 27:72] + node _T_2195 = or(_T_2194, _T_2188) @[Mux.scala 27:72] + node _T_2196 = or(_T_2195, _T_2189) @[Mux.scala 27:72] + node _T_2197 = or(_T_2196, _T_2190) @[Mux.scala 27:72] + node _T_2198 = or(_T_2197, _T_2191) @[Mux.scala 27:72] + node _T_2199 = or(_T_2198, _T_2192) @[Mux.scala 27:72] + node _T_2200 = or(_T_2199, _T_2193) @[Mux.scala 27:72] wire ic_miss_buff_data_valid_bypass_index : UInt<1> @[Mux.scala 27:72] - ic_miss_buff_data_valid_bypass_index <= _T_2151 @[Mux.scala 27:72] - node _T_2152 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2153 = bits(_T_2152, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2154 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2155 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2156 = bits(_T_2155, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2157 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2158 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2159 = bits(_T_2158, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2160 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2161 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2162 = bits(_T_2161, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2163 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2164 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2165 = bits(_T_2164, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2166 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2167 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2168 = bits(_T_2167, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2169 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2170 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2171 = bits(_T_2170, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2172 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2173 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 452:110] - node _T_2174 = bits(_T_2173, 0, 0) @[el2_ifu_mem_ctl.scala 452:118] - node _T_2175 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 452:149] - node _T_2176 = mux(_T_2153, _T_2154, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2177 = mux(_T_2156, _T_2157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2178 = mux(_T_2159, _T_2160, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2179 = mux(_T_2162, _T_2163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2180 = mux(_T_2165, _T_2166, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2181 = mux(_T_2168, _T_2169, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2182 = mux(_T_2171, _T_2172, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2183 = mux(_T_2174, _T_2175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2184 = or(_T_2176, _T_2177) @[Mux.scala 27:72] - node _T_2185 = or(_T_2184, _T_2178) @[Mux.scala 27:72] - node _T_2186 = or(_T_2185, _T_2179) @[Mux.scala 27:72] - node _T_2187 = or(_T_2186, _T_2180) @[Mux.scala 27:72] - node _T_2188 = or(_T_2187, _T_2181) @[Mux.scala 27:72] - node _T_2189 = or(_T_2188, _T_2182) @[Mux.scala 27:72] - node _T_2190 = or(_T_2189, _T_2183) @[Mux.scala 27:72] + ic_miss_buff_data_valid_bypass_index <= _T_2200 @[Mux.scala 27:72] + node _T_2201 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2202 = bits(_T_2201, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2203 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2204 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2205 = bits(_T_2204, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2206 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2207 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2208 = bits(_T_2207, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2209 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2210 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2211 = bits(_T_2210, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2212 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2213 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2214 = bits(_T_2213, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2215 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2216 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2217 = bits(_T_2216, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2218 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2219 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2220 = bits(_T_2219, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2221 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2222 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 472:110] + node _T_2223 = bits(_T_2222, 0, 0) @[el2_ifu_mem_ctl.scala 472:118] + node _T_2224 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 472:149] + node _T_2225 = mux(_T_2202, _T_2203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2226 = mux(_T_2205, _T_2206, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2227 = mux(_T_2208, _T_2209, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2228 = mux(_T_2211, _T_2212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2229 = mux(_T_2214, _T_2215, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2230 = mux(_T_2217, _T_2218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2231 = mux(_T_2220, _T_2221, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2232 = mux(_T_2223, _T_2224, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2233 = or(_T_2225, _T_2226) @[Mux.scala 27:72] + node _T_2234 = or(_T_2233, _T_2227) @[Mux.scala 27:72] + node _T_2235 = or(_T_2234, _T_2228) @[Mux.scala 27:72] + node _T_2236 = or(_T_2235, _T_2229) @[Mux.scala 27:72] + node _T_2237 = or(_T_2236, _T_2230) @[Mux.scala 27:72] + node _T_2238 = or(_T_2237, _T_2231) @[Mux.scala 27:72] + node _T_2239 = or(_T_2238, _T_2232) @[Mux.scala 27:72] wire ic_miss_buff_data_valid_inc_bypass_index : UInt<1> @[Mux.scala 27:72] - ic_miss_buff_data_valid_inc_bypass_index <= _T_2190 @[Mux.scala 27:72] - node _T_2191 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 453:85] - node _T_2192 = eq(_T_2191, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 453:69] - node _T_2193 = and(ic_miss_buff_data_valid_bypass_index, _T_2192) @[el2_ifu_mem_ctl.scala 453:67] - node _T_2194 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 453:107] - node _T_2195 = eq(_T_2194, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 453:91] - node _T_2196 = and(_T_2193, _T_2195) @[el2_ifu_mem_ctl.scala 453:89] - node _T_2197 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 454:61] - node _T_2198 = eq(_T_2197, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 454:45] - node _T_2199 = and(ic_miss_buff_data_valid_bypass_index, _T_2198) @[el2_ifu_mem_ctl.scala 454:43] - node _T_2200 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 454:83] - node _T_2201 = and(_T_2199, _T_2200) @[el2_ifu_mem_ctl.scala 454:65] - node _T_2202 = or(_T_2196, _T_2201) @[el2_ifu_mem_ctl.scala 453:112] - node _T_2203 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 455:61] - node _T_2204 = and(ic_miss_buff_data_valid_bypass_index, _T_2203) @[el2_ifu_mem_ctl.scala 455:43] - node _T_2205 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 455:83] - node _T_2206 = eq(_T_2205, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 455:67] - node _T_2207 = and(_T_2204, _T_2206) @[el2_ifu_mem_ctl.scala 455:65] - node _T_2208 = or(_T_2202, _T_2207) @[el2_ifu_mem_ctl.scala 454:88] - node _T_2209 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 456:61] - node _T_2210 = and(ic_miss_buff_data_valid_bypass_index, _T_2209) @[el2_ifu_mem_ctl.scala 456:43] - node _T_2211 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 456:83] - node _T_2212 = and(_T_2210, _T_2211) @[el2_ifu_mem_ctl.scala 456:65] - node _T_2213 = and(_T_2212, ic_miss_buff_data_valid_inc_bypass_index) @[el2_ifu_mem_ctl.scala 456:87] - node _T_2214 = or(_T_2208, _T_2213) @[el2_ifu_mem_ctl.scala 455:88] - node _T_2215 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 457:61] - node _T_2216 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2217 = eq(_T_2215, _T_2216) @[el2_ifu_mem_ctl.scala 457:87] - node _T_2218 = and(ic_miss_buff_data_valid_bypass_index, _T_2217) @[el2_ifu_mem_ctl.scala 457:43] - node miss_buff_hit_unq_f = or(_T_2214, _T_2218) @[el2_ifu_mem_ctl.scala 456:131] - node _T_2219 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 459:30] - node _T_2220 = eq(miss_wrap_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 459:68] - node _T_2221 = and(miss_buff_hit_unq_f, _T_2220) @[el2_ifu_mem_ctl.scala 459:66] - node _T_2222 = and(_T_2219, _T_2221) @[el2_ifu_mem_ctl.scala 459:43] - stream_hit_f <= _T_2222 @[el2_ifu_mem_ctl.scala 459:16] - node _T_2223 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 460:31] - node _T_2224 = eq(miss_wrap_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 460:70] - node _T_2225 = and(miss_buff_hit_unq_f, _T_2224) @[el2_ifu_mem_ctl.scala 460:68] - node _T_2226 = eq(_T_2225, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 460:46] - node _T_2227 = and(_T_2223, _T_2226) @[el2_ifu_mem_ctl.scala 460:44] - node _T_2228 = and(_T_2227, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 460:84] - stream_miss_f <= _T_2228 @[el2_ifu_mem_ctl.scala 460:17] - node _T_2229 = bits(byp_fetch_index, 4, 1) @[el2_ifu_mem_ctl.scala 461:35] - node _T_2230 = mux(UInt<1>("h01"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2231 = eq(_T_2229, _T_2230) @[el2_ifu_mem_ctl.scala 461:60] - node _T_2232 = and(_T_2231, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 461:94] - node _T_2233 = and(_T_2232, stream_hit_f) @[el2_ifu_mem_ctl.scala 461:112] - stream_eol_f <= _T_2233 @[el2_ifu_mem_ctl.scala 461:16] - node _T_2234 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 462:55] - node _T_2235 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 462:87] - node _T_2236 = or(_T_2234, _T_2235) @[el2_ifu_mem_ctl.scala 462:74] - node _T_2237 = and(miss_buff_hit_unq_f, _T_2236) @[el2_ifu_mem_ctl.scala 462:41] - crit_byp_hit_f <= _T_2237 @[el2_ifu_mem_ctl.scala 462:18] - node _T_2238 = bits(ifu_bus_rid_ff, 2, 1) @[el2_ifu_mem_ctl.scala 465:37] - node _T_2239 = bits(ifu_bus_rid_ff, 0, 0) @[el2_ifu_mem_ctl.scala 465:70] - node _T_2240 = eq(_T_2239, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 465:55] - node other_tag = cat(_T_2238, _T_2240) @[Cat.scala 29:58] - node _T_2241 = eq(other_tag, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2242 = bits(_T_2241, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2243 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2244 = eq(other_tag, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2245 = bits(_T_2244, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2246 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2247 = eq(other_tag, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2248 = bits(_T_2247, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2249 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2250 = eq(other_tag, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2251 = bits(_T_2250, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2252 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2253 = eq(other_tag, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2254 = bits(_T_2253, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2255 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2256 = eq(other_tag, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2257 = bits(_T_2256, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2258 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2259 = eq(other_tag, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2260 = bits(_T_2259, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2261 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2262 = eq(other_tag, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 466:81] - node _T_2263 = bits(_T_2262, 0, 0) @[el2_ifu_mem_ctl.scala 466:89] - node _T_2264 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 466:120] - node _T_2265 = mux(_T_2242, _T_2243, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2266 = mux(_T_2245, _T_2246, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2267 = mux(_T_2248, _T_2249, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2268 = mux(_T_2251, _T_2252, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2269 = mux(_T_2254, _T_2255, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2270 = mux(_T_2257, _T_2258, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2271 = mux(_T_2260, _T_2261, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2272 = mux(_T_2263, _T_2264, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2273 = or(_T_2265, _T_2266) @[Mux.scala 27:72] - node _T_2274 = or(_T_2273, _T_2267) @[Mux.scala 27:72] - node _T_2275 = or(_T_2274, _T_2268) @[Mux.scala 27:72] - node _T_2276 = or(_T_2275, _T_2269) @[Mux.scala 27:72] - node _T_2277 = or(_T_2276, _T_2270) @[Mux.scala 27:72] - node _T_2278 = or(_T_2277, _T_2271) @[Mux.scala 27:72] - node _T_2279 = or(_T_2278, _T_2272) @[Mux.scala 27:72] + ic_miss_buff_data_valid_inc_bypass_index <= _T_2239 @[Mux.scala 27:72] + node _T_2240 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 473:85] + node _T_2241 = eq(_T_2240, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 473:69] + node _T_2242 = and(ic_miss_buff_data_valid_bypass_index, _T_2241) @[el2_ifu_mem_ctl.scala 473:67] + node _T_2243 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 473:107] + node _T_2244 = eq(_T_2243, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 473:91] + node _T_2245 = and(_T_2242, _T_2244) @[el2_ifu_mem_ctl.scala 473:89] + node _T_2246 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 474:61] + node _T_2247 = eq(_T_2246, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 474:45] + node _T_2248 = and(ic_miss_buff_data_valid_bypass_index, _T_2247) @[el2_ifu_mem_ctl.scala 474:43] + node _T_2249 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 474:83] + node _T_2250 = and(_T_2248, _T_2249) @[el2_ifu_mem_ctl.scala 474:65] + node _T_2251 = or(_T_2245, _T_2250) @[el2_ifu_mem_ctl.scala 473:112] + node _T_2252 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 475:61] + node _T_2253 = and(ic_miss_buff_data_valid_bypass_index, _T_2252) @[el2_ifu_mem_ctl.scala 475:43] + node _T_2254 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 475:83] + node _T_2255 = eq(_T_2254, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 475:67] + node _T_2256 = and(_T_2253, _T_2255) @[el2_ifu_mem_ctl.scala 475:65] + node _T_2257 = or(_T_2251, _T_2256) @[el2_ifu_mem_ctl.scala 474:88] + node _T_2258 = bits(byp_fetch_index, 1, 1) @[el2_ifu_mem_ctl.scala 476:61] + node _T_2259 = and(ic_miss_buff_data_valid_bypass_index, _T_2258) @[el2_ifu_mem_ctl.scala 476:43] + node _T_2260 = bits(byp_fetch_index, 0, 0) @[el2_ifu_mem_ctl.scala 476:83] + node _T_2261 = and(_T_2259, _T_2260) @[el2_ifu_mem_ctl.scala 476:65] + node _T_2262 = and(_T_2261, ic_miss_buff_data_valid_inc_bypass_index) @[el2_ifu_mem_ctl.scala 476:87] + node _T_2263 = or(_T_2257, _T_2262) @[el2_ifu_mem_ctl.scala 475:88] + node _T_2264 = bits(byp_fetch_index, 4, 2) @[el2_ifu_mem_ctl.scala 477:61] + node _T_2265 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_2266 = eq(_T_2264, _T_2265) @[el2_ifu_mem_ctl.scala 477:87] + node _T_2267 = and(ic_miss_buff_data_valid_bypass_index, _T_2266) @[el2_ifu_mem_ctl.scala 477:43] + node miss_buff_hit_unq_f = or(_T_2263, _T_2267) @[el2_ifu_mem_ctl.scala 476:131] + node _T_2268 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 479:30] + node _T_2269 = eq(miss_wrap_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 479:68] + node _T_2270 = and(miss_buff_hit_unq_f, _T_2269) @[el2_ifu_mem_ctl.scala 479:66] + node _T_2271 = and(_T_2268, _T_2270) @[el2_ifu_mem_ctl.scala 479:43] + stream_hit_f <= _T_2271 @[el2_ifu_mem_ctl.scala 479:16] + node _T_2272 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 480:31] + node _T_2273 = eq(miss_wrap_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 480:70] + node _T_2274 = and(miss_buff_hit_unq_f, _T_2273) @[el2_ifu_mem_ctl.scala 480:68] + node _T_2275 = eq(_T_2274, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 480:46] + node _T_2276 = and(_T_2272, _T_2275) @[el2_ifu_mem_ctl.scala 480:44] + node _T_2277 = and(_T_2276, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 480:84] + stream_miss_f <= _T_2277 @[el2_ifu_mem_ctl.scala 480:17] + node _T_2278 = bits(byp_fetch_index, 4, 1) @[el2_ifu_mem_ctl.scala 481:35] + node _T_2279 = mux(UInt<1>("h01"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2280 = eq(_T_2278, _T_2279) @[el2_ifu_mem_ctl.scala 481:60] + node _T_2281 = and(_T_2280, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 481:94] + node _T_2282 = and(_T_2281, stream_hit_f) @[el2_ifu_mem_ctl.scala 481:112] + stream_eol_f <= _T_2282 @[el2_ifu_mem_ctl.scala 481:16] + node _T_2283 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 482:55] + node _T_2284 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 482:87] + node _T_2285 = or(_T_2283, _T_2284) @[el2_ifu_mem_ctl.scala 482:74] + node _T_2286 = and(miss_buff_hit_unq_f, _T_2285) @[el2_ifu_mem_ctl.scala 482:41] + crit_byp_hit_f <= _T_2286 @[el2_ifu_mem_ctl.scala 482:18] + node _T_2287 = bits(ifu_bus_rid_ff, 2, 1) @[el2_ifu_mem_ctl.scala 485:37] + node _T_2288 = bits(ifu_bus_rid_ff, 0, 0) @[el2_ifu_mem_ctl.scala 485:70] + node _T_2289 = eq(_T_2288, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 485:55] + node other_tag = cat(_T_2287, _T_2289) @[Cat.scala 29:58] + node _T_2290 = eq(other_tag, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2291 = bits(_T_2290, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2292 = bits(ic_miss_buff_data_valid, 0, 0) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2293 = eq(other_tag, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2294 = bits(_T_2293, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2295 = bits(ic_miss_buff_data_valid, 1, 1) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2296 = eq(other_tag, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2297 = bits(_T_2296, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2298 = bits(ic_miss_buff_data_valid, 2, 2) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2299 = eq(other_tag, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2300 = bits(_T_2299, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2301 = bits(ic_miss_buff_data_valid, 3, 3) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2302 = eq(other_tag, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2303 = bits(_T_2302, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2304 = bits(ic_miss_buff_data_valid, 4, 4) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2305 = eq(other_tag, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2306 = bits(_T_2305, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2307 = bits(ic_miss_buff_data_valid, 5, 5) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2308 = eq(other_tag, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2309 = bits(_T_2308, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2310 = bits(ic_miss_buff_data_valid, 6, 6) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2311 = eq(other_tag, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 486:81] + node _T_2312 = bits(_T_2311, 0, 0) @[el2_ifu_mem_ctl.scala 486:89] + node _T_2313 = bits(ic_miss_buff_data_valid, 7, 7) @[el2_ifu_mem_ctl.scala 486:120] + node _T_2314 = mux(_T_2291, _T_2292, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2315 = mux(_T_2294, _T_2295, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2316 = mux(_T_2297, _T_2298, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2317 = mux(_T_2300, _T_2301, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2318 = mux(_T_2303, _T_2304, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2319 = mux(_T_2306, _T_2307, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2320 = mux(_T_2309, _T_2310, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2321 = mux(_T_2312, _T_2313, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2322 = or(_T_2314, _T_2315) @[Mux.scala 27:72] + node _T_2323 = or(_T_2322, _T_2316) @[Mux.scala 27:72] + node _T_2324 = or(_T_2323, _T_2317) @[Mux.scala 27:72] + node _T_2325 = or(_T_2324, _T_2318) @[Mux.scala 27:72] + node _T_2326 = or(_T_2325, _T_2319) @[Mux.scala 27:72] + node _T_2327 = or(_T_2326, _T_2320) @[Mux.scala 27:72] + node _T_2328 = or(_T_2327, _T_2321) @[Mux.scala 27:72] wire second_half_available : UInt<1> @[Mux.scala 27:72] - second_half_available <= _T_2279 @[Mux.scala 27:72] - node _T_2280 = and(second_half_available, bus_ifu_wr_en_ff) @[el2_ifu_mem_ctl.scala 467:46] - write_ic_16_bytes <= _T_2280 @[el2_ifu_mem_ctl.scala 467:21] - node _T_2281 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2282 = eq(_T_2281, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2283 = bits(_T_2282, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2284 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2285 = eq(_T_2284, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2286 = bits(_T_2285, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2287 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2288 = eq(_T_2287, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2289 = bits(_T_2288, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2290 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2291 = eq(_T_2290, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2292 = bits(_T_2291, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2293 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2294 = eq(_T_2293, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2295 = bits(_T_2294, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2296 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2297 = eq(_T_2296, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2298 = bits(_T_2297, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2299 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2300 = eq(_T_2299, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2301 = bits(_T_2300, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2302 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2303 = eq(_T_2302, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2304 = bits(_T_2303, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2305 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2306 = eq(_T_2305, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2307 = bits(_T_2306, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2308 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2309 = eq(_T_2308, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2310 = bits(_T_2309, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2311 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2312 = eq(_T_2311, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2313 = bits(_T_2312, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2314 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2315 = eq(_T_2314, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2316 = bits(_T_2315, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2317 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2318 = eq(_T_2317, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2319 = bits(_T_2318, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2320 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2321 = eq(_T_2320, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2322 = bits(_T_2321, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2323 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2324 = eq(_T_2323, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2325 = bits(_T_2324, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2326 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2327 = eq(_T_2326, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 468:89] - node _T_2328 = bits(_T_2327, 0, 0) @[el2_ifu_mem_ctl.scala 468:97] - node _T_2329 = mux(_T_2283, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2330 = mux(_T_2286, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2331 = mux(_T_2289, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2332 = mux(_T_2292, ic_miss_buff_data[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2333 = mux(_T_2295, ic_miss_buff_data[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2334 = mux(_T_2298, ic_miss_buff_data[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2335 = mux(_T_2301, ic_miss_buff_data[6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2336 = mux(_T_2304, ic_miss_buff_data[7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2337 = mux(_T_2307, ic_miss_buff_data[8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2338 = mux(_T_2310, ic_miss_buff_data[9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2339 = mux(_T_2313, ic_miss_buff_data[10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2340 = mux(_T_2316, ic_miss_buff_data[11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2341 = mux(_T_2319, ic_miss_buff_data[12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2342 = mux(_T_2322, ic_miss_buff_data[13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2343 = mux(_T_2325, ic_miss_buff_data[14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2344 = mux(_T_2328, ic_miss_buff_data[15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2345 = or(_T_2329, _T_2330) @[Mux.scala 27:72] - node _T_2346 = or(_T_2345, _T_2331) @[Mux.scala 27:72] - node _T_2347 = or(_T_2346, _T_2332) @[Mux.scala 27:72] - node _T_2348 = or(_T_2347, _T_2333) @[Mux.scala 27:72] - node _T_2349 = or(_T_2348, _T_2334) @[Mux.scala 27:72] - node _T_2350 = or(_T_2349, _T_2335) @[Mux.scala 27:72] - node _T_2351 = or(_T_2350, _T_2336) @[Mux.scala 27:72] - node _T_2352 = or(_T_2351, _T_2337) @[Mux.scala 27:72] - node _T_2353 = or(_T_2352, _T_2338) @[Mux.scala 27:72] - node _T_2354 = or(_T_2353, _T_2339) @[Mux.scala 27:72] - node _T_2355 = or(_T_2354, _T_2340) @[Mux.scala 27:72] - node _T_2356 = or(_T_2355, _T_2341) @[Mux.scala 27:72] - node _T_2357 = or(_T_2356, _T_2342) @[Mux.scala 27:72] - node _T_2358 = or(_T_2357, _T_2343) @[Mux.scala 27:72] - node _T_2359 = or(_T_2358, _T_2344) @[Mux.scala 27:72] - wire _T_2360 : UInt<32> @[Mux.scala 27:72] - _T_2360 <= _T_2359 @[Mux.scala 27:72] - node _T_2361 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2362 = eq(_T_2361, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2363 = bits(_T_2362, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2364 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2365 = eq(_T_2364, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2366 = bits(_T_2365, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2367 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2368 = eq(_T_2367, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2369 = bits(_T_2368, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2370 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2371 = eq(_T_2370, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2372 = bits(_T_2371, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2373 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2374 = eq(_T_2373, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2375 = bits(_T_2374, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2376 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2377 = eq(_T_2376, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2378 = bits(_T_2377, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2379 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2380 = eq(_T_2379, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2381 = bits(_T_2380, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2382 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2383 = eq(_T_2382, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2384 = bits(_T_2383, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2385 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2386 = eq(_T_2385, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2387 = bits(_T_2386, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2388 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2389 = eq(_T_2388, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2390 = bits(_T_2389, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2391 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2392 = eq(_T_2391, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2393 = bits(_T_2392, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2394 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2395 = eq(_T_2394, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2396 = bits(_T_2395, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2397 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2398 = eq(_T_2397, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2399 = bits(_T_2398, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2400 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2401 = eq(_T_2400, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2402 = bits(_T_2401, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2403 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2404 = eq(_T_2403, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2405 = bits(_T_2404, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2406 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2407 = eq(_T_2406, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 469:66] - node _T_2408 = bits(_T_2407, 0, 0) @[el2_ifu_mem_ctl.scala 469:74] - node _T_2409 = mux(_T_2363, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2410 = mux(_T_2366, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2411 = mux(_T_2369, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2412 = mux(_T_2372, ic_miss_buff_data[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2413 = mux(_T_2375, ic_miss_buff_data[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2414 = mux(_T_2378, ic_miss_buff_data[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2415 = mux(_T_2381, ic_miss_buff_data[6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2416 = mux(_T_2384, ic_miss_buff_data[7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2417 = mux(_T_2387, ic_miss_buff_data[8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2418 = mux(_T_2390, ic_miss_buff_data[9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2419 = mux(_T_2393, ic_miss_buff_data[10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2420 = mux(_T_2396, ic_miss_buff_data[11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2421 = mux(_T_2399, ic_miss_buff_data[12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2422 = mux(_T_2402, ic_miss_buff_data[13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2423 = mux(_T_2405, ic_miss_buff_data[14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2424 = mux(_T_2408, ic_miss_buff_data[15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2425 = or(_T_2409, _T_2410) @[Mux.scala 27:72] - node _T_2426 = or(_T_2425, _T_2411) @[Mux.scala 27:72] - node _T_2427 = or(_T_2426, _T_2412) @[Mux.scala 27:72] - node _T_2428 = or(_T_2427, _T_2413) @[Mux.scala 27:72] - node _T_2429 = or(_T_2428, _T_2414) @[Mux.scala 27:72] - node _T_2430 = or(_T_2429, _T_2415) @[Mux.scala 27:72] - node _T_2431 = or(_T_2430, _T_2416) @[Mux.scala 27:72] - node _T_2432 = or(_T_2431, _T_2417) @[Mux.scala 27:72] - node _T_2433 = or(_T_2432, _T_2418) @[Mux.scala 27:72] - node _T_2434 = or(_T_2433, _T_2419) @[Mux.scala 27:72] - node _T_2435 = or(_T_2434, _T_2420) @[Mux.scala 27:72] - node _T_2436 = or(_T_2435, _T_2421) @[Mux.scala 27:72] - node _T_2437 = or(_T_2436, _T_2422) @[Mux.scala 27:72] - node _T_2438 = or(_T_2437, _T_2423) @[Mux.scala 27:72] - node _T_2439 = or(_T_2438, _T_2424) @[Mux.scala 27:72] - wire _T_2440 : UInt<32> @[Mux.scala 27:72] - _T_2440 <= _T_2439 @[Mux.scala 27:72] - node _T_2441 = cat(_T_2360, _T_2440) @[Cat.scala 29:58] - ic_miss_buff_half <= _T_2441 @[el2_ifu_mem_ctl.scala 468:21] - node _T_2442 = and(io.ic_tag_perr, sel_ic_data) @[el2_ifu_mem_ctl.scala 473:44] - node _T_2443 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[el2_ifu_mem_ctl.scala 473:91] - node _T_2444 = eq(_T_2443, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 473:60] - node _T_2445 = and(_T_2442, _T_2444) @[el2_ifu_mem_ctl.scala 473:58] - ic_rd_parity_final_err <= _T_2445 @[el2_ifu_mem_ctl.scala 473:26] + second_half_available <= _T_2328 @[Mux.scala 27:72] + node _T_2329 = and(second_half_available, bus_ifu_wr_en_ff) @[el2_ifu_mem_ctl.scala 487:46] + write_ic_16_bytes <= _T_2329 @[el2_ifu_mem_ctl.scala 487:21] + node _T_2330 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2331 = eq(_T_2330, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2332 = bits(_T_2331, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2333 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2334 = eq(_T_2333, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2335 = bits(_T_2334, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2336 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2337 = eq(_T_2336, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2338 = bits(_T_2337, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2339 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2340 = eq(_T_2339, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2341 = bits(_T_2340, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2342 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2343 = eq(_T_2342, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2344 = bits(_T_2343, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2345 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2346 = eq(_T_2345, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2347 = bits(_T_2346, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2348 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2349 = eq(_T_2348, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2350 = bits(_T_2349, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2351 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2352 = eq(_T_2351, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2353 = bits(_T_2352, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2354 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2355 = eq(_T_2354, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2356 = bits(_T_2355, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2357 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2358 = eq(_T_2357, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2359 = bits(_T_2358, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2360 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2361 = eq(_T_2360, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2362 = bits(_T_2361, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2363 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2364 = eq(_T_2363, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2365 = bits(_T_2364, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2366 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2367 = eq(_T_2366, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2368 = bits(_T_2367, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2369 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2370 = eq(_T_2369, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2371 = bits(_T_2370, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2372 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2373 = eq(_T_2372, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2374 = bits(_T_2373, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2375 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_2376 = eq(_T_2375, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 488:89] + node _T_2377 = bits(_T_2376, 0, 0) @[el2_ifu_mem_ctl.scala 488:97] + node _T_2378 = mux(_T_2332, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2379 = mux(_T_2335, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2380 = mux(_T_2338, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2381 = mux(_T_2341, ic_miss_buff_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2382 = mux(_T_2344, ic_miss_buff_data[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2383 = mux(_T_2347, ic_miss_buff_data[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2384 = mux(_T_2350, ic_miss_buff_data[6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2385 = mux(_T_2353, ic_miss_buff_data[7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2386 = mux(_T_2356, ic_miss_buff_data[8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2387 = mux(_T_2359, ic_miss_buff_data[9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2388 = mux(_T_2362, ic_miss_buff_data[10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2389 = mux(_T_2365, ic_miss_buff_data[11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2390 = mux(_T_2368, ic_miss_buff_data[12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2391 = mux(_T_2371, ic_miss_buff_data[13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2392 = mux(_T_2374, ic_miss_buff_data[14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2393 = mux(_T_2377, ic_miss_buff_data[15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2394 = or(_T_2378, _T_2379) @[Mux.scala 27:72] + node _T_2395 = or(_T_2394, _T_2380) @[Mux.scala 27:72] + node _T_2396 = or(_T_2395, _T_2381) @[Mux.scala 27:72] + node _T_2397 = or(_T_2396, _T_2382) @[Mux.scala 27:72] + node _T_2398 = or(_T_2397, _T_2383) @[Mux.scala 27:72] + node _T_2399 = or(_T_2398, _T_2384) @[Mux.scala 27:72] + node _T_2400 = or(_T_2399, _T_2385) @[Mux.scala 27:72] + node _T_2401 = or(_T_2400, _T_2386) @[Mux.scala 27:72] + node _T_2402 = or(_T_2401, _T_2387) @[Mux.scala 27:72] + node _T_2403 = or(_T_2402, _T_2388) @[Mux.scala 27:72] + node _T_2404 = or(_T_2403, _T_2389) @[Mux.scala 27:72] + node _T_2405 = or(_T_2404, _T_2390) @[Mux.scala 27:72] + node _T_2406 = or(_T_2405, _T_2391) @[Mux.scala 27:72] + node _T_2407 = or(_T_2406, _T_2392) @[Mux.scala 27:72] + node _T_2408 = or(_T_2407, _T_2393) @[Mux.scala 27:72] + wire _T_2409 : UInt<32> @[Mux.scala 27:72] + _T_2409 <= _T_2408 @[Mux.scala 27:72] + node _T_2410 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2411 = eq(_T_2410, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2412 = bits(_T_2411, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2413 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2414 = eq(_T_2413, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2415 = bits(_T_2414, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2416 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2417 = eq(_T_2416, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2418 = bits(_T_2417, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2419 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2420 = eq(_T_2419, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2421 = bits(_T_2420, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2422 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2423 = eq(_T_2422, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2424 = bits(_T_2423, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2425 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2426 = eq(_T_2425, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2427 = bits(_T_2426, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2428 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2429 = eq(_T_2428, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2430 = bits(_T_2429, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2431 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2432 = eq(_T_2431, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2433 = bits(_T_2432, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2434 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2435 = eq(_T_2434, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2436 = bits(_T_2435, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2437 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2438 = eq(_T_2437, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2439 = bits(_T_2438, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2440 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2441 = eq(_T_2440, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2442 = bits(_T_2441, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2443 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2444 = eq(_T_2443, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2445 = bits(_T_2444, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2446 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2447 = eq(_T_2446, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2448 = bits(_T_2447, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2449 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2450 = eq(_T_2449, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2451 = bits(_T_2450, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2452 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2453 = eq(_T_2452, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2454 = bits(_T_2453, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2455 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2456 = eq(_T_2455, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 489:66] + node _T_2457 = bits(_T_2456, 0, 0) @[el2_ifu_mem_ctl.scala 489:74] + node _T_2458 = mux(_T_2412, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2459 = mux(_T_2415, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2460 = mux(_T_2418, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2461 = mux(_T_2421, ic_miss_buff_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2462 = mux(_T_2424, ic_miss_buff_data[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2463 = mux(_T_2427, ic_miss_buff_data[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2464 = mux(_T_2430, ic_miss_buff_data[6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2465 = mux(_T_2433, ic_miss_buff_data[7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2466 = mux(_T_2436, ic_miss_buff_data[8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2467 = mux(_T_2439, ic_miss_buff_data[9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2468 = mux(_T_2442, ic_miss_buff_data[10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2469 = mux(_T_2445, ic_miss_buff_data[11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2470 = mux(_T_2448, ic_miss_buff_data[12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2471 = mux(_T_2451, ic_miss_buff_data[13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2472 = mux(_T_2454, ic_miss_buff_data[14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2473 = mux(_T_2457, ic_miss_buff_data[15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2474 = or(_T_2458, _T_2459) @[Mux.scala 27:72] + node _T_2475 = or(_T_2474, _T_2460) @[Mux.scala 27:72] + node _T_2476 = or(_T_2475, _T_2461) @[Mux.scala 27:72] + node _T_2477 = or(_T_2476, _T_2462) @[Mux.scala 27:72] + node _T_2478 = or(_T_2477, _T_2463) @[Mux.scala 27:72] + node _T_2479 = or(_T_2478, _T_2464) @[Mux.scala 27:72] + node _T_2480 = or(_T_2479, _T_2465) @[Mux.scala 27:72] + node _T_2481 = or(_T_2480, _T_2466) @[Mux.scala 27:72] + node _T_2482 = or(_T_2481, _T_2467) @[Mux.scala 27:72] + node _T_2483 = or(_T_2482, _T_2468) @[Mux.scala 27:72] + node _T_2484 = or(_T_2483, _T_2469) @[Mux.scala 27:72] + node _T_2485 = or(_T_2484, _T_2470) @[Mux.scala 27:72] + node _T_2486 = or(_T_2485, _T_2471) @[Mux.scala 27:72] + node _T_2487 = or(_T_2486, _T_2472) @[Mux.scala 27:72] + node _T_2488 = or(_T_2487, _T_2473) @[Mux.scala 27:72] + wire _T_2489 : UInt<32> @[Mux.scala 27:72] + _T_2489 <= _T_2488 @[Mux.scala 27:72] + node _T_2490 = cat(_T_2409, _T_2489) @[Cat.scala 29:58] + ic_miss_buff_half <= _T_2490 @[el2_ifu_mem_ctl.scala 488:21] + node _T_2491 = and(io.ic_tag_perr, sel_ic_data) @[el2_ifu_mem_ctl.scala 491:44] + node _T_2492 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[el2_ifu_mem_ctl.scala 491:91] + node _T_2493 = eq(_T_2492, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 491:60] + node _T_2494 = and(_T_2491, _T_2493) @[el2_ifu_mem_ctl.scala 491:58] + ic_rd_parity_final_err <= _T_2494 @[el2_ifu_mem_ctl.scala 491:26] wire ifu_ic_rw_int_addr_ff : UInt<7> ifu_ic_rw_int_addr_ff <= UInt<1>("h00") wire perr_sb_write_status : UInt<1> @@ -5966,198 +6031,199 @@ circuit el2_ifu : skip @[Reg.scala 28:19] wire perr_sel_invalidate : UInt<1> perr_sel_invalidate <= UInt<1>("h00") - node _T_2446 = bits(perr_sel_invalidate, 0, 0) @[Bitwise.scala 72:15] - node perr_err_inv_way = mux(_T_2446, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_2447 = eq(perr_state, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 480:34] - iccm_correct_ecc <= _T_2447 @[el2_ifu_mem_ctl.scala 480:20] - node dma_sb_err_state = eq(perr_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 481:37] - wire dma_sb_err_state_ff : UInt<1> @[el2_ifu_mem_ctl.scala 482:33] - node _T_2448 = eq(dma_sb_err_state_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 483:49] - node _T_2449 = and(iccm_correct_ecc, _T_2448) @[el2_ifu_mem_ctl.scala 483:47] - io.iccm_buf_correct_ecc <= _T_2449 @[el2_ifu_mem_ctl.scala 483:27] - reg _T_2450 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 484:58] - _T_2450 <= dma_sb_err_state @[el2_ifu_mem_ctl.scala 484:58] - dma_sb_err_state_ff <= _T_2450 @[el2_ifu_mem_ctl.scala 484:23] + node _T_2495 = bits(perr_sel_invalidate, 0, 0) @[Bitwise.scala 72:15] + node perr_err_inv_way = mux(_T_2495, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_2496 = eq(perr_state, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 498:34] + iccm_correct_ecc <= _T_2496 @[el2_ifu_mem_ctl.scala 498:20] + node dma_sb_err_state = eq(perr_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 499:37] + wire dma_sb_err_state_ff : UInt<1> @[el2_ifu_mem_ctl.scala 500:33] + node _T_2497 = eq(dma_sb_err_state_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 501:49] + node _T_2498 = and(iccm_correct_ecc, _T_2497) @[el2_ifu_mem_ctl.scala 501:47] + io.iccm_buf_correct_ecc <= _T_2498 @[el2_ifu_mem_ctl.scala 501:27] + reg _T_2499 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 502:58] + _T_2499 <= dma_sb_err_state @[el2_ifu_mem_ctl.scala 502:58] + dma_sb_err_state_ff <= _T_2499 @[el2_ifu_mem_ctl.scala 502:23] wire perr_nxtstate : UInt<3> perr_nxtstate <= UInt<1>("h00") wire perr_state_en : UInt<1> perr_state_en <= UInt<1>("h00") wire iccm_error_start : UInt<1> iccm_error_start <= UInt<1>("h00") - node _T_2451 = eq(UInt<3>("h00"), perr_state) @[Conditional.scala 37:30] - when _T_2451 : @[Conditional.scala 40:58] - node _T_2452 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 492:89] - node _T_2453 = and(io.ic_error_start, _T_2452) @[el2_ifu_mem_ctl.scala 492:87] - node _T_2454 = bits(_T_2453, 0, 0) @[el2_ifu_mem_ctl.scala 492:110] - node _T_2455 = mux(_T_2454, UInt<3>("h01"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 492:67] - node _T_2456 = mux(io.iccm_dma_sb_error, UInt<3>("h04"), _T_2455) @[el2_ifu_mem_ctl.scala 492:27] - perr_nxtstate <= _T_2456 @[el2_ifu_mem_ctl.scala 492:21] - node _T_2457 = or(iccm_error_start, io.ic_error_start) @[el2_ifu_mem_ctl.scala 493:44] - node _T_2458 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 493:67] - node _T_2459 = and(_T_2457, _T_2458) @[el2_ifu_mem_ctl.scala 493:65] - node _T_2460 = or(_T_2459, io.iccm_dma_sb_error) @[el2_ifu_mem_ctl.scala 493:88] - node _T_2461 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 493:114] - node _T_2462 = and(_T_2460, _T_2461) @[el2_ifu_mem_ctl.scala 493:112] - perr_state_en <= _T_2462 @[el2_ifu_mem_ctl.scala 493:21] - perr_sb_write_status <= perr_state_en @[el2_ifu_mem_ctl.scala 494:28] + node _T_2500 = eq(UInt<3>("h00"), perr_state) @[Conditional.scala 37:30] + when _T_2500 : @[Conditional.scala 40:58] + node _T_2501 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 510:106] + node _T_2502 = and(io.dec_mem_ctrl.ifu_ic_error_start, _T_2501) @[el2_ifu_mem_ctl.scala 510:104] + node _T_2503 = bits(_T_2502, 0, 0) @[el2_ifu_mem_ctl.scala 510:127] + node _T_2504 = mux(_T_2503, UInt<3>("h01"), UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 510:67] + node _T_2505 = mux(io.iccm_dma_sb_error, UInt<3>("h04"), _T_2504) @[el2_ifu_mem_ctl.scala 510:27] + perr_nxtstate <= _T_2505 @[el2_ifu_mem_ctl.scala 510:21] + node _T_2506 = or(iccm_error_start, io.dec_mem_ctrl.ifu_ic_error_start) @[el2_ifu_mem_ctl.scala 511:44] + node _T_2507 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 511:84] + node _T_2508 = and(_T_2506, _T_2507) @[el2_ifu_mem_ctl.scala 511:82] + node _T_2509 = or(_T_2508, io.iccm_dma_sb_error) @[el2_ifu_mem_ctl.scala 511:105] + node _T_2510 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 511:131] + node _T_2511 = and(_T_2509, _T_2510) @[el2_ifu_mem_ctl.scala 511:129] + perr_state_en <= _T_2511 @[el2_ifu_mem_ctl.scala 511:21] + perr_sb_write_status <= perr_state_en @[el2_ifu_mem_ctl.scala 512:28] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_2463 = eq(UInt<3>("h01"), perr_state) @[Conditional.scala 37:30] - when _T_2463 : @[Conditional.scala 39:67] - perr_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 497:21] - node _T_2464 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 498:50] - perr_state_en <= _T_2464 @[el2_ifu_mem_ctl.scala 498:21] - node _T_2465 = and(io.dec_tlu_flush_lower_wb, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 499:56] - perr_sel_invalidate <= _T_2465 @[el2_ifu_mem_ctl.scala 499:27] + node _T_2512 = eq(UInt<3>("h01"), perr_state) @[Conditional.scala 37:30] + when _T_2512 : @[Conditional.scala 39:67] + perr_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 515:21] + node _T_2513 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 516:63] + perr_state_en <= _T_2513 @[el2_ifu_mem_ctl.scala 516:21] + node _T_2514 = and(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[el2_ifu_mem_ctl.scala 517:69] + perr_sel_invalidate <= _T_2514 @[el2_ifu_mem_ctl.scala 517:27] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_2466 = eq(UInt<3>("h02"), perr_state) @[Conditional.scala 37:30] - when _T_2466 : @[Conditional.scala 39:67] - node _T_2467 = and(io.dec_tlu_flush_err_wb, io.dec_tlu_flush_lower_wb) @[el2_ifu_mem_ctl.scala 502:54] - node _T_2468 = or(_T_2467, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 502:84] - node _T_2469 = bits(_T_2468, 0, 0) @[el2_ifu_mem_ctl.scala 502:115] - node _T_2470 = mux(_T_2469, UInt<3>("h00"), UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 502:27] - perr_nxtstate <= _T_2470 @[el2_ifu_mem_ctl.scala 502:21] - node _T_2471 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 503:50] - perr_state_en <= _T_2471 @[el2_ifu_mem_ctl.scala 503:21] + node _T_2515 = eq(UInt<3>("h02"), perr_state) @[Conditional.scala 37:30] + when _T_2515 : @[Conditional.scala 39:67] + node _T_2516 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 520:30] + node _T_2517 = and(_T_2516, io.dec_mem_ctrl.dec_tlu_flush_lower_wb) @[el2_ifu_mem_ctl.scala 520:68] + node _T_2518 = or(_T_2517, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 520:111] + node _T_2519 = bits(_T_2518, 0, 0) @[el2_ifu_mem_ctl.scala 520:155] + node _T_2520 = mux(_T_2519, UInt<3>("h00"), UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 520:27] + perr_nxtstate <= _T_2520 @[el2_ifu_mem_ctl.scala 520:21] + node _T_2521 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 521:63] + perr_state_en <= _T_2521 @[el2_ifu_mem_ctl.scala 521:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_2472 = eq(UInt<3>("h04"), perr_state) @[Conditional.scala 37:30] - when _T_2472 : @[Conditional.scala 39:67] - node _T_2473 = mux(io.dec_tlu_force_halt, UInt<3>("h00"), UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 506:27] - perr_nxtstate <= _T_2473 @[el2_ifu_mem_ctl.scala 506:21] - perr_state_en <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 507:21] + node _T_2522 = eq(UInt<3>("h04"), perr_state) @[Conditional.scala 37:30] + when _T_2522 : @[Conditional.scala 39:67] + node _T_2523 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 524:27] + perr_nxtstate <= _T_2523 @[el2_ifu_mem_ctl.scala 524:21] + perr_state_en <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 525:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_2474 = eq(UInt<3>("h03"), perr_state) @[Conditional.scala 37:30] - when _T_2474 : @[Conditional.scala 39:67] - perr_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 510:21] - perr_state_en <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 511:21] + node _T_2524 = eq(UInt<3>("h03"), perr_state) @[Conditional.scala 37:30] + when _T_2524 : @[Conditional.scala 39:67] + perr_nxtstate <= UInt<3>("h00") @[el2_ifu_mem_ctl.scala 528:21] + perr_state_en <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 529:21] skip @[Conditional.scala 39:67] - reg _T_2475 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_2525 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when perr_state_en : @[Reg.scala 28:19] - _T_2475 <= perr_nxtstate @[Reg.scala 28:23] + _T_2525 <= perr_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - perr_state <= _T_2475 @[el2_ifu_mem_ctl.scala 514:14] + perr_state <= _T_2525 @[el2_ifu_mem_ctl.scala 532:14] wire err_stop_nxtstate : UInt<2> err_stop_nxtstate <= UInt<1>("h00") wire err_stop_state_en : UInt<1> err_stop_state_en <= UInt<1>("h00") - io.iccm_correction_state <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 518:28] - node _T_2476 = eq(UInt<2>("h00"), err_stop_state) @[Conditional.scala 37:30] - when _T_2476 : @[Conditional.scala 40:58] - err_stop_nxtstate <= UInt<2>("h01") @[el2_ifu_mem_ctl.scala 522:25] - node _T_2477 = eq(perr_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 523:66] - node _T_2478 = and(io.dec_tlu_flush_err_wb, _T_2477) @[el2_ifu_mem_ctl.scala 523:52] - node _T_2479 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 523:83] - node _T_2480 = and(_T_2478, _T_2479) @[el2_ifu_mem_ctl.scala 523:81] - err_stop_state_en <= _T_2480 @[el2_ifu_mem_ctl.scala 523:25] + io.iccm_correction_state <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 536:28] + node _T_2526 = eq(UInt<2>("h00"), err_stop_state) @[Conditional.scala 37:30] + when _T_2526 : @[Conditional.scala 40:58] + err_stop_nxtstate <= UInt<2>("h01") @[el2_ifu_mem_ctl.scala 540:25] + node _T_2527 = eq(perr_state, UInt<3>("h02")) @[el2_ifu_mem_ctl.scala 541:79] + node _T_2528 = and(io.dec_mem_ctrl.dec_tlu_flush_err_wb, _T_2527) @[el2_ifu_mem_ctl.scala 541:65] + node _T_2529 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 541:96] + node _T_2530 = and(_T_2528, _T_2529) @[el2_ifu_mem_ctl.scala 541:94] + err_stop_state_en <= _T_2530 @[el2_ifu_mem_ctl.scala 541:25] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] - node _T_2481 = eq(UInt<2>("h01"), err_stop_state) @[Conditional.scala 37:30] - when _T_2481 : @[Conditional.scala 39:67] - node _T_2482 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 526:59] - node _T_2483 = or(_T_2482, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 526:86] - node _T_2484 = bits(_T_2483, 0, 0) @[el2_ifu_mem_ctl.scala 526:117] - node _T_2485 = eq(io.ifu_fetch_val, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 527:31] - node _T_2486 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 527:56] - node _T_2487 = and(_T_2486, two_byte_instr) @[el2_ifu_mem_ctl.scala 527:59] - node _T_2488 = or(_T_2485, _T_2487) @[el2_ifu_mem_ctl.scala 527:38] - node _T_2489 = bits(_T_2488, 0, 0) @[el2_ifu_mem_ctl.scala 527:83] - node _T_2490 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 528:31] - node _T_2491 = bits(_T_2490, 0, 0) @[el2_ifu_mem_ctl.scala 528:41] - node _T_2492 = mux(_T_2491, UInt<2>("h02"), UInt<2>("h01")) @[el2_ifu_mem_ctl.scala 528:14] - node _T_2493 = mux(_T_2489, UInt<2>("h03"), _T_2492) @[el2_ifu_mem_ctl.scala 527:12] - node _T_2494 = mux(_T_2484, UInt<2>("h00"), _T_2493) @[el2_ifu_mem_ctl.scala 526:31] - err_stop_nxtstate <= _T_2494 @[el2_ifu_mem_ctl.scala 526:25] - node _T_2495 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 529:54] - node _T_2496 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 529:99] - node _T_2497 = or(_T_2495, _T_2496) @[el2_ifu_mem_ctl.scala 529:81] - node _T_2498 = or(_T_2497, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 529:103] - node _T_2499 = or(_T_2498, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 529:126] - err_stop_state_en <= _T_2499 @[el2_ifu_mem_ctl.scala 529:25] - node _T_2500 = bits(io.ifu_fetch_val, 1, 0) @[el2_ifu_mem_ctl.scala 530:43] - node _T_2501 = eq(_T_2500, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 530:48] - node _T_2502 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 530:75] - node _T_2503 = and(_T_2502, two_byte_instr) @[el2_ifu_mem_ctl.scala 530:79] - node _T_2504 = or(_T_2501, _T_2503) @[el2_ifu_mem_ctl.scala 530:56] - node _T_2505 = or(io.exu_flush_final, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 530:122] - node _T_2506 = eq(_T_2505, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 530:101] - node _T_2507 = and(_T_2504, _T_2506) @[el2_ifu_mem_ctl.scala 530:99] - err_stop_fetch <= _T_2507 @[el2_ifu_mem_ctl.scala 530:22] - io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 531:32] + node _T_2531 = eq(UInt<2>("h01"), err_stop_state) @[Conditional.scala 37:30] + when _T_2531 : @[Conditional.scala 39:67] + node _T_2532 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 544:72] + node _T_2533 = or(_T_2532, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 544:112] + node _T_2534 = bits(_T_2533, 0, 0) @[el2_ifu_mem_ctl.scala 544:156] + node _T_2535 = eq(io.ifu_fetch_val, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 545:31] + node _T_2536 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 545:56] + node _T_2537 = and(_T_2536, two_byte_instr) @[el2_ifu_mem_ctl.scala 545:59] + node _T_2538 = or(_T_2535, _T_2537) @[el2_ifu_mem_ctl.scala 545:38] + node _T_2539 = bits(_T_2538, 0, 0) @[el2_ifu_mem_ctl.scala 545:83] + node _T_2540 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 546:31] + node _T_2541 = bits(_T_2540, 0, 0) @[el2_ifu_mem_ctl.scala 546:41] + node _T_2542 = mux(_T_2541, UInt<2>("h02"), UInt<2>("h01")) @[el2_ifu_mem_ctl.scala 546:14] + node _T_2543 = mux(_T_2539, UInt<2>("h03"), _T_2542) @[el2_ifu_mem_ctl.scala 545:12] + node _T_2544 = mux(_T_2534, UInt<2>("h00"), _T_2543) @[el2_ifu_mem_ctl.scala 544:31] + err_stop_nxtstate <= _T_2544 @[el2_ifu_mem_ctl.scala 544:25] + node _T_2545 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 547:67] + node _T_2546 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 547:125] + node _T_2547 = or(_T_2545, _T_2546) @[el2_ifu_mem_ctl.scala 547:107] + node _T_2548 = or(_T_2547, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 547:129] + node _T_2549 = or(_T_2548, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 547:152] + err_stop_state_en <= _T_2549 @[el2_ifu_mem_ctl.scala 547:25] + node _T_2550 = bits(io.ifu_fetch_val, 1, 0) @[el2_ifu_mem_ctl.scala 548:43] + node _T_2551 = eq(_T_2550, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 548:48] + node _T_2552 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 548:75] + node _T_2553 = and(_T_2552, two_byte_instr) @[el2_ifu_mem_ctl.scala 548:79] + node _T_2554 = or(_T_2551, _T_2553) @[el2_ifu_mem_ctl.scala 548:56] + node _T_2555 = or(io.exu_flush_final, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 548:122] + node _T_2556 = eq(_T_2555, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 548:101] + node _T_2557 = and(_T_2554, _T_2556) @[el2_ifu_mem_ctl.scala 548:99] + err_stop_fetch <= _T_2557 @[el2_ifu_mem_ctl.scala 548:22] + io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 549:32] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_2508 = eq(UInt<2>("h02"), err_stop_state) @[Conditional.scala 37:30] - when _T_2508 : @[Conditional.scala 39:67] - node _T_2509 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 534:59] - node _T_2510 = or(_T_2509, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 534:86] - node _T_2511 = bits(_T_2510, 0, 0) @[el2_ifu_mem_ctl.scala 534:111] - node _T_2512 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 535:46] - node _T_2513 = bits(_T_2512, 0, 0) @[el2_ifu_mem_ctl.scala 535:50] - node _T_2514 = mux(_T_2513, UInt<2>("h03"), UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 535:29] - node _T_2515 = mux(_T_2511, UInt<2>("h00"), _T_2514) @[el2_ifu_mem_ctl.scala 534:31] - err_stop_nxtstate <= _T_2515 @[el2_ifu_mem_ctl.scala 534:25] - node _T_2516 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 536:54] - node _T_2517 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 536:99] - node _T_2518 = or(_T_2516, _T_2517) @[el2_ifu_mem_ctl.scala 536:81] - node _T_2519 = or(_T_2518, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 536:103] - err_stop_state_en <= _T_2519 @[el2_ifu_mem_ctl.scala 536:25] - node _T_2520 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 537:41] - node _T_2521 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 537:47] - node _T_2522 = and(_T_2520, _T_2521) @[el2_ifu_mem_ctl.scala 537:45] - node _T_2523 = eq(io.dec_tlu_i0_commit_cmt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 537:69] - node _T_2524 = and(_T_2522, _T_2523) @[el2_ifu_mem_ctl.scala 537:67] - err_stop_fetch <= _T_2524 @[el2_ifu_mem_ctl.scala 537:22] - io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 538:32] + node _T_2558 = eq(UInt<2>("h02"), err_stop_state) @[Conditional.scala 37:30] + when _T_2558 : @[Conditional.scala 39:67] + node _T_2559 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 552:72] + node _T_2560 = or(_T_2559, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 552:112] + node _T_2561 = bits(_T_2560, 0, 0) @[el2_ifu_mem_ctl.scala 552:150] + node _T_2562 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 553:46] + node _T_2563 = bits(_T_2562, 0, 0) @[el2_ifu_mem_ctl.scala 553:50] + node _T_2564 = mux(_T_2563, UInt<2>("h03"), UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 553:29] + node _T_2565 = mux(_T_2561, UInt<2>("h00"), _T_2564) @[el2_ifu_mem_ctl.scala 552:31] + err_stop_nxtstate <= _T_2565 @[el2_ifu_mem_ctl.scala 552:25] + node _T_2566 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 554:67] + node _T_2567 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 554:125] + node _T_2568 = or(_T_2566, _T_2567) @[el2_ifu_mem_ctl.scala 554:107] + node _T_2569 = or(_T_2568, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 554:129] + err_stop_state_en <= _T_2569 @[el2_ifu_mem_ctl.scala 554:25] + node _T_2570 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_mem_ctl.scala 555:41] + node _T_2571 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 555:47] + node _T_2572 = and(_T_2570, _T_2571) @[el2_ifu_mem_ctl.scala 555:45] + node _T_2573 = eq(io.dec_mem_ctrl.dec_tlu_i0_commit_cmt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 555:69] + node _T_2574 = and(_T_2572, _T_2573) @[el2_ifu_mem_ctl.scala 555:67] + err_stop_fetch <= _T_2574 @[el2_ifu_mem_ctl.scala 555:22] + io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 556:32] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] - node _T_2525 = eq(UInt<2>("h03"), err_stop_state) @[Conditional.scala 37:30] - when _T_2525 : @[Conditional.scala 39:67] - node _T_2526 = eq(io.dec_tlu_flush_err_wb, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 541:62] - node _T_2527 = and(io.dec_tlu_flush_lower_wb, _T_2526) @[el2_ifu_mem_ctl.scala 541:60] - node _T_2528 = or(_T_2527, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 541:88] - node _T_2529 = or(_T_2528, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 541:115] - node _T_2530 = bits(_T_2529, 0, 0) @[el2_ifu_mem_ctl.scala 541:140] - node _T_2531 = bits(io.dec_tlu_flush_err_wb, 0, 0) @[el2_ifu_mem_ctl.scala 542:60] - node _T_2532 = mux(_T_2531, UInt<2>("h01"), UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 542:29] - node _T_2533 = mux(_T_2530, UInt<2>("h00"), _T_2532) @[el2_ifu_mem_ctl.scala 541:31] - err_stop_nxtstate <= _T_2533 @[el2_ifu_mem_ctl.scala 541:25] - node _T_2534 = or(io.dec_tlu_flush_lower_wb, io.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 543:54] - node _T_2535 = or(_T_2534, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 543:81] - err_stop_state_en <= _T_2535 @[el2_ifu_mem_ctl.scala 543:25] - err_stop_fetch <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 544:22] - io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 545:32] + node _T_2575 = eq(UInt<2>("h03"), err_stop_state) @[Conditional.scala 37:30] + when _T_2575 : @[Conditional.scala 39:67] + node _T_2576 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 559:75] + node _T_2577 = and(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, _T_2576) @[el2_ifu_mem_ctl.scala 559:73] + node _T_2578 = or(_T_2577, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 559:114] + node _T_2579 = or(_T_2578, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 559:154] + node _T_2580 = bits(_T_2579, 0, 0) @[el2_ifu_mem_ctl.scala 559:192] + node _T_2581 = bits(io.dec_mem_ctrl.dec_tlu_flush_err_wb, 0, 0) @[el2_ifu_mem_ctl.scala 560:73] + node _T_2582 = mux(_T_2581, UInt<2>("h01"), UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 560:29] + node _T_2583 = mux(_T_2580, UInt<2>("h00"), _T_2582) @[el2_ifu_mem_ctl.scala 559:31] + err_stop_nxtstate <= _T_2583 @[el2_ifu_mem_ctl.scala 559:25] + node _T_2584 = or(io.dec_mem_ctrl.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[el2_ifu_mem_ctl.scala 561:67] + node _T_2585 = or(_T_2584, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 561:107] + err_stop_state_en <= _T_2585 @[el2_ifu_mem_ctl.scala 561:25] + err_stop_fetch <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 562:22] + io.iccm_correction_state <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 563:32] skip @[Conditional.scala 39:67] - reg _T_2536 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + reg _T_2586 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when err_stop_state_en : @[Reg.scala 28:19] - _T_2536 <= err_stop_nxtstate @[Reg.scala 28:23] + _T_2586 <= err_stop_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - err_stop_state <= _T_2536 @[el2_ifu_mem_ctl.scala 548:18] - bus_ifu_bus_clk_en <= io.ifu_bus_clk_en @[el2_ifu_mem_ctl.scala 549:22] + err_stop_state <= _T_2586 @[el2_ifu_mem_ctl.scala 566:18] + bus_ifu_bus_clk_en <= io.ifu_bus_clk_en @[el2_ifu_mem_ctl.scala 567:22] inst rvclkhdr_68 of rvclkhdr_68 @[el2_lib.scala 483:22] rvclkhdr_68.clock <= clock rvclkhdr_68.reset <= reset rvclkhdr_68.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_68.io.en <= bus_ifu_bus_clk_en @[el2_lib.scala 485:16] rvclkhdr_68.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_2537 = or(bus_ifu_bus_clk_en, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 551:59] + node _T_2587 = or(bus_ifu_bus_clk_en, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 569:59] inst rvclkhdr_69 of rvclkhdr_69 @[el2_lib.scala 483:22] rvclkhdr_69.clock <= clock rvclkhdr_69.reset <= reset rvclkhdr_69.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_69.io.en <= _T_2537 @[el2_lib.scala 485:16] + rvclkhdr_69.io.en <= _T_2587 @[el2_lib.scala 485:16] rvclkhdr_69.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - reg bus_ifu_bus_clk_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 552:61] - bus_ifu_bus_clk_en_ff <= bus_ifu_bus_clk_en @[el2_ifu_mem_ctl.scala 552:61] - reg _T_2538 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 553:52] - _T_2538 <= scnd_miss_req_in @[el2_ifu_mem_ctl.scala 553:52] - scnd_miss_req_q <= _T_2538 @[el2_ifu_mem_ctl.scala 553:19] - reg scnd_miss_req_ff2 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 554:57] - scnd_miss_req_ff2 <= scnd_miss_req @[el2_ifu_mem_ctl.scala 554:57] - node _T_2539 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 555:39] - node _T_2540 = and(scnd_miss_req_q, _T_2539) @[el2_ifu_mem_ctl.scala 555:36] - scnd_miss_req <= _T_2540 @[el2_ifu_mem_ctl.scala 555:17] + reg bus_ifu_bus_clk_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 570:61] + bus_ifu_bus_clk_en_ff <= bus_ifu_bus_clk_en @[el2_ifu_mem_ctl.scala 570:61] + reg _T_2588 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 571:52] + _T_2588 <= scnd_miss_req_in @[el2_ifu_mem_ctl.scala 571:52] + scnd_miss_req_q <= _T_2588 @[el2_ifu_mem_ctl.scala 571:19] + reg scnd_miss_req_ff2 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 572:57] + scnd_miss_req_ff2 <= scnd_miss_req @[el2_ifu_mem_ctl.scala 572:57] + node _T_2589 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 573:39] + node _T_2590 = and(scnd_miss_req_q, _T_2589) @[el2_ifu_mem_ctl.scala 573:36] + scnd_miss_req <= _T_2590 @[el2_ifu_mem_ctl.scala 573:17] wire bus_cmd_req_hold : UInt<1> bus_cmd_req_hold <= UInt<1>("h00") wire ifu_bus_cmd_valid : UInt<1> @@ -6166,1892 +6232,1894 @@ circuit el2_ifu : bus_cmd_beat_count <= UInt<1>("h00") wire ifu_bus_cmd_ready : UInt<1> ifu_bus_cmd_ready <= UInt<1>("h00") - node _T_2541 = or(ic_act_miss_f, bus_cmd_req_hold) @[el2_ifu_mem_ctl.scala 560:45] - node _T_2542 = or(_T_2541, ifu_bus_cmd_valid) @[el2_ifu_mem_ctl.scala 560:64] - node _T_2543 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 560:87] - node _T_2544 = and(_T_2542, _T_2543) @[el2_ifu_mem_ctl.scala 560:85] - node _T_2545 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2546 = eq(bus_cmd_beat_count, _T_2545) @[el2_ifu_mem_ctl.scala 560:133] - node _T_2547 = and(_T_2546, ifu_bus_cmd_valid) @[el2_ifu_mem_ctl.scala 560:164] - node _T_2548 = and(_T_2547, ifu_bus_cmd_ready) @[el2_ifu_mem_ctl.scala 560:184] - node _T_2549 = and(_T_2548, miss_pending) @[el2_ifu_mem_ctl.scala 560:204] - node _T_2550 = eq(_T_2549, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 560:112] - node ifc_bus_ic_req_ff_in = and(_T_2544, _T_2550) @[el2_ifu_mem_ctl.scala 560:110] - reg _T_2551 : UInt<1>, rvclkhdr_69.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 561:55] - _T_2551 <= ifc_bus_ic_req_ff_in @[el2_ifu_mem_ctl.scala 561:55] - ifu_bus_cmd_valid <= _T_2551 @[el2_ifu_mem_ctl.scala 561:21] + node _T_2591 = or(ic_act_miss_f, bus_cmd_req_hold) @[el2_ifu_mem_ctl.scala 578:45] + node _T_2592 = or(_T_2591, ifu_bus_cmd_valid) @[el2_ifu_mem_ctl.scala 578:64] + node _T_2593 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 578:87] + node _T_2594 = and(_T_2592, _T_2593) @[el2_ifu_mem_ctl.scala 578:85] + node _T_2595 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_2596 = eq(bus_cmd_beat_count, _T_2595) @[el2_ifu_mem_ctl.scala 578:146] + node _T_2597 = and(_T_2596, ifu_bus_cmd_valid) @[el2_ifu_mem_ctl.scala 578:177] + node _T_2598 = and(_T_2597, ifu_bus_cmd_ready) @[el2_ifu_mem_ctl.scala 578:197] + node _T_2599 = and(_T_2598, miss_pending) @[el2_ifu_mem_ctl.scala 578:217] + node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 578:125] + node ifc_bus_ic_req_ff_in = and(_T_2594, _T_2600) @[el2_ifu_mem_ctl.scala 578:123] + reg _T_2601 : UInt<1>, rvclkhdr_69.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 579:55] + _T_2601 <= ifc_bus_ic_req_ff_in @[el2_ifu_mem_ctl.scala 579:55] + ifu_bus_cmd_valid <= _T_2601 @[el2_ifu_mem_ctl.scala 579:21] wire bus_cmd_sent : UInt<1> bus_cmd_sent <= UInt<1>("h00") - node _T_2552 = or(ic_act_miss_f, bus_cmd_req_hold) @[el2_ifu_mem_ctl.scala 563:39] - node _T_2553 = eq(bus_cmd_sent, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 563:61] - node _T_2554 = and(_T_2552, _T_2553) @[el2_ifu_mem_ctl.scala 563:59] - node _T_2555 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 563:77] - node bus_cmd_req_in = and(_T_2554, _T_2555) @[el2_ifu_mem_ctl.scala 563:75] - reg _T_2556 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 564:53] - _T_2556 <= bus_cmd_req_in @[el2_ifu_mem_ctl.scala 564:53] - bus_cmd_req_hold <= _T_2556 @[el2_ifu_mem_ctl.scala 564:20] - io.ifu_axi_arvalid <= ifu_bus_cmd_valid @[el2_ifu_mem_ctl.scala 566:22] - node _T_2557 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] - node _T_2558 = mux(_T_2557, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2559 = and(bus_rd_addr_count, _T_2558) @[el2_ifu_mem_ctl.scala 567:40] - io.ifu_axi_arid <= _T_2559 @[el2_ifu_mem_ctl.scala 567:19] - node _T_2560 = cat(ifu_ic_req_addr_f, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2561 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] - node _T_2562 = mux(_T_2561, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_2563 = and(_T_2560, _T_2562) @[el2_ifu_mem_ctl.scala 568:57] - io.ifu_axi_araddr <= _T_2563 @[el2_ifu_mem_ctl.scala 568:21] - io.ifu_axi_arsize <= UInt<3>("h03") @[el2_ifu_mem_ctl.scala 569:21] - io.ifu_axi_arcache <= UInt<4>("h0f") @[el2_ifu_mem_ctl.scala 570:22] - node _T_2564 = bits(ifu_ic_req_addr_f, 28, 25) @[el2_ifu_mem_ctl.scala 571:43] - io.ifu_axi_arregion <= _T_2564 @[el2_ifu_mem_ctl.scala 571:23] - io.ifu_axi_arburst <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 572:22] - io.ifu_axi_rready <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 573:21] - reg ifu_bus_arready_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 579:57] - ifu_bus_arready_unq_ff <= io.ifu_axi_arready @[el2_ifu_mem_ctl.scala 579:57] - reg ifu_bus_rvalid_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 580:56] - ifu_bus_rvalid_unq_ff <= io.ifu_axi_rvalid @[el2_ifu_mem_ctl.scala 580:56] - reg ifu_bus_arvalid_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 581:53] - ifu_bus_arvalid_ff <= io.ifu_axi_arvalid @[el2_ifu_mem_ctl.scala 581:53] - reg ifu_bus_rresp_ff : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 582:51] - ifu_bus_rresp_ff <= io.ifu_axi_rresp @[el2_ifu_mem_ctl.scala 582:51] - reg _T_2565 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 583:48] - _T_2565 <= io.ifu_axi_rdata @[el2_ifu_mem_ctl.scala 583:48] - ifu_bus_rdata_ff <= _T_2565 @[el2_ifu_mem_ctl.scala 583:20] - reg _T_2566 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 584:46] - _T_2566 <= io.ifu_axi_rid @[el2_ifu_mem_ctl.scala 584:46] - ifu_bus_rid_ff <= _T_2566 @[el2_ifu_mem_ctl.scala 584:18] - ifu_bus_cmd_ready <= io.ifu_axi_arready @[el2_ifu_mem_ctl.scala 585:21] - ifu_bus_rsp_valid <= io.ifu_axi_rvalid @[el2_ifu_mem_ctl.scala 586:21] - ifu_bus_rsp_ready <= io.ifu_axi_rready @[el2_ifu_mem_ctl.scala 587:21] - ifu_bus_rsp_tag <= io.ifu_axi_rid @[el2_ifu_mem_ctl.scala 588:19] - ic_miss_buff_data_in <= io.ifu_axi_rdata @[el2_ifu_mem_ctl.scala 589:21] - node ifu_bus_rvalid = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 591:42] - node ifu_bus_arready = and(io.ifu_axi_arready, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 592:45] - node ifu_bus_arready_ff = and(ifu_bus_arready_unq_ff, bus_ifu_bus_clk_en_ff) @[el2_ifu_mem_ctl.scala 593:51] - node ifu_bus_rvalid_ff = and(ifu_bus_rvalid_unq_ff, bus_ifu_bus_clk_en_ff) @[el2_ifu_mem_ctl.scala 594:49] - node _T_2567 = and(io.ifu_axi_arvalid, ifu_bus_arready) @[el2_ifu_mem_ctl.scala 595:35] - node _T_2568 = and(_T_2567, miss_pending) @[el2_ifu_mem_ctl.scala 595:53] - node _T_2569 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 595:70] - node _T_2570 = and(_T_2568, _T_2569) @[el2_ifu_mem_ctl.scala 595:68] - bus_cmd_sent <= _T_2570 @[el2_ifu_mem_ctl.scala 595:16] + node _T_2602 = or(ic_act_miss_f, bus_cmd_req_hold) @[el2_ifu_mem_ctl.scala 581:39] + node _T_2603 = eq(bus_cmd_sent, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 581:61] + node _T_2604 = and(_T_2602, _T_2603) @[el2_ifu_mem_ctl.scala 581:59] + node _T_2605 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 581:77] + node bus_cmd_req_in = and(_T_2604, _T_2605) @[el2_ifu_mem_ctl.scala 581:75] + reg _T_2606 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 582:53] + _T_2606 <= bus_cmd_req_in @[el2_ifu_mem_ctl.scala 582:53] + bus_cmd_req_hold <= _T_2606 @[el2_ifu_mem_ctl.scala 582:20] + io.ifu_axi.ar.valid <= ifu_bus_cmd_valid @[el2_ifu_mem_ctl.scala 584:23] + node _T_2607 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] + node _T_2608 = mux(_T_2607, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_2609 = and(bus_rd_addr_count, _T_2608) @[el2_ifu_mem_ctl.scala 585:46] + io.ifu_axi.ar.bits.id <= _T_2609 @[el2_ifu_mem_ctl.scala 585:25] + node _T_2610 = cat(ifu_ic_req_addr_f, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2611 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] + node _T_2612 = mux(_T_2611, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] + node _T_2613 = and(_T_2610, _T_2612) @[el2_ifu_mem_ctl.scala 586:63] + io.ifu_axi.ar.bits.addr <= _T_2613 @[el2_ifu_mem_ctl.scala 586:27] + io.ifu_axi.ar.bits.size <= UInt<3>("h03") @[el2_ifu_mem_ctl.scala 587:27] + io.ifu_axi.ar.bits.cache <= UInt<4>("h0f") @[el2_ifu_mem_ctl.scala 588:28] + node _T_2614 = bits(ifu_ic_req_addr_f, 28, 25) @[el2_ifu_mem_ctl.scala 589:49] + io.ifu_axi.ar.bits.region <= _T_2614 @[el2_ifu_mem_ctl.scala 589:29] + io.ifu_axi.ar.bits.burst <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 590:28] + io.ifu_axi.r.ready <= UInt<1>("h01") @[el2_ifu_mem_ctl.scala 591:22] + reg ifu_bus_arready_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 597:57] + ifu_bus_arready_unq_ff <= io.ifu_axi.ar.ready @[el2_ifu_mem_ctl.scala 597:57] + reg ifu_bus_rvalid_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 598:56] + ifu_bus_rvalid_unq_ff <= io.ifu_axi.r.valid @[el2_ifu_mem_ctl.scala 598:56] + reg ifu_bus_arvalid_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 599:53] + ifu_bus_arvalid_ff <= io.ifu_axi.ar.valid @[el2_ifu_mem_ctl.scala 599:53] + reg ifu_bus_rresp_ff : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 600:51] + ifu_bus_rresp_ff <= io.ifu_axi.r.bits.resp @[el2_ifu_mem_ctl.scala 600:51] + reg _T_2615 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 601:48] + _T_2615 <= io.ifu_axi.r.bits.data @[el2_ifu_mem_ctl.scala 601:48] + ifu_bus_rdata_ff <= _T_2615 @[el2_ifu_mem_ctl.scala 601:20] + reg _T_2616 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 602:46] + _T_2616 <= io.ifu_axi.r.bits.id @[el2_ifu_mem_ctl.scala 602:46] + ifu_bus_rid_ff <= _T_2616 @[el2_ifu_mem_ctl.scala 602:18] + ifu_bus_cmd_ready <= io.ifu_axi.ar.ready @[el2_ifu_mem_ctl.scala 603:21] + ifu_bus_rsp_valid <= io.ifu_axi.r.valid @[el2_ifu_mem_ctl.scala 604:21] + ifu_bus_rsp_ready <= io.ifu_axi.r.ready @[el2_ifu_mem_ctl.scala 605:21] + ifu_bus_rsp_tag <= io.ifu_axi.r.bits.id @[el2_ifu_mem_ctl.scala 606:19] + ic_miss_buff_data_in <= io.ifu_axi.r.bits.data @[el2_ifu_mem_ctl.scala 607:21] + node ifu_bus_rvalid = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 609:42] + node ifu_bus_arready = and(io.ifu_axi.ar.ready, bus_ifu_bus_clk_en) @[el2_ifu_mem_ctl.scala 610:45] + node ifu_bus_arready_ff = and(ifu_bus_arready_unq_ff, bus_ifu_bus_clk_en_ff) @[el2_ifu_mem_ctl.scala 611:51] + node ifu_bus_rvalid_ff = and(ifu_bus_rvalid_unq_ff, bus_ifu_bus_clk_en_ff) @[el2_ifu_mem_ctl.scala 612:49] + node _T_2617 = and(io.ifu_axi.ar.valid, ifu_bus_arready) @[el2_ifu_mem_ctl.scala 613:35] + node _T_2618 = and(_T_2617, miss_pending) @[el2_ifu_mem_ctl.scala 613:53] + node _T_2619 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 613:70] + node _T_2620 = and(_T_2618, _T_2619) @[el2_ifu_mem_ctl.scala 613:68] + bus_cmd_sent <= _T_2620 @[el2_ifu_mem_ctl.scala 613:16] wire bus_last_data_beat : UInt<1> bus_last_data_beat <= UInt<1>("h00") - node _T_2571 = eq(bus_last_data_beat, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 597:50] - node _T_2572 = and(bus_ifu_wr_en_ff, _T_2571) @[el2_ifu_mem_ctl.scala 597:48] - node _T_2573 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 597:72] - node bus_inc_data_beat_cnt = and(_T_2572, _T_2573) @[el2_ifu_mem_ctl.scala 597:70] - node _T_2574 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 598:68] - node _T_2575 = or(ic_act_miss_f, _T_2574) @[el2_ifu_mem_ctl.scala 598:48] - node bus_reset_data_beat_cnt = or(_T_2575, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 598:91] - node _T_2576 = eq(bus_inc_data_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 599:32] - node _T_2577 = eq(bus_reset_data_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 599:57] - node bus_hold_data_beat_cnt = and(_T_2576, _T_2577) @[el2_ifu_mem_ctl.scala 599:55] + node _T_2621 = eq(bus_last_data_beat, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 615:50] + node _T_2622 = and(bus_ifu_wr_en_ff, _T_2621) @[el2_ifu_mem_ctl.scala 615:48] + node _T_2623 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 615:72] + node bus_inc_data_beat_cnt = and(_T_2622, _T_2623) @[el2_ifu_mem_ctl.scala 615:70] + node _T_2624 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 616:68] + node _T_2625 = or(ic_act_miss_f, _T_2624) @[el2_ifu_mem_ctl.scala 616:48] + node bus_reset_data_beat_cnt = or(_T_2625, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 616:91] + node _T_2626 = eq(bus_inc_data_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 617:32] + node _T_2627 = eq(bus_reset_data_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 617:57] + node bus_hold_data_beat_cnt = and(_T_2626, _T_2627) @[el2_ifu_mem_ctl.scala 617:55] wire bus_data_beat_count : UInt<3> bus_data_beat_count <= UInt<1>("h00") - node _T_2578 = add(bus_data_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 601:115] - node _T_2579 = tail(_T_2578, 1) @[el2_ifu_mem_ctl.scala 601:115] - node _T_2580 = mux(bus_reset_data_beat_cnt, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2581 = mux(bus_inc_data_beat_cnt, _T_2579, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2582 = mux(bus_hold_data_beat_cnt, bus_data_beat_count, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2583 = or(_T_2580, _T_2581) @[Mux.scala 27:72] - node _T_2584 = or(_T_2583, _T_2582) @[Mux.scala 27:72] - wire _T_2585 : UInt<3> @[Mux.scala 27:72] - _T_2585 <= _T_2584 @[Mux.scala 27:72] - bus_new_data_beat_count <= _T_2585 @[el2_ifu_mem_ctl.scala 601:27] - reg _T_2586 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 602:56] - _T_2586 <= bus_new_data_beat_count @[el2_ifu_mem_ctl.scala 602:56] - bus_data_beat_count <= _T_2586 @[el2_ifu_mem_ctl.scala 602:23] - node _T_2587 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 603:49] - node _T_2588 = eq(scnd_miss_req, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 603:73] - node _T_2589 = and(_T_2587, _T_2588) @[el2_ifu_mem_ctl.scala 603:71] - node _T_2590 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 603:116] - node _T_2591 = and(last_data_recieved_ff, _T_2590) @[el2_ifu_mem_ctl.scala 603:114] - node last_data_recieved_in = or(_T_2589, _T_2591) @[el2_ifu_mem_ctl.scala 603:89] - reg _T_2592 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 604:58] - _T_2592 <= last_data_recieved_in @[el2_ifu_mem_ctl.scala 604:58] - last_data_recieved_ff <= _T_2592 @[el2_ifu_mem_ctl.scala 604:25] - node _T_2593 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 606:35] - node _T_2594 = bits(imb_ff, 4, 2) @[el2_ifu_mem_ctl.scala 606:56] - node _T_2595 = bits(imb_scnd_ff, 4, 2) @[el2_ifu_mem_ctl.scala 607:39] - node _T_2596 = add(bus_rd_addr_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 608:45] - node _T_2597 = tail(_T_2596, 1) @[el2_ifu_mem_ctl.scala 608:45] - node _T_2598 = mux(bus_cmd_sent, _T_2597, bus_rd_addr_count) @[el2_ifu_mem_ctl.scala 608:12] - node _T_2599 = mux(scnd_miss_req_q, _T_2595, _T_2598) @[el2_ifu_mem_ctl.scala 607:10] - node bus_new_rd_addr_count = mux(_T_2593, _T_2594, _T_2599) @[el2_ifu_mem_ctl.scala 606:34] - reg _T_2600 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 609:55] - _T_2600 <= bus_new_rd_addr_count @[el2_ifu_mem_ctl.scala 609:55] - bus_rd_addr_count <= _T_2600 @[el2_ifu_mem_ctl.scala 609:21] - node _T_2601 = and(ifu_bus_cmd_valid, ifu_bus_cmd_ready) @[el2_ifu_mem_ctl.scala 611:48] - node _T_2602 = and(_T_2601, miss_pending) @[el2_ifu_mem_ctl.scala 611:68] - node _T_2603 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 611:85] - node bus_inc_cmd_beat_cnt = and(_T_2602, _T_2603) @[el2_ifu_mem_ctl.scala 611:83] - node _T_2604 = eq(uncacheable_miss_in, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 612:51] - node _T_2605 = and(ic_act_miss_f, _T_2604) @[el2_ifu_mem_ctl.scala 612:49] - node bus_reset_cmd_beat_cnt_0 = or(_T_2605, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 612:73] - node bus_reset_cmd_beat_cnt_secondlast = and(ic_act_miss_f, uncacheable_miss_in) @[el2_ifu_mem_ctl.scala 613:57] - node _T_2606 = eq(bus_inc_cmd_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 614:31] - node _T_2607 = or(ic_act_miss_f, scnd_miss_req) @[el2_ifu_mem_ctl.scala 614:71] - node _T_2608 = or(_T_2607, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 614:87] - node _T_2609 = eq(_T_2608, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 614:55] - node bus_hold_cmd_beat_cnt = and(_T_2606, _T_2609) @[el2_ifu_mem_ctl.scala 614:53] - node _T_2610 = or(bus_inc_cmd_beat_cnt, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 615:46] - node bus_cmd_beat_en = or(_T_2610, io.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 615:62] - node _T_2611 = bits(bus_reset_cmd_beat_cnt_secondlast, 0, 0) @[el2_ifu_mem_ctl.scala 616:107] - node _T_2612 = add(bus_cmd_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 617:46] - node _T_2613 = tail(_T_2612, 1) @[el2_ifu_mem_ctl.scala 617:46] - node _T_2614 = mux(bus_reset_cmd_beat_cnt_0, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2615 = mux(_T_2611, UInt<3>("h06"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2616 = mux(bus_inc_cmd_beat_cnt, _T_2613, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2617 = mux(bus_hold_cmd_beat_cnt, bus_cmd_beat_count, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2618 = or(_T_2614, _T_2615) @[Mux.scala 27:72] - node _T_2619 = or(_T_2618, _T_2616) @[Mux.scala 27:72] - node _T_2620 = or(_T_2619, _T_2617) @[Mux.scala 27:72] + node _T_2628 = add(bus_data_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 619:115] + node _T_2629 = tail(_T_2628, 1) @[el2_ifu_mem_ctl.scala 619:115] + node _T_2630 = mux(bus_reset_data_beat_cnt, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2631 = mux(bus_inc_data_beat_cnt, _T_2629, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2632 = mux(bus_hold_data_beat_cnt, bus_data_beat_count, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2633 = or(_T_2630, _T_2631) @[Mux.scala 27:72] + node _T_2634 = or(_T_2633, _T_2632) @[Mux.scala 27:72] + wire _T_2635 : UInt<3> @[Mux.scala 27:72] + _T_2635 <= _T_2634 @[Mux.scala 27:72] + bus_new_data_beat_count <= _T_2635 @[el2_ifu_mem_ctl.scala 619:27] + reg _T_2636 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 620:56] + _T_2636 <= bus_new_data_beat_count @[el2_ifu_mem_ctl.scala 620:56] + bus_data_beat_count <= _T_2636 @[el2_ifu_mem_ctl.scala 620:23] + node _T_2637 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 621:49] + node _T_2638 = eq(scnd_miss_req, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 621:73] + node _T_2639 = and(_T_2637, _T_2638) @[el2_ifu_mem_ctl.scala 621:71] + node _T_2640 = eq(ic_act_miss_f, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 621:116] + node _T_2641 = and(last_data_recieved_ff, _T_2640) @[el2_ifu_mem_ctl.scala 621:114] + node last_data_recieved_in = or(_T_2639, _T_2641) @[el2_ifu_mem_ctl.scala 621:89] + reg _T_2642 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 622:58] + _T_2642 <= last_data_recieved_in @[el2_ifu_mem_ctl.scala 622:58] + last_data_recieved_ff <= _T_2642 @[el2_ifu_mem_ctl.scala 622:25] + node _T_2643 = eq(miss_pending, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 624:35] + node _T_2644 = bits(imb_ff, 4, 2) @[el2_ifu_mem_ctl.scala 624:56] + node _T_2645 = bits(imb_scnd_ff, 4, 2) @[el2_ifu_mem_ctl.scala 625:39] + node _T_2646 = add(bus_rd_addr_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 626:45] + node _T_2647 = tail(_T_2646, 1) @[el2_ifu_mem_ctl.scala 626:45] + node _T_2648 = mux(bus_cmd_sent, _T_2647, bus_rd_addr_count) @[el2_ifu_mem_ctl.scala 626:12] + node _T_2649 = mux(scnd_miss_req_q, _T_2645, _T_2648) @[el2_ifu_mem_ctl.scala 625:10] + node bus_new_rd_addr_count = mux(_T_2643, _T_2644, _T_2649) @[el2_ifu_mem_ctl.scala 624:34] + reg _T_2650 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 627:55] + _T_2650 <= bus_new_rd_addr_count @[el2_ifu_mem_ctl.scala 627:55] + bus_rd_addr_count <= _T_2650 @[el2_ifu_mem_ctl.scala 627:21] + node _T_2651 = and(ifu_bus_cmd_valid, ifu_bus_cmd_ready) @[el2_ifu_mem_ctl.scala 629:48] + node _T_2652 = and(_T_2651, miss_pending) @[el2_ifu_mem_ctl.scala 629:68] + node _T_2653 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 629:85] + node bus_inc_cmd_beat_cnt = and(_T_2652, _T_2653) @[el2_ifu_mem_ctl.scala 629:83] + node _T_2654 = eq(uncacheable_miss_in, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 630:51] + node _T_2655 = and(ic_act_miss_f, _T_2654) @[el2_ifu_mem_ctl.scala 630:49] + node bus_reset_cmd_beat_cnt_0 = or(_T_2655, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 630:73] + node bus_reset_cmd_beat_cnt_secondlast = and(ic_act_miss_f, uncacheable_miss_in) @[el2_ifu_mem_ctl.scala 631:57] + node _T_2656 = eq(bus_inc_cmd_beat_cnt, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 632:31] + node _T_2657 = or(ic_act_miss_f, scnd_miss_req) @[el2_ifu_mem_ctl.scala 632:71] + node _T_2658 = or(_T_2657, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 632:87] + node _T_2659 = eq(_T_2658, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 632:55] + node bus_hold_cmd_beat_cnt = and(_T_2656, _T_2659) @[el2_ifu_mem_ctl.scala 632:53] + node _T_2660 = or(bus_inc_cmd_beat_cnt, ic_act_miss_f) @[el2_ifu_mem_ctl.scala 633:46] + node bus_cmd_beat_en = or(_T_2660, io.dec_mem_ctrl.dec_tlu_force_halt) @[el2_ifu_mem_ctl.scala 633:62] + node _T_2661 = bits(bus_reset_cmd_beat_cnt_secondlast, 0, 0) @[el2_ifu_mem_ctl.scala 634:107] + node _T_2662 = add(bus_cmd_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 635:46] + node _T_2663 = tail(_T_2662, 1) @[el2_ifu_mem_ctl.scala 635:46] + node _T_2664 = mux(bus_reset_cmd_beat_cnt_0, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2665 = mux(_T_2661, UInt<3>("h06"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2666 = mux(bus_inc_cmd_beat_cnt, _T_2663, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2667 = mux(bus_hold_cmd_beat_cnt, bus_cmd_beat_count, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2668 = or(_T_2664, _T_2665) @[Mux.scala 27:72] + node _T_2669 = or(_T_2668, _T_2666) @[Mux.scala 27:72] + node _T_2670 = or(_T_2669, _T_2667) @[Mux.scala 27:72] wire bus_new_cmd_beat_count : UInt<3> @[Mux.scala 27:72] - bus_new_cmd_beat_count <= _T_2620 @[Mux.scala 27:72] - reg _T_2621 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + bus_new_cmd_beat_count <= _T_2670 @[Mux.scala 27:72] + reg _T_2671 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bus_cmd_beat_en : @[Reg.scala 28:19] - _T_2621 <= bus_new_cmd_beat_count @[Reg.scala 28:23] + _T_2671 <= bus_new_cmd_beat_count @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bus_cmd_beat_count <= _T_2621 @[el2_ifu_mem_ctl.scala 618:22] - node _T_2622 = eq(bus_data_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 619:69] - node _T_2623 = andr(bus_data_beat_count) @[el2_ifu_mem_ctl.scala 619:101] - node _T_2624 = mux(uncacheable_miss_ff, _T_2622, _T_2623) @[el2_ifu_mem_ctl.scala 619:28] - bus_last_data_beat <= _T_2624 @[el2_ifu_mem_ctl.scala 619:22] - node _T_2625 = and(ifu_bus_rvalid, miss_pending) @[el2_ifu_mem_ctl.scala 620:35] - bus_ifu_wr_en <= _T_2625 @[el2_ifu_mem_ctl.scala 620:17] - node _T_2626 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 621:41] - bus_ifu_wr_en_ff <= _T_2626 @[el2_ifu_mem_ctl.scala 621:20] - node _T_2627 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 622:44] - node _T_2628 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 622:61] - node _T_2629 = and(_T_2627, _T_2628) @[el2_ifu_mem_ctl.scala 622:59] - node _T_2630 = orr(ifu_bus_rresp_ff) @[el2_ifu_mem_ctl.scala 622:103] - node _T_2631 = eq(_T_2630, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 622:84] - node _T_2632 = and(_T_2629, _T_2631) @[el2_ifu_mem_ctl.scala 622:82] - node _T_2633 = and(_T_2632, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 622:108] - bus_ifu_wr_en_ff_q <= _T_2633 @[el2_ifu_mem_ctl.scala 622:22] - node _T_2634 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 623:51] - node _T_2635 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 623:68] - node bus_ifu_wr_en_ff_wo_err = and(_T_2634, _T_2635) @[el2_ifu_mem_ctl.scala 623:66] - reg ic_act_miss_f_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 624:61] - ic_act_miss_f_delayed <= ic_act_miss_f @[el2_ifu_mem_ctl.scala 624:61] - node _T_2636 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 625:66] - node _T_2637 = and(ic_act_miss_f_delayed, _T_2636) @[el2_ifu_mem_ctl.scala 625:53] - node _T_2638 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 625:86] - node _T_2639 = and(_T_2637, _T_2638) @[el2_ifu_mem_ctl.scala 625:84] - reset_tag_valid_for_miss <= _T_2639 @[el2_ifu_mem_ctl.scala 625:28] - node _T_2640 = orr(io.ifu_axi_rresp) @[el2_ifu_mem_ctl.scala 626:47] - node _T_2641 = and(_T_2640, ifu_bus_rvalid) @[el2_ifu_mem_ctl.scala 626:50] - node _T_2642 = and(_T_2641, miss_pending) @[el2_ifu_mem_ctl.scala 626:68] - bus_ifu_wr_data_error <= _T_2642 @[el2_ifu_mem_ctl.scala 626:25] - node _T_2643 = orr(ifu_bus_rresp_ff) @[el2_ifu_mem_ctl.scala 627:48] - node _T_2644 = and(_T_2643, ifu_bus_rvalid_ff) @[el2_ifu_mem_ctl.scala 627:52] - node _T_2645 = and(_T_2644, miss_pending) @[el2_ifu_mem_ctl.scala 627:73] - bus_ifu_wr_data_error_ff <= _T_2645 @[el2_ifu_mem_ctl.scala 627:28] + bus_cmd_beat_count <= _T_2671 @[el2_ifu_mem_ctl.scala 636:22] + node _T_2672 = eq(bus_data_beat_count, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 637:69] + node _T_2673 = andr(bus_data_beat_count) @[el2_ifu_mem_ctl.scala 637:101] + node _T_2674 = mux(uncacheable_miss_ff, _T_2672, _T_2673) @[el2_ifu_mem_ctl.scala 637:28] + bus_last_data_beat <= _T_2674 @[el2_ifu_mem_ctl.scala 637:22] + node _T_2675 = and(ifu_bus_rvalid, miss_pending) @[el2_ifu_mem_ctl.scala 638:35] + bus_ifu_wr_en <= _T_2675 @[el2_ifu_mem_ctl.scala 638:17] + node _T_2676 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 639:41] + bus_ifu_wr_en_ff <= _T_2676 @[el2_ifu_mem_ctl.scala 639:20] + node _T_2677 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 640:44] + node _T_2678 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 640:61] + node _T_2679 = and(_T_2677, _T_2678) @[el2_ifu_mem_ctl.scala 640:59] + node _T_2680 = orr(ifu_bus_rresp_ff) @[el2_ifu_mem_ctl.scala 640:103] + node _T_2681 = eq(_T_2680, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 640:84] + node _T_2682 = and(_T_2679, _T_2681) @[el2_ifu_mem_ctl.scala 640:82] + node _T_2683 = and(_T_2682, write_ic_16_bytes) @[el2_ifu_mem_ctl.scala 640:108] + bus_ifu_wr_en_ff_q <= _T_2683 @[el2_ifu_mem_ctl.scala 640:22] + node _T_2684 = and(ifu_bus_rvalid_ff, miss_pending) @[el2_ifu_mem_ctl.scala 641:51] + node _T_2685 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 641:68] + node bus_ifu_wr_en_ff_wo_err = and(_T_2684, _T_2685) @[el2_ifu_mem_ctl.scala 641:66] + reg ic_act_miss_f_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 642:61] + ic_act_miss_f_delayed <= ic_act_miss_f @[el2_ifu_mem_ctl.scala 642:61] + node _T_2686 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 643:66] + node _T_2687 = and(ic_act_miss_f_delayed, _T_2686) @[el2_ifu_mem_ctl.scala 643:53] + node _T_2688 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 643:86] + node _T_2689 = and(_T_2687, _T_2688) @[el2_ifu_mem_ctl.scala 643:84] + reset_tag_valid_for_miss <= _T_2689 @[el2_ifu_mem_ctl.scala 643:28] + node _T_2690 = orr(io.ifu_axi.r.bits.resp) @[el2_ifu_mem_ctl.scala 644:47] + node _T_2691 = and(_T_2690, ifu_bus_rvalid) @[el2_ifu_mem_ctl.scala 644:50] + node _T_2692 = and(_T_2691, miss_pending) @[el2_ifu_mem_ctl.scala 644:68] + bus_ifu_wr_data_error <= _T_2692 @[el2_ifu_mem_ctl.scala 644:25] + node _T_2693 = orr(ifu_bus_rresp_ff) @[el2_ifu_mem_ctl.scala 645:48] + node _T_2694 = and(_T_2693, ifu_bus_rvalid_ff) @[el2_ifu_mem_ctl.scala 645:52] + node _T_2695 = and(_T_2694, miss_pending) @[el2_ifu_mem_ctl.scala 645:73] + bus_ifu_wr_data_error_ff <= _T_2695 @[el2_ifu_mem_ctl.scala 645:28] wire ifc_dma_access_ok_d : UInt<1> ifc_dma_access_ok_d <= UInt<1>("h00") - reg ifc_dma_access_ok_prev : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 629:62] - ifc_dma_access_ok_prev <= ifc_dma_access_ok_d @[el2_ifu_mem_ctl.scala 629:62] - node _T_2646 = or(ic_crit_wd_rdy_new_in, ic_crit_wd_rdy_new_ff) @[el2_ifu_mem_ctl.scala 630:43] - ic_crit_wd_rdy <= _T_2646 @[el2_ifu_mem_ctl.scala 630:18] - node _T_2647 = and(bus_last_data_beat, bus_ifu_wr_en_ff) @[el2_ifu_mem_ctl.scala 631:35] - last_beat <= _T_2647 @[el2_ifu_mem_ctl.scala 631:13] - reset_beat_cnt <= bus_reset_data_beat_cnt @[el2_ifu_mem_ctl.scala 632:18] - node _T_2648 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 634:50] - node _T_2649 = and(io.ifc_dma_access_ok, _T_2648) @[el2_ifu_mem_ctl.scala 634:47] - node _T_2650 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 634:70] - node _T_2651 = and(_T_2649, _T_2650) @[el2_ifu_mem_ctl.scala 634:68] - ifc_dma_access_ok_d <= _T_2651 @[el2_ifu_mem_ctl.scala 634:23] - node _T_2652 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 635:54] - node _T_2653 = and(io.ifc_dma_access_ok, _T_2652) @[el2_ifu_mem_ctl.scala 635:51] - node _T_2654 = and(_T_2653, ifc_dma_access_ok_prev) @[el2_ifu_mem_ctl.scala 635:72] - node _T_2655 = eq(perr_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 635:111] - node _T_2656 = and(_T_2654, _T_2655) @[el2_ifu_mem_ctl.scala 635:97] - node _T_2657 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 635:129] - node ifc_dma_access_q_ok = and(_T_2656, _T_2657) @[el2_ifu_mem_ctl.scala 635:127] - io.iccm_ready <= ifc_dma_access_q_ok @[el2_ifu_mem_ctl.scala 636:17] - reg _T_2658 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 637:51] - _T_2658 <= io.dma_iccm_req @[el2_ifu_mem_ctl.scala 637:51] - dma_iccm_req_f <= _T_2658 @[el2_ifu_mem_ctl.scala 637:18] - node _T_2659 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 638:40] - node _T_2660 = and(_T_2659, io.dma_mem_write) @[el2_ifu_mem_ctl.scala 638:58] - node _T_2661 = or(_T_2660, iccm_correct_ecc) @[el2_ifu_mem_ctl.scala 638:79] - io.iccm_wren <= _T_2661 @[el2_ifu_mem_ctl.scala 638:16] - node _T_2662 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 639:40] - node _T_2663 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 639:60] - node _T_2664 = and(_T_2662, _T_2663) @[el2_ifu_mem_ctl.scala 639:58] - node _T_2665 = and(io.ifc_iccm_access_bf, io.ifc_fetch_req_bf) @[el2_ifu_mem_ctl.scala 639:104] - node _T_2666 = or(_T_2664, _T_2665) @[el2_ifu_mem_ctl.scala 639:79] - io.iccm_rden <= _T_2666 @[el2_ifu_mem_ctl.scala 639:16] - node _T_2667 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 640:43] - node _T_2668 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 640:63] - node iccm_dma_rden = and(_T_2667, _T_2668) @[el2_ifu_mem_ctl.scala 640:61] - node _T_2669 = bits(io.dma_iccm_req, 0, 0) @[Bitwise.scala 72:15] - node _T_2670 = mux(_T_2669, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2671 = and(_T_2670, io.dma_mem_sz) @[el2_ifu_mem_ctl.scala 641:47] - io.iccm_wr_size <= _T_2671 @[el2_ifu_mem_ctl.scala 641:19] - node _T_2672 = bits(io.dma_mem_wdata, 63, 32) @[el2_ifu_mem_ctl.scala 643:54] - node _T_2673 = bits(_T_2672, 0, 0) @[el2_lib.scala 259:58] - node _T_2674 = bits(_T_2672, 1, 1) @[el2_lib.scala 259:58] - node _T_2675 = bits(_T_2672, 3, 3) @[el2_lib.scala 259:58] - node _T_2676 = bits(_T_2672, 4, 4) @[el2_lib.scala 259:58] - node _T_2677 = bits(_T_2672, 6, 6) @[el2_lib.scala 259:58] - node _T_2678 = bits(_T_2672, 8, 8) @[el2_lib.scala 259:58] - node _T_2679 = bits(_T_2672, 10, 10) @[el2_lib.scala 259:58] - node _T_2680 = bits(_T_2672, 11, 11) @[el2_lib.scala 259:58] - node _T_2681 = bits(_T_2672, 13, 13) @[el2_lib.scala 259:58] - node _T_2682 = bits(_T_2672, 15, 15) @[el2_lib.scala 259:58] - node _T_2683 = bits(_T_2672, 17, 17) @[el2_lib.scala 259:58] - node _T_2684 = bits(_T_2672, 19, 19) @[el2_lib.scala 259:58] - node _T_2685 = bits(_T_2672, 21, 21) @[el2_lib.scala 259:58] - node _T_2686 = bits(_T_2672, 23, 23) @[el2_lib.scala 259:58] - node _T_2687 = bits(_T_2672, 25, 25) @[el2_lib.scala 259:58] - node _T_2688 = bits(_T_2672, 26, 26) @[el2_lib.scala 259:58] - node _T_2689 = bits(_T_2672, 28, 28) @[el2_lib.scala 259:58] - node _T_2690 = bits(_T_2672, 30, 30) @[el2_lib.scala 259:58] - node _T_2691 = xor(_T_2673, _T_2674) @[el2_lib.scala 259:74] - node _T_2692 = xor(_T_2691, _T_2675) @[el2_lib.scala 259:74] - node _T_2693 = xor(_T_2692, _T_2676) @[el2_lib.scala 259:74] - node _T_2694 = xor(_T_2693, _T_2677) @[el2_lib.scala 259:74] - node _T_2695 = xor(_T_2694, _T_2678) @[el2_lib.scala 259:74] - node _T_2696 = xor(_T_2695, _T_2679) @[el2_lib.scala 259:74] - node _T_2697 = xor(_T_2696, _T_2680) @[el2_lib.scala 259:74] - node _T_2698 = xor(_T_2697, _T_2681) @[el2_lib.scala 259:74] - node _T_2699 = xor(_T_2698, _T_2682) @[el2_lib.scala 259:74] - node _T_2700 = xor(_T_2699, _T_2683) @[el2_lib.scala 259:74] - node _T_2701 = xor(_T_2700, _T_2684) @[el2_lib.scala 259:74] - node _T_2702 = xor(_T_2701, _T_2685) @[el2_lib.scala 259:74] - node _T_2703 = xor(_T_2702, _T_2686) @[el2_lib.scala 259:74] - node _T_2704 = xor(_T_2703, _T_2687) @[el2_lib.scala 259:74] - node _T_2705 = xor(_T_2704, _T_2688) @[el2_lib.scala 259:74] - node _T_2706 = xor(_T_2705, _T_2689) @[el2_lib.scala 259:74] - node _T_2707 = xor(_T_2706, _T_2690) @[el2_lib.scala 259:74] - node _T_2708 = bits(_T_2672, 0, 0) @[el2_lib.scala 259:58] - node _T_2709 = bits(_T_2672, 2, 2) @[el2_lib.scala 259:58] - node _T_2710 = bits(_T_2672, 3, 3) @[el2_lib.scala 259:58] - node _T_2711 = bits(_T_2672, 5, 5) @[el2_lib.scala 259:58] - node _T_2712 = bits(_T_2672, 6, 6) @[el2_lib.scala 259:58] - node _T_2713 = bits(_T_2672, 9, 9) @[el2_lib.scala 259:58] - node _T_2714 = bits(_T_2672, 10, 10) @[el2_lib.scala 259:58] - node _T_2715 = bits(_T_2672, 12, 12) @[el2_lib.scala 259:58] - node _T_2716 = bits(_T_2672, 13, 13) @[el2_lib.scala 259:58] - node _T_2717 = bits(_T_2672, 16, 16) @[el2_lib.scala 259:58] - node _T_2718 = bits(_T_2672, 17, 17) @[el2_lib.scala 259:58] - node _T_2719 = bits(_T_2672, 20, 20) @[el2_lib.scala 259:58] - node _T_2720 = bits(_T_2672, 21, 21) @[el2_lib.scala 259:58] - node _T_2721 = bits(_T_2672, 24, 24) @[el2_lib.scala 259:58] - node _T_2722 = bits(_T_2672, 25, 25) @[el2_lib.scala 259:58] - node _T_2723 = bits(_T_2672, 27, 27) @[el2_lib.scala 259:58] - node _T_2724 = bits(_T_2672, 28, 28) @[el2_lib.scala 259:58] - node _T_2725 = bits(_T_2672, 31, 31) @[el2_lib.scala 259:58] - node _T_2726 = xor(_T_2708, _T_2709) @[el2_lib.scala 259:74] - node _T_2727 = xor(_T_2726, _T_2710) @[el2_lib.scala 259:74] - node _T_2728 = xor(_T_2727, _T_2711) @[el2_lib.scala 259:74] - node _T_2729 = xor(_T_2728, _T_2712) @[el2_lib.scala 259:74] - node _T_2730 = xor(_T_2729, _T_2713) @[el2_lib.scala 259:74] - node _T_2731 = xor(_T_2730, _T_2714) @[el2_lib.scala 259:74] - node _T_2732 = xor(_T_2731, _T_2715) @[el2_lib.scala 259:74] - node _T_2733 = xor(_T_2732, _T_2716) @[el2_lib.scala 259:74] - node _T_2734 = xor(_T_2733, _T_2717) @[el2_lib.scala 259:74] - node _T_2735 = xor(_T_2734, _T_2718) @[el2_lib.scala 259:74] - node _T_2736 = xor(_T_2735, _T_2719) @[el2_lib.scala 259:74] - node _T_2737 = xor(_T_2736, _T_2720) @[el2_lib.scala 259:74] - node _T_2738 = xor(_T_2737, _T_2721) @[el2_lib.scala 259:74] - node _T_2739 = xor(_T_2738, _T_2722) @[el2_lib.scala 259:74] - node _T_2740 = xor(_T_2739, _T_2723) @[el2_lib.scala 259:74] - node _T_2741 = xor(_T_2740, _T_2724) @[el2_lib.scala 259:74] + reg ifc_dma_access_ok_prev : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 647:62] + ifc_dma_access_ok_prev <= ifc_dma_access_ok_d @[el2_ifu_mem_ctl.scala 647:62] + node _T_2696 = or(ic_crit_wd_rdy_new_in, ic_crit_wd_rdy_new_ff) @[el2_ifu_mem_ctl.scala 648:43] + ic_crit_wd_rdy <= _T_2696 @[el2_ifu_mem_ctl.scala 648:18] + node _T_2697 = and(bus_last_data_beat, bus_ifu_wr_en_ff) @[el2_ifu_mem_ctl.scala 649:35] + last_beat <= _T_2697 @[el2_ifu_mem_ctl.scala 649:13] + reset_beat_cnt <= bus_reset_data_beat_cnt @[el2_ifu_mem_ctl.scala 650:18] + node _T_2698 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 652:50] + node _T_2699 = and(io.ifc_dma_access_ok, _T_2698) @[el2_ifu_mem_ctl.scala 652:47] + node _T_2700 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 652:70] + node _T_2701 = and(_T_2699, _T_2700) @[el2_ifu_mem_ctl.scala 652:68] + ifc_dma_access_ok_d <= _T_2701 @[el2_ifu_mem_ctl.scala 652:23] + node _T_2702 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 653:54] + node _T_2703 = and(io.ifc_dma_access_ok, _T_2702) @[el2_ifu_mem_ctl.scala 653:51] + node _T_2704 = and(_T_2703, ifc_dma_access_ok_prev) @[el2_ifu_mem_ctl.scala 653:72] + node _T_2705 = eq(perr_state, UInt<3>("h00")) @[el2_ifu_mem_ctl.scala 653:111] + node _T_2706 = and(_T_2704, _T_2705) @[el2_ifu_mem_ctl.scala 653:97] + node _T_2707 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 653:129] + node ifc_dma_access_q_ok = and(_T_2706, _T_2707) @[el2_ifu_mem_ctl.scala 653:127] + io.iccm_ready <= ifc_dma_access_q_ok @[el2_ifu_mem_ctl.scala 654:17] + reg _T_2708 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 655:51] + _T_2708 <= io.dma_iccm_req @[el2_ifu_mem_ctl.scala 655:51] + dma_iccm_req_f <= _T_2708 @[el2_ifu_mem_ctl.scala 655:18] + node _T_2709 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 656:40] + node _T_2710 = and(_T_2709, io.dma_mem_write) @[el2_ifu_mem_ctl.scala 656:58] + node _T_2711 = or(_T_2710, iccm_correct_ecc) @[el2_ifu_mem_ctl.scala 656:79] + io.iccm_wren <= _T_2711 @[el2_ifu_mem_ctl.scala 656:16] + node _T_2712 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 657:40] + node _T_2713 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 657:60] + node _T_2714 = and(_T_2712, _T_2713) @[el2_ifu_mem_ctl.scala 657:58] + node _T_2715 = and(io.ifc_iccm_access_bf, io.ifc_fetch_req_bf) @[el2_ifu_mem_ctl.scala 657:104] + node _T_2716 = or(_T_2714, _T_2715) @[el2_ifu_mem_ctl.scala 657:79] + io.iccm_rden <= _T_2716 @[el2_ifu_mem_ctl.scala 657:16] + node _T_2717 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 658:43] + node _T_2718 = eq(io.dma_mem_write, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 658:63] + node iccm_dma_rden = and(_T_2717, _T_2718) @[el2_ifu_mem_ctl.scala 658:61] + node _T_2719 = bits(io.dma_iccm_req, 0, 0) @[Bitwise.scala 72:15] + node _T_2720 = mux(_T_2719, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_2721 = and(_T_2720, io.dma_mem_sz) @[el2_ifu_mem_ctl.scala 659:47] + io.iccm_wr_size <= _T_2721 @[el2_ifu_mem_ctl.scala 659:19] + node _T_2722 = bits(io.dma_mem_wdata, 63, 32) @[el2_ifu_mem_ctl.scala 661:54] + node _T_2723 = bits(_T_2722, 0, 0) @[el2_lib.scala 259:58] + node _T_2724 = bits(_T_2722, 1, 1) @[el2_lib.scala 259:58] + node _T_2725 = bits(_T_2722, 3, 3) @[el2_lib.scala 259:58] + node _T_2726 = bits(_T_2722, 4, 4) @[el2_lib.scala 259:58] + node _T_2727 = bits(_T_2722, 6, 6) @[el2_lib.scala 259:58] + node _T_2728 = bits(_T_2722, 8, 8) @[el2_lib.scala 259:58] + node _T_2729 = bits(_T_2722, 10, 10) @[el2_lib.scala 259:58] + node _T_2730 = bits(_T_2722, 11, 11) @[el2_lib.scala 259:58] + node _T_2731 = bits(_T_2722, 13, 13) @[el2_lib.scala 259:58] + node _T_2732 = bits(_T_2722, 15, 15) @[el2_lib.scala 259:58] + node _T_2733 = bits(_T_2722, 17, 17) @[el2_lib.scala 259:58] + node _T_2734 = bits(_T_2722, 19, 19) @[el2_lib.scala 259:58] + node _T_2735 = bits(_T_2722, 21, 21) @[el2_lib.scala 259:58] + node _T_2736 = bits(_T_2722, 23, 23) @[el2_lib.scala 259:58] + node _T_2737 = bits(_T_2722, 25, 25) @[el2_lib.scala 259:58] + node _T_2738 = bits(_T_2722, 26, 26) @[el2_lib.scala 259:58] + node _T_2739 = bits(_T_2722, 28, 28) @[el2_lib.scala 259:58] + node _T_2740 = bits(_T_2722, 30, 30) @[el2_lib.scala 259:58] + node _T_2741 = xor(_T_2723, _T_2724) @[el2_lib.scala 259:74] node _T_2742 = xor(_T_2741, _T_2725) @[el2_lib.scala 259:74] - node _T_2743 = bits(_T_2672, 1, 1) @[el2_lib.scala 259:58] - node _T_2744 = bits(_T_2672, 2, 2) @[el2_lib.scala 259:58] - node _T_2745 = bits(_T_2672, 3, 3) @[el2_lib.scala 259:58] - node _T_2746 = bits(_T_2672, 7, 7) @[el2_lib.scala 259:58] - node _T_2747 = bits(_T_2672, 8, 8) @[el2_lib.scala 259:58] - node _T_2748 = bits(_T_2672, 9, 9) @[el2_lib.scala 259:58] - node _T_2749 = bits(_T_2672, 10, 10) @[el2_lib.scala 259:58] - node _T_2750 = bits(_T_2672, 14, 14) @[el2_lib.scala 259:58] - node _T_2751 = bits(_T_2672, 15, 15) @[el2_lib.scala 259:58] - node _T_2752 = bits(_T_2672, 16, 16) @[el2_lib.scala 259:58] - node _T_2753 = bits(_T_2672, 17, 17) @[el2_lib.scala 259:58] - node _T_2754 = bits(_T_2672, 22, 22) @[el2_lib.scala 259:58] - node _T_2755 = bits(_T_2672, 23, 23) @[el2_lib.scala 259:58] - node _T_2756 = bits(_T_2672, 24, 24) @[el2_lib.scala 259:58] - node _T_2757 = bits(_T_2672, 25, 25) @[el2_lib.scala 259:58] - node _T_2758 = bits(_T_2672, 29, 29) @[el2_lib.scala 259:58] - node _T_2759 = bits(_T_2672, 30, 30) @[el2_lib.scala 259:58] - node _T_2760 = bits(_T_2672, 31, 31) @[el2_lib.scala 259:58] - node _T_2761 = xor(_T_2743, _T_2744) @[el2_lib.scala 259:74] - node _T_2762 = xor(_T_2761, _T_2745) @[el2_lib.scala 259:74] - node _T_2763 = xor(_T_2762, _T_2746) @[el2_lib.scala 259:74] - node _T_2764 = xor(_T_2763, _T_2747) @[el2_lib.scala 259:74] - node _T_2765 = xor(_T_2764, _T_2748) @[el2_lib.scala 259:74] - node _T_2766 = xor(_T_2765, _T_2749) @[el2_lib.scala 259:74] - node _T_2767 = xor(_T_2766, _T_2750) @[el2_lib.scala 259:74] - node _T_2768 = xor(_T_2767, _T_2751) @[el2_lib.scala 259:74] - node _T_2769 = xor(_T_2768, _T_2752) @[el2_lib.scala 259:74] - node _T_2770 = xor(_T_2769, _T_2753) @[el2_lib.scala 259:74] - node _T_2771 = xor(_T_2770, _T_2754) @[el2_lib.scala 259:74] - node _T_2772 = xor(_T_2771, _T_2755) @[el2_lib.scala 259:74] - node _T_2773 = xor(_T_2772, _T_2756) @[el2_lib.scala 259:74] - node _T_2774 = xor(_T_2773, _T_2757) @[el2_lib.scala 259:74] - node _T_2775 = xor(_T_2774, _T_2758) @[el2_lib.scala 259:74] - node _T_2776 = xor(_T_2775, _T_2759) @[el2_lib.scala 259:74] + node _T_2743 = xor(_T_2742, _T_2726) @[el2_lib.scala 259:74] + node _T_2744 = xor(_T_2743, _T_2727) @[el2_lib.scala 259:74] + node _T_2745 = xor(_T_2744, _T_2728) @[el2_lib.scala 259:74] + node _T_2746 = xor(_T_2745, _T_2729) @[el2_lib.scala 259:74] + node _T_2747 = xor(_T_2746, _T_2730) @[el2_lib.scala 259:74] + node _T_2748 = xor(_T_2747, _T_2731) @[el2_lib.scala 259:74] + node _T_2749 = xor(_T_2748, _T_2732) @[el2_lib.scala 259:74] + node _T_2750 = xor(_T_2749, _T_2733) @[el2_lib.scala 259:74] + node _T_2751 = xor(_T_2750, _T_2734) @[el2_lib.scala 259:74] + node _T_2752 = xor(_T_2751, _T_2735) @[el2_lib.scala 259:74] + node _T_2753 = xor(_T_2752, _T_2736) @[el2_lib.scala 259:74] + node _T_2754 = xor(_T_2753, _T_2737) @[el2_lib.scala 259:74] + node _T_2755 = xor(_T_2754, _T_2738) @[el2_lib.scala 259:74] + node _T_2756 = xor(_T_2755, _T_2739) @[el2_lib.scala 259:74] + node _T_2757 = xor(_T_2756, _T_2740) @[el2_lib.scala 259:74] + node _T_2758 = bits(_T_2722, 0, 0) @[el2_lib.scala 259:58] + node _T_2759 = bits(_T_2722, 2, 2) @[el2_lib.scala 259:58] + node _T_2760 = bits(_T_2722, 3, 3) @[el2_lib.scala 259:58] + node _T_2761 = bits(_T_2722, 5, 5) @[el2_lib.scala 259:58] + node _T_2762 = bits(_T_2722, 6, 6) @[el2_lib.scala 259:58] + node _T_2763 = bits(_T_2722, 9, 9) @[el2_lib.scala 259:58] + node _T_2764 = bits(_T_2722, 10, 10) @[el2_lib.scala 259:58] + node _T_2765 = bits(_T_2722, 12, 12) @[el2_lib.scala 259:58] + node _T_2766 = bits(_T_2722, 13, 13) @[el2_lib.scala 259:58] + node _T_2767 = bits(_T_2722, 16, 16) @[el2_lib.scala 259:58] + node _T_2768 = bits(_T_2722, 17, 17) @[el2_lib.scala 259:58] + node _T_2769 = bits(_T_2722, 20, 20) @[el2_lib.scala 259:58] + node _T_2770 = bits(_T_2722, 21, 21) @[el2_lib.scala 259:58] + node _T_2771 = bits(_T_2722, 24, 24) @[el2_lib.scala 259:58] + node _T_2772 = bits(_T_2722, 25, 25) @[el2_lib.scala 259:58] + node _T_2773 = bits(_T_2722, 27, 27) @[el2_lib.scala 259:58] + node _T_2774 = bits(_T_2722, 28, 28) @[el2_lib.scala 259:58] + node _T_2775 = bits(_T_2722, 31, 31) @[el2_lib.scala 259:58] + node _T_2776 = xor(_T_2758, _T_2759) @[el2_lib.scala 259:74] node _T_2777 = xor(_T_2776, _T_2760) @[el2_lib.scala 259:74] - node _T_2778 = bits(_T_2672, 4, 4) @[el2_lib.scala 259:58] - node _T_2779 = bits(_T_2672, 5, 5) @[el2_lib.scala 259:58] - node _T_2780 = bits(_T_2672, 6, 6) @[el2_lib.scala 259:58] - node _T_2781 = bits(_T_2672, 7, 7) @[el2_lib.scala 259:58] - node _T_2782 = bits(_T_2672, 8, 8) @[el2_lib.scala 259:58] - node _T_2783 = bits(_T_2672, 9, 9) @[el2_lib.scala 259:58] - node _T_2784 = bits(_T_2672, 10, 10) @[el2_lib.scala 259:58] - node _T_2785 = bits(_T_2672, 18, 18) @[el2_lib.scala 259:58] - node _T_2786 = bits(_T_2672, 19, 19) @[el2_lib.scala 259:58] - node _T_2787 = bits(_T_2672, 20, 20) @[el2_lib.scala 259:58] - node _T_2788 = bits(_T_2672, 21, 21) @[el2_lib.scala 259:58] - node _T_2789 = bits(_T_2672, 22, 22) @[el2_lib.scala 259:58] - node _T_2790 = bits(_T_2672, 23, 23) @[el2_lib.scala 259:58] - node _T_2791 = bits(_T_2672, 24, 24) @[el2_lib.scala 259:58] - node _T_2792 = bits(_T_2672, 25, 25) @[el2_lib.scala 259:58] - node _T_2793 = xor(_T_2778, _T_2779) @[el2_lib.scala 259:74] - node _T_2794 = xor(_T_2793, _T_2780) @[el2_lib.scala 259:74] - node _T_2795 = xor(_T_2794, _T_2781) @[el2_lib.scala 259:74] - node _T_2796 = xor(_T_2795, _T_2782) @[el2_lib.scala 259:74] - node _T_2797 = xor(_T_2796, _T_2783) @[el2_lib.scala 259:74] - node _T_2798 = xor(_T_2797, _T_2784) @[el2_lib.scala 259:74] - node _T_2799 = xor(_T_2798, _T_2785) @[el2_lib.scala 259:74] - node _T_2800 = xor(_T_2799, _T_2786) @[el2_lib.scala 259:74] - node _T_2801 = xor(_T_2800, _T_2787) @[el2_lib.scala 259:74] - node _T_2802 = xor(_T_2801, _T_2788) @[el2_lib.scala 259:74] - node _T_2803 = xor(_T_2802, _T_2789) @[el2_lib.scala 259:74] - node _T_2804 = xor(_T_2803, _T_2790) @[el2_lib.scala 259:74] - node _T_2805 = xor(_T_2804, _T_2791) @[el2_lib.scala 259:74] - node _T_2806 = xor(_T_2805, _T_2792) @[el2_lib.scala 259:74] - node _T_2807 = bits(_T_2672, 11, 11) @[el2_lib.scala 259:58] - node _T_2808 = bits(_T_2672, 12, 12) @[el2_lib.scala 259:58] - node _T_2809 = bits(_T_2672, 13, 13) @[el2_lib.scala 259:58] - node _T_2810 = bits(_T_2672, 14, 14) @[el2_lib.scala 259:58] - node _T_2811 = bits(_T_2672, 15, 15) @[el2_lib.scala 259:58] - node _T_2812 = bits(_T_2672, 16, 16) @[el2_lib.scala 259:58] - node _T_2813 = bits(_T_2672, 17, 17) @[el2_lib.scala 259:58] - node _T_2814 = bits(_T_2672, 18, 18) @[el2_lib.scala 259:58] - node _T_2815 = bits(_T_2672, 19, 19) @[el2_lib.scala 259:58] - node _T_2816 = bits(_T_2672, 20, 20) @[el2_lib.scala 259:58] - node _T_2817 = bits(_T_2672, 21, 21) @[el2_lib.scala 259:58] - node _T_2818 = bits(_T_2672, 22, 22) @[el2_lib.scala 259:58] - node _T_2819 = bits(_T_2672, 23, 23) @[el2_lib.scala 259:58] - node _T_2820 = bits(_T_2672, 24, 24) @[el2_lib.scala 259:58] - node _T_2821 = bits(_T_2672, 25, 25) @[el2_lib.scala 259:58] - node _T_2822 = xor(_T_2807, _T_2808) @[el2_lib.scala 259:74] - node _T_2823 = xor(_T_2822, _T_2809) @[el2_lib.scala 259:74] - node _T_2824 = xor(_T_2823, _T_2810) @[el2_lib.scala 259:74] - node _T_2825 = xor(_T_2824, _T_2811) @[el2_lib.scala 259:74] - node _T_2826 = xor(_T_2825, _T_2812) @[el2_lib.scala 259:74] - node _T_2827 = xor(_T_2826, _T_2813) @[el2_lib.scala 259:74] - node _T_2828 = xor(_T_2827, _T_2814) @[el2_lib.scala 259:74] - node _T_2829 = xor(_T_2828, _T_2815) @[el2_lib.scala 259:74] - node _T_2830 = xor(_T_2829, _T_2816) @[el2_lib.scala 259:74] - node _T_2831 = xor(_T_2830, _T_2817) @[el2_lib.scala 259:74] - node _T_2832 = xor(_T_2831, _T_2818) @[el2_lib.scala 259:74] - node _T_2833 = xor(_T_2832, _T_2819) @[el2_lib.scala 259:74] - node _T_2834 = xor(_T_2833, _T_2820) @[el2_lib.scala 259:74] - node _T_2835 = xor(_T_2834, _T_2821) @[el2_lib.scala 259:74] - node _T_2836 = bits(_T_2672, 26, 26) @[el2_lib.scala 259:58] - node _T_2837 = bits(_T_2672, 27, 27) @[el2_lib.scala 259:58] - node _T_2838 = bits(_T_2672, 28, 28) @[el2_lib.scala 259:58] - node _T_2839 = bits(_T_2672, 29, 29) @[el2_lib.scala 259:58] - node _T_2840 = bits(_T_2672, 30, 30) @[el2_lib.scala 259:58] - node _T_2841 = bits(_T_2672, 31, 31) @[el2_lib.scala 259:58] - node _T_2842 = xor(_T_2836, _T_2837) @[el2_lib.scala 259:74] - node _T_2843 = xor(_T_2842, _T_2838) @[el2_lib.scala 259:74] - node _T_2844 = xor(_T_2843, _T_2839) @[el2_lib.scala 259:74] - node _T_2845 = xor(_T_2844, _T_2840) @[el2_lib.scala 259:74] - node _T_2846 = xor(_T_2845, _T_2841) @[el2_lib.scala 259:74] - node _T_2847 = cat(_T_2777, _T_2742) @[Cat.scala 29:58] - node _T_2848 = cat(_T_2847, _T_2707) @[Cat.scala 29:58] - node _T_2849 = cat(_T_2846, _T_2835) @[Cat.scala 29:58] - node _T_2850 = cat(_T_2849, _T_2806) @[Cat.scala 29:58] - node _T_2851 = cat(_T_2850, _T_2848) @[Cat.scala 29:58] - node _T_2852 = xorr(_T_2672) @[el2_lib.scala 267:13] - node _T_2853 = xorr(_T_2851) @[el2_lib.scala 267:23] - node _T_2854 = xor(_T_2852, _T_2853) @[el2_lib.scala 267:18] - node _T_2855 = cat(_T_2854, _T_2851) @[Cat.scala 29:58] - node _T_2856 = bits(io.dma_mem_wdata, 31, 0) @[el2_ifu_mem_ctl.scala 643:93] - node _T_2857 = bits(_T_2856, 0, 0) @[el2_lib.scala 259:58] - node _T_2858 = bits(_T_2856, 1, 1) @[el2_lib.scala 259:58] - node _T_2859 = bits(_T_2856, 3, 3) @[el2_lib.scala 259:58] - node _T_2860 = bits(_T_2856, 4, 4) @[el2_lib.scala 259:58] - node _T_2861 = bits(_T_2856, 6, 6) @[el2_lib.scala 259:58] - node _T_2862 = bits(_T_2856, 8, 8) @[el2_lib.scala 259:58] - node _T_2863 = bits(_T_2856, 10, 10) @[el2_lib.scala 259:58] - node _T_2864 = bits(_T_2856, 11, 11) @[el2_lib.scala 259:58] - node _T_2865 = bits(_T_2856, 13, 13) @[el2_lib.scala 259:58] - node _T_2866 = bits(_T_2856, 15, 15) @[el2_lib.scala 259:58] - node _T_2867 = bits(_T_2856, 17, 17) @[el2_lib.scala 259:58] - node _T_2868 = bits(_T_2856, 19, 19) @[el2_lib.scala 259:58] - node _T_2869 = bits(_T_2856, 21, 21) @[el2_lib.scala 259:58] - node _T_2870 = bits(_T_2856, 23, 23) @[el2_lib.scala 259:58] - node _T_2871 = bits(_T_2856, 25, 25) @[el2_lib.scala 259:58] - node _T_2872 = bits(_T_2856, 26, 26) @[el2_lib.scala 259:58] - node _T_2873 = bits(_T_2856, 28, 28) @[el2_lib.scala 259:58] - node _T_2874 = bits(_T_2856, 30, 30) @[el2_lib.scala 259:58] - node _T_2875 = xor(_T_2857, _T_2858) @[el2_lib.scala 259:74] - node _T_2876 = xor(_T_2875, _T_2859) @[el2_lib.scala 259:74] - node _T_2877 = xor(_T_2876, _T_2860) @[el2_lib.scala 259:74] - node _T_2878 = xor(_T_2877, _T_2861) @[el2_lib.scala 259:74] - node _T_2879 = xor(_T_2878, _T_2862) @[el2_lib.scala 259:74] - node _T_2880 = xor(_T_2879, _T_2863) @[el2_lib.scala 259:74] - node _T_2881 = xor(_T_2880, _T_2864) @[el2_lib.scala 259:74] - node _T_2882 = xor(_T_2881, _T_2865) @[el2_lib.scala 259:74] - node _T_2883 = xor(_T_2882, _T_2866) @[el2_lib.scala 259:74] - node _T_2884 = xor(_T_2883, _T_2867) @[el2_lib.scala 259:74] - node _T_2885 = xor(_T_2884, _T_2868) @[el2_lib.scala 259:74] - node _T_2886 = xor(_T_2885, _T_2869) @[el2_lib.scala 259:74] - node _T_2887 = xor(_T_2886, _T_2870) @[el2_lib.scala 259:74] - node _T_2888 = xor(_T_2887, _T_2871) @[el2_lib.scala 259:74] - node _T_2889 = xor(_T_2888, _T_2872) @[el2_lib.scala 259:74] - node _T_2890 = xor(_T_2889, _T_2873) @[el2_lib.scala 259:74] - node _T_2891 = xor(_T_2890, _T_2874) @[el2_lib.scala 259:74] - node _T_2892 = bits(_T_2856, 0, 0) @[el2_lib.scala 259:58] - node _T_2893 = bits(_T_2856, 2, 2) @[el2_lib.scala 259:58] - node _T_2894 = bits(_T_2856, 3, 3) @[el2_lib.scala 259:58] - node _T_2895 = bits(_T_2856, 5, 5) @[el2_lib.scala 259:58] - node _T_2896 = bits(_T_2856, 6, 6) @[el2_lib.scala 259:58] - node _T_2897 = bits(_T_2856, 9, 9) @[el2_lib.scala 259:58] - node _T_2898 = bits(_T_2856, 10, 10) @[el2_lib.scala 259:58] - node _T_2899 = bits(_T_2856, 12, 12) @[el2_lib.scala 259:58] - node _T_2900 = bits(_T_2856, 13, 13) @[el2_lib.scala 259:58] - node _T_2901 = bits(_T_2856, 16, 16) @[el2_lib.scala 259:58] - node _T_2902 = bits(_T_2856, 17, 17) @[el2_lib.scala 259:58] - node _T_2903 = bits(_T_2856, 20, 20) @[el2_lib.scala 259:58] - node _T_2904 = bits(_T_2856, 21, 21) @[el2_lib.scala 259:58] - node _T_2905 = bits(_T_2856, 24, 24) @[el2_lib.scala 259:58] - node _T_2906 = bits(_T_2856, 25, 25) @[el2_lib.scala 259:58] - node _T_2907 = bits(_T_2856, 27, 27) @[el2_lib.scala 259:58] - node _T_2908 = bits(_T_2856, 28, 28) @[el2_lib.scala 259:58] - node _T_2909 = bits(_T_2856, 31, 31) @[el2_lib.scala 259:58] - node _T_2910 = xor(_T_2892, _T_2893) @[el2_lib.scala 259:74] - node _T_2911 = xor(_T_2910, _T_2894) @[el2_lib.scala 259:74] - node _T_2912 = xor(_T_2911, _T_2895) @[el2_lib.scala 259:74] - node _T_2913 = xor(_T_2912, _T_2896) @[el2_lib.scala 259:74] - node _T_2914 = xor(_T_2913, _T_2897) @[el2_lib.scala 259:74] - node _T_2915 = xor(_T_2914, _T_2898) @[el2_lib.scala 259:74] - node _T_2916 = xor(_T_2915, _T_2899) @[el2_lib.scala 259:74] - node _T_2917 = xor(_T_2916, _T_2900) @[el2_lib.scala 259:74] - node _T_2918 = xor(_T_2917, _T_2901) @[el2_lib.scala 259:74] - node _T_2919 = xor(_T_2918, _T_2902) @[el2_lib.scala 259:74] - node _T_2920 = xor(_T_2919, _T_2903) @[el2_lib.scala 259:74] - node _T_2921 = xor(_T_2920, _T_2904) @[el2_lib.scala 259:74] - node _T_2922 = xor(_T_2921, _T_2905) @[el2_lib.scala 259:74] - node _T_2923 = xor(_T_2922, _T_2906) @[el2_lib.scala 259:74] - node _T_2924 = xor(_T_2923, _T_2907) @[el2_lib.scala 259:74] - node _T_2925 = xor(_T_2924, _T_2908) @[el2_lib.scala 259:74] + node _T_2778 = xor(_T_2777, _T_2761) @[el2_lib.scala 259:74] + node _T_2779 = xor(_T_2778, _T_2762) @[el2_lib.scala 259:74] + node _T_2780 = xor(_T_2779, _T_2763) @[el2_lib.scala 259:74] + node _T_2781 = xor(_T_2780, _T_2764) @[el2_lib.scala 259:74] + node _T_2782 = xor(_T_2781, _T_2765) @[el2_lib.scala 259:74] + node _T_2783 = xor(_T_2782, _T_2766) @[el2_lib.scala 259:74] + node _T_2784 = xor(_T_2783, _T_2767) @[el2_lib.scala 259:74] + node _T_2785 = xor(_T_2784, _T_2768) @[el2_lib.scala 259:74] + node _T_2786 = xor(_T_2785, _T_2769) @[el2_lib.scala 259:74] + node _T_2787 = xor(_T_2786, _T_2770) @[el2_lib.scala 259:74] + node _T_2788 = xor(_T_2787, _T_2771) @[el2_lib.scala 259:74] + node _T_2789 = xor(_T_2788, _T_2772) @[el2_lib.scala 259:74] + node _T_2790 = xor(_T_2789, _T_2773) @[el2_lib.scala 259:74] + node _T_2791 = xor(_T_2790, _T_2774) @[el2_lib.scala 259:74] + node _T_2792 = xor(_T_2791, _T_2775) @[el2_lib.scala 259:74] + node _T_2793 = bits(_T_2722, 1, 1) @[el2_lib.scala 259:58] + node _T_2794 = bits(_T_2722, 2, 2) @[el2_lib.scala 259:58] + node _T_2795 = bits(_T_2722, 3, 3) @[el2_lib.scala 259:58] + node _T_2796 = bits(_T_2722, 7, 7) @[el2_lib.scala 259:58] + node _T_2797 = bits(_T_2722, 8, 8) @[el2_lib.scala 259:58] + node _T_2798 = bits(_T_2722, 9, 9) @[el2_lib.scala 259:58] + node _T_2799 = bits(_T_2722, 10, 10) @[el2_lib.scala 259:58] + node _T_2800 = bits(_T_2722, 14, 14) @[el2_lib.scala 259:58] + node _T_2801 = bits(_T_2722, 15, 15) @[el2_lib.scala 259:58] + node _T_2802 = bits(_T_2722, 16, 16) @[el2_lib.scala 259:58] + node _T_2803 = bits(_T_2722, 17, 17) @[el2_lib.scala 259:58] + node _T_2804 = bits(_T_2722, 22, 22) @[el2_lib.scala 259:58] + node _T_2805 = bits(_T_2722, 23, 23) @[el2_lib.scala 259:58] + node _T_2806 = bits(_T_2722, 24, 24) @[el2_lib.scala 259:58] + node _T_2807 = bits(_T_2722, 25, 25) @[el2_lib.scala 259:58] + node _T_2808 = bits(_T_2722, 29, 29) @[el2_lib.scala 259:58] + node _T_2809 = bits(_T_2722, 30, 30) @[el2_lib.scala 259:58] + node _T_2810 = bits(_T_2722, 31, 31) @[el2_lib.scala 259:58] + node _T_2811 = xor(_T_2793, _T_2794) @[el2_lib.scala 259:74] + node _T_2812 = xor(_T_2811, _T_2795) @[el2_lib.scala 259:74] + node _T_2813 = xor(_T_2812, _T_2796) @[el2_lib.scala 259:74] + node _T_2814 = xor(_T_2813, _T_2797) @[el2_lib.scala 259:74] + node _T_2815 = xor(_T_2814, _T_2798) @[el2_lib.scala 259:74] + node _T_2816 = xor(_T_2815, _T_2799) @[el2_lib.scala 259:74] + node _T_2817 = xor(_T_2816, _T_2800) @[el2_lib.scala 259:74] + node _T_2818 = xor(_T_2817, _T_2801) @[el2_lib.scala 259:74] + node _T_2819 = xor(_T_2818, _T_2802) @[el2_lib.scala 259:74] + node _T_2820 = xor(_T_2819, _T_2803) @[el2_lib.scala 259:74] + node _T_2821 = xor(_T_2820, _T_2804) @[el2_lib.scala 259:74] + node _T_2822 = xor(_T_2821, _T_2805) @[el2_lib.scala 259:74] + node _T_2823 = xor(_T_2822, _T_2806) @[el2_lib.scala 259:74] + node _T_2824 = xor(_T_2823, _T_2807) @[el2_lib.scala 259:74] + node _T_2825 = xor(_T_2824, _T_2808) @[el2_lib.scala 259:74] + node _T_2826 = xor(_T_2825, _T_2809) @[el2_lib.scala 259:74] + node _T_2827 = xor(_T_2826, _T_2810) @[el2_lib.scala 259:74] + node _T_2828 = bits(_T_2722, 4, 4) @[el2_lib.scala 259:58] + node _T_2829 = bits(_T_2722, 5, 5) @[el2_lib.scala 259:58] + node _T_2830 = bits(_T_2722, 6, 6) @[el2_lib.scala 259:58] + node _T_2831 = bits(_T_2722, 7, 7) @[el2_lib.scala 259:58] + node _T_2832 = bits(_T_2722, 8, 8) @[el2_lib.scala 259:58] + node _T_2833 = bits(_T_2722, 9, 9) @[el2_lib.scala 259:58] + node _T_2834 = bits(_T_2722, 10, 10) @[el2_lib.scala 259:58] + node _T_2835 = bits(_T_2722, 18, 18) @[el2_lib.scala 259:58] + node _T_2836 = bits(_T_2722, 19, 19) @[el2_lib.scala 259:58] + node _T_2837 = bits(_T_2722, 20, 20) @[el2_lib.scala 259:58] + node _T_2838 = bits(_T_2722, 21, 21) @[el2_lib.scala 259:58] + node _T_2839 = bits(_T_2722, 22, 22) @[el2_lib.scala 259:58] + node _T_2840 = bits(_T_2722, 23, 23) @[el2_lib.scala 259:58] + node _T_2841 = bits(_T_2722, 24, 24) @[el2_lib.scala 259:58] + node _T_2842 = bits(_T_2722, 25, 25) @[el2_lib.scala 259:58] + node _T_2843 = xor(_T_2828, _T_2829) @[el2_lib.scala 259:74] + node _T_2844 = xor(_T_2843, _T_2830) @[el2_lib.scala 259:74] + node _T_2845 = xor(_T_2844, _T_2831) @[el2_lib.scala 259:74] + node _T_2846 = xor(_T_2845, _T_2832) @[el2_lib.scala 259:74] + node _T_2847 = xor(_T_2846, _T_2833) @[el2_lib.scala 259:74] + node _T_2848 = xor(_T_2847, _T_2834) @[el2_lib.scala 259:74] + node _T_2849 = xor(_T_2848, _T_2835) @[el2_lib.scala 259:74] + node _T_2850 = xor(_T_2849, _T_2836) @[el2_lib.scala 259:74] + node _T_2851 = xor(_T_2850, _T_2837) @[el2_lib.scala 259:74] + node _T_2852 = xor(_T_2851, _T_2838) @[el2_lib.scala 259:74] + node _T_2853 = xor(_T_2852, _T_2839) @[el2_lib.scala 259:74] + node _T_2854 = xor(_T_2853, _T_2840) @[el2_lib.scala 259:74] + node _T_2855 = xor(_T_2854, _T_2841) @[el2_lib.scala 259:74] + node _T_2856 = xor(_T_2855, _T_2842) @[el2_lib.scala 259:74] + node _T_2857 = bits(_T_2722, 11, 11) @[el2_lib.scala 259:58] + node _T_2858 = bits(_T_2722, 12, 12) @[el2_lib.scala 259:58] + node _T_2859 = bits(_T_2722, 13, 13) @[el2_lib.scala 259:58] + node _T_2860 = bits(_T_2722, 14, 14) @[el2_lib.scala 259:58] + node _T_2861 = bits(_T_2722, 15, 15) @[el2_lib.scala 259:58] + node _T_2862 = bits(_T_2722, 16, 16) @[el2_lib.scala 259:58] + node _T_2863 = bits(_T_2722, 17, 17) @[el2_lib.scala 259:58] + node _T_2864 = bits(_T_2722, 18, 18) @[el2_lib.scala 259:58] + node _T_2865 = bits(_T_2722, 19, 19) @[el2_lib.scala 259:58] + node _T_2866 = bits(_T_2722, 20, 20) @[el2_lib.scala 259:58] + node _T_2867 = bits(_T_2722, 21, 21) @[el2_lib.scala 259:58] + node _T_2868 = bits(_T_2722, 22, 22) @[el2_lib.scala 259:58] + node _T_2869 = bits(_T_2722, 23, 23) @[el2_lib.scala 259:58] + node _T_2870 = bits(_T_2722, 24, 24) @[el2_lib.scala 259:58] + node _T_2871 = bits(_T_2722, 25, 25) @[el2_lib.scala 259:58] + node _T_2872 = xor(_T_2857, _T_2858) @[el2_lib.scala 259:74] + node _T_2873 = xor(_T_2872, _T_2859) @[el2_lib.scala 259:74] + node _T_2874 = xor(_T_2873, _T_2860) @[el2_lib.scala 259:74] + node _T_2875 = xor(_T_2874, _T_2861) @[el2_lib.scala 259:74] + node _T_2876 = xor(_T_2875, _T_2862) @[el2_lib.scala 259:74] + node _T_2877 = xor(_T_2876, _T_2863) @[el2_lib.scala 259:74] + node _T_2878 = xor(_T_2877, _T_2864) @[el2_lib.scala 259:74] + node _T_2879 = xor(_T_2878, _T_2865) @[el2_lib.scala 259:74] + node _T_2880 = xor(_T_2879, _T_2866) @[el2_lib.scala 259:74] + node _T_2881 = xor(_T_2880, _T_2867) @[el2_lib.scala 259:74] + node _T_2882 = xor(_T_2881, _T_2868) @[el2_lib.scala 259:74] + node _T_2883 = xor(_T_2882, _T_2869) @[el2_lib.scala 259:74] + node _T_2884 = xor(_T_2883, _T_2870) @[el2_lib.scala 259:74] + node _T_2885 = xor(_T_2884, _T_2871) @[el2_lib.scala 259:74] + node _T_2886 = bits(_T_2722, 26, 26) @[el2_lib.scala 259:58] + node _T_2887 = bits(_T_2722, 27, 27) @[el2_lib.scala 259:58] + node _T_2888 = bits(_T_2722, 28, 28) @[el2_lib.scala 259:58] + node _T_2889 = bits(_T_2722, 29, 29) @[el2_lib.scala 259:58] + node _T_2890 = bits(_T_2722, 30, 30) @[el2_lib.scala 259:58] + node _T_2891 = bits(_T_2722, 31, 31) @[el2_lib.scala 259:58] + node _T_2892 = xor(_T_2886, _T_2887) @[el2_lib.scala 259:74] + node _T_2893 = xor(_T_2892, _T_2888) @[el2_lib.scala 259:74] + node _T_2894 = xor(_T_2893, _T_2889) @[el2_lib.scala 259:74] + node _T_2895 = xor(_T_2894, _T_2890) @[el2_lib.scala 259:74] + node _T_2896 = xor(_T_2895, _T_2891) @[el2_lib.scala 259:74] + node _T_2897 = cat(_T_2827, _T_2792) @[Cat.scala 29:58] + node _T_2898 = cat(_T_2897, _T_2757) @[Cat.scala 29:58] + node _T_2899 = cat(_T_2896, _T_2885) @[Cat.scala 29:58] + node _T_2900 = cat(_T_2899, _T_2856) @[Cat.scala 29:58] + node _T_2901 = cat(_T_2900, _T_2898) @[Cat.scala 29:58] + node _T_2902 = xorr(_T_2722) @[el2_lib.scala 267:13] + node _T_2903 = xorr(_T_2901) @[el2_lib.scala 267:23] + node _T_2904 = xor(_T_2902, _T_2903) @[el2_lib.scala 267:18] + node _T_2905 = cat(_T_2904, _T_2901) @[Cat.scala 29:58] + node _T_2906 = bits(io.dma_mem_wdata, 31, 0) @[el2_ifu_mem_ctl.scala 661:93] + node _T_2907 = bits(_T_2906, 0, 0) @[el2_lib.scala 259:58] + node _T_2908 = bits(_T_2906, 1, 1) @[el2_lib.scala 259:58] + node _T_2909 = bits(_T_2906, 3, 3) @[el2_lib.scala 259:58] + node _T_2910 = bits(_T_2906, 4, 4) @[el2_lib.scala 259:58] + node _T_2911 = bits(_T_2906, 6, 6) @[el2_lib.scala 259:58] + node _T_2912 = bits(_T_2906, 8, 8) @[el2_lib.scala 259:58] + node _T_2913 = bits(_T_2906, 10, 10) @[el2_lib.scala 259:58] + node _T_2914 = bits(_T_2906, 11, 11) @[el2_lib.scala 259:58] + node _T_2915 = bits(_T_2906, 13, 13) @[el2_lib.scala 259:58] + node _T_2916 = bits(_T_2906, 15, 15) @[el2_lib.scala 259:58] + node _T_2917 = bits(_T_2906, 17, 17) @[el2_lib.scala 259:58] + node _T_2918 = bits(_T_2906, 19, 19) @[el2_lib.scala 259:58] + node _T_2919 = bits(_T_2906, 21, 21) @[el2_lib.scala 259:58] + node _T_2920 = bits(_T_2906, 23, 23) @[el2_lib.scala 259:58] + node _T_2921 = bits(_T_2906, 25, 25) @[el2_lib.scala 259:58] + node _T_2922 = bits(_T_2906, 26, 26) @[el2_lib.scala 259:58] + node _T_2923 = bits(_T_2906, 28, 28) @[el2_lib.scala 259:58] + node _T_2924 = bits(_T_2906, 30, 30) @[el2_lib.scala 259:58] + node _T_2925 = xor(_T_2907, _T_2908) @[el2_lib.scala 259:74] node _T_2926 = xor(_T_2925, _T_2909) @[el2_lib.scala 259:74] - node _T_2927 = bits(_T_2856, 1, 1) @[el2_lib.scala 259:58] - node _T_2928 = bits(_T_2856, 2, 2) @[el2_lib.scala 259:58] - node _T_2929 = bits(_T_2856, 3, 3) @[el2_lib.scala 259:58] - node _T_2930 = bits(_T_2856, 7, 7) @[el2_lib.scala 259:58] - node _T_2931 = bits(_T_2856, 8, 8) @[el2_lib.scala 259:58] - node _T_2932 = bits(_T_2856, 9, 9) @[el2_lib.scala 259:58] - node _T_2933 = bits(_T_2856, 10, 10) @[el2_lib.scala 259:58] - node _T_2934 = bits(_T_2856, 14, 14) @[el2_lib.scala 259:58] - node _T_2935 = bits(_T_2856, 15, 15) @[el2_lib.scala 259:58] - node _T_2936 = bits(_T_2856, 16, 16) @[el2_lib.scala 259:58] - node _T_2937 = bits(_T_2856, 17, 17) @[el2_lib.scala 259:58] - node _T_2938 = bits(_T_2856, 22, 22) @[el2_lib.scala 259:58] - node _T_2939 = bits(_T_2856, 23, 23) @[el2_lib.scala 259:58] - node _T_2940 = bits(_T_2856, 24, 24) @[el2_lib.scala 259:58] - node _T_2941 = bits(_T_2856, 25, 25) @[el2_lib.scala 259:58] - node _T_2942 = bits(_T_2856, 29, 29) @[el2_lib.scala 259:58] - node _T_2943 = bits(_T_2856, 30, 30) @[el2_lib.scala 259:58] - node _T_2944 = bits(_T_2856, 31, 31) @[el2_lib.scala 259:58] - node _T_2945 = xor(_T_2927, _T_2928) @[el2_lib.scala 259:74] - node _T_2946 = xor(_T_2945, _T_2929) @[el2_lib.scala 259:74] - node _T_2947 = xor(_T_2946, _T_2930) @[el2_lib.scala 259:74] - node _T_2948 = xor(_T_2947, _T_2931) @[el2_lib.scala 259:74] - node _T_2949 = xor(_T_2948, _T_2932) @[el2_lib.scala 259:74] - node _T_2950 = xor(_T_2949, _T_2933) @[el2_lib.scala 259:74] - node _T_2951 = xor(_T_2950, _T_2934) @[el2_lib.scala 259:74] - node _T_2952 = xor(_T_2951, _T_2935) @[el2_lib.scala 259:74] - node _T_2953 = xor(_T_2952, _T_2936) @[el2_lib.scala 259:74] - node _T_2954 = xor(_T_2953, _T_2937) @[el2_lib.scala 259:74] - node _T_2955 = xor(_T_2954, _T_2938) @[el2_lib.scala 259:74] - node _T_2956 = xor(_T_2955, _T_2939) @[el2_lib.scala 259:74] - node _T_2957 = xor(_T_2956, _T_2940) @[el2_lib.scala 259:74] - node _T_2958 = xor(_T_2957, _T_2941) @[el2_lib.scala 259:74] - node _T_2959 = xor(_T_2958, _T_2942) @[el2_lib.scala 259:74] - node _T_2960 = xor(_T_2959, _T_2943) @[el2_lib.scala 259:74] + node _T_2927 = xor(_T_2926, _T_2910) @[el2_lib.scala 259:74] + node _T_2928 = xor(_T_2927, _T_2911) @[el2_lib.scala 259:74] + node _T_2929 = xor(_T_2928, _T_2912) @[el2_lib.scala 259:74] + node _T_2930 = xor(_T_2929, _T_2913) @[el2_lib.scala 259:74] + node _T_2931 = xor(_T_2930, _T_2914) @[el2_lib.scala 259:74] + node _T_2932 = xor(_T_2931, _T_2915) @[el2_lib.scala 259:74] + node _T_2933 = xor(_T_2932, _T_2916) @[el2_lib.scala 259:74] + node _T_2934 = xor(_T_2933, _T_2917) @[el2_lib.scala 259:74] + node _T_2935 = xor(_T_2934, _T_2918) @[el2_lib.scala 259:74] + node _T_2936 = xor(_T_2935, _T_2919) @[el2_lib.scala 259:74] + node _T_2937 = xor(_T_2936, _T_2920) @[el2_lib.scala 259:74] + node _T_2938 = xor(_T_2937, _T_2921) @[el2_lib.scala 259:74] + node _T_2939 = xor(_T_2938, _T_2922) @[el2_lib.scala 259:74] + node _T_2940 = xor(_T_2939, _T_2923) @[el2_lib.scala 259:74] + node _T_2941 = xor(_T_2940, _T_2924) @[el2_lib.scala 259:74] + node _T_2942 = bits(_T_2906, 0, 0) @[el2_lib.scala 259:58] + node _T_2943 = bits(_T_2906, 2, 2) @[el2_lib.scala 259:58] + node _T_2944 = bits(_T_2906, 3, 3) @[el2_lib.scala 259:58] + node _T_2945 = bits(_T_2906, 5, 5) @[el2_lib.scala 259:58] + node _T_2946 = bits(_T_2906, 6, 6) @[el2_lib.scala 259:58] + node _T_2947 = bits(_T_2906, 9, 9) @[el2_lib.scala 259:58] + node _T_2948 = bits(_T_2906, 10, 10) @[el2_lib.scala 259:58] + node _T_2949 = bits(_T_2906, 12, 12) @[el2_lib.scala 259:58] + node _T_2950 = bits(_T_2906, 13, 13) @[el2_lib.scala 259:58] + node _T_2951 = bits(_T_2906, 16, 16) @[el2_lib.scala 259:58] + node _T_2952 = bits(_T_2906, 17, 17) @[el2_lib.scala 259:58] + node _T_2953 = bits(_T_2906, 20, 20) @[el2_lib.scala 259:58] + node _T_2954 = bits(_T_2906, 21, 21) @[el2_lib.scala 259:58] + node _T_2955 = bits(_T_2906, 24, 24) @[el2_lib.scala 259:58] + node _T_2956 = bits(_T_2906, 25, 25) @[el2_lib.scala 259:58] + node _T_2957 = bits(_T_2906, 27, 27) @[el2_lib.scala 259:58] + node _T_2958 = bits(_T_2906, 28, 28) @[el2_lib.scala 259:58] + node _T_2959 = bits(_T_2906, 31, 31) @[el2_lib.scala 259:58] + node _T_2960 = xor(_T_2942, _T_2943) @[el2_lib.scala 259:74] node _T_2961 = xor(_T_2960, _T_2944) @[el2_lib.scala 259:74] - node _T_2962 = bits(_T_2856, 4, 4) @[el2_lib.scala 259:58] - node _T_2963 = bits(_T_2856, 5, 5) @[el2_lib.scala 259:58] - node _T_2964 = bits(_T_2856, 6, 6) @[el2_lib.scala 259:58] - node _T_2965 = bits(_T_2856, 7, 7) @[el2_lib.scala 259:58] - node _T_2966 = bits(_T_2856, 8, 8) @[el2_lib.scala 259:58] - node _T_2967 = bits(_T_2856, 9, 9) @[el2_lib.scala 259:58] - node _T_2968 = bits(_T_2856, 10, 10) @[el2_lib.scala 259:58] - node _T_2969 = bits(_T_2856, 18, 18) @[el2_lib.scala 259:58] - node _T_2970 = bits(_T_2856, 19, 19) @[el2_lib.scala 259:58] - node _T_2971 = bits(_T_2856, 20, 20) @[el2_lib.scala 259:58] - node _T_2972 = bits(_T_2856, 21, 21) @[el2_lib.scala 259:58] - node _T_2973 = bits(_T_2856, 22, 22) @[el2_lib.scala 259:58] - node _T_2974 = bits(_T_2856, 23, 23) @[el2_lib.scala 259:58] - node _T_2975 = bits(_T_2856, 24, 24) @[el2_lib.scala 259:58] - node _T_2976 = bits(_T_2856, 25, 25) @[el2_lib.scala 259:58] - node _T_2977 = xor(_T_2962, _T_2963) @[el2_lib.scala 259:74] - node _T_2978 = xor(_T_2977, _T_2964) @[el2_lib.scala 259:74] - node _T_2979 = xor(_T_2978, _T_2965) @[el2_lib.scala 259:74] - node _T_2980 = xor(_T_2979, _T_2966) @[el2_lib.scala 259:74] - node _T_2981 = xor(_T_2980, _T_2967) @[el2_lib.scala 259:74] - node _T_2982 = xor(_T_2981, _T_2968) @[el2_lib.scala 259:74] - node _T_2983 = xor(_T_2982, _T_2969) @[el2_lib.scala 259:74] - node _T_2984 = xor(_T_2983, _T_2970) @[el2_lib.scala 259:74] - node _T_2985 = xor(_T_2984, _T_2971) @[el2_lib.scala 259:74] - node _T_2986 = xor(_T_2985, _T_2972) @[el2_lib.scala 259:74] - node _T_2987 = xor(_T_2986, _T_2973) @[el2_lib.scala 259:74] - node _T_2988 = xor(_T_2987, _T_2974) @[el2_lib.scala 259:74] - node _T_2989 = xor(_T_2988, _T_2975) @[el2_lib.scala 259:74] - node _T_2990 = xor(_T_2989, _T_2976) @[el2_lib.scala 259:74] - node _T_2991 = bits(_T_2856, 11, 11) @[el2_lib.scala 259:58] - node _T_2992 = bits(_T_2856, 12, 12) @[el2_lib.scala 259:58] - node _T_2993 = bits(_T_2856, 13, 13) @[el2_lib.scala 259:58] - node _T_2994 = bits(_T_2856, 14, 14) @[el2_lib.scala 259:58] - node _T_2995 = bits(_T_2856, 15, 15) @[el2_lib.scala 259:58] - node _T_2996 = bits(_T_2856, 16, 16) @[el2_lib.scala 259:58] - node _T_2997 = bits(_T_2856, 17, 17) @[el2_lib.scala 259:58] - node _T_2998 = bits(_T_2856, 18, 18) @[el2_lib.scala 259:58] - node _T_2999 = bits(_T_2856, 19, 19) @[el2_lib.scala 259:58] - node _T_3000 = bits(_T_2856, 20, 20) @[el2_lib.scala 259:58] - node _T_3001 = bits(_T_2856, 21, 21) @[el2_lib.scala 259:58] - node _T_3002 = bits(_T_2856, 22, 22) @[el2_lib.scala 259:58] - node _T_3003 = bits(_T_2856, 23, 23) @[el2_lib.scala 259:58] - node _T_3004 = bits(_T_2856, 24, 24) @[el2_lib.scala 259:58] - node _T_3005 = bits(_T_2856, 25, 25) @[el2_lib.scala 259:58] - node _T_3006 = xor(_T_2991, _T_2992) @[el2_lib.scala 259:74] - node _T_3007 = xor(_T_3006, _T_2993) @[el2_lib.scala 259:74] - node _T_3008 = xor(_T_3007, _T_2994) @[el2_lib.scala 259:74] - node _T_3009 = xor(_T_3008, _T_2995) @[el2_lib.scala 259:74] - node _T_3010 = xor(_T_3009, _T_2996) @[el2_lib.scala 259:74] - node _T_3011 = xor(_T_3010, _T_2997) @[el2_lib.scala 259:74] - node _T_3012 = xor(_T_3011, _T_2998) @[el2_lib.scala 259:74] - node _T_3013 = xor(_T_3012, _T_2999) @[el2_lib.scala 259:74] - node _T_3014 = xor(_T_3013, _T_3000) @[el2_lib.scala 259:74] - node _T_3015 = xor(_T_3014, _T_3001) @[el2_lib.scala 259:74] - node _T_3016 = xor(_T_3015, _T_3002) @[el2_lib.scala 259:74] - node _T_3017 = xor(_T_3016, _T_3003) @[el2_lib.scala 259:74] - node _T_3018 = xor(_T_3017, _T_3004) @[el2_lib.scala 259:74] - node _T_3019 = xor(_T_3018, _T_3005) @[el2_lib.scala 259:74] - node _T_3020 = bits(_T_2856, 26, 26) @[el2_lib.scala 259:58] - node _T_3021 = bits(_T_2856, 27, 27) @[el2_lib.scala 259:58] - node _T_3022 = bits(_T_2856, 28, 28) @[el2_lib.scala 259:58] - node _T_3023 = bits(_T_2856, 29, 29) @[el2_lib.scala 259:58] - node _T_3024 = bits(_T_2856, 30, 30) @[el2_lib.scala 259:58] - node _T_3025 = bits(_T_2856, 31, 31) @[el2_lib.scala 259:58] - node _T_3026 = xor(_T_3020, _T_3021) @[el2_lib.scala 259:74] - node _T_3027 = xor(_T_3026, _T_3022) @[el2_lib.scala 259:74] - node _T_3028 = xor(_T_3027, _T_3023) @[el2_lib.scala 259:74] - node _T_3029 = xor(_T_3028, _T_3024) @[el2_lib.scala 259:74] - node _T_3030 = xor(_T_3029, _T_3025) @[el2_lib.scala 259:74] - node _T_3031 = cat(_T_2961, _T_2926) @[Cat.scala 29:58] - node _T_3032 = cat(_T_3031, _T_2891) @[Cat.scala 29:58] - node _T_3033 = cat(_T_3030, _T_3019) @[Cat.scala 29:58] - node _T_3034 = cat(_T_3033, _T_2990) @[Cat.scala 29:58] - node _T_3035 = cat(_T_3034, _T_3032) @[Cat.scala 29:58] - node _T_3036 = xorr(_T_2856) @[el2_lib.scala 267:13] - node _T_3037 = xorr(_T_3035) @[el2_lib.scala 267:23] - node _T_3038 = xor(_T_3036, _T_3037) @[el2_lib.scala 267:18] - node _T_3039 = cat(_T_3038, _T_3035) @[Cat.scala 29:58] - node dma_mem_ecc = cat(_T_2855, _T_3039) @[Cat.scala 29:58] + node _T_2962 = xor(_T_2961, _T_2945) @[el2_lib.scala 259:74] + node _T_2963 = xor(_T_2962, _T_2946) @[el2_lib.scala 259:74] + node _T_2964 = xor(_T_2963, _T_2947) @[el2_lib.scala 259:74] + node _T_2965 = xor(_T_2964, _T_2948) @[el2_lib.scala 259:74] + node _T_2966 = xor(_T_2965, _T_2949) @[el2_lib.scala 259:74] + node _T_2967 = xor(_T_2966, _T_2950) @[el2_lib.scala 259:74] + node _T_2968 = xor(_T_2967, _T_2951) @[el2_lib.scala 259:74] + node _T_2969 = xor(_T_2968, _T_2952) @[el2_lib.scala 259:74] + node _T_2970 = xor(_T_2969, _T_2953) @[el2_lib.scala 259:74] + node _T_2971 = xor(_T_2970, _T_2954) @[el2_lib.scala 259:74] + node _T_2972 = xor(_T_2971, _T_2955) @[el2_lib.scala 259:74] + node _T_2973 = xor(_T_2972, _T_2956) @[el2_lib.scala 259:74] + node _T_2974 = xor(_T_2973, _T_2957) @[el2_lib.scala 259:74] + node _T_2975 = xor(_T_2974, _T_2958) @[el2_lib.scala 259:74] + node _T_2976 = xor(_T_2975, _T_2959) @[el2_lib.scala 259:74] + node _T_2977 = bits(_T_2906, 1, 1) @[el2_lib.scala 259:58] + node _T_2978 = bits(_T_2906, 2, 2) @[el2_lib.scala 259:58] + node _T_2979 = bits(_T_2906, 3, 3) @[el2_lib.scala 259:58] + node _T_2980 = bits(_T_2906, 7, 7) @[el2_lib.scala 259:58] + node _T_2981 = bits(_T_2906, 8, 8) @[el2_lib.scala 259:58] + node _T_2982 = bits(_T_2906, 9, 9) @[el2_lib.scala 259:58] + node _T_2983 = bits(_T_2906, 10, 10) @[el2_lib.scala 259:58] + node _T_2984 = bits(_T_2906, 14, 14) @[el2_lib.scala 259:58] + node _T_2985 = bits(_T_2906, 15, 15) @[el2_lib.scala 259:58] + node _T_2986 = bits(_T_2906, 16, 16) @[el2_lib.scala 259:58] + node _T_2987 = bits(_T_2906, 17, 17) @[el2_lib.scala 259:58] + node _T_2988 = bits(_T_2906, 22, 22) @[el2_lib.scala 259:58] + node _T_2989 = bits(_T_2906, 23, 23) @[el2_lib.scala 259:58] + node _T_2990 = bits(_T_2906, 24, 24) @[el2_lib.scala 259:58] + node _T_2991 = bits(_T_2906, 25, 25) @[el2_lib.scala 259:58] + node _T_2992 = bits(_T_2906, 29, 29) @[el2_lib.scala 259:58] + node _T_2993 = bits(_T_2906, 30, 30) @[el2_lib.scala 259:58] + node _T_2994 = bits(_T_2906, 31, 31) @[el2_lib.scala 259:58] + node _T_2995 = xor(_T_2977, _T_2978) @[el2_lib.scala 259:74] + node _T_2996 = xor(_T_2995, _T_2979) @[el2_lib.scala 259:74] + node _T_2997 = xor(_T_2996, _T_2980) @[el2_lib.scala 259:74] + node _T_2998 = xor(_T_2997, _T_2981) @[el2_lib.scala 259:74] + node _T_2999 = xor(_T_2998, _T_2982) @[el2_lib.scala 259:74] + node _T_3000 = xor(_T_2999, _T_2983) @[el2_lib.scala 259:74] + node _T_3001 = xor(_T_3000, _T_2984) @[el2_lib.scala 259:74] + node _T_3002 = xor(_T_3001, _T_2985) @[el2_lib.scala 259:74] + node _T_3003 = xor(_T_3002, _T_2986) @[el2_lib.scala 259:74] + node _T_3004 = xor(_T_3003, _T_2987) @[el2_lib.scala 259:74] + node _T_3005 = xor(_T_3004, _T_2988) @[el2_lib.scala 259:74] + node _T_3006 = xor(_T_3005, _T_2989) @[el2_lib.scala 259:74] + node _T_3007 = xor(_T_3006, _T_2990) @[el2_lib.scala 259:74] + node _T_3008 = xor(_T_3007, _T_2991) @[el2_lib.scala 259:74] + node _T_3009 = xor(_T_3008, _T_2992) @[el2_lib.scala 259:74] + node _T_3010 = xor(_T_3009, _T_2993) @[el2_lib.scala 259:74] + node _T_3011 = xor(_T_3010, _T_2994) @[el2_lib.scala 259:74] + node _T_3012 = bits(_T_2906, 4, 4) @[el2_lib.scala 259:58] + node _T_3013 = bits(_T_2906, 5, 5) @[el2_lib.scala 259:58] + node _T_3014 = bits(_T_2906, 6, 6) @[el2_lib.scala 259:58] + node _T_3015 = bits(_T_2906, 7, 7) @[el2_lib.scala 259:58] + node _T_3016 = bits(_T_2906, 8, 8) @[el2_lib.scala 259:58] + node _T_3017 = bits(_T_2906, 9, 9) @[el2_lib.scala 259:58] + node _T_3018 = bits(_T_2906, 10, 10) @[el2_lib.scala 259:58] + node _T_3019 = bits(_T_2906, 18, 18) @[el2_lib.scala 259:58] + node _T_3020 = bits(_T_2906, 19, 19) @[el2_lib.scala 259:58] + node _T_3021 = bits(_T_2906, 20, 20) @[el2_lib.scala 259:58] + node _T_3022 = bits(_T_2906, 21, 21) @[el2_lib.scala 259:58] + node _T_3023 = bits(_T_2906, 22, 22) @[el2_lib.scala 259:58] + node _T_3024 = bits(_T_2906, 23, 23) @[el2_lib.scala 259:58] + node _T_3025 = bits(_T_2906, 24, 24) @[el2_lib.scala 259:58] + node _T_3026 = bits(_T_2906, 25, 25) @[el2_lib.scala 259:58] + node _T_3027 = xor(_T_3012, _T_3013) @[el2_lib.scala 259:74] + node _T_3028 = xor(_T_3027, _T_3014) @[el2_lib.scala 259:74] + node _T_3029 = xor(_T_3028, _T_3015) @[el2_lib.scala 259:74] + node _T_3030 = xor(_T_3029, _T_3016) @[el2_lib.scala 259:74] + node _T_3031 = xor(_T_3030, _T_3017) @[el2_lib.scala 259:74] + node _T_3032 = xor(_T_3031, _T_3018) @[el2_lib.scala 259:74] + node _T_3033 = xor(_T_3032, _T_3019) @[el2_lib.scala 259:74] + node _T_3034 = xor(_T_3033, _T_3020) @[el2_lib.scala 259:74] + node _T_3035 = xor(_T_3034, _T_3021) @[el2_lib.scala 259:74] + node _T_3036 = xor(_T_3035, _T_3022) @[el2_lib.scala 259:74] + node _T_3037 = xor(_T_3036, _T_3023) @[el2_lib.scala 259:74] + node _T_3038 = xor(_T_3037, _T_3024) @[el2_lib.scala 259:74] + node _T_3039 = xor(_T_3038, _T_3025) @[el2_lib.scala 259:74] + node _T_3040 = xor(_T_3039, _T_3026) @[el2_lib.scala 259:74] + node _T_3041 = bits(_T_2906, 11, 11) @[el2_lib.scala 259:58] + node _T_3042 = bits(_T_2906, 12, 12) @[el2_lib.scala 259:58] + node _T_3043 = bits(_T_2906, 13, 13) @[el2_lib.scala 259:58] + node _T_3044 = bits(_T_2906, 14, 14) @[el2_lib.scala 259:58] + node _T_3045 = bits(_T_2906, 15, 15) @[el2_lib.scala 259:58] + node _T_3046 = bits(_T_2906, 16, 16) @[el2_lib.scala 259:58] + node _T_3047 = bits(_T_2906, 17, 17) @[el2_lib.scala 259:58] + node _T_3048 = bits(_T_2906, 18, 18) @[el2_lib.scala 259:58] + node _T_3049 = bits(_T_2906, 19, 19) @[el2_lib.scala 259:58] + node _T_3050 = bits(_T_2906, 20, 20) @[el2_lib.scala 259:58] + node _T_3051 = bits(_T_2906, 21, 21) @[el2_lib.scala 259:58] + node _T_3052 = bits(_T_2906, 22, 22) @[el2_lib.scala 259:58] + node _T_3053 = bits(_T_2906, 23, 23) @[el2_lib.scala 259:58] + node _T_3054 = bits(_T_2906, 24, 24) @[el2_lib.scala 259:58] + node _T_3055 = bits(_T_2906, 25, 25) @[el2_lib.scala 259:58] + node _T_3056 = xor(_T_3041, _T_3042) @[el2_lib.scala 259:74] + node _T_3057 = xor(_T_3056, _T_3043) @[el2_lib.scala 259:74] + node _T_3058 = xor(_T_3057, _T_3044) @[el2_lib.scala 259:74] + node _T_3059 = xor(_T_3058, _T_3045) @[el2_lib.scala 259:74] + node _T_3060 = xor(_T_3059, _T_3046) @[el2_lib.scala 259:74] + node _T_3061 = xor(_T_3060, _T_3047) @[el2_lib.scala 259:74] + node _T_3062 = xor(_T_3061, _T_3048) @[el2_lib.scala 259:74] + node _T_3063 = xor(_T_3062, _T_3049) @[el2_lib.scala 259:74] + node _T_3064 = xor(_T_3063, _T_3050) @[el2_lib.scala 259:74] + node _T_3065 = xor(_T_3064, _T_3051) @[el2_lib.scala 259:74] + node _T_3066 = xor(_T_3065, _T_3052) @[el2_lib.scala 259:74] + node _T_3067 = xor(_T_3066, _T_3053) @[el2_lib.scala 259:74] + node _T_3068 = xor(_T_3067, _T_3054) @[el2_lib.scala 259:74] + node _T_3069 = xor(_T_3068, _T_3055) @[el2_lib.scala 259:74] + node _T_3070 = bits(_T_2906, 26, 26) @[el2_lib.scala 259:58] + node _T_3071 = bits(_T_2906, 27, 27) @[el2_lib.scala 259:58] + node _T_3072 = bits(_T_2906, 28, 28) @[el2_lib.scala 259:58] + node _T_3073 = bits(_T_2906, 29, 29) @[el2_lib.scala 259:58] + node _T_3074 = bits(_T_2906, 30, 30) @[el2_lib.scala 259:58] + node _T_3075 = bits(_T_2906, 31, 31) @[el2_lib.scala 259:58] + node _T_3076 = xor(_T_3070, _T_3071) @[el2_lib.scala 259:74] + node _T_3077 = xor(_T_3076, _T_3072) @[el2_lib.scala 259:74] + node _T_3078 = xor(_T_3077, _T_3073) @[el2_lib.scala 259:74] + node _T_3079 = xor(_T_3078, _T_3074) @[el2_lib.scala 259:74] + node _T_3080 = xor(_T_3079, _T_3075) @[el2_lib.scala 259:74] + node _T_3081 = cat(_T_3011, _T_2976) @[Cat.scala 29:58] + node _T_3082 = cat(_T_3081, _T_2941) @[Cat.scala 29:58] + node _T_3083 = cat(_T_3080, _T_3069) @[Cat.scala 29:58] + node _T_3084 = cat(_T_3083, _T_3040) @[Cat.scala 29:58] + node _T_3085 = cat(_T_3084, _T_3082) @[Cat.scala 29:58] + node _T_3086 = xorr(_T_2906) @[el2_lib.scala 267:13] + node _T_3087 = xorr(_T_3085) @[el2_lib.scala 267:23] + node _T_3088 = xor(_T_3086, _T_3087) @[el2_lib.scala 267:18] + node _T_3089 = cat(_T_3088, _T_3085) @[Cat.scala 29:58] + node dma_mem_ecc = cat(_T_2905, _T_3089) @[Cat.scala 29:58] wire iccm_ecc_corr_data_ff : UInt<39> iccm_ecc_corr_data_ff <= UInt<1>("h00") - node _T_3040 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 645:67] - node _T_3041 = eq(_T_3040, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 645:45] - node _T_3042 = and(iccm_correct_ecc, _T_3041) @[el2_ifu_mem_ctl.scala 645:43] - node _T_3043 = cat(iccm_ecc_corr_data_ff, iccm_ecc_corr_data_ff) @[Cat.scala 29:58] - node _T_3044 = bits(dma_mem_ecc, 13, 7) @[el2_ifu_mem_ctl.scala 646:20] - node _T_3045 = bits(io.dma_mem_wdata, 63, 32) @[el2_ifu_mem_ctl.scala 646:43] - node _T_3046 = bits(dma_mem_ecc, 6, 0) @[el2_ifu_mem_ctl.scala 646:63] - node _T_3047 = bits(io.dma_mem_wdata, 31, 0) @[el2_ifu_mem_ctl.scala 646:86] - node _T_3048 = cat(_T_3046, _T_3047) @[Cat.scala 29:58] - node _T_3049 = cat(_T_3044, _T_3045) @[Cat.scala 29:58] - node _T_3050 = cat(_T_3049, _T_3048) @[Cat.scala 29:58] - node _T_3051 = mux(_T_3042, _T_3043, _T_3050) @[el2_ifu_mem_ctl.scala 645:25] - io.iccm_wr_data <= _T_3051 @[el2_ifu_mem_ctl.scala 645:19] - wire iccm_corrected_data : UInt<32>[2] @[el2_ifu_mem_ctl.scala 647:33] - iccm_corrected_data[0] <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 648:26] - iccm_corrected_data[1] <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 649:26] + node _T_3090 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 663:67] + node _T_3091 = eq(_T_3090, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 663:45] + node _T_3092 = and(iccm_correct_ecc, _T_3091) @[el2_ifu_mem_ctl.scala 663:43] + node _T_3093 = cat(iccm_ecc_corr_data_ff, iccm_ecc_corr_data_ff) @[Cat.scala 29:58] + node _T_3094 = bits(dma_mem_ecc, 13, 7) @[el2_ifu_mem_ctl.scala 664:20] + node _T_3095 = bits(io.dma_mem_wdata, 63, 32) @[el2_ifu_mem_ctl.scala 664:43] + node _T_3096 = bits(dma_mem_ecc, 6, 0) @[el2_ifu_mem_ctl.scala 664:63] + node _T_3097 = bits(io.dma_mem_wdata, 31, 0) @[el2_ifu_mem_ctl.scala 664:86] + node _T_3098 = cat(_T_3096, _T_3097) @[Cat.scala 29:58] + node _T_3099 = cat(_T_3094, _T_3095) @[Cat.scala 29:58] + node _T_3100 = cat(_T_3099, _T_3098) @[Cat.scala 29:58] + node _T_3101 = mux(_T_3092, _T_3093, _T_3100) @[el2_ifu_mem_ctl.scala 663:25] + io.iccm_wr_data <= _T_3101 @[el2_ifu_mem_ctl.scala 663:19] + wire iccm_corrected_data : UInt<32>[2] @[el2_ifu_mem_ctl.scala 665:33] + iccm_corrected_data[0] <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 666:26] + iccm_corrected_data[1] <= UInt<1>("h00") @[el2_ifu_mem_ctl.scala 667:26] wire dma_mem_addr_ff : UInt<2> dma_mem_addr_ff <= UInt<1>("h00") - node _T_3052 = bits(dma_mem_addr_ff, 0, 0) @[el2_ifu_mem_ctl.scala 651:51] - node _T_3053 = bits(_T_3052, 0, 0) @[el2_ifu_mem_ctl.scala 651:55] - node iccm_dma_rdata_1_muxed = mux(_T_3053, iccm_corrected_data[0], iccm_corrected_data[1]) @[el2_ifu_mem_ctl.scala 651:35] + node _T_3102 = bits(dma_mem_addr_ff, 0, 0) @[el2_ifu_mem_ctl.scala 669:51] + node _T_3103 = bits(_T_3102, 0, 0) @[el2_ifu_mem_ctl.scala 669:55] + node iccm_dma_rdata_1_muxed = mux(_T_3103, iccm_corrected_data[0], iccm_corrected_data[1]) @[el2_ifu_mem_ctl.scala 669:35] wire iccm_double_ecc_error : UInt<2> iccm_double_ecc_error <= UInt<1>("h00") - node iccm_dma_ecc_error_in = orr(iccm_double_ecc_error) @[el2_ifu_mem_ctl.scala 653:53] - node _T_3054 = cat(io.dma_mem_addr, io.dma_mem_addr) @[Cat.scala 29:58] - node _T_3055 = cat(iccm_dma_rdata_1_muxed, iccm_corrected_data[0]) @[Cat.scala 29:58] - node iccm_dma_rdata_in = mux(iccm_dma_ecc_error_in, _T_3054, _T_3055) @[el2_ifu_mem_ctl.scala 654:30] - reg dma_mem_tag_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 655:54] - dma_mem_tag_ff <= io.dma_mem_tag @[el2_ifu_mem_ctl.scala 655:54] - reg iccm_dma_rtag_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 656:74] - iccm_dma_rtag_temp <= dma_mem_tag_ff @[el2_ifu_mem_ctl.scala 656:74] - io.iccm_dma_rtag <= iccm_dma_rtag_temp @[el2_ifu_mem_ctl.scala 657:20] - node _T_3056 = bits(io.dma_mem_addr, 3, 2) @[el2_ifu_mem_ctl.scala 659:69] - reg _T_3057 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 659:53] - _T_3057 <= _T_3056 @[el2_ifu_mem_ctl.scala 659:53] - dma_mem_addr_ff <= _T_3057 @[el2_ifu_mem_ctl.scala 659:19] - reg iccm_dma_rvalid_in : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 660:59] - iccm_dma_rvalid_in <= iccm_dma_rden @[el2_ifu_mem_ctl.scala 660:59] - reg iccm_dma_rvalid_temp : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 661:76] - iccm_dma_rvalid_temp <= iccm_dma_rvalid_in @[el2_ifu_mem_ctl.scala 661:76] - io.iccm_dma_rvalid <= iccm_dma_rvalid_temp @[el2_ifu_mem_ctl.scala 662:22] - reg iccm_dma_ecc_error : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 663:74] - iccm_dma_ecc_error <= iccm_dma_ecc_error_in @[el2_ifu_mem_ctl.scala 663:74] - io.iccm_dma_ecc_error <= iccm_dma_ecc_error_in @[el2_ifu_mem_ctl.scala 664:25] - reg iccm_dma_rdata_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 665:75] - iccm_dma_rdata_temp <= iccm_dma_rdata_in @[el2_ifu_mem_ctl.scala 665:75] - io.iccm_dma_rdata <= iccm_dma_rdata_temp @[el2_ifu_mem_ctl.scala 666:21] + node iccm_dma_ecc_error_in = orr(iccm_double_ecc_error) @[el2_ifu_mem_ctl.scala 671:53] + node _T_3104 = cat(io.dma_mem_addr, io.dma_mem_addr) @[Cat.scala 29:58] + node _T_3105 = cat(iccm_dma_rdata_1_muxed, iccm_corrected_data[0]) @[Cat.scala 29:58] + node iccm_dma_rdata_in = mux(iccm_dma_ecc_error_in, _T_3104, _T_3105) @[el2_ifu_mem_ctl.scala 672:30] + reg dma_mem_tag_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 673:54] + dma_mem_tag_ff <= io.dma_mem_tag @[el2_ifu_mem_ctl.scala 673:54] + reg iccm_dma_rtag_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 674:74] + iccm_dma_rtag_temp <= dma_mem_tag_ff @[el2_ifu_mem_ctl.scala 674:74] + io.iccm_dma_rtag <= iccm_dma_rtag_temp @[el2_ifu_mem_ctl.scala 675:20] + node _T_3106 = bits(io.dma_mem_addr, 3, 2) @[el2_ifu_mem_ctl.scala 677:69] + reg _T_3107 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 677:53] + _T_3107 <= _T_3106 @[el2_ifu_mem_ctl.scala 677:53] + dma_mem_addr_ff <= _T_3107 @[el2_ifu_mem_ctl.scala 677:19] + reg iccm_dma_rvalid_in : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 678:59] + iccm_dma_rvalid_in <= iccm_dma_rden @[el2_ifu_mem_ctl.scala 678:59] + reg iccm_dma_rvalid_temp : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 679:76] + iccm_dma_rvalid_temp <= iccm_dma_rvalid_in @[el2_ifu_mem_ctl.scala 679:76] + io.iccm_dma_rvalid <= iccm_dma_rvalid_temp @[el2_ifu_mem_ctl.scala 680:22] + reg iccm_dma_ecc_error : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 681:74] + iccm_dma_ecc_error <= iccm_dma_ecc_error_in @[el2_ifu_mem_ctl.scala 681:74] + io.iccm_dma_ecc_error <= iccm_dma_ecc_error @[el2_ifu_mem_ctl.scala 682:25] + reg iccm_dma_rdata_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 683:75] + iccm_dma_rdata_temp <= iccm_dma_rdata_in @[el2_ifu_mem_ctl.scala 683:75] + io.iccm_dma_rdata <= iccm_dma_rdata_temp @[el2_ifu_mem_ctl.scala 684:21] wire iccm_ecc_corr_index_ff : UInt<14> iccm_ecc_corr_index_ff <= UInt<1>("h00") - node _T_3058 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 668:46] - node _T_3059 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 668:67] - node _T_3060 = and(_T_3058, _T_3059) @[el2_ifu_mem_ctl.scala 668:65] - node _T_3061 = bits(io.dma_mem_addr, 15, 1) @[el2_ifu_mem_ctl.scala 668:101] - node _T_3062 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 669:31] - node _T_3063 = eq(_T_3062, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 669:9] - node _T_3064 = and(_T_3063, iccm_correct_ecc) @[el2_ifu_mem_ctl.scala 669:50] - node _T_3065 = cat(iccm_ecc_corr_index_ff, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_3066 = bits(io.ifc_fetch_addr_bf, 14, 0) @[el2_ifu_mem_ctl.scala 669:124] - node _T_3067 = mux(_T_3064, _T_3065, _T_3066) @[el2_ifu_mem_ctl.scala 669:8] - node _T_3068 = mux(_T_3060, _T_3061, _T_3067) @[el2_ifu_mem_ctl.scala 668:25] - io.iccm_rw_addr <= _T_3068 @[el2_ifu_mem_ctl.scala 668:19] + node _T_3108 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 686:46] + node _T_3109 = eq(iccm_correct_ecc, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 686:67] + node _T_3110 = and(_T_3108, _T_3109) @[el2_ifu_mem_ctl.scala 686:65] + node _T_3111 = bits(io.dma_mem_addr, 15, 1) @[el2_ifu_mem_ctl.scala 686:101] + node _T_3112 = and(ifc_dma_access_q_ok, io.dma_iccm_req) @[el2_ifu_mem_ctl.scala 687:31] + node _T_3113 = eq(_T_3112, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 687:9] + node _T_3114 = and(_T_3113, iccm_correct_ecc) @[el2_ifu_mem_ctl.scala 687:50] + node _T_3115 = cat(iccm_ecc_corr_index_ff, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_3116 = bits(io.ifc_fetch_addr_bf, 14, 0) @[el2_ifu_mem_ctl.scala 687:124] + node _T_3117 = mux(_T_3114, _T_3115, _T_3116) @[el2_ifu_mem_ctl.scala 687:8] + node _T_3118 = mux(_T_3110, _T_3111, _T_3117) @[el2_ifu_mem_ctl.scala 686:25] + io.iccm_rw_addr <= _T_3118 @[el2_ifu_mem_ctl.scala 686:19] node ic_fetch_val_int_f = cat(UInt<2>("h00"), io.ic_fetch_val_f) @[Cat.scala 29:58] - node _T_3069 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 671:76] - node ic_fetch_val_shift_right = dshl(ic_fetch_val_int_f, _T_3069) @[el2_ifu_mem_ctl.scala 671:53] - node _T_3070 = bits(ic_fetch_val_shift_right, 1, 0) @[el2_ifu_mem_ctl.scala 674:75] - node _T_3071 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 674:93] - node _T_3072 = and(_T_3070, _T_3071) @[el2_ifu_mem_ctl.scala 674:91] - node _T_3073 = and(_T_3072, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 674:113] - node _T_3074 = or(_T_3073, iccm_dma_rvalid_in) @[el2_ifu_mem_ctl.scala 674:130] - node _T_3075 = eq(io.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 674:154] - node _T_3076 = and(_T_3074, _T_3075) @[el2_ifu_mem_ctl.scala 674:152] - node _T_3077 = bits(ic_fetch_val_shift_right, 3, 2) @[el2_ifu_mem_ctl.scala 674:75] - node _T_3078 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 674:93] - node _T_3079 = and(_T_3077, _T_3078) @[el2_ifu_mem_ctl.scala 674:91] - node _T_3080 = and(_T_3079, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 674:113] - node _T_3081 = or(_T_3080, iccm_dma_rvalid_in) @[el2_ifu_mem_ctl.scala 674:130] - node _T_3082 = eq(io.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 674:154] - node _T_3083 = and(_T_3081, _T_3082) @[el2_ifu_mem_ctl.scala 674:152] - node iccm_ecc_word_enable = cat(_T_3083, _T_3076) @[Cat.scala 29:58] - node _T_3084 = bits(iccm_ecc_word_enable, 0, 0) @[el2_ifu_mem_ctl.scala 675:73] - node _T_3085 = bits(io.iccm_rd_data_ecc, 31, 0) @[el2_ifu_mem_ctl.scala 675:93] - node _T_3086 = bits(io.iccm_rd_data_ecc, 38, 32) @[el2_ifu_mem_ctl.scala 675:128] - wire _T_3087 : UInt<1>[18] @[el2_lib.scala 313:18] - wire _T_3088 : UInt<1>[18] @[el2_lib.scala 314:18] - wire _T_3089 : UInt<1>[18] @[el2_lib.scala 315:18] - wire _T_3090 : UInt<1>[15] @[el2_lib.scala 316:18] - wire _T_3091 : UInt<1>[15] @[el2_lib.scala 317:18] - wire _T_3092 : UInt<1>[6] @[el2_lib.scala 318:18] - node _T_3093 = bits(_T_3085, 0, 0) @[el2_lib.scala 325:36] - _T_3087[0] <= _T_3093 @[el2_lib.scala 325:30] - node _T_3094 = bits(_T_3085, 0, 0) @[el2_lib.scala 326:36] - _T_3088[0] <= _T_3094 @[el2_lib.scala 326:30] - node _T_3095 = bits(_T_3085, 1, 1) @[el2_lib.scala 325:36] - _T_3087[1] <= _T_3095 @[el2_lib.scala 325:30] - node _T_3096 = bits(_T_3085, 1, 1) @[el2_lib.scala 327:36] - _T_3089[0] <= _T_3096 @[el2_lib.scala 327:30] - node _T_3097 = bits(_T_3085, 2, 2) @[el2_lib.scala 326:36] - _T_3088[1] <= _T_3097 @[el2_lib.scala 326:30] - node _T_3098 = bits(_T_3085, 2, 2) @[el2_lib.scala 327:36] - _T_3089[1] <= _T_3098 @[el2_lib.scala 327:30] - node _T_3099 = bits(_T_3085, 3, 3) @[el2_lib.scala 325:36] - _T_3087[2] <= _T_3099 @[el2_lib.scala 325:30] - node _T_3100 = bits(_T_3085, 3, 3) @[el2_lib.scala 326:36] - _T_3088[2] <= _T_3100 @[el2_lib.scala 326:30] - node _T_3101 = bits(_T_3085, 3, 3) @[el2_lib.scala 327:36] - _T_3089[2] <= _T_3101 @[el2_lib.scala 327:30] - node _T_3102 = bits(_T_3085, 4, 4) @[el2_lib.scala 325:36] - _T_3087[3] <= _T_3102 @[el2_lib.scala 325:30] - node _T_3103 = bits(_T_3085, 4, 4) @[el2_lib.scala 328:36] - _T_3090[0] <= _T_3103 @[el2_lib.scala 328:30] - node _T_3104 = bits(_T_3085, 5, 5) @[el2_lib.scala 326:36] - _T_3088[3] <= _T_3104 @[el2_lib.scala 326:30] - node _T_3105 = bits(_T_3085, 5, 5) @[el2_lib.scala 328:36] - _T_3090[1] <= _T_3105 @[el2_lib.scala 328:30] - node _T_3106 = bits(_T_3085, 6, 6) @[el2_lib.scala 325:36] - _T_3087[4] <= _T_3106 @[el2_lib.scala 325:30] - node _T_3107 = bits(_T_3085, 6, 6) @[el2_lib.scala 326:36] - _T_3088[4] <= _T_3107 @[el2_lib.scala 326:30] - node _T_3108 = bits(_T_3085, 6, 6) @[el2_lib.scala 328:36] - _T_3090[2] <= _T_3108 @[el2_lib.scala 328:30] - node _T_3109 = bits(_T_3085, 7, 7) @[el2_lib.scala 327:36] - _T_3089[3] <= _T_3109 @[el2_lib.scala 327:30] - node _T_3110 = bits(_T_3085, 7, 7) @[el2_lib.scala 328:36] - _T_3090[3] <= _T_3110 @[el2_lib.scala 328:30] - node _T_3111 = bits(_T_3085, 8, 8) @[el2_lib.scala 325:36] - _T_3087[5] <= _T_3111 @[el2_lib.scala 325:30] - node _T_3112 = bits(_T_3085, 8, 8) @[el2_lib.scala 327:36] - _T_3089[4] <= _T_3112 @[el2_lib.scala 327:30] - node _T_3113 = bits(_T_3085, 8, 8) @[el2_lib.scala 328:36] - _T_3090[4] <= _T_3113 @[el2_lib.scala 328:30] - node _T_3114 = bits(_T_3085, 9, 9) @[el2_lib.scala 326:36] - _T_3088[5] <= _T_3114 @[el2_lib.scala 326:30] - node _T_3115 = bits(_T_3085, 9, 9) @[el2_lib.scala 327:36] - _T_3089[5] <= _T_3115 @[el2_lib.scala 327:30] - node _T_3116 = bits(_T_3085, 9, 9) @[el2_lib.scala 328:36] - _T_3090[5] <= _T_3116 @[el2_lib.scala 328:30] - node _T_3117 = bits(_T_3085, 10, 10) @[el2_lib.scala 325:36] - _T_3087[6] <= _T_3117 @[el2_lib.scala 325:30] - node _T_3118 = bits(_T_3085, 10, 10) @[el2_lib.scala 326:36] - _T_3088[6] <= _T_3118 @[el2_lib.scala 326:30] - node _T_3119 = bits(_T_3085, 10, 10) @[el2_lib.scala 327:36] - _T_3089[6] <= _T_3119 @[el2_lib.scala 327:30] - node _T_3120 = bits(_T_3085, 10, 10) @[el2_lib.scala 328:36] - _T_3090[6] <= _T_3120 @[el2_lib.scala 328:30] - node _T_3121 = bits(_T_3085, 11, 11) @[el2_lib.scala 325:36] - _T_3087[7] <= _T_3121 @[el2_lib.scala 325:30] - node _T_3122 = bits(_T_3085, 11, 11) @[el2_lib.scala 329:36] - _T_3091[0] <= _T_3122 @[el2_lib.scala 329:30] - node _T_3123 = bits(_T_3085, 12, 12) @[el2_lib.scala 326:36] - _T_3088[7] <= _T_3123 @[el2_lib.scala 326:30] - node _T_3124 = bits(_T_3085, 12, 12) @[el2_lib.scala 329:36] - _T_3091[1] <= _T_3124 @[el2_lib.scala 329:30] - node _T_3125 = bits(_T_3085, 13, 13) @[el2_lib.scala 325:36] - _T_3087[8] <= _T_3125 @[el2_lib.scala 325:30] - node _T_3126 = bits(_T_3085, 13, 13) @[el2_lib.scala 326:36] - _T_3088[8] <= _T_3126 @[el2_lib.scala 326:30] - node _T_3127 = bits(_T_3085, 13, 13) @[el2_lib.scala 329:36] - _T_3091[2] <= _T_3127 @[el2_lib.scala 329:30] - node _T_3128 = bits(_T_3085, 14, 14) @[el2_lib.scala 327:36] - _T_3089[7] <= _T_3128 @[el2_lib.scala 327:30] - node _T_3129 = bits(_T_3085, 14, 14) @[el2_lib.scala 329:36] - _T_3091[3] <= _T_3129 @[el2_lib.scala 329:30] - node _T_3130 = bits(_T_3085, 15, 15) @[el2_lib.scala 325:36] - _T_3087[9] <= _T_3130 @[el2_lib.scala 325:30] - node _T_3131 = bits(_T_3085, 15, 15) @[el2_lib.scala 327:36] - _T_3089[8] <= _T_3131 @[el2_lib.scala 327:30] - node _T_3132 = bits(_T_3085, 15, 15) @[el2_lib.scala 329:36] - _T_3091[4] <= _T_3132 @[el2_lib.scala 329:30] - node _T_3133 = bits(_T_3085, 16, 16) @[el2_lib.scala 326:36] - _T_3088[9] <= _T_3133 @[el2_lib.scala 326:30] - node _T_3134 = bits(_T_3085, 16, 16) @[el2_lib.scala 327:36] - _T_3089[9] <= _T_3134 @[el2_lib.scala 327:30] - node _T_3135 = bits(_T_3085, 16, 16) @[el2_lib.scala 329:36] - _T_3091[5] <= _T_3135 @[el2_lib.scala 329:30] - node _T_3136 = bits(_T_3085, 17, 17) @[el2_lib.scala 325:36] - _T_3087[10] <= _T_3136 @[el2_lib.scala 325:30] - node _T_3137 = bits(_T_3085, 17, 17) @[el2_lib.scala 326:36] - _T_3088[10] <= _T_3137 @[el2_lib.scala 326:30] - node _T_3138 = bits(_T_3085, 17, 17) @[el2_lib.scala 327:36] - _T_3089[10] <= _T_3138 @[el2_lib.scala 327:30] - node _T_3139 = bits(_T_3085, 17, 17) @[el2_lib.scala 329:36] - _T_3091[6] <= _T_3139 @[el2_lib.scala 329:30] - node _T_3140 = bits(_T_3085, 18, 18) @[el2_lib.scala 328:36] - _T_3090[7] <= _T_3140 @[el2_lib.scala 328:30] - node _T_3141 = bits(_T_3085, 18, 18) @[el2_lib.scala 329:36] - _T_3091[7] <= _T_3141 @[el2_lib.scala 329:30] - node _T_3142 = bits(_T_3085, 19, 19) @[el2_lib.scala 325:36] - _T_3087[11] <= _T_3142 @[el2_lib.scala 325:30] - node _T_3143 = bits(_T_3085, 19, 19) @[el2_lib.scala 328:36] - _T_3090[8] <= _T_3143 @[el2_lib.scala 328:30] - node _T_3144 = bits(_T_3085, 19, 19) @[el2_lib.scala 329:36] - _T_3091[8] <= _T_3144 @[el2_lib.scala 329:30] - node _T_3145 = bits(_T_3085, 20, 20) @[el2_lib.scala 326:36] - _T_3088[11] <= _T_3145 @[el2_lib.scala 326:30] - node _T_3146 = bits(_T_3085, 20, 20) @[el2_lib.scala 328:36] - _T_3090[9] <= _T_3146 @[el2_lib.scala 328:30] - node _T_3147 = bits(_T_3085, 20, 20) @[el2_lib.scala 329:36] - _T_3091[9] <= _T_3147 @[el2_lib.scala 329:30] - node _T_3148 = bits(_T_3085, 21, 21) @[el2_lib.scala 325:36] - _T_3087[12] <= _T_3148 @[el2_lib.scala 325:30] - node _T_3149 = bits(_T_3085, 21, 21) @[el2_lib.scala 326:36] - _T_3088[12] <= _T_3149 @[el2_lib.scala 326:30] - node _T_3150 = bits(_T_3085, 21, 21) @[el2_lib.scala 328:36] - _T_3090[10] <= _T_3150 @[el2_lib.scala 328:30] - node _T_3151 = bits(_T_3085, 21, 21) @[el2_lib.scala 329:36] - _T_3091[10] <= _T_3151 @[el2_lib.scala 329:30] - node _T_3152 = bits(_T_3085, 22, 22) @[el2_lib.scala 327:36] - _T_3089[11] <= _T_3152 @[el2_lib.scala 327:30] - node _T_3153 = bits(_T_3085, 22, 22) @[el2_lib.scala 328:36] - _T_3090[11] <= _T_3153 @[el2_lib.scala 328:30] - node _T_3154 = bits(_T_3085, 22, 22) @[el2_lib.scala 329:36] - _T_3091[11] <= _T_3154 @[el2_lib.scala 329:30] - node _T_3155 = bits(_T_3085, 23, 23) @[el2_lib.scala 325:36] - _T_3087[13] <= _T_3155 @[el2_lib.scala 325:30] - node _T_3156 = bits(_T_3085, 23, 23) @[el2_lib.scala 327:36] - _T_3089[12] <= _T_3156 @[el2_lib.scala 327:30] - node _T_3157 = bits(_T_3085, 23, 23) @[el2_lib.scala 328:36] - _T_3090[12] <= _T_3157 @[el2_lib.scala 328:30] - node _T_3158 = bits(_T_3085, 23, 23) @[el2_lib.scala 329:36] - _T_3091[12] <= _T_3158 @[el2_lib.scala 329:30] - node _T_3159 = bits(_T_3085, 24, 24) @[el2_lib.scala 326:36] - _T_3088[13] <= _T_3159 @[el2_lib.scala 326:30] - node _T_3160 = bits(_T_3085, 24, 24) @[el2_lib.scala 327:36] - _T_3089[13] <= _T_3160 @[el2_lib.scala 327:30] - node _T_3161 = bits(_T_3085, 24, 24) @[el2_lib.scala 328:36] - _T_3090[13] <= _T_3161 @[el2_lib.scala 328:30] - node _T_3162 = bits(_T_3085, 24, 24) @[el2_lib.scala 329:36] - _T_3091[13] <= _T_3162 @[el2_lib.scala 329:30] - node _T_3163 = bits(_T_3085, 25, 25) @[el2_lib.scala 325:36] - _T_3087[14] <= _T_3163 @[el2_lib.scala 325:30] - node _T_3164 = bits(_T_3085, 25, 25) @[el2_lib.scala 326:36] - _T_3088[14] <= _T_3164 @[el2_lib.scala 326:30] - node _T_3165 = bits(_T_3085, 25, 25) @[el2_lib.scala 327:36] - _T_3089[14] <= _T_3165 @[el2_lib.scala 327:30] - node _T_3166 = bits(_T_3085, 25, 25) @[el2_lib.scala 328:36] - _T_3090[14] <= _T_3166 @[el2_lib.scala 328:30] - node _T_3167 = bits(_T_3085, 25, 25) @[el2_lib.scala 329:36] - _T_3091[14] <= _T_3167 @[el2_lib.scala 329:30] - node _T_3168 = bits(_T_3085, 26, 26) @[el2_lib.scala 325:36] - _T_3087[15] <= _T_3168 @[el2_lib.scala 325:30] - node _T_3169 = bits(_T_3085, 26, 26) @[el2_lib.scala 330:36] - _T_3092[0] <= _T_3169 @[el2_lib.scala 330:30] - node _T_3170 = bits(_T_3085, 27, 27) @[el2_lib.scala 326:36] - _T_3088[15] <= _T_3170 @[el2_lib.scala 326:30] - node _T_3171 = bits(_T_3085, 27, 27) @[el2_lib.scala 330:36] - _T_3092[1] <= _T_3171 @[el2_lib.scala 330:30] - node _T_3172 = bits(_T_3085, 28, 28) @[el2_lib.scala 325:36] - _T_3087[16] <= _T_3172 @[el2_lib.scala 325:30] - node _T_3173 = bits(_T_3085, 28, 28) @[el2_lib.scala 326:36] - _T_3088[16] <= _T_3173 @[el2_lib.scala 326:30] - node _T_3174 = bits(_T_3085, 28, 28) @[el2_lib.scala 330:36] - _T_3092[2] <= _T_3174 @[el2_lib.scala 330:30] - node _T_3175 = bits(_T_3085, 29, 29) @[el2_lib.scala 327:36] - _T_3089[15] <= _T_3175 @[el2_lib.scala 327:30] - node _T_3176 = bits(_T_3085, 29, 29) @[el2_lib.scala 330:36] - _T_3092[3] <= _T_3176 @[el2_lib.scala 330:30] - node _T_3177 = bits(_T_3085, 30, 30) @[el2_lib.scala 325:36] - _T_3087[17] <= _T_3177 @[el2_lib.scala 325:30] - node _T_3178 = bits(_T_3085, 30, 30) @[el2_lib.scala 327:36] - _T_3089[16] <= _T_3178 @[el2_lib.scala 327:30] - node _T_3179 = bits(_T_3085, 30, 30) @[el2_lib.scala 330:36] - _T_3092[4] <= _T_3179 @[el2_lib.scala 330:30] - node _T_3180 = bits(_T_3085, 31, 31) @[el2_lib.scala 326:36] - _T_3088[17] <= _T_3180 @[el2_lib.scala 326:30] - node _T_3181 = bits(_T_3085, 31, 31) @[el2_lib.scala 327:36] - _T_3089[17] <= _T_3181 @[el2_lib.scala 327:30] - node _T_3182 = bits(_T_3085, 31, 31) @[el2_lib.scala 330:36] - _T_3092[5] <= _T_3182 @[el2_lib.scala 330:30] - node _T_3183 = xorr(_T_3085) @[el2_lib.scala 333:30] - node _T_3184 = xorr(_T_3086) @[el2_lib.scala 333:44] - node _T_3185 = xor(_T_3183, _T_3184) @[el2_lib.scala 333:35] - node _T_3186 = not(UInt<1>("h00")) @[el2_lib.scala 333:52] - node _T_3187 = and(_T_3185, _T_3186) @[el2_lib.scala 333:50] - node _T_3188 = bits(_T_3086, 5, 5) @[el2_lib.scala 333:68] - node _T_3189 = cat(_T_3092[2], _T_3092[1]) @[el2_lib.scala 333:76] - node _T_3190 = cat(_T_3189, _T_3092[0]) @[el2_lib.scala 333:76] - node _T_3191 = cat(_T_3092[5], _T_3092[4]) @[el2_lib.scala 333:76] - node _T_3192 = cat(_T_3191, _T_3092[3]) @[el2_lib.scala 333:76] - node _T_3193 = cat(_T_3192, _T_3190) @[el2_lib.scala 333:76] - node _T_3194 = xorr(_T_3193) @[el2_lib.scala 333:83] - node _T_3195 = xor(_T_3188, _T_3194) @[el2_lib.scala 333:71] - node _T_3196 = bits(_T_3086, 4, 4) @[el2_lib.scala 333:95] - node _T_3197 = cat(_T_3091[2], _T_3091[1]) @[el2_lib.scala 333:103] - node _T_3198 = cat(_T_3197, _T_3091[0]) @[el2_lib.scala 333:103] - node _T_3199 = cat(_T_3091[4], _T_3091[3]) @[el2_lib.scala 333:103] - node _T_3200 = cat(_T_3091[6], _T_3091[5]) @[el2_lib.scala 333:103] - node _T_3201 = cat(_T_3200, _T_3199) @[el2_lib.scala 333:103] - node _T_3202 = cat(_T_3201, _T_3198) @[el2_lib.scala 333:103] - node _T_3203 = cat(_T_3091[8], _T_3091[7]) @[el2_lib.scala 333:103] - node _T_3204 = cat(_T_3091[10], _T_3091[9]) @[el2_lib.scala 333:103] - node _T_3205 = cat(_T_3204, _T_3203) @[el2_lib.scala 333:103] - node _T_3206 = cat(_T_3091[12], _T_3091[11]) @[el2_lib.scala 333:103] - node _T_3207 = cat(_T_3091[14], _T_3091[13]) @[el2_lib.scala 333:103] - node _T_3208 = cat(_T_3207, _T_3206) @[el2_lib.scala 333:103] - node _T_3209 = cat(_T_3208, _T_3205) @[el2_lib.scala 333:103] - node _T_3210 = cat(_T_3209, _T_3202) @[el2_lib.scala 333:103] - node _T_3211 = xorr(_T_3210) @[el2_lib.scala 333:110] - node _T_3212 = xor(_T_3196, _T_3211) @[el2_lib.scala 333:98] - node _T_3213 = bits(_T_3086, 3, 3) @[el2_lib.scala 333:122] - node _T_3214 = cat(_T_3090[2], _T_3090[1]) @[el2_lib.scala 333:130] - node _T_3215 = cat(_T_3214, _T_3090[0]) @[el2_lib.scala 333:130] - node _T_3216 = cat(_T_3090[4], _T_3090[3]) @[el2_lib.scala 333:130] - node _T_3217 = cat(_T_3090[6], _T_3090[5]) @[el2_lib.scala 333:130] - node _T_3218 = cat(_T_3217, _T_3216) @[el2_lib.scala 333:130] - node _T_3219 = cat(_T_3218, _T_3215) @[el2_lib.scala 333:130] - node _T_3220 = cat(_T_3090[8], _T_3090[7]) @[el2_lib.scala 333:130] - node _T_3221 = cat(_T_3090[10], _T_3090[9]) @[el2_lib.scala 333:130] - node _T_3222 = cat(_T_3221, _T_3220) @[el2_lib.scala 333:130] - node _T_3223 = cat(_T_3090[12], _T_3090[11]) @[el2_lib.scala 333:130] - node _T_3224 = cat(_T_3090[14], _T_3090[13]) @[el2_lib.scala 333:130] - node _T_3225 = cat(_T_3224, _T_3223) @[el2_lib.scala 333:130] - node _T_3226 = cat(_T_3225, _T_3222) @[el2_lib.scala 333:130] - node _T_3227 = cat(_T_3226, _T_3219) @[el2_lib.scala 333:130] - node _T_3228 = xorr(_T_3227) @[el2_lib.scala 333:137] - node _T_3229 = xor(_T_3213, _T_3228) @[el2_lib.scala 333:125] - node _T_3230 = bits(_T_3086, 2, 2) @[el2_lib.scala 333:149] - node _T_3231 = cat(_T_3089[1], _T_3089[0]) @[el2_lib.scala 333:157] - node _T_3232 = cat(_T_3089[3], _T_3089[2]) @[el2_lib.scala 333:157] - node _T_3233 = cat(_T_3232, _T_3231) @[el2_lib.scala 333:157] - node _T_3234 = cat(_T_3089[5], _T_3089[4]) @[el2_lib.scala 333:157] - node _T_3235 = cat(_T_3089[8], _T_3089[7]) @[el2_lib.scala 333:157] - node _T_3236 = cat(_T_3235, _T_3089[6]) @[el2_lib.scala 333:157] - node _T_3237 = cat(_T_3236, _T_3234) @[el2_lib.scala 333:157] - node _T_3238 = cat(_T_3237, _T_3233) @[el2_lib.scala 333:157] - node _T_3239 = cat(_T_3089[10], _T_3089[9]) @[el2_lib.scala 333:157] - node _T_3240 = cat(_T_3089[12], _T_3089[11]) @[el2_lib.scala 333:157] - node _T_3241 = cat(_T_3240, _T_3239) @[el2_lib.scala 333:157] - node _T_3242 = cat(_T_3089[14], _T_3089[13]) @[el2_lib.scala 333:157] - node _T_3243 = cat(_T_3089[17], _T_3089[16]) @[el2_lib.scala 333:157] - node _T_3244 = cat(_T_3243, _T_3089[15]) @[el2_lib.scala 333:157] - node _T_3245 = cat(_T_3244, _T_3242) @[el2_lib.scala 333:157] - node _T_3246 = cat(_T_3245, _T_3241) @[el2_lib.scala 333:157] - node _T_3247 = cat(_T_3246, _T_3238) @[el2_lib.scala 333:157] - node _T_3248 = xorr(_T_3247) @[el2_lib.scala 333:164] - node _T_3249 = xor(_T_3230, _T_3248) @[el2_lib.scala 333:152] - node _T_3250 = bits(_T_3086, 1, 1) @[el2_lib.scala 333:176] - node _T_3251 = cat(_T_3088[1], _T_3088[0]) @[el2_lib.scala 333:184] - node _T_3252 = cat(_T_3088[3], _T_3088[2]) @[el2_lib.scala 333:184] - node _T_3253 = cat(_T_3252, _T_3251) @[el2_lib.scala 333:184] - node _T_3254 = cat(_T_3088[5], _T_3088[4]) @[el2_lib.scala 333:184] - node _T_3255 = cat(_T_3088[8], _T_3088[7]) @[el2_lib.scala 333:184] - node _T_3256 = cat(_T_3255, _T_3088[6]) @[el2_lib.scala 333:184] - node _T_3257 = cat(_T_3256, _T_3254) @[el2_lib.scala 333:184] - node _T_3258 = cat(_T_3257, _T_3253) @[el2_lib.scala 333:184] - node _T_3259 = cat(_T_3088[10], _T_3088[9]) @[el2_lib.scala 333:184] - node _T_3260 = cat(_T_3088[12], _T_3088[11]) @[el2_lib.scala 333:184] - node _T_3261 = cat(_T_3260, _T_3259) @[el2_lib.scala 333:184] - node _T_3262 = cat(_T_3088[14], _T_3088[13]) @[el2_lib.scala 333:184] - node _T_3263 = cat(_T_3088[17], _T_3088[16]) @[el2_lib.scala 333:184] - node _T_3264 = cat(_T_3263, _T_3088[15]) @[el2_lib.scala 333:184] - node _T_3265 = cat(_T_3264, _T_3262) @[el2_lib.scala 333:184] - node _T_3266 = cat(_T_3265, _T_3261) @[el2_lib.scala 333:184] - node _T_3267 = cat(_T_3266, _T_3258) @[el2_lib.scala 333:184] - node _T_3268 = xorr(_T_3267) @[el2_lib.scala 333:191] - node _T_3269 = xor(_T_3250, _T_3268) @[el2_lib.scala 333:179] - node _T_3270 = bits(_T_3086, 0, 0) @[el2_lib.scala 333:203] - node _T_3271 = cat(_T_3087[1], _T_3087[0]) @[el2_lib.scala 333:211] - node _T_3272 = cat(_T_3087[3], _T_3087[2]) @[el2_lib.scala 333:211] - node _T_3273 = cat(_T_3272, _T_3271) @[el2_lib.scala 333:211] - node _T_3274 = cat(_T_3087[5], _T_3087[4]) @[el2_lib.scala 333:211] - node _T_3275 = cat(_T_3087[8], _T_3087[7]) @[el2_lib.scala 333:211] - node _T_3276 = cat(_T_3275, _T_3087[6]) @[el2_lib.scala 333:211] - node _T_3277 = cat(_T_3276, _T_3274) @[el2_lib.scala 333:211] - node _T_3278 = cat(_T_3277, _T_3273) @[el2_lib.scala 333:211] - node _T_3279 = cat(_T_3087[10], _T_3087[9]) @[el2_lib.scala 333:211] - node _T_3280 = cat(_T_3087[12], _T_3087[11]) @[el2_lib.scala 333:211] - node _T_3281 = cat(_T_3280, _T_3279) @[el2_lib.scala 333:211] - node _T_3282 = cat(_T_3087[14], _T_3087[13]) @[el2_lib.scala 333:211] - node _T_3283 = cat(_T_3087[17], _T_3087[16]) @[el2_lib.scala 333:211] - node _T_3284 = cat(_T_3283, _T_3087[15]) @[el2_lib.scala 333:211] - node _T_3285 = cat(_T_3284, _T_3282) @[el2_lib.scala 333:211] - node _T_3286 = cat(_T_3285, _T_3281) @[el2_lib.scala 333:211] - node _T_3287 = cat(_T_3286, _T_3278) @[el2_lib.scala 333:211] - node _T_3288 = xorr(_T_3287) @[el2_lib.scala 333:218] - node _T_3289 = xor(_T_3270, _T_3288) @[el2_lib.scala 333:206] - node _T_3290 = cat(_T_3249, _T_3269) @[Cat.scala 29:58] - node _T_3291 = cat(_T_3290, _T_3289) @[Cat.scala 29:58] - node _T_3292 = cat(_T_3212, _T_3229) @[Cat.scala 29:58] - node _T_3293 = cat(_T_3187, _T_3195) @[Cat.scala 29:58] - node _T_3294 = cat(_T_3293, _T_3292) @[Cat.scala 29:58] - node _T_3295 = cat(_T_3294, _T_3291) @[Cat.scala 29:58] - node _T_3296 = neq(_T_3295, UInt<1>("h00")) @[el2_lib.scala 334:44] - node _T_3297 = and(_T_3084, _T_3296) @[el2_lib.scala 334:32] - node _T_3298 = bits(_T_3295, 6, 6) @[el2_lib.scala 334:64] - node _T_3299 = and(_T_3297, _T_3298) @[el2_lib.scala 334:53] - node _T_3300 = neq(_T_3295, UInt<1>("h00")) @[el2_lib.scala 335:44] - node _T_3301 = and(_T_3084, _T_3300) @[el2_lib.scala 335:32] - node _T_3302 = bits(_T_3295, 6, 6) @[el2_lib.scala 335:65] - node _T_3303 = not(_T_3302) @[el2_lib.scala 335:55] - node _T_3304 = and(_T_3301, _T_3303) @[el2_lib.scala 335:53] - wire _T_3305 : UInt<1>[39] @[el2_lib.scala 336:26] - node _T_3306 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3307 = eq(_T_3306, UInt<1>("h01")) @[el2_lib.scala 339:41] - _T_3305[0] <= _T_3307 @[el2_lib.scala 339:23] - node _T_3308 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3309 = eq(_T_3308, UInt<2>("h02")) @[el2_lib.scala 339:41] - _T_3305[1] <= _T_3309 @[el2_lib.scala 339:23] - node _T_3310 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3311 = eq(_T_3310, UInt<2>("h03")) @[el2_lib.scala 339:41] - _T_3305[2] <= _T_3311 @[el2_lib.scala 339:23] - node _T_3312 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3313 = eq(_T_3312, UInt<3>("h04")) @[el2_lib.scala 339:41] - _T_3305[3] <= _T_3313 @[el2_lib.scala 339:23] - node _T_3314 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3315 = eq(_T_3314, UInt<3>("h05")) @[el2_lib.scala 339:41] - _T_3305[4] <= _T_3315 @[el2_lib.scala 339:23] - node _T_3316 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3317 = eq(_T_3316, UInt<3>("h06")) @[el2_lib.scala 339:41] - _T_3305[5] <= _T_3317 @[el2_lib.scala 339:23] - node _T_3318 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3319 = eq(_T_3318, UInt<3>("h07")) @[el2_lib.scala 339:41] - _T_3305[6] <= _T_3319 @[el2_lib.scala 339:23] - node _T_3320 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3321 = eq(_T_3320, UInt<4>("h08")) @[el2_lib.scala 339:41] - _T_3305[7] <= _T_3321 @[el2_lib.scala 339:23] - node _T_3322 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3323 = eq(_T_3322, UInt<4>("h09")) @[el2_lib.scala 339:41] - _T_3305[8] <= _T_3323 @[el2_lib.scala 339:23] - node _T_3324 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3325 = eq(_T_3324, UInt<4>("h0a")) @[el2_lib.scala 339:41] - _T_3305[9] <= _T_3325 @[el2_lib.scala 339:23] - node _T_3326 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3327 = eq(_T_3326, UInt<4>("h0b")) @[el2_lib.scala 339:41] - _T_3305[10] <= _T_3327 @[el2_lib.scala 339:23] - node _T_3328 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3329 = eq(_T_3328, UInt<4>("h0c")) @[el2_lib.scala 339:41] - _T_3305[11] <= _T_3329 @[el2_lib.scala 339:23] - node _T_3330 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3331 = eq(_T_3330, UInt<4>("h0d")) @[el2_lib.scala 339:41] - _T_3305[12] <= _T_3331 @[el2_lib.scala 339:23] - node _T_3332 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3333 = eq(_T_3332, UInt<4>("h0e")) @[el2_lib.scala 339:41] - _T_3305[13] <= _T_3333 @[el2_lib.scala 339:23] - node _T_3334 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3335 = eq(_T_3334, UInt<4>("h0f")) @[el2_lib.scala 339:41] - _T_3305[14] <= _T_3335 @[el2_lib.scala 339:23] - node _T_3336 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3337 = eq(_T_3336, UInt<5>("h010")) @[el2_lib.scala 339:41] - _T_3305[15] <= _T_3337 @[el2_lib.scala 339:23] - node _T_3338 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3339 = eq(_T_3338, UInt<5>("h011")) @[el2_lib.scala 339:41] - _T_3305[16] <= _T_3339 @[el2_lib.scala 339:23] - node _T_3340 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3341 = eq(_T_3340, UInt<5>("h012")) @[el2_lib.scala 339:41] - _T_3305[17] <= _T_3341 @[el2_lib.scala 339:23] - node _T_3342 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3343 = eq(_T_3342, UInt<5>("h013")) @[el2_lib.scala 339:41] - _T_3305[18] <= _T_3343 @[el2_lib.scala 339:23] - node _T_3344 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3345 = eq(_T_3344, UInt<5>("h014")) @[el2_lib.scala 339:41] - _T_3305[19] <= _T_3345 @[el2_lib.scala 339:23] - node _T_3346 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3347 = eq(_T_3346, UInt<5>("h015")) @[el2_lib.scala 339:41] - _T_3305[20] <= _T_3347 @[el2_lib.scala 339:23] - node _T_3348 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3349 = eq(_T_3348, UInt<5>("h016")) @[el2_lib.scala 339:41] - _T_3305[21] <= _T_3349 @[el2_lib.scala 339:23] - node _T_3350 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3351 = eq(_T_3350, UInt<5>("h017")) @[el2_lib.scala 339:41] - _T_3305[22] <= _T_3351 @[el2_lib.scala 339:23] - node _T_3352 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3353 = eq(_T_3352, UInt<5>("h018")) @[el2_lib.scala 339:41] - _T_3305[23] <= _T_3353 @[el2_lib.scala 339:23] - node _T_3354 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3355 = eq(_T_3354, UInt<5>("h019")) @[el2_lib.scala 339:41] - _T_3305[24] <= _T_3355 @[el2_lib.scala 339:23] - node _T_3356 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3357 = eq(_T_3356, UInt<5>("h01a")) @[el2_lib.scala 339:41] - _T_3305[25] <= _T_3357 @[el2_lib.scala 339:23] - node _T_3358 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3359 = eq(_T_3358, UInt<5>("h01b")) @[el2_lib.scala 339:41] - _T_3305[26] <= _T_3359 @[el2_lib.scala 339:23] - node _T_3360 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3361 = eq(_T_3360, UInt<5>("h01c")) @[el2_lib.scala 339:41] - _T_3305[27] <= _T_3361 @[el2_lib.scala 339:23] - node _T_3362 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3363 = eq(_T_3362, UInt<5>("h01d")) @[el2_lib.scala 339:41] - _T_3305[28] <= _T_3363 @[el2_lib.scala 339:23] - node _T_3364 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3365 = eq(_T_3364, UInt<5>("h01e")) @[el2_lib.scala 339:41] - _T_3305[29] <= _T_3365 @[el2_lib.scala 339:23] - node _T_3366 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3367 = eq(_T_3366, UInt<5>("h01f")) @[el2_lib.scala 339:41] - _T_3305[30] <= _T_3367 @[el2_lib.scala 339:23] - node _T_3368 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3369 = eq(_T_3368, UInt<6>("h020")) @[el2_lib.scala 339:41] - _T_3305[31] <= _T_3369 @[el2_lib.scala 339:23] - node _T_3370 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3371 = eq(_T_3370, UInt<6>("h021")) @[el2_lib.scala 339:41] - _T_3305[32] <= _T_3371 @[el2_lib.scala 339:23] - node _T_3372 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3373 = eq(_T_3372, UInt<6>("h022")) @[el2_lib.scala 339:41] - _T_3305[33] <= _T_3373 @[el2_lib.scala 339:23] - node _T_3374 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3375 = eq(_T_3374, UInt<6>("h023")) @[el2_lib.scala 339:41] - _T_3305[34] <= _T_3375 @[el2_lib.scala 339:23] - node _T_3376 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3377 = eq(_T_3376, UInt<6>("h024")) @[el2_lib.scala 339:41] - _T_3305[35] <= _T_3377 @[el2_lib.scala 339:23] - node _T_3378 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3379 = eq(_T_3378, UInt<6>("h025")) @[el2_lib.scala 339:41] - _T_3305[36] <= _T_3379 @[el2_lib.scala 339:23] - node _T_3380 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3381 = eq(_T_3380, UInt<6>("h026")) @[el2_lib.scala 339:41] - _T_3305[37] <= _T_3381 @[el2_lib.scala 339:23] - node _T_3382 = bits(_T_3295, 5, 0) @[el2_lib.scala 339:35] - node _T_3383 = eq(_T_3382, UInt<6>("h027")) @[el2_lib.scala 339:41] - _T_3305[38] <= _T_3383 @[el2_lib.scala 339:23] - node _T_3384 = bits(_T_3086, 6, 6) @[el2_lib.scala 341:37] - node _T_3385 = bits(_T_3085, 31, 26) @[el2_lib.scala 341:45] - node _T_3386 = bits(_T_3086, 5, 5) @[el2_lib.scala 341:60] - node _T_3387 = bits(_T_3085, 25, 11) @[el2_lib.scala 341:68] - node _T_3388 = bits(_T_3086, 4, 4) @[el2_lib.scala 341:83] - node _T_3389 = bits(_T_3085, 10, 4) @[el2_lib.scala 341:91] - node _T_3390 = bits(_T_3086, 3, 3) @[el2_lib.scala 341:105] - node _T_3391 = bits(_T_3085, 3, 1) @[el2_lib.scala 341:113] - node _T_3392 = bits(_T_3086, 2, 2) @[el2_lib.scala 341:126] - node _T_3393 = bits(_T_3085, 0, 0) @[el2_lib.scala 341:134] - node _T_3394 = bits(_T_3086, 1, 0) @[el2_lib.scala 341:145] - node _T_3395 = cat(_T_3393, _T_3394) @[Cat.scala 29:58] - node _T_3396 = cat(_T_3390, _T_3391) @[Cat.scala 29:58] - node _T_3397 = cat(_T_3396, _T_3392) @[Cat.scala 29:58] - node _T_3398 = cat(_T_3397, _T_3395) @[Cat.scala 29:58] - node _T_3399 = cat(_T_3387, _T_3388) @[Cat.scala 29:58] - node _T_3400 = cat(_T_3399, _T_3389) @[Cat.scala 29:58] - node _T_3401 = cat(_T_3384, _T_3385) @[Cat.scala 29:58] - node _T_3402 = cat(_T_3401, _T_3386) @[Cat.scala 29:58] - node _T_3403 = cat(_T_3402, _T_3400) @[Cat.scala 29:58] - node _T_3404 = cat(_T_3403, _T_3398) @[Cat.scala 29:58] - node _T_3405 = bits(_T_3299, 0, 0) @[el2_lib.scala 342:49] - node _T_3406 = cat(_T_3305[1], _T_3305[0]) @[el2_lib.scala 342:69] - node _T_3407 = cat(_T_3305[3], _T_3305[2]) @[el2_lib.scala 342:69] - node _T_3408 = cat(_T_3407, _T_3406) @[el2_lib.scala 342:69] - node _T_3409 = cat(_T_3305[5], _T_3305[4]) @[el2_lib.scala 342:69] - node _T_3410 = cat(_T_3305[8], _T_3305[7]) @[el2_lib.scala 342:69] - node _T_3411 = cat(_T_3410, _T_3305[6]) @[el2_lib.scala 342:69] - node _T_3412 = cat(_T_3411, _T_3409) @[el2_lib.scala 342:69] - node _T_3413 = cat(_T_3412, _T_3408) @[el2_lib.scala 342:69] - node _T_3414 = cat(_T_3305[10], _T_3305[9]) @[el2_lib.scala 342:69] - node _T_3415 = cat(_T_3305[13], _T_3305[12]) @[el2_lib.scala 342:69] - node _T_3416 = cat(_T_3415, _T_3305[11]) @[el2_lib.scala 342:69] - node _T_3417 = cat(_T_3416, _T_3414) @[el2_lib.scala 342:69] - node _T_3418 = cat(_T_3305[15], _T_3305[14]) @[el2_lib.scala 342:69] - node _T_3419 = cat(_T_3305[18], _T_3305[17]) @[el2_lib.scala 342:69] - node _T_3420 = cat(_T_3419, _T_3305[16]) @[el2_lib.scala 342:69] - node _T_3421 = cat(_T_3420, _T_3418) @[el2_lib.scala 342:69] - node _T_3422 = cat(_T_3421, _T_3417) @[el2_lib.scala 342:69] - node _T_3423 = cat(_T_3422, _T_3413) @[el2_lib.scala 342:69] - node _T_3424 = cat(_T_3305[20], _T_3305[19]) @[el2_lib.scala 342:69] - node _T_3425 = cat(_T_3305[23], _T_3305[22]) @[el2_lib.scala 342:69] - node _T_3426 = cat(_T_3425, _T_3305[21]) @[el2_lib.scala 342:69] - node _T_3427 = cat(_T_3426, _T_3424) @[el2_lib.scala 342:69] - node _T_3428 = cat(_T_3305[25], _T_3305[24]) @[el2_lib.scala 342:69] - node _T_3429 = cat(_T_3305[28], _T_3305[27]) @[el2_lib.scala 342:69] - node _T_3430 = cat(_T_3429, _T_3305[26]) @[el2_lib.scala 342:69] - node _T_3431 = cat(_T_3430, _T_3428) @[el2_lib.scala 342:69] - node _T_3432 = cat(_T_3431, _T_3427) @[el2_lib.scala 342:69] - node _T_3433 = cat(_T_3305[30], _T_3305[29]) @[el2_lib.scala 342:69] - node _T_3434 = cat(_T_3305[33], _T_3305[32]) @[el2_lib.scala 342:69] - node _T_3435 = cat(_T_3434, _T_3305[31]) @[el2_lib.scala 342:69] - node _T_3436 = cat(_T_3435, _T_3433) @[el2_lib.scala 342:69] - node _T_3437 = cat(_T_3305[35], _T_3305[34]) @[el2_lib.scala 342:69] - node _T_3438 = cat(_T_3305[38], _T_3305[37]) @[el2_lib.scala 342:69] - node _T_3439 = cat(_T_3438, _T_3305[36]) @[el2_lib.scala 342:69] - node _T_3440 = cat(_T_3439, _T_3437) @[el2_lib.scala 342:69] - node _T_3441 = cat(_T_3440, _T_3436) @[el2_lib.scala 342:69] - node _T_3442 = cat(_T_3441, _T_3432) @[el2_lib.scala 342:69] - node _T_3443 = cat(_T_3442, _T_3423) @[el2_lib.scala 342:69] - node _T_3444 = xor(_T_3443, _T_3404) @[el2_lib.scala 342:76] - node _T_3445 = mux(_T_3405, _T_3444, _T_3404) @[el2_lib.scala 342:31] - node _T_3446 = bits(_T_3445, 37, 32) @[el2_lib.scala 344:37] - node _T_3447 = bits(_T_3445, 30, 16) @[el2_lib.scala 344:61] - node _T_3448 = bits(_T_3445, 14, 8) @[el2_lib.scala 344:86] - node _T_3449 = bits(_T_3445, 6, 4) @[el2_lib.scala 344:110] - node _T_3450 = bits(_T_3445, 2, 2) @[el2_lib.scala 344:133] - node _T_3451 = cat(_T_3449, _T_3450) @[Cat.scala 29:58] - node _T_3452 = cat(_T_3446, _T_3447) @[Cat.scala 29:58] - node _T_3453 = cat(_T_3452, _T_3448) @[Cat.scala 29:58] - node _T_3454 = cat(_T_3453, _T_3451) @[Cat.scala 29:58] - node _T_3455 = bits(_T_3445, 38, 38) @[el2_lib.scala 345:39] - node _T_3456 = bits(_T_3295, 6, 0) @[el2_lib.scala 345:56] - node _T_3457 = eq(_T_3456, UInt<7>("h040")) @[el2_lib.scala 345:62] - node _T_3458 = xor(_T_3455, _T_3457) @[el2_lib.scala 345:44] - node _T_3459 = bits(_T_3445, 31, 31) @[el2_lib.scala 345:102] - node _T_3460 = bits(_T_3445, 15, 15) @[el2_lib.scala 345:124] - node _T_3461 = bits(_T_3445, 7, 7) @[el2_lib.scala 345:146] - node _T_3462 = bits(_T_3445, 3, 3) @[el2_lib.scala 345:167] - node _T_3463 = bits(_T_3445, 1, 0) @[el2_lib.scala 345:188] - node _T_3464 = cat(_T_3461, _T_3462) @[Cat.scala 29:58] - node _T_3465 = cat(_T_3464, _T_3463) @[Cat.scala 29:58] - node _T_3466 = cat(_T_3458, _T_3459) @[Cat.scala 29:58] - node _T_3467 = cat(_T_3466, _T_3460) @[Cat.scala 29:58] - node _T_3468 = cat(_T_3467, _T_3465) @[Cat.scala 29:58] - node _T_3469 = bits(iccm_ecc_word_enable, 1, 1) @[el2_ifu_mem_ctl.scala 675:73] - node _T_3470 = bits(io.iccm_rd_data_ecc, 70, 39) @[el2_ifu_mem_ctl.scala 675:93] - node _T_3471 = bits(io.iccm_rd_data_ecc, 77, 71) @[el2_ifu_mem_ctl.scala 675:128] - wire _T_3472 : UInt<1>[18] @[el2_lib.scala 313:18] - wire _T_3473 : UInt<1>[18] @[el2_lib.scala 314:18] - wire _T_3474 : UInt<1>[18] @[el2_lib.scala 315:18] - wire _T_3475 : UInt<1>[15] @[el2_lib.scala 316:18] - wire _T_3476 : UInt<1>[15] @[el2_lib.scala 317:18] - wire _T_3477 : UInt<1>[6] @[el2_lib.scala 318:18] - node _T_3478 = bits(_T_3470, 0, 0) @[el2_lib.scala 325:36] - _T_3472[0] <= _T_3478 @[el2_lib.scala 325:30] - node _T_3479 = bits(_T_3470, 0, 0) @[el2_lib.scala 326:36] - _T_3473[0] <= _T_3479 @[el2_lib.scala 326:30] - node _T_3480 = bits(_T_3470, 1, 1) @[el2_lib.scala 325:36] - _T_3472[1] <= _T_3480 @[el2_lib.scala 325:30] - node _T_3481 = bits(_T_3470, 1, 1) @[el2_lib.scala 327:36] - _T_3474[0] <= _T_3481 @[el2_lib.scala 327:30] - node _T_3482 = bits(_T_3470, 2, 2) @[el2_lib.scala 326:36] - _T_3473[1] <= _T_3482 @[el2_lib.scala 326:30] - node _T_3483 = bits(_T_3470, 2, 2) @[el2_lib.scala 327:36] - _T_3474[1] <= _T_3483 @[el2_lib.scala 327:30] - node _T_3484 = bits(_T_3470, 3, 3) @[el2_lib.scala 325:36] - _T_3472[2] <= _T_3484 @[el2_lib.scala 325:30] - node _T_3485 = bits(_T_3470, 3, 3) @[el2_lib.scala 326:36] - _T_3473[2] <= _T_3485 @[el2_lib.scala 326:30] - node _T_3486 = bits(_T_3470, 3, 3) @[el2_lib.scala 327:36] - _T_3474[2] <= _T_3486 @[el2_lib.scala 327:30] - node _T_3487 = bits(_T_3470, 4, 4) @[el2_lib.scala 325:36] - _T_3472[3] <= _T_3487 @[el2_lib.scala 325:30] - node _T_3488 = bits(_T_3470, 4, 4) @[el2_lib.scala 328:36] - _T_3475[0] <= _T_3488 @[el2_lib.scala 328:30] - node _T_3489 = bits(_T_3470, 5, 5) @[el2_lib.scala 326:36] - _T_3473[3] <= _T_3489 @[el2_lib.scala 326:30] - node _T_3490 = bits(_T_3470, 5, 5) @[el2_lib.scala 328:36] - _T_3475[1] <= _T_3490 @[el2_lib.scala 328:30] - node _T_3491 = bits(_T_3470, 6, 6) @[el2_lib.scala 325:36] - _T_3472[4] <= _T_3491 @[el2_lib.scala 325:30] - node _T_3492 = bits(_T_3470, 6, 6) @[el2_lib.scala 326:36] - _T_3473[4] <= _T_3492 @[el2_lib.scala 326:30] - node _T_3493 = bits(_T_3470, 6, 6) @[el2_lib.scala 328:36] - _T_3475[2] <= _T_3493 @[el2_lib.scala 328:30] - node _T_3494 = bits(_T_3470, 7, 7) @[el2_lib.scala 327:36] - _T_3474[3] <= _T_3494 @[el2_lib.scala 327:30] - node _T_3495 = bits(_T_3470, 7, 7) @[el2_lib.scala 328:36] - _T_3475[3] <= _T_3495 @[el2_lib.scala 328:30] - node _T_3496 = bits(_T_3470, 8, 8) @[el2_lib.scala 325:36] - _T_3472[5] <= _T_3496 @[el2_lib.scala 325:30] - node _T_3497 = bits(_T_3470, 8, 8) @[el2_lib.scala 327:36] - _T_3474[4] <= _T_3497 @[el2_lib.scala 327:30] - node _T_3498 = bits(_T_3470, 8, 8) @[el2_lib.scala 328:36] - _T_3475[4] <= _T_3498 @[el2_lib.scala 328:30] - node _T_3499 = bits(_T_3470, 9, 9) @[el2_lib.scala 326:36] - _T_3473[5] <= _T_3499 @[el2_lib.scala 326:30] - node _T_3500 = bits(_T_3470, 9, 9) @[el2_lib.scala 327:36] - _T_3474[5] <= _T_3500 @[el2_lib.scala 327:30] - node _T_3501 = bits(_T_3470, 9, 9) @[el2_lib.scala 328:36] - _T_3475[5] <= _T_3501 @[el2_lib.scala 328:30] - node _T_3502 = bits(_T_3470, 10, 10) @[el2_lib.scala 325:36] - _T_3472[6] <= _T_3502 @[el2_lib.scala 325:30] - node _T_3503 = bits(_T_3470, 10, 10) @[el2_lib.scala 326:36] - _T_3473[6] <= _T_3503 @[el2_lib.scala 326:30] - node _T_3504 = bits(_T_3470, 10, 10) @[el2_lib.scala 327:36] - _T_3474[6] <= _T_3504 @[el2_lib.scala 327:30] - node _T_3505 = bits(_T_3470, 10, 10) @[el2_lib.scala 328:36] - _T_3475[6] <= _T_3505 @[el2_lib.scala 328:30] - node _T_3506 = bits(_T_3470, 11, 11) @[el2_lib.scala 325:36] - _T_3472[7] <= _T_3506 @[el2_lib.scala 325:30] - node _T_3507 = bits(_T_3470, 11, 11) @[el2_lib.scala 329:36] - _T_3476[0] <= _T_3507 @[el2_lib.scala 329:30] - node _T_3508 = bits(_T_3470, 12, 12) @[el2_lib.scala 326:36] - _T_3473[7] <= _T_3508 @[el2_lib.scala 326:30] - node _T_3509 = bits(_T_3470, 12, 12) @[el2_lib.scala 329:36] - _T_3476[1] <= _T_3509 @[el2_lib.scala 329:30] - node _T_3510 = bits(_T_3470, 13, 13) @[el2_lib.scala 325:36] - _T_3472[8] <= _T_3510 @[el2_lib.scala 325:30] - node _T_3511 = bits(_T_3470, 13, 13) @[el2_lib.scala 326:36] - _T_3473[8] <= _T_3511 @[el2_lib.scala 326:30] - node _T_3512 = bits(_T_3470, 13, 13) @[el2_lib.scala 329:36] - _T_3476[2] <= _T_3512 @[el2_lib.scala 329:30] - node _T_3513 = bits(_T_3470, 14, 14) @[el2_lib.scala 327:36] - _T_3474[7] <= _T_3513 @[el2_lib.scala 327:30] - node _T_3514 = bits(_T_3470, 14, 14) @[el2_lib.scala 329:36] - _T_3476[3] <= _T_3514 @[el2_lib.scala 329:30] - node _T_3515 = bits(_T_3470, 15, 15) @[el2_lib.scala 325:36] - _T_3472[9] <= _T_3515 @[el2_lib.scala 325:30] - node _T_3516 = bits(_T_3470, 15, 15) @[el2_lib.scala 327:36] - _T_3474[8] <= _T_3516 @[el2_lib.scala 327:30] - node _T_3517 = bits(_T_3470, 15, 15) @[el2_lib.scala 329:36] - _T_3476[4] <= _T_3517 @[el2_lib.scala 329:30] - node _T_3518 = bits(_T_3470, 16, 16) @[el2_lib.scala 326:36] - _T_3473[9] <= _T_3518 @[el2_lib.scala 326:30] - node _T_3519 = bits(_T_3470, 16, 16) @[el2_lib.scala 327:36] - _T_3474[9] <= _T_3519 @[el2_lib.scala 327:30] - node _T_3520 = bits(_T_3470, 16, 16) @[el2_lib.scala 329:36] - _T_3476[5] <= _T_3520 @[el2_lib.scala 329:30] - node _T_3521 = bits(_T_3470, 17, 17) @[el2_lib.scala 325:36] - _T_3472[10] <= _T_3521 @[el2_lib.scala 325:30] - node _T_3522 = bits(_T_3470, 17, 17) @[el2_lib.scala 326:36] - _T_3473[10] <= _T_3522 @[el2_lib.scala 326:30] - node _T_3523 = bits(_T_3470, 17, 17) @[el2_lib.scala 327:36] - _T_3474[10] <= _T_3523 @[el2_lib.scala 327:30] - node _T_3524 = bits(_T_3470, 17, 17) @[el2_lib.scala 329:36] - _T_3476[6] <= _T_3524 @[el2_lib.scala 329:30] - node _T_3525 = bits(_T_3470, 18, 18) @[el2_lib.scala 328:36] - _T_3475[7] <= _T_3525 @[el2_lib.scala 328:30] - node _T_3526 = bits(_T_3470, 18, 18) @[el2_lib.scala 329:36] - _T_3476[7] <= _T_3526 @[el2_lib.scala 329:30] - node _T_3527 = bits(_T_3470, 19, 19) @[el2_lib.scala 325:36] - _T_3472[11] <= _T_3527 @[el2_lib.scala 325:30] - node _T_3528 = bits(_T_3470, 19, 19) @[el2_lib.scala 328:36] - _T_3475[8] <= _T_3528 @[el2_lib.scala 328:30] - node _T_3529 = bits(_T_3470, 19, 19) @[el2_lib.scala 329:36] - _T_3476[8] <= _T_3529 @[el2_lib.scala 329:30] - node _T_3530 = bits(_T_3470, 20, 20) @[el2_lib.scala 326:36] - _T_3473[11] <= _T_3530 @[el2_lib.scala 326:30] - node _T_3531 = bits(_T_3470, 20, 20) @[el2_lib.scala 328:36] - _T_3475[9] <= _T_3531 @[el2_lib.scala 328:30] - node _T_3532 = bits(_T_3470, 20, 20) @[el2_lib.scala 329:36] - _T_3476[9] <= _T_3532 @[el2_lib.scala 329:30] - node _T_3533 = bits(_T_3470, 21, 21) @[el2_lib.scala 325:36] - _T_3472[12] <= _T_3533 @[el2_lib.scala 325:30] - node _T_3534 = bits(_T_3470, 21, 21) @[el2_lib.scala 326:36] - _T_3473[12] <= _T_3534 @[el2_lib.scala 326:30] - node _T_3535 = bits(_T_3470, 21, 21) @[el2_lib.scala 328:36] - _T_3475[10] <= _T_3535 @[el2_lib.scala 328:30] - node _T_3536 = bits(_T_3470, 21, 21) @[el2_lib.scala 329:36] - _T_3476[10] <= _T_3536 @[el2_lib.scala 329:30] - node _T_3537 = bits(_T_3470, 22, 22) @[el2_lib.scala 327:36] - _T_3474[11] <= _T_3537 @[el2_lib.scala 327:30] - node _T_3538 = bits(_T_3470, 22, 22) @[el2_lib.scala 328:36] - _T_3475[11] <= _T_3538 @[el2_lib.scala 328:30] - node _T_3539 = bits(_T_3470, 22, 22) @[el2_lib.scala 329:36] - _T_3476[11] <= _T_3539 @[el2_lib.scala 329:30] - node _T_3540 = bits(_T_3470, 23, 23) @[el2_lib.scala 325:36] - _T_3472[13] <= _T_3540 @[el2_lib.scala 325:30] - node _T_3541 = bits(_T_3470, 23, 23) @[el2_lib.scala 327:36] - _T_3474[12] <= _T_3541 @[el2_lib.scala 327:30] - node _T_3542 = bits(_T_3470, 23, 23) @[el2_lib.scala 328:36] - _T_3475[12] <= _T_3542 @[el2_lib.scala 328:30] - node _T_3543 = bits(_T_3470, 23, 23) @[el2_lib.scala 329:36] - _T_3476[12] <= _T_3543 @[el2_lib.scala 329:30] - node _T_3544 = bits(_T_3470, 24, 24) @[el2_lib.scala 326:36] - _T_3473[13] <= _T_3544 @[el2_lib.scala 326:30] - node _T_3545 = bits(_T_3470, 24, 24) @[el2_lib.scala 327:36] - _T_3474[13] <= _T_3545 @[el2_lib.scala 327:30] - node _T_3546 = bits(_T_3470, 24, 24) @[el2_lib.scala 328:36] - _T_3475[13] <= _T_3546 @[el2_lib.scala 328:30] - node _T_3547 = bits(_T_3470, 24, 24) @[el2_lib.scala 329:36] - _T_3476[13] <= _T_3547 @[el2_lib.scala 329:30] - node _T_3548 = bits(_T_3470, 25, 25) @[el2_lib.scala 325:36] - _T_3472[14] <= _T_3548 @[el2_lib.scala 325:30] - node _T_3549 = bits(_T_3470, 25, 25) @[el2_lib.scala 326:36] - _T_3473[14] <= _T_3549 @[el2_lib.scala 326:30] - node _T_3550 = bits(_T_3470, 25, 25) @[el2_lib.scala 327:36] - _T_3474[14] <= _T_3550 @[el2_lib.scala 327:30] - node _T_3551 = bits(_T_3470, 25, 25) @[el2_lib.scala 328:36] - _T_3475[14] <= _T_3551 @[el2_lib.scala 328:30] - node _T_3552 = bits(_T_3470, 25, 25) @[el2_lib.scala 329:36] - _T_3476[14] <= _T_3552 @[el2_lib.scala 329:30] - node _T_3553 = bits(_T_3470, 26, 26) @[el2_lib.scala 325:36] - _T_3472[15] <= _T_3553 @[el2_lib.scala 325:30] - node _T_3554 = bits(_T_3470, 26, 26) @[el2_lib.scala 330:36] - _T_3477[0] <= _T_3554 @[el2_lib.scala 330:30] - node _T_3555 = bits(_T_3470, 27, 27) @[el2_lib.scala 326:36] - _T_3473[15] <= _T_3555 @[el2_lib.scala 326:30] - node _T_3556 = bits(_T_3470, 27, 27) @[el2_lib.scala 330:36] - _T_3477[1] <= _T_3556 @[el2_lib.scala 330:30] - node _T_3557 = bits(_T_3470, 28, 28) @[el2_lib.scala 325:36] - _T_3472[16] <= _T_3557 @[el2_lib.scala 325:30] - node _T_3558 = bits(_T_3470, 28, 28) @[el2_lib.scala 326:36] - _T_3473[16] <= _T_3558 @[el2_lib.scala 326:30] - node _T_3559 = bits(_T_3470, 28, 28) @[el2_lib.scala 330:36] - _T_3477[2] <= _T_3559 @[el2_lib.scala 330:30] - node _T_3560 = bits(_T_3470, 29, 29) @[el2_lib.scala 327:36] - _T_3474[15] <= _T_3560 @[el2_lib.scala 327:30] - node _T_3561 = bits(_T_3470, 29, 29) @[el2_lib.scala 330:36] - _T_3477[3] <= _T_3561 @[el2_lib.scala 330:30] - node _T_3562 = bits(_T_3470, 30, 30) @[el2_lib.scala 325:36] - _T_3472[17] <= _T_3562 @[el2_lib.scala 325:30] - node _T_3563 = bits(_T_3470, 30, 30) @[el2_lib.scala 327:36] - _T_3474[16] <= _T_3563 @[el2_lib.scala 327:30] - node _T_3564 = bits(_T_3470, 30, 30) @[el2_lib.scala 330:36] - _T_3477[4] <= _T_3564 @[el2_lib.scala 330:30] - node _T_3565 = bits(_T_3470, 31, 31) @[el2_lib.scala 326:36] - _T_3473[17] <= _T_3565 @[el2_lib.scala 326:30] - node _T_3566 = bits(_T_3470, 31, 31) @[el2_lib.scala 327:36] - _T_3474[17] <= _T_3566 @[el2_lib.scala 327:30] - node _T_3567 = bits(_T_3470, 31, 31) @[el2_lib.scala 330:36] - _T_3477[5] <= _T_3567 @[el2_lib.scala 330:30] - node _T_3568 = xorr(_T_3470) @[el2_lib.scala 333:30] - node _T_3569 = xorr(_T_3471) @[el2_lib.scala 333:44] - node _T_3570 = xor(_T_3568, _T_3569) @[el2_lib.scala 333:35] - node _T_3571 = not(UInt<1>("h00")) @[el2_lib.scala 333:52] - node _T_3572 = and(_T_3570, _T_3571) @[el2_lib.scala 333:50] - node _T_3573 = bits(_T_3471, 5, 5) @[el2_lib.scala 333:68] - node _T_3574 = cat(_T_3477[2], _T_3477[1]) @[el2_lib.scala 333:76] - node _T_3575 = cat(_T_3574, _T_3477[0]) @[el2_lib.scala 333:76] - node _T_3576 = cat(_T_3477[5], _T_3477[4]) @[el2_lib.scala 333:76] - node _T_3577 = cat(_T_3576, _T_3477[3]) @[el2_lib.scala 333:76] - node _T_3578 = cat(_T_3577, _T_3575) @[el2_lib.scala 333:76] - node _T_3579 = xorr(_T_3578) @[el2_lib.scala 333:83] - node _T_3580 = xor(_T_3573, _T_3579) @[el2_lib.scala 333:71] - node _T_3581 = bits(_T_3471, 4, 4) @[el2_lib.scala 333:95] - node _T_3582 = cat(_T_3476[2], _T_3476[1]) @[el2_lib.scala 333:103] - node _T_3583 = cat(_T_3582, _T_3476[0]) @[el2_lib.scala 333:103] - node _T_3584 = cat(_T_3476[4], _T_3476[3]) @[el2_lib.scala 333:103] - node _T_3585 = cat(_T_3476[6], _T_3476[5]) @[el2_lib.scala 333:103] - node _T_3586 = cat(_T_3585, _T_3584) @[el2_lib.scala 333:103] - node _T_3587 = cat(_T_3586, _T_3583) @[el2_lib.scala 333:103] - node _T_3588 = cat(_T_3476[8], _T_3476[7]) @[el2_lib.scala 333:103] - node _T_3589 = cat(_T_3476[10], _T_3476[9]) @[el2_lib.scala 333:103] - node _T_3590 = cat(_T_3589, _T_3588) @[el2_lib.scala 333:103] - node _T_3591 = cat(_T_3476[12], _T_3476[11]) @[el2_lib.scala 333:103] - node _T_3592 = cat(_T_3476[14], _T_3476[13]) @[el2_lib.scala 333:103] - node _T_3593 = cat(_T_3592, _T_3591) @[el2_lib.scala 333:103] - node _T_3594 = cat(_T_3593, _T_3590) @[el2_lib.scala 333:103] - node _T_3595 = cat(_T_3594, _T_3587) @[el2_lib.scala 333:103] - node _T_3596 = xorr(_T_3595) @[el2_lib.scala 333:110] - node _T_3597 = xor(_T_3581, _T_3596) @[el2_lib.scala 333:98] - node _T_3598 = bits(_T_3471, 3, 3) @[el2_lib.scala 333:122] - node _T_3599 = cat(_T_3475[2], _T_3475[1]) @[el2_lib.scala 333:130] - node _T_3600 = cat(_T_3599, _T_3475[0]) @[el2_lib.scala 333:130] - node _T_3601 = cat(_T_3475[4], _T_3475[3]) @[el2_lib.scala 333:130] - node _T_3602 = cat(_T_3475[6], _T_3475[5]) @[el2_lib.scala 333:130] - node _T_3603 = cat(_T_3602, _T_3601) @[el2_lib.scala 333:130] - node _T_3604 = cat(_T_3603, _T_3600) @[el2_lib.scala 333:130] - node _T_3605 = cat(_T_3475[8], _T_3475[7]) @[el2_lib.scala 333:130] - node _T_3606 = cat(_T_3475[10], _T_3475[9]) @[el2_lib.scala 333:130] - node _T_3607 = cat(_T_3606, _T_3605) @[el2_lib.scala 333:130] - node _T_3608 = cat(_T_3475[12], _T_3475[11]) @[el2_lib.scala 333:130] - node _T_3609 = cat(_T_3475[14], _T_3475[13]) @[el2_lib.scala 333:130] - node _T_3610 = cat(_T_3609, _T_3608) @[el2_lib.scala 333:130] - node _T_3611 = cat(_T_3610, _T_3607) @[el2_lib.scala 333:130] - node _T_3612 = cat(_T_3611, _T_3604) @[el2_lib.scala 333:130] - node _T_3613 = xorr(_T_3612) @[el2_lib.scala 333:137] - node _T_3614 = xor(_T_3598, _T_3613) @[el2_lib.scala 333:125] - node _T_3615 = bits(_T_3471, 2, 2) @[el2_lib.scala 333:149] - node _T_3616 = cat(_T_3474[1], _T_3474[0]) @[el2_lib.scala 333:157] - node _T_3617 = cat(_T_3474[3], _T_3474[2]) @[el2_lib.scala 333:157] - node _T_3618 = cat(_T_3617, _T_3616) @[el2_lib.scala 333:157] - node _T_3619 = cat(_T_3474[5], _T_3474[4]) @[el2_lib.scala 333:157] - node _T_3620 = cat(_T_3474[8], _T_3474[7]) @[el2_lib.scala 333:157] - node _T_3621 = cat(_T_3620, _T_3474[6]) @[el2_lib.scala 333:157] - node _T_3622 = cat(_T_3621, _T_3619) @[el2_lib.scala 333:157] - node _T_3623 = cat(_T_3622, _T_3618) @[el2_lib.scala 333:157] - node _T_3624 = cat(_T_3474[10], _T_3474[9]) @[el2_lib.scala 333:157] - node _T_3625 = cat(_T_3474[12], _T_3474[11]) @[el2_lib.scala 333:157] - node _T_3626 = cat(_T_3625, _T_3624) @[el2_lib.scala 333:157] - node _T_3627 = cat(_T_3474[14], _T_3474[13]) @[el2_lib.scala 333:157] - node _T_3628 = cat(_T_3474[17], _T_3474[16]) @[el2_lib.scala 333:157] - node _T_3629 = cat(_T_3628, _T_3474[15]) @[el2_lib.scala 333:157] - node _T_3630 = cat(_T_3629, _T_3627) @[el2_lib.scala 333:157] - node _T_3631 = cat(_T_3630, _T_3626) @[el2_lib.scala 333:157] - node _T_3632 = cat(_T_3631, _T_3623) @[el2_lib.scala 333:157] - node _T_3633 = xorr(_T_3632) @[el2_lib.scala 333:164] - node _T_3634 = xor(_T_3615, _T_3633) @[el2_lib.scala 333:152] - node _T_3635 = bits(_T_3471, 1, 1) @[el2_lib.scala 333:176] - node _T_3636 = cat(_T_3473[1], _T_3473[0]) @[el2_lib.scala 333:184] - node _T_3637 = cat(_T_3473[3], _T_3473[2]) @[el2_lib.scala 333:184] - node _T_3638 = cat(_T_3637, _T_3636) @[el2_lib.scala 333:184] - node _T_3639 = cat(_T_3473[5], _T_3473[4]) @[el2_lib.scala 333:184] - node _T_3640 = cat(_T_3473[8], _T_3473[7]) @[el2_lib.scala 333:184] - node _T_3641 = cat(_T_3640, _T_3473[6]) @[el2_lib.scala 333:184] - node _T_3642 = cat(_T_3641, _T_3639) @[el2_lib.scala 333:184] - node _T_3643 = cat(_T_3642, _T_3638) @[el2_lib.scala 333:184] - node _T_3644 = cat(_T_3473[10], _T_3473[9]) @[el2_lib.scala 333:184] - node _T_3645 = cat(_T_3473[12], _T_3473[11]) @[el2_lib.scala 333:184] - node _T_3646 = cat(_T_3645, _T_3644) @[el2_lib.scala 333:184] - node _T_3647 = cat(_T_3473[14], _T_3473[13]) @[el2_lib.scala 333:184] - node _T_3648 = cat(_T_3473[17], _T_3473[16]) @[el2_lib.scala 333:184] - node _T_3649 = cat(_T_3648, _T_3473[15]) @[el2_lib.scala 333:184] - node _T_3650 = cat(_T_3649, _T_3647) @[el2_lib.scala 333:184] - node _T_3651 = cat(_T_3650, _T_3646) @[el2_lib.scala 333:184] - node _T_3652 = cat(_T_3651, _T_3643) @[el2_lib.scala 333:184] - node _T_3653 = xorr(_T_3652) @[el2_lib.scala 333:191] - node _T_3654 = xor(_T_3635, _T_3653) @[el2_lib.scala 333:179] - node _T_3655 = bits(_T_3471, 0, 0) @[el2_lib.scala 333:203] - node _T_3656 = cat(_T_3472[1], _T_3472[0]) @[el2_lib.scala 333:211] - node _T_3657 = cat(_T_3472[3], _T_3472[2]) @[el2_lib.scala 333:211] - node _T_3658 = cat(_T_3657, _T_3656) @[el2_lib.scala 333:211] - node _T_3659 = cat(_T_3472[5], _T_3472[4]) @[el2_lib.scala 333:211] - node _T_3660 = cat(_T_3472[8], _T_3472[7]) @[el2_lib.scala 333:211] - node _T_3661 = cat(_T_3660, _T_3472[6]) @[el2_lib.scala 333:211] - node _T_3662 = cat(_T_3661, _T_3659) @[el2_lib.scala 333:211] - node _T_3663 = cat(_T_3662, _T_3658) @[el2_lib.scala 333:211] - node _T_3664 = cat(_T_3472[10], _T_3472[9]) @[el2_lib.scala 333:211] - node _T_3665 = cat(_T_3472[12], _T_3472[11]) @[el2_lib.scala 333:211] - node _T_3666 = cat(_T_3665, _T_3664) @[el2_lib.scala 333:211] - node _T_3667 = cat(_T_3472[14], _T_3472[13]) @[el2_lib.scala 333:211] - node _T_3668 = cat(_T_3472[17], _T_3472[16]) @[el2_lib.scala 333:211] - node _T_3669 = cat(_T_3668, _T_3472[15]) @[el2_lib.scala 333:211] - node _T_3670 = cat(_T_3669, _T_3667) @[el2_lib.scala 333:211] - node _T_3671 = cat(_T_3670, _T_3666) @[el2_lib.scala 333:211] - node _T_3672 = cat(_T_3671, _T_3663) @[el2_lib.scala 333:211] - node _T_3673 = xorr(_T_3672) @[el2_lib.scala 333:218] - node _T_3674 = xor(_T_3655, _T_3673) @[el2_lib.scala 333:206] - node _T_3675 = cat(_T_3634, _T_3654) @[Cat.scala 29:58] - node _T_3676 = cat(_T_3675, _T_3674) @[Cat.scala 29:58] - node _T_3677 = cat(_T_3597, _T_3614) @[Cat.scala 29:58] - node _T_3678 = cat(_T_3572, _T_3580) @[Cat.scala 29:58] - node _T_3679 = cat(_T_3678, _T_3677) @[Cat.scala 29:58] - node _T_3680 = cat(_T_3679, _T_3676) @[Cat.scala 29:58] - node _T_3681 = neq(_T_3680, UInt<1>("h00")) @[el2_lib.scala 334:44] - node _T_3682 = and(_T_3469, _T_3681) @[el2_lib.scala 334:32] - node _T_3683 = bits(_T_3680, 6, 6) @[el2_lib.scala 334:64] - node _T_3684 = and(_T_3682, _T_3683) @[el2_lib.scala 334:53] - node _T_3685 = neq(_T_3680, UInt<1>("h00")) @[el2_lib.scala 335:44] - node _T_3686 = and(_T_3469, _T_3685) @[el2_lib.scala 335:32] - node _T_3687 = bits(_T_3680, 6, 6) @[el2_lib.scala 335:65] - node _T_3688 = not(_T_3687) @[el2_lib.scala 335:55] - node _T_3689 = and(_T_3686, _T_3688) @[el2_lib.scala 335:53] - wire _T_3690 : UInt<1>[39] @[el2_lib.scala 336:26] - node _T_3691 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3692 = eq(_T_3691, UInt<1>("h01")) @[el2_lib.scala 339:41] - _T_3690[0] <= _T_3692 @[el2_lib.scala 339:23] - node _T_3693 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3694 = eq(_T_3693, UInt<2>("h02")) @[el2_lib.scala 339:41] - _T_3690[1] <= _T_3694 @[el2_lib.scala 339:23] - node _T_3695 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3696 = eq(_T_3695, UInt<2>("h03")) @[el2_lib.scala 339:41] - _T_3690[2] <= _T_3696 @[el2_lib.scala 339:23] - node _T_3697 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3698 = eq(_T_3697, UInt<3>("h04")) @[el2_lib.scala 339:41] - _T_3690[3] <= _T_3698 @[el2_lib.scala 339:23] - node _T_3699 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3700 = eq(_T_3699, UInt<3>("h05")) @[el2_lib.scala 339:41] - _T_3690[4] <= _T_3700 @[el2_lib.scala 339:23] - node _T_3701 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3702 = eq(_T_3701, UInt<3>("h06")) @[el2_lib.scala 339:41] - _T_3690[5] <= _T_3702 @[el2_lib.scala 339:23] - node _T_3703 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3704 = eq(_T_3703, UInt<3>("h07")) @[el2_lib.scala 339:41] - _T_3690[6] <= _T_3704 @[el2_lib.scala 339:23] - node _T_3705 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3706 = eq(_T_3705, UInt<4>("h08")) @[el2_lib.scala 339:41] - _T_3690[7] <= _T_3706 @[el2_lib.scala 339:23] - node _T_3707 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3708 = eq(_T_3707, UInt<4>("h09")) @[el2_lib.scala 339:41] - _T_3690[8] <= _T_3708 @[el2_lib.scala 339:23] - node _T_3709 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3710 = eq(_T_3709, UInt<4>("h0a")) @[el2_lib.scala 339:41] - _T_3690[9] <= _T_3710 @[el2_lib.scala 339:23] - node _T_3711 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3712 = eq(_T_3711, UInt<4>("h0b")) @[el2_lib.scala 339:41] - _T_3690[10] <= _T_3712 @[el2_lib.scala 339:23] - node _T_3713 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3714 = eq(_T_3713, UInt<4>("h0c")) @[el2_lib.scala 339:41] - _T_3690[11] <= _T_3714 @[el2_lib.scala 339:23] - node _T_3715 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3716 = eq(_T_3715, UInt<4>("h0d")) @[el2_lib.scala 339:41] - _T_3690[12] <= _T_3716 @[el2_lib.scala 339:23] - node _T_3717 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3718 = eq(_T_3717, UInt<4>("h0e")) @[el2_lib.scala 339:41] - _T_3690[13] <= _T_3718 @[el2_lib.scala 339:23] - node _T_3719 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3720 = eq(_T_3719, UInt<4>("h0f")) @[el2_lib.scala 339:41] - _T_3690[14] <= _T_3720 @[el2_lib.scala 339:23] - node _T_3721 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3722 = eq(_T_3721, UInt<5>("h010")) @[el2_lib.scala 339:41] - _T_3690[15] <= _T_3722 @[el2_lib.scala 339:23] - node _T_3723 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3724 = eq(_T_3723, UInt<5>("h011")) @[el2_lib.scala 339:41] - _T_3690[16] <= _T_3724 @[el2_lib.scala 339:23] - node _T_3725 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3726 = eq(_T_3725, UInt<5>("h012")) @[el2_lib.scala 339:41] - _T_3690[17] <= _T_3726 @[el2_lib.scala 339:23] - node _T_3727 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3728 = eq(_T_3727, UInt<5>("h013")) @[el2_lib.scala 339:41] - _T_3690[18] <= _T_3728 @[el2_lib.scala 339:23] - node _T_3729 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3730 = eq(_T_3729, UInt<5>("h014")) @[el2_lib.scala 339:41] - _T_3690[19] <= _T_3730 @[el2_lib.scala 339:23] - node _T_3731 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3732 = eq(_T_3731, UInt<5>("h015")) @[el2_lib.scala 339:41] - _T_3690[20] <= _T_3732 @[el2_lib.scala 339:23] - node _T_3733 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3734 = eq(_T_3733, UInt<5>("h016")) @[el2_lib.scala 339:41] - _T_3690[21] <= _T_3734 @[el2_lib.scala 339:23] - node _T_3735 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3736 = eq(_T_3735, UInt<5>("h017")) @[el2_lib.scala 339:41] - _T_3690[22] <= _T_3736 @[el2_lib.scala 339:23] - node _T_3737 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3738 = eq(_T_3737, UInt<5>("h018")) @[el2_lib.scala 339:41] - _T_3690[23] <= _T_3738 @[el2_lib.scala 339:23] - node _T_3739 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3740 = eq(_T_3739, UInt<5>("h019")) @[el2_lib.scala 339:41] - _T_3690[24] <= _T_3740 @[el2_lib.scala 339:23] - node _T_3741 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3742 = eq(_T_3741, UInt<5>("h01a")) @[el2_lib.scala 339:41] - _T_3690[25] <= _T_3742 @[el2_lib.scala 339:23] - node _T_3743 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3744 = eq(_T_3743, UInt<5>("h01b")) @[el2_lib.scala 339:41] - _T_3690[26] <= _T_3744 @[el2_lib.scala 339:23] - node _T_3745 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3746 = eq(_T_3745, UInt<5>("h01c")) @[el2_lib.scala 339:41] - _T_3690[27] <= _T_3746 @[el2_lib.scala 339:23] - node _T_3747 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3748 = eq(_T_3747, UInt<5>("h01d")) @[el2_lib.scala 339:41] - _T_3690[28] <= _T_3748 @[el2_lib.scala 339:23] - node _T_3749 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3750 = eq(_T_3749, UInt<5>("h01e")) @[el2_lib.scala 339:41] - _T_3690[29] <= _T_3750 @[el2_lib.scala 339:23] - node _T_3751 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3752 = eq(_T_3751, UInt<5>("h01f")) @[el2_lib.scala 339:41] - _T_3690[30] <= _T_3752 @[el2_lib.scala 339:23] - node _T_3753 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3754 = eq(_T_3753, UInt<6>("h020")) @[el2_lib.scala 339:41] - _T_3690[31] <= _T_3754 @[el2_lib.scala 339:23] - node _T_3755 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3756 = eq(_T_3755, UInt<6>("h021")) @[el2_lib.scala 339:41] - _T_3690[32] <= _T_3756 @[el2_lib.scala 339:23] - node _T_3757 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3758 = eq(_T_3757, UInt<6>("h022")) @[el2_lib.scala 339:41] - _T_3690[33] <= _T_3758 @[el2_lib.scala 339:23] - node _T_3759 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3760 = eq(_T_3759, UInt<6>("h023")) @[el2_lib.scala 339:41] - _T_3690[34] <= _T_3760 @[el2_lib.scala 339:23] - node _T_3761 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3762 = eq(_T_3761, UInt<6>("h024")) @[el2_lib.scala 339:41] - _T_3690[35] <= _T_3762 @[el2_lib.scala 339:23] - node _T_3763 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3764 = eq(_T_3763, UInt<6>("h025")) @[el2_lib.scala 339:41] - _T_3690[36] <= _T_3764 @[el2_lib.scala 339:23] - node _T_3765 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3766 = eq(_T_3765, UInt<6>("h026")) @[el2_lib.scala 339:41] - _T_3690[37] <= _T_3766 @[el2_lib.scala 339:23] - node _T_3767 = bits(_T_3680, 5, 0) @[el2_lib.scala 339:35] - node _T_3768 = eq(_T_3767, UInt<6>("h027")) @[el2_lib.scala 339:41] - _T_3690[38] <= _T_3768 @[el2_lib.scala 339:23] - node _T_3769 = bits(_T_3471, 6, 6) @[el2_lib.scala 341:37] - node _T_3770 = bits(_T_3470, 31, 26) @[el2_lib.scala 341:45] - node _T_3771 = bits(_T_3471, 5, 5) @[el2_lib.scala 341:60] - node _T_3772 = bits(_T_3470, 25, 11) @[el2_lib.scala 341:68] - node _T_3773 = bits(_T_3471, 4, 4) @[el2_lib.scala 341:83] - node _T_3774 = bits(_T_3470, 10, 4) @[el2_lib.scala 341:91] - node _T_3775 = bits(_T_3471, 3, 3) @[el2_lib.scala 341:105] - node _T_3776 = bits(_T_3470, 3, 1) @[el2_lib.scala 341:113] - node _T_3777 = bits(_T_3471, 2, 2) @[el2_lib.scala 341:126] - node _T_3778 = bits(_T_3470, 0, 0) @[el2_lib.scala 341:134] - node _T_3779 = bits(_T_3471, 1, 0) @[el2_lib.scala 341:145] - node _T_3780 = cat(_T_3778, _T_3779) @[Cat.scala 29:58] - node _T_3781 = cat(_T_3775, _T_3776) @[Cat.scala 29:58] - node _T_3782 = cat(_T_3781, _T_3777) @[Cat.scala 29:58] - node _T_3783 = cat(_T_3782, _T_3780) @[Cat.scala 29:58] - node _T_3784 = cat(_T_3772, _T_3773) @[Cat.scala 29:58] - node _T_3785 = cat(_T_3784, _T_3774) @[Cat.scala 29:58] - node _T_3786 = cat(_T_3769, _T_3770) @[Cat.scala 29:58] - node _T_3787 = cat(_T_3786, _T_3771) @[Cat.scala 29:58] - node _T_3788 = cat(_T_3787, _T_3785) @[Cat.scala 29:58] - node _T_3789 = cat(_T_3788, _T_3783) @[Cat.scala 29:58] - node _T_3790 = bits(_T_3684, 0, 0) @[el2_lib.scala 342:49] - node _T_3791 = cat(_T_3690[1], _T_3690[0]) @[el2_lib.scala 342:69] - node _T_3792 = cat(_T_3690[3], _T_3690[2]) @[el2_lib.scala 342:69] - node _T_3793 = cat(_T_3792, _T_3791) @[el2_lib.scala 342:69] - node _T_3794 = cat(_T_3690[5], _T_3690[4]) @[el2_lib.scala 342:69] - node _T_3795 = cat(_T_3690[8], _T_3690[7]) @[el2_lib.scala 342:69] - node _T_3796 = cat(_T_3795, _T_3690[6]) @[el2_lib.scala 342:69] - node _T_3797 = cat(_T_3796, _T_3794) @[el2_lib.scala 342:69] - node _T_3798 = cat(_T_3797, _T_3793) @[el2_lib.scala 342:69] - node _T_3799 = cat(_T_3690[10], _T_3690[9]) @[el2_lib.scala 342:69] - node _T_3800 = cat(_T_3690[13], _T_3690[12]) @[el2_lib.scala 342:69] - node _T_3801 = cat(_T_3800, _T_3690[11]) @[el2_lib.scala 342:69] - node _T_3802 = cat(_T_3801, _T_3799) @[el2_lib.scala 342:69] - node _T_3803 = cat(_T_3690[15], _T_3690[14]) @[el2_lib.scala 342:69] - node _T_3804 = cat(_T_3690[18], _T_3690[17]) @[el2_lib.scala 342:69] - node _T_3805 = cat(_T_3804, _T_3690[16]) @[el2_lib.scala 342:69] - node _T_3806 = cat(_T_3805, _T_3803) @[el2_lib.scala 342:69] - node _T_3807 = cat(_T_3806, _T_3802) @[el2_lib.scala 342:69] - node _T_3808 = cat(_T_3807, _T_3798) @[el2_lib.scala 342:69] - node _T_3809 = cat(_T_3690[20], _T_3690[19]) @[el2_lib.scala 342:69] - node _T_3810 = cat(_T_3690[23], _T_3690[22]) @[el2_lib.scala 342:69] - node _T_3811 = cat(_T_3810, _T_3690[21]) @[el2_lib.scala 342:69] - node _T_3812 = cat(_T_3811, _T_3809) @[el2_lib.scala 342:69] - node _T_3813 = cat(_T_3690[25], _T_3690[24]) @[el2_lib.scala 342:69] - node _T_3814 = cat(_T_3690[28], _T_3690[27]) @[el2_lib.scala 342:69] - node _T_3815 = cat(_T_3814, _T_3690[26]) @[el2_lib.scala 342:69] - node _T_3816 = cat(_T_3815, _T_3813) @[el2_lib.scala 342:69] - node _T_3817 = cat(_T_3816, _T_3812) @[el2_lib.scala 342:69] - node _T_3818 = cat(_T_3690[30], _T_3690[29]) @[el2_lib.scala 342:69] - node _T_3819 = cat(_T_3690[33], _T_3690[32]) @[el2_lib.scala 342:69] - node _T_3820 = cat(_T_3819, _T_3690[31]) @[el2_lib.scala 342:69] - node _T_3821 = cat(_T_3820, _T_3818) @[el2_lib.scala 342:69] - node _T_3822 = cat(_T_3690[35], _T_3690[34]) @[el2_lib.scala 342:69] - node _T_3823 = cat(_T_3690[38], _T_3690[37]) @[el2_lib.scala 342:69] - node _T_3824 = cat(_T_3823, _T_3690[36]) @[el2_lib.scala 342:69] - node _T_3825 = cat(_T_3824, _T_3822) @[el2_lib.scala 342:69] - node _T_3826 = cat(_T_3825, _T_3821) @[el2_lib.scala 342:69] - node _T_3827 = cat(_T_3826, _T_3817) @[el2_lib.scala 342:69] - node _T_3828 = cat(_T_3827, _T_3808) @[el2_lib.scala 342:69] - node _T_3829 = xor(_T_3828, _T_3789) @[el2_lib.scala 342:76] - node _T_3830 = mux(_T_3790, _T_3829, _T_3789) @[el2_lib.scala 342:31] - node _T_3831 = bits(_T_3830, 37, 32) @[el2_lib.scala 344:37] - node _T_3832 = bits(_T_3830, 30, 16) @[el2_lib.scala 344:61] - node _T_3833 = bits(_T_3830, 14, 8) @[el2_lib.scala 344:86] - node _T_3834 = bits(_T_3830, 6, 4) @[el2_lib.scala 344:110] - node _T_3835 = bits(_T_3830, 2, 2) @[el2_lib.scala 344:133] - node _T_3836 = cat(_T_3834, _T_3835) @[Cat.scala 29:58] - node _T_3837 = cat(_T_3831, _T_3832) @[Cat.scala 29:58] - node _T_3838 = cat(_T_3837, _T_3833) @[Cat.scala 29:58] - node _T_3839 = cat(_T_3838, _T_3836) @[Cat.scala 29:58] - node _T_3840 = bits(_T_3830, 38, 38) @[el2_lib.scala 345:39] - node _T_3841 = bits(_T_3680, 6, 0) @[el2_lib.scala 345:56] - node _T_3842 = eq(_T_3841, UInt<7>("h040")) @[el2_lib.scala 345:62] - node _T_3843 = xor(_T_3840, _T_3842) @[el2_lib.scala 345:44] - node _T_3844 = bits(_T_3830, 31, 31) @[el2_lib.scala 345:102] - node _T_3845 = bits(_T_3830, 15, 15) @[el2_lib.scala 345:124] - node _T_3846 = bits(_T_3830, 7, 7) @[el2_lib.scala 345:146] - node _T_3847 = bits(_T_3830, 3, 3) @[el2_lib.scala 345:167] - node _T_3848 = bits(_T_3830, 1, 0) @[el2_lib.scala 345:188] - node _T_3849 = cat(_T_3846, _T_3847) @[Cat.scala 29:58] - node _T_3850 = cat(_T_3849, _T_3848) @[Cat.scala 29:58] - node _T_3851 = cat(_T_3843, _T_3844) @[Cat.scala 29:58] - node _T_3852 = cat(_T_3851, _T_3845) @[Cat.scala 29:58] - node _T_3853 = cat(_T_3852, _T_3850) @[Cat.scala 29:58] - wire iccm_corrected_ecc : UInt<7>[2] @[el2_ifu_mem_ctl.scala 676:32] - wire _T_3854 : UInt<7>[2] @[el2_ifu_mem_ctl.scala 677:32] - _T_3854[0] <= _T_3468 @[el2_ifu_mem_ctl.scala 677:32] - _T_3854[1] <= _T_3853 @[el2_ifu_mem_ctl.scala 677:32] - iccm_corrected_ecc[0] <= _T_3854[0] @[el2_ifu_mem_ctl.scala 677:22] - iccm_corrected_ecc[1] <= _T_3854[1] @[el2_ifu_mem_ctl.scala 677:22] - wire _T_3855 : UInt<32>[2] @[el2_ifu_mem_ctl.scala 678:33] - _T_3855[0] <= _T_3454 @[el2_ifu_mem_ctl.scala 678:33] - _T_3855[1] <= _T_3839 @[el2_ifu_mem_ctl.scala 678:33] - iccm_corrected_data[0] <= _T_3855[0] @[el2_ifu_mem_ctl.scala 678:23] - iccm_corrected_data[1] <= _T_3855[1] @[el2_ifu_mem_ctl.scala 678:23] - node _T_3856 = cat(_T_3299, _T_3684) @[Cat.scala 29:58] - iccm_single_ecc_error <= _T_3856 @[el2_ifu_mem_ctl.scala 679:25] - node _T_3857 = cat(_T_3304, _T_3689) @[Cat.scala 29:58] - iccm_double_ecc_error <= _T_3857 @[el2_ifu_mem_ctl.scala 680:25] - node _T_3858 = orr(iccm_single_ecc_error) @[el2_ifu_mem_ctl.scala 681:54] - node _T_3859 = and(_T_3858, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 681:58] - node _T_3860 = and(_T_3859, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 681:78] - io.iccm_rd_ecc_single_err <= _T_3860 @[el2_ifu_mem_ctl.scala 681:29] - node _T_3861 = orr(iccm_double_ecc_error) @[el2_ifu_mem_ctl.scala 682:54] - node _T_3862 = and(_T_3861, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 682:58] - io.iccm_rd_ecc_double_err <= _T_3862 @[el2_ifu_mem_ctl.scala 682:29] - node _T_3863 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 683:60] - node _T_3864 = bits(_T_3863, 0, 0) @[el2_ifu_mem_ctl.scala 683:64] - node iccm_corrected_data_f_mux = mux(_T_3864, iccm_corrected_data[0], iccm_corrected_data[1]) @[el2_ifu_mem_ctl.scala 683:38] - node _T_3865 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 684:59] - node _T_3866 = bits(_T_3865, 0, 0) @[el2_ifu_mem_ctl.scala 684:63] - node iccm_corrected_ecc_f_mux = mux(_T_3866, iccm_corrected_ecc[0], iccm_corrected_ecc[1]) @[el2_ifu_mem_ctl.scala 684:37] + node _T_3119 = bits(ifu_fetch_addr_int_f, 0, 0) @[el2_ifu_mem_ctl.scala 689:76] + node ic_fetch_val_shift_right = dshl(ic_fetch_val_int_f, _T_3119) @[el2_ifu_mem_ctl.scala 689:53] + node _T_3120 = bits(ic_fetch_val_shift_right, 1, 0) @[el2_ifu_mem_ctl.scala 692:75] + node _T_3121 = orr(_T_3120) @[el2_ifu_mem_ctl.scala 692:91] + node _T_3122 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 692:97] + node _T_3123 = and(_T_3121, _T_3122) @[el2_ifu_mem_ctl.scala 692:95] + node _T_3124 = and(_T_3123, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 692:117] + node _T_3125 = or(_T_3124, iccm_dma_rvalid_in) @[el2_ifu_mem_ctl.scala 692:134] + node _T_3126 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 692:158] + node _T_3127 = and(_T_3125, _T_3126) @[el2_ifu_mem_ctl.scala 692:156] + node _T_3128 = bits(ic_fetch_val_shift_right, 3, 2) @[el2_ifu_mem_ctl.scala 692:75] + node _T_3129 = orr(_T_3128) @[el2_ifu_mem_ctl.scala 692:91] + node _T_3130 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 692:97] + node _T_3131 = and(_T_3129, _T_3130) @[el2_ifu_mem_ctl.scala 692:95] + node _T_3132 = and(_T_3131, fetch_req_iccm_f) @[el2_ifu_mem_ctl.scala 692:117] + node _T_3133 = or(_T_3132, iccm_dma_rvalid_in) @[el2_ifu_mem_ctl.scala 692:134] + node _T_3134 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 692:158] + node _T_3135 = and(_T_3133, _T_3134) @[el2_ifu_mem_ctl.scala 692:156] + node iccm_ecc_word_enable = cat(_T_3135, _T_3127) @[Cat.scala 29:58] + node _T_3136 = bits(iccm_ecc_word_enable, 0, 0) @[el2_ifu_mem_ctl.scala 693:73] + node _T_3137 = bits(io.iccm_rd_data_ecc, 31, 0) @[el2_ifu_mem_ctl.scala 693:93] + node _T_3138 = bits(io.iccm_rd_data_ecc, 38, 32) @[el2_ifu_mem_ctl.scala 693:128] + wire _T_3139 : UInt<1>[18] @[el2_lib.scala 313:18] + wire _T_3140 : UInt<1>[18] @[el2_lib.scala 314:18] + wire _T_3141 : UInt<1>[18] @[el2_lib.scala 315:18] + wire _T_3142 : UInt<1>[15] @[el2_lib.scala 316:18] + wire _T_3143 : UInt<1>[15] @[el2_lib.scala 317:18] + wire _T_3144 : UInt<1>[6] @[el2_lib.scala 318:18] + node _T_3145 = bits(_T_3137, 0, 0) @[el2_lib.scala 325:36] + _T_3139[0] <= _T_3145 @[el2_lib.scala 325:30] + node _T_3146 = bits(_T_3137, 0, 0) @[el2_lib.scala 326:36] + _T_3140[0] <= _T_3146 @[el2_lib.scala 326:30] + node _T_3147 = bits(_T_3137, 1, 1) @[el2_lib.scala 325:36] + _T_3139[1] <= _T_3147 @[el2_lib.scala 325:30] + node _T_3148 = bits(_T_3137, 1, 1) @[el2_lib.scala 327:36] + _T_3141[0] <= _T_3148 @[el2_lib.scala 327:30] + node _T_3149 = bits(_T_3137, 2, 2) @[el2_lib.scala 326:36] + _T_3140[1] <= _T_3149 @[el2_lib.scala 326:30] + node _T_3150 = bits(_T_3137, 2, 2) @[el2_lib.scala 327:36] + _T_3141[1] <= _T_3150 @[el2_lib.scala 327:30] + node _T_3151 = bits(_T_3137, 3, 3) @[el2_lib.scala 325:36] + _T_3139[2] <= _T_3151 @[el2_lib.scala 325:30] + node _T_3152 = bits(_T_3137, 3, 3) @[el2_lib.scala 326:36] + _T_3140[2] <= _T_3152 @[el2_lib.scala 326:30] + node _T_3153 = bits(_T_3137, 3, 3) @[el2_lib.scala 327:36] + _T_3141[2] <= _T_3153 @[el2_lib.scala 327:30] + node _T_3154 = bits(_T_3137, 4, 4) @[el2_lib.scala 325:36] + _T_3139[3] <= _T_3154 @[el2_lib.scala 325:30] + node _T_3155 = bits(_T_3137, 4, 4) @[el2_lib.scala 328:36] + _T_3142[0] <= _T_3155 @[el2_lib.scala 328:30] + node _T_3156 = bits(_T_3137, 5, 5) @[el2_lib.scala 326:36] + _T_3140[3] <= _T_3156 @[el2_lib.scala 326:30] + node _T_3157 = bits(_T_3137, 5, 5) @[el2_lib.scala 328:36] + _T_3142[1] <= _T_3157 @[el2_lib.scala 328:30] + node _T_3158 = bits(_T_3137, 6, 6) @[el2_lib.scala 325:36] + _T_3139[4] <= _T_3158 @[el2_lib.scala 325:30] + node _T_3159 = bits(_T_3137, 6, 6) @[el2_lib.scala 326:36] + _T_3140[4] <= _T_3159 @[el2_lib.scala 326:30] + node _T_3160 = bits(_T_3137, 6, 6) @[el2_lib.scala 328:36] + _T_3142[2] <= _T_3160 @[el2_lib.scala 328:30] + node _T_3161 = bits(_T_3137, 7, 7) @[el2_lib.scala 327:36] + _T_3141[3] <= _T_3161 @[el2_lib.scala 327:30] + node _T_3162 = bits(_T_3137, 7, 7) @[el2_lib.scala 328:36] + _T_3142[3] <= _T_3162 @[el2_lib.scala 328:30] + node _T_3163 = bits(_T_3137, 8, 8) @[el2_lib.scala 325:36] + _T_3139[5] <= _T_3163 @[el2_lib.scala 325:30] + node _T_3164 = bits(_T_3137, 8, 8) @[el2_lib.scala 327:36] + _T_3141[4] <= _T_3164 @[el2_lib.scala 327:30] + node _T_3165 = bits(_T_3137, 8, 8) @[el2_lib.scala 328:36] + _T_3142[4] <= _T_3165 @[el2_lib.scala 328:30] + node _T_3166 = bits(_T_3137, 9, 9) @[el2_lib.scala 326:36] + _T_3140[5] <= _T_3166 @[el2_lib.scala 326:30] + node _T_3167 = bits(_T_3137, 9, 9) @[el2_lib.scala 327:36] + _T_3141[5] <= _T_3167 @[el2_lib.scala 327:30] + node _T_3168 = bits(_T_3137, 9, 9) @[el2_lib.scala 328:36] + _T_3142[5] <= _T_3168 @[el2_lib.scala 328:30] + node _T_3169 = bits(_T_3137, 10, 10) @[el2_lib.scala 325:36] + _T_3139[6] <= _T_3169 @[el2_lib.scala 325:30] + node _T_3170 = bits(_T_3137, 10, 10) @[el2_lib.scala 326:36] + _T_3140[6] <= _T_3170 @[el2_lib.scala 326:30] + node _T_3171 = bits(_T_3137, 10, 10) @[el2_lib.scala 327:36] + _T_3141[6] <= _T_3171 @[el2_lib.scala 327:30] + node _T_3172 = bits(_T_3137, 10, 10) @[el2_lib.scala 328:36] + _T_3142[6] <= _T_3172 @[el2_lib.scala 328:30] + node _T_3173 = bits(_T_3137, 11, 11) @[el2_lib.scala 325:36] + _T_3139[7] <= _T_3173 @[el2_lib.scala 325:30] + node _T_3174 = bits(_T_3137, 11, 11) @[el2_lib.scala 329:36] + _T_3143[0] <= _T_3174 @[el2_lib.scala 329:30] + node _T_3175 = bits(_T_3137, 12, 12) @[el2_lib.scala 326:36] + _T_3140[7] <= _T_3175 @[el2_lib.scala 326:30] + node _T_3176 = bits(_T_3137, 12, 12) @[el2_lib.scala 329:36] + _T_3143[1] <= _T_3176 @[el2_lib.scala 329:30] + node _T_3177 = bits(_T_3137, 13, 13) @[el2_lib.scala 325:36] + _T_3139[8] <= _T_3177 @[el2_lib.scala 325:30] + node _T_3178 = bits(_T_3137, 13, 13) @[el2_lib.scala 326:36] + _T_3140[8] <= _T_3178 @[el2_lib.scala 326:30] + node _T_3179 = bits(_T_3137, 13, 13) @[el2_lib.scala 329:36] + _T_3143[2] <= _T_3179 @[el2_lib.scala 329:30] + node _T_3180 = bits(_T_3137, 14, 14) @[el2_lib.scala 327:36] + _T_3141[7] <= _T_3180 @[el2_lib.scala 327:30] + node _T_3181 = bits(_T_3137, 14, 14) @[el2_lib.scala 329:36] + _T_3143[3] <= _T_3181 @[el2_lib.scala 329:30] + node _T_3182 = bits(_T_3137, 15, 15) @[el2_lib.scala 325:36] + _T_3139[9] <= _T_3182 @[el2_lib.scala 325:30] + node _T_3183 = bits(_T_3137, 15, 15) @[el2_lib.scala 327:36] + _T_3141[8] <= _T_3183 @[el2_lib.scala 327:30] + node _T_3184 = bits(_T_3137, 15, 15) @[el2_lib.scala 329:36] + _T_3143[4] <= _T_3184 @[el2_lib.scala 329:30] + node _T_3185 = bits(_T_3137, 16, 16) @[el2_lib.scala 326:36] + _T_3140[9] <= _T_3185 @[el2_lib.scala 326:30] + node _T_3186 = bits(_T_3137, 16, 16) @[el2_lib.scala 327:36] + _T_3141[9] <= _T_3186 @[el2_lib.scala 327:30] + node _T_3187 = bits(_T_3137, 16, 16) @[el2_lib.scala 329:36] + _T_3143[5] <= _T_3187 @[el2_lib.scala 329:30] + node _T_3188 = bits(_T_3137, 17, 17) @[el2_lib.scala 325:36] + _T_3139[10] <= _T_3188 @[el2_lib.scala 325:30] + node _T_3189 = bits(_T_3137, 17, 17) @[el2_lib.scala 326:36] + _T_3140[10] <= _T_3189 @[el2_lib.scala 326:30] + node _T_3190 = bits(_T_3137, 17, 17) @[el2_lib.scala 327:36] + _T_3141[10] <= _T_3190 @[el2_lib.scala 327:30] + node _T_3191 = bits(_T_3137, 17, 17) @[el2_lib.scala 329:36] + _T_3143[6] <= _T_3191 @[el2_lib.scala 329:30] + node _T_3192 = bits(_T_3137, 18, 18) @[el2_lib.scala 328:36] + _T_3142[7] <= _T_3192 @[el2_lib.scala 328:30] + node _T_3193 = bits(_T_3137, 18, 18) @[el2_lib.scala 329:36] + _T_3143[7] <= _T_3193 @[el2_lib.scala 329:30] + node _T_3194 = bits(_T_3137, 19, 19) @[el2_lib.scala 325:36] + _T_3139[11] <= _T_3194 @[el2_lib.scala 325:30] + node _T_3195 = bits(_T_3137, 19, 19) @[el2_lib.scala 328:36] + _T_3142[8] <= _T_3195 @[el2_lib.scala 328:30] + node _T_3196 = bits(_T_3137, 19, 19) @[el2_lib.scala 329:36] + _T_3143[8] <= _T_3196 @[el2_lib.scala 329:30] + node _T_3197 = bits(_T_3137, 20, 20) @[el2_lib.scala 326:36] + _T_3140[11] <= _T_3197 @[el2_lib.scala 326:30] + node _T_3198 = bits(_T_3137, 20, 20) @[el2_lib.scala 328:36] + _T_3142[9] <= _T_3198 @[el2_lib.scala 328:30] + node _T_3199 = bits(_T_3137, 20, 20) @[el2_lib.scala 329:36] + _T_3143[9] <= _T_3199 @[el2_lib.scala 329:30] + node _T_3200 = bits(_T_3137, 21, 21) @[el2_lib.scala 325:36] + _T_3139[12] <= _T_3200 @[el2_lib.scala 325:30] + node _T_3201 = bits(_T_3137, 21, 21) @[el2_lib.scala 326:36] + _T_3140[12] <= _T_3201 @[el2_lib.scala 326:30] + node _T_3202 = bits(_T_3137, 21, 21) @[el2_lib.scala 328:36] + _T_3142[10] <= _T_3202 @[el2_lib.scala 328:30] + node _T_3203 = bits(_T_3137, 21, 21) @[el2_lib.scala 329:36] + _T_3143[10] <= _T_3203 @[el2_lib.scala 329:30] + node _T_3204 = bits(_T_3137, 22, 22) @[el2_lib.scala 327:36] + _T_3141[11] <= _T_3204 @[el2_lib.scala 327:30] + node _T_3205 = bits(_T_3137, 22, 22) @[el2_lib.scala 328:36] + _T_3142[11] <= _T_3205 @[el2_lib.scala 328:30] + node _T_3206 = bits(_T_3137, 22, 22) @[el2_lib.scala 329:36] + _T_3143[11] <= _T_3206 @[el2_lib.scala 329:30] + node _T_3207 = bits(_T_3137, 23, 23) @[el2_lib.scala 325:36] + _T_3139[13] <= _T_3207 @[el2_lib.scala 325:30] + node _T_3208 = bits(_T_3137, 23, 23) @[el2_lib.scala 327:36] + _T_3141[12] <= _T_3208 @[el2_lib.scala 327:30] + node _T_3209 = bits(_T_3137, 23, 23) @[el2_lib.scala 328:36] + _T_3142[12] <= _T_3209 @[el2_lib.scala 328:30] + node _T_3210 = bits(_T_3137, 23, 23) @[el2_lib.scala 329:36] + _T_3143[12] <= _T_3210 @[el2_lib.scala 329:30] + node _T_3211 = bits(_T_3137, 24, 24) @[el2_lib.scala 326:36] + _T_3140[13] <= _T_3211 @[el2_lib.scala 326:30] + node _T_3212 = bits(_T_3137, 24, 24) @[el2_lib.scala 327:36] + _T_3141[13] <= _T_3212 @[el2_lib.scala 327:30] + node _T_3213 = bits(_T_3137, 24, 24) @[el2_lib.scala 328:36] + _T_3142[13] <= _T_3213 @[el2_lib.scala 328:30] + node _T_3214 = bits(_T_3137, 24, 24) @[el2_lib.scala 329:36] + _T_3143[13] <= _T_3214 @[el2_lib.scala 329:30] + node _T_3215 = bits(_T_3137, 25, 25) @[el2_lib.scala 325:36] + _T_3139[14] <= _T_3215 @[el2_lib.scala 325:30] + node _T_3216 = bits(_T_3137, 25, 25) @[el2_lib.scala 326:36] + _T_3140[14] <= _T_3216 @[el2_lib.scala 326:30] + node _T_3217 = bits(_T_3137, 25, 25) @[el2_lib.scala 327:36] + _T_3141[14] <= _T_3217 @[el2_lib.scala 327:30] + node _T_3218 = bits(_T_3137, 25, 25) @[el2_lib.scala 328:36] + _T_3142[14] <= _T_3218 @[el2_lib.scala 328:30] + node _T_3219 = bits(_T_3137, 25, 25) @[el2_lib.scala 329:36] + _T_3143[14] <= _T_3219 @[el2_lib.scala 329:30] + node _T_3220 = bits(_T_3137, 26, 26) @[el2_lib.scala 325:36] + _T_3139[15] <= _T_3220 @[el2_lib.scala 325:30] + node _T_3221 = bits(_T_3137, 26, 26) @[el2_lib.scala 330:36] + _T_3144[0] <= _T_3221 @[el2_lib.scala 330:30] + node _T_3222 = bits(_T_3137, 27, 27) @[el2_lib.scala 326:36] + _T_3140[15] <= _T_3222 @[el2_lib.scala 326:30] + node _T_3223 = bits(_T_3137, 27, 27) @[el2_lib.scala 330:36] + _T_3144[1] <= _T_3223 @[el2_lib.scala 330:30] + node _T_3224 = bits(_T_3137, 28, 28) @[el2_lib.scala 325:36] + _T_3139[16] <= _T_3224 @[el2_lib.scala 325:30] + node _T_3225 = bits(_T_3137, 28, 28) @[el2_lib.scala 326:36] + _T_3140[16] <= _T_3225 @[el2_lib.scala 326:30] + node _T_3226 = bits(_T_3137, 28, 28) @[el2_lib.scala 330:36] + _T_3144[2] <= _T_3226 @[el2_lib.scala 330:30] + node _T_3227 = bits(_T_3137, 29, 29) @[el2_lib.scala 327:36] + _T_3141[15] <= _T_3227 @[el2_lib.scala 327:30] + node _T_3228 = bits(_T_3137, 29, 29) @[el2_lib.scala 330:36] + _T_3144[3] <= _T_3228 @[el2_lib.scala 330:30] + node _T_3229 = bits(_T_3137, 30, 30) @[el2_lib.scala 325:36] + _T_3139[17] <= _T_3229 @[el2_lib.scala 325:30] + node _T_3230 = bits(_T_3137, 30, 30) @[el2_lib.scala 327:36] + _T_3141[16] <= _T_3230 @[el2_lib.scala 327:30] + node _T_3231 = bits(_T_3137, 30, 30) @[el2_lib.scala 330:36] + _T_3144[4] <= _T_3231 @[el2_lib.scala 330:30] + node _T_3232 = bits(_T_3137, 31, 31) @[el2_lib.scala 326:36] + _T_3140[17] <= _T_3232 @[el2_lib.scala 326:30] + node _T_3233 = bits(_T_3137, 31, 31) @[el2_lib.scala 327:36] + _T_3141[17] <= _T_3233 @[el2_lib.scala 327:30] + node _T_3234 = bits(_T_3137, 31, 31) @[el2_lib.scala 330:36] + _T_3144[5] <= _T_3234 @[el2_lib.scala 330:30] + node _T_3235 = xorr(_T_3137) @[el2_lib.scala 333:30] + node _T_3236 = xorr(_T_3138) @[el2_lib.scala 333:44] + node _T_3237 = xor(_T_3235, _T_3236) @[el2_lib.scala 333:35] + node _T_3238 = not(UInt<1>("h00")) @[el2_lib.scala 333:52] + node _T_3239 = and(_T_3237, _T_3238) @[el2_lib.scala 333:50] + node _T_3240 = bits(_T_3138, 5, 5) @[el2_lib.scala 333:68] + node _T_3241 = cat(_T_3144[2], _T_3144[1]) @[el2_lib.scala 333:76] + node _T_3242 = cat(_T_3241, _T_3144[0]) @[el2_lib.scala 333:76] + node _T_3243 = cat(_T_3144[5], _T_3144[4]) @[el2_lib.scala 333:76] + node _T_3244 = cat(_T_3243, _T_3144[3]) @[el2_lib.scala 333:76] + node _T_3245 = cat(_T_3244, _T_3242) @[el2_lib.scala 333:76] + node _T_3246 = xorr(_T_3245) @[el2_lib.scala 333:83] + node _T_3247 = xor(_T_3240, _T_3246) @[el2_lib.scala 333:71] + node _T_3248 = bits(_T_3138, 4, 4) @[el2_lib.scala 333:95] + node _T_3249 = cat(_T_3143[2], _T_3143[1]) @[el2_lib.scala 333:103] + node _T_3250 = cat(_T_3249, _T_3143[0]) @[el2_lib.scala 333:103] + node _T_3251 = cat(_T_3143[4], _T_3143[3]) @[el2_lib.scala 333:103] + node _T_3252 = cat(_T_3143[6], _T_3143[5]) @[el2_lib.scala 333:103] + node _T_3253 = cat(_T_3252, _T_3251) @[el2_lib.scala 333:103] + node _T_3254 = cat(_T_3253, _T_3250) @[el2_lib.scala 333:103] + node _T_3255 = cat(_T_3143[8], _T_3143[7]) @[el2_lib.scala 333:103] + node _T_3256 = cat(_T_3143[10], _T_3143[9]) @[el2_lib.scala 333:103] + node _T_3257 = cat(_T_3256, _T_3255) @[el2_lib.scala 333:103] + node _T_3258 = cat(_T_3143[12], _T_3143[11]) @[el2_lib.scala 333:103] + node _T_3259 = cat(_T_3143[14], _T_3143[13]) @[el2_lib.scala 333:103] + node _T_3260 = cat(_T_3259, _T_3258) @[el2_lib.scala 333:103] + node _T_3261 = cat(_T_3260, _T_3257) @[el2_lib.scala 333:103] + node _T_3262 = cat(_T_3261, _T_3254) @[el2_lib.scala 333:103] + node _T_3263 = xorr(_T_3262) @[el2_lib.scala 333:110] + node _T_3264 = xor(_T_3248, _T_3263) @[el2_lib.scala 333:98] + node _T_3265 = bits(_T_3138, 3, 3) @[el2_lib.scala 333:122] + node _T_3266 = cat(_T_3142[2], _T_3142[1]) @[el2_lib.scala 333:130] + node _T_3267 = cat(_T_3266, _T_3142[0]) @[el2_lib.scala 333:130] + node _T_3268 = cat(_T_3142[4], _T_3142[3]) @[el2_lib.scala 333:130] + node _T_3269 = cat(_T_3142[6], _T_3142[5]) @[el2_lib.scala 333:130] + node _T_3270 = cat(_T_3269, _T_3268) @[el2_lib.scala 333:130] + node _T_3271 = cat(_T_3270, _T_3267) @[el2_lib.scala 333:130] + node _T_3272 = cat(_T_3142[8], _T_3142[7]) @[el2_lib.scala 333:130] + node _T_3273 = cat(_T_3142[10], _T_3142[9]) @[el2_lib.scala 333:130] + node _T_3274 = cat(_T_3273, _T_3272) @[el2_lib.scala 333:130] + node _T_3275 = cat(_T_3142[12], _T_3142[11]) @[el2_lib.scala 333:130] + node _T_3276 = cat(_T_3142[14], _T_3142[13]) @[el2_lib.scala 333:130] + node _T_3277 = cat(_T_3276, _T_3275) @[el2_lib.scala 333:130] + node _T_3278 = cat(_T_3277, _T_3274) @[el2_lib.scala 333:130] + node _T_3279 = cat(_T_3278, _T_3271) @[el2_lib.scala 333:130] + node _T_3280 = xorr(_T_3279) @[el2_lib.scala 333:137] + node _T_3281 = xor(_T_3265, _T_3280) @[el2_lib.scala 333:125] + node _T_3282 = bits(_T_3138, 2, 2) @[el2_lib.scala 333:149] + node _T_3283 = cat(_T_3141[1], _T_3141[0]) @[el2_lib.scala 333:157] + node _T_3284 = cat(_T_3141[3], _T_3141[2]) @[el2_lib.scala 333:157] + node _T_3285 = cat(_T_3284, _T_3283) @[el2_lib.scala 333:157] + node _T_3286 = cat(_T_3141[5], _T_3141[4]) @[el2_lib.scala 333:157] + node _T_3287 = cat(_T_3141[8], _T_3141[7]) @[el2_lib.scala 333:157] + node _T_3288 = cat(_T_3287, _T_3141[6]) @[el2_lib.scala 333:157] + node _T_3289 = cat(_T_3288, _T_3286) @[el2_lib.scala 333:157] + node _T_3290 = cat(_T_3289, _T_3285) @[el2_lib.scala 333:157] + node _T_3291 = cat(_T_3141[10], _T_3141[9]) @[el2_lib.scala 333:157] + node _T_3292 = cat(_T_3141[12], _T_3141[11]) @[el2_lib.scala 333:157] + node _T_3293 = cat(_T_3292, _T_3291) @[el2_lib.scala 333:157] + node _T_3294 = cat(_T_3141[14], _T_3141[13]) @[el2_lib.scala 333:157] + node _T_3295 = cat(_T_3141[17], _T_3141[16]) @[el2_lib.scala 333:157] + node _T_3296 = cat(_T_3295, _T_3141[15]) @[el2_lib.scala 333:157] + node _T_3297 = cat(_T_3296, _T_3294) @[el2_lib.scala 333:157] + node _T_3298 = cat(_T_3297, _T_3293) @[el2_lib.scala 333:157] + node _T_3299 = cat(_T_3298, _T_3290) @[el2_lib.scala 333:157] + node _T_3300 = xorr(_T_3299) @[el2_lib.scala 333:164] + node _T_3301 = xor(_T_3282, _T_3300) @[el2_lib.scala 333:152] + node _T_3302 = bits(_T_3138, 1, 1) @[el2_lib.scala 333:176] + node _T_3303 = cat(_T_3140[1], _T_3140[0]) @[el2_lib.scala 333:184] + node _T_3304 = cat(_T_3140[3], _T_3140[2]) @[el2_lib.scala 333:184] + node _T_3305 = cat(_T_3304, _T_3303) @[el2_lib.scala 333:184] + node _T_3306 = cat(_T_3140[5], _T_3140[4]) @[el2_lib.scala 333:184] + node _T_3307 = cat(_T_3140[8], _T_3140[7]) @[el2_lib.scala 333:184] + node _T_3308 = cat(_T_3307, _T_3140[6]) @[el2_lib.scala 333:184] + node _T_3309 = cat(_T_3308, _T_3306) @[el2_lib.scala 333:184] + node _T_3310 = cat(_T_3309, _T_3305) @[el2_lib.scala 333:184] + node _T_3311 = cat(_T_3140[10], _T_3140[9]) @[el2_lib.scala 333:184] + node _T_3312 = cat(_T_3140[12], _T_3140[11]) @[el2_lib.scala 333:184] + node _T_3313 = cat(_T_3312, _T_3311) @[el2_lib.scala 333:184] + node _T_3314 = cat(_T_3140[14], _T_3140[13]) @[el2_lib.scala 333:184] + node _T_3315 = cat(_T_3140[17], _T_3140[16]) @[el2_lib.scala 333:184] + node _T_3316 = cat(_T_3315, _T_3140[15]) @[el2_lib.scala 333:184] + node _T_3317 = cat(_T_3316, _T_3314) @[el2_lib.scala 333:184] + node _T_3318 = cat(_T_3317, _T_3313) @[el2_lib.scala 333:184] + node _T_3319 = cat(_T_3318, _T_3310) @[el2_lib.scala 333:184] + node _T_3320 = xorr(_T_3319) @[el2_lib.scala 333:191] + node _T_3321 = xor(_T_3302, _T_3320) @[el2_lib.scala 333:179] + node _T_3322 = bits(_T_3138, 0, 0) @[el2_lib.scala 333:203] + node _T_3323 = cat(_T_3139[1], _T_3139[0]) @[el2_lib.scala 333:211] + node _T_3324 = cat(_T_3139[3], _T_3139[2]) @[el2_lib.scala 333:211] + node _T_3325 = cat(_T_3324, _T_3323) @[el2_lib.scala 333:211] + node _T_3326 = cat(_T_3139[5], _T_3139[4]) @[el2_lib.scala 333:211] + node _T_3327 = cat(_T_3139[8], _T_3139[7]) @[el2_lib.scala 333:211] + node _T_3328 = cat(_T_3327, _T_3139[6]) @[el2_lib.scala 333:211] + node _T_3329 = cat(_T_3328, _T_3326) @[el2_lib.scala 333:211] + node _T_3330 = cat(_T_3329, _T_3325) @[el2_lib.scala 333:211] + node _T_3331 = cat(_T_3139[10], _T_3139[9]) @[el2_lib.scala 333:211] + node _T_3332 = cat(_T_3139[12], _T_3139[11]) @[el2_lib.scala 333:211] + node _T_3333 = cat(_T_3332, _T_3331) @[el2_lib.scala 333:211] + node _T_3334 = cat(_T_3139[14], _T_3139[13]) @[el2_lib.scala 333:211] + node _T_3335 = cat(_T_3139[17], _T_3139[16]) @[el2_lib.scala 333:211] + node _T_3336 = cat(_T_3335, _T_3139[15]) @[el2_lib.scala 333:211] + node _T_3337 = cat(_T_3336, _T_3334) @[el2_lib.scala 333:211] + node _T_3338 = cat(_T_3337, _T_3333) @[el2_lib.scala 333:211] + node _T_3339 = cat(_T_3338, _T_3330) @[el2_lib.scala 333:211] + node _T_3340 = xorr(_T_3339) @[el2_lib.scala 333:218] + node _T_3341 = xor(_T_3322, _T_3340) @[el2_lib.scala 333:206] + node _T_3342 = cat(_T_3301, _T_3321) @[Cat.scala 29:58] + node _T_3343 = cat(_T_3342, _T_3341) @[Cat.scala 29:58] + node _T_3344 = cat(_T_3264, _T_3281) @[Cat.scala 29:58] + node _T_3345 = cat(_T_3239, _T_3247) @[Cat.scala 29:58] + node _T_3346 = cat(_T_3345, _T_3344) @[Cat.scala 29:58] + node _T_3347 = cat(_T_3346, _T_3343) @[Cat.scala 29:58] + node _T_3348 = neq(_T_3347, UInt<1>("h00")) @[el2_lib.scala 334:44] + node _T_3349 = and(_T_3136, _T_3348) @[el2_lib.scala 334:32] + node _T_3350 = bits(_T_3347, 6, 6) @[el2_lib.scala 334:64] + node _T_3351 = and(_T_3349, _T_3350) @[el2_lib.scala 334:53] + node _T_3352 = neq(_T_3347, UInt<1>("h00")) @[el2_lib.scala 335:44] + node _T_3353 = and(_T_3136, _T_3352) @[el2_lib.scala 335:32] + node _T_3354 = bits(_T_3347, 6, 6) @[el2_lib.scala 335:65] + node _T_3355 = not(_T_3354) @[el2_lib.scala 335:55] + node _T_3356 = and(_T_3353, _T_3355) @[el2_lib.scala 335:53] + wire _T_3357 : UInt<1>[39] @[el2_lib.scala 336:26] + node _T_3358 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3359 = eq(_T_3358, UInt<1>("h01")) @[el2_lib.scala 339:41] + _T_3357[0] <= _T_3359 @[el2_lib.scala 339:23] + node _T_3360 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3361 = eq(_T_3360, UInt<2>("h02")) @[el2_lib.scala 339:41] + _T_3357[1] <= _T_3361 @[el2_lib.scala 339:23] + node _T_3362 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3363 = eq(_T_3362, UInt<2>("h03")) @[el2_lib.scala 339:41] + _T_3357[2] <= _T_3363 @[el2_lib.scala 339:23] + node _T_3364 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3365 = eq(_T_3364, UInt<3>("h04")) @[el2_lib.scala 339:41] + _T_3357[3] <= _T_3365 @[el2_lib.scala 339:23] + node _T_3366 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3367 = eq(_T_3366, UInt<3>("h05")) @[el2_lib.scala 339:41] + _T_3357[4] <= _T_3367 @[el2_lib.scala 339:23] + node _T_3368 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3369 = eq(_T_3368, UInt<3>("h06")) @[el2_lib.scala 339:41] + _T_3357[5] <= _T_3369 @[el2_lib.scala 339:23] + node _T_3370 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3371 = eq(_T_3370, UInt<3>("h07")) @[el2_lib.scala 339:41] + _T_3357[6] <= _T_3371 @[el2_lib.scala 339:23] + node _T_3372 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3373 = eq(_T_3372, UInt<4>("h08")) @[el2_lib.scala 339:41] + _T_3357[7] <= _T_3373 @[el2_lib.scala 339:23] + node _T_3374 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3375 = eq(_T_3374, UInt<4>("h09")) @[el2_lib.scala 339:41] + _T_3357[8] <= _T_3375 @[el2_lib.scala 339:23] + node _T_3376 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3377 = eq(_T_3376, UInt<4>("h0a")) @[el2_lib.scala 339:41] + _T_3357[9] <= _T_3377 @[el2_lib.scala 339:23] + node _T_3378 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3379 = eq(_T_3378, UInt<4>("h0b")) @[el2_lib.scala 339:41] + _T_3357[10] <= _T_3379 @[el2_lib.scala 339:23] + node _T_3380 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3381 = eq(_T_3380, UInt<4>("h0c")) @[el2_lib.scala 339:41] + _T_3357[11] <= _T_3381 @[el2_lib.scala 339:23] + node _T_3382 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3383 = eq(_T_3382, UInt<4>("h0d")) @[el2_lib.scala 339:41] + _T_3357[12] <= _T_3383 @[el2_lib.scala 339:23] + node _T_3384 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3385 = eq(_T_3384, UInt<4>("h0e")) @[el2_lib.scala 339:41] + _T_3357[13] <= _T_3385 @[el2_lib.scala 339:23] + node _T_3386 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3387 = eq(_T_3386, UInt<4>("h0f")) @[el2_lib.scala 339:41] + _T_3357[14] <= _T_3387 @[el2_lib.scala 339:23] + node _T_3388 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3389 = eq(_T_3388, UInt<5>("h010")) @[el2_lib.scala 339:41] + _T_3357[15] <= _T_3389 @[el2_lib.scala 339:23] + node _T_3390 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3391 = eq(_T_3390, UInt<5>("h011")) @[el2_lib.scala 339:41] + _T_3357[16] <= _T_3391 @[el2_lib.scala 339:23] + node _T_3392 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3393 = eq(_T_3392, UInt<5>("h012")) @[el2_lib.scala 339:41] + _T_3357[17] <= _T_3393 @[el2_lib.scala 339:23] + node _T_3394 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3395 = eq(_T_3394, UInt<5>("h013")) @[el2_lib.scala 339:41] + _T_3357[18] <= _T_3395 @[el2_lib.scala 339:23] + node _T_3396 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3397 = eq(_T_3396, UInt<5>("h014")) @[el2_lib.scala 339:41] + _T_3357[19] <= _T_3397 @[el2_lib.scala 339:23] + node _T_3398 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3399 = eq(_T_3398, UInt<5>("h015")) @[el2_lib.scala 339:41] + _T_3357[20] <= _T_3399 @[el2_lib.scala 339:23] + node _T_3400 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3401 = eq(_T_3400, UInt<5>("h016")) @[el2_lib.scala 339:41] + _T_3357[21] <= _T_3401 @[el2_lib.scala 339:23] + node _T_3402 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3403 = eq(_T_3402, UInt<5>("h017")) @[el2_lib.scala 339:41] + _T_3357[22] <= _T_3403 @[el2_lib.scala 339:23] + node _T_3404 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3405 = eq(_T_3404, UInt<5>("h018")) @[el2_lib.scala 339:41] + _T_3357[23] <= _T_3405 @[el2_lib.scala 339:23] + node _T_3406 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3407 = eq(_T_3406, UInt<5>("h019")) @[el2_lib.scala 339:41] + _T_3357[24] <= _T_3407 @[el2_lib.scala 339:23] + node _T_3408 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3409 = eq(_T_3408, UInt<5>("h01a")) @[el2_lib.scala 339:41] + _T_3357[25] <= _T_3409 @[el2_lib.scala 339:23] + node _T_3410 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3411 = eq(_T_3410, UInt<5>("h01b")) @[el2_lib.scala 339:41] + _T_3357[26] <= _T_3411 @[el2_lib.scala 339:23] + node _T_3412 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3413 = eq(_T_3412, UInt<5>("h01c")) @[el2_lib.scala 339:41] + _T_3357[27] <= _T_3413 @[el2_lib.scala 339:23] + node _T_3414 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3415 = eq(_T_3414, UInt<5>("h01d")) @[el2_lib.scala 339:41] + _T_3357[28] <= _T_3415 @[el2_lib.scala 339:23] + node _T_3416 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3417 = eq(_T_3416, UInt<5>("h01e")) @[el2_lib.scala 339:41] + _T_3357[29] <= _T_3417 @[el2_lib.scala 339:23] + node _T_3418 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3419 = eq(_T_3418, UInt<5>("h01f")) @[el2_lib.scala 339:41] + _T_3357[30] <= _T_3419 @[el2_lib.scala 339:23] + node _T_3420 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3421 = eq(_T_3420, UInt<6>("h020")) @[el2_lib.scala 339:41] + _T_3357[31] <= _T_3421 @[el2_lib.scala 339:23] + node _T_3422 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3423 = eq(_T_3422, UInt<6>("h021")) @[el2_lib.scala 339:41] + _T_3357[32] <= _T_3423 @[el2_lib.scala 339:23] + node _T_3424 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3425 = eq(_T_3424, UInt<6>("h022")) @[el2_lib.scala 339:41] + _T_3357[33] <= _T_3425 @[el2_lib.scala 339:23] + node _T_3426 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3427 = eq(_T_3426, UInt<6>("h023")) @[el2_lib.scala 339:41] + _T_3357[34] <= _T_3427 @[el2_lib.scala 339:23] + node _T_3428 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3429 = eq(_T_3428, UInt<6>("h024")) @[el2_lib.scala 339:41] + _T_3357[35] <= _T_3429 @[el2_lib.scala 339:23] + node _T_3430 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3431 = eq(_T_3430, UInt<6>("h025")) @[el2_lib.scala 339:41] + _T_3357[36] <= _T_3431 @[el2_lib.scala 339:23] + node _T_3432 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3433 = eq(_T_3432, UInt<6>("h026")) @[el2_lib.scala 339:41] + _T_3357[37] <= _T_3433 @[el2_lib.scala 339:23] + node _T_3434 = bits(_T_3347, 5, 0) @[el2_lib.scala 339:35] + node _T_3435 = eq(_T_3434, UInt<6>("h027")) @[el2_lib.scala 339:41] + _T_3357[38] <= _T_3435 @[el2_lib.scala 339:23] + node _T_3436 = bits(_T_3138, 6, 6) @[el2_lib.scala 341:37] + node _T_3437 = bits(_T_3137, 31, 26) @[el2_lib.scala 341:45] + node _T_3438 = bits(_T_3138, 5, 5) @[el2_lib.scala 341:60] + node _T_3439 = bits(_T_3137, 25, 11) @[el2_lib.scala 341:68] + node _T_3440 = bits(_T_3138, 4, 4) @[el2_lib.scala 341:83] + node _T_3441 = bits(_T_3137, 10, 4) @[el2_lib.scala 341:91] + node _T_3442 = bits(_T_3138, 3, 3) @[el2_lib.scala 341:105] + node _T_3443 = bits(_T_3137, 3, 1) @[el2_lib.scala 341:113] + node _T_3444 = bits(_T_3138, 2, 2) @[el2_lib.scala 341:126] + node _T_3445 = bits(_T_3137, 0, 0) @[el2_lib.scala 341:134] + node _T_3446 = bits(_T_3138, 1, 0) @[el2_lib.scala 341:145] + node _T_3447 = cat(_T_3445, _T_3446) @[Cat.scala 29:58] + node _T_3448 = cat(_T_3442, _T_3443) @[Cat.scala 29:58] + node _T_3449 = cat(_T_3448, _T_3444) @[Cat.scala 29:58] + node _T_3450 = cat(_T_3449, _T_3447) @[Cat.scala 29:58] + node _T_3451 = cat(_T_3439, _T_3440) @[Cat.scala 29:58] + node _T_3452 = cat(_T_3451, _T_3441) @[Cat.scala 29:58] + node _T_3453 = cat(_T_3436, _T_3437) @[Cat.scala 29:58] + node _T_3454 = cat(_T_3453, _T_3438) @[Cat.scala 29:58] + node _T_3455 = cat(_T_3454, _T_3452) @[Cat.scala 29:58] + node _T_3456 = cat(_T_3455, _T_3450) @[Cat.scala 29:58] + node _T_3457 = bits(_T_3351, 0, 0) @[el2_lib.scala 342:49] + node _T_3458 = cat(_T_3357[1], _T_3357[0]) @[el2_lib.scala 342:69] + node _T_3459 = cat(_T_3357[3], _T_3357[2]) @[el2_lib.scala 342:69] + node _T_3460 = cat(_T_3459, _T_3458) @[el2_lib.scala 342:69] + node _T_3461 = cat(_T_3357[5], _T_3357[4]) @[el2_lib.scala 342:69] + node _T_3462 = cat(_T_3357[8], _T_3357[7]) @[el2_lib.scala 342:69] + node _T_3463 = cat(_T_3462, _T_3357[6]) @[el2_lib.scala 342:69] + node _T_3464 = cat(_T_3463, _T_3461) @[el2_lib.scala 342:69] + node _T_3465 = cat(_T_3464, _T_3460) @[el2_lib.scala 342:69] + node _T_3466 = cat(_T_3357[10], _T_3357[9]) @[el2_lib.scala 342:69] + node _T_3467 = cat(_T_3357[13], _T_3357[12]) @[el2_lib.scala 342:69] + node _T_3468 = cat(_T_3467, _T_3357[11]) @[el2_lib.scala 342:69] + node _T_3469 = cat(_T_3468, _T_3466) @[el2_lib.scala 342:69] + node _T_3470 = cat(_T_3357[15], _T_3357[14]) @[el2_lib.scala 342:69] + node _T_3471 = cat(_T_3357[18], _T_3357[17]) @[el2_lib.scala 342:69] + node _T_3472 = cat(_T_3471, _T_3357[16]) @[el2_lib.scala 342:69] + node _T_3473 = cat(_T_3472, _T_3470) @[el2_lib.scala 342:69] + node _T_3474 = cat(_T_3473, _T_3469) @[el2_lib.scala 342:69] + node _T_3475 = cat(_T_3474, _T_3465) @[el2_lib.scala 342:69] + node _T_3476 = cat(_T_3357[20], _T_3357[19]) @[el2_lib.scala 342:69] + node _T_3477 = cat(_T_3357[23], _T_3357[22]) @[el2_lib.scala 342:69] + node _T_3478 = cat(_T_3477, _T_3357[21]) @[el2_lib.scala 342:69] + node _T_3479 = cat(_T_3478, _T_3476) @[el2_lib.scala 342:69] + node _T_3480 = cat(_T_3357[25], _T_3357[24]) @[el2_lib.scala 342:69] + node _T_3481 = cat(_T_3357[28], _T_3357[27]) @[el2_lib.scala 342:69] + node _T_3482 = cat(_T_3481, _T_3357[26]) @[el2_lib.scala 342:69] + node _T_3483 = cat(_T_3482, _T_3480) @[el2_lib.scala 342:69] + node _T_3484 = cat(_T_3483, _T_3479) @[el2_lib.scala 342:69] + node _T_3485 = cat(_T_3357[30], _T_3357[29]) @[el2_lib.scala 342:69] + node _T_3486 = cat(_T_3357[33], _T_3357[32]) @[el2_lib.scala 342:69] + node _T_3487 = cat(_T_3486, _T_3357[31]) @[el2_lib.scala 342:69] + node _T_3488 = cat(_T_3487, _T_3485) @[el2_lib.scala 342:69] + node _T_3489 = cat(_T_3357[35], _T_3357[34]) @[el2_lib.scala 342:69] + node _T_3490 = cat(_T_3357[38], _T_3357[37]) @[el2_lib.scala 342:69] + node _T_3491 = cat(_T_3490, _T_3357[36]) @[el2_lib.scala 342:69] + node _T_3492 = cat(_T_3491, _T_3489) @[el2_lib.scala 342:69] + node _T_3493 = cat(_T_3492, _T_3488) @[el2_lib.scala 342:69] + node _T_3494 = cat(_T_3493, _T_3484) @[el2_lib.scala 342:69] + node _T_3495 = cat(_T_3494, _T_3475) @[el2_lib.scala 342:69] + node _T_3496 = xor(_T_3495, _T_3456) @[el2_lib.scala 342:76] + node _T_3497 = mux(_T_3457, _T_3496, _T_3456) @[el2_lib.scala 342:31] + node _T_3498 = bits(_T_3497, 37, 32) @[el2_lib.scala 344:37] + node _T_3499 = bits(_T_3497, 30, 16) @[el2_lib.scala 344:61] + node _T_3500 = bits(_T_3497, 14, 8) @[el2_lib.scala 344:86] + node _T_3501 = bits(_T_3497, 6, 4) @[el2_lib.scala 344:110] + node _T_3502 = bits(_T_3497, 2, 2) @[el2_lib.scala 344:133] + node _T_3503 = cat(_T_3501, _T_3502) @[Cat.scala 29:58] + node _T_3504 = cat(_T_3498, _T_3499) @[Cat.scala 29:58] + node _T_3505 = cat(_T_3504, _T_3500) @[Cat.scala 29:58] + node _T_3506 = cat(_T_3505, _T_3503) @[Cat.scala 29:58] + node _T_3507 = bits(_T_3497, 38, 38) @[el2_lib.scala 345:39] + node _T_3508 = bits(_T_3347, 6, 0) @[el2_lib.scala 345:56] + node _T_3509 = eq(_T_3508, UInt<7>("h040")) @[el2_lib.scala 345:62] + node _T_3510 = xor(_T_3507, _T_3509) @[el2_lib.scala 345:44] + node _T_3511 = bits(_T_3497, 31, 31) @[el2_lib.scala 345:102] + node _T_3512 = bits(_T_3497, 15, 15) @[el2_lib.scala 345:124] + node _T_3513 = bits(_T_3497, 7, 7) @[el2_lib.scala 345:146] + node _T_3514 = bits(_T_3497, 3, 3) @[el2_lib.scala 345:167] + node _T_3515 = bits(_T_3497, 1, 0) @[el2_lib.scala 345:188] + node _T_3516 = cat(_T_3513, _T_3514) @[Cat.scala 29:58] + node _T_3517 = cat(_T_3516, _T_3515) @[Cat.scala 29:58] + node _T_3518 = cat(_T_3510, _T_3511) @[Cat.scala 29:58] + node _T_3519 = cat(_T_3518, _T_3512) @[Cat.scala 29:58] + node _T_3520 = cat(_T_3519, _T_3517) @[Cat.scala 29:58] + node _T_3521 = bits(iccm_ecc_word_enable, 1, 1) @[el2_ifu_mem_ctl.scala 693:73] + node _T_3522 = bits(io.iccm_rd_data_ecc, 70, 39) @[el2_ifu_mem_ctl.scala 693:93] + node _T_3523 = bits(io.iccm_rd_data_ecc, 77, 71) @[el2_ifu_mem_ctl.scala 693:128] + wire _T_3524 : UInt<1>[18] @[el2_lib.scala 313:18] + wire _T_3525 : UInt<1>[18] @[el2_lib.scala 314:18] + wire _T_3526 : UInt<1>[18] @[el2_lib.scala 315:18] + wire _T_3527 : UInt<1>[15] @[el2_lib.scala 316:18] + wire _T_3528 : UInt<1>[15] @[el2_lib.scala 317:18] + wire _T_3529 : UInt<1>[6] @[el2_lib.scala 318:18] + node _T_3530 = bits(_T_3522, 0, 0) @[el2_lib.scala 325:36] + _T_3524[0] <= _T_3530 @[el2_lib.scala 325:30] + node _T_3531 = bits(_T_3522, 0, 0) @[el2_lib.scala 326:36] + _T_3525[0] <= _T_3531 @[el2_lib.scala 326:30] + node _T_3532 = bits(_T_3522, 1, 1) @[el2_lib.scala 325:36] + _T_3524[1] <= _T_3532 @[el2_lib.scala 325:30] + node _T_3533 = bits(_T_3522, 1, 1) @[el2_lib.scala 327:36] + _T_3526[0] <= _T_3533 @[el2_lib.scala 327:30] + node _T_3534 = bits(_T_3522, 2, 2) @[el2_lib.scala 326:36] + _T_3525[1] <= _T_3534 @[el2_lib.scala 326:30] + node _T_3535 = bits(_T_3522, 2, 2) @[el2_lib.scala 327:36] + _T_3526[1] <= _T_3535 @[el2_lib.scala 327:30] + node _T_3536 = bits(_T_3522, 3, 3) @[el2_lib.scala 325:36] + _T_3524[2] <= _T_3536 @[el2_lib.scala 325:30] + node _T_3537 = bits(_T_3522, 3, 3) @[el2_lib.scala 326:36] + _T_3525[2] <= _T_3537 @[el2_lib.scala 326:30] + node _T_3538 = bits(_T_3522, 3, 3) @[el2_lib.scala 327:36] + _T_3526[2] <= _T_3538 @[el2_lib.scala 327:30] + node _T_3539 = bits(_T_3522, 4, 4) @[el2_lib.scala 325:36] + _T_3524[3] <= _T_3539 @[el2_lib.scala 325:30] + node _T_3540 = bits(_T_3522, 4, 4) @[el2_lib.scala 328:36] + _T_3527[0] <= _T_3540 @[el2_lib.scala 328:30] + node _T_3541 = bits(_T_3522, 5, 5) @[el2_lib.scala 326:36] + _T_3525[3] <= _T_3541 @[el2_lib.scala 326:30] + node _T_3542 = bits(_T_3522, 5, 5) @[el2_lib.scala 328:36] + _T_3527[1] <= _T_3542 @[el2_lib.scala 328:30] + node _T_3543 = bits(_T_3522, 6, 6) @[el2_lib.scala 325:36] + _T_3524[4] <= _T_3543 @[el2_lib.scala 325:30] + node _T_3544 = bits(_T_3522, 6, 6) @[el2_lib.scala 326:36] + _T_3525[4] <= _T_3544 @[el2_lib.scala 326:30] + node _T_3545 = bits(_T_3522, 6, 6) @[el2_lib.scala 328:36] + _T_3527[2] <= _T_3545 @[el2_lib.scala 328:30] + node _T_3546 = bits(_T_3522, 7, 7) @[el2_lib.scala 327:36] + _T_3526[3] <= _T_3546 @[el2_lib.scala 327:30] + node _T_3547 = bits(_T_3522, 7, 7) @[el2_lib.scala 328:36] + _T_3527[3] <= _T_3547 @[el2_lib.scala 328:30] + node _T_3548 = bits(_T_3522, 8, 8) @[el2_lib.scala 325:36] + _T_3524[5] <= _T_3548 @[el2_lib.scala 325:30] + node _T_3549 = bits(_T_3522, 8, 8) @[el2_lib.scala 327:36] + _T_3526[4] <= _T_3549 @[el2_lib.scala 327:30] + node _T_3550 = bits(_T_3522, 8, 8) @[el2_lib.scala 328:36] + _T_3527[4] <= _T_3550 @[el2_lib.scala 328:30] + node _T_3551 = bits(_T_3522, 9, 9) @[el2_lib.scala 326:36] + _T_3525[5] <= _T_3551 @[el2_lib.scala 326:30] + node _T_3552 = bits(_T_3522, 9, 9) @[el2_lib.scala 327:36] + _T_3526[5] <= _T_3552 @[el2_lib.scala 327:30] + node _T_3553 = bits(_T_3522, 9, 9) @[el2_lib.scala 328:36] + _T_3527[5] <= _T_3553 @[el2_lib.scala 328:30] + node _T_3554 = bits(_T_3522, 10, 10) @[el2_lib.scala 325:36] + _T_3524[6] <= _T_3554 @[el2_lib.scala 325:30] + node _T_3555 = bits(_T_3522, 10, 10) @[el2_lib.scala 326:36] + _T_3525[6] <= _T_3555 @[el2_lib.scala 326:30] + node _T_3556 = bits(_T_3522, 10, 10) @[el2_lib.scala 327:36] + _T_3526[6] <= _T_3556 @[el2_lib.scala 327:30] + node _T_3557 = bits(_T_3522, 10, 10) @[el2_lib.scala 328:36] + _T_3527[6] <= _T_3557 @[el2_lib.scala 328:30] + node _T_3558 = bits(_T_3522, 11, 11) @[el2_lib.scala 325:36] + _T_3524[7] <= _T_3558 @[el2_lib.scala 325:30] + node _T_3559 = bits(_T_3522, 11, 11) @[el2_lib.scala 329:36] + _T_3528[0] <= _T_3559 @[el2_lib.scala 329:30] + node _T_3560 = bits(_T_3522, 12, 12) @[el2_lib.scala 326:36] + _T_3525[7] <= _T_3560 @[el2_lib.scala 326:30] + node _T_3561 = bits(_T_3522, 12, 12) @[el2_lib.scala 329:36] + _T_3528[1] <= _T_3561 @[el2_lib.scala 329:30] + node _T_3562 = bits(_T_3522, 13, 13) @[el2_lib.scala 325:36] + _T_3524[8] <= _T_3562 @[el2_lib.scala 325:30] + node _T_3563 = bits(_T_3522, 13, 13) @[el2_lib.scala 326:36] + _T_3525[8] <= _T_3563 @[el2_lib.scala 326:30] + node _T_3564 = bits(_T_3522, 13, 13) @[el2_lib.scala 329:36] + _T_3528[2] <= _T_3564 @[el2_lib.scala 329:30] + node _T_3565 = bits(_T_3522, 14, 14) @[el2_lib.scala 327:36] + _T_3526[7] <= _T_3565 @[el2_lib.scala 327:30] + node _T_3566 = bits(_T_3522, 14, 14) @[el2_lib.scala 329:36] + _T_3528[3] <= _T_3566 @[el2_lib.scala 329:30] + node _T_3567 = bits(_T_3522, 15, 15) @[el2_lib.scala 325:36] + _T_3524[9] <= _T_3567 @[el2_lib.scala 325:30] + node _T_3568 = bits(_T_3522, 15, 15) @[el2_lib.scala 327:36] + _T_3526[8] <= _T_3568 @[el2_lib.scala 327:30] + node _T_3569 = bits(_T_3522, 15, 15) @[el2_lib.scala 329:36] + _T_3528[4] <= _T_3569 @[el2_lib.scala 329:30] + node _T_3570 = bits(_T_3522, 16, 16) @[el2_lib.scala 326:36] + _T_3525[9] <= _T_3570 @[el2_lib.scala 326:30] + node _T_3571 = bits(_T_3522, 16, 16) @[el2_lib.scala 327:36] + _T_3526[9] <= _T_3571 @[el2_lib.scala 327:30] + node _T_3572 = bits(_T_3522, 16, 16) @[el2_lib.scala 329:36] + _T_3528[5] <= _T_3572 @[el2_lib.scala 329:30] + node _T_3573 = bits(_T_3522, 17, 17) @[el2_lib.scala 325:36] + _T_3524[10] <= _T_3573 @[el2_lib.scala 325:30] + node _T_3574 = bits(_T_3522, 17, 17) @[el2_lib.scala 326:36] + _T_3525[10] <= _T_3574 @[el2_lib.scala 326:30] + node _T_3575 = bits(_T_3522, 17, 17) @[el2_lib.scala 327:36] + _T_3526[10] <= _T_3575 @[el2_lib.scala 327:30] + node _T_3576 = bits(_T_3522, 17, 17) @[el2_lib.scala 329:36] + _T_3528[6] <= _T_3576 @[el2_lib.scala 329:30] + node _T_3577 = bits(_T_3522, 18, 18) @[el2_lib.scala 328:36] + _T_3527[7] <= _T_3577 @[el2_lib.scala 328:30] + node _T_3578 = bits(_T_3522, 18, 18) @[el2_lib.scala 329:36] + _T_3528[7] <= _T_3578 @[el2_lib.scala 329:30] + node _T_3579 = bits(_T_3522, 19, 19) @[el2_lib.scala 325:36] + _T_3524[11] <= _T_3579 @[el2_lib.scala 325:30] + node _T_3580 = bits(_T_3522, 19, 19) @[el2_lib.scala 328:36] + _T_3527[8] <= _T_3580 @[el2_lib.scala 328:30] + node _T_3581 = bits(_T_3522, 19, 19) @[el2_lib.scala 329:36] + _T_3528[8] <= _T_3581 @[el2_lib.scala 329:30] + node _T_3582 = bits(_T_3522, 20, 20) @[el2_lib.scala 326:36] + _T_3525[11] <= _T_3582 @[el2_lib.scala 326:30] + node _T_3583 = bits(_T_3522, 20, 20) @[el2_lib.scala 328:36] + _T_3527[9] <= _T_3583 @[el2_lib.scala 328:30] + node _T_3584 = bits(_T_3522, 20, 20) @[el2_lib.scala 329:36] + _T_3528[9] <= _T_3584 @[el2_lib.scala 329:30] + node _T_3585 = bits(_T_3522, 21, 21) @[el2_lib.scala 325:36] + _T_3524[12] <= _T_3585 @[el2_lib.scala 325:30] + node _T_3586 = bits(_T_3522, 21, 21) @[el2_lib.scala 326:36] + _T_3525[12] <= _T_3586 @[el2_lib.scala 326:30] + node _T_3587 = bits(_T_3522, 21, 21) @[el2_lib.scala 328:36] + _T_3527[10] <= _T_3587 @[el2_lib.scala 328:30] + node _T_3588 = bits(_T_3522, 21, 21) @[el2_lib.scala 329:36] + _T_3528[10] <= _T_3588 @[el2_lib.scala 329:30] + node _T_3589 = bits(_T_3522, 22, 22) @[el2_lib.scala 327:36] + _T_3526[11] <= _T_3589 @[el2_lib.scala 327:30] + node _T_3590 = bits(_T_3522, 22, 22) @[el2_lib.scala 328:36] + _T_3527[11] <= _T_3590 @[el2_lib.scala 328:30] + node _T_3591 = bits(_T_3522, 22, 22) @[el2_lib.scala 329:36] + _T_3528[11] <= _T_3591 @[el2_lib.scala 329:30] + node _T_3592 = bits(_T_3522, 23, 23) @[el2_lib.scala 325:36] + _T_3524[13] <= _T_3592 @[el2_lib.scala 325:30] + node _T_3593 = bits(_T_3522, 23, 23) @[el2_lib.scala 327:36] + _T_3526[12] <= _T_3593 @[el2_lib.scala 327:30] + node _T_3594 = bits(_T_3522, 23, 23) @[el2_lib.scala 328:36] + _T_3527[12] <= _T_3594 @[el2_lib.scala 328:30] + node _T_3595 = bits(_T_3522, 23, 23) @[el2_lib.scala 329:36] + _T_3528[12] <= _T_3595 @[el2_lib.scala 329:30] + node _T_3596 = bits(_T_3522, 24, 24) @[el2_lib.scala 326:36] + _T_3525[13] <= _T_3596 @[el2_lib.scala 326:30] + node _T_3597 = bits(_T_3522, 24, 24) @[el2_lib.scala 327:36] + _T_3526[13] <= _T_3597 @[el2_lib.scala 327:30] + node _T_3598 = bits(_T_3522, 24, 24) @[el2_lib.scala 328:36] + _T_3527[13] <= _T_3598 @[el2_lib.scala 328:30] + node _T_3599 = bits(_T_3522, 24, 24) @[el2_lib.scala 329:36] + _T_3528[13] <= _T_3599 @[el2_lib.scala 329:30] + node _T_3600 = bits(_T_3522, 25, 25) @[el2_lib.scala 325:36] + _T_3524[14] <= _T_3600 @[el2_lib.scala 325:30] + node _T_3601 = bits(_T_3522, 25, 25) @[el2_lib.scala 326:36] + _T_3525[14] <= _T_3601 @[el2_lib.scala 326:30] + node _T_3602 = bits(_T_3522, 25, 25) @[el2_lib.scala 327:36] + _T_3526[14] <= _T_3602 @[el2_lib.scala 327:30] + node _T_3603 = bits(_T_3522, 25, 25) @[el2_lib.scala 328:36] + _T_3527[14] <= _T_3603 @[el2_lib.scala 328:30] + node _T_3604 = bits(_T_3522, 25, 25) @[el2_lib.scala 329:36] + _T_3528[14] <= _T_3604 @[el2_lib.scala 329:30] + node _T_3605 = bits(_T_3522, 26, 26) @[el2_lib.scala 325:36] + _T_3524[15] <= _T_3605 @[el2_lib.scala 325:30] + node _T_3606 = bits(_T_3522, 26, 26) @[el2_lib.scala 330:36] + _T_3529[0] <= _T_3606 @[el2_lib.scala 330:30] + node _T_3607 = bits(_T_3522, 27, 27) @[el2_lib.scala 326:36] + _T_3525[15] <= _T_3607 @[el2_lib.scala 326:30] + node _T_3608 = bits(_T_3522, 27, 27) @[el2_lib.scala 330:36] + _T_3529[1] <= _T_3608 @[el2_lib.scala 330:30] + node _T_3609 = bits(_T_3522, 28, 28) @[el2_lib.scala 325:36] + _T_3524[16] <= _T_3609 @[el2_lib.scala 325:30] + node _T_3610 = bits(_T_3522, 28, 28) @[el2_lib.scala 326:36] + _T_3525[16] <= _T_3610 @[el2_lib.scala 326:30] + node _T_3611 = bits(_T_3522, 28, 28) @[el2_lib.scala 330:36] + _T_3529[2] <= _T_3611 @[el2_lib.scala 330:30] + node _T_3612 = bits(_T_3522, 29, 29) @[el2_lib.scala 327:36] + _T_3526[15] <= _T_3612 @[el2_lib.scala 327:30] + node _T_3613 = bits(_T_3522, 29, 29) @[el2_lib.scala 330:36] + _T_3529[3] <= _T_3613 @[el2_lib.scala 330:30] + node _T_3614 = bits(_T_3522, 30, 30) @[el2_lib.scala 325:36] + _T_3524[17] <= _T_3614 @[el2_lib.scala 325:30] + node _T_3615 = bits(_T_3522, 30, 30) @[el2_lib.scala 327:36] + _T_3526[16] <= _T_3615 @[el2_lib.scala 327:30] + node _T_3616 = bits(_T_3522, 30, 30) @[el2_lib.scala 330:36] + _T_3529[4] <= _T_3616 @[el2_lib.scala 330:30] + node _T_3617 = bits(_T_3522, 31, 31) @[el2_lib.scala 326:36] + _T_3525[17] <= _T_3617 @[el2_lib.scala 326:30] + node _T_3618 = bits(_T_3522, 31, 31) @[el2_lib.scala 327:36] + _T_3526[17] <= _T_3618 @[el2_lib.scala 327:30] + node _T_3619 = bits(_T_3522, 31, 31) @[el2_lib.scala 330:36] + _T_3529[5] <= _T_3619 @[el2_lib.scala 330:30] + node _T_3620 = xorr(_T_3522) @[el2_lib.scala 333:30] + node _T_3621 = xorr(_T_3523) @[el2_lib.scala 333:44] + node _T_3622 = xor(_T_3620, _T_3621) @[el2_lib.scala 333:35] + node _T_3623 = not(UInt<1>("h00")) @[el2_lib.scala 333:52] + node _T_3624 = and(_T_3622, _T_3623) @[el2_lib.scala 333:50] + node _T_3625 = bits(_T_3523, 5, 5) @[el2_lib.scala 333:68] + node _T_3626 = cat(_T_3529[2], _T_3529[1]) @[el2_lib.scala 333:76] + node _T_3627 = cat(_T_3626, _T_3529[0]) @[el2_lib.scala 333:76] + node _T_3628 = cat(_T_3529[5], _T_3529[4]) @[el2_lib.scala 333:76] + node _T_3629 = cat(_T_3628, _T_3529[3]) @[el2_lib.scala 333:76] + node _T_3630 = cat(_T_3629, _T_3627) @[el2_lib.scala 333:76] + node _T_3631 = xorr(_T_3630) @[el2_lib.scala 333:83] + node _T_3632 = xor(_T_3625, _T_3631) @[el2_lib.scala 333:71] + node _T_3633 = bits(_T_3523, 4, 4) @[el2_lib.scala 333:95] + node _T_3634 = cat(_T_3528[2], _T_3528[1]) @[el2_lib.scala 333:103] + node _T_3635 = cat(_T_3634, _T_3528[0]) @[el2_lib.scala 333:103] + node _T_3636 = cat(_T_3528[4], _T_3528[3]) @[el2_lib.scala 333:103] + node _T_3637 = cat(_T_3528[6], _T_3528[5]) @[el2_lib.scala 333:103] + node _T_3638 = cat(_T_3637, _T_3636) @[el2_lib.scala 333:103] + node _T_3639 = cat(_T_3638, _T_3635) @[el2_lib.scala 333:103] + node _T_3640 = cat(_T_3528[8], _T_3528[7]) @[el2_lib.scala 333:103] + node _T_3641 = cat(_T_3528[10], _T_3528[9]) @[el2_lib.scala 333:103] + node _T_3642 = cat(_T_3641, _T_3640) @[el2_lib.scala 333:103] + node _T_3643 = cat(_T_3528[12], _T_3528[11]) @[el2_lib.scala 333:103] + node _T_3644 = cat(_T_3528[14], _T_3528[13]) @[el2_lib.scala 333:103] + node _T_3645 = cat(_T_3644, _T_3643) @[el2_lib.scala 333:103] + node _T_3646 = cat(_T_3645, _T_3642) @[el2_lib.scala 333:103] + node _T_3647 = cat(_T_3646, _T_3639) @[el2_lib.scala 333:103] + node _T_3648 = xorr(_T_3647) @[el2_lib.scala 333:110] + node _T_3649 = xor(_T_3633, _T_3648) @[el2_lib.scala 333:98] + node _T_3650 = bits(_T_3523, 3, 3) @[el2_lib.scala 333:122] + node _T_3651 = cat(_T_3527[2], _T_3527[1]) @[el2_lib.scala 333:130] + node _T_3652 = cat(_T_3651, _T_3527[0]) @[el2_lib.scala 333:130] + node _T_3653 = cat(_T_3527[4], _T_3527[3]) @[el2_lib.scala 333:130] + node _T_3654 = cat(_T_3527[6], _T_3527[5]) @[el2_lib.scala 333:130] + node _T_3655 = cat(_T_3654, _T_3653) @[el2_lib.scala 333:130] + node _T_3656 = cat(_T_3655, _T_3652) @[el2_lib.scala 333:130] + node _T_3657 = cat(_T_3527[8], _T_3527[7]) @[el2_lib.scala 333:130] + node _T_3658 = cat(_T_3527[10], _T_3527[9]) @[el2_lib.scala 333:130] + node _T_3659 = cat(_T_3658, _T_3657) @[el2_lib.scala 333:130] + node _T_3660 = cat(_T_3527[12], _T_3527[11]) @[el2_lib.scala 333:130] + node _T_3661 = cat(_T_3527[14], _T_3527[13]) @[el2_lib.scala 333:130] + node _T_3662 = cat(_T_3661, _T_3660) @[el2_lib.scala 333:130] + node _T_3663 = cat(_T_3662, _T_3659) @[el2_lib.scala 333:130] + node _T_3664 = cat(_T_3663, _T_3656) @[el2_lib.scala 333:130] + node _T_3665 = xorr(_T_3664) @[el2_lib.scala 333:137] + node _T_3666 = xor(_T_3650, _T_3665) @[el2_lib.scala 333:125] + node _T_3667 = bits(_T_3523, 2, 2) @[el2_lib.scala 333:149] + node _T_3668 = cat(_T_3526[1], _T_3526[0]) @[el2_lib.scala 333:157] + node _T_3669 = cat(_T_3526[3], _T_3526[2]) @[el2_lib.scala 333:157] + node _T_3670 = cat(_T_3669, _T_3668) @[el2_lib.scala 333:157] + node _T_3671 = cat(_T_3526[5], _T_3526[4]) @[el2_lib.scala 333:157] + node _T_3672 = cat(_T_3526[8], _T_3526[7]) @[el2_lib.scala 333:157] + node _T_3673 = cat(_T_3672, _T_3526[6]) @[el2_lib.scala 333:157] + node _T_3674 = cat(_T_3673, _T_3671) @[el2_lib.scala 333:157] + node _T_3675 = cat(_T_3674, _T_3670) @[el2_lib.scala 333:157] + node _T_3676 = cat(_T_3526[10], _T_3526[9]) @[el2_lib.scala 333:157] + node _T_3677 = cat(_T_3526[12], _T_3526[11]) @[el2_lib.scala 333:157] + node _T_3678 = cat(_T_3677, _T_3676) @[el2_lib.scala 333:157] + node _T_3679 = cat(_T_3526[14], _T_3526[13]) @[el2_lib.scala 333:157] + node _T_3680 = cat(_T_3526[17], _T_3526[16]) @[el2_lib.scala 333:157] + node _T_3681 = cat(_T_3680, _T_3526[15]) @[el2_lib.scala 333:157] + node _T_3682 = cat(_T_3681, _T_3679) @[el2_lib.scala 333:157] + node _T_3683 = cat(_T_3682, _T_3678) @[el2_lib.scala 333:157] + node _T_3684 = cat(_T_3683, _T_3675) @[el2_lib.scala 333:157] + node _T_3685 = xorr(_T_3684) @[el2_lib.scala 333:164] + node _T_3686 = xor(_T_3667, _T_3685) @[el2_lib.scala 333:152] + node _T_3687 = bits(_T_3523, 1, 1) @[el2_lib.scala 333:176] + node _T_3688 = cat(_T_3525[1], _T_3525[0]) @[el2_lib.scala 333:184] + node _T_3689 = cat(_T_3525[3], _T_3525[2]) @[el2_lib.scala 333:184] + node _T_3690 = cat(_T_3689, _T_3688) @[el2_lib.scala 333:184] + node _T_3691 = cat(_T_3525[5], _T_3525[4]) @[el2_lib.scala 333:184] + node _T_3692 = cat(_T_3525[8], _T_3525[7]) @[el2_lib.scala 333:184] + node _T_3693 = cat(_T_3692, _T_3525[6]) @[el2_lib.scala 333:184] + node _T_3694 = cat(_T_3693, _T_3691) @[el2_lib.scala 333:184] + node _T_3695 = cat(_T_3694, _T_3690) @[el2_lib.scala 333:184] + node _T_3696 = cat(_T_3525[10], _T_3525[9]) @[el2_lib.scala 333:184] + node _T_3697 = cat(_T_3525[12], _T_3525[11]) @[el2_lib.scala 333:184] + node _T_3698 = cat(_T_3697, _T_3696) @[el2_lib.scala 333:184] + node _T_3699 = cat(_T_3525[14], _T_3525[13]) @[el2_lib.scala 333:184] + node _T_3700 = cat(_T_3525[17], _T_3525[16]) @[el2_lib.scala 333:184] + node _T_3701 = cat(_T_3700, _T_3525[15]) @[el2_lib.scala 333:184] + node _T_3702 = cat(_T_3701, _T_3699) @[el2_lib.scala 333:184] + node _T_3703 = cat(_T_3702, _T_3698) @[el2_lib.scala 333:184] + node _T_3704 = cat(_T_3703, _T_3695) @[el2_lib.scala 333:184] + node _T_3705 = xorr(_T_3704) @[el2_lib.scala 333:191] + node _T_3706 = xor(_T_3687, _T_3705) @[el2_lib.scala 333:179] + node _T_3707 = bits(_T_3523, 0, 0) @[el2_lib.scala 333:203] + node _T_3708 = cat(_T_3524[1], _T_3524[0]) @[el2_lib.scala 333:211] + node _T_3709 = cat(_T_3524[3], _T_3524[2]) @[el2_lib.scala 333:211] + node _T_3710 = cat(_T_3709, _T_3708) @[el2_lib.scala 333:211] + node _T_3711 = cat(_T_3524[5], _T_3524[4]) @[el2_lib.scala 333:211] + node _T_3712 = cat(_T_3524[8], _T_3524[7]) @[el2_lib.scala 333:211] + node _T_3713 = cat(_T_3712, _T_3524[6]) @[el2_lib.scala 333:211] + node _T_3714 = cat(_T_3713, _T_3711) @[el2_lib.scala 333:211] + node _T_3715 = cat(_T_3714, _T_3710) @[el2_lib.scala 333:211] + node _T_3716 = cat(_T_3524[10], _T_3524[9]) @[el2_lib.scala 333:211] + node _T_3717 = cat(_T_3524[12], _T_3524[11]) @[el2_lib.scala 333:211] + node _T_3718 = cat(_T_3717, _T_3716) @[el2_lib.scala 333:211] + node _T_3719 = cat(_T_3524[14], _T_3524[13]) @[el2_lib.scala 333:211] + node _T_3720 = cat(_T_3524[17], _T_3524[16]) @[el2_lib.scala 333:211] + node _T_3721 = cat(_T_3720, _T_3524[15]) @[el2_lib.scala 333:211] + node _T_3722 = cat(_T_3721, _T_3719) @[el2_lib.scala 333:211] + node _T_3723 = cat(_T_3722, _T_3718) @[el2_lib.scala 333:211] + node _T_3724 = cat(_T_3723, _T_3715) @[el2_lib.scala 333:211] + node _T_3725 = xorr(_T_3724) @[el2_lib.scala 333:218] + node _T_3726 = xor(_T_3707, _T_3725) @[el2_lib.scala 333:206] + node _T_3727 = cat(_T_3686, _T_3706) @[Cat.scala 29:58] + node _T_3728 = cat(_T_3727, _T_3726) @[Cat.scala 29:58] + node _T_3729 = cat(_T_3649, _T_3666) @[Cat.scala 29:58] + node _T_3730 = cat(_T_3624, _T_3632) @[Cat.scala 29:58] + node _T_3731 = cat(_T_3730, _T_3729) @[Cat.scala 29:58] + node _T_3732 = cat(_T_3731, _T_3728) @[Cat.scala 29:58] + node _T_3733 = neq(_T_3732, UInt<1>("h00")) @[el2_lib.scala 334:44] + node _T_3734 = and(_T_3521, _T_3733) @[el2_lib.scala 334:32] + node _T_3735 = bits(_T_3732, 6, 6) @[el2_lib.scala 334:64] + node _T_3736 = and(_T_3734, _T_3735) @[el2_lib.scala 334:53] + node _T_3737 = neq(_T_3732, UInt<1>("h00")) @[el2_lib.scala 335:44] + node _T_3738 = and(_T_3521, _T_3737) @[el2_lib.scala 335:32] + node _T_3739 = bits(_T_3732, 6, 6) @[el2_lib.scala 335:65] + node _T_3740 = not(_T_3739) @[el2_lib.scala 335:55] + node _T_3741 = and(_T_3738, _T_3740) @[el2_lib.scala 335:53] + wire _T_3742 : UInt<1>[39] @[el2_lib.scala 336:26] + node _T_3743 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3744 = eq(_T_3743, UInt<1>("h01")) @[el2_lib.scala 339:41] + _T_3742[0] <= _T_3744 @[el2_lib.scala 339:23] + node _T_3745 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3746 = eq(_T_3745, UInt<2>("h02")) @[el2_lib.scala 339:41] + _T_3742[1] <= _T_3746 @[el2_lib.scala 339:23] + node _T_3747 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3748 = eq(_T_3747, UInt<2>("h03")) @[el2_lib.scala 339:41] + _T_3742[2] <= _T_3748 @[el2_lib.scala 339:23] + node _T_3749 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3750 = eq(_T_3749, UInt<3>("h04")) @[el2_lib.scala 339:41] + _T_3742[3] <= _T_3750 @[el2_lib.scala 339:23] + node _T_3751 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3752 = eq(_T_3751, UInt<3>("h05")) @[el2_lib.scala 339:41] + _T_3742[4] <= _T_3752 @[el2_lib.scala 339:23] + node _T_3753 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3754 = eq(_T_3753, UInt<3>("h06")) @[el2_lib.scala 339:41] + _T_3742[5] <= _T_3754 @[el2_lib.scala 339:23] + node _T_3755 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3756 = eq(_T_3755, UInt<3>("h07")) @[el2_lib.scala 339:41] + _T_3742[6] <= _T_3756 @[el2_lib.scala 339:23] + node _T_3757 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3758 = eq(_T_3757, UInt<4>("h08")) @[el2_lib.scala 339:41] + _T_3742[7] <= _T_3758 @[el2_lib.scala 339:23] + node _T_3759 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3760 = eq(_T_3759, UInt<4>("h09")) @[el2_lib.scala 339:41] + _T_3742[8] <= _T_3760 @[el2_lib.scala 339:23] + node _T_3761 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3762 = eq(_T_3761, UInt<4>("h0a")) @[el2_lib.scala 339:41] + _T_3742[9] <= _T_3762 @[el2_lib.scala 339:23] + node _T_3763 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3764 = eq(_T_3763, UInt<4>("h0b")) @[el2_lib.scala 339:41] + _T_3742[10] <= _T_3764 @[el2_lib.scala 339:23] + node _T_3765 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3766 = eq(_T_3765, UInt<4>("h0c")) @[el2_lib.scala 339:41] + _T_3742[11] <= _T_3766 @[el2_lib.scala 339:23] + node _T_3767 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3768 = eq(_T_3767, UInt<4>("h0d")) @[el2_lib.scala 339:41] + _T_3742[12] <= _T_3768 @[el2_lib.scala 339:23] + node _T_3769 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3770 = eq(_T_3769, UInt<4>("h0e")) @[el2_lib.scala 339:41] + _T_3742[13] <= _T_3770 @[el2_lib.scala 339:23] + node _T_3771 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3772 = eq(_T_3771, UInt<4>("h0f")) @[el2_lib.scala 339:41] + _T_3742[14] <= _T_3772 @[el2_lib.scala 339:23] + node _T_3773 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3774 = eq(_T_3773, UInt<5>("h010")) @[el2_lib.scala 339:41] + _T_3742[15] <= _T_3774 @[el2_lib.scala 339:23] + node _T_3775 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3776 = eq(_T_3775, UInt<5>("h011")) @[el2_lib.scala 339:41] + _T_3742[16] <= _T_3776 @[el2_lib.scala 339:23] + node _T_3777 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3778 = eq(_T_3777, UInt<5>("h012")) @[el2_lib.scala 339:41] + _T_3742[17] <= _T_3778 @[el2_lib.scala 339:23] + node _T_3779 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3780 = eq(_T_3779, UInt<5>("h013")) @[el2_lib.scala 339:41] + _T_3742[18] <= _T_3780 @[el2_lib.scala 339:23] + node _T_3781 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3782 = eq(_T_3781, UInt<5>("h014")) @[el2_lib.scala 339:41] + _T_3742[19] <= _T_3782 @[el2_lib.scala 339:23] + node _T_3783 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3784 = eq(_T_3783, UInt<5>("h015")) @[el2_lib.scala 339:41] + _T_3742[20] <= _T_3784 @[el2_lib.scala 339:23] + node _T_3785 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3786 = eq(_T_3785, UInt<5>("h016")) @[el2_lib.scala 339:41] + _T_3742[21] <= _T_3786 @[el2_lib.scala 339:23] + node _T_3787 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3788 = eq(_T_3787, UInt<5>("h017")) @[el2_lib.scala 339:41] + _T_3742[22] <= _T_3788 @[el2_lib.scala 339:23] + node _T_3789 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3790 = eq(_T_3789, UInt<5>("h018")) @[el2_lib.scala 339:41] + _T_3742[23] <= _T_3790 @[el2_lib.scala 339:23] + node _T_3791 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3792 = eq(_T_3791, UInt<5>("h019")) @[el2_lib.scala 339:41] + _T_3742[24] <= _T_3792 @[el2_lib.scala 339:23] + node _T_3793 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3794 = eq(_T_3793, UInt<5>("h01a")) @[el2_lib.scala 339:41] + _T_3742[25] <= _T_3794 @[el2_lib.scala 339:23] + node _T_3795 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3796 = eq(_T_3795, UInt<5>("h01b")) @[el2_lib.scala 339:41] + _T_3742[26] <= _T_3796 @[el2_lib.scala 339:23] + node _T_3797 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3798 = eq(_T_3797, UInt<5>("h01c")) @[el2_lib.scala 339:41] + _T_3742[27] <= _T_3798 @[el2_lib.scala 339:23] + node _T_3799 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3800 = eq(_T_3799, UInt<5>("h01d")) @[el2_lib.scala 339:41] + _T_3742[28] <= _T_3800 @[el2_lib.scala 339:23] + node _T_3801 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3802 = eq(_T_3801, UInt<5>("h01e")) @[el2_lib.scala 339:41] + _T_3742[29] <= _T_3802 @[el2_lib.scala 339:23] + node _T_3803 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3804 = eq(_T_3803, UInt<5>("h01f")) @[el2_lib.scala 339:41] + _T_3742[30] <= _T_3804 @[el2_lib.scala 339:23] + node _T_3805 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3806 = eq(_T_3805, UInt<6>("h020")) @[el2_lib.scala 339:41] + _T_3742[31] <= _T_3806 @[el2_lib.scala 339:23] + node _T_3807 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3808 = eq(_T_3807, UInt<6>("h021")) @[el2_lib.scala 339:41] + _T_3742[32] <= _T_3808 @[el2_lib.scala 339:23] + node _T_3809 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3810 = eq(_T_3809, UInt<6>("h022")) @[el2_lib.scala 339:41] + _T_3742[33] <= _T_3810 @[el2_lib.scala 339:23] + node _T_3811 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3812 = eq(_T_3811, UInt<6>("h023")) @[el2_lib.scala 339:41] + _T_3742[34] <= _T_3812 @[el2_lib.scala 339:23] + node _T_3813 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3814 = eq(_T_3813, UInt<6>("h024")) @[el2_lib.scala 339:41] + _T_3742[35] <= _T_3814 @[el2_lib.scala 339:23] + node _T_3815 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3816 = eq(_T_3815, UInt<6>("h025")) @[el2_lib.scala 339:41] + _T_3742[36] <= _T_3816 @[el2_lib.scala 339:23] + node _T_3817 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3818 = eq(_T_3817, UInt<6>("h026")) @[el2_lib.scala 339:41] + _T_3742[37] <= _T_3818 @[el2_lib.scala 339:23] + node _T_3819 = bits(_T_3732, 5, 0) @[el2_lib.scala 339:35] + node _T_3820 = eq(_T_3819, UInt<6>("h027")) @[el2_lib.scala 339:41] + _T_3742[38] <= _T_3820 @[el2_lib.scala 339:23] + node _T_3821 = bits(_T_3523, 6, 6) @[el2_lib.scala 341:37] + node _T_3822 = bits(_T_3522, 31, 26) @[el2_lib.scala 341:45] + node _T_3823 = bits(_T_3523, 5, 5) @[el2_lib.scala 341:60] + node _T_3824 = bits(_T_3522, 25, 11) @[el2_lib.scala 341:68] + node _T_3825 = bits(_T_3523, 4, 4) @[el2_lib.scala 341:83] + node _T_3826 = bits(_T_3522, 10, 4) @[el2_lib.scala 341:91] + node _T_3827 = bits(_T_3523, 3, 3) @[el2_lib.scala 341:105] + node _T_3828 = bits(_T_3522, 3, 1) @[el2_lib.scala 341:113] + node _T_3829 = bits(_T_3523, 2, 2) @[el2_lib.scala 341:126] + node _T_3830 = bits(_T_3522, 0, 0) @[el2_lib.scala 341:134] + node _T_3831 = bits(_T_3523, 1, 0) @[el2_lib.scala 341:145] + node _T_3832 = cat(_T_3830, _T_3831) @[Cat.scala 29:58] + node _T_3833 = cat(_T_3827, _T_3828) @[Cat.scala 29:58] + node _T_3834 = cat(_T_3833, _T_3829) @[Cat.scala 29:58] + node _T_3835 = cat(_T_3834, _T_3832) @[Cat.scala 29:58] + node _T_3836 = cat(_T_3824, _T_3825) @[Cat.scala 29:58] + node _T_3837 = cat(_T_3836, _T_3826) @[Cat.scala 29:58] + node _T_3838 = cat(_T_3821, _T_3822) @[Cat.scala 29:58] + node _T_3839 = cat(_T_3838, _T_3823) @[Cat.scala 29:58] + node _T_3840 = cat(_T_3839, _T_3837) @[Cat.scala 29:58] + node _T_3841 = cat(_T_3840, _T_3835) @[Cat.scala 29:58] + node _T_3842 = bits(_T_3736, 0, 0) @[el2_lib.scala 342:49] + node _T_3843 = cat(_T_3742[1], _T_3742[0]) @[el2_lib.scala 342:69] + node _T_3844 = cat(_T_3742[3], _T_3742[2]) @[el2_lib.scala 342:69] + node _T_3845 = cat(_T_3844, _T_3843) @[el2_lib.scala 342:69] + node _T_3846 = cat(_T_3742[5], _T_3742[4]) @[el2_lib.scala 342:69] + node _T_3847 = cat(_T_3742[8], _T_3742[7]) @[el2_lib.scala 342:69] + node _T_3848 = cat(_T_3847, _T_3742[6]) @[el2_lib.scala 342:69] + node _T_3849 = cat(_T_3848, _T_3846) @[el2_lib.scala 342:69] + node _T_3850 = cat(_T_3849, _T_3845) @[el2_lib.scala 342:69] + node _T_3851 = cat(_T_3742[10], _T_3742[9]) @[el2_lib.scala 342:69] + node _T_3852 = cat(_T_3742[13], _T_3742[12]) @[el2_lib.scala 342:69] + node _T_3853 = cat(_T_3852, _T_3742[11]) @[el2_lib.scala 342:69] + node _T_3854 = cat(_T_3853, _T_3851) @[el2_lib.scala 342:69] + node _T_3855 = cat(_T_3742[15], _T_3742[14]) @[el2_lib.scala 342:69] + node _T_3856 = cat(_T_3742[18], _T_3742[17]) @[el2_lib.scala 342:69] + node _T_3857 = cat(_T_3856, _T_3742[16]) @[el2_lib.scala 342:69] + node _T_3858 = cat(_T_3857, _T_3855) @[el2_lib.scala 342:69] + node _T_3859 = cat(_T_3858, _T_3854) @[el2_lib.scala 342:69] + node _T_3860 = cat(_T_3859, _T_3850) @[el2_lib.scala 342:69] + node _T_3861 = cat(_T_3742[20], _T_3742[19]) @[el2_lib.scala 342:69] + node _T_3862 = cat(_T_3742[23], _T_3742[22]) @[el2_lib.scala 342:69] + node _T_3863 = cat(_T_3862, _T_3742[21]) @[el2_lib.scala 342:69] + node _T_3864 = cat(_T_3863, _T_3861) @[el2_lib.scala 342:69] + node _T_3865 = cat(_T_3742[25], _T_3742[24]) @[el2_lib.scala 342:69] + node _T_3866 = cat(_T_3742[28], _T_3742[27]) @[el2_lib.scala 342:69] + node _T_3867 = cat(_T_3866, _T_3742[26]) @[el2_lib.scala 342:69] + node _T_3868 = cat(_T_3867, _T_3865) @[el2_lib.scala 342:69] + node _T_3869 = cat(_T_3868, _T_3864) @[el2_lib.scala 342:69] + node _T_3870 = cat(_T_3742[30], _T_3742[29]) @[el2_lib.scala 342:69] + node _T_3871 = cat(_T_3742[33], _T_3742[32]) @[el2_lib.scala 342:69] + node _T_3872 = cat(_T_3871, _T_3742[31]) @[el2_lib.scala 342:69] + node _T_3873 = cat(_T_3872, _T_3870) @[el2_lib.scala 342:69] + node _T_3874 = cat(_T_3742[35], _T_3742[34]) @[el2_lib.scala 342:69] + node _T_3875 = cat(_T_3742[38], _T_3742[37]) @[el2_lib.scala 342:69] + node _T_3876 = cat(_T_3875, _T_3742[36]) @[el2_lib.scala 342:69] + node _T_3877 = cat(_T_3876, _T_3874) @[el2_lib.scala 342:69] + node _T_3878 = cat(_T_3877, _T_3873) @[el2_lib.scala 342:69] + node _T_3879 = cat(_T_3878, _T_3869) @[el2_lib.scala 342:69] + node _T_3880 = cat(_T_3879, _T_3860) @[el2_lib.scala 342:69] + node _T_3881 = xor(_T_3880, _T_3841) @[el2_lib.scala 342:76] + node _T_3882 = mux(_T_3842, _T_3881, _T_3841) @[el2_lib.scala 342:31] + node _T_3883 = bits(_T_3882, 37, 32) @[el2_lib.scala 344:37] + node _T_3884 = bits(_T_3882, 30, 16) @[el2_lib.scala 344:61] + node _T_3885 = bits(_T_3882, 14, 8) @[el2_lib.scala 344:86] + node _T_3886 = bits(_T_3882, 6, 4) @[el2_lib.scala 344:110] + node _T_3887 = bits(_T_3882, 2, 2) @[el2_lib.scala 344:133] + node _T_3888 = cat(_T_3886, _T_3887) @[Cat.scala 29:58] + node _T_3889 = cat(_T_3883, _T_3884) @[Cat.scala 29:58] + node _T_3890 = cat(_T_3889, _T_3885) @[Cat.scala 29:58] + node _T_3891 = cat(_T_3890, _T_3888) @[Cat.scala 29:58] + node _T_3892 = bits(_T_3882, 38, 38) @[el2_lib.scala 345:39] + node _T_3893 = bits(_T_3732, 6, 0) @[el2_lib.scala 345:56] + node _T_3894 = eq(_T_3893, UInt<7>("h040")) @[el2_lib.scala 345:62] + node _T_3895 = xor(_T_3892, _T_3894) @[el2_lib.scala 345:44] + node _T_3896 = bits(_T_3882, 31, 31) @[el2_lib.scala 345:102] + node _T_3897 = bits(_T_3882, 15, 15) @[el2_lib.scala 345:124] + node _T_3898 = bits(_T_3882, 7, 7) @[el2_lib.scala 345:146] + node _T_3899 = bits(_T_3882, 3, 3) @[el2_lib.scala 345:167] + node _T_3900 = bits(_T_3882, 1, 0) @[el2_lib.scala 345:188] + node _T_3901 = cat(_T_3898, _T_3899) @[Cat.scala 29:58] + node _T_3902 = cat(_T_3901, _T_3900) @[Cat.scala 29:58] + node _T_3903 = cat(_T_3895, _T_3896) @[Cat.scala 29:58] + node _T_3904 = cat(_T_3903, _T_3897) @[Cat.scala 29:58] + node _T_3905 = cat(_T_3904, _T_3902) @[Cat.scala 29:58] + wire iccm_corrected_ecc : UInt<7>[2] @[el2_ifu_mem_ctl.scala 694:32] + wire _T_3906 : UInt<7>[2] @[el2_ifu_mem_ctl.scala 695:32] + _T_3906[0] <= _T_3520 @[el2_ifu_mem_ctl.scala 695:32] + _T_3906[1] <= _T_3905 @[el2_ifu_mem_ctl.scala 695:32] + iccm_corrected_ecc[0] <= _T_3906[0] @[el2_ifu_mem_ctl.scala 695:22] + iccm_corrected_ecc[1] <= _T_3906[1] @[el2_ifu_mem_ctl.scala 695:22] + wire _T_3907 : UInt<32>[2] @[el2_ifu_mem_ctl.scala 696:33] + _T_3907[0] <= _T_3506 @[el2_ifu_mem_ctl.scala 696:33] + _T_3907[1] <= _T_3891 @[el2_ifu_mem_ctl.scala 696:33] + iccm_corrected_data[0] <= _T_3907[0] @[el2_ifu_mem_ctl.scala 696:23] + iccm_corrected_data[1] <= _T_3907[1] @[el2_ifu_mem_ctl.scala 696:23] + node _T_3908 = cat(_T_3736, _T_3351) @[Cat.scala 29:58] + iccm_single_ecc_error <= _T_3908 @[el2_ifu_mem_ctl.scala 697:25] + node _T_3909 = cat(_T_3741, _T_3356) @[Cat.scala 29:58] + iccm_double_ecc_error <= _T_3909 @[el2_ifu_mem_ctl.scala 698:25] + node _T_3910 = orr(iccm_single_ecc_error) @[el2_ifu_mem_ctl.scala 699:71] + node _T_3911 = and(_T_3910, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 699:75] + node _T_3912 = and(_T_3911, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 699:95] + io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err <= _T_3912 @[el2_ifu_mem_ctl.scala 699:46] + node _T_3913 = orr(iccm_double_ecc_error) @[el2_ifu_mem_ctl.scala 700:54] + node _T_3914 = and(_T_3913, ifc_iccm_access_f) @[el2_ifu_mem_ctl.scala 700:58] + io.iccm_rd_ecc_double_err <= _T_3914 @[el2_ifu_mem_ctl.scala 700:29] + node _T_3915 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 701:60] + node _T_3916 = bits(_T_3915, 0, 0) @[el2_ifu_mem_ctl.scala 701:64] + node iccm_corrected_data_f_mux = mux(_T_3916, iccm_corrected_data[0], iccm_corrected_data[1]) @[el2_ifu_mem_ctl.scala 701:38] + node _T_3917 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 702:59] + node _T_3918 = bits(_T_3917, 0, 0) @[el2_ifu_mem_ctl.scala 702:63] + node iccm_corrected_ecc_f_mux = mux(_T_3918, iccm_corrected_ecc[0], iccm_corrected_ecc[1]) @[el2_ifu_mem_ctl.scala 702:37] wire iccm_rd_ecc_single_err_ff : UInt<1> iccm_rd_ecc_single_err_ff <= UInt<1>("h00") - node _T_3867 = eq(iccm_rd_ecc_single_err_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 686:76] - node _T_3868 = and(io.iccm_rd_ecc_single_err, _T_3867) @[el2_ifu_mem_ctl.scala 686:74] - node _T_3869 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 686:106] - node _T_3870 = and(_T_3868, _T_3869) @[el2_ifu_mem_ctl.scala 686:104] - node iccm_ecc_write_status = or(_T_3870, io.iccm_dma_sb_error) @[el2_ifu_mem_ctl.scala 686:127] - node _T_3871 = or(io.iccm_rd_ecc_single_err, iccm_rd_ecc_single_err_ff) @[el2_ifu_mem_ctl.scala 687:67] - node _T_3872 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 687:98] - node iccm_rd_ecc_single_err_hold_in = and(_T_3871, _T_3872) @[el2_ifu_mem_ctl.scala 687:96] - iccm_error_start <= io.iccm_rd_ecc_single_err @[el2_ifu_mem_ctl.scala 688:20] + node _T_3919 = eq(iccm_rd_ecc_single_err_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 704:93] + node _T_3920 = and(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, _T_3919) @[el2_ifu_mem_ctl.scala 704:91] + node _T_3921 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 704:123] + node _T_3922 = and(_T_3920, _T_3921) @[el2_ifu_mem_ctl.scala 704:121] + node iccm_ecc_write_status = or(_T_3922, io.iccm_dma_sb_error) @[el2_ifu_mem_ctl.scala 704:144] + node _T_3923 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, iccm_rd_ecc_single_err_ff) @[el2_ifu_mem_ctl.scala 705:84] + node _T_3924 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 705:115] + node iccm_rd_ecc_single_err_hold_in = and(_T_3923, _T_3924) @[el2_ifu_mem_ctl.scala 705:113] + iccm_error_start <= io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err @[el2_ifu_mem_ctl.scala 706:20] wire iccm_rw_addr_f : UInt<14> iccm_rw_addr_f <= UInt<1>("h00") - node _T_3873 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 690:57] - node _T_3874 = bits(_T_3873, 0, 0) @[el2_ifu_mem_ctl.scala 690:67] - node _T_3875 = add(iccm_rw_addr_f, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 690:102] - node _T_3876 = tail(_T_3875, 1) @[el2_ifu_mem_ctl.scala 690:102] - node iccm_ecc_corr_index_in = mux(_T_3874, iccm_rw_addr_f, _T_3876) @[el2_ifu_mem_ctl.scala 690:35] - node _T_3877 = bits(io.iccm_rw_addr, 14, 1) @[el2_ifu_mem_ctl.scala 691:67] - reg _T_3878 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 691:51] - _T_3878 <= _T_3877 @[el2_ifu_mem_ctl.scala 691:51] - iccm_rw_addr_f <= _T_3878 @[el2_ifu_mem_ctl.scala 691:18] - reg _T_3879 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 692:62] - _T_3879 <= iccm_rd_ecc_single_err_hold_in @[el2_ifu_mem_ctl.scala 692:62] - iccm_rd_ecc_single_err_ff <= _T_3879 @[el2_ifu_mem_ctl.scala 692:29] - node _T_3880 = cat(iccm_corrected_ecc_f_mux, iccm_corrected_data_f_mux) @[Cat.scala 29:58] - node _T_3881 = bits(iccm_ecc_write_status, 0, 0) @[el2_ifu_mem_ctl.scala 693:152] - reg _T_3882 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3881 : @[Reg.scala 28:19] - _T_3882 <= _T_3880 @[Reg.scala 28:23] + node _T_3925 = bits(iccm_single_ecc_error, 0, 0) @[el2_ifu_mem_ctl.scala 708:57] + node _T_3926 = bits(_T_3925, 0, 0) @[el2_ifu_mem_ctl.scala 708:67] + node _T_3927 = add(iccm_rw_addr_f, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 708:102] + node _T_3928 = tail(_T_3927, 1) @[el2_ifu_mem_ctl.scala 708:102] + node iccm_ecc_corr_index_in = mux(_T_3926, iccm_rw_addr_f, _T_3928) @[el2_ifu_mem_ctl.scala 708:35] + node _T_3929 = bits(io.iccm_rw_addr, 14, 1) @[el2_ifu_mem_ctl.scala 709:67] + reg _T_3930 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 709:51] + _T_3930 <= _T_3929 @[el2_ifu_mem_ctl.scala 709:51] + iccm_rw_addr_f <= _T_3930 @[el2_ifu_mem_ctl.scala 709:18] + reg _T_3931 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 710:62] + _T_3931 <= iccm_rd_ecc_single_err_hold_in @[el2_ifu_mem_ctl.scala 710:62] + iccm_rd_ecc_single_err_ff <= _T_3931 @[el2_ifu_mem_ctl.scala 710:29] + node _T_3932 = cat(iccm_corrected_ecc_f_mux, iccm_corrected_data_f_mux) @[Cat.scala 29:58] + node _T_3933 = bits(iccm_ecc_write_status, 0, 0) @[el2_ifu_mem_ctl.scala 711:152] + reg _T_3934 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3933 : @[Reg.scala 28:19] + _T_3934 <= _T_3932 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - iccm_ecc_corr_data_ff <= _T_3882 @[el2_ifu_mem_ctl.scala 693:25] - node _T_3883 = bits(iccm_ecc_write_status, 0, 0) @[el2_ifu_mem_ctl.scala 694:119] - reg _T_3884 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3883 : @[Reg.scala 28:19] - _T_3884 <= iccm_ecc_corr_index_in @[Reg.scala 28:23] + iccm_ecc_corr_data_ff <= _T_3934 @[el2_ifu_mem_ctl.scala 711:25] + node _T_3935 = bits(iccm_ecc_write_status, 0, 0) @[el2_ifu_mem_ctl.scala 712:119] + reg _T_3936 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3935 : @[Reg.scala 28:19] + _T_3936 <= iccm_ecc_corr_index_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - iccm_ecc_corr_index_ff <= _T_3884 @[el2_ifu_mem_ctl.scala 694:26] - node _T_3885 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 695:41] - node _T_3886 = and(io.ifc_fetch_req_bf, _T_3885) @[el2_ifu_mem_ctl.scala 695:39] - node _T_3887 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 695:72] - node _T_3888 = and(_T_3886, _T_3887) @[el2_ifu_mem_ctl.scala 695:70] - node _T_3889 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 696:19] - node _T_3890 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 696:34] - node _T_3891 = and(_T_3889, _T_3890) @[el2_ifu_mem_ctl.scala 696:32] - node _T_3892 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 697:19] - node _T_3893 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 697:39] - node _T_3894 = and(_T_3892, _T_3893) @[el2_ifu_mem_ctl.scala 697:37] - node _T_3895 = or(_T_3891, _T_3894) @[el2_ifu_mem_ctl.scala 696:88] - node _T_3896 = eq(miss_state, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 698:19] - node _T_3897 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 698:43] - node _T_3898 = and(_T_3896, _T_3897) @[el2_ifu_mem_ctl.scala 698:41] - node _T_3899 = or(_T_3895, _T_3898) @[el2_ifu_mem_ctl.scala 697:88] - node _T_3900 = eq(miss_state, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 699:19] - node _T_3901 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 699:37] - node _T_3902 = and(_T_3900, _T_3901) @[el2_ifu_mem_ctl.scala 699:35] - node _T_3903 = or(_T_3899, _T_3902) @[el2_ifu_mem_ctl.scala 698:88] - node _T_3904 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 700:19] - node _T_3905 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 700:40] - node _T_3906 = and(_T_3904, _T_3905) @[el2_ifu_mem_ctl.scala 700:38] - node _T_3907 = or(_T_3903, _T_3906) @[el2_ifu_mem_ctl.scala 699:88] - node _T_3908 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 701:19] - node _T_3909 = and(_T_3908, miss_state_en) @[el2_ifu_mem_ctl.scala 701:37] - node _T_3910 = eq(miss_nxtstate, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 701:71] - node _T_3911 = and(_T_3909, _T_3910) @[el2_ifu_mem_ctl.scala 701:54] - node _T_3912 = or(_T_3907, _T_3911) @[el2_ifu_mem_ctl.scala 700:57] - node _T_3913 = eq(_T_3912, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 696:5] - node _T_3914 = and(_T_3888, _T_3913) @[el2_ifu_mem_ctl.scala 695:96] - node _T_3915 = and(io.ifc_fetch_req_bf, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 702:28] - node _T_3916 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 702:52] - node _T_3917 = and(_T_3915, _T_3916) @[el2_ifu_mem_ctl.scala 702:50] - node _T_3918 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 702:83] - node _T_3919 = and(_T_3917, _T_3918) @[el2_ifu_mem_ctl.scala 702:81] - node _T_3920 = or(_T_3914, _T_3919) @[el2_ifu_mem_ctl.scala 701:93] - io.ic_rd_en <= _T_3920 @[el2_ifu_mem_ctl.scala 695:15] + iccm_ecc_corr_index_ff <= _T_3936 @[el2_ifu_mem_ctl.scala 712:26] + node _T_3937 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 713:41] + node _T_3938 = and(io.ifc_fetch_req_bf, _T_3937) @[el2_ifu_mem_ctl.scala 713:39] + node _T_3939 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 713:72] + node _T_3940 = and(_T_3938, _T_3939) @[el2_ifu_mem_ctl.scala 713:70] + node _T_3941 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 714:19] + node _T_3942 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 714:34] + node _T_3943 = and(_T_3941, _T_3942) @[el2_ifu_mem_ctl.scala 714:32] + node _T_3944 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 715:19] + node _T_3945 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 715:39] + node _T_3946 = and(_T_3944, _T_3945) @[el2_ifu_mem_ctl.scala 715:37] + node _T_3947 = or(_T_3943, _T_3946) @[el2_ifu_mem_ctl.scala 714:88] + node _T_3948 = eq(miss_state, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 716:19] + node _T_3949 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 716:43] + node _T_3950 = and(_T_3948, _T_3949) @[el2_ifu_mem_ctl.scala 716:41] + node _T_3951 = or(_T_3947, _T_3950) @[el2_ifu_mem_ctl.scala 715:88] + node _T_3952 = eq(miss_state, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 717:19] + node _T_3953 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 717:37] + node _T_3954 = and(_T_3952, _T_3953) @[el2_ifu_mem_ctl.scala 717:35] + node _T_3955 = or(_T_3951, _T_3954) @[el2_ifu_mem_ctl.scala 716:88] + node _T_3956 = eq(miss_state, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 718:19] + node _T_3957 = eq(miss_state_en, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 718:40] + node _T_3958 = and(_T_3956, _T_3957) @[el2_ifu_mem_ctl.scala 718:38] + node _T_3959 = or(_T_3955, _T_3958) @[el2_ifu_mem_ctl.scala 717:88] + node _T_3960 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 719:19] + node _T_3961 = and(_T_3960, miss_state_en) @[el2_ifu_mem_ctl.scala 719:37] + node _T_3962 = eq(miss_nxtstate, UInt<3>("h03")) @[el2_ifu_mem_ctl.scala 719:71] + node _T_3963 = and(_T_3961, _T_3962) @[el2_ifu_mem_ctl.scala 719:54] + node _T_3964 = or(_T_3959, _T_3963) @[el2_ifu_mem_ctl.scala 718:57] + node _T_3965 = eq(_T_3964, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 714:5] + node _T_3966 = and(_T_3940, _T_3965) @[el2_ifu_mem_ctl.scala 713:96] + node _T_3967 = and(io.ifc_fetch_req_bf, io.exu_flush_final) @[el2_ifu_mem_ctl.scala 720:28] + node _T_3968 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 720:52] + node _T_3969 = and(_T_3967, _T_3968) @[el2_ifu_mem_ctl.scala 720:50] + node _T_3970 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 720:83] + node _T_3971 = and(_T_3969, _T_3970) @[el2_ifu_mem_ctl.scala 720:81] + node _T_3972 = or(_T_3966, _T_3971) @[el2_ifu_mem_ctl.scala 719:93] + io.ic_rd_en <= _T_3972 @[el2_ifu_mem_ctl.scala 713:15] wire bus_ic_wr_en : UInt<2> bus_ic_wr_en <= UInt<1>("h00") - node _T_3921 = bits(write_ic_16_bytes, 0, 0) @[Bitwise.scala 72:15] - node _T_3922 = mux(_T_3921, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_3923 = and(bus_ic_wr_en, _T_3922) @[el2_ifu_mem_ctl.scala 704:31] - io.ic_wr_en <= _T_3923 @[el2_ifu_mem_ctl.scala 704:15] - node _T_3924 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 705:59] - node _T_3925 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 705:91] - node _T_3926 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 705:127] - node _T_3927 = or(_T_3926, stream_eol_f) @[el2_ifu_mem_ctl.scala 705:151] - node _T_3928 = eq(_T_3927, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 705:106] - node _T_3929 = and(_T_3925, _T_3928) @[el2_ifu_mem_ctl.scala 705:104] - node _T_3930 = or(_T_3924, _T_3929) @[el2_ifu_mem_ctl.scala 705:77] - node _T_3931 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 705:191] - node _T_3932 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 705:205] - node _T_3933 = and(_T_3931, _T_3932) @[el2_ifu_mem_ctl.scala 705:203] - node _T_3934 = eq(_T_3933, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 705:172] - node _T_3935 = and(_T_3930, _T_3934) @[el2_ifu_mem_ctl.scala 705:170] - node _T_3936 = eq(_T_3935, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 705:44] - node _T_3937 = and(write_ic_16_bytes, _T_3936) @[el2_ifu_mem_ctl.scala 705:42] - io.ic_write_stall <= _T_3937 @[el2_ifu_mem_ctl.scala 705:21] - reg _T_3938 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 706:53] - _T_3938 <= io.dec_tlu_fence_i_wb @[el2_ifu_mem_ctl.scala 706:53] - reset_all_tags <= _T_3938 @[el2_ifu_mem_ctl.scala 706:18] - node _T_3939 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 708:20] - node _T_3940 = or(reset_ic_in, reset_ic_ff) @[el2_ifu_mem_ctl.scala 708:64] - node _T_3941 = eq(_T_3940, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 708:50] - node _T_3942 = and(_T_3939, _T_3941) @[el2_ifu_mem_ctl.scala 708:48] - node _T_3943 = eq(reset_tag_valid_for_miss, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 708:81] - node ic_valid = and(_T_3942, _T_3943) @[el2_ifu_mem_ctl.scala 708:79] - node _T_3944 = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 709:61] - node _T_3945 = and(_T_3944, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 709:82] - node _T_3946 = bits(io.ic_debug_addr, 9, 3) @[el2_ifu_mem_ctl.scala 709:123] - node _T_3947 = bits(ifu_status_wr_addr, 11, 5) @[el2_ifu_mem_ctl.scala 710:25] - node ifu_status_wr_addr_w_debug = mux(_T_3945, _T_3946, _T_3947) @[el2_ifu_mem_ctl.scala 709:41] - reg ifu_status_wr_addr_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 712:14] - ifu_status_wr_addr_ff <= ifu_status_wr_addr_w_debug @[el2_ifu_mem_ctl.scala 712:14] + node _T_3973 = bits(write_ic_16_bytes, 0, 0) @[Bitwise.scala 72:15] + node _T_3974 = mux(_T_3973, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_3975 = and(bus_ic_wr_en, _T_3974) @[el2_ifu_mem_ctl.scala 722:31] + io.ic_wr_en <= _T_3975 @[el2_ifu_mem_ctl.scala 722:15] + node _T_3976 = eq(miss_state, UInt<3>("h01")) @[el2_ifu_mem_ctl.scala 723:59] + node _T_3977 = eq(miss_state, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 723:91] + node _T_3978 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[el2_ifu_mem_ctl.scala 723:127] + node _T_3979 = or(_T_3978, stream_eol_f) @[el2_ifu_mem_ctl.scala 723:151] + node _T_3980 = eq(_T_3979, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 723:106] + node _T_3981 = and(_T_3977, _T_3980) @[el2_ifu_mem_ctl.scala 723:104] + node _T_3982 = or(_T_3976, _T_3981) @[el2_ifu_mem_ctl.scala 723:77] + node _T_3983 = and(bus_ifu_wr_en_ff, last_beat) @[el2_ifu_mem_ctl.scala 723:191] + node _T_3984 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 723:205] + node _T_3985 = and(_T_3983, _T_3984) @[el2_ifu_mem_ctl.scala 723:203] + node _T_3986 = eq(_T_3985, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 723:172] + node _T_3987 = and(_T_3982, _T_3986) @[el2_ifu_mem_ctl.scala 723:170] + node _T_3988 = eq(_T_3987, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 723:44] + node _T_3989 = and(write_ic_16_bytes, _T_3988) @[el2_ifu_mem_ctl.scala 723:42] + io.ic_write_stall <= _T_3989 @[el2_ifu_mem_ctl.scala 723:21] + reg _T_3990 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 724:53] + _T_3990 <= io.dec_mem_ctrl.dec_tlu_fence_i_wb @[el2_ifu_mem_ctl.scala 724:53] + reset_all_tags <= _T_3990 @[el2_ifu_mem_ctl.scala 724:18] + node _T_3991 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 726:20] + node _T_3992 = or(reset_ic_in, reset_ic_ff) @[el2_ifu_mem_ctl.scala 726:64] + node _T_3993 = eq(_T_3992, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 726:50] + node _T_3994 = and(_T_3991, _T_3993) @[el2_ifu_mem_ctl.scala 726:48] + node _T_3995 = eq(reset_tag_valid_for_miss, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 726:81] + node ic_valid = and(_T_3994, _T_3995) @[el2_ifu_mem_ctl.scala 726:79] + node _T_3996 = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 727:61] + node _T_3997 = and(_T_3996, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 727:82] + node _T_3998 = bits(io.ic_debug_addr, 9, 3) @[el2_ifu_mem_ctl.scala 727:123] + node _T_3999 = bits(ifu_status_wr_addr, 11, 5) @[el2_ifu_mem_ctl.scala 728:25] + node ifu_status_wr_addr_w_debug = mux(_T_3997, _T_3998, _T_3999) @[el2_ifu_mem_ctl.scala 727:41] + reg ifu_status_wr_addr_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 730:14] + ifu_status_wr_addr_ff <= ifu_status_wr_addr_w_debug @[el2_ifu_mem_ctl.scala 730:14] wire way_status_wr_en : UInt<1> way_status_wr_en <= UInt<1>("h00") - node _T_3948 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 715:74] - node way_status_wr_en_w_debug = or(way_status_wr_en, _T_3948) @[el2_ifu_mem_ctl.scala 715:53] - reg way_status_wr_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 717:14] - way_status_wr_en_ff <= way_status_wr_en_w_debug @[el2_ifu_mem_ctl.scala 717:14] + node _T_4000 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 733:74] + node way_status_wr_en_w_debug = or(way_status_wr_en, _T_4000) @[el2_ifu_mem_ctl.scala 733:53] + reg way_status_wr_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 735:14] + way_status_wr_en_ff <= way_status_wr_en_w_debug @[el2_ifu_mem_ctl.scala 735:14] wire way_status_new : UInt<1> way_status_new <= UInt<1>("h00") - node _T_3949 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 720:56] - node _T_3950 = bits(io.ic_debug_wr_data, 4, 4) @[el2_ifu_mem_ctl.scala 721:55] - node way_status_new_w_debug = mux(_T_3949, _T_3950, way_status_new) @[el2_ifu_mem_ctl.scala 720:37] - reg way_status_new_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 723:14] - way_status_new_ff <= way_status_new_w_debug @[el2_ifu_mem_ctl.scala 723:14] - node _T_3951 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_0 = eq(_T_3951, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3952 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_1 = eq(_T_3952, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3953 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_2 = eq(_T_3953, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3954 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_3 = eq(_T_3954, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3955 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_4 = eq(_T_3955, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3956 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_5 = eq(_T_3956, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3957 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_6 = eq(_T_3957, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3958 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_7 = eq(_T_3958, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3959 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_8 = eq(_T_3959, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3960 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_9 = eq(_T_3960, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3961 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_10 = eq(_T_3961, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3962 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_11 = eq(_T_3962, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3963 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_12 = eq(_T_3963, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3964 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_13 = eq(_T_3964, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3965 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_14 = eq(_T_3965, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 725:132] - node _T_3966 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 725:89] - node way_status_clken_15 = eq(_T_3966, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 725:132] + node _T_4001 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 738:56] + node _T_4002 = bits(io.ic_debug_wr_data, 4, 4) @[el2_ifu_mem_ctl.scala 739:55] + node way_status_new_w_debug = mux(_T_4001, _T_4002, way_status_new) @[el2_ifu_mem_ctl.scala 738:37] + reg way_status_new_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 741:14] + way_status_new_ff <= way_status_new_w_debug @[el2_ifu_mem_ctl.scala 741:14] + node _T_4003 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_0 = eq(_T_4003, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4004 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_1 = eq(_T_4004, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4005 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_2 = eq(_T_4005, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4006 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_3 = eq(_T_4006, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4007 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_4 = eq(_T_4007, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4008 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_5 = eq(_T_4008, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4009 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_6 = eq(_T_4009, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4010 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_7 = eq(_T_4010, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4011 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_8 = eq(_T_4011, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4012 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_9 = eq(_T_4012, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4013 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_10 = eq(_T_4013, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4014 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_11 = eq(_T_4014, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4015 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_12 = eq(_T_4015, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4016 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_13 = eq(_T_4016, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4017 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_14 = eq(_T_4017, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 743:132] + node _T_4018 = bits(ifu_status_wr_addr_ff, 6, 3) @[el2_ifu_mem_ctl.scala 743:89] + node way_status_clken_15 = eq(_T_4018, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 743:132] inst rvclkhdr_70 of rvclkhdr_70 @[el2_lib.scala 483:22] rvclkhdr_70.clock <= clock rvclkhdr_70.reset <= reset @@ -8148,1482 +8216,1430 @@ circuit el2_ifu : rvclkhdr_85.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_85.io.en <= way_status_clken_15 @[el2_lib.scala 485:16] rvclkhdr_85.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - wire way_status_out : UInt<1>[128] @[el2_ifu_mem_ctl.scala 727:30] - node _T_3967 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3968 = eq(_T_3967, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3969 = and(_T_3968, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3970 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3969 : @[Reg.scala 28:19] - _T_3970 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[0] <= _T_3970 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3971 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3972 = eq(_T_3971, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3973 = and(_T_3972, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3974 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3973 : @[Reg.scala 28:19] - _T_3974 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[1] <= _T_3974 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3975 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3976 = eq(_T_3975, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3977 = and(_T_3976, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3978 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3977 : @[Reg.scala 28:19] - _T_3978 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[2] <= _T_3978 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3979 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3980 = eq(_T_3979, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3981 = and(_T_3980, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3982 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3981 : @[Reg.scala 28:19] - _T_3982 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[3] <= _T_3982 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3983 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3984 = eq(_T_3983, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3985 = and(_T_3984, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3986 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3985 : @[Reg.scala 28:19] - _T_3986 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[4] <= _T_3986 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3987 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3988 = eq(_T_3987, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3989 = and(_T_3988, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3990 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3989 : @[Reg.scala 28:19] - _T_3990 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[5] <= _T_3990 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3991 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3992 = eq(_T_3991, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3993 = and(_T_3992, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3994 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3993 : @[Reg.scala 28:19] - _T_3994 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[6] <= _T_3994 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3995 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_3996 = eq(_T_3995, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_3997 = and(_T_3996, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_3998 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_3997 : @[Reg.scala 28:19] - _T_3998 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[7] <= _T_3998 @[el2_ifu_mem_ctl.scala 729:35] - node _T_3999 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4000 = eq(_T_3999, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4001 = and(_T_4000, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4002 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4001 : @[Reg.scala 28:19] - _T_4002 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[8] <= _T_4002 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4003 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4004 = eq(_T_4003, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4005 = and(_T_4004, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4006 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4005 : @[Reg.scala 28:19] - _T_4006 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[9] <= _T_4006 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4007 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4008 = eq(_T_4007, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4009 = and(_T_4008, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4010 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4009 : @[Reg.scala 28:19] - _T_4010 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[10] <= _T_4010 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4011 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4012 = eq(_T_4011, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4013 = and(_T_4012, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4014 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4013 : @[Reg.scala 28:19] - _T_4014 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[11] <= _T_4014 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4015 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4016 = eq(_T_4015, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4017 = and(_T_4016, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4018 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_4017 : @[Reg.scala 28:19] - _T_4018 <= way_status_new_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - way_status_out[12] <= _T_4018 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4019 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4020 = eq(_T_4019, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4021 = and(_T_4020, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4022 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + wire way_status_out : UInt<1>[128] @[el2_ifu_mem_ctl.scala 745:30] + node _T_4019 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4020 = eq(_T_4019, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4021 = and(_T_4020, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4022 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4021 : @[Reg.scala 28:19] _T_4022 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[13] <= _T_4022 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4023 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4024 = eq(_T_4023, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4025 = and(_T_4024, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4026 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[0] <= _T_4022 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4023 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4024 = eq(_T_4023, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4025 = and(_T_4024, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4026 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4025 : @[Reg.scala 28:19] _T_4026 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[14] <= _T_4026 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4027 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4028 = eq(_T_4027, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4029 = and(_T_4028, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4030 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[1] <= _T_4026 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4027 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4028 = eq(_T_4027, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4029 = and(_T_4028, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4030 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4029 : @[Reg.scala 28:19] _T_4030 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[15] <= _T_4030 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4031 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4032 = eq(_T_4031, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4033 = and(_T_4032, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4034 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[2] <= _T_4030 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4031 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4032 = eq(_T_4031, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4033 = and(_T_4032, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4034 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4033 : @[Reg.scala 28:19] _T_4034 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[16] <= _T_4034 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4035 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4036 = eq(_T_4035, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4037 = and(_T_4036, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4038 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[3] <= _T_4034 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4035 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4036 = eq(_T_4035, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4037 = and(_T_4036, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4038 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4037 : @[Reg.scala 28:19] _T_4038 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[17] <= _T_4038 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4039 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4040 = eq(_T_4039, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4041 = and(_T_4040, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4042 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[4] <= _T_4038 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4039 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4040 = eq(_T_4039, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4041 = and(_T_4040, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4042 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4041 : @[Reg.scala 28:19] _T_4042 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[18] <= _T_4042 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4043 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4044 = eq(_T_4043, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4045 = and(_T_4044, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4046 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[5] <= _T_4042 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4043 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4044 = eq(_T_4043, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4045 = and(_T_4044, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4046 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4045 : @[Reg.scala 28:19] _T_4046 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[19] <= _T_4046 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4047 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4048 = eq(_T_4047, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4049 = and(_T_4048, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4050 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[6] <= _T_4046 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4047 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4048 = eq(_T_4047, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4049 = and(_T_4048, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4050 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4049 : @[Reg.scala 28:19] _T_4050 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[20] <= _T_4050 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4051 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4052 = eq(_T_4051, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4053 = and(_T_4052, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4054 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[7] <= _T_4050 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4051 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4052 = eq(_T_4051, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4053 = and(_T_4052, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4054 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4053 : @[Reg.scala 28:19] _T_4054 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[21] <= _T_4054 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4055 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4056 = eq(_T_4055, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4057 = and(_T_4056, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4058 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[8] <= _T_4054 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4055 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4056 = eq(_T_4055, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4057 = and(_T_4056, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4058 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4057 : @[Reg.scala 28:19] _T_4058 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[22] <= _T_4058 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4059 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4060 = eq(_T_4059, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4061 = and(_T_4060, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4062 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[9] <= _T_4058 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4059 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4060 = eq(_T_4059, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4061 = and(_T_4060, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4062 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4061 : @[Reg.scala 28:19] _T_4062 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[23] <= _T_4062 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4063 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4064 = eq(_T_4063, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4065 = and(_T_4064, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4066 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[10] <= _T_4062 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4063 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4064 = eq(_T_4063, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4065 = and(_T_4064, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4066 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4065 : @[Reg.scala 28:19] _T_4066 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[24] <= _T_4066 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4067 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4068 = eq(_T_4067, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4069 = and(_T_4068, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4070 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[11] <= _T_4066 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4067 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4068 = eq(_T_4067, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4069 = and(_T_4068, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4070 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4069 : @[Reg.scala 28:19] _T_4070 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[25] <= _T_4070 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4071 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4072 = eq(_T_4071, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4073 = and(_T_4072, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4074 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[12] <= _T_4070 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4071 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4072 = eq(_T_4071, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4073 = and(_T_4072, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4074 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4073 : @[Reg.scala 28:19] _T_4074 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[26] <= _T_4074 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4075 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4076 = eq(_T_4075, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4077 = and(_T_4076, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4078 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[13] <= _T_4074 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4075 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4076 = eq(_T_4075, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4077 = and(_T_4076, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4078 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4077 : @[Reg.scala 28:19] _T_4078 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[27] <= _T_4078 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4079 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4080 = eq(_T_4079, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4081 = and(_T_4080, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4082 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[14] <= _T_4078 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4079 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4080 = eq(_T_4079, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4081 = and(_T_4080, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4082 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4081 : @[Reg.scala 28:19] _T_4082 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[28] <= _T_4082 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4083 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4084 = eq(_T_4083, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4085 = and(_T_4084, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4086 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[15] <= _T_4082 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4083 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4084 = eq(_T_4083, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4085 = and(_T_4084, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4086 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4085 : @[Reg.scala 28:19] _T_4086 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[29] <= _T_4086 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4087 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4088 = eq(_T_4087, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4089 = and(_T_4088, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4090 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[16] <= _T_4086 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4087 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4088 = eq(_T_4087, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4089 = and(_T_4088, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4090 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4089 : @[Reg.scala 28:19] _T_4090 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[30] <= _T_4090 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4091 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4092 = eq(_T_4091, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4093 = and(_T_4092, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4094 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[17] <= _T_4090 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4091 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4092 = eq(_T_4091, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4093 = and(_T_4092, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4094 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4093 : @[Reg.scala 28:19] _T_4094 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[31] <= _T_4094 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4095 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4096 = eq(_T_4095, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4097 = and(_T_4096, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4098 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[18] <= _T_4094 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4095 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4096 = eq(_T_4095, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4097 = and(_T_4096, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4098 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4097 : @[Reg.scala 28:19] _T_4098 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[32] <= _T_4098 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4099 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4100 = eq(_T_4099, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4101 = and(_T_4100, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4102 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[19] <= _T_4098 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4099 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4100 = eq(_T_4099, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4101 = and(_T_4100, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4102 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4101 : @[Reg.scala 28:19] _T_4102 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[33] <= _T_4102 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4103 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4104 = eq(_T_4103, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4105 = and(_T_4104, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4106 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[20] <= _T_4102 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4103 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4104 = eq(_T_4103, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4105 = and(_T_4104, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4106 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4105 : @[Reg.scala 28:19] _T_4106 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[34] <= _T_4106 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4107 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4108 = eq(_T_4107, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4109 = and(_T_4108, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4110 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[21] <= _T_4106 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4107 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4108 = eq(_T_4107, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4109 = and(_T_4108, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4110 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4109 : @[Reg.scala 28:19] _T_4110 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[35] <= _T_4110 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4111 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4112 = eq(_T_4111, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4113 = and(_T_4112, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4114 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[22] <= _T_4110 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4111 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4112 = eq(_T_4111, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4113 = and(_T_4112, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4114 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4113 : @[Reg.scala 28:19] _T_4114 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[36] <= _T_4114 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4115 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4116 = eq(_T_4115, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4117 = and(_T_4116, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4118 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[23] <= _T_4114 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4115 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4116 = eq(_T_4115, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4117 = and(_T_4116, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4118 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4117 : @[Reg.scala 28:19] _T_4118 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[37] <= _T_4118 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4119 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4120 = eq(_T_4119, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4121 = and(_T_4120, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4122 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[24] <= _T_4118 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4119 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4120 = eq(_T_4119, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4121 = and(_T_4120, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4122 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4121 : @[Reg.scala 28:19] _T_4122 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[38] <= _T_4122 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4123 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4124 = eq(_T_4123, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4125 = and(_T_4124, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4126 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[25] <= _T_4122 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4123 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4124 = eq(_T_4123, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4125 = and(_T_4124, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4126 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4125 : @[Reg.scala 28:19] _T_4126 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[39] <= _T_4126 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4127 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4128 = eq(_T_4127, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4129 = and(_T_4128, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4130 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[26] <= _T_4126 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4127 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4128 = eq(_T_4127, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4129 = and(_T_4128, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4130 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4129 : @[Reg.scala 28:19] _T_4130 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[40] <= _T_4130 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4131 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4132 = eq(_T_4131, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4133 = and(_T_4132, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4134 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[27] <= _T_4130 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4131 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4132 = eq(_T_4131, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4133 = and(_T_4132, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4134 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4133 : @[Reg.scala 28:19] _T_4134 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[41] <= _T_4134 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4135 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4136 = eq(_T_4135, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4137 = and(_T_4136, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4138 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[28] <= _T_4134 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4135 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4136 = eq(_T_4135, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4137 = and(_T_4136, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4138 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4137 : @[Reg.scala 28:19] _T_4138 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[42] <= _T_4138 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4139 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4140 = eq(_T_4139, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4141 = and(_T_4140, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4142 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[29] <= _T_4138 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4139 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4140 = eq(_T_4139, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4141 = and(_T_4140, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4142 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4141 : @[Reg.scala 28:19] _T_4142 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[43] <= _T_4142 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4143 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4144 = eq(_T_4143, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4145 = and(_T_4144, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4146 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[30] <= _T_4142 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4143 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4144 = eq(_T_4143, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4145 = and(_T_4144, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4146 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4145 : @[Reg.scala 28:19] _T_4146 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[44] <= _T_4146 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4147 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4148 = eq(_T_4147, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4149 = and(_T_4148, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4150 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[31] <= _T_4146 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4147 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4148 = eq(_T_4147, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4149 = and(_T_4148, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4150 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4149 : @[Reg.scala 28:19] _T_4150 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[45] <= _T_4150 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4151 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4152 = eq(_T_4151, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4153 = and(_T_4152, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4154 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[32] <= _T_4150 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4151 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4152 = eq(_T_4151, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4153 = and(_T_4152, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4154 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4153 : @[Reg.scala 28:19] _T_4154 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[46] <= _T_4154 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4155 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4156 = eq(_T_4155, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4157 = and(_T_4156, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4158 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[33] <= _T_4154 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4155 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4156 = eq(_T_4155, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4157 = and(_T_4156, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4158 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4157 : @[Reg.scala 28:19] _T_4158 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[47] <= _T_4158 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4159 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4160 = eq(_T_4159, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4161 = and(_T_4160, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4162 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[34] <= _T_4158 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4159 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4160 = eq(_T_4159, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4161 = and(_T_4160, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4162 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4161 : @[Reg.scala 28:19] _T_4162 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[48] <= _T_4162 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4163 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4164 = eq(_T_4163, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4165 = and(_T_4164, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4166 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[35] <= _T_4162 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4163 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4164 = eq(_T_4163, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4165 = and(_T_4164, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4166 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4165 : @[Reg.scala 28:19] _T_4166 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[49] <= _T_4166 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4167 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4168 = eq(_T_4167, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4169 = and(_T_4168, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4170 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[36] <= _T_4166 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4167 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4168 = eq(_T_4167, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4169 = and(_T_4168, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4170 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4169 : @[Reg.scala 28:19] _T_4170 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[50] <= _T_4170 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4171 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4172 = eq(_T_4171, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4173 = and(_T_4172, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4174 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[37] <= _T_4170 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4171 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4172 = eq(_T_4171, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4173 = and(_T_4172, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4174 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4173 : @[Reg.scala 28:19] _T_4174 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[51] <= _T_4174 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4175 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4176 = eq(_T_4175, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4177 = and(_T_4176, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4178 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[38] <= _T_4174 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4175 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4176 = eq(_T_4175, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4177 = and(_T_4176, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4178 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4177 : @[Reg.scala 28:19] _T_4178 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[52] <= _T_4178 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4179 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4180 = eq(_T_4179, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4181 = and(_T_4180, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4182 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[39] <= _T_4178 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4179 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4180 = eq(_T_4179, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4181 = and(_T_4180, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4182 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4181 : @[Reg.scala 28:19] _T_4182 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[53] <= _T_4182 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4183 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4184 = eq(_T_4183, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4185 = and(_T_4184, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4186 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[40] <= _T_4182 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4183 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4184 = eq(_T_4183, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4185 = and(_T_4184, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4186 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4185 : @[Reg.scala 28:19] _T_4186 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[54] <= _T_4186 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4187 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4188 = eq(_T_4187, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4189 = and(_T_4188, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4190 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[41] <= _T_4186 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4187 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4188 = eq(_T_4187, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4189 = and(_T_4188, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4190 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4189 : @[Reg.scala 28:19] _T_4190 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[55] <= _T_4190 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4191 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4192 = eq(_T_4191, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4193 = and(_T_4192, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4194 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[42] <= _T_4190 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4191 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4192 = eq(_T_4191, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4193 = and(_T_4192, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4194 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4193 : @[Reg.scala 28:19] _T_4194 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[56] <= _T_4194 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4195 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4196 = eq(_T_4195, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4197 = and(_T_4196, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4198 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[43] <= _T_4194 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4195 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4196 = eq(_T_4195, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4197 = and(_T_4196, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4198 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4197 : @[Reg.scala 28:19] _T_4198 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[57] <= _T_4198 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4199 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4200 = eq(_T_4199, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4201 = and(_T_4200, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4202 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[44] <= _T_4198 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4199 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4200 = eq(_T_4199, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4201 = and(_T_4200, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4202 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4201 : @[Reg.scala 28:19] _T_4202 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[58] <= _T_4202 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4203 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4204 = eq(_T_4203, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4205 = and(_T_4204, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4206 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[45] <= _T_4202 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4203 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4204 = eq(_T_4203, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4205 = and(_T_4204, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4206 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4205 : @[Reg.scala 28:19] _T_4206 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[59] <= _T_4206 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4207 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4208 = eq(_T_4207, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4209 = and(_T_4208, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4210 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[46] <= _T_4206 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4207 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4208 = eq(_T_4207, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4209 = and(_T_4208, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4210 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4209 : @[Reg.scala 28:19] _T_4210 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[60] <= _T_4210 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4211 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4212 = eq(_T_4211, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4213 = and(_T_4212, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4214 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[47] <= _T_4210 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4211 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4212 = eq(_T_4211, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4213 = and(_T_4212, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4214 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4213 : @[Reg.scala 28:19] _T_4214 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[61] <= _T_4214 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4215 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4216 = eq(_T_4215, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4217 = and(_T_4216, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4218 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[48] <= _T_4214 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4215 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4216 = eq(_T_4215, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4217 = and(_T_4216, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4218 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4217 : @[Reg.scala 28:19] _T_4218 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[62] <= _T_4218 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4219 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4220 = eq(_T_4219, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4221 = and(_T_4220, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4222 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[49] <= _T_4218 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4219 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4220 = eq(_T_4219, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4221 = and(_T_4220, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4222 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4221 : @[Reg.scala 28:19] _T_4222 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[63] <= _T_4222 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4223 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4224 = eq(_T_4223, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4225 = and(_T_4224, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4226 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[50] <= _T_4222 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4223 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4224 = eq(_T_4223, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4225 = and(_T_4224, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4226 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4225 : @[Reg.scala 28:19] _T_4226 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[64] <= _T_4226 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4227 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4228 = eq(_T_4227, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4229 = and(_T_4228, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4230 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[51] <= _T_4226 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4227 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4228 = eq(_T_4227, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4229 = and(_T_4228, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4230 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4229 : @[Reg.scala 28:19] _T_4230 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[65] <= _T_4230 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4231 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4232 = eq(_T_4231, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4233 = and(_T_4232, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4234 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[52] <= _T_4230 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4231 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4232 = eq(_T_4231, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4233 = and(_T_4232, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4234 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4233 : @[Reg.scala 28:19] _T_4234 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[66] <= _T_4234 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4235 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4236 = eq(_T_4235, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4237 = and(_T_4236, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4238 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[53] <= _T_4234 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4235 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4236 = eq(_T_4235, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4237 = and(_T_4236, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4238 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4237 : @[Reg.scala 28:19] _T_4238 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[67] <= _T_4238 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4239 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4240 = eq(_T_4239, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4241 = and(_T_4240, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4242 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[54] <= _T_4238 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4239 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4240 = eq(_T_4239, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4241 = and(_T_4240, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4242 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4241 : @[Reg.scala 28:19] _T_4242 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[68] <= _T_4242 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4243 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4244 = eq(_T_4243, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4245 = and(_T_4244, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4246 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[55] <= _T_4242 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4243 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4244 = eq(_T_4243, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4245 = and(_T_4244, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4246 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4245 : @[Reg.scala 28:19] _T_4246 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[69] <= _T_4246 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4247 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4248 = eq(_T_4247, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4249 = and(_T_4248, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4250 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[56] <= _T_4246 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4247 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4248 = eq(_T_4247, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4249 = and(_T_4248, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4250 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4249 : @[Reg.scala 28:19] _T_4250 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[70] <= _T_4250 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4251 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4252 = eq(_T_4251, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4253 = and(_T_4252, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4254 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[57] <= _T_4250 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4251 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4252 = eq(_T_4251, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4253 = and(_T_4252, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4254 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4253 : @[Reg.scala 28:19] _T_4254 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[71] <= _T_4254 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4255 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4256 = eq(_T_4255, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4257 = and(_T_4256, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4258 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[58] <= _T_4254 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4255 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4256 = eq(_T_4255, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4257 = and(_T_4256, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4258 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4257 : @[Reg.scala 28:19] _T_4258 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[72] <= _T_4258 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4259 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4260 = eq(_T_4259, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4261 = and(_T_4260, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4262 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[59] <= _T_4258 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4259 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4260 = eq(_T_4259, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4261 = and(_T_4260, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4262 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4261 : @[Reg.scala 28:19] _T_4262 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[73] <= _T_4262 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4263 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4264 = eq(_T_4263, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4265 = and(_T_4264, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4266 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[60] <= _T_4262 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4263 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4264 = eq(_T_4263, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4265 = and(_T_4264, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4266 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4265 : @[Reg.scala 28:19] _T_4266 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[74] <= _T_4266 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4267 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4268 = eq(_T_4267, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4269 = and(_T_4268, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4270 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[61] <= _T_4266 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4267 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4268 = eq(_T_4267, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4269 = and(_T_4268, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4270 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4269 : @[Reg.scala 28:19] _T_4270 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[75] <= _T_4270 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4271 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4272 = eq(_T_4271, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4273 = and(_T_4272, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4274 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[62] <= _T_4270 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4271 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4272 = eq(_T_4271, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4273 = and(_T_4272, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4274 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4273 : @[Reg.scala 28:19] _T_4274 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[76] <= _T_4274 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4275 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4276 = eq(_T_4275, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4277 = and(_T_4276, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4278 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[63] <= _T_4274 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4275 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4276 = eq(_T_4275, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4277 = and(_T_4276, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4278 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4277 : @[Reg.scala 28:19] _T_4278 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[77] <= _T_4278 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4279 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4280 = eq(_T_4279, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4281 = and(_T_4280, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4282 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[64] <= _T_4278 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4279 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4280 = eq(_T_4279, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4281 = and(_T_4280, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4282 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4281 : @[Reg.scala 28:19] _T_4282 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[78] <= _T_4282 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4283 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4284 = eq(_T_4283, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4285 = and(_T_4284, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4286 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[65] <= _T_4282 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4283 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4284 = eq(_T_4283, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4285 = and(_T_4284, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4286 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4285 : @[Reg.scala 28:19] _T_4286 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[79] <= _T_4286 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4287 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4288 = eq(_T_4287, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4289 = and(_T_4288, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4290 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[66] <= _T_4286 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4287 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4288 = eq(_T_4287, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4289 = and(_T_4288, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4290 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4289 : @[Reg.scala 28:19] _T_4290 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[80] <= _T_4290 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4291 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4292 = eq(_T_4291, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4293 = and(_T_4292, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4294 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[67] <= _T_4290 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4291 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4292 = eq(_T_4291, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4293 = and(_T_4292, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4294 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4293 : @[Reg.scala 28:19] _T_4294 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[81] <= _T_4294 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4295 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4296 = eq(_T_4295, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4297 = and(_T_4296, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4298 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[68] <= _T_4294 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4295 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4296 = eq(_T_4295, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4297 = and(_T_4296, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4298 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4297 : @[Reg.scala 28:19] _T_4298 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[82] <= _T_4298 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4299 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4300 = eq(_T_4299, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4301 = and(_T_4300, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4302 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[69] <= _T_4298 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4299 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4300 = eq(_T_4299, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4301 = and(_T_4300, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4302 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4301 : @[Reg.scala 28:19] _T_4302 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[83] <= _T_4302 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4303 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4304 = eq(_T_4303, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4305 = and(_T_4304, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4306 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[70] <= _T_4302 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4303 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4304 = eq(_T_4303, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4305 = and(_T_4304, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4306 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4305 : @[Reg.scala 28:19] _T_4306 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[84] <= _T_4306 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4307 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4308 = eq(_T_4307, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4309 = and(_T_4308, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4310 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[71] <= _T_4306 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4307 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4308 = eq(_T_4307, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4309 = and(_T_4308, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4310 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4309 : @[Reg.scala 28:19] _T_4310 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[85] <= _T_4310 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4311 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4312 = eq(_T_4311, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4313 = and(_T_4312, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4314 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[72] <= _T_4310 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4311 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4312 = eq(_T_4311, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4313 = and(_T_4312, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4314 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4313 : @[Reg.scala 28:19] _T_4314 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[86] <= _T_4314 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4315 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4316 = eq(_T_4315, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4317 = and(_T_4316, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4318 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[73] <= _T_4314 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4315 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4316 = eq(_T_4315, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4317 = and(_T_4316, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4318 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4317 : @[Reg.scala 28:19] _T_4318 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[87] <= _T_4318 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4319 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4320 = eq(_T_4319, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4321 = and(_T_4320, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4322 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[74] <= _T_4318 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4319 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4320 = eq(_T_4319, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4321 = and(_T_4320, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4322 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4321 : @[Reg.scala 28:19] _T_4322 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[88] <= _T_4322 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4323 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4324 = eq(_T_4323, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4325 = and(_T_4324, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4326 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[75] <= _T_4322 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4323 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4324 = eq(_T_4323, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4325 = and(_T_4324, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4326 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4325 : @[Reg.scala 28:19] _T_4326 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[89] <= _T_4326 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4327 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4328 = eq(_T_4327, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4329 = and(_T_4328, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4330 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[76] <= _T_4326 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4327 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4328 = eq(_T_4327, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4329 = and(_T_4328, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4330 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4329 : @[Reg.scala 28:19] _T_4330 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[90] <= _T_4330 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4331 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4332 = eq(_T_4331, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4333 = and(_T_4332, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4334 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[77] <= _T_4330 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4331 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4332 = eq(_T_4331, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4333 = and(_T_4332, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4334 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4333 : @[Reg.scala 28:19] _T_4334 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[91] <= _T_4334 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4335 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4336 = eq(_T_4335, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4337 = and(_T_4336, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4338 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[78] <= _T_4334 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4335 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4336 = eq(_T_4335, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4337 = and(_T_4336, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4338 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4337 : @[Reg.scala 28:19] _T_4338 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[92] <= _T_4338 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4339 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4340 = eq(_T_4339, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4341 = and(_T_4340, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4342 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[79] <= _T_4338 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4339 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4340 = eq(_T_4339, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4341 = and(_T_4340, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4342 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4341 : @[Reg.scala 28:19] _T_4342 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[93] <= _T_4342 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4343 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4344 = eq(_T_4343, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4345 = and(_T_4344, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4346 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[80] <= _T_4342 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4343 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4344 = eq(_T_4343, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4345 = and(_T_4344, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4346 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4345 : @[Reg.scala 28:19] _T_4346 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[94] <= _T_4346 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4347 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4348 = eq(_T_4347, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4349 = and(_T_4348, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4350 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[81] <= _T_4346 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4347 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4348 = eq(_T_4347, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4349 = and(_T_4348, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4350 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4349 : @[Reg.scala 28:19] _T_4350 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[95] <= _T_4350 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4351 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4352 = eq(_T_4351, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4353 = and(_T_4352, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4354 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[82] <= _T_4350 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4351 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4352 = eq(_T_4351, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4353 = and(_T_4352, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4354 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4353 : @[Reg.scala 28:19] _T_4354 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[96] <= _T_4354 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4355 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4356 = eq(_T_4355, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4357 = and(_T_4356, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4358 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[83] <= _T_4354 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4355 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4356 = eq(_T_4355, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4357 = and(_T_4356, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4358 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4357 : @[Reg.scala 28:19] _T_4358 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[97] <= _T_4358 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4359 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4360 = eq(_T_4359, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4361 = and(_T_4360, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4362 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[84] <= _T_4358 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4359 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4360 = eq(_T_4359, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4361 = and(_T_4360, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4362 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4361 : @[Reg.scala 28:19] _T_4362 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[98] <= _T_4362 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4363 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4364 = eq(_T_4363, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4365 = and(_T_4364, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4366 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[85] <= _T_4362 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4363 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4364 = eq(_T_4363, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4365 = and(_T_4364, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4366 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4365 : @[Reg.scala 28:19] _T_4366 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[99] <= _T_4366 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4367 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4368 = eq(_T_4367, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4369 = and(_T_4368, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4370 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[86] <= _T_4366 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4367 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4368 = eq(_T_4367, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4369 = and(_T_4368, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4370 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4369 : @[Reg.scala 28:19] _T_4370 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[100] <= _T_4370 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4371 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4372 = eq(_T_4371, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4373 = and(_T_4372, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4374 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[87] <= _T_4370 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4371 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4372 = eq(_T_4371, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4373 = and(_T_4372, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4374 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4373 : @[Reg.scala 28:19] _T_4374 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[101] <= _T_4374 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4375 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4376 = eq(_T_4375, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4377 = and(_T_4376, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4378 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[88] <= _T_4374 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4375 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4376 = eq(_T_4375, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4377 = and(_T_4376, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4378 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4377 : @[Reg.scala 28:19] _T_4378 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[102] <= _T_4378 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4379 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4380 = eq(_T_4379, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4381 = and(_T_4380, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4382 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[89] <= _T_4378 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4379 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4380 = eq(_T_4379, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4381 = and(_T_4380, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4382 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4381 : @[Reg.scala 28:19] _T_4382 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[103] <= _T_4382 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4383 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4384 = eq(_T_4383, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4385 = and(_T_4384, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4386 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[90] <= _T_4382 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4383 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4384 = eq(_T_4383, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4385 = and(_T_4384, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4386 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4385 : @[Reg.scala 28:19] _T_4386 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[104] <= _T_4386 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4387 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4388 = eq(_T_4387, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4389 = and(_T_4388, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4390 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[91] <= _T_4386 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4387 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4388 = eq(_T_4387, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4389 = and(_T_4388, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4390 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4389 : @[Reg.scala 28:19] _T_4390 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[105] <= _T_4390 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4391 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4392 = eq(_T_4391, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4393 = and(_T_4392, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4394 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[92] <= _T_4390 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4391 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4392 = eq(_T_4391, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4393 = and(_T_4392, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4394 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4393 : @[Reg.scala 28:19] _T_4394 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[106] <= _T_4394 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4395 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4396 = eq(_T_4395, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4397 = and(_T_4396, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4398 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[93] <= _T_4394 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4395 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4396 = eq(_T_4395, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4397 = and(_T_4396, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4398 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4397 : @[Reg.scala 28:19] _T_4398 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[107] <= _T_4398 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4399 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4400 = eq(_T_4399, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4401 = and(_T_4400, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4402 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[94] <= _T_4398 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4399 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4400 = eq(_T_4399, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4401 = and(_T_4400, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4402 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4401 : @[Reg.scala 28:19] _T_4402 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[108] <= _T_4402 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4403 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4404 = eq(_T_4403, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4405 = and(_T_4404, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4406 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[95] <= _T_4402 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4403 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4404 = eq(_T_4403, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4405 = and(_T_4404, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4406 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4405 : @[Reg.scala 28:19] _T_4406 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[109] <= _T_4406 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4407 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4408 = eq(_T_4407, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4409 = and(_T_4408, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4410 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[96] <= _T_4406 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4407 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4408 = eq(_T_4407, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4409 = and(_T_4408, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4410 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4409 : @[Reg.scala 28:19] _T_4410 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[110] <= _T_4410 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4411 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4412 = eq(_T_4411, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4413 = and(_T_4412, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4414 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[97] <= _T_4410 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4411 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4412 = eq(_T_4411, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4413 = and(_T_4412, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4414 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4413 : @[Reg.scala 28:19] _T_4414 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[111] <= _T_4414 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4415 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4416 = eq(_T_4415, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4417 = and(_T_4416, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4418 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[98] <= _T_4414 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4415 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4416 = eq(_T_4415, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4417 = and(_T_4416, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4418 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4417 : @[Reg.scala 28:19] _T_4418 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[112] <= _T_4418 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4419 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4420 = eq(_T_4419, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4421 = and(_T_4420, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4422 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[99] <= _T_4418 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4419 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4420 = eq(_T_4419, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4421 = and(_T_4420, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4422 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4421 : @[Reg.scala 28:19] _T_4422 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[113] <= _T_4422 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4423 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4424 = eq(_T_4423, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4425 = and(_T_4424, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4426 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[100] <= _T_4422 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4423 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4424 = eq(_T_4423, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4425 = and(_T_4424, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4426 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4425 : @[Reg.scala 28:19] _T_4426 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[114] <= _T_4426 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4427 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4428 = eq(_T_4427, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4429 = and(_T_4428, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4430 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[101] <= _T_4426 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4427 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4428 = eq(_T_4427, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4429 = and(_T_4428, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4430 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4429 : @[Reg.scala 28:19] _T_4430 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[115] <= _T_4430 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4431 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4432 = eq(_T_4431, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4433 = and(_T_4432, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4434 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[102] <= _T_4430 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4431 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4432 = eq(_T_4431, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4433 = and(_T_4432, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4434 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4433 : @[Reg.scala 28:19] _T_4434 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[116] <= _T_4434 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4435 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4436 = eq(_T_4435, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4437 = and(_T_4436, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4438 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[103] <= _T_4434 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4435 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4436 = eq(_T_4435, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4437 = and(_T_4436, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4438 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4437 : @[Reg.scala 28:19] _T_4438 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[117] <= _T_4438 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4439 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4440 = eq(_T_4439, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4441 = and(_T_4440, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4442 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[104] <= _T_4438 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4439 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4440 = eq(_T_4439, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4441 = and(_T_4440, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4442 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4441 : @[Reg.scala 28:19] _T_4442 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[118] <= _T_4442 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4443 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4444 = eq(_T_4443, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4445 = and(_T_4444, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4446 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[105] <= _T_4442 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4443 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4444 = eq(_T_4443, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4445 = and(_T_4444, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4446 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4445 : @[Reg.scala 28:19] _T_4446 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[119] <= _T_4446 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4447 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4448 = eq(_T_4447, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4449 = and(_T_4448, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4450 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[106] <= _T_4446 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4447 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4448 = eq(_T_4447, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4449 = and(_T_4448, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4450 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4449 : @[Reg.scala 28:19] _T_4450 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[120] <= _T_4450 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4451 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4452 = eq(_T_4451, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4453 = and(_T_4452, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4454 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[107] <= _T_4450 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4451 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4452 = eq(_T_4451, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4453 = and(_T_4452, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4454 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4453 : @[Reg.scala 28:19] _T_4454 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[121] <= _T_4454 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4455 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4456 = eq(_T_4455, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4457 = and(_T_4456, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4458 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[108] <= _T_4454 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4455 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4456 = eq(_T_4455, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4457 = and(_T_4456, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4458 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4457 : @[Reg.scala 28:19] _T_4458 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[122] <= _T_4458 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4459 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4460 = eq(_T_4459, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4461 = and(_T_4460, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4462 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[109] <= _T_4458 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4459 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4460 = eq(_T_4459, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4461 = and(_T_4460, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4462 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4461 : @[Reg.scala 28:19] _T_4462 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[123] <= _T_4462 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4463 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4464 = eq(_T_4463, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4465 = and(_T_4464, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4466 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[110] <= _T_4462 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4463 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4464 = eq(_T_4463, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4465 = and(_T_4464, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4466 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4465 : @[Reg.scala 28:19] _T_4466 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[124] <= _T_4466 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4467 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4468 = eq(_T_4467, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4469 = and(_T_4468, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4470 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[111] <= _T_4466 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4467 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4468 = eq(_T_4467, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4469 = and(_T_4468, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4470 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4469 : @[Reg.scala 28:19] _T_4470 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[125] <= _T_4470 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4471 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4472 = eq(_T_4471, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4473 = and(_T_4472, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4474 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[112] <= _T_4470 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4471 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4472 = eq(_T_4471, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4473 = and(_T_4472, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4474 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4473 : @[Reg.scala 28:19] _T_4474 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[126] <= _T_4474 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4475 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 729:123] - node _T_4476 = eq(_T_4475, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 729:128] - node _T_4477 = and(_T_4476, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 729:136] - reg _T_4478 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + way_status_out[113] <= _T_4474 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4475 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4476 = eq(_T_4475, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4477 = and(_T_4476, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4478 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4477 : @[Reg.scala 28:19] _T_4478 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[127] <= _T_4478 @[el2_ifu_mem_ctl.scala 729:35] - node _T_4479 = cat(way_status_out[127], way_status_out[126]) @[Cat.scala 29:58] - node _T_4480 = cat(_T_4479, way_status_out[125]) @[Cat.scala 29:58] - node _T_4481 = cat(_T_4480, way_status_out[124]) @[Cat.scala 29:58] - node _T_4482 = cat(_T_4481, way_status_out[123]) @[Cat.scala 29:58] - node _T_4483 = cat(_T_4482, way_status_out[122]) @[Cat.scala 29:58] - node _T_4484 = cat(_T_4483, way_status_out[121]) @[Cat.scala 29:58] - node _T_4485 = cat(_T_4484, way_status_out[120]) @[Cat.scala 29:58] - node _T_4486 = cat(_T_4485, way_status_out[119]) @[Cat.scala 29:58] - node _T_4487 = cat(_T_4486, way_status_out[118]) @[Cat.scala 29:58] - node _T_4488 = cat(_T_4487, way_status_out[117]) @[Cat.scala 29:58] - node _T_4489 = cat(_T_4488, way_status_out[116]) @[Cat.scala 29:58] - node _T_4490 = cat(_T_4489, way_status_out[115]) @[Cat.scala 29:58] - node _T_4491 = cat(_T_4490, way_status_out[114]) @[Cat.scala 29:58] - node _T_4492 = cat(_T_4491, way_status_out[113]) @[Cat.scala 29:58] - node _T_4493 = cat(_T_4492, way_status_out[112]) @[Cat.scala 29:58] - node _T_4494 = cat(_T_4493, way_status_out[111]) @[Cat.scala 29:58] - node _T_4495 = cat(_T_4494, way_status_out[110]) @[Cat.scala 29:58] - node _T_4496 = cat(_T_4495, way_status_out[109]) @[Cat.scala 29:58] - node _T_4497 = cat(_T_4496, way_status_out[108]) @[Cat.scala 29:58] - node _T_4498 = cat(_T_4497, way_status_out[107]) @[Cat.scala 29:58] - node _T_4499 = cat(_T_4498, way_status_out[106]) @[Cat.scala 29:58] - node _T_4500 = cat(_T_4499, way_status_out[105]) @[Cat.scala 29:58] - node _T_4501 = cat(_T_4500, way_status_out[104]) @[Cat.scala 29:58] - node _T_4502 = cat(_T_4501, way_status_out[103]) @[Cat.scala 29:58] - node _T_4503 = cat(_T_4502, way_status_out[102]) @[Cat.scala 29:58] - node _T_4504 = cat(_T_4503, way_status_out[101]) @[Cat.scala 29:58] - node _T_4505 = cat(_T_4504, way_status_out[100]) @[Cat.scala 29:58] - node _T_4506 = cat(_T_4505, way_status_out[99]) @[Cat.scala 29:58] - node _T_4507 = cat(_T_4506, way_status_out[98]) @[Cat.scala 29:58] - node _T_4508 = cat(_T_4507, way_status_out[97]) @[Cat.scala 29:58] - node _T_4509 = cat(_T_4508, way_status_out[96]) @[Cat.scala 29:58] - node _T_4510 = cat(_T_4509, way_status_out[95]) @[Cat.scala 29:58] - node _T_4511 = cat(_T_4510, way_status_out[94]) @[Cat.scala 29:58] - node _T_4512 = cat(_T_4511, way_status_out[93]) @[Cat.scala 29:58] - node _T_4513 = cat(_T_4512, way_status_out[92]) @[Cat.scala 29:58] - node _T_4514 = cat(_T_4513, way_status_out[91]) @[Cat.scala 29:58] - node _T_4515 = cat(_T_4514, way_status_out[90]) @[Cat.scala 29:58] - node _T_4516 = cat(_T_4515, way_status_out[89]) @[Cat.scala 29:58] - node _T_4517 = cat(_T_4516, way_status_out[88]) @[Cat.scala 29:58] - node _T_4518 = cat(_T_4517, way_status_out[87]) @[Cat.scala 29:58] - node _T_4519 = cat(_T_4518, way_status_out[86]) @[Cat.scala 29:58] - node _T_4520 = cat(_T_4519, way_status_out[85]) @[Cat.scala 29:58] - node _T_4521 = cat(_T_4520, way_status_out[84]) @[Cat.scala 29:58] - node _T_4522 = cat(_T_4521, way_status_out[83]) @[Cat.scala 29:58] - node _T_4523 = cat(_T_4522, way_status_out[82]) @[Cat.scala 29:58] - node _T_4524 = cat(_T_4523, way_status_out[81]) @[Cat.scala 29:58] - node _T_4525 = cat(_T_4524, way_status_out[80]) @[Cat.scala 29:58] - node _T_4526 = cat(_T_4525, way_status_out[79]) @[Cat.scala 29:58] - node _T_4527 = cat(_T_4526, way_status_out[78]) @[Cat.scala 29:58] - node _T_4528 = cat(_T_4527, way_status_out[77]) @[Cat.scala 29:58] - node _T_4529 = cat(_T_4528, way_status_out[76]) @[Cat.scala 29:58] - node _T_4530 = cat(_T_4529, way_status_out[75]) @[Cat.scala 29:58] - node _T_4531 = cat(_T_4530, way_status_out[74]) @[Cat.scala 29:58] - node _T_4532 = cat(_T_4531, way_status_out[73]) @[Cat.scala 29:58] - node _T_4533 = cat(_T_4532, way_status_out[72]) @[Cat.scala 29:58] - node _T_4534 = cat(_T_4533, way_status_out[71]) @[Cat.scala 29:58] - node _T_4535 = cat(_T_4534, way_status_out[70]) @[Cat.scala 29:58] - node _T_4536 = cat(_T_4535, way_status_out[69]) @[Cat.scala 29:58] - node _T_4537 = cat(_T_4536, way_status_out[68]) @[Cat.scala 29:58] - node _T_4538 = cat(_T_4537, way_status_out[67]) @[Cat.scala 29:58] - node _T_4539 = cat(_T_4538, way_status_out[66]) @[Cat.scala 29:58] - node _T_4540 = cat(_T_4539, way_status_out[65]) @[Cat.scala 29:58] - node _T_4541 = cat(_T_4540, way_status_out[64]) @[Cat.scala 29:58] - node _T_4542 = cat(_T_4541, way_status_out[63]) @[Cat.scala 29:58] - node _T_4543 = cat(_T_4542, way_status_out[62]) @[Cat.scala 29:58] - node _T_4544 = cat(_T_4543, way_status_out[61]) @[Cat.scala 29:58] - node _T_4545 = cat(_T_4544, way_status_out[60]) @[Cat.scala 29:58] - node _T_4546 = cat(_T_4545, way_status_out[59]) @[Cat.scala 29:58] - node _T_4547 = cat(_T_4546, way_status_out[58]) @[Cat.scala 29:58] - node _T_4548 = cat(_T_4547, way_status_out[57]) @[Cat.scala 29:58] - node _T_4549 = cat(_T_4548, way_status_out[56]) @[Cat.scala 29:58] - node _T_4550 = cat(_T_4549, way_status_out[55]) @[Cat.scala 29:58] - node _T_4551 = cat(_T_4550, way_status_out[54]) @[Cat.scala 29:58] - node _T_4552 = cat(_T_4551, way_status_out[53]) @[Cat.scala 29:58] - node _T_4553 = cat(_T_4552, way_status_out[52]) @[Cat.scala 29:58] - node _T_4554 = cat(_T_4553, way_status_out[51]) @[Cat.scala 29:58] - node _T_4555 = cat(_T_4554, way_status_out[50]) @[Cat.scala 29:58] - node _T_4556 = cat(_T_4555, way_status_out[49]) @[Cat.scala 29:58] - node _T_4557 = cat(_T_4556, way_status_out[48]) @[Cat.scala 29:58] - node _T_4558 = cat(_T_4557, way_status_out[47]) @[Cat.scala 29:58] - node _T_4559 = cat(_T_4558, way_status_out[46]) @[Cat.scala 29:58] - node _T_4560 = cat(_T_4559, way_status_out[45]) @[Cat.scala 29:58] - node _T_4561 = cat(_T_4560, way_status_out[44]) @[Cat.scala 29:58] - node _T_4562 = cat(_T_4561, way_status_out[43]) @[Cat.scala 29:58] - node _T_4563 = cat(_T_4562, way_status_out[42]) @[Cat.scala 29:58] - node _T_4564 = cat(_T_4563, way_status_out[41]) @[Cat.scala 29:58] - node _T_4565 = cat(_T_4564, way_status_out[40]) @[Cat.scala 29:58] - node _T_4566 = cat(_T_4565, way_status_out[39]) @[Cat.scala 29:58] - node _T_4567 = cat(_T_4566, way_status_out[38]) @[Cat.scala 29:58] - node _T_4568 = cat(_T_4567, way_status_out[37]) @[Cat.scala 29:58] - node _T_4569 = cat(_T_4568, way_status_out[36]) @[Cat.scala 29:58] - node _T_4570 = cat(_T_4569, way_status_out[35]) @[Cat.scala 29:58] - node _T_4571 = cat(_T_4570, way_status_out[34]) @[Cat.scala 29:58] - node _T_4572 = cat(_T_4571, way_status_out[33]) @[Cat.scala 29:58] - node _T_4573 = cat(_T_4572, way_status_out[32]) @[Cat.scala 29:58] - node _T_4574 = cat(_T_4573, way_status_out[31]) @[Cat.scala 29:58] - node _T_4575 = cat(_T_4574, way_status_out[30]) @[Cat.scala 29:58] - node _T_4576 = cat(_T_4575, way_status_out[29]) @[Cat.scala 29:58] - node _T_4577 = cat(_T_4576, way_status_out[28]) @[Cat.scala 29:58] - node _T_4578 = cat(_T_4577, way_status_out[27]) @[Cat.scala 29:58] - node _T_4579 = cat(_T_4578, way_status_out[26]) @[Cat.scala 29:58] - node _T_4580 = cat(_T_4579, way_status_out[25]) @[Cat.scala 29:58] - node _T_4581 = cat(_T_4580, way_status_out[24]) @[Cat.scala 29:58] - node _T_4582 = cat(_T_4581, way_status_out[23]) @[Cat.scala 29:58] - node _T_4583 = cat(_T_4582, way_status_out[22]) @[Cat.scala 29:58] - node _T_4584 = cat(_T_4583, way_status_out[21]) @[Cat.scala 29:58] - node _T_4585 = cat(_T_4584, way_status_out[20]) @[Cat.scala 29:58] - node _T_4586 = cat(_T_4585, way_status_out[19]) @[Cat.scala 29:58] - node _T_4587 = cat(_T_4586, way_status_out[18]) @[Cat.scala 29:58] - node _T_4588 = cat(_T_4587, way_status_out[17]) @[Cat.scala 29:58] - node _T_4589 = cat(_T_4588, way_status_out[16]) @[Cat.scala 29:58] - node _T_4590 = cat(_T_4589, way_status_out[15]) @[Cat.scala 29:58] - node _T_4591 = cat(_T_4590, way_status_out[14]) @[Cat.scala 29:58] - node _T_4592 = cat(_T_4591, way_status_out[13]) @[Cat.scala 29:58] - node _T_4593 = cat(_T_4592, way_status_out[12]) @[Cat.scala 29:58] - node _T_4594 = cat(_T_4593, way_status_out[11]) @[Cat.scala 29:58] - node _T_4595 = cat(_T_4594, way_status_out[10]) @[Cat.scala 29:58] - node _T_4596 = cat(_T_4595, way_status_out[9]) @[Cat.scala 29:58] - node _T_4597 = cat(_T_4596, way_status_out[8]) @[Cat.scala 29:58] - node _T_4598 = cat(_T_4597, way_status_out[7]) @[Cat.scala 29:58] - node _T_4599 = cat(_T_4598, way_status_out[6]) @[Cat.scala 29:58] - node _T_4600 = cat(_T_4599, way_status_out[5]) @[Cat.scala 29:58] - node _T_4601 = cat(_T_4600, way_status_out[4]) @[Cat.scala 29:58] - node _T_4602 = cat(_T_4601, way_status_out[3]) @[Cat.scala 29:58] - node _T_4603 = cat(_T_4602, way_status_out[2]) @[Cat.scala 29:58] - node _T_4604 = cat(_T_4603, way_status_out[1]) @[Cat.scala 29:58] - node test_way_status_out = cat(_T_4604, way_status_out[0]) @[Cat.scala 29:58] - node _T_4605 = cat(way_status_clken_15, way_status_clken_14) @[Cat.scala 29:58] - node _T_4606 = cat(_T_4605, way_status_clken_13) @[Cat.scala 29:58] - node _T_4607 = cat(_T_4606, way_status_clken_12) @[Cat.scala 29:58] - node _T_4608 = cat(_T_4607, way_status_clken_11) @[Cat.scala 29:58] - node _T_4609 = cat(_T_4608, way_status_clken_10) @[Cat.scala 29:58] - node _T_4610 = cat(_T_4609, way_status_clken_9) @[Cat.scala 29:58] - node _T_4611 = cat(_T_4610, way_status_clken_8) @[Cat.scala 29:58] - node _T_4612 = cat(_T_4611, way_status_clken_7) @[Cat.scala 29:58] - node _T_4613 = cat(_T_4612, way_status_clken_6) @[Cat.scala 29:58] - node _T_4614 = cat(_T_4613, way_status_clken_5) @[Cat.scala 29:58] - node _T_4615 = cat(_T_4614, way_status_clken_4) @[Cat.scala 29:58] - node _T_4616 = cat(_T_4615, way_status_clken_3) @[Cat.scala 29:58] - node _T_4617 = cat(_T_4616, way_status_clken_2) @[Cat.scala 29:58] - node _T_4618 = cat(_T_4617, way_status_clken_1) @[Cat.scala 29:58] - node test_way_status_clken = cat(_T_4618, way_status_clken_0) @[Cat.scala 29:58] - node _T_4619 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4620 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4621 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4622 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4623 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4624 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4625 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4626 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4627 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4628 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4629 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4630 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4631 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4632 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4633 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4634 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4635 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4636 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4637 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4638 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4639 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4640 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4641 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4642 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4643 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4644 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4645 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4646 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4647 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4648 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4649 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4650 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4651 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4652 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4653 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4654 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4655 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4656 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4657 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4658 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4659 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4660 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4661 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4662 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4663 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4664 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4665 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4666 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4667 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4668 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4669 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4670 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4671 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4672 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4673 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4674 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4675 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4676 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4677 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4678 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4679 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4680 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4681 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4682 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4683 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4684 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4685 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4686 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4687 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4688 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4689 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4690 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4691 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4692 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4693 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4694 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4695 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4696 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4697 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4698 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4699 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4700 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4701 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4702 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4703 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4704 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4705 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4706 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4707 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4708 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4709 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4710 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4711 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4712 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4713 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4714 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4715 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4716 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4717 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4718 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4719 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4720 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4721 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4722 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4723 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4724 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4725 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4726 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4727 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4728 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4729 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4730 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4731 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4732 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4733 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4734 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4736 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4737 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4738 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4739 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4741 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4742 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4743 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4744 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4745 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4746 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 734:80] - node _T_4747 = mux(_T_4619, way_status_out[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4748 = mux(_T_4620, way_status_out[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4749 = mux(_T_4621, way_status_out[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4750 = mux(_T_4622, way_status_out[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4751 = mux(_T_4623, way_status_out[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4752 = mux(_T_4624, way_status_out[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4753 = mux(_T_4625, way_status_out[6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4754 = mux(_T_4626, way_status_out[7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4755 = mux(_T_4627, way_status_out[8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4756 = mux(_T_4628, way_status_out[9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4757 = mux(_T_4629, way_status_out[10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4758 = mux(_T_4630, way_status_out[11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4759 = mux(_T_4631, way_status_out[12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4760 = mux(_T_4632, way_status_out[13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4761 = mux(_T_4633, way_status_out[14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4762 = mux(_T_4634, way_status_out[15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4763 = mux(_T_4635, way_status_out[16], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4764 = mux(_T_4636, way_status_out[17], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4765 = mux(_T_4637, way_status_out[18], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4766 = mux(_T_4638, way_status_out[19], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4767 = mux(_T_4639, way_status_out[20], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4768 = mux(_T_4640, way_status_out[21], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4769 = mux(_T_4641, way_status_out[22], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4770 = mux(_T_4642, way_status_out[23], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4771 = mux(_T_4643, way_status_out[24], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4772 = mux(_T_4644, way_status_out[25], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4773 = mux(_T_4645, way_status_out[26], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4774 = mux(_T_4646, way_status_out[27], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4775 = mux(_T_4647, way_status_out[28], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4776 = mux(_T_4648, way_status_out[29], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4777 = mux(_T_4649, way_status_out[30], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4778 = mux(_T_4650, way_status_out[31], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4779 = mux(_T_4651, way_status_out[32], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4780 = mux(_T_4652, way_status_out[33], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4781 = mux(_T_4653, way_status_out[34], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4782 = mux(_T_4654, way_status_out[35], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4783 = mux(_T_4655, way_status_out[36], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4784 = mux(_T_4656, way_status_out[37], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4785 = mux(_T_4657, way_status_out[38], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4786 = mux(_T_4658, way_status_out[39], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4787 = mux(_T_4659, way_status_out[40], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4788 = mux(_T_4660, way_status_out[41], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4789 = mux(_T_4661, way_status_out[42], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4790 = mux(_T_4662, way_status_out[43], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4791 = mux(_T_4663, way_status_out[44], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4792 = mux(_T_4664, way_status_out[45], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4793 = mux(_T_4665, way_status_out[46], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4794 = mux(_T_4666, way_status_out[47], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4795 = mux(_T_4667, way_status_out[48], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4796 = mux(_T_4668, way_status_out[49], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4797 = mux(_T_4669, way_status_out[50], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4798 = mux(_T_4670, way_status_out[51], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4799 = mux(_T_4671, way_status_out[52], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4800 = mux(_T_4672, way_status_out[53], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4801 = mux(_T_4673, way_status_out[54], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4802 = mux(_T_4674, way_status_out[55], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4803 = mux(_T_4675, way_status_out[56], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4804 = mux(_T_4676, way_status_out[57], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4805 = mux(_T_4677, way_status_out[58], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4806 = mux(_T_4678, way_status_out[59], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4807 = mux(_T_4679, way_status_out[60], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4808 = mux(_T_4680, way_status_out[61], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4809 = mux(_T_4681, way_status_out[62], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4810 = mux(_T_4682, way_status_out[63], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4811 = mux(_T_4683, way_status_out[64], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4812 = mux(_T_4684, way_status_out[65], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4813 = mux(_T_4685, way_status_out[66], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4814 = mux(_T_4686, way_status_out[67], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4815 = mux(_T_4687, way_status_out[68], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4816 = mux(_T_4688, way_status_out[69], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4817 = mux(_T_4689, way_status_out[70], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4818 = mux(_T_4690, way_status_out[71], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4819 = mux(_T_4691, way_status_out[72], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4820 = mux(_T_4692, way_status_out[73], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4821 = mux(_T_4693, way_status_out[74], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4822 = mux(_T_4694, way_status_out[75], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4823 = mux(_T_4695, way_status_out[76], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4824 = mux(_T_4696, way_status_out[77], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4825 = mux(_T_4697, way_status_out[78], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4826 = mux(_T_4698, way_status_out[79], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4827 = mux(_T_4699, way_status_out[80], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4828 = mux(_T_4700, way_status_out[81], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4829 = mux(_T_4701, way_status_out[82], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4830 = mux(_T_4702, way_status_out[83], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4831 = mux(_T_4703, way_status_out[84], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4832 = mux(_T_4704, way_status_out[85], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4833 = mux(_T_4705, way_status_out[86], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4834 = mux(_T_4706, way_status_out[87], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4835 = mux(_T_4707, way_status_out[88], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4836 = mux(_T_4708, way_status_out[89], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4837 = mux(_T_4709, way_status_out[90], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4838 = mux(_T_4710, way_status_out[91], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4839 = mux(_T_4711, way_status_out[92], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4840 = mux(_T_4712, way_status_out[93], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4841 = mux(_T_4713, way_status_out[94], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4842 = mux(_T_4714, way_status_out[95], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4843 = mux(_T_4715, way_status_out[96], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4844 = mux(_T_4716, way_status_out[97], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4845 = mux(_T_4717, way_status_out[98], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4846 = mux(_T_4718, way_status_out[99], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4847 = mux(_T_4719, way_status_out[100], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4848 = mux(_T_4720, way_status_out[101], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4849 = mux(_T_4721, way_status_out[102], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4850 = mux(_T_4722, way_status_out[103], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4851 = mux(_T_4723, way_status_out[104], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4852 = mux(_T_4724, way_status_out[105], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4853 = mux(_T_4725, way_status_out[106], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4854 = mux(_T_4726, way_status_out[107], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4855 = mux(_T_4727, way_status_out[108], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4856 = mux(_T_4728, way_status_out[109], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4857 = mux(_T_4729, way_status_out[110], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4858 = mux(_T_4730, way_status_out[111], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4859 = mux(_T_4731, way_status_out[112], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4860 = mux(_T_4732, way_status_out[113], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4861 = mux(_T_4733, way_status_out[114], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4862 = mux(_T_4734, way_status_out[115], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4863 = mux(_T_4735, way_status_out[116], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4864 = mux(_T_4736, way_status_out[117], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4865 = mux(_T_4737, way_status_out[118], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4866 = mux(_T_4738, way_status_out[119], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4867 = mux(_T_4739, way_status_out[120], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4868 = mux(_T_4740, way_status_out[121], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4869 = mux(_T_4741, way_status_out[122], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4870 = mux(_T_4742, way_status_out[123], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4871 = mux(_T_4743, way_status_out[124], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4872 = mux(_T_4744, way_status_out[125], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4873 = mux(_T_4745, way_status_out[126], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4874 = mux(_T_4746, way_status_out[127], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4875 = or(_T_4747, _T_4748) @[Mux.scala 27:72] - node _T_4876 = or(_T_4875, _T_4749) @[Mux.scala 27:72] - node _T_4877 = or(_T_4876, _T_4750) @[Mux.scala 27:72] - node _T_4878 = or(_T_4877, _T_4751) @[Mux.scala 27:72] - node _T_4879 = or(_T_4878, _T_4752) @[Mux.scala 27:72] - node _T_4880 = or(_T_4879, _T_4753) @[Mux.scala 27:72] - node _T_4881 = or(_T_4880, _T_4754) @[Mux.scala 27:72] - node _T_4882 = or(_T_4881, _T_4755) @[Mux.scala 27:72] - node _T_4883 = or(_T_4882, _T_4756) @[Mux.scala 27:72] - node _T_4884 = or(_T_4883, _T_4757) @[Mux.scala 27:72] - node _T_4885 = or(_T_4884, _T_4758) @[Mux.scala 27:72] - node _T_4886 = or(_T_4885, _T_4759) @[Mux.scala 27:72] - node _T_4887 = or(_T_4886, _T_4760) @[Mux.scala 27:72] - node _T_4888 = or(_T_4887, _T_4761) @[Mux.scala 27:72] - node _T_4889 = or(_T_4888, _T_4762) @[Mux.scala 27:72] - node _T_4890 = or(_T_4889, _T_4763) @[Mux.scala 27:72] - node _T_4891 = or(_T_4890, _T_4764) @[Mux.scala 27:72] - node _T_4892 = or(_T_4891, _T_4765) @[Mux.scala 27:72] - node _T_4893 = or(_T_4892, _T_4766) @[Mux.scala 27:72] - node _T_4894 = or(_T_4893, _T_4767) @[Mux.scala 27:72] - node _T_4895 = or(_T_4894, _T_4768) @[Mux.scala 27:72] - node _T_4896 = or(_T_4895, _T_4769) @[Mux.scala 27:72] - node _T_4897 = or(_T_4896, _T_4770) @[Mux.scala 27:72] - node _T_4898 = or(_T_4897, _T_4771) @[Mux.scala 27:72] - node _T_4899 = or(_T_4898, _T_4772) @[Mux.scala 27:72] - node _T_4900 = or(_T_4899, _T_4773) @[Mux.scala 27:72] - node _T_4901 = or(_T_4900, _T_4774) @[Mux.scala 27:72] - node _T_4902 = or(_T_4901, _T_4775) @[Mux.scala 27:72] - node _T_4903 = or(_T_4902, _T_4776) @[Mux.scala 27:72] - node _T_4904 = or(_T_4903, _T_4777) @[Mux.scala 27:72] - node _T_4905 = or(_T_4904, _T_4778) @[Mux.scala 27:72] - node _T_4906 = or(_T_4905, _T_4779) @[Mux.scala 27:72] - node _T_4907 = or(_T_4906, _T_4780) @[Mux.scala 27:72] - node _T_4908 = or(_T_4907, _T_4781) @[Mux.scala 27:72] - node _T_4909 = or(_T_4908, _T_4782) @[Mux.scala 27:72] - node _T_4910 = or(_T_4909, _T_4783) @[Mux.scala 27:72] - node _T_4911 = or(_T_4910, _T_4784) @[Mux.scala 27:72] - node _T_4912 = or(_T_4911, _T_4785) @[Mux.scala 27:72] - node _T_4913 = or(_T_4912, _T_4786) @[Mux.scala 27:72] - node _T_4914 = or(_T_4913, _T_4787) @[Mux.scala 27:72] - node _T_4915 = or(_T_4914, _T_4788) @[Mux.scala 27:72] - node _T_4916 = or(_T_4915, _T_4789) @[Mux.scala 27:72] - node _T_4917 = or(_T_4916, _T_4790) @[Mux.scala 27:72] - node _T_4918 = or(_T_4917, _T_4791) @[Mux.scala 27:72] - node _T_4919 = or(_T_4918, _T_4792) @[Mux.scala 27:72] - node _T_4920 = or(_T_4919, _T_4793) @[Mux.scala 27:72] - node _T_4921 = or(_T_4920, _T_4794) @[Mux.scala 27:72] - node _T_4922 = or(_T_4921, _T_4795) @[Mux.scala 27:72] - node _T_4923 = or(_T_4922, _T_4796) @[Mux.scala 27:72] - node _T_4924 = or(_T_4923, _T_4797) @[Mux.scala 27:72] - node _T_4925 = or(_T_4924, _T_4798) @[Mux.scala 27:72] - node _T_4926 = or(_T_4925, _T_4799) @[Mux.scala 27:72] - node _T_4927 = or(_T_4926, _T_4800) @[Mux.scala 27:72] + way_status_out[114] <= _T_4478 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4479 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4480 = eq(_T_4479, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4481 = and(_T_4480, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4482 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4481 : @[Reg.scala 28:19] + _T_4482 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[115] <= _T_4482 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4483 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4484 = eq(_T_4483, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4485 = and(_T_4484, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4486 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4485 : @[Reg.scala 28:19] + _T_4486 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[116] <= _T_4486 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4487 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4488 = eq(_T_4487, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4489 = and(_T_4488, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4490 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4489 : @[Reg.scala 28:19] + _T_4490 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[117] <= _T_4490 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4491 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4492 = eq(_T_4491, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4493 = and(_T_4492, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4494 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4493 : @[Reg.scala 28:19] + _T_4494 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[118] <= _T_4494 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4495 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4496 = eq(_T_4495, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4497 = and(_T_4496, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4498 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4497 : @[Reg.scala 28:19] + _T_4498 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[119] <= _T_4498 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4499 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4500 = eq(_T_4499, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4501 = and(_T_4500, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4502 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4501 : @[Reg.scala 28:19] + _T_4502 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[120] <= _T_4502 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4503 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4504 = eq(_T_4503, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4505 = and(_T_4504, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4506 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4505 : @[Reg.scala 28:19] + _T_4506 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[121] <= _T_4506 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4507 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4508 = eq(_T_4507, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4509 = and(_T_4508, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4510 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4509 : @[Reg.scala 28:19] + _T_4510 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[122] <= _T_4510 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4511 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4512 = eq(_T_4511, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4513 = and(_T_4512, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4514 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4513 : @[Reg.scala 28:19] + _T_4514 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[123] <= _T_4514 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4515 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4516 = eq(_T_4515, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4517 = and(_T_4516, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4518 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4517 : @[Reg.scala 28:19] + _T_4518 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[124] <= _T_4518 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4519 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4520 = eq(_T_4519, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4521 = and(_T_4520, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4522 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4521 : @[Reg.scala 28:19] + _T_4522 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[125] <= _T_4522 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4523 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4524 = eq(_T_4523, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4525 = and(_T_4524, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4526 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4525 : @[Reg.scala 28:19] + _T_4526 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[126] <= _T_4526 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4527 = bits(ifu_status_wr_addr_ff, 2, 0) @[el2_ifu_mem_ctl.scala 747:123] + node _T_4528 = eq(_T_4527, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 747:128] + node _T_4529 = and(_T_4528, way_status_wr_en_ff) @[el2_ifu_mem_ctl.scala 747:136] + reg _T_4530 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4529 : @[Reg.scala 28:19] + _T_4530 <= way_status_new_ff @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + way_status_out[127] <= _T_4530 @[el2_ifu_mem_ctl.scala 747:35] + node _T_4531 = cat(way_status_out[127], way_status_out[126]) @[Cat.scala 29:58] + node _T_4532 = cat(_T_4531, way_status_out[125]) @[Cat.scala 29:58] + node _T_4533 = cat(_T_4532, way_status_out[124]) @[Cat.scala 29:58] + node _T_4534 = cat(_T_4533, way_status_out[123]) @[Cat.scala 29:58] + node _T_4535 = cat(_T_4534, way_status_out[122]) @[Cat.scala 29:58] + node _T_4536 = cat(_T_4535, way_status_out[121]) @[Cat.scala 29:58] + node _T_4537 = cat(_T_4536, way_status_out[120]) @[Cat.scala 29:58] + node _T_4538 = cat(_T_4537, way_status_out[119]) @[Cat.scala 29:58] + node _T_4539 = cat(_T_4538, way_status_out[118]) @[Cat.scala 29:58] + node _T_4540 = cat(_T_4539, way_status_out[117]) @[Cat.scala 29:58] + node _T_4541 = cat(_T_4540, way_status_out[116]) @[Cat.scala 29:58] + node _T_4542 = cat(_T_4541, way_status_out[115]) @[Cat.scala 29:58] + node _T_4543 = cat(_T_4542, way_status_out[114]) @[Cat.scala 29:58] + node _T_4544 = cat(_T_4543, way_status_out[113]) @[Cat.scala 29:58] + node _T_4545 = cat(_T_4544, way_status_out[112]) @[Cat.scala 29:58] + node _T_4546 = cat(_T_4545, way_status_out[111]) @[Cat.scala 29:58] + node _T_4547 = cat(_T_4546, way_status_out[110]) @[Cat.scala 29:58] + node _T_4548 = cat(_T_4547, way_status_out[109]) @[Cat.scala 29:58] + node _T_4549 = cat(_T_4548, way_status_out[108]) @[Cat.scala 29:58] + node _T_4550 = cat(_T_4549, way_status_out[107]) @[Cat.scala 29:58] + node _T_4551 = cat(_T_4550, way_status_out[106]) @[Cat.scala 29:58] + node _T_4552 = cat(_T_4551, way_status_out[105]) @[Cat.scala 29:58] + node _T_4553 = cat(_T_4552, way_status_out[104]) @[Cat.scala 29:58] + node _T_4554 = cat(_T_4553, way_status_out[103]) @[Cat.scala 29:58] + node _T_4555 = cat(_T_4554, way_status_out[102]) @[Cat.scala 29:58] + node _T_4556 = cat(_T_4555, way_status_out[101]) @[Cat.scala 29:58] + node _T_4557 = cat(_T_4556, way_status_out[100]) @[Cat.scala 29:58] + node _T_4558 = cat(_T_4557, way_status_out[99]) @[Cat.scala 29:58] + node _T_4559 = cat(_T_4558, way_status_out[98]) @[Cat.scala 29:58] + node _T_4560 = cat(_T_4559, way_status_out[97]) @[Cat.scala 29:58] + node _T_4561 = cat(_T_4560, way_status_out[96]) @[Cat.scala 29:58] + node _T_4562 = cat(_T_4561, way_status_out[95]) @[Cat.scala 29:58] + node _T_4563 = cat(_T_4562, way_status_out[94]) @[Cat.scala 29:58] + node _T_4564 = cat(_T_4563, way_status_out[93]) @[Cat.scala 29:58] + node _T_4565 = cat(_T_4564, way_status_out[92]) @[Cat.scala 29:58] + node _T_4566 = cat(_T_4565, way_status_out[91]) @[Cat.scala 29:58] + node _T_4567 = cat(_T_4566, way_status_out[90]) @[Cat.scala 29:58] + node _T_4568 = cat(_T_4567, way_status_out[89]) @[Cat.scala 29:58] + node _T_4569 = cat(_T_4568, way_status_out[88]) @[Cat.scala 29:58] + node _T_4570 = cat(_T_4569, way_status_out[87]) @[Cat.scala 29:58] + node _T_4571 = cat(_T_4570, way_status_out[86]) @[Cat.scala 29:58] + node _T_4572 = cat(_T_4571, way_status_out[85]) @[Cat.scala 29:58] + node _T_4573 = cat(_T_4572, way_status_out[84]) @[Cat.scala 29:58] + node _T_4574 = cat(_T_4573, way_status_out[83]) @[Cat.scala 29:58] + node _T_4575 = cat(_T_4574, way_status_out[82]) @[Cat.scala 29:58] + node _T_4576 = cat(_T_4575, way_status_out[81]) @[Cat.scala 29:58] + node _T_4577 = cat(_T_4576, way_status_out[80]) @[Cat.scala 29:58] + node _T_4578 = cat(_T_4577, way_status_out[79]) @[Cat.scala 29:58] + node _T_4579 = cat(_T_4578, way_status_out[78]) @[Cat.scala 29:58] + node _T_4580 = cat(_T_4579, way_status_out[77]) @[Cat.scala 29:58] + node _T_4581 = cat(_T_4580, way_status_out[76]) @[Cat.scala 29:58] + node _T_4582 = cat(_T_4581, way_status_out[75]) @[Cat.scala 29:58] + node _T_4583 = cat(_T_4582, way_status_out[74]) @[Cat.scala 29:58] + node _T_4584 = cat(_T_4583, way_status_out[73]) @[Cat.scala 29:58] + node _T_4585 = cat(_T_4584, way_status_out[72]) @[Cat.scala 29:58] + node _T_4586 = cat(_T_4585, way_status_out[71]) @[Cat.scala 29:58] + node _T_4587 = cat(_T_4586, way_status_out[70]) @[Cat.scala 29:58] + node _T_4588 = cat(_T_4587, way_status_out[69]) @[Cat.scala 29:58] + node _T_4589 = cat(_T_4588, way_status_out[68]) @[Cat.scala 29:58] + node _T_4590 = cat(_T_4589, way_status_out[67]) @[Cat.scala 29:58] + node _T_4591 = cat(_T_4590, way_status_out[66]) @[Cat.scala 29:58] + node _T_4592 = cat(_T_4591, way_status_out[65]) @[Cat.scala 29:58] + node _T_4593 = cat(_T_4592, way_status_out[64]) @[Cat.scala 29:58] + node _T_4594 = cat(_T_4593, way_status_out[63]) @[Cat.scala 29:58] + node _T_4595 = cat(_T_4594, way_status_out[62]) @[Cat.scala 29:58] + node _T_4596 = cat(_T_4595, way_status_out[61]) @[Cat.scala 29:58] + node _T_4597 = cat(_T_4596, way_status_out[60]) @[Cat.scala 29:58] + node _T_4598 = cat(_T_4597, way_status_out[59]) @[Cat.scala 29:58] + node _T_4599 = cat(_T_4598, way_status_out[58]) @[Cat.scala 29:58] + node _T_4600 = cat(_T_4599, way_status_out[57]) @[Cat.scala 29:58] + node _T_4601 = cat(_T_4600, way_status_out[56]) @[Cat.scala 29:58] + node _T_4602 = cat(_T_4601, way_status_out[55]) @[Cat.scala 29:58] + node _T_4603 = cat(_T_4602, way_status_out[54]) @[Cat.scala 29:58] + node _T_4604 = cat(_T_4603, way_status_out[53]) @[Cat.scala 29:58] + node _T_4605 = cat(_T_4604, way_status_out[52]) @[Cat.scala 29:58] + node _T_4606 = cat(_T_4605, way_status_out[51]) @[Cat.scala 29:58] + node _T_4607 = cat(_T_4606, way_status_out[50]) @[Cat.scala 29:58] + node _T_4608 = cat(_T_4607, way_status_out[49]) @[Cat.scala 29:58] + node _T_4609 = cat(_T_4608, way_status_out[48]) @[Cat.scala 29:58] + node _T_4610 = cat(_T_4609, way_status_out[47]) @[Cat.scala 29:58] + node _T_4611 = cat(_T_4610, way_status_out[46]) @[Cat.scala 29:58] + node _T_4612 = cat(_T_4611, way_status_out[45]) @[Cat.scala 29:58] + node _T_4613 = cat(_T_4612, way_status_out[44]) @[Cat.scala 29:58] + node _T_4614 = cat(_T_4613, way_status_out[43]) @[Cat.scala 29:58] + node _T_4615 = cat(_T_4614, way_status_out[42]) @[Cat.scala 29:58] + node _T_4616 = cat(_T_4615, way_status_out[41]) @[Cat.scala 29:58] + node _T_4617 = cat(_T_4616, way_status_out[40]) @[Cat.scala 29:58] + node _T_4618 = cat(_T_4617, way_status_out[39]) @[Cat.scala 29:58] + node _T_4619 = cat(_T_4618, way_status_out[38]) @[Cat.scala 29:58] + node _T_4620 = cat(_T_4619, way_status_out[37]) @[Cat.scala 29:58] + node _T_4621 = cat(_T_4620, way_status_out[36]) @[Cat.scala 29:58] + node _T_4622 = cat(_T_4621, way_status_out[35]) @[Cat.scala 29:58] + node _T_4623 = cat(_T_4622, way_status_out[34]) @[Cat.scala 29:58] + node _T_4624 = cat(_T_4623, way_status_out[33]) @[Cat.scala 29:58] + node _T_4625 = cat(_T_4624, way_status_out[32]) @[Cat.scala 29:58] + node _T_4626 = cat(_T_4625, way_status_out[31]) @[Cat.scala 29:58] + node _T_4627 = cat(_T_4626, way_status_out[30]) @[Cat.scala 29:58] + node _T_4628 = cat(_T_4627, way_status_out[29]) @[Cat.scala 29:58] + node _T_4629 = cat(_T_4628, way_status_out[28]) @[Cat.scala 29:58] + node _T_4630 = cat(_T_4629, way_status_out[27]) @[Cat.scala 29:58] + node _T_4631 = cat(_T_4630, way_status_out[26]) @[Cat.scala 29:58] + node _T_4632 = cat(_T_4631, way_status_out[25]) @[Cat.scala 29:58] + node _T_4633 = cat(_T_4632, way_status_out[24]) @[Cat.scala 29:58] + node _T_4634 = cat(_T_4633, way_status_out[23]) @[Cat.scala 29:58] + node _T_4635 = cat(_T_4634, way_status_out[22]) @[Cat.scala 29:58] + node _T_4636 = cat(_T_4635, way_status_out[21]) @[Cat.scala 29:58] + node _T_4637 = cat(_T_4636, way_status_out[20]) @[Cat.scala 29:58] + node _T_4638 = cat(_T_4637, way_status_out[19]) @[Cat.scala 29:58] + node _T_4639 = cat(_T_4638, way_status_out[18]) @[Cat.scala 29:58] + node _T_4640 = cat(_T_4639, way_status_out[17]) @[Cat.scala 29:58] + node _T_4641 = cat(_T_4640, way_status_out[16]) @[Cat.scala 29:58] + node _T_4642 = cat(_T_4641, way_status_out[15]) @[Cat.scala 29:58] + node _T_4643 = cat(_T_4642, way_status_out[14]) @[Cat.scala 29:58] + node _T_4644 = cat(_T_4643, way_status_out[13]) @[Cat.scala 29:58] + node _T_4645 = cat(_T_4644, way_status_out[12]) @[Cat.scala 29:58] + node _T_4646 = cat(_T_4645, way_status_out[11]) @[Cat.scala 29:58] + node _T_4647 = cat(_T_4646, way_status_out[10]) @[Cat.scala 29:58] + node _T_4648 = cat(_T_4647, way_status_out[9]) @[Cat.scala 29:58] + node _T_4649 = cat(_T_4648, way_status_out[8]) @[Cat.scala 29:58] + node _T_4650 = cat(_T_4649, way_status_out[7]) @[Cat.scala 29:58] + node _T_4651 = cat(_T_4650, way_status_out[6]) @[Cat.scala 29:58] + node _T_4652 = cat(_T_4651, way_status_out[5]) @[Cat.scala 29:58] + node _T_4653 = cat(_T_4652, way_status_out[4]) @[Cat.scala 29:58] + node _T_4654 = cat(_T_4653, way_status_out[3]) @[Cat.scala 29:58] + node _T_4655 = cat(_T_4654, way_status_out[2]) @[Cat.scala 29:58] + node _T_4656 = cat(_T_4655, way_status_out[1]) @[Cat.scala 29:58] + node test_way_status_out = cat(_T_4656, way_status_out[0]) @[Cat.scala 29:58] + node _T_4657 = cat(way_status_clken_15, way_status_clken_14) @[Cat.scala 29:58] + node _T_4658 = cat(_T_4657, way_status_clken_13) @[Cat.scala 29:58] + node _T_4659 = cat(_T_4658, way_status_clken_12) @[Cat.scala 29:58] + node _T_4660 = cat(_T_4659, way_status_clken_11) @[Cat.scala 29:58] + node _T_4661 = cat(_T_4660, way_status_clken_10) @[Cat.scala 29:58] + node _T_4662 = cat(_T_4661, way_status_clken_9) @[Cat.scala 29:58] + node _T_4663 = cat(_T_4662, way_status_clken_8) @[Cat.scala 29:58] + node _T_4664 = cat(_T_4663, way_status_clken_7) @[Cat.scala 29:58] + node _T_4665 = cat(_T_4664, way_status_clken_6) @[Cat.scala 29:58] + node _T_4666 = cat(_T_4665, way_status_clken_5) @[Cat.scala 29:58] + node _T_4667 = cat(_T_4666, way_status_clken_4) @[Cat.scala 29:58] + node _T_4668 = cat(_T_4667, way_status_clken_3) @[Cat.scala 29:58] + node _T_4669 = cat(_T_4668, way_status_clken_2) @[Cat.scala 29:58] + node _T_4670 = cat(_T_4669, way_status_clken_1) @[Cat.scala 29:58] + node test_way_status_clken = cat(_T_4670, way_status_clken_0) @[Cat.scala 29:58] + node _T_4671 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4672 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4673 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4674 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4675 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4676 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4677 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4678 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4679 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4680 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4681 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4682 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4683 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4684 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4685 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4686 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4687 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4688 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4689 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4690 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4691 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4692 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4693 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4694 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4695 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4696 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4697 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4698 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4699 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4700 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4701 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4702 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4703 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4704 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4705 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4706 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4707 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4708 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4709 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4710 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4711 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4712 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4713 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4714 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4716 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4717 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4718 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4719 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4720 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4721 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4722 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4723 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4724 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4725 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4726 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4727 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4728 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4729 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4731 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4732 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4733 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4734 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4736 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4737 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4738 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4739 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4741 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4742 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4743 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4744 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4745 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4746 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4747 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4748 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4749 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4751 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4752 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4753 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4754 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4756 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4757 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4758 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4759 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4760 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4761 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4762 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4763 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4764 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4766 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4767 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4768 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4769 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4771 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4772 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4773 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4774 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4775 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4776 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4777 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4778 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4779 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4781 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4782 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4783 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4784 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4786 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4787 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4788 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4789 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4790 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4791 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4792 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4793 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4794 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4796 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4797 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4798 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 752:80] + node _T_4799 = mux(_T_4671, way_status_out[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4800 = mux(_T_4672, way_status_out[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4801 = mux(_T_4673, way_status_out[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4802 = mux(_T_4674, way_status_out[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4803 = mux(_T_4675, way_status_out[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4804 = mux(_T_4676, way_status_out[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4805 = mux(_T_4677, way_status_out[6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4806 = mux(_T_4678, way_status_out[7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4807 = mux(_T_4679, way_status_out[8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4808 = mux(_T_4680, way_status_out[9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4809 = mux(_T_4681, way_status_out[10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4810 = mux(_T_4682, way_status_out[11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4811 = mux(_T_4683, way_status_out[12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4812 = mux(_T_4684, way_status_out[13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4813 = mux(_T_4685, way_status_out[14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4814 = mux(_T_4686, way_status_out[15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4815 = mux(_T_4687, way_status_out[16], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4816 = mux(_T_4688, way_status_out[17], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4817 = mux(_T_4689, way_status_out[18], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4818 = mux(_T_4690, way_status_out[19], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4819 = mux(_T_4691, way_status_out[20], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4820 = mux(_T_4692, way_status_out[21], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4821 = mux(_T_4693, way_status_out[22], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4822 = mux(_T_4694, way_status_out[23], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4823 = mux(_T_4695, way_status_out[24], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4824 = mux(_T_4696, way_status_out[25], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4825 = mux(_T_4697, way_status_out[26], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4826 = mux(_T_4698, way_status_out[27], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4827 = mux(_T_4699, way_status_out[28], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4828 = mux(_T_4700, way_status_out[29], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4829 = mux(_T_4701, way_status_out[30], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4830 = mux(_T_4702, way_status_out[31], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4831 = mux(_T_4703, way_status_out[32], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4832 = mux(_T_4704, way_status_out[33], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4833 = mux(_T_4705, way_status_out[34], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4834 = mux(_T_4706, way_status_out[35], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4835 = mux(_T_4707, way_status_out[36], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4836 = mux(_T_4708, way_status_out[37], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4837 = mux(_T_4709, way_status_out[38], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4838 = mux(_T_4710, way_status_out[39], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4839 = mux(_T_4711, way_status_out[40], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4840 = mux(_T_4712, way_status_out[41], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4841 = mux(_T_4713, way_status_out[42], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4842 = mux(_T_4714, way_status_out[43], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4843 = mux(_T_4715, way_status_out[44], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4844 = mux(_T_4716, way_status_out[45], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4845 = mux(_T_4717, way_status_out[46], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4846 = mux(_T_4718, way_status_out[47], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4847 = mux(_T_4719, way_status_out[48], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4848 = mux(_T_4720, way_status_out[49], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4849 = mux(_T_4721, way_status_out[50], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4850 = mux(_T_4722, way_status_out[51], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4851 = mux(_T_4723, way_status_out[52], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4852 = mux(_T_4724, way_status_out[53], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4853 = mux(_T_4725, way_status_out[54], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4854 = mux(_T_4726, way_status_out[55], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4855 = mux(_T_4727, way_status_out[56], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4856 = mux(_T_4728, way_status_out[57], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4857 = mux(_T_4729, way_status_out[58], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4858 = mux(_T_4730, way_status_out[59], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4859 = mux(_T_4731, way_status_out[60], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4860 = mux(_T_4732, way_status_out[61], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4861 = mux(_T_4733, way_status_out[62], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4862 = mux(_T_4734, way_status_out[63], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4863 = mux(_T_4735, way_status_out[64], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4864 = mux(_T_4736, way_status_out[65], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4865 = mux(_T_4737, way_status_out[66], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4866 = mux(_T_4738, way_status_out[67], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4867 = mux(_T_4739, way_status_out[68], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4868 = mux(_T_4740, way_status_out[69], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4869 = mux(_T_4741, way_status_out[70], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4870 = mux(_T_4742, way_status_out[71], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4871 = mux(_T_4743, way_status_out[72], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4872 = mux(_T_4744, way_status_out[73], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4873 = mux(_T_4745, way_status_out[74], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4874 = mux(_T_4746, way_status_out[75], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4875 = mux(_T_4747, way_status_out[76], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4876 = mux(_T_4748, way_status_out[77], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4877 = mux(_T_4749, way_status_out[78], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4878 = mux(_T_4750, way_status_out[79], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4879 = mux(_T_4751, way_status_out[80], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4880 = mux(_T_4752, way_status_out[81], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4881 = mux(_T_4753, way_status_out[82], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4882 = mux(_T_4754, way_status_out[83], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4883 = mux(_T_4755, way_status_out[84], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4884 = mux(_T_4756, way_status_out[85], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4885 = mux(_T_4757, way_status_out[86], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4886 = mux(_T_4758, way_status_out[87], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4887 = mux(_T_4759, way_status_out[88], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4888 = mux(_T_4760, way_status_out[89], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4889 = mux(_T_4761, way_status_out[90], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4890 = mux(_T_4762, way_status_out[91], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4891 = mux(_T_4763, way_status_out[92], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4892 = mux(_T_4764, way_status_out[93], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4893 = mux(_T_4765, way_status_out[94], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4894 = mux(_T_4766, way_status_out[95], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4895 = mux(_T_4767, way_status_out[96], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4896 = mux(_T_4768, way_status_out[97], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4897 = mux(_T_4769, way_status_out[98], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4898 = mux(_T_4770, way_status_out[99], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4899 = mux(_T_4771, way_status_out[100], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4900 = mux(_T_4772, way_status_out[101], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4901 = mux(_T_4773, way_status_out[102], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4902 = mux(_T_4774, way_status_out[103], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4903 = mux(_T_4775, way_status_out[104], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4904 = mux(_T_4776, way_status_out[105], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4905 = mux(_T_4777, way_status_out[106], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4906 = mux(_T_4778, way_status_out[107], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4907 = mux(_T_4779, way_status_out[108], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4908 = mux(_T_4780, way_status_out[109], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4909 = mux(_T_4781, way_status_out[110], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4910 = mux(_T_4782, way_status_out[111], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4911 = mux(_T_4783, way_status_out[112], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4912 = mux(_T_4784, way_status_out[113], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4913 = mux(_T_4785, way_status_out[114], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4914 = mux(_T_4786, way_status_out[115], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4915 = mux(_T_4787, way_status_out[116], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4916 = mux(_T_4788, way_status_out[117], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4917 = mux(_T_4789, way_status_out[118], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4918 = mux(_T_4790, way_status_out[119], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4919 = mux(_T_4791, way_status_out[120], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4920 = mux(_T_4792, way_status_out[121], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4921 = mux(_T_4793, way_status_out[122], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4922 = mux(_T_4794, way_status_out[123], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4923 = mux(_T_4795, way_status_out[124], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4924 = mux(_T_4796, way_status_out[125], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4925 = mux(_T_4797, way_status_out[126], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4926 = mux(_T_4798, way_status_out[127], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4927 = or(_T_4799, _T_4800) @[Mux.scala 27:72] node _T_4928 = or(_T_4927, _T_4801) @[Mux.scala 27:72] node _T_4929 = or(_T_4928, _T_4802) @[Mux.scala 27:72] node _T_4930 = or(_T_4929, _T_4803) @[Mux.scala 27:72] @@ -9698,5985 +9714,6035 @@ circuit el2_ifu : node _T_4999 = or(_T_4998, _T_4872) @[Mux.scala 27:72] node _T_5000 = or(_T_4999, _T_4873) @[Mux.scala 27:72] node _T_5001 = or(_T_5000, _T_4874) @[Mux.scala 27:72] - wire _T_5002 : UInt<1> @[Mux.scala 27:72] - _T_5002 <= _T_5001 @[Mux.scala 27:72] - way_status <= _T_5002 @[el2_ifu_mem_ctl.scala 734:14] - node _T_5003 = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 735:61] - node _T_5004 = and(_T_5003, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 735:82] - node _T_5005 = bits(io.ic_debug_addr, 9, 3) @[el2_ifu_mem_ctl.scala 736:23] - node _T_5006 = bits(ifu_ic_rw_int_addr, 11, 5) @[el2_ifu_mem_ctl.scala 736:89] - node ifu_ic_rw_int_addr_w_debug = mux(_T_5004, _T_5005, _T_5006) @[el2_ifu_mem_ctl.scala 735:41] - reg _T_5007 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 738:14] - _T_5007 <= ifu_ic_rw_int_addr_w_debug @[el2_ifu_mem_ctl.scala 738:14] - ifu_ic_rw_int_addr_ff <= _T_5007 @[el2_ifu_mem_ctl.scala 737:27] + node _T_5002 = or(_T_5001, _T_4875) @[Mux.scala 27:72] + node _T_5003 = or(_T_5002, _T_4876) @[Mux.scala 27:72] + node _T_5004 = or(_T_5003, _T_4877) @[Mux.scala 27:72] + node _T_5005 = or(_T_5004, _T_4878) @[Mux.scala 27:72] + node _T_5006 = or(_T_5005, _T_4879) @[Mux.scala 27:72] + node _T_5007 = or(_T_5006, _T_4880) @[Mux.scala 27:72] + node _T_5008 = or(_T_5007, _T_4881) @[Mux.scala 27:72] + node _T_5009 = or(_T_5008, _T_4882) @[Mux.scala 27:72] + node _T_5010 = or(_T_5009, _T_4883) @[Mux.scala 27:72] + node _T_5011 = or(_T_5010, _T_4884) @[Mux.scala 27:72] + node _T_5012 = or(_T_5011, _T_4885) @[Mux.scala 27:72] + node _T_5013 = or(_T_5012, _T_4886) @[Mux.scala 27:72] + node _T_5014 = or(_T_5013, _T_4887) @[Mux.scala 27:72] + node _T_5015 = or(_T_5014, _T_4888) @[Mux.scala 27:72] + node _T_5016 = or(_T_5015, _T_4889) @[Mux.scala 27:72] + node _T_5017 = or(_T_5016, _T_4890) @[Mux.scala 27:72] + node _T_5018 = or(_T_5017, _T_4891) @[Mux.scala 27:72] + node _T_5019 = or(_T_5018, _T_4892) @[Mux.scala 27:72] + node _T_5020 = or(_T_5019, _T_4893) @[Mux.scala 27:72] + node _T_5021 = or(_T_5020, _T_4894) @[Mux.scala 27:72] + node _T_5022 = or(_T_5021, _T_4895) @[Mux.scala 27:72] + node _T_5023 = or(_T_5022, _T_4896) @[Mux.scala 27:72] + node _T_5024 = or(_T_5023, _T_4897) @[Mux.scala 27:72] + node _T_5025 = or(_T_5024, _T_4898) @[Mux.scala 27:72] + node _T_5026 = or(_T_5025, _T_4899) @[Mux.scala 27:72] + node _T_5027 = or(_T_5026, _T_4900) @[Mux.scala 27:72] + node _T_5028 = or(_T_5027, _T_4901) @[Mux.scala 27:72] + node _T_5029 = or(_T_5028, _T_4902) @[Mux.scala 27:72] + node _T_5030 = or(_T_5029, _T_4903) @[Mux.scala 27:72] + node _T_5031 = or(_T_5030, _T_4904) @[Mux.scala 27:72] + node _T_5032 = or(_T_5031, _T_4905) @[Mux.scala 27:72] + node _T_5033 = or(_T_5032, _T_4906) @[Mux.scala 27:72] + node _T_5034 = or(_T_5033, _T_4907) @[Mux.scala 27:72] + node _T_5035 = or(_T_5034, _T_4908) @[Mux.scala 27:72] + node _T_5036 = or(_T_5035, _T_4909) @[Mux.scala 27:72] + node _T_5037 = or(_T_5036, _T_4910) @[Mux.scala 27:72] + node _T_5038 = or(_T_5037, _T_4911) @[Mux.scala 27:72] + node _T_5039 = or(_T_5038, _T_4912) @[Mux.scala 27:72] + node _T_5040 = or(_T_5039, _T_4913) @[Mux.scala 27:72] + node _T_5041 = or(_T_5040, _T_4914) @[Mux.scala 27:72] + node _T_5042 = or(_T_5041, _T_4915) @[Mux.scala 27:72] + node _T_5043 = or(_T_5042, _T_4916) @[Mux.scala 27:72] + node _T_5044 = or(_T_5043, _T_4917) @[Mux.scala 27:72] + node _T_5045 = or(_T_5044, _T_4918) @[Mux.scala 27:72] + node _T_5046 = or(_T_5045, _T_4919) @[Mux.scala 27:72] + node _T_5047 = or(_T_5046, _T_4920) @[Mux.scala 27:72] + node _T_5048 = or(_T_5047, _T_4921) @[Mux.scala 27:72] + node _T_5049 = or(_T_5048, _T_4922) @[Mux.scala 27:72] + node _T_5050 = or(_T_5049, _T_4923) @[Mux.scala 27:72] + node _T_5051 = or(_T_5050, _T_4924) @[Mux.scala 27:72] + node _T_5052 = or(_T_5051, _T_4925) @[Mux.scala 27:72] + node _T_5053 = or(_T_5052, _T_4926) @[Mux.scala 27:72] + wire _T_5054 : UInt<1> @[Mux.scala 27:72] + _T_5054 <= _T_5053 @[Mux.scala 27:72] + way_status <= _T_5054 @[el2_ifu_mem_ctl.scala 752:14] + node _T_5055 = or(io.ic_debug_rd_en, io.ic_debug_wr_en) @[el2_ifu_mem_ctl.scala 753:61] + node _T_5056 = and(_T_5055, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 753:82] + node _T_5057 = bits(io.ic_debug_addr, 9, 3) @[el2_ifu_mem_ctl.scala 754:23] + node _T_5058 = bits(ifu_ic_rw_int_addr, 11, 5) @[el2_ifu_mem_ctl.scala 754:89] + node ifu_ic_rw_int_addr_w_debug = mux(_T_5056, _T_5057, _T_5058) @[el2_ifu_mem_ctl.scala 753:41] + reg _T_5059 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 756:14] + _T_5059 <= ifu_ic_rw_int_addr_w_debug @[el2_ifu_mem_ctl.scala 756:14] + ifu_ic_rw_int_addr_ff <= _T_5059 @[el2_ifu_mem_ctl.scala 755:27] wire ifu_tag_wren : UInt<2> ifu_tag_wren <= UInt<1>("h00") wire ic_debug_tag_wr_en : UInt<2> ic_debug_tag_wr_en <= UInt<1>("h00") - node ifu_tag_wren_w_debug = or(ifu_tag_wren, ic_debug_tag_wr_en) @[el2_ifu_mem_ctl.scala 742:45] - reg ifu_tag_wren_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 744:14] - ifu_tag_wren_ff <= ifu_tag_wren_w_debug @[el2_ifu_mem_ctl.scala 744:14] - node _T_5008 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 746:50] - node _T_5009 = bits(io.ic_debug_wr_data, 0, 0) @[el2_ifu_mem_ctl.scala 746:94] - node ic_valid_w_debug = mux(_T_5008, _T_5009, ic_valid) @[el2_ifu_mem_ctl.scala 746:31] - reg ic_valid_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 748:14] - ic_valid_ff <= ic_valid_w_debug @[el2_ifu_mem_ctl.scala 748:14] - node _T_5010 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5011 = eq(_T_5010, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5012 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5013 = and(_T_5011, _T_5012) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5014 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5015 = eq(_T_5014, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5016 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5017 = and(_T_5015, _T_5016) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5018 = or(_T_5013, _T_5017) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5019 = or(_T_5018, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node _T_5020 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5021 = eq(_T_5020, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5022 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5023 = and(_T_5021, _T_5022) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5024 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5025 = eq(_T_5024, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5026 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5027 = and(_T_5025, _T_5026) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5028 = or(_T_5023, _T_5027) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5029 = or(_T_5028, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node tag_valid_clken_0 = cat(_T_5029, _T_5019) @[Cat.scala 29:58] - node _T_5030 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5031 = eq(_T_5030, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5032 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5033 = and(_T_5031, _T_5032) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5034 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5035 = eq(_T_5034, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5036 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5037 = and(_T_5035, _T_5036) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5038 = or(_T_5033, _T_5037) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5039 = or(_T_5038, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node _T_5040 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5041 = eq(_T_5040, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5042 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5043 = and(_T_5041, _T_5042) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5044 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5045 = eq(_T_5044, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5046 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5047 = and(_T_5045, _T_5046) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5048 = or(_T_5043, _T_5047) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5049 = or(_T_5048, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node tag_valid_clken_1 = cat(_T_5049, _T_5039) @[Cat.scala 29:58] - node _T_5050 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5051 = eq(_T_5050, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5052 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5053 = and(_T_5051, _T_5052) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5054 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5055 = eq(_T_5054, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5056 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5057 = and(_T_5055, _T_5056) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5058 = or(_T_5053, _T_5057) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5059 = or(_T_5058, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node _T_5060 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5061 = eq(_T_5060, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5062 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5063 = and(_T_5061, _T_5062) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5064 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5065 = eq(_T_5064, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5066 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5067 = and(_T_5065, _T_5066) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5068 = or(_T_5063, _T_5067) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5069 = or(_T_5068, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node tag_valid_clken_2 = cat(_T_5069, _T_5059) @[Cat.scala 29:58] - node _T_5070 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5071 = eq(_T_5070, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5072 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5073 = and(_T_5071, _T_5072) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5074 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5075 = eq(_T_5074, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5076 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5077 = and(_T_5075, _T_5076) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5078 = or(_T_5073, _T_5077) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5079 = or(_T_5078, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node _T_5080 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 752:35] - node _T_5081 = eq(_T_5080, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 752:78] - node _T_5082 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 752:104] - node _T_5083 = and(_T_5081, _T_5082) @[el2_ifu_mem_ctl.scala 752:87] - node _T_5084 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 753:27] - node _T_5085 = eq(_T_5084, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 753:70] - node _T_5086 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 753:97] - node _T_5087 = and(_T_5085, _T_5086) @[el2_ifu_mem_ctl.scala 753:79] - node _T_5088 = or(_T_5083, _T_5087) @[el2_ifu_mem_ctl.scala 752:109] - node _T_5089 = or(_T_5088, reset_all_tags) @[el2_ifu_mem_ctl.scala 753:102] - node tag_valid_clken_3 = cat(_T_5089, _T_5079) @[Cat.scala 29:58] - node _T_5090 = bits(tag_valid_clken_0, 0, 0) @[el2_ifu_mem_ctl.scala 755:135] + node ifu_tag_wren_w_debug = or(ifu_tag_wren, ic_debug_tag_wr_en) @[el2_ifu_mem_ctl.scala 760:45] + reg ifu_tag_wren_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 762:14] + ifu_tag_wren_ff <= ifu_tag_wren_w_debug @[el2_ifu_mem_ctl.scala 762:14] + node _T_5060 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 764:50] + node _T_5061 = bits(io.ic_debug_wr_data, 0, 0) @[el2_ifu_mem_ctl.scala 764:94] + node ic_valid_w_debug = mux(_T_5060, _T_5061, ic_valid) @[el2_ifu_mem_ctl.scala 764:31] + reg ic_valid_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 766:14] + ic_valid_ff <= ic_valid_w_debug @[el2_ifu_mem_ctl.scala 766:14] + node _T_5062 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5063 = eq(_T_5062, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5064 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5065 = and(_T_5063, _T_5064) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5066 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5067 = eq(_T_5066, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5068 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5069 = and(_T_5067, _T_5068) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5070 = or(_T_5065, _T_5069) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5071 = or(_T_5070, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node _T_5072 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5073 = eq(_T_5072, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5074 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5075 = and(_T_5073, _T_5074) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5076 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5077 = eq(_T_5076, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5078 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5079 = and(_T_5077, _T_5078) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5080 = or(_T_5075, _T_5079) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5081 = or(_T_5080, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node tag_valid_clken_0 = cat(_T_5081, _T_5071) @[Cat.scala 29:58] + node _T_5082 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5083 = eq(_T_5082, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5084 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5085 = and(_T_5083, _T_5084) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5086 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5087 = eq(_T_5086, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5088 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5089 = and(_T_5087, _T_5088) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5090 = or(_T_5085, _T_5089) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5091 = or(_T_5090, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node _T_5092 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5093 = eq(_T_5092, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5094 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5095 = and(_T_5093, _T_5094) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5096 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5097 = eq(_T_5096, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5098 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5099 = and(_T_5097, _T_5098) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5100 = or(_T_5095, _T_5099) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5101 = or(_T_5100, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node tag_valid_clken_1 = cat(_T_5101, _T_5091) @[Cat.scala 29:58] + node _T_5102 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5103 = eq(_T_5102, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5104 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5105 = and(_T_5103, _T_5104) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5106 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5107 = eq(_T_5106, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5108 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5109 = and(_T_5107, _T_5108) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5110 = or(_T_5105, _T_5109) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5111 = or(_T_5110, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node _T_5112 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5113 = eq(_T_5112, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5114 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5115 = and(_T_5113, _T_5114) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5116 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5117 = eq(_T_5116, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5118 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5119 = and(_T_5117, _T_5118) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5120 = or(_T_5115, _T_5119) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5121 = or(_T_5120, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node tag_valid_clken_2 = cat(_T_5121, _T_5111) @[Cat.scala 29:58] + node _T_5122 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5123 = eq(_T_5122, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5124 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5125 = and(_T_5123, _T_5124) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5126 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5127 = eq(_T_5126, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5128 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5129 = and(_T_5127, _T_5128) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5130 = or(_T_5125, _T_5129) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5131 = or(_T_5130, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node _T_5132 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[el2_ifu_mem_ctl.scala 770:35] + node _T_5133 = eq(_T_5132, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 770:78] + node _T_5134 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 770:104] + node _T_5135 = and(_T_5133, _T_5134) @[el2_ifu_mem_ctl.scala 770:87] + node _T_5136 = bits(perr_ic_index_ff, 6, 5) @[el2_ifu_mem_ctl.scala 771:27] + node _T_5137 = eq(_T_5136, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 771:70] + node _T_5138 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 771:97] + node _T_5139 = and(_T_5137, _T_5138) @[el2_ifu_mem_ctl.scala 771:79] + node _T_5140 = or(_T_5135, _T_5139) @[el2_ifu_mem_ctl.scala 770:109] + node _T_5141 = or(_T_5140, reset_all_tags) @[el2_ifu_mem_ctl.scala 771:102] + node tag_valid_clken_3 = cat(_T_5141, _T_5131) @[Cat.scala 29:58] + node _T_5142 = bits(tag_valid_clken_0, 0, 0) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_86 of rvclkhdr_86 @[el2_lib.scala 483:22] rvclkhdr_86.clock <= clock rvclkhdr_86.reset <= reset rvclkhdr_86.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_86.io.en <= _T_5090 @[el2_lib.scala 485:16] + rvclkhdr_86.io.en <= _T_5142 @[el2_lib.scala 485:16] rvclkhdr_86.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5091 = bits(tag_valid_clken_0, 1, 1) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5143 = bits(tag_valid_clken_0, 1, 1) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_87 of rvclkhdr_87 @[el2_lib.scala 483:22] rvclkhdr_87.clock <= clock rvclkhdr_87.reset <= reset rvclkhdr_87.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_87.io.en <= _T_5091 @[el2_lib.scala 485:16] + rvclkhdr_87.io.en <= _T_5143 @[el2_lib.scala 485:16] rvclkhdr_87.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5092 = bits(tag_valid_clken_1, 0, 0) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5144 = bits(tag_valid_clken_1, 0, 0) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_88 of rvclkhdr_88 @[el2_lib.scala 483:22] rvclkhdr_88.clock <= clock rvclkhdr_88.reset <= reset rvclkhdr_88.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_88.io.en <= _T_5092 @[el2_lib.scala 485:16] + rvclkhdr_88.io.en <= _T_5144 @[el2_lib.scala 485:16] rvclkhdr_88.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5093 = bits(tag_valid_clken_1, 1, 1) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5145 = bits(tag_valid_clken_1, 1, 1) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_89 of rvclkhdr_89 @[el2_lib.scala 483:22] rvclkhdr_89.clock <= clock rvclkhdr_89.reset <= reset rvclkhdr_89.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_89.io.en <= _T_5093 @[el2_lib.scala 485:16] + rvclkhdr_89.io.en <= _T_5145 @[el2_lib.scala 485:16] rvclkhdr_89.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5094 = bits(tag_valid_clken_2, 0, 0) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5146 = bits(tag_valid_clken_2, 0, 0) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_90 of rvclkhdr_90 @[el2_lib.scala 483:22] rvclkhdr_90.clock <= clock rvclkhdr_90.reset <= reset rvclkhdr_90.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_90.io.en <= _T_5094 @[el2_lib.scala 485:16] + rvclkhdr_90.io.en <= _T_5146 @[el2_lib.scala 485:16] rvclkhdr_90.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5095 = bits(tag_valid_clken_2, 1, 1) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5147 = bits(tag_valid_clken_2, 1, 1) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_91 of rvclkhdr_91 @[el2_lib.scala 483:22] rvclkhdr_91.clock <= clock rvclkhdr_91.reset <= reset rvclkhdr_91.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_91.io.en <= _T_5095 @[el2_lib.scala 485:16] + rvclkhdr_91.io.en <= _T_5147 @[el2_lib.scala 485:16] rvclkhdr_91.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5096 = bits(tag_valid_clken_3, 0, 0) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5148 = bits(tag_valid_clken_3, 0, 0) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_92 of rvclkhdr_92 @[el2_lib.scala 483:22] rvclkhdr_92.clock <= clock rvclkhdr_92.reset <= reset rvclkhdr_92.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_92.io.en <= _T_5096 @[el2_lib.scala 485:16] + rvclkhdr_92.io.en <= _T_5148 @[el2_lib.scala 485:16] rvclkhdr_92.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_5097 = bits(tag_valid_clken_3, 1, 1) @[el2_ifu_mem_ctl.scala 755:135] + node _T_5149 = bits(tag_valid_clken_3, 1, 1) @[el2_ifu_mem_ctl.scala 773:135] inst rvclkhdr_93 of rvclkhdr_93 @[el2_lib.scala 483:22] rvclkhdr_93.clock <= clock rvclkhdr_93.reset <= reset rvclkhdr_93.io.clk <= clock @[el2_lib.scala 484:17] - rvclkhdr_93.io.en <= _T_5097 @[el2_lib.scala 485:16] + rvclkhdr_93.io.en <= _T_5149 @[el2_lib.scala 485:16] rvclkhdr_93.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - wire ic_tag_valid_out : UInt<1>[128][2] @[el2_ifu_mem_ctl.scala 756:32] - node _T_5098 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5099 = eq(_T_5098, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5100 = and(ic_valid_ff, _T_5099) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5101 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5102 = and(_T_5100, _T_5101) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5103 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5104 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5105 = and(_T_5103, _T_5104) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5106 = eq(perr_ic_index_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5107 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5108 = and(_T_5106, _T_5107) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5109 = or(_T_5105, _T_5108) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5110 = or(_T_5109, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5111 = bits(_T_5110, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5112 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5111 : @[Reg.scala 28:19] - _T_5112 <= _T_5102 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][0] <= _T_5112 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5113 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5114 = eq(_T_5113, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5115 = and(ic_valid_ff, _T_5114) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5116 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5117 = and(_T_5115, _T_5116) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5118 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5119 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5120 = and(_T_5118, _T_5119) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5121 = eq(perr_ic_index_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5122 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5123 = and(_T_5121, _T_5122) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5124 = or(_T_5120, _T_5123) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5125 = or(_T_5124, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5126 = bits(_T_5125, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5127 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5126 : @[Reg.scala 28:19] - _T_5127 <= _T_5117 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][1] <= _T_5127 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5128 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5129 = eq(_T_5128, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5130 = and(ic_valid_ff, _T_5129) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5131 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5132 = and(_T_5130, _T_5131) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5133 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5134 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5135 = and(_T_5133, _T_5134) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5136 = eq(perr_ic_index_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5137 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5138 = and(_T_5136, _T_5137) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5139 = or(_T_5135, _T_5138) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5140 = or(_T_5139, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5141 = bits(_T_5140, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5142 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5141 : @[Reg.scala 28:19] - _T_5142 <= _T_5132 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][2] <= _T_5142 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5143 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5144 = eq(_T_5143, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5145 = and(ic_valid_ff, _T_5144) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5146 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5147 = and(_T_5145, _T_5146) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5148 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5149 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5150 = and(_T_5148, _T_5149) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5151 = eq(perr_ic_index_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5152 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5153 = and(_T_5151, _T_5152) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5154 = or(_T_5150, _T_5153) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5155 = or(_T_5154, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5156 = bits(_T_5155, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5157 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5156 : @[Reg.scala 28:19] - _T_5157 <= _T_5147 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][3] <= _T_5157 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5158 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5159 = eq(_T_5158, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5160 = and(ic_valid_ff, _T_5159) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5161 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5162 = and(_T_5160, _T_5161) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5163 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5164 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5165 = and(_T_5163, _T_5164) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5166 = eq(perr_ic_index_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5167 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5168 = and(_T_5166, _T_5167) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5169 = or(_T_5165, _T_5168) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5170 = or(_T_5169, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5171 = bits(_T_5170, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5172 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5171 : @[Reg.scala 28:19] - _T_5172 <= _T_5162 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][4] <= _T_5172 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5173 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5174 = eq(_T_5173, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5175 = and(ic_valid_ff, _T_5174) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5176 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5177 = and(_T_5175, _T_5176) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5178 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5179 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5180 = and(_T_5178, _T_5179) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5181 = eq(perr_ic_index_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5182 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5183 = and(_T_5181, _T_5182) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5184 = or(_T_5180, _T_5183) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5185 = or(_T_5184, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5186 = bits(_T_5185, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5187 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5186 : @[Reg.scala 28:19] - _T_5187 <= _T_5177 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][5] <= _T_5187 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5188 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5189 = eq(_T_5188, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5190 = and(ic_valid_ff, _T_5189) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5191 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5192 = and(_T_5190, _T_5191) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5193 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5194 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5195 = and(_T_5193, _T_5194) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5196 = eq(perr_ic_index_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5197 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5198 = and(_T_5196, _T_5197) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5199 = or(_T_5195, _T_5198) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5200 = or(_T_5199, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5201 = bits(_T_5200, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5202 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5201 : @[Reg.scala 28:19] - _T_5202 <= _T_5192 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][6] <= _T_5202 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5203 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5204 = eq(_T_5203, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5205 = and(ic_valid_ff, _T_5204) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5206 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5207 = and(_T_5205, _T_5206) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5208 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5209 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5210 = and(_T_5208, _T_5209) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5211 = eq(perr_ic_index_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5212 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5213 = and(_T_5211, _T_5212) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5214 = or(_T_5210, _T_5213) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5215 = or(_T_5214, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5216 = bits(_T_5215, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5217 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5216 : @[Reg.scala 28:19] - _T_5217 <= _T_5207 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][7] <= _T_5217 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5218 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5219 = eq(_T_5218, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5220 = and(ic_valid_ff, _T_5219) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5221 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5222 = and(_T_5220, _T_5221) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5223 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5224 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5225 = and(_T_5223, _T_5224) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5226 = eq(perr_ic_index_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5227 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5228 = and(_T_5226, _T_5227) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5229 = or(_T_5225, _T_5228) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5230 = or(_T_5229, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5231 = bits(_T_5230, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5232 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5231 : @[Reg.scala 28:19] - _T_5232 <= _T_5222 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][8] <= _T_5232 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5233 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5234 = eq(_T_5233, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5235 = and(ic_valid_ff, _T_5234) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5236 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5237 = and(_T_5235, _T_5236) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5238 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5239 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5240 = and(_T_5238, _T_5239) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5241 = eq(perr_ic_index_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5242 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5243 = and(_T_5241, _T_5242) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5244 = or(_T_5240, _T_5243) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5245 = or(_T_5244, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5246 = bits(_T_5245, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5247 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5246 : @[Reg.scala 28:19] - _T_5247 <= _T_5237 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][9] <= _T_5247 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5248 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5249 = eq(_T_5248, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5250 = and(ic_valid_ff, _T_5249) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5251 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5252 = and(_T_5250, _T_5251) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5253 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5254 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5255 = and(_T_5253, _T_5254) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5256 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5257 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5258 = and(_T_5256, _T_5257) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5259 = or(_T_5255, _T_5258) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5260 = or(_T_5259, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5261 = bits(_T_5260, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5262 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5261 : @[Reg.scala 28:19] - _T_5262 <= _T_5252 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][10] <= _T_5262 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5263 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5264 = eq(_T_5263, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5265 = and(ic_valid_ff, _T_5264) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5266 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5267 = and(_T_5265, _T_5266) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5268 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5269 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5270 = and(_T_5268, _T_5269) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5271 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5272 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5273 = and(_T_5271, _T_5272) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5274 = or(_T_5270, _T_5273) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5275 = or(_T_5274, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5276 = bits(_T_5275, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5277 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5276 : @[Reg.scala 28:19] - _T_5277 <= _T_5267 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][11] <= _T_5277 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5278 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5279 = eq(_T_5278, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5280 = and(ic_valid_ff, _T_5279) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5281 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5282 = and(_T_5280, _T_5281) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5283 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5284 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5285 = and(_T_5283, _T_5284) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5286 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5287 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5288 = and(_T_5286, _T_5287) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5289 = or(_T_5285, _T_5288) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5290 = or(_T_5289, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5291 = bits(_T_5290, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5292 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5291 : @[Reg.scala 28:19] - _T_5292 <= _T_5282 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][12] <= _T_5292 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5293 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5294 = eq(_T_5293, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5295 = and(ic_valid_ff, _T_5294) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5296 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5297 = and(_T_5295, _T_5296) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5298 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5299 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5300 = and(_T_5298, _T_5299) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5301 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5302 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5303 = and(_T_5301, _T_5302) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5304 = or(_T_5300, _T_5303) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5305 = or(_T_5304, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5306 = bits(_T_5305, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5307 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5306 : @[Reg.scala 28:19] - _T_5307 <= _T_5297 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][13] <= _T_5307 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5308 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5309 = eq(_T_5308, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5310 = and(ic_valid_ff, _T_5309) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5311 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5312 = and(_T_5310, _T_5311) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5313 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5314 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5315 = and(_T_5313, _T_5314) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5316 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5317 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5318 = and(_T_5316, _T_5317) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5319 = or(_T_5315, _T_5318) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5320 = or(_T_5319, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5321 = bits(_T_5320, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5322 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5321 : @[Reg.scala 28:19] - _T_5322 <= _T_5312 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][14] <= _T_5322 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5323 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5324 = eq(_T_5323, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5325 = and(ic_valid_ff, _T_5324) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5326 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5327 = and(_T_5325, _T_5326) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5328 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5329 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5330 = and(_T_5328, _T_5329) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5331 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5332 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5333 = and(_T_5331, _T_5332) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5334 = or(_T_5330, _T_5333) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5335 = or(_T_5334, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5336 = bits(_T_5335, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5337 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5336 : @[Reg.scala 28:19] - _T_5337 <= _T_5327 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][15] <= _T_5337 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5338 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5339 = eq(_T_5338, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5340 = and(ic_valid_ff, _T_5339) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5341 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5342 = and(_T_5340, _T_5341) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5343 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5344 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5345 = and(_T_5343, _T_5344) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5346 = eq(perr_ic_index_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5347 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5348 = and(_T_5346, _T_5347) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5349 = or(_T_5345, _T_5348) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5350 = or(_T_5349, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5351 = bits(_T_5350, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5352 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5351 : @[Reg.scala 28:19] - _T_5352 <= _T_5342 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][16] <= _T_5352 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5353 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5354 = eq(_T_5353, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5355 = and(ic_valid_ff, _T_5354) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5356 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5357 = and(_T_5355, _T_5356) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5358 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5359 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5360 = and(_T_5358, _T_5359) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5361 = eq(perr_ic_index_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5362 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5363 = and(_T_5361, _T_5362) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5364 = or(_T_5360, _T_5363) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5365 = or(_T_5364, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5366 = bits(_T_5365, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5367 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5366 : @[Reg.scala 28:19] - _T_5367 <= _T_5357 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][17] <= _T_5367 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5368 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5369 = eq(_T_5368, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5370 = and(ic_valid_ff, _T_5369) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5371 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5372 = and(_T_5370, _T_5371) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5373 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5374 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5375 = and(_T_5373, _T_5374) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5376 = eq(perr_ic_index_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5377 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5378 = and(_T_5376, _T_5377) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5379 = or(_T_5375, _T_5378) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5380 = or(_T_5379, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5381 = bits(_T_5380, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5382 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5381 : @[Reg.scala 28:19] - _T_5382 <= _T_5372 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][18] <= _T_5382 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5383 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5384 = eq(_T_5383, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5385 = and(ic_valid_ff, _T_5384) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5386 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5387 = and(_T_5385, _T_5386) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5388 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5389 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5390 = and(_T_5388, _T_5389) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5391 = eq(perr_ic_index_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5392 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5393 = and(_T_5391, _T_5392) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5394 = or(_T_5390, _T_5393) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5395 = or(_T_5394, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5396 = bits(_T_5395, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5397 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5396 : @[Reg.scala 28:19] - _T_5397 <= _T_5387 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][19] <= _T_5397 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5398 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5399 = eq(_T_5398, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5400 = and(ic_valid_ff, _T_5399) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5401 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5402 = and(_T_5400, _T_5401) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5403 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5404 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5405 = and(_T_5403, _T_5404) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5406 = eq(perr_ic_index_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5407 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5408 = and(_T_5406, _T_5407) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5409 = or(_T_5405, _T_5408) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5410 = or(_T_5409, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5411 = bits(_T_5410, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5412 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5411 : @[Reg.scala 28:19] - _T_5412 <= _T_5402 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][20] <= _T_5412 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5413 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5414 = eq(_T_5413, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5415 = and(ic_valid_ff, _T_5414) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5416 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5417 = and(_T_5415, _T_5416) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5418 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5419 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5420 = and(_T_5418, _T_5419) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5421 = eq(perr_ic_index_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5422 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5423 = and(_T_5421, _T_5422) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5424 = or(_T_5420, _T_5423) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5425 = or(_T_5424, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5426 = bits(_T_5425, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5427 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5426 : @[Reg.scala 28:19] - _T_5427 <= _T_5417 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][21] <= _T_5427 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5428 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5429 = eq(_T_5428, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5430 = and(ic_valid_ff, _T_5429) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5431 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5432 = and(_T_5430, _T_5431) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5433 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5434 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5435 = and(_T_5433, _T_5434) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5436 = eq(perr_ic_index_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5437 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5438 = and(_T_5436, _T_5437) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5439 = or(_T_5435, _T_5438) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5440 = or(_T_5439, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5441 = bits(_T_5440, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5442 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5441 : @[Reg.scala 28:19] - _T_5442 <= _T_5432 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][22] <= _T_5442 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5443 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5444 = eq(_T_5443, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5445 = and(ic_valid_ff, _T_5444) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5446 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5447 = and(_T_5445, _T_5446) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5448 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5449 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5450 = and(_T_5448, _T_5449) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5451 = eq(perr_ic_index_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5452 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5453 = and(_T_5451, _T_5452) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5454 = or(_T_5450, _T_5453) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5455 = or(_T_5454, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5456 = bits(_T_5455, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5457 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5456 : @[Reg.scala 28:19] - _T_5457 <= _T_5447 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][23] <= _T_5457 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5458 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5459 = eq(_T_5458, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5460 = and(ic_valid_ff, _T_5459) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5461 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5462 = and(_T_5460, _T_5461) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5463 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5464 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5465 = and(_T_5463, _T_5464) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5466 = eq(perr_ic_index_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5467 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5468 = and(_T_5466, _T_5467) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5469 = or(_T_5465, _T_5468) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5470 = or(_T_5469, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5471 = bits(_T_5470, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5472 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5471 : @[Reg.scala 28:19] - _T_5472 <= _T_5462 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][24] <= _T_5472 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5473 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5474 = eq(_T_5473, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5475 = and(ic_valid_ff, _T_5474) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5476 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5477 = and(_T_5475, _T_5476) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5478 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5479 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5480 = and(_T_5478, _T_5479) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5481 = eq(perr_ic_index_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5482 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5483 = and(_T_5481, _T_5482) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5484 = or(_T_5480, _T_5483) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5485 = or(_T_5484, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5486 = bits(_T_5485, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5487 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5486 : @[Reg.scala 28:19] - _T_5487 <= _T_5477 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][25] <= _T_5487 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5488 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5489 = eq(_T_5488, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5490 = and(ic_valid_ff, _T_5489) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5491 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5492 = and(_T_5490, _T_5491) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5493 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5494 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5495 = and(_T_5493, _T_5494) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5496 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5497 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5498 = and(_T_5496, _T_5497) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5499 = or(_T_5495, _T_5498) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5500 = or(_T_5499, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5501 = bits(_T_5500, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5502 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5501 : @[Reg.scala 28:19] - _T_5502 <= _T_5492 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][26] <= _T_5502 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5503 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5504 = eq(_T_5503, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5505 = and(ic_valid_ff, _T_5504) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5506 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5507 = and(_T_5505, _T_5506) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5508 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5509 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5510 = and(_T_5508, _T_5509) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5511 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5512 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5513 = and(_T_5511, _T_5512) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5514 = or(_T_5510, _T_5513) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5515 = or(_T_5514, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5516 = bits(_T_5515, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5517 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5516 : @[Reg.scala 28:19] - _T_5517 <= _T_5507 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][27] <= _T_5517 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5518 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5519 = eq(_T_5518, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5520 = and(ic_valid_ff, _T_5519) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5521 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5522 = and(_T_5520, _T_5521) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5523 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5524 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5525 = and(_T_5523, _T_5524) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5526 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5527 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5528 = and(_T_5526, _T_5527) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5529 = or(_T_5525, _T_5528) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5530 = or(_T_5529, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5531 = bits(_T_5530, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5532 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5531 : @[Reg.scala 28:19] - _T_5532 <= _T_5522 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][28] <= _T_5532 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5533 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5534 = eq(_T_5533, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5535 = and(ic_valid_ff, _T_5534) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5536 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5537 = and(_T_5535, _T_5536) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5538 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5539 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5540 = and(_T_5538, _T_5539) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5541 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5542 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5543 = and(_T_5541, _T_5542) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5544 = or(_T_5540, _T_5543) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5545 = or(_T_5544, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5546 = bits(_T_5545, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5547 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5546 : @[Reg.scala 28:19] - _T_5547 <= _T_5537 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][29] <= _T_5547 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5548 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5549 = eq(_T_5548, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5550 = and(ic_valid_ff, _T_5549) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5551 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5552 = and(_T_5550, _T_5551) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5553 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5554 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5555 = and(_T_5553, _T_5554) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5556 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5557 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5558 = and(_T_5556, _T_5557) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5559 = or(_T_5555, _T_5558) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5560 = or(_T_5559, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5561 = bits(_T_5560, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5562 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5561 : @[Reg.scala 28:19] - _T_5562 <= _T_5552 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][30] <= _T_5562 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5563 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5564 = eq(_T_5563, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5565 = and(ic_valid_ff, _T_5564) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5566 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5567 = and(_T_5565, _T_5566) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5568 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5569 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5570 = and(_T_5568, _T_5569) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5571 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5572 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5573 = and(_T_5571, _T_5572) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5574 = or(_T_5570, _T_5573) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5575 = or(_T_5574, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5576 = bits(_T_5575, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5577 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5576 : @[Reg.scala 28:19] - _T_5577 <= _T_5567 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][31] <= _T_5577 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5578 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5579 = eq(_T_5578, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5580 = and(ic_valid_ff, _T_5579) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5581 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5582 = and(_T_5580, _T_5581) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5583 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5584 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5585 = and(_T_5583, _T_5584) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5586 = eq(perr_ic_index_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5587 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5588 = and(_T_5586, _T_5587) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5589 = or(_T_5585, _T_5588) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5590 = or(_T_5589, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5591 = bits(_T_5590, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5592 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5591 : @[Reg.scala 28:19] - _T_5592 <= _T_5582 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][0] <= _T_5592 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5593 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5594 = eq(_T_5593, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5595 = and(ic_valid_ff, _T_5594) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5596 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5597 = and(_T_5595, _T_5596) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5598 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5599 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5600 = and(_T_5598, _T_5599) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5601 = eq(perr_ic_index_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5602 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5603 = and(_T_5601, _T_5602) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5604 = or(_T_5600, _T_5603) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5605 = or(_T_5604, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5606 = bits(_T_5605, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5607 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5606 : @[Reg.scala 28:19] - _T_5607 <= _T_5597 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][1] <= _T_5607 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5608 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5609 = eq(_T_5608, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5610 = and(ic_valid_ff, _T_5609) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5611 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5612 = and(_T_5610, _T_5611) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5613 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5614 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5615 = and(_T_5613, _T_5614) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5616 = eq(perr_ic_index_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5617 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5618 = and(_T_5616, _T_5617) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5619 = or(_T_5615, _T_5618) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5620 = or(_T_5619, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5621 = bits(_T_5620, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5622 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5621 : @[Reg.scala 28:19] - _T_5622 <= _T_5612 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][2] <= _T_5622 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5623 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5624 = eq(_T_5623, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5625 = and(ic_valid_ff, _T_5624) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5626 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5627 = and(_T_5625, _T_5626) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5628 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5629 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5630 = and(_T_5628, _T_5629) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5631 = eq(perr_ic_index_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5632 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5633 = and(_T_5631, _T_5632) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5634 = or(_T_5630, _T_5633) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5635 = or(_T_5634, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5636 = bits(_T_5635, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5637 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5636 : @[Reg.scala 28:19] - _T_5637 <= _T_5627 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][3] <= _T_5637 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5638 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5639 = eq(_T_5638, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5640 = and(ic_valid_ff, _T_5639) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5641 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5642 = and(_T_5640, _T_5641) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5643 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5644 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5645 = and(_T_5643, _T_5644) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5646 = eq(perr_ic_index_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5647 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5648 = and(_T_5646, _T_5647) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5649 = or(_T_5645, _T_5648) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5650 = or(_T_5649, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5651 = bits(_T_5650, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5652 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5651 : @[Reg.scala 28:19] - _T_5652 <= _T_5642 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][4] <= _T_5652 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5653 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5654 = eq(_T_5653, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5655 = and(ic_valid_ff, _T_5654) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5656 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5657 = and(_T_5655, _T_5656) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5658 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5659 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5660 = and(_T_5658, _T_5659) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5661 = eq(perr_ic_index_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5662 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5663 = and(_T_5661, _T_5662) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5664 = or(_T_5660, _T_5663) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5665 = or(_T_5664, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5666 = bits(_T_5665, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5667 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5666 : @[Reg.scala 28:19] - _T_5667 <= _T_5657 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][5] <= _T_5667 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5668 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5669 = eq(_T_5668, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5670 = and(ic_valid_ff, _T_5669) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5671 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5672 = and(_T_5670, _T_5671) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5673 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5674 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5675 = and(_T_5673, _T_5674) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5676 = eq(perr_ic_index_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5677 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5678 = and(_T_5676, _T_5677) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5679 = or(_T_5675, _T_5678) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5680 = or(_T_5679, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5681 = bits(_T_5680, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5682 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5681 : @[Reg.scala 28:19] - _T_5682 <= _T_5672 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][6] <= _T_5682 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5683 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5684 = eq(_T_5683, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5685 = and(ic_valid_ff, _T_5684) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5686 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5687 = and(_T_5685, _T_5686) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5688 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5689 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5690 = and(_T_5688, _T_5689) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5691 = eq(perr_ic_index_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5692 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5693 = and(_T_5691, _T_5692) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5694 = or(_T_5690, _T_5693) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5695 = or(_T_5694, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5696 = bits(_T_5695, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5697 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5696 : @[Reg.scala 28:19] - _T_5697 <= _T_5687 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][7] <= _T_5697 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5698 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5699 = eq(_T_5698, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5700 = and(ic_valid_ff, _T_5699) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5701 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5702 = and(_T_5700, _T_5701) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5703 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5704 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5705 = and(_T_5703, _T_5704) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5706 = eq(perr_ic_index_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5707 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5708 = and(_T_5706, _T_5707) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5709 = or(_T_5705, _T_5708) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5710 = or(_T_5709, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5711 = bits(_T_5710, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5712 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5711 : @[Reg.scala 28:19] - _T_5712 <= _T_5702 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][8] <= _T_5712 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5713 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5714 = eq(_T_5713, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5715 = and(ic_valid_ff, _T_5714) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5716 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5717 = and(_T_5715, _T_5716) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5718 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5719 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5720 = and(_T_5718, _T_5719) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5721 = eq(perr_ic_index_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5722 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5723 = and(_T_5721, _T_5722) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5724 = or(_T_5720, _T_5723) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5725 = or(_T_5724, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5726 = bits(_T_5725, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5727 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5726 : @[Reg.scala 28:19] - _T_5727 <= _T_5717 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][9] <= _T_5727 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5728 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5729 = eq(_T_5728, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5730 = and(ic_valid_ff, _T_5729) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5731 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5732 = and(_T_5730, _T_5731) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5733 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5734 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5735 = and(_T_5733, _T_5734) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5736 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5737 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5738 = and(_T_5736, _T_5737) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5739 = or(_T_5735, _T_5738) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5740 = or(_T_5739, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5741 = bits(_T_5740, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5742 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5741 : @[Reg.scala 28:19] - _T_5742 <= _T_5732 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][10] <= _T_5742 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5743 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5744 = eq(_T_5743, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5745 = and(ic_valid_ff, _T_5744) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5746 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5747 = and(_T_5745, _T_5746) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5748 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5749 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5750 = and(_T_5748, _T_5749) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5751 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5752 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5753 = and(_T_5751, _T_5752) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5754 = or(_T_5750, _T_5753) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5755 = or(_T_5754, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5756 = bits(_T_5755, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5757 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5756 : @[Reg.scala 28:19] - _T_5757 <= _T_5747 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][11] <= _T_5757 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5758 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5759 = eq(_T_5758, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5760 = and(ic_valid_ff, _T_5759) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5761 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5762 = and(_T_5760, _T_5761) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5763 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5764 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5765 = and(_T_5763, _T_5764) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5766 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5767 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5768 = and(_T_5766, _T_5767) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5769 = or(_T_5765, _T_5768) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5770 = or(_T_5769, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5771 = bits(_T_5770, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5772 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5771 : @[Reg.scala 28:19] - _T_5772 <= _T_5762 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][12] <= _T_5772 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5773 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5774 = eq(_T_5773, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5775 = and(ic_valid_ff, _T_5774) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5776 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5777 = and(_T_5775, _T_5776) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5778 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5779 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5780 = and(_T_5778, _T_5779) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5781 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5782 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5783 = and(_T_5781, _T_5782) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5784 = or(_T_5780, _T_5783) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5785 = or(_T_5784, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5786 = bits(_T_5785, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5787 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5786 : @[Reg.scala 28:19] - _T_5787 <= _T_5777 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][13] <= _T_5787 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5788 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5789 = eq(_T_5788, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5790 = and(ic_valid_ff, _T_5789) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5791 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5792 = and(_T_5790, _T_5791) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5793 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5794 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5795 = and(_T_5793, _T_5794) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5796 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5797 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5798 = and(_T_5796, _T_5797) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5799 = or(_T_5795, _T_5798) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5800 = or(_T_5799, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5801 = bits(_T_5800, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5802 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5801 : @[Reg.scala 28:19] - _T_5802 <= _T_5792 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][14] <= _T_5802 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5803 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5804 = eq(_T_5803, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5805 = and(ic_valid_ff, _T_5804) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5806 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5807 = and(_T_5805, _T_5806) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5808 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5809 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5810 = and(_T_5808, _T_5809) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5811 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5812 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5813 = and(_T_5811, _T_5812) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5814 = or(_T_5810, _T_5813) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5815 = or(_T_5814, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5816 = bits(_T_5815, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5817 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5816 : @[Reg.scala 28:19] - _T_5817 <= _T_5807 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][15] <= _T_5817 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5818 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5819 = eq(_T_5818, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5820 = and(ic_valid_ff, _T_5819) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5821 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5822 = and(_T_5820, _T_5821) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5823 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5824 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5825 = and(_T_5823, _T_5824) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5826 = eq(perr_ic_index_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5827 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5828 = and(_T_5826, _T_5827) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5829 = or(_T_5825, _T_5828) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5830 = or(_T_5829, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5831 = bits(_T_5830, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5832 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5831 : @[Reg.scala 28:19] - _T_5832 <= _T_5822 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][16] <= _T_5832 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5833 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5834 = eq(_T_5833, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5835 = and(ic_valid_ff, _T_5834) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5836 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5837 = and(_T_5835, _T_5836) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5838 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5839 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5840 = and(_T_5838, _T_5839) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5841 = eq(perr_ic_index_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5842 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5843 = and(_T_5841, _T_5842) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5844 = or(_T_5840, _T_5843) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5845 = or(_T_5844, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5846 = bits(_T_5845, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5847 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5846 : @[Reg.scala 28:19] - _T_5847 <= _T_5837 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][17] <= _T_5847 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5848 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5849 = eq(_T_5848, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5850 = and(ic_valid_ff, _T_5849) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5851 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5852 = and(_T_5850, _T_5851) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5853 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5854 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5855 = and(_T_5853, _T_5854) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5856 = eq(perr_ic_index_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5857 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5858 = and(_T_5856, _T_5857) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5859 = or(_T_5855, _T_5858) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5860 = or(_T_5859, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5861 = bits(_T_5860, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5862 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5861 : @[Reg.scala 28:19] - _T_5862 <= _T_5852 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][18] <= _T_5862 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5863 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5864 = eq(_T_5863, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5865 = and(ic_valid_ff, _T_5864) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5866 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5867 = and(_T_5865, _T_5866) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5868 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5869 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5870 = and(_T_5868, _T_5869) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5871 = eq(perr_ic_index_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5872 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5873 = and(_T_5871, _T_5872) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5874 = or(_T_5870, _T_5873) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5875 = or(_T_5874, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5876 = bits(_T_5875, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5877 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5876 : @[Reg.scala 28:19] - _T_5877 <= _T_5867 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][19] <= _T_5877 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5878 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5879 = eq(_T_5878, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5880 = and(ic_valid_ff, _T_5879) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5881 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5882 = and(_T_5880, _T_5881) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5883 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5884 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5885 = and(_T_5883, _T_5884) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5886 = eq(perr_ic_index_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5887 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5888 = and(_T_5886, _T_5887) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5889 = or(_T_5885, _T_5888) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5890 = or(_T_5889, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5891 = bits(_T_5890, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5892 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5891 : @[Reg.scala 28:19] - _T_5892 <= _T_5882 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][20] <= _T_5892 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5893 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5894 = eq(_T_5893, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5895 = and(ic_valid_ff, _T_5894) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5896 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5897 = and(_T_5895, _T_5896) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5898 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5899 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5900 = and(_T_5898, _T_5899) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5901 = eq(perr_ic_index_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5902 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5903 = and(_T_5901, _T_5902) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5904 = or(_T_5900, _T_5903) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5905 = or(_T_5904, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5906 = bits(_T_5905, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5907 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5906 : @[Reg.scala 28:19] - _T_5907 <= _T_5897 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][21] <= _T_5907 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5908 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5909 = eq(_T_5908, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5910 = and(ic_valid_ff, _T_5909) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5911 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5912 = and(_T_5910, _T_5911) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5913 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5914 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5915 = and(_T_5913, _T_5914) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5916 = eq(perr_ic_index_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5917 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5918 = and(_T_5916, _T_5917) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5919 = or(_T_5915, _T_5918) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5920 = or(_T_5919, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5921 = bits(_T_5920, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5922 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5921 : @[Reg.scala 28:19] - _T_5922 <= _T_5912 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][22] <= _T_5922 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5923 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5924 = eq(_T_5923, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5925 = and(ic_valid_ff, _T_5924) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5926 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5927 = and(_T_5925, _T_5926) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5928 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5929 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5930 = and(_T_5928, _T_5929) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5931 = eq(perr_ic_index_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5932 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5933 = and(_T_5931, _T_5932) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5934 = or(_T_5930, _T_5933) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5935 = or(_T_5934, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5936 = bits(_T_5935, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5937 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5936 : @[Reg.scala 28:19] - _T_5937 <= _T_5927 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][23] <= _T_5937 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5938 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5939 = eq(_T_5938, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5940 = and(ic_valid_ff, _T_5939) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5941 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5942 = and(_T_5940, _T_5941) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5943 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5944 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5945 = and(_T_5943, _T_5944) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5946 = eq(perr_ic_index_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5947 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5948 = and(_T_5946, _T_5947) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5949 = or(_T_5945, _T_5948) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5950 = or(_T_5949, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5951 = bits(_T_5950, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5952 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5951 : @[Reg.scala 28:19] - _T_5952 <= _T_5942 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][24] <= _T_5952 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5953 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5954 = eq(_T_5953, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5955 = and(ic_valid_ff, _T_5954) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5956 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5957 = and(_T_5955, _T_5956) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5958 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5959 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5960 = and(_T_5958, _T_5959) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5961 = eq(perr_ic_index_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5962 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5963 = and(_T_5961, _T_5962) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5964 = or(_T_5960, _T_5963) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5965 = or(_T_5964, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5966 = bits(_T_5965, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5967 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5966 : @[Reg.scala 28:19] - _T_5967 <= _T_5957 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][25] <= _T_5967 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5968 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5969 = eq(_T_5968, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5970 = and(ic_valid_ff, _T_5969) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5971 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5972 = and(_T_5970, _T_5971) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5973 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5974 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5975 = and(_T_5973, _T_5974) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5976 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5977 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5978 = and(_T_5976, _T_5977) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5979 = or(_T_5975, _T_5978) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5980 = or(_T_5979, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5981 = bits(_T_5980, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5982 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5981 : @[Reg.scala 28:19] - _T_5982 <= _T_5972 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][26] <= _T_5982 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5983 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5984 = eq(_T_5983, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_5985 = and(ic_valid_ff, _T_5984) @[el2_ifu_mem_ctl.scala 761:97] - node _T_5986 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_5987 = and(_T_5985, _T_5986) @[el2_ifu_mem_ctl.scala 761:122] - node _T_5988 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_5989 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_5990 = and(_T_5988, _T_5989) @[el2_ifu_mem_ctl.scala 762:59] - node _T_5991 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_5992 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_5993 = and(_T_5991, _T_5992) @[el2_ifu_mem_ctl.scala 762:124] - node _T_5994 = or(_T_5990, _T_5993) @[el2_ifu_mem_ctl.scala 762:81] - node _T_5995 = or(_T_5994, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_5996 = bits(_T_5995, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_5997 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_5996 : @[Reg.scala 28:19] - _T_5997 <= _T_5987 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][27] <= _T_5997 @[el2_ifu_mem_ctl.scala 761:41] - node _T_5998 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_5999 = eq(_T_5998, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6000 = and(ic_valid_ff, _T_5999) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6001 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6002 = and(_T_6000, _T_6001) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6003 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6004 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6005 = and(_T_6003, _T_6004) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6006 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6007 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6008 = and(_T_6006, _T_6007) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6009 = or(_T_6005, _T_6008) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6010 = or(_T_6009, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6011 = bits(_T_6010, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6012 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6011 : @[Reg.scala 28:19] - _T_6012 <= _T_6002 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][28] <= _T_6012 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6013 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6014 = eq(_T_6013, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6015 = and(ic_valid_ff, _T_6014) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6016 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6017 = and(_T_6015, _T_6016) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6018 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6019 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6020 = and(_T_6018, _T_6019) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6021 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6022 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6023 = and(_T_6021, _T_6022) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6024 = or(_T_6020, _T_6023) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6025 = or(_T_6024, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6026 = bits(_T_6025, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6027 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6026 : @[Reg.scala 28:19] - _T_6027 <= _T_6017 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][29] <= _T_6027 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6028 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6029 = eq(_T_6028, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6030 = and(ic_valid_ff, _T_6029) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6031 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6032 = and(_T_6030, _T_6031) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6033 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6034 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6035 = and(_T_6033, _T_6034) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6036 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6037 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6038 = and(_T_6036, _T_6037) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6039 = or(_T_6035, _T_6038) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6040 = or(_T_6039, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6041 = bits(_T_6040, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6042 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6041 : @[Reg.scala 28:19] - _T_6042 <= _T_6032 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][30] <= _T_6042 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6043 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6044 = eq(_T_6043, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6045 = and(ic_valid_ff, _T_6044) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6046 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6047 = and(_T_6045, _T_6046) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6048 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6049 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6050 = and(_T_6048, _T_6049) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6051 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6052 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6053 = and(_T_6051, _T_6052) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6054 = or(_T_6050, _T_6053) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6055 = or(_T_6054, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6056 = bits(_T_6055, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6057 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6056 : @[Reg.scala 28:19] - _T_6057 <= _T_6047 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][31] <= _T_6057 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6058 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6059 = eq(_T_6058, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6060 = and(ic_valid_ff, _T_6059) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6061 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6062 = and(_T_6060, _T_6061) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6063 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6064 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6065 = and(_T_6063, _T_6064) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6066 = eq(perr_ic_index_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6067 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6068 = and(_T_6066, _T_6067) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6069 = or(_T_6065, _T_6068) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6070 = or(_T_6069, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6071 = bits(_T_6070, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6072 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6071 : @[Reg.scala 28:19] - _T_6072 <= _T_6062 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][32] <= _T_6072 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6073 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6074 = eq(_T_6073, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6075 = and(ic_valid_ff, _T_6074) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6076 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6077 = and(_T_6075, _T_6076) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6078 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6079 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6080 = and(_T_6078, _T_6079) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6081 = eq(perr_ic_index_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6082 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6083 = and(_T_6081, _T_6082) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6084 = or(_T_6080, _T_6083) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6085 = or(_T_6084, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6086 = bits(_T_6085, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6087 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6086 : @[Reg.scala 28:19] - _T_6087 <= _T_6077 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][33] <= _T_6087 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6088 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6089 = eq(_T_6088, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6090 = and(ic_valid_ff, _T_6089) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6091 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6092 = and(_T_6090, _T_6091) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6093 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6094 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6095 = and(_T_6093, _T_6094) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6096 = eq(perr_ic_index_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6097 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6098 = and(_T_6096, _T_6097) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6099 = or(_T_6095, _T_6098) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6100 = or(_T_6099, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6101 = bits(_T_6100, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6102 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6101 : @[Reg.scala 28:19] - _T_6102 <= _T_6092 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][34] <= _T_6102 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6103 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6104 = eq(_T_6103, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6105 = and(ic_valid_ff, _T_6104) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6106 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6107 = and(_T_6105, _T_6106) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6108 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6109 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6110 = and(_T_6108, _T_6109) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6111 = eq(perr_ic_index_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6112 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6113 = and(_T_6111, _T_6112) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6114 = or(_T_6110, _T_6113) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6115 = or(_T_6114, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6116 = bits(_T_6115, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6117 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6116 : @[Reg.scala 28:19] - _T_6117 <= _T_6107 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][35] <= _T_6117 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6118 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6119 = eq(_T_6118, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6120 = and(ic_valid_ff, _T_6119) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6121 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6122 = and(_T_6120, _T_6121) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6123 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6124 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6125 = and(_T_6123, _T_6124) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6126 = eq(perr_ic_index_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6127 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6128 = and(_T_6126, _T_6127) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6129 = or(_T_6125, _T_6128) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6130 = or(_T_6129, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6131 = bits(_T_6130, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6132 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6131 : @[Reg.scala 28:19] - _T_6132 <= _T_6122 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][36] <= _T_6132 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6133 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6134 = eq(_T_6133, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6135 = and(ic_valid_ff, _T_6134) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6136 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6137 = and(_T_6135, _T_6136) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6138 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6139 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6140 = and(_T_6138, _T_6139) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6141 = eq(perr_ic_index_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6142 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6143 = and(_T_6141, _T_6142) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6144 = or(_T_6140, _T_6143) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6145 = or(_T_6144, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6146 = bits(_T_6145, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6147 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6146 : @[Reg.scala 28:19] - _T_6147 <= _T_6137 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][37] <= _T_6147 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6148 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6149 = eq(_T_6148, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6150 = and(ic_valid_ff, _T_6149) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6151 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6152 = and(_T_6150, _T_6151) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6153 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6154 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6155 = and(_T_6153, _T_6154) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6156 = eq(perr_ic_index_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6157 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6158 = and(_T_6156, _T_6157) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6159 = or(_T_6155, _T_6158) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6160 = or(_T_6159, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6161 = bits(_T_6160, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6162 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6161 : @[Reg.scala 28:19] - _T_6162 <= _T_6152 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][38] <= _T_6162 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6163 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6164 = eq(_T_6163, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6165 = and(ic_valid_ff, _T_6164) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6166 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6167 = and(_T_6165, _T_6166) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6168 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6169 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6170 = and(_T_6168, _T_6169) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6171 = eq(perr_ic_index_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6172 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6173 = and(_T_6171, _T_6172) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6174 = or(_T_6170, _T_6173) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6175 = or(_T_6174, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6176 = bits(_T_6175, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6177 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6176 : @[Reg.scala 28:19] - _T_6177 <= _T_6167 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][39] <= _T_6177 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6178 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6179 = eq(_T_6178, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6180 = and(ic_valid_ff, _T_6179) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6181 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6182 = and(_T_6180, _T_6181) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6183 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6184 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6185 = and(_T_6183, _T_6184) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6186 = eq(perr_ic_index_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6187 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6188 = and(_T_6186, _T_6187) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6189 = or(_T_6185, _T_6188) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6190 = or(_T_6189, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6191 = bits(_T_6190, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6192 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6191 : @[Reg.scala 28:19] - _T_6192 <= _T_6182 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][40] <= _T_6192 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6193 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6194 = eq(_T_6193, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6195 = and(ic_valid_ff, _T_6194) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6196 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6197 = and(_T_6195, _T_6196) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6198 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6199 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6200 = and(_T_6198, _T_6199) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6201 = eq(perr_ic_index_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6202 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6203 = and(_T_6201, _T_6202) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6204 = or(_T_6200, _T_6203) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6205 = or(_T_6204, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6206 = bits(_T_6205, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6207 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6206 : @[Reg.scala 28:19] - _T_6207 <= _T_6197 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][41] <= _T_6207 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6208 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6209 = eq(_T_6208, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6210 = and(ic_valid_ff, _T_6209) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6211 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6212 = and(_T_6210, _T_6211) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6213 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6214 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6215 = and(_T_6213, _T_6214) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6216 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6217 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6218 = and(_T_6216, _T_6217) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6219 = or(_T_6215, _T_6218) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6220 = or(_T_6219, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6221 = bits(_T_6220, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6222 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6221 : @[Reg.scala 28:19] - _T_6222 <= _T_6212 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][42] <= _T_6222 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6223 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6224 = eq(_T_6223, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6225 = and(ic_valid_ff, _T_6224) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6226 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6227 = and(_T_6225, _T_6226) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6228 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6229 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6230 = and(_T_6228, _T_6229) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6231 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6232 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6233 = and(_T_6231, _T_6232) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6234 = or(_T_6230, _T_6233) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6235 = or(_T_6234, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6236 = bits(_T_6235, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6237 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6236 : @[Reg.scala 28:19] - _T_6237 <= _T_6227 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][43] <= _T_6237 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6238 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6239 = eq(_T_6238, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6240 = and(ic_valid_ff, _T_6239) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6241 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6242 = and(_T_6240, _T_6241) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6243 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6244 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6245 = and(_T_6243, _T_6244) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6246 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6247 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6248 = and(_T_6246, _T_6247) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6249 = or(_T_6245, _T_6248) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6250 = or(_T_6249, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6251 = bits(_T_6250, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6252 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6251 : @[Reg.scala 28:19] - _T_6252 <= _T_6242 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][44] <= _T_6252 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6253 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6254 = eq(_T_6253, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6255 = and(ic_valid_ff, _T_6254) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6256 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6257 = and(_T_6255, _T_6256) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6258 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6259 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6260 = and(_T_6258, _T_6259) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6261 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6262 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6263 = and(_T_6261, _T_6262) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6264 = or(_T_6260, _T_6263) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6265 = or(_T_6264, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6266 = bits(_T_6265, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6267 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6266 : @[Reg.scala 28:19] - _T_6267 <= _T_6257 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][45] <= _T_6267 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6268 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6269 = eq(_T_6268, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6270 = and(ic_valid_ff, _T_6269) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6271 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6272 = and(_T_6270, _T_6271) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6273 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6274 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6275 = and(_T_6273, _T_6274) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6276 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6277 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6278 = and(_T_6276, _T_6277) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6279 = or(_T_6275, _T_6278) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6280 = or(_T_6279, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6281 = bits(_T_6280, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6282 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6281 : @[Reg.scala 28:19] - _T_6282 <= _T_6272 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][46] <= _T_6282 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6283 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6284 = eq(_T_6283, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6285 = and(ic_valid_ff, _T_6284) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6286 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6287 = and(_T_6285, _T_6286) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6288 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6289 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6290 = and(_T_6288, _T_6289) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6291 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6292 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6293 = and(_T_6291, _T_6292) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6294 = or(_T_6290, _T_6293) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6295 = or(_T_6294, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6296 = bits(_T_6295, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6297 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6296 : @[Reg.scala 28:19] - _T_6297 <= _T_6287 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][47] <= _T_6297 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6298 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6299 = eq(_T_6298, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6300 = and(ic_valid_ff, _T_6299) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6301 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6302 = and(_T_6300, _T_6301) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6303 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6304 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6305 = and(_T_6303, _T_6304) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6306 = eq(perr_ic_index_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6307 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6308 = and(_T_6306, _T_6307) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6309 = or(_T_6305, _T_6308) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6310 = or(_T_6309, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6311 = bits(_T_6310, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6312 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6311 : @[Reg.scala 28:19] - _T_6312 <= _T_6302 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][48] <= _T_6312 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6313 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6314 = eq(_T_6313, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6315 = and(ic_valid_ff, _T_6314) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6316 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6317 = and(_T_6315, _T_6316) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6318 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6319 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6320 = and(_T_6318, _T_6319) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6321 = eq(perr_ic_index_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6322 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6323 = and(_T_6321, _T_6322) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6324 = or(_T_6320, _T_6323) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6325 = or(_T_6324, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6326 = bits(_T_6325, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6327 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6326 : @[Reg.scala 28:19] - _T_6327 <= _T_6317 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][49] <= _T_6327 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6328 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6329 = eq(_T_6328, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6330 = and(ic_valid_ff, _T_6329) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6331 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6332 = and(_T_6330, _T_6331) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6333 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6334 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6335 = and(_T_6333, _T_6334) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6336 = eq(perr_ic_index_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6337 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6338 = and(_T_6336, _T_6337) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6339 = or(_T_6335, _T_6338) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6340 = or(_T_6339, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6341 = bits(_T_6340, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6342 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6341 : @[Reg.scala 28:19] - _T_6342 <= _T_6332 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][50] <= _T_6342 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6343 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6344 = eq(_T_6343, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6345 = and(ic_valid_ff, _T_6344) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6346 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6347 = and(_T_6345, _T_6346) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6348 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6349 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6350 = and(_T_6348, _T_6349) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6351 = eq(perr_ic_index_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6352 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6353 = and(_T_6351, _T_6352) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6354 = or(_T_6350, _T_6353) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6355 = or(_T_6354, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6356 = bits(_T_6355, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6357 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6356 : @[Reg.scala 28:19] - _T_6357 <= _T_6347 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][51] <= _T_6357 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6358 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6359 = eq(_T_6358, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6360 = and(ic_valid_ff, _T_6359) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6361 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6362 = and(_T_6360, _T_6361) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6363 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6364 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6365 = and(_T_6363, _T_6364) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6366 = eq(perr_ic_index_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6367 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6368 = and(_T_6366, _T_6367) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6369 = or(_T_6365, _T_6368) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6370 = or(_T_6369, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6371 = bits(_T_6370, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6372 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6371 : @[Reg.scala 28:19] - _T_6372 <= _T_6362 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][52] <= _T_6372 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6373 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6374 = eq(_T_6373, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6375 = and(ic_valid_ff, _T_6374) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6376 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6377 = and(_T_6375, _T_6376) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6378 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6379 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6380 = and(_T_6378, _T_6379) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6381 = eq(perr_ic_index_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6382 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6383 = and(_T_6381, _T_6382) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6384 = or(_T_6380, _T_6383) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6385 = or(_T_6384, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6386 = bits(_T_6385, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6387 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6386 : @[Reg.scala 28:19] - _T_6387 <= _T_6377 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][53] <= _T_6387 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6388 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6389 = eq(_T_6388, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6390 = and(ic_valid_ff, _T_6389) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6391 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6392 = and(_T_6390, _T_6391) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6393 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6394 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6395 = and(_T_6393, _T_6394) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6396 = eq(perr_ic_index_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6397 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6398 = and(_T_6396, _T_6397) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6399 = or(_T_6395, _T_6398) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6400 = or(_T_6399, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6401 = bits(_T_6400, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6402 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6401 : @[Reg.scala 28:19] - _T_6402 <= _T_6392 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][54] <= _T_6402 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6403 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6404 = eq(_T_6403, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6405 = and(ic_valid_ff, _T_6404) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6406 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6407 = and(_T_6405, _T_6406) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6408 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6409 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6410 = and(_T_6408, _T_6409) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6411 = eq(perr_ic_index_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6412 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6413 = and(_T_6411, _T_6412) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6414 = or(_T_6410, _T_6413) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6415 = or(_T_6414, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6416 = bits(_T_6415, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6417 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6416 : @[Reg.scala 28:19] - _T_6417 <= _T_6407 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][55] <= _T_6417 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6418 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6419 = eq(_T_6418, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6420 = and(ic_valid_ff, _T_6419) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6421 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6422 = and(_T_6420, _T_6421) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6423 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6424 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6425 = and(_T_6423, _T_6424) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6426 = eq(perr_ic_index_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6427 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6428 = and(_T_6426, _T_6427) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6429 = or(_T_6425, _T_6428) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6430 = or(_T_6429, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6431 = bits(_T_6430, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6432 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6431 : @[Reg.scala 28:19] - _T_6432 <= _T_6422 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][56] <= _T_6432 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6433 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6434 = eq(_T_6433, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6435 = and(ic_valid_ff, _T_6434) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6436 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6437 = and(_T_6435, _T_6436) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6438 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6439 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6440 = and(_T_6438, _T_6439) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6441 = eq(perr_ic_index_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6442 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6443 = and(_T_6441, _T_6442) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6444 = or(_T_6440, _T_6443) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6445 = or(_T_6444, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6446 = bits(_T_6445, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6447 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6446 : @[Reg.scala 28:19] - _T_6447 <= _T_6437 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][57] <= _T_6447 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6448 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6449 = eq(_T_6448, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6450 = and(ic_valid_ff, _T_6449) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6451 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6452 = and(_T_6450, _T_6451) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6453 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6454 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6455 = and(_T_6453, _T_6454) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6456 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6457 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6458 = and(_T_6456, _T_6457) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6459 = or(_T_6455, _T_6458) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6460 = or(_T_6459, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6461 = bits(_T_6460, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6462 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6461 : @[Reg.scala 28:19] - _T_6462 <= _T_6452 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][58] <= _T_6462 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6463 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6464 = eq(_T_6463, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6465 = and(ic_valid_ff, _T_6464) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6466 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6467 = and(_T_6465, _T_6466) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6468 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6469 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6470 = and(_T_6468, _T_6469) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6471 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6472 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6473 = and(_T_6471, _T_6472) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6474 = or(_T_6470, _T_6473) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6475 = or(_T_6474, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6476 = bits(_T_6475, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6477 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6476 : @[Reg.scala 28:19] - _T_6477 <= _T_6467 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][59] <= _T_6477 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6478 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6479 = eq(_T_6478, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6480 = and(ic_valid_ff, _T_6479) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6481 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6482 = and(_T_6480, _T_6481) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6483 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6484 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6485 = and(_T_6483, _T_6484) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6486 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6487 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6488 = and(_T_6486, _T_6487) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6489 = or(_T_6485, _T_6488) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6490 = or(_T_6489, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6491 = bits(_T_6490, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6492 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6491 : @[Reg.scala 28:19] - _T_6492 <= _T_6482 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][60] <= _T_6492 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6493 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6494 = eq(_T_6493, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6495 = and(ic_valid_ff, _T_6494) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6496 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6497 = and(_T_6495, _T_6496) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6498 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6499 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6500 = and(_T_6498, _T_6499) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6501 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6502 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6503 = and(_T_6501, _T_6502) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6504 = or(_T_6500, _T_6503) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6505 = or(_T_6504, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6506 = bits(_T_6505, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6507 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6506 : @[Reg.scala 28:19] - _T_6507 <= _T_6497 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][61] <= _T_6507 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6508 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6509 = eq(_T_6508, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6510 = and(ic_valid_ff, _T_6509) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6511 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6512 = and(_T_6510, _T_6511) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6513 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6514 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6515 = and(_T_6513, _T_6514) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6516 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6517 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6518 = and(_T_6516, _T_6517) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6519 = or(_T_6515, _T_6518) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6520 = or(_T_6519, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6521 = bits(_T_6520, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6522 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6521 : @[Reg.scala 28:19] - _T_6522 <= _T_6512 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][62] <= _T_6522 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6523 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6524 = eq(_T_6523, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6525 = and(ic_valid_ff, _T_6524) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6526 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6527 = and(_T_6525, _T_6526) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6528 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6529 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6530 = and(_T_6528, _T_6529) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6531 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6532 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6533 = and(_T_6531, _T_6532) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6534 = or(_T_6530, _T_6533) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6535 = or(_T_6534, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6536 = bits(_T_6535, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6537 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6536 : @[Reg.scala 28:19] - _T_6537 <= _T_6527 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][63] <= _T_6537 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6538 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6539 = eq(_T_6538, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6540 = and(ic_valid_ff, _T_6539) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6541 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6542 = and(_T_6540, _T_6541) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6543 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6544 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6545 = and(_T_6543, _T_6544) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6546 = eq(perr_ic_index_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6547 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6548 = and(_T_6546, _T_6547) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6549 = or(_T_6545, _T_6548) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6550 = or(_T_6549, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6551 = bits(_T_6550, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6552 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6551 : @[Reg.scala 28:19] - _T_6552 <= _T_6542 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][32] <= _T_6552 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6553 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6554 = eq(_T_6553, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6555 = and(ic_valid_ff, _T_6554) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6556 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6557 = and(_T_6555, _T_6556) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6558 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6559 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6560 = and(_T_6558, _T_6559) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6561 = eq(perr_ic_index_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6562 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6563 = and(_T_6561, _T_6562) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6564 = or(_T_6560, _T_6563) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6565 = or(_T_6564, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6566 = bits(_T_6565, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6567 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6566 : @[Reg.scala 28:19] - _T_6567 <= _T_6557 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][33] <= _T_6567 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6568 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6569 = eq(_T_6568, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6570 = and(ic_valid_ff, _T_6569) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6571 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6572 = and(_T_6570, _T_6571) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6573 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6574 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6575 = and(_T_6573, _T_6574) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6576 = eq(perr_ic_index_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6577 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6578 = and(_T_6576, _T_6577) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6579 = or(_T_6575, _T_6578) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6580 = or(_T_6579, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6581 = bits(_T_6580, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6582 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6581 : @[Reg.scala 28:19] - _T_6582 <= _T_6572 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][34] <= _T_6582 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6583 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6584 = eq(_T_6583, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6585 = and(ic_valid_ff, _T_6584) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6586 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6587 = and(_T_6585, _T_6586) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6588 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6589 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6590 = and(_T_6588, _T_6589) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6591 = eq(perr_ic_index_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6592 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6593 = and(_T_6591, _T_6592) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6594 = or(_T_6590, _T_6593) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6595 = or(_T_6594, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6596 = bits(_T_6595, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6597 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6596 : @[Reg.scala 28:19] - _T_6597 <= _T_6587 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][35] <= _T_6597 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6598 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6599 = eq(_T_6598, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6600 = and(ic_valid_ff, _T_6599) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6601 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6602 = and(_T_6600, _T_6601) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6603 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6604 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6605 = and(_T_6603, _T_6604) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6606 = eq(perr_ic_index_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6607 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6608 = and(_T_6606, _T_6607) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6609 = or(_T_6605, _T_6608) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6610 = or(_T_6609, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6611 = bits(_T_6610, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6612 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6611 : @[Reg.scala 28:19] - _T_6612 <= _T_6602 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][36] <= _T_6612 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6613 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6614 = eq(_T_6613, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6615 = and(ic_valid_ff, _T_6614) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6616 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6617 = and(_T_6615, _T_6616) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6618 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6619 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6620 = and(_T_6618, _T_6619) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6621 = eq(perr_ic_index_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6622 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6623 = and(_T_6621, _T_6622) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6624 = or(_T_6620, _T_6623) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6625 = or(_T_6624, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6626 = bits(_T_6625, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6627 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6626 : @[Reg.scala 28:19] - _T_6627 <= _T_6617 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][37] <= _T_6627 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6628 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6629 = eq(_T_6628, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6630 = and(ic_valid_ff, _T_6629) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6631 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6632 = and(_T_6630, _T_6631) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6633 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6634 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6635 = and(_T_6633, _T_6634) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6636 = eq(perr_ic_index_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6637 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6638 = and(_T_6636, _T_6637) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6639 = or(_T_6635, _T_6638) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6640 = or(_T_6639, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6641 = bits(_T_6640, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6642 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6641 : @[Reg.scala 28:19] - _T_6642 <= _T_6632 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][38] <= _T_6642 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6643 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6644 = eq(_T_6643, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6645 = and(ic_valid_ff, _T_6644) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6646 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6647 = and(_T_6645, _T_6646) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6648 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6649 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6650 = and(_T_6648, _T_6649) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6651 = eq(perr_ic_index_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6652 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6653 = and(_T_6651, _T_6652) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6654 = or(_T_6650, _T_6653) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6655 = or(_T_6654, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6656 = bits(_T_6655, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6657 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6656 : @[Reg.scala 28:19] - _T_6657 <= _T_6647 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][39] <= _T_6657 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6658 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6659 = eq(_T_6658, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6660 = and(ic_valid_ff, _T_6659) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6661 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6662 = and(_T_6660, _T_6661) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6663 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6664 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6665 = and(_T_6663, _T_6664) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6666 = eq(perr_ic_index_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6667 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6668 = and(_T_6666, _T_6667) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6669 = or(_T_6665, _T_6668) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6670 = or(_T_6669, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6671 = bits(_T_6670, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6672 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6671 : @[Reg.scala 28:19] - _T_6672 <= _T_6662 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][40] <= _T_6672 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6673 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6674 = eq(_T_6673, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6675 = and(ic_valid_ff, _T_6674) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6676 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6677 = and(_T_6675, _T_6676) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6678 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6679 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6680 = and(_T_6678, _T_6679) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6681 = eq(perr_ic_index_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6682 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6683 = and(_T_6681, _T_6682) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6684 = or(_T_6680, _T_6683) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6685 = or(_T_6684, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6686 = bits(_T_6685, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6687 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6686 : @[Reg.scala 28:19] - _T_6687 <= _T_6677 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][41] <= _T_6687 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6688 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6689 = eq(_T_6688, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6690 = and(ic_valid_ff, _T_6689) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6691 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6692 = and(_T_6690, _T_6691) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6693 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6694 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6695 = and(_T_6693, _T_6694) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6696 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6697 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6698 = and(_T_6696, _T_6697) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6699 = or(_T_6695, _T_6698) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6700 = or(_T_6699, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6701 = bits(_T_6700, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6702 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6701 : @[Reg.scala 28:19] - _T_6702 <= _T_6692 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][42] <= _T_6702 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6703 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6704 = eq(_T_6703, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6705 = and(ic_valid_ff, _T_6704) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6706 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6707 = and(_T_6705, _T_6706) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6708 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6709 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6710 = and(_T_6708, _T_6709) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6711 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6712 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6713 = and(_T_6711, _T_6712) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6714 = or(_T_6710, _T_6713) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6715 = or(_T_6714, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6716 = bits(_T_6715, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6717 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6716 : @[Reg.scala 28:19] - _T_6717 <= _T_6707 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][43] <= _T_6717 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6718 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6719 = eq(_T_6718, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6720 = and(ic_valid_ff, _T_6719) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6721 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6722 = and(_T_6720, _T_6721) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6723 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6724 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6725 = and(_T_6723, _T_6724) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6726 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6727 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6728 = and(_T_6726, _T_6727) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6729 = or(_T_6725, _T_6728) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6730 = or(_T_6729, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6731 = bits(_T_6730, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6732 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6731 : @[Reg.scala 28:19] - _T_6732 <= _T_6722 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][44] <= _T_6732 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6733 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6734 = eq(_T_6733, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6735 = and(ic_valid_ff, _T_6734) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6736 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6737 = and(_T_6735, _T_6736) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6738 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6739 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6740 = and(_T_6738, _T_6739) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6741 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6742 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6743 = and(_T_6741, _T_6742) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6744 = or(_T_6740, _T_6743) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6745 = or(_T_6744, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6746 = bits(_T_6745, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6747 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6746 : @[Reg.scala 28:19] - _T_6747 <= _T_6737 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][45] <= _T_6747 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6748 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6749 = eq(_T_6748, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6750 = and(ic_valid_ff, _T_6749) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6751 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6752 = and(_T_6750, _T_6751) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6753 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6754 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6755 = and(_T_6753, _T_6754) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6756 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6757 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6758 = and(_T_6756, _T_6757) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6759 = or(_T_6755, _T_6758) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6760 = or(_T_6759, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6761 = bits(_T_6760, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6762 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6761 : @[Reg.scala 28:19] - _T_6762 <= _T_6752 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][46] <= _T_6762 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6763 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6764 = eq(_T_6763, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6765 = and(ic_valid_ff, _T_6764) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6766 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6767 = and(_T_6765, _T_6766) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6768 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6769 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6770 = and(_T_6768, _T_6769) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6771 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6772 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6773 = and(_T_6771, _T_6772) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6774 = or(_T_6770, _T_6773) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6775 = or(_T_6774, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6776 = bits(_T_6775, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6777 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6776 : @[Reg.scala 28:19] - _T_6777 <= _T_6767 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][47] <= _T_6777 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6778 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6779 = eq(_T_6778, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6780 = and(ic_valid_ff, _T_6779) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6781 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6782 = and(_T_6780, _T_6781) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6783 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6784 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6785 = and(_T_6783, _T_6784) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6786 = eq(perr_ic_index_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6787 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6788 = and(_T_6786, _T_6787) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6789 = or(_T_6785, _T_6788) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6790 = or(_T_6789, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6791 = bits(_T_6790, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6792 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6791 : @[Reg.scala 28:19] - _T_6792 <= _T_6782 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][48] <= _T_6792 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6793 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6794 = eq(_T_6793, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6795 = and(ic_valid_ff, _T_6794) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6796 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6797 = and(_T_6795, _T_6796) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6798 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6799 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6800 = and(_T_6798, _T_6799) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6801 = eq(perr_ic_index_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6802 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6803 = and(_T_6801, _T_6802) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6804 = or(_T_6800, _T_6803) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6805 = or(_T_6804, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6806 = bits(_T_6805, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6807 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6806 : @[Reg.scala 28:19] - _T_6807 <= _T_6797 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][49] <= _T_6807 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6808 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6809 = eq(_T_6808, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6810 = and(ic_valid_ff, _T_6809) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6811 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6812 = and(_T_6810, _T_6811) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6813 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6814 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6815 = and(_T_6813, _T_6814) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6816 = eq(perr_ic_index_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6817 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6818 = and(_T_6816, _T_6817) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6819 = or(_T_6815, _T_6818) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6820 = or(_T_6819, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6821 = bits(_T_6820, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6822 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6821 : @[Reg.scala 28:19] - _T_6822 <= _T_6812 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][50] <= _T_6822 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6823 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6824 = eq(_T_6823, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6825 = and(ic_valid_ff, _T_6824) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6826 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6827 = and(_T_6825, _T_6826) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6828 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6829 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6830 = and(_T_6828, _T_6829) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6831 = eq(perr_ic_index_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6832 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6833 = and(_T_6831, _T_6832) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6834 = or(_T_6830, _T_6833) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6835 = or(_T_6834, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6836 = bits(_T_6835, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6837 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6836 : @[Reg.scala 28:19] - _T_6837 <= _T_6827 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][51] <= _T_6837 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6838 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6839 = eq(_T_6838, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6840 = and(ic_valid_ff, _T_6839) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6841 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6842 = and(_T_6840, _T_6841) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6843 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6844 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6845 = and(_T_6843, _T_6844) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6846 = eq(perr_ic_index_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6847 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6848 = and(_T_6846, _T_6847) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6849 = or(_T_6845, _T_6848) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6850 = or(_T_6849, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6851 = bits(_T_6850, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6852 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6851 : @[Reg.scala 28:19] - _T_6852 <= _T_6842 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][52] <= _T_6852 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6853 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6854 = eq(_T_6853, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6855 = and(ic_valid_ff, _T_6854) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6856 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6857 = and(_T_6855, _T_6856) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6858 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6859 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6860 = and(_T_6858, _T_6859) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6861 = eq(perr_ic_index_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6862 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6863 = and(_T_6861, _T_6862) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6864 = or(_T_6860, _T_6863) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6865 = or(_T_6864, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6866 = bits(_T_6865, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6867 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6866 : @[Reg.scala 28:19] - _T_6867 <= _T_6857 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][53] <= _T_6867 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6868 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6869 = eq(_T_6868, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6870 = and(ic_valid_ff, _T_6869) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6871 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6872 = and(_T_6870, _T_6871) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6873 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6874 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6875 = and(_T_6873, _T_6874) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6876 = eq(perr_ic_index_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6877 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6878 = and(_T_6876, _T_6877) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6879 = or(_T_6875, _T_6878) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6880 = or(_T_6879, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6881 = bits(_T_6880, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6882 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6881 : @[Reg.scala 28:19] - _T_6882 <= _T_6872 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][54] <= _T_6882 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6883 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6884 = eq(_T_6883, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6885 = and(ic_valid_ff, _T_6884) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6886 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6887 = and(_T_6885, _T_6886) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6888 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6889 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6890 = and(_T_6888, _T_6889) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6891 = eq(perr_ic_index_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6892 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6893 = and(_T_6891, _T_6892) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6894 = or(_T_6890, _T_6893) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6895 = or(_T_6894, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6896 = bits(_T_6895, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6897 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6896 : @[Reg.scala 28:19] - _T_6897 <= _T_6887 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][55] <= _T_6897 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6898 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6899 = eq(_T_6898, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6900 = and(ic_valid_ff, _T_6899) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6901 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6902 = and(_T_6900, _T_6901) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6903 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6904 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6905 = and(_T_6903, _T_6904) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6906 = eq(perr_ic_index_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6907 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6908 = and(_T_6906, _T_6907) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6909 = or(_T_6905, _T_6908) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6910 = or(_T_6909, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6911 = bits(_T_6910, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6912 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6911 : @[Reg.scala 28:19] - _T_6912 <= _T_6902 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][56] <= _T_6912 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6913 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6914 = eq(_T_6913, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6915 = and(ic_valid_ff, _T_6914) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6916 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6917 = and(_T_6915, _T_6916) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6918 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6919 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6920 = and(_T_6918, _T_6919) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6921 = eq(perr_ic_index_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6922 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6923 = and(_T_6921, _T_6922) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6924 = or(_T_6920, _T_6923) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6925 = or(_T_6924, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6926 = bits(_T_6925, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6927 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6926 : @[Reg.scala 28:19] - _T_6927 <= _T_6917 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][57] <= _T_6927 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6928 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6929 = eq(_T_6928, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6930 = and(ic_valid_ff, _T_6929) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6931 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6932 = and(_T_6930, _T_6931) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6933 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6934 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6935 = and(_T_6933, _T_6934) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6936 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6937 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6938 = and(_T_6936, _T_6937) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6939 = or(_T_6935, _T_6938) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6940 = or(_T_6939, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6941 = bits(_T_6940, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6942 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6941 : @[Reg.scala 28:19] - _T_6942 <= _T_6932 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][58] <= _T_6942 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6943 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6944 = eq(_T_6943, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6945 = and(ic_valid_ff, _T_6944) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6946 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6947 = and(_T_6945, _T_6946) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6948 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6949 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6950 = and(_T_6948, _T_6949) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6951 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6952 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6953 = and(_T_6951, _T_6952) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6954 = or(_T_6950, _T_6953) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6955 = or(_T_6954, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6956 = bits(_T_6955, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6957 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6956 : @[Reg.scala 28:19] - _T_6957 <= _T_6947 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][59] <= _T_6957 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6958 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6959 = eq(_T_6958, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6960 = and(ic_valid_ff, _T_6959) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6961 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6962 = and(_T_6960, _T_6961) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6963 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6964 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6965 = and(_T_6963, _T_6964) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6966 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6967 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6968 = and(_T_6966, _T_6967) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6969 = or(_T_6965, _T_6968) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6970 = or(_T_6969, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6971 = bits(_T_6970, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6972 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6971 : @[Reg.scala 28:19] - _T_6972 <= _T_6962 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][60] <= _T_6972 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6973 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6974 = eq(_T_6973, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6975 = and(ic_valid_ff, _T_6974) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6976 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6977 = and(_T_6975, _T_6976) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6978 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6979 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6980 = and(_T_6978, _T_6979) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6981 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6982 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6983 = and(_T_6981, _T_6982) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6984 = or(_T_6980, _T_6983) @[el2_ifu_mem_ctl.scala 762:81] - node _T_6985 = or(_T_6984, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_6986 = bits(_T_6985, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_6987 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_6986 : @[Reg.scala 28:19] - _T_6987 <= _T_6977 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][61] <= _T_6987 @[el2_ifu_mem_ctl.scala 761:41] - node _T_6988 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_6989 = eq(_T_6988, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_6990 = and(ic_valid_ff, _T_6989) @[el2_ifu_mem_ctl.scala 761:97] - node _T_6991 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_6992 = and(_T_6990, _T_6991) @[el2_ifu_mem_ctl.scala 761:122] - node _T_6993 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_6994 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_6995 = and(_T_6993, _T_6994) @[el2_ifu_mem_ctl.scala 762:59] - node _T_6996 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_6997 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_6998 = and(_T_6996, _T_6997) @[el2_ifu_mem_ctl.scala 762:124] - node _T_6999 = or(_T_6995, _T_6998) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7000 = or(_T_6999, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7001 = bits(_T_7000, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7002 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7001 : @[Reg.scala 28:19] - _T_7002 <= _T_6992 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][62] <= _T_7002 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7003 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7004 = eq(_T_7003, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7005 = and(ic_valid_ff, _T_7004) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7006 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7007 = and(_T_7005, _T_7006) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7008 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7009 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7010 = and(_T_7008, _T_7009) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7011 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7012 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7013 = and(_T_7011, _T_7012) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7014 = or(_T_7010, _T_7013) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7015 = or(_T_7014, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7016 = bits(_T_7015, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7017 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7016 : @[Reg.scala 28:19] - _T_7017 <= _T_7007 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][63] <= _T_7017 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7018 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7019 = eq(_T_7018, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7020 = and(ic_valid_ff, _T_7019) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7021 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7022 = and(_T_7020, _T_7021) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7023 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7024 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7025 = and(_T_7023, _T_7024) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7026 = eq(perr_ic_index_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7027 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7028 = and(_T_7026, _T_7027) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7029 = or(_T_7025, _T_7028) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7030 = or(_T_7029, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7031 = bits(_T_7030, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7032 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7031 : @[Reg.scala 28:19] - _T_7032 <= _T_7022 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][64] <= _T_7032 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7033 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7034 = eq(_T_7033, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7035 = and(ic_valid_ff, _T_7034) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7036 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7037 = and(_T_7035, _T_7036) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7038 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7039 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7040 = and(_T_7038, _T_7039) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7041 = eq(perr_ic_index_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7042 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7043 = and(_T_7041, _T_7042) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7044 = or(_T_7040, _T_7043) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7045 = or(_T_7044, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7046 = bits(_T_7045, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7047 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7046 : @[Reg.scala 28:19] - _T_7047 <= _T_7037 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][65] <= _T_7047 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7048 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7049 = eq(_T_7048, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7050 = and(ic_valid_ff, _T_7049) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7051 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7052 = and(_T_7050, _T_7051) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7053 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7054 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7055 = and(_T_7053, _T_7054) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7056 = eq(perr_ic_index_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7057 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7058 = and(_T_7056, _T_7057) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7059 = or(_T_7055, _T_7058) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7060 = or(_T_7059, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7061 = bits(_T_7060, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7062 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7061 : @[Reg.scala 28:19] - _T_7062 <= _T_7052 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][66] <= _T_7062 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7063 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7064 = eq(_T_7063, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7065 = and(ic_valid_ff, _T_7064) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7066 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7067 = and(_T_7065, _T_7066) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7068 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7069 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7070 = and(_T_7068, _T_7069) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7071 = eq(perr_ic_index_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7072 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7073 = and(_T_7071, _T_7072) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7074 = or(_T_7070, _T_7073) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7075 = or(_T_7074, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7076 = bits(_T_7075, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7077 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7076 : @[Reg.scala 28:19] - _T_7077 <= _T_7067 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][67] <= _T_7077 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7078 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7079 = eq(_T_7078, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7080 = and(ic_valid_ff, _T_7079) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7081 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7082 = and(_T_7080, _T_7081) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7083 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7084 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7085 = and(_T_7083, _T_7084) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7086 = eq(perr_ic_index_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7087 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7088 = and(_T_7086, _T_7087) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7089 = or(_T_7085, _T_7088) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7090 = or(_T_7089, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7091 = bits(_T_7090, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7092 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7091 : @[Reg.scala 28:19] - _T_7092 <= _T_7082 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][68] <= _T_7092 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7093 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7094 = eq(_T_7093, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7095 = and(ic_valid_ff, _T_7094) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7096 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7097 = and(_T_7095, _T_7096) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7098 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7099 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7100 = and(_T_7098, _T_7099) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7101 = eq(perr_ic_index_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7102 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7103 = and(_T_7101, _T_7102) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7104 = or(_T_7100, _T_7103) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7105 = or(_T_7104, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7106 = bits(_T_7105, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7107 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7106 : @[Reg.scala 28:19] - _T_7107 <= _T_7097 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][69] <= _T_7107 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7108 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7109 = eq(_T_7108, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7110 = and(ic_valid_ff, _T_7109) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7111 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7112 = and(_T_7110, _T_7111) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7113 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7114 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7115 = and(_T_7113, _T_7114) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7116 = eq(perr_ic_index_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7117 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7118 = and(_T_7116, _T_7117) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7119 = or(_T_7115, _T_7118) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7120 = or(_T_7119, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7121 = bits(_T_7120, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7122 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7121 : @[Reg.scala 28:19] - _T_7122 <= _T_7112 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][70] <= _T_7122 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7123 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7124 = eq(_T_7123, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7125 = and(ic_valid_ff, _T_7124) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7126 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7127 = and(_T_7125, _T_7126) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7128 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7129 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7130 = and(_T_7128, _T_7129) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7131 = eq(perr_ic_index_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7132 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7133 = and(_T_7131, _T_7132) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7134 = or(_T_7130, _T_7133) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7135 = or(_T_7134, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7136 = bits(_T_7135, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7137 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7136 : @[Reg.scala 28:19] - _T_7137 <= _T_7127 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][71] <= _T_7137 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7138 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7139 = eq(_T_7138, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7140 = and(ic_valid_ff, _T_7139) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7141 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7142 = and(_T_7140, _T_7141) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7143 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7144 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7145 = and(_T_7143, _T_7144) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7146 = eq(perr_ic_index_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7147 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7148 = and(_T_7146, _T_7147) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7149 = or(_T_7145, _T_7148) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7150 = or(_T_7149, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7151 = bits(_T_7150, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7152 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7151 : @[Reg.scala 28:19] - _T_7152 <= _T_7142 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][72] <= _T_7152 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7153 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7154 = eq(_T_7153, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7155 = and(ic_valid_ff, _T_7154) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7156 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7157 = and(_T_7155, _T_7156) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7158 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7159 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7160 = and(_T_7158, _T_7159) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7161 = eq(perr_ic_index_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7162 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7163 = and(_T_7161, _T_7162) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7164 = or(_T_7160, _T_7163) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7165 = or(_T_7164, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7166 = bits(_T_7165, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7167 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7166 : @[Reg.scala 28:19] - _T_7167 <= _T_7157 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][73] <= _T_7167 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7168 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7169 = eq(_T_7168, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7170 = and(ic_valid_ff, _T_7169) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7171 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7172 = and(_T_7170, _T_7171) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7173 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7174 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7175 = and(_T_7173, _T_7174) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7176 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7177 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7178 = and(_T_7176, _T_7177) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7179 = or(_T_7175, _T_7178) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7180 = or(_T_7179, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7181 = bits(_T_7180, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7182 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7181 : @[Reg.scala 28:19] - _T_7182 <= _T_7172 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][74] <= _T_7182 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7183 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7184 = eq(_T_7183, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7185 = and(ic_valid_ff, _T_7184) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7186 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7187 = and(_T_7185, _T_7186) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7188 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7189 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7190 = and(_T_7188, _T_7189) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7191 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7192 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7193 = and(_T_7191, _T_7192) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7194 = or(_T_7190, _T_7193) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7195 = or(_T_7194, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7196 = bits(_T_7195, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7197 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7196 : @[Reg.scala 28:19] - _T_7197 <= _T_7187 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][75] <= _T_7197 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7198 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7199 = eq(_T_7198, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7200 = and(ic_valid_ff, _T_7199) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7201 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7202 = and(_T_7200, _T_7201) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7203 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7204 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7205 = and(_T_7203, _T_7204) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7206 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7207 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7208 = and(_T_7206, _T_7207) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7209 = or(_T_7205, _T_7208) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7210 = or(_T_7209, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7211 = bits(_T_7210, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7212 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7211 : @[Reg.scala 28:19] - _T_7212 <= _T_7202 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][76] <= _T_7212 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7213 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7214 = eq(_T_7213, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7215 = and(ic_valid_ff, _T_7214) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7216 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7217 = and(_T_7215, _T_7216) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7218 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7219 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7220 = and(_T_7218, _T_7219) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7221 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7222 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7223 = and(_T_7221, _T_7222) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7224 = or(_T_7220, _T_7223) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7225 = or(_T_7224, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7226 = bits(_T_7225, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7227 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7226 : @[Reg.scala 28:19] - _T_7227 <= _T_7217 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][77] <= _T_7227 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7228 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7229 = eq(_T_7228, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7230 = and(ic_valid_ff, _T_7229) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7231 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7232 = and(_T_7230, _T_7231) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7233 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7234 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7235 = and(_T_7233, _T_7234) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7236 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7237 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7238 = and(_T_7236, _T_7237) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7239 = or(_T_7235, _T_7238) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7240 = or(_T_7239, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7241 = bits(_T_7240, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7242 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7241 : @[Reg.scala 28:19] - _T_7242 <= _T_7232 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][78] <= _T_7242 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7243 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7244 = eq(_T_7243, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7245 = and(ic_valid_ff, _T_7244) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7246 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7247 = and(_T_7245, _T_7246) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7248 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7249 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7250 = and(_T_7248, _T_7249) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7251 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7252 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7253 = and(_T_7251, _T_7252) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7254 = or(_T_7250, _T_7253) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7255 = or(_T_7254, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7256 = bits(_T_7255, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7257 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7256 : @[Reg.scala 28:19] - _T_7257 <= _T_7247 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][79] <= _T_7257 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7258 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7259 = eq(_T_7258, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7260 = and(ic_valid_ff, _T_7259) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7261 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7262 = and(_T_7260, _T_7261) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7263 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7264 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7265 = and(_T_7263, _T_7264) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7266 = eq(perr_ic_index_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7267 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7268 = and(_T_7266, _T_7267) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7269 = or(_T_7265, _T_7268) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7270 = or(_T_7269, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7271 = bits(_T_7270, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7272 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7271 : @[Reg.scala 28:19] - _T_7272 <= _T_7262 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][80] <= _T_7272 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7273 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7274 = eq(_T_7273, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7275 = and(ic_valid_ff, _T_7274) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7276 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7277 = and(_T_7275, _T_7276) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7278 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7279 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7280 = and(_T_7278, _T_7279) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7281 = eq(perr_ic_index_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7282 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7283 = and(_T_7281, _T_7282) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7284 = or(_T_7280, _T_7283) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7285 = or(_T_7284, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7286 = bits(_T_7285, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7287 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7286 : @[Reg.scala 28:19] - _T_7287 <= _T_7277 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][81] <= _T_7287 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7288 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7289 = eq(_T_7288, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7290 = and(ic_valid_ff, _T_7289) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7291 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7292 = and(_T_7290, _T_7291) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7293 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7294 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7295 = and(_T_7293, _T_7294) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7296 = eq(perr_ic_index_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7297 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7298 = and(_T_7296, _T_7297) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7299 = or(_T_7295, _T_7298) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7300 = or(_T_7299, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7301 = bits(_T_7300, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7302 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7301 : @[Reg.scala 28:19] - _T_7302 <= _T_7292 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][82] <= _T_7302 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7303 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7304 = eq(_T_7303, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7305 = and(ic_valid_ff, _T_7304) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7306 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7307 = and(_T_7305, _T_7306) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7308 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7309 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7310 = and(_T_7308, _T_7309) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7311 = eq(perr_ic_index_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7312 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7313 = and(_T_7311, _T_7312) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7314 = or(_T_7310, _T_7313) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7315 = or(_T_7314, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7316 = bits(_T_7315, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7317 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7316 : @[Reg.scala 28:19] - _T_7317 <= _T_7307 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][83] <= _T_7317 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7318 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7319 = eq(_T_7318, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7320 = and(ic_valid_ff, _T_7319) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7321 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7322 = and(_T_7320, _T_7321) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7323 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7324 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7325 = and(_T_7323, _T_7324) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7326 = eq(perr_ic_index_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7327 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7328 = and(_T_7326, _T_7327) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7329 = or(_T_7325, _T_7328) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7330 = or(_T_7329, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7331 = bits(_T_7330, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7332 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7331 : @[Reg.scala 28:19] - _T_7332 <= _T_7322 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][84] <= _T_7332 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7333 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7334 = eq(_T_7333, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7335 = and(ic_valid_ff, _T_7334) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7336 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7337 = and(_T_7335, _T_7336) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7338 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7339 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7340 = and(_T_7338, _T_7339) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7341 = eq(perr_ic_index_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7342 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7343 = and(_T_7341, _T_7342) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7344 = or(_T_7340, _T_7343) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7345 = or(_T_7344, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7346 = bits(_T_7345, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7347 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7346 : @[Reg.scala 28:19] - _T_7347 <= _T_7337 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][85] <= _T_7347 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7348 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7349 = eq(_T_7348, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7350 = and(ic_valid_ff, _T_7349) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7351 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7352 = and(_T_7350, _T_7351) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7353 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7354 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7355 = and(_T_7353, _T_7354) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7356 = eq(perr_ic_index_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7357 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7358 = and(_T_7356, _T_7357) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7359 = or(_T_7355, _T_7358) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7360 = or(_T_7359, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7361 = bits(_T_7360, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7362 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7361 : @[Reg.scala 28:19] - _T_7362 <= _T_7352 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][86] <= _T_7362 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7363 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7364 = eq(_T_7363, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7365 = and(ic_valid_ff, _T_7364) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7366 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7367 = and(_T_7365, _T_7366) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7368 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7369 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7370 = and(_T_7368, _T_7369) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7371 = eq(perr_ic_index_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7372 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7373 = and(_T_7371, _T_7372) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7374 = or(_T_7370, _T_7373) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7375 = or(_T_7374, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7376 = bits(_T_7375, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7377 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7376 : @[Reg.scala 28:19] - _T_7377 <= _T_7367 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][87] <= _T_7377 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7378 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7379 = eq(_T_7378, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7380 = and(ic_valid_ff, _T_7379) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7381 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7382 = and(_T_7380, _T_7381) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7383 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7384 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7385 = and(_T_7383, _T_7384) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7386 = eq(perr_ic_index_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7387 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7388 = and(_T_7386, _T_7387) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7389 = or(_T_7385, _T_7388) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7390 = or(_T_7389, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7391 = bits(_T_7390, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7392 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7391 : @[Reg.scala 28:19] - _T_7392 <= _T_7382 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][88] <= _T_7392 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7393 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7394 = eq(_T_7393, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7395 = and(ic_valid_ff, _T_7394) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7396 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7397 = and(_T_7395, _T_7396) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7398 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7399 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7400 = and(_T_7398, _T_7399) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7401 = eq(perr_ic_index_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7402 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7403 = and(_T_7401, _T_7402) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7404 = or(_T_7400, _T_7403) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7405 = or(_T_7404, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7406 = bits(_T_7405, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7407 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7406 : @[Reg.scala 28:19] - _T_7407 <= _T_7397 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][89] <= _T_7407 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7408 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7409 = eq(_T_7408, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7410 = and(ic_valid_ff, _T_7409) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7411 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7412 = and(_T_7410, _T_7411) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7413 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7414 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7415 = and(_T_7413, _T_7414) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7416 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7417 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7418 = and(_T_7416, _T_7417) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7419 = or(_T_7415, _T_7418) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7420 = or(_T_7419, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7421 = bits(_T_7420, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7422 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7421 : @[Reg.scala 28:19] - _T_7422 <= _T_7412 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][90] <= _T_7422 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7423 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7424 = eq(_T_7423, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7425 = and(ic_valid_ff, _T_7424) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7426 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7427 = and(_T_7425, _T_7426) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7428 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7429 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7430 = and(_T_7428, _T_7429) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7431 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7432 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7433 = and(_T_7431, _T_7432) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7434 = or(_T_7430, _T_7433) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7435 = or(_T_7434, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7436 = bits(_T_7435, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7437 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7436 : @[Reg.scala 28:19] - _T_7437 <= _T_7427 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][91] <= _T_7437 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7438 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7439 = eq(_T_7438, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7440 = and(ic_valid_ff, _T_7439) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7441 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7442 = and(_T_7440, _T_7441) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7443 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7444 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7445 = and(_T_7443, _T_7444) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7446 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7447 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7448 = and(_T_7446, _T_7447) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7449 = or(_T_7445, _T_7448) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7450 = or(_T_7449, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7451 = bits(_T_7450, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7452 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7451 : @[Reg.scala 28:19] - _T_7452 <= _T_7442 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][92] <= _T_7452 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7453 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7454 = eq(_T_7453, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7455 = and(ic_valid_ff, _T_7454) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7456 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7457 = and(_T_7455, _T_7456) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7458 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7459 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7460 = and(_T_7458, _T_7459) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7461 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7462 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7463 = and(_T_7461, _T_7462) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7464 = or(_T_7460, _T_7463) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7465 = or(_T_7464, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7466 = bits(_T_7465, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7467 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7466 : @[Reg.scala 28:19] - _T_7467 <= _T_7457 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][93] <= _T_7467 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7468 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7469 = eq(_T_7468, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7470 = and(ic_valid_ff, _T_7469) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7471 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7472 = and(_T_7470, _T_7471) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7473 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7474 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7475 = and(_T_7473, _T_7474) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7476 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7477 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7478 = and(_T_7476, _T_7477) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7479 = or(_T_7475, _T_7478) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7480 = or(_T_7479, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7481 = bits(_T_7480, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7482 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7481 : @[Reg.scala 28:19] - _T_7482 <= _T_7472 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][94] <= _T_7482 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7483 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7484 = eq(_T_7483, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7485 = and(ic_valid_ff, _T_7484) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7486 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7487 = and(_T_7485, _T_7486) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7488 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7489 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7490 = and(_T_7488, _T_7489) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7491 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7492 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7493 = and(_T_7491, _T_7492) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7494 = or(_T_7490, _T_7493) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7495 = or(_T_7494, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7496 = bits(_T_7495, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7497 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7496 : @[Reg.scala 28:19] - _T_7497 <= _T_7487 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][95] <= _T_7497 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7498 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7499 = eq(_T_7498, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7500 = and(ic_valid_ff, _T_7499) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7501 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7502 = and(_T_7500, _T_7501) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7503 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7504 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7505 = and(_T_7503, _T_7504) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7506 = eq(perr_ic_index_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7507 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7508 = and(_T_7506, _T_7507) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7509 = or(_T_7505, _T_7508) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7510 = or(_T_7509, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7511 = bits(_T_7510, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7512 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7511 : @[Reg.scala 28:19] - _T_7512 <= _T_7502 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][64] <= _T_7512 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7513 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7514 = eq(_T_7513, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7515 = and(ic_valid_ff, _T_7514) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7516 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7517 = and(_T_7515, _T_7516) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7518 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7519 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7520 = and(_T_7518, _T_7519) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7521 = eq(perr_ic_index_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7522 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7523 = and(_T_7521, _T_7522) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7524 = or(_T_7520, _T_7523) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7525 = or(_T_7524, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7526 = bits(_T_7525, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7527 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7526 : @[Reg.scala 28:19] - _T_7527 <= _T_7517 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][65] <= _T_7527 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7528 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7529 = eq(_T_7528, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7530 = and(ic_valid_ff, _T_7529) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7531 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7532 = and(_T_7530, _T_7531) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7533 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7534 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7535 = and(_T_7533, _T_7534) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7536 = eq(perr_ic_index_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7537 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7538 = and(_T_7536, _T_7537) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7539 = or(_T_7535, _T_7538) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7540 = or(_T_7539, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7541 = bits(_T_7540, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7542 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7541 : @[Reg.scala 28:19] - _T_7542 <= _T_7532 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][66] <= _T_7542 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7543 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7544 = eq(_T_7543, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7545 = and(ic_valid_ff, _T_7544) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7546 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7547 = and(_T_7545, _T_7546) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7548 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7549 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7550 = and(_T_7548, _T_7549) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7551 = eq(perr_ic_index_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7552 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7553 = and(_T_7551, _T_7552) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7554 = or(_T_7550, _T_7553) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7555 = or(_T_7554, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7556 = bits(_T_7555, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7557 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7556 : @[Reg.scala 28:19] - _T_7557 <= _T_7547 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][67] <= _T_7557 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7558 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7559 = eq(_T_7558, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7560 = and(ic_valid_ff, _T_7559) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7561 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7562 = and(_T_7560, _T_7561) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7563 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7564 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7565 = and(_T_7563, _T_7564) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7566 = eq(perr_ic_index_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7567 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7568 = and(_T_7566, _T_7567) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7569 = or(_T_7565, _T_7568) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7570 = or(_T_7569, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7571 = bits(_T_7570, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7572 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7571 : @[Reg.scala 28:19] - _T_7572 <= _T_7562 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][68] <= _T_7572 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7573 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7574 = eq(_T_7573, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7575 = and(ic_valid_ff, _T_7574) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7576 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7577 = and(_T_7575, _T_7576) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7578 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7579 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7580 = and(_T_7578, _T_7579) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7581 = eq(perr_ic_index_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7582 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7583 = and(_T_7581, _T_7582) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7584 = or(_T_7580, _T_7583) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7585 = or(_T_7584, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7586 = bits(_T_7585, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7587 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7586 : @[Reg.scala 28:19] - _T_7587 <= _T_7577 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][69] <= _T_7587 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7588 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7589 = eq(_T_7588, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7590 = and(ic_valid_ff, _T_7589) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7591 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7592 = and(_T_7590, _T_7591) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7593 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7594 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7595 = and(_T_7593, _T_7594) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7596 = eq(perr_ic_index_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7597 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7598 = and(_T_7596, _T_7597) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7599 = or(_T_7595, _T_7598) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7600 = or(_T_7599, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7601 = bits(_T_7600, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7602 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7601 : @[Reg.scala 28:19] - _T_7602 <= _T_7592 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][70] <= _T_7602 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7603 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7604 = eq(_T_7603, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7605 = and(ic_valid_ff, _T_7604) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7606 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7607 = and(_T_7605, _T_7606) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7608 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7609 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7610 = and(_T_7608, _T_7609) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7611 = eq(perr_ic_index_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7612 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7613 = and(_T_7611, _T_7612) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7614 = or(_T_7610, _T_7613) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7615 = or(_T_7614, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7616 = bits(_T_7615, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7617 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7616 : @[Reg.scala 28:19] - _T_7617 <= _T_7607 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][71] <= _T_7617 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7618 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7619 = eq(_T_7618, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7620 = and(ic_valid_ff, _T_7619) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7621 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7622 = and(_T_7620, _T_7621) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7623 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7624 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7625 = and(_T_7623, _T_7624) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7626 = eq(perr_ic_index_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7627 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7628 = and(_T_7626, _T_7627) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7629 = or(_T_7625, _T_7628) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7630 = or(_T_7629, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7631 = bits(_T_7630, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7632 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7631 : @[Reg.scala 28:19] - _T_7632 <= _T_7622 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][72] <= _T_7632 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7633 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7634 = eq(_T_7633, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7635 = and(ic_valid_ff, _T_7634) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7636 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7637 = and(_T_7635, _T_7636) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7638 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7639 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7640 = and(_T_7638, _T_7639) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7641 = eq(perr_ic_index_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7642 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7643 = and(_T_7641, _T_7642) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7644 = or(_T_7640, _T_7643) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7645 = or(_T_7644, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7646 = bits(_T_7645, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7647 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7646 : @[Reg.scala 28:19] - _T_7647 <= _T_7637 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][73] <= _T_7647 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7648 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7649 = eq(_T_7648, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7650 = and(ic_valid_ff, _T_7649) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7651 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7652 = and(_T_7650, _T_7651) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7653 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7654 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7655 = and(_T_7653, _T_7654) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7656 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7657 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7658 = and(_T_7656, _T_7657) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7659 = or(_T_7655, _T_7658) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7660 = or(_T_7659, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7661 = bits(_T_7660, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7662 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7661 : @[Reg.scala 28:19] - _T_7662 <= _T_7652 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][74] <= _T_7662 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7663 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7664 = eq(_T_7663, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7665 = and(ic_valid_ff, _T_7664) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7666 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7667 = and(_T_7665, _T_7666) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7668 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7669 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7670 = and(_T_7668, _T_7669) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7671 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7672 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7673 = and(_T_7671, _T_7672) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7674 = or(_T_7670, _T_7673) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7675 = or(_T_7674, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7676 = bits(_T_7675, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7677 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7676 : @[Reg.scala 28:19] - _T_7677 <= _T_7667 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][75] <= _T_7677 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7678 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7679 = eq(_T_7678, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7680 = and(ic_valid_ff, _T_7679) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7681 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7682 = and(_T_7680, _T_7681) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7683 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7684 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7685 = and(_T_7683, _T_7684) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7686 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7687 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7688 = and(_T_7686, _T_7687) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7689 = or(_T_7685, _T_7688) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7690 = or(_T_7689, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7691 = bits(_T_7690, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7692 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7691 : @[Reg.scala 28:19] - _T_7692 <= _T_7682 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][76] <= _T_7692 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7693 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7694 = eq(_T_7693, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7695 = and(ic_valid_ff, _T_7694) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7696 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7697 = and(_T_7695, _T_7696) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7698 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7699 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7700 = and(_T_7698, _T_7699) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7701 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7702 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7703 = and(_T_7701, _T_7702) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7704 = or(_T_7700, _T_7703) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7705 = or(_T_7704, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7706 = bits(_T_7705, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7707 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7706 : @[Reg.scala 28:19] - _T_7707 <= _T_7697 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][77] <= _T_7707 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7708 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7709 = eq(_T_7708, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7710 = and(ic_valid_ff, _T_7709) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7711 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7712 = and(_T_7710, _T_7711) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7713 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7714 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7715 = and(_T_7713, _T_7714) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7716 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7717 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7718 = and(_T_7716, _T_7717) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7719 = or(_T_7715, _T_7718) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7720 = or(_T_7719, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7721 = bits(_T_7720, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7722 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7721 : @[Reg.scala 28:19] - _T_7722 <= _T_7712 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][78] <= _T_7722 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7723 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7724 = eq(_T_7723, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7725 = and(ic_valid_ff, _T_7724) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7726 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7727 = and(_T_7725, _T_7726) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7728 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7729 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7730 = and(_T_7728, _T_7729) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7731 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7732 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7733 = and(_T_7731, _T_7732) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7734 = or(_T_7730, _T_7733) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7735 = or(_T_7734, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7736 = bits(_T_7735, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7737 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7736 : @[Reg.scala 28:19] - _T_7737 <= _T_7727 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][79] <= _T_7737 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7738 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7739 = eq(_T_7738, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7740 = and(ic_valid_ff, _T_7739) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7741 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7742 = and(_T_7740, _T_7741) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7743 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7744 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7745 = and(_T_7743, _T_7744) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7746 = eq(perr_ic_index_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7747 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7748 = and(_T_7746, _T_7747) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7749 = or(_T_7745, _T_7748) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7750 = or(_T_7749, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7751 = bits(_T_7750, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7752 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7751 : @[Reg.scala 28:19] - _T_7752 <= _T_7742 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][80] <= _T_7752 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7753 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7754 = eq(_T_7753, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7755 = and(ic_valid_ff, _T_7754) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7756 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7757 = and(_T_7755, _T_7756) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7758 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7759 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7760 = and(_T_7758, _T_7759) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7761 = eq(perr_ic_index_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7762 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7763 = and(_T_7761, _T_7762) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7764 = or(_T_7760, _T_7763) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7765 = or(_T_7764, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7766 = bits(_T_7765, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7767 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7766 : @[Reg.scala 28:19] - _T_7767 <= _T_7757 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][81] <= _T_7767 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7768 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7769 = eq(_T_7768, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7770 = and(ic_valid_ff, _T_7769) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7771 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7772 = and(_T_7770, _T_7771) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7773 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7774 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7775 = and(_T_7773, _T_7774) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7776 = eq(perr_ic_index_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7777 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7778 = and(_T_7776, _T_7777) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7779 = or(_T_7775, _T_7778) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7780 = or(_T_7779, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7781 = bits(_T_7780, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7782 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7781 : @[Reg.scala 28:19] - _T_7782 <= _T_7772 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][82] <= _T_7782 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7783 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7784 = eq(_T_7783, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7785 = and(ic_valid_ff, _T_7784) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7786 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7787 = and(_T_7785, _T_7786) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7788 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7789 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7790 = and(_T_7788, _T_7789) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7791 = eq(perr_ic_index_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7792 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7793 = and(_T_7791, _T_7792) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7794 = or(_T_7790, _T_7793) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7795 = or(_T_7794, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7796 = bits(_T_7795, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7797 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7796 : @[Reg.scala 28:19] - _T_7797 <= _T_7787 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][83] <= _T_7797 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7798 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7799 = eq(_T_7798, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7800 = and(ic_valid_ff, _T_7799) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7801 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7802 = and(_T_7800, _T_7801) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7803 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7804 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7805 = and(_T_7803, _T_7804) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7806 = eq(perr_ic_index_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7807 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7808 = and(_T_7806, _T_7807) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7809 = or(_T_7805, _T_7808) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7810 = or(_T_7809, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7811 = bits(_T_7810, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7812 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7811 : @[Reg.scala 28:19] - _T_7812 <= _T_7802 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][84] <= _T_7812 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7813 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7814 = eq(_T_7813, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7815 = and(ic_valid_ff, _T_7814) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7816 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7817 = and(_T_7815, _T_7816) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7818 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7819 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7820 = and(_T_7818, _T_7819) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7821 = eq(perr_ic_index_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7822 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7823 = and(_T_7821, _T_7822) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7824 = or(_T_7820, _T_7823) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7825 = or(_T_7824, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7826 = bits(_T_7825, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7827 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7826 : @[Reg.scala 28:19] - _T_7827 <= _T_7817 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][85] <= _T_7827 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7828 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7829 = eq(_T_7828, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7830 = and(ic_valid_ff, _T_7829) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7831 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7832 = and(_T_7830, _T_7831) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7833 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7834 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7835 = and(_T_7833, _T_7834) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7836 = eq(perr_ic_index_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7837 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7838 = and(_T_7836, _T_7837) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7839 = or(_T_7835, _T_7838) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7840 = or(_T_7839, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7841 = bits(_T_7840, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7842 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7841 : @[Reg.scala 28:19] - _T_7842 <= _T_7832 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][86] <= _T_7842 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7843 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7844 = eq(_T_7843, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7845 = and(ic_valid_ff, _T_7844) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7846 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7847 = and(_T_7845, _T_7846) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7848 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7849 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7850 = and(_T_7848, _T_7849) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7851 = eq(perr_ic_index_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7852 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7853 = and(_T_7851, _T_7852) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7854 = or(_T_7850, _T_7853) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7855 = or(_T_7854, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7856 = bits(_T_7855, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7857 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7856 : @[Reg.scala 28:19] - _T_7857 <= _T_7847 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][87] <= _T_7857 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7858 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7859 = eq(_T_7858, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7860 = and(ic_valid_ff, _T_7859) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7861 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7862 = and(_T_7860, _T_7861) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7863 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7864 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7865 = and(_T_7863, _T_7864) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7866 = eq(perr_ic_index_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7867 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7868 = and(_T_7866, _T_7867) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7869 = or(_T_7865, _T_7868) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7870 = or(_T_7869, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7871 = bits(_T_7870, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7872 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7871 : @[Reg.scala 28:19] - _T_7872 <= _T_7862 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][88] <= _T_7872 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7873 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7874 = eq(_T_7873, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7875 = and(ic_valid_ff, _T_7874) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7876 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7877 = and(_T_7875, _T_7876) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7878 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7879 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7880 = and(_T_7878, _T_7879) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7881 = eq(perr_ic_index_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7882 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7883 = and(_T_7881, _T_7882) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7884 = or(_T_7880, _T_7883) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7885 = or(_T_7884, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7886 = bits(_T_7885, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7887 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7886 : @[Reg.scala 28:19] - _T_7887 <= _T_7877 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][89] <= _T_7887 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7888 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7889 = eq(_T_7888, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7890 = and(ic_valid_ff, _T_7889) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7891 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7892 = and(_T_7890, _T_7891) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7893 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7894 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7895 = and(_T_7893, _T_7894) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7896 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7897 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7898 = and(_T_7896, _T_7897) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7899 = or(_T_7895, _T_7898) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7900 = or(_T_7899, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7901 = bits(_T_7900, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7902 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7901 : @[Reg.scala 28:19] - _T_7902 <= _T_7892 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][90] <= _T_7902 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7903 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7904 = eq(_T_7903, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7905 = and(ic_valid_ff, _T_7904) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7906 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7907 = and(_T_7905, _T_7906) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7908 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7909 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7910 = and(_T_7908, _T_7909) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7911 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7912 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7913 = and(_T_7911, _T_7912) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7914 = or(_T_7910, _T_7913) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7915 = or(_T_7914, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7916 = bits(_T_7915, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7917 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7916 : @[Reg.scala 28:19] - _T_7917 <= _T_7907 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][91] <= _T_7917 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7918 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7919 = eq(_T_7918, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7920 = and(ic_valid_ff, _T_7919) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7921 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7922 = and(_T_7920, _T_7921) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7923 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7924 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7925 = and(_T_7923, _T_7924) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7926 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7927 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7928 = and(_T_7926, _T_7927) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7929 = or(_T_7925, _T_7928) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7930 = or(_T_7929, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7931 = bits(_T_7930, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7932 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7931 : @[Reg.scala 28:19] - _T_7932 <= _T_7922 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][92] <= _T_7932 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7933 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7934 = eq(_T_7933, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7935 = and(ic_valid_ff, _T_7934) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7936 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7937 = and(_T_7935, _T_7936) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7938 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7939 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7940 = and(_T_7938, _T_7939) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7941 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7942 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7943 = and(_T_7941, _T_7942) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7944 = or(_T_7940, _T_7943) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7945 = or(_T_7944, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7946 = bits(_T_7945, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7947 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7946 : @[Reg.scala 28:19] - _T_7947 <= _T_7937 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][93] <= _T_7947 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7948 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7949 = eq(_T_7948, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7950 = and(ic_valid_ff, _T_7949) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7951 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7952 = and(_T_7950, _T_7951) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7953 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7954 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7955 = and(_T_7953, _T_7954) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7956 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7957 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7958 = and(_T_7956, _T_7957) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7959 = or(_T_7955, _T_7958) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7960 = or(_T_7959, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7961 = bits(_T_7960, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7962 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7961 : @[Reg.scala 28:19] - _T_7962 <= _T_7952 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][94] <= _T_7962 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7963 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7964 = eq(_T_7963, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7965 = and(ic_valid_ff, _T_7964) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7966 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7967 = and(_T_7965, _T_7966) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7968 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7969 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7970 = and(_T_7968, _T_7969) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7971 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7972 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7973 = and(_T_7971, _T_7972) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7974 = or(_T_7970, _T_7973) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7975 = or(_T_7974, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7976 = bits(_T_7975, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7977 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7976 : @[Reg.scala 28:19] - _T_7977 <= _T_7967 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][95] <= _T_7977 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7978 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7979 = eq(_T_7978, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7980 = and(ic_valid_ff, _T_7979) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7981 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7982 = and(_T_7980, _T_7981) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7983 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7984 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_7985 = and(_T_7983, _T_7984) @[el2_ifu_mem_ctl.scala 762:59] - node _T_7986 = eq(perr_ic_index_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_7987 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_7988 = and(_T_7986, _T_7987) @[el2_ifu_mem_ctl.scala 762:124] - node _T_7989 = or(_T_7985, _T_7988) @[el2_ifu_mem_ctl.scala 762:81] - node _T_7990 = or(_T_7989, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_7991 = bits(_T_7990, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_7992 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_7991 : @[Reg.scala 28:19] - _T_7992 <= _T_7982 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][96] <= _T_7992 @[el2_ifu_mem_ctl.scala 761:41] - node _T_7993 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_7994 = eq(_T_7993, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_7995 = and(ic_valid_ff, _T_7994) @[el2_ifu_mem_ctl.scala 761:97] - node _T_7996 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_7997 = and(_T_7995, _T_7996) @[el2_ifu_mem_ctl.scala 761:122] - node _T_7998 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_7999 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8000 = and(_T_7998, _T_7999) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8001 = eq(perr_ic_index_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8002 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8003 = and(_T_8001, _T_8002) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8004 = or(_T_8000, _T_8003) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8005 = or(_T_8004, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8006 = bits(_T_8005, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8007 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8006 : @[Reg.scala 28:19] - _T_8007 <= _T_7997 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][97] <= _T_8007 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8008 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8009 = eq(_T_8008, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8010 = and(ic_valid_ff, _T_8009) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8011 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8012 = and(_T_8010, _T_8011) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8013 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8014 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8015 = and(_T_8013, _T_8014) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8016 = eq(perr_ic_index_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8017 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8018 = and(_T_8016, _T_8017) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8019 = or(_T_8015, _T_8018) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8020 = or(_T_8019, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8021 = bits(_T_8020, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8022 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8021 : @[Reg.scala 28:19] - _T_8022 <= _T_8012 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][98] <= _T_8022 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8023 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8024 = eq(_T_8023, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8025 = and(ic_valid_ff, _T_8024) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8026 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8027 = and(_T_8025, _T_8026) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8028 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8029 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8030 = and(_T_8028, _T_8029) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8031 = eq(perr_ic_index_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8032 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8033 = and(_T_8031, _T_8032) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8034 = or(_T_8030, _T_8033) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8035 = or(_T_8034, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8036 = bits(_T_8035, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8037 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8036 : @[Reg.scala 28:19] - _T_8037 <= _T_8027 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][99] <= _T_8037 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8038 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8039 = eq(_T_8038, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8040 = and(ic_valid_ff, _T_8039) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8041 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8042 = and(_T_8040, _T_8041) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8043 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8044 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8045 = and(_T_8043, _T_8044) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8046 = eq(perr_ic_index_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8047 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8048 = and(_T_8046, _T_8047) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8049 = or(_T_8045, _T_8048) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8050 = or(_T_8049, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8051 = bits(_T_8050, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8052 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8051 : @[Reg.scala 28:19] - _T_8052 <= _T_8042 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][100] <= _T_8052 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8053 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8054 = eq(_T_8053, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8055 = and(ic_valid_ff, _T_8054) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8056 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8057 = and(_T_8055, _T_8056) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8058 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8059 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8060 = and(_T_8058, _T_8059) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8061 = eq(perr_ic_index_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8062 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8063 = and(_T_8061, _T_8062) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8064 = or(_T_8060, _T_8063) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8065 = or(_T_8064, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8066 = bits(_T_8065, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8067 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8066 : @[Reg.scala 28:19] - _T_8067 <= _T_8057 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][101] <= _T_8067 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8068 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8069 = eq(_T_8068, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8070 = and(ic_valid_ff, _T_8069) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8071 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8072 = and(_T_8070, _T_8071) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8073 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8074 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8075 = and(_T_8073, _T_8074) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8076 = eq(perr_ic_index_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8077 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8078 = and(_T_8076, _T_8077) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8079 = or(_T_8075, _T_8078) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8080 = or(_T_8079, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8081 = bits(_T_8080, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8082 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8081 : @[Reg.scala 28:19] - _T_8082 <= _T_8072 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][102] <= _T_8082 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8083 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8084 = eq(_T_8083, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8085 = and(ic_valid_ff, _T_8084) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8086 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8087 = and(_T_8085, _T_8086) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8088 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8089 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8090 = and(_T_8088, _T_8089) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8091 = eq(perr_ic_index_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8092 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8093 = and(_T_8091, _T_8092) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8094 = or(_T_8090, _T_8093) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8095 = or(_T_8094, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8096 = bits(_T_8095, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8097 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8096 : @[Reg.scala 28:19] - _T_8097 <= _T_8087 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][103] <= _T_8097 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8098 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8099 = eq(_T_8098, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8100 = and(ic_valid_ff, _T_8099) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8101 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8102 = and(_T_8100, _T_8101) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8103 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8104 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8105 = and(_T_8103, _T_8104) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8106 = eq(perr_ic_index_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8107 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8108 = and(_T_8106, _T_8107) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8109 = or(_T_8105, _T_8108) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8110 = or(_T_8109, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8111 = bits(_T_8110, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8112 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8111 : @[Reg.scala 28:19] - _T_8112 <= _T_8102 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][104] <= _T_8112 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8113 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8114 = eq(_T_8113, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8115 = and(ic_valid_ff, _T_8114) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8116 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8117 = and(_T_8115, _T_8116) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8118 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8119 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8120 = and(_T_8118, _T_8119) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8121 = eq(perr_ic_index_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8122 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8123 = and(_T_8121, _T_8122) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8124 = or(_T_8120, _T_8123) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8125 = or(_T_8124, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8126 = bits(_T_8125, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8127 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8126 : @[Reg.scala 28:19] - _T_8127 <= _T_8117 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][105] <= _T_8127 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8128 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8129 = eq(_T_8128, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8130 = and(ic_valid_ff, _T_8129) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8131 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8132 = and(_T_8130, _T_8131) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8133 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8134 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8135 = and(_T_8133, _T_8134) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8136 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8137 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8138 = and(_T_8136, _T_8137) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8139 = or(_T_8135, _T_8138) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8140 = or(_T_8139, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8141 = bits(_T_8140, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8142 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8141 : @[Reg.scala 28:19] - _T_8142 <= _T_8132 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][106] <= _T_8142 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8143 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8144 = eq(_T_8143, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8145 = and(ic_valid_ff, _T_8144) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8146 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8147 = and(_T_8145, _T_8146) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8148 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8149 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8150 = and(_T_8148, _T_8149) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8151 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8152 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8153 = and(_T_8151, _T_8152) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8154 = or(_T_8150, _T_8153) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8155 = or(_T_8154, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8156 = bits(_T_8155, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8157 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8156 : @[Reg.scala 28:19] - _T_8157 <= _T_8147 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][107] <= _T_8157 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8158 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8159 = eq(_T_8158, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8160 = and(ic_valid_ff, _T_8159) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8161 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8162 = and(_T_8160, _T_8161) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8163 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8164 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8165 = and(_T_8163, _T_8164) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8166 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8167 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8168 = and(_T_8166, _T_8167) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8169 = or(_T_8165, _T_8168) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8170 = or(_T_8169, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8171 = bits(_T_8170, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8172 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8171 : @[Reg.scala 28:19] - _T_8172 <= _T_8162 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][108] <= _T_8172 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8173 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8174 = eq(_T_8173, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8175 = and(ic_valid_ff, _T_8174) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8176 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8177 = and(_T_8175, _T_8176) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8178 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8179 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8180 = and(_T_8178, _T_8179) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8181 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8182 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8183 = and(_T_8181, _T_8182) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8184 = or(_T_8180, _T_8183) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8185 = or(_T_8184, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8186 = bits(_T_8185, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8187 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8186 : @[Reg.scala 28:19] - _T_8187 <= _T_8177 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][109] <= _T_8187 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8188 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8189 = eq(_T_8188, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8190 = and(ic_valid_ff, _T_8189) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8191 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8192 = and(_T_8190, _T_8191) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8193 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8194 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8195 = and(_T_8193, _T_8194) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8196 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8197 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8198 = and(_T_8196, _T_8197) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8199 = or(_T_8195, _T_8198) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8200 = or(_T_8199, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8201 = bits(_T_8200, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8202 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8201 : @[Reg.scala 28:19] - _T_8202 <= _T_8192 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][110] <= _T_8202 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8203 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8204 = eq(_T_8203, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8205 = and(ic_valid_ff, _T_8204) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8206 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8207 = and(_T_8205, _T_8206) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8208 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8209 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8210 = and(_T_8208, _T_8209) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8211 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8212 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8213 = and(_T_8211, _T_8212) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8214 = or(_T_8210, _T_8213) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8215 = or(_T_8214, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8216 = bits(_T_8215, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8217 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8216 : @[Reg.scala 28:19] - _T_8217 <= _T_8207 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][111] <= _T_8217 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8218 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8219 = eq(_T_8218, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8220 = and(ic_valid_ff, _T_8219) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8221 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8222 = and(_T_8220, _T_8221) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8223 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8224 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8225 = and(_T_8223, _T_8224) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8226 = eq(perr_ic_index_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8227 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8228 = and(_T_8226, _T_8227) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8229 = or(_T_8225, _T_8228) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8230 = or(_T_8229, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8231 = bits(_T_8230, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8232 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8231 : @[Reg.scala 28:19] - _T_8232 <= _T_8222 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][112] <= _T_8232 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8233 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8234 = eq(_T_8233, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8235 = and(ic_valid_ff, _T_8234) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8236 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8237 = and(_T_8235, _T_8236) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8238 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8239 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8240 = and(_T_8238, _T_8239) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8241 = eq(perr_ic_index_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8242 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8243 = and(_T_8241, _T_8242) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8244 = or(_T_8240, _T_8243) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8245 = or(_T_8244, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8246 = bits(_T_8245, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8247 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8246 : @[Reg.scala 28:19] - _T_8247 <= _T_8237 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][113] <= _T_8247 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8248 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8249 = eq(_T_8248, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8250 = and(ic_valid_ff, _T_8249) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8251 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8252 = and(_T_8250, _T_8251) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8253 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8254 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8255 = and(_T_8253, _T_8254) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8256 = eq(perr_ic_index_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8257 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8258 = and(_T_8256, _T_8257) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8259 = or(_T_8255, _T_8258) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8260 = or(_T_8259, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8261 = bits(_T_8260, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8262 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8261 : @[Reg.scala 28:19] - _T_8262 <= _T_8252 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][114] <= _T_8262 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8263 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8264 = eq(_T_8263, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8265 = and(ic_valid_ff, _T_8264) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8266 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8267 = and(_T_8265, _T_8266) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8268 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8269 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8270 = and(_T_8268, _T_8269) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8271 = eq(perr_ic_index_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8272 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8273 = and(_T_8271, _T_8272) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8274 = or(_T_8270, _T_8273) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8275 = or(_T_8274, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8276 = bits(_T_8275, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8277 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8276 : @[Reg.scala 28:19] - _T_8277 <= _T_8267 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][115] <= _T_8277 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8278 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8279 = eq(_T_8278, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8280 = and(ic_valid_ff, _T_8279) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8281 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8282 = and(_T_8280, _T_8281) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8283 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8284 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8285 = and(_T_8283, _T_8284) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8286 = eq(perr_ic_index_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8287 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8288 = and(_T_8286, _T_8287) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8289 = or(_T_8285, _T_8288) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8290 = or(_T_8289, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8291 = bits(_T_8290, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8292 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8291 : @[Reg.scala 28:19] - _T_8292 <= _T_8282 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][116] <= _T_8292 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8293 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8294 = eq(_T_8293, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8295 = and(ic_valid_ff, _T_8294) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8296 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8297 = and(_T_8295, _T_8296) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8298 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8299 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8300 = and(_T_8298, _T_8299) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8301 = eq(perr_ic_index_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8302 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8303 = and(_T_8301, _T_8302) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8304 = or(_T_8300, _T_8303) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8305 = or(_T_8304, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8306 = bits(_T_8305, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8307 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8306 : @[Reg.scala 28:19] - _T_8307 <= _T_8297 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][117] <= _T_8307 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8308 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8309 = eq(_T_8308, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8310 = and(ic_valid_ff, _T_8309) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8311 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8312 = and(_T_8310, _T_8311) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8313 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8314 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8315 = and(_T_8313, _T_8314) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8316 = eq(perr_ic_index_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8317 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8318 = and(_T_8316, _T_8317) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8319 = or(_T_8315, _T_8318) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8320 = or(_T_8319, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8321 = bits(_T_8320, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8322 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8321 : @[Reg.scala 28:19] - _T_8322 <= _T_8312 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][118] <= _T_8322 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8323 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8324 = eq(_T_8323, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8325 = and(ic_valid_ff, _T_8324) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8326 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8327 = and(_T_8325, _T_8326) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8328 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8329 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8330 = and(_T_8328, _T_8329) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8331 = eq(perr_ic_index_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8332 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8333 = and(_T_8331, _T_8332) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8334 = or(_T_8330, _T_8333) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8335 = or(_T_8334, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8336 = bits(_T_8335, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8337 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8336 : @[Reg.scala 28:19] - _T_8337 <= _T_8327 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][119] <= _T_8337 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8338 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8339 = eq(_T_8338, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8340 = and(ic_valid_ff, _T_8339) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8341 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8342 = and(_T_8340, _T_8341) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8343 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8344 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8345 = and(_T_8343, _T_8344) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8346 = eq(perr_ic_index_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8347 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8348 = and(_T_8346, _T_8347) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8349 = or(_T_8345, _T_8348) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8350 = or(_T_8349, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8351 = bits(_T_8350, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8352 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8351 : @[Reg.scala 28:19] - _T_8352 <= _T_8342 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][120] <= _T_8352 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8353 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8354 = eq(_T_8353, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8355 = and(ic_valid_ff, _T_8354) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8356 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8357 = and(_T_8355, _T_8356) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8358 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8359 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8360 = and(_T_8358, _T_8359) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8361 = eq(perr_ic_index_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8362 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8363 = and(_T_8361, _T_8362) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8364 = or(_T_8360, _T_8363) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8365 = or(_T_8364, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8366 = bits(_T_8365, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8367 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8366 : @[Reg.scala 28:19] - _T_8367 <= _T_8357 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][121] <= _T_8367 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8368 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8369 = eq(_T_8368, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8370 = and(ic_valid_ff, _T_8369) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8371 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8372 = and(_T_8370, _T_8371) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8373 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8374 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8375 = and(_T_8373, _T_8374) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8376 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8377 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8378 = and(_T_8376, _T_8377) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8379 = or(_T_8375, _T_8378) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8380 = or(_T_8379, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8381 = bits(_T_8380, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8382 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8381 : @[Reg.scala 28:19] - _T_8382 <= _T_8372 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][122] <= _T_8382 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8383 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8384 = eq(_T_8383, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8385 = and(ic_valid_ff, _T_8384) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8386 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8387 = and(_T_8385, _T_8386) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8388 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8389 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8390 = and(_T_8388, _T_8389) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8391 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8392 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8393 = and(_T_8391, _T_8392) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8394 = or(_T_8390, _T_8393) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8395 = or(_T_8394, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8396 = bits(_T_8395, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8397 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8396 : @[Reg.scala 28:19] - _T_8397 <= _T_8387 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][123] <= _T_8397 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8398 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8399 = eq(_T_8398, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8400 = and(ic_valid_ff, _T_8399) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8401 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8402 = and(_T_8400, _T_8401) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8403 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8404 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8405 = and(_T_8403, _T_8404) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8406 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8407 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8408 = and(_T_8406, _T_8407) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8409 = or(_T_8405, _T_8408) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8410 = or(_T_8409, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8411 = bits(_T_8410, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8412 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8411 : @[Reg.scala 28:19] - _T_8412 <= _T_8402 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][124] <= _T_8412 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8413 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8414 = eq(_T_8413, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8415 = and(ic_valid_ff, _T_8414) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8416 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8417 = and(_T_8415, _T_8416) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8418 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8419 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8420 = and(_T_8418, _T_8419) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8421 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8422 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8423 = and(_T_8421, _T_8422) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8424 = or(_T_8420, _T_8423) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8425 = or(_T_8424, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8426 = bits(_T_8425, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8427 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8426 : @[Reg.scala 28:19] - _T_8427 <= _T_8417 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][125] <= _T_8427 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8428 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8429 = eq(_T_8428, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8430 = and(ic_valid_ff, _T_8429) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8431 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8432 = and(_T_8430, _T_8431) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8433 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8434 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8435 = and(_T_8433, _T_8434) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8436 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8437 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8438 = and(_T_8436, _T_8437) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8439 = or(_T_8435, _T_8438) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8440 = or(_T_8439, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8441 = bits(_T_8440, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8442 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8441 : @[Reg.scala 28:19] - _T_8442 <= _T_8432 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][126] <= _T_8442 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8443 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8444 = eq(_T_8443, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8445 = and(ic_valid_ff, _T_8444) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8446 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8447 = and(_T_8445, _T_8446) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8448 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8449 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8450 = and(_T_8448, _T_8449) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8451 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8452 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8453 = and(_T_8451, _T_8452) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8454 = or(_T_8450, _T_8453) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8455 = or(_T_8454, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8456 = bits(_T_8455, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8457 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8456 : @[Reg.scala 28:19] - _T_8457 <= _T_8447 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[0][127] <= _T_8457 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8458 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8459 = eq(_T_8458, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8460 = and(ic_valid_ff, _T_8459) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8461 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8462 = and(_T_8460, _T_8461) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8463 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8464 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8465 = and(_T_8463, _T_8464) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8466 = eq(perr_ic_index_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8467 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8468 = and(_T_8466, _T_8467) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8469 = or(_T_8465, _T_8468) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8470 = or(_T_8469, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8471 = bits(_T_8470, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8472 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8471 : @[Reg.scala 28:19] - _T_8472 <= _T_8462 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][96] <= _T_8472 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8473 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8474 = eq(_T_8473, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8475 = and(ic_valid_ff, _T_8474) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8476 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8477 = and(_T_8475, _T_8476) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8478 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8479 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8480 = and(_T_8478, _T_8479) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8481 = eq(perr_ic_index_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8482 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8483 = and(_T_8481, _T_8482) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8484 = or(_T_8480, _T_8483) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8485 = or(_T_8484, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8486 = bits(_T_8485, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8487 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8486 : @[Reg.scala 28:19] - _T_8487 <= _T_8477 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][97] <= _T_8487 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8488 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8489 = eq(_T_8488, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8490 = and(ic_valid_ff, _T_8489) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8491 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8492 = and(_T_8490, _T_8491) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8493 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8494 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8495 = and(_T_8493, _T_8494) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8496 = eq(perr_ic_index_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8497 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8498 = and(_T_8496, _T_8497) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8499 = or(_T_8495, _T_8498) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8500 = or(_T_8499, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8501 = bits(_T_8500, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8502 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8501 : @[Reg.scala 28:19] - _T_8502 <= _T_8492 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][98] <= _T_8502 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8503 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8504 = eq(_T_8503, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8505 = and(ic_valid_ff, _T_8504) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8506 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8507 = and(_T_8505, _T_8506) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8508 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8509 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8510 = and(_T_8508, _T_8509) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8511 = eq(perr_ic_index_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8512 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8513 = and(_T_8511, _T_8512) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8514 = or(_T_8510, _T_8513) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8515 = or(_T_8514, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8516 = bits(_T_8515, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8517 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8516 : @[Reg.scala 28:19] - _T_8517 <= _T_8507 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][99] <= _T_8517 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8518 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8519 = eq(_T_8518, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8520 = and(ic_valid_ff, _T_8519) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8521 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8522 = and(_T_8520, _T_8521) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8523 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8524 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8525 = and(_T_8523, _T_8524) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8526 = eq(perr_ic_index_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8527 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8528 = and(_T_8526, _T_8527) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8529 = or(_T_8525, _T_8528) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8530 = or(_T_8529, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8531 = bits(_T_8530, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8532 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8531 : @[Reg.scala 28:19] - _T_8532 <= _T_8522 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][100] <= _T_8532 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8533 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8534 = eq(_T_8533, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8535 = and(ic_valid_ff, _T_8534) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8536 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8537 = and(_T_8535, _T_8536) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8538 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8539 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8540 = and(_T_8538, _T_8539) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8541 = eq(perr_ic_index_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8542 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8543 = and(_T_8541, _T_8542) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8544 = or(_T_8540, _T_8543) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8545 = or(_T_8544, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8546 = bits(_T_8545, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8547 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8546 : @[Reg.scala 28:19] - _T_8547 <= _T_8537 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][101] <= _T_8547 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8548 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8549 = eq(_T_8548, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8550 = and(ic_valid_ff, _T_8549) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8551 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8552 = and(_T_8550, _T_8551) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8553 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8554 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8555 = and(_T_8553, _T_8554) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8556 = eq(perr_ic_index_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8557 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8558 = and(_T_8556, _T_8557) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8559 = or(_T_8555, _T_8558) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8560 = or(_T_8559, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8561 = bits(_T_8560, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8562 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8561 : @[Reg.scala 28:19] - _T_8562 <= _T_8552 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][102] <= _T_8562 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8563 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8564 = eq(_T_8563, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8565 = and(ic_valid_ff, _T_8564) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8566 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8567 = and(_T_8565, _T_8566) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8568 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8569 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8570 = and(_T_8568, _T_8569) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8571 = eq(perr_ic_index_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8572 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8573 = and(_T_8571, _T_8572) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8574 = or(_T_8570, _T_8573) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8575 = or(_T_8574, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8576 = bits(_T_8575, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8577 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8576 : @[Reg.scala 28:19] - _T_8577 <= _T_8567 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][103] <= _T_8577 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8578 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8579 = eq(_T_8578, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8580 = and(ic_valid_ff, _T_8579) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8581 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8582 = and(_T_8580, _T_8581) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8583 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8584 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8585 = and(_T_8583, _T_8584) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8586 = eq(perr_ic_index_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8587 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8588 = and(_T_8586, _T_8587) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8589 = or(_T_8585, _T_8588) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8590 = or(_T_8589, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8591 = bits(_T_8590, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8592 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8591 : @[Reg.scala 28:19] - _T_8592 <= _T_8582 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][104] <= _T_8592 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8593 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8594 = eq(_T_8593, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8595 = and(ic_valid_ff, _T_8594) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8596 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8597 = and(_T_8595, _T_8596) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8598 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8599 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8600 = and(_T_8598, _T_8599) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8601 = eq(perr_ic_index_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8602 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8603 = and(_T_8601, _T_8602) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8604 = or(_T_8600, _T_8603) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8605 = or(_T_8604, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8606 = bits(_T_8605, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8607 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8606 : @[Reg.scala 28:19] - _T_8607 <= _T_8597 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][105] <= _T_8607 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8608 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8609 = eq(_T_8608, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8610 = and(ic_valid_ff, _T_8609) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8611 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8612 = and(_T_8610, _T_8611) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8613 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8614 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8615 = and(_T_8613, _T_8614) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8616 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8617 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8618 = and(_T_8616, _T_8617) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8619 = or(_T_8615, _T_8618) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8620 = or(_T_8619, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8621 = bits(_T_8620, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8622 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8621 : @[Reg.scala 28:19] - _T_8622 <= _T_8612 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][106] <= _T_8622 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8623 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8624 = eq(_T_8623, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8625 = and(ic_valid_ff, _T_8624) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8626 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8627 = and(_T_8625, _T_8626) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8628 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8629 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8630 = and(_T_8628, _T_8629) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8631 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8632 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8633 = and(_T_8631, _T_8632) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8634 = or(_T_8630, _T_8633) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8635 = or(_T_8634, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8636 = bits(_T_8635, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8637 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8636 : @[Reg.scala 28:19] - _T_8637 <= _T_8627 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][107] <= _T_8637 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8638 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8639 = eq(_T_8638, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8640 = and(ic_valid_ff, _T_8639) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8641 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8642 = and(_T_8640, _T_8641) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8643 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8644 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8645 = and(_T_8643, _T_8644) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8646 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8647 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8648 = and(_T_8646, _T_8647) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8649 = or(_T_8645, _T_8648) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8650 = or(_T_8649, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8651 = bits(_T_8650, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8652 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8651 : @[Reg.scala 28:19] - _T_8652 <= _T_8642 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][108] <= _T_8652 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8653 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8654 = eq(_T_8653, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8655 = and(ic_valid_ff, _T_8654) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8656 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8657 = and(_T_8655, _T_8656) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8658 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8659 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8660 = and(_T_8658, _T_8659) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8661 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8662 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8663 = and(_T_8661, _T_8662) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8664 = or(_T_8660, _T_8663) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8665 = or(_T_8664, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8666 = bits(_T_8665, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8667 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8666 : @[Reg.scala 28:19] - _T_8667 <= _T_8657 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][109] <= _T_8667 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8668 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8669 = eq(_T_8668, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8670 = and(ic_valid_ff, _T_8669) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8671 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8672 = and(_T_8670, _T_8671) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8673 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8674 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8675 = and(_T_8673, _T_8674) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8676 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8677 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8678 = and(_T_8676, _T_8677) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8679 = or(_T_8675, _T_8678) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8680 = or(_T_8679, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8681 = bits(_T_8680, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8682 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8681 : @[Reg.scala 28:19] - _T_8682 <= _T_8672 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][110] <= _T_8682 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8683 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8684 = eq(_T_8683, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8685 = and(ic_valid_ff, _T_8684) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8686 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8687 = and(_T_8685, _T_8686) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8688 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8689 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8690 = and(_T_8688, _T_8689) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8691 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8692 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8693 = and(_T_8691, _T_8692) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8694 = or(_T_8690, _T_8693) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8695 = or(_T_8694, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8696 = bits(_T_8695, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8697 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8696 : @[Reg.scala 28:19] - _T_8697 <= _T_8687 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][111] <= _T_8697 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8698 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8699 = eq(_T_8698, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8700 = and(ic_valid_ff, _T_8699) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8701 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8702 = and(_T_8700, _T_8701) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8703 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8704 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8705 = and(_T_8703, _T_8704) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8706 = eq(perr_ic_index_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8707 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8708 = and(_T_8706, _T_8707) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8709 = or(_T_8705, _T_8708) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8710 = or(_T_8709, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8711 = bits(_T_8710, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8712 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8711 : @[Reg.scala 28:19] - _T_8712 <= _T_8702 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][112] <= _T_8712 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8713 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8714 = eq(_T_8713, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8715 = and(ic_valid_ff, _T_8714) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8716 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8717 = and(_T_8715, _T_8716) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8718 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8719 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8720 = and(_T_8718, _T_8719) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8721 = eq(perr_ic_index_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8722 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8723 = and(_T_8721, _T_8722) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8724 = or(_T_8720, _T_8723) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8725 = or(_T_8724, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8726 = bits(_T_8725, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8727 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8726 : @[Reg.scala 28:19] - _T_8727 <= _T_8717 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][113] <= _T_8727 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8728 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8729 = eq(_T_8728, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8730 = and(ic_valid_ff, _T_8729) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8731 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8732 = and(_T_8730, _T_8731) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8733 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8734 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8735 = and(_T_8733, _T_8734) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8736 = eq(perr_ic_index_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8737 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8738 = and(_T_8736, _T_8737) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8739 = or(_T_8735, _T_8738) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8740 = or(_T_8739, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8741 = bits(_T_8740, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8742 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8741 : @[Reg.scala 28:19] - _T_8742 <= _T_8732 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][114] <= _T_8742 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8743 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8744 = eq(_T_8743, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8745 = and(ic_valid_ff, _T_8744) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8746 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8747 = and(_T_8745, _T_8746) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8748 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8749 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8750 = and(_T_8748, _T_8749) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8751 = eq(perr_ic_index_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8752 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8753 = and(_T_8751, _T_8752) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8754 = or(_T_8750, _T_8753) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8755 = or(_T_8754, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8756 = bits(_T_8755, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8757 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8756 : @[Reg.scala 28:19] - _T_8757 <= _T_8747 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][115] <= _T_8757 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8758 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8759 = eq(_T_8758, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8760 = and(ic_valid_ff, _T_8759) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8761 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8762 = and(_T_8760, _T_8761) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8763 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8764 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8765 = and(_T_8763, _T_8764) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8766 = eq(perr_ic_index_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8767 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8768 = and(_T_8766, _T_8767) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8769 = or(_T_8765, _T_8768) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8770 = or(_T_8769, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8771 = bits(_T_8770, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8772 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8771 : @[Reg.scala 28:19] - _T_8772 <= _T_8762 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][116] <= _T_8772 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8773 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8774 = eq(_T_8773, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8775 = and(ic_valid_ff, _T_8774) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8776 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8777 = and(_T_8775, _T_8776) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8778 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8779 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8780 = and(_T_8778, _T_8779) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8781 = eq(perr_ic_index_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8782 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8783 = and(_T_8781, _T_8782) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8784 = or(_T_8780, _T_8783) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8785 = or(_T_8784, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8786 = bits(_T_8785, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8787 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8786 : @[Reg.scala 28:19] - _T_8787 <= _T_8777 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][117] <= _T_8787 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8788 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8789 = eq(_T_8788, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8790 = and(ic_valid_ff, _T_8789) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8791 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8792 = and(_T_8790, _T_8791) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8793 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8794 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8795 = and(_T_8793, _T_8794) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8796 = eq(perr_ic_index_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8797 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8798 = and(_T_8796, _T_8797) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8799 = or(_T_8795, _T_8798) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8800 = or(_T_8799, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8801 = bits(_T_8800, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8802 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8801 : @[Reg.scala 28:19] - _T_8802 <= _T_8792 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][118] <= _T_8802 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8803 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8804 = eq(_T_8803, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8805 = and(ic_valid_ff, _T_8804) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8806 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8807 = and(_T_8805, _T_8806) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8808 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8809 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8810 = and(_T_8808, _T_8809) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8811 = eq(perr_ic_index_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8812 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8813 = and(_T_8811, _T_8812) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8814 = or(_T_8810, _T_8813) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8815 = or(_T_8814, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8816 = bits(_T_8815, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8817 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8816 : @[Reg.scala 28:19] - _T_8817 <= _T_8807 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][119] <= _T_8817 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8818 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8819 = eq(_T_8818, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8820 = and(ic_valid_ff, _T_8819) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8821 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8822 = and(_T_8820, _T_8821) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8823 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8824 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8825 = and(_T_8823, _T_8824) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8826 = eq(perr_ic_index_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8827 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8828 = and(_T_8826, _T_8827) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8829 = or(_T_8825, _T_8828) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8830 = or(_T_8829, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8831 = bits(_T_8830, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8832 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8831 : @[Reg.scala 28:19] - _T_8832 <= _T_8822 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][120] <= _T_8832 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8833 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8834 = eq(_T_8833, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8835 = and(ic_valid_ff, _T_8834) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8836 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8837 = and(_T_8835, _T_8836) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8838 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8839 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8840 = and(_T_8838, _T_8839) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8841 = eq(perr_ic_index_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8842 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8843 = and(_T_8841, _T_8842) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8844 = or(_T_8840, _T_8843) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8845 = or(_T_8844, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8846 = bits(_T_8845, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8847 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8846 : @[Reg.scala 28:19] - _T_8847 <= _T_8837 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][121] <= _T_8847 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8848 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8849 = eq(_T_8848, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8850 = and(ic_valid_ff, _T_8849) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8851 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8852 = and(_T_8850, _T_8851) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8853 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8854 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8855 = and(_T_8853, _T_8854) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8856 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8857 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8858 = and(_T_8856, _T_8857) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8859 = or(_T_8855, _T_8858) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8860 = or(_T_8859, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8861 = bits(_T_8860, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8862 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8861 : @[Reg.scala 28:19] - _T_8862 <= _T_8852 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][122] <= _T_8862 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8863 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8864 = eq(_T_8863, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8865 = and(ic_valid_ff, _T_8864) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8866 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8867 = and(_T_8865, _T_8866) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8868 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8869 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8870 = and(_T_8868, _T_8869) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8871 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8872 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8873 = and(_T_8871, _T_8872) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8874 = or(_T_8870, _T_8873) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8875 = or(_T_8874, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8876 = bits(_T_8875, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8877 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8876 : @[Reg.scala 28:19] - _T_8877 <= _T_8867 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][123] <= _T_8877 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8878 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8879 = eq(_T_8878, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8880 = and(ic_valid_ff, _T_8879) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8881 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8882 = and(_T_8880, _T_8881) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8883 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8884 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8885 = and(_T_8883, _T_8884) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8886 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8887 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8888 = and(_T_8886, _T_8887) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8889 = or(_T_8885, _T_8888) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8890 = or(_T_8889, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8891 = bits(_T_8890, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8892 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8891 : @[Reg.scala 28:19] - _T_8892 <= _T_8882 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][124] <= _T_8892 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8893 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8894 = eq(_T_8893, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8895 = and(ic_valid_ff, _T_8894) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8896 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8897 = and(_T_8895, _T_8896) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8898 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8899 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8900 = and(_T_8898, _T_8899) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8901 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8902 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8903 = and(_T_8901, _T_8902) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8904 = or(_T_8900, _T_8903) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8905 = or(_T_8904, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8906 = bits(_T_8905, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8907 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8906 : @[Reg.scala 28:19] - _T_8907 <= _T_8897 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][125] <= _T_8907 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8908 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8909 = eq(_T_8908, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8910 = and(ic_valid_ff, _T_8909) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8911 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8912 = and(_T_8910, _T_8911) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8913 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8914 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8915 = and(_T_8913, _T_8914) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8916 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8917 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8918 = and(_T_8916, _T_8917) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8919 = or(_T_8915, _T_8918) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8920 = or(_T_8919, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8921 = bits(_T_8920, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8922 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8921 : @[Reg.scala 28:19] - _T_8922 <= _T_8912 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][126] <= _T_8922 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8923 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 761:115] - node _T_8924 = eq(_T_8923, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:99] - node _T_8925 = and(ic_valid_ff, _T_8924) @[el2_ifu_mem_ctl.scala 761:97] - node _T_8926 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 761:124] - node _T_8927 = and(_T_8925, _T_8926) @[el2_ifu_mem_ctl.scala 761:122] - node _T_8928 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 762:37] - node _T_8929 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 762:76] - node _T_8930 = and(_T_8928, _T_8929) @[el2_ifu_mem_ctl.scala 762:59] - node _T_8931 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 762:102] - node _T_8932 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 762:142] - node _T_8933 = and(_T_8931, _T_8932) @[el2_ifu_mem_ctl.scala 762:124] - node _T_8934 = or(_T_8930, _T_8933) @[el2_ifu_mem_ctl.scala 762:81] - node _T_8935 = or(_T_8934, reset_all_tags) @[el2_ifu_mem_ctl.scala 762:147] - node _T_8936 = bits(_T_8935, 0, 0) @[el2_ifu_mem_ctl.scala 762:166] - reg _T_8937 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_8936 : @[Reg.scala 28:19] - _T_8937 <= _T_8927 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - ic_tag_valid_out[1][127] <= _T_8937 @[el2_ifu_mem_ctl.scala 761:41] - node _T_8938 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8939 = mux(_T_8938, ic_tag_valid_out[0][0], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8940 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8941 = mux(_T_8940, ic_tag_valid_out[0][1], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8942 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8943 = mux(_T_8942, ic_tag_valid_out[0][2], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8944 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8945 = mux(_T_8944, ic_tag_valid_out[0][3], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8946 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8947 = mux(_T_8946, ic_tag_valid_out[0][4], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8948 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8949 = mux(_T_8948, ic_tag_valid_out[0][5], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8950 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8951 = mux(_T_8950, ic_tag_valid_out[0][6], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8952 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8953 = mux(_T_8952, ic_tag_valid_out[0][7], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8954 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8955 = mux(_T_8954, ic_tag_valid_out[0][8], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8956 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8957 = mux(_T_8956, ic_tag_valid_out[0][9], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8958 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8959 = mux(_T_8958, ic_tag_valid_out[0][10], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8960 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8961 = mux(_T_8960, ic_tag_valid_out[0][11], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8962 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8963 = mux(_T_8962, ic_tag_valid_out[0][12], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8964 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8965 = mux(_T_8964, ic_tag_valid_out[0][13], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8966 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8967 = mux(_T_8966, ic_tag_valid_out[0][14], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8968 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8969 = mux(_T_8968, ic_tag_valid_out[0][15], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8970 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8971 = mux(_T_8970, ic_tag_valid_out[0][16], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8972 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8973 = mux(_T_8972, ic_tag_valid_out[0][17], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8974 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8975 = mux(_T_8974, ic_tag_valid_out[0][18], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8976 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8977 = mux(_T_8976, ic_tag_valid_out[0][19], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8978 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8979 = mux(_T_8978, ic_tag_valid_out[0][20], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8980 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8981 = mux(_T_8980, ic_tag_valid_out[0][21], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8982 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8983 = mux(_T_8982, ic_tag_valid_out[0][22], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8984 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8985 = mux(_T_8984, ic_tag_valid_out[0][23], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8986 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8987 = mux(_T_8986, ic_tag_valid_out[0][24], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8988 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8989 = mux(_T_8988, ic_tag_valid_out[0][25], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8990 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8991 = mux(_T_8990, ic_tag_valid_out[0][26], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8992 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8993 = mux(_T_8992, ic_tag_valid_out[0][27], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8994 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8995 = mux(_T_8994, ic_tag_valid_out[0][28], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8996 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8997 = mux(_T_8996, ic_tag_valid_out[0][29], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_8998 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_8999 = mux(_T_8998, ic_tag_valid_out[0][30], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9000 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9001 = mux(_T_9000, ic_tag_valid_out[0][31], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9002 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9003 = mux(_T_9002, ic_tag_valid_out[0][32], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9004 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9005 = mux(_T_9004, ic_tag_valid_out[0][33], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9006 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9007 = mux(_T_9006, ic_tag_valid_out[0][34], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9008 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9009 = mux(_T_9008, ic_tag_valid_out[0][35], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9010 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9011 = mux(_T_9010, ic_tag_valid_out[0][36], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9012 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9013 = mux(_T_9012, ic_tag_valid_out[0][37], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9014 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9015 = mux(_T_9014, ic_tag_valid_out[0][38], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9016 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9017 = mux(_T_9016, ic_tag_valid_out[0][39], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9018 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9019 = mux(_T_9018, ic_tag_valid_out[0][40], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9020 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9021 = mux(_T_9020, ic_tag_valid_out[0][41], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9022 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9023 = mux(_T_9022, ic_tag_valid_out[0][42], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9024 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9025 = mux(_T_9024, ic_tag_valid_out[0][43], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9026 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9027 = mux(_T_9026, ic_tag_valid_out[0][44], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9028 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9029 = mux(_T_9028, ic_tag_valid_out[0][45], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9030 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9031 = mux(_T_9030, ic_tag_valid_out[0][46], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9032 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9033 = mux(_T_9032, ic_tag_valid_out[0][47], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9034 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9035 = mux(_T_9034, ic_tag_valid_out[0][48], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9036 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9037 = mux(_T_9036, ic_tag_valid_out[0][49], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9038 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9039 = mux(_T_9038, ic_tag_valid_out[0][50], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9040 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9041 = mux(_T_9040, ic_tag_valid_out[0][51], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9042 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9043 = mux(_T_9042, ic_tag_valid_out[0][52], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9044 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9045 = mux(_T_9044, ic_tag_valid_out[0][53], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9046 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9047 = mux(_T_9046, ic_tag_valid_out[0][54], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9048 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9049 = mux(_T_9048, ic_tag_valid_out[0][55], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9050 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9051 = mux(_T_9050, ic_tag_valid_out[0][56], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9052 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9053 = mux(_T_9052, ic_tag_valid_out[0][57], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9054 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9055 = mux(_T_9054, ic_tag_valid_out[0][58], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9056 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9057 = mux(_T_9056, ic_tag_valid_out[0][59], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9058 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9059 = mux(_T_9058, ic_tag_valid_out[0][60], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9061 = mux(_T_9060, ic_tag_valid_out[0][61], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9062 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9063 = mux(_T_9062, ic_tag_valid_out[0][62], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9064 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9065 = mux(_T_9064, ic_tag_valid_out[0][63], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9066 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9067 = mux(_T_9066, ic_tag_valid_out[0][64], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9068 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9069 = mux(_T_9068, ic_tag_valid_out[0][65], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9070 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9071 = mux(_T_9070, ic_tag_valid_out[0][66], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9072 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9073 = mux(_T_9072, ic_tag_valid_out[0][67], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9074 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9075 = mux(_T_9074, ic_tag_valid_out[0][68], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9076 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9077 = mux(_T_9076, ic_tag_valid_out[0][69], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9078 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9079 = mux(_T_9078, ic_tag_valid_out[0][70], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9080 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9081 = mux(_T_9080, ic_tag_valid_out[0][71], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9082 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9083 = mux(_T_9082, ic_tag_valid_out[0][72], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9084 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9085 = mux(_T_9084, ic_tag_valid_out[0][73], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9086 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9087 = mux(_T_9086, ic_tag_valid_out[0][74], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9088 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9089 = mux(_T_9088, ic_tag_valid_out[0][75], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9090 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9091 = mux(_T_9090, ic_tag_valid_out[0][76], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9092 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9093 = mux(_T_9092, ic_tag_valid_out[0][77], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9094 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9095 = mux(_T_9094, ic_tag_valid_out[0][78], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9096 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9097 = mux(_T_9096, ic_tag_valid_out[0][79], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9098 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9099 = mux(_T_9098, ic_tag_valid_out[0][80], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9100 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9101 = mux(_T_9100, ic_tag_valid_out[0][81], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9102 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9103 = mux(_T_9102, ic_tag_valid_out[0][82], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9104 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9105 = mux(_T_9104, ic_tag_valid_out[0][83], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9106 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9107 = mux(_T_9106, ic_tag_valid_out[0][84], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9108 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9109 = mux(_T_9108, ic_tag_valid_out[0][85], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9110 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9111 = mux(_T_9110, ic_tag_valid_out[0][86], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9112 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9113 = mux(_T_9112, ic_tag_valid_out[0][87], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9114 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9115 = mux(_T_9114, ic_tag_valid_out[0][88], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9116 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9117 = mux(_T_9116, ic_tag_valid_out[0][89], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9118 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9119 = mux(_T_9118, ic_tag_valid_out[0][90], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9121 = mux(_T_9120, ic_tag_valid_out[0][91], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9122 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9123 = mux(_T_9122, ic_tag_valid_out[0][92], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9124 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9125 = mux(_T_9124, ic_tag_valid_out[0][93], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9126 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9127 = mux(_T_9126, ic_tag_valid_out[0][94], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9128 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9129 = mux(_T_9128, ic_tag_valid_out[0][95], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9130 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9131 = mux(_T_9130, ic_tag_valid_out[0][96], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9132 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9133 = mux(_T_9132, ic_tag_valid_out[0][97], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9134 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9135 = mux(_T_9134, ic_tag_valid_out[0][98], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9136 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9137 = mux(_T_9136, ic_tag_valid_out[0][99], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9138 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9139 = mux(_T_9138, ic_tag_valid_out[0][100], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9141 = mux(_T_9140, ic_tag_valid_out[0][101], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9142 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9143 = mux(_T_9142, ic_tag_valid_out[0][102], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9144 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9145 = mux(_T_9144, ic_tag_valid_out[0][103], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9146 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9147 = mux(_T_9146, ic_tag_valid_out[0][104], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9148 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9149 = mux(_T_9148, ic_tag_valid_out[0][105], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9151 = mux(_T_9150, ic_tag_valid_out[0][106], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9152 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9153 = mux(_T_9152, ic_tag_valid_out[0][107], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9154 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9155 = mux(_T_9154, ic_tag_valid_out[0][108], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9156 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9157 = mux(_T_9156, ic_tag_valid_out[0][109], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9158 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9159 = mux(_T_9158, ic_tag_valid_out[0][110], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9160 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9161 = mux(_T_9160, ic_tag_valid_out[0][111], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9162 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9163 = mux(_T_9162, ic_tag_valid_out[0][112], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9164 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9165 = mux(_T_9164, ic_tag_valid_out[0][113], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9166 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9167 = mux(_T_9166, ic_tag_valid_out[0][114], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9168 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9169 = mux(_T_9168, ic_tag_valid_out[0][115], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9171 = mux(_T_9170, ic_tag_valid_out[0][116], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9172 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9173 = mux(_T_9172, ic_tag_valid_out[0][117], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9174 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9175 = mux(_T_9174, ic_tag_valid_out[0][118], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9176 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9177 = mux(_T_9176, ic_tag_valid_out[0][119], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9178 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9179 = mux(_T_9178, ic_tag_valid_out[0][120], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9181 = mux(_T_9180, ic_tag_valid_out[0][121], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9182 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9183 = mux(_T_9182, ic_tag_valid_out[0][122], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9184 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9185 = mux(_T_9184, ic_tag_valid_out[0][123], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9186 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9187 = mux(_T_9186, ic_tag_valid_out[0][124], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9188 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9189 = mux(_T_9188, ic_tag_valid_out[0][125], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9190 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9191 = mux(_T_9190, ic_tag_valid_out[0][126], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9192 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9193 = mux(_T_9192, ic_tag_valid_out[0][127], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9194 = or(_T_8939, _T_8941) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9195 = or(_T_9194, _T_8943) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9196 = or(_T_9195, _T_8945) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9197 = or(_T_9196, _T_8947) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9198 = or(_T_9197, _T_8949) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9199 = or(_T_9198, _T_8951) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9200 = or(_T_9199, _T_8953) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9201 = or(_T_9200, _T_8955) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9202 = or(_T_9201, _T_8957) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9203 = or(_T_9202, _T_8959) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9204 = or(_T_9203, _T_8961) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9205 = or(_T_9204, _T_8963) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9206 = or(_T_9205, _T_8965) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9207 = or(_T_9206, _T_8967) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9208 = or(_T_9207, _T_8969) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9209 = or(_T_9208, _T_8971) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9210 = or(_T_9209, _T_8973) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9211 = or(_T_9210, _T_8975) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9212 = or(_T_9211, _T_8977) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9213 = or(_T_9212, _T_8979) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9214 = or(_T_9213, _T_8981) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9215 = or(_T_9214, _T_8983) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9216 = or(_T_9215, _T_8985) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9217 = or(_T_9216, _T_8987) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9218 = or(_T_9217, _T_8989) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9219 = or(_T_9218, _T_8991) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9220 = or(_T_9219, _T_8993) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9221 = or(_T_9220, _T_8995) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9222 = or(_T_9221, _T_8997) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9223 = or(_T_9222, _T_8999) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9224 = or(_T_9223, _T_9001) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9225 = or(_T_9224, _T_9003) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9226 = or(_T_9225, _T_9005) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9227 = or(_T_9226, _T_9007) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9228 = or(_T_9227, _T_9009) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9229 = or(_T_9228, _T_9011) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9230 = or(_T_9229, _T_9013) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9231 = or(_T_9230, _T_9015) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9232 = or(_T_9231, _T_9017) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9233 = or(_T_9232, _T_9019) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9234 = or(_T_9233, _T_9021) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9235 = or(_T_9234, _T_9023) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9236 = or(_T_9235, _T_9025) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9237 = or(_T_9236, _T_9027) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9238 = or(_T_9237, _T_9029) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9239 = or(_T_9238, _T_9031) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9240 = or(_T_9239, _T_9033) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9241 = or(_T_9240, _T_9035) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9242 = or(_T_9241, _T_9037) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9243 = or(_T_9242, _T_9039) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9244 = or(_T_9243, _T_9041) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9245 = or(_T_9244, _T_9043) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9246 = or(_T_9245, _T_9045) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9247 = or(_T_9246, _T_9047) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9248 = or(_T_9247, _T_9049) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9249 = or(_T_9248, _T_9051) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9250 = or(_T_9249, _T_9053) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9251 = or(_T_9250, _T_9055) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9252 = or(_T_9251, _T_9057) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9253 = or(_T_9252, _T_9059) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9254 = or(_T_9253, _T_9061) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9255 = or(_T_9254, _T_9063) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9256 = or(_T_9255, _T_9065) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9257 = or(_T_9256, _T_9067) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9258 = or(_T_9257, _T_9069) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9259 = or(_T_9258, _T_9071) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9260 = or(_T_9259, _T_9073) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9261 = or(_T_9260, _T_9075) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9262 = or(_T_9261, _T_9077) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9263 = or(_T_9262, _T_9079) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9264 = or(_T_9263, _T_9081) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9265 = or(_T_9264, _T_9083) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9266 = or(_T_9265, _T_9085) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9267 = or(_T_9266, _T_9087) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9268 = or(_T_9267, _T_9089) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9269 = or(_T_9268, _T_9091) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9270 = or(_T_9269, _T_9093) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9271 = or(_T_9270, _T_9095) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9272 = or(_T_9271, _T_9097) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9273 = or(_T_9272, _T_9099) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9274 = or(_T_9273, _T_9101) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9275 = or(_T_9274, _T_9103) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9276 = or(_T_9275, _T_9105) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9277 = or(_T_9276, _T_9107) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9278 = or(_T_9277, _T_9109) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9279 = or(_T_9278, _T_9111) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9280 = or(_T_9279, _T_9113) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9281 = or(_T_9280, _T_9115) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9282 = or(_T_9281, _T_9117) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9283 = or(_T_9282, _T_9119) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9284 = or(_T_9283, _T_9121) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9285 = or(_T_9284, _T_9123) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9286 = or(_T_9285, _T_9125) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9287 = or(_T_9286, _T_9127) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9288 = or(_T_9287, _T_9129) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9289 = or(_T_9288, _T_9131) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9290 = or(_T_9289, _T_9133) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9291 = or(_T_9290, _T_9135) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9292 = or(_T_9291, _T_9137) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9293 = or(_T_9292, _T_9139) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9294 = or(_T_9293, _T_9141) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9295 = or(_T_9294, _T_9143) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9296 = or(_T_9295, _T_9145) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9297 = or(_T_9296, _T_9147) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9298 = or(_T_9297, _T_9149) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9299 = or(_T_9298, _T_9151) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9300 = or(_T_9299, _T_9153) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9301 = or(_T_9300, _T_9155) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9302 = or(_T_9301, _T_9157) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9303 = or(_T_9302, _T_9159) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9304 = or(_T_9303, _T_9161) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9305 = or(_T_9304, _T_9163) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9306 = or(_T_9305, _T_9165) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9307 = or(_T_9306, _T_9167) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9308 = or(_T_9307, _T_9169) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9309 = or(_T_9308, _T_9171) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9310 = or(_T_9309, _T_9173) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9311 = or(_T_9310, _T_9175) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9312 = or(_T_9311, _T_9177) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9313 = or(_T_9312, _T_9179) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9314 = or(_T_9313, _T_9181) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9315 = or(_T_9314, _T_9183) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9316 = or(_T_9315, _T_9185) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9317 = or(_T_9316, _T_9187) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9318 = or(_T_9317, _T_9189) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9319 = or(_T_9318, _T_9191) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9320 = or(_T_9319, _T_9193) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9321 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9322 = mux(_T_9321, ic_tag_valid_out[1][0], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9323 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9324 = mux(_T_9323, ic_tag_valid_out[1][1], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9325 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9326 = mux(_T_9325, ic_tag_valid_out[1][2], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9327 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9328 = mux(_T_9327, ic_tag_valid_out[1][3], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9329 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9330 = mux(_T_9329, ic_tag_valid_out[1][4], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9331 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9332 = mux(_T_9331, ic_tag_valid_out[1][5], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9333 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9334 = mux(_T_9333, ic_tag_valid_out[1][6], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9335 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9336 = mux(_T_9335, ic_tag_valid_out[1][7], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9337 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9338 = mux(_T_9337, ic_tag_valid_out[1][8], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9339 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9340 = mux(_T_9339, ic_tag_valid_out[1][9], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9341 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9342 = mux(_T_9341, ic_tag_valid_out[1][10], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9343 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9344 = mux(_T_9343, ic_tag_valid_out[1][11], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9345 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9346 = mux(_T_9345, ic_tag_valid_out[1][12], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9347 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9348 = mux(_T_9347, ic_tag_valid_out[1][13], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9349 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9350 = mux(_T_9349, ic_tag_valid_out[1][14], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9351 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9352 = mux(_T_9351, ic_tag_valid_out[1][15], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9353 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9354 = mux(_T_9353, ic_tag_valid_out[1][16], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9355 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9356 = mux(_T_9355, ic_tag_valid_out[1][17], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9357 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9358 = mux(_T_9357, ic_tag_valid_out[1][18], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9359 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9360 = mux(_T_9359, ic_tag_valid_out[1][19], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9361 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9362 = mux(_T_9361, ic_tag_valid_out[1][20], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9363 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9364 = mux(_T_9363, ic_tag_valid_out[1][21], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9365 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9366 = mux(_T_9365, ic_tag_valid_out[1][22], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9367 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9368 = mux(_T_9367, ic_tag_valid_out[1][23], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9369 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9370 = mux(_T_9369, ic_tag_valid_out[1][24], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9371 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9372 = mux(_T_9371, ic_tag_valid_out[1][25], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9373 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9374 = mux(_T_9373, ic_tag_valid_out[1][26], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9375 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9376 = mux(_T_9375, ic_tag_valid_out[1][27], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9377 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9378 = mux(_T_9377, ic_tag_valid_out[1][28], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9379 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9380 = mux(_T_9379, ic_tag_valid_out[1][29], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9381 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9382 = mux(_T_9381, ic_tag_valid_out[1][30], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9383 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9384 = mux(_T_9383, ic_tag_valid_out[1][31], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9385 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9386 = mux(_T_9385, ic_tag_valid_out[1][32], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9387 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9388 = mux(_T_9387, ic_tag_valid_out[1][33], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9389 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9390 = mux(_T_9389, ic_tag_valid_out[1][34], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9391 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9392 = mux(_T_9391, ic_tag_valid_out[1][35], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9393 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9394 = mux(_T_9393, ic_tag_valid_out[1][36], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9395 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9396 = mux(_T_9395, ic_tag_valid_out[1][37], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9397 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9398 = mux(_T_9397, ic_tag_valid_out[1][38], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9399 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9400 = mux(_T_9399, ic_tag_valid_out[1][39], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9401 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9402 = mux(_T_9401, ic_tag_valid_out[1][40], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9403 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9404 = mux(_T_9403, ic_tag_valid_out[1][41], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9405 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9406 = mux(_T_9405, ic_tag_valid_out[1][42], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9407 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9408 = mux(_T_9407, ic_tag_valid_out[1][43], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9409 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9410 = mux(_T_9409, ic_tag_valid_out[1][44], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9411 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9412 = mux(_T_9411, ic_tag_valid_out[1][45], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9413 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9414 = mux(_T_9413, ic_tag_valid_out[1][46], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9415 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9416 = mux(_T_9415, ic_tag_valid_out[1][47], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9417 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9418 = mux(_T_9417, ic_tag_valid_out[1][48], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9419 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9420 = mux(_T_9419, ic_tag_valid_out[1][49], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9421 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9422 = mux(_T_9421, ic_tag_valid_out[1][50], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9423 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9424 = mux(_T_9423, ic_tag_valid_out[1][51], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9425 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9426 = mux(_T_9425, ic_tag_valid_out[1][52], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9427 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9428 = mux(_T_9427, ic_tag_valid_out[1][53], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9429 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9430 = mux(_T_9429, ic_tag_valid_out[1][54], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9431 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9432 = mux(_T_9431, ic_tag_valid_out[1][55], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9433 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9434 = mux(_T_9433, ic_tag_valid_out[1][56], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9435 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9436 = mux(_T_9435, ic_tag_valid_out[1][57], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9437 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9438 = mux(_T_9437, ic_tag_valid_out[1][58], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9439 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9440 = mux(_T_9439, ic_tag_valid_out[1][59], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9441 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9442 = mux(_T_9441, ic_tag_valid_out[1][60], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9443 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9444 = mux(_T_9443, ic_tag_valid_out[1][61], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9446 = mux(_T_9445, ic_tag_valid_out[1][62], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9447 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9448 = mux(_T_9447, ic_tag_valid_out[1][63], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9449 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9450 = mux(_T_9449, ic_tag_valid_out[1][64], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9451 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9452 = mux(_T_9451, ic_tag_valid_out[1][65], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9453 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9454 = mux(_T_9453, ic_tag_valid_out[1][66], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9455 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9456 = mux(_T_9455, ic_tag_valid_out[1][67], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9457 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9458 = mux(_T_9457, ic_tag_valid_out[1][68], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9459 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9460 = mux(_T_9459, ic_tag_valid_out[1][69], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9461 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9462 = mux(_T_9461, ic_tag_valid_out[1][70], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9463 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9464 = mux(_T_9463, ic_tag_valid_out[1][71], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9465 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9466 = mux(_T_9465, ic_tag_valid_out[1][72], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9467 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9468 = mux(_T_9467, ic_tag_valid_out[1][73], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9469 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9470 = mux(_T_9469, ic_tag_valid_out[1][74], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9471 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9472 = mux(_T_9471, ic_tag_valid_out[1][75], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9473 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9474 = mux(_T_9473, ic_tag_valid_out[1][76], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9475 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9476 = mux(_T_9475, ic_tag_valid_out[1][77], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9477 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9478 = mux(_T_9477, ic_tag_valid_out[1][78], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9479 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9480 = mux(_T_9479, ic_tag_valid_out[1][79], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9481 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9482 = mux(_T_9481, ic_tag_valid_out[1][80], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9483 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9484 = mux(_T_9483, ic_tag_valid_out[1][81], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9485 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9486 = mux(_T_9485, ic_tag_valid_out[1][82], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9487 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9488 = mux(_T_9487, ic_tag_valid_out[1][83], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9489 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9490 = mux(_T_9489, ic_tag_valid_out[1][84], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9491 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9492 = mux(_T_9491, ic_tag_valid_out[1][85], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9493 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9494 = mux(_T_9493, ic_tag_valid_out[1][86], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9495 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9496 = mux(_T_9495, ic_tag_valid_out[1][87], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9497 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9498 = mux(_T_9497, ic_tag_valid_out[1][88], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9499 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9500 = mux(_T_9499, ic_tag_valid_out[1][89], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9501 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9502 = mux(_T_9501, ic_tag_valid_out[1][90], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9503 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9504 = mux(_T_9503, ic_tag_valid_out[1][91], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9505 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9506 = mux(_T_9505, ic_tag_valid_out[1][92], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9507 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9508 = mux(_T_9507, ic_tag_valid_out[1][93], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9509 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9510 = mux(_T_9509, ic_tag_valid_out[1][94], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9511 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9512 = mux(_T_9511, ic_tag_valid_out[1][95], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9513 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9514 = mux(_T_9513, ic_tag_valid_out[1][96], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9516 = mux(_T_9515, ic_tag_valid_out[1][97], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9517 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9518 = mux(_T_9517, ic_tag_valid_out[1][98], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9519 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9520 = mux(_T_9519, ic_tag_valid_out[1][99], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9521 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9522 = mux(_T_9521, ic_tag_valid_out[1][100], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9523 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9524 = mux(_T_9523, ic_tag_valid_out[1][101], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9526 = mux(_T_9525, ic_tag_valid_out[1][102], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9527 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9528 = mux(_T_9527, ic_tag_valid_out[1][103], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9529 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9530 = mux(_T_9529, ic_tag_valid_out[1][104], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9531 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9532 = mux(_T_9531, ic_tag_valid_out[1][105], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9533 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9534 = mux(_T_9533, ic_tag_valid_out[1][106], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9535 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9536 = mux(_T_9535, ic_tag_valid_out[1][107], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9537 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9538 = mux(_T_9537, ic_tag_valid_out[1][108], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9539 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9540 = mux(_T_9539, ic_tag_valid_out[1][109], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9541 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9542 = mux(_T_9541, ic_tag_valid_out[1][110], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9543 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9544 = mux(_T_9543, ic_tag_valid_out[1][111], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9546 = mux(_T_9545, ic_tag_valid_out[1][112], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9547 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9548 = mux(_T_9547, ic_tag_valid_out[1][113], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9549 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9550 = mux(_T_9549, ic_tag_valid_out[1][114], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9551 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9552 = mux(_T_9551, ic_tag_valid_out[1][115], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9553 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9554 = mux(_T_9553, ic_tag_valid_out[1][116], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9556 = mux(_T_9555, ic_tag_valid_out[1][117], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9557 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9558 = mux(_T_9557, ic_tag_valid_out[1][118], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9559 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9560 = mux(_T_9559, ic_tag_valid_out[1][119], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9561 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9562 = mux(_T_9561, ic_tag_valid_out[1][120], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9563 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9564 = mux(_T_9563, ic_tag_valid_out[1][121], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9565 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9566 = mux(_T_9565, ic_tag_valid_out[1][122], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9567 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9568 = mux(_T_9567, ic_tag_valid_out[1][123], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9569 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9570 = mux(_T_9569, ic_tag_valid_out[1][124], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9571 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9572 = mux(_T_9571, ic_tag_valid_out[1][125], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9573 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9574 = mux(_T_9573, ic_tag_valid_out[1][126], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 765:33] - node _T_9576 = mux(_T_9575, ic_tag_valid_out[1][127], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 765:10] - node _T_9577 = or(_T_9322, _T_9324) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9578 = or(_T_9577, _T_9326) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9579 = or(_T_9578, _T_9328) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9580 = or(_T_9579, _T_9330) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9581 = or(_T_9580, _T_9332) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9582 = or(_T_9581, _T_9334) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9583 = or(_T_9582, _T_9336) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9584 = or(_T_9583, _T_9338) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9585 = or(_T_9584, _T_9340) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9586 = or(_T_9585, _T_9342) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9587 = or(_T_9586, _T_9344) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9588 = or(_T_9587, _T_9346) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9589 = or(_T_9588, _T_9348) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9590 = or(_T_9589, _T_9350) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9591 = or(_T_9590, _T_9352) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9592 = or(_T_9591, _T_9354) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9593 = or(_T_9592, _T_9356) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9594 = or(_T_9593, _T_9358) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9595 = or(_T_9594, _T_9360) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9596 = or(_T_9595, _T_9362) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9597 = or(_T_9596, _T_9364) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9598 = or(_T_9597, _T_9366) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9599 = or(_T_9598, _T_9368) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9600 = or(_T_9599, _T_9370) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9601 = or(_T_9600, _T_9372) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9602 = or(_T_9601, _T_9374) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9603 = or(_T_9602, _T_9376) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9604 = or(_T_9603, _T_9378) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9605 = or(_T_9604, _T_9380) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9606 = or(_T_9605, _T_9382) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9607 = or(_T_9606, _T_9384) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9608 = or(_T_9607, _T_9386) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9609 = or(_T_9608, _T_9388) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9610 = or(_T_9609, _T_9390) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9611 = or(_T_9610, _T_9392) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9612 = or(_T_9611, _T_9394) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9613 = or(_T_9612, _T_9396) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9614 = or(_T_9613, _T_9398) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9615 = or(_T_9614, _T_9400) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9616 = or(_T_9615, _T_9402) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9617 = or(_T_9616, _T_9404) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9618 = or(_T_9617, _T_9406) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9619 = or(_T_9618, _T_9408) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9620 = or(_T_9619, _T_9410) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9621 = or(_T_9620, _T_9412) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9622 = or(_T_9621, _T_9414) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9623 = or(_T_9622, _T_9416) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9624 = or(_T_9623, _T_9418) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9625 = or(_T_9624, _T_9420) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9626 = or(_T_9625, _T_9422) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9627 = or(_T_9626, _T_9424) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9628 = or(_T_9627, _T_9426) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9629 = or(_T_9628, _T_9428) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9630 = or(_T_9629, _T_9430) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9631 = or(_T_9630, _T_9432) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9632 = or(_T_9631, _T_9434) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9633 = or(_T_9632, _T_9436) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9634 = or(_T_9633, _T_9438) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9635 = or(_T_9634, _T_9440) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9636 = or(_T_9635, _T_9442) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9637 = or(_T_9636, _T_9444) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9638 = or(_T_9637, _T_9446) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9639 = or(_T_9638, _T_9448) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9640 = or(_T_9639, _T_9450) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9641 = or(_T_9640, _T_9452) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9642 = or(_T_9641, _T_9454) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9643 = or(_T_9642, _T_9456) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9644 = or(_T_9643, _T_9458) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9645 = or(_T_9644, _T_9460) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9646 = or(_T_9645, _T_9462) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9647 = or(_T_9646, _T_9464) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9648 = or(_T_9647, _T_9466) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9649 = or(_T_9648, _T_9468) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9650 = or(_T_9649, _T_9470) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9651 = or(_T_9650, _T_9472) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9652 = or(_T_9651, _T_9474) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9653 = or(_T_9652, _T_9476) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9654 = or(_T_9653, _T_9478) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9655 = or(_T_9654, _T_9480) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9656 = or(_T_9655, _T_9482) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9657 = or(_T_9656, _T_9484) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9658 = or(_T_9657, _T_9486) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9659 = or(_T_9658, _T_9488) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9660 = or(_T_9659, _T_9490) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9661 = or(_T_9660, _T_9492) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9662 = or(_T_9661, _T_9494) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9663 = or(_T_9662, _T_9496) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9664 = or(_T_9663, _T_9498) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9665 = or(_T_9664, _T_9500) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9666 = or(_T_9665, _T_9502) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9667 = or(_T_9666, _T_9504) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9668 = or(_T_9667, _T_9506) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9669 = or(_T_9668, _T_9508) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9670 = or(_T_9669, _T_9510) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9671 = or(_T_9670, _T_9512) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9672 = or(_T_9671, _T_9514) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9673 = or(_T_9672, _T_9516) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9674 = or(_T_9673, _T_9518) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9675 = or(_T_9674, _T_9520) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9676 = or(_T_9675, _T_9522) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9677 = or(_T_9676, _T_9524) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9678 = or(_T_9677, _T_9526) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9679 = or(_T_9678, _T_9528) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9680 = or(_T_9679, _T_9530) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9681 = or(_T_9680, _T_9532) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9682 = or(_T_9681, _T_9534) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9683 = or(_T_9682, _T_9536) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9684 = or(_T_9683, _T_9538) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9685 = or(_T_9684, _T_9540) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9686 = or(_T_9685, _T_9542) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9687 = or(_T_9686, _T_9544) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9688 = or(_T_9687, _T_9546) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9689 = or(_T_9688, _T_9548) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9690 = or(_T_9689, _T_9550) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9691 = or(_T_9690, _T_9552) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9692 = or(_T_9691, _T_9554) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9693 = or(_T_9692, _T_9556) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9694 = or(_T_9693, _T_9558) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9695 = or(_T_9694, _T_9560) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9696 = or(_T_9695, _T_9562) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9697 = or(_T_9696, _T_9564) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9698 = or(_T_9697, _T_9566) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9699 = or(_T_9698, _T_9568) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9700 = or(_T_9699, _T_9570) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9701 = or(_T_9700, _T_9572) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9702 = or(_T_9701, _T_9574) @[el2_ifu_mem_ctl.scala 765:91] - node _T_9703 = or(_T_9702, _T_9576) @[el2_ifu_mem_ctl.scala 765:91] - node ic_tag_valid_unq = cat(_T_9703, _T_9320) @[Cat.scala 29:58] + wire ic_tag_valid_out : UInt<1>[128][2] @[el2_ifu_mem_ctl.scala 774:32] + node _T_5150 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5151 = eq(_T_5150, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5152 = and(ic_valid_ff, _T_5151) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5154 = and(_T_5152, _T_5153) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5155 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5156 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5157 = and(_T_5155, _T_5156) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5158 = eq(perr_ic_index_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5159 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5160 = and(_T_5158, _T_5159) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5161 = or(_T_5157, _T_5160) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5162 = or(_T_5161, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5163 = bits(_T_5162, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5164 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5163 : @[Reg.scala 28:19] + _T_5164 <= _T_5154 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][0] <= _T_5164 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5165 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5166 = eq(_T_5165, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5167 = and(ic_valid_ff, _T_5166) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5169 = and(_T_5167, _T_5168) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5170 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5171 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5172 = and(_T_5170, _T_5171) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5173 = eq(perr_ic_index_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5174 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5175 = and(_T_5173, _T_5174) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5176 = or(_T_5172, _T_5175) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5177 = or(_T_5176, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5178 = bits(_T_5177, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5179 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5178 : @[Reg.scala 28:19] + _T_5179 <= _T_5169 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][1] <= _T_5179 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5180 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5181 = eq(_T_5180, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5182 = and(ic_valid_ff, _T_5181) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5184 = and(_T_5182, _T_5183) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5185 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5186 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5187 = and(_T_5185, _T_5186) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5188 = eq(perr_ic_index_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5189 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5190 = and(_T_5188, _T_5189) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5191 = or(_T_5187, _T_5190) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5192 = or(_T_5191, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5193 = bits(_T_5192, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5194 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5193 : @[Reg.scala 28:19] + _T_5194 <= _T_5184 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][2] <= _T_5194 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5195 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5196 = eq(_T_5195, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5197 = and(ic_valid_ff, _T_5196) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5199 = and(_T_5197, _T_5198) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5200 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5201 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5202 = and(_T_5200, _T_5201) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5203 = eq(perr_ic_index_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5204 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5205 = and(_T_5203, _T_5204) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5206 = or(_T_5202, _T_5205) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5207 = or(_T_5206, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5208 = bits(_T_5207, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5209 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5208 : @[Reg.scala 28:19] + _T_5209 <= _T_5199 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][3] <= _T_5209 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5210 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5211 = eq(_T_5210, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5212 = and(ic_valid_ff, _T_5211) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5214 = and(_T_5212, _T_5213) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5215 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5216 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5217 = and(_T_5215, _T_5216) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5218 = eq(perr_ic_index_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5219 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5220 = and(_T_5218, _T_5219) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5221 = or(_T_5217, _T_5220) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5222 = or(_T_5221, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5223 = bits(_T_5222, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5224 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5223 : @[Reg.scala 28:19] + _T_5224 <= _T_5214 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][4] <= _T_5224 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5225 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5226 = eq(_T_5225, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5227 = and(ic_valid_ff, _T_5226) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5229 = and(_T_5227, _T_5228) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5230 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5231 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5232 = and(_T_5230, _T_5231) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5233 = eq(perr_ic_index_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5234 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5235 = and(_T_5233, _T_5234) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5236 = or(_T_5232, _T_5235) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5237 = or(_T_5236, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5238 = bits(_T_5237, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5239 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5238 : @[Reg.scala 28:19] + _T_5239 <= _T_5229 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][5] <= _T_5239 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5240 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5241 = eq(_T_5240, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5242 = and(ic_valid_ff, _T_5241) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5244 = and(_T_5242, _T_5243) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5245 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5246 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5247 = and(_T_5245, _T_5246) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5248 = eq(perr_ic_index_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5249 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5250 = and(_T_5248, _T_5249) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5251 = or(_T_5247, _T_5250) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5252 = or(_T_5251, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5253 = bits(_T_5252, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5254 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5253 : @[Reg.scala 28:19] + _T_5254 <= _T_5244 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][6] <= _T_5254 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5255 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5256 = eq(_T_5255, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5257 = and(ic_valid_ff, _T_5256) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5259 = and(_T_5257, _T_5258) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5260 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5261 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5262 = and(_T_5260, _T_5261) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5263 = eq(perr_ic_index_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5264 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5265 = and(_T_5263, _T_5264) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5266 = or(_T_5262, _T_5265) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5267 = or(_T_5266, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5268 = bits(_T_5267, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5269 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5268 : @[Reg.scala 28:19] + _T_5269 <= _T_5259 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][7] <= _T_5269 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5270 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5271 = eq(_T_5270, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5272 = and(ic_valid_ff, _T_5271) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5274 = and(_T_5272, _T_5273) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5275 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5276 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5277 = and(_T_5275, _T_5276) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5278 = eq(perr_ic_index_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5279 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5280 = and(_T_5278, _T_5279) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5281 = or(_T_5277, _T_5280) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5282 = or(_T_5281, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5283 = bits(_T_5282, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5284 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5283 : @[Reg.scala 28:19] + _T_5284 <= _T_5274 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][8] <= _T_5284 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5285 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5286 = eq(_T_5285, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5287 = and(ic_valid_ff, _T_5286) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5289 = and(_T_5287, _T_5288) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5290 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5291 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5292 = and(_T_5290, _T_5291) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5293 = eq(perr_ic_index_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5294 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5295 = and(_T_5293, _T_5294) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5296 = or(_T_5292, _T_5295) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5297 = or(_T_5296, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5298 = bits(_T_5297, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5299 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5298 : @[Reg.scala 28:19] + _T_5299 <= _T_5289 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][9] <= _T_5299 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5300 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5301 = eq(_T_5300, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5302 = and(ic_valid_ff, _T_5301) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5304 = and(_T_5302, _T_5303) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5305 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5306 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5307 = and(_T_5305, _T_5306) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5308 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5309 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5310 = and(_T_5308, _T_5309) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5311 = or(_T_5307, _T_5310) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5312 = or(_T_5311, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5313 = bits(_T_5312, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5314 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5313 : @[Reg.scala 28:19] + _T_5314 <= _T_5304 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][10] <= _T_5314 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5315 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5316 = eq(_T_5315, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5317 = and(ic_valid_ff, _T_5316) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5319 = and(_T_5317, _T_5318) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5320 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5321 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5322 = and(_T_5320, _T_5321) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5323 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5324 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5325 = and(_T_5323, _T_5324) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5326 = or(_T_5322, _T_5325) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5327 = or(_T_5326, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5328 = bits(_T_5327, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5329 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5328 : @[Reg.scala 28:19] + _T_5329 <= _T_5319 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][11] <= _T_5329 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5330 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5331 = eq(_T_5330, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5332 = and(ic_valid_ff, _T_5331) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5334 = and(_T_5332, _T_5333) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5335 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5336 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5337 = and(_T_5335, _T_5336) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5338 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5339 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5340 = and(_T_5338, _T_5339) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5341 = or(_T_5337, _T_5340) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5342 = or(_T_5341, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5343 = bits(_T_5342, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5344 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5343 : @[Reg.scala 28:19] + _T_5344 <= _T_5334 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][12] <= _T_5344 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5345 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5346 = eq(_T_5345, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5347 = and(ic_valid_ff, _T_5346) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5349 = and(_T_5347, _T_5348) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5350 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5351 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5352 = and(_T_5350, _T_5351) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5353 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5354 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5355 = and(_T_5353, _T_5354) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5356 = or(_T_5352, _T_5355) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5357 = or(_T_5356, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5358 = bits(_T_5357, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5359 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5358 : @[Reg.scala 28:19] + _T_5359 <= _T_5349 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][13] <= _T_5359 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5360 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5361 = eq(_T_5360, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5362 = and(ic_valid_ff, _T_5361) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5364 = and(_T_5362, _T_5363) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5365 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5366 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5367 = and(_T_5365, _T_5366) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5368 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5369 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5370 = and(_T_5368, _T_5369) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5371 = or(_T_5367, _T_5370) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5372 = or(_T_5371, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5373 = bits(_T_5372, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5374 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5373 : @[Reg.scala 28:19] + _T_5374 <= _T_5364 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][14] <= _T_5374 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5375 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5376 = eq(_T_5375, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5377 = and(ic_valid_ff, _T_5376) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5379 = and(_T_5377, _T_5378) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5380 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5381 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5382 = and(_T_5380, _T_5381) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5383 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5384 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5385 = and(_T_5383, _T_5384) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5386 = or(_T_5382, _T_5385) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5387 = or(_T_5386, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5388 = bits(_T_5387, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5389 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5388 : @[Reg.scala 28:19] + _T_5389 <= _T_5379 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][15] <= _T_5389 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5390 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5391 = eq(_T_5390, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5392 = and(ic_valid_ff, _T_5391) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5394 = and(_T_5392, _T_5393) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5395 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5396 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5397 = and(_T_5395, _T_5396) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5398 = eq(perr_ic_index_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5399 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5400 = and(_T_5398, _T_5399) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5401 = or(_T_5397, _T_5400) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5402 = or(_T_5401, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5403 = bits(_T_5402, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5404 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5403 : @[Reg.scala 28:19] + _T_5404 <= _T_5394 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][16] <= _T_5404 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5405 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5406 = eq(_T_5405, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5407 = and(ic_valid_ff, _T_5406) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5409 = and(_T_5407, _T_5408) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5410 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5411 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5412 = and(_T_5410, _T_5411) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5413 = eq(perr_ic_index_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5414 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5415 = and(_T_5413, _T_5414) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5416 = or(_T_5412, _T_5415) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5417 = or(_T_5416, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5418 = bits(_T_5417, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5419 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5418 : @[Reg.scala 28:19] + _T_5419 <= _T_5409 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][17] <= _T_5419 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5420 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5421 = eq(_T_5420, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5422 = and(ic_valid_ff, _T_5421) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5424 = and(_T_5422, _T_5423) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5426 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5427 = and(_T_5425, _T_5426) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5428 = eq(perr_ic_index_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5429 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5430 = and(_T_5428, _T_5429) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5431 = or(_T_5427, _T_5430) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5432 = or(_T_5431, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5433 = bits(_T_5432, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5434 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5433 : @[Reg.scala 28:19] + _T_5434 <= _T_5424 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][18] <= _T_5434 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5435 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5436 = eq(_T_5435, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5437 = and(ic_valid_ff, _T_5436) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5439 = and(_T_5437, _T_5438) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5440 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5441 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5442 = and(_T_5440, _T_5441) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5443 = eq(perr_ic_index_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5444 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5445 = and(_T_5443, _T_5444) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5446 = or(_T_5442, _T_5445) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5447 = or(_T_5446, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5448 = bits(_T_5447, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5449 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5448 : @[Reg.scala 28:19] + _T_5449 <= _T_5439 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][19] <= _T_5449 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5450 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5451 = eq(_T_5450, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5452 = and(ic_valid_ff, _T_5451) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5454 = and(_T_5452, _T_5453) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5455 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5456 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5457 = and(_T_5455, _T_5456) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5458 = eq(perr_ic_index_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5459 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5460 = and(_T_5458, _T_5459) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5461 = or(_T_5457, _T_5460) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5462 = or(_T_5461, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5463 = bits(_T_5462, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5464 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5463 : @[Reg.scala 28:19] + _T_5464 <= _T_5454 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][20] <= _T_5464 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5465 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5466 = eq(_T_5465, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5467 = and(ic_valid_ff, _T_5466) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5469 = and(_T_5467, _T_5468) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5470 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5471 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5472 = and(_T_5470, _T_5471) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5473 = eq(perr_ic_index_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5474 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5475 = and(_T_5473, _T_5474) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5476 = or(_T_5472, _T_5475) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5477 = or(_T_5476, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5478 = bits(_T_5477, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5479 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5478 : @[Reg.scala 28:19] + _T_5479 <= _T_5469 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][21] <= _T_5479 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5480 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5481 = eq(_T_5480, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5482 = and(ic_valid_ff, _T_5481) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5484 = and(_T_5482, _T_5483) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5485 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5486 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5487 = and(_T_5485, _T_5486) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5488 = eq(perr_ic_index_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5489 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5490 = and(_T_5488, _T_5489) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5491 = or(_T_5487, _T_5490) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5492 = or(_T_5491, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5493 = bits(_T_5492, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5494 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5493 : @[Reg.scala 28:19] + _T_5494 <= _T_5484 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][22] <= _T_5494 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5495 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5496 = eq(_T_5495, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5497 = and(ic_valid_ff, _T_5496) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5499 = and(_T_5497, _T_5498) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5500 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5501 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5502 = and(_T_5500, _T_5501) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5503 = eq(perr_ic_index_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5504 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5505 = and(_T_5503, _T_5504) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5506 = or(_T_5502, _T_5505) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5507 = or(_T_5506, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5508 = bits(_T_5507, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5509 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5508 : @[Reg.scala 28:19] + _T_5509 <= _T_5499 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][23] <= _T_5509 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5510 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5511 = eq(_T_5510, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5512 = and(ic_valid_ff, _T_5511) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5514 = and(_T_5512, _T_5513) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5515 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5516 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5517 = and(_T_5515, _T_5516) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5518 = eq(perr_ic_index_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5519 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5520 = and(_T_5518, _T_5519) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5521 = or(_T_5517, _T_5520) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5522 = or(_T_5521, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5523 = bits(_T_5522, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5524 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5523 : @[Reg.scala 28:19] + _T_5524 <= _T_5514 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][24] <= _T_5524 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5525 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5526 = eq(_T_5525, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5527 = and(ic_valid_ff, _T_5526) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5529 = and(_T_5527, _T_5528) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5530 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5531 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5532 = and(_T_5530, _T_5531) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5533 = eq(perr_ic_index_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5534 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5535 = and(_T_5533, _T_5534) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5536 = or(_T_5532, _T_5535) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5537 = or(_T_5536, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5538 = bits(_T_5537, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5539 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5538 : @[Reg.scala 28:19] + _T_5539 <= _T_5529 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][25] <= _T_5539 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5540 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5541 = eq(_T_5540, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5542 = and(ic_valid_ff, _T_5541) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5544 = and(_T_5542, _T_5543) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5545 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5546 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5547 = and(_T_5545, _T_5546) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5548 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5549 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5550 = and(_T_5548, _T_5549) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5551 = or(_T_5547, _T_5550) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5552 = or(_T_5551, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5553 = bits(_T_5552, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5554 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5553 : @[Reg.scala 28:19] + _T_5554 <= _T_5544 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][26] <= _T_5554 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5555 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5556 = eq(_T_5555, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5557 = and(ic_valid_ff, _T_5556) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5559 = and(_T_5557, _T_5558) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5560 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5561 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5562 = and(_T_5560, _T_5561) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5563 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5564 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5565 = and(_T_5563, _T_5564) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5566 = or(_T_5562, _T_5565) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5567 = or(_T_5566, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5568 = bits(_T_5567, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5569 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5568 : @[Reg.scala 28:19] + _T_5569 <= _T_5559 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][27] <= _T_5569 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5570 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5571 = eq(_T_5570, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5572 = and(ic_valid_ff, _T_5571) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5574 = and(_T_5572, _T_5573) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5575 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5576 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5577 = and(_T_5575, _T_5576) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5578 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5579 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5580 = and(_T_5578, _T_5579) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5581 = or(_T_5577, _T_5580) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5582 = or(_T_5581, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5583 = bits(_T_5582, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5584 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5583 : @[Reg.scala 28:19] + _T_5584 <= _T_5574 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][28] <= _T_5584 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5585 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5586 = eq(_T_5585, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5587 = and(ic_valid_ff, _T_5586) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5589 = and(_T_5587, _T_5588) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5590 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5591 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5592 = and(_T_5590, _T_5591) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5593 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5594 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5595 = and(_T_5593, _T_5594) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5596 = or(_T_5592, _T_5595) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5597 = or(_T_5596, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5598 = bits(_T_5597, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5599 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5598 : @[Reg.scala 28:19] + _T_5599 <= _T_5589 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][29] <= _T_5599 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5600 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5601 = eq(_T_5600, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5602 = and(ic_valid_ff, _T_5601) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5604 = and(_T_5602, _T_5603) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5605 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5606 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5607 = and(_T_5605, _T_5606) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5608 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5609 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5610 = and(_T_5608, _T_5609) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5611 = or(_T_5607, _T_5610) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5612 = or(_T_5611, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5613 = bits(_T_5612, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5614 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5613 : @[Reg.scala 28:19] + _T_5614 <= _T_5604 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][30] <= _T_5614 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5615 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5616 = eq(_T_5615, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5617 = and(ic_valid_ff, _T_5616) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5619 = and(_T_5617, _T_5618) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5620 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5621 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5622 = and(_T_5620, _T_5621) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5623 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5624 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5625 = and(_T_5623, _T_5624) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5626 = or(_T_5622, _T_5625) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5627 = or(_T_5626, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5628 = bits(_T_5627, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5629 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5628 : @[Reg.scala 28:19] + _T_5629 <= _T_5619 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][31] <= _T_5629 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5630 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5631 = eq(_T_5630, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5632 = and(ic_valid_ff, _T_5631) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5634 = and(_T_5632, _T_5633) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5635 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5636 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5637 = and(_T_5635, _T_5636) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5638 = eq(perr_ic_index_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5639 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5640 = and(_T_5638, _T_5639) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5641 = or(_T_5637, _T_5640) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5642 = or(_T_5641, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5643 = bits(_T_5642, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5644 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5643 : @[Reg.scala 28:19] + _T_5644 <= _T_5634 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][0] <= _T_5644 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5645 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5646 = eq(_T_5645, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5647 = and(ic_valid_ff, _T_5646) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5649 = and(_T_5647, _T_5648) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5650 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5651 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5652 = and(_T_5650, _T_5651) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5653 = eq(perr_ic_index_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5654 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5655 = and(_T_5653, _T_5654) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5656 = or(_T_5652, _T_5655) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5657 = or(_T_5656, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5658 = bits(_T_5657, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5659 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5658 : @[Reg.scala 28:19] + _T_5659 <= _T_5649 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][1] <= _T_5659 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5660 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5661 = eq(_T_5660, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5662 = and(ic_valid_ff, _T_5661) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5664 = and(_T_5662, _T_5663) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5665 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5666 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5667 = and(_T_5665, _T_5666) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5668 = eq(perr_ic_index_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5669 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5670 = and(_T_5668, _T_5669) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5671 = or(_T_5667, _T_5670) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5672 = or(_T_5671, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5673 = bits(_T_5672, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5674 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5673 : @[Reg.scala 28:19] + _T_5674 <= _T_5664 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][2] <= _T_5674 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5675 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5676 = eq(_T_5675, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5677 = and(ic_valid_ff, _T_5676) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5679 = and(_T_5677, _T_5678) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5680 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5681 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5682 = and(_T_5680, _T_5681) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5683 = eq(perr_ic_index_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5684 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5685 = and(_T_5683, _T_5684) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5686 = or(_T_5682, _T_5685) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5687 = or(_T_5686, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5688 = bits(_T_5687, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5689 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5688 : @[Reg.scala 28:19] + _T_5689 <= _T_5679 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][3] <= _T_5689 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5690 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5691 = eq(_T_5690, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5692 = and(ic_valid_ff, _T_5691) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5694 = and(_T_5692, _T_5693) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5695 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5696 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5697 = and(_T_5695, _T_5696) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5698 = eq(perr_ic_index_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5699 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5700 = and(_T_5698, _T_5699) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5701 = or(_T_5697, _T_5700) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5702 = or(_T_5701, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5703 = bits(_T_5702, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5704 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5703 : @[Reg.scala 28:19] + _T_5704 <= _T_5694 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][4] <= _T_5704 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5705 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5706 = eq(_T_5705, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5707 = and(ic_valid_ff, _T_5706) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5709 = and(_T_5707, _T_5708) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5710 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5711 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5712 = and(_T_5710, _T_5711) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5713 = eq(perr_ic_index_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5714 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5715 = and(_T_5713, _T_5714) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5716 = or(_T_5712, _T_5715) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5717 = or(_T_5716, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5718 = bits(_T_5717, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5719 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5718 : @[Reg.scala 28:19] + _T_5719 <= _T_5709 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][5] <= _T_5719 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5720 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5721 = eq(_T_5720, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5722 = and(ic_valid_ff, _T_5721) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5724 = and(_T_5722, _T_5723) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5725 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5726 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5727 = and(_T_5725, _T_5726) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5728 = eq(perr_ic_index_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5729 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5730 = and(_T_5728, _T_5729) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5731 = or(_T_5727, _T_5730) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5732 = or(_T_5731, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5733 = bits(_T_5732, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5734 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5733 : @[Reg.scala 28:19] + _T_5734 <= _T_5724 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][6] <= _T_5734 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5735 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5736 = eq(_T_5735, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5737 = and(ic_valid_ff, _T_5736) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5739 = and(_T_5737, _T_5738) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5740 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5741 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5742 = and(_T_5740, _T_5741) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5743 = eq(perr_ic_index_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5744 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5745 = and(_T_5743, _T_5744) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5746 = or(_T_5742, _T_5745) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5747 = or(_T_5746, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5748 = bits(_T_5747, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5749 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5748 : @[Reg.scala 28:19] + _T_5749 <= _T_5739 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][7] <= _T_5749 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5750 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5751 = eq(_T_5750, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5752 = and(ic_valid_ff, _T_5751) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5754 = and(_T_5752, _T_5753) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5755 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5756 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5757 = and(_T_5755, _T_5756) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5758 = eq(perr_ic_index_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5759 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5760 = and(_T_5758, _T_5759) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5761 = or(_T_5757, _T_5760) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5762 = or(_T_5761, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5763 = bits(_T_5762, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5764 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5763 : @[Reg.scala 28:19] + _T_5764 <= _T_5754 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][8] <= _T_5764 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5765 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5766 = eq(_T_5765, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5767 = and(ic_valid_ff, _T_5766) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5769 = and(_T_5767, _T_5768) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5770 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5771 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5772 = and(_T_5770, _T_5771) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5773 = eq(perr_ic_index_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5774 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5775 = and(_T_5773, _T_5774) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5776 = or(_T_5772, _T_5775) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5777 = or(_T_5776, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5778 = bits(_T_5777, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5779 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5778 : @[Reg.scala 28:19] + _T_5779 <= _T_5769 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][9] <= _T_5779 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5780 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5781 = eq(_T_5780, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5782 = and(ic_valid_ff, _T_5781) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5784 = and(_T_5782, _T_5783) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5785 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5786 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5787 = and(_T_5785, _T_5786) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5788 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5789 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5790 = and(_T_5788, _T_5789) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5791 = or(_T_5787, _T_5790) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5792 = or(_T_5791, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5793 = bits(_T_5792, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5794 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5793 : @[Reg.scala 28:19] + _T_5794 <= _T_5784 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][10] <= _T_5794 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5795 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5796 = eq(_T_5795, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5797 = and(ic_valid_ff, _T_5796) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5799 = and(_T_5797, _T_5798) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5800 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5801 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5802 = and(_T_5800, _T_5801) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5803 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5804 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5805 = and(_T_5803, _T_5804) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5806 = or(_T_5802, _T_5805) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5807 = or(_T_5806, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5808 = bits(_T_5807, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5809 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5808 : @[Reg.scala 28:19] + _T_5809 <= _T_5799 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][11] <= _T_5809 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5810 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5811 = eq(_T_5810, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5812 = and(ic_valid_ff, _T_5811) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5814 = and(_T_5812, _T_5813) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5815 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5816 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5817 = and(_T_5815, _T_5816) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5818 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5819 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5820 = and(_T_5818, _T_5819) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5821 = or(_T_5817, _T_5820) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5822 = or(_T_5821, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5823 = bits(_T_5822, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5824 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5823 : @[Reg.scala 28:19] + _T_5824 <= _T_5814 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][12] <= _T_5824 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5825 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5826 = eq(_T_5825, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5827 = and(ic_valid_ff, _T_5826) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5829 = and(_T_5827, _T_5828) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5830 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5831 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5832 = and(_T_5830, _T_5831) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5833 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5834 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5835 = and(_T_5833, _T_5834) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5836 = or(_T_5832, _T_5835) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5837 = or(_T_5836, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5838 = bits(_T_5837, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5839 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5838 : @[Reg.scala 28:19] + _T_5839 <= _T_5829 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][13] <= _T_5839 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5840 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5841 = eq(_T_5840, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5842 = and(ic_valid_ff, _T_5841) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5844 = and(_T_5842, _T_5843) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5845 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5846 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5847 = and(_T_5845, _T_5846) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5848 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5849 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5850 = and(_T_5848, _T_5849) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5851 = or(_T_5847, _T_5850) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5852 = or(_T_5851, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5853 = bits(_T_5852, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5854 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5853 : @[Reg.scala 28:19] + _T_5854 <= _T_5844 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][14] <= _T_5854 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5855 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5856 = eq(_T_5855, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5857 = and(ic_valid_ff, _T_5856) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5859 = and(_T_5857, _T_5858) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5860 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5861 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5862 = and(_T_5860, _T_5861) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5863 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5864 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5865 = and(_T_5863, _T_5864) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5866 = or(_T_5862, _T_5865) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5867 = or(_T_5866, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5868 = bits(_T_5867, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5869 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5868 : @[Reg.scala 28:19] + _T_5869 <= _T_5859 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][15] <= _T_5869 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5870 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5871 = eq(_T_5870, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5872 = and(ic_valid_ff, _T_5871) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5874 = and(_T_5872, _T_5873) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5875 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5876 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5877 = and(_T_5875, _T_5876) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5878 = eq(perr_ic_index_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5879 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5880 = and(_T_5878, _T_5879) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5881 = or(_T_5877, _T_5880) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5882 = or(_T_5881, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5883 = bits(_T_5882, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5884 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5883 : @[Reg.scala 28:19] + _T_5884 <= _T_5874 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][16] <= _T_5884 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5885 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5886 = eq(_T_5885, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5887 = and(ic_valid_ff, _T_5886) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5889 = and(_T_5887, _T_5888) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5890 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5891 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5892 = and(_T_5890, _T_5891) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5893 = eq(perr_ic_index_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5894 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5895 = and(_T_5893, _T_5894) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5896 = or(_T_5892, _T_5895) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5897 = or(_T_5896, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5898 = bits(_T_5897, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5899 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5898 : @[Reg.scala 28:19] + _T_5899 <= _T_5889 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][17] <= _T_5899 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5900 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5901 = eq(_T_5900, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5902 = and(ic_valid_ff, _T_5901) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5904 = and(_T_5902, _T_5903) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5905 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5906 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5907 = and(_T_5905, _T_5906) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5908 = eq(perr_ic_index_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5909 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5910 = and(_T_5908, _T_5909) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5911 = or(_T_5907, _T_5910) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5912 = or(_T_5911, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5913 = bits(_T_5912, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5914 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5913 : @[Reg.scala 28:19] + _T_5914 <= _T_5904 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][18] <= _T_5914 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5915 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5916 = eq(_T_5915, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5917 = and(ic_valid_ff, _T_5916) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5919 = and(_T_5917, _T_5918) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5920 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5921 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5922 = and(_T_5920, _T_5921) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5923 = eq(perr_ic_index_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5924 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5925 = and(_T_5923, _T_5924) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5926 = or(_T_5922, _T_5925) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5927 = or(_T_5926, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5928 = bits(_T_5927, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5929 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5928 : @[Reg.scala 28:19] + _T_5929 <= _T_5919 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][19] <= _T_5929 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5930 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5931 = eq(_T_5930, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5932 = and(ic_valid_ff, _T_5931) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5934 = and(_T_5932, _T_5933) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5935 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5936 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5937 = and(_T_5935, _T_5936) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5938 = eq(perr_ic_index_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5939 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5940 = and(_T_5938, _T_5939) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5941 = or(_T_5937, _T_5940) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5942 = or(_T_5941, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5943 = bits(_T_5942, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5944 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5943 : @[Reg.scala 28:19] + _T_5944 <= _T_5934 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][20] <= _T_5944 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5945 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5946 = eq(_T_5945, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5947 = and(ic_valid_ff, _T_5946) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5949 = and(_T_5947, _T_5948) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5950 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5951 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5952 = and(_T_5950, _T_5951) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5953 = eq(perr_ic_index_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5954 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5955 = and(_T_5953, _T_5954) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5956 = or(_T_5952, _T_5955) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5957 = or(_T_5956, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5958 = bits(_T_5957, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5959 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5958 : @[Reg.scala 28:19] + _T_5959 <= _T_5949 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][21] <= _T_5959 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5960 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5961 = eq(_T_5960, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5962 = and(ic_valid_ff, _T_5961) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5964 = and(_T_5962, _T_5963) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5965 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5966 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5967 = and(_T_5965, _T_5966) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5968 = eq(perr_ic_index_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5969 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5970 = and(_T_5968, _T_5969) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5971 = or(_T_5967, _T_5970) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5972 = or(_T_5971, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5973 = bits(_T_5972, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5974 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5973 : @[Reg.scala 28:19] + _T_5974 <= _T_5964 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][22] <= _T_5974 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5975 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5976 = eq(_T_5975, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5977 = and(ic_valid_ff, _T_5976) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5979 = and(_T_5977, _T_5978) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5980 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5981 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5982 = and(_T_5980, _T_5981) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5983 = eq(perr_ic_index_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5984 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_5985 = and(_T_5983, _T_5984) @[el2_ifu_mem_ctl.scala 780:124] + node _T_5986 = or(_T_5982, _T_5985) @[el2_ifu_mem_ctl.scala 780:81] + node _T_5987 = or(_T_5986, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_5988 = bits(_T_5987, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_5989 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_5988 : @[Reg.scala 28:19] + _T_5989 <= _T_5979 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][23] <= _T_5989 @[el2_ifu_mem_ctl.scala 779:41] + node _T_5990 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_5991 = eq(_T_5990, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_5992 = and(ic_valid_ff, _T_5991) @[el2_ifu_mem_ctl.scala 779:97] + node _T_5993 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_5994 = and(_T_5992, _T_5993) @[el2_ifu_mem_ctl.scala 779:122] + node _T_5995 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_5996 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_5997 = and(_T_5995, _T_5996) @[el2_ifu_mem_ctl.scala 780:59] + node _T_5998 = eq(perr_ic_index_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_5999 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6000 = and(_T_5998, _T_5999) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6001 = or(_T_5997, _T_6000) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6002 = or(_T_6001, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6003 = bits(_T_6002, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6004 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6003 : @[Reg.scala 28:19] + _T_6004 <= _T_5994 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][24] <= _T_6004 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6005 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6006 = eq(_T_6005, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6007 = and(ic_valid_ff, _T_6006) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6008 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6009 = and(_T_6007, _T_6008) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6010 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6011 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6012 = and(_T_6010, _T_6011) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6013 = eq(perr_ic_index_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6014 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6015 = and(_T_6013, _T_6014) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6016 = or(_T_6012, _T_6015) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6017 = or(_T_6016, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6018 = bits(_T_6017, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6019 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6018 : @[Reg.scala 28:19] + _T_6019 <= _T_6009 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][25] <= _T_6019 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6020 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6021 = eq(_T_6020, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6022 = and(ic_valid_ff, _T_6021) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6023 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6024 = and(_T_6022, _T_6023) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6025 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6026 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6027 = and(_T_6025, _T_6026) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6028 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6029 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6030 = and(_T_6028, _T_6029) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6031 = or(_T_6027, _T_6030) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6032 = or(_T_6031, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6033 = bits(_T_6032, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6034 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6033 : @[Reg.scala 28:19] + _T_6034 <= _T_6024 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][26] <= _T_6034 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6035 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6036 = eq(_T_6035, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6037 = and(ic_valid_ff, _T_6036) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6038 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6039 = and(_T_6037, _T_6038) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6041 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6042 = and(_T_6040, _T_6041) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6043 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6044 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6045 = and(_T_6043, _T_6044) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6046 = or(_T_6042, _T_6045) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6047 = or(_T_6046, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6048 = bits(_T_6047, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6049 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6048 : @[Reg.scala 28:19] + _T_6049 <= _T_6039 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][27] <= _T_6049 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6050 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6051 = eq(_T_6050, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6052 = and(ic_valid_ff, _T_6051) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6053 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6054 = and(_T_6052, _T_6053) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6055 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6056 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6057 = and(_T_6055, _T_6056) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6058 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6059 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6060 = and(_T_6058, _T_6059) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6061 = or(_T_6057, _T_6060) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6062 = or(_T_6061, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6063 = bits(_T_6062, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6064 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6063 : @[Reg.scala 28:19] + _T_6064 <= _T_6054 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][28] <= _T_6064 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6065 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6066 = eq(_T_6065, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6067 = and(ic_valid_ff, _T_6066) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6068 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6069 = and(_T_6067, _T_6068) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6070 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6071 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6072 = and(_T_6070, _T_6071) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6073 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6074 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6075 = and(_T_6073, _T_6074) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6076 = or(_T_6072, _T_6075) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6077 = or(_T_6076, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6078 = bits(_T_6077, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6079 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6078 : @[Reg.scala 28:19] + _T_6079 <= _T_6069 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][29] <= _T_6079 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6080 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6081 = eq(_T_6080, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6082 = and(ic_valid_ff, _T_6081) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6083 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6084 = and(_T_6082, _T_6083) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6085 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6086 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6087 = and(_T_6085, _T_6086) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6088 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6089 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6090 = and(_T_6088, _T_6089) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6091 = or(_T_6087, _T_6090) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6092 = or(_T_6091, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6093 = bits(_T_6092, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6094 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6093 : @[Reg.scala 28:19] + _T_6094 <= _T_6084 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][30] <= _T_6094 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6095 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6096 = eq(_T_6095, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6097 = and(ic_valid_ff, _T_6096) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6098 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6099 = and(_T_6097, _T_6098) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6100 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6101 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6102 = and(_T_6100, _T_6101) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6103 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6104 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6105 = and(_T_6103, _T_6104) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6106 = or(_T_6102, _T_6105) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6107 = or(_T_6106, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6108 = bits(_T_6107, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6109 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6108 : @[Reg.scala 28:19] + _T_6109 <= _T_6099 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][31] <= _T_6109 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6110 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6111 = eq(_T_6110, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6112 = and(ic_valid_ff, _T_6111) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6113 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6114 = and(_T_6112, _T_6113) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6115 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6116 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6117 = and(_T_6115, _T_6116) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6118 = eq(perr_ic_index_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6119 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6120 = and(_T_6118, _T_6119) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6121 = or(_T_6117, _T_6120) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6122 = or(_T_6121, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6123 = bits(_T_6122, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6124 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6123 : @[Reg.scala 28:19] + _T_6124 <= _T_6114 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][32] <= _T_6124 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6125 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6126 = eq(_T_6125, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6127 = and(ic_valid_ff, _T_6126) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6128 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6129 = and(_T_6127, _T_6128) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6130 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6131 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6132 = and(_T_6130, _T_6131) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6133 = eq(perr_ic_index_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6134 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6135 = and(_T_6133, _T_6134) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6136 = or(_T_6132, _T_6135) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6137 = or(_T_6136, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6138 = bits(_T_6137, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6139 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6138 : @[Reg.scala 28:19] + _T_6139 <= _T_6129 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][33] <= _T_6139 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6140 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6141 = eq(_T_6140, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6142 = and(ic_valid_ff, _T_6141) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6143 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6144 = and(_T_6142, _T_6143) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6145 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6146 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6147 = and(_T_6145, _T_6146) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6148 = eq(perr_ic_index_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6149 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6150 = and(_T_6148, _T_6149) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6151 = or(_T_6147, _T_6150) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6152 = or(_T_6151, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6153 = bits(_T_6152, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6154 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6153 : @[Reg.scala 28:19] + _T_6154 <= _T_6144 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][34] <= _T_6154 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6155 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6156 = eq(_T_6155, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6157 = and(ic_valid_ff, _T_6156) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6158 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6159 = and(_T_6157, _T_6158) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6160 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6161 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6162 = and(_T_6160, _T_6161) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6163 = eq(perr_ic_index_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6164 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6165 = and(_T_6163, _T_6164) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6166 = or(_T_6162, _T_6165) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6167 = or(_T_6166, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6168 = bits(_T_6167, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6169 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6168 : @[Reg.scala 28:19] + _T_6169 <= _T_6159 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][35] <= _T_6169 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6170 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6171 = eq(_T_6170, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6172 = and(ic_valid_ff, _T_6171) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6173 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6174 = and(_T_6172, _T_6173) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6175 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6176 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6177 = and(_T_6175, _T_6176) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6178 = eq(perr_ic_index_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6179 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6180 = and(_T_6178, _T_6179) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6181 = or(_T_6177, _T_6180) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6182 = or(_T_6181, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6183 = bits(_T_6182, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6184 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6183 : @[Reg.scala 28:19] + _T_6184 <= _T_6174 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][36] <= _T_6184 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6185 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6186 = eq(_T_6185, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6187 = and(ic_valid_ff, _T_6186) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6188 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6189 = and(_T_6187, _T_6188) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6190 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6191 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6192 = and(_T_6190, _T_6191) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6193 = eq(perr_ic_index_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6194 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6195 = and(_T_6193, _T_6194) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6196 = or(_T_6192, _T_6195) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6197 = or(_T_6196, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6198 = bits(_T_6197, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6199 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6198 : @[Reg.scala 28:19] + _T_6199 <= _T_6189 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][37] <= _T_6199 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6200 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6201 = eq(_T_6200, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6202 = and(ic_valid_ff, _T_6201) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6203 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6204 = and(_T_6202, _T_6203) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6205 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6206 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6207 = and(_T_6205, _T_6206) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6208 = eq(perr_ic_index_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6209 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6210 = and(_T_6208, _T_6209) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6211 = or(_T_6207, _T_6210) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6212 = or(_T_6211, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6213 = bits(_T_6212, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6214 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6213 : @[Reg.scala 28:19] + _T_6214 <= _T_6204 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][38] <= _T_6214 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6215 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6216 = eq(_T_6215, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6217 = and(ic_valid_ff, _T_6216) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6218 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6219 = and(_T_6217, _T_6218) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6220 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6221 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6222 = and(_T_6220, _T_6221) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6223 = eq(perr_ic_index_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6224 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6225 = and(_T_6223, _T_6224) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6226 = or(_T_6222, _T_6225) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6227 = or(_T_6226, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6228 = bits(_T_6227, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6229 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6228 : @[Reg.scala 28:19] + _T_6229 <= _T_6219 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][39] <= _T_6229 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6230 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6231 = eq(_T_6230, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6232 = and(ic_valid_ff, _T_6231) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6233 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6234 = and(_T_6232, _T_6233) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6235 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6236 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6237 = and(_T_6235, _T_6236) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6238 = eq(perr_ic_index_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6239 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6240 = and(_T_6238, _T_6239) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6241 = or(_T_6237, _T_6240) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6242 = or(_T_6241, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6243 = bits(_T_6242, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6244 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6243 : @[Reg.scala 28:19] + _T_6244 <= _T_6234 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][40] <= _T_6244 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6245 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6246 = eq(_T_6245, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6247 = and(ic_valid_ff, _T_6246) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6248 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6249 = and(_T_6247, _T_6248) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6250 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6251 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6252 = and(_T_6250, _T_6251) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6253 = eq(perr_ic_index_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6254 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6255 = and(_T_6253, _T_6254) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6256 = or(_T_6252, _T_6255) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6257 = or(_T_6256, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6258 = bits(_T_6257, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6259 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6258 : @[Reg.scala 28:19] + _T_6259 <= _T_6249 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][41] <= _T_6259 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6260 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6261 = eq(_T_6260, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6262 = and(ic_valid_ff, _T_6261) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6263 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6264 = and(_T_6262, _T_6263) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6265 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6266 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6267 = and(_T_6265, _T_6266) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6268 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6269 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6270 = and(_T_6268, _T_6269) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6271 = or(_T_6267, _T_6270) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6272 = or(_T_6271, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6273 = bits(_T_6272, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6274 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6273 : @[Reg.scala 28:19] + _T_6274 <= _T_6264 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][42] <= _T_6274 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6275 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6276 = eq(_T_6275, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6277 = and(ic_valid_ff, _T_6276) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6278 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6279 = and(_T_6277, _T_6278) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6280 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6281 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6282 = and(_T_6280, _T_6281) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6283 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6284 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6285 = and(_T_6283, _T_6284) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6286 = or(_T_6282, _T_6285) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6287 = or(_T_6286, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6288 = bits(_T_6287, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6289 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6288 : @[Reg.scala 28:19] + _T_6289 <= _T_6279 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][43] <= _T_6289 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6290 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6291 = eq(_T_6290, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6292 = and(ic_valid_ff, _T_6291) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6293 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6294 = and(_T_6292, _T_6293) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6295 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6296 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6297 = and(_T_6295, _T_6296) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6298 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6299 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6300 = and(_T_6298, _T_6299) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6301 = or(_T_6297, _T_6300) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6302 = or(_T_6301, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6303 = bits(_T_6302, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6304 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6303 : @[Reg.scala 28:19] + _T_6304 <= _T_6294 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][44] <= _T_6304 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6305 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6306 = eq(_T_6305, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6307 = and(ic_valid_ff, _T_6306) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6308 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6309 = and(_T_6307, _T_6308) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6310 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6311 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6312 = and(_T_6310, _T_6311) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6313 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6314 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6315 = and(_T_6313, _T_6314) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6316 = or(_T_6312, _T_6315) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6317 = or(_T_6316, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6318 = bits(_T_6317, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6319 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6318 : @[Reg.scala 28:19] + _T_6319 <= _T_6309 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][45] <= _T_6319 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6320 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6321 = eq(_T_6320, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6322 = and(ic_valid_ff, _T_6321) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6323 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6324 = and(_T_6322, _T_6323) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6325 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6326 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6327 = and(_T_6325, _T_6326) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6328 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6329 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6330 = and(_T_6328, _T_6329) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6331 = or(_T_6327, _T_6330) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6332 = or(_T_6331, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6333 = bits(_T_6332, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6334 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6333 : @[Reg.scala 28:19] + _T_6334 <= _T_6324 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][46] <= _T_6334 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6335 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6336 = eq(_T_6335, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6337 = and(ic_valid_ff, _T_6336) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6338 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6339 = and(_T_6337, _T_6338) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6340 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6341 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6342 = and(_T_6340, _T_6341) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6343 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6344 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6345 = and(_T_6343, _T_6344) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6346 = or(_T_6342, _T_6345) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6347 = or(_T_6346, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6348 = bits(_T_6347, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6349 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6348 : @[Reg.scala 28:19] + _T_6349 <= _T_6339 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][47] <= _T_6349 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6350 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6351 = eq(_T_6350, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6352 = and(ic_valid_ff, _T_6351) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6353 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6354 = and(_T_6352, _T_6353) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6355 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6356 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6357 = and(_T_6355, _T_6356) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6358 = eq(perr_ic_index_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6359 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6360 = and(_T_6358, _T_6359) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6361 = or(_T_6357, _T_6360) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6362 = or(_T_6361, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6363 = bits(_T_6362, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6364 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6363 : @[Reg.scala 28:19] + _T_6364 <= _T_6354 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][48] <= _T_6364 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6365 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6366 = eq(_T_6365, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6367 = and(ic_valid_ff, _T_6366) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6368 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6369 = and(_T_6367, _T_6368) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6370 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6371 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6372 = and(_T_6370, _T_6371) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6373 = eq(perr_ic_index_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6374 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6375 = and(_T_6373, _T_6374) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6376 = or(_T_6372, _T_6375) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6377 = or(_T_6376, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6378 = bits(_T_6377, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6379 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6378 : @[Reg.scala 28:19] + _T_6379 <= _T_6369 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][49] <= _T_6379 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6380 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6381 = eq(_T_6380, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6382 = and(ic_valid_ff, _T_6381) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6383 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6384 = and(_T_6382, _T_6383) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6385 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6386 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6387 = and(_T_6385, _T_6386) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6388 = eq(perr_ic_index_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6389 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6390 = and(_T_6388, _T_6389) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6391 = or(_T_6387, _T_6390) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6392 = or(_T_6391, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6393 = bits(_T_6392, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6394 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6393 : @[Reg.scala 28:19] + _T_6394 <= _T_6384 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][50] <= _T_6394 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6395 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6396 = eq(_T_6395, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6397 = and(ic_valid_ff, _T_6396) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6398 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6399 = and(_T_6397, _T_6398) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6400 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6401 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6402 = and(_T_6400, _T_6401) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6403 = eq(perr_ic_index_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6404 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6405 = and(_T_6403, _T_6404) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6406 = or(_T_6402, _T_6405) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6407 = or(_T_6406, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6408 = bits(_T_6407, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6409 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6408 : @[Reg.scala 28:19] + _T_6409 <= _T_6399 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][51] <= _T_6409 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6410 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6411 = eq(_T_6410, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6412 = and(ic_valid_ff, _T_6411) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6413 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6414 = and(_T_6412, _T_6413) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6415 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6416 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6417 = and(_T_6415, _T_6416) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6418 = eq(perr_ic_index_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6419 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6420 = and(_T_6418, _T_6419) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6421 = or(_T_6417, _T_6420) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6422 = or(_T_6421, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6423 = bits(_T_6422, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6424 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6423 : @[Reg.scala 28:19] + _T_6424 <= _T_6414 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][52] <= _T_6424 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6425 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6426 = eq(_T_6425, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6427 = and(ic_valid_ff, _T_6426) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6428 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6429 = and(_T_6427, _T_6428) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6430 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6431 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6432 = and(_T_6430, _T_6431) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6433 = eq(perr_ic_index_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6434 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6435 = and(_T_6433, _T_6434) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6436 = or(_T_6432, _T_6435) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6437 = or(_T_6436, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6438 = bits(_T_6437, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6439 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6438 : @[Reg.scala 28:19] + _T_6439 <= _T_6429 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][53] <= _T_6439 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6440 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6441 = eq(_T_6440, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6442 = and(ic_valid_ff, _T_6441) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6443 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6444 = and(_T_6442, _T_6443) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6446 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6447 = and(_T_6445, _T_6446) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6448 = eq(perr_ic_index_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6449 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6450 = and(_T_6448, _T_6449) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6451 = or(_T_6447, _T_6450) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6452 = or(_T_6451, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6453 = bits(_T_6452, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6454 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6453 : @[Reg.scala 28:19] + _T_6454 <= _T_6444 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][54] <= _T_6454 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6455 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6456 = eq(_T_6455, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6457 = and(ic_valid_ff, _T_6456) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6458 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6459 = and(_T_6457, _T_6458) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6460 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6461 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6462 = and(_T_6460, _T_6461) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6463 = eq(perr_ic_index_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6464 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6465 = and(_T_6463, _T_6464) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6466 = or(_T_6462, _T_6465) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6467 = or(_T_6466, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6468 = bits(_T_6467, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6469 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6468 : @[Reg.scala 28:19] + _T_6469 <= _T_6459 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][55] <= _T_6469 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6470 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6471 = eq(_T_6470, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6472 = and(ic_valid_ff, _T_6471) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6473 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6474 = and(_T_6472, _T_6473) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6476 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6477 = and(_T_6475, _T_6476) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6478 = eq(perr_ic_index_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6479 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6480 = and(_T_6478, _T_6479) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6481 = or(_T_6477, _T_6480) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6482 = or(_T_6481, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6483 = bits(_T_6482, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6484 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6483 : @[Reg.scala 28:19] + _T_6484 <= _T_6474 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][56] <= _T_6484 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6485 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6486 = eq(_T_6485, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6487 = and(ic_valid_ff, _T_6486) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6488 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6489 = and(_T_6487, _T_6488) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6490 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6491 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6492 = and(_T_6490, _T_6491) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6493 = eq(perr_ic_index_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6494 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6495 = and(_T_6493, _T_6494) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6496 = or(_T_6492, _T_6495) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6497 = or(_T_6496, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6498 = bits(_T_6497, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6499 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6498 : @[Reg.scala 28:19] + _T_6499 <= _T_6489 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][57] <= _T_6499 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6500 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6501 = eq(_T_6500, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6502 = and(ic_valid_ff, _T_6501) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6503 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6504 = and(_T_6502, _T_6503) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6505 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6506 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6507 = and(_T_6505, _T_6506) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6508 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6509 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6510 = and(_T_6508, _T_6509) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6511 = or(_T_6507, _T_6510) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6512 = or(_T_6511, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6513 = bits(_T_6512, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6514 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6513 : @[Reg.scala 28:19] + _T_6514 <= _T_6504 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][58] <= _T_6514 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6515 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6516 = eq(_T_6515, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6517 = and(ic_valid_ff, _T_6516) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6518 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6519 = and(_T_6517, _T_6518) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6520 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6521 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6522 = and(_T_6520, _T_6521) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6523 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6524 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6525 = and(_T_6523, _T_6524) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6526 = or(_T_6522, _T_6525) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6527 = or(_T_6526, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6528 = bits(_T_6527, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6529 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6528 : @[Reg.scala 28:19] + _T_6529 <= _T_6519 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][59] <= _T_6529 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6530 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6531 = eq(_T_6530, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6532 = and(ic_valid_ff, _T_6531) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6533 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6534 = and(_T_6532, _T_6533) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6535 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6536 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6537 = and(_T_6535, _T_6536) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6538 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6539 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6540 = and(_T_6538, _T_6539) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6541 = or(_T_6537, _T_6540) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6542 = or(_T_6541, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6543 = bits(_T_6542, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6544 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6543 : @[Reg.scala 28:19] + _T_6544 <= _T_6534 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][60] <= _T_6544 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6545 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6546 = eq(_T_6545, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6547 = and(ic_valid_ff, _T_6546) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6548 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6549 = and(_T_6547, _T_6548) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6550 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6551 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6552 = and(_T_6550, _T_6551) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6553 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6554 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6555 = and(_T_6553, _T_6554) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6556 = or(_T_6552, _T_6555) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6557 = or(_T_6556, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6558 = bits(_T_6557, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6559 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6558 : @[Reg.scala 28:19] + _T_6559 <= _T_6549 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][61] <= _T_6559 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6560 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6561 = eq(_T_6560, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6562 = and(ic_valid_ff, _T_6561) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6563 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6564 = and(_T_6562, _T_6563) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6565 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6566 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6567 = and(_T_6565, _T_6566) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6568 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6569 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6570 = and(_T_6568, _T_6569) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6571 = or(_T_6567, _T_6570) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6572 = or(_T_6571, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6573 = bits(_T_6572, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6574 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6573 : @[Reg.scala 28:19] + _T_6574 <= _T_6564 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][62] <= _T_6574 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6575 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6576 = eq(_T_6575, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6577 = and(ic_valid_ff, _T_6576) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6578 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6579 = and(_T_6577, _T_6578) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6580 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6581 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6582 = and(_T_6580, _T_6581) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6583 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6584 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6585 = and(_T_6583, _T_6584) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6586 = or(_T_6582, _T_6585) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6587 = or(_T_6586, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6588 = bits(_T_6587, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6589 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6588 : @[Reg.scala 28:19] + _T_6589 <= _T_6579 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][63] <= _T_6589 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6590 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6591 = eq(_T_6590, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6592 = and(ic_valid_ff, _T_6591) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6593 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6594 = and(_T_6592, _T_6593) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6595 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6596 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6597 = and(_T_6595, _T_6596) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6598 = eq(perr_ic_index_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6599 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6600 = and(_T_6598, _T_6599) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6601 = or(_T_6597, _T_6600) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6602 = or(_T_6601, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6603 = bits(_T_6602, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6604 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6603 : @[Reg.scala 28:19] + _T_6604 <= _T_6594 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][32] <= _T_6604 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6605 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6606 = eq(_T_6605, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6607 = and(ic_valid_ff, _T_6606) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6608 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6609 = and(_T_6607, _T_6608) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6610 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6611 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6612 = and(_T_6610, _T_6611) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6613 = eq(perr_ic_index_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6614 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6615 = and(_T_6613, _T_6614) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6616 = or(_T_6612, _T_6615) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6617 = or(_T_6616, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6618 = bits(_T_6617, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6619 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6618 : @[Reg.scala 28:19] + _T_6619 <= _T_6609 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][33] <= _T_6619 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6620 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6621 = eq(_T_6620, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6622 = and(ic_valid_ff, _T_6621) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6623 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6624 = and(_T_6622, _T_6623) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6625 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6626 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6627 = and(_T_6625, _T_6626) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6628 = eq(perr_ic_index_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6629 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6630 = and(_T_6628, _T_6629) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6631 = or(_T_6627, _T_6630) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6632 = or(_T_6631, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6633 = bits(_T_6632, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6634 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6633 : @[Reg.scala 28:19] + _T_6634 <= _T_6624 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][34] <= _T_6634 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6635 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6636 = eq(_T_6635, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6637 = and(ic_valid_ff, _T_6636) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6638 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6639 = and(_T_6637, _T_6638) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6640 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6641 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6642 = and(_T_6640, _T_6641) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6643 = eq(perr_ic_index_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6644 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6645 = and(_T_6643, _T_6644) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6646 = or(_T_6642, _T_6645) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6647 = or(_T_6646, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6648 = bits(_T_6647, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6649 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6648 : @[Reg.scala 28:19] + _T_6649 <= _T_6639 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][35] <= _T_6649 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6650 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6651 = eq(_T_6650, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6652 = and(ic_valid_ff, _T_6651) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6653 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6654 = and(_T_6652, _T_6653) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6655 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6656 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6657 = and(_T_6655, _T_6656) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6658 = eq(perr_ic_index_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6659 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6660 = and(_T_6658, _T_6659) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6661 = or(_T_6657, _T_6660) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6662 = or(_T_6661, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6663 = bits(_T_6662, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6664 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6663 : @[Reg.scala 28:19] + _T_6664 <= _T_6654 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][36] <= _T_6664 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6665 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6666 = eq(_T_6665, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6667 = and(ic_valid_ff, _T_6666) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6668 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6669 = and(_T_6667, _T_6668) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6670 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6671 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6672 = and(_T_6670, _T_6671) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6673 = eq(perr_ic_index_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6674 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6675 = and(_T_6673, _T_6674) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6676 = or(_T_6672, _T_6675) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6677 = or(_T_6676, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6678 = bits(_T_6677, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6679 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6678 : @[Reg.scala 28:19] + _T_6679 <= _T_6669 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][37] <= _T_6679 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6680 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6681 = eq(_T_6680, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6682 = and(ic_valid_ff, _T_6681) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6683 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6684 = and(_T_6682, _T_6683) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6685 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6686 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6687 = and(_T_6685, _T_6686) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6688 = eq(perr_ic_index_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6689 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6690 = and(_T_6688, _T_6689) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6691 = or(_T_6687, _T_6690) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6692 = or(_T_6691, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6693 = bits(_T_6692, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6694 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6693 : @[Reg.scala 28:19] + _T_6694 <= _T_6684 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][38] <= _T_6694 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6695 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6696 = eq(_T_6695, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6697 = and(ic_valid_ff, _T_6696) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6698 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6699 = and(_T_6697, _T_6698) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6700 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6701 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6702 = and(_T_6700, _T_6701) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6703 = eq(perr_ic_index_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6704 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6705 = and(_T_6703, _T_6704) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6706 = or(_T_6702, _T_6705) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6707 = or(_T_6706, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6708 = bits(_T_6707, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6709 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6708 : @[Reg.scala 28:19] + _T_6709 <= _T_6699 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][39] <= _T_6709 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6710 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6711 = eq(_T_6710, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6712 = and(ic_valid_ff, _T_6711) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6713 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6714 = and(_T_6712, _T_6713) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6716 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6717 = and(_T_6715, _T_6716) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6718 = eq(perr_ic_index_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6719 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6720 = and(_T_6718, _T_6719) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6721 = or(_T_6717, _T_6720) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6722 = or(_T_6721, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6723 = bits(_T_6722, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6724 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6723 : @[Reg.scala 28:19] + _T_6724 <= _T_6714 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][40] <= _T_6724 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6725 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6726 = eq(_T_6725, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6727 = and(ic_valid_ff, _T_6726) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6728 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6729 = and(_T_6727, _T_6728) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6731 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6732 = and(_T_6730, _T_6731) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6733 = eq(perr_ic_index_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6734 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6735 = and(_T_6733, _T_6734) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6736 = or(_T_6732, _T_6735) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6737 = or(_T_6736, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6738 = bits(_T_6737, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6739 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6738 : @[Reg.scala 28:19] + _T_6739 <= _T_6729 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][41] <= _T_6739 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6740 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6741 = eq(_T_6740, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6742 = and(ic_valid_ff, _T_6741) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6743 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6744 = and(_T_6742, _T_6743) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6745 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6746 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6747 = and(_T_6745, _T_6746) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6748 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6749 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6750 = and(_T_6748, _T_6749) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6751 = or(_T_6747, _T_6750) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6752 = or(_T_6751, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6753 = bits(_T_6752, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6754 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6753 : @[Reg.scala 28:19] + _T_6754 <= _T_6744 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][42] <= _T_6754 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6755 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6756 = eq(_T_6755, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6757 = and(ic_valid_ff, _T_6756) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6758 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6759 = and(_T_6757, _T_6758) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6760 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6761 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6762 = and(_T_6760, _T_6761) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6763 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6764 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6765 = and(_T_6763, _T_6764) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6766 = or(_T_6762, _T_6765) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6767 = or(_T_6766, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6768 = bits(_T_6767, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6769 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6768 : @[Reg.scala 28:19] + _T_6769 <= _T_6759 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][43] <= _T_6769 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6770 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6771 = eq(_T_6770, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6772 = and(ic_valid_ff, _T_6771) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6773 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6774 = and(_T_6772, _T_6773) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6775 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6776 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6777 = and(_T_6775, _T_6776) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6778 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6779 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6780 = and(_T_6778, _T_6779) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6781 = or(_T_6777, _T_6780) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6782 = or(_T_6781, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6783 = bits(_T_6782, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6784 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6783 : @[Reg.scala 28:19] + _T_6784 <= _T_6774 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][44] <= _T_6784 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6785 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6786 = eq(_T_6785, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6787 = and(ic_valid_ff, _T_6786) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6788 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6789 = and(_T_6787, _T_6788) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6790 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6791 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6792 = and(_T_6790, _T_6791) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6793 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6794 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6795 = and(_T_6793, _T_6794) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6796 = or(_T_6792, _T_6795) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6797 = or(_T_6796, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6798 = bits(_T_6797, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6799 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6798 : @[Reg.scala 28:19] + _T_6799 <= _T_6789 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][45] <= _T_6799 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6800 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6801 = eq(_T_6800, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6802 = and(ic_valid_ff, _T_6801) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6803 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6804 = and(_T_6802, _T_6803) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6805 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6806 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6807 = and(_T_6805, _T_6806) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6808 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6809 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6810 = and(_T_6808, _T_6809) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6811 = or(_T_6807, _T_6810) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6812 = or(_T_6811, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6813 = bits(_T_6812, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6814 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6813 : @[Reg.scala 28:19] + _T_6814 <= _T_6804 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][46] <= _T_6814 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6815 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6816 = eq(_T_6815, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6817 = and(ic_valid_ff, _T_6816) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6818 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6819 = and(_T_6817, _T_6818) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6820 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6821 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6822 = and(_T_6820, _T_6821) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6823 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6824 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6825 = and(_T_6823, _T_6824) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6826 = or(_T_6822, _T_6825) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6827 = or(_T_6826, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6828 = bits(_T_6827, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6829 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6828 : @[Reg.scala 28:19] + _T_6829 <= _T_6819 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][47] <= _T_6829 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6830 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6831 = eq(_T_6830, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6832 = and(ic_valid_ff, _T_6831) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6833 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6834 = and(_T_6832, _T_6833) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6835 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6836 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6837 = and(_T_6835, _T_6836) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6838 = eq(perr_ic_index_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6839 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6840 = and(_T_6838, _T_6839) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6841 = or(_T_6837, _T_6840) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6842 = or(_T_6841, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6843 = bits(_T_6842, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6844 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6843 : @[Reg.scala 28:19] + _T_6844 <= _T_6834 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][48] <= _T_6844 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6845 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6846 = eq(_T_6845, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6847 = and(ic_valid_ff, _T_6846) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6848 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6849 = and(_T_6847, _T_6848) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6850 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6851 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6852 = and(_T_6850, _T_6851) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6853 = eq(perr_ic_index_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6854 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6855 = and(_T_6853, _T_6854) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6856 = or(_T_6852, _T_6855) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6857 = or(_T_6856, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6858 = bits(_T_6857, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6859 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6858 : @[Reg.scala 28:19] + _T_6859 <= _T_6849 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][49] <= _T_6859 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6860 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6861 = eq(_T_6860, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6862 = and(ic_valid_ff, _T_6861) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6863 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6864 = and(_T_6862, _T_6863) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6865 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6866 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6867 = and(_T_6865, _T_6866) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6868 = eq(perr_ic_index_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6869 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6870 = and(_T_6868, _T_6869) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6871 = or(_T_6867, _T_6870) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6872 = or(_T_6871, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6873 = bits(_T_6872, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6874 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6873 : @[Reg.scala 28:19] + _T_6874 <= _T_6864 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][50] <= _T_6874 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6875 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6876 = eq(_T_6875, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6877 = and(ic_valid_ff, _T_6876) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6878 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6879 = and(_T_6877, _T_6878) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6880 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6881 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6882 = and(_T_6880, _T_6881) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6883 = eq(perr_ic_index_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6884 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6885 = and(_T_6883, _T_6884) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6886 = or(_T_6882, _T_6885) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6887 = or(_T_6886, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6888 = bits(_T_6887, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6889 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6888 : @[Reg.scala 28:19] + _T_6889 <= _T_6879 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][51] <= _T_6889 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6890 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6891 = eq(_T_6890, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6892 = and(ic_valid_ff, _T_6891) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6893 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6894 = and(_T_6892, _T_6893) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6895 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6896 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6897 = and(_T_6895, _T_6896) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6898 = eq(perr_ic_index_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6899 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6900 = and(_T_6898, _T_6899) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6901 = or(_T_6897, _T_6900) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6902 = or(_T_6901, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6903 = bits(_T_6902, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6904 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6903 : @[Reg.scala 28:19] + _T_6904 <= _T_6894 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][52] <= _T_6904 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6905 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6906 = eq(_T_6905, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6907 = and(ic_valid_ff, _T_6906) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6908 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6909 = and(_T_6907, _T_6908) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6910 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6911 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6912 = and(_T_6910, _T_6911) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6913 = eq(perr_ic_index_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6914 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6915 = and(_T_6913, _T_6914) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6916 = or(_T_6912, _T_6915) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6917 = or(_T_6916, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6918 = bits(_T_6917, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6919 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6918 : @[Reg.scala 28:19] + _T_6919 <= _T_6909 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][53] <= _T_6919 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6920 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6921 = eq(_T_6920, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6922 = and(ic_valid_ff, _T_6921) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6923 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6924 = and(_T_6922, _T_6923) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6925 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6926 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6927 = and(_T_6925, _T_6926) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6928 = eq(perr_ic_index_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6929 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6930 = and(_T_6928, _T_6929) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6931 = or(_T_6927, _T_6930) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6932 = or(_T_6931, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6933 = bits(_T_6932, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6934 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6933 : @[Reg.scala 28:19] + _T_6934 <= _T_6924 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][54] <= _T_6934 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6935 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6936 = eq(_T_6935, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6937 = and(ic_valid_ff, _T_6936) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6938 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6939 = and(_T_6937, _T_6938) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6940 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6941 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6942 = and(_T_6940, _T_6941) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6943 = eq(perr_ic_index_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6944 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6945 = and(_T_6943, _T_6944) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6946 = or(_T_6942, _T_6945) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6947 = or(_T_6946, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6948 = bits(_T_6947, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6949 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6948 : @[Reg.scala 28:19] + _T_6949 <= _T_6939 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][55] <= _T_6949 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6950 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6951 = eq(_T_6950, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6952 = and(ic_valid_ff, _T_6951) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6953 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6954 = and(_T_6952, _T_6953) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6955 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6956 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6957 = and(_T_6955, _T_6956) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6958 = eq(perr_ic_index_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6959 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6960 = and(_T_6958, _T_6959) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6961 = or(_T_6957, _T_6960) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6962 = or(_T_6961, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6963 = bits(_T_6962, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6964 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6963 : @[Reg.scala 28:19] + _T_6964 <= _T_6954 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][56] <= _T_6964 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6965 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6966 = eq(_T_6965, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6967 = and(ic_valid_ff, _T_6966) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6968 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6969 = and(_T_6967, _T_6968) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6970 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6971 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6972 = and(_T_6970, _T_6971) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6973 = eq(perr_ic_index_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6974 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6975 = and(_T_6973, _T_6974) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6976 = or(_T_6972, _T_6975) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6977 = or(_T_6976, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6978 = bits(_T_6977, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6979 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6978 : @[Reg.scala 28:19] + _T_6979 <= _T_6969 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][57] <= _T_6979 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6980 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6981 = eq(_T_6980, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6982 = and(ic_valid_ff, _T_6981) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6983 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6984 = and(_T_6982, _T_6983) @[el2_ifu_mem_ctl.scala 779:122] + node _T_6985 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_6986 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_6987 = and(_T_6985, _T_6986) @[el2_ifu_mem_ctl.scala 780:59] + node _T_6988 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_6989 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_6990 = and(_T_6988, _T_6989) @[el2_ifu_mem_ctl.scala 780:124] + node _T_6991 = or(_T_6987, _T_6990) @[el2_ifu_mem_ctl.scala 780:81] + node _T_6992 = or(_T_6991, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_6993 = bits(_T_6992, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_6994 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_6993 : @[Reg.scala 28:19] + _T_6994 <= _T_6984 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][58] <= _T_6994 @[el2_ifu_mem_ctl.scala 779:41] + node _T_6995 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_6996 = eq(_T_6995, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_6997 = and(ic_valid_ff, _T_6996) @[el2_ifu_mem_ctl.scala 779:97] + node _T_6998 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_6999 = and(_T_6997, _T_6998) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7000 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7001 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7002 = and(_T_7000, _T_7001) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7003 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7004 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7005 = and(_T_7003, _T_7004) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7006 = or(_T_7002, _T_7005) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7007 = or(_T_7006, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7008 = bits(_T_7007, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7009 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7008 : @[Reg.scala 28:19] + _T_7009 <= _T_6999 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][59] <= _T_7009 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7010 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7011 = eq(_T_7010, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7012 = and(ic_valid_ff, _T_7011) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7013 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7014 = and(_T_7012, _T_7013) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7015 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7016 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7017 = and(_T_7015, _T_7016) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7018 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7019 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7020 = and(_T_7018, _T_7019) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7021 = or(_T_7017, _T_7020) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7022 = or(_T_7021, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7023 = bits(_T_7022, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7024 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7023 : @[Reg.scala 28:19] + _T_7024 <= _T_7014 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][60] <= _T_7024 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7025 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7026 = eq(_T_7025, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7027 = and(ic_valid_ff, _T_7026) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7028 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7029 = and(_T_7027, _T_7028) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7030 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7031 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7032 = and(_T_7030, _T_7031) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7033 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7034 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7035 = and(_T_7033, _T_7034) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7036 = or(_T_7032, _T_7035) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7037 = or(_T_7036, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7038 = bits(_T_7037, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7039 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7038 : @[Reg.scala 28:19] + _T_7039 <= _T_7029 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][61] <= _T_7039 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7040 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7041 = eq(_T_7040, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7042 = and(ic_valid_ff, _T_7041) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7043 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7044 = and(_T_7042, _T_7043) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7045 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7046 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7047 = and(_T_7045, _T_7046) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7048 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7049 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7050 = and(_T_7048, _T_7049) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7051 = or(_T_7047, _T_7050) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7052 = or(_T_7051, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7053 = bits(_T_7052, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7054 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7053 : @[Reg.scala 28:19] + _T_7054 <= _T_7044 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][62] <= _T_7054 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7055 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7056 = eq(_T_7055, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7057 = and(ic_valid_ff, _T_7056) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7058 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7059 = and(_T_7057, _T_7058) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7061 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7062 = and(_T_7060, _T_7061) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7063 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7064 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7065 = and(_T_7063, _T_7064) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7066 = or(_T_7062, _T_7065) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7067 = or(_T_7066, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7068 = bits(_T_7067, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7069 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7068 : @[Reg.scala 28:19] + _T_7069 <= _T_7059 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][63] <= _T_7069 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7070 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7071 = eq(_T_7070, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7072 = and(ic_valid_ff, _T_7071) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7073 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7074 = and(_T_7072, _T_7073) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7075 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7076 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7077 = and(_T_7075, _T_7076) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7078 = eq(perr_ic_index_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7079 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7080 = and(_T_7078, _T_7079) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7081 = or(_T_7077, _T_7080) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7082 = or(_T_7081, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7083 = bits(_T_7082, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7084 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7083 : @[Reg.scala 28:19] + _T_7084 <= _T_7074 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][64] <= _T_7084 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7085 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7086 = eq(_T_7085, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7087 = and(ic_valid_ff, _T_7086) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7088 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7089 = and(_T_7087, _T_7088) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7090 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7091 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7092 = and(_T_7090, _T_7091) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7093 = eq(perr_ic_index_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7094 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7095 = and(_T_7093, _T_7094) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7096 = or(_T_7092, _T_7095) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7097 = or(_T_7096, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7098 = bits(_T_7097, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7099 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7098 : @[Reg.scala 28:19] + _T_7099 <= _T_7089 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][65] <= _T_7099 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7100 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7101 = eq(_T_7100, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7102 = and(ic_valid_ff, _T_7101) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7103 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7104 = and(_T_7102, _T_7103) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7105 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7106 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7107 = and(_T_7105, _T_7106) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7108 = eq(perr_ic_index_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7109 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7110 = and(_T_7108, _T_7109) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7111 = or(_T_7107, _T_7110) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7112 = or(_T_7111, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7113 = bits(_T_7112, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7114 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7113 : @[Reg.scala 28:19] + _T_7114 <= _T_7104 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][66] <= _T_7114 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7115 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7116 = eq(_T_7115, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7117 = and(ic_valid_ff, _T_7116) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7118 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7119 = and(_T_7117, _T_7118) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7121 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7122 = and(_T_7120, _T_7121) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7123 = eq(perr_ic_index_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7124 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7125 = and(_T_7123, _T_7124) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7126 = or(_T_7122, _T_7125) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7127 = or(_T_7126, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7128 = bits(_T_7127, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7129 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7128 : @[Reg.scala 28:19] + _T_7129 <= _T_7119 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][67] <= _T_7129 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7130 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7131 = eq(_T_7130, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7132 = and(ic_valid_ff, _T_7131) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7133 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7134 = and(_T_7132, _T_7133) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7135 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7136 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7137 = and(_T_7135, _T_7136) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7138 = eq(perr_ic_index_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7139 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7140 = and(_T_7138, _T_7139) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7141 = or(_T_7137, _T_7140) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7142 = or(_T_7141, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7143 = bits(_T_7142, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7144 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7143 : @[Reg.scala 28:19] + _T_7144 <= _T_7134 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][68] <= _T_7144 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7145 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7146 = eq(_T_7145, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7147 = and(ic_valid_ff, _T_7146) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7148 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7149 = and(_T_7147, _T_7148) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7151 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7152 = and(_T_7150, _T_7151) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7153 = eq(perr_ic_index_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7154 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7155 = and(_T_7153, _T_7154) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7156 = or(_T_7152, _T_7155) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7157 = or(_T_7156, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7158 = bits(_T_7157, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7159 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7158 : @[Reg.scala 28:19] + _T_7159 <= _T_7149 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][69] <= _T_7159 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7160 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7161 = eq(_T_7160, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7162 = and(ic_valid_ff, _T_7161) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7163 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7164 = and(_T_7162, _T_7163) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7165 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7166 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7167 = and(_T_7165, _T_7166) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7168 = eq(perr_ic_index_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7169 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7170 = and(_T_7168, _T_7169) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7171 = or(_T_7167, _T_7170) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7172 = or(_T_7171, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7173 = bits(_T_7172, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7174 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7173 : @[Reg.scala 28:19] + _T_7174 <= _T_7164 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][70] <= _T_7174 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7175 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7176 = eq(_T_7175, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7177 = and(ic_valid_ff, _T_7176) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7178 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7179 = and(_T_7177, _T_7178) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7181 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7182 = and(_T_7180, _T_7181) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7183 = eq(perr_ic_index_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7184 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7185 = and(_T_7183, _T_7184) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7186 = or(_T_7182, _T_7185) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7187 = or(_T_7186, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7188 = bits(_T_7187, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7189 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7188 : @[Reg.scala 28:19] + _T_7189 <= _T_7179 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][71] <= _T_7189 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7190 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7191 = eq(_T_7190, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7192 = and(ic_valid_ff, _T_7191) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7193 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7194 = and(_T_7192, _T_7193) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7195 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7196 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7197 = and(_T_7195, _T_7196) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7198 = eq(perr_ic_index_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7199 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7200 = and(_T_7198, _T_7199) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7201 = or(_T_7197, _T_7200) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7202 = or(_T_7201, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7203 = bits(_T_7202, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7204 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7203 : @[Reg.scala 28:19] + _T_7204 <= _T_7194 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][72] <= _T_7204 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7205 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7206 = eq(_T_7205, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7207 = and(ic_valid_ff, _T_7206) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7208 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7209 = and(_T_7207, _T_7208) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7211 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7212 = and(_T_7210, _T_7211) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7213 = eq(perr_ic_index_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7214 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7215 = and(_T_7213, _T_7214) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7216 = or(_T_7212, _T_7215) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7217 = or(_T_7216, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7218 = bits(_T_7217, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7219 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7218 : @[Reg.scala 28:19] + _T_7219 <= _T_7209 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][73] <= _T_7219 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7220 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7221 = eq(_T_7220, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7222 = and(ic_valid_ff, _T_7221) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7223 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7224 = and(_T_7222, _T_7223) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7225 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7226 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7227 = and(_T_7225, _T_7226) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7228 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7229 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7230 = and(_T_7228, _T_7229) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7231 = or(_T_7227, _T_7230) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7232 = or(_T_7231, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7233 = bits(_T_7232, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7234 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7233 : @[Reg.scala 28:19] + _T_7234 <= _T_7224 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][74] <= _T_7234 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7235 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7236 = eq(_T_7235, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7237 = and(ic_valid_ff, _T_7236) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7238 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7239 = and(_T_7237, _T_7238) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7241 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7242 = and(_T_7240, _T_7241) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7243 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7244 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7245 = and(_T_7243, _T_7244) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7246 = or(_T_7242, _T_7245) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7247 = or(_T_7246, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7248 = bits(_T_7247, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7249 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7248 : @[Reg.scala 28:19] + _T_7249 <= _T_7239 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][75] <= _T_7249 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7250 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7251 = eq(_T_7250, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7252 = and(ic_valid_ff, _T_7251) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7253 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7254 = and(_T_7252, _T_7253) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7255 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7256 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7257 = and(_T_7255, _T_7256) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7258 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7259 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7260 = and(_T_7258, _T_7259) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7261 = or(_T_7257, _T_7260) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7262 = or(_T_7261, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7263 = bits(_T_7262, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7264 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7263 : @[Reg.scala 28:19] + _T_7264 <= _T_7254 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][76] <= _T_7264 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7265 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7266 = eq(_T_7265, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7267 = and(ic_valid_ff, _T_7266) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7268 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7269 = and(_T_7267, _T_7268) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7270 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7271 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7272 = and(_T_7270, _T_7271) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7273 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7274 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7275 = and(_T_7273, _T_7274) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7276 = or(_T_7272, _T_7275) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7277 = or(_T_7276, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7278 = bits(_T_7277, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7279 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7278 : @[Reg.scala 28:19] + _T_7279 <= _T_7269 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][77] <= _T_7279 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7280 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7281 = eq(_T_7280, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7282 = and(ic_valid_ff, _T_7281) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7283 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7284 = and(_T_7282, _T_7283) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7285 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7286 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7287 = and(_T_7285, _T_7286) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7288 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7289 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7290 = and(_T_7288, _T_7289) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7291 = or(_T_7287, _T_7290) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7292 = or(_T_7291, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7293 = bits(_T_7292, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7294 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7293 : @[Reg.scala 28:19] + _T_7294 <= _T_7284 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][78] <= _T_7294 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7295 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7296 = eq(_T_7295, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7297 = and(ic_valid_ff, _T_7296) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7298 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7299 = and(_T_7297, _T_7298) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7300 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7301 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7302 = and(_T_7300, _T_7301) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7303 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7304 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7305 = and(_T_7303, _T_7304) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7306 = or(_T_7302, _T_7305) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7307 = or(_T_7306, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7308 = bits(_T_7307, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7309 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7308 : @[Reg.scala 28:19] + _T_7309 <= _T_7299 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][79] <= _T_7309 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7310 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7311 = eq(_T_7310, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7312 = and(ic_valid_ff, _T_7311) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7313 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7314 = and(_T_7312, _T_7313) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7315 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7316 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7317 = and(_T_7315, _T_7316) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7318 = eq(perr_ic_index_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7319 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7320 = and(_T_7318, _T_7319) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7321 = or(_T_7317, _T_7320) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7322 = or(_T_7321, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7323 = bits(_T_7322, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7324 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7323 : @[Reg.scala 28:19] + _T_7324 <= _T_7314 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][80] <= _T_7324 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7325 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7326 = eq(_T_7325, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7327 = and(ic_valid_ff, _T_7326) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7328 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7329 = and(_T_7327, _T_7328) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7330 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7331 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7332 = and(_T_7330, _T_7331) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7333 = eq(perr_ic_index_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7334 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7335 = and(_T_7333, _T_7334) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7336 = or(_T_7332, _T_7335) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7337 = or(_T_7336, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7338 = bits(_T_7337, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7339 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7338 : @[Reg.scala 28:19] + _T_7339 <= _T_7329 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][81] <= _T_7339 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7340 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7341 = eq(_T_7340, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7342 = and(ic_valid_ff, _T_7341) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7343 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7344 = and(_T_7342, _T_7343) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7345 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7346 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7347 = and(_T_7345, _T_7346) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7348 = eq(perr_ic_index_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7349 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7350 = and(_T_7348, _T_7349) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7351 = or(_T_7347, _T_7350) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7352 = or(_T_7351, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7353 = bits(_T_7352, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7354 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7353 : @[Reg.scala 28:19] + _T_7354 <= _T_7344 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][82] <= _T_7354 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7355 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7356 = eq(_T_7355, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7357 = and(ic_valid_ff, _T_7356) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7358 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7359 = and(_T_7357, _T_7358) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7360 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7361 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7362 = and(_T_7360, _T_7361) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7363 = eq(perr_ic_index_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7364 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7365 = and(_T_7363, _T_7364) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7366 = or(_T_7362, _T_7365) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7367 = or(_T_7366, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7368 = bits(_T_7367, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7369 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7368 : @[Reg.scala 28:19] + _T_7369 <= _T_7359 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][83] <= _T_7369 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7370 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7371 = eq(_T_7370, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7372 = and(ic_valid_ff, _T_7371) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7373 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7374 = and(_T_7372, _T_7373) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7375 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7376 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7377 = and(_T_7375, _T_7376) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7378 = eq(perr_ic_index_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7379 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7380 = and(_T_7378, _T_7379) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7381 = or(_T_7377, _T_7380) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7382 = or(_T_7381, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7383 = bits(_T_7382, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7384 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7383 : @[Reg.scala 28:19] + _T_7384 <= _T_7374 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][84] <= _T_7384 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7385 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7386 = eq(_T_7385, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7387 = and(ic_valid_ff, _T_7386) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7388 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7389 = and(_T_7387, _T_7388) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7390 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7391 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7392 = and(_T_7390, _T_7391) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7393 = eq(perr_ic_index_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7394 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7395 = and(_T_7393, _T_7394) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7396 = or(_T_7392, _T_7395) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7397 = or(_T_7396, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7398 = bits(_T_7397, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7399 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7398 : @[Reg.scala 28:19] + _T_7399 <= _T_7389 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][85] <= _T_7399 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7400 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7401 = eq(_T_7400, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7402 = and(ic_valid_ff, _T_7401) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7403 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7404 = and(_T_7402, _T_7403) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7405 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7406 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7407 = and(_T_7405, _T_7406) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7408 = eq(perr_ic_index_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7409 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7410 = and(_T_7408, _T_7409) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7411 = or(_T_7407, _T_7410) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7412 = or(_T_7411, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7413 = bits(_T_7412, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7414 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7413 : @[Reg.scala 28:19] + _T_7414 <= _T_7404 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][86] <= _T_7414 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7415 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7416 = eq(_T_7415, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7417 = and(ic_valid_ff, _T_7416) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7418 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7419 = and(_T_7417, _T_7418) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7420 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7421 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7422 = and(_T_7420, _T_7421) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7423 = eq(perr_ic_index_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7424 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7425 = and(_T_7423, _T_7424) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7426 = or(_T_7422, _T_7425) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7427 = or(_T_7426, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7428 = bits(_T_7427, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7429 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7428 : @[Reg.scala 28:19] + _T_7429 <= _T_7419 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][87] <= _T_7429 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7430 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7431 = eq(_T_7430, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7432 = and(ic_valid_ff, _T_7431) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7433 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7434 = and(_T_7432, _T_7433) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7435 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7436 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7437 = and(_T_7435, _T_7436) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7438 = eq(perr_ic_index_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7439 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7440 = and(_T_7438, _T_7439) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7441 = or(_T_7437, _T_7440) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7442 = or(_T_7441, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7443 = bits(_T_7442, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7444 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7443 : @[Reg.scala 28:19] + _T_7444 <= _T_7434 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][88] <= _T_7444 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7445 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7446 = eq(_T_7445, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7447 = and(ic_valid_ff, _T_7446) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7448 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7449 = and(_T_7447, _T_7448) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7450 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7451 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7452 = and(_T_7450, _T_7451) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7453 = eq(perr_ic_index_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7454 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7455 = and(_T_7453, _T_7454) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7456 = or(_T_7452, _T_7455) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7457 = or(_T_7456, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7458 = bits(_T_7457, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7459 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7458 : @[Reg.scala 28:19] + _T_7459 <= _T_7449 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][89] <= _T_7459 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7460 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7461 = eq(_T_7460, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7462 = and(ic_valid_ff, _T_7461) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7463 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7464 = and(_T_7462, _T_7463) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7465 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7466 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7467 = and(_T_7465, _T_7466) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7468 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7469 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7470 = and(_T_7468, _T_7469) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7471 = or(_T_7467, _T_7470) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7472 = or(_T_7471, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7473 = bits(_T_7472, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7474 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7473 : @[Reg.scala 28:19] + _T_7474 <= _T_7464 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][90] <= _T_7474 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7475 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7476 = eq(_T_7475, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7477 = and(ic_valid_ff, _T_7476) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7478 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7479 = and(_T_7477, _T_7478) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7480 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7481 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7482 = and(_T_7480, _T_7481) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7483 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7484 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7485 = and(_T_7483, _T_7484) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7486 = or(_T_7482, _T_7485) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7487 = or(_T_7486, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7488 = bits(_T_7487, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7489 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7488 : @[Reg.scala 28:19] + _T_7489 <= _T_7479 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][91] <= _T_7489 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7490 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7491 = eq(_T_7490, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7492 = and(ic_valid_ff, _T_7491) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7493 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7494 = and(_T_7492, _T_7493) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7495 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7496 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7497 = and(_T_7495, _T_7496) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7498 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7499 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7500 = and(_T_7498, _T_7499) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7501 = or(_T_7497, _T_7500) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7502 = or(_T_7501, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7503 = bits(_T_7502, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7504 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7503 : @[Reg.scala 28:19] + _T_7504 <= _T_7494 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][92] <= _T_7504 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7505 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7506 = eq(_T_7505, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7507 = and(ic_valid_ff, _T_7506) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7508 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7509 = and(_T_7507, _T_7508) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7510 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7511 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7512 = and(_T_7510, _T_7511) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7513 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7514 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7515 = and(_T_7513, _T_7514) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7516 = or(_T_7512, _T_7515) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7517 = or(_T_7516, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7518 = bits(_T_7517, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7519 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7518 : @[Reg.scala 28:19] + _T_7519 <= _T_7509 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][93] <= _T_7519 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7520 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7521 = eq(_T_7520, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7522 = and(ic_valid_ff, _T_7521) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7523 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7524 = and(_T_7522, _T_7523) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7526 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7527 = and(_T_7525, _T_7526) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7528 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7529 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7530 = and(_T_7528, _T_7529) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7531 = or(_T_7527, _T_7530) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7532 = or(_T_7531, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7533 = bits(_T_7532, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7534 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7533 : @[Reg.scala 28:19] + _T_7534 <= _T_7524 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][94] <= _T_7534 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7535 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7536 = eq(_T_7535, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7537 = and(ic_valid_ff, _T_7536) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7538 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7539 = and(_T_7537, _T_7538) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7540 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7541 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7542 = and(_T_7540, _T_7541) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7543 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7544 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7545 = and(_T_7543, _T_7544) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7546 = or(_T_7542, _T_7545) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7547 = or(_T_7546, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7548 = bits(_T_7547, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7549 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7548 : @[Reg.scala 28:19] + _T_7549 <= _T_7539 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][95] <= _T_7549 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7550 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7551 = eq(_T_7550, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7552 = and(ic_valid_ff, _T_7551) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7553 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7554 = and(_T_7552, _T_7553) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7556 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7557 = and(_T_7555, _T_7556) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7558 = eq(perr_ic_index_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7559 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7560 = and(_T_7558, _T_7559) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7561 = or(_T_7557, _T_7560) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7562 = or(_T_7561, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7563 = bits(_T_7562, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7564 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7563 : @[Reg.scala 28:19] + _T_7564 <= _T_7554 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][64] <= _T_7564 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7565 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7566 = eq(_T_7565, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7567 = and(ic_valid_ff, _T_7566) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7568 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7569 = and(_T_7567, _T_7568) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7570 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7571 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7572 = and(_T_7570, _T_7571) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7573 = eq(perr_ic_index_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7574 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7575 = and(_T_7573, _T_7574) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7576 = or(_T_7572, _T_7575) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7577 = or(_T_7576, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7578 = bits(_T_7577, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7579 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7578 : @[Reg.scala 28:19] + _T_7579 <= _T_7569 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][65] <= _T_7579 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7580 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7581 = eq(_T_7580, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7582 = and(ic_valid_ff, _T_7581) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7583 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7584 = and(_T_7582, _T_7583) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7586 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7587 = and(_T_7585, _T_7586) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7588 = eq(perr_ic_index_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7589 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7590 = and(_T_7588, _T_7589) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7591 = or(_T_7587, _T_7590) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7592 = or(_T_7591, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7593 = bits(_T_7592, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7594 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7593 : @[Reg.scala 28:19] + _T_7594 <= _T_7584 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][66] <= _T_7594 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7595 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7596 = eq(_T_7595, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7597 = and(ic_valid_ff, _T_7596) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7598 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7599 = and(_T_7597, _T_7598) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7600 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7601 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7602 = and(_T_7600, _T_7601) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7603 = eq(perr_ic_index_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7604 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7605 = and(_T_7603, _T_7604) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7606 = or(_T_7602, _T_7605) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7607 = or(_T_7606, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7608 = bits(_T_7607, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7609 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7608 : @[Reg.scala 28:19] + _T_7609 <= _T_7599 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][67] <= _T_7609 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7610 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7611 = eq(_T_7610, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7612 = and(ic_valid_ff, _T_7611) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7613 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7614 = and(_T_7612, _T_7613) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7616 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7617 = and(_T_7615, _T_7616) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7618 = eq(perr_ic_index_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7619 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7620 = and(_T_7618, _T_7619) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7621 = or(_T_7617, _T_7620) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7622 = or(_T_7621, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7623 = bits(_T_7622, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7624 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7623 : @[Reg.scala 28:19] + _T_7624 <= _T_7614 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][68] <= _T_7624 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7625 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7626 = eq(_T_7625, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7627 = and(ic_valid_ff, _T_7626) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7628 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7629 = and(_T_7627, _T_7628) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7630 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7631 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7632 = and(_T_7630, _T_7631) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7633 = eq(perr_ic_index_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7634 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7635 = and(_T_7633, _T_7634) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7636 = or(_T_7632, _T_7635) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7637 = or(_T_7636, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7638 = bits(_T_7637, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7639 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7638 : @[Reg.scala 28:19] + _T_7639 <= _T_7629 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][69] <= _T_7639 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7640 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7641 = eq(_T_7640, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7642 = and(ic_valid_ff, _T_7641) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7643 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7644 = and(_T_7642, _T_7643) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7645 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7646 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7647 = and(_T_7645, _T_7646) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7648 = eq(perr_ic_index_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7649 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7650 = and(_T_7648, _T_7649) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7651 = or(_T_7647, _T_7650) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7652 = or(_T_7651, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7653 = bits(_T_7652, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7654 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7653 : @[Reg.scala 28:19] + _T_7654 <= _T_7644 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][70] <= _T_7654 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7655 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7656 = eq(_T_7655, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7657 = and(ic_valid_ff, _T_7656) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7658 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7659 = and(_T_7657, _T_7658) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7660 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7661 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7662 = and(_T_7660, _T_7661) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7663 = eq(perr_ic_index_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7664 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7665 = and(_T_7663, _T_7664) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7666 = or(_T_7662, _T_7665) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7667 = or(_T_7666, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7668 = bits(_T_7667, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7669 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7668 : @[Reg.scala 28:19] + _T_7669 <= _T_7659 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][71] <= _T_7669 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7670 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7671 = eq(_T_7670, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7672 = and(ic_valid_ff, _T_7671) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7673 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7674 = and(_T_7672, _T_7673) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7675 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7676 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7677 = and(_T_7675, _T_7676) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7678 = eq(perr_ic_index_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7679 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7680 = and(_T_7678, _T_7679) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7681 = or(_T_7677, _T_7680) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7682 = or(_T_7681, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7683 = bits(_T_7682, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7684 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7683 : @[Reg.scala 28:19] + _T_7684 <= _T_7674 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][72] <= _T_7684 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7685 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7686 = eq(_T_7685, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7687 = and(ic_valid_ff, _T_7686) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7688 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7689 = and(_T_7687, _T_7688) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7690 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7691 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7692 = and(_T_7690, _T_7691) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7693 = eq(perr_ic_index_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7694 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7695 = and(_T_7693, _T_7694) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7696 = or(_T_7692, _T_7695) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7697 = or(_T_7696, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7698 = bits(_T_7697, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7699 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7698 : @[Reg.scala 28:19] + _T_7699 <= _T_7689 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][73] <= _T_7699 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7700 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7701 = eq(_T_7700, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7702 = and(ic_valid_ff, _T_7701) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7703 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7704 = and(_T_7702, _T_7703) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7705 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7706 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7707 = and(_T_7705, _T_7706) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7708 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7709 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7710 = and(_T_7708, _T_7709) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7711 = or(_T_7707, _T_7710) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7712 = or(_T_7711, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7713 = bits(_T_7712, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7714 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7713 : @[Reg.scala 28:19] + _T_7714 <= _T_7704 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][74] <= _T_7714 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7715 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7716 = eq(_T_7715, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7717 = and(ic_valid_ff, _T_7716) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7718 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7719 = and(_T_7717, _T_7718) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7720 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7721 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7722 = and(_T_7720, _T_7721) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7723 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7724 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7725 = and(_T_7723, _T_7724) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7726 = or(_T_7722, _T_7725) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7727 = or(_T_7726, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7728 = bits(_T_7727, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7729 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7728 : @[Reg.scala 28:19] + _T_7729 <= _T_7719 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][75] <= _T_7729 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7730 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7731 = eq(_T_7730, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7732 = and(ic_valid_ff, _T_7731) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7733 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7734 = and(_T_7732, _T_7733) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7736 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7737 = and(_T_7735, _T_7736) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7738 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7739 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7740 = and(_T_7738, _T_7739) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7741 = or(_T_7737, _T_7740) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7742 = or(_T_7741, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7743 = bits(_T_7742, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7744 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7743 : @[Reg.scala 28:19] + _T_7744 <= _T_7734 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][76] <= _T_7744 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7745 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7746 = eq(_T_7745, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7747 = and(ic_valid_ff, _T_7746) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7748 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7749 = and(_T_7747, _T_7748) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7751 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7752 = and(_T_7750, _T_7751) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7753 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7754 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7755 = and(_T_7753, _T_7754) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7756 = or(_T_7752, _T_7755) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7757 = or(_T_7756, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7758 = bits(_T_7757, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7759 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7758 : @[Reg.scala 28:19] + _T_7759 <= _T_7749 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][77] <= _T_7759 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7760 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7761 = eq(_T_7760, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7762 = and(ic_valid_ff, _T_7761) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7763 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7764 = and(_T_7762, _T_7763) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7766 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7767 = and(_T_7765, _T_7766) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7768 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7769 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7770 = and(_T_7768, _T_7769) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7771 = or(_T_7767, _T_7770) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7772 = or(_T_7771, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7773 = bits(_T_7772, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7774 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7773 : @[Reg.scala 28:19] + _T_7774 <= _T_7764 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][78] <= _T_7774 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7775 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7776 = eq(_T_7775, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7777 = and(ic_valid_ff, _T_7776) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7778 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7779 = and(_T_7777, _T_7778) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7781 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7782 = and(_T_7780, _T_7781) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7783 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7784 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7785 = and(_T_7783, _T_7784) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7786 = or(_T_7782, _T_7785) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7787 = or(_T_7786, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7788 = bits(_T_7787, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7789 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7788 : @[Reg.scala 28:19] + _T_7789 <= _T_7779 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][79] <= _T_7789 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7790 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7791 = eq(_T_7790, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7792 = and(ic_valid_ff, _T_7791) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7793 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7794 = and(_T_7792, _T_7793) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7796 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7797 = and(_T_7795, _T_7796) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7798 = eq(perr_ic_index_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7799 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7800 = and(_T_7798, _T_7799) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7801 = or(_T_7797, _T_7800) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7802 = or(_T_7801, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7803 = bits(_T_7802, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7804 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7803 : @[Reg.scala 28:19] + _T_7804 <= _T_7794 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][80] <= _T_7804 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7805 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7806 = eq(_T_7805, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7807 = and(ic_valid_ff, _T_7806) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7808 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7809 = and(_T_7807, _T_7808) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7810 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7811 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7812 = and(_T_7810, _T_7811) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7813 = eq(perr_ic_index_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7814 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7815 = and(_T_7813, _T_7814) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7816 = or(_T_7812, _T_7815) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7817 = or(_T_7816, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7818 = bits(_T_7817, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7819 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7818 : @[Reg.scala 28:19] + _T_7819 <= _T_7809 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][81] <= _T_7819 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7820 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7821 = eq(_T_7820, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7822 = and(ic_valid_ff, _T_7821) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7823 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7824 = and(_T_7822, _T_7823) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7825 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7826 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7827 = and(_T_7825, _T_7826) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7828 = eq(perr_ic_index_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7829 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7830 = and(_T_7828, _T_7829) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7831 = or(_T_7827, _T_7830) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7832 = or(_T_7831, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7833 = bits(_T_7832, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7834 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7833 : @[Reg.scala 28:19] + _T_7834 <= _T_7824 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][82] <= _T_7834 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7835 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7836 = eq(_T_7835, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7837 = and(ic_valid_ff, _T_7836) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7838 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7839 = and(_T_7837, _T_7838) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7840 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7841 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7842 = and(_T_7840, _T_7841) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7843 = eq(perr_ic_index_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7844 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7845 = and(_T_7843, _T_7844) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7846 = or(_T_7842, _T_7845) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7847 = or(_T_7846, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7848 = bits(_T_7847, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7849 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7848 : @[Reg.scala 28:19] + _T_7849 <= _T_7839 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][83] <= _T_7849 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7850 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7851 = eq(_T_7850, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7852 = and(ic_valid_ff, _T_7851) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7853 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7854 = and(_T_7852, _T_7853) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7855 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7856 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7857 = and(_T_7855, _T_7856) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7858 = eq(perr_ic_index_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7859 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7860 = and(_T_7858, _T_7859) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7861 = or(_T_7857, _T_7860) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7862 = or(_T_7861, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7863 = bits(_T_7862, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7864 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7863 : @[Reg.scala 28:19] + _T_7864 <= _T_7854 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][84] <= _T_7864 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7865 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7866 = eq(_T_7865, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7867 = and(ic_valid_ff, _T_7866) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7868 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7869 = and(_T_7867, _T_7868) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7870 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7871 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7872 = and(_T_7870, _T_7871) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7873 = eq(perr_ic_index_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7874 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7875 = and(_T_7873, _T_7874) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7876 = or(_T_7872, _T_7875) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7877 = or(_T_7876, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7878 = bits(_T_7877, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7879 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7878 : @[Reg.scala 28:19] + _T_7879 <= _T_7869 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][85] <= _T_7879 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7880 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7881 = eq(_T_7880, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7882 = and(ic_valid_ff, _T_7881) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7883 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7884 = and(_T_7882, _T_7883) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7885 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7886 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7887 = and(_T_7885, _T_7886) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7888 = eq(perr_ic_index_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7889 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7890 = and(_T_7888, _T_7889) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7891 = or(_T_7887, _T_7890) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7892 = or(_T_7891, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7893 = bits(_T_7892, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7894 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7893 : @[Reg.scala 28:19] + _T_7894 <= _T_7884 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][86] <= _T_7894 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7895 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7896 = eq(_T_7895, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7897 = and(ic_valid_ff, _T_7896) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7898 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7899 = and(_T_7897, _T_7898) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7900 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7901 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7902 = and(_T_7900, _T_7901) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7903 = eq(perr_ic_index_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7904 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7905 = and(_T_7903, _T_7904) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7906 = or(_T_7902, _T_7905) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7907 = or(_T_7906, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7908 = bits(_T_7907, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7909 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7908 : @[Reg.scala 28:19] + _T_7909 <= _T_7899 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][87] <= _T_7909 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7910 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7911 = eq(_T_7910, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7912 = and(ic_valid_ff, _T_7911) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7913 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7914 = and(_T_7912, _T_7913) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7915 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7916 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7917 = and(_T_7915, _T_7916) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7918 = eq(perr_ic_index_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7919 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7920 = and(_T_7918, _T_7919) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7921 = or(_T_7917, _T_7920) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7922 = or(_T_7921, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7923 = bits(_T_7922, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7924 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7923 : @[Reg.scala 28:19] + _T_7924 <= _T_7914 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][88] <= _T_7924 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7925 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7926 = eq(_T_7925, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7927 = and(ic_valid_ff, _T_7926) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7928 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7929 = and(_T_7927, _T_7928) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7930 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7931 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7932 = and(_T_7930, _T_7931) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7933 = eq(perr_ic_index_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7934 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7935 = and(_T_7933, _T_7934) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7936 = or(_T_7932, _T_7935) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7937 = or(_T_7936, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7938 = bits(_T_7937, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7939 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7938 : @[Reg.scala 28:19] + _T_7939 <= _T_7929 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][89] <= _T_7939 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7940 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7941 = eq(_T_7940, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7942 = and(ic_valid_ff, _T_7941) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7943 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7944 = and(_T_7942, _T_7943) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7945 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7946 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7947 = and(_T_7945, _T_7946) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7948 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7949 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7950 = and(_T_7948, _T_7949) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7951 = or(_T_7947, _T_7950) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7952 = or(_T_7951, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7953 = bits(_T_7952, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7954 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7953 : @[Reg.scala 28:19] + _T_7954 <= _T_7944 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][90] <= _T_7954 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7955 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7956 = eq(_T_7955, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7957 = and(ic_valid_ff, _T_7956) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7958 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7959 = and(_T_7957, _T_7958) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7960 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7961 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7962 = and(_T_7960, _T_7961) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7963 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7964 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7965 = and(_T_7963, _T_7964) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7966 = or(_T_7962, _T_7965) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7967 = or(_T_7966, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7968 = bits(_T_7967, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7969 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7968 : @[Reg.scala 28:19] + _T_7969 <= _T_7959 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][91] <= _T_7969 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7970 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7971 = eq(_T_7970, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7972 = and(ic_valid_ff, _T_7971) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7973 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7974 = and(_T_7972, _T_7973) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7975 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7976 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7977 = and(_T_7975, _T_7976) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7978 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7979 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7980 = and(_T_7978, _T_7979) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7981 = or(_T_7977, _T_7980) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7982 = or(_T_7981, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7983 = bits(_T_7982, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7984 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7983 : @[Reg.scala 28:19] + _T_7984 <= _T_7974 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][92] <= _T_7984 @[el2_ifu_mem_ctl.scala 779:41] + node _T_7985 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_7986 = eq(_T_7985, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_7987 = and(ic_valid_ff, _T_7986) @[el2_ifu_mem_ctl.scala 779:97] + node _T_7988 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_7989 = and(_T_7987, _T_7988) @[el2_ifu_mem_ctl.scala 779:122] + node _T_7990 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_7991 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_7992 = and(_T_7990, _T_7991) @[el2_ifu_mem_ctl.scala 780:59] + node _T_7993 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_7994 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_7995 = and(_T_7993, _T_7994) @[el2_ifu_mem_ctl.scala 780:124] + node _T_7996 = or(_T_7992, _T_7995) @[el2_ifu_mem_ctl.scala 780:81] + node _T_7997 = or(_T_7996, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_7998 = bits(_T_7997, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_7999 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_7998 : @[Reg.scala 28:19] + _T_7999 <= _T_7989 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][93] <= _T_7999 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8000 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8001 = eq(_T_8000, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8002 = and(ic_valid_ff, _T_8001) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8003 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8004 = and(_T_8002, _T_8003) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8005 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8006 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8007 = and(_T_8005, _T_8006) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8008 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8009 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8010 = and(_T_8008, _T_8009) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8011 = or(_T_8007, _T_8010) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8012 = or(_T_8011, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8013 = bits(_T_8012, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8014 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8013 : @[Reg.scala 28:19] + _T_8014 <= _T_8004 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][94] <= _T_8014 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8015 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8016 = eq(_T_8015, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8017 = and(ic_valid_ff, _T_8016) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8018 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8019 = and(_T_8017, _T_8018) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8020 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8021 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8022 = and(_T_8020, _T_8021) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8023 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8024 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8025 = and(_T_8023, _T_8024) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8026 = or(_T_8022, _T_8025) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8027 = or(_T_8026, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8028 = bits(_T_8027, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8029 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8028 : @[Reg.scala 28:19] + _T_8029 <= _T_8019 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][95] <= _T_8029 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8030 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8031 = eq(_T_8030, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8032 = and(ic_valid_ff, _T_8031) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8033 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8034 = and(_T_8032, _T_8033) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8035 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8036 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8037 = and(_T_8035, _T_8036) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8038 = eq(perr_ic_index_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8039 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8040 = and(_T_8038, _T_8039) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8041 = or(_T_8037, _T_8040) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8042 = or(_T_8041, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8043 = bits(_T_8042, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8044 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8043 : @[Reg.scala 28:19] + _T_8044 <= _T_8034 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][96] <= _T_8044 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8045 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8046 = eq(_T_8045, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8047 = and(ic_valid_ff, _T_8046) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8048 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8049 = and(_T_8047, _T_8048) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8050 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8051 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8052 = and(_T_8050, _T_8051) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8053 = eq(perr_ic_index_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8054 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8055 = and(_T_8053, _T_8054) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8056 = or(_T_8052, _T_8055) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8057 = or(_T_8056, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8058 = bits(_T_8057, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8059 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8058 : @[Reg.scala 28:19] + _T_8059 <= _T_8049 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][97] <= _T_8059 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8060 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8061 = eq(_T_8060, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8062 = and(ic_valid_ff, _T_8061) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8063 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8064 = and(_T_8062, _T_8063) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8065 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8066 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8067 = and(_T_8065, _T_8066) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8068 = eq(perr_ic_index_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8069 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8070 = and(_T_8068, _T_8069) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8071 = or(_T_8067, _T_8070) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8072 = or(_T_8071, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8073 = bits(_T_8072, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8074 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8073 : @[Reg.scala 28:19] + _T_8074 <= _T_8064 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][98] <= _T_8074 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8075 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8076 = eq(_T_8075, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8077 = and(ic_valid_ff, _T_8076) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8078 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8079 = and(_T_8077, _T_8078) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8080 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8081 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8082 = and(_T_8080, _T_8081) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8083 = eq(perr_ic_index_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8084 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8085 = and(_T_8083, _T_8084) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8086 = or(_T_8082, _T_8085) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8087 = or(_T_8086, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8088 = bits(_T_8087, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8089 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8088 : @[Reg.scala 28:19] + _T_8089 <= _T_8079 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][99] <= _T_8089 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8090 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8091 = eq(_T_8090, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8092 = and(ic_valid_ff, _T_8091) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8093 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8094 = and(_T_8092, _T_8093) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8095 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8096 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8097 = and(_T_8095, _T_8096) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8098 = eq(perr_ic_index_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8099 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8100 = and(_T_8098, _T_8099) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8101 = or(_T_8097, _T_8100) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8102 = or(_T_8101, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8103 = bits(_T_8102, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8104 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8103 : @[Reg.scala 28:19] + _T_8104 <= _T_8094 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][100] <= _T_8104 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8105 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8106 = eq(_T_8105, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8107 = and(ic_valid_ff, _T_8106) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8108 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8109 = and(_T_8107, _T_8108) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8110 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8111 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8112 = and(_T_8110, _T_8111) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8113 = eq(perr_ic_index_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8114 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8115 = and(_T_8113, _T_8114) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8116 = or(_T_8112, _T_8115) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8117 = or(_T_8116, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8118 = bits(_T_8117, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8119 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8118 : @[Reg.scala 28:19] + _T_8119 <= _T_8109 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][101] <= _T_8119 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8120 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8121 = eq(_T_8120, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8122 = and(ic_valid_ff, _T_8121) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8123 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8124 = and(_T_8122, _T_8123) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8125 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8126 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8127 = and(_T_8125, _T_8126) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8128 = eq(perr_ic_index_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8129 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8130 = and(_T_8128, _T_8129) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8131 = or(_T_8127, _T_8130) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8132 = or(_T_8131, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8133 = bits(_T_8132, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8134 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8133 : @[Reg.scala 28:19] + _T_8134 <= _T_8124 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][102] <= _T_8134 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8135 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8136 = eq(_T_8135, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8137 = and(ic_valid_ff, _T_8136) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8138 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8139 = and(_T_8137, _T_8138) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8141 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8142 = and(_T_8140, _T_8141) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8143 = eq(perr_ic_index_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8144 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8145 = and(_T_8143, _T_8144) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8146 = or(_T_8142, _T_8145) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8147 = or(_T_8146, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8148 = bits(_T_8147, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8149 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8148 : @[Reg.scala 28:19] + _T_8149 <= _T_8139 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][103] <= _T_8149 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8150 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8151 = eq(_T_8150, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8152 = and(ic_valid_ff, _T_8151) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8154 = and(_T_8152, _T_8153) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8155 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8156 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8157 = and(_T_8155, _T_8156) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8158 = eq(perr_ic_index_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8159 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8160 = and(_T_8158, _T_8159) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8161 = or(_T_8157, _T_8160) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8162 = or(_T_8161, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8163 = bits(_T_8162, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8164 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8163 : @[Reg.scala 28:19] + _T_8164 <= _T_8154 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][104] <= _T_8164 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8165 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8166 = eq(_T_8165, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8167 = and(ic_valid_ff, _T_8166) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8169 = and(_T_8167, _T_8168) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8171 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8172 = and(_T_8170, _T_8171) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8173 = eq(perr_ic_index_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8174 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8175 = and(_T_8173, _T_8174) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8176 = or(_T_8172, _T_8175) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8177 = or(_T_8176, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8178 = bits(_T_8177, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8179 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8178 : @[Reg.scala 28:19] + _T_8179 <= _T_8169 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][105] <= _T_8179 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8180 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8181 = eq(_T_8180, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8182 = and(ic_valid_ff, _T_8181) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8184 = and(_T_8182, _T_8183) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8185 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8186 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8187 = and(_T_8185, _T_8186) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8188 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8189 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8190 = and(_T_8188, _T_8189) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8191 = or(_T_8187, _T_8190) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8192 = or(_T_8191, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8193 = bits(_T_8192, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8194 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8193 : @[Reg.scala 28:19] + _T_8194 <= _T_8184 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][106] <= _T_8194 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8195 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8196 = eq(_T_8195, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8197 = and(ic_valid_ff, _T_8196) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8199 = and(_T_8197, _T_8198) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8201 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8202 = and(_T_8200, _T_8201) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8203 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8204 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8205 = and(_T_8203, _T_8204) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8206 = or(_T_8202, _T_8205) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8207 = or(_T_8206, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8208 = bits(_T_8207, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8209 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8208 : @[Reg.scala 28:19] + _T_8209 <= _T_8199 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][107] <= _T_8209 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8210 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8211 = eq(_T_8210, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8212 = and(ic_valid_ff, _T_8211) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8214 = and(_T_8212, _T_8213) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8215 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8216 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8217 = and(_T_8215, _T_8216) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8218 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8219 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8220 = and(_T_8218, _T_8219) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8221 = or(_T_8217, _T_8220) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8222 = or(_T_8221, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8223 = bits(_T_8222, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8224 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8223 : @[Reg.scala 28:19] + _T_8224 <= _T_8214 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][108] <= _T_8224 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8225 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8226 = eq(_T_8225, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8227 = and(ic_valid_ff, _T_8226) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8229 = and(_T_8227, _T_8228) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8231 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8232 = and(_T_8230, _T_8231) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8233 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8234 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8235 = and(_T_8233, _T_8234) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8236 = or(_T_8232, _T_8235) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8237 = or(_T_8236, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8238 = bits(_T_8237, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8239 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8238 : @[Reg.scala 28:19] + _T_8239 <= _T_8229 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][109] <= _T_8239 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8240 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8241 = eq(_T_8240, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8242 = and(ic_valid_ff, _T_8241) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8244 = and(_T_8242, _T_8243) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8245 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8246 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8247 = and(_T_8245, _T_8246) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8248 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8249 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8250 = and(_T_8248, _T_8249) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8251 = or(_T_8247, _T_8250) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8252 = or(_T_8251, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8253 = bits(_T_8252, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8254 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8253 : @[Reg.scala 28:19] + _T_8254 <= _T_8244 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][110] <= _T_8254 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8255 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8256 = eq(_T_8255, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8257 = and(ic_valid_ff, _T_8256) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8259 = and(_T_8257, _T_8258) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8260 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8261 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8262 = and(_T_8260, _T_8261) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8263 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8264 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8265 = and(_T_8263, _T_8264) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8266 = or(_T_8262, _T_8265) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8267 = or(_T_8266, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8268 = bits(_T_8267, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8269 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8268 : @[Reg.scala 28:19] + _T_8269 <= _T_8259 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][111] <= _T_8269 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8270 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8271 = eq(_T_8270, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8272 = and(ic_valid_ff, _T_8271) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8274 = and(_T_8272, _T_8273) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8275 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8276 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8277 = and(_T_8275, _T_8276) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8278 = eq(perr_ic_index_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8279 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8280 = and(_T_8278, _T_8279) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8281 = or(_T_8277, _T_8280) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8282 = or(_T_8281, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8283 = bits(_T_8282, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8284 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8283 : @[Reg.scala 28:19] + _T_8284 <= _T_8274 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][112] <= _T_8284 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8285 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8286 = eq(_T_8285, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8287 = and(ic_valid_ff, _T_8286) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8289 = and(_T_8287, _T_8288) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8290 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8291 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8292 = and(_T_8290, _T_8291) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8293 = eq(perr_ic_index_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8294 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8295 = and(_T_8293, _T_8294) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8296 = or(_T_8292, _T_8295) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8297 = or(_T_8296, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8298 = bits(_T_8297, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8299 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8298 : @[Reg.scala 28:19] + _T_8299 <= _T_8289 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][113] <= _T_8299 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8300 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8301 = eq(_T_8300, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8302 = and(ic_valid_ff, _T_8301) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8304 = and(_T_8302, _T_8303) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8305 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8306 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8307 = and(_T_8305, _T_8306) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8308 = eq(perr_ic_index_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8309 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8310 = and(_T_8308, _T_8309) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8311 = or(_T_8307, _T_8310) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8312 = or(_T_8311, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8313 = bits(_T_8312, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8314 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8313 : @[Reg.scala 28:19] + _T_8314 <= _T_8304 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][114] <= _T_8314 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8315 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8316 = eq(_T_8315, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8317 = and(ic_valid_ff, _T_8316) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8319 = and(_T_8317, _T_8318) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8320 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8321 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8322 = and(_T_8320, _T_8321) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8323 = eq(perr_ic_index_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8324 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8325 = and(_T_8323, _T_8324) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8326 = or(_T_8322, _T_8325) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8327 = or(_T_8326, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8328 = bits(_T_8327, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8329 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8328 : @[Reg.scala 28:19] + _T_8329 <= _T_8319 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][115] <= _T_8329 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8330 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8331 = eq(_T_8330, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8332 = and(ic_valid_ff, _T_8331) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8334 = and(_T_8332, _T_8333) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8335 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8336 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8337 = and(_T_8335, _T_8336) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8338 = eq(perr_ic_index_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8339 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8340 = and(_T_8338, _T_8339) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8341 = or(_T_8337, _T_8340) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8342 = or(_T_8341, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8343 = bits(_T_8342, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8344 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8343 : @[Reg.scala 28:19] + _T_8344 <= _T_8334 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][116] <= _T_8344 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8345 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8346 = eq(_T_8345, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8347 = and(ic_valid_ff, _T_8346) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8349 = and(_T_8347, _T_8348) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8350 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8351 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8352 = and(_T_8350, _T_8351) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8353 = eq(perr_ic_index_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8354 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8355 = and(_T_8353, _T_8354) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8356 = or(_T_8352, _T_8355) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8357 = or(_T_8356, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8358 = bits(_T_8357, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8359 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8358 : @[Reg.scala 28:19] + _T_8359 <= _T_8349 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][117] <= _T_8359 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8360 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8361 = eq(_T_8360, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8362 = and(ic_valid_ff, _T_8361) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8364 = and(_T_8362, _T_8363) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8365 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8366 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8367 = and(_T_8365, _T_8366) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8368 = eq(perr_ic_index_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8369 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8370 = and(_T_8368, _T_8369) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8371 = or(_T_8367, _T_8370) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8372 = or(_T_8371, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8373 = bits(_T_8372, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8374 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8373 : @[Reg.scala 28:19] + _T_8374 <= _T_8364 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][118] <= _T_8374 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8375 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8376 = eq(_T_8375, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8377 = and(ic_valid_ff, _T_8376) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8379 = and(_T_8377, _T_8378) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8380 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8381 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8382 = and(_T_8380, _T_8381) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8383 = eq(perr_ic_index_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8384 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8385 = and(_T_8383, _T_8384) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8386 = or(_T_8382, _T_8385) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8387 = or(_T_8386, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8388 = bits(_T_8387, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8389 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8388 : @[Reg.scala 28:19] + _T_8389 <= _T_8379 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][119] <= _T_8389 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8390 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8391 = eq(_T_8390, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8392 = and(ic_valid_ff, _T_8391) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8394 = and(_T_8392, _T_8393) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8395 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8396 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8397 = and(_T_8395, _T_8396) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8398 = eq(perr_ic_index_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8399 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8400 = and(_T_8398, _T_8399) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8401 = or(_T_8397, _T_8400) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8402 = or(_T_8401, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8403 = bits(_T_8402, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8404 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8403 : @[Reg.scala 28:19] + _T_8404 <= _T_8394 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][120] <= _T_8404 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8405 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8406 = eq(_T_8405, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8407 = and(ic_valid_ff, _T_8406) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8409 = and(_T_8407, _T_8408) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8410 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8411 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8412 = and(_T_8410, _T_8411) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8413 = eq(perr_ic_index_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8414 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8415 = and(_T_8413, _T_8414) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8416 = or(_T_8412, _T_8415) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8417 = or(_T_8416, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8418 = bits(_T_8417, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8419 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8418 : @[Reg.scala 28:19] + _T_8419 <= _T_8409 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][121] <= _T_8419 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8420 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8421 = eq(_T_8420, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8422 = and(ic_valid_ff, _T_8421) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8424 = and(_T_8422, _T_8423) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8425 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8426 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8427 = and(_T_8425, _T_8426) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8428 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8429 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8430 = and(_T_8428, _T_8429) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8431 = or(_T_8427, _T_8430) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8432 = or(_T_8431, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8433 = bits(_T_8432, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8434 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8433 : @[Reg.scala 28:19] + _T_8434 <= _T_8424 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][122] <= _T_8434 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8435 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8436 = eq(_T_8435, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8437 = and(ic_valid_ff, _T_8436) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8439 = and(_T_8437, _T_8438) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8440 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8441 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8442 = and(_T_8440, _T_8441) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8443 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8444 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8445 = and(_T_8443, _T_8444) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8446 = or(_T_8442, _T_8445) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8447 = or(_T_8446, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8448 = bits(_T_8447, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8449 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8448 : @[Reg.scala 28:19] + _T_8449 <= _T_8439 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][123] <= _T_8449 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8450 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8451 = eq(_T_8450, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8452 = and(ic_valid_ff, _T_8451) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8454 = and(_T_8452, _T_8453) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8455 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8456 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8457 = and(_T_8455, _T_8456) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8458 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8459 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8460 = and(_T_8458, _T_8459) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8461 = or(_T_8457, _T_8460) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8462 = or(_T_8461, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8463 = bits(_T_8462, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8464 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8463 : @[Reg.scala 28:19] + _T_8464 <= _T_8454 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][124] <= _T_8464 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8465 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8466 = eq(_T_8465, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8467 = and(ic_valid_ff, _T_8466) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8469 = and(_T_8467, _T_8468) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8470 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8471 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8472 = and(_T_8470, _T_8471) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8473 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8474 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8475 = and(_T_8473, _T_8474) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8476 = or(_T_8472, _T_8475) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8477 = or(_T_8476, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8478 = bits(_T_8477, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8479 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8478 : @[Reg.scala 28:19] + _T_8479 <= _T_8469 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][125] <= _T_8479 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8480 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8481 = eq(_T_8480, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8482 = and(ic_valid_ff, _T_8481) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8484 = and(_T_8482, _T_8483) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8485 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8486 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8487 = and(_T_8485, _T_8486) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8488 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8489 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8490 = and(_T_8488, _T_8489) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8491 = or(_T_8487, _T_8490) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8492 = or(_T_8491, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8493 = bits(_T_8492, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8494 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8493 : @[Reg.scala 28:19] + _T_8494 <= _T_8484 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][126] <= _T_8494 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8495 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8496 = eq(_T_8495, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8497 = and(ic_valid_ff, _T_8496) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8499 = and(_T_8497, _T_8498) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8500 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8501 = bits(ifu_tag_wren_ff, 0, 0) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8502 = and(_T_8500, _T_8501) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8503 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8504 = bits(perr_err_inv_way, 0, 0) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8505 = and(_T_8503, _T_8504) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8506 = or(_T_8502, _T_8505) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8507 = or(_T_8506, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8508 = bits(_T_8507, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8509 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8508 : @[Reg.scala 28:19] + _T_8509 <= _T_8499 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[0][127] <= _T_8509 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8510 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8511 = eq(_T_8510, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8512 = and(ic_valid_ff, _T_8511) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8514 = and(_T_8512, _T_8513) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8516 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8517 = and(_T_8515, _T_8516) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8518 = eq(perr_ic_index_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8519 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8520 = and(_T_8518, _T_8519) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8521 = or(_T_8517, _T_8520) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8522 = or(_T_8521, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8523 = bits(_T_8522, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8524 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8523 : @[Reg.scala 28:19] + _T_8524 <= _T_8514 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][96] <= _T_8524 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8525 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8526 = eq(_T_8525, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8527 = and(ic_valid_ff, _T_8526) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8529 = and(_T_8527, _T_8528) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8530 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8531 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8532 = and(_T_8530, _T_8531) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8533 = eq(perr_ic_index_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8534 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8535 = and(_T_8533, _T_8534) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8536 = or(_T_8532, _T_8535) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8537 = or(_T_8536, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8538 = bits(_T_8537, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8539 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8538 : @[Reg.scala 28:19] + _T_8539 <= _T_8529 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][97] <= _T_8539 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8540 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8541 = eq(_T_8540, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8542 = and(ic_valid_ff, _T_8541) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8544 = and(_T_8542, _T_8543) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8546 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8547 = and(_T_8545, _T_8546) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8548 = eq(perr_ic_index_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8549 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8550 = and(_T_8548, _T_8549) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8551 = or(_T_8547, _T_8550) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8552 = or(_T_8551, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8553 = bits(_T_8552, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8554 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8553 : @[Reg.scala 28:19] + _T_8554 <= _T_8544 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][98] <= _T_8554 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8555 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8556 = eq(_T_8555, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8557 = and(ic_valid_ff, _T_8556) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8559 = and(_T_8557, _T_8558) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8560 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8561 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8562 = and(_T_8560, _T_8561) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8563 = eq(perr_ic_index_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8564 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8565 = and(_T_8563, _T_8564) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8566 = or(_T_8562, _T_8565) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8567 = or(_T_8566, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8568 = bits(_T_8567, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8569 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8568 : @[Reg.scala 28:19] + _T_8569 <= _T_8559 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][99] <= _T_8569 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8570 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8571 = eq(_T_8570, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8572 = and(ic_valid_ff, _T_8571) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8574 = and(_T_8572, _T_8573) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8576 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8577 = and(_T_8575, _T_8576) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8578 = eq(perr_ic_index_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8579 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8580 = and(_T_8578, _T_8579) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8581 = or(_T_8577, _T_8580) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8582 = or(_T_8581, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8583 = bits(_T_8582, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8584 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8583 : @[Reg.scala 28:19] + _T_8584 <= _T_8574 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][100] <= _T_8584 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8585 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8586 = eq(_T_8585, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8587 = and(ic_valid_ff, _T_8586) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8589 = and(_T_8587, _T_8588) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8590 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8591 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8592 = and(_T_8590, _T_8591) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8593 = eq(perr_ic_index_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8594 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8595 = and(_T_8593, _T_8594) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8596 = or(_T_8592, _T_8595) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8597 = or(_T_8596, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8598 = bits(_T_8597, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8599 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8598 : @[Reg.scala 28:19] + _T_8599 <= _T_8589 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][101] <= _T_8599 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8600 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8601 = eq(_T_8600, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8602 = and(ic_valid_ff, _T_8601) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8604 = and(_T_8602, _T_8603) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8606 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8607 = and(_T_8605, _T_8606) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8608 = eq(perr_ic_index_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8609 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8610 = and(_T_8608, _T_8609) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8611 = or(_T_8607, _T_8610) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8612 = or(_T_8611, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8613 = bits(_T_8612, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8614 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8613 : @[Reg.scala 28:19] + _T_8614 <= _T_8604 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][102] <= _T_8614 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8615 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8616 = eq(_T_8615, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8617 = and(ic_valid_ff, _T_8616) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8619 = and(_T_8617, _T_8618) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8620 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8621 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8622 = and(_T_8620, _T_8621) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8623 = eq(perr_ic_index_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8624 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8625 = and(_T_8623, _T_8624) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8626 = or(_T_8622, _T_8625) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8627 = or(_T_8626, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8628 = bits(_T_8627, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8629 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8628 : @[Reg.scala 28:19] + _T_8629 <= _T_8619 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][103] <= _T_8629 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8630 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8631 = eq(_T_8630, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8632 = and(ic_valid_ff, _T_8631) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8634 = and(_T_8632, _T_8633) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8635 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8636 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8637 = and(_T_8635, _T_8636) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8638 = eq(perr_ic_index_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8639 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8640 = and(_T_8638, _T_8639) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8641 = or(_T_8637, _T_8640) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8642 = or(_T_8641, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8643 = bits(_T_8642, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8644 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8643 : @[Reg.scala 28:19] + _T_8644 <= _T_8634 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][104] <= _T_8644 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8645 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8646 = eq(_T_8645, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8647 = and(ic_valid_ff, _T_8646) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8649 = and(_T_8647, _T_8648) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8650 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8651 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8652 = and(_T_8650, _T_8651) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8653 = eq(perr_ic_index_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8654 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8655 = and(_T_8653, _T_8654) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8656 = or(_T_8652, _T_8655) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8657 = or(_T_8656, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8658 = bits(_T_8657, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8659 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8658 : @[Reg.scala 28:19] + _T_8659 <= _T_8649 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][105] <= _T_8659 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8660 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8661 = eq(_T_8660, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8662 = and(ic_valid_ff, _T_8661) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8664 = and(_T_8662, _T_8663) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8665 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8666 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8667 = and(_T_8665, _T_8666) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8668 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8669 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8670 = and(_T_8668, _T_8669) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8671 = or(_T_8667, _T_8670) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8672 = or(_T_8671, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8673 = bits(_T_8672, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8674 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8673 : @[Reg.scala 28:19] + _T_8674 <= _T_8664 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][106] <= _T_8674 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8675 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8676 = eq(_T_8675, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8677 = and(ic_valid_ff, _T_8676) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8679 = and(_T_8677, _T_8678) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8680 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8681 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8682 = and(_T_8680, _T_8681) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8683 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8684 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8685 = and(_T_8683, _T_8684) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8686 = or(_T_8682, _T_8685) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8687 = or(_T_8686, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8688 = bits(_T_8687, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8689 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8688 : @[Reg.scala 28:19] + _T_8689 <= _T_8679 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][107] <= _T_8689 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8690 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8691 = eq(_T_8690, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8692 = and(ic_valid_ff, _T_8691) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8694 = and(_T_8692, _T_8693) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8695 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8696 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8697 = and(_T_8695, _T_8696) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8698 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8699 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8700 = and(_T_8698, _T_8699) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8701 = or(_T_8697, _T_8700) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8702 = or(_T_8701, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8703 = bits(_T_8702, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8704 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8703 : @[Reg.scala 28:19] + _T_8704 <= _T_8694 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][108] <= _T_8704 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8705 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8706 = eq(_T_8705, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8707 = and(ic_valid_ff, _T_8706) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8709 = and(_T_8707, _T_8708) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8710 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8711 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8712 = and(_T_8710, _T_8711) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8713 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8714 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8715 = and(_T_8713, _T_8714) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8716 = or(_T_8712, _T_8715) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8717 = or(_T_8716, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8718 = bits(_T_8717, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8719 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8718 : @[Reg.scala 28:19] + _T_8719 <= _T_8709 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][109] <= _T_8719 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8720 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8721 = eq(_T_8720, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8722 = and(ic_valid_ff, _T_8721) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8724 = and(_T_8722, _T_8723) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8725 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8726 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8727 = and(_T_8725, _T_8726) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8728 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8729 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8730 = and(_T_8728, _T_8729) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8731 = or(_T_8727, _T_8730) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8732 = or(_T_8731, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8733 = bits(_T_8732, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8734 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8733 : @[Reg.scala 28:19] + _T_8734 <= _T_8724 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][110] <= _T_8734 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8735 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8736 = eq(_T_8735, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8737 = and(ic_valid_ff, _T_8736) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8739 = and(_T_8737, _T_8738) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8741 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8742 = and(_T_8740, _T_8741) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8743 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8744 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8745 = and(_T_8743, _T_8744) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8746 = or(_T_8742, _T_8745) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8747 = or(_T_8746, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8748 = bits(_T_8747, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8749 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8748 : @[Reg.scala 28:19] + _T_8749 <= _T_8739 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][111] <= _T_8749 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8750 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8751 = eq(_T_8750, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8752 = and(ic_valid_ff, _T_8751) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8754 = and(_T_8752, _T_8753) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8756 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8757 = and(_T_8755, _T_8756) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8758 = eq(perr_ic_index_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8759 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8760 = and(_T_8758, _T_8759) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8761 = or(_T_8757, _T_8760) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8762 = or(_T_8761, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8763 = bits(_T_8762, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8764 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8763 : @[Reg.scala 28:19] + _T_8764 <= _T_8754 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][112] <= _T_8764 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8765 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8766 = eq(_T_8765, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8767 = and(ic_valid_ff, _T_8766) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8769 = and(_T_8767, _T_8768) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8771 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8772 = and(_T_8770, _T_8771) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8773 = eq(perr_ic_index_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8774 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8775 = and(_T_8773, _T_8774) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8776 = or(_T_8772, _T_8775) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8777 = or(_T_8776, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8778 = bits(_T_8777, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8779 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8778 : @[Reg.scala 28:19] + _T_8779 <= _T_8769 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][113] <= _T_8779 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8780 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8781 = eq(_T_8780, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8782 = and(ic_valid_ff, _T_8781) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8784 = and(_T_8782, _T_8783) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8786 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8787 = and(_T_8785, _T_8786) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8788 = eq(perr_ic_index_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8789 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8790 = and(_T_8788, _T_8789) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8791 = or(_T_8787, _T_8790) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8792 = or(_T_8791, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8793 = bits(_T_8792, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8794 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8793 : @[Reg.scala 28:19] + _T_8794 <= _T_8784 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][114] <= _T_8794 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8795 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8796 = eq(_T_8795, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8797 = and(ic_valid_ff, _T_8796) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8799 = and(_T_8797, _T_8798) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8800 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8801 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8802 = and(_T_8800, _T_8801) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8803 = eq(perr_ic_index_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8804 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8805 = and(_T_8803, _T_8804) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8806 = or(_T_8802, _T_8805) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8807 = or(_T_8806, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8808 = bits(_T_8807, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8809 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8808 : @[Reg.scala 28:19] + _T_8809 <= _T_8799 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][115] <= _T_8809 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8810 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8811 = eq(_T_8810, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8812 = and(ic_valid_ff, _T_8811) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8814 = and(_T_8812, _T_8813) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8815 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8816 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8817 = and(_T_8815, _T_8816) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8818 = eq(perr_ic_index_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8819 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8820 = and(_T_8818, _T_8819) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8821 = or(_T_8817, _T_8820) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8822 = or(_T_8821, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8823 = bits(_T_8822, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8824 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8823 : @[Reg.scala 28:19] + _T_8824 <= _T_8814 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][116] <= _T_8824 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8825 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8826 = eq(_T_8825, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8827 = and(ic_valid_ff, _T_8826) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8829 = and(_T_8827, _T_8828) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8830 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8831 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8832 = and(_T_8830, _T_8831) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8833 = eq(perr_ic_index_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8834 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8835 = and(_T_8833, _T_8834) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8836 = or(_T_8832, _T_8835) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8837 = or(_T_8836, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8838 = bits(_T_8837, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8839 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8838 : @[Reg.scala 28:19] + _T_8839 <= _T_8829 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][117] <= _T_8839 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8840 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8841 = eq(_T_8840, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8842 = and(ic_valid_ff, _T_8841) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8844 = and(_T_8842, _T_8843) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8845 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8846 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8847 = and(_T_8845, _T_8846) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8848 = eq(perr_ic_index_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8849 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8850 = and(_T_8848, _T_8849) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8851 = or(_T_8847, _T_8850) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8852 = or(_T_8851, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8853 = bits(_T_8852, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8854 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8853 : @[Reg.scala 28:19] + _T_8854 <= _T_8844 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][118] <= _T_8854 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8855 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8856 = eq(_T_8855, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8857 = and(ic_valid_ff, _T_8856) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8859 = and(_T_8857, _T_8858) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8860 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8861 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8862 = and(_T_8860, _T_8861) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8863 = eq(perr_ic_index_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8864 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8865 = and(_T_8863, _T_8864) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8866 = or(_T_8862, _T_8865) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8867 = or(_T_8866, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8868 = bits(_T_8867, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8869 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8868 : @[Reg.scala 28:19] + _T_8869 <= _T_8859 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][119] <= _T_8869 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8870 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8871 = eq(_T_8870, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8872 = and(ic_valid_ff, _T_8871) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8874 = and(_T_8872, _T_8873) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8875 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8876 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8877 = and(_T_8875, _T_8876) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8878 = eq(perr_ic_index_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8879 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8880 = and(_T_8878, _T_8879) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8881 = or(_T_8877, _T_8880) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8882 = or(_T_8881, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8883 = bits(_T_8882, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8884 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8883 : @[Reg.scala 28:19] + _T_8884 <= _T_8874 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][120] <= _T_8884 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8885 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8886 = eq(_T_8885, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8887 = and(ic_valid_ff, _T_8886) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8889 = and(_T_8887, _T_8888) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8890 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8891 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8892 = and(_T_8890, _T_8891) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8893 = eq(perr_ic_index_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8894 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8895 = and(_T_8893, _T_8894) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8896 = or(_T_8892, _T_8895) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8897 = or(_T_8896, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8898 = bits(_T_8897, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8899 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8898 : @[Reg.scala 28:19] + _T_8899 <= _T_8889 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][121] <= _T_8899 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8900 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8901 = eq(_T_8900, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8902 = and(ic_valid_ff, _T_8901) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8904 = and(_T_8902, _T_8903) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8905 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8906 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8907 = and(_T_8905, _T_8906) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8908 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8909 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8910 = and(_T_8908, _T_8909) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8911 = or(_T_8907, _T_8910) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8912 = or(_T_8911, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8913 = bits(_T_8912, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8914 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8913 : @[Reg.scala 28:19] + _T_8914 <= _T_8904 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][122] <= _T_8914 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8915 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8916 = eq(_T_8915, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8917 = and(ic_valid_ff, _T_8916) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8919 = and(_T_8917, _T_8918) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8920 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8921 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8922 = and(_T_8920, _T_8921) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8923 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8924 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8925 = and(_T_8923, _T_8924) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8926 = or(_T_8922, _T_8925) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8927 = or(_T_8926, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8928 = bits(_T_8927, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8929 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8928 : @[Reg.scala 28:19] + _T_8929 <= _T_8919 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][123] <= _T_8929 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8930 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8931 = eq(_T_8930, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8932 = and(ic_valid_ff, _T_8931) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8934 = and(_T_8932, _T_8933) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8935 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8936 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8937 = and(_T_8935, _T_8936) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8938 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8939 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8940 = and(_T_8938, _T_8939) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8941 = or(_T_8937, _T_8940) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8942 = or(_T_8941, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8943 = bits(_T_8942, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8944 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8943 : @[Reg.scala 28:19] + _T_8944 <= _T_8934 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][124] <= _T_8944 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8945 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8946 = eq(_T_8945, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8947 = and(ic_valid_ff, _T_8946) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8949 = and(_T_8947, _T_8948) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8950 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8951 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8952 = and(_T_8950, _T_8951) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8953 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8954 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8955 = and(_T_8953, _T_8954) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8956 = or(_T_8952, _T_8955) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8957 = or(_T_8956, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8958 = bits(_T_8957, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8959 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8958 : @[Reg.scala 28:19] + _T_8959 <= _T_8949 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][125] <= _T_8959 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8960 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8961 = eq(_T_8960, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8962 = and(ic_valid_ff, _T_8961) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8964 = and(_T_8962, _T_8963) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8965 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8966 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8967 = and(_T_8965, _T_8966) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8968 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8969 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8970 = and(_T_8968, _T_8969) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8971 = or(_T_8967, _T_8970) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8972 = or(_T_8971, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8973 = bits(_T_8972, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8974 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8973 : @[Reg.scala 28:19] + _T_8974 <= _T_8964 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][126] <= _T_8974 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8975 = bits(reset_all_tags, 0, 0) @[el2_ifu_mem_ctl.scala 779:115] + node _T_8976 = eq(_T_8975, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:99] + node _T_8977 = and(ic_valid_ff, _T_8976) @[el2_ifu_mem_ctl.scala 779:97] + node _T_8978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 779:124] + node _T_8979 = and(_T_8977, _T_8978) @[el2_ifu_mem_ctl.scala 779:122] + node _T_8980 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 780:37] + node _T_8981 = bits(ifu_tag_wren_ff, 1, 1) @[el2_ifu_mem_ctl.scala 780:76] + node _T_8982 = and(_T_8980, _T_8981) @[el2_ifu_mem_ctl.scala 780:59] + node _T_8983 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 780:102] + node _T_8984 = bits(perr_err_inv_way, 1, 1) @[el2_ifu_mem_ctl.scala 780:142] + node _T_8985 = and(_T_8983, _T_8984) @[el2_ifu_mem_ctl.scala 780:124] + node _T_8986 = or(_T_8982, _T_8985) @[el2_ifu_mem_ctl.scala 780:81] + node _T_8987 = or(_T_8986, reset_all_tags) @[el2_ifu_mem_ctl.scala 780:147] + node _T_8988 = bits(_T_8987, 0, 0) @[el2_ifu_mem_ctl.scala 780:166] + reg _T_8989 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_8988 : @[Reg.scala 28:19] + _T_8989 <= _T_8979 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ic_tag_valid_out[1][127] <= _T_8989 @[el2_ifu_mem_ctl.scala 779:41] + node _T_8990 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_8991 = mux(_T_8990, ic_tag_valid_out[0][0], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_8992 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_8993 = mux(_T_8992, ic_tag_valid_out[0][1], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_8994 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_8995 = mux(_T_8994, ic_tag_valid_out[0][2], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_8996 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_8997 = mux(_T_8996, ic_tag_valid_out[0][3], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_8998 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_8999 = mux(_T_8998, ic_tag_valid_out[0][4], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9000 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9001 = mux(_T_9000, ic_tag_valid_out[0][5], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9002 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9003 = mux(_T_9002, ic_tag_valid_out[0][6], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9004 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9005 = mux(_T_9004, ic_tag_valid_out[0][7], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9006 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9007 = mux(_T_9006, ic_tag_valid_out[0][8], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9008 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9009 = mux(_T_9008, ic_tag_valid_out[0][9], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9010 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9011 = mux(_T_9010, ic_tag_valid_out[0][10], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9012 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9013 = mux(_T_9012, ic_tag_valid_out[0][11], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9014 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9015 = mux(_T_9014, ic_tag_valid_out[0][12], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9016 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9017 = mux(_T_9016, ic_tag_valid_out[0][13], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9018 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9019 = mux(_T_9018, ic_tag_valid_out[0][14], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9020 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9021 = mux(_T_9020, ic_tag_valid_out[0][15], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9022 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9023 = mux(_T_9022, ic_tag_valid_out[0][16], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9024 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9025 = mux(_T_9024, ic_tag_valid_out[0][17], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9026 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9027 = mux(_T_9026, ic_tag_valid_out[0][18], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9028 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9029 = mux(_T_9028, ic_tag_valid_out[0][19], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9030 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9031 = mux(_T_9030, ic_tag_valid_out[0][20], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9032 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9033 = mux(_T_9032, ic_tag_valid_out[0][21], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9034 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9035 = mux(_T_9034, ic_tag_valid_out[0][22], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9036 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9037 = mux(_T_9036, ic_tag_valid_out[0][23], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9038 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9039 = mux(_T_9038, ic_tag_valid_out[0][24], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9041 = mux(_T_9040, ic_tag_valid_out[0][25], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9042 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9043 = mux(_T_9042, ic_tag_valid_out[0][26], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9044 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9045 = mux(_T_9044, ic_tag_valid_out[0][27], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9046 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9047 = mux(_T_9046, ic_tag_valid_out[0][28], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9048 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9049 = mux(_T_9048, ic_tag_valid_out[0][29], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9050 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9051 = mux(_T_9050, ic_tag_valid_out[0][30], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9052 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9053 = mux(_T_9052, ic_tag_valid_out[0][31], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9054 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9055 = mux(_T_9054, ic_tag_valid_out[0][32], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9056 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9057 = mux(_T_9056, ic_tag_valid_out[0][33], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9058 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9059 = mux(_T_9058, ic_tag_valid_out[0][34], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9061 = mux(_T_9060, ic_tag_valid_out[0][35], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9062 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9063 = mux(_T_9062, ic_tag_valid_out[0][36], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9064 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9065 = mux(_T_9064, ic_tag_valid_out[0][37], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9066 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9067 = mux(_T_9066, ic_tag_valid_out[0][38], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9068 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9069 = mux(_T_9068, ic_tag_valid_out[0][39], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9070 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9071 = mux(_T_9070, ic_tag_valid_out[0][40], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9072 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9073 = mux(_T_9072, ic_tag_valid_out[0][41], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9074 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9075 = mux(_T_9074, ic_tag_valid_out[0][42], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9076 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9077 = mux(_T_9076, ic_tag_valid_out[0][43], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9078 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9079 = mux(_T_9078, ic_tag_valid_out[0][44], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9080 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9081 = mux(_T_9080, ic_tag_valid_out[0][45], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9082 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9083 = mux(_T_9082, ic_tag_valid_out[0][46], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9084 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9085 = mux(_T_9084, ic_tag_valid_out[0][47], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9086 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9087 = mux(_T_9086, ic_tag_valid_out[0][48], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9088 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9089 = mux(_T_9088, ic_tag_valid_out[0][49], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9090 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9091 = mux(_T_9090, ic_tag_valid_out[0][50], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9092 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9093 = mux(_T_9092, ic_tag_valid_out[0][51], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9094 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9095 = mux(_T_9094, ic_tag_valid_out[0][52], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9096 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9097 = mux(_T_9096, ic_tag_valid_out[0][53], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9098 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9099 = mux(_T_9098, ic_tag_valid_out[0][54], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9100 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9101 = mux(_T_9100, ic_tag_valid_out[0][55], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9102 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9103 = mux(_T_9102, ic_tag_valid_out[0][56], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9104 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9105 = mux(_T_9104, ic_tag_valid_out[0][57], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9106 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9107 = mux(_T_9106, ic_tag_valid_out[0][58], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9108 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9109 = mux(_T_9108, ic_tag_valid_out[0][59], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9110 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9111 = mux(_T_9110, ic_tag_valid_out[0][60], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9112 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9113 = mux(_T_9112, ic_tag_valid_out[0][61], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9114 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9115 = mux(_T_9114, ic_tag_valid_out[0][62], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9116 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9117 = mux(_T_9116, ic_tag_valid_out[0][63], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9118 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9119 = mux(_T_9118, ic_tag_valid_out[0][64], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9121 = mux(_T_9120, ic_tag_valid_out[0][65], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9122 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9123 = mux(_T_9122, ic_tag_valid_out[0][66], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9124 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9125 = mux(_T_9124, ic_tag_valid_out[0][67], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9126 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9127 = mux(_T_9126, ic_tag_valid_out[0][68], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9128 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9129 = mux(_T_9128, ic_tag_valid_out[0][69], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9130 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9131 = mux(_T_9130, ic_tag_valid_out[0][70], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9132 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9133 = mux(_T_9132, ic_tag_valid_out[0][71], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9134 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9135 = mux(_T_9134, ic_tag_valid_out[0][72], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9136 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9137 = mux(_T_9136, ic_tag_valid_out[0][73], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9138 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9139 = mux(_T_9138, ic_tag_valid_out[0][74], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9141 = mux(_T_9140, ic_tag_valid_out[0][75], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9142 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9143 = mux(_T_9142, ic_tag_valid_out[0][76], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9144 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9145 = mux(_T_9144, ic_tag_valid_out[0][77], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9146 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9147 = mux(_T_9146, ic_tag_valid_out[0][78], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9148 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9149 = mux(_T_9148, ic_tag_valid_out[0][79], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9151 = mux(_T_9150, ic_tag_valid_out[0][80], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9152 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9153 = mux(_T_9152, ic_tag_valid_out[0][81], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9154 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9155 = mux(_T_9154, ic_tag_valid_out[0][82], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9156 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9157 = mux(_T_9156, ic_tag_valid_out[0][83], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9158 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9159 = mux(_T_9158, ic_tag_valid_out[0][84], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9160 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9161 = mux(_T_9160, ic_tag_valid_out[0][85], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9162 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9163 = mux(_T_9162, ic_tag_valid_out[0][86], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9164 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9165 = mux(_T_9164, ic_tag_valid_out[0][87], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9166 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9167 = mux(_T_9166, ic_tag_valid_out[0][88], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9168 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9169 = mux(_T_9168, ic_tag_valid_out[0][89], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9171 = mux(_T_9170, ic_tag_valid_out[0][90], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9172 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9173 = mux(_T_9172, ic_tag_valid_out[0][91], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9174 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9175 = mux(_T_9174, ic_tag_valid_out[0][92], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9176 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9177 = mux(_T_9176, ic_tag_valid_out[0][93], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9178 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9179 = mux(_T_9178, ic_tag_valid_out[0][94], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9181 = mux(_T_9180, ic_tag_valid_out[0][95], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9182 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9183 = mux(_T_9182, ic_tag_valid_out[0][96], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9184 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9185 = mux(_T_9184, ic_tag_valid_out[0][97], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9186 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9187 = mux(_T_9186, ic_tag_valid_out[0][98], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9188 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9189 = mux(_T_9188, ic_tag_valid_out[0][99], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9190 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9191 = mux(_T_9190, ic_tag_valid_out[0][100], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9192 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9193 = mux(_T_9192, ic_tag_valid_out[0][101], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9194 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9195 = mux(_T_9194, ic_tag_valid_out[0][102], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9196 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9197 = mux(_T_9196, ic_tag_valid_out[0][103], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9198 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9199 = mux(_T_9198, ic_tag_valid_out[0][104], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9201 = mux(_T_9200, ic_tag_valid_out[0][105], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9202 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9203 = mux(_T_9202, ic_tag_valid_out[0][106], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9204 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9205 = mux(_T_9204, ic_tag_valid_out[0][107], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9206 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9207 = mux(_T_9206, ic_tag_valid_out[0][108], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9208 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9209 = mux(_T_9208, ic_tag_valid_out[0][109], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9211 = mux(_T_9210, ic_tag_valid_out[0][110], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9212 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9213 = mux(_T_9212, ic_tag_valid_out[0][111], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9214 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9215 = mux(_T_9214, ic_tag_valid_out[0][112], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9216 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9217 = mux(_T_9216, ic_tag_valid_out[0][113], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9218 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9219 = mux(_T_9218, ic_tag_valid_out[0][114], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9220 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9221 = mux(_T_9220, ic_tag_valid_out[0][115], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9222 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9223 = mux(_T_9222, ic_tag_valid_out[0][116], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9224 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9225 = mux(_T_9224, ic_tag_valid_out[0][117], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9226 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9227 = mux(_T_9226, ic_tag_valid_out[0][118], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9228 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9229 = mux(_T_9228, ic_tag_valid_out[0][119], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9231 = mux(_T_9230, ic_tag_valid_out[0][120], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9232 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9233 = mux(_T_9232, ic_tag_valid_out[0][121], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9234 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9235 = mux(_T_9234, ic_tag_valid_out[0][122], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9236 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9237 = mux(_T_9236, ic_tag_valid_out[0][123], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9238 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9239 = mux(_T_9238, ic_tag_valid_out[0][124], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9241 = mux(_T_9240, ic_tag_valid_out[0][125], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9242 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9243 = mux(_T_9242, ic_tag_valid_out[0][126], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9244 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9245 = mux(_T_9244, ic_tag_valid_out[0][127], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9246 = or(_T_8991, _T_8993) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9247 = or(_T_9246, _T_8995) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9248 = or(_T_9247, _T_8997) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9249 = or(_T_9248, _T_8999) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9250 = or(_T_9249, _T_9001) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9251 = or(_T_9250, _T_9003) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9252 = or(_T_9251, _T_9005) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9253 = or(_T_9252, _T_9007) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9254 = or(_T_9253, _T_9009) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9255 = or(_T_9254, _T_9011) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9256 = or(_T_9255, _T_9013) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9257 = or(_T_9256, _T_9015) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9258 = or(_T_9257, _T_9017) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9259 = or(_T_9258, _T_9019) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9260 = or(_T_9259, _T_9021) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9261 = or(_T_9260, _T_9023) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9262 = or(_T_9261, _T_9025) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9263 = or(_T_9262, _T_9027) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9264 = or(_T_9263, _T_9029) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9265 = or(_T_9264, _T_9031) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9266 = or(_T_9265, _T_9033) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9267 = or(_T_9266, _T_9035) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9268 = or(_T_9267, _T_9037) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9269 = or(_T_9268, _T_9039) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9270 = or(_T_9269, _T_9041) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9271 = or(_T_9270, _T_9043) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9272 = or(_T_9271, _T_9045) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9273 = or(_T_9272, _T_9047) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9274 = or(_T_9273, _T_9049) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9275 = or(_T_9274, _T_9051) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9276 = or(_T_9275, _T_9053) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9277 = or(_T_9276, _T_9055) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9278 = or(_T_9277, _T_9057) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9279 = or(_T_9278, _T_9059) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9280 = or(_T_9279, _T_9061) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9281 = or(_T_9280, _T_9063) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9282 = or(_T_9281, _T_9065) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9283 = or(_T_9282, _T_9067) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9284 = or(_T_9283, _T_9069) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9285 = or(_T_9284, _T_9071) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9286 = or(_T_9285, _T_9073) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9287 = or(_T_9286, _T_9075) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9288 = or(_T_9287, _T_9077) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9289 = or(_T_9288, _T_9079) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9290 = or(_T_9289, _T_9081) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9291 = or(_T_9290, _T_9083) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9292 = or(_T_9291, _T_9085) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9293 = or(_T_9292, _T_9087) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9294 = or(_T_9293, _T_9089) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9295 = or(_T_9294, _T_9091) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9296 = or(_T_9295, _T_9093) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9297 = or(_T_9296, _T_9095) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9298 = or(_T_9297, _T_9097) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9299 = or(_T_9298, _T_9099) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9300 = or(_T_9299, _T_9101) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9301 = or(_T_9300, _T_9103) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9302 = or(_T_9301, _T_9105) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9303 = or(_T_9302, _T_9107) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9304 = or(_T_9303, _T_9109) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9305 = or(_T_9304, _T_9111) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9306 = or(_T_9305, _T_9113) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9307 = or(_T_9306, _T_9115) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9308 = or(_T_9307, _T_9117) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9309 = or(_T_9308, _T_9119) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9310 = or(_T_9309, _T_9121) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9311 = or(_T_9310, _T_9123) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9312 = or(_T_9311, _T_9125) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9313 = or(_T_9312, _T_9127) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9314 = or(_T_9313, _T_9129) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9315 = or(_T_9314, _T_9131) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9316 = or(_T_9315, _T_9133) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9317 = or(_T_9316, _T_9135) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9318 = or(_T_9317, _T_9137) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9319 = or(_T_9318, _T_9139) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9320 = or(_T_9319, _T_9141) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9321 = or(_T_9320, _T_9143) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9322 = or(_T_9321, _T_9145) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9323 = or(_T_9322, _T_9147) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9324 = or(_T_9323, _T_9149) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9325 = or(_T_9324, _T_9151) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9326 = or(_T_9325, _T_9153) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9327 = or(_T_9326, _T_9155) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9328 = or(_T_9327, _T_9157) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9329 = or(_T_9328, _T_9159) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9330 = or(_T_9329, _T_9161) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9331 = or(_T_9330, _T_9163) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9332 = or(_T_9331, _T_9165) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9333 = or(_T_9332, _T_9167) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9334 = or(_T_9333, _T_9169) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9335 = or(_T_9334, _T_9171) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9336 = or(_T_9335, _T_9173) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9337 = or(_T_9336, _T_9175) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9338 = or(_T_9337, _T_9177) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9339 = or(_T_9338, _T_9179) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9340 = or(_T_9339, _T_9181) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9341 = or(_T_9340, _T_9183) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9342 = or(_T_9341, _T_9185) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9343 = or(_T_9342, _T_9187) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9344 = or(_T_9343, _T_9189) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9345 = or(_T_9344, _T_9191) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9346 = or(_T_9345, _T_9193) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9347 = or(_T_9346, _T_9195) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9348 = or(_T_9347, _T_9197) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9349 = or(_T_9348, _T_9199) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9350 = or(_T_9349, _T_9201) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9351 = or(_T_9350, _T_9203) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9352 = or(_T_9351, _T_9205) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9353 = or(_T_9352, _T_9207) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9354 = or(_T_9353, _T_9209) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9355 = or(_T_9354, _T_9211) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9356 = or(_T_9355, _T_9213) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9357 = or(_T_9356, _T_9215) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9358 = or(_T_9357, _T_9217) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9359 = or(_T_9358, _T_9219) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9360 = or(_T_9359, _T_9221) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9361 = or(_T_9360, _T_9223) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9362 = or(_T_9361, _T_9225) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9363 = or(_T_9362, _T_9227) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9364 = or(_T_9363, _T_9229) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9365 = or(_T_9364, _T_9231) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9366 = or(_T_9365, _T_9233) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9367 = or(_T_9366, _T_9235) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9368 = or(_T_9367, _T_9237) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9369 = or(_T_9368, _T_9239) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9370 = or(_T_9369, _T_9241) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9371 = or(_T_9370, _T_9243) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9372 = or(_T_9371, _T_9245) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9373 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9374 = mux(_T_9373, ic_tag_valid_out[1][0], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9375 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9376 = mux(_T_9375, ic_tag_valid_out[1][1], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9377 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9378 = mux(_T_9377, ic_tag_valid_out[1][2], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9379 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9380 = mux(_T_9379, ic_tag_valid_out[1][3], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9381 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9382 = mux(_T_9381, ic_tag_valid_out[1][4], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9383 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9384 = mux(_T_9383, ic_tag_valid_out[1][5], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9385 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9386 = mux(_T_9385, ic_tag_valid_out[1][6], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9387 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9388 = mux(_T_9387, ic_tag_valid_out[1][7], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9389 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9390 = mux(_T_9389, ic_tag_valid_out[1][8], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9391 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9392 = mux(_T_9391, ic_tag_valid_out[1][9], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9393 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9394 = mux(_T_9393, ic_tag_valid_out[1][10], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9395 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9396 = mux(_T_9395, ic_tag_valid_out[1][11], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9397 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9398 = mux(_T_9397, ic_tag_valid_out[1][12], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9399 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9400 = mux(_T_9399, ic_tag_valid_out[1][13], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9401 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9402 = mux(_T_9401, ic_tag_valid_out[1][14], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9403 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9404 = mux(_T_9403, ic_tag_valid_out[1][15], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9405 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9406 = mux(_T_9405, ic_tag_valid_out[1][16], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9407 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9408 = mux(_T_9407, ic_tag_valid_out[1][17], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9409 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9410 = mux(_T_9409, ic_tag_valid_out[1][18], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9411 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9412 = mux(_T_9411, ic_tag_valid_out[1][19], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9413 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9414 = mux(_T_9413, ic_tag_valid_out[1][20], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9415 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9416 = mux(_T_9415, ic_tag_valid_out[1][21], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9417 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9418 = mux(_T_9417, ic_tag_valid_out[1][22], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9419 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9420 = mux(_T_9419, ic_tag_valid_out[1][23], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9421 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9422 = mux(_T_9421, ic_tag_valid_out[1][24], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9423 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9424 = mux(_T_9423, ic_tag_valid_out[1][25], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9426 = mux(_T_9425, ic_tag_valid_out[1][26], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9427 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9428 = mux(_T_9427, ic_tag_valid_out[1][27], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9429 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9430 = mux(_T_9429, ic_tag_valid_out[1][28], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9431 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9432 = mux(_T_9431, ic_tag_valid_out[1][29], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9433 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9434 = mux(_T_9433, ic_tag_valid_out[1][30], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9435 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9436 = mux(_T_9435, ic_tag_valid_out[1][31], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9437 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9438 = mux(_T_9437, ic_tag_valid_out[1][32], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9439 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9440 = mux(_T_9439, ic_tag_valid_out[1][33], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9441 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9442 = mux(_T_9441, ic_tag_valid_out[1][34], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9443 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9444 = mux(_T_9443, ic_tag_valid_out[1][35], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9446 = mux(_T_9445, ic_tag_valid_out[1][36], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9447 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9448 = mux(_T_9447, ic_tag_valid_out[1][37], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9449 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9450 = mux(_T_9449, ic_tag_valid_out[1][38], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9451 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9452 = mux(_T_9451, ic_tag_valid_out[1][39], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9453 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9454 = mux(_T_9453, ic_tag_valid_out[1][40], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9455 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9456 = mux(_T_9455, ic_tag_valid_out[1][41], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9457 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9458 = mux(_T_9457, ic_tag_valid_out[1][42], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9459 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9460 = mux(_T_9459, ic_tag_valid_out[1][43], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9461 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9462 = mux(_T_9461, ic_tag_valid_out[1][44], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9463 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9464 = mux(_T_9463, ic_tag_valid_out[1][45], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9465 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9466 = mux(_T_9465, ic_tag_valid_out[1][46], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9467 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9468 = mux(_T_9467, ic_tag_valid_out[1][47], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9469 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9470 = mux(_T_9469, ic_tag_valid_out[1][48], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9471 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9472 = mux(_T_9471, ic_tag_valid_out[1][49], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9473 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9474 = mux(_T_9473, ic_tag_valid_out[1][50], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9476 = mux(_T_9475, ic_tag_valid_out[1][51], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9477 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9478 = mux(_T_9477, ic_tag_valid_out[1][52], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9479 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9480 = mux(_T_9479, ic_tag_valid_out[1][53], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9481 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9482 = mux(_T_9481, ic_tag_valid_out[1][54], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9483 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9484 = mux(_T_9483, ic_tag_valid_out[1][55], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9485 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9486 = mux(_T_9485, ic_tag_valid_out[1][56], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9487 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9488 = mux(_T_9487, ic_tag_valid_out[1][57], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9489 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9490 = mux(_T_9489, ic_tag_valid_out[1][58], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9491 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9492 = mux(_T_9491, ic_tag_valid_out[1][59], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9493 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9494 = mux(_T_9493, ic_tag_valid_out[1][60], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9495 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9496 = mux(_T_9495, ic_tag_valid_out[1][61], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9497 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9498 = mux(_T_9497, ic_tag_valid_out[1][62], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9499 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9500 = mux(_T_9499, ic_tag_valid_out[1][63], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9501 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9502 = mux(_T_9501, ic_tag_valid_out[1][64], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9503 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9504 = mux(_T_9503, ic_tag_valid_out[1][65], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9505 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9506 = mux(_T_9505, ic_tag_valid_out[1][66], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9507 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9508 = mux(_T_9507, ic_tag_valid_out[1][67], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9509 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9510 = mux(_T_9509, ic_tag_valid_out[1][68], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9511 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9512 = mux(_T_9511, ic_tag_valid_out[1][69], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9513 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9514 = mux(_T_9513, ic_tag_valid_out[1][70], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9516 = mux(_T_9515, ic_tag_valid_out[1][71], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9517 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9518 = mux(_T_9517, ic_tag_valid_out[1][72], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9519 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9520 = mux(_T_9519, ic_tag_valid_out[1][73], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9521 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9522 = mux(_T_9521, ic_tag_valid_out[1][74], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9523 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9524 = mux(_T_9523, ic_tag_valid_out[1][75], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9526 = mux(_T_9525, ic_tag_valid_out[1][76], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9527 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9528 = mux(_T_9527, ic_tag_valid_out[1][77], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9529 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9530 = mux(_T_9529, ic_tag_valid_out[1][78], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9531 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9532 = mux(_T_9531, ic_tag_valid_out[1][79], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9533 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9534 = mux(_T_9533, ic_tag_valid_out[1][80], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9535 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9536 = mux(_T_9535, ic_tag_valid_out[1][81], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9537 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9538 = mux(_T_9537, ic_tag_valid_out[1][82], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9539 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9540 = mux(_T_9539, ic_tag_valid_out[1][83], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9541 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9542 = mux(_T_9541, ic_tag_valid_out[1][84], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9543 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9544 = mux(_T_9543, ic_tag_valid_out[1][85], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9546 = mux(_T_9545, ic_tag_valid_out[1][86], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9547 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9548 = mux(_T_9547, ic_tag_valid_out[1][87], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9549 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9550 = mux(_T_9549, ic_tag_valid_out[1][88], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9551 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9552 = mux(_T_9551, ic_tag_valid_out[1][89], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9553 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9554 = mux(_T_9553, ic_tag_valid_out[1][90], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9556 = mux(_T_9555, ic_tag_valid_out[1][91], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9557 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9558 = mux(_T_9557, ic_tag_valid_out[1][92], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9559 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9560 = mux(_T_9559, ic_tag_valid_out[1][93], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9561 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9562 = mux(_T_9561, ic_tag_valid_out[1][94], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9563 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9564 = mux(_T_9563, ic_tag_valid_out[1][95], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9565 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9566 = mux(_T_9565, ic_tag_valid_out[1][96], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9567 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9568 = mux(_T_9567, ic_tag_valid_out[1][97], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9569 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9570 = mux(_T_9569, ic_tag_valid_out[1][98], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9571 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9572 = mux(_T_9571, ic_tag_valid_out[1][99], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9573 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9574 = mux(_T_9573, ic_tag_valid_out[1][100], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9576 = mux(_T_9575, ic_tag_valid_out[1][101], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9577 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9578 = mux(_T_9577, ic_tag_valid_out[1][102], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9579 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9580 = mux(_T_9579, ic_tag_valid_out[1][103], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9581 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9582 = mux(_T_9581, ic_tag_valid_out[1][104], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9583 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9584 = mux(_T_9583, ic_tag_valid_out[1][105], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9586 = mux(_T_9585, ic_tag_valid_out[1][106], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9587 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9588 = mux(_T_9587, ic_tag_valid_out[1][107], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9589 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9590 = mux(_T_9589, ic_tag_valid_out[1][108], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9591 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9592 = mux(_T_9591, ic_tag_valid_out[1][109], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9593 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9594 = mux(_T_9593, ic_tag_valid_out[1][110], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9595 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9596 = mux(_T_9595, ic_tag_valid_out[1][111], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9597 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9598 = mux(_T_9597, ic_tag_valid_out[1][112], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9599 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9600 = mux(_T_9599, ic_tag_valid_out[1][113], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9601 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9602 = mux(_T_9601, ic_tag_valid_out[1][114], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9603 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9604 = mux(_T_9603, ic_tag_valid_out[1][115], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9606 = mux(_T_9605, ic_tag_valid_out[1][116], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9607 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9608 = mux(_T_9607, ic_tag_valid_out[1][117], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9609 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9610 = mux(_T_9609, ic_tag_valid_out[1][118], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9611 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9612 = mux(_T_9611, ic_tag_valid_out[1][119], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9613 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9614 = mux(_T_9613, ic_tag_valid_out[1][120], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9616 = mux(_T_9615, ic_tag_valid_out[1][121], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9617 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9618 = mux(_T_9617, ic_tag_valid_out[1][122], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9619 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9620 = mux(_T_9619, ic_tag_valid_out[1][123], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9621 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9622 = mux(_T_9621, ic_tag_valid_out[1][124], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9623 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9624 = mux(_T_9623, ic_tag_valid_out[1][125], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9625 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9626 = mux(_T_9625, ic_tag_valid_out[1][126], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9627 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[el2_ifu_mem_ctl.scala 783:33] + node _T_9628 = mux(_T_9627, ic_tag_valid_out[1][127], UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 783:10] + node _T_9629 = or(_T_9374, _T_9376) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9630 = or(_T_9629, _T_9378) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9631 = or(_T_9630, _T_9380) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9632 = or(_T_9631, _T_9382) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9633 = or(_T_9632, _T_9384) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9634 = or(_T_9633, _T_9386) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9635 = or(_T_9634, _T_9388) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9636 = or(_T_9635, _T_9390) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9637 = or(_T_9636, _T_9392) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9638 = or(_T_9637, _T_9394) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9639 = or(_T_9638, _T_9396) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9640 = or(_T_9639, _T_9398) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9641 = or(_T_9640, _T_9400) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9642 = or(_T_9641, _T_9402) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9643 = or(_T_9642, _T_9404) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9644 = or(_T_9643, _T_9406) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9645 = or(_T_9644, _T_9408) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9646 = or(_T_9645, _T_9410) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9647 = or(_T_9646, _T_9412) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9648 = or(_T_9647, _T_9414) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9649 = or(_T_9648, _T_9416) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9650 = or(_T_9649, _T_9418) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9651 = or(_T_9650, _T_9420) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9652 = or(_T_9651, _T_9422) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9653 = or(_T_9652, _T_9424) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9654 = or(_T_9653, _T_9426) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9655 = or(_T_9654, _T_9428) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9656 = or(_T_9655, _T_9430) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9657 = or(_T_9656, _T_9432) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9658 = or(_T_9657, _T_9434) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9659 = or(_T_9658, _T_9436) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9660 = or(_T_9659, _T_9438) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9661 = or(_T_9660, _T_9440) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9662 = or(_T_9661, _T_9442) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9663 = or(_T_9662, _T_9444) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9664 = or(_T_9663, _T_9446) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9665 = or(_T_9664, _T_9448) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9666 = or(_T_9665, _T_9450) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9667 = or(_T_9666, _T_9452) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9668 = or(_T_9667, _T_9454) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9669 = or(_T_9668, _T_9456) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9670 = or(_T_9669, _T_9458) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9671 = or(_T_9670, _T_9460) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9672 = or(_T_9671, _T_9462) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9673 = or(_T_9672, _T_9464) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9674 = or(_T_9673, _T_9466) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9675 = or(_T_9674, _T_9468) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9676 = or(_T_9675, _T_9470) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9677 = or(_T_9676, _T_9472) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9678 = or(_T_9677, _T_9474) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9679 = or(_T_9678, _T_9476) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9680 = or(_T_9679, _T_9478) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9681 = or(_T_9680, _T_9480) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9682 = or(_T_9681, _T_9482) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9683 = or(_T_9682, _T_9484) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9684 = or(_T_9683, _T_9486) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9685 = or(_T_9684, _T_9488) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9686 = or(_T_9685, _T_9490) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9687 = or(_T_9686, _T_9492) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9688 = or(_T_9687, _T_9494) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9689 = or(_T_9688, _T_9496) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9690 = or(_T_9689, _T_9498) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9691 = or(_T_9690, _T_9500) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9692 = or(_T_9691, _T_9502) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9693 = or(_T_9692, _T_9504) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9694 = or(_T_9693, _T_9506) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9695 = or(_T_9694, _T_9508) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9696 = or(_T_9695, _T_9510) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9697 = or(_T_9696, _T_9512) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9698 = or(_T_9697, _T_9514) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9699 = or(_T_9698, _T_9516) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9700 = or(_T_9699, _T_9518) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9701 = or(_T_9700, _T_9520) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9702 = or(_T_9701, _T_9522) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9703 = or(_T_9702, _T_9524) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9704 = or(_T_9703, _T_9526) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9705 = or(_T_9704, _T_9528) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9706 = or(_T_9705, _T_9530) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9707 = or(_T_9706, _T_9532) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9708 = or(_T_9707, _T_9534) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9709 = or(_T_9708, _T_9536) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9710 = or(_T_9709, _T_9538) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9711 = or(_T_9710, _T_9540) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9712 = or(_T_9711, _T_9542) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9713 = or(_T_9712, _T_9544) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9714 = or(_T_9713, _T_9546) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9715 = or(_T_9714, _T_9548) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9716 = or(_T_9715, _T_9550) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9717 = or(_T_9716, _T_9552) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9718 = or(_T_9717, _T_9554) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9719 = or(_T_9718, _T_9556) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9720 = or(_T_9719, _T_9558) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9721 = or(_T_9720, _T_9560) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9722 = or(_T_9721, _T_9562) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9723 = or(_T_9722, _T_9564) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9724 = or(_T_9723, _T_9566) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9725 = or(_T_9724, _T_9568) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9726 = or(_T_9725, _T_9570) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9727 = or(_T_9726, _T_9572) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9728 = or(_T_9727, _T_9574) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9729 = or(_T_9728, _T_9576) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9730 = or(_T_9729, _T_9578) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9731 = or(_T_9730, _T_9580) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9732 = or(_T_9731, _T_9582) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9733 = or(_T_9732, _T_9584) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9734 = or(_T_9733, _T_9586) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9735 = or(_T_9734, _T_9588) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9736 = or(_T_9735, _T_9590) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9737 = or(_T_9736, _T_9592) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9738 = or(_T_9737, _T_9594) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9739 = or(_T_9738, _T_9596) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9740 = or(_T_9739, _T_9598) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9741 = or(_T_9740, _T_9600) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9742 = or(_T_9741, _T_9602) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9743 = or(_T_9742, _T_9604) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9744 = or(_T_9743, _T_9606) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9745 = or(_T_9744, _T_9608) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9746 = or(_T_9745, _T_9610) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9747 = or(_T_9746, _T_9612) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9748 = or(_T_9747, _T_9614) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9749 = or(_T_9748, _T_9616) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9750 = or(_T_9749, _T_9618) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9751 = or(_T_9750, _T_9620) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9752 = or(_T_9751, _T_9622) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9753 = or(_T_9752, _T_9624) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9754 = or(_T_9753, _T_9626) @[el2_ifu_mem_ctl.scala 783:91] + node _T_9755 = or(_T_9754, _T_9628) @[el2_ifu_mem_ctl.scala 783:91] + node ic_tag_valid_unq = cat(_T_9755, _T_9372) @[Cat.scala 29:58] wire way_status_hit_new : UInt<1> way_status_hit_new <= UInt<1>("h00") - node _T_9704 = eq(way_status_mb_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 790:33] - node _T_9705 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 790:63] - node _T_9706 = and(_T_9704, _T_9705) @[el2_ifu_mem_ctl.scala 790:51] - node _T_9707 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 790:79] - node _T_9708 = and(_T_9706, _T_9707) @[el2_ifu_mem_ctl.scala 790:67] - node _T_9709 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 790:97] - node _T_9710 = eq(_T_9709, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 790:86] - node _T_9711 = or(_T_9708, _T_9710) @[el2_ifu_mem_ctl.scala 790:84] - replace_way_mb_any[0] <= _T_9711 @[el2_ifu_mem_ctl.scala 790:29] - node _T_9712 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 791:62] - node _T_9713 = and(way_status_mb_ff, _T_9712) @[el2_ifu_mem_ctl.scala 791:50] - node _T_9714 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 791:78] - node _T_9715 = and(_T_9713, _T_9714) @[el2_ifu_mem_ctl.scala 791:66] - node _T_9716 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 791:96] - node _T_9717 = eq(_T_9716, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 791:85] - node _T_9718 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 791:112] - node _T_9719 = and(_T_9717, _T_9718) @[el2_ifu_mem_ctl.scala 791:100] - node _T_9720 = or(_T_9715, _T_9719) @[el2_ifu_mem_ctl.scala 791:83] - replace_way_mb_any[1] <= _T_9720 @[el2_ifu_mem_ctl.scala 791:29] - node _T_9721 = bits(io.ic_rd_hit, 0, 0) @[el2_ifu_mem_ctl.scala 792:41] - way_status_hit_new <= _T_9721 @[el2_ifu_mem_ctl.scala 792:26] - way_status_rep_new <= replace_way_mb_any[0] @[el2_ifu_mem_ctl.scala 793:26] - node _T_9722 = and(bus_ifu_wr_en_ff_q, last_beat) @[el2_ifu_mem_ctl.scala 795:47] - node _T_9723 = bits(_T_9722, 0, 0) @[el2_ifu_mem_ctl.scala 795:60] - node _T_9724 = mux(_T_9723, way_status_rep_new, way_status_hit_new) @[el2_ifu_mem_ctl.scala 795:26] - way_status_new <= _T_9724 @[el2_ifu_mem_ctl.scala 795:20] - node _T_9725 = and(bus_ifu_wr_en_ff_q, last_beat) @[el2_ifu_mem_ctl.scala 796:45] - node _T_9726 = or(_T_9725, ic_act_hit_f) @[el2_ifu_mem_ctl.scala 796:58] - way_status_wr_en <= _T_9726 @[el2_ifu_mem_ctl.scala 796:22] - node _T_9727 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[0]) @[el2_ifu_mem_ctl.scala 797:74] - node bus_wren_0 = and(_T_9727, miss_pending) @[el2_ifu_mem_ctl.scala 797:98] - node _T_9728 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[1]) @[el2_ifu_mem_ctl.scala 797:74] - node bus_wren_1 = and(_T_9728, miss_pending) @[el2_ifu_mem_ctl.scala 797:98] - node _T_9729 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[0]) @[el2_ifu_mem_ctl.scala 799:84] - node _T_9730 = and(_T_9729, miss_pending) @[el2_ifu_mem_ctl.scala 799:108] - node bus_wren_last_0 = and(_T_9730, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 799:123] - node _T_9731 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[1]) @[el2_ifu_mem_ctl.scala 799:84] - node _T_9732 = and(_T_9731, miss_pending) @[el2_ifu_mem_ctl.scala 799:108] - node bus_wren_last_1 = and(_T_9732, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 799:123] - node wren_reset_miss_0 = and(replace_way_mb_any[0], reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 800:84] - node wren_reset_miss_1 = and(replace_way_mb_any[1], reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 800:84] - node _T_9733 = or(bus_wren_last_0, wren_reset_miss_0) @[el2_ifu_mem_ctl.scala 801:73] - node _T_9734 = or(bus_wren_last_1, wren_reset_miss_1) @[el2_ifu_mem_ctl.scala 801:73] - node _T_9735 = cat(_T_9734, _T_9733) @[Cat.scala 29:58] - ifu_tag_wren <= _T_9735 @[el2_ifu_mem_ctl.scala 801:18] - node _T_9736 = cat(bus_wren_1, bus_wren_0) @[Cat.scala 29:58] - bus_ic_wr_en <= _T_9736 @[el2_ifu_mem_ctl.scala 803:16] - node _T_9737 = eq(fetch_uncacheable_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 817:63] - node _T_9738 = and(_T_9737, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 817:85] - node _T_9739 = bits(_T_9738, 0, 0) @[Bitwise.scala 72:15] - node _T_9740 = mux(_T_9739, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9741 = and(ic_tag_valid_unq, _T_9740) @[el2_ifu_mem_ctl.scala 817:39] - io.ic_tag_valid <= _T_9741 @[el2_ifu_mem_ctl.scala 817:19] + node _T_9756 = eq(way_status_mb_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 808:33] + node _T_9757 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 808:63] + node _T_9758 = and(_T_9756, _T_9757) @[el2_ifu_mem_ctl.scala 808:51] + node _T_9759 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 808:79] + node _T_9760 = and(_T_9758, _T_9759) @[el2_ifu_mem_ctl.scala 808:67] + node _T_9761 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 808:97] + node _T_9762 = eq(_T_9761, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 808:86] + node _T_9763 = or(_T_9760, _T_9762) @[el2_ifu_mem_ctl.scala 808:84] + replace_way_mb_any[0] <= _T_9763 @[el2_ifu_mem_ctl.scala 808:29] + node _T_9764 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 809:62] + node _T_9765 = and(way_status_mb_ff, _T_9764) @[el2_ifu_mem_ctl.scala 809:50] + node _T_9766 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 809:78] + node _T_9767 = and(_T_9765, _T_9766) @[el2_ifu_mem_ctl.scala 809:66] + node _T_9768 = bits(tagv_mb_ff, 1, 1) @[el2_ifu_mem_ctl.scala 809:96] + node _T_9769 = eq(_T_9768, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 809:85] + node _T_9770 = bits(tagv_mb_ff, 0, 0) @[el2_ifu_mem_ctl.scala 809:112] + node _T_9771 = and(_T_9769, _T_9770) @[el2_ifu_mem_ctl.scala 809:100] + node _T_9772 = or(_T_9767, _T_9771) @[el2_ifu_mem_ctl.scala 809:83] + replace_way_mb_any[1] <= _T_9772 @[el2_ifu_mem_ctl.scala 809:29] + node _T_9773 = bits(io.ic_rd_hit, 0, 0) @[el2_ifu_mem_ctl.scala 810:41] + way_status_hit_new <= _T_9773 @[el2_ifu_mem_ctl.scala 810:26] + way_status_rep_new <= replace_way_mb_any[0] @[el2_ifu_mem_ctl.scala 811:26] + node _T_9774 = and(bus_ifu_wr_en_ff_q, last_beat) @[el2_ifu_mem_ctl.scala 813:47] + node _T_9775 = bits(_T_9774, 0, 0) @[el2_ifu_mem_ctl.scala 813:60] + node _T_9776 = mux(_T_9775, way_status_rep_new, way_status_hit_new) @[el2_ifu_mem_ctl.scala 813:26] + way_status_new <= _T_9776 @[el2_ifu_mem_ctl.scala 813:20] + node _T_9777 = and(bus_ifu_wr_en_ff_q, last_beat) @[el2_ifu_mem_ctl.scala 814:45] + node _T_9778 = or(_T_9777, ic_act_hit_f) @[el2_ifu_mem_ctl.scala 814:58] + way_status_wr_en <= _T_9778 @[el2_ifu_mem_ctl.scala 814:22] + node _T_9779 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[0]) @[el2_ifu_mem_ctl.scala 815:74] + node bus_wren_0 = and(_T_9779, miss_pending) @[el2_ifu_mem_ctl.scala 815:98] + node _T_9780 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[1]) @[el2_ifu_mem_ctl.scala 815:74] + node bus_wren_1 = and(_T_9780, miss_pending) @[el2_ifu_mem_ctl.scala 815:98] + node _T_9781 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[0]) @[el2_ifu_mem_ctl.scala 817:84] + node _T_9782 = and(_T_9781, miss_pending) @[el2_ifu_mem_ctl.scala 817:108] + node bus_wren_last_0 = and(_T_9782, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 817:123] + node _T_9783 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[1]) @[el2_ifu_mem_ctl.scala 817:84] + node _T_9784 = and(_T_9783, miss_pending) @[el2_ifu_mem_ctl.scala 817:108] + node bus_wren_last_1 = and(_T_9784, bus_last_data_beat) @[el2_ifu_mem_ctl.scala 817:123] + node wren_reset_miss_0 = and(replace_way_mb_any[0], reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 818:84] + node wren_reset_miss_1 = and(replace_way_mb_any[1], reset_tag_valid_for_miss) @[el2_ifu_mem_ctl.scala 818:84] + node _T_9785 = or(bus_wren_last_0, wren_reset_miss_0) @[el2_ifu_mem_ctl.scala 819:73] + node _T_9786 = or(bus_wren_last_1, wren_reset_miss_1) @[el2_ifu_mem_ctl.scala 819:73] + node _T_9787 = cat(_T_9786, _T_9785) @[Cat.scala 29:58] + ifu_tag_wren <= _T_9787 @[el2_ifu_mem_ctl.scala 819:18] + node _T_9788 = cat(bus_wren_1, bus_wren_0) @[Cat.scala 29:58] + bus_ic_wr_en <= _T_9788 @[el2_ifu_mem_ctl.scala 821:16] + node _T_9789 = eq(fetch_uncacheable_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 835:63] + node _T_9790 = and(_T_9789, ifc_fetch_req_f) @[el2_ifu_mem_ctl.scala 835:85] + node _T_9791 = bits(_T_9790, 0, 0) @[Bitwise.scala 72:15] + node _T_9792 = mux(_T_9791, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_9793 = and(ic_tag_valid_unq, _T_9792) @[el2_ifu_mem_ctl.scala 835:39] + io.ic_tag_valid <= _T_9793 @[el2_ifu_mem_ctl.scala 835:19] wire ic_debug_way_ff : UInt<2> ic_debug_way_ff <= UInt<1>("h00") - node _T_9742 = bits(ic_debug_rd_en_ff, 0, 0) @[Bitwise.scala 72:15] - node _T_9743 = mux(_T_9742, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9744 = and(ic_debug_way_ff, _T_9743) @[el2_ifu_mem_ctl.scala 820:67] - node _T_9745 = and(ic_tag_valid_unq, _T_9744) @[el2_ifu_mem_ctl.scala 820:48] - node _T_9746 = orr(_T_9745) @[el2_ifu_mem_ctl.scala 820:115] - ic_debug_tag_val_rd_out <= _T_9746 @[el2_ifu_mem_ctl.scala 820:27] - reg _T_9747 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 822:57] - _T_9747 <= ic_act_miss_f @[el2_ifu_mem_ctl.scala 822:57] - io.ifu_pmu_ic_miss <= _T_9747 @[el2_ifu_mem_ctl.scala 822:22] - reg _T_9748 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 823:56] - _T_9748 <= ic_act_hit_f @[el2_ifu_mem_ctl.scala 823:56] - io.ifu_pmu_ic_hit <= _T_9748 @[el2_ifu_mem_ctl.scala 823:21] - reg _T_9749 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 824:59] - _T_9749 <= ifc_bus_acc_fault_f @[el2_ifu_mem_ctl.scala 824:59] - io.ifu_pmu_bus_error <= _T_9749 @[el2_ifu_mem_ctl.scala 824:24] - node _T_9750 = eq(ifu_bus_arready_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 825:80] - node _T_9751 = and(ifu_bus_arvalid_ff, _T_9750) @[el2_ifu_mem_ctl.scala 825:78] - node _T_9752 = and(_T_9751, miss_pending) @[el2_ifu_mem_ctl.scala 825:100] - reg _T_9753 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 825:58] - _T_9753 <= _T_9752 @[el2_ifu_mem_ctl.scala 825:58] - io.ifu_pmu_bus_busy <= _T_9753 @[el2_ifu_mem_ctl.scala 825:23] - reg _T_9754 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 826:58] - _T_9754 <= bus_cmd_sent @[el2_ifu_mem_ctl.scala 826:58] - io.ifu_pmu_bus_trxn <= _T_9754 @[el2_ifu_mem_ctl.scala 826:23] - io.ic_debug_addr <= io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_ifu_mem_ctl.scala 829:20] - node _T_9755 = bits(io.dec_tlu_ic_diag_pkt.icache_dicawics, 16, 16) @[el2_ifu_mem_ctl.scala 830:66] - io.ic_debug_tag_array <= _T_9755 @[el2_ifu_mem_ctl.scala 830:25] - io.ic_debug_rd_en <= io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_ifu_mem_ctl.scala 831:21] - io.ic_debug_wr_en <= io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_ifu_mem_ctl.scala 832:21] - node _T_9756 = bits(io.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 833:64] - node _T_9757 = eq(_T_9756, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 833:71] - node _T_9758 = bits(io.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 833:117] - node _T_9759 = eq(_T_9758, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 833:124] - node _T_9760 = bits(io.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 834:43] - node _T_9761 = eq(_T_9760, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 834:50] - node _T_9762 = bits(io.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 834:96] - node _T_9763 = eq(_T_9762, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 834:103] - node _T_9764 = cat(_T_9761, _T_9763) @[Cat.scala 29:58] - node _T_9765 = cat(_T_9757, _T_9759) @[Cat.scala 29:58] - node _T_9766 = cat(_T_9765, _T_9764) @[Cat.scala 29:58] - io.ic_debug_way <= _T_9766 @[el2_ifu_mem_ctl.scala 833:19] - node _T_9767 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 835:65] - node _T_9768 = bits(_T_9767, 0, 0) @[Bitwise.scala 72:15] - node _T_9769 = mux(_T_9768, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9770 = and(_T_9769, io.ic_debug_way) @[el2_ifu_mem_ctl.scala 835:90] - ic_debug_tag_wr_en <= _T_9770 @[el2_ifu_mem_ctl.scala 835:22] - node ic_debug_ict_array_sel_in = and(io.ic_debug_rd_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 836:53] - reg _T_9771 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 837:53] - _T_9771 <= io.ic_debug_way @[el2_ifu_mem_ctl.scala 837:53] - ic_debug_way_ff <= _T_9771 @[el2_ifu_mem_ctl.scala 837:19] - reg _T_9772 : UInt<1>, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 838:63] - _T_9772 <= ic_debug_ict_array_sel_in @[el2_ifu_mem_ctl.scala 838:63] - ic_debug_ict_array_sel_ff <= _T_9772 @[el2_ifu_mem_ctl.scala 838:29] - reg _T_9773 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 839:54] - _T_9773 <= io.ic_debug_rd_en @[el2_ifu_mem_ctl.scala 839:54] - ic_debug_rd_en_ff <= _T_9773 @[el2_ifu_mem_ctl.scala 839:21] - node _T_9774 = bits(ic_debug_rd_en_ff, 0, 0) @[el2_ifu_mem_ctl.scala 840:111] - reg _T_9775 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_9774 : @[Reg.scala 28:19] - _T_9775 <= ic_debug_rd_en_ff @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - io.ifu_ic_debug_rd_data_valid <= _T_9775 @[el2_ifu_mem_ctl.scala 840:33] - node _T_9776 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9777 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9778 = cat(_T_9777, _T_9776) @[Cat.scala 29:58] - node _T_9779 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] - node _T_9780 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] - node _T_9781 = cat(_T_9780, _T_9779) @[Cat.scala 29:58] - node _T_9782 = cat(_T_9781, _T_9778) @[Cat.scala 29:58] - node _T_9783 = orr(_T_9782) @[el2_ifu_mem_ctl.scala 841:213] - node _T_9784 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9785 = or(_T_9784, UInt<31>("h07fffffff")) @[el2_ifu_mem_ctl.scala 842:62] - node _T_9786 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[el2_ifu_mem_ctl.scala 842:126] - node _T_9787 = eq(_T_9785, _T_9786) @[el2_ifu_mem_ctl.scala 842:93] - node _T_9788 = and(UInt<1>("h01"), _T_9787) @[el2_ifu_mem_ctl.scala 842:27] - node _T_9789 = or(_T_9783, _T_9788) @[el2_ifu_mem_ctl.scala 841:216] - node _T_9790 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9791 = or(_T_9790, UInt<30>("h03fffffff")) @[el2_ifu_mem_ctl.scala 843:62] - node _T_9792 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[el2_ifu_mem_ctl.scala 843:126] - node _T_9793 = eq(_T_9791, _T_9792) @[el2_ifu_mem_ctl.scala 843:93] - node _T_9794 = and(UInt<1>("h01"), _T_9793) @[el2_ifu_mem_ctl.scala 843:27] - node _T_9795 = or(_T_9789, _T_9794) @[el2_ifu_mem_ctl.scala 842:158] - node _T_9796 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9797 = or(_T_9796, UInt<29>("h01fffffff")) @[el2_ifu_mem_ctl.scala 844:62] - node _T_9798 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[el2_ifu_mem_ctl.scala 844:126] - node _T_9799 = eq(_T_9797, _T_9798) @[el2_ifu_mem_ctl.scala 844:93] - node _T_9800 = and(UInt<1>("h01"), _T_9799) @[el2_ifu_mem_ctl.scala 844:27] - node _T_9801 = or(_T_9795, _T_9800) @[el2_ifu_mem_ctl.scala 843:158] - node _T_9802 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9803 = or(_T_9802, UInt<28>("h0fffffff")) @[el2_ifu_mem_ctl.scala 845:62] - node _T_9804 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[el2_ifu_mem_ctl.scala 845:126] - node _T_9805 = eq(_T_9803, _T_9804) @[el2_ifu_mem_ctl.scala 845:93] - node _T_9806 = and(UInt<1>("h01"), _T_9805) @[el2_ifu_mem_ctl.scala 845:27] - node _T_9807 = or(_T_9801, _T_9806) @[el2_ifu_mem_ctl.scala 844:158] - node _T_9808 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9809 = or(_T_9808, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 846:62] - node _T_9810 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 846:126] - node _T_9811 = eq(_T_9809, _T_9810) @[el2_ifu_mem_ctl.scala 846:93] - node _T_9812 = and(UInt<1>("h00"), _T_9811) @[el2_ifu_mem_ctl.scala 846:27] - node _T_9813 = or(_T_9807, _T_9812) @[el2_ifu_mem_ctl.scala 845:158] - node _T_9814 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9815 = or(_T_9814, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 847:62] - node _T_9816 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 847:126] - node _T_9817 = eq(_T_9815, _T_9816) @[el2_ifu_mem_ctl.scala 847:93] - node _T_9818 = and(UInt<1>("h00"), _T_9817) @[el2_ifu_mem_ctl.scala 847:27] - node _T_9819 = or(_T_9813, _T_9818) @[el2_ifu_mem_ctl.scala 846:158] - node _T_9820 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9821 = or(_T_9820, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 848:62] - node _T_9822 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 848:126] - node _T_9823 = eq(_T_9821, _T_9822) @[el2_ifu_mem_ctl.scala 848:93] - node _T_9824 = and(UInt<1>("h00"), _T_9823) @[el2_ifu_mem_ctl.scala 848:27] - node _T_9825 = or(_T_9819, _T_9824) @[el2_ifu_mem_ctl.scala 847:158] - node _T_9826 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9827 = or(_T_9826, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 849:62] - node _T_9828 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 849:126] - node _T_9829 = eq(_T_9827, _T_9828) @[el2_ifu_mem_ctl.scala 849:93] - node _T_9830 = and(UInt<1>("h00"), _T_9829) @[el2_ifu_mem_ctl.scala 849:27] - node ifc_region_acc_okay = or(_T_9825, _T_9830) @[el2_ifu_mem_ctl.scala 848:158] - node _T_9831 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 850:40] - node _T_9832 = eq(ifc_region_acc_okay, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 850:65] - node _T_9833 = and(_T_9831, _T_9832) @[el2_ifu_mem_ctl.scala 850:63] - node ifc_region_acc_fault_memory_bf = and(_T_9833, io.ifc_fetch_req_bf) @[el2_ifu_mem_ctl.scala 850:86] - node _T_9834 = or(io.ifc_region_acc_fault_bf, ifc_region_acc_fault_memory_bf) @[el2_ifu_mem_ctl.scala 851:63] - ifc_region_acc_fault_final_bf <= _T_9834 @[el2_ifu_mem_ctl.scala 851:33] - reg _T_9835 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 852:66] - _T_9835 <= ifc_region_acc_fault_memory_bf @[el2_ifu_mem_ctl.scala 852:66] - ifc_region_acc_fault_memory_f <= _T_9835 @[el2_ifu_mem_ctl.scala 852:33] + node _T_9794 = bits(ic_debug_rd_en_ff, 0, 0) @[Bitwise.scala 72:15] + node _T_9795 = mux(_T_9794, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_9796 = and(ic_debug_way_ff, _T_9795) @[el2_ifu_mem_ctl.scala 838:67] + node _T_9797 = and(ic_tag_valid_unq, _T_9796) @[el2_ifu_mem_ctl.scala 838:48] + node _T_9798 = orr(_T_9797) @[el2_ifu_mem_ctl.scala 838:115] + ic_debug_tag_val_rd_out <= _T_9798 @[el2_ifu_mem_ctl.scala 838:27] + reg _T_9799 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 840:70] + _T_9799 <= ic_act_miss_f @[el2_ifu_mem_ctl.scala 840:70] + io.dec_mem_ctrl.ifu_pmu_ic_miss <= _T_9799 @[el2_ifu_mem_ctl.scala 840:35] + reg _T_9800 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 841:69] + _T_9800 <= ic_act_hit_f @[el2_ifu_mem_ctl.scala 841:69] + io.dec_mem_ctrl.ifu_pmu_ic_hit <= _T_9800 @[el2_ifu_mem_ctl.scala 841:34] + reg _T_9801 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 842:72] + _T_9801 <= ifc_bus_acc_fault_f @[el2_ifu_mem_ctl.scala 842:72] + io.dec_mem_ctrl.ifu_pmu_bus_error <= _T_9801 @[el2_ifu_mem_ctl.scala 842:37] + node _T_9802 = eq(ifu_bus_arready_ff, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 843:93] + node _T_9803 = and(ifu_bus_arvalid_ff, _T_9802) @[el2_ifu_mem_ctl.scala 843:91] + node _T_9804 = and(_T_9803, miss_pending) @[el2_ifu_mem_ctl.scala 843:113] + reg _T_9805 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 843:71] + _T_9805 <= _T_9804 @[el2_ifu_mem_ctl.scala 843:71] + io.dec_mem_ctrl.ifu_pmu_bus_busy <= _T_9805 @[el2_ifu_mem_ctl.scala 843:36] + reg _T_9806 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 844:71] + _T_9806 <= bus_cmd_sent @[el2_ifu_mem_ctl.scala 844:71] + io.dec_mem_ctrl.ifu_pmu_bus_trxn <= _T_9806 @[el2_ifu_mem_ctl.scala 844:36] + io.ic_debug_addr <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_ifu_mem_ctl.scala 847:20] + node _T_9807 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 16, 16) @[el2_ifu_mem_ctl.scala 848:79] + io.ic_debug_tag_array <= _T_9807 @[el2_ifu_mem_ctl.scala 848:25] + io.ic_debug_rd_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_ifu_mem_ctl.scala 849:21] + io.ic_debug_wr_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_ifu_mem_ctl.scala 850:21] + node _T_9808 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 851:77] + node _T_9809 = eq(_T_9808, UInt<2>("h03")) @[el2_ifu_mem_ctl.scala 851:84] + node _T_9810 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 851:143] + node _T_9811 = eq(_T_9810, UInt<2>("h02")) @[el2_ifu_mem_ctl.scala 851:150] + node _T_9812 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 852:56] + node _T_9813 = eq(_T_9812, UInt<1>("h01")) @[el2_ifu_mem_ctl.scala 852:63] + node _T_9814 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[el2_ifu_mem_ctl.scala 852:122] + node _T_9815 = eq(_T_9814, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 852:129] + node _T_9816 = cat(_T_9813, _T_9815) @[Cat.scala 29:58] + node _T_9817 = cat(_T_9809, _T_9811) @[Cat.scala 29:58] + node _T_9818 = cat(_T_9817, _T_9816) @[Cat.scala 29:58] + io.ic_debug_way <= _T_9818 @[el2_ifu_mem_ctl.scala 851:19] + node _T_9819 = and(io.ic_debug_wr_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 853:65] + node _T_9820 = bits(_T_9819, 0, 0) @[Bitwise.scala 72:15] + node _T_9821 = mux(_T_9820, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_9822 = and(_T_9821, io.ic_debug_way) @[el2_ifu_mem_ctl.scala 853:90] + ic_debug_tag_wr_en <= _T_9822 @[el2_ifu_mem_ctl.scala 853:22] + node ic_debug_ict_array_sel_in = and(io.ic_debug_rd_en, io.ic_debug_tag_array) @[el2_ifu_mem_ctl.scala 854:53] + reg _T_9823 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 855:53] + _T_9823 <= io.ic_debug_way @[el2_ifu_mem_ctl.scala 855:53] + ic_debug_way_ff <= _T_9823 @[el2_ifu_mem_ctl.scala 855:19] + reg _T_9824 : UInt<1>, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 856:63] + _T_9824 <= ic_debug_ict_array_sel_in @[el2_ifu_mem_ctl.scala 856:63] + ic_debug_ict_array_sel_ff <= _T_9824 @[el2_ifu_mem_ctl.scala 856:29] + reg _T_9825 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 857:54] + _T_9825 <= io.ic_debug_rd_en @[el2_ifu_mem_ctl.scala 857:54] + ic_debug_rd_en_ff <= _T_9825 @[el2_ifu_mem_ctl.scala 857:21] + reg _T_9826 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 858:79] + _T_9826 <= ic_debug_rd_en_ff @[el2_ifu_mem_ctl.scala 858:79] + io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid <= _T_9826 @[el2_ifu_mem_ctl.scala 858:46] + node _T_9827 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9828 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9829 = cat(_T_9828, _T_9827) @[Cat.scala 29:58] + node _T_9830 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] + node _T_9831 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] + node _T_9832 = cat(_T_9831, _T_9830) @[Cat.scala 29:58] + node _T_9833 = cat(_T_9832, _T_9829) @[Cat.scala 29:58] + node _T_9834 = orr(_T_9833) @[el2_ifu_mem_ctl.scala 859:215] + node _T_9835 = eq(_T_9834, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 859:29] + node _T_9836 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9837 = or(_T_9836, UInt<31>("h07fffffff")) @[el2_ifu_mem_ctl.scala 860:65] + node _T_9838 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[el2_ifu_mem_ctl.scala 860:129] + node _T_9839 = eq(_T_9837, _T_9838) @[el2_ifu_mem_ctl.scala 860:96] + node _T_9840 = and(UInt<1>("h01"), _T_9839) @[el2_ifu_mem_ctl.scala 860:30] + node _T_9841 = or(_T_9835, _T_9840) @[el2_ifu_mem_ctl.scala 859:219] + node _T_9842 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9843 = or(_T_9842, UInt<30>("h03fffffff")) @[el2_ifu_mem_ctl.scala 861:65] + node _T_9844 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[el2_ifu_mem_ctl.scala 861:129] + node _T_9845 = eq(_T_9843, _T_9844) @[el2_ifu_mem_ctl.scala 861:96] + node _T_9846 = and(UInt<1>("h01"), _T_9845) @[el2_ifu_mem_ctl.scala 861:30] + node _T_9847 = or(_T_9841, _T_9846) @[el2_ifu_mem_ctl.scala 860:162] + node _T_9848 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9849 = or(_T_9848, UInt<29>("h01fffffff")) @[el2_ifu_mem_ctl.scala 862:65] + node _T_9850 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[el2_ifu_mem_ctl.scala 862:129] + node _T_9851 = eq(_T_9849, _T_9850) @[el2_ifu_mem_ctl.scala 862:96] + node _T_9852 = and(UInt<1>("h01"), _T_9851) @[el2_ifu_mem_ctl.scala 862:30] + node _T_9853 = or(_T_9847, _T_9852) @[el2_ifu_mem_ctl.scala 861:162] + node _T_9854 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9855 = or(_T_9854, UInt<28>("h0fffffff")) @[el2_ifu_mem_ctl.scala 863:65] + node _T_9856 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[el2_ifu_mem_ctl.scala 863:129] + node _T_9857 = eq(_T_9855, _T_9856) @[el2_ifu_mem_ctl.scala 863:96] + node _T_9858 = and(UInt<1>("h01"), _T_9857) @[el2_ifu_mem_ctl.scala 863:30] + node _T_9859 = or(_T_9853, _T_9858) @[el2_ifu_mem_ctl.scala 862:162] + node _T_9860 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9861 = or(_T_9860, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 864:65] + node _T_9862 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 864:129] + node _T_9863 = eq(_T_9861, _T_9862) @[el2_ifu_mem_ctl.scala 864:96] + node _T_9864 = and(UInt<1>("h00"), _T_9863) @[el2_ifu_mem_ctl.scala 864:30] + node _T_9865 = or(_T_9859, _T_9864) @[el2_ifu_mem_ctl.scala 863:162] + node _T_9866 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9867 = or(_T_9866, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 865:65] + node _T_9868 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 865:129] + node _T_9869 = eq(_T_9867, _T_9868) @[el2_ifu_mem_ctl.scala 865:96] + node _T_9870 = and(UInt<1>("h00"), _T_9869) @[el2_ifu_mem_ctl.scala 865:30] + node _T_9871 = or(_T_9865, _T_9870) @[el2_ifu_mem_ctl.scala 864:162] + node _T_9872 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9873 = or(_T_9872, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 866:65] + node _T_9874 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 866:129] + node _T_9875 = eq(_T_9873, _T_9874) @[el2_ifu_mem_ctl.scala 866:96] + node _T_9876 = and(UInt<1>("h00"), _T_9875) @[el2_ifu_mem_ctl.scala 866:30] + node _T_9877 = or(_T_9871, _T_9876) @[el2_ifu_mem_ctl.scala 865:162] + node _T_9878 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_9879 = or(_T_9878, UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 867:65] + node _T_9880 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[el2_ifu_mem_ctl.scala 867:129] + node _T_9881 = eq(_T_9879, _T_9880) @[el2_ifu_mem_ctl.scala 867:96] + node _T_9882 = and(UInt<1>("h00"), _T_9881) @[el2_ifu_mem_ctl.scala 867:30] + node ifc_region_acc_okay = or(_T_9877, _T_9882) @[el2_ifu_mem_ctl.scala 866:162] + node _T_9883 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 868:40] + node _T_9884 = eq(ifc_region_acc_okay, UInt<1>("h00")) @[el2_ifu_mem_ctl.scala 868:65] + node _T_9885 = and(_T_9883, _T_9884) @[el2_ifu_mem_ctl.scala 868:63] + node ifc_region_acc_fault_memory_bf = and(_T_9885, io.ifc_fetch_req_bf) @[el2_ifu_mem_ctl.scala 868:86] + node _T_9886 = or(io.ifc_region_acc_fault_bf, ifc_region_acc_fault_memory_bf) @[el2_ifu_mem_ctl.scala 869:63] + ifc_region_acc_fault_final_bf <= _T_9886 @[el2_ifu_mem_ctl.scala 869:33] + reg _T_9887 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_mem_ctl.scala 870:66] + _T_9887 <= ifc_region_acc_fault_memory_bf @[el2_ifu_mem_ctl.scala 870:66] + ifc_region_acc_fault_memory_f <= _T_9887 @[el2_ifu_mem_ctl.scala 870:33] extmodule gated_latch_94 : output Q : Clock @@ -28977,7 +29043,7 @@ circuit el2_ifu : module el2_ifu_bp_ctl : input clock : Clock input reset : AsyncReset - output io : {flip active_clk : Clock, flip ic_hit_f : UInt<1>, flip ifc_fetch_addr_f : UInt<31>, flip ifc_fetch_req_f : UInt<1>, flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip exu_i0_br_fghr_r : UInt<8>, flip exu_i0_br_index_r : UInt<8>, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>, flip exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip exu_mp_eghr : UInt<8>, flip exu_mp_fghr : UInt<8>, flip exu_mp_index : UInt<8>, flip exu_mp_btag : UInt<5>, flip exu_flush_final : UInt<1>, ifu_bp_hit_taken_f : UInt<1>, ifu_bp_btb_target_f : UInt<31>, ifu_bp_inst_mask_f : UInt<1>, ifu_bp_fghr_f : UInt<8>, ifu_bp_way_f : UInt<2>, ifu_bp_ret_f : UInt<2>, ifu_bp_hist1_f : UInt<2>, ifu_bp_hist0_f : UInt<2>, ifu_bp_pc4_f : UInt<2>, ifu_bp_valid_f : UInt<2>, ifu_bp_poffset_f : UInt<12>, flip scan_mode : UInt<1>, test : UInt} + output io : {flip active_clk : Clock, flip ic_hit_f : UInt<1>, flip ifc_fetch_addr_f : UInt<31>, flip ifc_fetch_req_f : UInt<1>, dec_bp : {flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>}, exu_bp : {flip exu_i0_br_fghr_r : UInt<8>, flip exu_i0_br_index_r : UInt<8>, flip exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip exu_mp_eghr : UInt<8>, flip exu_mp_fghr : UInt<8>, flip exu_mp_index : UInt<8>, flip exu_mp_btag : UInt<5>, flip exu_flush_final : UInt<1>}, ifu_bp_hit_taken_f : UInt<1>, ifu_bp_btb_target_f : UInt<31>, ifu_bp_inst_mask_f : UInt<1>, ifu_bp_fghr_f : UInt<8>, ifu_bp_way_f : UInt<2>, ifu_bp_ret_f : UInt<2>, ifu_bp_hist1_f : UInt<2>, ifu_bp_hist0_f : UInt<2>, ifu_bp_pc4_f : UInt<2>, ifu_bp_valid_f : UInt<2>, ifu_bp_poffset_f : UInt<12>, flip scan_mode : UInt<1>} wire leak_one_f : UInt<1> leak_one_f <= UInt<1>("h00") @@ -28999,43 +29065,42 @@ circuit el2_ifu : eoc_mask <= UInt<1>("h00") wire btb_lru_b0_f : UInt<256> btb_lru_b0_f <= UInt<1>("h00") - io.test <= btb_lru_b0_f @[el2_ifu_bp_ctl.scala 68:11] wire dec_tlu_way_wb : UInt<1> dec_tlu_way_wb <= UInt<1>("h00") - node _T = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 72:51] - node exu_mp_valid = and(io.exu_mp_pkt.bits.misp, _T) @[el2_ifu_bp_ctl.scala 72:49] - node _T_1 = or(io.dec_tlu_br0_r_pkt.bits.br_start_error, io.dec_tlu_br0_r_pkt.bits.br_error) @[el2_ifu_bp_ctl.scala 94:50] - dec_tlu_error_wb <= _T_1 @[el2_ifu_bp_ctl.scala 94:20] - btb_error_addr_wb <= io.exu_i0_br_index_r @[el2_ifu_bp_ctl.scala 95:21] - dec_tlu_way_wb <= io.dec_tlu_br0_r_pkt.bits.way @[el2_ifu_bp_ctl.scala 96:18] + node _T = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 77:58] + node exu_mp_valid = and(io.exu_bp.exu_mp_pkt.bits.misp, _T) @[el2_ifu_bp_ctl.scala 77:56] + node _T_1 = or(io.dec_bp.dec_tlu_br0_r_pkt.bits.br_start_error, io.dec_bp.dec_tlu_br0_r_pkt.bits.br_error) @[el2_ifu_bp_ctl.scala 99:50] + dec_tlu_error_wb <= _T_1 @[el2_ifu_bp_ctl.scala 99:20] + btb_error_addr_wb <= io.exu_bp.exu_i0_br_index_r @[el2_ifu_bp_ctl.scala 100:21] + dec_tlu_way_wb <= io.dec_bp.dec_tlu_br0_r_pkt.bits.way @[el2_ifu_bp_ctl.scala 101:18] node _T_2 = bits(io.ifc_fetch_addr_f, 8, 1) @[el2_lib.scala 191:13] node _T_3 = bits(io.ifc_fetch_addr_f, 16, 9) @[el2_lib.scala 191:51] node _T_4 = xor(_T_2, _T_3) @[el2_lib.scala 191:47] node _T_5 = bits(io.ifc_fetch_addr_f, 24, 17) @[el2_lib.scala 191:89] node btb_rd_addr_f = xor(_T_4, _T_5) @[el2_lib.scala 191:85] - node _T_6 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 102:44] - node _T_7 = add(_T_6, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 102:51] - node fetch_addr_p1_f = tail(_T_7, 1) @[el2_ifu_bp_ctl.scala 102:51] + node _T_6 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 107:44] + node _T_7 = add(_T_6, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 107:51] + node fetch_addr_p1_f = tail(_T_7, 1) @[el2_ifu_bp_ctl.scala 107:51] node _T_8 = cat(fetch_addr_p1_f, UInt<1>("h00")) @[Cat.scala 29:58] node _T_9 = bits(_T_8, 8, 1) @[el2_lib.scala 191:13] node _T_10 = bits(_T_8, 16, 9) @[el2_lib.scala 191:51] node _T_11 = xor(_T_9, _T_10) @[el2_lib.scala 191:47] node _T_12 = bits(_T_8, 24, 17) @[el2_lib.scala 191:89] node btb_rd_addr_p1_f = xor(_T_11, _T_12) @[el2_lib.scala 191:85] - node _T_13 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 108:33] - node _T_14 = not(_T_13) @[el2_ifu_bp_ctl.scala 108:23] - node _T_15 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 108:46] + node _T_13 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 113:33] + node _T_14 = not(_T_13) @[el2_ifu_bp_ctl.scala 113:23] + node _T_15 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 113:46] node btb_sel_f = cat(_T_14, _T_15) @[Cat.scala 29:58] - node _T_16 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 111:46] - node _T_17 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 111:70] - node _T_18 = not(_T_17) @[el2_ifu_bp_ctl.scala 111:50] + node _T_16 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 116:46] + node _T_17 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 116:70] + node _T_18 = not(_T_17) @[el2_ifu_bp_ctl.scala 116:50] node fetch_start_f = cat(_T_16, _T_18) @[Cat.scala 29:58] - node _T_19 = eq(btb_error_addr_wb, btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 114:72] - node branch_error_collision_f = and(dec_tlu_error_wb, _T_19) @[el2_ifu_bp_ctl.scala 114:51] - node _T_20 = eq(btb_error_addr_wb, btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 115:75] - node branch_error_collision_p1_f = and(dec_tlu_error_wb, _T_20) @[el2_ifu_bp_ctl.scala 115:54] - node branch_error_bank_conflict_f = and(branch_error_collision_f, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 118:63] - node branch_error_bank_conflict_p1_f = and(branch_error_collision_p1_f, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 119:69] + node _T_19 = eq(btb_error_addr_wb, btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 119:72] + node branch_error_collision_f = and(dec_tlu_error_wb, _T_19) @[el2_ifu_bp_ctl.scala 119:51] + node _T_20 = eq(btb_error_addr_wb, btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 120:75] + node branch_error_collision_p1_f = and(dec_tlu_error_wb, _T_20) @[el2_ifu_bp_ctl.scala 120:54] + node branch_error_bank_conflict_f = and(branch_error_collision_f, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 123:63] + node branch_error_bank_conflict_p1_f = and(branch_error_collision_p1_f, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 124:69] node _T_21 = bits(io.ifc_fetch_addr_f, 13, 9) @[el2_lib.scala 182:32] node _T_22 = bits(io.ifc_fetch_addr_f, 18, 14) @[el2_lib.scala 182:32] node _T_23 = bits(io.ifc_fetch_addr_f, 23, 19) @[el2_lib.scala 182:32] @@ -29055,7186 +29120,7186 @@ circuit el2_ifu : _T_30[2] <= _T_29 @[el2_lib.scala 182:24] node _T_31 = xor(_T_30[0], _T_30[1]) @[el2_lib.scala 182:111] node fetch_rd_tag_p1_f = xor(_T_31, _T_30[2]) @[el2_lib.scala 182:111] - node _T_32 = eq(io.exu_mp_btag, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 126:46] - node _T_33 = and(_T_32, exu_mp_valid) @[el2_ifu_bp_ctl.scala 126:66] - node _T_34 = and(_T_33, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 126:81] - node _T_35 = eq(io.exu_mp_index, btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 126:117] - node fetch_mp_collision_f = and(_T_34, _T_35) @[el2_ifu_bp_ctl.scala 126:102] - node _T_36 = eq(io.exu_mp_btag, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 127:49] - node _T_37 = and(_T_36, exu_mp_valid) @[el2_ifu_bp_ctl.scala 127:72] - node _T_38 = and(_T_37, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 127:87] - node _T_39 = eq(io.exu_mp_index, btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 127:123] - node fetch_mp_collision_p1_f = and(_T_38, _T_39) @[el2_ifu_bp_ctl.scala 127:108] - reg leak_one_f_d1 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 129:56] - leak_one_f_d1 <= leak_one_f @[el2_ifu_bp_ctl.scala 129:56] - reg dec_tlu_way_wb_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 130:59] - dec_tlu_way_wb_f <= dec_tlu_way_wb @[el2_ifu_bp_ctl.scala 130:59] - reg exu_mp_way_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 131:55] - exu_mp_way_f <= io.exu_mp_pkt.bits.way @[el2_ifu_bp_ctl.scala 131:55] - reg exu_flush_final_d1 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 132:61] - exu_flush_final_d1 <= io.exu_flush_final @[el2_ifu_bp_ctl.scala 132:61] - node _T_40 = and(io.dec_tlu_flush_leak_one_wb, io.dec_tlu_flush_lower_wb) @[el2_ifu_bp_ctl.scala 135:47] - node _T_41 = and(leak_one_f_d1, io.dec_tlu_flush_lower_wb) @[el2_ifu_bp_ctl.scala 135:93] - node _T_42 = or(_T_40, _T_41) @[el2_ifu_bp_ctl.scala 135:76] - leak_one_f <= _T_42 @[el2_ifu_bp_ctl.scala 135:14] - node _T_43 = bits(btb_bank0_rd_data_way0_f, 0, 0) @[el2_ifu_bp_ctl.scala 139:50] - node _T_44 = bits(btb_bank0_rd_data_way0_f, 21, 17) @[el2_ifu_bp_ctl.scala 139:82] - node _T_45 = eq(_T_44, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 139:97] - node _T_46 = and(_T_43, _T_45) @[el2_ifu_bp_ctl.scala 139:55] - node _T_47 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 140:44] - node _T_48 = eq(_T_47, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 140:25] - node _T_49 = and(_T_46, _T_48) @[el2_ifu_bp_ctl.scala 139:117] - node _T_50 = and(_T_49, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 140:76] - node _T_51 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 140:99] - node tag_match_way0_f = and(_T_50, _T_51) @[el2_ifu_bp_ctl.scala 140:97] - node _T_52 = bits(btb_bank0_rd_data_way1_f, 0, 0) @[el2_ifu_bp_ctl.scala 143:50] - node _T_53 = bits(btb_bank0_rd_data_way1_f, 21, 17) @[el2_ifu_bp_ctl.scala 143:82] - node _T_54 = eq(_T_53, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 143:97] - node _T_55 = and(_T_52, _T_54) @[el2_ifu_bp_ctl.scala 143:55] - node _T_56 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 144:44] - node _T_57 = eq(_T_56, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 144:25] - node _T_58 = and(_T_55, _T_57) @[el2_ifu_bp_ctl.scala 143:117] - node _T_59 = and(_T_58, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 144:76] - node _T_60 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 144:99] - node tag_match_way1_f = and(_T_59, _T_60) @[el2_ifu_bp_ctl.scala 144:97] - node _T_61 = bits(btb_bank0_rd_data_way0_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 147:56] - node _T_62 = bits(btb_bank0_rd_data_way0_p1_f, 21, 17) @[el2_ifu_bp_ctl.scala 147:91] - node _T_63 = eq(_T_62, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 147:106] - node _T_64 = and(_T_61, _T_63) @[el2_ifu_bp_ctl.scala 147:61] - node _T_65 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 148:24] - node _T_66 = eq(_T_65, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 148:5] - node _T_67 = and(_T_64, _T_66) @[el2_ifu_bp_ctl.scala 147:129] - node _T_68 = and(_T_67, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 148:56] - node _T_69 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 148:79] - node tag_match_way0_p1_f = and(_T_68, _T_69) @[el2_ifu_bp_ctl.scala 148:77] - node _T_70 = bits(btb_bank0_rd_data_way1_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 150:56] - node _T_71 = bits(btb_bank0_rd_data_way1_p1_f, 21, 17) @[el2_ifu_bp_ctl.scala 150:91] - node _T_72 = eq(_T_71, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 150:106] - node _T_73 = and(_T_70, _T_72) @[el2_ifu_bp_ctl.scala 150:61] - node _T_74 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 151:24] - node _T_75 = eq(_T_74, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 151:5] - node _T_76 = and(_T_73, _T_75) @[el2_ifu_bp_ctl.scala 150:129] - node _T_77 = and(_T_76, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 151:56] - node _T_78 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 151:79] - node tag_match_way1_p1_f = and(_T_77, _T_78) @[el2_ifu_bp_ctl.scala 151:77] - node _T_79 = bits(btb_bank0_rd_data_way0_f, 3, 3) @[el2_ifu_bp_ctl.scala 154:84] - node _T_80 = bits(btb_bank0_rd_data_way0_f, 4, 4) @[el2_ifu_bp_ctl.scala 154:117] - node _T_81 = xor(_T_79, _T_80) @[el2_ifu_bp_ctl.scala 154:91] - node _T_82 = and(tag_match_way0_f, _T_81) @[el2_ifu_bp_ctl.scala 154:56] - node _T_83 = bits(btb_bank0_rd_data_way0_f, 3, 3) @[el2_ifu_bp_ctl.scala 155:84] - node _T_84 = bits(btb_bank0_rd_data_way0_f, 4, 4) @[el2_ifu_bp_ctl.scala 155:117] - node _T_85 = xor(_T_83, _T_84) @[el2_ifu_bp_ctl.scala 155:91] - node _T_86 = eq(_T_85, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 155:58] - node _T_87 = and(tag_match_way0_f, _T_86) @[el2_ifu_bp_ctl.scala 155:56] - node tag_match_way0_expanded_f = cat(_T_82, _T_87) @[Cat.scala 29:58] - node _T_88 = bits(btb_bank0_rd_data_way1_f, 3, 3) @[el2_ifu_bp_ctl.scala 157:84] - node _T_89 = bits(btb_bank0_rd_data_way1_f, 4, 4) @[el2_ifu_bp_ctl.scala 157:117] - node _T_90 = xor(_T_88, _T_89) @[el2_ifu_bp_ctl.scala 157:91] - node _T_91 = and(tag_match_way1_f, _T_90) @[el2_ifu_bp_ctl.scala 157:56] - node _T_92 = bits(btb_bank0_rd_data_way1_f, 3, 3) @[el2_ifu_bp_ctl.scala 158:84] - node _T_93 = bits(btb_bank0_rd_data_way1_f, 4, 4) @[el2_ifu_bp_ctl.scala 158:117] - node _T_94 = xor(_T_92, _T_93) @[el2_ifu_bp_ctl.scala 158:91] - node _T_95 = eq(_T_94, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 158:58] - node _T_96 = and(tag_match_way1_f, _T_95) @[el2_ifu_bp_ctl.scala 158:56] - node tag_match_way1_expanded_f = cat(_T_91, _T_96) @[Cat.scala 29:58] - node _T_97 = bits(btb_bank0_rd_data_way0_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 160:93] - node _T_98 = bits(btb_bank0_rd_data_way0_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 160:129] - node _T_99 = xor(_T_97, _T_98) @[el2_ifu_bp_ctl.scala 160:100] - node _T_100 = and(tag_match_way0_p1_f, _T_99) @[el2_ifu_bp_ctl.scala 160:62] - node _T_101 = bits(btb_bank0_rd_data_way0_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 161:93] - node _T_102 = bits(btb_bank0_rd_data_way0_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 161:129] - node _T_103 = xor(_T_101, _T_102) @[el2_ifu_bp_ctl.scala 161:100] - node _T_104 = eq(_T_103, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 161:64] - node _T_105 = and(tag_match_way0_p1_f, _T_104) @[el2_ifu_bp_ctl.scala 161:62] - node tag_match_way0_expanded_p1_f = cat(_T_100, _T_105) @[Cat.scala 29:58] - node _T_106 = bits(btb_bank0_rd_data_way1_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 163:93] - node _T_107 = bits(btb_bank0_rd_data_way1_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 163:129] - node _T_108 = xor(_T_106, _T_107) @[el2_ifu_bp_ctl.scala 163:100] - node _T_109 = and(tag_match_way1_p1_f, _T_108) @[el2_ifu_bp_ctl.scala 163:62] - node _T_110 = bits(btb_bank0_rd_data_way1_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 164:93] - node _T_111 = bits(btb_bank0_rd_data_way1_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 164:129] - node _T_112 = xor(_T_110, _T_111) @[el2_ifu_bp_ctl.scala 164:100] - node _T_113 = eq(_T_112, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 164:64] - node _T_114 = and(tag_match_way1_p1_f, _T_113) @[el2_ifu_bp_ctl.scala 164:62] - node tag_match_way1_expanded_p1_f = cat(_T_109, _T_114) @[Cat.scala 29:58] - node wayhit_f = or(tag_match_way0_expanded_f, tag_match_way1_expanded_f) @[el2_ifu_bp_ctl.scala 167:44] - node wayhit_p1_f = or(tag_match_way0_expanded_p1_f, tag_match_way1_expanded_p1_f) @[el2_ifu_bp_ctl.scala 169:50] - node _T_115 = bits(tag_match_way0_expanded_f, 0, 0) @[el2_ifu_bp_ctl.scala 173:65] - node _T_116 = bits(_T_115, 0, 0) @[el2_ifu_bp_ctl.scala 173:69] - node _T_117 = bits(tag_match_way1_expanded_f, 0, 0) @[el2_ifu_bp_ctl.scala 174:65] - node _T_118 = bits(_T_117, 0, 0) @[el2_ifu_bp_ctl.scala 174:69] - node _T_119 = mux(_T_116, btb_bank0_rd_data_way0_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_120 = mux(_T_118, btb_bank0_rd_data_way1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_121 = or(_T_119, _T_120) @[Mux.scala 27:72] + node _T_32 = eq(io.exu_bp.exu_mp_btag, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 131:53] + node _T_33 = and(_T_32, exu_mp_valid) @[el2_ifu_bp_ctl.scala 131:73] + node _T_34 = and(_T_33, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 131:88] + node _T_35 = eq(io.exu_bp.exu_mp_index, btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 131:124] + node fetch_mp_collision_f = and(_T_34, _T_35) @[el2_ifu_bp_ctl.scala 131:109] + node _T_36 = eq(io.exu_bp.exu_mp_btag, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 132:56] + node _T_37 = and(_T_36, exu_mp_valid) @[el2_ifu_bp_ctl.scala 132:79] + node _T_38 = and(_T_37, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 132:94] + node _T_39 = eq(io.exu_bp.exu_mp_index, btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 132:130] + node fetch_mp_collision_p1_f = and(_T_38, _T_39) @[el2_ifu_bp_ctl.scala 132:115] + reg leak_one_f_d1 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 134:56] + leak_one_f_d1 <= leak_one_f @[el2_ifu_bp_ctl.scala 134:56] + reg dec_tlu_way_wb_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 135:59] + dec_tlu_way_wb_f <= dec_tlu_way_wb @[el2_ifu_bp_ctl.scala 135:59] + reg exu_mp_way_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 136:55] + exu_mp_way_f <= io.exu_bp.exu_mp_pkt.bits.way @[el2_ifu_bp_ctl.scala 136:55] + reg exu_flush_final_d1 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 137:61] + exu_flush_final_d1 <= io.exu_bp.exu_flush_final @[el2_ifu_bp_ctl.scala 137:61] + node _T_40 = and(io.dec_bp.dec_tlu_flush_leak_one_wb, io.dec_bp.dec_tlu_flush_lower_wb) @[el2_ifu_bp_ctl.scala 140:54] + node _T_41 = eq(io.dec_bp.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 140:109] + node _T_42 = and(leak_one_f_d1, _T_41) @[el2_ifu_bp_ctl.scala 140:107] + node _T_43 = or(_T_40, _T_42) @[el2_ifu_bp_ctl.scala 140:90] + leak_one_f <= _T_43 @[el2_ifu_bp_ctl.scala 140:14] + node _T_44 = bits(btb_bank0_rd_data_way0_f, 0, 0) @[el2_ifu_bp_ctl.scala 144:50] + node _T_45 = bits(btb_bank0_rd_data_way0_f, 21, 17) @[el2_ifu_bp_ctl.scala 144:82] + node _T_46 = eq(_T_45, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 144:97] + node _T_47 = and(_T_44, _T_46) @[el2_ifu_bp_ctl.scala 144:55] + node _T_48 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 145:44] + node _T_49 = eq(_T_48, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 145:25] + node _T_50 = and(_T_47, _T_49) @[el2_ifu_bp_ctl.scala 144:117] + node _T_51 = and(_T_50, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 145:76] + node _T_52 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 145:99] + node tag_match_way0_f = and(_T_51, _T_52) @[el2_ifu_bp_ctl.scala 145:97] + node _T_53 = bits(btb_bank0_rd_data_way1_f, 0, 0) @[el2_ifu_bp_ctl.scala 148:50] + node _T_54 = bits(btb_bank0_rd_data_way1_f, 21, 17) @[el2_ifu_bp_ctl.scala 148:82] + node _T_55 = eq(_T_54, fetch_rd_tag_f) @[el2_ifu_bp_ctl.scala 148:97] + node _T_56 = and(_T_53, _T_55) @[el2_ifu_bp_ctl.scala 148:55] + node _T_57 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_f) @[el2_ifu_bp_ctl.scala 149:44] + node _T_58 = eq(_T_57, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 149:25] + node _T_59 = and(_T_56, _T_58) @[el2_ifu_bp_ctl.scala 148:117] + node _T_60 = and(_T_59, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 149:76] + node _T_61 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 149:99] + node tag_match_way1_f = and(_T_60, _T_61) @[el2_ifu_bp_ctl.scala 149:97] + node _T_62 = bits(btb_bank0_rd_data_way0_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 152:56] + node _T_63 = bits(btb_bank0_rd_data_way0_p1_f, 21, 17) @[el2_ifu_bp_ctl.scala 152:91] + node _T_64 = eq(_T_63, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 152:106] + node _T_65 = and(_T_62, _T_64) @[el2_ifu_bp_ctl.scala 152:61] + node _T_66 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_p1_f) @[el2_ifu_bp_ctl.scala 153:24] + node _T_67 = eq(_T_66, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 153:5] + node _T_68 = and(_T_65, _T_67) @[el2_ifu_bp_ctl.scala 152:129] + node _T_69 = and(_T_68, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 153:59] + node _T_70 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 153:82] + node tag_match_way0_p1_f = and(_T_69, _T_70) @[el2_ifu_bp_ctl.scala 153:80] + node _T_71 = bits(btb_bank0_rd_data_way1_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 155:56] + node _T_72 = bits(btb_bank0_rd_data_way1_p1_f, 21, 17) @[el2_ifu_bp_ctl.scala 155:91] + node _T_73 = eq(_T_72, fetch_rd_tag_p1_f) @[el2_ifu_bp_ctl.scala 155:106] + node _T_74 = and(_T_71, _T_73) @[el2_ifu_bp_ctl.scala 155:61] + node _T_75 = and(dec_tlu_way_wb_f, branch_error_bank_conflict_p1_f) @[el2_ifu_bp_ctl.scala 156:24] + node _T_76 = eq(_T_75, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 156:5] + node _T_77 = and(_T_74, _T_76) @[el2_ifu_bp_ctl.scala 155:129] + node _T_78 = and(_T_77, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 156:59] + node _T_79 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 156:82] + node tag_match_way1_p1_f = and(_T_78, _T_79) @[el2_ifu_bp_ctl.scala 156:80] + node _T_80 = bits(btb_bank0_rd_data_way0_f, 3, 3) @[el2_ifu_bp_ctl.scala 159:84] + node _T_81 = bits(btb_bank0_rd_data_way0_f, 4, 4) @[el2_ifu_bp_ctl.scala 159:117] + node _T_82 = xor(_T_80, _T_81) @[el2_ifu_bp_ctl.scala 159:91] + node _T_83 = and(tag_match_way0_f, _T_82) @[el2_ifu_bp_ctl.scala 159:56] + node _T_84 = bits(btb_bank0_rd_data_way0_f, 3, 3) @[el2_ifu_bp_ctl.scala 160:84] + node _T_85 = bits(btb_bank0_rd_data_way0_f, 4, 4) @[el2_ifu_bp_ctl.scala 160:117] + node _T_86 = xor(_T_84, _T_85) @[el2_ifu_bp_ctl.scala 160:91] + node _T_87 = eq(_T_86, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 160:58] + node _T_88 = and(tag_match_way0_f, _T_87) @[el2_ifu_bp_ctl.scala 160:56] + node tag_match_way0_expanded_f = cat(_T_83, _T_88) @[Cat.scala 29:58] + node _T_89 = bits(btb_bank0_rd_data_way1_f, 3, 3) @[el2_ifu_bp_ctl.scala 162:84] + node _T_90 = bits(btb_bank0_rd_data_way1_f, 4, 4) @[el2_ifu_bp_ctl.scala 162:117] + node _T_91 = xor(_T_89, _T_90) @[el2_ifu_bp_ctl.scala 162:91] + node _T_92 = and(tag_match_way1_f, _T_91) @[el2_ifu_bp_ctl.scala 162:56] + node _T_93 = bits(btb_bank0_rd_data_way1_f, 3, 3) @[el2_ifu_bp_ctl.scala 163:84] + node _T_94 = bits(btb_bank0_rd_data_way1_f, 4, 4) @[el2_ifu_bp_ctl.scala 163:117] + node _T_95 = xor(_T_93, _T_94) @[el2_ifu_bp_ctl.scala 163:91] + node _T_96 = eq(_T_95, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 163:58] + node _T_97 = and(tag_match_way1_f, _T_96) @[el2_ifu_bp_ctl.scala 163:56] + node tag_match_way1_expanded_f = cat(_T_92, _T_97) @[Cat.scala 29:58] + node _T_98 = bits(btb_bank0_rd_data_way0_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 165:93] + node _T_99 = bits(btb_bank0_rd_data_way0_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 165:129] + node _T_100 = xor(_T_98, _T_99) @[el2_ifu_bp_ctl.scala 165:100] + node _T_101 = and(tag_match_way0_p1_f, _T_100) @[el2_ifu_bp_ctl.scala 165:62] + node _T_102 = bits(btb_bank0_rd_data_way0_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 166:93] + node _T_103 = bits(btb_bank0_rd_data_way0_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 166:129] + node _T_104 = xor(_T_102, _T_103) @[el2_ifu_bp_ctl.scala 166:100] + node _T_105 = eq(_T_104, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 166:64] + node _T_106 = and(tag_match_way0_p1_f, _T_105) @[el2_ifu_bp_ctl.scala 166:62] + node tag_match_way0_expanded_p1_f = cat(_T_101, _T_106) @[Cat.scala 29:58] + node _T_107 = bits(btb_bank0_rd_data_way1_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 168:93] + node _T_108 = bits(btb_bank0_rd_data_way1_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 168:129] + node _T_109 = xor(_T_107, _T_108) @[el2_ifu_bp_ctl.scala 168:100] + node _T_110 = and(tag_match_way1_p1_f, _T_109) @[el2_ifu_bp_ctl.scala 168:62] + node _T_111 = bits(btb_bank0_rd_data_way1_p1_f, 3, 3) @[el2_ifu_bp_ctl.scala 169:93] + node _T_112 = bits(btb_bank0_rd_data_way1_p1_f, 4, 4) @[el2_ifu_bp_ctl.scala 169:129] + node _T_113 = xor(_T_111, _T_112) @[el2_ifu_bp_ctl.scala 169:100] + node _T_114 = eq(_T_113, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 169:64] + node _T_115 = and(tag_match_way1_p1_f, _T_114) @[el2_ifu_bp_ctl.scala 169:62] + node tag_match_way1_expanded_p1_f = cat(_T_110, _T_115) @[Cat.scala 29:58] + node wayhit_f = or(tag_match_way0_expanded_f, tag_match_way1_expanded_f) @[el2_ifu_bp_ctl.scala 172:44] + node wayhit_p1_f = or(tag_match_way0_expanded_p1_f, tag_match_way1_expanded_p1_f) @[el2_ifu_bp_ctl.scala 174:50] + node _T_116 = bits(tag_match_way0_expanded_f, 0, 0) @[el2_ifu_bp_ctl.scala 178:65] + node _T_117 = bits(_T_116, 0, 0) @[el2_ifu_bp_ctl.scala 178:69] + node _T_118 = bits(tag_match_way1_expanded_f, 0, 0) @[el2_ifu_bp_ctl.scala 179:65] + node _T_119 = bits(_T_118, 0, 0) @[el2_ifu_bp_ctl.scala 179:69] + node _T_120 = mux(_T_117, btb_bank0_rd_data_way0_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_121 = mux(_T_119, btb_bank0_rd_data_way1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_122 = or(_T_120, _T_121) @[Mux.scala 27:72] wire btb_bank0e_rd_data_f : UInt<22> @[Mux.scala 27:72] - btb_bank0e_rd_data_f <= _T_121 @[Mux.scala 27:72] - node _T_122 = bits(tag_match_way0_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 176:65] - node _T_123 = bits(_T_122, 0, 0) @[el2_ifu_bp_ctl.scala 176:69] - node _T_124 = bits(tag_match_way1_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 177:65] - node _T_125 = bits(_T_124, 0, 0) @[el2_ifu_bp_ctl.scala 177:69] - node _T_126 = mux(_T_123, btb_bank0_rd_data_way0_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_127 = mux(_T_125, btb_bank0_rd_data_way1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_128 = or(_T_126, _T_127) @[Mux.scala 27:72] + btb_bank0e_rd_data_f <= _T_122 @[Mux.scala 27:72] + node _T_123 = bits(tag_match_way0_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 181:65] + node _T_124 = bits(_T_123, 0, 0) @[el2_ifu_bp_ctl.scala 181:69] + node _T_125 = bits(tag_match_way1_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 182:65] + node _T_126 = bits(_T_125, 0, 0) @[el2_ifu_bp_ctl.scala 182:69] + node _T_127 = mux(_T_124, btb_bank0_rd_data_way0_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_128 = mux(_T_126, btb_bank0_rd_data_way1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_129 = or(_T_127, _T_128) @[Mux.scala 27:72] wire btb_bank0o_rd_data_f : UInt<22> @[Mux.scala 27:72] - btb_bank0o_rd_data_f <= _T_128 @[Mux.scala 27:72] - node _T_129 = bits(tag_match_way0_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 179:71] - node _T_130 = bits(_T_129, 0, 0) @[el2_ifu_bp_ctl.scala 179:75] - node _T_131 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 180:71] - node _T_132 = bits(_T_131, 0, 0) @[el2_ifu_bp_ctl.scala 180:75] - node _T_133 = mux(_T_130, btb_bank0_rd_data_way0_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_134 = mux(_T_132, btb_bank0_rd_data_way1_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_135 = or(_T_133, _T_134) @[Mux.scala 27:72] + btb_bank0o_rd_data_f <= _T_129 @[Mux.scala 27:72] + node _T_130 = bits(tag_match_way0_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 184:71] + node _T_131 = bits(_T_130, 0, 0) @[el2_ifu_bp_ctl.scala 184:75] + node _T_132 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 185:71] + node _T_133 = bits(_T_132, 0, 0) @[el2_ifu_bp_ctl.scala 185:75] + node _T_134 = mux(_T_131, btb_bank0_rd_data_way0_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_135 = mux(_T_133, btb_bank0_rd_data_way1_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_136 = or(_T_134, _T_135) @[Mux.scala 27:72] wire btb_bank0e_rd_data_p1_f : UInt<22> @[Mux.scala 27:72] - btb_bank0e_rd_data_p1_f <= _T_135 @[Mux.scala 27:72] - node _T_136 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 184:60] - node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 184:40] - node _T_138 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 185:60] - node _T_139 = mux(_T_137, btb_bank0e_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_140 = mux(_T_138, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_141 = or(_T_139, _T_140) @[Mux.scala 27:72] + btb_bank0e_rd_data_p1_f <= _T_136 @[Mux.scala 27:72] + node _T_137 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 189:60] + node _T_138 = eq(_T_137, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 189:40] + node _T_139 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 190:60] + node _T_140 = mux(_T_138, btb_bank0e_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_141 = mux(_T_139, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_142 = or(_T_140, _T_141) @[Mux.scala 27:72] wire btb_vbank0_rd_data_f : UInt<22> @[Mux.scala 27:72] - btb_vbank0_rd_data_f <= _T_141 @[Mux.scala 27:72] - node _T_142 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 186:60] - node _T_143 = eq(_T_142, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 186:40] - node _T_144 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 187:60] - node _T_145 = mux(_T_143, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_146 = mux(_T_144, btb_bank0e_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_147 = or(_T_145, _T_146) @[Mux.scala 27:72] + btb_vbank0_rd_data_f <= _T_142 @[Mux.scala 27:72] + node _T_143 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 191:60] + node _T_144 = eq(_T_143, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 191:40] + node _T_145 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 192:60] + node _T_146 = mux(_T_144, btb_bank0o_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_147 = mux(_T_145, btb_bank0e_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_148 = or(_T_146, _T_147) @[Mux.scala 27:72] wire btb_vbank1_rd_data_f : UInt<22> @[Mux.scala 27:72] - btb_vbank1_rd_data_f <= _T_147 @[Mux.scala 27:72] - node mp_wrindex_dec = dshl(UInt<1>("h01"), io.exu_mp_index) @[el2_ifu_bp_ctl.scala 203:28] - node fetch_wrindex_dec = dshl(UInt<1>("h01"), btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 206:31] - node fetch_wrindex_p1_dec = dshl(UInt<1>("h01"), btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 209:34] - node _T_148 = bits(exu_mp_valid, 0, 0) @[Bitwise.scala 72:15] - node _T_149 = mux(_T_148, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] - node mp_wrlru_b0 = and(mp_wrindex_dec, _T_149) @[el2_ifu_bp_ctl.scala 212:36] - node _T_150 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 214:49] - node _T_151 = bits(_T_150, 0, 0) @[el2_ifu_bp_ctl.scala 214:53] - node _T_152 = eq(_T_151, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 214:29] - node _T_153 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 215:24] - node _T_154 = bits(_T_153, 0, 0) @[el2_ifu_bp_ctl.scala 215:28] - node _T_155 = bits(wayhit_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 215:51] - node _T_156 = bits(wayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 215:64] - node _T_157 = cat(_T_155, _T_156) @[Cat.scala 29:58] - node _T_158 = mux(_T_152, wayhit_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_159 = mux(_T_154, _T_157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_160 = or(_T_158, _T_159) @[Mux.scala 27:72] - wire _T_161 : UInt<2> @[Mux.scala 27:72] - _T_161 <= _T_160 @[Mux.scala 27:72] - node _T_162 = cat(eoc_mask, UInt<1>("h01")) @[Cat.scala 29:58] - node vwayhit_f = and(_T_161, _T_162) @[el2_ifu_bp_ctl.scala 215:71] - node _T_163 = bits(vwayhit_f, 0, 0) @[el2_ifu_bp_ctl.scala 218:38] - node _T_164 = bits(vwayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 218:53] - node _T_165 = or(_T_163, _T_164) @[el2_ifu_bp_ctl.scala 218:42] - node _T_166 = and(_T_165, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 218:58] - node _T_167 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 218:81] - node lru_update_valid_f = and(_T_166, _T_167) @[el2_ifu_bp_ctl.scala 218:79] - node _T_168 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] - node _T_169 = mux(_T_168, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] - node fetch_wrlru_b0 = and(fetch_wrindex_dec, _T_169) @[el2_ifu_bp_ctl.scala 220:42] - node _T_170 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] - node _T_171 = mux(_T_170, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] - node fetch_wrlru_p1_b0 = and(fetch_wrindex_p1_dec, _T_171) @[el2_ifu_bp_ctl.scala 221:48] - node _T_172 = not(mp_wrlru_b0) @[el2_ifu_bp_ctl.scala 223:25] - node _T_173 = not(fetch_wrlru_b0) @[el2_ifu_bp_ctl.scala 223:40] - node btb_lru_b0_hold = and(_T_172, _T_173) @[el2_ifu_bp_ctl.scala 223:38] - node _T_174 = bits(io.exu_mp_pkt.bits.way, 0, 0) @[el2_ifu_bp_ctl.scala 230:52] - node _T_175 = eq(_T_174, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 230:40] - node _T_176 = bits(tag_match_way0_f, 0, 0) @[el2_ifu_bp_ctl.scala 231:51] - node _T_177 = bits(tag_match_way0_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 232:54] - node _T_178 = mux(_T_175, mp_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_179 = mux(_T_176, fetch_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_180 = mux(_T_177, fetch_wrlru_p1_b0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_181 = or(_T_178, _T_179) @[Mux.scala 27:72] - node _T_182 = or(_T_181, _T_180) @[Mux.scala 27:72] - wire _T_183 : UInt<256> @[Mux.scala 27:72] - _T_183 <= _T_182 @[Mux.scala 27:72] - node _T_184 = and(btb_lru_b0_hold, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 232:102] - node btb_lru_b0_ns = or(_T_183, _T_184) @[el2_ifu_bp_ctl.scala 232:84] - node _T_185 = bits(fetch_mp_collision_f, 0, 0) @[el2_ifu_bp_ctl.scala 235:37] - node _T_186 = and(fetch_wrindex_dec, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 235:78] - node _T_187 = orr(_T_186) @[el2_ifu_bp_ctl.scala 235:94] - node btb_lru_rd_f = mux(_T_185, exu_mp_way_f, _T_187) @[el2_ifu_bp_ctl.scala 235:25] - node _T_188 = bits(fetch_mp_collision_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 237:43] - node _T_189 = and(fetch_wrindex_p1_dec, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 237:87] - node _T_190 = orr(_T_189) @[el2_ifu_bp_ctl.scala 237:103] - node btb_lru_rd_p1_f = mux(_T_188, exu_mp_way_f, _T_190) @[el2_ifu_bp_ctl.scala 237:28] - node _T_191 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 240:53] - node _T_192 = eq(_T_191, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 240:33] - node _T_193 = cat(btb_lru_rd_f, btb_lru_rd_f) @[Cat.scala 29:58] - node _T_194 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 241:53] - node _T_195 = bits(_T_194, 0, 0) @[el2_ifu_bp_ctl.scala 241:57] - node _T_196 = cat(btb_lru_rd_p1_f, btb_lru_rd_f) @[Cat.scala 29:58] - node _T_197 = mux(_T_192, _T_193, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_198 = mux(_T_195, _T_196, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_199 = or(_T_197, _T_198) @[Mux.scala 27:72] + btb_vbank1_rd_data_f <= _T_148 @[Mux.scala 27:72] + node mp_wrindex_dec = dshl(UInt<1>("h01"), io.exu_bp.exu_mp_index) @[el2_ifu_bp_ctl.scala 208:28] + node fetch_wrindex_dec = dshl(UInt<1>("h01"), btb_rd_addr_f) @[el2_ifu_bp_ctl.scala 211:31] + node fetch_wrindex_p1_dec = dshl(UInt<1>("h01"), btb_rd_addr_p1_f) @[el2_ifu_bp_ctl.scala 214:34] + node _T_149 = bits(exu_mp_valid, 0, 0) @[Bitwise.scala 72:15] + node _T_150 = mux(_T_149, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] + node mp_wrlru_b0 = and(mp_wrindex_dec, _T_150) @[el2_ifu_bp_ctl.scala 217:36] + node _T_151 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 219:49] + node _T_152 = bits(_T_151, 0, 0) @[el2_ifu_bp_ctl.scala 219:53] + node _T_153 = eq(_T_152, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 219:29] + node _T_154 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 220:24] + node _T_155 = bits(_T_154, 0, 0) @[el2_ifu_bp_ctl.scala 220:28] + node _T_156 = bits(wayhit_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 220:51] + node _T_157 = bits(wayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 220:64] + node _T_158 = cat(_T_156, _T_157) @[Cat.scala 29:58] + node _T_159 = mux(_T_153, wayhit_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_160 = mux(_T_155, _T_158, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_161 = or(_T_159, _T_160) @[Mux.scala 27:72] + wire _T_162 : UInt<2> @[Mux.scala 27:72] + _T_162 <= _T_161 @[Mux.scala 27:72] + node _T_163 = cat(eoc_mask, UInt<1>("h01")) @[Cat.scala 29:58] + node bht_valid_f = and(_T_162, _T_163) @[el2_ifu_bp_ctl.scala 220:71] + node _T_164 = bits(bht_valid_f, 0, 0) @[el2_ifu_bp_ctl.scala 223:38] + node _T_165 = bits(bht_valid_f, 1, 1) @[el2_ifu_bp_ctl.scala 223:53] + node _T_166 = or(_T_164, _T_165) @[el2_ifu_bp_ctl.scala 223:42] + node _T_167 = and(_T_166, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 223:58] + node _T_168 = eq(leak_one_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 223:81] + node lru_update_valid_f = and(_T_167, _T_168) @[el2_ifu_bp_ctl.scala 223:79] + node _T_169 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] + node _T_170 = mux(_T_169, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] + node fetch_wrlru_b0 = and(fetch_wrindex_dec, _T_170) @[el2_ifu_bp_ctl.scala 225:42] + node _T_171 = bits(lru_update_valid_f, 0, 0) @[Bitwise.scala 72:15] + node _T_172 = mux(_T_171, UInt<256>("h0ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<256>("h00")) @[Bitwise.scala 72:12] + node fetch_wrlru_p1_b0 = and(fetch_wrindex_p1_dec, _T_172) @[el2_ifu_bp_ctl.scala 226:48] + node _T_173 = not(mp_wrlru_b0) @[el2_ifu_bp_ctl.scala 228:25] + node _T_174 = not(fetch_wrlru_b0) @[el2_ifu_bp_ctl.scala 228:40] + node btb_lru_b0_hold = and(_T_173, _T_174) @[el2_ifu_bp_ctl.scala 228:38] + node _T_175 = bits(io.exu_bp.exu_mp_pkt.bits.way, 0, 0) @[el2_ifu_bp_ctl.scala 235:52] + node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 235:40] + node _T_177 = bits(tag_match_way0_f, 0, 0) @[el2_ifu_bp_ctl.scala 236:51] + node _T_178 = bits(tag_match_way0_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 237:54] + node _T_179 = mux(_T_176, mp_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_180 = mux(_T_177, fetch_wrlru_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_181 = mux(_T_178, fetch_wrlru_p1_b0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_182 = or(_T_179, _T_180) @[Mux.scala 27:72] + node _T_183 = or(_T_182, _T_181) @[Mux.scala 27:72] + wire _T_184 : UInt<256> @[Mux.scala 27:72] + _T_184 <= _T_183 @[Mux.scala 27:72] + node _T_185 = and(btb_lru_b0_hold, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 237:102] + node btb_lru_b0_ns = or(_T_184, _T_185) @[el2_ifu_bp_ctl.scala 237:84] + node _T_186 = bits(fetch_mp_collision_f, 0, 0) @[el2_ifu_bp_ctl.scala 240:37] + node _T_187 = and(fetch_wrindex_dec, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 240:78] + node _T_188 = orr(_T_187) @[el2_ifu_bp_ctl.scala 240:94] + node btb_lru_rd_f = mux(_T_186, exu_mp_way_f, _T_188) @[el2_ifu_bp_ctl.scala 240:25] + node _T_189 = bits(fetch_mp_collision_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 242:43] + node _T_190 = and(fetch_wrindex_p1_dec, btb_lru_b0_f) @[el2_ifu_bp_ctl.scala 242:87] + node _T_191 = orr(_T_190) @[el2_ifu_bp_ctl.scala 242:103] + node btb_lru_rd_p1_f = mux(_T_189, exu_mp_way_f, _T_191) @[el2_ifu_bp_ctl.scala 242:28] + node _T_192 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 245:53] + node _T_193 = eq(_T_192, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 245:33] + node _T_194 = cat(btb_lru_rd_f, btb_lru_rd_f) @[Cat.scala 29:58] + node _T_195 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 246:53] + node _T_196 = bits(_T_195, 0, 0) @[el2_ifu_bp_ctl.scala 246:57] + node _T_197 = cat(btb_lru_rd_p1_f, btb_lru_rd_f) @[Cat.scala 29:58] + node _T_198 = mux(_T_193, _T_194, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_199 = mux(_T_196, _T_197, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_200 = or(_T_198, _T_199) @[Mux.scala 27:72] wire btb_vlru_rd_f : UInt @[Mux.scala 27:72] - btb_vlru_rd_f <= _T_199 @[Mux.scala 27:72] - node _T_200 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 244:66] - node _T_201 = bits(_T_200, 0, 0) @[el2_ifu_bp_ctl.scala 244:70] - node _T_202 = eq(_T_201, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 244:46] - node _T_203 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 245:42] - node _T_204 = bits(_T_203, 0, 0) @[el2_ifu_bp_ctl.scala 245:46] - node _T_205 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 245:86] - node _T_206 = bits(tag_match_way1_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 245:115] - node _T_207 = cat(_T_205, _T_206) @[Cat.scala 29:58] - node _T_208 = mux(_T_202, tag_match_way1_expanded_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_209 = mux(_T_204, _T_207, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_210 = or(_T_208, _T_209) @[Mux.scala 27:72] + btb_vlru_rd_f <= _T_200 @[Mux.scala 27:72] + node _T_201 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 249:66] + node _T_202 = bits(_T_201, 0, 0) @[el2_ifu_bp_ctl.scala 249:70] + node _T_203 = eq(_T_202, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 249:46] + node _T_204 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 250:42] + node _T_205 = bits(_T_204, 0, 0) @[el2_ifu_bp_ctl.scala 250:46] + node _T_206 = bits(tag_match_way1_expanded_p1_f, 0, 0) @[el2_ifu_bp_ctl.scala 250:86] + node _T_207 = bits(tag_match_way1_expanded_f, 1, 1) @[el2_ifu_bp_ctl.scala 250:115] + node _T_208 = cat(_T_206, _T_207) @[Cat.scala 29:58] + node _T_209 = mux(_T_203, tag_match_way1_expanded_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_210 = mux(_T_205, _T_208, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_211 = or(_T_209, _T_210) @[Mux.scala 27:72] wire tag_match_vway1_expanded_f : UInt<2> @[Mux.scala 27:72] - tag_match_vway1_expanded_f <= _T_210 @[Mux.scala 27:72] - node _T_211 = not(vwayhit_f) @[el2_ifu_bp_ctl.scala 247:52] - node _T_212 = and(_T_211, btb_vlru_rd_f) @[el2_ifu_bp_ctl.scala 247:63] - node _T_213 = or(tag_match_vway1_expanded_f, _T_212) @[el2_ifu_bp_ctl.scala 247:49] - io.ifu_bp_way_f <= _T_213 @[el2_ifu_bp_ctl.scala 247:19] - node _T_214 = or(io.ifc_fetch_req_f, exu_mp_valid) @[el2_ifu_bp_ctl.scala 250:60] - node _T_215 = bits(_T_214, 0, 0) @[el2_ifu_bp_ctl.scala 250:75] + tag_match_vway1_expanded_f <= _T_211 @[Mux.scala 27:72] + node _T_212 = not(bht_valid_f) @[el2_ifu_bp_ctl.scala 252:52] + node _T_213 = and(_T_212, btb_vlru_rd_f) @[el2_ifu_bp_ctl.scala 252:63] + node _T_214 = or(tag_match_vway1_expanded_f, _T_213) @[el2_ifu_bp_ctl.scala 252:49] + io.ifu_bp_way_f <= _T_214 @[el2_ifu_bp_ctl.scala 252:19] + node _T_215 = or(io.ifc_fetch_req_f, exu_mp_valid) @[el2_ifu_bp_ctl.scala 255:60] + node _T_216 = bits(_T_215, 0, 0) @[el2_ifu_bp_ctl.scala 255:75] inst rvclkhdr of rvclkhdr_94 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr.io.en <= _T_215 @[el2_lib.scala 511:17] + rvclkhdr.io.en <= _T_216 @[el2_lib.scala 511:17] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_216 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_216 <= btb_lru_b0_ns @[el2_lib.scala 514:16] - btb_lru_b0_f <= _T_216 @[el2_ifu_bp_ctl.scala 250:16] - node _T_217 = bits(io.ifc_fetch_addr_f, 4, 2) @[el2_ifu_bp_ctl.scala 253:37] - node eoc_near = andr(_T_217) @[el2_ifu_bp_ctl.scala 253:64] - node _T_218 = eq(eoc_near, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 256:15] - node _T_219 = bits(io.ifc_fetch_addr_f, 1, 0) @[el2_ifu_bp_ctl.scala 256:48] - node _T_220 = not(_T_219) @[el2_ifu_bp_ctl.scala 256:28] - node _T_221 = orr(_T_220) @[el2_ifu_bp_ctl.scala 256:58] - node _T_222 = or(_T_218, _T_221) @[el2_ifu_bp_ctl.scala 256:25] - eoc_mask <= _T_222 @[el2_ifu_bp_ctl.scala 256:12] + reg _T_217 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_217 <= btb_lru_b0_ns @[el2_lib.scala 514:16] + btb_lru_b0_f <= _T_217 @[el2_ifu_bp_ctl.scala 255:16] + node _T_218 = bits(io.ifc_fetch_addr_f, 4, 2) @[el2_ifu_bp_ctl.scala 258:37] + node eoc_near = andr(_T_218) @[el2_ifu_bp_ctl.scala 258:64] + node _T_219 = eq(eoc_near, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 261:15] + node _T_220 = bits(io.ifc_fetch_addr_f, 1, 0) @[el2_ifu_bp_ctl.scala 261:48] + node _T_221 = not(_T_220) @[el2_ifu_bp_ctl.scala 261:28] + node _T_222 = orr(_T_221) @[el2_ifu_bp_ctl.scala 261:58] + node _T_223 = or(_T_219, _T_222) @[el2_ifu_bp_ctl.scala 261:25] + eoc_mask <= _T_223 @[el2_ifu_bp_ctl.scala 261:12] wire btb_sel_data_f : UInt<16> btb_sel_data_f <= UInt<1>("h00") wire hist1_raw : UInt<2> hist1_raw <= UInt<1>("h00") - node btb_rd_tgt_f = bits(btb_sel_data_f, 15, 4) @[el2_ifu_bp_ctl.scala 263:36] - node btb_rd_pc4_f = bits(btb_sel_data_f, 3, 3) @[el2_ifu_bp_ctl.scala 264:36] - node btb_rd_call_f = bits(btb_sel_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 265:37] - node btb_rd_ret_f = bits(btb_sel_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 266:36] - node _T_223 = bits(btb_sel_f, 1, 1) @[el2_ifu_bp_ctl.scala 269:40] - node _T_224 = bits(_T_223, 0, 0) @[el2_ifu_bp_ctl.scala 269:44] - node _T_225 = bits(btb_vbank1_rd_data_f, 16, 1) @[el2_ifu_bp_ctl.scala 269:73] - node _T_226 = bits(btb_sel_f, 0, 0) @[el2_ifu_bp_ctl.scala 270:40] - node _T_227 = bits(_T_226, 0, 0) @[el2_ifu_bp_ctl.scala 270:44] - node _T_228 = bits(btb_vbank0_rd_data_f, 16, 1) @[el2_ifu_bp_ctl.scala 270:73] - node _T_229 = mux(_T_224, _T_225, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_230 = mux(_T_227, _T_228, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_231 = or(_T_229, _T_230) @[Mux.scala 27:72] - wire _T_232 : UInt<16> @[Mux.scala 27:72] - _T_232 <= _T_231 @[Mux.scala 27:72] - btb_sel_data_f <= _T_232 @[el2_ifu_bp_ctl.scala 269:18] - node _T_233 = and(vwayhit_f, hist1_raw) @[el2_ifu_bp_ctl.scala 273:39] - node _T_234 = orr(_T_233) @[el2_ifu_bp_ctl.scala 273:52] - node _T_235 = and(_T_234, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 273:56] - node _T_236 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 273:79] - node _T_237 = and(_T_235, _T_236) @[el2_ifu_bp_ctl.scala 273:77] - node _T_238 = eq(io.dec_tlu_bpred_disable, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 273:96] - node _T_239 = and(_T_237, _T_238) @[el2_ifu_bp_ctl.scala 273:94] - io.ifu_bp_hit_taken_f <= _T_239 @[el2_ifu_bp_ctl.scala 273:25] - node _T_240 = bits(btb_vbank1_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 276:52] - node _T_241 = bits(btb_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 276:81] - node _T_242 = or(_T_240, _T_241) @[el2_ifu_bp_ctl.scala 276:59] - node _T_243 = bits(btb_vbank0_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 277:52] - node _T_244 = bits(btb_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 277:81] - node _T_245 = or(_T_243, _T_244) @[el2_ifu_bp_ctl.scala 277:59] - node bht_force_taken_f = cat(_T_242, _T_245) @[Cat.scala 29:58] + node btb_rd_tgt_f = bits(btb_sel_data_f, 15, 4) @[el2_ifu_bp_ctl.scala 268:36] + node btb_rd_pc4_f = bits(btb_sel_data_f, 3, 3) @[el2_ifu_bp_ctl.scala 269:36] + node btb_rd_call_f = bits(btb_sel_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 270:37] + node btb_rd_ret_f = bits(btb_sel_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 271:36] + node _T_224 = bits(btb_sel_f, 1, 1) @[el2_ifu_bp_ctl.scala 274:40] + node _T_225 = bits(_T_224, 0, 0) @[el2_ifu_bp_ctl.scala 274:44] + node _T_226 = bits(btb_vbank1_rd_data_f, 16, 1) @[el2_ifu_bp_ctl.scala 274:73] + node _T_227 = bits(btb_sel_f, 0, 0) @[el2_ifu_bp_ctl.scala 275:40] + node _T_228 = bits(_T_227, 0, 0) @[el2_ifu_bp_ctl.scala 275:44] + node _T_229 = bits(btb_vbank0_rd_data_f, 16, 1) @[el2_ifu_bp_ctl.scala 275:73] + node _T_230 = mux(_T_225, _T_226, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_231 = mux(_T_228, _T_229, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_232 = or(_T_230, _T_231) @[Mux.scala 27:72] + wire _T_233 : UInt<16> @[Mux.scala 27:72] + _T_233 <= _T_232 @[Mux.scala 27:72] + btb_sel_data_f <= _T_233 @[el2_ifu_bp_ctl.scala 274:18] + node _T_234 = and(bht_valid_f, hist1_raw) @[el2_ifu_bp_ctl.scala 278:39] + node _T_235 = orr(_T_234) @[el2_ifu_bp_ctl.scala 278:52] + node _T_236 = and(_T_235, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 278:56] + node _T_237 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 278:79] + node _T_238 = and(_T_236, _T_237) @[el2_ifu_bp_ctl.scala 278:77] + node _T_239 = eq(io.dec_bp.dec_tlu_bpred_disable, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 278:96] + node _T_240 = and(_T_238, _T_239) @[el2_ifu_bp_ctl.scala 278:94] + io.ifu_bp_hit_taken_f <= _T_240 @[el2_ifu_bp_ctl.scala 278:25] + node _T_241 = bits(btb_vbank1_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 281:52] + node _T_242 = bits(btb_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 281:81] + node _T_243 = or(_T_241, _T_242) @[el2_ifu_bp_ctl.scala 281:59] + node _T_244 = bits(btb_vbank0_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 282:52] + node _T_245 = bits(btb_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 282:81] + node _T_246 = or(_T_244, _T_245) @[el2_ifu_bp_ctl.scala 282:59] + node bht_force_taken_f = cat(_T_243, _T_246) @[Cat.scala 29:58] wire bht_bank1_rd_data_f : UInt<2> bht_bank1_rd_data_f <= UInt<1>("h00") wire bht_bank0_rd_data_f : UInt<2> bht_bank0_rd_data_f <= UInt<1>("h00") wire bht_bank0_rd_data_p1_f : UInt<2> bht_bank0_rd_data_p1_f <= UInt<1>("h00") - node _T_246 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 286:60] - node _T_247 = bits(_T_246, 0, 0) @[el2_ifu_bp_ctl.scala 286:64] - node _T_248 = eq(_T_247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 286:40] - node _T_249 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 287:60] - node _T_250 = bits(_T_249, 0, 0) @[el2_ifu_bp_ctl.scala 287:64] - node _T_251 = mux(_T_248, bht_bank0_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_252 = mux(_T_250, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_253 = or(_T_251, _T_252) @[Mux.scala 27:72] + node _T_247 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 291:60] + node _T_248 = bits(_T_247, 0, 0) @[el2_ifu_bp_ctl.scala 291:64] + node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 291:40] + node _T_250 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 292:60] + node _T_251 = bits(_T_250, 0, 0) @[el2_ifu_bp_ctl.scala 292:64] + node _T_252 = mux(_T_249, bht_bank0_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_253 = mux(_T_251, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_254 = or(_T_252, _T_253) @[Mux.scala 27:72] wire bht_vbank0_rd_data_f : UInt<2> @[Mux.scala 27:72] - bht_vbank0_rd_data_f <= _T_253 @[Mux.scala 27:72] - node _T_254 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 289:60] - node _T_255 = bits(_T_254, 0, 0) @[el2_ifu_bp_ctl.scala 289:64] - node _T_256 = eq(_T_255, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 289:40] - node _T_257 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 290:60] - node _T_258 = bits(_T_257, 0, 0) @[el2_ifu_bp_ctl.scala 290:64] - node _T_259 = mux(_T_256, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_260 = mux(_T_258, bht_bank0_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_261 = or(_T_259, _T_260) @[Mux.scala 27:72] + bht_vbank0_rd_data_f <= _T_254 @[Mux.scala 27:72] + node _T_255 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 294:60] + node _T_256 = bits(_T_255, 0, 0) @[el2_ifu_bp_ctl.scala 294:64] + node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 294:40] + node _T_258 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 295:60] + node _T_259 = bits(_T_258, 0, 0) @[el2_ifu_bp_ctl.scala 295:64] + node _T_260 = mux(_T_257, bht_bank1_rd_data_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_261 = mux(_T_259, bht_bank0_rd_data_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_262 = or(_T_260, _T_261) @[Mux.scala 27:72] wire bht_vbank1_rd_data_f : UInt<2> @[Mux.scala 27:72] - bht_vbank1_rd_data_f <= _T_261 @[Mux.scala 27:72] - node _T_262 = bits(bht_force_taken_f, 1, 1) @[el2_ifu_bp_ctl.scala 293:38] - node _T_263 = bits(bht_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 293:64] - node _T_264 = or(_T_262, _T_263) @[el2_ifu_bp_ctl.scala 293:42] - node _T_265 = bits(vwayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 293:82] - node _T_266 = and(_T_264, _T_265) @[el2_ifu_bp_ctl.scala 293:69] - node _T_267 = bits(bht_force_taken_f, 0, 0) @[el2_ifu_bp_ctl.scala 294:41] - node _T_268 = bits(bht_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 294:67] - node _T_269 = or(_T_267, _T_268) @[el2_ifu_bp_ctl.scala 294:45] - node _T_270 = bits(vwayhit_f, 0, 0) @[el2_ifu_bp_ctl.scala 294:85] - node _T_271 = and(_T_269, _T_270) @[el2_ifu_bp_ctl.scala 294:72] - node _T_272 = cat(_T_266, _T_271) @[Cat.scala 29:58] - bht_dir_f <= _T_272 @[el2_ifu_bp_ctl.scala 293:13] - node _T_273 = bits(btb_sel_f, 1, 1) @[el2_ifu_bp_ctl.scala 297:62] - node _T_274 = and(io.ifu_bp_hit_taken_f, _T_273) @[el2_ifu_bp_ctl.scala 297:51] - node _T_275 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 297:69] - node _T_276 = or(_T_274, _T_275) @[el2_ifu_bp_ctl.scala 297:67] - io.ifu_bp_inst_mask_f <= _T_276 @[el2_ifu_bp_ctl.scala 297:25] - node _T_277 = bits(bht_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 300:60] - node _T_278 = bits(bht_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 300:85] - node _T_279 = cat(_T_277, _T_278) @[Cat.scala 29:58] - node _T_280 = or(bht_force_taken_f, _T_279) @[el2_ifu_bp_ctl.scala 300:34] - hist1_raw <= _T_280 @[el2_ifu_bp_ctl.scala 300:13] - node _T_281 = bits(bht_vbank1_rd_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 303:43] - node _T_282 = bits(bht_vbank0_rd_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 303:68] - node hist0_raw = cat(_T_281, _T_282) @[Cat.scala 29:58] - node _T_283 = bits(vwayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 306:30] - node _T_284 = bits(btb_vbank1_rd_data_f, 4, 4) @[el2_ifu_bp_ctl.scala 306:56] - node _T_285 = and(_T_283, _T_284) @[el2_ifu_bp_ctl.scala 306:34] - node _T_286 = bits(vwayhit_f, 0, 0) @[el2_ifu_bp_ctl.scala 307:30] - node _T_287 = bits(btb_vbank0_rd_data_f, 4, 4) @[el2_ifu_bp_ctl.scala 307:56] - node _T_288 = and(_T_286, _T_287) @[el2_ifu_bp_ctl.scala 307:34] - node pc4_raw = cat(_T_285, _T_288) @[Cat.scala 29:58] - node _T_289 = bits(vwayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 310:31] - node _T_290 = bits(btb_vbank1_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 310:58] - node _T_291 = eq(_T_290, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 310:37] - node _T_292 = and(_T_289, _T_291) @[el2_ifu_bp_ctl.scala 310:35] - node _T_293 = bits(btb_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 310:87] - node _T_294 = and(_T_292, _T_293) @[el2_ifu_bp_ctl.scala 310:65] - node _T_295 = bits(vwayhit_f, 0, 0) @[el2_ifu_bp_ctl.scala 311:31] - node _T_296 = bits(btb_vbank0_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 311:58] - node _T_297 = eq(_T_296, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 311:37] - node _T_298 = and(_T_295, _T_297) @[el2_ifu_bp_ctl.scala 311:35] - node _T_299 = bits(btb_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 311:87] - node _T_300 = and(_T_298, _T_299) @[el2_ifu_bp_ctl.scala 311:65] - node pret_raw = cat(_T_294, _T_300) @[Cat.scala 29:58] - node _T_301 = bits(vwayhit_f, 1, 1) @[el2_ifu_bp_ctl.scala 314:31] - node _T_302 = bits(vwayhit_f, 0, 0) @[el2_ifu_bp_ctl.scala 314:49] - node num_valids = add(_T_301, _T_302) @[el2_ifu_bp_ctl.scala 314:35] - node _T_303 = and(btb_sel_f, bht_dir_f) @[el2_ifu_bp_ctl.scala 317:28] - node final_h = orr(_T_303) @[el2_ifu_bp_ctl.scala 317:41] + bht_vbank1_rd_data_f <= _T_262 @[Mux.scala 27:72] + node _T_263 = bits(bht_force_taken_f, 1, 1) @[el2_ifu_bp_ctl.scala 298:38] + node _T_264 = bits(bht_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 298:64] + node _T_265 = or(_T_263, _T_264) @[el2_ifu_bp_ctl.scala 298:42] + node _T_266 = bits(bht_valid_f, 1, 1) @[el2_ifu_bp_ctl.scala 298:82] + node _T_267 = and(_T_265, _T_266) @[el2_ifu_bp_ctl.scala 298:69] + node _T_268 = bits(bht_force_taken_f, 0, 0) @[el2_ifu_bp_ctl.scala 299:41] + node _T_269 = bits(bht_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 299:67] + node _T_270 = or(_T_268, _T_269) @[el2_ifu_bp_ctl.scala 299:45] + node _T_271 = bits(bht_valid_f, 0, 0) @[el2_ifu_bp_ctl.scala 299:85] + node _T_272 = and(_T_270, _T_271) @[el2_ifu_bp_ctl.scala 299:72] + node _T_273 = cat(_T_267, _T_272) @[Cat.scala 29:58] + bht_dir_f <= _T_273 @[el2_ifu_bp_ctl.scala 298:13] + node _T_274 = bits(btb_sel_f, 1, 1) @[el2_ifu_bp_ctl.scala 302:62] + node _T_275 = and(io.ifu_bp_hit_taken_f, _T_274) @[el2_ifu_bp_ctl.scala 302:51] + node _T_276 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 302:69] + node _T_277 = or(_T_275, _T_276) @[el2_ifu_bp_ctl.scala 302:67] + io.ifu_bp_inst_mask_f <= _T_277 @[el2_ifu_bp_ctl.scala 302:25] + node _T_278 = bits(bht_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 305:60] + node _T_279 = bits(bht_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 305:85] + node _T_280 = cat(_T_278, _T_279) @[Cat.scala 29:58] + node _T_281 = or(bht_force_taken_f, _T_280) @[el2_ifu_bp_ctl.scala 305:34] + hist1_raw <= _T_281 @[el2_ifu_bp_ctl.scala 305:13] + node _T_282 = bits(bht_vbank1_rd_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 308:43] + node _T_283 = bits(bht_vbank0_rd_data_f, 0, 0) @[el2_ifu_bp_ctl.scala 308:68] + node hist0_raw = cat(_T_282, _T_283) @[Cat.scala 29:58] + node _T_284 = bits(bht_valid_f, 1, 1) @[el2_ifu_bp_ctl.scala 311:30] + node _T_285 = bits(btb_vbank1_rd_data_f, 4, 4) @[el2_ifu_bp_ctl.scala 311:56] + node _T_286 = and(_T_284, _T_285) @[el2_ifu_bp_ctl.scala 311:34] + node _T_287 = bits(bht_valid_f, 0, 0) @[el2_ifu_bp_ctl.scala 312:30] + node _T_288 = bits(btb_vbank0_rd_data_f, 4, 4) @[el2_ifu_bp_ctl.scala 312:56] + node _T_289 = and(_T_287, _T_288) @[el2_ifu_bp_ctl.scala 312:34] + node pc4_raw = cat(_T_286, _T_289) @[Cat.scala 29:58] + node _T_290 = bits(bht_valid_f, 1, 1) @[el2_ifu_bp_ctl.scala 315:31] + node _T_291 = bits(btb_vbank1_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 315:58] + node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 315:37] + node _T_293 = and(_T_290, _T_292) @[el2_ifu_bp_ctl.scala 315:35] + node _T_294 = bits(btb_vbank1_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 315:87] + node _T_295 = and(_T_293, _T_294) @[el2_ifu_bp_ctl.scala 315:65] + node _T_296 = bits(bht_valid_f, 0, 0) @[el2_ifu_bp_ctl.scala 316:31] + node _T_297 = bits(btb_vbank0_rd_data_f, 2, 2) @[el2_ifu_bp_ctl.scala 316:58] + node _T_298 = eq(_T_297, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 316:37] + node _T_299 = and(_T_296, _T_298) @[el2_ifu_bp_ctl.scala 316:35] + node _T_300 = bits(btb_vbank0_rd_data_f, 1, 1) @[el2_ifu_bp_ctl.scala 316:87] + node _T_301 = and(_T_299, _T_300) @[el2_ifu_bp_ctl.scala 316:65] + node pret_raw = cat(_T_295, _T_301) @[Cat.scala 29:58] + node _T_302 = bits(bht_valid_f, 1, 1) @[el2_ifu_bp_ctl.scala 319:31] + node _T_303 = bits(bht_valid_f, 0, 0) @[el2_ifu_bp_ctl.scala 319:49] + node num_valids = add(_T_302, _T_303) @[el2_ifu_bp_ctl.scala 319:35] + node _T_304 = and(btb_sel_f, bht_dir_f) @[el2_ifu_bp_ctl.scala 322:28] + node final_h = orr(_T_304) @[el2_ifu_bp_ctl.scala 322:41] wire fghr : UInt<8> fghr <= UInt<1>("h00") - node _T_304 = eq(num_valids, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 321:41] - node _T_305 = bits(_T_304, 0, 0) @[el2_ifu_bp_ctl.scala 321:49] - node _T_306 = bits(fghr, 5, 0) @[el2_ifu_bp_ctl.scala 321:65] - node _T_307 = cat(_T_306, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_308 = cat(_T_307, final_h) @[Cat.scala 29:58] - node _T_309 = eq(num_valids, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 322:41] - node _T_310 = bits(_T_309, 0, 0) @[el2_ifu_bp_ctl.scala 322:49] - node _T_311 = bits(fghr, 6, 0) @[el2_ifu_bp_ctl.scala 322:65] - node _T_312 = cat(_T_311, final_h) @[Cat.scala 29:58] - node _T_313 = eq(num_valids, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 323:41] - node _T_314 = bits(_T_313, 0, 0) @[el2_ifu_bp_ctl.scala 323:49] - node _T_315 = bits(fghr, 7, 0) @[el2_ifu_bp_ctl.scala 323:65] - node _T_316 = mux(_T_305, _T_308, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_317 = mux(_T_310, _T_312, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_318 = mux(_T_314, _T_315, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_319 = or(_T_316, _T_317) @[Mux.scala 27:72] - node _T_320 = or(_T_319, _T_318) @[Mux.scala 27:72] + node _T_305 = eq(num_valids, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 326:41] + node _T_306 = bits(_T_305, 0, 0) @[el2_ifu_bp_ctl.scala 326:49] + node _T_307 = bits(fghr, 5, 0) @[el2_ifu_bp_ctl.scala 326:65] + node _T_308 = cat(_T_307, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_309 = cat(_T_308, final_h) @[Cat.scala 29:58] + node _T_310 = eq(num_valids, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 327:41] + node _T_311 = bits(_T_310, 0, 0) @[el2_ifu_bp_ctl.scala 327:49] + node _T_312 = bits(fghr, 6, 0) @[el2_ifu_bp_ctl.scala 327:65] + node _T_313 = cat(_T_312, final_h) @[Cat.scala 29:58] + node _T_314 = eq(num_valids, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 328:41] + node _T_315 = bits(_T_314, 0, 0) @[el2_ifu_bp_ctl.scala 328:49] + node _T_316 = bits(fghr, 7, 0) @[el2_ifu_bp_ctl.scala 328:65] + node _T_317 = mux(_T_306, _T_309, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_318 = mux(_T_311, _T_313, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_319 = mux(_T_315, _T_316, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_320 = or(_T_317, _T_318) @[Mux.scala 27:72] + node _T_321 = or(_T_320, _T_319) @[Mux.scala 27:72] wire merged_ghr : UInt<8> @[Mux.scala 27:72] - merged_ghr <= _T_320 @[Mux.scala 27:72] - wire fghr_ns : UInt<8> @[el2_ifu_bp_ctl.scala 326:21] - node _T_321 = bits(exu_flush_final_d1, 0, 0) @[el2_ifu_bp_ctl.scala 331:43] - node _T_322 = eq(exu_flush_final_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 332:27] - node _T_323 = and(_T_322, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 332:47] - node _T_324 = and(_T_323, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 332:70] - node _T_325 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 332:86] - node _T_326 = and(_T_324, _T_325) @[el2_ifu_bp_ctl.scala 332:84] - node _T_327 = bits(_T_326, 0, 0) @[el2_ifu_bp_ctl.scala 332:102] - node _T_328 = eq(exu_flush_final_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 333:27] - node _T_329 = and(io.ifc_fetch_req_f, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 333:70] - node _T_330 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 333:86] - node _T_331 = and(_T_329, _T_330) @[el2_ifu_bp_ctl.scala 333:84] - node _T_332 = eq(_T_331, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 333:49] - node _T_333 = and(_T_328, _T_332) @[el2_ifu_bp_ctl.scala 333:47] - node _T_334 = bits(_T_333, 0, 0) @[el2_ifu_bp_ctl.scala 333:103] - node _T_335 = mux(_T_321, io.exu_mp_fghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_336 = mux(_T_327, merged_ghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_337 = mux(_T_334, fghr, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_338 = or(_T_335, _T_336) @[Mux.scala 27:72] - node _T_339 = or(_T_338, _T_337) @[Mux.scala 27:72] - wire _T_340 : UInt<8> @[Mux.scala 27:72] - _T_340 <= _T_339 @[Mux.scala 27:72] - fghr_ns <= _T_340 @[el2_ifu_bp_ctl.scala 331:11] - reg _T_341 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 335:44] - _T_341 <= fghr_ns @[el2_ifu_bp_ctl.scala 335:44] - fghr <= _T_341 @[el2_ifu_bp_ctl.scala 335:8] - io.ifu_bp_fghr_f <= fghr @[el2_ifu_bp_ctl.scala 337:20] - io.ifu_bp_hist1_f <= hist1_raw @[el2_ifu_bp_ctl.scala 338:21] - io.ifu_bp_hist0_f <= hist0_raw @[el2_ifu_bp_ctl.scala 339:21] - io.ifu_bp_pc4_f <= pc4_raw @[el2_ifu_bp_ctl.scala 340:19] - node _T_342 = bits(io.dec_tlu_bpred_disable, 0, 0) @[Bitwise.scala 72:15] - node _T_343 = mux(_T_342, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_344 = not(_T_343) @[el2_ifu_bp_ctl.scala 342:36] - node _T_345 = and(vwayhit_f, _T_344) @[el2_ifu_bp_ctl.scala 342:34] - io.ifu_bp_valid_f <= _T_345 @[el2_ifu_bp_ctl.scala 342:21] - io.ifu_bp_ret_f <= pret_raw @[el2_ifu_bp_ctl.scala 343:19] - node _T_346 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 346:30] - node _T_347 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 346:50] - node _T_348 = eq(_T_347, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 346:36] - node _T_349 = and(_T_346, _T_348) @[el2_ifu_bp_ctl.scala 346:34] - node _T_350 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 346:68] - node _T_351 = eq(_T_350, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 346:58] - node _T_352 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 346:87] - node _T_353 = and(_T_351, _T_352) @[el2_ifu_bp_ctl.scala 346:72] - node _T_354 = or(_T_349, _T_353) @[el2_ifu_bp_ctl.scala 346:55] - node _T_355 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 347:30] - node _T_356 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 347:49] - node _T_357 = and(_T_355, _T_356) @[el2_ifu_bp_ctl.scala 347:34] - node _T_358 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 347:67] - node _T_359 = eq(_T_358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 347:57] - node _T_360 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 347:87] - node _T_361 = eq(_T_360, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 347:73] - node _T_362 = and(_T_359, _T_361) @[el2_ifu_bp_ctl.scala 347:71] - node _T_363 = or(_T_357, _T_362) @[el2_ifu_bp_ctl.scala 347:54] - node bloc_f = cat(_T_354, _T_363) @[Cat.scala 29:58] - node _T_364 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 349:31] - node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 349:21] - node _T_366 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 349:56] - node _T_367 = and(_T_365, _T_366) @[el2_ifu_bp_ctl.scala 349:35] - node _T_368 = eq(btb_rd_pc4_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 349:62] - node use_fa_plus = and(_T_367, _T_368) @[el2_ifu_bp_ctl.scala 349:60] - node _T_369 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:40] - node _T_370 = bits(btb_sel_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:55] - node _T_371 = and(_T_369, _T_370) @[el2_ifu_bp_ctl.scala 351:44] - node btb_fg_crossing_f = and(_T_371, btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 351:59] - node _T_372 = bits(bloc_f, 1, 1) @[el2_ifu_bp_ctl.scala 352:40] - node bp_total_branch_offset_f = xor(_T_372, btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 352:43] - node _T_373 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 354:57] - node _T_374 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 354:87] - node _T_375 = and(io.ifc_fetch_req_f, _T_374) @[el2_ifu_bp_ctl.scala 354:85] - node _T_376 = and(_T_375, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 354:110] - node _T_377 = bits(_T_376, 0, 0) @[el2_ifu_bp_ctl.scala 354:125] + merged_ghr <= _T_321 @[Mux.scala 27:72] + wire fghr_ns : UInt<8> @[el2_ifu_bp_ctl.scala 331:21] + node _T_322 = bits(exu_flush_final_d1, 0, 0) @[el2_ifu_bp_ctl.scala 336:43] + node _T_323 = eq(exu_flush_final_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 337:27] + node _T_324 = and(_T_323, io.ifc_fetch_req_f) @[el2_ifu_bp_ctl.scala 337:47] + node _T_325 = and(_T_324, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 337:70] + node _T_326 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 337:86] + node _T_327 = and(_T_325, _T_326) @[el2_ifu_bp_ctl.scala 337:84] + node _T_328 = bits(_T_327, 0, 0) @[el2_ifu_bp_ctl.scala 337:102] + node _T_329 = eq(exu_flush_final_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 338:27] + node _T_330 = and(io.ifc_fetch_req_f, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 338:70] + node _T_331 = eq(leak_one_f_d1, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 338:86] + node _T_332 = and(_T_330, _T_331) @[el2_ifu_bp_ctl.scala 338:84] + node _T_333 = eq(_T_332, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 338:49] + node _T_334 = and(_T_329, _T_333) @[el2_ifu_bp_ctl.scala 338:47] + node _T_335 = bits(_T_334, 0, 0) @[el2_ifu_bp_ctl.scala 338:103] + node _T_336 = mux(_T_322, io.exu_bp.exu_mp_fghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_337 = mux(_T_328, merged_ghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_338 = mux(_T_335, fghr, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_339 = or(_T_336, _T_337) @[Mux.scala 27:72] + node _T_340 = or(_T_339, _T_338) @[Mux.scala 27:72] + wire _T_341 : UInt<8> @[Mux.scala 27:72] + _T_341 <= _T_340 @[Mux.scala 27:72] + fghr_ns <= _T_341 @[el2_ifu_bp_ctl.scala 336:11] + reg _T_342 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_bp_ctl.scala 340:44] + _T_342 <= fghr_ns @[el2_ifu_bp_ctl.scala 340:44] + fghr <= _T_342 @[el2_ifu_bp_ctl.scala 340:8] + io.ifu_bp_fghr_f <= fghr @[el2_ifu_bp_ctl.scala 342:20] + io.ifu_bp_hist1_f <= hist1_raw @[el2_ifu_bp_ctl.scala 343:21] + io.ifu_bp_hist0_f <= hist0_raw @[el2_ifu_bp_ctl.scala 344:21] + io.ifu_bp_pc4_f <= pc4_raw @[el2_ifu_bp_ctl.scala 345:19] + node _T_343 = bits(io.dec_bp.dec_tlu_bpred_disable, 0, 0) @[Bitwise.scala 72:15] + node _T_344 = mux(_T_343, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_345 = not(_T_344) @[el2_ifu_bp_ctl.scala 347:36] + node _T_346 = and(bht_valid_f, _T_345) @[el2_ifu_bp_ctl.scala 347:34] + io.ifu_bp_valid_f <= _T_346 @[el2_ifu_bp_ctl.scala 347:21] + io.ifu_bp_ret_f <= pret_raw @[el2_ifu_bp_ctl.scala 348:19] + node _T_347 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:30] + node _T_348 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:50] + node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 351:36] + node _T_350 = and(_T_347, _T_349) @[el2_ifu_bp_ctl.scala 351:34] + node _T_351 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:68] + node _T_352 = eq(_T_351, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 351:58] + node _T_353 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 351:87] + node _T_354 = and(_T_352, _T_353) @[el2_ifu_bp_ctl.scala 351:72] + node _T_355 = or(_T_350, _T_354) @[el2_ifu_bp_ctl.scala 351:55] + node _T_356 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 352:30] + node _T_357 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 352:49] + node _T_358 = and(_T_356, _T_357) @[el2_ifu_bp_ctl.scala 352:34] + node _T_359 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 352:67] + node _T_360 = eq(_T_359, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 352:57] + node _T_361 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 352:87] + node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 352:73] + node _T_363 = and(_T_360, _T_362) @[el2_ifu_bp_ctl.scala 352:71] + node _T_364 = or(_T_358, _T_363) @[el2_ifu_bp_ctl.scala 352:54] + node bloc_f = cat(_T_355, _T_364) @[Cat.scala 29:58] + node _T_365 = bits(bht_dir_f, 0, 0) @[el2_ifu_bp_ctl.scala 354:31] + node _T_366 = eq(_T_365, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 354:21] + node _T_367 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_bp_ctl.scala 354:56] + node _T_368 = and(_T_366, _T_367) @[el2_ifu_bp_ctl.scala 354:35] + node _T_369 = eq(btb_rd_pc4_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 354:62] + node use_fa_plus = and(_T_368, _T_369) @[el2_ifu_bp_ctl.scala 354:60] + node _T_370 = bits(fetch_start_f, 0, 0) @[el2_ifu_bp_ctl.scala 356:40] + node _T_371 = bits(btb_sel_f, 0, 0) @[el2_ifu_bp_ctl.scala 356:55] + node _T_372 = and(_T_370, _T_371) @[el2_ifu_bp_ctl.scala 356:44] + node btb_fg_crossing_f = and(_T_372, btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 356:59] + node _T_373 = bits(bloc_f, 1, 1) @[el2_ifu_bp_ctl.scala 357:40] + node bp_total_branch_offset_f = xor(_T_373, btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 357:43] + node _T_374 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 359:57] + node _T_375 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 359:87] + node _T_376 = and(io.ifc_fetch_req_f, _T_375) @[el2_ifu_bp_ctl.scala 359:85] + node _T_377 = and(_T_376, io.ic_hit_f) @[el2_ifu_bp_ctl.scala 359:110] + node _T_378 = bits(_T_377, 0, 0) @[el2_ifu_bp_ctl.scala 359:125] inst rvclkhdr_1 of rvclkhdr_95 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_1.io.en <= _T_377 @[el2_lib.scala 511:17] + rvclkhdr_1.io.en <= _T_378 @[el2_lib.scala 511:17] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg ifc_fetch_adder_prior : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - ifc_fetch_adder_prior <= _T_373 @[el2_lib.scala 514:16] - io.ifu_bp_poffset_f <= btb_rd_tgt_f @[el2_ifu_bp_ctl.scala 356:23] - node _T_378 = bits(use_fa_plus, 0, 0) @[el2_ifu_bp_ctl.scala 358:45] - node _T_379 = bits(btb_fg_crossing_f, 0, 0) @[el2_ifu_bp_ctl.scala 359:51] - node _T_380 = eq(btb_fg_crossing_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 360:32] - node _T_381 = eq(use_fa_plus, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 360:53] - node _T_382 = and(_T_380, _T_381) @[el2_ifu_bp_ctl.scala 360:51] - node _T_383 = bits(_T_382, 0, 0) @[el2_ifu_bp_ctl.scala 360:67] - node _T_384 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 360:95] - node _T_385 = mux(_T_378, fetch_addr_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_386 = mux(_T_379, ifc_fetch_adder_prior, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_387 = mux(_T_383, _T_384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_388 = or(_T_385, _T_386) @[Mux.scala 27:72] - node _T_389 = or(_T_388, _T_387) @[Mux.scala 27:72] + ifc_fetch_adder_prior <= _T_374 @[el2_lib.scala 514:16] + io.ifu_bp_poffset_f <= btb_rd_tgt_f @[el2_ifu_bp_ctl.scala 361:23] + node _T_379 = bits(use_fa_plus, 0, 0) @[el2_ifu_bp_ctl.scala 363:45] + node _T_380 = bits(btb_fg_crossing_f, 0, 0) @[el2_ifu_bp_ctl.scala 364:51] + node _T_381 = eq(btb_fg_crossing_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 365:32] + node _T_382 = eq(use_fa_plus, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 365:53] + node _T_383 = and(_T_381, _T_382) @[el2_ifu_bp_ctl.scala 365:51] + node _T_384 = bits(_T_383, 0, 0) @[el2_ifu_bp_ctl.scala 365:67] + node _T_385 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_bp_ctl.scala 365:95] + node _T_386 = mux(_T_379, fetch_addr_p1_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_387 = mux(_T_380, ifc_fetch_adder_prior, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_388 = mux(_T_384, _T_385, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_389 = or(_T_386, _T_387) @[Mux.scala 27:72] + node _T_390 = or(_T_389, _T_388) @[Mux.scala 27:72] wire adder_pc_in_f : UInt @[Mux.scala 27:72] - adder_pc_in_f <= _T_389 @[Mux.scala 27:72] - node _T_390 = bits(adder_pc_in_f, 29, 0) @[el2_ifu_bp_ctl.scala 363:58] - node _T_391 = cat(_T_390, bp_total_branch_offset_f) @[Cat.scala 29:58] - node _T_392 = cat(_T_391, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_393 = cat(btb_rd_tgt_f, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_394 = bits(_T_392, 12, 1) @[el2_lib.scala 208:24] - node _T_395 = bits(_T_393, 12, 1) @[el2_lib.scala 208:40] - node _T_396 = add(_T_394, _T_395) @[el2_lib.scala 208:31] - node _T_397 = bits(_T_392, 31, 13) @[el2_lib.scala 209:20] - node _T_398 = add(_T_397, UInt<1>("h01")) @[el2_lib.scala 209:27] - node _T_399 = tail(_T_398, 1) @[el2_lib.scala 209:27] - node _T_400 = bits(_T_392, 31, 13) @[el2_lib.scala 210:20] - node _T_401 = sub(_T_400, UInt<1>("h01")) @[el2_lib.scala 210:27] - node _T_402 = tail(_T_401, 1) @[el2_lib.scala 210:27] - node _T_403 = bits(_T_393, 12, 12) @[el2_lib.scala 211:22] - node _T_404 = bits(_T_396, 12, 12) @[el2_lib.scala 212:39] - node _T_405 = eq(_T_404, UInt<1>("h00")) @[el2_lib.scala 212:28] - node _T_406 = xor(_T_403, _T_405) @[el2_lib.scala 212:26] - node _T_407 = bits(_T_406, 0, 0) @[el2_lib.scala 212:64] - node _T_408 = bits(_T_392, 31, 13) @[el2_lib.scala 212:76] - node _T_409 = eq(_T_403, UInt<1>("h00")) @[el2_lib.scala 213:20] - node _T_410 = bits(_T_396, 12, 12) @[el2_lib.scala 213:39] - node _T_411 = and(_T_409, _T_410) @[el2_lib.scala 213:26] - node _T_412 = bits(_T_411, 0, 0) @[el2_lib.scala 213:64] - node _T_413 = bits(_T_396, 12, 12) @[el2_lib.scala 214:39] - node _T_414 = eq(_T_413, UInt<1>("h00")) @[el2_lib.scala 214:28] - node _T_415 = and(_T_403, _T_414) @[el2_lib.scala 214:26] - node _T_416 = bits(_T_415, 0, 0) @[el2_lib.scala 214:64] - node _T_417 = mux(_T_407, _T_408, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_418 = mux(_T_412, _T_399, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_419 = mux(_T_416, _T_402, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_420 = or(_T_417, _T_418) @[Mux.scala 27:72] - node _T_421 = or(_T_420, _T_419) @[Mux.scala 27:72] - wire _T_422 : UInt<19> @[Mux.scala 27:72] - _T_422 <= _T_421 @[Mux.scala 27:72] - node _T_423 = bits(_T_396, 11, 0) @[el2_lib.scala 214:94] - node _T_424 = cat(_T_422, _T_423) @[Cat.scala 29:58] - node bp_btb_target_adder_f = cat(_T_424, UInt<1>("h00")) @[Cat.scala 29:58] - wire rets_out : UInt<32>[8] @[el2_ifu_bp_ctl.scala 365:22] - rets_out[0] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[1] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[2] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[3] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[4] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[5] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[6] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - rets_out[7] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 366:12] - node _T_425 = eq(btb_rd_call_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 369:49] - node _T_426 = and(btb_rd_ret_f, _T_425) @[el2_ifu_bp_ctl.scala 369:47] - node _T_427 = bits(rets_out[0], 0, 0) @[el2_ifu_bp_ctl.scala 369:77] - node _T_428 = and(_T_426, _T_427) @[el2_ifu_bp_ctl.scala 369:64] - node _T_429 = bits(_T_428, 0, 0) @[el2_ifu_bp_ctl.scala 369:82] - node _T_430 = bits(rets_out[0], 31, 1) @[el2_ifu_bp_ctl.scala 370:46] - node _T_431 = bits(bp_btb_target_adder_f, 31, 1) @[el2_ifu_bp_ctl.scala 370:74] - node _T_432 = mux(_T_429, _T_430, _T_431) @[el2_ifu_bp_ctl.scala 369:32] - io.ifu_bp_btb_target_f <= _T_432 @[el2_ifu_bp_ctl.scala 369:26] - node _T_433 = bits(adder_pc_in_f, 29, 0) @[el2_ifu_bp_ctl.scala 373:56] - node _T_434 = cat(_T_433, bp_total_branch_offset_f) @[Cat.scala 29:58] - node _T_435 = cat(_T_434, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_436 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] - node _T_437 = not(btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 373:113] - node _T_438 = cat(_T_436, _T_437) @[Cat.scala 29:58] - node _T_439 = cat(_T_438, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_440 = bits(_T_435, 12, 1) @[el2_lib.scala 208:24] - node _T_441 = bits(_T_439, 12, 1) @[el2_lib.scala 208:40] - node _T_442 = add(_T_440, _T_441) @[el2_lib.scala 208:31] - node _T_443 = bits(_T_435, 31, 13) @[el2_lib.scala 209:20] - node _T_444 = add(_T_443, UInt<1>("h01")) @[el2_lib.scala 209:27] - node _T_445 = tail(_T_444, 1) @[el2_lib.scala 209:27] - node _T_446 = bits(_T_435, 31, 13) @[el2_lib.scala 210:20] - node _T_447 = sub(_T_446, UInt<1>("h01")) @[el2_lib.scala 210:27] - node _T_448 = tail(_T_447, 1) @[el2_lib.scala 210:27] - node _T_449 = bits(_T_439, 12, 12) @[el2_lib.scala 211:22] - node _T_450 = bits(_T_442, 12, 12) @[el2_lib.scala 212:39] - node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lib.scala 212:28] - node _T_452 = xor(_T_449, _T_451) @[el2_lib.scala 212:26] - node _T_453 = bits(_T_452, 0, 0) @[el2_lib.scala 212:64] - node _T_454 = bits(_T_435, 31, 13) @[el2_lib.scala 212:76] - node _T_455 = eq(_T_449, UInt<1>("h00")) @[el2_lib.scala 213:20] - node _T_456 = bits(_T_442, 12, 12) @[el2_lib.scala 213:39] - node _T_457 = and(_T_455, _T_456) @[el2_lib.scala 213:26] - node _T_458 = bits(_T_457, 0, 0) @[el2_lib.scala 213:64] - node _T_459 = bits(_T_442, 12, 12) @[el2_lib.scala 214:39] - node _T_460 = eq(_T_459, UInt<1>("h00")) @[el2_lib.scala 214:28] - node _T_461 = and(_T_449, _T_460) @[el2_lib.scala 214:26] - node _T_462 = bits(_T_461, 0, 0) @[el2_lib.scala 214:64] - node _T_463 = mux(_T_453, _T_454, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_464 = mux(_T_458, _T_445, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_465 = mux(_T_462, _T_448, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_466 = or(_T_463, _T_464) @[Mux.scala 27:72] - node _T_467 = or(_T_466, _T_465) @[Mux.scala 27:72] - wire _T_468 : UInt<19> @[Mux.scala 27:72] - _T_468 <= _T_467 @[Mux.scala 27:72] - node _T_469 = bits(_T_442, 11, 0) @[el2_lib.scala 214:94] - node _T_470 = cat(_T_468, _T_469) @[Cat.scala 29:58] - node bp_rs_call_target_f = cat(_T_470, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_471 = eq(btb_rd_ret_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 375:33] - node _T_472 = and(btb_rd_call_f, _T_471) @[el2_ifu_bp_ctl.scala 375:31] - node rs_push = and(_T_472, io.ifu_bp_hit_taken_f) @[el2_ifu_bp_ctl.scala 375:47] - node _T_473 = eq(btb_rd_call_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 376:31] - node _T_474 = and(btb_rd_ret_f, _T_473) @[el2_ifu_bp_ctl.scala 376:29] - node rs_pop = and(_T_474, io.ifu_bp_hit_taken_f) @[el2_ifu_bp_ctl.scala 376:46] - node _T_475 = eq(rs_push, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 377:17] - node _T_476 = eq(rs_pop, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 377:28] - node rs_hold = and(_T_475, _T_476) @[el2_ifu_bp_ctl.scala 377:26] - node rsenable_0 = eq(rs_hold, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 379:60] - node rsenable_1 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node rsenable_2 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node rsenable_3 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node rsenable_4 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node rsenable_5 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node rsenable_6 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 379:119] - node _T_477 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 383:23] - node _T_478 = bits(bp_rs_call_target_f, 31, 1) @[el2_ifu_bp_ctl.scala 383:56] - node _T_479 = cat(_T_478, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_480 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 384:22] - node _T_481 = mux(_T_477, _T_479, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_482 = mux(_T_480, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_483 = or(_T_481, _T_482) @[Mux.scala 27:72] + adder_pc_in_f <= _T_390 @[Mux.scala 27:72] + node _T_391 = bits(adder_pc_in_f, 29, 0) @[el2_ifu_bp_ctl.scala 368:58] + node _T_392 = cat(_T_391, bp_total_branch_offset_f) @[Cat.scala 29:58] + node _T_393 = cat(_T_392, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_394 = cat(btb_rd_tgt_f, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_395 = bits(_T_393, 12, 1) @[el2_lib.scala 208:24] + node _T_396 = bits(_T_394, 12, 1) @[el2_lib.scala 208:40] + node _T_397 = add(_T_395, _T_396) @[el2_lib.scala 208:31] + node _T_398 = bits(_T_393, 31, 13) @[el2_lib.scala 209:20] + node _T_399 = add(_T_398, UInt<1>("h01")) @[el2_lib.scala 209:27] + node _T_400 = tail(_T_399, 1) @[el2_lib.scala 209:27] + node _T_401 = bits(_T_393, 31, 13) @[el2_lib.scala 210:20] + node _T_402 = sub(_T_401, UInt<1>("h01")) @[el2_lib.scala 210:27] + node _T_403 = tail(_T_402, 1) @[el2_lib.scala 210:27] + node _T_404 = bits(_T_394, 12, 12) @[el2_lib.scala 211:22] + node _T_405 = bits(_T_397, 12, 12) @[el2_lib.scala 212:39] + node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_lib.scala 212:28] + node _T_407 = xor(_T_404, _T_406) @[el2_lib.scala 212:26] + node _T_408 = bits(_T_407, 0, 0) @[el2_lib.scala 212:64] + node _T_409 = bits(_T_393, 31, 13) @[el2_lib.scala 212:76] + node _T_410 = eq(_T_404, UInt<1>("h00")) @[el2_lib.scala 213:20] + node _T_411 = bits(_T_397, 12, 12) @[el2_lib.scala 213:39] + node _T_412 = and(_T_410, _T_411) @[el2_lib.scala 213:26] + node _T_413 = bits(_T_412, 0, 0) @[el2_lib.scala 213:64] + node _T_414 = bits(_T_397, 12, 12) @[el2_lib.scala 214:39] + node _T_415 = eq(_T_414, UInt<1>("h00")) @[el2_lib.scala 214:28] + node _T_416 = and(_T_404, _T_415) @[el2_lib.scala 214:26] + node _T_417 = bits(_T_416, 0, 0) @[el2_lib.scala 214:64] + node _T_418 = mux(_T_408, _T_409, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_419 = mux(_T_413, _T_400, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_420 = mux(_T_417, _T_403, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_421 = or(_T_418, _T_419) @[Mux.scala 27:72] + node _T_422 = or(_T_421, _T_420) @[Mux.scala 27:72] + wire _T_423 : UInt<19> @[Mux.scala 27:72] + _T_423 <= _T_422 @[Mux.scala 27:72] + node _T_424 = bits(_T_397, 11, 0) @[el2_lib.scala 214:94] + node _T_425 = cat(_T_423, _T_424) @[Cat.scala 29:58] + node bp_btb_target_adder_f = cat(_T_425, UInt<1>("h00")) @[Cat.scala 29:58] + wire rets_out : UInt<32>[8] @[el2_ifu_bp_ctl.scala 370:22] + rets_out[0] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[1] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[2] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[3] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[4] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[5] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[6] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + rets_out[7] <= UInt<1>("h00") @[el2_ifu_bp_ctl.scala 371:12] + node _T_426 = eq(btb_rd_call_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 374:49] + node _T_427 = and(btb_rd_ret_f, _T_426) @[el2_ifu_bp_ctl.scala 374:47] + node _T_428 = bits(rets_out[0], 0, 0) @[el2_ifu_bp_ctl.scala 374:77] + node _T_429 = and(_T_427, _T_428) @[el2_ifu_bp_ctl.scala 374:64] + node _T_430 = bits(_T_429, 0, 0) @[el2_ifu_bp_ctl.scala 374:82] + node _T_431 = bits(rets_out[0], 31, 1) @[el2_ifu_bp_ctl.scala 375:46] + node _T_432 = bits(bp_btb_target_adder_f, 31, 1) @[el2_ifu_bp_ctl.scala 375:74] + node _T_433 = mux(_T_430, _T_431, _T_432) @[el2_ifu_bp_ctl.scala 374:32] + io.ifu_bp_btb_target_f <= _T_433 @[el2_ifu_bp_ctl.scala 374:26] + node _T_434 = bits(adder_pc_in_f, 29, 0) @[el2_ifu_bp_ctl.scala 378:56] + node _T_435 = cat(_T_434, bp_total_branch_offset_f) @[Cat.scala 29:58] + node _T_436 = cat(_T_435, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_437 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12] + node _T_438 = not(btb_rd_pc4_f) @[el2_ifu_bp_ctl.scala 378:113] + node _T_439 = cat(_T_437, _T_438) @[Cat.scala 29:58] + node _T_440 = cat(_T_439, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_441 = bits(_T_436, 12, 1) @[el2_lib.scala 208:24] + node _T_442 = bits(_T_440, 12, 1) @[el2_lib.scala 208:40] + node _T_443 = add(_T_441, _T_442) @[el2_lib.scala 208:31] + node _T_444 = bits(_T_436, 31, 13) @[el2_lib.scala 209:20] + node _T_445 = add(_T_444, UInt<1>("h01")) @[el2_lib.scala 209:27] + node _T_446 = tail(_T_445, 1) @[el2_lib.scala 209:27] + node _T_447 = bits(_T_436, 31, 13) @[el2_lib.scala 210:20] + node _T_448 = sub(_T_447, UInt<1>("h01")) @[el2_lib.scala 210:27] + node _T_449 = tail(_T_448, 1) @[el2_lib.scala 210:27] + node _T_450 = bits(_T_440, 12, 12) @[el2_lib.scala 211:22] + node _T_451 = bits(_T_443, 12, 12) @[el2_lib.scala 212:39] + node _T_452 = eq(_T_451, UInt<1>("h00")) @[el2_lib.scala 212:28] + node _T_453 = xor(_T_450, _T_452) @[el2_lib.scala 212:26] + node _T_454 = bits(_T_453, 0, 0) @[el2_lib.scala 212:64] + node _T_455 = bits(_T_436, 31, 13) @[el2_lib.scala 212:76] + node _T_456 = eq(_T_450, UInt<1>("h00")) @[el2_lib.scala 213:20] + node _T_457 = bits(_T_443, 12, 12) @[el2_lib.scala 213:39] + node _T_458 = and(_T_456, _T_457) @[el2_lib.scala 213:26] + node _T_459 = bits(_T_458, 0, 0) @[el2_lib.scala 213:64] + node _T_460 = bits(_T_443, 12, 12) @[el2_lib.scala 214:39] + node _T_461 = eq(_T_460, UInt<1>("h00")) @[el2_lib.scala 214:28] + node _T_462 = and(_T_450, _T_461) @[el2_lib.scala 214:26] + node _T_463 = bits(_T_462, 0, 0) @[el2_lib.scala 214:64] + node _T_464 = mux(_T_454, _T_455, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_465 = mux(_T_459, _T_446, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_466 = mux(_T_463, _T_449, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_467 = or(_T_464, _T_465) @[Mux.scala 27:72] + node _T_468 = or(_T_467, _T_466) @[Mux.scala 27:72] + wire _T_469 : UInt<19> @[Mux.scala 27:72] + _T_469 <= _T_468 @[Mux.scala 27:72] + node _T_470 = bits(_T_443, 11, 0) @[el2_lib.scala 214:94] + node _T_471 = cat(_T_469, _T_470) @[Cat.scala 29:58] + node bp_rs_call_target_f = cat(_T_471, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_472 = eq(btb_rd_ret_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 380:33] + node _T_473 = and(btb_rd_call_f, _T_472) @[el2_ifu_bp_ctl.scala 380:31] + node rs_push = and(_T_473, io.ifu_bp_hit_taken_f) @[el2_ifu_bp_ctl.scala 380:47] + node _T_474 = eq(btb_rd_call_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 381:31] + node _T_475 = and(btb_rd_ret_f, _T_474) @[el2_ifu_bp_ctl.scala 381:29] + node rs_pop = and(_T_475, io.ifu_bp_hit_taken_f) @[el2_ifu_bp_ctl.scala 381:46] + node _T_476 = eq(rs_push, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 382:17] + node _T_477 = eq(rs_pop, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 382:28] + node rs_hold = and(_T_476, _T_477) @[el2_ifu_bp_ctl.scala 382:26] + node rsenable_0 = eq(rs_hold, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 384:60] + node rsenable_1 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node rsenable_2 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node rsenable_3 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node rsenable_4 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node rsenable_5 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node rsenable_6 = or(rs_push, rs_pop) @[el2_ifu_bp_ctl.scala 384:119] + node _T_478 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 388:23] + node _T_479 = bits(bp_rs_call_target_f, 31, 1) @[el2_ifu_bp_ctl.scala 388:56] + node _T_480 = cat(_T_479, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_481 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 389:22] + node _T_482 = mux(_T_478, _T_480, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_483 = mux(_T_481, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_484 = or(_T_482, _T_483) @[Mux.scala 27:72] wire rets_in_0 : UInt<32> @[Mux.scala 27:72] - rets_in_0 <= _T_483 @[Mux.scala 27:72] - node _T_484 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_485 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_486 = mux(_T_484, rets_out[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_487 = mux(_T_485, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_488 = or(_T_486, _T_487) @[Mux.scala 27:72] + rets_in_0 <= _T_484 @[Mux.scala 27:72] + node _T_485 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_486 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_487 = mux(_T_485, rets_out[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_488 = mux(_T_486, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_489 = or(_T_487, _T_488) @[Mux.scala 27:72] wire rets_in_1 : UInt<32> @[Mux.scala 27:72] - rets_in_1 <= _T_488 @[Mux.scala 27:72] - node _T_489 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_490 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_491 = mux(_T_489, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_492 = mux(_T_490, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_493 = or(_T_491, _T_492) @[Mux.scala 27:72] + rets_in_1 <= _T_489 @[Mux.scala 27:72] + node _T_490 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_491 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_492 = mux(_T_490, rets_out[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_493 = mux(_T_491, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_494 = or(_T_492, _T_493) @[Mux.scala 27:72] wire rets_in_2 : UInt<32> @[Mux.scala 27:72] - rets_in_2 <= _T_493 @[Mux.scala 27:72] - node _T_494 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_495 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_496 = mux(_T_494, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_497 = mux(_T_495, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_498 = or(_T_496, _T_497) @[Mux.scala 27:72] + rets_in_2 <= _T_494 @[Mux.scala 27:72] + node _T_495 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_496 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_497 = mux(_T_495, rets_out[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_498 = mux(_T_496, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_499 = or(_T_497, _T_498) @[Mux.scala 27:72] wire rets_in_3 : UInt<32> @[Mux.scala 27:72] - rets_in_3 <= _T_498 @[Mux.scala 27:72] - node _T_499 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_500 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_501 = mux(_T_499, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_502 = mux(_T_500, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_503 = or(_T_501, _T_502) @[Mux.scala 27:72] + rets_in_3 <= _T_499 @[Mux.scala 27:72] + node _T_500 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_501 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_502 = mux(_T_500, rets_out[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_503 = mux(_T_501, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_504 = or(_T_502, _T_503) @[Mux.scala 27:72] wire rets_in_4 : UInt<32> @[Mux.scala 27:72] - rets_in_4 <= _T_503 @[Mux.scala 27:72] - node _T_504 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_505 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_506 = mux(_T_504, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_507 = mux(_T_505, rets_out[6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_508 = or(_T_506, _T_507) @[Mux.scala 27:72] + rets_in_4 <= _T_504 @[Mux.scala 27:72] + node _T_505 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_506 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_507 = mux(_T_505, rets_out[4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_508 = mux(_T_506, rets_out[6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_509 = or(_T_507, _T_508) @[Mux.scala 27:72] wire rets_in_5 : UInt<32> @[Mux.scala 27:72] - rets_in_5 <= _T_508 @[Mux.scala 27:72] - node _T_509 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 386:28] - node _T_510 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 387:27] - node _T_511 = mux(_T_509, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_512 = mux(_T_510, rets_out[7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_513 = or(_T_511, _T_512) @[Mux.scala 27:72] + rets_in_5 <= _T_509 @[Mux.scala 27:72] + node _T_510 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 391:28] + node _T_511 = bits(rs_pop, 0, 0) @[el2_ifu_bp_ctl.scala 392:27] + node _T_512 = mux(_T_510, rets_out[5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_513 = mux(_T_511, rets_out[7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_514 = or(_T_512, _T_513) @[Mux.scala 27:72] wire rets_in_6 : UInt<32> @[Mux.scala 27:72] - rets_in_6 <= _T_513 @[Mux.scala 27:72] - node _T_514 = bits(rsenable_0, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + rets_in_6 <= _T_514 @[Mux.scala 27:72] + node _T_515 = bits(rsenable_0, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_2 of rvclkhdr_96 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_2.io.en <= _T_514 @[el2_lib.scala 511:17] + rvclkhdr_2.io.en <= _T_515 @[el2_lib.scala 511:17] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_515 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_515 <= rets_in_0 @[el2_lib.scala 514:16] - node _T_516 = bits(rsenable_1, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_516 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_516 <= rets_in_0 @[el2_lib.scala 514:16] + node _T_517 = bits(rsenable_1, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_3 of rvclkhdr_97 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_3.io.en <= _T_516 @[el2_lib.scala 511:17] + rvclkhdr_3.io.en <= _T_517 @[el2_lib.scala 511:17] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_517 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_517 <= rets_in_1 @[el2_lib.scala 514:16] - node _T_518 = bits(rsenable_2, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_518 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_518 <= rets_in_1 @[el2_lib.scala 514:16] + node _T_519 = bits(rsenable_2, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_4 of rvclkhdr_98 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_4.io.en <= _T_518 @[el2_lib.scala 511:17] + rvclkhdr_4.io.en <= _T_519 @[el2_lib.scala 511:17] rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_519 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_519 <= rets_in_2 @[el2_lib.scala 514:16] - node _T_520 = bits(rsenable_3, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_520 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_520 <= rets_in_2 @[el2_lib.scala 514:16] + node _T_521 = bits(rsenable_3, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_5 of rvclkhdr_99 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset rvclkhdr_5.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_5.io.en <= _T_520 @[el2_lib.scala 511:17] + rvclkhdr_5.io.en <= _T_521 @[el2_lib.scala 511:17] rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_521 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_521 <= rets_in_3 @[el2_lib.scala 514:16] - node _T_522 = bits(rsenable_4, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_522 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_522 <= rets_in_3 @[el2_lib.scala 514:16] + node _T_523 = bits(rsenable_4, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_6 of rvclkhdr_100 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset rvclkhdr_6.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_6.io.en <= _T_522 @[el2_lib.scala 511:17] + rvclkhdr_6.io.en <= _T_523 @[el2_lib.scala 511:17] rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_523 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_523 <= rets_in_4 @[el2_lib.scala 514:16] - node _T_524 = bits(rsenable_5, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_524 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_524 <= rets_in_4 @[el2_lib.scala 514:16] + node _T_525 = bits(rsenable_5, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_7 of rvclkhdr_101 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset rvclkhdr_7.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_7.io.en <= _T_524 @[el2_lib.scala 511:17] + rvclkhdr_7.io.en <= _T_525 @[el2_lib.scala 511:17] rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_525 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_525 <= rets_in_5 @[el2_lib.scala 514:16] - node _T_526 = bits(rsenable_6, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_526 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_526 <= rets_in_5 @[el2_lib.scala 514:16] + node _T_527 = bits(rsenable_6, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_8 of rvclkhdr_102 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset rvclkhdr_8.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_8.io.en <= _T_526 @[el2_lib.scala 511:17] + rvclkhdr_8.io.en <= _T_527 @[el2_lib.scala 511:17] rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_527 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_527 <= rets_in_6 @[el2_lib.scala 514:16] - node _T_528 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 390:78] + reg _T_528 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_528 <= rets_in_6 @[el2_lib.scala 514:16] + node _T_529 = bits(rs_push, 0, 0) @[el2_ifu_bp_ctl.scala 395:78] inst rvclkhdr_9 of rvclkhdr_103 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset rvclkhdr_9.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_9.io.en <= _T_528 @[el2_lib.scala 511:17] + rvclkhdr_9.io.en <= _T_529 @[el2_lib.scala 511:17] rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] - reg _T_529 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] - _T_529 <= rets_out[6] @[el2_lib.scala 514:16] - rets_out[0] <= _T_515 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[1] <= _T_517 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[2] <= _T_519 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[3] <= _T_521 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[4] <= _T_523 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[5] <= _T_525 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[6] <= _T_527 @[el2_ifu_bp_ctl.scala 390:12] - rets_out[7] <= _T_529 @[el2_ifu_bp_ctl.scala 390:12] - node _T_530 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 392:35] - node btb_valid = and(exu_mp_valid, _T_530) @[el2_ifu_bp_ctl.scala 392:32] - node _T_531 = or(io.exu_mp_pkt.bits.pcall, io.exu_mp_pkt.bits.pja) @[el2_ifu_bp_ctl.scala 396:89] - node _T_532 = or(io.exu_mp_pkt.bits.pret, io.exu_mp_pkt.bits.pja) @[el2_ifu_bp_ctl.scala 396:113] - node _T_533 = cat(_T_531, _T_532) @[Cat.scala 29:58] - node _T_534 = cat(_T_533, btb_valid) @[Cat.scala 29:58] - node _T_535 = cat(io.exu_mp_pkt.bits.pc4, io.exu_mp_pkt.bits.boffset) @[Cat.scala 29:58] - node _T_536 = cat(io.exu_mp_btag, io.exu_mp_pkt.bits.toffset) @[Cat.scala 29:58] - node _T_537 = cat(_T_536, _T_535) @[Cat.scala 29:58] - node btb_wr_data = cat(_T_537, _T_534) @[Cat.scala 29:58] - node exu_mp_valid_write = and(exu_mp_valid, io.exu_mp_pkt.bits.ataken) @[el2_ifu_bp_ctl.scala 397:41] - node _T_538 = eq(io.exu_mp_pkt.bits.way, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 400:26] - node _T_539 = and(_T_538, exu_mp_valid_write) @[el2_ifu_bp_ctl.scala 400:39] - node _T_540 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 400:63] - node _T_541 = and(_T_539, _T_540) @[el2_ifu_bp_ctl.scala 400:60] - node _T_542 = eq(dec_tlu_way_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 400:87] - node _T_543 = and(_T_542, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 400:104] - node btb_wr_en_way0 = or(_T_541, _T_543) @[el2_ifu_bp_ctl.scala 400:83] - node _T_544 = and(io.exu_mp_pkt.bits.way, exu_mp_valid_write) @[el2_ifu_bp_ctl.scala 401:36] - node _T_545 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 401:60] - node _T_546 = and(_T_544, _T_545) @[el2_ifu_bp_ctl.scala 401:57] - node _T_547 = and(dec_tlu_way_wb, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 401:98] - node btb_wr_en_way1 = or(_T_546, _T_547) @[el2_ifu_bp_ctl.scala 401:80] - node _T_548 = bits(dec_tlu_error_wb, 0, 0) @[el2_ifu_bp_ctl.scala 404:42] - node btb_wr_addr = mux(_T_548, btb_error_addr_wb, io.exu_mp_index) @[el2_ifu_bp_ctl.scala 404:24] - node middle_of_bank = xor(io.exu_mp_pkt.bits.pc4, io.exu_mp_pkt.bits.boffset) @[el2_ifu_bp_ctl.scala 405:35] - node _T_549 = eq(io.exu_mp_pkt.bits.pcall, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 408:43] - node _T_550 = and(exu_mp_valid, _T_549) @[el2_ifu_bp_ctl.scala 408:41] - node _T_551 = eq(io.exu_mp_pkt.bits.pret, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 408:58] - node _T_552 = and(_T_550, _T_551) @[el2_ifu_bp_ctl.scala 408:56] - node _T_553 = eq(io.exu_mp_pkt.bits.pja, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 408:72] - node _T_554 = and(_T_552, _T_553) @[el2_ifu_bp_ctl.scala 408:70] - node _T_555 = bits(_T_554, 0, 0) @[Bitwise.scala 72:15] - node _T_556 = mux(_T_555, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_557 = not(middle_of_bank) @[el2_ifu_bp_ctl.scala 408:106] - node _T_558 = cat(middle_of_bank, _T_557) @[Cat.scala 29:58] - node bht_wr_en0 = and(_T_556, _T_558) @[el2_ifu_bp_ctl.scala 408:84] - node _T_559 = bits(io.dec_tlu_br0_r_pkt.valid, 0, 0) @[Bitwise.scala 72:15] - node _T_560 = mux(_T_559, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_561 = not(io.dec_tlu_br0_r_pkt.bits.middle) @[el2_ifu_bp_ctl.scala 409:75] - node _T_562 = cat(io.dec_tlu_br0_r_pkt.bits.middle, _T_561) @[Cat.scala 29:58] - node bht_wr_en2 = and(_T_560, _T_562) @[el2_ifu_bp_ctl.scala 409:46] - node _T_563 = cat(io.exu_mp_index, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_564 = bits(_T_563, 9, 2) @[el2_lib.scala 196:16] - node _T_565 = bits(io.exu_mp_eghr, 7, 0) @[el2_lib.scala 196:40] - node mp_hashed = xor(_T_564, _T_565) @[el2_lib.scala 196:35] - node _T_566 = cat(io.exu_i0_br_index_r, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_567 = bits(_T_566, 9, 2) @[el2_lib.scala 196:16] - node _T_568 = bits(io.exu_i0_br_fghr_r, 7, 0) @[el2_lib.scala 196:40] - node br0_hashed_wb = xor(_T_567, _T_568) @[el2_lib.scala 196:35] - node _T_569 = cat(btb_rd_addr_f, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_570 = bits(_T_569, 9, 2) @[el2_lib.scala 196:16] - node _T_571 = bits(fghr, 7, 0) @[el2_lib.scala 196:40] - node bht_rd_addr_hashed_f = xor(_T_570, _T_571) @[el2_lib.scala 196:35] - node _T_572 = cat(btb_rd_addr_p1_f, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_573 = bits(_T_572, 9, 2) @[el2_lib.scala 196:16] - node _T_574 = bits(fghr, 7, 0) @[el2_lib.scala 196:40] - node bht_rd_addr_hashed_p1_f = xor(_T_573, _T_574) @[el2_lib.scala 196:35] - node _T_575 = eq(btb_wr_addr, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_576 = and(_T_575, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_577 = bits(_T_576, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + reg _T_530 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] + _T_530 <= rets_out[6] @[el2_lib.scala 514:16] + rets_out[0] <= _T_516 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[1] <= _T_518 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[2] <= _T_520 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[3] <= _T_522 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[4] <= _T_524 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[5] <= _T_526 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[6] <= _T_528 @[el2_ifu_bp_ctl.scala 395:12] + rets_out[7] <= _T_530 @[el2_ifu_bp_ctl.scala 395:12] + node _T_531 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 397:35] + node btb_valid = and(exu_mp_valid, _T_531) @[el2_ifu_bp_ctl.scala 397:32] + node _T_532 = or(io.exu_bp.exu_mp_pkt.bits.pcall, io.exu_bp.exu_mp_pkt.bits.pja) @[el2_ifu_bp_ctl.scala 401:89] + node _T_533 = or(io.exu_bp.exu_mp_pkt.bits.pret, io.exu_bp.exu_mp_pkt.bits.pja) @[el2_ifu_bp_ctl.scala 401:113] + node _T_534 = cat(_T_532, _T_533) @[Cat.scala 29:58] + node _T_535 = cat(_T_534, btb_valid) @[Cat.scala 29:58] + node _T_536 = cat(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[Cat.scala 29:58] + node _T_537 = cat(io.exu_bp.exu_mp_btag, io.exu_bp.exu_mp_pkt.bits.toffset) @[Cat.scala 29:58] + node _T_538 = cat(_T_537, _T_536) @[Cat.scala 29:58] + node btb_wr_data = cat(_T_538, _T_535) @[Cat.scala 29:58] + node exu_mp_valid_write = and(exu_mp_valid, io.exu_bp.exu_mp_pkt.bits.ataken) @[el2_ifu_bp_ctl.scala 402:41] + node _T_539 = eq(io.exu_bp.exu_mp_pkt.bits.way, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 405:26] + node _T_540 = and(_T_539, exu_mp_valid_write) @[el2_ifu_bp_ctl.scala 405:39] + node _T_541 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 405:63] + node _T_542 = and(_T_540, _T_541) @[el2_ifu_bp_ctl.scala 405:60] + node _T_543 = eq(dec_tlu_way_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 405:87] + node _T_544 = and(_T_543, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 405:104] + node btb_wr_en_way0 = or(_T_542, _T_544) @[el2_ifu_bp_ctl.scala 405:83] + node _T_545 = and(io.exu_bp.exu_mp_pkt.bits.way, exu_mp_valid_write) @[el2_ifu_bp_ctl.scala 406:36] + node _T_546 = eq(dec_tlu_error_wb, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 406:60] + node _T_547 = and(_T_545, _T_546) @[el2_ifu_bp_ctl.scala 406:57] + node _T_548 = and(dec_tlu_way_wb, dec_tlu_error_wb) @[el2_ifu_bp_ctl.scala 406:98] + node btb_wr_en_way1 = or(_T_547, _T_548) @[el2_ifu_bp_ctl.scala 406:80] + node _T_549 = bits(dec_tlu_error_wb, 0, 0) @[el2_ifu_bp_ctl.scala 409:42] + node btb_wr_addr = mux(_T_549, btb_error_addr_wb, io.exu_bp.exu_mp_index) @[el2_ifu_bp_ctl.scala 409:24] + node middle_of_bank = xor(io.exu_bp.exu_mp_pkt.bits.pc4, io.exu_bp.exu_mp_pkt.bits.boffset) @[el2_ifu_bp_ctl.scala 410:35] + node _T_550 = eq(io.exu_bp.exu_mp_pkt.bits.pcall, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 413:43] + node _T_551 = and(exu_mp_valid, _T_550) @[el2_ifu_bp_ctl.scala 413:41] + node _T_552 = eq(io.exu_bp.exu_mp_pkt.bits.pret, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 413:58] + node _T_553 = and(_T_551, _T_552) @[el2_ifu_bp_ctl.scala 413:56] + node _T_554 = eq(io.exu_bp.exu_mp_pkt.bits.pja, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 413:72] + node _T_555 = and(_T_553, _T_554) @[el2_ifu_bp_ctl.scala 413:70] + node _T_556 = bits(_T_555, 0, 0) @[Bitwise.scala 72:15] + node _T_557 = mux(_T_556, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_558 = not(middle_of_bank) @[el2_ifu_bp_ctl.scala 413:106] + node _T_559 = cat(middle_of_bank, _T_558) @[Cat.scala 29:58] + node bht_wr_en0 = and(_T_557, _T_559) @[el2_ifu_bp_ctl.scala 413:84] + node _T_560 = bits(io.dec_bp.dec_tlu_br0_r_pkt.valid, 0, 0) @[Bitwise.scala 72:15] + node _T_561 = mux(_T_560, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] + node _T_562 = not(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle) @[el2_ifu_bp_ctl.scala 414:75] + node _T_563 = cat(io.dec_bp.dec_tlu_br0_r_pkt.bits.middle, _T_562) @[Cat.scala 29:58] + node bht_wr_en2 = and(_T_561, _T_563) @[el2_ifu_bp_ctl.scala 414:46] + node _T_564 = cat(io.exu_bp.exu_mp_index, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_565 = bits(_T_564, 9, 2) @[el2_lib.scala 196:16] + node _T_566 = bits(io.exu_bp.exu_mp_eghr, 7, 0) @[el2_lib.scala 196:40] + node bht_wr_addr0 = xor(_T_565, _T_566) @[el2_lib.scala 196:35] + node _T_567 = cat(io.exu_bp.exu_i0_br_index_r, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_568 = bits(_T_567, 9, 2) @[el2_lib.scala 196:16] + node _T_569 = bits(io.exu_bp.exu_i0_br_fghr_r, 7, 0) @[el2_lib.scala 196:40] + node bht_wr_addr2 = xor(_T_568, _T_569) @[el2_lib.scala 196:35] + node _T_570 = cat(btb_rd_addr_f, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_571 = bits(_T_570, 9, 2) @[el2_lib.scala 196:16] + node _T_572 = bits(fghr, 7, 0) @[el2_lib.scala 196:40] + node bht_rd_addr_f = xor(_T_571, _T_572) @[el2_lib.scala 196:35] + node _T_573 = cat(btb_rd_addr_p1_f, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_574 = bits(_T_573, 9, 2) @[el2_lib.scala 196:16] + node _T_575 = bits(fghr, 7, 0) @[el2_lib.scala 196:40] + node bht_rd_addr_hashed_p1_f = xor(_T_574, _T_575) @[el2_lib.scala 196:35] + node _T_576 = eq(btb_wr_addr, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_577 = and(_T_576, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_578 = bits(_T_577, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_10 of rvclkhdr_104 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_10.io.en <= _T_577 @[el2_lib.scala 511:17] + rvclkhdr_10.io.en <= _T_578 @[el2_lib.scala 511:17] rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_0 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_0 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_578 = eq(btb_wr_addr, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_579 = and(_T_578, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_580 = bits(_T_579, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_579 = eq(btb_wr_addr, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_580 = and(_T_579, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_581 = bits(_T_580, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_11 of rvclkhdr_105 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_11.io.en <= _T_580 @[el2_lib.scala 511:17] + rvclkhdr_11.io.en <= _T_581 @[el2_lib.scala 511:17] rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_1 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_1 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_581 = eq(btb_wr_addr, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_582 = and(_T_581, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_583 = bits(_T_582, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_582 = eq(btb_wr_addr, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_583 = and(_T_582, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_584 = bits(_T_583, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_12 of rvclkhdr_106 @[el2_lib.scala 508:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_12.io.en <= _T_583 @[el2_lib.scala 511:17] + rvclkhdr_12.io.en <= _T_584 @[el2_lib.scala 511:17] rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_2 : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_2 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_584 = eq(btb_wr_addr, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_585 = and(_T_584, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_586 = bits(_T_585, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_585 = eq(btb_wr_addr, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_586 = and(_T_585, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_587 = bits(_T_586, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_13 of rvclkhdr_107 @[el2_lib.scala 508:23] rvclkhdr_13.clock <= clock rvclkhdr_13.reset <= reset rvclkhdr_13.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_13.io.en <= _T_586 @[el2_lib.scala 511:17] + rvclkhdr_13.io.en <= _T_587 @[el2_lib.scala 511:17] rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_3 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_3 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_587 = eq(btb_wr_addr, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_588 = and(_T_587, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_589 = bits(_T_588, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_588 = eq(btb_wr_addr, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_589 = and(_T_588, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_590 = bits(_T_589, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_14 of rvclkhdr_108 @[el2_lib.scala 508:23] rvclkhdr_14.clock <= clock rvclkhdr_14.reset <= reset rvclkhdr_14.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_14.io.en <= _T_589 @[el2_lib.scala 511:17] + rvclkhdr_14.io.en <= _T_590 @[el2_lib.scala 511:17] rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_4 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_4 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_590 = eq(btb_wr_addr, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_591 = and(_T_590, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_592 = bits(_T_591, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_591 = eq(btb_wr_addr, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_592 = and(_T_591, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_593 = bits(_T_592, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_15 of rvclkhdr_109 @[el2_lib.scala 508:23] rvclkhdr_15.clock <= clock rvclkhdr_15.reset <= reset rvclkhdr_15.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_15.io.en <= _T_592 @[el2_lib.scala 511:17] + rvclkhdr_15.io.en <= _T_593 @[el2_lib.scala 511:17] rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_5 : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_5 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_593 = eq(btb_wr_addr, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_594 = and(_T_593, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_595 = bits(_T_594, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_594 = eq(btb_wr_addr, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_595 = and(_T_594, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_596 = bits(_T_595, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_16 of rvclkhdr_110 @[el2_lib.scala 508:23] rvclkhdr_16.clock <= clock rvclkhdr_16.reset <= reset rvclkhdr_16.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_16.io.en <= _T_595 @[el2_lib.scala 511:17] + rvclkhdr_16.io.en <= _T_596 @[el2_lib.scala 511:17] rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_6 : UInt, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_6 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_596 = eq(btb_wr_addr, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_597 = and(_T_596, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_598 = bits(_T_597, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_597 = eq(btb_wr_addr, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_598 = and(_T_597, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_599 = bits(_T_598, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_17 of rvclkhdr_111 @[el2_lib.scala 508:23] rvclkhdr_17.clock <= clock rvclkhdr_17.reset <= reset rvclkhdr_17.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_17.io.en <= _T_598 @[el2_lib.scala 511:17] + rvclkhdr_17.io.en <= _T_599 @[el2_lib.scala 511:17] rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_7 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_7 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_599 = eq(btb_wr_addr, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_600 = and(_T_599, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_601 = bits(_T_600, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_600 = eq(btb_wr_addr, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_601 = and(_T_600, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_602 = bits(_T_601, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_18 of rvclkhdr_112 @[el2_lib.scala 508:23] rvclkhdr_18.clock <= clock rvclkhdr_18.reset <= reset rvclkhdr_18.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_18.io.en <= _T_601 @[el2_lib.scala 511:17] + rvclkhdr_18.io.en <= _T_602 @[el2_lib.scala 511:17] rvclkhdr_18.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_8 : UInt, rvclkhdr_18.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_8 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_602 = eq(btb_wr_addr, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_603 = and(_T_602, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_604 = bits(_T_603, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_603 = eq(btb_wr_addr, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_604 = and(_T_603, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_605 = bits(_T_604, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_19 of rvclkhdr_113 @[el2_lib.scala 508:23] rvclkhdr_19.clock <= clock rvclkhdr_19.reset <= reset rvclkhdr_19.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_19.io.en <= _T_604 @[el2_lib.scala 511:17] + rvclkhdr_19.io.en <= _T_605 @[el2_lib.scala 511:17] rvclkhdr_19.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_9 : UInt, rvclkhdr_19.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_9 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_605 = eq(btb_wr_addr, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_606 = and(_T_605, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_607 = bits(_T_606, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_606 = eq(btb_wr_addr, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_607 = and(_T_606, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_608 = bits(_T_607, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_20 of rvclkhdr_114 @[el2_lib.scala 508:23] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset rvclkhdr_20.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_20.io.en <= _T_607 @[el2_lib.scala 511:17] + rvclkhdr_20.io.en <= _T_608 @[el2_lib.scala 511:17] rvclkhdr_20.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_10 : UInt, rvclkhdr_20.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_10 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_608 = eq(btb_wr_addr, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_609 = and(_T_608, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_610 = bits(_T_609, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_609 = eq(btb_wr_addr, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_610 = and(_T_609, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_611 = bits(_T_610, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_21 of rvclkhdr_115 @[el2_lib.scala 508:23] rvclkhdr_21.clock <= clock rvclkhdr_21.reset <= reset rvclkhdr_21.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_21.io.en <= _T_610 @[el2_lib.scala 511:17] + rvclkhdr_21.io.en <= _T_611 @[el2_lib.scala 511:17] rvclkhdr_21.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_11 : UInt, rvclkhdr_21.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_11 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_611 = eq(btb_wr_addr, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_612 = and(_T_611, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_613 = bits(_T_612, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_612 = eq(btb_wr_addr, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_613 = and(_T_612, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_614 = bits(_T_613, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_22 of rvclkhdr_116 @[el2_lib.scala 508:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset rvclkhdr_22.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_22.io.en <= _T_613 @[el2_lib.scala 511:17] + rvclkhdr_22.io.en <= _T_614 @[el2_lib.scala 511:17] rvclkhdr_22.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_12 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_12 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_614 = eq(btb_wr_addr, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_615 = and(_T_614, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_616 = bits(_T_615, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_615 = eq(btb_wr_addr, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_616 = and(_T_615, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_617 = bits(_T_616, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_23 of rvclkhdr_117 @[el2_lib.scala 508:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset rvclkhdr_23.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_23.io.en <= _T_616 @[el2_lib.scala 511:17] + rvclkhdr_23.io.en <= _T_617 @[el2_lib.scala 511:17] rvclkhdr_23.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_13 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_13 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_617 = eq(btb_wr_addr, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_618 = and(_T_617, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_619 = bits(_T_618, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_618 = eq(btb_wr_addr, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_619 = and(_T_618, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_620 = bits(_T_619, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_24 of rvclkhdr_118 @[el2_lib.scala 508:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset rvclkhdr_24.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_24.io.en <= _T_619 @[el2_lib.scala 511:17] + rvclkhdr_24.io.en <= _T_620 @[el2_lib.scala 511:17] rvclkhdr_24.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_14 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_14 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_620 = eq(btb_wr_addr, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_621 = and(_T_620, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_622 = bits(_T_621, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_621 = eq(btb_wr_addr, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_622 = and(_T_621, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_623 = bits(_T_622, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_25 of rvclkhdr_119 @[el2_lib.scala 508:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset rvclkhdr_25.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_25.io.en <= _T_622 @[el2_lib.scala 511:17] + rvclkhdr_25.io.en <= _T_623 @[el2_lib.scala 511:17] rvclkhdr_25.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_15 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_15 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_623 = eq(btb_wr_addr, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_624 = and(_T_623, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_625 = bits(_T_624, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_624 = eq(btb_wr_addr, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_625 = and(_T_624, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_626 = bits(_T_625, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_26 of rvclkhdr_120 @[el2_lib.scala 508:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset rvclkhdr_26.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_26.io.en <= _T_625 @[el2_lib.scala 511:17] + rvclkhdr_26.io.en <= _T_626 @[el2_lib.scala 511:17] rvclkhdr_26.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_16 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_16 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_626 = eq(btb_wr_addr, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_627 = and(_T_626, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_628 = bits(_T_627, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_627 = eq(btb_wr_addr, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_628 = and(_T_627, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_629 = bits(_T_628, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_27 of rvclkhdr_121 @[el2_lib.scala 508:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset rvclkhdr_27.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_27.io.en <= _T_628 @[el2_lib.scala 511:17] + rvclkhdr_27.io.en <= _T_629 @[el2_lib.scala 511:17] rvclkhdr_27.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_17 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_17 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_629 = eq(btb_wr_addr, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_630 = and(_T_629, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_631 = bits(_T_630, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_630 = eq(btb_wr_addr, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_631 = and(_T_630, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_632 = bits(_T_631, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_28 of rvclkhdr_122 @[el2_lib.scala 508:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset rvclkhdr_28.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_28.io.en <= _T_631 @[el2_lib.scala 511:17] + rvclkhdr_28.io.en <= _T_632 @[el2_lib.scala 511:17] rvclkhdr_28.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_18 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_18 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_632 = eq(btb_wr_addr, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_633 = and(_T_632, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_634 = bits(_T_633, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_633 = eq(btb_wr_addr, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_634 = and(_T_633, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_635 = bits(_T_634, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_29 of rvclkhdr_123 @[el2_lib.scala 508:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset rvclkhdr_29.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_29.io.en <= _T_634 @[el2_lib.scala 511:17] + rvclkhdr_29.io.en <= _T_635 @[el2_lib.scala 511:17] rvclkhdr_29.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_19 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_19 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_635 = eq(btb_wr_addr, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_636 = and(_T_635, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_637 = bits(_T_636, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_636 = eq(btb_wr_addr, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_637 = and(_T_636, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_638 = bits(_T_637, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_30 of rvclkhdr_124 @[el2_lib.scala 508:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset rvclkhdr_30.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_30.io.en <= _T_637 @[el2_lib.scala 511:17] + rvclkhdr_30.io.en <= _T_638 @[el2_lib.scala 511:17] rvclkhdr_30.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_20 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_20 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_638 = eq(btb_wr_addr, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_639 = and(_T_638, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_640 = bits(_T_639, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_639 = eq(btb_wr_addr, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_640 = and(_T_639, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_641 = bits(_T_640, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_31 of rvclkhdr_125 @[el2_lib.scala 508:23] rvclkhdr_31.clock <= clock rvclkhdr_31.reset <= reset rvclkhdr_31.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_31.io.en <= _T_640 @[el2_lib.scala 511:17] + rvclkhdr_31.io.en <= _T_641 @[el2_lib.scala 511:17] rvclkhdr_31.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_21 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_21 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_641 = eq(btb_wr_addr, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_642 = and(_T_641, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_643 = bits(_T_642, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_642 = eq(btb_wr_addr, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_643 = and(_T_642, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_644 = bits(_T_643, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_32 of rvclkhdr_126 @[el2_lib.scala 508:23] rvclkhdr_32.clock <= clock rvclkhdr_32.reset <= reset rvclkhdr_32.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_32.io.en <= _T_643 @[el2_lib.scala 511:17] + rvclkhdr_32.io.en <= _T_644 @[el2_lib.scala 511:17] rvclkhdr_32.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_22 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_22 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_644 = eq(btb_wr_addr, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_645 = and(_T_644, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_646 = bits(_T_645, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_645 = eq(btb_wr_addr, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_646 = and(_T_645, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_647 = bits(_T_646, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_33 of rvclkhdr_127 @[el2_lib.scala 508:23] rvclkhdr_33.clock <= clock rvclkhdr_33.reset <= reset rvclkhdr_33.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_33.io.en <= _T_646 @[el2_lib.scala 511:17] + rvclkhdr_33.io.en <= _T_647 @[el2_lib.scala 511:17] rvclkhdr_33.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_23 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_23 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_647 = eq(btb_wr_addr, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_648 = and(_T_647, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_649 = bits(_T_648, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_648 = eq(btb_wr_addr, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_649 = and(_T_648, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_650 = bits(_T_649, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_34 of rvclkhdr_128 @[el2_lib.scala 508:23] rvclkhdr_34.clock <= clock rvclkhdr_34.reset <= reset rvclkhdr_34.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_34.io.en <= _T_649 @[el2_lib.scala 511:17] + rvclkhdr_34.io.en <= _T_650 @[el2_lib.scala 511:17] rvclkhdr_34.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_24 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_24 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_650 = eq(btb_wr_addr, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_651 = and(_T_650, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_652 = bits(_T_651, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_651 = eq(btb_wr_addr, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_652 = and(_T_651, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_653 = bits(_T_652, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_35 of rvclkhdr_129 @[el2_lib.scala 508:23] rvclkhdr_35.clock <= clock rvclkhdr_35.reset <= reset rvclkhdr_35.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_35.io.en <= _T_652 @[el2_lib.scala 511:17] + rvclkhdr_35.io.en <= _T_653 @[el2_lib.scala 511:17] rvclkhdr_35.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_25 : UInt, rvclkhdr_35.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_25 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_653 = eq(btb_wr_addr, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_654 = and(_T_653, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_655 = bits(_T_654, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_654 = eq(btb_wr_addr, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_655 = and(_T_654, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_656 = bits(_T_655, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_36 of rvclkhdr_130 @[el2_lib.scala 508:23] rvclkhdr_36.clock <= clock rvclkhdr_36.reset <= reset rvclkhdr_36.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_36.io.en <= _T_655 @[el2_lib.scala 511:17] + rvclkhdr_36.io.en <= _T_656 @[el2_lib.scala 511:17] rvclkhdr_36.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_26 : UInt, rvclkhdr_36.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_26 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_656 = eq(btb_wr_addr, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_657 = and(_T_656, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_658 = bits(_T_657, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_657 = eq(btb_wr_addr, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_658 = and(_T_657, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_659 = bits(_T_658, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_37 of rvclkhdr_131 @[el2_lib.scala 508:23] rvclkhdr_37.clock <= clock rvclkhdr_37.reset <= reset rvclkhdr_37.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_37.io.en <= _T_658 @[el2_lib.scala 511:17] + rvclkhdr_37.io.en <= _T_659 @[el2_lib.scala 511:17] rvclkhdr_37.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_27 : UInt, rvclkhdr_37.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_27 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_659 = eq(btb_wr_addr, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_660 = and(_T_659, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_661 = bits(_T_660, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_660 = eq(btb_wr_addr, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_661 = and(_T_660, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_662 = bits(_T_661, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_38 of rvclkhdr_132 @[el2_lib.scala 508:23] rvclkhdr_38.clock <= clock rvclkhdr_38.reset <= reset rvclkhdr_38.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_38.io.en <= _T_661 @[el2_lib.scala 511:17] + rvclkhdr_38.io.en <= _T_662 @[el2_lib.scala 511:17] rvclkhdr_38.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_28 : UInt, rvclkhdr_38.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_28 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_662 = eq(btb_wr_addr, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_663 = and(_T_662, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_664 = bits(_T_663, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_663 = eq(btb_wr_addr, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_664 = and(_T_663, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_665 = bits(_T_664, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_39 of rvclkhdr_133 @[el2_lib.scala 508:23] rvclkhdr_39.clock <= clock rvclkhdr_39.reset <= reset rvclkhdr_39.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_39.io.en <= _T_664 @[el2_lib.scala 511:17] + rvclkhdr_39.io.en <= _T_665 @[el2_lib.scala 511:17] rvclkhdr_39.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_29 : UInt, rvclkhdr_39.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_29 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_665 = eq(btb_wr_addr, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_666 = and(_T_665, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_667 = bits(_T_666, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_666 = eq(btb_wr_addr, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_667 = and(_T_666, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_668 = bits(_T_667, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_40 of rvclkhdr_134 @[el2_lib.scala 508:23] rvclkhdr_40.clock <= clock rvclkhdr_40.reset <= reset rvclkhdr_40.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_40.io.en <= _T_667 @[el2_lib.scala 511:17] + rvclkhdr_40.io.en <= _T_668 @[el2_lib.scala 511:17] rvclkhdr_40.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_30 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_30 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_668 = eq(btb_wr_addr, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_669 = and(_T_668, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_670 = bits(_T_669, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_669 = eq(btb_wr_addr, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_670 = and(_T_669, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_671 = bits(_T_670, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_41 of rvclkhdr_135 @[el2_lib.scala 508:23] rvclkhdr_41.clock <= clock rvclkhdr_41.reset <= reset rvclkhdr_41.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_41.io.en <= _T_670 @[el2_lib.scala 511:17] + rvclkhdr_41.io.en <= _T_671 @[el2_lib.scala 511:17] rvclkhdr_41.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_31 : UInt, rvclkhdr_41.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_31 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_671 = eq(btb_wr_addr, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_672 = and(_T_671, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_673 = bits(_T_672, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_672 = eq(btb_wr_addr, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_673 = and(_T_672, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_674 = bits(_T_673, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_42 of rvclkhdr_136 @[el2_lib.scala 508:23] rvclkhdr_42.clock <= clock rvclkhdr_42.reset <= reset rvclkhdr_42.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_42.io.en <= _T_673 @[el2_lib.scala 511:17] + rvclkhdr_42.io.en <= _T_674 @[el2_lib.scala 511:17] rvclkhdr_42.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_32 : UInt, rvclkhdr_42.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_32 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_674 = eq(btb_wr_addr, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_675 = and(_T_674, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_676 = bits(_T_675, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_675 = eq(btb_wr_addr, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_676 = and(_T_675, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_677 = bits(_T_676, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_43 of rvclkhdr_137 @[el2_lib.scala 508:23] rvclkhdr_43.clock <= clock rvclkhdr_43.reset <= reset rvclkhdr_43.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_43.io.en <= _T_676 @[el2_lib.scala 511:17] + rvclkhdr_43.io.en <= _T_677 @[el2_lib.scala 511:17] rvclkhdr_43.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_33 : UInt, rvclkhdr_43.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_33 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_677 = eq(btb_wr_addr, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_678 = and(_T_677, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_679 = bits(_T_678, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_678 = eq(btb_wr_addr, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_679 = and(_T_678, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_680 = bits(_T_679, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_44 of rvclkhdr_138 @[el2_lib.scala 508:23] rvclkhdr_44.clock <= clock rvclkhdr_44.reset <= reset rvclkhdr_44.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_44.io.en <= _T_679 @[el2_lib.scala 511:17] + rvclkhdr_44.io.en <= _T_680 @[el2_lib.scala 511:17] rvclkhdr_44.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_34 : UInt, rvclkhdr_44.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_34 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_680 = eq(btb_wr_addr, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_681 = and(_T_680, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_682 = bits(_T_681, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_681 = eq(btb_wr_addr, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_682 = and(_T_681, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_683 = bits(_T_682, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_45 of rvclkhdr_139 @[el2_lib.scala 508:23] rvclkhdr_45.clock <= clock rvclkhdr_45.reset <= reset rvclkhdr_45.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_45.io.en <= _T_682 @[el2_lib.scala 511:17] + rvclkhdr_45.io.en <= _T_683 @[el2_lib.scala 511:17] rvclkhdr_45.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_35 : UInt, rvclkhdr_45.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_35 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_683 = eq(btb_wr_addr, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_684 = and(_T_683, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_685 = bits(_T_684, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_684 = eq(btb_wr_addr, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_685 = and(_T_684, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_686 = bits(_T_685, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_46 of rvclkhdr_140 @[el2_lib.scala 508:23] rvclkhdr_46.clock <= clock rvclkhdr_46.reset <= reset rvclkhdr_46.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_46.io.en <= _T_685 @[el2_lib.scala 511:17] + rvclkhdr_46.io.en <= _T_686 @[el2_lib.scala 511:17] rvclkhdr_46.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_36 : UInt, rvclkhdr_46.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_36 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_686 = eq(btb_wr_addr, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_687 = and(_T_686, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_688 = bits(_T_687, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_687 = eq(btb_wr_addr, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_688 = and(_T_687, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_689 = bits(_T_688, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_47 of rvclkhdr_141 @[el2_lib.scala 508:23] rvclkhdr_47.clock <= clock rvclkhdr_47.reset <= reset rvclkhdr_47.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_47.io.en <= _T_688 @[el2_lib.scala 511:17] + rvclkhdr_47.io.en <= _T_689 @[el2_lib.scala 511:17] rvclkhdr_47.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_37 : UInt, rvclkhdr_47.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_37 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_689 = eq(btb_wr_addr, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_690 = and(_T_689, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_691 = bits(_T_690, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_690 = eq(btb_wr_addr, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_691 = and(_T_690, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_692 = bits(_T_691, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_48 of rvclkhdr_142 @[el2_lib.scala 508:23] rvclkhdr_48.clock <= clock rvclkhdr_48.reset <= reset rvclkhdr_48.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_48.io.en <= _T_691 @[el2_lib.scala 511:17] + rvclkhdr_48.io.en <= _T_692 @[el2_lib.scala 511:17] rvclkhdr_48.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_38 : UInt, rvclkhdr_48.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_38 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_692 = eq(btb_wr_addr, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_693 = and(_T_692, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_694 = bits(_T_693, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_693 = eq(btb_wr_addr, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_694 = and(_T_693, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_695 = bits(_T_694, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_49 of rvclkhdr_143 @[el2_lib.scala 508:23] rvclkhdr_49.clock <= clock rvclkhdr_49.reset <= reset rvclkhdr_49.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_49.io.en <= _T_694 @[el2_lib.scala 511:17] + rvclkhdr_49.io.en <= _T_695 @[el2_lib.scala 511:17] rvclkhdr_49.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_39 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_39 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_695 = eq(btb_wr_addr, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_696 = and(_T_695, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_697 = bits(_T_696, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_696 = eq(btb_wr_addr, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_697 = and(_T_696, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_698 = bits(_T_697, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_50 of rvclkhdr_144 @[el2_lib.scala 508:23] rvclkhdr_50.clock <= clock rvclkhdr_50.reset <= reset rvclkhdr_50.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_50.io.en <= _T_697 @[el2_lib.scala 511:17] + rvclkhdr_50.io.en <= _T_698 @[el2_lib.scala 511:17] rvclkhdr_50.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_40 : UInt, rvclkhdr_50.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_40 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_698 = eq(btb_wr_addr, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_699 = and(_T_698, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_700 = bits(_T_699, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_699 = eq(btb_wr_addr, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_700 = and(_T_699, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_701 = bits(_T_700, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_51 of rvclkhdr_145 @[el2_lib.scala 508:23] rvclkhdr_51.clock <= clock rvclkhdr_51.reset <= reset rvclkhdr_51.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_51.io.en <= _T_700 @[el2_lib.scala 511:17] + rvclkhdr_51.io.en <= _T_701 @[el2_lib.scala 511:17] rvclkhdr_51.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_41 : UInt, rvclkhdr_51.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_41 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_701 = eq(btb_wr_addr, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_702 = and(_T_701, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_703 = bits(_T_702, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_702 = eq(btb_wr_addr, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_703 = and(_T_702, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_704 = bits(_T_703, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_52 of rvclkhdr_146 @[el2_lib.scala 508:23] rvclkhdr_52.clock <= clock rvclkhdr_52.reset <= reset rvclkhdr_52.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_52.io.en <= _T_703 @[el2_lib.scala 511:17] + rvclkhdr_52.io.en <= _T_704 @[el2_lib.scala 511:17] rvclkhdr_52.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_42 : UInt, rvclkhdr_52.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_42 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_704 = eq(btb_wr_addr, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_705 = and(_T_704, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_706 = bits(_T_705, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_705 = eq(btb_wr_addr, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_706 = and(_T_705, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_707 = bits(_T_706, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_53 of rvclkhdr_147 @[el2_lib.scala 508:23] rvclkhdr_53.clock <= clock rvclkhdr_53.reset <= reset rvclkhdr_53.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_53.io.en <= _T_706 @[el2_lib.scala 511:17] + rvclkhdr_53.io.en <= _T_707 @[el2_lib.scala 511:17] rvclkhdr_53.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_43 : UInt, rvclkhdr_53.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_43 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_707 = eq(btb_wr_addr, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_708 = and(_T_707, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_709 = bits(_T_708, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_708 = eq(btb_wr_addr, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_709 = and(_T_708, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_710 = bits(_T_709, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_54 of rvclkhdr_148 @[el2_lib.scala 508:23] rvclkhdr_54.clock <= clock rvclkhdr_54.reset <= reset rvclkhdr_54.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_54.io.en <= _T_709 @[el2_lib.scala 511:17] + rvclkhdr_54.io.en <= _T_710 @[el2_lib.scala 511:17] rvclkhdr_54.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_44 : UInt, rvclkhdr_54.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_44 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_710 = eq(btb_wr_addr, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_711 = and(_T_710, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_712 = bits(_T_711, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_711 = eq(btb_wr_addr, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_712 = and(_T_711, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_713 = bits(_T_712, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_55 of rvclkhdr_149 @[el2_lib.scala 508:23] rvclkhdr_55.clock <= clock rvclkhdr_55.reset <= reset rvclkhdr_55.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_55.io.en <= _T_712 @[el2_lib.scala 511:17] + rvclkhdr_55.io.en <= _T_713 @[el2_lib.scala 511:17] rvclkhdr_55.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_45 : UInt, rvclkhdr_55.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_45 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_713 = eq(btb_wr_addr, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_714 = and(_T_713, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_715 = bits(_T_714, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_714 = eq(btb_wr_addr, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_715 = and(_T_714, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_716 = bits(_T_715, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_56 of rvclkhdr_150 @[el2_lib.scala 508:23] rvclkhdr_56.clock <= clock rvclkhdr_56.reset <= reset rvclkhdr_56.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_56.io.en <= _T_715 @[el2_lib.scala 511:17] + rvclkhdr_56.io.en <= _T_716 @[el2_lib.scala 511:17] rvclkhdr_56.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_46 : UInt, rvclkhdr_56.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_46 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_716 = eq(btb_wr_addr, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_717 = and(_T_716, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_718 = bits(_T_717, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_717 = eq(btb_wr_addr, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_718 = and(_T_717, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_719 = bits(_T_718, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_57 of rvclkhdr_151 @[el2_lib.scala 508:23] rvclkhdr_57.clock <= clock rvclkhdr_57.reset <= reset rvclkhdr_57.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_57.io.en <= _T_718 @[el2_lib.scala 511:17] + rvclkhdr_57.io.en <= _T_719 @[el2_lib.scala 511:17] rvclkhdr_57.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_47 : UInt, rvclkhdr_57.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_47 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_719 = eq(btb_wr_addr, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_720 = and(_T_719, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_721 = bits(_T_720, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_720 = eq(btb_wr_addr, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_721 = and(_T_720, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_722 = bits(_T_721, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_58 of rvclkhdr_152 @[el2_lib.scala 508:23] rvclkhdr_58.clock <= clock rvclkhdr_58.reset <= reset rvclkhdr_58.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_58.io.en <= _T_721 @[el2_lib.scala 511:17] + rvclkhdr_58.io.en <= _T_722 @[el2_lib.scala 511:17] rvclkhdr_58.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_48 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_48 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_722 = eq(btb_wr_addr, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_723 = and(_T_722, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_724 = bits(_T_723, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_723 = eq(btb_wr_addr, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_724 = and(_T_723, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_725 = bits(_T_724, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_59 of rvclkhdr_153 @[el2_lib.scala 508:23] rvclkhdr_59.clock <= clock rvclkhdr_59.reset <= reset rvclkhdr_59.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_59.io.en <= _T_724 @[el2_lib.scala 511:17] + rvclkhdr_59.io.en <= _T_725 @[el2_lib.scala 511:17] rvclkhdr_59.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_49 : UInt, rvclkhdr_59.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_49 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_725 = eq(btb_wr_addr, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_726 = and(_T_725, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_727 = bits(_T_726, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_726 = eq(btb_wr_addr, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_727 = and(_T_726, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_728 = bits(_T_727, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_60 of rvclkhdr_154 @[el2_lib.scala 508:23] rvclkhdr_60.clock <= clock rvclkhdr_60.reset <= reset rvclkhdr_60.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_60.io.en <= _T_727 @[el2_lib.scala 511:17] + rvclkhdr_60.io.en <= _T_728 @[el2_lib.scala 511:17] rvclkhdr_60.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_50 : UInt, rvclkhdr_60.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_50 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_728 = eq(btb_wr_addr, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_729 = and(_T_728, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_730 = bits(_T_729, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_729 = eq(btb_wr_addr, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_730 = and(_T_729, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_731 = bits(_T_730, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_61 of rvclkhdr_155 @[el2_lib.scala 508:23] rvclkhdr_61.clock <= clock rvclkhdr_61.reset <= reset rvclkhdr_61.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_61.io.en <= _T_730 @[el2_lib.scala 511:17] + rvclkhdr_61.io.en <= _T_731 @[el2_lib.scala 511:17] rvclkhdr_61.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_51 : UInt, rvclkhdr_61.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_51 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_731 = eq(btb_wr_addr, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_732 = and(_T_731, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_733 = bits(_T_732, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_732 = eq(btb_wr_addr, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_733 = and(_T_732, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_734 = bits(_T_733, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_62 of rvclkhdr_156 @[el2_lib.scala 508:23] rvclkhdr_62.clock <= clock rvclkhdr_62.reset <= reset rvclkhdr_62.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_62.io.en <= _T_733 @[el2_lib.scala 511:17] + rvclkhdr_62.io.en <= _T_734 @[el2_lib.scala 511:17] rvclkhdr_62.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_52 : UInt, rvclkhdr_62.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_52 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_734 = eq(btb_wr_addr, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_735 = and(_T_734, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_736 = bits(_T_735, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_735 = eq(btb_wr_addr, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_736 = and(_T_735, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_737 = bits(_T_736, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_63 of rvclkhdr_157 @[el2_lib.scala 508:23] rvclkhdr_63.clock <= clock rvclkhdr_63.reset <= reset rvclkhdr_63.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_63.io.en <= _T_736 @[el2_lib.scala 511:17] + rvclkhdr_63.io.en <= _T_737 @[el2_lib.scala 511:17] rvclkhdr_63.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_53 : UInt, rvclkhdr_63.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_53 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_737 = eq(btb_wr_addr, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_738 = and(_T_737, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_739 = bits(_T_738, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_738 = eq(btb_wr_addr, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_739 = and(_T_738, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_740 = bits(_T_739, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_64 of rvclkhdr_158 @[el2_lib.scala 508:23] rvclkhdr_64.clock <= clock rvclkhdr_64.reset <= reset rvclkhdr_64.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_64.io.en <= _T_739 @[el2_lib.scala 511:17] + rvclkhdr_64.io.en <= _T_740 @[el2_lib.scala 511:17] rvclkhdr_64.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_54 : UInt, rvclkhdr_64.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_54 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_740 = eq(btb_wr_addr, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_741 = and(_T_740, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_742 = bits(_T_741, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_741 = eq(btb_wr_addr, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_742 = and(_T_741, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_743 = bits(_T_742, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_65 of rvclkhdr_159 @[el2_lib.scala 508:23] rvclkhdr_65.clock <= clock rvclkhdr_65.reset <= reset rvclkhdr_65.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_65.io.en <= _T_742 @[el2_lib.scala 511:17] + rvclkhdr_65.io.en <= _T_743 @[el2_lib.scala 511:17] rvclkhdr_65.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_55 : UInt, rvclkhdr_65.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_55 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_743 = eq(btb_wr_addr, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_744 = and(_T_743, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_745 = bits(_T_744, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_744 = eq(btb_wr_addr, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_745 = and(_T_744, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_746 = bits(_T_745, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_66 of rvclkhdr_160 @[el2_lib.scala 508:23] rvclkhdr_66.clock <= clock rvclkhdr_66.reset <= reset rvclkhdr_66.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_66.io.en <= _T_745 @[el2_lib.scala 511:17] + rvclkhdr_66.io.en <= _T_746 @[el2_lib.scala 511:17] rvclkhdr_66.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_56 : UInt, rvclkhdr_66.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_56 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_746 = eq(btb_wr_addr, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_747 = and(_T_746, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_748 = bits(_T_747, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_747 = eq(btb_wr_addr, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_748 = and(_T_747, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_749 = bits(_T_748, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_67 of rvclkhdr_161 @[el2_lib.scala 508:23] rvclkhdr_67.clock <= clock rvclkhdr_67.reset <= reset rvclkhdr_67.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_67.io.en <= _T_748 @[el2_lib.scala 511:17] + rvclkhdr_67.io.en <= _T_749 @[el2_lib.scala 511:17] rvclkhdr_67.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_57 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_57 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_749 = eq(btb_wr_addr, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_750 = and(_T_749, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_751 = bits(_T_750, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_750 = eq(btb_wr_addr, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_751 = and(_T_750, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_752 = bits(_T_751, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_68 of rvclkhdr_162 @[el2_lib.scala 508:23] rvclkhdr_68.clock <= clock rvclkhdr_68.reset <= reset rvclkhdr_68.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_68.io.en <= _T_751 @[el2_lib.scala 511:17] + rvclkhdr_68.io.en <= _T_752 @[el2_lib.scala 511:17] rvclkhdr_68.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_58 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_58 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_752 = eq(btb_wr_addr, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_753 = and(_T_752, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_754 = bits(_T_753, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_753 = eq(btb_wr_addr, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_754 = and(_T_753, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_755 = bits(_T_754, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_69 of rvclkhdr_163 @[el2_lib.scala 508:23] rvclkhdr_69.clock <= clock rvclkhdr_69.reset <= reset rvclkhdr_69.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_69.io.en <= _T_754 @[el2_lib.scala 511:17] + rvclkhdr_69.io.en <= _T_755 @[el2_lib.scala 511:17] rvclkhdr_69.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_59 : UInt, rvclkhdr_69.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_59 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_755 = eq(btb_wr_addr, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_756 = and(_T_755, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_757 = bits(_T_756, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_756 = eq(btb_wr_addr, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_757 = and(_T_756, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_758 = bits(_T_757, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_70 of rvclkhdr_164 @[el2_lib.scala 508:23] rvclkhdr_70.clock <= clock rvclkhdr_70.reset <= reset rvclkhdr_70.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_70.io.en <= _T_757 @[el2_lib.scala 511:17] + rvclkhdr_70.io.en <= _T_758 @[el2_lib.scala 511:17] rvclkhdr_70.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_60 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_60 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_758 = eq(btb_wr_addr, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_759 = and(_T_758, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_760 = bits(_T_759, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_759 = eq(btb_wr_addr, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_760 = and(_T_759, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_761 = bits(_T_760, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_71 of rvclkhdr_165 @[el2_lib.scala 508:23] rvclkhdr_71.clock <= clock rvclkhdr_71.reset <= reset rvclkhdr_71.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_71.io.en <= _T_760 @[el2_lib.scala 511:17] + rvclkhdr_71.io.en <= _T_761 @[el2_lib.scala 511:17] rvclkhdr_71.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_61 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_61 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_761 = eq(btb_wr_addr, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_762 = and(_T_761, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_763 = bits(_T_762, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_762 = eq(btb_wr_addr, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_763 = and(_T_762, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_764 = bits(_T_763, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_72 of rvclkhdr_166 @[el2_lib.scala 508:23] rvclkhdr_72.clock <= clock rvclkhdr_72.reset <= reset rvclkhdr_72.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_72.io.en <= _T_763 @[el2_lib.scala 511:17] + rvclkhdr_72.io.en <= _T_764 @[el2_lib.scala 511:17] rvclkhdr_72.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_62 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_62 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_764 = eq(btb_wr_addr, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_765 = and(_T_764, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_766 = bits(_T_765, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_765 = eq(btb_wr_addr, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_766 = and(_T_765, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_767 = bits(_T_766, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_73 of rvclkhdr_167 @[el2_lib.scala 508:23] rvclkhdr_73.clock <= clock rvclkhdr_73.reset <= reset rvclkhdr_73.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_73.io.en <= _T_766 @[el2_lib.scala 511:17] + rvclkhdr_73.io.en <= _T_767 @[el2_lib.scala 511:17] rvclkhdr_73.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_63 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_63 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_767 = eq(btb_wr_addr, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_768 = and(_T_767, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_769 = bits(_T_768, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_768 = eq(btb_wr_addr, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_769 = and(_T_768, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_770 = bits(_T_769, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_74 of rvclkhdr_168 @[el2_lib.scala 508:23] rvclkhdr_74.clock <= clock rvclkhdr_74.reset <= reset rvclkhdr_74.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_74.io.en <= _T_769 @[el2_lib.scala 511:17] + rvclkhdr_74.io.en <= _T_770 @[el2_lib.scala 511:17] rvclkhdr_74.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_64 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_64 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_770 = eq(btb_wr_addr, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_771 = and(_T_770, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_772 = bits(_T_771, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_771 = eq(btb_wr_addr, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_772 = and(_T_771, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_773 = bits(_T_772, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_75 of rvclkhdr_169 @[el2_lib.scala 508:23] rvclkhdr_75.clock <= clock rvclkhdr_75.reset <= reset rvclkhdr_75.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_75.io.en <= _T_772 @[el2_lib.scala 511:17] + rvclkhdr_75.io.en <= _T_773 @[el2_lib.scala 511:17] rvclkhdr_75.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_65 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_65 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_773 = eq(btb_wr_addr, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_774 = and(_T_773, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_775 = bits(_T_774, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_774 = eq(btb_wr_addr, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_775 = and(_T_774, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_776 = bits(_T_775, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_76 of rvclkhdr_170 @[el2_lib.scala 508:23] rvclkhdr_76.clock <= clock rvclkhdr_76.reset <= reset rvclkhdr_76.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_76.io.en <= _T_775 @[el2_lib.scala 511:17] + rvclkhdr_76.io.en <= _T_776 @[el2_lib.scala 511:17] rvclkhdr_76.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_66 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_66 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_776 = eq(btb_wr_addr, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_777 = and(_T_776, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_778 = bits(_T_777, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_777 = eq(btb_wr_addr, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_778 = and(_T_777, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_779 = bits(_T_778, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_77 of rvclkhdr_171 @[el2_lib.scala 508:23] rvclkhdr_77.clock <= clock rvclkhdr_77.reset <= reset rvclkhdr_77.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_77.io.en <= _T_778 @[el2_lib.scala 511:17] + rvclkhdr_77.io.en <= _T_779 @[el2_lib.scala 511:17] rvclkhdr_77.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_67 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_67 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_779 = eq(btb_wr_addr, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_780 = and(_T_779, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_781 = bits(_T_780, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_780 = eq(btb_wr_addr, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_781 = and(_T_780, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_782 = bits(_T_781, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_78 of rvclkhdr_172 @[el2_lib.scala 508:23] rvclkhdr_78.clock <= clock rvclkhdr_78.reset <= reset rvclkhdr_78.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_78.io.en <= _T_781 @[el2_lib.scala 511:17] + rvclkhdr_78.io.en <= _T_782 @[el2_lib.scala 511:17] rvclkhdr_78.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_68 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_68 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_782 = eq(btb_wr_addr, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_783 = and(_T_782, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_784 = bits(_T_783, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_783 = eq(btb_wr_addr, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_784 = and(_T_783, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_785 = bits(_T_784, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_79 of rvclkhdr_173 @[el2_lib.scala 508:23] rvclkhdr_79.clock <= clock rvclkhdr_79.reset <= reset rvclkhdr_79.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_79.io.en <= _T_784 @[el2_lib.scala 511:17] + rvclkhdr_79.io.en <= _T_785 @[el2_lib.scala 511:17] rvclkhdr_79.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_69 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_69 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_785 = eq(btb_wr_addr, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_786 = and(_T_785, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_787 = bits(_T_786, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_786 = eq(btb_wr_addr, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_787 = and(_T_786, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_788 = bits(_T_787, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_80 of rvclkhdr_174 @[el2_lib.scala 508:23] rvclkhdr_80.clock <= clock rvclkhdr_80.reset <= reset rvclkhdr_80.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_80.io.en <= _T_787 @[el2_lib.scala 511:17] + rvclkhdr_80.io.en <= _T_788 @[el2_lib.scala 511:17] rvclkhdr_80.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_70 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_70 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_788 = eq(btb_wr_addr, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_789 = and(_T_788, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_790 = bits(_T_789, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_789 = eq(btb_wr_addr, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_790 = and(_T_789, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_791 = bits(_T_790, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_81 of rvclkhdr_175 @[el2_lib.scala 508:23] rvclkhdr_81.clock <= clock rvclkhdr_81.reset <= reset rvclkhdr_81.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_81.io.en <= _T_790 @[el2_lib.scala 511:17] + rvclkhdr_81.io.en <= _T_791 @[el2_lib.scala 511:17] rvclkhdr_81.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_71 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_71 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_791 = eq(btb_wr_addr, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_792 = and(_T_791, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_793 = bits(_T_792, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_792 = eq(btb_wr_addr, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_793 = and(_T_792, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_794 = bits(_T_793, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_82 of rvclkhdr_176 @[el2_lib.scala 508:23] rvclkhdr_82.clock <= clock rvclkhdr_82.reset <= reset rvclkhdr_82.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_82.io.en <= _T_793 @[el2_lib.scala 511:17] + rvclkhdr_82.io.en <= _T_794 @[el2_lib.scala 511:17] rvclkhdr_82.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_72 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_72 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_794 = eq(btb_wr_addr, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_795 = and(_T_794, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_796 = bits(_T_795, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_795 = eq(btb_wr_addr, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_796 = and(_T_795, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_797 = bits(_T_796, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_83 of rvclkhdr_177 @[el2_lib.scala 508:23] rvclkhdr_83.clock <= clock rvclkhdr_83.reset <= reset rvclkhdr_83.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_83.io.en <= _T_796 @[el2_lib.scala 511:17] + rvclkhdr_83.io.en <= _T_797 @[el2_lib.scala 511:17] rvclkhdr_83.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_73 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_73 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_797 = eq(btb_wr_addr, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_798 = and(_T_797, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_799 = bits(_T_798, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_798 = eq(btb_wr_addr, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_799 = and(_T_798, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_800 = bits(_T_799, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_84 of rvclkhdr_178 @[el2_lib.scala 508:23] rvclkhdr_84.clock <= clock rvclkhdr_84.reset <= reset rvclkhdr_84.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_84.io.en <= _T_799 @[el2_lib.scala 511:17] + rvclkhdr_84.io.en <= _T_800 @[el2_lib.scala 511:17] rvclkhdr_84.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_74 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_74 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_800 = eq(btb_wr_addr, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_801 = and(_T_800, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_802 = bits(_T_801, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_801 = eq(btb_wr_addr, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_802 = and(_T_801, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_803 = bits(_T_802, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_85 of rvclkhdr_179 @[el2_lib.scala 508:23] rvclkhdr_85.clock <= clock rvclkhdr_85.reset <= reset rvclkhdr_85.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_85.io.en <= _T_802 @[el2_lib.scala 511:17] + rvclkhdr_85.io.en <= _T_803 @[el2_lib.scala 511:17] rvclkhdr_85.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_75 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_75 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_803 = eq(btb_wr_addr, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_804 = and(_T_803, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_805 = bits(_T_804, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_804 = eq(btb_wr_addr, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_805 = and(_T_804, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_806 = bits(_T_805, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_86 of rvclkhdr_180 @[el2_lib.scala 508:23] rvclkhdr_86.clock <= clock rvclkhdr_86.reset <= reset rvclkhdr_86.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_86.io.en <= _T_805 @[el2_lib.scala 511:17] + rvclkhdr_86.io.en <= _T_806 @[el2_lib.scala 511:17] rvclkhdr_86.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_76 : UInt, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_76 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_806 = eq(btb_wr_addr, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_807 = and(_T_806, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_808 = bits(_T_807, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_807 = eq(btb_wr_addr, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_808 = and(_T_807, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_809 = bits(_T_808, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_87 of rvclkhdr_181 @[el2_lib.scala 508:23] rvclkhdr_87.clock <= clock rvclkhdr_87.reset <= reset rvclkhdr_87.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_87.io.en <= _T_808 @[el2_lib.scala 511:17] + rvclkhdr_87.io.en <= _T_809 @[el2_lib.scala 511:17] rvclkhdr_87.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_77 : UInt, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_77 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_809 = eq(btb_wr_addr, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_810 = and(_T_809, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_811 = bits(_T_810, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_810 = eq(btb_wr_addr, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_811 = and(_T_810, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_812 = bits(_T_811, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_88 of rvclkhdr_182 @[el2_lib.scala 508:23] rvclkhdr_88.clock <= clock rvclkhdr_88.reset <= reset rvclkhdr_88.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_88.io.en <= _T_811 @[el2_lib.scala 511:17] + rvclkhdr_88.io.en <= _T_812 @[el2_lib.scala 511:17] rvclkhdr_88.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_78 : UInt, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_78 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_812 = eq(btb_wr_addr, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_813 = and(_T_812, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_814 = bits(_T_813, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_813 = eq(btb_wr_addr, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_814 = and(_T_813, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_815 = bits(_T_814, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_89 of rvclkhdr_183 @[el2_lib.scala 508:23] rvclkhdr_89.clock <= clock rvclkhdr_89.reset <= reset rvclkhdr_89.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_89.io.en <= _T_814 @[el2_lib.scala 511:17] + rvclkhdr_89.io.en <= _T_815 @[el2_lib.scala 511:17] rvclkhdr_89.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_79 : UInt, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_79 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_815 = eq(btb_wr_addr, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_816 = and(_T_815, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_817 = bits(_T_816, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_816 = eq(btb_wr_addr, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_817 = and(_T_816, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_818 = bits(_T_817, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_90 of rvclkhdr_184 @[el2_lib.scala 508:23] rvclkhdr_90.clock <= clock rvclkhdr_90.reset <= reset rvclkhdr_90.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_90.io.en <= _T_817 @[el2_lib.scala 511:17] + rvclkhdr_90.io.en <= _T_818 @[el2_lib.scala 511:17] rvclkhdr_90.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_80 : UInt, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_80 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_818 = eq(btb_wr_addr, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_819 = and(_T_818, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_820 = bits(_T_819, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_819 = eq(btb_wr_addr, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_820 = and(_T_819, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_821 = bits(_T_820, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_91 of rvclkhdr_185 @[el2_lib.scala 508:23] rvclkhdr_91.clock <= clock rvclkhdr_91.reset <= reset rvclkhdr_91.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_91.io.en <= _T_820 @[el2_lib.scala 511:17] + rvclkhdr_91.io.en <= _T_821 @[el2_lib.scala 511:17] rvclkhdr_91.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_81 : UInt, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_81 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_821 = eq(btb_wr_addr, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_822 = and(_T_821, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_823 = bits(_T_822, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_822 = eq(btb_wr_addr, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_823 = and(_T_822, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_824 = bits(_T_823, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_92 of rvclkhdr_186 @[el2_lib.scala 508:23] rvclkhdr_92.clock <= clock rvclkhdr_92.reset <= reset rvclkhdr_92.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_92.io.en <= _T_823 @[el2_lib.scala 511:17] + rvclkhdr_92.io.en <= _T_824 @[el2_lib.scala 511:17] rvclkhdr_92.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_82 : UInt, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_82 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_824 = eq(btb_wr_addr, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_825 = and(_T_824, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_826 = bits(_T_825, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_825 = eq(btb_wr_addr, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_826 = and(_T_825, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_827 = bits(_T_826, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_93 of rvclkhdr_187 @[el2_lib.scala 508:23] rvclkhdr_93.clock <= clock rvclkhdr_93.reset <= reset rvclkhdr_93.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_93.io.en <= _T_826 @[el2_lib.scala 511:17] + rvclkhdr_93.io.en <= _T_827 @[el2_lib.scala 511:17] rvclkhdr_93.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_83 : UInt, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_83 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_827 = eq(btb_wr_addr, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_828 = and(_T_827, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_829 = bits(_T_828, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_828 = eq(btb_wr_addr, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_829 = and(_T_828, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_830 = bits(_T_829, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_94 of rvclkhdr_188 @[el2_lib.scala 508:23] rvclkhdr_94.clock <= clock rvclkhdr_94.reset <= reset rvclkhdr_94.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_94.io.en <= _T_829 @[el2_lib.scala 511:17] + rvclkhdr_94.io.en <= _T_830 @[el2_lib.scala 511:17] rvclkhdr_94.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_84 : UInt, rvclkhdr_94.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_84 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_830 = eq(btb_wr_addr, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_831 = and(_T_830, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_832 = bits(_T_831, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_831 = eq(btb_wr_addr, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_832 = and(_T_831, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_833 = bits(_T_832, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_95 of rvclkhdr_189 @[el2_lib.scala 508:23] rvclkhdr_95.clock <= clock rvclkhdr_95.reset <= reset rvclkhdr_95.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_95.io.en <= _T_832 @[el2_lib.scala 511:17] + rvclkhdr_95.io.en <= _T_833 @[el2_lib.scala 511:17] rvclkhdr_95.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_85 : UInt, rvclkhdr_95.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_85 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_833 = eq(btb_wr_addr, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_834 = and(_T_833, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_835 = bits(_T_834, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_834 = eq(btb_wr_addr, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_835 = and(_T_834, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_836 = bits(_T_835, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_96 of rvclkhdr_190 @[el2_lib.scala 508:23] rvclkhdr_96.clock <= clock rvclkhdr_96.reset <= reset rvclkhdr_96.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_96.io.en <= _T_835 @[el2_lib.scala 511:17] + rvclkhdr_96.io.en <= _T_836 @[el2_lib.scala 511:17] rvclkhdr_96.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_86 : UInt, rvclkhdr_96.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_86 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_836 = eq(btb_wr_addr, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_837 = and(_T_836, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_838 = bits(_T_837, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_837 = eq(btb_wr_addr, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_838 = and(_T_837, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_839 = bits(_T_838, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_97 of rvclkhdr_191 @[el2_lib.scala 508:23] rvclkhdr_97.clock <= clock rvclkhdr_97.reset <= reset rvclkhdr_97.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_97.io.en <= _T_838 @[el2_lib.scala 511:17] + rvclkhdr_97.io.en <= _T_839 @[el2_lib.scala 511:17] rvclkhdr_97.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_87 : UInt, rvclkhdr_97.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_87 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_839 = eq(btb_wr_addr, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_840 = and(_T_839, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_841 = bits(_T_840, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_840 = eq(btb_wr_addr, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_841 = and(_T_840, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_842 = bits(_T_841, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_98 of rvclkhdr_192 @[el2_lib.scala 508:23] rvclkhdr_98.clock <= clock rvclkhdr_98.reset <= reset rvclkhdr_98.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_98.io.en <= _T_841 @[el2_lib.scala 511:17] + rvclkhdr_98.io.en <= _T_842 @[el2_lib.scala 511:17] rvclkhdr_98.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_88 : UInt, rvclkhdr_98.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_88 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_842 = eq(btb_wr_addr, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_843 = and(_T_842, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_844 = bits(_T_843, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_843 = eq(btb_wr_addr, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_844 = and(_T_843, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_845 = bits(_T_844, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_99 of rvclkhdr_193 @[el2_lib.scala 508:23] rvclkhdr_99.clock <= clock rvclkhdr_99.reset <= reset rvclkhdr_99.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_99.io.en <= _T_844 @[el2_lib.scala 511:17] + rvclkhdr_99.io.en <= _T_845 @[el2_lib.scala 511:17] rvclkhdr_99.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_89 : UInt, rvclkhdr_99.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_89 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_845 = eq(btb_wr_addr, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_846 = and(_T_845, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_847 = bits(_T_846, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_846 = eq(btb_wr_addr, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_847 = and(_T_846, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_848 = bits(_T_847, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_100 of rvclkhdr_194 @[el2_lib.scala 508:23] rvclkhdr_100.clock <= clock rvclkhdr_100.reset <= reset rvclkhdr_100.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_100.io.en <= _T_847 @[el2_lib.scala 511:17] + rvclkhdr_100.io.en <= _T_848 @[el2_lib.scala 511:17] rvclkhdr_100.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_90 : UInt, rvclkhdr_100.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_90 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_848 = eq(btb_wr_addr, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_849 = and(_T_848, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_850 = bits(_T_849, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_849 = eq(btb_wr_addr, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_850 = and(_T_849, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_851 = bits(_T_850, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_101 of rvclkhdr_195 @[el2_lib.scala 508:23] rvclkhdr_101.clock <= clock rvclkhdr_101.reset <= reset rvclkhdr_101.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_101.io.en <= _T_850 @[el2_lib.scala 511:17] + rvclkhdr_101.io.en <= _T_851 @[el2_lib.scala 511:17] rvclkhdr_101.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_91 : UInt, rvclkhdr_101.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_91 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_851 = eq(btb_wr_addr, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_852 = and(_T_851, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_853 = bits(_T_852, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_852 = eq(btb_wr_addr, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_853 = and(_T_852, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_854 = bits(_T_853, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_102 of rvclkhdr_196 @[el2_lib.scala 508:23] rvclkhdr_102.clock <= clock rvclkhdr_102.reset <= reset rvclkhdr_102.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_102.io.en <= _T_853 @[el2_lib.scala 511:17] + rvclkhdr_102.io.en <= _T_854 @[el2_lib.scala 511:17] rvclkhdr_102.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_92 : UInt, rvclkhdr_102.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_92 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_854 = eq(btb_wr_addr, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_855 = and(_T_854, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_856 = bits(_T_855, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_855 = eq(btb_wr_addr, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_856 = and(_T_855, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_857 = bits(_T_856, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_103 of rvclkhdr_197 @[el2_lib.scala 508:23] rvclkhdr_103.clock <= clock rvclkhdr_103.reset <= reset rvclkhdr_103.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_103.io.en <= _T_856 @[el2_lib.scala 511:17] + rvclkhdr_103.io.en <= _T_857 @[el2_lib.scala 511:17] rvclkhdr_103.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_93 : UInt, rvclkhdr_103.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_93 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_857 = eq(btb_wr_addr, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_858 = and(_T_857, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_859 = bits(_T_858, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_858 = eq(btb_wr_addr, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_859 = and(_T_858, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_860 = bits(_T_859, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_104 of rvclkhdr_198 @[el2_lib.scala 508:23] rvclkhdr_104.clock <= clock rvclkhdr_104.reset <= reset rvclkhdr_104.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_104.io.en <= _T_859 @[el2_lib.scala 511:17] + rvclkhdr_104.io.en <= _T_860 @[el2_lib.scala 511:17] rvclkhdr_104.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_94 : UInt, rvclkhdr_104.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_94 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_860 = eq(btb_wr_addr, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_861 = and(_T_860, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_862 = bits(_T_861, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_861 = eq(btb_wr_addr, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_862 = and(_T_861, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_863 = bits(_T_862, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_105 of rvclkhdr_199 @[el2_lib.scala 508:23] rvclkhdr_105.clock <= clock rvclkhdr_105.reset <= reset rvclkhdr_105.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_105.io.en <= _T_862 @[el2_lib.scala 511:17] + rvclkhdr_105.io.en <= _T_863 @[el2_lib.scala 511:17] rvclkhdr_105.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_95 : UInt, rvclkhdr_105.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_95 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_863 = eq(btb_wr_addr, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_864 = and(_T_863, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_865 = bits(_T_864, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_864 = eq(btb_wr_addr, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_865 = and(_T_864, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_866 = bits(_T_865, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_106 of rvclkhdr_200 @[el2_lib.scala 508:23] rvclkhdr_106.clock <= clock rvclkhdr_106.reset <= reset rvclkhdr_106.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_106.io.en <= _T_865 @[el2_lib.scala 511:17] + rvclkhdr_106.io.en <= _T_866 @[el2_lib.scala 511:17] rvclkhdr_106.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_96 : UInt, rvclkhdr_106.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_96 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_866 = eq(btb_wr_addr, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_867 = and(_T_866, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_868 = bits(_T_867, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_867 = eq(btb_wr_addr, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_868 = and(_T_867, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_869 = bits(_T_868, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_107 of rvclkhdr_201 @[el2_lib.scala 508:23] rvclkhdr_107.clock <= clock rvclkhdr_107.reset <= reset rvclkhdr_107.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_107.io.en <= _T_868 @[el2_lib.scala 511:17] + rvclkhdr_107.io.en <= _T_869 @[el2_lib.scala 511:17] rvclkhdr_107.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_97 : UInt, rvclkhdr_107.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_97 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_869 = eq(btb_wr_addr, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_870 = and(_T_869, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_871 = bits(_T_870, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_870 = eq(btb_wr_addr, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_871 = and(_T_870, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_872 = bits(_T_871, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_108 of rvclkhdr_202 @[el2_lib.scala 508:23] rvclkhdr_108.clock <= clock rvclkhdr_108.reset <= reset rvclkhdr_108.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_108.io.en <= _T_871 @[el2_lib.scala 511:17] + rvclkhdr_108.io.en <= _T_872 @[el2_lib.scala 511:17] rvclkhdr_108.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_98 : UInt, rvclkhdr_108.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_98 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_872 = eq(btb_wr_addr, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_873 = and(_T_872, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_874 = bits(_T_873, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_873 = eq(btb_wr_addr, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_874 = and(_T_873, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_875 = bits(_T_874, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_109 of rvclkhdr_203 @[el2_lib.scala 508:23] rvclkhdr_109.clock <= clock rvclkhdr_109.reset <= reset rvclkhdr_109.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_109.io.en <= _T_874 @[el2_lib.scala 511:17] + rvclkhdr_109.io.en <= _T_875 @[el2_lib.scala 511:17] rvclkhdr_109.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_99 : UInt, rvclkhdr_109.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_99 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_875 = eq(btb_wr_addr, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_876 = and(_T_875, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_877 = bits(_T_876, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_876 = eq(btb_wr_addr, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_877 = and(_T_876, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_878 = bits(_T_877, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_110 of rvclkhdr_204 @[el2_lib.scala 508:23] rvclkhdr_110.clock <= clock rvclkhdr_110.reset <= reset rvclkhdr_110.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_110.io.en <= _T_877 @[el2_lib.scala 511:17] + rvclkhdr_110.io.en <= _T_878 @[el2_lib.scala 511:17] rvclkhdr_110.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_100 : UInt, rvclkhdr_110.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_100 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_878 = eq(btb_wr_addr, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_879 = and(_T_878, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_880 = bits(_T_879, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_879 = eq(btb_wr_addr, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_880 = and(_T_879, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_881 = bits(_T_880, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_111 of rvclkhdr_205 @[el2_lib.scala 508:23] rvclkhdr_111.clock <= clock rvclkhdr_111.reset <= reset rvclkhdr_111.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_111.io.en <= _T_880 @[el2_lib.scala 511:17] + rvclkhdr_111.io.en <= _T_881 @[el2_lib.scala 511:17] rvclkhdr_111.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_101 : UInt, rvclkhdr_111.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_101 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_881 = eq(btb_wr_addr, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_882 = and(_T_881, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_883 = bits(_T_882, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_882 = eq(btb_wr_addr, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_883 = and(_T_882, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_884 = bits(_T_883, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_112 of rvclkhdr_206 @[el2_lib.scala 508:23] rvclkhdr_112.clock <= clock rvclkhdr_112.reset <= reset rvclkhdr_112.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_112.io.en <= _T_883 @[el2_lib.scala 511:17] + rvclkhdr_112.io.en <= _T_884 @[el2_lib.scala 511:17] rvclkhdr_112.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_102 : UInt, rvclkhdr_112.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_102 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_884 = eq(btb_wr_addr, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_885 = and(_T_884, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_886 = bits(_T_885, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_885 = eq(btb_wr_addr, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_886 = and(_T_885, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_887 = bits(_T_886, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_113 of rvclkhdr_207 @[el2_lib.scala 508:23] rvclkhdr_113.clock <= clock rvclkhdr_113.reset <= reset rvclkhdr_113.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_113.io.en <= _T_886 @[el2_lib.scala 511:17] + rvclkhdr_113.io.en <= _T_887 @[el2_lib.scala 511:17] rvclkhdr_113.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_103 : UInt, rvclkhdr_113.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_103 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_887 = eq(btb_wr_addr, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_888 = and(_T_887, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_889 = bits(_T_888, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_888 = eq(btb_wr_addr, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_889 = and(_T_888, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_890 = bits(_T_889, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_114 of rvclkhdr_208 @[el2_lib.scala 508:23] rvclkhdr_114.clock <= clock rvclkhdr_114.reset <= reset rvclkhdr_114.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_114.io.en <= _T_889 @[el2_lib.scala 511:17] + rvclkhdr_114.io.en <= _T_890 @[el2_lib.scala 511:17] rvclkhdr_114.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_104 : UInt, rvclkhdr_114.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_104 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_890 = eq(btb_wr_addr, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_891 = and(_T_890, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_892 = bits(_T_891, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_891 = eq(btb_wr_addr, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_892 = and(_T_891, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_893 = bits(_T_892, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_115 of rvclkhdr_209 @[el2_lib.scala 508:23] rvclkhdr_115.clock <= clock rvclkhdr_115.reset <= reset rvclkhdr_115.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_115.io.en <= _T_892 @[el2_lib.scala 511:17] + rvclkhdr_115.io.en <= _T_893 @[el2_lib.scala 511:17] rvclkhdr_115.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_105 : UInt, rvclkhdr_115.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_105 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_893 = eq(btb_wr_addr, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_894 = and(_T_893, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_895 = bits(_T_894, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_894 = eq(btb_wr_addr, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_895 = and(_T_894, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_896 = bits(_T_895, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_116 of rvclkhdr_210 @[el2_lib.scala 508:23] rvclkhdr_116.clock <= clock rvclkhdr_116.reset <= reset rvclkhdr_116.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_116.io.en <= _T_895 @[el2_lib.scala 511:17] + rvclkhdr_116.io.en <= _T_896 @[el2_lib.scala 511:17] rvclkhdr_116.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_106 : UInt, rvclkhdr_116.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_106 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_896 = eq(btb_wr_addr, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_897 = and(_T_896, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_898 = bits(_T_897, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_897 = eq(btb_wr_addr, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_898 = and(_T_897, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_899 = bits(_T_898, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_117 of rvclkhdr_211 @[el2_lib.scala 508:23] rvclkhdr_117.clock <= clock rvclkhdr_117.reset <= reset rvclkhdr_117.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_117.io.en <= _T_898 @[el2_lib.scala 511:17] + rvclkhdr_117.io.en <= _T_899 @[el2_lib.scala 511:17] rvclkhdr_117.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_107 : UInt, rvclkhdr_117.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_107 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_899 = eq(btb_wr_addr, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_900 = and(_T_899, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_901 = bits(_T_900, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_900 = eq(btb_wr_addr, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_901 = and(_T_900, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_902 = bits(_T_901, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_118 of rvclkhdr_212 @[el2_lib.scala 508:23] rvclkhdr_118.clock <= clock rvclkhdr_118.reset <= reset rvclkhdr_118.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_118.io.en <= _T_901 @[el2_lib.scala 511:17] + rvclkhdr_118.io.en <= _T_902 @[el2_lib.scala 511:17] rvclkhdr_118.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_108 : UInt, rvclkhdr_118.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_108 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_902 = eq(btb_wr_addr, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_903 = and(_T_902, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_904 = bits(_T_903, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_903 = eq(btb_wr_addr, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_904 = and(_T_903, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_905 = bits(_T_904, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_119 of rvclkhdr_213 @[el2_lib.scala 508:23] rvclkhdr_119.clock <= clock rvclkhdr_119.reset <= reset rvclkhdr_119.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_119.io.en <= _T_904 @[el2_lib.scala 511:17] + rvclkhdr_119.io.en <= _T_905 @[el2_lib.scala 511:17] rvclkhdr_119.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_109 : UInt, rvclkhdr_119.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_109 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_905 = eq(btb_wr_addr, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_906 = and(_T_905, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_907 = bits(_T_906, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_906 = eq(btb_wr_addr, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_907 = and(_T_906, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_908 = bits(_T_907, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_120 of rvclkhdr_214 @[el2_lib.scala 508:23] rvclkhdr_120.clock <= clock rvclkhdr_120.reset <= reset rvclkhdr_120.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_120.io.en <= _T_907 @[el2_lib.scala 511:17] + rvclkhdr_120.io.en <= _T_908 @[el2_lib.scala 511:17] rvclkhdr_120.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_110 : UInt, rvclkhdr_120.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_110 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_908 = eq(btb_wr_addr, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_909 = and(_T_908, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_910 = bits(_T_909, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_909 = eq(btb_wr_addr, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_910 = and(_T_909, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_911 = bits(_T_910, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_121 of rvclkhdr_215 @[el2_lib.scala 508:23] rvclkhdr_121.clock <= clock rvclkhdr_121.reset <= reset rvclkhdr_121.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_121.io.en <= _T_910 @[el2_lib.scala 511:17] + rvclkhdr_121.io.en <= _T_911 @[el2_lib.scala 511:17] rvclkhdr_121.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_111 : UInt, rvclkhdr_121.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_111 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_911 = eq(btb_wr_addr, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_912 = and(_T_911, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_913 = bits(_T_912, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_912 = eq(btb_wr_addr, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_913 = and(_T_912, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_914 = bits(_T_913, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_122 of rvclkhdr_216 @[el2_lib.scala 508:23] rvclkhdr_122.clock <= clock rvclkhdr_122.reset <= reset rvclkhdr_122.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_122.io.en <= _T_913 @[el2_lib.scala 511:17] + rvclkhdr_122.io.en <= _T_914 @[el2_lib.scala 511:17] rvclkhdr_122.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_112 : UInt, rvclkhdr_122.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_112 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_914 = eq(btb_wr_addr, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_915 = and(_T_914, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_916 = bits(_T_915, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_915 = eq(btb_wr_addr, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_916 = and(_T_915, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_917 = bits(_T_916, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_123 of rvclkhdr_217 @[el2_lib.scala 508:23] rvclkhdr_123.clock <= clock rvclkhdr_123.reset <= reset rvclkhdr_123.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_123.io.en <= _T_916 @[el2_lib.scala 511:17] + rvclkhdr_123.io.en <= _T_917 @[el2_lib.scala 511:17] rvclkhdr_123.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_113 : UInt, rvclkhdr_123.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_113 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_917 = eq(btb_wr_addr, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_918 = and(_T_917, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_919 = bits(_T_918, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_918 = eq(btb_wr_addr, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_919 = and(_T_918, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_920 = bits(_T_919, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_124 of rvclkhdr_218 @[el2_lib.scala 508:23] rvclkhdr_124.clock <= clock rvclkhdr_124.reset <= reset rvclkhdr_124.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_124.io.en <= _T_919 @[el2_lib.scala 511:17] + rvclkhdr_124.io.en <= _T_920 @[el2_lib.scala 511:17] rvclkhdr_124.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_114 : UInt, rvclkhdr_124.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_114 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_920 = eq(btb_wr_addr, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_921 = and(_T_920, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_922 = bits(_T_921, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_921 = eq(btb_wr_addr, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_922 = and(_T_921, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_923 = bits(_T_922, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_125 of rvclkhdr_219 @[el2_lib.scala 508:23] rvclkhdr_125.clock <= clock rvclkhdr_125.reset <= reset rvclkhdr_125.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_125.io.en <= _T_922 @[el2_lib.scala 511:17] + rvclkhdr_125.io.en <= _T_923 @[el2_lib.scala 511:17] rvclkhdr_125.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_115 : UInt, rvclkhdr_125.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_115 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_923 = eq(btb_wr_addr, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_924 = and(_T_923, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_925 = bits(_T_924, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_924 = eq(btb_wr_addr, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_925 = and(_T_924, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_926 = bits(_T_925, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_126 of rvclkhdr_220 @[el2_lib.scala 508:23] rvclkhdr_126.clock <= clock rvclkhdr_126.reset <= reset rvclkhdr_126.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_126.io.en <= _T_925 @[el2_lib.scala 511:17] + rvclkhdr_126.io.en <= _T_926 @[el2_lib.scala 511:17] rvclkhdr_126.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_116 : UInt, rvclkhdr_126.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_116 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_926 = eq(btb_wr_addr, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_927 = and(_T_926, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_928 = bits(_T_927, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_927 = eq(btb_wr_addr, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_928 = and(_T_927, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_929 = bits(_T_928, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_127 of rvclkhdr_221 @[el2_lib.scala 508:23] rvclkhdr_127.clock <= clock rvclkhdr_127.reset <= reset rvclkhdr_127.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_127.io.en <= _T_928 @[el2_lib.scala 511:17] + rvclkhdr_127.io.en <= _T_929 @[el2_lib.scala 511:17] rvclkhdr_127.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_117 : UInt, rvclkhdr_127.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_117 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_929 = eq(btb_wr_addr, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_930 = and(_T_929, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_931 = bits(_T_930, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_930 = eq(btb_wr_addr, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_931 = and(_T_930, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_932 = bits(_T_931, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_128 of rvclkhdr_222 @[el2_lib.scala 508:23] rvclkhdr_128.clock <= clock rvclkhdr_128.reset <= reset rvclkhdr_128.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_128.io.en <= _T_931 @[el2_lib.scala 511:17] + rvclkhdr_128.io.en <= _T_932 @[el2_lib.scala 511:17] rvclkhdr_128.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_118 : UInt, rvclkhdr_128.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_118 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_932 = eq(btb_wr_addr, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_933 = and(_T_932, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_934 = bits(_T_933, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_933 = eq(btb_wr_addr, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_934 = and(_T_933, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_935 = bits(_T_934, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_129 of rvclkhdr_223 @[el2_lib.scala 508:23] rvclkhdr_129.clock <= clock rvclkhdr_129.reset <= reset rvclkhdr_129.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_129.io.en <= _T_934 @[el2_lib.scala 511:17] + rvclkhdr_129.io.en <= _T_935 @[el2_lib.scala 511:17] rvclkhdr_129.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_119 : UInt, rvclkhdr_129.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_119 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_935 = eq(btb_wr_addr, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_936 = and(_T_935, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_937 = bits(_T_936, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_936 = eq(btb_wr_addr, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_937 = and(_T_936, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_938 = bits(_T_937, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_130 of rvclkhdr_224 @[el2_lib.scala 508:23] rvclkhdr_130.clock <= clock rvclkhdr_130.reset <= reset rvclkhdr_130.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_130.io.en <= _T_937 @[el2_lib.scala 511:17] + rvclkhdr_130.io.en <= _T_938 @[el2_lib.scala 511:17] rvclkhdr_130.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_120 : UInt, rvclkhdr_130.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_120 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_938 = eq(btb_wr_addr, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_939 = and(_T_938, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_940 = bits(_T_939, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_939 = eq(btb_wr_addr, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_940 = and(_T_939, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_941 = bits(_T_940, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_131 of rvclkhdr_225 @[el2_lib.scala 508:23] rvclkhdr_131.clock <= clock rvclkhdr_131.reset <= reset rvclkhdr_131.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_131.io.en <= _T_940 @[el2_lib.scala 511:17] + rvclkhdr_131.io.en <= _T_941 @[el2_lib.scala 511:17] rvclkhdr_131.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_121 : UInt, rvclkhdr_131.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_121 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_941 = eq(btb_wr_addr, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_942 = and(_T_941, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_943 = bits(_T_942, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_942 = eq(btb_wr_addr, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_943 = and(_T_942, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_944 = bits(_T_943, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_132 of rvclkhdr_226 @[el2_lib.scala 508:23] rvclkhdr_132.clock <= clock rvclkhdr_132.reset <= reset rvclkhdr_132.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_132.io.en <= _T_943 @[el2_lib.scala 511:17] + rvclkhdr_132.io.en <= _T_944 @[el2_lib.scala 511:17] rvclkhdr_132.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_122 : UInt, rvclkhdr_132.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_122 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_944 = eq(btb_wr_addr, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_945 = and(_T_944, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_946 = bits(_T_945, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_945 = eq(btb_wr_addr, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_946 = and(_T_945, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_947 = bits(_T_946, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_133 of rvclkhdr_227 @[el2_lib.scala 508:23] rvclkhdr_133.clock <= clock rvclkhdr_133.reset <= reset rvclkhdr_133.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_133.io.en <= _T_946 @[el2_lib.scala 511:17] + rvclkhdr_133.io.en <= _T_947 @[el2_lib.scala 511:17] rvclkhdr_133.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_123 : UInt, rvclkhdr_133.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_123 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_947 = eq(btb_wr_addr, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_948 = and(_T_947, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_949 = bits(_T_948, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_948 = eq(btb_wr_addr, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_949 = and(_T_948, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_950 = bits(_T_949, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_134 of rvclkhdr_228 @[el2_lib.scala 508:23] rvclkhdr_134.clock <= clock rvclkhdr_134.reset <= reset rvclkhdr_134.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_134.io.en <= _T_949 @[el2_lib.scala 511:17] + rvclkhdr_134.io.en <= _T_950 @[el2_lib.scala 511:17] rvclkhdr_134.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_124 : UInt, rvclkhdr_134.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_124 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_950 = eq(btb_wr_addr, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_951 = and(_T_950, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_952 = bits(_T_951, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_951 = eq(btb_wr_addr, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_952 = and(_T_951, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_953 = bits(_T_952, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_135 of rvclkhdr_229 @[el2_lib.scala 508:23] rvclkhdr_135.clock <= clock rvclkhdr_135.reset <= reset rvclkhdr_135.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_135.io.en <= _T_952 @[el2_lib.scala 511:17] + rvclkhdr_135.io.en <= _T_953 @[el2_lib.scala 511:17] rvclkhdr_135.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_125 : UInt, rvclkhdr_135.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_125 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_953 = eq(btb_wr_addr, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_954 = and(_T_953, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_955 = bits(_T_954, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_954 = eq(btb_wr_addr, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_955 = and(_T_954, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_956 = bits(_T_955, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_136 of rvclkhdr_230 @[el2_lib.scala 508:23] rvclkhdr_136.clock <= clock rvclkhdr_136.reset <= reset rvclkhdr_136.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_136.io.en <= _T_955 @[el2_lib.scala 511:17] + rvclkhdr_136.io.en <= _T_956 @[el2_lib.scala 511:17] rvclkhdr_136.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_126 : UInt, rvclkhdr_136.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_126 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_956 = eq(btb_wr_addr, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_957 = and(_T_956, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_958 = bits(_T_957, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_957 = eq(btb_wr_addr, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_958 = and(_T_957, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_959 = bits(_T_958, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_137 of rvclkhdr_231 @[el2_lib.scala 508:23] rvclkhdr_137.clock <= clock rvclkhdr_137.reset <= reset rvclkhdr_137.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_137.io.en <= _T_958 @[el2_lib.scala 511:17] + rvclkhdr_137.io.en <= _T_959 @[el2_lib.scala 511:17] rvclkhdr_137.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_127 : UInt, rvclkhdr_137.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_127 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_959 = eq(btb_wr_addr, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_960 = and(_T_959, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_961 = bits(_T_960, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_960 = eq(btb_wr_addr, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_961 = and(_T_960, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_962 = bits(_T_961, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_138 of rvclkhdr_232 @[el2_lib.scala 508:23] rvclkhdr_138.clock <= clock rvclkhdr_138.reset <= reset rvclkhdr_138.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_138.io.en <= _T_961 @[el2_lib.scala 511:17] + rvclkhdr_138.io.en <= _T_962 @[el2_lib.scala 511:17] rvclkhdr_138.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_128 : UInt, rvclkhdr_138.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_128 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_962 = eq(btb_wr_addr, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_963 = and(_T_962, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_964 = bits(_T_963, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_963 = eq(btb_wr_addr, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_964 = and(_T_963, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_965 = bits(_T_964, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_139 of rvclkhdr_233 @[el2_lib.scala 508:23] rvclkhdr_139.clock <= clock rvclkhdr_139.reset <= reset rvclkhdr_139.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_139.io.en <= _T_964 @[el2_lib.scala 511:17] + rvclkhdr_139.io.en <= _T_965 @[el2_lib.scala 511:17] rvclkhdr_139.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_129 : UInt, rvclkhdr_139.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_129 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_965 = eq(btb_wr_addr, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_966 = and(_T_965, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_967 = bits(_T_966, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_966 = eq(btb_wr_addr, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_967 = and(_T_966, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_968 = bits(_T_967, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_140 of rvclkhdr_234 @[el2_lib.scala 508:23] rvclkhdr_140.clock <= clock rvclkhdr_140.reset <= reset rvclkhdr_140.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_140.io.en <= _T_967 @[el2_lib.scala 511:17] + rvclkhdr_140.io.en <= _T_968 @[el2_lib.scala 511:17] rvclkhdr_140.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_130 : UInt, rvclkhdr_140.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_130 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_968 = eq(btb_wr_addr, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_969 = and(_T_968, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_970 = bits(_T_969, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_969 = eq(btb_wr_addr, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_970 = and(_T_969, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_971 = bits(_T_970, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_141 of rvclkhdr_235 @[el2_lib.scala 508:23] rvclkhdr_141.clock <= clock rvclkhdr_141.reset <= reset rvclkhdr_141.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_141.io.en <= _T_970 @[el2_lib.scala 511:17] + rvclkhdr_141.io.en <= _T_971 @[el2_lib.scala 511:17] rvclkhdr_141.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_131 : UInt, rvclkhdr_141.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_131 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_971 = eq(btb_wr_addr, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_972 = and(_T_971, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_973 = bits(_T_972, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_972 = eq(btb_wr_addr, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_973 = and(_T_972, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_974 = bits(_T_973, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_142 of rvclkhdr_236 @[el2_lib.scala 508:23] rvclkhdr_142.clock <= clock rvclkhdr_142.reset <= reset rvclkhdr_142.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_142.io.en <= _T_973 @[el2_lib.scala 511:17] + rvclkhdr_142.io.en <= _T_974 @[el2_lib.scala 511:17] rvclkhdr_142.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_132 : UInt, rvclkhdr_142.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_132 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_974 = eq(btb_wr_addr, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_975 = and(_T_974, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_976 = bits(_T_975, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_975 = eq(btb_wr_addr, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_976 = and(_T_975, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_977 = bits(_T_976, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_143 of rvclkhdr_237 @[el2_lib.scala 508:23] rvclkhdr_143.clock <= clock rvclkhdr_143.reset <= reset rvclkhdr_143.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_143.io.en <= _T_976 @[el2_lib.scala 511:17] + rvclkhdr_143.io.en <= _T_977 @[el2_lib.scala 511:17] rvclkhdr_143.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_133 : UInt, rvclkhdr_143.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_133 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_977 = eq(btb_wr_addr, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_978 = and(_T_977, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_979 = bits(_T_978, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_978 = eq(btb_wr_addr, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_979 = and(_T_978, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_980 = bits(_T_979, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_144 of rvclkhdr_238 @[el2_lib.scala 508:23] rvclkhdr_144.clock <= clock rvclkhdr_144.reset <= reset rvclkhdr_144.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_144.io.en <= _T_979 @[el2_lib.scala 511:17] + rvclkhdr_144.io.en <= _T_980 @[el2_lib.scala 511:17] rvclkhdr_144.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_134 : UInt, rvclkhdr_144.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_134 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_980 = eq(btb_wr_addr, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_981 = and(_T_980, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_982 = bits(_T_981, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_981 = eq(btb_wr_addr, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_982 = and(_T_981, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_983 = bits(_T_982, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_145 of rvclkhdr_239 @[el2_lib.scala 508:23] rvclkhdr_145.clock <= clock rvclkhdr_145.reset <= reset rvclkhdr_145.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_145.io.en <= _T_982 @[el2_lib.scala 511:17] + rvclkhdr_145.io.en <= _T_983 @[el2_lib.scala 511:17] rvclkhdr_145.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_135 : UInt, rvclkhdr_145.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_135 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_983 = eq(btb_wr_addr, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_984 = and(_T_983, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_985 = bits(_T_984, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_984 = eq(btb_wr_addr, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_985 = and(_T_984, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_986 = bits(_T_985, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_146 of rvclkhdr_240 @[el2_lib.scala 508:23] rvclkhdr_146.clock <= clock rvclkhdr_146.reset <= reset rvclkhdr_146.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_146.io.en <= _T_985 @[el2_lib.scala 511:17] + rvclkhdr_146.io.en <= _T_986 @[el2_lib.scala 511:17] rvclkhdr_146.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_136 : UInt, rvclkhdr_146.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_136 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_986 = eq(btb_wr_addr, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_987 = and(_T_986, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_988 = bits(_T_987, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_987 = eq(btb_wr_addr, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_988 = and(_T_987, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_989 = bits(_T_988, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_147 of rvclkhdr_241 @[el2_lib.scala 508:23] rvclkhdr_147.clock <= clock rvclkhdr_147.reset <= reset rvclkhdr_147.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_147.io.en <= _T_988 @[el2_lib.scala 511:17] + rvclkhdr_147.io.en <= _T_989 @[el2_lib.scala 511:17] rvclkhdr_147.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_137 : UInt, rvclkhdr_147.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_137 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_989 = eq(btb_wr_addr, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_990 = and(_T_989, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_991 = bits(_T_990, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_990 = eq(btb_wr_addr, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_991 = and(_T_990, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_992 = bits(_T_991, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_148 of rvclkhdr_242 @[el2_lib.scala 508:23] rvclkhdr_148.clock <= clock rvclkhdr_148.reset <= reset rvclkhdr_148.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_148.io.en <= _T_991 @[el2_lib.scala 511:17] + rvclkhdr_148.io.en <= _T_992 @[el2_lib.scala 511:17] rvclkhdr_148.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_138 : UInt, rvclkhdr_148.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_138 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_992 = eq(btb_wr_addr, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_993 = and(_T_992, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_994 = bits(_T_993, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_993 = eq(btb_wr_addr, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_994 = and(_T_993, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_995 = bits(_T_994, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_149 of rvclkhdr_243 @[el2_lib.scala 508:23] rvclkhdr_149.clock <= clock rvclkhdr_149.reset <= reset rvclkhdr_149.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_149.io.en <= _T_994 @[el2_lib.scala 511:17] + rvclkhdr_149.io.en <= _T_995 @[el2_lib.scala 511:17] rvclkhdr_149.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_139 : UInt, rvclkhdr_149.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_139 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_995 = eq(btb_wr_addr, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_996 = and(_T_995, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_997 = bits(_T_996, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_996 = eq(btb_wr_addr, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_997 = and(_T_996, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_998 = bits(_T_997, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_150 of rvclkhdr_244 @[el2_lib.scala 508:23] rvclkhdr_150.clock <= clock rvclkhdr_150.reset <= reset rvclkhdr_150.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_150.io.en <= _T_997 @[el2_lib.scala 511:17] + rvclkhdr_150.io.en <= _T_998 @[el2_lib.scala 511:17] rvclkhdr_150.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_140 : UInt, rvclkhdr_150.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_140 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_998 = eq(btb_wr_addr, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_999 = and(_T_998, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1000 = bits(_T_999, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_999 = eq(btb_wr_addr, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1000 = and(_T_999, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1001 = bits(_T_1000, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_151 of rvclkhdr_245 @[el2_lib.scala 508:23] rvclkhdr_151.clock <= clock rvclkhdr_151.reset <= reset rvclkhdr_151.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_151.io.en <= _T_1000 @[el2_lib.scala 511:17] + rvclkhdr_151.io.en <= _T_1001 @[el2_lib.scala 511:17] rvclkhdr_151.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_141 : UInt, rvclkhdr_151.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_141 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1001 = eq(btb_wr_addr, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1002 = and(_T_1001, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1003 = bits(_T_1002, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1002 = eq(btb_wr_addr, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1003 = and(_T_1002, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1004 = bits(_T_1003, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_152 of rvclkhdr_246 @[el2_lib.scala 508:23] rvclkhdr_152.clock <= clock rvclkhdr_152.reset <= reset rvclkhdr_152.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_152.io.en <= _T_1003 @[el2_lib.scala 511:17] + rvclkhdr_152.io.en <= _T_1004 @[el2_lib.scala 511:17] rvclkhdr_152.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_142 : UInt, rvclkhdr_152.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_142 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1004 = eq(btb_wr_addr, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1005 = and(_T_1004, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1006 = bits(_T_1005, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1005 = eq(btb_wr_addr, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1006 = and(_T_1005, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1007 = bits(_T_1006, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_153 of rvclkhdr_247 @[el2_lib.scala 508:23] rvclkhdr_153.clock <= clock rvclkhdr_153.reset <= reset rvclkhdr_153.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_153.io.en <= _T_1006 @[el2_lib.scala 511:17] + rvclkhdr_153.io.en <= _T_1007 @[el2_lib.scala 511:17] rvclkhdr_153.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_143 : UInt, rvclkhdr_153.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_143 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1007 = eq(btb_wr_addr, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1008 = and(_T_1007, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1009 = bits(_T_1008, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1008 = eq(btb_wr_addr, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1009 = and(_T_1008, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1010 = bits(_T_1009, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_154 of rvclkhdr_248 @[el2_lib.scala 508:23] rvclkhdr_154.clock <= clock rvclkhdr_154.reset <= reset rvclkhdr_154.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_154.io.en <= _T_1009 @[el2_lib.scala 511:17] + rvclkhdr_154.io.en <= _T_1010 @[el2_lib.scala 511:17] rvclkhdr_154.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_144 : UInt, rvclkhdr_154.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_144 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1010 = eq(btb_wr_addr, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1011 = and(_T_1010, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1012 = bits(_T_1011, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1011 = eq(btb_wr_addr, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1012 = and(_T_1011, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1013 = bits(_T_1012, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_155 of rvclkhdr_249 @[el2_lib.scala 508:23] rvclkhdr_155.clock <= clock rvclkhdr_155.reset <= reset rvclkhdr_155.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_155.io.en <= _T_1012 @[el2_lib.scala 511:17] + rvclkhdr_155.io.en <= _T_1013 @[el2_lib.scala 511:17] rvclkhdr_155.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_145 : UInt, rvclkhdr_155.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_145 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1013 = eq(btb_wr_addr, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1014 = and(_T_1013, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1015 = bits(_T_1014, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1014 = eq(btb_wr_addr, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1015 = and(_T_1014, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1016 = bits(_T_1015, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_156 of rvclkhdr_250 @[el2_lib.scala 508:23] rvclkhdr_156.clock <= clock rvclkhdr_156.reset <= reset rvclkhdr_156.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_156.io.en <= _T_1015 @[el2_lib.scala 511:17] + rvclkhdr_156.io.en <= _T_1016 @[el2_lib.scala 511:17] rvclkhdr_156.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_146 : UInt, rvclkhdr_156.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_146 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1016 = eq(btb_wr_addr, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1017 = and(_T_1016, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1018 = bits(_T_1017, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1017 = eq(btb_wr_addr, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1018 = and(_T_1017, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1019 = bits(_T_1018, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_157 of rvclkhdr_251 @[el2_lib.scala 508:23] rvclkhdr_157.clock <= clock rvclkhdr_157.reset <= reset rvclkhdr_157.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_157.io.en <= _T_1018 @[el2_lib.scala 511:17] + rvclkhdr_157.io.en <= _T_1019 @[el2_lib.scala 511:17] rvclkhdr_157.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_147 : UInt, rvclkhdr_157.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_147 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1019 = eq(btb_wr_addr, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1020 = and(_T_1019, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1021 = bits(_T_1020, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1020 = eq(btb_wr_addr, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1021 = and(_T_1020, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1022 = bits(_T_1021, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_158 of rvclkhdr_252 @[el2_lib.scala 508:23] rvclkhdr_158.clock <= clock rvclkhdr_158.reset <= reset rvclkhdr_158.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_158.io.en <= _T_1021 @[el2_lib.scala 511:17] + rvclkhdr_158.io.en <= _T_1022 @[el2_lib.scala 511:17] rvclkhdr_158.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_148 : UInt, rvclkhdr_158.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_148 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1022 = eq(btb_wr_addr, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1023 = and(_T_1022, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1024 = bits(_T_1023, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1023 = eq(btb_wr_addr, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1024 = and(_T_1023, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1025 = bits(_T_1024, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_159 of rvclkhdr_253 @[el2_lib.scala 508:23] rvclkhdr_159.clock <= clock rvclkhdr_159.reset <= reset rvclkhdr_159.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_159.io.en <= _T_1024 @[el2_lib.scala 511:17] + rvclkhdr_159.io.en <= _T_1025 @[el2_lib.scala 511:17] rvclkhdr_159.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_149 : UInt, rvclkhdr_159.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_149 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1025 = eq(btb_wr_addr, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1026 = and(_T_1025, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1027 = bits(_T_1026, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1026 = eq(btb_wr_addr, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1027 = and(_T_1026, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1028 = bits(_T_1027, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_160 of rvclkhdr_254 @[el2_lib.scala 508:23] rvclkhdr_160.clock <= clock rvclkhdr_160.reset <= reset rvclkhdr_160.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_160.io.en <= _T_1027 @[el2_lib.scala 511:17] + rvclkhdr_160.io.en <= _T_1028 @[el2_lib.scala 511:17] rvclkhdr_160.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_150 : UInt, rvclkhdr_160.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_150 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1028 = eq(btb_wr_addr, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1029 = and(_T_1028, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1030 = bits(_T_1029, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1029 = eq(btb_wr_addr, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1030 = and(_T_1029, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1031 = bits(_T_1030, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_161 of rvclkhdr_255 @[el2_lib.scala 508:23] rvclkhdr_161.clock <= clock rvclkhdr_161.reset <= reset rvclkhdr_161.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_161.io.en <= _T_1030 @[el2_lib.scala 511:17] + rvclkhdr_161.io.en <= _T_1031 @[el2_lib.scala 511:17] rvclkhdr_161.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_151 : UInt, rvclkhdr_161.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_151 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1031 = eq(btb_wr_addr, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1032 = and(_T_1031, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1033 = bits(_T_1032, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1032 = eq(btb_wr_addr, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1033 = and(_T_1032, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1034 = bits(_T_1033, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_162 of rvclkhdr_256 @[el2_lib.scala 508:23] rvclkhdr_162.clock <= clock rvclkhdr_162.reset <= reset rvclkhdr_162.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_162.io.en <= _T_1033 @[el2_lib.scala 511:17] + rvclkhdr_162.io.en <= _T_1034 @[el2_lib.scala 511:17] rvclkhdr_162.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_152 : UInt, rvclkhdr_162.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_152 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1034 = eq(btb_wr_addr, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1035 = and(_T_1034, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1036 = bits(_T_1035, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1035 = eq(btb_wr_addr, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1036 = and(_T_1035, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1037 = bits(_T_1036, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_163 of rvclkhdr_257 @[el2_lib.scala 508:23] rvclkhdr_163.clock <= clock rvclkhdr_163.reset <= reset rvclkhdr_163.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_163.io.en <= _T_1036 @[el2_lib.scala 511:17] + rvclkhdr_163.io.en <= _T_1037 @[el2_lib.scala 511:17] rvclkhdr_163.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_153 : UInt, rvclkhdr_163.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_153 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1037 = eq(btb_wr_addr, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1038 = and(_T_1037, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1039 = bits(_T_1038, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1038 = eq(btb_wr_addr, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1039 = and(_T_1038, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1040 = bits(_T_1039, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_164 of rvclkhdr_258 @[el2_lib.scala 508:23] rvclkhdr_164.clock <= clock rvclkhdr_164.reset <= reset rvclkhdr_164.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_164.io.en <= _T_1039 @[el2_lib.scala 511:17] + rvclkhdr_164.io.en <= _T_1040 @[el2_lib.scala 511:17] rvclkhdr_164.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_154 : UInt, rvclkhdr_164.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_154 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1040 = eq(btb_wr_addr, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1041 = and(_T_1040, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1042 = bits(_T_1041, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1041 = eq(btb_wr_addr, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1042 = and(_T_1041, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1043 = bits(_T_1042, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_165 of rvclkhdr_259 @[el2_lib.scala 508:23] rvclkhdr_165.clock <= clock rvclkhdr_165.reset <= reset rvclkhdr_165.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_165.io.en <= _T_1042 @[el2_lib.scala 511:17] + rvclkhdr_165.io.en <= _T_1043 @[el2_lib.scala 511:17] rvclkhdr_165.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_155 : UInt, rvclkhdr_165.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_155 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1043 = eq(btb_wr_addr, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1044 = and(_T_1043, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1045 = bits(_T_1044, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1044 = eq(btb_wr_addr, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1045 = and(_T_1044, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1046 = bits(_T_1045, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_166 of rvclkhdr_260 @[el2_lib.scala 508:23] rvclkhdr_166.clock <= clock rvclkhdr_166.reset <= reset rvclkhdr_166.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_166.io.en <= _T_1045 @[el2_lib.scala 511:17] + rvclkhdr_166.io.en <= _T_1046 @[el2_lib.scala 511:17] rvclkhdr_166.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_156 : UInt, rvclkhdr_166.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_156 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1046 = eq(btb_wr_addr, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1047 = and(_T_1046, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1048 = bits(_T_1047, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1047 = eq(btb_wr_addr, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1048 = and(_T_1047, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1049 = bits(_T_1048, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_167 of rvclkhdr_261 @[el2_lib.scala 508:23] rvclkhdr_167.clock <= clock rvclkhdr_167.reset <= reset rvclkhdr_167.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_167.io.en <= _T_1048 @[el2_lib.scala 511:17] + rvclkhdr_167.io.en <= _T_1049 @[el2_lib.scala 511:17] rvclkhdr_167.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_157 : UInt, rvclkhdr_167.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_157 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1049 = eq(btb_wr_addr, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1050 = and(_T_1049, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1051 = bits(_T_1050, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1050 = eq(btb_wr_addr, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1051 = and(_T_1050, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1052 = bits(_T_1051, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_168 of rvclkhdr_262 @[el2_lib.scala 508:23] rvclkhdr_168.clock <= clock rvclkhdr_168.reset <= reset rvclkhdr_168.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_168.io.en <= _T_1051 @[el2_lib.scala 511:17] + rvclkhdr_168.io.en <= _T_1052 @[el2_lib.scala 511:17] rvclkhdr_168.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_158 : UInt, rvclkhdr_168.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_158 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1052 = eq(btb_wr_addr, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1053 = and(_T_1052, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1054 = bits(_T_1053, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1053 = eq(btb_wr_addr, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1054 = and(_T_1053, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1055 = bits(_T_1054, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_169 of rvclkhdr_263 @[el2_lib.scala 508:23] rvclkhdr_169.clock <= clock rvclkhdr_169.reset <= reset rvclkhdr_169.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_169.io.en <= _T_1054 @[el2_lib.scala 511:17] + rvclkhdr_169.io.en <= _T_1055 @[el2_lib.scala 511:17] rvclkhdr_169.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_159 : UInt, rvclkhdr_169.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_159 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1055 = eq(btb_wr_addr, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1056 = and(_T_1055, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1057 = bits(_T_1056, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1056 = eq(btb_wr_addr, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1057 = and(_T_1056, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1058 = bits(_T_1057, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_170 of rvclkhdr_264 @[el2_lib.scala 508:23] rvclkhdr_170.clock <= clock rvclkhdr_170.reset <= reset rvclkhdr_170.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_170.io.en <= _T_1057 @[el2_lib.scala 511:17] + rvclkhdr_170.io.en <= _T_1058 @[el2_lib.scala 511:17] rvclkhdr_170.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_160 : UInt, rvclkhdr_170.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_160 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1058 = eq(btb_wr_addr, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1059 = and(_T_1058, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1060 = bits(_T_1059, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1059 = eq(btb_wr_addr, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1060 = and(_T_1059, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1061 = bits(_T_1060, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_171 of rvclkhdr_265 @[el2_lib.scala 508:23] rvclkhdr_171.clock <= clock rvclkhdr_171.reset <= reset rvclkhdr_171.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_171.io.en <= _T_1060 @[el2_lib.scala 511:17] + rvclkhdr_171.io.en <= _T_1061 @[el2_lib.scala 511:17] rvclkhdr_171.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_161 : UInt, rvclkhdr_171.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_161 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1061 = eq(btb_wr_addr, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1062 = and(_T_1061, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1063 = bits(_T_1062, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1062 = eq(btb_wr_addr, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1063 = and(_T_1062, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1064 = bits(_T_1063, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_172 of rvclkhdr_266 @[el2_lib.scala 508:23] rvclkhdr_172.clock <= clock rvclkhdr_172.reset <= reset rvclkhdr_172.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_172.io.en <= _T_1063 @[el2_lib.scala 511:17] + rvclkhdr_172.io.en <= _T_1064 @[el2_lib.scala 511:17] rvclkhdr_172.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_162 : UInt, rvclkhdr_172.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_162 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1064 = eq(btb_wr_addr, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1065 = and(_T_1064, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1066 = bits(_T_1065, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1065 = eq(btb_wr_addr, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1066 = and(_T_1065, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1067 = bits(_T_1066, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_173 of rvclkhdr_267 @[el2_lib.scala 508:23] rvclkhdr_173.clock <= clock rvclkhdr_173.reset <= reset rvclkhdr_173.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_173.io.en <= _T_1066 @[el2_lib.scala 511:17] + rvclkhdr_173.io.en <= _T_1067 @[el2_lib.scala 511:17] rvclkhdr_173.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_163 : UInt, rvclkhdr_173.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_163 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1067 = eq(btb_wr_addr, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1068 = and(_T_1067, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1069 = bits(_T_1068, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1068 = eq(btb_wr_addr, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1069 = and(_T_1068, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1070 = bits(_T_1069, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_174 of rvclkhdr_268 @[el2_lib.scala 508:23] rvclkhdr_174.clock <= clock rvclkhdr_174.reset <= reset rvclkhdr_174.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_174.io.en <= _T_1069 @[el2_lib.scala 511:17] + rvclkhdr_174.io.en <= _T_1070 @[el2_lib.scala 511:17] rvclkhdr_174.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_164 : UInt, rvclkhdr_174.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_164 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1070 = eq(btb_wr_addr, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1071 = and(_T_1070, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1072 = bits(_T_1071, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1071 = eq(btb_wr_addr, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1072 = and(_T_1071, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1073 = bits(_T_1072, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_175 of rvclkhdr_269 @[el2_lib.scala 508:23] rvclkhdr_175.clock <= clock rvclkhdr_175.reset <= reset rvclkhdr_175.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_175.io.en <= _T_1072 @[el2_lib.scala 511:17] + rvclkhdr_175.io.en <= _T_1073 @[el2_lib.scala 511:17] rvclkhdr_175.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_165 : UInt, rvclkhdr_175.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_165 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1073 = eq(btb_wr_addr, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1074 = and(_T_1073, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1075 = bits(_T_1074, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1074 = eq(btb_wr_addr, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1075 = and(_T_1074, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1076 = bits(_T_1075, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_176 of rvclkhdr_270 @[el2_lib.scala 508:23] rvclkhdr_176.clock <= clock rvclkhdr_176.reset <= reset rvclkhdr_176.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_176.io.en <= _T_1075 @[el2_lib.scala 511:17] + rvclkhdr_176.io.en <= _T_1076 @[el2_lib.scala 511:17] rvclkhdr_176.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_166 : UInt, rvclkhdr_176.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_166 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1076 = eq(btb_wr_addr, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1077 = and(_T_1076, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1078 = bits(_T_1077, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1077 = eq(btb_wr_addr, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1078 = and(_T_1077, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1079 = bits(_T_1078, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_177 of rvclkhdr_271 @[el2_lib.scala 508:23] rvclkhdr_177.clock <= clock rvclkhdr_177.reset <= reset rvclkhdr_177.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_177.io.en <= _T_1078 @[el2_lib.scala 511:17] + rvclkhdr_177.io.en <= _T_1079 @[el2_lib.scala 511:17] rvclkhdr_177.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_167 : UInt, rvclkhdr_177.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_167 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1079 = eq(btb_wr_addr, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1080 = and(_T_1079, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1081 = bits(_T_1080, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1080 = eq(btb_wr_addr, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1081 = and(_T_1080, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1082 = bits(_T_1081, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_178 of rvclkhdr_272 @[el2_lib.scala 508:23] rvclkhdr_178.clock <= clock rvclkhdr_178.reset <= reset rvclkhdr_178.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_178.io.en <= _T_1081 @[el2_lib.scala 511:17] + rvclkhdr_178.io.en <= _T_1082 @[el2_lib.scala 511:17] rvclkhdr_178.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_168 : UInt, rvclkhdr_178.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_168 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1082 = eq(btb_wr_addr, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1083 = and(_T_1082, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1084 = bits(_T_1083, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1083 = eq(btb_wr_addr, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1084 = and(_T_1083, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1085 = bits(_T_1084, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_179 of rvclkhdr_273 @[el2_lib.scala 508:23] rvclkhdr_179.clock <= clock rvclkhdr_179.reset <= reset rvclkhdr_179.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_179.io.en <= _T_1084 @[el2_lib.scala 511:17] + rvclkhdr_179.io.en <= _T_1085 @[el2_lib.scala 511:17] rvclkhdr_179.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_169 : UInt, rvclkhdr_179.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_169 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1085 = eq(btb_wr_addr, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1086 = and(_T_1085, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1087 = bits(_T_1086, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1086 = eq(btb_wr_addr, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1087 = and(_T_1086, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1088 = bits(_T_1087, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_180 of rvclkhdr_274 @[el2_lib.scala 508:23] rvclkhdr_180.clock <= clock rvclkhdr_180.reset <= reset rvclkhdr_180.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_180.io.en <= _T_1087 @[el2_lib.scala 511:17] + rvclkhdr_180.io.en <= _T_1088 @[el2_lib.scala 511:17] rvclkhdr_180.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_170 : UInt, rvclkhdr_180.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_170 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1088 = eq(btb_wr_addr, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1089 = and(_T_1088, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1090 = bits(_T_1089, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1089 = eq(btb_wr_addr, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1090 = and(_T_1089, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1091 = bits(_T_1090, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_181 of rvclkhdr_275 @[el2_lib.scala 508:23] rvclkhdr_181.clock <= clock rvclkhdr_181.reset <= reset rvclkhdr_181.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_181.io.en <= _T_1090 @[el2_lib.scala 511:17] + rvclkhdr_181.io.en <= _T_1091 @[el2_lib.scala 511:17] rvclkhdr_181.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_171 : UInt, rvclkhdr_181.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_171 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1091 = eq(btb_wr_addr, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1092 = and(_T_1091, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1093 = bits(_T_1092, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1092 = eq(btb_wr_addr, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1093 = and(_T_1092, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1094 = bits(_T_1093, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_182 of rvclkhdr_276 @[el2_lib.scala 508:23] rvclkhdr_182.clock <= clock rvclkhdr_182.reset <= reset rvclkhdr_182.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_182.io.en <= _T_1093 @[el2_lib.scala 511:17] + rvclkhdr_182.io.en <= _T_1094 @[el2_lib.scala 511:17] rvclkhdr_182.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_172 : UInt, rvclkhdr_182.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_172 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1094 = eq(btb_wr_addr, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1095 = and(_T_1094, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1096 = bits(_T_1095, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1095 = eq(btb_wr_addr, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1096 = and(_T_1095, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1097 = bits(_T_1096, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_183 of rvclkhdr_277 @[el2_lib.scala 508:23] rvclkhdr_183.clock <= clock rvclkhdr_183.reset <= reset rvclkhdr_183.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_183.io.en <= _T_1096 @[el2_lib.scala 511:17] + rvclkhdr_183.io.en <= _T_1097 @[el2_lib.scala 511:17] rvclkhdr_183.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_173 : UInt, rvclkhdr_183.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_173 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1097 = eq(btb_wr_addr, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1098 = and(_T_1097, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1099 = bits(_T_1098, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1098 = eq(btb_wr_addr, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1099 = and(_T_1098, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1100 = bits(_T_1099, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_184 of rvclkhdr_278 @[el2_lib.scala 508:23] rvclkhdr_184.clock <= clock rvclkhdr_184.reset <= reset rvclkhdr_184.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_184.io.en <= _T_1099 @[el2_lib.scala 511:17] + rvclkhdr_184.io.en <= _T_1100 @[el2_lib.scala 511:17] rvclkhdr_184.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_174 : UInt, rvclkhdr_184.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_174 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1100 = eq(btb_wr_addr, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1101 = and(_T_1100, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1102 = bits(_T_1101, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1101 = eq(btb_wr_addr, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1102 = and(_T_1101, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1103 = bits(_T_1102, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_185 of rvclkhdr_279 @[el2_lib.scala 508:23] rvclkhdr_185.clock <= clock rvclkhdr_185.reset <= reset rvclkhdr_185.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_185.io.en <= _T_1102 @[el2_lib.scala 511:17] + rvclkhdr_185.io.en <= _T_1103 @[el2_lib.scala 511:17] rvclkhdr_185.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_175 : UInt, rvclkhdr_185.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_175 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1103 = eq(btb_wr_addr, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1104 = and(_T_1103, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1105 = bits(_T_1104, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1104 = eq(btb_wr_addr, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1105 = and(_T_1104, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1106 = bits(_T_1105, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_186 of rvclkhdr_280 @[el2_lib.scala 508:23] rvclkhdr_186.clock <= clock rvclkhdr_186.reset <= reset rvclkhdr_186.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_186.io.en <= _T_1105 @[el2_lib.scala 511:17] + rvclkhdr_186.io.en <= _T_1106 @[el2_lib.scala 511:17] rvclkhdr_186.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_176 : UInt, rvclkhdr_186.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_176 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1106 = eq(btb_wr_addr, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1107 = and(_T_1106, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1108 = bits(_T_1107, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1107 = eq(btb_wr_addr, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1108 = and(_T_1107, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1109 = bits(_T_1108, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_187 of rvclkhdr_281 @[el2_lib.scala 508:23] rvclkhdr_187.clock <= clock rvclkhdr_187.reset <= reset rvclkhdr_187.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_187.io.en <= _T_1108 @[el2_lib.scala 511:17] + rvclkhdr_187.io.en <= _T_1109 @[el2_lib.scala 511:17] rvclkhdr_187.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_177 : UInt, rvclkhdr_187.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_177 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1109 = eq(btb_wr_addr, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1110 = and(_T_1109, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1111 = bits(_T_1110, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1110 = eq(btb_wr_addr, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1111 = and(_T_1110, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1112 = bits(_T_1111, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_188 of rvclkhdr_282 @[el2_lib.scala 508:23] rvclkhdr_188.clock <= clock rvclkhdr_188.reset <= reset rvclkhdr_188.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_188.io.en <= _T_1111 @[el2_lib.scala 511:17] + rvclkhdr_188.io.en <= _T_1112 @[el2_lib.scala 511:17] rvclkhdr_188.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_178 : UInt, rvclkhdr_188.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_178 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1112 = eq(btb_wr_addr, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1113 = and(_T_1112, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1114 = bits(_T_1113, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1113 = eq(btb_wr_addr, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1114 = and(_T_1113, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1115 = bits(_T_1114, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_189 of rvclkhdr_283 @[el2_lib.scala 508:23] rvclkhdr_189.clock <= clock rvclkhdr_189.reset <= reset rvclkhdr_189.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_189.io.en <= _T_1114 @[el2_lib.scala 511:17] + rvclkhdr_189.io.en <= _T_1115 @[el2_lib.scala 511:17] rvclkhdr_189.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_179 : UInt, rvclkhdr_189.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_179 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1115 = eq(btb_wr_addr, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1116 = and(_T_1115, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1117 = bits(_T_1116, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1116 = eq(btb_wr_addr, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1117 = and(_T_1116, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1118 = bits(_T_1117, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_190 of rvclkhdr_284 @[el2_lib.scala 508:23] rvclkhdr_190.clock <= clock rvclkhdr_190.reset <= reset rvclkhdr_190.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_190.io.en <= _T_1117 @[el2_lib.scala 511:17] + rvclkhdr_190.io.en <= _T_1118 @[el2_lib.scala 511:17] rvclkhdr_190.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_180 : UInt, rvclkhdr_190.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_180 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1118 = eq(btb_wr_addr, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1119 = and(_T_1118, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1120 = bits(_T_1119, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1119 = eq(btb_wr_addr, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1120 = and(_T_1119, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1121 = bits(_T_1120, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_191 of rvclkhdr_285 @[el2_lib.scala 508:23] rvclkhdr_191.clock <= clock rvclkhdr_191.reset <= reset rvclkhdr_191.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_191.io.en <= _T_1120 @[el2_lib.scala 511:17] + rvclkhdr_191.io.en <= _T_1121 @[el2_lib.scala 511:17] rvclkhdr_191.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_181 : UInt, rvclkhdr_191.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_181 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1121 = eq(btb_wr_addr, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1122 = and(_T_1121, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1123 = bits(_T_1122, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1122 = eq(btb_wr_addr, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1123 = and(_T_1122, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1124 = bits(_T_1123, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_192 of rvclkhdr_286 @[el2_lib.scala 508:23] rvclkhdr_192.clock <= clock rvclkhdr_192.reset <= reset rvclkhdr_192.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_192.io.en <= _T_1123 @[el2_lib.scala 511:17] + rvclkhdr_192.io.en <= _T_1124 @[el2_lib.scala 511:17] rvclkhdr_192.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_182 : UInt, rvclkhdr_192.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_182 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1124 = eq(btb_wr_addr, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1125 = and(_T_1124, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1126 = bits(_T_1125, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1125 = eq(btb_wr_addr, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1126 = and(_T_1125, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1127 = bits(_T_1126, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_193 of rvclkhdr_287 @[el2_lib.scala 508:23] rvclkhdr_193.clock <= clock rvclkhdr_193.reset <= reset rvclkhdr_193.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_193.io.en <= _T_1126 @[el2_lib.scala 511:17] + rvclkhdr_193.io.en <= _T_1127 @[el2_lib.scala 511:17] rvclkhdr_193.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_183 : UInt, rvclkhdr_193.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_183 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1127 = eq(btb_wr_addr, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1128 = and(_T_1127, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1129 = bits(_T_1128, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1128 = eq(btb_wr_addr, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1129 = and(_T_1128, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1130 = bits(_T_1129, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_194 of rvclkhdr_288 @[el2_lib.scala 508:23] rvclkhdr_194.clock <= clock rvclkhdr_194.reset <= reset rvclkhdr_194.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_194.io.en <= _T_1129 @[el2_lib.scala 511:17] + rvclkhdr_194.io.en <= _T_1130 @[el2_lib.scala 511:17] rvclkhdr_194.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_184 : UInt, rvclkhdr_194.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_184 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1130 = eq(btb_wr_addr, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1131 = and(_T_1130, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1132 = bits(_T_1131, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1131 = eq(btb_wr_addr, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1132 = and(_T_1131, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1133 = bits(_T_1132, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_195 of rvclkhdr_289 @[el2_lib.scala 508:23] rvclkhdr_195.clock <= clock rvclkhdr_195.reset <= reset rvclkhdr_195.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_195.io.en <= _T_1132 @[el2_lib.scala 511:17] + rvclkhdr_195.io.en <= _T_1133 @[el2_lib.scala 511:17] rvclkhdr_195.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_185 : UInt, rvclkhdr_195.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_185 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1133 = eq(btb_wr_addr, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1134 = and(_T_1133, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1135 = bits(_T_1134, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1134 = eq(btb_wr_addr, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1135 = and(_T_1134, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1136 = bits(_T_1135, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_196 of rvclkhdr_290 @[el2_lib.scala 508:23] rvclkhdr_196.clock <= clock rvclkhdr_196.reset <= reset rvclkhdr_196.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_196.io.en <= _T_1135 @[el2_lib.scala 511:17] + rvclkhdr_196.io.en <= _T_1136 @[el2_lib.scala 511:17] rvclkhdr_196.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_186 : UInt, rvclkhdr_196.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_186 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1136 = eq(btb_wr_addr, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1137 = and(_T_1136, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1138 = bits(_T_1137, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1137 = eq(btb_wr_addr, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1138 = and(_T_1137, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1139 = bits(_T_1138, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_197 of rvclkhdr_291 @[el2_lib.scala 508:23] rvclkhdr_197.clock <= clock rvclkhdr_197.reset <= reset rvclkhdr_197.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_197.io.en <= _T_1138 @[el2_lib.scala 511:17] + rvclkhdr_197.io.en <= _T_1139 @[el2_lib.scala 511:17] rvclkhdr_197.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_187 : UInt, rvclkhdr_197.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_187 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1139 = eq(btb_wr_addr, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1140 = and(_T_1139, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1141 = bits(_T_1140, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1140 = eq(btb_wr_addr, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1141 = and(_T_1140, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1142 = bits(_T_1141, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_198 of rvclkhdr_292 @[el2_lib.scala 508:23] rvclkhdr_198.clock <= clock rvclkhdr_198.reset <= reset rvclkhdr_198.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_198.io.en <= _T_1141 @[el2_lib.scala 511:17] + rvclkhdr_198.io.en <= _T_1142 @[el2_lib.scala 511:17] rvclkhdr_198.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_188 : UInt, rvclkhdr_198.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_188 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1142 = eq(btb_wr_addr, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1143 = and(_T_1142, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1144 = bits(_T_1143, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1143 = eq(btb_wr_addr, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1144 = and(_T_1143, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1145 = bits(_T_1144, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_199 of rvclkhdr_293 @[el2_lib.scala 508:23] rvclkhdr_199.clock <= clock rvclkhdr_199.reset <= reset rvclkhdr_199.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_199.io.en <= _T_1144 @[el2_lib.scala 511:17] + rvclkhdr_199.io.en <= _T_1145 @[el2_lib.scala 511:17] rvclkhdr_199.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_189 : UInt, rvclkhdr_199.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_189 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1145 = eq(btb_wr_addr, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1146 = and(_T_1145, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1147 = bits(_T_1146, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1146 = eq(btb_wr_addr, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1147 = and(_T_1146, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1148 = bits(_T_1147, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_200 of rvclkhdr_294 @[el2_lib.scala 508:23] rvclkhdr_200.clock <= clock rvclkhdr_200.reset <= reset rvclkhdr_200.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_200.io.en <= _T_1147 @[el2_lib.scala 511:17] + rvclkhdr_200.io.en <= _T_1148 @[el2_lib.scala 511:17] rvclkhdr_200.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_190 : UInt, rvclkhdr_200.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_190 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1148 = eq(btb_wr_addr, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1149 = and(_T_1148, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1150 = bits(_T_1149, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1149 = eq(btb_wr_addr, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1150 = and(_T_1149, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1151 = bits(_T_1150, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_201 of rvclkhdr_295 @[el2_lib.scala 508:23] rvclkhdr_201.clock <= clock rvclkhdr_201.reset <= reset rvclkhdr_201.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_201.io.en <= _T_1150 @[el2_lib.scala 511:17] + rvclkhdr_201.io.en <= _T_1151 @[el2_lib.scala 511:17] rvclkhdr_201.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_191 : UInt, rvclkhdr_201.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_191 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1151 = eq(btb_wr_addr, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1152 = and(_T_1151, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1153 = bits(_T_1152, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1152 = eq(btb_wr_addr, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1153 = and(_T_1152, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1154 = bits(_T_1153, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_202 of rvclkhdr_296 @[el2_lib.scala 508:23] rvclkhdr_202.clock <= clock rvclkhdr_202.reset <= reset rvclkhdr_202.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_202.io.en <= _T_1153 @[el2_lib.scala 511:17] + rvclkhdr_202.io.en <= _T_1154 @[el2_lib.scala 511:17] rvclkhdr_202.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_192 : UInt, rvclkhdr_202.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_192 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1154 = eq(btb_wr_addr, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1155 = and(_T_1154, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1156 = bits(_T_1155, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1155 = eq(btb_wr_addr, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1156 = and(_T_1155, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1157 = bits(_T_1156, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_203 of rvclkhdr_297 @[el2_lib.scala 508:23] rvclkhdr_203.clock <= clock rvclkhdr_203.reset <= reset rvclkhdr_203.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_203.io.en <= _T_1156 @[el2_lib.scala 511:17] + rvclkhdr_203.io.en <= _T_1157 @[el2_lib.scala 511:17] rvclkhdr_203.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_193 : UInt, rvclkhdr_203.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_193 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1157 = eq(btb_wr_addr, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1158 = and(_T_1157, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1159 = bits(_T_1158, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1158 = eq(btb_wr_addr, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1159 = and(_T_1158, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1160 = bits(_T_1159, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_204 of rvclkhdr_298 @[el2_lib.scala 508:23] rvclkhdr_204.clock <= clock rvclkhdr_204.reset <= reset rvclkhdr_204.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_204.io.en <= _T_1159 @[el2_lib.scala 511:17] + rvclkhdr_204.io.en <= _T_1160 @[el2_lib.scala 511:17] rvclkhdr_204.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_194 : UInt, rvclkhdr_204.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_194 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1160 = eq(btb_wr_addr, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1161 = and(_T_1160, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1162 = bits(_T_1161, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1161 = eq(btb_wr_addr, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1162 = and(_T_1161, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1163 = bits(_T_1162, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_205 of rvclkhdr_299 @[el2_lib.scala 508:23] rvclkhdr_205.clock <= clock rvclkhdr_205.reset <= reset rvclkhdr_205.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_205.io.en <= _T_1162 @[el2_lib.scala 511:17] + rvclkhdr_205.io.en <= _T_1163 @[el2_lib.scala 511:17] rvclkhdr_205.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_195 : UInt, rvclkhdr_205.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_195 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1163 = eq(btb_wr_addr, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1164 = and(_T_1163, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1165 = bits(_T_1164, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1164 = eq(btb_wr_addr, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1165 = and(_T_1164, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1166 = bits(_T_1165, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_206 of rvclkhdr_300 @[el2_lib.scala 508:23] rvclkhdr_206.clock <= clock rvclkhdr_206.reset <= reset rvclkhdr_206.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_206.io.en <= _T_1165 @[el2_lib.scala 511:17] + rvclkhdr_206.io.en <= _T_1166 @[el2_lib.scala 511:17] rvclkhdr_206.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_196 : UInt, rvclkhdr_206.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_196 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1166 = eq(btb_wr_addr, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1167 = and(_T_1166, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1168 = bits(_T_1167, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1167 = eq(btb_wr_addr, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1168 = and(_T_1167, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1169 = bits(_T_1168, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_207 of rvclkhdr_301 @[el2_lib.scala 508:23] rvclkhdr_207.clock <= clock rvclkhdr_207.reset <= reset rvclkhdr_207.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_207.io.en <= _T_1168 @[el2_lib.scala 511:17] + rvclkhdr_207.io.en <= _T_1169 @[el2_lib.scala 511:17] rvclkhdr_207.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_197 : UInt, rvclkhdr_207.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_197 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1169 = eq(btb_wr_addr, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1170 = and(_T_1169, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1171 = bits(_T_1170, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1170 = eq(btb_wr_addr, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1171 = and(_T_1170, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1172 = bits(_T_1171, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_208 of rvclkhdr_302 @[el2_lib.scala 508:23] rvclkhdr_208.clock <= clock rvclkhdr_208.reset <= reset rvclkhdr_208.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_208.io.en <= _T_1171 @[el2_lib.scala 511:17] + rvclkhdr_208.io.en <= _T_1172 @[el2_lib.scala 511:17] rvclkhdr_208.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_198 : UInt, rvclkhdr_208.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_198 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1172 = eq(btb_wr_addr, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1173 = and(_T_1172, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1174 = bits(_T_1173, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1173 = eq(btb_wr_addr, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1174 = and(_T_1173, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1175 = bits(_T_1174, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_209 of rvclkhdr_303 @[el2_lib.scala 508:23] rvclkhdr_209.clock <= clock rvclkhdr_209.reset <= reset rvclkhdr_209.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_209.io.en <= _T_1174 @[el2_lib.scala 511:17] + rvclkhdr_209.io.en <= _T_1175 @[el2_lib.scala 511:17] rvclkhdr_209.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_199 : UInt, rvclkhdr_209.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_199 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1175 = eq(btb_wr_addr, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1176 = and(_T_1175, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1177 = bits(_T_1176, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1176 = eq(btb_wr_addr, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1177 = and(_T_1176, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1178 = bits(_T_1177, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_210 of rvclkhdr_304 @[el2_lib.scala 508:23] rvclkhdr_210.clock <= clock rvclkhdr_210.reset <= reset rvclkhdr_210.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_210.io.en <= _T_1177 @[el2_lib.scala 511:17] + rvclkhdr_210.io.en <= _T_1178 @[el2_lib.scala 511:17] rvclkhdr_210.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_200 : UInt, rvclkhdr_210.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_200 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1178 = eq(btb_wr_addr, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1179 = and(_T_1178, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1180 = bits(_T_1179, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1179 = eq(btb_wr_addr, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1180 = and(_T_1179, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1181 = bits(_T_1180, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_211 of rvclkhdr_305 @[el2_lib.scala 508:23] rvclkhdr_211.clock <= clock rvclkhdr_211.reset <= reset rvclkhdr_211.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_211.io.en <= _T_1180 @[el2_lib.scala 511:17] + rvclkhdr_211.io.en <= _T_1181 @[el2_lib.scala 511:17] rvclkhdr_211.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_201 : UInt, rvclkhdr_211.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_201 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1181 = eq(btb_wr_addr, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1182 = and(_T_1181, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1183 = bits(_T_1182, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1182 = eq(btb_wr_addr, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1183 = and(_T_1182, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1184 = bits(_T_1183, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_212 of rvclkhdr_306 @[el2_lib.scala 508:23] rvclkhdr_212.clock <= clock rvclkhdr_212.reset <= reset rvclkhdr_212.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_212.io.en <= _T_1183 @[el2_lib.scala 511:17] + rvclkhdr_212.io.en <= _T_1184 @[el2_lib.scala 511:17] rvclkhdr_212.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_202 : UInt, rvclkhdr_212.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_202 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1184 = eq(btb_wr_addr, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1185 = and(_T_1184, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1186 = bits(_T_1185, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1185 = eq(btb_wr_addr, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1186 = and(_T_1185, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1187 = bits(_T_1186, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_213 of rvclkhdr_307 @[el2_lib.scala 508:23] rvclkhdr_213.clock <= clock rvclkhdr_213.reset <= reset rvclkhdr_213.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_213.io.en <= _T_1186 @[el2_lib.scala 511:17] + rvclkhdr_213.io.en <= _T_1187 @[el2_lib.scala 511:17] rvclkhdr_213.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_203 : UInt, rvclkhdr_213.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_203 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1187 = eq(btb_wr_addr, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1188 = and(_T_1187, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1189 = bits(_T_1188, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1188 = eq(btb_wr_addr, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1189 = and(_T_1188, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1190 = bits(_T_1189, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_214 of rvclkhdr_308 @[el2_lib.scala 508:23] rvclkhdr_214.clock <= clock rvclkhdr_214.reset <= reset rvclkhdr_214.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_214.io.en <= _T_1189 @[el2_lib.scala 511:17] + rvclkhdr_214.io.en <= _T_1190 @[el2_lib.scala 511:17] rvclkhdr_214.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_204 : UInt, rvclkhdr_214.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_204 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1190 = eq(btb_wr_addr, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1191 = and(_T_1190, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1192 = bits(_T_1191, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1191 = eq(btb_wr_addr, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1192 = and(_T_1191, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1193 = bits(_T_1192, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_215 of rvclkhdr_309 @[el2_lib.scala 508:23] rvclkhdr_215.clock <= clock rvclkhdr_215.reset <= reset rvclkhdr_215.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_215.io.en <= _T_1192 @[el2_lib.scala 511:17] + rvclkhdr_215.io.en <= _T_1193 @[el2_lib.scala 511:17] rvclkhdr_215.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_205 : UInt, rvclkhdr_215.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_205 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1193 = eq(btb_wr_addr, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1194 = and(_T_1193, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1195 = bits(_T_1194, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1194 = eq(btb_wr_addr, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1195 = and(_T_1194, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1196 = bits(_T_1195, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_216 of rvclkhdr_310 @[el2_lib.scala 508:23] rvclkhdr_216.clock <= clock rvclkhdr_216.reset <= reset rvclkhdr_216.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_216.io.en <= _T_1195 @[el2_lib.scala 511:17] + rvclkhdr_216.io.en <= _T_1196 @[el2_lib.scala 511:17] rvclkhdr_216.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_206 : UInt, rvclkhdr_216.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_206 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1196 = eq(btb_wr_addr, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1197 = and(_T_1196, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1198 = bits(_T_1197, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1197 = eq(btb_wr_addr, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1198 = and(_T_1197, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1199 = bits(_T_1198, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_217 of rvclkhdr_311 @[el2_lib.scala 508:23] rvclkhdr_217.clock <= clock rvclkhdr_217.reset <= reset rvclkhdr_217.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_217.io.en <= _T_1198 @[el2_lib.scala 511:17] + rvclkhdr_217.io.en <= _T_1199 @[el2_lib.scala 511:17] rvclkhdr_217.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_207 : UInt, rvclkhdr_217.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_207 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1199 = eq(btb_wr_addr, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1200 = and(_T_1199, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1201 = bits(_T_1200, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1200 = eq(btb_wr_addr, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1201 = and(_T_1200, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1202 = bits(_T_1201, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_218 of rvclkhdr_312 @[el2_lib.scala 508:23] rvclkhdr_218.clock <= clock rvclkhdr_218.reset <= reset rvclkhdr_218.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_218.io.en <= _T_1201 @[el2_lib.scala 511:17] + rvclkhdr_218.io.en <= _T_1202 @[el2_lib.scala 511:17] rvclkhdr_218.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_208 : UInt, rvclkhdr_218.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_208 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1202 = eq(btb_wr_addr, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1203 = and(_T_1202, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1204 = bits(_T_1203, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1203 = eq(btb_wr_addr, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1204 = and(_T_1203, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1205 = bits(_T_1204, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_219 of rvclkhdr_313 @[el2_lib.scala 508:23] rvclkhdr_219.clock <= clock rvclkhdr_219.reset <= reset rvclkhdr_219.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_219.io.en <= _T_1204 @[el2_lib.scala 511:17] + rvclkhdr_219.io.en <= _T_1205 @[el2_lib.scala 511:17] rvclkhdr_219.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_209 : UInt, rvclkhdr_219.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_209 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1205 = eq(btb_wr_addr, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1206 = and(_T_1205, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1207 = bits(_T_1206, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1206 = eq(btb_wr_addr, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1207 = and(_T_1206, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1208 = bits(_T_1207, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_220 of rvclkhdr_314 @[el2_lib.scala 508:23] rvclkhdr_220.clock <= clock rvclkhdr_220.reset <= reset rvclkhdr_220.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_220.io.en <= _T_1207 @[el2_lib.scala 511:17] + rvclkhdr_220.io.en <= _T_1208 @[el2_lib.scala 511:17] rvclkhdr_220.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_210 : UInt, rvclkhdr_220.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_210 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1208 = eq(btb_wr_addr, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1209 = and(_T_1208, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1210 = bits(_T_1209, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1209 = eq(btb_wr_addr, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1210 = and(_T_1209, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1211 = bits(_T_1210, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_221 of rvclkhdr_315 @[el2_lib.scala 508:23] rvclkhdr_221.clock <= clock rvclkhdr_221.reset <= reset rvclkhdr_221.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_221.io.en <= _T_1210 @[el2_lib.scala 511:17] + rvclkhdr_221.io.en <= _T_1211 @[el2_lib.scala 511:17] rvclkhdr_221.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_211 : UInt, rvclkhdr_221.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_211 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1211 = eq(btb_wr_addr, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1212 = and(_T_1211, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1213 = bits(_T_1212, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1212 = eq(btb_wr_addr, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1213 = and(_T_1212, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1214 = bits(_T_1213, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_222 of rvclkhdr_316 @[el2_lib.scala 508:23] rvclkhdr_222.clock <= clock rvclkhdr_222.reset <= reset rvclkhdr_222.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_222.io.en <= _T_1213 @[el2_lib.scala 511:17] + rvclkhdr_222.io.en <= _T_1214 @[el2_lib.scala 511:17] rvclkhdr_222.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_212 : UInt, rvclkhdr_222.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_212 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1214 = eq(btb_wr_addr, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1215 = and(_T_1214, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1216 = bits(_T_1215, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1215 = eq(btb_wr_addr, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1216 = and(_T_1215, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1217 = bits(_T_1216, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_223 of rvclkhdr_317 @[el2_lib.scala 508:23] rvclkhdr_223.clock <= clock rvclkhdr_223.reset <= reset rvclkhdr_223.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_223.io.en <= _T_1216 @[el2_lib.scala 511:17] + rvclkhdr_223.io.en <= _T_1217 @[el2_lib.scala 511:17] rvclkhdr_223.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_213 : UInt, rvclkhdr_223.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_213 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1217 = eq(btb_wr_addr, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1218 = and(_T_1217, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1219 = bits(_T_1218, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1218 = eq(btb_wr_addr, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1219 = and(_T_1218, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1220 = bits(_T_1219, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_224 of rvclkhdr_318 @[el2_lib.scala 508:23] rvclkhdr_224.clock <= clock rvclkhdr_224.reset <= reset rvclkhdr_224.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_224.io.en <= _T_1219 @[el2_lib.scala 511:17] + rvclkhdr_224.io.en <= _T_1220 @[el2_lib.scala 511:17] rvclkhdr_224.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_214 : UInt, rvclkhdr_224.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_214 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1220 = eq(btb_wr_addr, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1221 = and(_T_1220, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1222 = bits(_T_1221, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1221 = eq(btb_wr_addr, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1222 = and(_T_1221, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1223 = bits(_T_1222, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_225 of rvclkhdr_319 @[el2_lib.scala 508:23] rvclkhdr_225.clock <= clock rvclkhdr_225.reset <= reset rvclkhdr_225.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_225.io.en <= _T_1222 @[el2_lib.scala 511:17] + rvclkhdr_225.io.en <= _T_1223 @[el2_lib.scala 511:17] rvclkhdr_225.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_215 : UInt, rvclkhdr_225.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_215 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1223 = eq(btb_wr_addr, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1224 = and(_T_1223, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1225 = bits(_T_1224, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1224 = eq(btb_wr_addr, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1225 = and(_T_1224, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1226 = bits(_T_1225, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_226 of rvclkhdr_320 @[el2_lib.scala 508:23] rvclkhdr_226.clock <= clock rvclkhdr_226.reset <= reset rvclkhdr_226.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_226.io.en <= _T_1225 @[el2_lib.scala 511:17] + rvclkhdr_226.io.en <= _T_1226 @[el2_lib.scala 511:17] rvclkhdr_226.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_216 : UInt, rvclkhdr_226.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_216 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1226 = eq(btb_wr_addr, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1227 = and(_T_1226, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1228 = bits(_T_1227, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1227 = eq(btb_wr_addr, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1228 = and(_T_1227, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1229 = bits(_T_1228, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_227 of rvclkhdr_321 @[el2_lib.scala 508:23] rvclkhdr_227.clock <= clock rvclkhdr_227.reset <= reset rvclkhdr_227.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_227.io.en <= _T_1228 @[el2_lib.scala 511:17] + rvclkhdr_227.io.en <= _T_1229 @[el2_lib.scala 511:17] rvclkhdr_227.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_217 : UInt, rvclkhdr_227.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_217 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1229 = eq(btb_wr_addr, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1230 = and(_T_1229, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1231 = bits(_T_1230, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1230 = eq(btb_wr_addr, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1231 = and(_T_1230, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1232 = bits(_T_1231, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_228 of rvclkhdr_322 @[el2_lib.scala 508:23] rvclkhdr_228.clock <= clock rvclkhdr_228.reset <= reset rvclkhdr_228.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_228.io.en <= _T_1231 @[el2_lib.scala 511:17] + rvclkhdr_228.io.en <= _T_1232 @[el2_lib.scala 511:17] rvclkhdr_228.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_218 : UInt, rvclkhdr_228.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_218 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1232 = eq(btb_wr_addr, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1233 = and(_T_1232, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1234 = bits(_T_1233, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1233 = eq(btb_wr_addr, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1234 = and(_T_1233, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1235 = bits(_T_1234, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_229 of rvclkhdr_323 @[el2_lib.scala 508:23] rvclkhdr_229.clock <= clock rvclkhdr_229.reset <= reset rvclkhdr_229.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_229.io.en <= _T_1234 @[el2_lib.scala 511:17] + rvclkhdr_229.io.en <= _T_1235 @[el2_lib.scala 511:17] rvclkhdr_229.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_219 : UInt, rvclkhdr_229.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_219 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1235 = eq(btb_wr_addr, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1236 = and(_T_1235, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1237 = bits(_T_1236, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1236 = eq(btb_wr_addr, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1237 = and(_T_1236, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1238 = bits(_T_1237, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_230 of rvclkhdr_324 @[el2_lib.scala 508:23] rvclkhdr_230.clock <= clock rvclkhdr_230.reset <= reset rvclkhdr_230.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_230.io.en <= _T_1237 @[el2_lib.scala 511:17] + rvclkhdr_230.io.en <= _T_1238 @[el2_lib.scala 511:17] rvclkhdr_230.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_220 : UInt, rvclkhdr_230.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_220 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1238 = eq(btb_wr_addr, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1239 = and(_T_1238, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1240 = bits(_T_1239, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1239 = eq(btb_wr_addr, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1240 = and(_T_1239, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1241 = bits(_T_1240, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_231 of rvclkhdr_325 @[el2_lib.scala 508:23] rvclkhdr_231.clock <= clock rvclkhdr_231.reset <= reset rvclkhdr_231.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_231.io.en <= _T_1240 @[el2_lib.scala 511:17] + rvclkhdr_231.io.en <= _T_1241 @[el2_lib.scala 511:17] rvclkhdr_231.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_221 : UInt, rvclkhdr_231.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_221 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1241 = eq(btb_wr_addr, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1242 = and(_T_1241, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1243 = bits(_T_1242, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1242 = eq(btb_wr_addr, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1243 = and(_T_1242, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1244 = bits(_T_1243, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_232 of rvclkhdr_326 @[el2_lib.scala 508:23] rvclkhdr_232.clock <= clock rvclkhdr_232.reset <= reset rvclkhdr_232.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_232.io.en <= _T_1243 @[el2_lib.scala 511:17] + rvclkhdr_232.io.en <= _T_1244 @[el2_lib.scala 511:17] rvclkhdr_232.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_222 : UInt, rvclkhdr_232.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_222 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1244 = eq(btb_wr_addr, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1245 = and(_T_1244, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1246 = bits(_T_1245, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1245 = eq(btb_wr_addr, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1246 = and(_T_1245, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1247 = bits(_T_1246, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_233 of rvclkhdr_327 @[el2_lib.scala 508:23] rvclkhdr_233.clock <= clock rvclkhdr_233.reset <= reset rvclkhdr_233.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_233.io.en <= _T_1246 @[el2_lib.scala 511:17] + rvclkhdr_233.io.en <= _T_1247 @[el2_lib.scala 511:17] rvclkhdr_233.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_223 : UInt, rvclkhdr_233.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_223 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1247 = eq(btb_wr_addr, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1248 = and(_T_1247, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1249 = bits(_T_1248, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1248 = eq(btb_wr_addr, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1249 = and(_T_1248, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1250 = bits(_T_1249, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_234 of rvclkhdr_328 @[el2_lib.scala 508:23] rvclkhdr_234.clock <= clock rvclkhdr_234.reset <= reset rvclkhdr_234.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_234.io.en <= _T_1249 @[el2_lib.scala 511:17] + rvclkhdr_234.io.en <= _T_1250 @[el2_lib.scala 511:17] rvclkhdr_234.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_224 : UInt, rvclkhdr_234.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_224 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1250 = eq(btb_wr_addr, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1251 = and(_T_1250, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1252 = bits(_T_1251, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1251 = eq(btb_wr_addr, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1252 = and(_T_1251, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1253 = bits(_T_1252, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_235 of rvclkhdr_329 @[el2_lib.scala 508:23] rvclkhdr_235.clock <= clock rvclkhdr_235.reset <= reset rvclkhdr_235.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_235.io.en <= _T_1252 @[el2_lib.scala 511:17] + rvclkhdr_235.io.en <= _T_1253 @[el2_lib.scala 511:17] rvclkhdr_235.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_225 : UInt, rvclkhdr_235.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_225 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1253 = eq(btb_wr_addr, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1254 = and(_T_1253, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1255 = bits(_T_1254, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1254 = eq(btb_wr_addr, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1255 = and(_T_1254, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1256 = bits(_T_1255, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_236 of rvclkhdr_330 @[el2_lib.scala 508:23] rvclkhdr_236.clock <= clock rvclkhdr_236.reset <= reset rvclkhdr_236.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_236.io.en <= _T_1255 @[el2_lib.scala 511:17] + rvclkhdr_236.io.en <= _T_1256 @[el2_lib.scala 511:17] rvclkhdr_236.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_226 : UInt, rvclkhdr_236.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_226 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1256 = eq(btb_wr_addr, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1257 = and(_T_1256, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1258 = bits(_T_1257, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1257 = eq(btb_wr_addr, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1258 = and(_T_1257, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1259 = bits(_T_1258, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_237 of rvclkhdr_331 @[el2_lib.scala 508:23] rvclkhdr_237.clock <= clock rvclkhdr_237.reset <= reset rvclkhdr_237.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_237.io.en <= _T_1258 @[el2_lib.scala 511:17] + rvclkhdr_237.io.en <= _T_1259 @[el2_lib.scala 511:17] rvclkhdr_237.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_227 : UInt, rvclkhdr_237.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_227 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1259 = eq(btb_wr_addr, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1260 = and(_T_1259, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1261 = bits(_T_1260, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1260 = eq(btb_wr_addr, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1261 = and(_T_1260, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1262 = bits(_T_1261, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_238 of rvclkhdr_332 @[el2_lib.scala 508:23] rvclkhdr_238.clock <= clock rvclkhdr_238.reset <= reset rvclkhdr_238.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_238.io.en <= _T_1261 @[el2_lib.scala 511:17] + rvclkhdr_238.io.en <= _T_1262 @[el2_lib.scala 511:17] rvclkhdr_238.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_228 : UInt, rvclkhdr_238.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_228 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1262 = eq(btb_wr_addr, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1263 = and(_T_1262, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1264 = bits(_T_1263, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1263 = eq(btb_wr_addr, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1264 = and(_T_1263, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1265 = bits(_T_1264, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_239 of rvclkhdr_333 @[el2_lib.scala 508:23] rvclkhdr_239.clock <= clock rvclkhdr_239.reset <= reset rvclkhdr_239.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_239.io.en <= _T_1264 @[el2_lib.scala 511:17] + rvclkhdr_239.io.en <= _T_1265 @[el2_lib.scala 511:17] rvclkhdr_239.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_229 : UInt, rvclkhdr_239.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_229 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1265 = eq(btb_wr_addr, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1266 = and(_T_1265, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1267 = bits(_T_1266, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1266 = eq(btb_wr_addr, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1267 = and(_T_1266, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1268 = bits(_T_1267, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_240 of rvclkhdr_334 @[el2_lib.scala 508:23] rvclkhdr_240.clock <= clock rvclkhdr_240.reset <= reset rvclkhdr_240.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_240.io.en <= _T_1267 @[el2_lib.scala 511:17] + rvclkhdr_240.io.en <= _T_1268 @[el2_lib.scala 511:17] rvclkhdr_240.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_230 : UInt, rvclkhdr_240.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_230 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1268 = eq(btb_wr_addr, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1269 = and(_T_1268, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1270 = bits(_T_1269, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1269 = eq(btb_wr_addr, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1270 = and(_T_1269, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1271 = bits(_T_1270, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_241 of rvclkhdr_335 @[el2_lib.scala 508:23] rvclkhdr_241.clock <= clock rvclkhdr_241.reset <= reset rvclkhdr_241.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_241.io.en <= _T_1270 @[el2_lib.scala 511:17] + rvclkhdr_241.io.en <= _T_1271 @[el2_lib.scala 511:17] rvclkhdr_241.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_231 : UInt, rvclkhdr_241.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_231 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1271 = eq(btb_wr_addr, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1272 = and(_T_1271, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1273 = bits(_T_1272, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1272 = eq(btb_wr_addr, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1273 = and(_T_1272, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1274 = bits(_T_1273, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_242 of rvclkhdr_336 @[el2_lib.scala 508:23] rvclkhdr_242.clock <= clock rvclkhdr_242.reset <= reset rvclkhdr_242.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_242.io.en <= _T_1273 @[el2_lib.scala 511:17] + rvclkhdr_242.io.en <= _T_1274 @[el2_lib.scala 511:17] rvclkhdr_242.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_232 : UInt, rvclkhdr_242.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_232 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1274 = eq(btb_wr_addr, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1275 = and(_T_1274, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1276 = bits(_T_1275, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1275 = eq(btb_wr_addr, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1276 = and(_T_1275, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1277 = bits(_T_1276, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_243 of rvclkhdr_337 @[el2_lib.scala 508:23] rvclkhdr_243.clock <= clock rvclkhdr_243.reset <= reset rvclkhdr_243.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_243.io.en <= _T_1276 @[el2_lib.scala 511:17] + rvclkhdr_243.io.en <= _T_1277 @[el2_lib.scala 511:17] rvclkhdr_243.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_233 : UInt, rvclkhdr_243.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_233 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1277 = eq(btb_wr_addr, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1278 = and(_T_1277, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1279 = bits(_T_1278, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1278 = eq(btb_wr_addr, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1279 = and(_T_1278, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1280 = bits(_T_1279, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_244 of rvclkhdr_338 @[el2_lib.scala 508:23] rvclkhdr_244.clock <= clock rvclkhdr_244.reset <= reset rvclkhdr_244.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_244.io.en <= _T_1279 @[el2_lib.scala 511:17] + rvclkhdr_244.io.en <= _T_1280 @[el2_lib.scala 511:17] rvclkhdr_244.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_234 : UInt, rvclkhdr_244.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_234 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1280 = eq(btb_wr_addr, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1281 = and(_T_1280, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1282 = bits(_T_1281, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1281 = eq(btb_wr_addr, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1282 = and(_T_1281, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1283 = bits(_T_1282, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_245 of rvclkhdr_339 @[el2_lib.scala 508:23] rvclkhdr_245.clock <= clock rvclkhdr_245.reset <= reset rvclkhdr_245.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_245.io.en <= _T_1282 @[el2_lib.scala 511:17] + rvclkhdr_245.io.en <= _T_1283 @[el2_lib.scala 511:17] rvclkhdr_245.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_235 : UInt, rvclkhdr_245.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_235 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1283 = eq(btb_wr_addr, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1284 = and(_T_1283, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1285 = bits(_T_1284, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1284 = eq(btb_wr_addr, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1285 = and(_T_1284, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1286 = bits(_T_1285, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_246 of rvclkhdr_340 @[el2_lib.scala 508:23] rvclkhdr_246.clock <= clock rvclkhdr_246.reset <= reset rvclkhdr_246.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_246.io.en <= _T_1285 @[el2_lib.scala 511:17] + rvclkhdr_246.io.en <= _T_1286 @[el2_lib.scala 511:17] rvclkhdr_246.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_236 : UInt, rvclkhdr_246.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_236 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1286 = eq(btb_wr_addr, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1287 = and(_T_1286, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1288 = bits(_T_1287, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1287 = eq(btb_wr_addr, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1288 = and(_T_1287, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1289 = bits(_T_1288, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_247 of rvclkhdr_341 @[el2_lib.scala 508:23] rvclkhdr_247.clock <= clock rvclkhdr_247.reset <= reset rvclkhdr_247.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_247.io.en <= _T_1288 @[el2_lib.scala 511:17] + rvclkhdr_247.io.en <= _T_1289 @[el2_lib.scala 511:17] rvclkhdr_247.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_237 : UInt, rvclkhdr_247.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_237 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1289 = eq(btb_wr_addr, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1290 = and(_T_1289, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1291 = bits(_T_1290, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1290 = eq(btb_wr_addr, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1291 = and(_T_1290, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1292 = bits(_T_1291, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_248 of rvclkhdr_342 @[el2_lib.scala 508:23] rvclkhdr_248.clock <= clock rvclkhdr_248.reset <= reset rvclkhdr_248.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_248.io.en <= _T_1291 @[el2_lib.scala 511:17] + rvclkhdr_248.io.en <= _T_1292 @[el2_lib.scala 511:17] rvclkhdr_248.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_238 : UInt, rvclkhdr_248.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_238 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1292 = eq(btb_wr_addr, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1293 = and(_T_1292, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1294 = bits(_T_1293, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1293 = eq(btb_wr_addr, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1294 = and(_T_1293, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1295 = bits(_T_1294, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_249 of rvclkhdr_343 @[el2_lib.scala 508:23] rvclkhdr_249.clock <= clock rvclkhdr_249.reset <= reset rvclkhdr_249.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_249.io.en <= _T_1294 @[el2_lib.scala 511:17] + rvclkhdr_249.io.en <= _T_1295 @[el2_lib.scala 511:17] rvclkhdr_249.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_239 : UInt, rvclkhdr_249.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_239 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1295 = eq(btb_wr_addr, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1296 = and(_T_1295, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1297 = bits(_T_1296, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1296 = eq(btb_wr_addr, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1297 = and(_T_1296, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1298 = bits(_T_1297, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_250 of rvclkhdr_344 @[el2_lib.scala 508:23] rvclkhdr_250.clock <= clock rvclkhdr_250.reset <= reset rvclkhdr_250.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_250.io.en <= _T_1297 @[el2_lib.scala 511:17] + rvclkhdr_250.io.en <= _T_1298 @[el2_lib.scala 511:17] rvclkhdr_250.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_240 : UInt, rvclkhdr_250.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_240 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1298 = eq(btb_wr_addr, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1299 = and(_T_1298, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1300 = bits(_T_1299, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1299 = eq(btb_wr_addr, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1300 = and(_T_1299, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1301 = bits(_T_1300, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_251 of rvclkhdr_345 @[el2_lib.scala 508:23] rvclkhdr_251.clock <= clock rvclkhdr_251.reset <= reset rvclkhdr_251.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_251.io.en <= _T_1300 @[el2_lib.scala 511:17] + rvclkhdr_251.io.en <= _T_1301 @[el2_lib.scala 511:17] rvclkhdr_251.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_241 : UInt, rvclkhdr_251.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_241 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1301 = eq(btb_wr_addr, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1302 = and(_T_1301, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1303 = bits(_T_1302, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1302 = eq(btb_wr_addr, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1303 = and(_T_1302, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1304 = bits(_T_1303, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_252 of rvclkhdr_346 @[el2_lib.scala 508:23] rvclkhdr_252.clock <= clock rvclkhdr_252.reset <= reset rvclkhdr_252.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_252.io.en <= _T_1303 @[el2_lib.scala 511:17] + rvclkhdr_252.io.en <= _T_1304 @[el2_lib.scala 511:17] rvclkhdr_252.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_242 : UInt, rvclkhdr_252.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_242 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1304 = eq(btb_wr_addr, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1305 = and(_T_1304, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1306 = bits(_T_1305, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1305 = eq(btb_wr_addr, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1306 = and(_T_1305, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1307 = bits(_T_1306, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_253 of rvclkhdr_347 @[el2_lib.scala 508:23] rvclkhdr_253.clock <= clock rvclkhdr_253.reset <= reset rvclkhdr_253.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_253.io.en <= _T_1306 @[el2_lib.scala 511:17] + rvclkhdr_253.io.en <= _T_1307 @[el2_lib.scala 511:17] rvclkhdr_253.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_243 : UInt, rvclkhdr_253.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_243 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1307 = eq(btb_wr_addr, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1308 = and(_T_1307, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1309 = bits(_T_1308, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1308 = eq(btb_wr_addr, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1309 = and(_T_1308, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1310 = bits(_T_1309, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_254 of rvclkhdr_348 @[el2_lib.scala 508:23] rvclkhdr_254.clock <= clock rvclkhdr_254.reset <= reset rvclkhdr_254.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_254.io.en <= _T_1309 @[el2_lib.scala 511:17] + rvclkhdr_254.io.en <= _T_1310 @[el2_lib.scala 511:17] rvclkhdr_254.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_244 : UInt, rvclkhdr_254.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_244 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1310 = eq(btb_wr_addr, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1311 = and(_T_1310, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1312 = bits(_T_1311, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1311 = eq(btb_wr_addr, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1312 = and(_T_1311, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1313 = bits(_T_1312, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_255 of rvclkhdr_349 @[el2_lib.scala 508:23] rvclkhdr_255.clock <= clock rvclkhdr_255.reset <= reset rvclkhdr_255.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_255.io.en <= _T_1312 @[el2_lib.scala 511:17] + rvclkhdr_255.io.en <= _T_1313 @[el2_lib.scala 511:17] rvclkhdr_255.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_245 : UInt, rvclkhdr_255.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_245 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1313 = eq(btb_wr_addr, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1314 = and(_T_1313, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1315 = bits(_T_1314, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1314 = eq(btb_wr_addr, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1315 = and(_T_1314, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1316 = bits(_T_1315, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_256 of rvclkhdr_350 @[el2_lib.scala 508:23] rvclkhdr_256.clock <= clock rvclkhdr_256.reset <= reset rvclkhdr_256.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_256.io.en <= _T_1315 @[el2_lib.scala 511:17] + rvclkhdr_256.io.en <= _T_1316 @[el2_lib.scala 511:17] rvclkhdr_256.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_246 : UInt, rvclkhdr_256.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_246 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1316 = eq(btb_wr_addr, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1317 = and(_T_1316, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1318 = bits(_T_1317, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1317 = eq(btb_wr_addr, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1318 = and(_T_1317, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1319 = bits(_T_1318, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_257 of rvclkhdr_351 @[el2_lib.scala 508:23] rvclkhdr_257.clock <= clock rvclkhdr_257.reset <= reset rvclkhdr_257.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_257.io.en <= _T_1318 @[el2_lib.scala 511:17] + rvclkhdr_257.io.en <= _T_1319 @[el2_lib.scala 511:17] rvclkhdr_257.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_247 : UInt, rvclkhdr_257.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_247 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1319 = eq(btb_wr_addr, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1320 = and(_T_1319, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1321 = bits(_T_1320, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1320 = eq(btb_wr_addr, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1321 = and(_T_1320, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1322 = bits(_T_1321, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_258 of rvclkhdr_352 @[el2_lib.scala 508:23] rvclkhdr_258.clock <= clock rvclkhdr_258.reset <= reset rvclkhdr_258.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_258.io.en <= _T_1321 @[el2_lib.scala 511:17] + rvclkhdr_258.io.en <= _T_1322 @[el2_lib.scala 511:17] rvclkhdr_258.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_248 : UInt, rvclkhdr_258.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_248 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1322 = eq(btb_wr_addr, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1323 = and(_T_1322, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1324 = bits(_T_1323, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1323 = eq(btb_wr_addr, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1324 = and(_T_1323, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1325 = bits(_T_1324, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_259 of rvclkhdr_353 @[el2_lib.scala 508:23] rvclkhdr_259.clock <= clock rvclkhdr_259.reset <= reset rvclkhdr_259.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_259.io.en <= _T_1324 @[el2_lib.scala 511:17] + rvclkhdr_259.io.en <= _T_1325 @[el2_lib.scala 511:17] rvclkhdr_259.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_249 : UInt, rvclkhdr_259.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_249 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1325 = eq(btb_wr_addr, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1326 = and(_T_1325, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1327 = bits(_T_1326, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1326 = eq(btb_wr_addr, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1327 = and(_T_1326, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1328 = bits(_T_1327, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_260 of rvclkhdr_354 @[el2_lib.scala 508:23] rvclkhdr_260.clock <= clock rvclkhdr_260.reset <= reset rvclkhdr_260.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_260.io.en <= _T_1327 @[el2_lib.scala 511:17] + rvclkhdr_260.io.en <= _T_1328 @[el2_lib.scala 511:17] rvclkhdr_260.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_250 : UInt, rvclkhdr_260.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_250 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1328 = eq(btb_wr_addr, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1329 = and(_T_1328, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1330 = bits(_T_1329, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1329 = eq(btb_wr_addr, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1330 = and(_T_1329, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1331 = bits(_T_1330, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_261 of rvclkhdr_355 @[el2_lib.scala 508:23] rvclkhdr_261.clock <= clock rvclkhdr_261.reset <= reset rvclkhdr_261.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_261.io.en <= _T_1330 @[el2_lib.scala 511:17] + rvclkhdr_261.io.en <= _T_1331 @[el2_lib.scala 511:17] rvclkhdr_261.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_251 : UInt, rvclkhdr_261.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_251 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1331 = eq(btb_wr_addr, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1332 = and(_T_1331, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1333 = bits(_T_1332, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1332 = eq(btb_wr_addr, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1333 = and(_T_1332, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1334 = bits(_T_1333, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_262 of rvclkhdr_356 @[el2_lib.scala 508:23] rvclkhdr_262.clock <= clock rvclkhdr_262.reset <= reset rvclkhdr_262.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_262.io.en <= _T_1333 @[el2_lib.scala 511:17] + rvclkhdr_262.io.en <= _T_1334 @[el2_lib.scala 511:17] rvclkhdr_262.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_252 : UInt, rvclkhdr_262.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_252 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1334 = eq(btb_wr_addr, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1335 = and(_T_1334, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1336 = bits(_T_1335, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1335 = eq(btb_wr_addr, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1336 = and(_T_1335, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1337 = bits(_T_1336, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_263 of rvclkhdr_357 @[el2_lib.scala 508:23] rvclkhdr_263.clock <= clock rvclkhdr_263.reset <= reset rvclkhdr_263.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_263.io.en <= _T_1336 @[el2_lib.scala 511:17] + rvclkhdr_263.io.en <= _T_1337 @[el2_lib.scala 511:17] rvclkhdr_263.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_253 : UInt, rvclkhdr_263.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_253 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1337 = eq(btb_wr_addr, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1338 = and(_T_1337, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1339 = bits(_T_1338, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1338 = eq(btb_wr_addr, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1339 = and(_T_1338, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1340 = bits(_T_1339, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_264 of rvclkhdr_358 @[el2_lib.scala 508:23] rvclkhdr_264.clock <= clock rvclkhdr_264.reset <= reset rvclkhdr_264.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_264.io.en <= _T_1339 @[el2_lib.scala 511:17] + rvclkhdr_264.io.en <= _T_1340 @[el2_lib.scala 511:17] rvclkhdr_264.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_254 : UInt, rvclkhdr_264.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_254 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1340 = eq(btb_wr_addr, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 427:95] - node _T_1341 = and(_T_1340, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 427:103] - node _T_1342 = bits(_T_1341, 0, 0) @[el2_ifu_bp_ctl.scala 427:121] + node _T_1341 = eq(btb_wr_addr, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 432:95] + node _T_1342 = and(_T_1341, btb_wr_en_way0) @[el2_ifu_bp_ctl.scala 432:103] + node _T_1343 = bits(_T_1342, 0, 0) @[el2_ifu_bp_ctl.scala 432:121] inst rvclkhdr_265 of rvclkhdr_359 @[el2_lib.scala 508:23] rvclkhdr_265.clock <= clock rvclkhdr_265.reset <= reset rvclkhdr_265.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_265.io.en <= _T_1342 @[el2_lib.scala 511:17] + rvclkhdr_265.io.en <= _T_1343 @[el2_lib.scala 511:17] rvclkhdr_265.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way0_out_255 : UInt, rvclkhdr_265.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way0_out_255 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1343 = eq(btb_wr_addr, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1344 = and(_T_1343, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1345 = bits(_T_1344, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1344 = eq(btb_wr_addr, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1345 = and(_T_1344, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1346 = bits(_T_1345, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_266 of rvclkhdr_360 @[el2_lib.scala 508:23] rvclkhdr_266.clock <= clock rvclkhdr_266.reset <= reset rvclkhdr_266.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_266.io.en <= _T_1345 @[el2_lib.scala 511:17] + rvclkhdr_266.io.en <= _T_1346 @[el2_lib.scala 511:17] rvclkhdr_266.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_0 : UInt, rvclkhdr_266.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_0 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1346 = eq(btb_wr_addr, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1347 = and(_T_1346, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1348 = bits(_T_1347, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1347 = eq(btb_wr_addr, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1348 = and(_T_1347, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1349 = bits(_T_1348, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_267 of rvclkhdr_361 @[el2_lib.scala 508:23] rvclkhdr_267.clock <= clock rvclkhdr_267.reset <= reset rvclkhdr_267.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_267.io.en <= _T_1348 @[el2_lib.scala 511:17] + rvclkhdr_267.io.en <= _T_1349 @[el2_lib.scala 511:17] rvclkhdr_267.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_1 : UInt, rvclkhdr_267.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_1 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1349 = eq(btb_wr_addr, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1350 = and(_T_1349, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1351 = bits(_T_1350, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1350 = eq(btb_wr_addr, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1351 = and(_T_1350, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1352 = bits(_T_1351, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_268 of rvclkhdr_362 @[el2_lib.scala 508:23] rvclkhdr_268.clock <= clock rvclkhdr_268.reset <= reset rvclkhdr_268.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_268.io.en <= _T_1351 @[el2_lib.scala 511:17] + rvclkhdr_268.io.en <= _T_1352 @[el2_lib.scala 511:17] rvclkhdr_268.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_2 : UInt, rvclkhdr_268.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_2 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1352 = eq(btb_wr_addr, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1353 = and(_T_1352, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1354 = bits(_T_1353, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1353 = eq(btb_wr_addr, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1354 = and(_T_1353, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1355 = bits(_T_1354, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_269 of rvclkhdr_363 @[el2_lib.scala 508:23] rvclkhdr_269.clock <= clock rvclkhdr_269.reset <= reset rvclkhdr_269.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_269.io.en <= _T_1354 @[el2_lib.scala 511:17] + rvclkhdr_269.io.en <= _T_1355 @[el2_lib.scala 511:17] rvclkhdr_269.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_3 : UInt, rvclkhdr_269.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_3 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1355 = eq(btb_wr_addr, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1356 = and(_T_1355, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1357 = bits(_T_1356, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1356 = eq(btb_wr_addr, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1357 = and(_T_1356, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1358 = bits(_T_1357, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_270 of rvclkhdr_364 @[el2_lib.scala 508:23] rvclkhdr_270.clock <= clock rvclkhdr_270.reset <= reset rvclkhdr_270.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_270.io.en <= _T_1357 @[el2_lib.scala 511:17] + rvclkhdr_270.io.en <= _T_1358 @[el2_lib.scala 511:17] rvclkhdr_270.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_4 : UInt, rvclkhdr_270.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_4 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1358 = eq(btb_wr_addr, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1359 = and(_T_1358, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1360 = bits(_T_1359, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1359 = eq(btb_wr_addr, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1360 = and(_T_1359, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1361 = bits(_T_1360, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_271 of rvclkhdr_365 @[el2_lib.scala 508:23] rvclkhdr_271.clock <= clock rvclkhdr_271.reset <= reset rvclkhdr_271.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_271.io.en <= _T_1360 @[el2_lib.scala 511:17] + rvclkhdr_271.io.en <= _T_1361 @[el2_lib.scala 511:17] rvclkhdr_271.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_5 : UInt, rvclkhdr_271.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_5 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1361 = eq(btb_wr_addr, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1362 = and(_T_1361, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1363 = bits(_T_1362, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1362 = eq(btb_wr_addr, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1363 = and(_T_1362, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1364 = bits(_T_1363, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_272 of rvclkhdr_366 @[el2_lib.scala 508:23] rvclkhdr_272.clock <= clock rvclkhdr_272.reset <= reset rvclkhdr_272.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_272.io.en <= _T_1363 @[el2_lib.scala 511:17] + rvclkhdr_272.io.en <= _T_1364 @[el2_lib.scala 511:17] rvclkhdr_272.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_6 : UInt, rvclkhdr_272.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_6 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1364 = eq(btb_wr_addr, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1365 = and(_T_1364, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1366 = bits(_T_1365, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1365 = eq(btb_wr_addr, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1366 = and(_T_1365, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1367 = bits(_T_1366, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_273 of rvclkhdr_367 @[el2_lib.scala 508:23] rvclkhdr_273.clock <= clock rvclkhdr_273.reset <= reset rvclkhdr_273.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_273.io.en <= _T_1366 @[el2_lib.scala 511:17] + rvclkhdr_273.io.en <= _T_1367 @[el2_lib.scala 511:17] rvclkhdr_273.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_7 : UInt, rvclkhdr_273.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_7 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1367 = eq(btb_wr_addr, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1368 = and(_T_1367, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1369 = bits(_T_1368, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1368 = eq(btb_wr_addr, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1369 = and(_T_1368, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1370 = bits(_T_1369, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_274 of rvclkhdr_368 @[el2_lib.scala 508:23] rvclkhdr_274.clock <= clock rvclkhdr_274.reset <= reset rvclkhdr_274.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_274.io.en <= _T_1369 @[el2_lib.scala 511:17] + rvclkhdr_274.io.en <= _T_1370 @[el2_lib.scala 511:17] rvclkhdr_274.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_8 : UInt, rvclkhdr_274.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_8 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1370 = eq(btb_wr_addr, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1371 = and(_T_1370, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1372 = bits(_T_1371, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1371 = eq(btb_wr_addr, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1372 = and(_T_1371, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1373 = bits(_T_1372, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_275 of rvclkhdr_369 @[el2_lib.scala 508:23] rvclkhdr_275.clock <= clock rvclkhdr_275.reset <= reset rvclkhdr_275.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_275.io.en <= _T_1372 @[el2_lib.scala 511:17] + rvclkhdr_275.io.en <= _T_1373 @[el2_lib.scala 511:17] rvclkhdr_275.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_9 : UInt, rvclkhdr_275.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_9 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1373 = eq(btb_wr_addr, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1374 = and(_T_1373, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1375 = bits(_T_1374, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1374 = eq(btb_wr_addr, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1375 = and(_T_1374, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1376 = bits(_T_1375, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_276 of rvclkhdr_370 @[el2_lib.scala 508:23] rvclkhdr_276.clock <= clock rvclkhdr_276.reset <= reset rvclkhdr_276.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_276.io.en <= _T_1375 @[el2_lib.scala 511:17] + rvclkhdr_276.io.en <= _T_1376 @[el2_lib.scala 511:17] rvclkhdr_276.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_10 : UInt, rvclkhdr_276.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_10 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1376 = eq(btb_wr_addr, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1377 = and(_T_1376, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1378 = bits(_T_1377, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1377 = eq(btb_wr_addr, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1378 = and(_T_1377, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1379 = bits(_T_1378, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_277 of rvclkhdr_371 @[el2_lib.scala 508:23] rvclkhdr_277.clock <= clock rvclkhdr_277.reset <= reset rvclkhdr_277.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_277.io.en <= _T_1378 @[el2_lib.scala 511:17] + rvclkhdr_277.io.en <= _T_1379 @[el2_lib.scala 511:17] rvclkhdr_277.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_11 : UInt, rvclkhdr_277.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_11 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1379 = eq(btb_wr_addr, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1380 = and(_T_1379, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1381 = bits(_T_1380, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1380 = eq(btb_wr_addr, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1381 = and(_T_1380, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1382 = bits(_T_1381, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_278 of rvclkhdr_372 @[el2_lib.scala 508:23] rvclkhdr_278.clock <= clock rvclkhdr_278.reset <= reset rvclkhdr_278.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_278.io.en <= _T_1381 @[el2_lib.scala 511:17] + rvclkhdr_278.io.en <= _T_1382 @[el2_lib.scala 511:17] rvclkhdr_278.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_12 : UInt, rvclkhdr_278.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_12 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1382 = eq(btb_wr_addr, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1383 = and(_T_1382, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1384 = bits(_T_1383, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1383 = eq(btb_wr_addr, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1384 = and(_T_1383, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1385 = bits(_T_1384, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_279 of rvclkhdr_373 @[el2_lib.scala 508:23] rvclkhdr_279.clock <= clock rvclkhdr_279.reset <= reset rvclkhdr_279.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_279.io.en <= _T_1384 @[el2_lib.scala 511:17] + rvclkhdr_279.io.en <= _T_1385 @[el2_lib.scala 511:17] rvclkhdr_279.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_13 : UInt, rvclkhdr_279.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_13 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1385 = eq(btb_wr_addr, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1386 = and(_T_1385, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1387 = bits(_T_1386, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1386 = eq(btb_wr_addr, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1387 = and(_T_1386, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1388 = bits(_T_1387, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_280 of rvclkhdr_374 @[el2_lib.scala 508:23] rvclkhdr_280.clock <= clock rvclkhdr_280.reset <= reset rvclkhdr_280.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_280.io.en <= _T_1387 @[el2_lib.scala 511:17] + rvclkhdr_280.io.en <= _T_1388 @[el2_lib.scala 511:17] rvclkhdr_280.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_14 : UInt, rvclkhdr_280.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_14 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1388 = eq(btb_wr_addr, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1389 = and(_T_1388, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1390 = bits(_T_1389, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1389 = eq(btb_wr_addr, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1390 = and(_T_1389, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1391 = bits(_T_1390, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_281 of rvclkhdr_375 @[el2_lib.scala 508:23] rvclkhdr_281.clock <= clock rvclkhdr_281.reset <= reset rvclkhdr_281.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_281.io.en <= _T_1390 @[el2_lib.scala 511:17] + rvclkhdr_281.io.en <= _T_1391 @[el2_lib.scala 511:17] rvclkhdr_281.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_15 : UInt, rvclkhdr_281.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_15 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1391 = eq(btb_wr_addr, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1392 = and(_T_1391, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1393 = bits(_T_1392, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1392 = eq(btb_wr_addr, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1393 = and(_T_1392, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1394 = bits(_T_1393, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_282 of rvclkhdr_376 @[el2_lib.scala 508:23] rvclkhdr_282.clock <= clock rvclkhdr_282.reset <= reset rvclkhdr_282.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_282.io.en <= _T_1393 @[el2_lib.scala 511:17] + rvclkhdr_282.io.en <= _T_1394 @[el2_lib.scala 511:17] rvclkhdr_282.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_16 : UInt, rvclkhdr_282.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_16 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1394 = eq(btb_wr_addr, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1395 = and(_T_1394, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1396 = bits(_T_1395, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1395 = eq(btb_wr_addr, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1396 = and(_T_1395, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1397 = bits(_T_1396, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_283 of rvclkhdr_377 @[el2_lib.scala 508:23] rvclkhdr_283.clock <= clock rvclkhdr_283.reset <= reset rvclkhdr_283.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_283.io.en <= _T_1396 @[el2_lib.scala 511:17] + rvclkhdr_283.io.en <= _T_1397 @[el2_lib.scala 511:17] rvclkhdr_283.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_17 : UInt, rvclkhdr_283.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_17 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1397 = eq(btb_wr_addr, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1398 = and(_T_1397, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1399 = bits(_T_1398, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1398 = eq(btb_wr_addr, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1399 = and(_T_1398, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1400 = bits(_T_1399, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_284 of rvclkhdr_378 @[el2_lib.scala 508:23] rvclkhdr_284.clock <= clock rvclkhdr_284.reset <= reset rvclkhdr_284.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_284.io.en <= _T_1399 @[el2_lib.scala 511:17] + rvclkhdr_284.io.en <= _T_1400 @[el2_lib.scala 511:17] rvclkhdr_284.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_18 : UInt, rvclkhdr_284.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_18 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1400 = eq(btb_wr_addr, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1401 = and(_T_1400, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1402 = bits(_T_1401, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1401 = eq(btb_wr_addr, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1402 = and(_T_1401, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1403 = bits(_T_1402, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_285 of rvclkhdr_379 @[el2_lib.scala 508:23] rvclkhdr_285.clock <= clock rvclkhdr_285.reset <= reset rvclkhdr_285.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_285.io.en <= _T_1402 @[el2_lib.scala 511:17] + rvclkhdr_285.io.en <= _T_1403 @[el2_lib.scala 511:17] rvclkhdr_285.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_19 : UInt, rvclkhdr_285.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_19 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1403 = eq(btb_wr_addr, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1404 = and(_T_1403, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1405 = bits(_T_1404, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1404 = eq(btb_wr_addr, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1405 = and(_T_1404, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1406 = bits(_T_1405, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_286 of rvclkhdr_380 @[el2_lib.scala 508:23] rvclkhdr_286.clock <= clock rvclkhdr_286.reset <= reset rvclkhdr_286.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_286.io.en <= _T_1405 @[el2_lib.scala 511:17] + rvclkhdr_286.io.en <= _T_1406 @[el2_lib.scala 511:17] rvclkhdr_286.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_20 : UInt, rvclkhdr_286.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_20 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1406 = eq(btb_wr_addr, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1407 = and(_T_1406, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1408 = bits(_T_1407, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1407 = eq(btb_wr_addr, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1408 = and(_T_1407, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1409 = bits(_T_1408, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_287 of rvclkhdr_381 @[el2_lib.scala 508:23] rvclkhdr_287.clock <= clock rvclkhdr_287.reset <= reset rvclkhdr_287.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_287.io.en <= _T_1408 @[el2_lib.scala 511:17] + rvclkhdr_287.io.en <= _T_1409 @[el2_lib.scala 511:17] rvclkhdr_287.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_21 : UInt, rvclkhdr_287.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_21 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1409 = eq(btb_wr_addr, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1410 = and(_T_1409, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1411 = bits(_T_1410, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1410 = eq(btb_wr_addr, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1411 = and(_T_1410, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1412 = bits(_T_1411, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_288 of rvclkhdr_382 @[el2_lib.scala 508:23] rvclkhdr_288.clock <= clock rvclkhdr_288.reset <= reset rvclkhdr_288.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_288.io.en <= _T_1411 @[el2_lib.scala 511:17] + rvclkhdr_288.io.en <= _T_1412 @[el2_lib.scala 511:17] rvclkhdr_288.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_22 : UInt, rvclkhdr_288.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_22 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1412 = eq(btb_wr_addr, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1413 = and(_T_1412, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1414 = bits(_T_1413, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1413 = eq(btb_wr_addr, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1414 = and(_T_1413, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1415 = bits(_T_1414, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_289 of rvclkhdr_383 @[el2_lib.scala 508:23] rvclkhdr_289.clock <= clock rvclkhdr_289.reset <= reset rvclkhdr_289.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_289.io.en <= _T_1414 @[el2_lib.scala 511:17] + rvclkhdr_289.io.en <= _T_1415 @[el2_lib.scala 511:17] rvclkhdr_289.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_23 : UInt, rvclkhdr_289.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_23 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1415 = eq(btb_wr_addr, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1416 = and(_T_1415, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1417 = bits(_T_1416, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1416 = eq(btb_wr_addr, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1417 = and(_T_1416, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1418 = bits(_T_1417, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_290 of rvclkhdr_384 @[el2_lib.scala 508:23] rvclkhdr_290.clock <= clock rvclkhdr_290.reset <= reset rvclkhdr_290.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_290.io.en <= _T_1417 @[el2_lib.scala 511:17] + rvclkhdr_290.io.en <= _T_1418 @[el2_lib.scala 511:17] rvclkhdr_290.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_24 : UInt, rvclkhdr_290.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_24 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1418 = eq(btb_wr_addr, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1419 = and(_T_1418, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1420 = bits(_T_1419, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1419 = eq(btb_wr_addr, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1420 = and(_T_1419, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1421 = bits(_T_1420, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_291 of rvclkhdr_385 @[el2_lib.scala 508:23] rvclkhdr_291.clock <= clock rvclkhdr_291.reset <= reset rvclkhdr_291.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_291.io.en <= _T_1420 @[el2_lib.scala 511:17] + rvclkhdr_291.io.en <= _T_1421 @[el2_lib.scala 511:17] rvclkhdr_291.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_25 : UInt, rvclkhdr_291.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_25 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1421 = eq(btb_wr_addr, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1422 = and(_T_1421, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1423 = bits(_T_1422, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1422 = eq(btb_wr_addr, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1423 = and(_T_1422, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1424 = bits(_T_1423, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_292 of rvclkhdr_386 @[el2_lib.scala 508:23] rvclkhdr_292.clock <= clock rvclkhdr_292.reset <= reset rvclkhdr_292.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_292.io.en <= _T_1423 @[el2_lib.scala 511:17] + rvclkhdr_292.io.en <= _T_1424 @[el2_lib.scala 511:17] rvclkhdr_292.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_26 : UInt, rvclkhdr_292.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_26 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1424 = eq(btb_wr_addr, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1425 = and(_T_1424, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1426 = bits(_T_1425, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1425 = eq(btb_wr_addr, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1426 = and(_T_1425, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1427 = bits(_T_1426, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_293 of rvclkhdr_387 @[el2_lib.scala 508:23] rvclkhdr_293.clock <= clock rvclkhdr_293.reset <= reset rvclkhdr_293.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_293.io.en <= _T_1426 @[el2_lib.scala 511:17] + rvclkhdr_293.io.en <= _T_1427 @[el2_lib.scala 511:17] rvclkhdr_293.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_27 : UInt, rvclkhdr_293.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_27 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1427 = eq(btb_wr_addr, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1428 = and(_T_1427, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1429 = bits(_T_1428, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1428 = eq(btb_wr_addr, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1429 = and(_T_1428, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1430 = bits(_T_1429, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_294 of rvclkhdr_388 @[el2_lib.scala 508:23] rvclkhdr_294.clock <= clock rvclkhdr_294.reset <= reset rvclkhdr_294.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_294.io.en <= _T_1429 @[el2_lib.scala 511:17] + rvclkhdr_294.io.en <= _T_1430 @[el2_lib.scala 511:17] rvclkhdr_294.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_28 : UInt, rvclkhdr_294.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_28 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1430 = eq(btb_wr_addr, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1431 = and(_T_1430, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1432 = bits(_T_1431, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1431 = eq(btb_wr_addr, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1432 = and(_T_1431, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1433 = bits(_T_1432, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_295 of rvclkhdr_389 @[el2_lib.scala 508:23] rvclkhdr_295.clock <= clock rvclkhdr_295.reset <= reset rvclkhdr_295.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_295.io.en <= _T_1432 @[el2_lib.scala 511:17] + rvclkhdr_295.io.en <= _T_1433 @[el2_lib.scala 511:17] rvclkhdr_295.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_29 : UInt, rvclkhdr_295.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_29 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1433 = eq(btb_wr_addr, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1434 = and(_T_1433, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1435 = bits(_T_1434, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1434 = eq(btb_wr_addr, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1435 = and(_T_1434, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1436 = bits(_T_1435, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_296 of rvclkhdr_390 @[el2_lib.scala 508:23] rvclkhdr_296.clock <= clock rvclkhdr_296.reset <= reset rvclkhdr_296.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_296.io.en <= _T_1435 @[el2_lib.scala 511:17] + rvclkhdr_296.io.en <= _T_1436 @[el2_lib.scala 511:17] rvclkhdr_296.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_30 : UInt, rvclkhdr_296.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_30 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1436 = eq(btb_wr_addr, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1437 = and(_T_1436, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1438 = bits(_T_1437, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1437 = eq(btb_wr_addr, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1438 = and(_T_1437, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1439 = bits(_T_1438, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_297 of rvclkhdr_391 @[el2_lib.scala 508:23] rvclkhdr_297.clock <= clock rvclkhdr_297.reset <= reset rvclkhdr_297.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_297.io.en <= _T_1438 @[el2_lib.scala 511:17] + rvclkhdr_297.io.en <= _T_1439 @[el2_lib.scala 511:17] rvclkhdr_297.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_31 : UInt, rvclkhdr_297.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_31 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1439 = eq(btb_wr_addr, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1440 = and(_T_1439, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1441 = bits(_T_1440, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1440 = eq(btb_wr_addr, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1441 = and(_T_1440, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1442 = bits(_T_1441, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_298 of rvclkhdr_392 @[el2_lib.scala 508:23] rvclkhdr_298.clock <= clock rvclkhdr_298.reset <= reset rvclkhdr_298.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_298.io.en <= _T_1441 @[el2_lib.scala 511:17] + rvclkhdr_298.io.en <= _T_1442 @[el2_lib.scala 511:17] rvclkhdr_298.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_32 : UInt, rvclkhdr_298.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_32 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1442 = eq(btb_wr_addr, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1443 = and(_T_1442, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1444 = bits(_T_1443, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1443 = eq(btb_wr_addr, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1444 = and(_T_1443, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1445 = bits(_T_1444, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_299 of rvclkhdr_393 @[el2_lib.scala 508:23] rvclkhdr_299.clock <= clock rvclkhdr_299.reset <= reset rvclkhdr_299.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_299.io.en <= _T_1444 @[el2_lib.scala 511:17] + rvclkhdr_299.io.en <= _T_1445 @[el2_lib.scala 511:17] rvclkhdr_299.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_33 : UInt, rvclkhdr_299.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_33 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1445 = eq(btb_wr_addr, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1446 = and(_T_1445, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1447 = bits(_T_1446, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1446 = eq(btb_wr_addr, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1447 = and(_T_1446, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1448 = bits(_T_1447, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_300 of rvclkhdr_394 @[el2_lib.scala 508:23] rvclkhdr_300.clock <= clock rvclkhdr_300.reset <= reset rvclkhdr_300.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_300.io.en <= _T_1447 @[el2_lib.scala 511:17] + rvclkhdr_300.io.en <= _T_1448 @[el2_lib.scala 511:17] rvclkhdr_300.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_34 : UInt, rvclkhdr_300.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_34 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1448 = eq(btb_wr_addr, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1449 = and(_T_1448, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1450 = bits(_T_1449, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1449 = eq(btb_wr_addr, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1450 = and(_T_1449, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1451 = bits(_T_1450, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_301 of rvclkhdr_395 @[el2_lib.scala 508:23] rvclkhdr_301.clock <= clock rvclkhdr_301.reset <= reset rvclkhdr_301.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_301.io.en <= _T_1450 @[el2_lib.scala 511:17] + rvclkhdr_301.io.en <= _T_1451 @[el2_lib.scala 511:17] rvclkhdr_301.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_35 : UInt, rvclkhdr_301.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_35 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1451 = eq(btb_wr_addr, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1452 = and(_T_1451, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1453 = bits(_T_1452, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1452 = eq(btb_wr_addr, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1453 = and(_T_1452, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1454 = bits(_T_1453, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_302 of rvclkhdr_396 @[el2_lib.scala 508:23] rvclkhdr_302.clock <= clock rvclkhdr_302.reset <= reset rvclkhdr_302.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_302.io.en <= _T_1453 @[el2_lib.scala 511:17] + rvclkhdr_302.io.en <= _T_1454 @[el2_lib.scala 511:17] rvclkhdr_302.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_36 : UInt, rvclkhdr_302.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_36 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1454 = eq(btb_wr_addr, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1455 = and(_T_1454, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1456 = bits(_T_1455, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1455 = eq(btb_wr_addr, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1456 = and(_T_1455, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1457 = bits(_T_1456, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_303 of rvclkhdr_397 @[el2_lib.scala 508:23] rvclkhdr_303.clock <= clock rvclkhdr_303.reset <= reset rvclkhdr_303.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_303.io.en <= _T_1456 @[el2_lib.scala 511:17] + rvclkhdr_303.io.en <= _T_1457 @[el2_lib.scala 511:17] rvclkhdr_303.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_37 : UInt, rvclkhdr_303.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_37 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1457 = eq(btb_wr_addr, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1458 = and(_T_1457, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1459 = bits(_T_1458, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1458 = eq(btb_wr_addr, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1459 = and(_T_1458, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1460 = bits(_T_1459, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_304 of rvclkhdr_398 @[el2_lib.scala 508:23] rvclkhdr_304.clock <= clock rvclkhdr_304.reset <= reset rvclkhdr_304.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_304.io.en <= _T_1459 @[el2_lib.scala 511:17] + rvclkhdr_304.io.en <= _T_1460 @[el2_lib.scala 511:17] rvclkhdr_304.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_38 : UInt, rvclkhdr_304.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_38 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1460 = eq(btb_wr_addr, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1461 = and(_T_1460, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1462 = bits(_T_1461, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1461 = eq(btb_wr_addr, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1462 = and(_T_1461, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1463 = bits(_T_1462, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_305 of rvclkhdr_399 @[el2_lib.scala 508:23] rvclkhdr_305.clock <= clock rvclkhdr_305.reset <= reset rvclkhdr_305.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_305.io.en <= _T_1462 @[el2_lib.scala 511:17] + rvclkhdr_305.io.en <= _T_1463 @[el2_lib.scala 511:17] rvclkhdr_305.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_39 : UInt, rvclkhdr_305.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_39 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1463 = eq(btb_wr_addr, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1464 = and(_T_1463, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1465 = bits(_T_1464, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1464 = eq(btb_wr_addr, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1465 = and(_T_1464, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1466 = bits(_T_1465, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_306 of rvclkhdr_400 @[el2_lib.scala 508:23] rvclkhdr_306.clock <= clock rvclkhdr_306.reset <= reset rvclkhdr_306.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_306.io.en <= _T_1465 @[el2_lib.scala 511:17] + rvclkhdr_306.io.en <= _T_1466 @[el2_lib.scala 511:17] rvclkhdr_306.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_40 : UInt, rvclkhdr_306.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_40 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1466 = eq(btb_wr_addr, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1467 = and(_T_1466, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1468 = bits(_T_1467, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1467 = eq(btb_wr_addr, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1468 = and(_T_1467, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1469 = bits(_T_1468, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_307 of rvclkhdr_401 @[el2_lib.scala 508:23] rvclkhdr_307.clock <= clock rvclkhdr_307.reset <= reset rvclkhdr_307.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_307.io.en <= _T_1468 @[el2_lib.scala 511:17] + rvclkhdr_307.io.en <= _T_1469 @[el2_lib.scala 511:17] rvclkhdr_307.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_41 : UInt, rvclkhdr_307.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_41 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1469 = eq(btb_wr_addr, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1470 = and(_T_1469, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1471 = bits(_T_1470, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1470 = eq(btb_wr_addr, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1471 = and(_T_1470, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1472 = bits(_T_1471, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_308 of rvclkhdr_402 @[el2_lib.scala 508:23] rvclkhdr_308.clock <= clock rvclkhdr_308.reset <= reset rvclkhdr_308.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_308.io.en <= _T_1471 @[el2_lib.scala 511:17] + rvclkhdr_308.io.en <= _T_1472 @[el2_lib.scala 511:17] rvclkhdr_308.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_42 : UInt, rvclkhdr_308.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_42 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1472 = eq(btb_wr_addr, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1473 = and(_T_1472, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1474 = bits(_T_1473, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1473 = eq(btb_wr_addr, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1474 = and(_T_1473, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1475 = bits(_T_1474, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_309 of rvclkhdr_403 @[el2_lib.scala 508:23] rvclkhdr_309.clock <= clock rvclkhdr_309.reset <= reset rvclkhdr_309.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_309.io.en <= _T_1474 @[el2_lib.scala 511:17] + rvclkhdr_309.io.en <= _T_1475 @[el2_lib.scala 511:17] rvclkhdr_309.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_43 : UInt, rvclkhdr_309.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_43 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1475 = eq(btb_wr_addr, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1476 = and(_T_1475, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1477 = bits(_T_1476, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1476 = eq(btb_wr_addr, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1477 = and(_T_1476, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1478 = bits(_T_1477, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_310 of rvclkhdr_404 @[el2_lib.scala 508:23] rvclkhdr_310.clock <= clock rvclkhdr_310.reset <= reset rvclkhdr_310.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_310.io.en <= _T_1477 @[el2_lib.scala 511:17] + rvclkhdr_310.io.en <= _T_1478 @[el2_lib.scala 511:17] rvclkhdr_310.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_44 : UInt, rvclkhdr_310.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_44 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1478 = eq(btb_wr_addr, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1479 = and(_T_1478, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1480 = bits(_T_1479, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1479 = eq(btb_wr_addr, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1480 = and(_T_1479, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1481 = bits(_T_1480, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_311 of rvclkhdr_405 @[el2_lib.scala 508:23] rvclkhdr_311.clock <= clock rvclkhdr_311.reset <= reset rvclkhdr_311.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_311.io.en <= _T_1480 @[el2_lib.scala 511:17] + rvclkhdr_311.io.en <= _T_1481 @[el2_lib.scala 511:17] rvclkhdr_311.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_45 : UInt, rvclkhdr_311.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_45 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1481 = eq(btb_wr_addr, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1482 = and(_T_1481, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1483 = bits(_T_1482, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1482 = eq(btb_wr_addr, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1483 = and(_T_1482, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1484 = bits(_T_1483, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_312 of rvclkhdr_406 @[el2_lib.scala 508:23] rvclkhdr_312.clock <= clock rvclkhdr_312.reset <= reset rvclkhdr_312.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_312.io.en <= _T_1483 @[el2_lib.scala 511:17] + rvclkhdr_312.io.en <= _T_1484 @[el2_lib.scala 511:17] rvclkhdr_312.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_46 : UInt, rvclkhdr_312.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_46 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1484 = eq(btb_wr_addr, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1485 = and(_T_1484, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1486 = bits(_T_1485, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1485 = eq(btb_wr_addr, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1486 = and(_T_1485, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1487 = bits(_T_1486, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_313 of rvclkhdr_407 @[el2_lib.scala 508:23] rvclkhdr_313.clock <= clock rvclkhdr_313.reset <= reset rvclkhdr_313.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_313.io.en <= _T_1486 @[el2_lib.scala 511:17] + rvclkhdr_313.io.en <= _T_1487 @[el2_lib.scala 511:17] rvclkhdr_313.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_47 : UInt, rvclkhdr_313.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_47 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1487 = eq(btb_wr_addr, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1488 = and(_T_1487, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1489 = bits(_T_1488, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1488 = eq(btb_wr_addr, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1489 = and(_T_1488, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1490 = bits(_T_1489, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_314 of rvclkhdr_408 @[el2_lib.scala 508:23] rvclkhdr_314.clock <= clock rvclkhdr_314.reset <= reset rvclkhdr_314.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_314.io.en <= _T_1489 @[el2_lib.scala 511:17] + rvclkhdr_314.io.en <= _T_1490 @[el2_lib.scala 511:17] rvclkhdr_314.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_48 : UInt, rvclkhdr_314.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_48 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1490 = eq(btb_wr_addr, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1491 = and(_T_1490, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1492 = bits(_T_1491, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1491 = eq(btb_wr_addr, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1492 = and(_T_1491, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1493 = bits(_T_1492, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_315 of rvclkhdr_409 @[el2_lib.scala 508:23] rvclkhdr_315.clock <= clock rvclkhdr_315.reset <= reset rvclkhdr_315.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_315.io.en <= _T_1492 @[el2_lib.scala 511:17] + rvclkhdr_315.io.en <= _T_1493 @[el2_lib.scala 511:17] rvclkhdr_315.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_49 : UInt, rvclkhdr_315.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_49 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1493 = eq(btb_wr_addr, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1494 = and(_T_1493, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1495 = bits(_T_1494, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1494 = eq(btb_wr_addr, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1495 = and(_T_1494, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1496 = bits(_T_1495, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_316 of rvclkhdr_410 @[el2_lib.scala 508:23] rvclkhdr_316.clock <= clock rvclkhdr_316.reset <= reset rvclkhdr_316.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_316.io.en <= _T_1495 @[el2_lib.scala 511:17] + rvclkhdr_316.io.en <= _T_1496 @[el2_lib.scala 511:17] rvclkhdr_316.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_50 : UInt, rvclkhdr_316.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_50 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1496 = eq(btb_wr_addr, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1497 = and(_T_1496, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1498 = bits(_T_1497, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1497 = eq(btb_wr_addr, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1498 = and(_T_1497, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1499 = bits(_T_1498, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_317 of rvclkhdr_411 @[el2_lib.scala 508:23] rvclkhdr_317.clock <= clock rvclkhdr_317.reset <= reset rvclkhdr_317.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_317.io.en <= _T_1498 @[el2_lib.scala 511:17] + rvclkhdr_317.io.en <= _T_1499 @[el2_lib.scala 511:17] rvclkhdr_317.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_51 : UInt, rvclkhdr_317.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_51 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1499 = eq(btb_wr_addr, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1500 = and(_T_1499, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1501 = bits(_T_1500, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1500 = eq(btb_wr_addr, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1501 = and(_T_1500, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1502 = bits(_T_1501, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_318 of rvclkhdr_412 @[el2_lib.scala 508:23] rvclkhdr_318.clock <= clock rvclkhdr_318.reset <= reset rvclkhdr_318.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_318.io.en <= _T_1501 @[el2_lib.scala 511:17] + rvclkhdr_318.io.en <= _T_1502 @[el2_lib.scala 511:17] rvclkhdr_318.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_52 : UInt, rvclkhdr_318.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_52 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1502 = eq(btb_wr_addr, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1503 = and(_T_1502, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1504 = bits(_T_1503, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1503 = eq(btb_wr_addr, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1504 = and(_T_1503, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1505 = bits(_T_1504, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_319 of rvclkhdr_413 @[el2_lib.scala 508:23] rvclkhdr_319.clock <= clock rvclkhdr_319.reset <= reset rvclkhdr_319.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_319.io.en <= _T_1504 @[el2_lib.scala 511:17] + rvclkhdr_319.io.en <= _T_1505 @[el2_lib.scala 511:17] rvclkhdr_319.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_53 : UInt, rvclkhdr_319.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_53 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1505 = eq(btb_wr_addr, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1506 = and(_T_1505, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1507 = bits(_T_1506, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1506 = eq(btb_wr_addr, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1507 = and(_T_1506, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1508 = bits(_T_1507, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_320 of rvclkhdr_414 @[el2_lib.scala 508:23] rvclkhdr_320.clock <= clock rvclkhdr_320.reset <= reset rvclkhdr_320.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_320.io.en <= _T_1507 @[el2_lib.scala 511:17] + rvclkhdr_320.io.en <= _T_1508 @[el2_lib.scala 511:17] rvclkhdr_320.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_54 : UInt, rvclkhdr_320.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_54 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1508 = eq(btb_wr_addr, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1509 = and(_T_1508, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1510 = bits(_T_1509, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1509 = eq(btb_wr_addr, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1510 = and(_T_1509, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1511 = bits(_T_1510, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_321 of rvclkhdr_415 @[el2_lib.scala 508:23] rvclkhdr_321.clock <= clock rvclkhdr_321.reset <= reset rvclkhdr_321.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_321.io.en <= _T_1510 @[el2_lib.scala 511:17] + rvclkhdr_321.io.en <= _T_1511 @[el2_lib.scala 511:17] rvclkhdr_321.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_55 : UInt, rvclkhdr_321.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_55 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1511 = eq(btb_wr_addr, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1512 = and(_T_1511, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1513 = bits(_T_1512, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1512 = eq(btb_wr_addr, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1513 = and(_T_1512, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1514 = bits(_T_1513, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_322 of rvclkhdr_416 @[el2_lib.scala 508:23] rvclkhdr_322.clock <= clock rvclkhdr_322.reset <= reset rvclkhdr_322.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_322.io.en <= _T_1513 @[el2_lib.scala 511:17] + rvclkhdr_322.io.en <= _T_1514 @[el2_lib.scala 511:17] rvclkhdr_322.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_56 : UInt, rvclkhdr_322.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_56 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1514 = eq(btb_wr_addr, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1515 = and(_T_1514, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1516 = bits(_T_1515, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1515 = eq(btb_wr_addr, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1516 = and(_T_1515, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1517 = bits(_T_1516, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_323 of rvclkhdr_417 @[el2_lib.scala 508:23] rvclkhdr_323.clock <= clock rvclkhdr_323.reset <= reset rvclkhdr_323.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_323.io.en <= _T_1516 @[el2_lib.scala 511:17] + rvclkhdr_323.io.en <= _T_1517 @[el2_lib.scala 511:17] rvclkhdr_323.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_57 : UInt, rvclkhdr_323.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_57 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1517 = eq(btb_wr_addr, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1518 = and(_T_1517, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1519 = bits(_T_1518, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1518 = eq(btb_wr_addr, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1519 = and(_T_1518, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1520 = bits(_T_1519, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_324 of rvclkhdr_418 @[el2_lib.scala 508:23] rvclkhdr_324.clock <= clock rvclkhdr_324.reset <= reset rvclkhdr_324.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_324.io.en <= _T_1519 @[el2_lib.scala 511:17] + rvclkhdr_324.io.en <= _T_1520 @[el2_lib.scala 511:17] rvclkhdr_324.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_58 : UInt, rvclkhdr_324.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_58 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1520 = eq(btb_wr_addr, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1521 = and(_T_1520, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1522 = bits(_T_1521, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1521 = eq(btb_wr_addr, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1522 = and(_T_1521, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1523 = bits(_T_1522, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_325 of rvclkhdr_419 @[el2_lib.scala 508:23] rvclkhdr_325.clock <= clock rvclkhdr_325.reset <= reset rvclkhdr_325.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_325.io.en <= _T_1522 @[el2_lib.scala 511:17] + rvclkhdr_325.io.en <= _T_1523 @[el2_lib.scala 511:17] rvclkhdr_325.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_59 : UInt, rvclkhdr_325.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_59 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1523 = eq(btb_wr_addr, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1524 = and(_T_1523, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1525 = bits(_T_1524, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1524 = eq(btb_wr_addr, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1525 = and(_T_1524, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1526 = bits(_T_1525, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_326 of rvclkhdr_420 @[el2_lib.scala 508:23] rvclkhdr_326.clock <= clock rvclkhdr_326.reset <= reset rvclkhdr_326.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_326.io.en <= _T_1525 @[el2_lib.scala 511:17] + rvclkhdr_326.io.en <= _T_1526 @[el2_lib.scala 511:17] rvclkhdr_326.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_60 : UInt, rvclkhdr_326.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_60 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1526 = eq(btb_wr_addr, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1527 = and(_T_1526, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1528 = bits(_T_1527, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1527 = eq(btb_wr_addr, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1528 = and(_T_1527, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1529 = bits(_T_1528, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_327 of rvclkhdr_421 @[el2_lib.scala 508:23] rvclkhdr_327.clock <= clock rvclkhdr_327.reset <= reset rvclkhdr_327.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_327.io.en <= _T_1528 @[el2_lib.scala 511:17] + rvclkhdr_327.io.en <= _T_1529 @[el2_lib.scala 511:17] rvclkhdr_327.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_61 : UInt, rvclkhdr_327.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_61 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1529 = eq(btb_wr_addr, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1530 = and(_T_1529, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1531 = bits(_T_1530, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1530 = eq(btb_wr_addr, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1531 = and(_T_1530, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1532 = bits(_T_1531, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_328 of rvclkhdr_422 @[el2_lib.scala 508:23] rvclkhdr_328.clock <= clock rvclkhdr_328.reset <= reset rvclkhdr_328.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_328.io.en <= _T_1531 @[el2_lib.scala 511:17] + rvclkhdr_328.io.en <= _T_1532 @[el2_lib.scala 511:17] rvclkhdr_328.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_62 : UInt, rvclkhdr_328.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_62 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1532 = eq(btb_wr_addr, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1533 = and(_T_1532, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1534 = bits(_T_1533, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1533 = eq(btb_wr_addr, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1534 = and(_T_1533, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1535 = bits(_T_1534, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_329 of rvclkhdr_423 @[el2_lib.scala 508:23] rvclkhdr_329.clock <= clock rvclkhdr_329.reset <= reset rvclkhdr_329.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_329.io.en <= _T_1534 @[el2_lib.scala 511:17] + rvclkhdr_329.io.en <= _T_1535 @[el2_lib.scala 511:17] rvclkhdr_329.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_63 : UInt, rvclkhdr_329.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_63 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1535 = eq(btb_wr_addr, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1536 = and(_T_1535, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1537 = bits(_T_1536, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1536 = eq(btb_wr_addr, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1537 = and(_T_1536, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1538 = bits(_T_1537, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_330 of rvclkhdr_424 @[el2_lib.scala 508:23] rvclkhdr_330.clock <= clock rvclkhdr_330.reset <= reset rvclkhdr_330.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_330.io.en <= _T_1537 @[el2_lib.scala 511:17] + rvclkhdr_330.io.en <= _T_1538 @[el2_lib.scala 511:17] rvclkhdr_330.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_64 : UInt, rvclkhdr_330.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_64 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1538 = eq(btb_wr_addr, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1539 = and(_T_1538, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1540 = bits(_T_1539, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1539 = eq(btb_wr_addr, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1540 = and(_T_1539, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1541 = bits(_T_1540, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_331 of rvclkhdr_425 @[el2_lib.scala 508:23] rvclkhdr_331.clock <= clock rvclkhdr_331.reset <= reset rvclkhdr_331.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_331.io.en <= _T_1540 @[el2_lib.scala 511:17] + rvclkhdr_331.io.en <= _T_1541 @[el2_lib.scala 511:17] rvclkhdr_331.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_65 : UInt, rvclkhdr_331.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_65 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1541 = eq(btb_wr_addr, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1542 = and(_T_1541, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1543 = bits(_T_1542, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1542 = eq(btb_wr_addr, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1543 = and(_T_1542, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1544 = bits(_T_1543, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_332 of rvclkhdr_426 @[el2_lib.scala 508:23] rvclkhdr_332.clock <= clock rvclkhdr_332.reset <= reset rvclkhdr_332.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_332.io.en <= _T_1543 @[el2_lib.scala 511:17] + rvclkhdr_332.io.en <= _T_1544 @[el2_lib.scala 511:17] rvclkhdr_332.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_66 : UInt, rvclkhdr_332.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_66 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1544 = eq(btb_wr_addr, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1545 = and(_T_1544, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1546 = bits(_T_1545, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1545 = eq(btb_wr_addr, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1546 = and(_T_1545, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1547 = bits(_T_1546, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_333 of rvclkhdr_427 @[el2_lib.scala 508:23] rvclkhdr_333.clock <= clock rvclkhdr_333.reset <= reset rvclkhdr_333.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_333.io.en <= _T_1546 @[el2_lib.scala 511:17] + rvclkhdr_333.io.en <= _T_1547 @[el2_lib.scala 511:17] rvclkhdr_333.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_67 : UInt, rvclkhdr_333.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_67 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1547 = eq(btb_wr_addr, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1548 = and(_T_1547, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1549 = bits(_T_1548, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1548 = eq(btb_wr_addr, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1549 = and(_T_1548, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1550 = bits(_T_1549, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_334 of rvclkhdr_428 @[el2_lib.scala 508:23] rvclkhdr_334.clock <= clock rvclkhdr_334.reset <= reset rvclkhdr_334.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_334.io.en <= _T_1549 @[el2_lib.scala 511:17] + rvclkhdr_334.io.en <= _T_1550 @[el2_lib.scala 511:17] rvclkhdr_334.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_68 : UInt, rvclkhdr_334.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_68 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1550 = eq(btb_wr_addr, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1551 = and(_T_1550, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1552 = bits(_T_1551, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1551 = eq(btb_wr_addr, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1552 = and(_T_1551, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1553 = bits(_T_1552, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_335 of rvclkhdr_429 @[el2_lib.scala 508:23] rvclkhdr_335.clock <= clock rvclkhdr_335.reset <= reset rvclkhdr_335.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_335.io.en <= _T_1552 @[el2_lib.scala 511:17] + rvclkhdr_335.io.en <= _T_1553 @[el2_lib.scala 511:17] rvclkhdr_335.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_69 : UInt, rvclkhdr_335.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_69 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1553 = eq(btb_wr_addr, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1554 = and(_T_1553, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1555 = bits(_T_1554, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1554 = eq(btb_wr_addr, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1555 = and(_T_1554, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1556 = bits(_T_1555, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_336 of rvclkhdr_430 @[el2_lib.scala 508:23] rvclkhdr_336.clock <= clock rvclkhdr_336.reset <= reset rvclkhdr_336.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_336.io.en <= _T_1555 @[el2_lib.scala 511:17] + rvclkhdr_336.io.en <= _T_1556 @[el2_lib.scala 511:17] rvclkhdr_336.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_70 : UInt, rvclkhdr_336.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_70 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1556 = eq(btb_wr_addr, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1557 = and(_T_1556, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1558 = bits(_T_1557, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1557 = eq(btb_wr_addr, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1558 = and(_T_1557, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1559 = bits(_T_1558, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_337 of rvclkhdr_431 @[el2_lib.scala 508:23] rvclkhdr_337.clock <= clock rvclkhdr_337.reset <= reset rvclkhdr_337.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_337.io.en <= _T_1558 @[el2_lib.scala 511:17] + rvclkhdr_337.io.en <= _T_1559 @[el2_lib.scala 511:17] rvclkhdr_337.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_71 : UInt, rvclkhdr_337.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_71 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1559 = eq(btb_wr_addr, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1560 = and(_T_1559, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1561 = bits(_T_1560, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1560 = eq(btb_wr_addr, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1561 = and(_T_1560, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1562 = bits(_T_1561, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_338 of rvclkhdr_432 @[el2_lib.scala 508:23] rvclkhdr_338.clock <= clock rvclkhdr_338.reset <= reset rvclkhdr_338.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_338.io.en <= _T_1561 @[el2_lib.scala 511:17] + rvclkhdr_338.io.en <= _T_1562 @[el2_lib.scala 511:17] rvclkhdr_338.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_72 : UInt, rvclkhdr_338.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_72 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1562 = eq(btb_wr_addr, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1563 = and(_T_1562, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1564 = bits(_T_1563, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1563 = eq(btb_wr_addr, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1564 = and(_T_1563, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1565 = bits(_T_1564, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_339 of rvclkhdr_433 @[el2_lib.scala 508:23] rvclkhdr_339.clock <= clock rvclkhdr_339.reset <= reset rvclkhdr_339.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_339.io.en <= _T_1564 @[el2_lib.scala 511:17] + rvclkhdr_339.io.en <= _T_1565 @[el2_lib.scala 511:17] rvclkhdr_339.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_73 : UInt, rvclkhdr_339.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_73 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1565 = eq(btb_wr_addr, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1566 = and(_T_1565, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1567 = bits(_T_1566, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1566 = eq(btb_wr_addr, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1567 = and(_T_1566, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1568 = bits(_T_1567, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_340 of rvclkhdr_434 @[el2_lib.scala 508:23] rvclkhdr_340.clock <= clock rvclkhdr_340.reset <= reset rvclkhdr_340.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_340.io.en <= _T_1567 @[el2_lib.scala 511:17] + rvclkhdr_340.io.en <= _T_1568 @[el2_lib.scala 511:17] rvclkhdr_340.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_74 : UInt, rvclkhdr_340.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_74 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1568 = eq(btb_wr_addr, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1569 = and(_T_1568, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1570 = bits(_T_1569, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1569 = eq(btb_wr_addr, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1570 = and(_T_1569, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1571 = bits(_T_1570, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_341 of rvclkhdr_435 @[el2_lib.scala 508:23] rvclkhdr_341.clock <= clock rvclkhdr_341.reset <= reset rvclkhdr_341.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_341.io.en <= _T_1570 @[el2_lib.scala 511:17] + rvclkhdr_341.io.en <= _T_1571 @[el2_lib.scala 511:17] rvclkhdr_341.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_75 : UInt, rvclkhdr_341.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_75 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1571 = eq(btb_wr_addr, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1572 = and(_T_1571, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1573 = bits(_T_1572, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1572 = eq(btb_wr_addr, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1573 = and(_T_1572, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1574 = bits(_T_1573, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_342 of rvclkhdr_436 @[el2_lib.scala 508:23] rvclkhdr_342.clock <= clock rvclkhdr_342.reset <= reset rvclkhdr_342.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_342.io.en <= _T_1573 @[el2_lib.scala 511:17] + rvclkhdr_342.io.en <= _T_1574 @[el2_lib.scala 511:17] rvclkhdr_342.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_76 : UInt, rvclkhdr_342.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_76 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1574 = eq(btb_wr_addr, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1575 = and(_T_1574, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1576 = bits(_T_1575, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1575 = eq(btb_wr_addr, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1576 = and(_T_1575, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1577 = bits(_T_1576, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_343 of rvclkhdr_437 @[el2_lib.scala 508:23] rvclkhdr_343.clock <= clock rvclkhdr_343.reset <= reset rvclkhdr_343.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_343.io.en <= _T_1576 @[el2_lib.scala 511:17] + rvclkhdr_343.io.en <= _T_1577 @[el2_lib.scala 511:17] rvclkhdr_343.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_77 : UInt, rvclkhdr_343.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_77 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1577 = eq(btb_wr_addr, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1578 = and(_T_1577, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1579 = bits(_T_1578, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1578 = eq(btb_wr_addr, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1579 = and(_T_1578, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1580 = bits(_T_1579, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_344 of rvclkhdr_438 @[el2_lib.scala 508:23] rvclkhdr_344.clock <= clock rvclkhdr_344.reset <= reset rvclkhdr_344.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_344.io.en <= _T_1579 @[el2_lib.scala 511:17] + rvclkhdr_344.io.en <= _T_1580 @[el2_lib.scala 511:17] rvclkhdr_344.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_78 : UInt, rvclkhdr_344.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_78 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1580 = eq(btb_wr_addr, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1581 = and(_T_1580, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1582 = bits(_T_1581, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1581 = eq(btb_wr_addr, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1582 = and(_T_1581, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1583 = bits(_T_1582, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_345 of rvclkhdr_439 @[el2_lib.scala 508:23] rvclkhdr_345.clock <= clock rvclkhdr_345.reset <= reset rvclkhdr_345.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_345.io.en <= _T_1582 @[el2_lib.scala 511:17] + rvclkhdr_345.io.en <= _T_1583 @[el2_lib.scala 511:17] rvclkhdr_345.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_79 : UInt, rvclkhdr_345.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_79 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1583 = eq(btb_wr_addr, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1584 = and(_T_1583, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1585 = bits(_T_1584, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1584 = eq(btb_wr_addr, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1585 = and(_T_1584, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1586 = bits(_T_1585, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_346 of rvclkhdr_440 @[el2_lib.scala 508:23] rvclkhdr_346.clock <= clock rvclkhdr_346.reset <= reset rvclkhdr_346.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_346.io.en <= _T_1585 @[el2_lib.scala 511:17] + rvclkhdr_346.io.en <= _T_1586 @[el2_lib.scala 511:17] rvclkhdr_346.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_80 : UInt, rvclkhdr_346.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_80 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1586 = eq(btb_wr_addr, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1587 = and(_T_1586, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1588 = bits(_T_1587, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1587 = eq(btb_wr_addr, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1588 = and(_T_1587, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1589 = bits(_T_1588, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_347 of rvclkhdr_441 @[el2_lib.scala 508:23] rvclkhdr_347.clock <= clock rvclkhdr_347.reset <= reset rvclkhdr_347.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_347.io.en <= _T_1588 @[el2_lib.scala 511:17] + rvclkhdr_347.io.en <= _T_1589 @[el2_lib.scala 511:17] rvclkhdr_347.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_81 : UInt, rvclkhdr_347.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_81 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1589 = eq(btb_wr_addr, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1590 = and(_T_1589, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1591 = bits(_T_1590, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1590 = eq(btb_wr_addr, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1591 = and(_T_1590, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1592 = bits(_T_1591, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_348 of rvclkhdr_442 @[el2_lib.scala 508:23] rvclkhdr_348.clock <= clock rvclkhdr_348.reset <= reset rvclkhdr_348.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_348.io.en <= _T_1591 @[el2_lib.scala 511:17] + rvclkhdr_348.io.en <= _T_1592 @[el2_lib.scala 511:17] rvclkhdr_348.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_82 : UInt, rvclkhdr_348.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_82 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1592 = eq(btb_wr_addr, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1593 = and(_T_1592, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1594 = bits(_T_1593, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1593 = eq(btb_wr_addr, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1594 = and(_T_1593, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1595 = bits(_T_1594, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_349 of rvclkhdr_443 @[el2_lib.scala 508:23] rvclkhdr_349.clock <= clock rvclkhdr_349.reset <= reset rvclkhdr_349.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_349.io.en <= _T_1594 @[el2_lib.scala 511:17] + rvclkhdr_349.io.en <= _T_1595 @[el2_lib.scala 511:17] rvclkhdr_349.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_83 : UInt, rvclkhdr_349.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_83 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1595 = eq(btb_wr_addr, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1596 = and(_T_1595, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1597 = bits(_T_1596, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1596 = eq(btb_wr_addr, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1597 = and(_T_1596, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1598 = bits(_T_1597, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_350 of rvclkhdr_444 @[el2_lib.scala 508:23] rvclkhdr_350.clock <= clock rvclkhdr_350.reset <= reset rvclkhdr_350.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_350.io.en <= _T_1597 @[el2_lib.scala 511:17] + rvclkhdr_350.io.en <= _T_1598 @[el2_lib.scala 511:17] rvclkhdr_350.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_84 : UInt, rvclkhdr_350.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_84 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1598 = eq(btb_wr_addr, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1599 = and(_T_1598, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1600 = bits(_T_1599, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1599 = eq(btb_wr_addr, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1600 = and(_T_1599, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1601 = bits(_T_1600, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_351 of rvclkhdr_445 @[el2_lib.scala 508:23] rvclkhdr_351.clock <= clock rvclkhdr_351.reset <= reset rvclkhdr_351.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_351.io.en <= _T_1600 @[el2_lib.scala 511:17] + rvclkhdr_351.io.en <= _T_1601 @[el2_lib.scala 511:17] rvclkhdr_351.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_85 : UInt, rvclkhdr_351.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_85 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1601 = eq(btb_wr_addr, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1602 = and(_T_1601, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1603 = bits(_T_1602, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1602 = eq(btb_wr_addr, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1603 = and(_T_1602, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1604 = bits(_T_1603, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_352 of rvclkhdr_446 @[el2_lib.scala 508:23] rvclkhdr_352.clock <= clock rvclkhdr_352.reset <= reset rvclkhdr_352.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_352.io.en <= _T_1603 @[el2_lib.scala 511:17] + rvclkhdr_352.io.en <= _T_1604 @[el2_lib.scala 511:17] rvclkhdr_352.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_86 : UInt, rvclkhdr_352.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_86 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1604 = eq(btb_wr_addr, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1605 = and(_T_1604, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1606 = bits(_T_1605, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1605 = eq(btb_wr_addr, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1606 = and(_T_1605, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1607 = bits(_T_1606, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_353 of rvclkhdr_447 @[el2_lib.scala 508:23] rvclkhdr_353.clock <= clock rvclkhdr_353.reset <= reset rvclkhdr_353.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_353.io.en <= _T_1606 @[el2_lib.scala 511:17] + rvclkhdr_353.io.en <= _T_1607 @[el2_lib.scala 511:17] rvclkhdr_353.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_87 : UInt, rvclkhdr_353.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_87 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1607 = eq(btb_wr_addr, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1608 = and(_T_1607, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1609 = bits(_T_1608, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1608 = eq(btb_wr_addr, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1609 = and(_T_1608, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1610 = bits(_T_1609, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_354 of rvclkhdr_448 @[el2_lib.scala 508:23] rvclkhdr_354.clock <= clock rvclkhdr_354.reset <= reset rvclkhdr_354.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_354.io.en <= _T_1609 @[el2_lib.scala 511:17] + rvclkhdr_354.io.en <= _T_1610 @[el2_lib.scala 511:17] rvclkhdr_354.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_88 : UInt, rvclkhdr_354.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_88 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1610 = eq(btb_wr_addr, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1611 = and(_T_1610, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1612 = bits(_T_1611, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1611 = eq(btb_wr_addr, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1612 = and(_T_1611, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1613 = bits(_T_1612, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_355 of rvclkhdr_449 @[el2_lib.scala 508:23] rvclkhdr_355.clock <= clock rvclkhdr_355.reset <= reset rvclkhdr_355.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_355.io.en <= _T_1612 @[el2_lib.scala 511:17] + rvclkhdr_355.io.en <= _T_1613 @[el2_lib.scala 511:17] rvclkhdr_355.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_89 : UInt, rvclkhdr_355.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_89 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1613 = eq(btb_wr_addr, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1614 = and(_T_1613, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1615 = bits(_T_1614, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1614 = eq(btb_wr_addr, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1615 = and(_T_1614, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1616 = bits(_T_1615, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_356 of rvclkhdr_450 @[el2_lib.scala 508:23] rvclkhdr_356.clock <= clock rvclkhdr_356.reset <= reset rvclkhdr_356.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_356.io.en <= _T_1615 @[el2_lib.scala 511:17] + rvclkhdr_356.io.en <= _T_1616 @[el2_lib.scala 511:17] rvclkhdr_356.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_90 : UInt, rvclkhdr_356.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_90 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1616 = eq(btb_wr_addr, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1617 = and(_T_1616, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1618 = bits(_T_1617, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1617 = eq(btb_wr_addr, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1618 = and(_T_1617, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1619 = bits(_T_1618, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_357 of rvclkhdr_451 @[el2_lib.scala 508:23] rvclkhdr_357.clock <= clock rvclkhdr_357.reset <= reset rvclkhdr_357.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_357.io.en <= _T_1618 @[el2_lib.scala 511:17] + rvclkhdr_357.io.en <= _T_1619 @[el2_lib.scala 511:17] rvclkhdr_357.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_91 : UInt, rvclkhdr_357.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_91 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1619 = eq(btb_wr_addr, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1620 = and(_T_1619, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1621 = bits(_T_1620, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1620 = eq(btb_wr_addr, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1621 = and(_T_1620, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1622 = bits(_T_1621, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_358 of rvclkhdr_452 @[el2_lib.scala 508:23] rvclkhdr_358.clock <= clock rvclkhdr_358.reset <= reset rvclkhdr_358.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_358.io.en <= _T_1621 @[el2_lib.scala 511:17] + rvclkhdr_358.io.en <= _T_1622 @[el2_lib.scala 511:17] rvclkhdr_358.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_92 : UInt, rvclkhdr_358.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_92 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1622 = eq(btb_wr_addr, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1623 = and(_T_1622, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1624 = bits(_T_1623, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1623 = eq(btb_wr_addr, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1624 = and(_T_1623, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1625 = bits(_T_1624, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_359 of rvclkhdr_453 @[el2_lib.scala 508:23] rvclkhdr_359.clock <= clock rvclkhdr_359.reset <= reset rvclkhdr_359.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_359.io.en <= _T_1624 @[el2_lib.scala 511:17] + rvclkhdr_359.io.en <= _T_1625 @[el2_lib.scala 511:17] rvclkhdr_359.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_93 : UInt, rvclkhdr_359.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_93 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1625 = eq(btb_wr_addr, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1626 = and(_T_1625, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1627 = bits(_T_1626, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1626 = eq(btb_wr_addr, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1627 = and(_T_1626, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1628 = bits(_T_1627, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_360 of rvclkhdr_454 @[el2_lib.scala 508:23] rvclkhdr_360.clock <= clock rvclkhdr_360.reset <= reset rvclkhdr_360.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_360.io.en <= _T_1627 @[el2_lib.scala 511:17] + rvclkhdr_360.io.en <= _T_1628 @[el2_lib.scala 511:17] rvclkhdr_360.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_94 : UInt, rvclkhdr_360.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_94 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1628 = eq(btb_wr_addr, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1629 = and(_T_1628, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1630 = bits(_T_1629, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1629 = eq(btb_wr_addr, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1630 = and(_T_1629, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1631 = bits(_T_1630, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_361 of rvclkhdr_455 @[el2_lib.scala 508:23] rvclkhdr_361.clock <= clock rvclkhdr_361.reset <= reset rvclkhdr_361.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_361.io.en <= _T_1630 @[el2_lib.scala 511:17] + rvclkhdr_361.io.en <= _T_1631 @[el2_lib.scala 511:17] rvclkhdr_361.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_95 : UInt, rvclkhdr_361.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_95 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1631 = eq(btb_wr_addr, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1632 = and(_T_1631, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1633 = bits(_T_1632, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1632 = eq(btb_wr_addr, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1633 = and(_T_1632, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1634 = bits(_T_1633, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_362 of rvclkhdr_456 @[el2_lib.scala 508:23] rvclkhdr_362.clock <= clock rvclkhdr_362.reset <= reset rvclkhdr_362.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_362.io.en <= _T_1633 @[el2_lib.scala 511:17] + rvclkhdr_362.io.en <= _T_1634 @[el2_lib.scala 511:17] rvclkhdr_362.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_96 : UInt, rvclkhdr_362.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_96 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1634 = eq(btb_wr_addr, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1635 = and(_T_1634, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1636 = bits(_T_1635, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1635 = eq(btb_wr_addr, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1636 = and(_T_1635, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1637 = bits(_T_1636, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_363 of rvclkhdr_457 @[el2_lib.scala 508:23] rvclkhdr_363.clock <= clock rvclkhdr_363.reset <= reset rvclkhdr_363.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_363.io.en <= _T_1636 @[el2_lib.scala 511:17] + rvclkhdr_363.io.en <= _T_1637 @[el2_lib.scala 511:17] rvclkhdr_363.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_97 : UInt, rvclkhdr_363.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_97 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1637 = eq(btb_wr_addr, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1638 = and(_T_1637, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1639 = bits(_T_1638, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1638 = eq(btb_wr_addr, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1639 = and(_T_1638, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1640 = bits(_T_1639, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_364 of rvclkhdr_458 @[el2_lib.scala 508:23] rvclkhdr_364.clock <= clock rvclkhdr_364.reset <= reset rvclkhdr_364.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_364.io.en <= _T_1639 @[el2_lib.scala 511:17] + rvclkhdr_364.io.en <= _T_1640 @[el2_lib.scala 511:17] rvclkhdr_364.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_98 : UInt, rvclkhdr_364.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_98 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1640 = eq(btb_wr_addr, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1641 = and(_T_1640, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1642 = bits(_T_1641, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1641 = eq(btb_wr_addr, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1642 = and(_T_1641, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1643 = bits(_T_1642, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_365 of rvclkhdr_459 @[el2_lib.scala 508:23] rvclkhdr_365.clock <= clock rvclkhdr_365.reset <= reset rvclkhdr_365.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_365.io.en <= _T_1642 @[el2_lib.scala 511:17] + rvclkhdr_365.io.en <= _T_1643 @[el2_lib.scala 511:17] rvclkhdr_365.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_99 : UInt, rvclkhdr_365.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_99 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1643 = eq(btb_wr_addr, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1644 = and(_T_1643, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1645 = bits(_T_1644, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1644 = eq(btb_wr_addr, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1645 = and(_T_1644, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1646 = bits(_T_1645, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_366 of rvclkhdr_460 @[el2_lib.scala 508:23] rvclkhdr_366.clock <= clock rvclkhdr_366.reset <= reset rvclkhdr_366.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_366.io.en <= _T_1645 @[el2_lib.scala 511:17] + rvclkhdr_366.io.en <= _T_1646 @[el2_lib.scala 511:17] rvclkhdr_366.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_100 : UInt, rvclkhdr_366.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_100 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1646 = eq(btb_wr_addr, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1647 = and(_T_1646, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1648 = bits(_T_1647, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1647 = eq(btb_wr_addr, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1648 = and(_T_1647, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1649 = bits(_T_1648, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_367 of rvclkhdr_461 @[el2_lib.scala 508:23] rvclkhdr_367.clock <= clock rvclkhdr_367.reset <= reset rvclkhdr_367.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_367.io.en <= _T_1648 @[el2_lib.scala 511:17] + rvclkhdr_367.io.en <= _T_1649 @[el2_lib.scala 511:17] rvclkhdr_367.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_101 : UInt, rvclkhdr_367.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_101 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1649 = eq(btb_wr_addr, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1650 = and(_T_1649, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1651 = bits(_T_1650, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1650 = eq(btb_wr_addr, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1651 = and(_T_1650, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1652 = bits(_T_1651, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_368 of rvclkhdr_462 @[el2_lib.scala 508:23] rvclkhdr_368.clock <= clock rvclkhdr_368.reset <= reset rvclkhdr_368.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_368.io.en <= _T_1651 @[el2_lib.scala 511:17] + rvclkhdr_368.io.en <= _T_1652 @[el2_lib.scala 511:17] rvclkhdr_368.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_102 : UInt, rvclkhdr_368.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_102 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1652 = eq(btb_wr_addr, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1653 = and(_T_1652, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1654 = bits(_T_1653, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1653 = eq(btb_wr_addr, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1654 = and(_T_1653, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1655 = bits(_T_1654, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_369 of rvclkhdr_463 @[el2_lib.scala 508:23] rvclkhdr_369.clock <= clock rvclkhdr_369.reset <= reset rvclkhdr_369.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_369.io.en <= _T_1654 @[el2_lib.scala 511:17] + rvclkhdr_369.io.en <= _T_1655 @[el2_lib.scala 511:17] rvclkhdr_369.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_103 : UInt, rvclkhdr_369.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_103 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1655 = eq(btb_wr_addr, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1656 = and(_T_1655, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1657 = bits(_T_1656, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1656 = eq(btb_wr_addr, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1657 = and(_T_1656, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1658 = bits(_T_1657, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_370 of rvclkhdr_464 @[el2_lib.scala 508:23] rvclkhdr_370.clock <= clock rvclkhdr_370.reset <= reset rvclkhdr_370.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_370.io.en <= _T_1657 @[el2_lib.scala 511:17] + rvclkhdr_370.io.en <= _T_1658 @[el2_lib.scala 511:17] rvclkhdr_370.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_104 : UInt, rvclkhdr_370.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_104 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1658 = eq(btb_wr_addr, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1659 = and(_T_1658, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1660 = bits(_T_1659, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1659 = eq(btb_wr_addr, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1660 = and(_T_1659, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1661 = bits(_T_1660, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_371 of rvclkhdr_465 @[el2_lib.scala 508:23] rvclkhdr_371.clock <= clock rvclkhdr_371.reset <= reset rvclkhdr_371.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_371.io.en <= _T_1660 @[el2_lib.scala 511:17] + rvclkhdr_371.io.en <= _T_1661 @[el2_lib.scala 511:17] rvclkhdr_371.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_105 : UInt, rvclkhdr_371.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_105 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1661 = eq(btb_wr_addr, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1662 = and(_T_1661, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1663 = bits(_T_1662, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1662 = eq(btb_wr_addr, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1663 = and(_T_1662, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1664 = bits(_T_1663, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_372 of rvclkhdr_466 @[el2_lib.scala 508:23] rvclkhdr_372.clock <= clock rvclkhdr_372.reset <= reset rvclkhdr_372.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_372.io.en <= _T_1663 @[el2_lib.scala 511:17] + rvclkhdr_372.io.en <= _T_1664 @[el2_lib.scala 511:17] rvclkhdr_372.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_106 : UInt, rvclkhdr_372.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_106 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1664 = eq(btb_wr_addr, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1665 = and(_T_1664, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1666 = bits(_T_1665, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1665 = eq(btb_wr_addr, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1666 = and(_T_1665, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1667 = bits(_T_1666, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_373 of rvclkhdr_467 @[el2_lib.scala 508:23] rvclkhdr_373.clock <= clock rvclkhdr_373.reset <= reset rvclkhdr_373.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_373.io.en <= _T_1666 @[el2_lib.scala 511:17] + rvclkhdr_373.io.en <= _T_1667 @[el2_lib.scala 511:17] rvclkhdr_373.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_107 : UInt, rvclkhdr_373.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_107 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1667 = eq(btb_wr_addr, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1668 = and(_T_1667, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1669 = bits(_T_1668, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1668 = eq(btb_wr_addr, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1669 = and(_T_1668, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1670 = bits(_T_1669, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_374 of rvclkhdr_468 @[el2_lib.scala 508:23] rvclkhdr_374.clock <= clock rvclkhdr_374.reset <= reset rvclkhdr_374.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_374.io.en <= _T_1669 @[el2_lib.scala 511:17] + rvclkhdr_374.io.en <= _T_1670 @[el2_lib.scala 511:17] rvclkhdr_374.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_108 : UInt, rvclkhdr_374.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_108 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1670 = eq(btb_wr_addr, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1671 = and(_T_1670, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1672 = bits(_T_1671, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1671 = eq(btb_wr_addr, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1672 = and(_T_1671, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1673 = bits(_T_1672, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_375 of rvclkhdr_469 @[el2_lib.scala 508:23] rvclkhdr_375.clock <= clock rvclkhdr_375.reset <= reset rvclkhdr_375.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_375.io.en <= _T_1672 @[el2_lib.scala 511:17] + rvclkhdr_375.io.en <= _T_1673 @[el2_lib.scala 511:17] rvclkhdr_375.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_109 : UInt, rvclkhdr_375.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_109 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1673 = eq(btb_wr_addr, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1674 = and(_T_1673, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1675 = bits(_T_1674, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1674 = eq(btb_wr_addr, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1675 = and(_T_1674, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1676 = bits(_T_1675, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_376 of rvclkhdr_470 @[el2_lib.scala 508:23] rvclkhdr_376.clock <= clock rvclkhdr_376.reset <= reset rvclkhdr_376.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_376.io.en <= _T_1675 @[el2_lib.scala 511:17] + rvclkhdr_376.io.en <= _T_1676 @[el2_lib.scala 511:17] rvclkhdr_376.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_110 : UInt, rvclkhdr_376.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_110 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1676 = eq(btb_wr_addr, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1677 = and(_T_1676, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1678 = bits(_T_1677, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1677 = eq(btb_wr_addr, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1678 = and(_T_1677, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1679 = bits(_T_1678, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_377 of rvclkhdr_471 @[el2_lib.scala 508:23] rvclkhdr_377.clock <= clock rvclkhdr_377.reset <= reset rvclkhdr_377.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_377.io.en <= _T_1678 @[el2_lib.scala 511:17] + rvclkhdr_377.io.en <= _T_1679 @[el2_lib.scala 511:17] rvclkhdr_377.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_111 : UInt, rvclkhdr_377.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_111 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1679 = eq(btb_wr_addr, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1680 = and(_T_1679, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1681 = bits(_T_1680, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1680 = eq(btb_wr_addr, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1681 = and(_T_1680, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1682 = bits(_T_1681, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_378 of rvclkhdr_472 @[el2_lib.scala 508:23] rvclkhdr_378.clock <= clock rvclkhdr_378.reset <= reset rvclkhdr_378.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_378.io.en <= _T_1681 @[el2_lib.scala 511:17] + rvclkhdr_378.io.en <= _T_1682 @[el2_lib.scala 511:17] rvclkhdr_378.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_112 : UInt, rvclkhdr_378.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_112 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1682 = eq(btb_wr_addr, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1683 = and(_T_1682, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1684 = bits(_T_1683, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1683 = eq(btb_wr_addr, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1684 = and(_T_1683, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1685 = bits(_T_1684, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_379 of rvclkhdr_473 @[el2_lib.scala 508:23] rvclkhdr_379.clock <= clock rvclkhdr_379.reset <= reset rvclkhdr_379.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_379.io.en <= _T_1684 @[el2_lib.scala 511:17] + rvclkhdr_379.io.en <= _T_1685 @[el2_lib.scala 511:17] rvclkhdr_379.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_113 : UInt, rvclkhdr_379.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_113 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1685 = eq(btb_wr_addr, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1686 = and(_T_1685, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1687 = bits(_T_1686, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1686 = eq(btb_wr_addr, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1687 = and(_T_1686, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1688 = bits(_T_1687, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_380 of rvclkhdr_474 @[el2_lib.scala 508:23] rvclkhdr_380.clock <= clock rvclkhdr_380.reset <= reset rvclkhdr_380.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_380.io.en <= _T_1687 @[el2_lib.scala 511:17] + rvclkhdr_380.io.en <= _T_1688 @[el2_lib.scala 511:17] rvclkhdr_380.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_114 : UInt, rvclkhdr_380.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_114 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1688 = eq(btb_wr_addr, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1689 = and(_T_1688, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1690 = bits(_T_1689, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1689 = eq(btb_wr_addr, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1690 = and(_T_1689, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1691 = bits(_T_1690, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_381 of rvclkhdr_475 @[el2_lib.scala 508:23] rvclkhdr_381.clock <= clock rvclkhdr_381.reset <= reset rvclkhdr_381.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_381.io.en <= _T_1690 @[el2_lib.scala 511:17] + rvclkhdr_381.io.en <= _T_1691 @[el2_lib.scala 511:17] rvclkhdr_381.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_115 : UInt, rvclkhdr_381.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_115 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1691 = eq(btb_wr_addr, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1692 = and(_T_1691, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1693 = bits(_T_1692, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1692 = eq(btb_wr_addr, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1693 = and(_T_1692, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1694 = bits(_T_1693, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_382 of rvclkhdr_476 @[el2_lib.scala 508:23] rvclkhdr_382.clock <= clock rvclkhdr_382.reset <= reset rvclkhdr_382.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_382.io.en <= _T_1693 @[el2_lib.scala 511:17] + rvclkhdr_382.io.en <= _T_1694 @[el2_lib.scala 511:17] rvclkhdr_382.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_116 : UInt, rvclkhdr_382.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_116 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1694 = eq(btb_wr_addr, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1695 = and(_T_1694, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1696 = bits(_T_1695, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1695 = eq(btb_wr_addr, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1696 = and(_T_1695, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1697 = bits(_T_1696, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_383 of rvclkhdr_477 @[el2_lib.scala 508:23] rvclkhdr_383.clock <= clock rvclkhdr_383.reset <= reset rvclkhdr_383.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_383.io.en <= _T_1696 @[el2_lib.scala 511:17] + rvclkhdr_383.io.en <= _T_1697 @[el2_lib.scala 511:17] rvclkhdr_383.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_117 : UInt, rvclkhdr_383.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_117 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1697 = eq(btb_wr_addr, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1698 = and(_T_1697, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1699 = bits(_T_1698, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1698 = eq(btb_wr_addr, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1699 = and(_T_1698, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1700 = bits(_T_1699, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_384 of rvclkhdr_478 @[el2_lib.scala 508:23] rvclkhdr_384.clock <= clock rvclkhdr_384.reset <= reset rvclkhdr_384.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_384.io.en <= _T_1699 @[el2_lib.scala 511:17] + rvclkhdr_384.io.en <= _T_1700 @[el2_lib.scala 511:17] rvclkhdr_384.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_118 : UInt, rvclkhdr_384.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_118 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1700 = eq(btb_wr_addr, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1701 = and(_T_1700, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1702 = bits(_T_1701, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1701 = eq(btb_wr_addr, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1702 = and(_T_1701, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1703 = bits(_T_1702, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_385 of rvclkhdr_479 @[el2_lib.scala 508:23] rvclkhdr_385.clock <= clock rvclkhdr_385.reset <= reset rvclkhdr_385.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_385.io.en <= _T_1702 @[el2_lib.scala 511:17] + rvclkhdr_385.io.en <= _T_1703 @[el2_lib.scala 511:17] rvclkhdr_385.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_119 : UInt, rvclkhdr_385.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_119 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1703 = eq(btb_wr_addr, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1704 = and(_T_1703, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1705 = bits(_T_1704, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1704 = eq(btb_wr_addr, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1705 = and(_T_1704, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1706 = bits(_T_1705, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_386 of rvclkhdr_480 @[el2_lib.scala 508:23] rvclkhdr_386.clock <= clock rvclkhdr_386.reset <= reset rvclkhdr_386.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_386.io.en <= _T_1705 @[el2_lib.scala 511:17] + rvclkhdr_386.io.en <= _T_1706 @[el2_lib.scala 511:17] rvclkhdr_386.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_120 : UInt, rvclkhdr_386.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_120 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1706 = eq(btb_wr_addr, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1707 = and(_T_1706, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1708 = bits(_T_1707, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1707 = eq(btb_wr_addr, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1708 = and(_T_1707, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1709 = bits(_T_1708, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_387 of rvclkhdr_481 @[el2_lib.scala 508:23] rvclkhdr_387.clock <= clock rvclkhdr_387.reset <= reset rvclkhdr_387.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_387.io.en <= _T_1708 @[el2_lib.scala 511:17] + rvclkhdr_387.io.en <= _T_1709 @[el2_lib.scala 511:17] rvclkhdr_387.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_121 : UInt, rvclkhdr_387.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_121 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1709 = eq(btb_wr_addr, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1710 = and(_T_1709, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1711 = bits(_T_1710, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1710 = eq(btb_wr_addr, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1711 = and(_T_1710, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1712 = bits(_T_1711, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_388 of rvclkhdr_482 @[el2_lib.scala 508:23] rvclkhdr_388.clock <= clock rvclkhdr_388.reset <= reset rvclkhdr_388.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_388.io.en <= _T_1711 @[el2_lib.scala 511:17] + rvclkhdr_388.io.en <= _T_1712 @[el2_lib.scala 511:17] rvclkhdr_388.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_122 : UInt, rvclkhdr_388.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_122 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1712 = eq(btb_wr_addr, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1713 = and(_T_1712, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1714 = bits(_T_1713, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1713 = eq(btb_wr_addr, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1714 = and(_T_1713, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1715 = bits(_T_1714, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_389 of rvclkhdr_483 @[el2_lib.scala 508:23] rvclkhdr_389.clock <= clock rvclkhdr_389.reset <= reset rvclkhdr_389.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_389.io.en <= _T_1714 @[el2_lib.scala 511:17] + rvclkhdr_389.io.en <= _T_1715 @[el2_lib.scala 511:17] rvclkhdr_389.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_123 : UInt, rvclkhdr_389.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_123 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1715 = eq(btb_wr_addr, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1716 = and(_T_1715, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1717 = bits(_T_1716, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1716 = eq(btb_wr_addr, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1717 = and(_T_1716, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1718 = bits(_T_1717, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_390 of rvclkhdr_484 @[el2_lib.scala 508:23] rvclkhdr_390.clock <= clock rvclkhdr_390.reset <= reset rvclkhdr_390.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_390.io.en <= _T_1717 @[el2_lib.scala 511:17] + rvclkhdr_390.io.en <= _T_1718 @[el2_lib.scala 511:17] rvclkhdr_390.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_124 : UInt, rvclkhdr_390.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_124 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1718 = eq(btb_wr_addr, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1719 = and(_T_1718, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1720 = bits(_T_1719, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1719 = eq(btb_wr_addr, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1720 = and(_T_1719, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1721 = bits(_T_1720, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_391 of rvclkhdr_485 @[el2_lib.scala 508:23] rvclkhdr_391.clock <= clock rvclkhdr_391.reset <= reset rvclkhdr_391.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_391.io.en <= _T_1720 @[el2_lib.scala 511:17] + rvclkhdr_391.io.en <= _T_1721 @[el2_lib.scala 511:17] rvclkhdr_391.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_125 : UInt, rvclkhdr_391.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_125 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1721 = eq(btb_wr_addr, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1722 = and(_T_1721, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1723 = bits(_T_1722, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1722 = eq(btb_wr_addr, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1723 = and(_T_1722, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1724 = bits(_T_1723, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_392 of rvclkhdr_486 @[el2_lib.scala 508:23] rvclkhdr_392.clock <= clock rvclkhdr_392.reset <= reset rvclkhdr_392.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_392.io.en <= _T_1723 @[el2_lib.scala 511:17] + rvclkhdr_392.io.en <= _T_1724 @[el2_lib.scala 511:17] rvclkhdr_392.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_126 : UInt, rvclkhdr_392.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_126 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1724 = eq(btb_wr_addr, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1725 = and(_T_1724, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1726 = bits(_T_1725, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1725 = eq(btb_wr_addr, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1726 = and(_T_1725, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1727 = bits(_T_1726, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_393 of rvclkhdr_487 @[el2_lib.scala 508:23] rvclkhdr_393.clock <= clock rvclkhdr_393.reset <= reset rvclkhdr_393.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_393.io.en <= _T_1726 @[el2_lib.scala 511:17] + rvclkhdr_393.io.en <= _T_1727 @[el2_lib.scala 511:17] rvclkhdr_393.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_127 : UInt, rvclkhdr_393.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_127 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1727 = eq(btb_wr_addr, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1728 = and(_T_1727, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1729 = bits(_T_1728, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1728 = eq(btb_wr_addr, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1729 = and(_T_1728, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1730 = bits(_T_1729, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_394 of rvclkhdr_488 @[el2_lib.scala 508:23] rvclkhdr_394.clock <= clock rvclkhdr_394.reset <= reset rvclkhdr_394.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_394.io.en <= _T_1729 @[el2_lib.scala 511:17] + rvclkhdr_394.io.en <= _T_1730 @[el2_lib.scala 511:17] rvclkhdr_394.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_128 : UInt, rvclkhdr_394.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_128 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1730 = eq(btb_wr_addr, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1731 = and(_T_1730, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1732 = bits(_T_1731, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1731 = eq(btb_wr_addr, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1732 = and(_T_1731, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1733 = bits(_T_1732, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_395 of rvclkhdr_489 @[el2_lib.scala 508:23] rvclkhdr_395.clock <= clock rvclkhdr_395.reset <= reset rvclkhdr_395.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_395.io.en <= _T_1732 @[el2_lib.scala 511:17] + rvclkhdr_395.io.en <= _T_1733 @[el2_lib.scala 511:17] rvclkhdr_395.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_129 : UInt, rvclkhdr_395.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_129 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1733 = eq(btb_wr_addr, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1734 = and(_T_1733, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1735 = bits(_T_1734, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1734 = eq(btb_wr_addr, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1735 = and(_T_1734, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1736 = bits(_T_1735, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_396 of rvclkhdr_490 @[el2_lib.scala 508:23] rvclkhdr_396.clock <= clock rvclkhdr_396.reset <= reset rvclkhdr_396.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_396.io.en <= _T_1735 @[el2_lib.scala 511:17] + rvclkhdr_396.io.en <= _T_1736 @[el2_lib.scala 511:17] rvclkhdr_396.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_130 : UInt, rvclkhdr_396.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_130 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1736 = eq(btb_wr_addr, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1737 = and(_T_1736, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1738 = bits(_T_1737, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1737 = eq(btb_wr_addr, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1738 = and(_T_1737, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1739 = bits(_T_1738, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_397 of rvclkhdr_491 @[el2_lib.scala 508:23] rvclkhdr_397.clock <= clock rvclkhdr_397.reset <= reset rvclkhdr_397.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_397.io.en <= _T_1738 @[el2_lib.scala 511:17] + rvclkhdr_397.io.en <= _T_1739 @[el2_lib.scala 511:17] rvclkhdr_397.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_131 : UInt, rvclkhdr_397.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_131 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1739 = eq(btb_wr_addr, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1740 = and(_T_1739, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1741 = bits(_T_1740, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1740 = eq(btb_wr_addr, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1741 = and(_T_1740, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1742 = bits(_T_1741, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_398 of rvclkhdr_492 @[el2_lib.scala 508:23] rvclkhdr_398.clock <= clock rvclkhdr_398.reset <= reset rvclkhdr_398.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_398.io.en <= _T_1741 @[el2_lib.scala 511:17] + rvclkhdr_398.io.en <= _T_1742 @[el2_lib.scala 511:17] rvclkhdr_398.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_132 : UInt, rvclkhdr_398.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_132 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1742 = eq(btb_wr_addr, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1743 = and(_T_1742, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1744 = bits(_T_1743, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1743 = eq(btb_wr_addr, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1744 = and(_T_1743, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1745 = bits(_T_1744, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_399 of rvclkhdr_493 @[el2_lib.scala 508:23] rvclkhdr_399.clock <= clock rvclkhdr_399.reset <= reset rvclkhdr_399.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_399.io.en <= _T_1744 @[el2_lib.scala 511:17] + rvclkhdr_399.io.en <= _T_1745 @[el2_lib.scala 511:17] rvclkhdr_399.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_133 : UInt, rvclkhdr_399.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_133 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1745 = eq(btb_wr_addr, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1746 = and(_T_1745, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1747 = bits(_T_1746, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1746 = eq(btb_wr_addr, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1747 = and(_T_1746, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1748 = bits(_T_1747, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_400 of rvclkhdr_494 @[el2_lib.scala 508:23] rvclkhdr_400.clock <= clock rvclkhdr_400.reset <= reset rvclkhdr_400.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_400.io.en <= _T_1747 @[el2_lib.scala 511:17] + rvclkhdr_400.io.en <= _T_1748 @[el2_lib.scala 511:17] rvclkhdr_400.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_134 : UInt, rvclkhdr_400.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_134 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1748 = eq(btb_wr_addr, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1749 = and(_T_1748, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1750 = bits(_T_1749, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1749 = eq(btb_wr_addr, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1750 = and(_T_1749, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1751 = bits(_T_1750, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_401 of rvclkhdr_495 @[el2_lib.scala 508:23] rvclkhdr_401.clock <= clock rvclkhdr_401.reset <= reset rvclkhdr_401.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_401.io.en <= _T_1750 @[el2_lib.scala 511:17] + rvclkhdr_401.io.en <= _T_1751 @[el2_lib.scala 511:17] rvclkhdr_401.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_135 : UInt, rvclkhdr_401.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_135 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1751 = eq(btb_wr_addr, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1752 = and(_T_1751, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1753 = bits(_T_1752, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1752 = eq(btb_wr_addr, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1753 = and(_T_1752, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1754 = bits(_T_1753, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_402 of rvclkhdr_496 @[el2_lib.scala 508:23] rvclkhdr_402.clock <= clock rvclkhdr_402.reset <= reset rvclkhdr_402.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_402.io.en <= _T_1753 @[el2_lib.scala 511:17] + rvclkhdr_402.io.en <= _T_1754 @[el2_lib.scala 511:17] rvclkhdr_402.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_136 : UInt, rvclkhdr_402.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_136 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1754 = eq(btb_wr_addr, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1755 = and(_T_1754, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1756 = bits(_T_1755, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1755 = eq(btb_wr_addr, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1756 = and(_T_1755, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1757 = bits(_T_1756, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_403 of rvclkhdr_497 @[el2_lib.scala 508:23] rvclkhdr_403.clock <= clock rvclkhdr_403.reset <= reset rvclkhdr_403.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_403.io.en <= _T_1756 @[el2_lib.scala 511:17] + rvclkhdr_403.io.en <= _T_1757 @[el2_lib.scala 511:17] rvclkhdr_403.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_137 : UInt, rvclkhdr_403.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_137 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1757 = eq(btb_wr_addr, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1758 = and(_T_1757, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1759 = bits(_T_1758, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1758 = eq(btb_wr_addr, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1759 = and(_T_1758, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1760 = bits(_T_1759, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_404 of rvclkhdr_498 @[el2_lib.scala 508:23] rvclkhdr_404.clock <= clock rvclkhdr_404.reset <= reset rvclkhdr_404.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_404.io.en <= _T_1759 @[el2_lib.scala 511:17] + rvclkhdr_404.io.en <= _T_1760 @[el2_lib.scala 511:17] rvclkhdr_404.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_138 : UInt, rvclkhdr_404.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_138 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1760 = eq(btb_wr_addr, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1761 = and(_T_1760, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1762 = bits(_T_1761, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1761 = eq(btb_wr_addr, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1762 = and(_T_1761, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1763 = bits(_T_1762, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_405 of rvclkhdr_499 @[el2_lib.scala 508:23] rvclkhdr_405.clock <= clock rvclkhdr_405.reset <= reset rvclkhdr_405.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_405.io.en <= _T_1762 @[el2_lib.scala 511:17] + rvclkhdr_405.io.en <= _T_1763 @[el2_lib.scala 511:17] rvclkhdr_405.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_139 : UInt, rvclkhdr_405.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_139 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1763 = eq(btb_wr_addr, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1764 = and(_T_1763, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1765 = bits(_T_1764, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1764 = eq(btb_wr_addr, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1765 = and(_T_1764, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1766 = bits(_T_1765, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_406 of rvclkhdr_500 @[el2_lib.scala 508:23] rvclkhdr_406.clock <= clock rvclkhdr_406.reset <= reset rvclkhdr_406.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_406.io.en <= _T_1765 @[el2_lib.scala 511:17] + rvclkhdr_406.io.en <= _T_1766 @[el2_lib.scala 511:17] rvclkhdr_406.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_140 : UInt, rvclkhdr_406.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_140 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1766 = eq(btb_wr_addr, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1767 = and(_T_1766, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1768 = bits(_T_1767, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1767 = eq(btb_wr_addr, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1768 = and(_T_1767, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1769 = bits(_T_1768, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_407 of rvclkhdr_501 @[el2_lib.scala 508:23] rvclkhdr_407.clock <= clock rvclkhdr_407.reset <= reset rvclkhdr_407.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_407.io.en <= _T_1768 @[el2_lib.scala 511:17] + rvclkhdr_407.io.en <= _T_1769 @[el2_lib.scala 511:17] rvclkhdr_407.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_141 : UInt, rvclkhdr_407.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_141 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1769 = eq(btb_wr_addr, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1770 = and(_T_1769, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1771 = bits(_T_1770, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1770 = eq(btb_wr_addr, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1771 = and(_T_1770, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1772 = bits(_T_1771, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_408 of rvclkhdr_502 @[el2_lib.scala 508:23] rvclkhdr_408.clock <= clock rvclkhdr_408.reset <= reset rvclkhdr_408.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_408.io.en <= _T_1771 @[el2_lib.scala 511:17] + rvclkhdr_408.io.en <= _T_1772 @[el2_lib.scala 511:17] rvclkhdr_408.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_142 : UInt, rvclkhdr_408.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_142 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1772 = eq(btb_wr_addr, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1773 = and(_T_1772, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1774 = bits(_T_1773, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1773 = eq(btb_wr_addr, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1774 = and(_T_1773, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1775 = bits(_T_1774, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_409 of rvclkhdr_503 @[el2_lib.scala 508:23] rvclkhdr_409.clock <= clock rvclkhdr_409.reset <= reset rvclkhdr_409.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_409.io.en <= _T_1774 @[el2_lib.scala 511:17] + rvclkhdr_409.io.en <= _T_1775 @[el2_lib.scala 511:17] rvclkhdr_409.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_143 : UInt, rvclkhdr_409.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_143 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1775 = eq(btb_wr_addr, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1776 = and(_T_1775, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1777 = bits(_T_1776, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1776 = eq(btb_wr_addr, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1777 = and(_T_1776, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1778 = bits(_T_1777, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_410 of rvclkhdr_504 @[el2_lib.scala 508:23] rvclkhdr_410.clock <= clock rvclkhdr_410.reset <= reset rvclkhdr_410.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_410.io.en <= _T_1777 @[el2_lib.scala 511:17] + rvclkhdr_410.io.en <= _T_1778 @[el2_lib.scala 511:17] rvclkhdr_410.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_144 : UInt, rvclkhdr_410.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_144 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1778 = eq(btb_wr_addr, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1779 = and(_T_1778, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1780 = bits(_T_1779, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1779 = eq(btb_wr_addr, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1780 = and(_T_1779, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1781 = bits(_T_1780, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_411 of rvclkhdr_505 @[el2_lib.scala 508:23] rvclkhdr_411.clock <= clock rvclkhdr_411.reset <= reset rvclkhdr_411.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_411.io.en <= _T_1780 @[el2_lib.scala 511:17] + rvclkhdr_411.io.en <= _T_1781 @[el2_lib.scala 511:17] rvclkhdr_411.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_145 : UInt, rvclkhdr_411.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_145 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1781 = eq(btb_wr_addr, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1782 = and(_T_1781, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1783 = bits(_T_1782, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1782 = eq(btb_wr_addr, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1783 = and(_T_1782, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1784 = bits(_T_1783, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_412 of rvclkhdr_506 @[el2_lib.scala 508:23] rvclkhdr_412.clock <= clock rvclkhdr_412.reset <= reset rvclkhdr_412.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_412.io.en <= _T_1783 @[el2_lib.scala 511:17] + rvclkhdr_412.io.en <= _T_1784 @[el2_lib.scala 511:17] rvclkhdr_412.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_146 : UInt, rvclkhdr_412.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_146 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1784 = eq(btb_wr_addr, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1785 = and(_T_1784, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1786 = bits(_T_1785, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1785 = eq(btb_wr_addr, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1786 = and(_T_1785, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1787 = bits(_T_1786, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_413 of rvclkhdr_507 @[el2_lib.scala 508:23] rvclkhdr_413.clock <= clock rvclkhdr_413.reset <= reset rvclkhdr_413.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_413.io.en <= _T_1786 @[el2_lib.scala 511:17] + rvclkhdr_413.io.en <= _T_1787 @[el2_lib.scala 511:17] rvclkhdr_413.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_147 : UInt, rvclkhdr_413.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_147 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1787 = eq(btb_wr_addr, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1788 = and(_T_1787, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1789 = bits(_T_1788, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1788 = eq(btb_wr_addr, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1789 = and(_T_1788, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1790 = bits(_T_1789, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_414 of rvclkhdr_508 @[el2_lib.scala 508:23] rvclkhdr_414.clock <= clock rvclkhdr_414.reset <= reset rvclkhdr_414.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_414.io.en <= _T_1789 @[el2_lib.scala 511:17] + rvclkhdr_414.io.en <= _T_1790 @[el2_lib.scala 511:17] rvclkhdr_414.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_148 : UInt, rvclkhdr_414.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_148 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1790 = eq(btb_wr_addr, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1791 = and(_T_1790, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1792 = bits(_T_1791, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1791 = eq(btb_wr_addr, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1792 = and(_T_1791, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1793 = bits(_T_1792, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_415 of rvclkhdr_509 @[el2_lib.scala 508:23] rvclkhdr_415.clock <= clock rvclkhdr_415.reset <= reset rvclkhdr_415.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_415.io.en <= _T_1792 @[el2_lib.scala 511:17] + rvclkhdr_415.io.en <= _T_1793 @[el2_lib.scala 511:17] rvclkhdr_415.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_149 : UInt, rvclkhdr_415.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_149 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1793 = eq(btb_wr_addr, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1794 = and(_T_1793, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1795 = bits(_T_1794, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1794 = eq(btb_wr_addr, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1795 = and(_T_1794, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1796 = bits(_T_1795, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_416 of rvclkhdr_510 @[el2_lib.scala 508:23] rvclkhdr_416.clock <= clock rvclkhdr_416.reset <= reset rvclkhdr_416.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_416.io.en <= _T_1795 @[el2_lib.scala 511:17] + rvclkhdr_416.io.en <= _T_1796 @[el2_lib.scala 511:17] rvclkhdr_416.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_150 : UInt, rvclkhdr_416.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_150 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1796 = eq(btb_wr_addr, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1797 = and(_T_1796, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1798 = bits(_T_1797, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1797 = eq(btb_wr_addr, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1798 = and(_T_1797, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1799 = bits(_T_1798, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_417 of rvclkhdr_511 @[el2_lib.scala 508:23] rvclkhdr_417.clock <= clock rvclkhdr_417.reset <= reset rvclkhdr_417.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_417.io.en <= _T_1798 @[el2_lib.scala 511:17] + rvclkhdr_417.io.en <= _T_1799 @[el2_lib.scala 511:17] rvclkhdr_417.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_151 : UInt, rvclkhdr_417.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_151 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1799 = eq(btb_wr_addr, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1800 = and(_T_1799, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1801 = bits(_T_1800, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1800 = eq(btb_wr_addr, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1801 = and(_T_1800, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1802 = bits(_T_1801, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_418 of rvclkhdr_512 @[el2_lib.scala 508:23] rvclkhdr_418.clock <= clock rvclkhdr_418.reset <= reset rvclkhdr_418.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_418.io.en <= _T_1801 @[el2_lib.scala 511:17] + rvclkhdr_418.io.en <= _T_1802 @[el2_lib.scala 511:17] rvclkhdr_418.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_152 : UInt, rvclkhdr_418.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_152 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1802 = eq(btb_wr_addr, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1803 = and(_T_1802, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1804 = bits(_T_1803, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1803 = eq(btb_wr_addr, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1804 = and(_T_1803, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1805 = bits(_T_1804, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_419 of rvclkhdr_513 @[el2_lib.scala 508:23] rvclkhdr_419.clock <= clock rvclkhdr_419.reset <= reset rvclkhdr_419.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_419.io.en <= _T_1804 @[el2_lib.scala 511:17] + rvclkhdr_419.io.en <= _T_1805 @[el2_lib.scala 511:17] rvclkhdr_419.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_153 : UInt, rvclkhdr_419.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_153 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1805 = eq(btb_wr_addr, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1806 = and(_T_1805, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1807 = bits(_T_1806, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1806 = eq(btb_wr_addr, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1807 = and(_T_1806, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1808 = bits(_T_1807, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_420 of rvclkhdr_514 @[el2_lib.scala 508:23] rvclkhdr_420.clock <= clock rvclkhdr_420.reset <= reset rvclkhdr_420.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_420.io.en <= _T_1807 @[el2_lib.scala 511:17] + rvclkhdr_420.io.en <= _T_1808 @[el2_lib.scala 511:17] rvclkhdr_420.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_154 : UInt, rvclkhdr_420.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_154 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1808 = eq(btb_wr_addr, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1809 = and(_T_1808, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1810 = bits(_T_1809, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1809 = eq(btb_wr_addr, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1810 = and(_T_1809, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1811 = bits(_T_1810, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_421 of rvclkhdr_515 @[el2_lib.scala 508:23] rvclkhdr_421.clock <= clock rvclkhdr_421.reset <= reset rvclkhdr_421.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_421.io.en <= _T_1810 @[el2_lib.scala 511:17] + rvclkhdr_421.io.en <= _T_1811 @[el2_lib.scala 511:17] rvclkhdr_421.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_155 : UInt, rvclkhdr_421.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_155 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1811 = eq(btb_wr_addr, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1812 = and(_T_1811, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1813 = bits(_T_1812, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1812 = eq(btb_wr_addr, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1813 = and(_T_1812, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1814 = bits(_T_1813, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_422 of rvclkhdr_516 @[el2_lib.scala 508:23] rvclkhdr_422.clock <= clock rvclkhdr_422.reset <= reset rvclkhdr_422.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_422.io.en <= _T_1813 @[el2_lib.scala 511:17] + rvclkhdr_422.io.en <= _T_1814 @[el2_lib.scala 511:17] rvclkhdr_422.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_156 : UInt, rvclkhdr_422.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_156 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1814 = eq(btb_wr_addr, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1815 = and(_T_1814, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1816 = bits(_T_1815, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1815 = eq(btb_wr_addr, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1816 = and(_T_1815, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1817 = bits(_T_1816, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_423 of rvclkhdr_517 @[el2_lib.scala 508:23] rvclkhdr_423.clock <= clock rvclkhdr_423.reset <= reset rvclkhdr_423.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_423.io.en <= _T_1816 @[el2_lib.scala 511:17] + rvclkhdr_423.io.en <= _T_1817 @[el2_lib.scala 511:17] rvclkhdr_423.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_157 : UInt, rvclkhdr_423.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_157 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1817 = eq(btb_wr_addr, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1818 = and(_T_1817, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1819 = bits(_T_1818, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1818 = eq(btb_wr_addr, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1819 = and(_T_1818, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1820 = bits(_T_1819, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_424 of rvclkhdr_518 @[el2_lib.scala 508:23] rvclkhdr_424.clock <= clock rvclkhdr_424.reset <= reset rvclkhdr_424.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_424.io.en <= _T_1819 @[el2_lib.scala 511:17] + rvclkhdr_424.io.en <= _T_1820 @[el2_lib.scala 511:17] rvclkhdr_424.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_158 : UInt, rvclkhdr_424.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_158 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1820 = eq(btb_wr_addr, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1821 = and(_T_1820, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1822 = bits(_T_1821, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1821 = eq(btb_wr_addr, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1822 = and(_T_1821, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1823 = bits(_T_1822, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_425 of rvclkhdr_519 @[el2_lib.scala 508:23] rvclkhdr_425.clock <= clock rvclkhdr_425.reset <= reset rvclkhdr_425.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_425.io.en <= _T_1822 @[el2_lib.scala 511:17] + rvclkhdr_425.io.en <= _T_1823 @[el2_lib.scala 511:17] rvclkhdr_425.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_159 : UInt, rvclkhdr_425.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_159 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1823 = eq(btb_wr_addr, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1824 = and(_T_1823, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1825 = bits(_T_1824, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1824 = eq(btb_wr_addr, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1825 = and(_T_1824, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1826 = bits(_T_1825, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_426 of rvclkhdr_520 @[el2_lib.scala 508:23] rvclkhdr_426.clock <= clock rvclkhdr_426.reset <= reset rvclkhdr_426.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_426.io.en <= _T_1825 @[el2_lib.scala 511:17] + rvclkhdr_426.io.en <= _T_1826 @[el2_lib.scala 511:17] rvclkhdr_426.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_160 : UInt, rvclkhdr_426.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_160 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1826 = eq(btb_wr_addr, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1827 = and(_T_1826, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1828 = bits(_T_1827, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1827 = eq(btb_wr_addr, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1828 = and(_T_1827, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1829 = bits(_T_1828, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_427 of rvclkhdr_521 @[el2_lib.scala 508:23] rvclkhdr_427.clock <= clock rvclkhdr_427.reset <= reset rvclkhdr_427.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_427.io.en <= _T_1828 @[el2_lib.scala 511:17] + rvclkhdr_427.io.en <= _T_1829 @[el2_lib.scala 511:17] rvclkhdr_427.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_161 : UInt, rvclkhdr_427.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_161 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1829 = eq(btb_wr_addr, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1830 = and(_T_1829, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1831 = bits(_T_1830, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1830 = eq(btb_wr_addr, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1831 = and(_T_1830, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1832 = bits(_T_1831, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_428 of rvclkhdr_522 @[el2_lib.scala 508:23] rvclkhdr_428.clock <= clock rvclkhdr_428.reset <= reset rvclkhdr_428.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_428.io.en <= _T_1831 @[el2_lib.scala 511:17] + rvclkhdr_428.io.en <= _T_1832 @[el2_lib.scala 511:17] rvclkhdr_428.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_162 : UInt, rvclkhdr_428.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_162 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1832 = eq(btb_wr_addr, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1833 = and(_T_1832, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1834 = bits(_T_1833, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1833 = eq(btb_wr_addr, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1834 = and(_T_1833, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1835 = bits(_T_1834, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_429 of rvclkhdr_523 @[el2_lib.scala 508:23] rvclkhdr_429.clock <= clock rvclkhdr_429.reset <= reset rvclkhdr_429.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_429.io.en <= _T_1834 @[el2_lib.scala 511:17] + rvclkhdr_429.io.en <= _T_1835 @[el2_lib.scala 511:17] rvclkhdr_429.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_163 : UInt, rvclkhdr_429.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_163 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1835 = eq(btb_wr_addr, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1836 = and(_T_1835, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1837 = bits(_T_1836, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1836 = eq(btb_wr_addr, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1837 = and(_T_1836, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1838 = bits(_T_1837, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_430 of rvclkhdr_524 @[el2_lib.scala 508:23] rvclkhdr_430.clock <= clock rvclkhdr_430.reset <= reset rvclkhdr_430.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_430.io.en <= _T_1837 @[el2_lib.scala 511:17] + rvclkhdr_430.io.en <= _T_1838 @[el2_lib.scala 511:17] rvclkhdr_430.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_164 : UInt, rvclkhdr_430.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_164 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1838 = eq(btb_wr_addr, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1839 = and(_T_1838, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1840 = bits(_T_1839, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1839 = eq(btb_wr_addr, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1840 = and(_T_1839, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1841 = bits(_T_1840, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_431 of rvclkhdr_525 @[el2_lib.scala 508:23] rvclkhdr_431.clock <= clock rvclkhdr_431.reset <= reset rvclkhdr_431.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_431.io.en <= _T_1840 @[el2_lib.scala 511:17] + rvclkhdr_431.io.en <= _T_1841 @[el2_lib.scala 511:17] rvclkhdr_431.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_165 : UInt, rvclkhdr_431.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_165 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1841 = eq(btb_wr_addr, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1842 = and(_T_1841, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1843 = bits(_T_1842, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1842 = eq(btb_wr_addr, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1843 = and(_T_1842, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1844 = bits(_T_1843, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_432 of rvclkhdr_526 @[el2_lib.scala 508:23] rvclkhdr_432.clock <= clock rvclkhdr_432.reset <= reset rvclkhdr_432.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_432.io.en <= _T_1843 @[el2_lib.scala 511:17] + rvclkhdr_432.io.en <= _T_1844 @[el2_lib.scala 511:17] rvclkhdr_432.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_166 : UInt, rvclkhdr_432.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_166 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1844 = eq(btb_wr_addr, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1845 = and(_T_1844, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1846 = bits(_T_1845, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1845 = eq(btb_wr_addr, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1846 = and(_T_1845, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1847 = bits(_T_1846, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_433 of rvclkhdr_527 @[el2_lib.scala 508:23] rvclkhdr_433.clock <= clock rvclkhdr_433.reset <= reset rvclkhdr_433.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_433.io.en <= _T_1846 @[el2_lib.scala 511:17] + rvclkhdr_433.io.en <= _T_1847 @[el2_lib.scala 511:17] rvclkhdr_433.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_167 : UInt, rvclkhdr_433.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_167 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1847 = eq(btb_wr_addr, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1848 = and(_T_1847, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1849 = bits(_T_1848, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1848 = eq(btb_wr_addr, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1849 = and(_T_1848, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1850 = bits(_T_1849, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_434 of rvclkhdr_528 @[el2_lib.scala 508:23] rvclkhdr_434.clock <= clock rvclkhdr_434.reset <= reset rvclkhdr_434.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_434.io.en <= _T_1849 @[el2_lib.scala 511:17] + rvclkhdr_434.io.en <= _T_1850 @[el2_lib.scala 511:17] rvclkhdr_434.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_168 : UInt, rvclkhdr_434.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_168 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1850 = eq(btb_wr_addr, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1851 = and(_T_1850, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1852 = bits(_T_1851, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1851 = eq(btb_wr_addr, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1852 = and(_T_1851, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1853 = bits(_T_1852, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_435 of rvclkhdr_529 @[el2_lib.scala 508:23] rvclkhdr_435.clock <= clock rvclkhdr_435.reset <= reset rvclkhdr_435.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_435.io.en <= _T_1852 @[el2_lib.scala 511:17] + rvclkhdr_435.io.en <= _T_1853 @[el2_lib.scala 511:17] rvclkhdr_435.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_169 : UInt, rvclkhdr_435.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_169 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1853 = eq(btb_wr_addr, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1854 = and(_T_1853, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1855 = bits(_T_1854, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1854 = eq(btb_wr_addr, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1855 = and(_T_1854, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1856 = bits(_T_1855, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_436 of rvclkhdr_530 @[el2_lib.scala 508:23] rvclkhdr_436.clock <= clock rvclkhdr_436.reset <= reset rvclkhdr_436.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_436.io.en <= _T_1855 @[el2_lib.scala 511:17] + rvclkhdr_436.io.en <= _T_1856 @[el2_lib.scala 511:17] rvclkhdr_436.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_170 : UInt, rvclkhdr_436.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_170 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1856 = eq(btb_wr_addr, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1857 = and(_T_1856, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1858 = bits(_T_1857, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1857 = eq(btb_wr_addr, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1858 = and(_T_1857, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1859 = bits(_T_1858, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_437 of rvclkhdr_531 @[el2_lib.scala 508:23] rvclkhdr_437.clock <= clock rvclkhdr_437.reset <= reset rvclkhdr_437.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_437.io.en <= _T_1858 @[el2_lib.scala 511:17] + rvclkhdr_437.io.en <= _T_1859 @[el2_lib.scala 511:17] rvclkhdr_437.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_171 : UInt, rvclkhdr_437.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_171 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1859 = eq(btb_wr_addr, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1860 = and(_T_1859, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1861 = bits(_T_1860, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1860 = eq(btb_wr_addr, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1861 = and(_T_1860, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1862 = bits(_T_1861, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_438 of rvclkhdr_532 @[el2_lib.scala 508:23] rvclkhdr_438.clock <= clock rvclkhdr_438.reset <= reset rvclkhdr_438.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_438.io.en <= _T_1861 @[el2_lib.scala 511:17] + rvclkhdr_438.io.en <= _T_1862 @[el2_lib.scala 511:17] rvclkhdr_438.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_172 : UInt, rvclkhdr_438.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_172 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1862 = eq(btb_wr_addr, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1863 = and(_T_1862, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1864 = bits(_T_1863, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1863 = eq(btb_wr_addr, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1864 = and(_T_1863, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1865 = bits(_T_1864, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_439 of rvclkhdr_533 @[el2_lib.scala 508:23] rvclkhdr_439.clock <= clock rvclkhdr_439.reset <= reset rvclkhdr_439.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_439.io.en <= _T_1864 @[el2_lib.scala 511:17] + rvclkhdr_439.io.en <= _T_1865 @[el2_lib.scala 511:17] rvclkhdr_439.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_173 : UInt, rvclkhdr_439.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_173 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1865 = eq(btb_wr_addr, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1866 = and(_T_1865, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1867 = bits(_T_1866, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1866 = eq(btb_wr_addr, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1867 = and(_T_1866, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1868 = bits(_T_1867, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_440 of rvclkhdr_534 @[el2_lib.scala 508:23] rvclkhdr_440.clock <= clock rvclkhdr_440.reset <= reset rvclkhdr_440.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_440.io.en <= _T_1867 @[el2_lib.scala 511:17] + rvclkhdr_440.io.en <= _T_1868 @[el2_lib.scala 511:17] rvclkhdr_440.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_174 : UInt, rvclkhdr_440.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_174 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1868 = eq(btb_wr_addr, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1869 = and(_T_1868, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1870 = bits(_T_1869, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1869 = eq(btb_wr_addr, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1870 = and(_T_1869, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1871 = bits(_T_1870, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_441 of rvclkhdr_535 @[el2_lib.scala 508:23] rvclkhdr_441.clock <= clock rvclkhdr_441.reset <= reset rvclkhdr_441.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_441.io.en <= _T_1870 @[el2_lib.scala 511:17] + rvclkhdr_441.io.en <= _T_1871 @[el2_lib.scala 511:17] rvclkhdr_441.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_175 : UInt, rvclkhdr_441.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_175 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1871 = eq(btb_wr_addr, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1872 = and(_T_1871, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1873 = bits(_T_1872, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1872 = eq(btb_wr_addr, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1873 = and(_T_1872, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1874 = bits(_T_1873, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_442 of rvclkhdr_536 @[el2_lib.scala 508:23] rvclkhdr_442.clock <= clock rvclkhdr_442.reset <= reset rvclkhdr_442.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_442.io.en <= _T_1873 @[el2_lib.scala 511:17] + rvclkhdr_442.io.en <= _T_1874 @[el2_lib.scala 511:17] rvclkhdr_442.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_176 : UInt, rvclkhdr_442.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_176 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1874 = eq(btb_wr_addr, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1875 = and(_T_1874, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1876 = bits(_T_1875, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1875 = eq(btb_wr_addr, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1876 = and(_T_1875, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1877 = bits(_T_1876, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_443 of rvclkhdr_537 @[el2_lib.scala 508:23] rvclkhdr_443.clock <= clock rvclkhdr_443.reset <= reset rvclkhdr_443.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_443.io.en <= _T_1876 @[el2_lib.scala 511:17] + rvclkhdr_443.io.en <= _T_1877 @[el2_lib.scala 511:17] rvclkhdr_443.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_177 : UInt, rvclkhdr_443.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_177 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1877 = eq(btb_wr_addr, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1878 = and(_T_1877, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1879 = bits(_T_1878, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1878 = eq(btb_wr_addr, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1879 = and(_T_1878, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1880 = bits(_T_1879, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_444 of rvclkhdr_538 @[el2_lib.scala 508:23] rvclkhdr_444.clock <= clock rvclkhdr_444.reset <= reset rvclkhdr_444.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_444.io.en <= _T_1879 @[el2_lib.scala 511:17] + rvclkhdr_444.io.en <= _T_1880 @[el2_lib.scala 511:17] rvclkhdr_444.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_178 : UInt, rvclkhdr_444.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_178 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1880 = eq(btb_wr_addr, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1881 = and(_T_1880, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1882 = bits(_T_1881, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1881 = eq(btb_wr_addr, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1882 = and(_T_1881, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1883 = bits(_T_1882, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_445 of rvclkhdr_539 @[el2_lib.scala 508:23] rvclkhdr_445.clock <= clock rvclkhdr_445.reset <= reset rvclkhdr_445.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_445.io.en <= _T_1882 @[el2_lib.scala 511:17] + rvclkhdr_445.io.en <= _T_1883 @[el2_lib.scala 511:17] rvclkhdr_445.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_179 : UInt, rvclkhdr_445.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_179 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1883 = eq(btb_wr_addr, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1884 = and(_T_1883, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1885 = bits(_T_1884, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1884 = eq(btb_wr_addr, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1885 = and(_T_1884, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1886 = bits(_T_1885, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_446 of rvclkhdr_540 @[el2_lib.scala 508:23] rvclkhdr_446.clock <= clock rvclkhdr_446.reset <= reset rvclkhdr_446.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_446.io.en <= _T_1885 @[el2_lib.scala 511:17] + rvclkhdr_446.io.en <= _T_1886 @[el2_lib.scala 511:17] rvclkhdr_446.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_180 : UInt, rvclkhdr_446.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_180 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1886 = eq(btb_wr_addr, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1887 = and(_T_1886, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1888 = bits(_T_1887, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1887 = eq(btb_wr_addr, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1888 = and(_T_1887, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1889 = bits(_T_1888, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_447 of rvclkhdr_541 @[el2_lib.scala 508:23] rvclkhdr_447.clock <= clock rvclkhdr_447.reset <= reset rvclkhdr_447.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_447.io.en <= _T_1888 @[el2_lib.scala 511:17] + rvclkhdr_447.io.en <= _T_1889 @[el2_lib.scala 511:17] rvclkhdr_447.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_181 : UInt, rvclkhdr_447.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_181 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1889 = eq(btb_wr_addr, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1890 = and(_T_1889, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1891 = bits(_T_1890, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1890 = eq(btb_wr_addr, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1891 = and(_T_1890, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1892 = bits(_T_1891, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_448 of rvclkhdr_542 @[el2_lib.scala 508:23] rvclkhdr_448.clock <= clock rvclkhdr_448.reset <= reset rvclkhdr_448.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_448.io.en <= _T_1891 @[el2_lib.scala 511:17] + rvclkhdr_448.io.en <= _T_1892 @[el2_lib.scala 511:17] rvclkhdr_448.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_182 : UInt, rvclkhdr_448.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_182 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1892 = eq(btb_wr_addr, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1893 = and(_T_1892, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1894 = bits(_T_1893, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1893 = eq(btb_wr_addr, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1894 = and(_T_1893, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1895 = bits(_T_1894, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_449 of rvclkhdr_543 @[el2_lib.scala 508:23] rvclkhdr_449.clock <= clock rvclkhdr_449.reset <= reset rvclkhdr_449.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_449.io.en <= _T_1894 @[el2_lib.scala 511:17] + rvclkhdr_449.io.en <= _T_1895 @[el2_lib.scala 511:17] rvclkhdr_449.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_183 : UInt, rvclkhdr_449.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_183 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1895 = eq(btb_wr_addr, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1896 = and(_T_1895, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1897 = bits(_T_1896, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1896 = eq(btb_wr_addr, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1897 = and(_T_1896, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1898 = bits(_T_1897, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_450 of rvclkhdr_544 @[el2_lib.scala 508:23] rvclkhdr_450.clock <= clock rvclkhdr_450.reset <= reset rvclkhdr_450.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_450.io.en <= _T_1897 @[el2_lib.scala 511:17] + rvclkhdr_450.io.en <= _T_1898 @[el2_lib.scala 511:17] rvclkhdr_450.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_184 : UInt, rvclkhdr_450.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_184 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1898 = eq(btb_wr_addr, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1899 = and(_T_1898, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1900 = bits(_T_1899, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1899 = eq(btb_wr_addr, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1900 = and(_T_1899, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1901 = bits(_T_1900, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_451 of rvclkhdr_545 @[el2_lib.scala 508:23] rvclkhdr_451.clock <= clock rvclkhdr_451.reset <= reset rvclkhdr_451.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_451.io.en <= _T_1900 @[el2_lib.scala 511:17] + rvclkhdr_451.io.en <= _T_1901 @[el2_lib.scala 511:17] rvclkhdr_451.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_185 : UInt, rvclkhdr_451.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_185 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1901 = eq(btb_wr_addr, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1902 = and(_T_1901, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1903 = bits(_T_1902, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1902 = eq(btb_wr_addr, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1903 = and(_T_1902, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1904 = bits(_T_1903, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_452 of rvclkhdr_546 @[el2_lib.scala 508:23] rvclkhdr_452.clock <= clock rvclkhdr_452.reset <= reset rvclkhdr_452.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_452.io.en <= _T_1903 @[el2_lib.scala 511:17] + rvclkhdr_452.io.en <= _T_1904 @[el2_lib.scala 511:17] rvclkhdr_452.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_186 : UInt, rvclkhdr_452.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_186 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1904 = eq(btb_wr_addr, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1905 = and(_T_1904, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1906 = bits(_T_1905, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1905 = eq(btb_wr_addr, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1906 = and(_T_1905, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1907 = bits(_T_1906, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_453 of rvclkhdr_547 @[el2_lib.scala 508:23] rvclkhdr_453.clock <= clock rvclkhdr_453.reset <= reset rvclkhdr_453.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_453.io.en <= _T_1906 @[el2_lib.scala 511:17] + rvclkhdr_453.io.en <= _T_1907 @[el2_lib.scala 511:17] rvclkhdr_453.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_187 : UInt, rvclkhdr_453.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_187 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1907 = eq(btb_wr_addr, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1908 = and(_T_1907, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1909 = bits(_T_1908, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1908 = eq(btb_wr_addr, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1909 = and(_T_1908, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1910 = bits(_T_1909, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_454 of rvclkhdr_548 @[el2_lib.scala 508:23] rvclkhdr_454.clock <= clock rvclkhdr_454.reset <= reset rvclkhdr_454.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_454.io.en <= _T_1909 @[el2_lib.scala 511:17] + rvclkhdr_454.io.en <= _T_1910 @[el2_lib.scala 511:17] rvclkhdr_454.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_188 : UInt, rvclkhdr_454.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_188 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1910 = eq(btb_wr_addr, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1911 = and(_T_1910, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1912 = bits(_T_1911, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1911 = eq(btb_wr_addr, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1912 = and(_T_1911, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1913 = bits(_T_1912, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_455 of rvclkhdr_549 @[el2_lib.scala 508:23] rvclkhdr_455.clock <= clock rvclkhdr_455.reset <= reset rvclkhdr_455.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_455.io.en <= _T_1912 @[el2_lib.scala 511:17] + rvclkhdr_455.io.en <= _T_1913 @[el2_lib.scala 511:17] rvclkhdr_455.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_189 : UInt, rvclkhdr_455.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_189 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1913 = eq(btb_wr_addr, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1914 = and(_T_1913, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1915 = bits(_T_1914, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1914 = eq(btb_wr_addr, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1915 = and(_T_1914, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1916 = bits(_T_1915, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_456 of rvclkhdr_550 @[el2_lib.scala 508:23] rvclkhdr_456.clock <= clock rvclkhdr_456.reset <= reset rvclkhdr_456.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_456.io.en <= _T_1915 @[el2_lib.scala 511:17] + rvclkhdr_456.io.en <= _T_1916 @[el2_lib.scala 511:17] rvclkhdr_456.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_190 : UInt, rvclkhdr_456.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_190 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1916 = eq(btb_wr_addr, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1917 = and(_T_1916, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1918 = bits(_T_1917, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1917 = eq(btb_wr_addr, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1918 = and(_T_1917, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1919 = bits(_T_1918, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_457 of rvclkhdr_551 @[el2_lib.scala 508:23] rvclkhdr_457.clock <= clock rvclkhdr_457.reset <= reset rvclkhdr_457.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_457.io.en <= _T_1918 @[el2_lib.scala 511:17] + rvclkhdr_457.io.en <= _T_1919 @[el2_lib.scala 511:17] rvclkhdr_457.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_191 : UInt, rvclkhdr_457.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_191 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1919 = eq(btb_wr_addr, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1920 = and(_T_1919, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1921 = bits(_T_1920, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1920 = eq(btb_wr_addr, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1921 = and(_T_1920, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1922 = bits(_T_1921, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_458 of rvclkhdr_552 @[el2_lib.scala 508:23] rvclkhdr_458.clock <= clock rvclkhdr_458.reset <= reset rvclkhdr_458.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_458.io.en <= _T_1921 @[el2_lib.scala 511:17] + rvclkhdr_458.io.en <= _T_1922 @[el2_lib.scala 511:17] rvclkhdr_458.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_192 : UInt, rvclkhdr_458.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_192 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1922 = eq(btb_wr_addr, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1923 = and(_T_1922, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1924 = bits(_T_1923, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1923 = eq(btb_wr_addr, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1924 = and(_T_1923, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1925 = bits(_T_1924, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_459 of rvclkhdr_553 @[el2_lib.scala 508:23] rvclkhdr_459.clock <= clock rvclkhdr_459.reset <= reset rvclkhdr_459.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_459.io.en <= _T_1924 @[el2_lib.scala 511:17] + rvclkhdr_459.io.en <= _T_1925 @[el2_lib.scala 511:17] rvclkhdr_459.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_193 : UInt, rvclkhdr_459.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_193 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1925 = eq(btb_wr_addr, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1926 = and(_T_1925, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1927 = bits(_T_1926, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1926 = eq(btb_wr_addr, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1927 = and(_T_1926, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1928 = bits(_T_1927, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_460 of rvclkhdr_554 @[el2_lib.scala 508:23] rvclkhdr_460.clock <= clock rvclkhdr_460.reset <= reset rvclkhdr_460.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_460.io.en <= _T_1927 @[el2_lib.scala 511:17] + rvclkhdr_460.io.en <= _T_1928 @[el2_lib.scala 511:17] rvclkhdr_460.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_194 : UInt, rvclkhdr_460.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_194 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1928 = eq(btb_wr_addr, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1929 = and(_T_1928, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1930 = bits(_T_1929, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1929 = eq(btb_wr_addr, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1930 = and(_T_1929, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1931 = bits(_T_1930, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_461 of rvclkhdr_555 @[el2_lib.scala 508:23] rvclkhdr_461.clock <= clock rvclkhdr_461.reset <= reset rvclkhdr_461.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_461.io.en <= _T_1930 @[el2_lib.scala 511:17] + rvclkhdr_461.io.en <= _T_1931 @[el2_lib.scala 511:17] rvclkhdr_461.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_195 : UInt, rvclkhdr_461.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_195 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1931 = eq(btb_wr_addr, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1932 = and(_T_1931, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1933 = bits(_T_1932, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1932 = eq(btb_wr_addr, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1933 = and(_T_1932, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1934 = bits(_T_1933, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_462 of rvclkhdr_556 @[el2_lib.scala 508:23] rvclkhdr_462.clock <= clock rvclkhdr_462.reset <= reset rvclkhdr_462.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_462.io.en <= _T_1933 @[el2_lib.scala 511:17] + rvclkhdr_462.io.en <= _T_1934 @[el2_lib.scala 511:17] rvclkhdr_462.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_196 : UInt, rvclkhdr_462.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_196 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1934 = eq(btb_wr_addr, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1935 = and(_T_1934, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1936 = bits(_T_1935, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1935 = eq(btb_wr_addr, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1936 = and(_T_1935, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1937 = bits(_T_1936, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_463 of rvclkhdr_557 @[el2_lib.scala 508:23] rvclkhdr_463.clock <= clock rvclkhdr_463.reset <= reset rvclkhdr_463.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_463.io.en <= _T_1936 @[el2_lib.scala 511:17] + rvclkhdr_463.io.en <= _T_1937 @[el2_lib.scala 511:17] rvclkhdr_463.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_197 : UInt, rvclkhdr_463.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_197 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1937 = eq(btb_wr_addr, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1938 = and(_T_1937, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1939 = bits(_T_1938, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1938 = eq(btb_wr_addr, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1939 = and(_T_1938, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1940 = bits(_T_1939, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_464 of rvclkhdr_558 @[el2_lib.scala 508:23] rvclkhdr_464.clock <= clock rvclkhdr_464.reset <= reset rvclkhdr_464.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_464.io.en <= _T_1939 @[el2_lib.scala 511:17] + rvclkhdr_464.io.en <= _T_1940 @[el2_lib.scala 511:17] rvclkhdr_464.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_198 : UInt, rvclkhdr_464.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_198 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1940 = eq(btb_wr_addr, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1941 = and(_T_1940, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1942 = bits(_T_1941, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1941 = eq(btb_wr_addr, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1942 = and(_T_1941, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1943 = bits(_T_1942, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_465 of rvclkhdr_559 @[el2_lib.scala 508:23] rvclkhdr_465.clock <= clock rvclkhdr_465.reset <= reset rvclkhdr_465.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_465.io.en <= _T_1942 @[el2_lib.scala 511:17] + rvclkhdr_465.io.en <= _T_1943 @[el2_lib.scala 511:17] rvclkhdr_465.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_199 : UInt, rvclkhdr_465.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_199 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1943 = eq(btb_wr_addr, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1944 = and(_T_1943, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1945 = bits(_T_1944, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1944 = eq(btb_wr_addr, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1945 = and(_T_1944, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1946 = bits(_T_1945, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_466 of rvclkhdr_560 @[el2_lib.scala 508:23] rvclkhdr_466.clock <= clock rvclkhdr_466.reset <= reset rvclkhdr_466.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_466.io.en <= _T_1945 @[el2_lib.scala 511:17] + rvclkhdr_466.io.en <= _T_1946 @[el2_lib.scala 511:17] rvclkhdr_466.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_200 : UInt, rvclkhdr_466.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_200 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1946 = eq(btb_wr_addr, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1947 = and(_T_1946, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1948 = bits(_T_1947, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1947 = eq(btb_wr_addr, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1948 = and(_T_1947, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1949 = bits(_T_1948, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_467 of rvclkhdr_561 @[el2_lib.scala 508:23] rvclkhdr_467.clock <= clock rvclkhdr_467.reset <= reset rvclkhdr_467.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_467.io.en <= _T_1948 @[el2_lib.scala 511:17] + rvclkhdr_467.io.en <= _T_1949 @[el2_lib.scala 511:17] rvclkhdr_467.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_201 : UInt, rvclkhdr_467.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_201 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1949 = eq(btb_wr_addr, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1950 = and(_T_1949, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1951 = bits(_T_1950, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1950 = eq(btb_wr_addr, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1951 = and(_T_1950, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1952 = bits(_T_1951, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_468 of rvclkhdr_562 @[el2_lib.scala 508:23] rvclkhdr_468.clock <= clock rvclkhdr_468.reset <= reset rvclkhdr_468.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_468.io.en <= _T_1951 @[el2_lib.scala 511:17] + rvclkhdr_468.io.en <= _T_1952 @[el2_lib.scala 511:17] rvclkhdr_468.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_202 : UInt, rvclkhdr_468.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_202 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1952 = eq(btb_wr_addr, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1953 = and(_T_1952, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1954 = bits(_T_1953, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1953 = eq(btb_wr_addr, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1954 = and(_T_1953, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1955 = bits(_T_1954, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_469 of rvclkhdr_563 @[el2_lib.scala 508:23] rvclkhdr_469.clock <= clock rvclkhdr_469.reset <= reset rvclkhdr_469.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_469.io.en <= _T_1954 @[el2_lib.scala 511:17] + rvclkhdr_469.io.en <= _T_1955 @[el2_lib.scala 511:17] rvclkhdr_469.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_203 : UInt, rvclkhdr_469.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_203 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1955 = eq(btb_wr_addr, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1956 = and(_T_1955, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1957 = bits(_T_1956, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1956 = eq(btb_wr_addr, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1957 = and(_T_1956, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1958 = bits(_T_1957, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_470 of rvclkhdr_564 @[el2_lib.scala 508:23] rvclkhdr_470.clock <= clock rvclkhdr_470.reset <= reset rvclkhdr_470.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_470.io.en <= _T_1957 @[el2_lib.scala 511:17] + rvclkhdr_470.io.en <= _T_1958 @[el2_lib.scala 511:17] rvclkhdr_470.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_204 : UInt, rvclkhdr_470.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_204 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1958 = eq(btb_wr_addr, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1959 = and(_T_1958, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1960 = bits(_T_1959, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1959 = eq(btb_wr_addr, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1960 = and(_T_1959, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1961 = bits(_T_1960, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_471 of rvclkhdr_565 @[el2_lib.scala 508:23] rvclkhdr_471.clock <= clock rvclkhdr_471.reset <= reset rvclkhdr_471.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_471.io.en <= _T_1960 @[el2_lib.scala 511:17] + rvclkhdr_471.io.en <= _T_1961 @[el2_lib.scala 511:17] rvclkhdr_471.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_205 : UInt, rvclkhdr_471.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_205 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1961 = eq(btb_wr_addr, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1962 = and(_T_1961, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1963 = bits(_T_1962, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1962 = eq(btb_wr_addr, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1963 = and(_T_1962, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1964 = bits(_T_1963, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_472 of rvclkhdr_566 @[el2_lib.scala 508:23] rvclkhdr_472.clock <= clock rvclkhdr_472.reset <= reset rvclkhdr_472.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_472.io.en <= _T_1963 @[el2_lib.scala 511:17] + rvclkhdr_472.io.en <= _T_1964 @[el2_lib.scala 511:17] rvclkhdr_472.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_206 : UInt, rvclkhdr_472.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_206 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1964 = eq(btb_wr_addr, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1965 = and(_T_1964, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1966 = bits(_T_1965, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1965 = eq(btb_wr_addr, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1966 = and(_T_1965, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1967 = bits(_T_1966, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_473 of rvclkhdr_567 @[el2_lib.scala 508:23] rvclkhdr_473.clock <= clock rvclkhdr_473.reset <= reset rvclkhdr_473.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_473.io.en <= _T_1966 @[el2_lib.scala 511:17] + rvclkhdr_473.io.en <= _T_1967 @[el2_lib.scala 511:17] rvclkhdr_473.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_207 : UInt, rvclkhdr_473.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_207 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1967 = eq(btb_wr_addr, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1968 = and(_T_1967, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1969 = bits(_T_1968, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1968 = eq(btb_wr_addr, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1969 = and(_T_1968, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1970 = bits(_T_1969, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_474 of rvclkhdr_568 @[el2_lib.scala 508:23] rvclkhdr_474.clock <= clock rvclkhdr_474.reset <= reset rvclkhdr_474.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_474.io.en <= _T_1969 @[el2_lib.scala 511:17] + rvclkhdr_474.io.en <= _T_1970 @[el2_lib.scala 511:17] rvclkhdr_474.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_208 : UInt, rvclkhdr_474.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_208 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1970 = eq(btb_wr_addr, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1971 = and(_T_1970, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1972 = bits(_T_1971, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1971 = eq(btb_wr_addr, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1972 = and(_T_1971, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1973 = bits(_T_1972, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_475 of rvclkhdr_569 @[el2_lib.scala 508:23] rvclkhdr_475.clock <= clock rvclkhdr_475.reset <= reset rvclkhdr_475.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_475.io.en <= _T_1972 @[el2_lib.scala 511:17] + rvclkhdr_475.io.en <= _T_1973 @[el2_lib.scala 511:17] rvclkhdr_475.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_209 : UInt, rvclkhdr_475.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_209 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1973 = eq(btb_wr_addr, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1974 = and(_T_1973, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1975 = bits(_T_1974, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1974 = eq(btb_wr_addr, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1975 = and(_T_1974, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1976 = bits(_T_1975, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_476 of rvclkhdr_570 @[el2_lib.scala 508:23] rvclkhdr_476.clock <= clock rvclkhdr_476.reset <= reset rvclkhdr_476.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_476.io.en <= _T_1975 @[el2_lib.scala 511:17] + rvclkhdr_476.io.en <= _T_1976 @[el2_lib.scala 511:17] rvclkhdr_476.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_210 : UInt, rvclkhdr_476.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_210 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1976 = eq(btb_wr_addr, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1977 = and(_T_1976, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1978 = bits(_T_1977, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1977 = eq(btb_wr_addr, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1978 = and(_T_1977, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1979 = bits(_T_1978, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_477 of rvclkhdr_571 @[el2_lib.scala 508:23] rvclkhdr_477.clock <= clock rvclkhdr_477.reset <= reset rvclkhdr_477.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_477.io.en <= _T_1978 @[el2_lib.scala 511:17] + rvclkhdr_477.io.en <= _T_1979 @[el2_lib.scala 511:17] rvclkhdr_477.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_211 : UInt, rvclkhdr_477.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_211 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1979 = eq(btb_wr_addr, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1980 = and(_T_1979, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1981 = bits(_T_1980, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1980 = eq(btb_wr_addr, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1981 = and(_T_1980, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1982 = bits(_T_1981, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_478 of rvclkhdr_572 @[el2_lib.scala 508:23] rvclkhdr_478.clock <= clock rvclkhdr_478.reset <= reset rvclkhdr_478.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_478.io.en <= _T_1981 @[el2_lib.scala 511:17] + rvclkhdr_478.io.en <= _T_1982 @[el2_lib.scala 511:17] rvclkhdr_478.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_212 : UInt, rvclkhdr_478.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_212 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1982 = eq(btb_wr_addr, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1983 = and(_T_1982, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1984 = bits(_T_1983, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1983 = eq(btb_wr_addr, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1984 = and(_T_1983, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1985 = bits(_T_1984, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_479 of rvclkhdr_573 @[el2_lib.scala 508:23] rvclkhdr_479.clock <= clock rvclkhdr_479.reset <= reset rvclkhdr_479.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_479.io.en <= _T_1984 @[el2_lib.scala 511:17] + rvclkhdr_479.io.en <= _T_1985 @[el2_lib.scala 511:17] rvclkhdr_479.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_213 : UInt, rvclkhdr_479.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_213 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1985 = eq(btb_wr_addr, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1986 = and(_T_1985, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1987 = bits(_T_1986, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1986 = eq(btb_wr_addr, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1987 = and(_T_1986, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1988 = bits(_T_1987, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_480 of rvclkhdr_574 @[el2_lib.scala 508:23] rvclkhdr_480.clock <= clock rvclkhdr_480.reset <= reset rvclkhdr_480.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_480.io.en <= _T_1987 @[el2_lib.scala 511:17] + rvclkhdr_480.io.en <= _T_1988 @[el2_lib.scala 511:17] rvclkhdr_480.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_214 : UInt, rvclkhdr_480.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_214 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1988 = eq(btb_wr_addr, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1989 = and(_T_1988, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1990 = bits(_T_1989, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1989 = eq(btb_wr_addr, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1990 = and(_T_1989, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1991 = bits(_T_1990, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_481 of rvclkhdr_575 @[el2_lib.scala 508:23] rvclkhdr_481.clock <= clock rvclkhdr_481.reset <= reset rvclkhdr_481.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_481.io.en <= _T_1990 @[el2_lib.scala 511:17] + rvclkhdr_481.io.en <= _T_1991 @[el2_lib.scala 511:17] rvclkhdr_481.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_215 : UInt, rvclkhdr_481.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_215 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1991 = eq(btb_wr_addr, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1992 = and(_T_1991, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1993 = bits(_T_1992, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1992 = eq(btb_wr_addr, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1993 = and(_T_1992, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1994 = bits(_T_1993, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_482 of rvclkhdr_576 @[el2_lib.scala 508:23] rvclkhdr_482.clock <= clock rvclkhdr_482.reset <= reset rvclkhdr_482.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_482.io.en <= _T_1993 @[el2_lib.scala 511:17] + rvclkhdr_482.io.en <= _T_1994 @[el2_lib.scala 511:17] rvclkhdr_482.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_216 : UInt, rvclkhdr_482.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_216 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1994 = eq(btb_wr_addr, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1995 = and(_T_1994, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1996 = bits(_T_1995, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1995 = eq(btb_wr_addr, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1996 = and(_T_1995, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_1997 = bits(_T_1996, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_483 of rvclkhdr_577 @[el2_lib.scala 508:23] rvclkhdr_483.clock <= clock rvclkhdr_483.reset <= reset rvclkhdr_483.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_483.io.en <= _T_1996 @[el2_lib.scala 511:17] + rvclkhdr_483.io.en <= _T_1997 @[el2_lib.scala 511:17] rvclkhdr_483.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_217 : UInt, rvclkhdr_483.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_217 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_1997 = eq(btb_wr_addr, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_1998 = and(_T_1997, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_1999 = bits(_T_1998, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_1998 = eq(btb_wr_addr, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_1999 = and(_T_1998, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2000 = bits(_T_1999, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_484 of rvclkhdr_578 @[el2_lib.scala 508:23] rvclkhdr_484.clock <= clock rvclkhdr_484.reset <= reset rvclkhdr_484.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_484.io.en <= _T_1999 @[el2_lib.scala 511:17] + rvclkhdr_484.io.en <= _T_2000 @[el2_lib.scala 511:17] rvclkhdr_484.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_218 : UInt, rvclkhdr_484.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_218 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2000 = eq(btb_wr_addr, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2001 = and(_T_2000, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2002 = bits(_T_2001, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2001 = eq(btb_wr_addr, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2002 = and(_T_2001, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2003 = bits(_T_2002, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_485 of rvclkhdr_579 @[el2_lib.scala 508:23] rvclkhdr_485.clock <= clock rvclkhdr_485.reset <= reset rvclkhdr_485.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_485.io.en <= _T_2002 @[el2_lib.scala 511:17] + rvclkhdr_485.io.en <= _T_2003 @[el2_lib.scala 511:17] rvclkhdr_485.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_219 : UInt, rvclkhdr_485.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_219 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2003 = eq(btb_wr_addr, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2004 = and(_T_2003, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2005 = bits(_T_2004, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2004 = eq(btb_wr_addr, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2005 = and(_T_2004, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2006 = bits(_T_2005, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_486 of rvclkhdr_580 @[el2_lib.scala 508:23] rvclkhdr_486.clock <= clock rvclkhdr_486.reset <= reset rvclkhdr_486.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_486.io.en <= _T_2005 @[el2_lib.scala 511:17] + rvclkhdr_486.io.en <= _T_2006 @[el2_lib.scala 511:17] rvclkhdr_486.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_220 : UInt, rvclkhdr_486.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_220 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2006 = eq(btb_wr_addr, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2007 = and(_T_2006, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2008 = bits(_T_2007, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2007 = eq(btb_wr_addr, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2008 = and(_T_2007, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2009 = bits(_T_2008, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_487 of rvclkhdr_581 @[el2_lib.scala 508:23] rvclkhdr_487.clock <= clock rvclkhdr_487.reset <= reset rvclkhdr_487.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_487.io.en <= _T_2008 @[el2_lib.scala 511:17] + rvclkhdr_487.io.en <= _T_2009 @[el2_lib.scala 511:17] rvclkhdr_487.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_221 : UInt, rvclkhdr_487.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_221 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2009 = eq(btb_wr_addr, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2010 = and(_T_2009, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2011 = bits(_T_2010, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2010 = eq(btb_wr_addr, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2011 = and(_T_2010, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2012 = bits(_T_2011, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_488 of rvclkhdr_582 @[el2_lib.scala 508:23] rvclkhdr_488.clock <= clock rvclkhdr_488.reset <= reset rvclkhdr_488.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_488.io.en <= _T_2011 @[el2_lib.scala 511:17] + rvclkhdr_488.io.en <= _T_2012 @[el2_lib.scala 511:17] rvclkhdr_488.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_222 : UInt, rvclkhdr_488.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_222 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2012 = eq(btb_wr_addr, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2013 = and(_T_2012, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2014 = bits(_T_2013, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2013 = eq(btb_wr_addr, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2014 = and(_T_2013, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2015 = bits(_T_2014, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_489 of rvclkhdr_583 @[el2_lib.scala 508:23] rvclkhdr_489.clock <= clock rvclkhdr_489.reset <= reset rvclkhdr_489.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_489.io.en <= _T_2014 @[el2_lib.scala 511:17] + rvclkhdr_489.io.en <= _T_2015 @[el2_lib.scala 511:17] rvclkhdr_489.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_223 : UInt, rvclkhdr_489.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_223 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2015 = eq(btb_wr_addr, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2016 = and(_T_2015, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2017 = bits(_T_2016, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2016 = eq(btb_wr_addr, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2017 = and(_T_2016, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2018 = bits(_T_2017, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_490 of rvclkhdr_584 @[el2_lib.scala 508:23] rvclkhdr_490.clock <= clock rvclkhdr_490.reset <= reset rvclkhdr_490.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_490.io.en <= _T_2017 @[el2_lib.scala 511:17] + rvclkhdr_490.io.en <= _T_2018 @[el2_lib.scala 511:17] rvclkhdr_490.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_224 : UInt, rvclkhdr_490.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_224 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2018 = eq(btb_wr_addr, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2019 = and(_T_2018, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2020 = bits(_T_2019, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2019 = eq(btb_wr_addr, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2020 = and(_T_2019, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2021 = bits(_T_2020, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_491 of rvclkhdr_585 @[el2_lib.scala 508:23] rvclkhdr_491.clock <= clock rvclkhdr_491.reset <= reset rvclkhdr_491.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_491.io.en <= _T_2020 @[el2_lib.scala 511:17] + rvclkhdr_491.io.en <= _T_2021 @[el2_lib.scala 511:17] rvclkhdr_491.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_225 : UInt, rvclkhdr_491.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_225 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2021 = eq(btb_wr_addr, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2022 = and(_T_2021, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2023 = bits(_T_2022, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2022 = eq(btb_wr_addr, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2023 = and(_T_2022, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2024 = bits(_T_2023, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_492 of rvclkhdr_586 @[el2_lib.scala 508:23] rvclkhdr_492.clock <= clock rvclkhdr_492.reset <= reset rvclkhdr_492.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_492.io.en <= _T_2023 @[el2_lib.scala 511:17] + rvclkhdr_492.io.en <= _T_2024 @[el2_lib.scala 511:17] rvclkhdr_492.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_226 : UInt, rvclkhdr_492.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_226 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2024 = eq(btb_wr_addr, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2025 = and(_T_2024, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2026 = bits(_T_2025, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2025 = eq(btb_wr_addr, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2026 = and(_T_2025, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2027 = bits(_T_2026, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_493 of rvclkhdr_587 @[el2_lib.scala 508:23] rvclkhdr_493.clock <= clock rvclkhdr_493.reset <= reset rvclkhdr_493.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_493.io.en <= _T_2026 @[el2_lib.scala 511:17] + rvclkhdr_493.io.en <= _T_2027 @[el2_lib.scala 511:17] rvclkhdr_493.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_227 : UInt, rvclkhdr_493.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_227 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2027 = eq(btb_wr_addr, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2028 = and(_T_2027, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2029 = bits(_T_2028, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2028 = eq(btb_wr_addr, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2029 = and(_T_2028, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2030 = bits(_T_2029, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_494 of rvclkhdr_588 @[el2_lib.scala 508:23] rvclkhdr_494.clock <= clock rvclkhdr_494.reset <= reset rvclkhdr_494.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_494.io.en <= _T_2029 @[el2_lib.scala 511:17] + rvclkhdr_494.io.en <= _T_2030 @[el2_lib.scala 511:17] rvclkhdr_494.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_228 : UInt, rvclkhdr_494.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_228 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2030 = eq(btb_wr_addr, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2031 = and(_T_2030, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2032 = bits(_T_2031, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2031 = eq(btb_wr_addr, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2032 = and(_T_2031, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2033 = bits(_T_2032, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_495 of rvclkhdr_589 @[el2_lib.scala 508:23] rvclkhdr_495.clock <= clock rvclkhdr_495.reset <= reset rvclkhdr_495.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_495.io.en <= _T_2032 @[el2_lib.scala 511:17] + rvclkhdr_495.io.en <= _T_2033 @[el2_lib.scala 511:17] rvclkhdr_495.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_229 : UInt, rvclkhdr_495.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_229 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2033 = eq(btb_wr_addr, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2034 = and(_T_2033, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2035 = bits(_T_2034, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2034 = eq(btb_wr_addr, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2035 = and(_T_2034, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2036 = bits(_T_2035, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_496 of rvclkhdr_590 @[el2_lib.scala 508:23] rvclkhdr_496.clock <= clock rvclkhdr_496.reset <= reset rvclkhdr_496.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_496.io.en <= _T_2035 @[el2_lib.scala 511:17] + rvclkhdr_496.io.en <= _T_2036 @[el2_lib.scala 511:17] rvclkhdr_496.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_230 : UInt, rvclkhdr_496.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_230 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2036 = eq(btb_wr_addr, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2037 = and(_T_2036, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2038 = bits(_T_2037, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2037 = eq(btb_wr_addr, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2038 = and(_T_2037, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2039 = bits(_T_2038, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_497 of rvclkhdr_591 @[el2_lib.scala 508:23] rvclkhdr_497.clock <= clock rvclkhdr_497.reset <= reset rvclkhdr_497.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_497.io.en <= _T_2038 @[el2_lib.scala 511:17] + rvclkhdr_497.io.en <= _T_2039 @[el2_lib.scala 511:17] rvclkhdr_497.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_231 : UInt, rvclkhdr_497.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_231 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2039 = eq(btb_wr_addr, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2040 = and(_T_2039, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2041 = bits(_T_2040, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2040 = eq(btb_wr_addr, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2041 = and(_T_2040, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2042 = bits(_T_2041, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_498 of rvclkhdr_592 @[el2_lib.scala 508:23] rvclkhdr_498.clock <= clock rvclkhdr_498.reset <= reset rvclkhdr_498.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_498.io.en <= _T_2041 @[el2_lib.scala 511:17] + rvclkhdr_498.io.en <= _T_2042 @[el2_lib.scala 511:17] rvclkhdr_498.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_232 : UInt, rvclkhdr_498.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_232 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2042 = eq(btb_wr_addr, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2043 = and(_T_2042, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2044 = bits(_T_2043, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2043 = eq(btb_wr_addr, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2044 = and(_T_2043, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2045 = bits(_T_2044, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_499 of rvclkhdr_593 @[el2_lib.scala 508:23] rvclkhdr_499.clock <= clock rvclkhdr_499.reset <= reset rvclkhdr_499.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_499.io.en <= _T_2044 @[el2_lib.scala 511:17] + rvclkhdr_499.io.en <= _T_2045 @[el2_lib.scala 511:17] rvclkhdr_499.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_233 : UInt, rvclkhdr_499.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_233 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2045 = eq(btb_wr_addr, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2046 = and(_T_2045, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2047 = bits(_T_2046, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2046 = eq(btb_wr_addr, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2047 = and(_T_2046, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2048 = bits(_T_2047, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_500 of rvclkhdr_594 @[el2_lib.scala 508:23] rvclkhdr_500.clock <= clock rvclkhdr_500.reset <= reset rvclkhdr_500.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_500.io.en <= _T_2047 @[el2_lib.scala 511:17] + rvclkhdr_500.io.en <= _T_2048 @[el2_lib.scala 511:17] rvclkhdr_500.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_234 : UInt, rvclkhdr_500.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_234 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2048 = eq(btb_wr_addr, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2049 = and(_T_2048, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2050 = bits(_T_2049, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2049 = eq(btb_wr_addr, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2050 = and(_T_2049, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2051 = bits(_T_2050, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_501 of rvclkhdr_595 @[el2_lib.scala 508:23] rvclkhdr_501.clock <= clock rvclkhdr_501.reset <= reset rvclkhdr_501.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_501.io.en <= _T_2050 @[el2_lib.scala 511:17] + rvclkhdr_501.io.en <= _T_2051 @[el2_lib.scala 511:17] rvclkhdr_501.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_235 : UInt, rvclkhdr_501.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_235 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2051 = eq(btb_wr_addr, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2052 = and(_T_2051, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2053 = bits(_T_2052, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2052 = eq(btb_wr_addr, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2053 = and(_T_2052, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2054 = bits(_T_2053, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_502 of rvclkhdr_596 @[el2_lib.scala 508:23] rvclkhdr_502.clock <= clock rvclkhdr_502.reset <= reset rvclkhdr_502.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_502.io.en <= _T_2053 @[el2_lib.scala 511:17] + rvclkhdr_502.io.en <= _T_2054 @[el2_lib.scala 511:17] rvclkhdr_502.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_236 : UInt, rvclkhdr_502.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_236 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2054 = eq(btb_wr_addr, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2055 = and(_T_2054, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2056 = bits(_T_2055, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2055 = eq(btb_wr_addr, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2056 = and(_T_2055, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2057 = bits(_T_2056, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_503 of rvclkhdr_597 @[el2_lib.scala 508:23] rvclkhdr_503.clock <= clock rvclkhdr_503.reset <= reset rvclkhdr_503.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_503.io.en <= _T_2056 @[el2_lib.scala 511:17] + rvclkhdr_503.io.en <= _T_2057 @[el2_lib.scala 511:17] rvclkhdr_503.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_237 : UInt, rvclkhdr_503.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_237 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2057 = eq(btb_wr_addr, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2058 = and(_T_2057, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2059 = bits(_T_2058, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2058 = eq(btb_wr_addr, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2059 = and(_T_2058, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2060 = bits(_T_2059, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_504 of rvclkhdr_598 @[el2_lib.scala 508:23] rvclkhdr_504.clock <= clock rvclkhdr_504.reset <= reset rvclkhdr_504.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_504.io.en <= _T_2059 @[el2_lib.scala 511:17] + rvclkhdr_504.io.en <= _T_2060 @[el2_lib.scala 511:17] rvclkhdr_504.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_238 : UInt, rvclkhdr_504.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_238 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2060 = eq(btb_wr_addr, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2061 = and(_T_2060, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2062 = bits(_T_2061, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2061 = eq(btb_wr_addr, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2062 = and(_T_2061, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2063 = bits(_T_2062, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_505 of rvclkhdr_599 @[el2_lib.scala 508:23] rvclkhdr_505.clock <= clock rvclkhdr_505.reset <= reset rvclkhdr_505.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_505.io.en <= _T_2062 @[el2_lib.scala 511:17] + rvclkhdr_505.io.en <= _T_2063 @[el2_lib.scala 511:17] rvclkhdr_505.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_239 : UInt, rvclkhdr_505.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_239 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2063 = eq(btb_wr_addr, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2064 = and(_T_2063, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2065 = bits(_T_2064, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2064 = eq(btb_wr_addr, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2065 = and(_T_2064, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2066 = bits(_T_2065, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_506 of rvclkhdr_600 @[el2_lib.scala 508:23] rvclkhdr_506.clock <= clock rvclkhdr_506.reset <= reset rvclkhdr_506.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_506.io.en <= _T_2065 @[el2_lib.scala 511:17] + rvclkhdr_506.io.en <= _T_2066 @[el2_lib.scala 511:17] rvclkhdr_506.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_240 : UInt, rvclkhdr_506.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_240 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2066 = eq(btb_wr_addr, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2067 = and(_T_2066, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2068 = bits(_T_2067, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2067 = eq(btb_wr_addr, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2068 = and(_T_2067, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2069 = bits(_T_2068, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_507 of rvclkhdr_601 @[el2_lib.scala 508:23] rvclkhdr_507.clock <= clock rvclkhdr_507.reset <= reset rvclkhdr_507.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_507.io.en <= _T_2068 @[el2_lib.scala 511:17] + rvclkhdr_507.io.en <= _T_2069 @[el2_lib.scala 511:17] rvclkhdr_507.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_241 : UInt, rvclkhdr_507.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_241 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2069 = eq(btb_wr_addr, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2070 = and(_T_2069, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2071 = bits(_T_2070, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2070 = eq(btb_wr_addr, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2071 = and(_T_2070, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2072 = bits(_T_2071, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_508 of rvclkhdr_602 @[el2_lib.scala 508:23] rvclkhdr_508.clock <= clock rvclkhdr_508.reset <= reset rvclkhdr_508.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_508.io.en <= _T_2071 @[el2_lib.scala 511:17] + rvclkhdr_508.io.en <= _T_2072 @[el2_lib.scala 511:17] rvclkhdr_508.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_242 : UInt, rvclkhdr_508.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_242 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2072 = eq(btb_wr_addr, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2073 = and(_T_2072, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2074 = bits(_T_2073, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2073 = eq(btb_wr_addr, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2074 = and(_T_2073, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2075 = bits(_T_2074, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_509 of rvclkhdr_603 @[el2_lib.scala 508:23] rvclkhdr_509.clock <= clock rvclkhdr_509.reset <= reset rvclkhdr_509.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_509.io.en <= _T_2074 @[el2_lib.scala 511:17] + rvclkhdr_509.io.en <= _T_2075 @[el2_lib.scala 511:17] rvclkhdr_509.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_243 : UInt, rvclkhdr_509.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_243 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2075 = eq(btb_wr_addr, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2076 = and(_T_2075, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2077 = bits(_T_2076, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2076 = eq(btb_wr_addr, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2077 = and(_T_2076, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2078 = bits(_T_2077, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_510 of rvclkhdr_604 @[el2_lib.scala 508:23] rvclkhdr_510.clock <= clock rvclkhdr_510.reset <= reset rvclkhdr_510.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_510.io.en <= _T_2077 @[el2_lib.scala 511:17] + rvclkhdr_510.io.en <= _T_2078 @[el2_lib.scala 511:17] rvclkhdr_510.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_244 : UInt, rvclkhdr_510.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_244 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2078 = eq(btb_wr_addr, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2079 = and(_T_2078, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2080 = bits(_T_2079, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2079 = eq(btb_wr_addr, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2080 = and(_T_2079, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2081 = bits(_T_2080, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_511 of rvclkhdr_605 @[el2_lib.scala 508:23] rvclkhdr_511.clock <= clock rvclkhdr_511.reset <= reset rvclkhdr_511.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_511.io.en <= _T_2080 @[el2_lib.scala 511:17] + rvclkhdr_511.io.en <= _T_2081 @[el2_lib.scala 511:17] rvclkhdr_511.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_245 : UInt, rvclkhdr_511.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_245 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2081 = eq(btb_wr_addr, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2082 = and(_T_2081, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2083 = bits(_T_2082, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2082 = eq(btb_wr_addr, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2083 = and(_T_2082, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2084 = bits(_T_2083, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_512 of rvclkhdr_606 @[el2_lib.scala 508:23] rvclkhdr_512.clock <= clock rvclkhdr_512.reset <= reset rvclkhdr_512.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_512.io.en <= _T_2083 @[el2_lib.scala 511:17] + rvclkhdr_512.io.en <= _T_2084 @[el2_lib.scala 511:17] rvclkhdr_512.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_246 : UInt, rvclkhdr_512.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_246 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2084 = eq(btb_wr_addr, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2085 = and(_T_2084, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2086 = bits(_T_2085, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2085 = eq(btb_wr_addr, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2086 = and(_T_2085, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2087 = bits(_T_2086, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_513 of rvclkhdr_607 @[el2_lib.scala 508:23] rvclkhdr_513.clock <= clock rvclkhdr_513.reset <= reset rvclkhdr_513.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_513.io.en <= _T_2086 @[el2_lib.scala 511:17] + rvclkhdr_513.io.en <= _T_2087 @[el2_lib.scala 511:17] rvclkhdr_513.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_247 : UInt, rvclkhdr_513.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_247 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2087 = eq(btb_wr_addr, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2088 = and(_T_2087, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2089 = bits(_T_2088, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2088 = eq(btb_wr_addr, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2089 = and(_T_2088, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2090 = bits(_T_2089, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_514 of rvclkhdr_608 @[el2_lib.scala 508:23] rvclkhdr_514.clock <= clock rvclkhdr_514.reset <= reset rvclkhdr_514.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_514.io.en <= _T_2089 @[el2_lib.scala 511:17] + rvclkhdr_514.io.en <= _T_2090 @[el2_lib.scala 511:17] rvclkhdr_514.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_248 : UInt, rvclkhdr_514.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_248 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2090 = eq(btb_wr_addr, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2091 = and(_T_2090, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2092 = bits(_T_2091, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2091 = eq(btb_wr_addr, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2092 = and(_T_2091, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2093 = bits(_T_2092, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_515 of rvclkhdr_609 @[el2_lib.scala 508:23] rvclkhdr_515.clock <= clock rvclkhdr_515.reset <= reset rvclkhdr_515.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_515.io.en <= _T_2092 @[el2_lib.scala 511:17] + rvclkhdr_515.io.en <= _T_2093 @[el2_lib.scala 511:17] rvclkhdr_515.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_249 : UInt, rvclkhdr_515.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_249 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2093 = eq(btb_wr_addr, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2094 = and(_T_2093, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2095 = bits(_T_2094, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2094 = eq(btb_wr_addr, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2095 = and(_T_2094, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2096 = bits(_T_2095, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_516 of rvclkhdr_610 @[el2_lib.scala 508:23] rvclkhdr_516.clock <= clock rvclkhdr_516.reset <= reset rvclkhdr_516.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_516.io.en <= _T_2095 @[el2_lib.scala 511:17] + rvclkhdr_516.io.en <= _T_2096 @[el2_lib.scala 511:17] rvclkhdr_516.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_250 : UInt, rvclkhdr_516.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_250 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2096 = eq(btb_wr_addr, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2097 = and(_T_2096, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2098 = bits(_T_2097, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2097 = eq(btb_wr_addr, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2098 = and(_T_2097, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2099 = bits(_T_2098, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_517 of rvclkhdr_611 @[el2_lib.scala 508:23] rvclkhdr_517.clock <= clock rvclkhdr_517.reset <= reset rvclkhdr_517.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_517.io.en <= _T_2098 @[el2_lib.scala 511:17] + rvclkhdr_517.io.en <= _T_2099 @[el2_lib.scala 511:17] rvclkhdr_517.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_251 : UInt, rvclkhdr_517.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_251 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2099 = eq(btb_wr_addr, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2100 = and(_T_2099, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2101 = bits(_T_2100, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2100 = eq(btb_wr_addr, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2101 = and(_T_2100, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2102 = bits(_T_2101, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_518 of rvclkhdr_612 @[el2_lib.scala 508:23] rvclkhdr_518.clock <= clock rvclkhdr_518.reset <= reset rvclkhdr_518.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_518.io.en <= _T_2101 @[el2_lib.scala 511:17] + rvclkhdr_518.io.en <= _T_2102 @[el2_lib.scala 511:17] rvclkhdr_518.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_252 : UInt, rvclkhdr_518.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_252 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2102 = eq(btb_wr_addr, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2103 = and(_T_2102, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2104 = bits(_T_2103, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2103 = eq(btb_wr_addr, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2104 = and(_T_2103, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2105 = bits(_T_2104, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_519 of rvclkhdr_613 @[el2_lib.scala 508:23] rvclkhdr_519.clock <= clock rvclkhdr_519.reset <= reset rvclkhdr_519.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_519.io.en <= _T_2104 @[el2_lib.scala 511:17] + rvclkhdr_519.io.en <= _T_2105 @[el2_lib.scala 511:17] rvclkhdr_519.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_253 : UInt, rvclkhdr_519.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_253 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2105 = eq(btb_wr_addr, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2106 = and(_T_2105, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2107 = bits(_T_2106, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2106 = eq(btb_wr_addr, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2107 = and(_T_2106, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2108 = bits(_T_2107, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_520 of rvclkhdr_614 @[el2_lib.scala 508:23] rvclkhdr_520.clock <= clock rvclkhdr_520.reset <= reset rvclkhdr_520.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_520.io.en <= _T_2107 @[el2_lib.scala 511:17] + rvclkhdr_520.io.en <= _T_2108 @[el2_lib.scala 511:17] rvclkhdr_520.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_254 : UInt, rvclkhdr_520.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_254 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2108 = eq(btb_wr_addr, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 428:95] - node _T_2109 = and(_T_2108, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 428:103] - node _T_2110 = bits(_T_2109, 0, 0) @[el2_ifu_bp_ctl.scala 428:121] + node _T_2109 = eq(btb_wr_addr, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 433:95] + node _T_2110 = and(_T_2109, btb_wr_en_way1) @[el2_ifu_bp_ctl.scala 433:103] + node _T_2111 = bits(_T_2110, 0, 0) @[el2_ifu_bp_ctl.scala 433:121] inst rvclkhdr_521 of rvclkhdr_615 @[el2_lib.scala 508:23] rvclkhdr_521.clock <= clock rvclkhdr_521.reset <= reset rvclkhdr_521.io.clk <= clock @[el2_lib.scala 510:18] - rvclkhdr_521.io.en <= _T_2110 @[el2_lib.scala 511:17] + rvclkhdr_521.io.en <= _T_2111 @[el2_lib.scala 511:17] rvclkhdr_521.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg btb_bank0_rd_data_way1_out_255 : UInt, rvclkhdr_521.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] btb_bank0_rd_data_way1_out_255 <= btb_wr_data @[el2_lib.scala 514:16] - node _T_2111 = eq(btb_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2112 = bits(_T_2111, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2113 = eq(btb_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2114 = bits(_T_2113, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2115 = eq(btb_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2116 = bits(_T_2115, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2117 = eq(btb_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2118 = bits(_T_2117, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2119 = eq(btb_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2120 = bits(_T_2119, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2121 = eq(btb_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2122 = bits(_T_2121, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2123 = eq(btb_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2124 = bits(_T_2123, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2125 = eq(btb_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2126 = bits(_T_2125, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2127 = eq(btb_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2128 = bits(_T_2127, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2129 = eq(btb_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2130 = bits(_T_2129, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2131 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2132 = bits(_T_2131, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2133 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2134 = bits(_T_2133, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2135 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2136 = bits(_T_2135, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2137 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2138 = bits(_T_2137, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2139 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2140 = bits(_T_2139, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2141 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2142 = bits(_T_2141, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2143 = eq(btb_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2144 = bits(_T_2143, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2145 = eq(btb_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2146 = bits(_T_2145, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2147 = eq(btb_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2148 = bits(_T_2147, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2149 = eq(btb_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2150 = bits(_T_2149, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2151 = eq(btb_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2152 = bits(_T_2151, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2153 = eq(btb_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2154 = bits(_T_2153, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2155 = eq(btb_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2156 = bits(_T_2155, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2157 = eq(btb_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2158 = bits(_T_2157, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2159 = eq(btb_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2160 = bits(_T_2159, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2161 = eq(btb_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2162 = bits(_T_2161, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2163 = eq(btb_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2164 = bits(_T_2163, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2165 = eq(btb_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2166 = bits(_T_2165, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2167 = eq(btb_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2168 = bits(_T_2167, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2169 = eq(btb_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2170 = bits(_T_2169, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2171 = eq(btb_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2172 = bits(_T_2171, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2173 = eq(btb_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2174 = bits(_T_2173, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2175 = eq(btb_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2176 = bits(_T_2175, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2177 = eq(btb_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2178 = bits(_T_2177, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2179 = eq(btb_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2180 = bits(_T_2179, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2181 = eq(btb_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2182 = bits(_T_2181, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2183 = eq(btb_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2184 = bits(_T_2183, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2185 = eq(btb_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2186 = bits(_T_2185, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2187 = eq(btb_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2188 = bits(_T_2187, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2189 = eq(btb_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2190 = bits(_T_2189, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2191 = eq(btb_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2192 = bits(_T_2191, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2193 = eq(btb_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2194 = bits(_T_2193, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2195 = eq(btb_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2196 = bits(_T_2195, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2197 = eq(btb_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2198 = bits(_T_2197, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2199 = eq(btb_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2200 = bits(_T_2199, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2201 = eq(btb_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2202 = bits(_T_2201, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2203 = eq(btb_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2204 = bits(_T_2203, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2205 = eq(btb_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2206 = bits(_T_2205, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2207 = eq(btb_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2208 = bits(_T_2207, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2209 = eq(btb_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2210 = bits(_T_2209, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2211 = eq(btb_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2212 = bits(_T_2211, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2213 = eq(btb_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2214 = bits(_T_2213, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2215 = eq(btb_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2216 = bits(_T_2215, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2217 = eq(btb_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2218 = bits(_T_2217, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2219 = eq(btb_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2220 = bits(_T_2219, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2221 = eq(btb_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2222 = bits(_T_2221, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2223 = eq(btb_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2224 = bits(_T_2223, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2225 = eq(btb_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2226 = bits(_T_2225, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2227 = eq(btb_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2228 = bits(_T_2227, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2229 = eq(btb_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2230 = bits(_T_2229, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2231 = eq(btb_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2232 = bits(_T_2231, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2233 = eq(btb_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2234 = bits(_T_2233, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2235 = eq(btb_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2236 = bits(_T_2235, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2237 = eq(btb_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2238 = bits(_T_2237, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2239 = eq(btb_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2240 = bits(_T_2239, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2241 = eq(btb_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2242 = bits(_T_2241, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2243 = eq(btb_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2244 = bits(_T_2243, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2245 = eq(btb_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2246 = bits(_T_2245, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2247 = eq(btb_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2248 = bits(_T_2247, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2249 = eq(btb_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2250 = bits(_T_2249, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2251 = eq(btb_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2252 = bits(_T_2251, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2253 = eq(btb_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2254 = bits(_T_2253, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2255 = eq(btb_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2256 = bits(_T_2255, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2257 = eq(btb_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2258 = bits(_T_2257, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2259 = eq(btb_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2260 = bits(_T_2259, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2261 = eq(btb_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2262 = bits(_T_2261, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2263 = eq(btb_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2264 = bits(_T_2263, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2265 = eq(btb_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2266 = bits(_T_2265, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2267 = eq(btb_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2268 = bits(_T_2267, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2269 = eq(btb_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2270 = bits(_T_2269, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2271 = eq(btb_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2272 = bits(_T_2271, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2273 = eq(btb_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2274 = bits(_T_2273, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2275 = eq(btb_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2276 = bits(_T_2275, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2277 = eq(btb_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2278 = bits(_T_2277, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2279 = eq(btb_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2280 = bits(_T_2279, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2281 = eq(btb_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2282 = bits(_T_2281, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2283 = eq(btb_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2284 = bits(_T_2283, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2285 = eq(btb_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2286 = bits(_T_2285, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2287 = eq(btb_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2288 = bits(_T_2287, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2289 = eq(btb_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2290 = bits(_T_2289, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2291 = eq(btb_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2292 = bits(_T_2291, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2293 = eq(btb_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2294 = bits(_T_2293, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2295 = eq(btb_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2296 = bits(_T_2295, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2297 = eq(btb_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2298 = bits(_T_2297, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2299 = eq(btb_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2300 = bits(_T_2299, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2301 = eq(btb_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2302 = bits(_T_2301, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2303 = eq(btb_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2304 = bits(_T_2303, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2305 = eq(btb_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2306 = bits(_T_2305, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2307 = eq(btb_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2308 = bits(_T_2307, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2309 = eq(btb_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2310 = bits(_T_2309, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2311 = eq(btb_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2312 = bits(_T_2311, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2313 = eq(btb_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2314 = bits(_T_2313, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2315 = eq(btb_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2316 = bits(_T_2315, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2317 = eq(btb_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2318 = bits(_T_2317, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2319 = eq(btb_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2320 = bits(_T_2319, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2321 = eq(btb_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2322 = bits(_T_2321, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2323 = eq(btb_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2324 = bits(_T_2323, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2325 = eq(btb_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2326 = bits(_T_2325, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2327 = eq(btb_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2328 = bits(_T_2327, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2329 = eq(btb_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2330 = bits(_T_2329, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2331 = eq(btb_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2332 = bits(_T_2331, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2333 = eq(btb_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2334 = bits(_T_2333, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2335 = eq(btb_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2336 = bits(_T_2335, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2337 = eq(btb_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2338 = bits(_T_2337, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2339 = eq(btb_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2340 = bits(_T_2339, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2341 = eq(btb_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2342 = bits(_T_2341, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2343 = eq(btb_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2344 = bits(_T_2343, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2345 = eq(btb_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2346 = bits(_T_2345, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2347 = eq(btb_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2348 = bits(_T_2347, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2349 = eq(btb_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2350 = bits(_T_2349, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2351 = eq(btb_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2352 = bits(_T_2351, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2353 = eq(btb_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2354 = bits(_T_2353, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2355 = eq(btb_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2356 = bits(_T_2355, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2357 = eq(btb_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2358 = bits(_T_2357, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2359 = eq(btb_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2360 = bits(_T_2359, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2361 = eq(btb_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2362 = bits(_T_2361, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2363 = eq(btb_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2364 = bits(_T_2363, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2365 = eq(btb_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2366 = bits(_T_2365, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2367 = eq(btb_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2368 = bits(_T_2367, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2369 = eq(btb_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2370 = bits(_T_2369, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2371 = eq(btb_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2372 = bits(_T_2371, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2373 = eq(btb_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2374 = bits(_T_2373, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2375 = eq(btb_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2376 = bits(_T_2375, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2377 = eq(btb_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2378 = bits(_T_2377, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2379 = eq(btb_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2380 = bits(_T_2379, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2381 = eq(btb_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2382 = bits(_T_2381, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2383 = eq(btb_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2384 = bits(_T_2383, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2385 = eq(btb_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2386 = bits(_T_2385, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2387 = eq(btb_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2388 = bits(_T_2387, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2389 = eq(btb_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2390 = bits(_T_2389, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2391 = eq(btb_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2392 = bits(_T_2391, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2393 = eq(btb_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2394 = bits(_T_2393, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2395 = eq(btb_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2396 = bits(_T_2395, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2397 = eq(btb_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2398 = bits(_T_2397, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2399 = eq(btb_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2400 = bits(_T_2399, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2401 = eq(btb_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2402 = bits(_T_2401, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2403 = eq(btb_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2404 = bits(_T_2403, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2405 = eq(btb_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2406 = bits(_T_2405, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2407 = eq(btb_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2408 = bits(_T_2407, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2409 = eq(btb_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2410 = bits(_T_2409, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2411 = eq(btb_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2412 = bits(_T_2411, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2413 = eq(btb_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2414 = bits(_T_2413, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2415 = eq(btb_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2416 = bits(_T_2415, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2417 = eq(btb_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2418 = bits(_T_2417, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2419 = eq(btb_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2420 = bits(_T_2419, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2421 = eq(btb_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2422 = bits(_T_2421, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2423 = eq(btb_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2424 = bits(_T_2423, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2425 = eq(btb_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2426 = bits(_T_2425, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2427 = eq(btb_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2428 = bits(_T_2427, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2429 = eq(btb_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2430 = bits(_T_2429, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2431 = eq(btb_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2432 = bits(_T_2431, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2433 = eq(btb_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2434 = bits(_T_2433, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2435 = eq(btb_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2436 = bits(_T_2435, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2437 = eq(btb_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2438 = bits(_T_2437, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2439 = eq(btb_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2440 = bits(_T_2439, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2441 = eq(btb_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2442 = bits(_T_2441, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2443 = eq(btb_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2444 = bits(_T_2443, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2445 = eq(btb_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2446 = bits(_T_2445, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2447 = eq(btb_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2448 = bits(_T_2447, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2449 = eq(btb_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2450 = bits(_T_2449, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2451 = eq(btb_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2452 = bits(_T_2451, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2453 = eq(btb_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2454 = bits(_T_2453, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2455 = eq(btb_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2456 = bits(_T_2455, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2457 = eq(btb_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2458 = bits(_T_2457, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2459 = eq(btb_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2460 = bits(_T_2459, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2461 = eq(btb_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2462 = bits(_T_2461, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2463 = eq(btb_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2464 = bits(_T_2463, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2465 = eq(btb_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2466 = bits(_T_2465, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2467 = eq(btb_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2468 = bits(_T_2467, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2469 = eq(btb_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2470 = bits(_T_2469, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2471 = eq(btb_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2472 = bits(_T_2471, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2473 = eq(btb_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2474 = bits(_T_2473, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2475 = eq(btb_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2476 = bits(_T_2475, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2477 = eq(btb_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2478 = bits(_T_2477, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2479 = eq(btb_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2480 = bits(_T_2479, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2481 = eq(btb_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2482 = bits(_T_2481, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2483 = eq(btb_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2484 = bits(_T_2483, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2485 = eq(btb_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2486 = bits(_T_2485, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2487 = eq(btb_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2488 = bits(_T_2487, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2489 = eq(btb_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2490 = bits(_T_2489, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2491 = eq(btb_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2492 = bits(_T_2491, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2493 = eq(btb_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2494 = bits(_T_2493, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2495 = eq(btb_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2496 = bits(_T_2495, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2497 = eq(btb_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2498 = bits(_T_2497, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2499 = eq(btb_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2500 = bits(_T_2499, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2501 = eq(btb_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2502 = bits(_T_2501, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2503 = eq(btb_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2504 = bits(_T_2503, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2505 = eq(btb_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2506 = bits(_T_2505, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2507 = eq(btb_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2508 = bits(_T_2507, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2509 = eq(btb_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2510 = bits(_T_2509, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2511 = eq(btb_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2512 = bits(_T_2511, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2513 = eq(btb_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2514 = bits(_T_2513, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2515 = eq(btb_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2516 = bits(_T_2515, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2517 = eq(btb_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2518 = bits(_T_2517, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2519 = eq(btb_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2520 = bits(_T_2519, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2521 = eq(btb_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2522 = bits(_T_2521, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2523 = eq(btb_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2524 = bits(_T_2523, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2525 = eq(btb_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2526 = bits(_T_2525, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2527 = eq(btb_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2528 = bits(_T_2527, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2529 = eq(btb_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2530 = bits(_T_2529, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2531 = eq(btb_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2532 = bits(_T_2531, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2533 = eq(btb_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2534 = bits(_T_2533, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2535 = eq(btb_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2536 = bits(_T_2535, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2537 = eq(btb_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2538 = bits(_T_2537, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2539 = eq(btb_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2540 = bits(_T_2539, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2541 = eq(btb_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2542 = bits(_T_2541, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2543 = eq(btb_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2544 = bits(_T_2543, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2545 = eq(btb_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2546 = bits(_T_2545, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2547 = eq(btb_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2548 = bits(_T_2547, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2549 = eq(btb_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2550 = bits(_T_2549, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2551 = eq(btb_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2552 = bits(_T_2551, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2553 = eq(btb_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2554 = bits(_T_2553, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2555 = eq(btb_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2556 = bits(_T_2555, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2557 = eq(btb_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2558 = bits(_T_2557, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2559 = eq(btb_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2560 = bits(_T_2559, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2561 = eq(btb_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2562 = bits(_T_2561, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2563 = eq(btb_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2564 = bits(_T_2563, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2565 = eq(btb_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2566 = bits(_T_2565, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2567 = eq(btb_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2568 = bits(_T_2567, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2569 = eq(btb_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2570 = bits(_T_2569, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2571 = eq(btb_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2572 = bits(_T_2571, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2573 = eq(btb_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2574 = bits(_T_2573, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2575 = eq(btb_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2576 = bits(_T_2575, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2577 = eq(btb_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2578 = bits(_T_2577, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2579 = eq(btb_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2580 = bits(_T_2579, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2581 = eq(btb_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2582 = bits(_T_2581, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2583 = eq(btb_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2584 = bits(_T_2583, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2585 = eq(btb_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2586 = bits(_T_2585, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2587 = eq(btb_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2588 = bits(_T_2587, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2589 = eq(btb_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2590 = bits(_T_2589, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2591 = eq(btb_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2592 = bits(_T_2591, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2593 = eq(btb_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2594 = bits(_T_2593, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2595 = eq(btb_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2596 = bits(_T_2595, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2597 = eq(btb_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2598 = bits(_T_2597, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2599 = eq(btb_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2600 = bits(_T_2599, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2601 = eq(btb_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2602 = bits(_T_2601, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2603 = eq(btb_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2604 = bits(_T_2603, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2605 = eq(btb_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2606 = bits(_T_2605, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2607 = eq(btb_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2608 = bits(_T_2607, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2609 = eq(btb_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2610 = bits(_T_2609, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2611 = eq(btb_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2612 = bits(_T_2611, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2613 = eq(btb_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2614 = bits(_T_2613, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2615 = eq(btb_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2616 = bits(_T_2615, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2617 = eq(btb_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2618 = bits(_T_2617, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2619 = eq(btb_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2620 = bits(_T_2619, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2621 = eq(btb_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 430:77] - node _T_2622 = bits(_T_2621, 0, 0) @[el2_ifu_bp_ctl.scala 430:85] - node _T_2623 = mux(_T_2112, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2624 = mux(_T_2114, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2625 = mux(_T_2116, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2626 = mux(_T_2118, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2627 = mux(_T_2120, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2628 = mux(_T_2122, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2629 = mux(_T_2124, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2630 = mux(_T_2126, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2631 = mux(_T_2128, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2632 = mux(_T_2130, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2633 = mux(_T_2132, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2634 = mux(_T_2134, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2635 = mux(_T_2136, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2636 = mux(_T_2138, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2637 = mux(_T_2140, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2638 = mux(_T_2142, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2639 = mux(_T_2144, btb_bank0_rd_data_way0_out_16, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2640 = mux(_T_2146, btb_bank0_rd_data_way0_out_17, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2641 = mux(_T_2148, btb_bank0_rd_data_way0_out_18, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2642 = mux(_T_2150, btb_bank0_rd_data_way0_out_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2643 = mux(_T_2152, btb_bank0_rd_data_way0_out_20, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2644 = mux(_T_2154, btb_bank0_rd_data_way0_out_21, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2645 = mux(_T_2156, btb_bank0_rd_data_way0_out_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2646 = mux(_T_2158, btb_bank0_rd_data_way0_out_23, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2647 = mux(_T_2160, btb_bank0_rd_data_way0_out_24, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2648 = mux(_T_2162, btb_bank0_rd_data_way0_out_25, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2649 = mux(_T_2164, btb_bank0_rd_data_way0_out_26, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2650 = mux(_T_2166, btb_bank0_rd_data_way0_out_27, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2651 = mux(_T_2168, btb_bank0_rd_data_way0_out_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2652 = mux(_T_2170, btb_bank0_rd_data_way0_out_29, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2653 = mux(_T_2172, btb_bank0_rd_data_way0_out_30, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2654 = mux(_T_2174, btb_bank0_rd_data_way0_out_31, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2655 = mux(_T_2176, btb_bank0_rd_data_way0_out_32, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2656 = mux(_T_2178, btb_bank0_rd_data_way0_out_33, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2657 = mux(_T_2180, btb_bank0_rd_data_way0_out_34, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2658 = mux(_T_2182, btb_bank0_rd_data_way0_out_35, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2659 = mux(_T_2184, btb_bank0_rd_data_way0_out_36, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2660 = mux(_T_2186, btb_bank0_rd_data_way0_out_37, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2661 = mux(_T_2188, btb_bank0_rd_data_way0_out_38, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2662 = mux(_T_2190, btb_bank0_rd_data_way0_out_39, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2663 = mux(_T_2192, btb_bank0_rd_data_way0_out_40, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2664 = mux(_T_2194, btb_bank0_rd_data_way0_out_41, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2665 = mux(_T_2196, btb_bank0_rd_data_way0_out_42, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2666 = mux(_T_2198, btb_bank0_rd_data_way0_out_43, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2667 = mux(_T_2200, btb_bank0_rd_data_way0_out_44, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2668 = mux(_T_2202, btb_bank0_rd_data_way0_out_45, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2669 = mux(_T_2204, btb_bank0_rd_data_way0_out_46, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2670 = mux(_T_2206, btb_bank0_rd_data_way0_out_47, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2671 = mux(_T_2208, btb_bank0_rd_data_way0_out_48, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2672 = mux(_T_2210, btb_bank0_rd_data_way0_out_49, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2673 = mux(_T_2212, btb_bank0_rd_data_way0_out_50, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2674 = mux(_T_2214, btb_bank0_rd_data_way0_out_51, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2675 = mux(_T_2216, btb_bank0_rd_data_way0_out_52, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2676 = mux(_T_2218, btb_bank0_rd_data_way0_out_53, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2677 = mux(_T_2220, btb_bank0_rd_data_way0_out_54, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2678 = mux(_T_2222, btb_bank0_rd_data_way0_out_55, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2679 = mux(_T_2224, btb_bank0_rd_data_way0_out_56, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2680 = mux(_T_2226, btb_bank0_rd_data_way0_out_57, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2681 = mux(_T_2228, btb_bank0_rd_data_way0_out_58, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2682 = mux(_T_2230, btb_bank0_rd_data_way0_out_59, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2683 = mux(_T_2232, btb_bank0_rd_data_way0_out_60, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2684 = mux(_T_2234, btb_bank0_rd_data_way0_out_61, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2685 = mux(_T_2236, btb_bank0_rd_data_way0_out_62, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2686 = mux(_T_2238, btb_bank0_rd_data_way0_out_63, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2687 = mux(_T_2240, btb_bank0_rd_data_way0_out_64, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2688 = mux(_T_2242, btb_bank0_rd_data_way0_out_65, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2689 = mux(_T_2244, btb_bank0_rd_data_way0_out_66, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2690 = mux(_T_2246, btb_bank0_rd_data_way0_out_67, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2691 = mux(_T_2248, btb_bank0_rd_data_way0_out_68, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2692 = mux(_T_2250, btb_bank0_rd_data_way0_out_69, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2693 = mux(_T_2252, btb_bank0_rd_data_way0_out_70, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2694 = mux(_T_2254, btb_bank0_rd_data_way0_out_71, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2695 = mux(_T_2256, btb_bank0_rd_data_way0_out_72, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2696 = mux(_T_2258, btb_bank0_rd_data_way0_out_73, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2697 = mux(_T_2260, btb_bank0_rd_data_way0_out_74, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2698 = mux(_T_2262, btb_bank0_rd_data_way0_out_75, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2699 = mux(_T_2264, btb_bank0_rd_data_way0_out_76, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2700 = mux(_T_2266, btb_bank0_rd_data_way0_out_77, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2701 = mux(_T_2268, btb_bank0_rd_data_way0_out_78, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2702 = mux(_T_2270, btb_bank0_rd_data_way0_out_79, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2703 = mux(_T_2272, btb_bank0_rd_data_way0_out_80, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2704 = mux(_T_2274, btb_bank0_rd_data_way0_out_81, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2705 = mux(_T_2276, btb_bank0_rd_data_way0_out_82, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2706 = mux(_T_2278, btb_bank0_rd_data_way0_out_83, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2707 = mux(_T_2280, btb_bank0_rd_data_way0_out_84, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2708 = mux(_T_2282, btb_bank0_rd_data_way0_out_85, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2709 = mux(_T_2284, btb_bank0_rd_data_way0_out_86, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2710 = mux(_T_2286, btb_bank0_rd_data_way0_out_87, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2711 = mux(_T_2288, btb_bank0_rd_data_way0_out_88, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2712 = mux(_T_2290, btb_bank0_rd_data_way0_out_89, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2713 = mux(_T_2292, btb_bank0_rd_data_way0_out_90, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2714 = mux(_T_2294, btb_bank0_rd_data_way0_out_91, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2715 = mux(_T_2296, btb_bank0_rd_data_way0_out_92, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2716 = mux(_T_2298, btb_bank0_rd_data_way0_out_93, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2717 = mux(_T_2300, btb_bank0_rd_data_way0_out_94, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2718 = mux(_T_2302, btb_bank0_rd_data_way0_out_95, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2719 = mux(_T_2304, btb_bank0_rd_data_way0_out_96, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2720 = mux(_T_2306, btb_bank0_rd_data_way0_out_97, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2721 = mux(_T_2308, btb_bank0_rd_data_way0_out_98, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2722 = mux(_T_2310, btb_bank0_rd_data_way0_out_99, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2723 = mux(_T_2312, btb_bank0_rd_data_way0_out_100, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2724 = mux(_T_2314, btb_bank0_rd_data_way0_out_101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2725 = mux(_T_2316, btb_bank0_rd_data_way0_out_102, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2726 = mux(_T_2318, btb_bank0_rd_data_way0_out_103, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2727 = mux(_T_2320, btb_bank0_rd_data_way0_out_104, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2728 = mux(_T_2322, btb_bank0_rd_data_way0_out_105, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2729 = mux(_T_2324, btb_bank0_rd_data_way0_out_106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2730 = mux(_T_2326, btb_bank0_rd_data_way0_out_107, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2731 = mux(_T_2328, btb_bank0_rd_data_way0_out_108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2732 = mux(_T_2330, btb_bank0_rd_data_way0_out_109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2733 = mux(_T_2332, btb_bank0_rd_data_way0_out_110, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2734 = mux(_T_2334, btb_bank0_rd_data_way0_out_111, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2735 = mux(_T_2336, btb_bank0_rd_data_way0_out_112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2736 = mux(_T_2338, btb_bank0_rd_data_way0_out_113, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2737 = mux(_T_2340, btb_bank0_rd_data_way0_out_114, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2738 = mux(_T_2342, btb_bank0_rd_data_way0_out_115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2739 = mux(_T_2344, btb_bank0_rd_data_way0_out_116, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2740 = mux(_T_2346, btb_bank0_rd_data_way0_out_117, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2741 = mux(_T_2348, btb_bank0_rd_data_way0_out_118, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2742 = mux(_T_2350, btb_bank0_rd_data_way0_out_119, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2743 = mux(_T_2352, btb_bank0_rd_data_way0_out_120, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2744 = mux(_T_2354, btb_bank0_rd_data_way0_out_121, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2745 = mux(_T_2356, btb_bank0_rd_data_way0_out_122, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2746 = mux(_T_2358, btb_bank0_rd_data_way0_out_123, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2747 = mux(_T_2360, btb_bank0_rd_data_way0_out_124, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2748 = mux(_T_2362, btb_bank0_rd_data_way0_out_125, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2749 = mux(_T_2364, btb_bank0_rd_data_way0_out_126, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2750 = mux(_T_2366, btb_bank0_rd_data_way0_out_127, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2751 = mux(_T_2368, btb_bank0_rd_data_way0_out_128, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2752 = mux(_T_2370, btb_bank0_rd_data_way0_out_129, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2753 = mux(_T_2372, btb_bank0_rd_data_way0_out_130, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2754 = mux(_T_2374, btb_bank0_rd_data_way0_out_131, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2755 = mux(_T_2376, btb_bank0_rd_data_way0_out_132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2756 = mux(_T_2378, btb_bank0_rd_data_way0_out_133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2757 = mux(_T_2380, btb_bank0_rd_data_way0_out_134, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2758 = mux(_T_2382, btb_bank0_rd_data_way0_out_135, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2759 = mux(_T_2384, btb_bank0_rd_data_way0_out_136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2760 = mux(_T_2386, btb_bank0_rd_data_way0_out_137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2761 = mux(_T_2388, btb_bank0_rd_data_way0_out_138, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2762 = mux(_T_2390, btb_bank0_rd_data_way0_out_139, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2763 = mux(_T_2392, btb_bank0_rd_data_way0_out_140, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2764 = mux(_T_2394, btb_bank0_rd_data_way0_out_141, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2765 = mux(_T_2396, btb_bank0_rd_data_way0_out_142, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2766 = mux(_T_2398, btb_bank0_rd_data_way0_out_143, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2767 = mux(_T_2400, btb_bank0_rd_data_way0_out_144, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2768 = mux(_T_2402, btb_bank0_rd_data_way0_out_145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2769 = mux(_T_2404, btb_bank0_rd_data_way0_out_146, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2770 = mux(_T_2406, btb_bank0_rd_data_way0_out_147, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2771 = mux(_T_2408, btb_bank0_rd_data_way0_out_148, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2772 = mux(_T_2410, btb_bank0_rd_data_way0_out_149, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2773 = mux(_T_2412, btb_bank0_rd_data_way0_out_150, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2774 = mux(_T_2414, btb_bank0_rd_data_way0_out_151, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2775 = mux(_T_2416, btb_bank0_rd_data_way0_out_152, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2776 = mux(_T_2418, btb_bank0_rd_data_way0_out_153, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2777 = mux(_T_2420, btb_bank0_rd_data_way0_out_154, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2778 = mux(_T_2422, btb_bank0_rd_data_way0_out_155, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2779 = mux(_T_2424, btb_bank0_rd_data_way0_out_156, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2780 = mux(_T_2426, btb_bank0_rd_data_way0_out_157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2781 = mux(_T_2428, btb_bank0_rd_data_way0_out_158, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2782 = mux(_T_2430, btb_bank0_rd_data_way0_out_159, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2783 = mux(_T_2432, btb_bank0_rd_data_way0_out_160, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2784 = mux(_T_2434, btb_bank0_rd_data_way0_out_161, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2785 = mux(_T_2436, btb_bank0_rd_data_way0_out_162, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2786 = mux(_T_2438, btb_bank0_rd_data_way0_out_163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2787 = mux(_T_2440, btb_bank0_rd_data_way0_out_164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2788 = mux(_T_2442, btb_bank0_rd_data_way0_out_165, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2789 = mux(_T_2444, btb_bank0_rd_data_way0_out_166, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2790 = mux(_T_2446, btb_bank0_rd_data_way0_out_167, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2791 = mux(_T_2448, btb_bank0_rd_data_way0_out_168, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2792 = mux(_T_2450, btb_bank0_rd_data_way0_out_169, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2793 = mux(_T_2452, btb_bank0_rd_data_way0_out_170, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2794 = mux(_T_2454, btb_bank0_rd_data_way0_out_171, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2795 = mux(_T_2456, btb_bank0_rd_data_way0_out_172, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2796 = mux(_T_2458, btb_bank0_rd_data_way0_out_173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2797 = mux(_T_2460, btb_bank0_rd_data_way0_out_174, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2798 = mux(_T_2462, btb_bank0_rd_data_way0_out_175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2799 = mux(_T_2464, btb_bank0_rd_data_way0_out_176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2800 = mux(_T_2466, btb_bank0_rd_data_way0_out_177, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2801 = mux(_T_2468, btb_bank0_rd_data_way0_out_178, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2802 = mux(_T_2470, btb_bank0_rd_data_way0_out_179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2803 = mux(_T_2472, btb_bank0_rd_data_way0_out_180, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2804 = mux(_T_2474, btb_bank0_rd_data_way0_out_181, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2805 = mux(_T_2476, btb_bank0_rd_data_way0_out_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2806 = mux(_T_2478, btb_bank0_rd_data_way0_out_183, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2807 = mux(_T_2480, btb_bank0_rd_data_way0_out_184, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2808 = mux(_T_2482, btb_bank0_rd_data_way0_out_185, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2809 = mux(_T_2484, btb_bank0_rd_data_way0_out_186, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2810 = mux(_T_2486, btb_bank0_rd_data_way0_out_187, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2811 = mux(_T_2488, btb_bank0_rd_data_way0_out_188, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2812 = mux(_T_2490, btb_bank0_rd_data_way0_out_189, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2813 = mux(_T_2492, btb_bank0_rd_data_way0_out_190, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2814 = mux(_T_2494, btb_bank0_rd_data_way0_out_191, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2815 = mux(_T_2496, btb_bank0_rd_data_way0_out_192, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2816 = mux(_T_2498, btb_bank0_rd_data_way0_out_193, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2817 = mux(_T_2500, btb_bank0_rd_data_way0_out_194, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2818 = mux(_T_2502, btb_bank0_rd_data_way0_out_195, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2819 = mux(_T_2504, btb_bank0_rd_data_way0_out_196, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2820 = mux(_T_2506, btb_bank0_rd_data_way0_out_197, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2821 = mux(_T_2508, btb_bank0_rd_data_way0_out_198, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2822 = mux(_T_2510, btb_bank0_rd_data_way0_out_199, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2823 = mux(_T_2512, btb_bank0_rd_data_way0_out_200, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2824 = mux(_T_2514, btb_bank0_rd_data_way0_out_201, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2825 = mux(_T_2516, btb_bank0_rd_data_way0_out_202, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2826 = mux(_T_2518, btb_bank0_rd_data_way0_out_203, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2827 = mux(_T_2520, btb_bank0_rd_data_way0_out_204, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2828 = mux(_T_2522, btb_bank0_rd_data_way0_out_205, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2829 = mux(_T_2524, btb_bank0_rd_data_way0_out_206, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2830 = mux(_T_2526, btb_bank0_rd_data_way0_out_207, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2831 = mux(_T_2528, btb_bank0_rd_data_way0_out_208, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2832 = mux(_T_2530, btb_bank0_rd_data_way0_out_209, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2833 = mux(_T_2532, btb_bank0_rd_data_way0_out_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2834 = mux(_T_2534, btb_bank0_rd_data_way0_out_211, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2835 = mux(_T_2536, btb_bank0_rd_data_way0_out_212, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2836 = mux(_T_2538, btb_bank0_rd_data_way0_out_213, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2837 = mux(_T_2540, btb_bank0_rd_data_way0_out_214, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2838 = mux(_T_2542, btb_bank0_rd_data_way0_out_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2839 = mux(_T_2544, btb_bank0_rd_data_way0_out_216, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2840 = mux(_T_2546, btb_bank0_rd_data_way0_out_217, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2841 = mux(_T_2548, btb_bank0_rd_data_way0_out_218, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2842 = mux(_T_2550, btb_bank0_rd_data_way0_out_219, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2843 = mux(_T_2552, btb_bank0_rd_data_way0_out_220, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2844 = mux(_T_2554, btb_bank0_rd_data_way0_out_221, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2845 = mux(_T_2556, btb_bank0_rd_data_way0_out_222, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2846 = mux(_T_2558, btb_bank0_rd_data_way0_out_223, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2847 = mux(_T_2560, btb_bank0_rd_data_way0_out_224, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2848 = mux(_T_2562, btb_bank0_rd_data_way0_out_225, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2849 = mux(_T_2564, btb_bank0_rd_data_way0_out_226, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2850 = mux(_T_2566, btb_bank0_rd_data_way0_out_227, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2851 = mux(_T_2568, btb_bank0_rd_data_way0_out_228, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2852 = mux(_T_2570, btb_bank0_rd_data_way0_out_229, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2853 = mux(_T_2572, btb_bank0_rd_data_way0_out_230, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2854 = mux(_T_2574, btb_bank0_rd_data_way0_out_231, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2855 = mux(_T_2576, btb_bank0_rd_data_way0_out_232, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2856 = mux(_T_2578, btb_bank0_rd_data_way0_out_233, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2857 = mux(_T_2580, btb_bank0_rd_data_way0_out_234, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2858 = mux(_T_2582, btb_bank0_rd_data_way0_out_235, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2859 = mux(_T_2584, btb_bank0_rd_data_way0_out_236, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2860 = mux(_T_2586, btb_bank0_rd_data_way0_out_237, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2861 = mux(_T_2588, btb_bank0_rd_data_way0_out_238, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2862 = mux(_T_2590, btb_bank0_rd_data_way0_out_239, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2863 = mux(_T_2592, btb_bank0_rd_data_way0_out_240, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2864 = mux(_T_2594, btb_bank0_rd_data_way0_out_241, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2865 = mux(_T_2596, btb_bank0_rd_data_way0_out_242, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2866 = mux(_T_2598, btb_bank0_rd_data_way0_out_243, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2867 = mux(_T_2600, btb_bank0_rd_data_way0_out_244, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2868 = mux(_T_2602, btb_bank0_rd_data_way0_out_245, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2869 = mux(_T_2604, btb_bank0_rd_data_way0_out_246, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2870 = mux(_T_2606, btb_bank0_rd_data_way0_out_247, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2871 = mux(_T_2608, btb_bank0_rd_data_way0_out_248, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2872 = mux(_T_2610, btb_bank0_rd_data_way0_out_249, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2873 = mux(_T_2612, btb_bank0_rd_data_way0_out_250, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2874 = mux(_T_2614, btb_bank0_rd_data_way0_out_251, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2875 = mux(_T_2616, btb_bank0_rd_data_way0_out_252, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2876 = mux(_T_2618, btb_bank0_rd_data_way0_out_253, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2877 = mux(_T_2620, btb_bank0_rd_data_way0_out_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2878 = mux(_T_2622, btb_bank0_rd_data_way0_out_255, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2879 = or(_T_2623, _T_2624) @[Mux.scala 27:72] - node _T_2880 = or(_T_2879, _T_2625) @[Mux.scala 27:72] + node _T_2112 = eq(btb_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2113 = bits(_T_2112, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2114 = eq(btb_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2115 = bits(_T_2114, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2116 = eq(btb_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2117 = bits(_T_2116, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2118 = eq(btb_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2119 = bits(_T_2118, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2120 = eq(btb_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2121 = bits(_T_2120, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2122 = eq(btb_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2123 = bits(_T_2122, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2124 = eq(btb_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2125 = bits(_T_2124, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2126 = eq(btb_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2127 = bits(_T_2126, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2128 = eq(btb_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2129 = bits(_T_2128, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2130 = eq(btb_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2131 = bits(_T_2130, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2132 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2133 = bits(_T_2132, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2134 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2135 = bits(_T_2134, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2136 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2137 = bits(_T_2136, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2138 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2139 = bits(_T_2138, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2140 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2141 = bits(_T_2140, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2142 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2143 = bits(_T_2142, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2144 = eq(btb_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2145 = bits(_T_2144, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2146 = eq(btb_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2147 = bits(_T_2146, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2148 = eq(btb_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2149 = bits(_T_2148, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2150 = eq(btb_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2151 = bits(_T_2150, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2152 = eq(btb_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2153 = bits(_T_2152, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2154 = eq(btb_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2155 = bits(_T_2154, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2156 = eq(btb_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2157 = bits(_T_2156, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2158 = eq(btb_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2159 = bits(_T_2158, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2160 = eq(btb_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2161 = bits(_T_2160, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2162 = eq(btb_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2163 = bits(_T_2162, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2164 = eq(btb_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2165 = bits(_T_2164, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2166 = eq(btb_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2167 = bits(_T_2166, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2168 = eq(btb_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2169 = bits(_T_2168, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2170 = eq(btb_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2171 = bits(_T_2170, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2172 = eq(btb_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2173 = bits(_T_2172, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2174 = eq(btb_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2175 = bits(_T_2174, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2176 = eq(btb_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2177 = bits(_T_2176, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2178 = eq(btb_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2179 = bits(_T_2178, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2180 = eq(btb_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2181 = bits(_T_2180, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2182 = eq(btb_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2183 = bits(_T_2182, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2184 = eq(btb_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2185 = bits(_T_2184, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2186 = eq(btb_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2187 = bits(_T_2186, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2188 = eq(btb_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2189 = bits(_T_2188, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2190 = eq(btb_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2191 = bits(_T_2190, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2192 = eq(btb_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2193 = bits(_T_2192, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2194 = eq(btb_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2195 = bits(_T_2194, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2196 = eq(btb_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2197 = bits(_T_2196, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2198 = eq(btb_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2199 = bits(_T_2198, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2200 = eq(btb_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2201 = bits(_T_2200, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2202 = eq(btb_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2203 = bits(_T_2202, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2204 = eq(btb_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2205 = bits(_T_2204, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2206 = eq(btb_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2207 = bits(_T_2206, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2208 = eq(btb_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2209 = bits(_T_2208, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2210 = eq(btb_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2211 = bits(_T_2210, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2212 = eq(btb_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2213 = bits(_T_2212, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2214 = eq(btb_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2215 = bits(_T_2214, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2216 = eq(btb_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2217 = bits(_T_2216, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2218 = eq(btb_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2219 = bits(_T_2218, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2220 = eq(btb_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2221 = bits(_T_2220, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2222 = eq(btb_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2223 = bits(_T_2222, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2224 = eq(btb_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2225 = bits(_T_2224, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2226 = eq(btb_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2227 = bits(_T_2226, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2228 = eq(btb_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2229 = bits(_T_2228, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2230 = eq(btb_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2231 = bits(_T_2230, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2232 = eq(btb_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2233 = bits(_T_2232, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2234 = eq(btb_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2235 = bits(_T_2234, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2236 = eq(btb_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2237 = bits(_T_2236, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2238 = eq(btb_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2239 = bits(_T_2238, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2240 = eq(btb_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2241 = bits(_T_2240, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2242 = eq(btb_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2243 = bits(_T_2242, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2244 = eq(btb_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2245 = bits(_T_2244, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2246 = eq(btb_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2247 = bits(_T_2246, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2248 = eq(btb_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2249 = bits(_T_2248, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2250 = eq(btb_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2251 = bits(_T_2250, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2252 = eq(btb_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2253 = bits(_T_2252, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2254 = eq(btb_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2255 = bits(_T_2254, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2256 = eq(btb_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2257 = bits(_T_2256, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2258 = eq(btb_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2259 = bits(_T_2258, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2260 = eq(btb_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2261 = bits(_T_2260, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2262 = eq(btb_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2263 = bits(_T_2262, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2264 = eq(btb_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2265 = bits(_T_2264, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2266 = eq(btb_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2267 = bits(_T_2266, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2268 = eq(btb_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2269 = bits(_T_2268, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2270 = eq(btb_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2271 = bits(_T_2270, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2272 = eq(btb_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2273 = bits(_T_2272, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2274 = eq(btb_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2275 = bits(_T_2274, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2276 = eq(btb_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2277 = bits(_T_2276, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2278 = eq(btb_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2279 = bits(_T_2278, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2280 = eq(btb_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2281 = bits(_T_2280, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2282 = eq(btb_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2283 = bits(_T_2282, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2284 = eq(btb_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2285 = bits(_T_2284, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2286 = eq(btb_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2287 = bits(_T_2286, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2288 = eq(btb_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2289 = bits(_T_2288, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2290 = eq(btb_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2291 = bits(_T_2290, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2292 = eq(btb_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2293 = bits(_T_2292, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2294 = eq(btb_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2295 = bits(_T_2294, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2296 = eq(btb_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2297 = bits(_T_2296, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2298 = eq(btb_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2299 = bits(_T_2298, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2300 = eq(btb_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2301 = bits(_T_2300, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2302 = eq(btb_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2303 = bits(_T_2302, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2304 = eq(btb_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2305 = bits(_T_2304, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2306 = eq(btb_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2307 = bits(_T_2306, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2308 = eq(btb_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2309 = bits(_T_2308, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2310 = eq(btb_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2311 = bits(_T_2310, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2312 = eq(btb_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2313 = bits(_T_2312, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2314 = eq(btb_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2315 = bits(_T_2314, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2316 = eq(btb_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2317 = bits(_T_2316, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2318 = eq(btb_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2319 = bits(_T_2318, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2320 = eq(btb_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2321 = bits(_T_2320, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2322 = eq(btb_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2323 = bits(_T_2322, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2324 = eq(btb_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2325 = bits(_T_2324, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2326 = eq(btb_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2327 = bits(_T_2326, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2328 = eq(btb_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2329 = bits(_T_2328, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2330 = eq(btb_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2331 = bits(_T_2330, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2332 = eq(btb_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2333 = bits(_T_2332, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2334 = eq(btb_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2335 = bits(_T_2334, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2336 = eq(btb_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2337 = bits(_T_2336, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2338 = eq(btb_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2339 = bits(_T_2338, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2340 = eq(btb_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2341 = bits(_T_2340, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2342 = eq(btb_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2343 = bits(_T_2342, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2344 = eq(btb_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2345 = bits(_T_2344, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2346 = eq(btb_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2347 = bits(_T_2346, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2348 = eq(btb_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2349 = bits(_T_2348, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2350 = eq(btb_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2351 = bits(_T_2350, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2352 = eq(btb_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2353 = bits(_T_2352, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2354 = eq(btb_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2355 = bits(_T_2354, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2356 = eq(btb_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2357 = bits(_T_2356, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2358 = eq(btb_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2359 = bits(_T_2358, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2360 = eq(btb_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2361 = bits(_T_2360, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2362 = eq(btb_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2363 = bits(_T_2362, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2364 = eq(btb_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2365 = bits(_T_2364, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2366 = eq(btb_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2367 = bits(_T_2366, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2368 = eq(btb_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2369 = bits(_T_2368, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2370 = eq(btb_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2371 = bits(_T_2370, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2372 = eq(btb_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2373 = bits(_T_2372, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2374 = eq(btb_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2375 = bits(_T_2374, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2376 = eq(btb_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2377 = bits(_T_2376, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2378 = eq(btb_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2379 = bits(_T_2378, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2380 = eq(btb_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2381 = bits(_T_2380, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2382 = eq(btb_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2383 = bits(_T_2382, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2384 = eq(btb_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2385 = bits(_T_2384, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2386 = eq(btb_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2387 = bits(_T_2386, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2388 = eq(btb_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2389 = bits(_T_2388, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2390 = eq(btb_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2391 = bits(_T_2390, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2392 = eq(btb_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2393 = bits(_T_2392, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2394 = eq(btb_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2395 = bits(_T_2394, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2396 = eq(btb_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2397 = bits(_T_2396, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2398 = eq(btb_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2399 = bits(_T_2398, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2400 = eq(btb_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2401 = bits(_T_2400, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2402 = eq(btb_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2403 = bits(_T_2402, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2404 = eq(btb_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2405 = bits(_T_2404, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2406 = eq(btb_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2407 = bits(_T_2406, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2408 = eq(btb_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2409 = bits(_T_2408, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2410 = eq(btb_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2411 = bits(_T_2410, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2412 = eq(btb_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2413 = bits(_T_2412, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2414 = eq(btb_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2415 = bits(_T_2414, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2416 = eq(btb_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2417 = bits(_T_2416, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2418 = eq(btb_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2419 = bits(_T_2418, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2420 = eq(btb_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2421 = bits(_T_2420, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2422 = eq(btb_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2423 = bits(_T_2422, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2424 = eq(btb_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2425 = bits(_T_2424, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2426 = eq(btb_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2427 = bits(_T_2426, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2428 = eq(btb_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2429 = bits(_T_2428, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2430 = eq(btb_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2431 = bits(_T_2430, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2432 = eq(btb_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2433 = bits(_T_2432, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2434 = eq(btb_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2435 = bits(_T_2434, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2436 = eq(btb_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2437 = bits(_T_2436, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2438 = eq(btb_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2439 = bits(_T_2438, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2440 = eq(btb_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2441 = bits(_T_2440, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2442 = eq(btb_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2443 = bits(_T_2442, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2444 = eq(btb_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2445 = bits(_T_2444, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2446 = eq(btb_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2447 = bits(_T_2446, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2448 = eq(btb_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2449 = bits(_T_2448, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2450 = eq(btb_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2451 = bits(_T_2450, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2452 = eq(btb_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2453 = bits(_T_2452, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2454 = eq(btb_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2455 = bits(_T_2454, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2456 = eq(btb_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2457 = bits(_T_2456, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2458 = eq(btb_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2459 = bits(_T_2458, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2460 = eq(btb_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2461 = bits(_T_2460, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2462 = eq(btb_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2463 = bits(_T_2462, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2464 = eq(btb_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2465 = bits(_T_2464, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2466 = eq(btb_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2467 = bits(_T_2466, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2468 = eq(btb_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2469 = bits(_T_2468, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2470 = eq(btb_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2471 = bits(_T_2470, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2472 = eq(btb_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2473 = bits(_T_2472, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2474 = eq(btb_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2475 = bits(_T_2474, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2476 = eq(btb_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2477 = bits(_T_2476, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2478 = eq(btb_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2479 = bits(_T_2478, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2480 = eq(btb_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2481 = bits(_T_2480, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2482 = eq(btb_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2483 = bits(_T_2482, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2484 = eq(btb_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2485 = bits(_T_2484, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2486 = eq(btb_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2487 = bits(_T_2486, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2488 = eq(btb_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2489 = bits(_T_2488, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2490 = eq(btb_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2491 = bits(_T_2490, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2492 = eq(btb_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2493 = bits(_T_2492, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2494 = eq(btb_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2495 = bits(_T_2494, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2496 = eq(btb_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2497 = bits(_T_2496, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2498 = eq(btb_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2499 = bits(_T_2498, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2500 = eq(btb_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2501 = bits(_T_2500, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2502 = eq(btb_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2503 = bits(_T_2502, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2504 = eq(btb_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2505 = bits(_T_2504, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2506 = eq(btb_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2507 = bits(_T_2506, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2508 = eq(btb_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2509 = bits(_T_2508, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2510 = eq(btb_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2511 = bits(_T_2510, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2512 = eq(btb_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2513 = bits(_T_2512, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2514 = eq(btb_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2515 = bits(_T_2514, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2516 = eq(btb_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2517 = bits(_T_2516, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2518 = eq(btb_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2519 = bits(_T_2518, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2520 = eq(btb_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2521 = bits(_T_2520, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2522 = eq(btb_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2523 = bits(_T_2522, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2524 = eq(btb_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2525 = bits(_T_2524, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2526 = eq(btb_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2527 = bits(_T_2526, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2528 = eq(btb_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2529 = bits(_T_2528, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2530 = eq(btb_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2531 = bits(_T_2530, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2532 = eq(btb_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2533 = bits(_T_2532, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2534 = eq(btb_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2535 = bits(_T_2534, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2536 = eq(btb_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2537 = bits(_T_2536, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2538 = eq(btb_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2539 = bits(_T_2538, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2540 = eq(btb_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2541 = bits(_T_2540, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2542 = eq(btb_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2543 = bits(_T_2542, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2544 = eq(btb_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2545 = bits(_T_2544, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2546 = eq(btb_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2547 = bits(_T_2546, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2548 = eq(btb_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2549 = bits(_T_2548, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2550 = eq(btb_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2551 = bits(_T_2550, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2552 = eq(btb_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2553 = bits(_T_2552, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2554 = eq(btb_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2555 = bits(_T_2554, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2556 = eq(btb_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2557 = bits(_T_2556, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2558 = eq(btb_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2559 = bits(_T_2558, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2560 = eq(btb_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2561 = bits(_T_2560, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2562 = eq(btb_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2563 = bits(_T_2562, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2564 = eq(btb_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2565 = bits(_T_2564, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2566 = eq(btb_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2567 = bits(_T_2566, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2568 = eq(btb_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2569 = bits(_T_2568, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2570 = eq(btb_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2571 = bits(_T_2570, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2572 = eq(btb_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2573 = bits(_T_2572, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2574 = eq(btb_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2575 = bits(_T_2574, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2576 = eq(btb_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2577 = bits(_T_2576, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2578 = eq(btb_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2579 = bits(_T_2578, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2580 = eq(btb_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2581 = bits(_T_2580, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2582 = eq(btb_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2583 = bits(_T_2582, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2584 = eq(btb_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2585 = bits(_T_2584, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2586 = eq(btb_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2587 = bits(_T_2586, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2588 = eq(btb_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2589 = bits(_T_2588, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2590 = eq(btb_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2591 = bits(_T_2590, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2592 = eq(btb_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2593 = bits(_T_2592, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2594 = eq(btb_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2595 = bits(_T_2594, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2596 = eq(btb_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2597 = bits(_T_2596, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2598 = eq(btb_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2599 = bits(_T_2598, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2600 = eq(btb_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2601 = bits(_T_2600, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2602 = eq(btb_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2603 = bits(_T_2602, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2604 = eq(btb_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2605 = bits(_T_2604, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2606 = eq(btb_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2607 = bits(_T_2606, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2608 = eq(btb_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2609 = bits(_T_2608, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2610 = eq(btb_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2611 = bits(_T_2610, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2612 = eq(btb_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2613 = bits(_T_2612, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2614 = eq(btb_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2615 = bits(_T_2614, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2616 = eq(btb_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2617 = bits(_T_2616, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2618 = eq(btb_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2619 = bits(_T_2618, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2620 = eq(btb_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2621 = bits(_T_2620, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2622 = eq(btb_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 435:77] + node _T_2623 = bits(_T_2622, 0, 0) @[el2_ifu_bp_ctl.scala 435:85] + node _T_2624 = mux(_T_2113, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2625 = mux(_T_2115, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2626 = mux(_T_2117, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2627 = mux(_T_2119, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2628 = mux(_T_2121, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2629 = mux(_T_2123, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2630 = mux(_T_2125, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2631 = mux(_T_2127, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2632 = mux(_T_2129, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2633 = mux(_T_2131, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2634 = mux(_T_2133, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2635 = mux(_T_2135, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2636 = mux(_T_2137, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2637 = mux(_T_2139, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2638 = mux(_T_2141, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2639 = mux(_T_2143, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2640 = mux(_T_2145, btb_bank0_rd_data_way0_out_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2641 = mux(_T_2147, btb_bank0_rd_data_way0_out_17, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2642 = mux(_T_2149, btb_bank0_rd_data_way0_out_18, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2643 = mux(_T_2151, btb_bank0_rd_data_way0_out_19, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2644 = mux(_T_2153, btb_bank0_rd_data_way0_out_20, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2645 = mux(_T_2155, btb_bank0_rd_data_way0_out_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2646 = mux(_T_2157, btb_bank0_rd_data_way0_out_22, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2647 = mux(_T_2159, btb_bank0_rd_data_way0_out_23, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2648 = mux(_T_2161, btb_bank0_rd_data_way0_out_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2649 = mux(_T_2163, btb_bank0_rd_data_way0_out_25, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2650 = mux(_T_2165, btb_bank0_rd_data_way0_out_26, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2651 = mux(_T_2167, btb_bank0_rd_data_way0_out_27, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2652 = mux(_T_2169, btb_bank0_rd_data_way0_out_28, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2653 = mux(_T_2171, btb_bank0_rd_data_way0_out_29, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2654 = mux(_T_2173, btb_bank0_rd_data_way0_out_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2655 = mux(_T_2175, btb_bank0_rd_data_way0_out_31, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2656 = mux(_T_2177, btb_bank0_rd_data_way0_out_32, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2657 = mux(_T_2179, btb_bank0_rd_data_way0_out_33, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2658 = mux(_T_2181, btb_bank0_rd_data_way0_out_34, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2659 = mux(_T_2183, btb_bank0_rd_data_way0_out_35, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2660 = mux(_T_2185, btb_bank0_rd_data_way0_out_36, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2661 = mux(_T_2187, btb_bank0_rd_data_way0_out_37, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2662 = mux(_T_2189, btb_bank0_rd_data_way0_out_38, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2663 = mux(_T_2191, btb_bank0_rd_data_way0_out_39, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2664 = mux(_T_2193, btb_bank0_rd_data_way0_out_40, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2665 = mux(_T_2195, btb_bank0_rd_data_way0_out_41, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2666 = mux(_T_2197, btb_bank0_rd_data_way0_out_42, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2667 = mux(_T_2199, btb_bank0_rd_data_way0_out_43, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2668 = mux(_T_2201, btb_bank0_rd_data_way0_out_44, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2669 = mux(_T_2203, btb_bank0_rd_data_way0_out_45, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2670 = mux(_T_2205, btb_bank0_rd_data_way0_out_46, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2671 = mux(_T_2207, btb_bank0_rd_data_way0_out_47, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2672 = mux(_T_2209, btb_bank0_rd_data_way0_out_48, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2673 = mux(_T_2211, btb_bank0_rd_data_way0_out_49, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2674 = mux(_T_2213, btb_bank0_rd_data_way0_out_50, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2675 = mux(_T_2215, btb_bank0_rd_data_way0_out_51, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2676 = mux(_T_2217, btb_bank0_rd_data_way0_out_52, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2677 = mux(_T_2219, btb_bank0_rd_data_way0_out_53, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2678 = mux(_T_2221, btb_bank0_rd_data_way0_out_54, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2679 = mux(_T_2223, btb_bank0_rd_data_way0_out_55, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2680 = mux(_T_2225, btb_bank0_rd_data_way0_out_56, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2681 = mux(_T_2227, btb_bank0_rd_data_way0_out_57, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2682 = mux(_T_2229, btb_bank0_rd_data_way0_out_58, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2683 = mux(_T_2231, btb_bank0_rd_data_way0_out_59, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2684 = mux(_T_2233, btb_bank0_rd_data_way0_out_60, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2685 = mux(_T_2235, btb_bank0_rd_data_way0_out_61, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2686 = mux(_T_2237, btb_bank0_rd_data_way0_out_62, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2687 = mux(_T_2239, btb_bank0_rd_data_way0_out_63, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2688 = mux(_T_2241, btb_bank0_rd_data_way0_out_64, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2689 = mux(_T_2243, btb_bank0_rd_data_way0_out_65, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2690 = mux(_T_2245, btb_bank0_rd_data_way0_out_66, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2691 = mux(_T_2247, btb_bank0_rd_data_way0_out_67, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2692 = mux(_T_2249, btb_bank0_rd_data_way0_out_68, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2693 = mux(_T_2251, btb_bank0_rd_data_way0_out_69, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2694 = mux(_T_2253, btb_bank0_rd_data_way0_out_70, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2695 = mux(_T_2255, btb_bank0_rd_data_way0_out_71, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2696 = mux(_T_2257, btb_bank0_rd_data_way0_out_72, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2697 = mux(_T_2259, btb_bank0_rd_data_way0_out_73, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2698 = mux(_T_2261, btb_bank0_rd_data_way0_out_74, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2699 = mux(_T_2263, btb_bank0_rd_data_way0_out_75, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2700 = mux(_T_2265, btb_bank0_rd_data_way0_out_76, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2701 = mux(_T_2267, btb_bank0_rd_data_way0_out_77, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2702 = mux(_T_2269, btb_bank0_rd_data_way0_out_78, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2703 = mux(_T_2271, btb_bank0_rd_data_way0_out_79, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2704 = mux(_T_2273, btb_bank0_rd_data_way0_out_80, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2705 = mux(_T_2275, btb_bank0_rd_data_way0_out_81, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2706 = mux(_T_2277, btb_bank0_rd_data_way0_out_82, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2707 = mux(_T_2279, btb_bank0_rd_data_way0_out_83, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2708 = mux(_T_2281, btb_bank0_rd_data_way0_out_84, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2709 = mux(_T_2283, btb_bank0_rd_data_way0_out_85, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2710 = mux(_T_2285, btb_bank0_rd_data_way0_out_86, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2711 = mux(_T_2287, btb_bank0_rd_data_way0_out_87, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2712 = mux(_T_2289, btb_bank0_rd_data_way0_out_88, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2713 = mux(_T_2291, btb_bank0_rd_data_way0_out_89, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2714 = mux(_T_2293, btb_bank0_rd_data_way0_out_90, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2715 = mux(_T_2295, btb_bank0_rd_data_way0_out_91, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2716 = mux(_T_2297, btb_bank0_rd_data_way0_out_92, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2717 = mux(_T_2299, btb_bank0_rd_data_way0_out_93, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2718 = mux(_T_2301, btb_bank0_rd_data_way0_out_94, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2719 = mux(_T_2303, btb_bank0_rd_data_way0_out_95, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2720 = mux(_T_2305, btb_bank0_rd_data_way0_out_96, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2721 = mux(_T_2307, btb_bank0_rd_data_way0_out_97, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2722 = mux(_T_2309, btb_bank0_rd_data_way0_out_98, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2723 = mux(_T_2311, btb_bank0_rd_data_way0_out_99, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2724 = mux(_T_2313, btb_bank0_rd_data_way0_out_100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2725 = mux(_T_2315, btb_bank0_rd_data_way0_out_101, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2726 = mux(_T_2317, btb_bank0_rd_data_way0_out_102, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2727 = mux(_T_2319, btb_bank0_rd_data_way0_out_103, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2728 = mux(_T_2321, btb_bank0_rd_data_way0_out_104, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2729 = mux(_T_2323, btb_bank0_rd_data_way0_out_105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2730 = mux(_T_2325, btb_bank0_rd_data_way0_out_106, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2731 = mux(_T_2327, btb_bank0_rd_data_way0_out_107, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2732 = mux(_T_2329, btb_bank0_rd_data_way0_out_108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2733 = mux(_T_2331, btb_bank0_rd_data_way0_out_109, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2734 = mux(_T_2333, btb_bank0_rd_data_way0_out_110, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2735 = mux(_T_2335, btb_bank0_rd_data_way0_out_111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2736 = mux(_T_2337, btb_bank0_rd_data_way0_out_112, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2737 = mux(_T_2339, btb_bank0_rd_data_way0_out_113, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2738 = mux(_T_2341, btb_bank0_rd_data_way0_out_114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2739 = mux(_T_2343, btb_bank0_rd_data_way0_out_115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2740 = mux(_T_2345, btb_bank0_rd_data_way0_out_116, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2741 = mux(_T_2347, btb_bank0_rd_data_way0_out_117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2742 = mux(_T_2349, btb_bank0_rd_data_way0_out_118, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2743 = mux(_T_2351, btb_bank0_rd_data_way0_out_119, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2744 = mux(_T_2353, btb_bank0_rd_data_way0_out_120, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2745 = mux(_T_2355, btb_bank0_rd_data_way0_out_121, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2746 = mux(_T_2357, btb_bank0_rd_data_way0_out_122, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2747 = mux(_T_2359, btb_bank0_rd_data_way0_out_123, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2748 = mux(_T_2361, btb_bank0_rd_data_way0_out_124, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2749 = mux(_T_2363, btb_bank0_rd_data_way0_out_125, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2750 = mux(_T_2365, btb_bank0_rd_data_way0_out_126, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2751 = mux(_T_2367, btb_bank0_rd_data_way0_out_127, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2752 = mux(_T_2369, btb_bank0_rd_data_way0_out_128, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2753 = mux(_T_2371, btb_bank0_rd_data_way0_out_129, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2754 = mux(_T_2373, btb_bank0_rd_data_way0_out_130, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2755 = mux(_T_2375, btb_bank0_rd_data_way0_out_131, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2756 = mux(_T_2377, btb_bank0_rd_data_way0_out_132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2757 = mux(_T_2379, btb_bank0_rd_data_way0_out_133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2758 = mux(_T_2381, btb_bank0_rd_data_way0_out_134, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2759 = mux(_T_2383, btb_bank0_rd_data_way0_out_135, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2760 = mux(_T_2385, btb_bank0_rd_data_way0_out_136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2761 = mux(_T_2387, btb_bank0_rd_data_way0_out_137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2762 = mux(_T_2389, btb_bank0_rd_data_way0_out_138, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2763 = mux(_T_2391, btb_bank0_rd_data_way0_out_139, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2764 = mux(_T_2393, btb_bank0_rd_data_way0_out_140, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2765 = mux(_T_2395, btb_bank0_rd_data_way0_out_141, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2766 = mux(_T_2397, btb_bank0_rd_data_way0_out_142, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2767 = mux(_T_2399, btb_bank0_rd_data_way0_out_143, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2768 = mux(_T_2401, btb_bank0_rd_data_way0_out_144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2769 = mux(_T_2403, btb_bank0_rd_data_way0_out_145, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2770 = mux(_T_2405, btb_bank0_rd_data_way0_out_146, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2771 = mux(_T_2407, btb_bank0_rd_data_way0_out_147, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2772 = mux(_T_2409, btb_bank0_rd_data_way0_out_148, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2773 = mux(_T_2411, btb_bank0_rd_data_way0_out_149, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2774 = mux(_T_2413, btb_bank0_rd_data_way0_out_150, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2775 = mux(_T_2415, btb_bank0_rd_data_way0_out_151, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2776 = mux(_T_2417, btb_bank0_rd_data_way0_out_152, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2777 = mux(_T_2419, btb_bank0_rd_data_way0_out_153, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2778 = mux(_T_2421, btb_bank0_rd_data_way0_out_154, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2779 = mux(_T_2423, btb_bank0_rd_data_way0_out_155, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2780 = mux(_T_2425, btb_bank0_rd_data_way0_out_156, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2781 = mux(_T_2427, btb_bank0_rd_data_way0_out_157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2782 = mux(_T_2429, btb_bank0_rd_data_way0_out_158, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2783 = mux(_T_2431, btb_bank0_rd_data_way0_out_159, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2784 = mux(_T_2433, btb_bank0_rd_data_way0_out_160, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2785 = mux(_T_2435, btb_bank0_rd_data_way0_out_161, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2786 = mux(_T_2437, btb_bank0_rd_data_way0_out_162, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2787 = mux(_T_2439, btb_bank0_rd_data_way0_out_163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2788 = mux(_T_2441, btb_bank0_rd_data_way0_out_164, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2789 = mux(_T_2443, btb_bank0_rd_data_way0_out_165, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2790 = mux(_T_2445, btb_bank0_rd_data_way0_out_166, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2791 = mux(_T_2447, btb_bank0_rd_data_way0_out_167, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2792 = mux(_T_2449, btb_bank0_rd_data_way0_out_168, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2793 = mux(_T_2451, btb_bank0_rd_data_way0_out_169, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2794 = mux(_T_2453, btb_bank0_rd_data_way0_out_170, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2795 = mux(_T_2455, btb_bank0_rd_data_way0_out_171, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2796 = mux(_T_2457, btb_bank0_rd_data_way0_out_172, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2797 = mux(_T_2459, btb_bank0_rd_data_way0_out_173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2798 = mux(_T_2461, btb_bank0_rd_data_way0_out_174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2799 = mux(_T_2463, btb_bank0_rd_data_way0_out_175, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2800 = mux(_T_2465, btb_bank0_rd_data_way0_out_176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2801 = mux(_T_2467, btb_bank0_rd_data_way0_out_177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2802 = mux(_T_2469, btb_bank0_rd_data_way0_out_178, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2803 = mux(_T_2471, btb_bank0_rd_data_way0_out_179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2804 = mux(_T_2473, btb_bank0_rd_data_way0_out_180, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2805 = mux(_T_2475, btb_bank0_rd_data_way0_out_181, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2806 = mux(_T_2477, btb_bank0_rd_data_way0_out_182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2807 = mux(_T_2479, btb_bank0_rd_data_way0_out_183, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2808 = mux(_T_2481, btb_bank0_rd_data_way0_out_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2809 = mux(_T_2483, btb_bank0_rd_data_way0_out_185, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2810 = mux(_T_2485, btb_bank0_rd_data_way0_out_186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2811 = mux(_T_2487, btb_bank0_rd_data_way0_out_187, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2812 = mux(_T_2489, btb_bank0_rd_data_way0_out_188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2813 = mux(_T_2491, btb_bank0_rd_data_way0_out_189, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2814 = mux(_T_2493, btb_bank0_rd_data_way0_out_190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2815 = mux(_T_2495, btb_bank0_rd_data_way0_out_191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2816 = mux(_T_2497, btb_bank0_rd_data_way0_out_192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2817 = mux(_T_2499, btb_bank0_rd_data_way0_out_193, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2818 = mux(_T_2501, btb_bank0_rd_data_way0_out_194, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2819 = mux(_T_2503, btb_bank0_rd_data_way0_out_195, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2820 = mux(_T_2505, btb_bank0_rd_data_way0_out_196, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2821 = mux(_T_2507, btb_bank0_rd_data_way0_out_197, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2822 = mux(_T_2509, btb_bank0_rd_data_way0_out_198, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2823 = mux(_T_2511, btb_bank0_rd_data_way0_out_199, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2824 = mux(_T_2513, btb_bank0_rd_data_way0_out_200, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2825 = mux(_T_2515, btb_bank0_rd_data_way0_out_201, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2826 = mux(_T_2517, btb_bank0_rd_data_way0_out_202, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2827 = mux(_T_2519, btb_bank0_rd_data_way0_out_203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2828 = mux(_T_2521, btb_bank0_rd_data_way0_out_204, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2829 = mux(_T_2523, btb_bank0_rd_data_way0_out_205, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2830 = mux(_T_2525, btb_bank0_rd_data_way0_out_206, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2831 = mux(_T_2527, btb_bank0_rd_data_way0_out_207, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2832 = mux(_T_2529, btb_bank0_rd_data_way0_out_208, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2833 = mux(_T_2531, btb_bank0_rd_data_way0_out_209, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2834 = mux(_T_2533, btb_bank0_rd_data_way0_out_210, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2835 = mux(_T_2535, btb_bank0_rd_data_way0_out_211, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2836 = mux(_T_2537, btb_bank0_rd_data_way0_out_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2837 = mux(_T_2539, btb_bank0_rd_data_way0_out_213, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2838 = mux(_T_2541, btb_bank0_rd_data_way0_out_214, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2839 = mux(_T_2543, btb_bank0_rd_data_way0_out_215, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2840 = mux(_T_2545, btb_bank0_rd_data_way0_out_216, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2841 = mux(_T_2547, btb_bank0_rd_data_way0_out_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2842 = mux(_T_2549, btb_bank0_rd_data_way0_out_218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2843 = mux(_T_2551, btb_bank0_rd_data_way0_out_219, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2844 = mux(_T_2553, btb_bank0_rd_data_way0_out_220, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2845 = mux(_T_2555, btb_bank0_rd_data_way0_out_221, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2846 = mux(_T_2557, btb_bank0_rd_data_way0_out_222, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2847 = mux(_T_2559, btb_bank0_rd_data_way0_out_223, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2848 = mux(_T_2561, btb_bank0_rd_data_way0_out_224, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2849 = mux(_T_2563, btb_bank0_rd_data_way0_out_225, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2850 = mux(_T_2565, btb_bank0_rd_data_way0_out_226, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2851 = mux(_T_2567, btb_bank0_rd_data_way0_out_227, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2852 = mux(_T_2569, btb_bank0_rd_data_way0_out_228, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2853 = mux(_T_2571, btb_bank0_rd_data_way0_out_229, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2854 = mux(_T_2573, btb_bank0_rd_data_way0_out_230, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2855 = mux(_T_2575, btb_bank0_rd_data_way0_out_231, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2856 = mux(_T_2577, btb_bank0_rd_data_way0_out_232, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2857 = mux(_T_2579, btb_bank0_rd_data_way0_out_233, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2858 = mux(_T_2581, btb_bank0_rd_data_way0_out_234, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2859 = mux(_T_2583, btb_bank0_rd_data_way0_out_235, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2860 = mux(_T_2585, btb_bank0_rd_data_way0_out_236, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2861 = mux(_T_2587, btb_bank0_rd_data_way0_out_237, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2862 = mux(_T_2589, btb_bank0_rd_data_way0_out_238, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2863 = mux(_T_2591, btb_bank0_rd_data_way0_out_239, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2864 = mux(_T_2593, btb_bank0_rd_data_way0_out_240, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2865 = mux(_T_2595, btb_bank0_rd_data_way0_out_241, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2866 = mux(_T_2597, btb_bank0_rd_data_way0_out_242, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2867 = mux(_T_2599, btb_bank0_rd_data_way0_out_243, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2868 = mux(_T_2601, btb_bank0_rd_data_way0_out_244, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2869 = mux(_T_2603, btb_bank0_rd_data_way0_out_245, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2870 = mux(_T_2605, btb_bank0_rd_data_way0_out_246, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2871 = mux(_T_2607, btb_bank0_rd_data_way0_out_247, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2872 = mux(_T_2609, btb_bank0_rd_data_way0_out_248, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2873 = mux(_T_2611, btb_bank0_rd_data_way0_out_249, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2874 = mux(_T_2613, btb_bank0_rd_data_way0_out_250, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2875 = mux(_T_2615, btb_bank0_rd_data_way0_out_251, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2876 = mux(_T_2617, btb_bank0_rd_data_way0_out_252, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2877 = mux(_T_2619, btb_bank0_rd_data_way0_out_253, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2878 = mux(_T_2621, btb_bank0_rd_data_way0_out_254, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2879 = mux(_T_2623, btb_bank0_rd_data_way0_out_255, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2880 = or(_T_2624, _T_2625) @[Mux.scala 27:72] node _T_2881 = or(_T_2880, _T_2626) @[Mux.scala 27:72] node _T_2882 = or(_T_2881, _T_2627) @[Mux.scala 27:72] node _T_2883 = or(_T_2882, _T_2628) @[Mux.scala 27:72] @@ -36488,779 +36553,779 @@ circuit el2_ifu : node _T_3131 = or(_T_3130, _T_2876) @[Mux.scala 27:72] node _T_3132 = or(_T_3131, _T_2877) @[Mux.scala 27:72] node _T_3133 = or(_T_3132, _T_2878) @[Mux.scala 27:72] - wire _T_3134 : UInt @[Mux.scala 27:72] - _T_3134 <= _T_3133 @[Mux.scala 27:72] - btb_bank0_rd_data_way0_f <= _T_3134 @[el2_ifu_bp_ctl.scala 430:28] - node _T_3135 = eq(btb_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3136 = bits(_T_3135, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3137 = eq(btb_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3138 = bits(_T_3137, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3139 = eq(btb_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3140 = bits(_T_3139, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3141 = eq(btb_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3142 = bits(_T_3141, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3143 = eq(btb_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3144 = bits(_T_3143, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3145 = eq(btb_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3146 = bits(_T_3145, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3147 = eq(btb_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3148 = bits(_T_3147, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3149 = eq(btb_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3150 = bits(_T_3149, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3151 = eq(btb_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3152 = bits(_T_3151, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3153 = eq(btb_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3154 = bits(_T_3153, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3155 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3156 = bits(_T_3155, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3157 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3158 = bits(_T_3157, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3159 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3160 = bits(_T_3159, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3161 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3162 = bits(_T_3161, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3163 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3164 = bits(_T_3163, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3165 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3166 = bits(_T_3165, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3167 = eq(btb_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3168 = bits(_T_3167, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3169 = eq(btb_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3170 = bits(_T_3169, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3171 = eq(btb_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3172 = bits(_T_3171, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3173 = eq(btb_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3174 = bits(_T_3173, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3175 = eq(btb_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3176 = bits(_T_3175, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3177 = eq(btb_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3178 = bits(_T_3177, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3179 = eq(btb_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3180 = bits(_T_3179, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3181 = eq(btb_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3182 = bits(_T_3181, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3183 = eq(btb_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3184 = bits(_T_3183, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3185 = eq(btb_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3186 = bits(_T_3185, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3187 = eq(btb_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3188 = bits(_T_3187, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3189 = eq(btb_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3190 = bits(_T_3189, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3191 = eq(btb_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3192 = bits(_T_3191, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3193 = eq(btb_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3194 = bits(_T_3193, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3195 = eq(btb_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3196 = bits(_T_3195, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3197 = eq(btb_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3198 = bits(_T_3197, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3199 = eq(btb_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3200 = bits(_T_3199, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3201 = eq(btb_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3202 = bits(_T_3201, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3203 = eq(btb_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3204 = bits(_T_3203, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3205 = eq(btb_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3206 = bits(_T_3205, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3207 = eq(btb_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3208 = bits(_T_3207, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3209 = eq(btb_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3210 = bits(_T_3209, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3211 = eq(btb_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3212 = bits(_T_3211, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3213 = eq(btb_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3214 = bits(_T_3213, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3215 = eq(btb_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3216 = bits(_T_3215, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3217 = eq(btb_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3218 = bits(_T_3217, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3219 = eq(btb_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3220 = bits(_T_3219, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3221 = eq(btb_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3222 = bits(_T_3221, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3223 = eq(btb_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3224 = bits(_T_3223, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3225 = eq(btb_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3226 = bits(_T_3225, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3227 = eq(btb_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3228 = bits(_T_3227, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3229 = eq(btb_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3230 = bits(_T_3229, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3231 = eq(btb_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3232 = bits(_T_3231, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3233 = eq(btb_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3234 = bits(_T_3233, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3235 = eq(btb_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3236 = bits(_T_3235, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3237 = eq(btb_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3238 = bits(_T_3237, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3239 = eq(btb_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3240 = bits(_T_3239, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3241 = eq(btb_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3242 = bits(_T_3241, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3243 = eq(btb_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3244 = bits(_T_3243, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3245 = eq(btb_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3246 = bits(_T_3245, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3247 = eq(btb_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3248 = bits(_T_3247, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3249 = eq(btb_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3250 = bits(_T_3249, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3251 = eq(btb_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3252 = bits(_T_3251, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3253 = eq(btb_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3254 = bits(_T_3253, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3255 = eq(btb_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3256 = bits(_T_3255, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3257 = eq(btb_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3258 = bits(_T_3257, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3259 = eq(btb_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3260 = bits(_T_3259, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3261 = eq(btb_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3262 = bits(_T_3261, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3263 = eq(btb_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3264 = bits(_T_3263, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3265 = eq(btb_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3266 = bits(_T_3265, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3267 = eq(btb_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3268 = bits(_T_3267, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3269 = eq(btb_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3270 = bits(_T_3269, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3271 = eq(btb_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3272 = bits(_T_3271, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3273 = eq(btb_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3274 = bits(_T_3273, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3275 = eq(btb_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3276 = bits(_T_3275, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3277 = eq(btb_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3278 = bits(_T_3277, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3279 = eq(btb_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3280 = bits(_T_3279, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3281 = eq(btb_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3282 = bits(_T_3281, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3283 = eq(btb_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3284 = bits(_T_3283, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3285 = eq(btb_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3286 = bits(_T_3285, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3287 = eq(btb_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3288 = bits(_T_3287, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3289 = eq(btb_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3290 = bits(_T_3289, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3291 = eq(btb_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3292 = bits(_T_3291, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3293 = eq(btb_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3294 = bits(_T_3293, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3295 = eq(btb_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3296 = bits(_T_3295, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3297 = eq(btb_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3298 = bits(_T_3297, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3299 = eq(btb_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3300 = bits(_T_3299, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3301 = eq(btb_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3302 = bits(_T_3301, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3303 = eq(btb_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3304 = bits(_T_3303, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3305 = eq(btb_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3306 = bits(_T_3305, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3307 = eq(btb_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3308 = bits(_T_3307, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3309 = eq(btb_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3310 = bits(_T_3309, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3311 = eq(btb_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3312 = bits(_T_3311, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3313 = eq(btb_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3314 = bits(_T_3313, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3315 = eq(btb_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3316 = bits(_T_3315, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3317 = eq(btb_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3318 = bits(_T_3317, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3319 = eq(btb_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3320 = bits(_T_3319, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3321 = eq(btb_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3322 = bits(_T_3321, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3323 = eq(btb_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3324 = bits(_T_3323, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3325 = eq(btb_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3326 = bits(_T_3325, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3327 = eq(btb_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3328 = bits(_T_3327, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3329 = eq(btb_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3330 = bits(_T_3329, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3331 = eq(btb_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3332 = bits(_T_3331, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3333 = eq(btb_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3334 = bits(_T_3333, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3335 = eq(btb_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3336 = bits(_T_3335, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3337 = eq(btb_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3338 = bits(_T_3337, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3339 = eq(btb_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3340 = bits(_T_3339, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3341 = eq(btb_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3342 = bits(_T_3341, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3343 = eq(btb_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3344 = bits(_T_3343, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3345 = eq(btb_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3346 = bits(_T_3345, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3347 = eq(btb_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3348 = bits(_T_3347, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3349 = eq(btb_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3350 = bits(_T_3349, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3351 = eq(btb_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3352 = bits(_T_3351, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3353 = eq(btb_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3354 = bits(_T_3353, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3355 = eq(btb_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3356 = bits(_T_3355, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3357 = eq(btb_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3358 = bits(_T_3357, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3359 = eq(btb_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3360 = bits(_T_3359, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3361 = eq(btb_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3362 = bits(_T_3361, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3363 = eq(btb_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3364 = bits(_T_3363, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3365 = eq(btb_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3366 = bits(_T_3365, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3367 = eq(btb_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3368 = bits(_T_3367, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3369 = eq(btb_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3370 = bits(_T_3369, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3371 = eq(btb_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3372 = bits(_T_3371, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3373 = eq(btb_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3374 = bits(_T_3373, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3375 = eq(btb_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3376 = bits(_T_3375, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3377 = eq(btb_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3378 = bits(_T_3377, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3379 = eq(btb_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3380 = bits(_T_3379, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3381 = eq(btb_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3382 = bits(_T_3381, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3383 = eq(btb_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3384 = bits(_T_3383, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3385 = eq(btb_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3386 = bits(_T_3385, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3387 = eq(btb_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3388 = bits(_T_3387, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3389 = eq(btb_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3390 = bits(_T_3389, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3391 = eq(btb_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3392 = bits(_T_3391, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3393 = eq(btb_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3394 = bits(_T_3393, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3395 = eq(btb_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3396 = bits(_T_3395, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3397 = eq(btb_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3398 = bits(_T_3397, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3399 = eq(btb_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3400 = bits(_T_3399, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3401 = eq(btb_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3402 = bits(_T_3401, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3403 = eq(btb_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3404 = bits(_T_3403, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3405 = eq(btb_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3406 = bits(_T_3405, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3407 = eq(btb_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3408 = bits(_T_3407, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3409 = eq(btb_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3410 = bits(_T_3409, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3411 = eq(btb_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3412 = bits(_T_3411, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3413 = eq(btb_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3414 = bits(_T_3413, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3415 = eq(btb_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3416 = bits(_T_3415, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3417 = eq(btb_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3418 = bits(_T_3417, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3419 = eq(btb_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3420 = bits(_T_3419, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3421 = eq(btb_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3422 = bits(_T_3421, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3423 = eq(btb_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3424 = bits(_T_3423, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3425 = eq(btb_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3426 = bits(_T_3425, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3427 = eq(btb_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3428 = bits(_T_3427, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3429 = eq(btb_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3430 = bits(_T_3429, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3431 = eq(btb_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3432 = bits(_T_3431, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3433 = eq(btb_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3434 = bits(_T_3433, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3435 = eq(btb_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3436 = bits(_T_3435, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3437 = eq(btb_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3438 = bits(_T_3437, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3439 = eq(btb_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3440 = bits(_T_3439, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3441 = eq(btb_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3442 = bits(_T_3441, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3443 = eq(btb_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3444 = bits(_T_3443, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3445 = eq(btb_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3446 = bits(_T_3445, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3447 = eq(btb_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3448 = bits(_T_3447, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3449 = eq(btb_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3450 = bits(_T_3449, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3451 = eq(btb_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3452 = bits(_T_3451, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3453 = eq(btb_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3454 = bits(_T_3453, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3455 = eq(btb_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3456 = bits(_T_3455, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3457 = eq(btb_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3458 = bits(_T_3457, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3459 = eq(btb_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3460 = bits(_T_3459, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3461 = eq(btb_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3462 = bits(_T_3461, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3463 = eq(btb_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3464 = bits(_T_3463, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3465 = eq(btb_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3466 = bits(_T_3465, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3467 = eq(btb_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3468 = bits(_T_3467, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3469 = eq(btb_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3470 = bits(_T_3469, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3471 = eq(btb_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3472 = bits(_T_3471, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3473 = eq(btb_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3474 = bits(_T_3473, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3475 = eq(btb_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3476 = bits(_T_3475, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3477 = eq(btb_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3478 = bits(_T_3477, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3479 = eq(btb_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3480 = bits(_T_3479, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3481 = eq(btb_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3482 = bits(_T_3481, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3483 = eq(btb_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3484 = bits(_T_3483, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3485 = eq(btb_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3486 = bits(_T_3485, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3487 = eq(btb_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3488 = bits(_T_3487, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3489 = eq(btb_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3490 = bits(_T_3489, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3491 = eq(btb_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3492 = bits(_T_3491, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3493 = eq(btb_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3494 = bits(_T_3493, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3495 = eq(btb_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3496 = bits(_T_3495, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3497 = eq(btb_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3498 = bits(_T_3497, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3499 = eq(btb_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3500 = bits(_T_3499, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3501 = eq(btb_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3502 = bits(_T_3501, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3503 = eq(btb_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3504 = bits(_T_3503, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3505 = eq(btb_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3506 = bits(_T_3505, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3507 = eq(btb_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3508 = bits(_T_3507, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3509 = eq(btb_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3510 = bits(_T_3509, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3511 = eq(btb_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3512 = bits(_T_3511, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3513 = eq(btb_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3514 = bits(_T_3513, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3515 = eq(btb_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3516 = bits(_T_3515, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3517 = eq(btb_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3518 = bits(_T_3517, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3519 = eq(btb_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3520 = bits(_T_3519, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3521 = eq(btb_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3522 = bits(_T_3521, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3523 = eq(btb_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3524 = bits(_T_3523, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3525 = eq(btb_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3526 = bits(_T_3525, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3527 = eq(btb_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3528 = bits(_T_3527, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3529 = eq(btb_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3530 = bits(_T_3529, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3531 = eq(btb_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3532 = bits(_T_3531, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3533 = eq(btb_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3534 = bits(_T_3533, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3535 = eq(btb_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3536 = bits(_T_3535, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3537 = eq(btb_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3538 = bits(_T_3537, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3539 = eq(btb_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3540 = bits(_T_3539, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3541 = eq(btb_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3542 = bits(_T_3541, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3543 = eq(btb_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3544 = bits(_T_3543, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3545 = eq(btb_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3546 = bits(_T_3545, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3547 = eq(btb_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3548 = bits(_T_3547, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3549 = eq(btb_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3550 = bits(_T_3549, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3551 = eq(btb_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3552 = bits(_T_3551, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3553 = eq(btb_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3554 = bits(_T_3553, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3555 = eq(btb_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3556 = bits(_T_3555, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3557 = eq(btb_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3558 = bits(_T_3557, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3559 = eq(btb_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3560 = bits(_T_3559, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3561 = eq(btb_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3562 = bits(_T_3561, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3563 = eq(btb_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3564 = bits(_T_3563, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3565 = eq(btb_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3566 = bits(_T_3565, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3567 = eq(btb_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3568 = bits(_T_3567, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3569 = eq(btb_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3570 = bits(_T_3569, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3571 = eq(btb_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3572 = bits(_T_3571, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3573 = eq(btb_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3574 = bits(_T_3573, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3575 = eq(btb_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3576 = bits(_T_3575, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3577 = eq(btb_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3578 = bits(_T_3577, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3579 = eq(btb_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3580 = bits(_T_3579, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3581 = eq(btb_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3582 = bits(_T_3581, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3583 = eq(btb_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3584 = bits(_T_3583, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3585 = eq(btb_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3586 = bits(_T_3585, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3587 = eq(btb_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3588 = bits(_T_3587, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3589 = eq(btb_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3590 = bits(_T_3589, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3591 = eq(btb_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3592 = bits(_T_3591, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3593 = eq(btb_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3594 = bits(_T_3593, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3595 = eq(btb_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3596 = bits(_T_3595, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3597 = eq(btb_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3598 = bits(_T_3597, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3599 = eq(btb_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3600 = bits(_T_3599, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3601 = eq(btb_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3602 = bits(_T_3601, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3603 = eq(btb_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3604 = bits(_T_3603, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3605 = eq(btb_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3606 = bits(_T_3605, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3607 = eq(btb_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3608 = bits(_T_3607, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3609 = eq(btb_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3610 = bits(_T_3609, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3611 = eq(btb_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3612 = bits(_T_3611, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3613 = eq(btb_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3614 = bits(_T_3613, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3615 = eq(btb_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3616 = bits(_T_3615, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3617 = eq(btb_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3618 = bits(_T_3617, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3619 = eq(btb_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3620 = bits(_T_3619, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3621 = eq(btb_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3622 = bits(_T_3621, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3623 = eq(btb_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3624 = bits(_T_3623, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3625 = eq(btb_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3626 = bits(_T_3625, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3627 = eq(btb_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3628 = bits(_T_3627, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3629 = eq(btb_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3630 = bits(_T_3629, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3631 = eq(btb_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3632 = bits(_T_3631, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3633 = eq(btb_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3634 = bits(_T_3633, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3635 = eq(btb_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3636 = bits(_T_3635, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3637 = eq(btb_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3638 = bits(_T_3637, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3639 = eq(btb_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3640 = bits(_T_3639, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3641 = eq(btb_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3642 = bits(_T_3641, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3643 = eq(btb_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3644 = bits(_T_3643, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3645 = eq(btb_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 431:77] - node _T_3646 = bits(_T_3645, 0, 0) @[el2_ifu_bp_ctl.scala 431:85] - node _T_3647 = mux(_T_3136, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3648 = mux(_T_3138, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3649 = mux(_T_3140, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3650 = mux(_T_3142, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3651 = mux(_T_3144, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3652 = mux(_T_3146, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3653 = mux(_T_3148, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3654 = mux(_T_3150, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3655 = mux(_T_3152, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3656 = mux(_T_3154, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3657 = mux(_T_3156, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3658 = mux(_T_3158, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3659 = mux(_T_3160, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3660 = mux(_T_3162, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3661 = mux(_T_3164, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3662 = mux(_T_3166, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3663 = mux(_T_3168, btb_bank0_rd_data_way1_out_16, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3664 = mux(_T_3170, btb_bank0_rd_data_way1_out_17, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3665 = mux(_T_3172, btb_bank0_rd_data_way1_out_18, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3666 = mux(_T_3174, btb_bank0_rd_data_way1_out_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3667 = mux(_T_3176, btb_bank0_rd_data_way1_out_20, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3668 = mux(_T_3178, btb_bank0_rd_data_way1_out_21, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3669 = mux(_T_3180, btb_bank0_rd_data_way1_out_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3670 = mux(_T_3182, btb_bank0_rd_data_way1_out_23, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3671 = mux(_T_3184, btb_bank0_rd_data_way1_out_24, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3672 = mux(_T_3186, btb_bank0_rd_data_way1_out_25, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3673 = mux(_T_3188, btb_bank0_rd_data_way1_out_26, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3674 = mux(_T_3190, btb_bank0_rd_data_way1_out_27, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3675 = mux(_T_3192, btb_bank0_rd_data_way1_out_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3676 = mux(_T_3194, btb_bank0_rd_data_way1_out_29, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3677 = mux(_T_3196, btb_bank0_rd_data_way1_out_30, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3678 = mux(_T_3198, btb_bank0_rd_data_way1_out_31, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3679 = mux(_T_3200, btb_bank0_rd_data_way1_out_32, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3680 = mux(_T_3202, btb_bank0_rd_data_way1_out_33, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3681 = mux(_T_3204, btb_bank0_rd_data_way1_out_34, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3682 = mux(_T_3206, btb_bank0_rd_data_way1_out_35, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3683 = mux(_T_3208, btb_bank0_rd_data_way1_out_36, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3684 = mux(_T_3210, btb_bank0_rd_data_way1_out_37, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3685 = mux(_T_3212, btb_bank0_rd_data_way1_out_38, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3686 = mux(_T_3214, btb_bank0_rd_data_way1_out_39, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3687 = mux(_T_3216, btb_bank0_rd_data_way1_out_40, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3688 = mux(_T_3218, btb_bank0_rd_data_way1_out_41, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3689 = mux(_T_3220, btb_bank0_rd_data_way1_out_42, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3690 = mux(_T_3222, btb_bank0_rd_data_way1_out_43, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3691 = mux(_T_3224, btb_bank0_rd_data_way1_out_44, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3692 = mux(_T_3226, btb_bank0_rd_data_way1_out_45, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3693 = mux(_T_3228, btb_bank0_rd_data_way1_out_46, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3694 = mux(_T_3230, btb_bank0_rd_data_way1_out_47, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3695 = mux(_T_3232, btb_bank0_rd_data_way1_out_48, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3696 = mux(_T_3234, btb_bank0_rd_data_way1_out_49, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3697 = mux(_T_3236, btb_bank0_rd_data_way1_out_50, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3698 = mux(_T_3238, btb_bank0_rd_data_way1_out_51, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3699 = mux(_T_3240, btb_bank0_rd_data_way1_out_52, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3700 = mux(_T_3242, btb_bank0_rd_data_way1_out_53, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3701 = mux(_T_3244, btb_bank0_rd_data_way1_out_54, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3702 = mux(_T_3246, btb_bank0_rd_data_way1_out_55, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3703 = mux(_T_3248, btb_bank0_rd_data_way1_out_56, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3704 = mux(_T_3250, btb_bank0_rd_data_way1_out_57, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3705 = mux(_T_3252, btb_bank0_rd_data_way1_out_58, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3706 = mux(_T_3254, btb_bank0_rd_data_way1_out_59, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3707 = mux(_T_3256, btb_bank0_rd_data_way1_out_60, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3708 = mux(_T_3258, btb_bank0_rd_data_way1_out_61, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3709 = mux(_T_3260, btb_bank0_rd_data_way1_out_62, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3710 = mux(_T_3262, btb_bank0_rd_data_way1_out_63, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3711 = mux(_T_3264, btb_bank0_rd_data_way1_out_64, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3712 = mux(_T_3266, btb_bank0_rd_data_way1_out_65, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3713 = mux(_T_3268, btb_bank0_rd_data_way1_out_66, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3714 = mux(_T_3270, btb_bank0_rd_data_way1_out_67, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3715 = mux(_T_3272, btb_bank0_rd_data_way1_out_68, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3716 = mux(_T_3274, btb_bank0_rd_data_way1_out_69, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3717 = mux(_T_3276, btb_bank0_rd_data_way1_out_70, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3718 = mux(_T_3278, btb_bank0_rd_data_way1_out_71, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3719 = mux(_T_3280, btb_bank0_rd_data_way1_out_72, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3720 = mux(_T_3282, btb_bank0_rd_data_way1_out_73, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3721 = mux(_T_3284, btb_bank0_rd_data_way1_out_74, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3722 = mux(_T_3286, btb_bank0_rd_data_way1_out_75, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3723 = mux(_T_3288, btb_bank0_rd_data_way1_out_76, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3724 = mux(_T_3290, btb_bank0_rd_data_way1_out_77, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3725 = mux(_T_3292, btb_bank0_rd_data_way1_out_78, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3726 = mux(_T_3294, btb_bank0_rd_data_way1_out_79, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3727 = mux(_T_3296, btb_bank0_rd_data_way1_out_80, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3728 = mux(_T_3298, btb_bank0_rd_data_way1_out_81, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3729 = mux(_T_3300, btb_bank0_rd_data_way1_out_82, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3730 = mux(_T_3302, btb_bank0_rd_data_way1_out_83, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3731 = mux(_T_3304, btb_bank0_rd_data_way1_out_84, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3732 = mux(_T_3306, btb_bank0_rd_data_way1_out_85, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3733 = mux(_T_3308, btb_bank0_rd_data_way1_out_86, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3734 = mux(_T_3310, btb_bank0_rd_data_way1_out_87, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3735 = mux(_T_3312, btb_bank0_rd_data_way1_out_88, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3736 = mux(_T_3314, btb_bank0_rd_data_way1_out_89, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3737 = mux(_T_3316, btb_bank0_rd_data_way1_out_90, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3738 = mux(_T_3318, btb_bank0_rd_data_way1_out_91, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3739 = mux(_T_3320, btb_bank0_rd_data_way1_out_92, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3740 = mux(_T_3322, btb_bank0_rd_data_way1_out_93, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3741 = mux(_T_3324, btb_bank0_rd_data_way1_out_94, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3742 = mux(_T_3326, btb_bank0_rd_data_way1_out_95, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3743 = mux(_T_3328, btb_bank0_rd_data_way1_out_96, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3744 = mux(_T_3330, btb_bank0_rd_data_way1_out_97, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3745 = mux(_T_3332, btb_bank0_rd_data_way1_out_98, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3746 = mux(_T_3334, btb_bank0_rd_data_way1_out_99, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3747 = mux(_T_3336, btb_bank0_rd_data_way1_out_100, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3748 = mux(_T_3338, btb_bank0_rd_data_way1_out_101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3749 = mux(_T_3340, btb_bank0_rd_data_way1_out_102, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3750 = mux(_T_3342, btb_bank0_rd_data_way1_out_103, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3751 = mux(_T_3344, btb_bank0_rd_data_way1_out_104, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3752 = mux(_T_3346, btb_bank0_rd_data_way1_out_105, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3753 = mux(_T_3348, btb_bank0_rd_data_way1_out_106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3754 = mux(_T_3350, btb_bank0_rd_data_way1_out_107, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3755 = mux(_T_3352, btb_bank0_rd_data_way1_out_108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3756 = mux(_T_3354, btb_bank0_rd_data_way1_out_109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3757 = mux(_T_3356, btb_bank0_rd_data_way1_out_110, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3758 = mux(_T_3358, btb_bank0_rd_data_way1_out_111, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3759 = mux(_T_3360, btb_bank0_rd_data_way1_out_112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3760 = mux(_T_3362, btb_bank0_rd_data_way1_out_113, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3761 = mux(_T_3364, btb_bank0_rd_data_way1_out_114, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3762 = mux(_T_3366, btb_bank0_rd_data_way1_out_115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3763 = mux(_T_3368, btb_bank0_rd_data_way1_out_116, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3764 = mux(_T_3370, btb_bank0_rd_data_way1_out_117, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3765 = mux(_T_3372, btb_bank0_rd_data_way1_out_118, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3766 = mux(_T_3374, btb_bank0_rd_data_way1_out_119, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3767 = mux(_T_3376, btb_bank0_rd_data_way1_out_120, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3768 = mux(_T_3378, btb_bank0_rd_data_way1_out_121, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3769 = mux(_T_3380, btb_bank0_rd_data_way1_out_122, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3770 = mux(_T_3382, btb_bank0_rd_data_way1_out_123, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3771 = mux(_T_3384, btb_bank0_rd_data_way1_out_124, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3772 = mux(_T_3386, btb_bank0_rd_data_way1_out_125, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3773 = mux(_T_3388, btb_bank0_rd_data_way1_out_126, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3774 = mux(_T_3390, btb_bank0_rd_data_way1_out_127, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3775 = mux(_T_3392, btb_bank0_rd_data_way1_out_128, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3776 = mux(_T_3394, btb_bank0_rd_data_way1_out_129, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3777 = mux(_T_3396, btb_bank0_rd_data_way1_out_130, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3778 = mux(_T_3398, btb_bank0_rd_data_way1_out_131, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3779 = mux(_T_3400, btb_bank0_rd_data_way1_out_132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3780 = mux(_T_3402, btb_bank0_rd_data_way1_out_133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3781 = mux(_T_3404, btb_bank0_rd_data_way1_out_134, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3782 = mux(_T_3406, btb_bank0_rd_data_way1_out_135, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3783 = mux(_T_3408, btb_bank0_rd_data_way1_out_136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3784 = mux(_T_3410, btb_bank0_rd_data_way1_out_137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3785 = mux(_T_3412, btb_bank0_rd_data_way1_out_138, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3786 = mux(_T_3414, btb_bank0_rd_data_way1_out_139, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3787 = mux(_T_3416, btb_bank0_rd_data_way1_out_140, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3788 = mux(_T_3418, btb_bank0_rd_data_way1_out_141, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3789 = mux(_T_3420, btb_bank0_rd_data_way1_out_142, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3790 = mux(_T_3422, btb_bank0_rd_data_way1_out_143, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3791 = mux(_T_3424, btb_bank0_rd_data_way1_out_144, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3792 = mux(_T_3426, btb_bank0_rd_data_way1_out_145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3793 = mux(_T_3428, btb_bank0_rd_data_way1_out_146, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3794 = mux(_T_3430, btb_bank0_rd_data_way1_out_147, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3795 = mux(_T_3432, btb_bank0_rd_data_way1_out_148, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3796 = mux(_T_3434, btb_bank0_rd_data_way1_out_149, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3797 = mux(_T_3436, btb_bank0_rd_data_way1_out_150, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3798 = mux(_T_3438, btb_bank0_rd_data_way1_out_151, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3799 = mux(_T_3440, btb_bank0_rd_data_way1_out_152, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3800 = mux(_T_3442, btb_bank0_rd_data_way1_out_153, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3801 = mux(_T_3444, btb_bank0_rd_data_way1_out_154, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3802 = mux(_T_3446, btb_bank0_rd_data_way1_out_155, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3803 = mux(_T_3448, btb_bank0_rd_data_way1_out_156, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3804 = mux(_T_3450, btb_bank0_rd_data_way1_out_157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3805 = mux(_T_3452, btb_bank0_rd_data_way1_out_158, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3806 = mux(_T_3454, btb_bank0_rd_data_way1_out_159, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3807 = mux(_T_3456, btb_bank0_rd_data_way1_out_160, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3808 = mux(_T_3458, btb_bank0_rd_data_way1_out_161, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3809 = mux(_T_3460, btb_bank0_rd_data_way1_out_162, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3810 = mux(_T_3462, btb_bank0_rd_data_way1_out_163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3811 = mux(_T_3464, btb_bank0_rd_data_way1_out_164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3812 = mux(_T_3466, btb_bank0_rd_data_way1_out_165, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3813 = mux(_T_3468, btb_bank0_rd_data_way1_out_166, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3814 = mux(_T_3470, btb_bank0_rd_data_way1_out_167, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3815 = mux(_T_3472, btb_bank0_rd_data_way1_out_168, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3816 = mux(_T_3474, btb_bank0_rd_data_way1_out_169, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3817 = mux(_T_3476, btb_bank0_rd_data_way1_out_170, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3818 = mux(_T_3478, btb_bank0_rd_data_way1_out_171, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3819 = mux(_T_3480, btb_bank0_rd_data_way1_out_172, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3820 = mux(_T_3482, btb_bank0_rd_data_way1_out_173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3821 = mux(_T_3484, btb_bank0_rd_data_way1_out_174, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3822 = mux(_T_3486, btb_bank0_rd_data_way1_out_175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3823 = mux(_T_3488, btb_bank0_rd_data_way1_out_176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3824 = mux(_T_3490, btb_bank0_rd_data_way1_out_177, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3825 = mux(_T_3492, btb_bank0_rd_data_way1_out_178, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3826 = mux(_T_3494, btb_bank0_rd_data_way1_out_179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3827 = mux(_T_3496, btb_bank0_rd_data_way1_out_180, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3828 = mux(_T_3498, btb_bank0_rd_data_way1_out_181, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3829 = mux(_T_3500, btb_bank0_rd_data_way1_out_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3830 = mux(_T_3502, btb_bank0_rd_data_way1_out_183, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3831 = mux(_T_3504, btb_bank0_rd_data_way1_out_184, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3832 = mux(_T_3506, btb_bank0_rd_data_way1_out_185, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3833 = mux(_T_3508, btb_bank0_rd_data_way1_out_186, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3834 = mux(_T_3510, btb_bank0_rd_data_way1_out_187, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3835 = mux(_T_3512, btb_bank0_rd_data_way1_out_188, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3836 = mux(_T_3514, btb_bank0_rd_data_way1_out_189, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3837 = mux(_T_3516, btb_bank0_rd_data_way1_out_190, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3838 = mux(_T_3518, btb_bank0_rd_data_way1_out_191, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3839 = mux(_T_3520, btb_bank0_rd_data_way1_out_192, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3840 = mux(_T_3522, btb_bank0_rd_data_way1_out_193, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3841 = mux(_T_3524, btb_bank0_rd_data_way1_out_194, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3842 = mux(_T_3526, btb_bank0_rd_data_way1_out_195, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3843 = mux(_T_3528, btb_bank0_rd_data_way1_out_196, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3844 = mux(_T_3530, btb_bank0_rd_data_way1_out_197, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3845 = mux(_T_3532, btb_bank0_rd_data_way1_out_198, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3846 = mux(_T_3534, btb_bank0_rd_data_way1_out_199, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3847 = mux(_T_3536, btb_bank0_rd_data_way1_out_200, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3848 = mux(_T_3538, btb_bank0_rd_data_way1_out_201, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3849 = mux(_T_3540, btb_bank0_rd_data_way1_out_202, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3850 = mux(_T_3542, btb_bank0_rd_data_way1_out_203, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3851 = mux(_T_3544, btb_bank0_rd_data_way1_out_204, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3852 = mux(_T_3546, btb_bank0_rd_data_way1_out_205, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3853 = mux(_T_3548, btb_bank0_rd_data_way1_out_206, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3854 = mux(_T_3550, btb_bank0_rd_data_way1_out_207, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3855 = mux(_T_3552, btb_bank0_rd_data_way1_out_208, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3856 = mux(_T_3554, btb_bank0_rd_data_way1_out_209, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3857 = mux(_T_3556, btb_bank0_rd_data_way1_out_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3858 = mux(_T_3558, btb_bank0_rd_data_way1_out_211, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3859 = mux(_T_3560, btb_bank0_rd_data_way1_out_212, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3860 = mux(_T_3562, btb_bank0_rd_data_way1_out_213, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3861 = mux(_T_3564, btb_bank0_rd_data_way1_out_214, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3862 = mux(_T_3566, btb_bank0_rd_data_way1_out_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3863 = mux(_T_3568, btb_bank0_rd_data_way1_out_216, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3864 = mux(_T_3570, btb_bank0_rd_data_way1_out_217, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3865 = mux(_T_3572, btb_bank0_rd_data_way1_out_218, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3866 = mux(_T_3574, btb_bank0_rd_data_way1_out_219, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3867 = mux(_T_3576, btb_bank0_rd_data_way1_out_220, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3868 = mux(_T_3578, btb_bank0_rd_data_way1_out_221, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3869 = mux(_T_3580, btb_bank0_rd_data_way1_out_222, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3870 = mux(_T_3582, btb_bank0_rd_data_way1_out_223, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3871 = mux(_T_3584, btb_bank0_rd_data_way1_out_224, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3872 = mux(_T_3586, btb_bank0_rd_data_way1_out_225, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3873 = mux(_T_3588, btb_bank0_rd_data_way1_out_226, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3874 = mux(_T_3590, btb_bank0_rd_data_way1_out_227, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3875 = mux(_T_3592, btb_bank0_rd_data_way1_out_228, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3876 = mux(_T_3594, btb_bank0_rd_data_way1_out_229, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3877 = mux(_T_3596, btb_bank0_rd_data_way1_out_230, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3878 = mux(_T_3598, btb_bank0_rd_data_way1_out_231, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3879 = mux(_T_3600, btb_bank0_rd_data_way1_out_232, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3880 = mux(_T_3602, btb_bank0_rd_data_way1_out_233, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3881 = mux(_T_3604, btb_bank0_rd_data_way1_out_234, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3882 = mux(_T_3606, btb_bank0_rd_data_way1_out_235, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3883 = mux(_T_3608, btb_bank0_rd_data_way1_out_236, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3884 = mux(_T_3610, btb_bank0_rd_data_way1_out_237, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3885 = mux(_T_3612, btb_bank0_rd_data_way1_out_238, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3886 = mux(_T_3614, btb_bank0_rd_data_way1_out_239, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3887 = mux(_T_3616, btb_bank0_rd_data_way1_out_240, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3888 = mux(_T_3618, btb_bank0_rd_data_way1_out_241, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3889 = mux(_T_3620, btb_bank0_rd_data_way1_out_242, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3890 = mux(_T_3622, btb_bank0_rd_data_way1_out_243, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3891 = mux(_T_3624, btb_bank0_rd_data_way1_out_244, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3892 = mux(_T_3626, btb_bank0_rd_data_way1_out_245, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3893 = mux(_T_3628, btb_bank0_rd_data_way1_out_246, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3894 = mux(_T_3630, btb_bank0_rd_data_way1_out_247, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3895 = mux(_T_3632, btb_bank0_rd_data_way1_out_248, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3896 = mux(_T_3634, btb_bank0_rd_data_way1_out_249, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3897 = mux(_T_3636, btb_bank0_rd_data_way1_out_250, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3898 = mux(_T_3638, btb_bank0_rd_data_way1_out_251, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3899 = mux(_T_3640, btb_bank0_rd_data_way1_out_252, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3900 = mux(_T_3642, btb_bank0_rd_data_way1_out_253, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3901 = mux(_T_3644, btb_bank0_rd_data_way1_out_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3902 = mux(_T_3646, btb_bank0_rd_data_way1_out_255, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_3903 = or(_T_3647, _T_3648) @[Mux.scala 27:72] - node _T_3904 = or(_T_3903, _T_3649) @[Mux.scala 27:72] + node _T_3134 = or(_T_3133, _T_2879) @[Mux.scala 27:72] + wire _T_3135 : UInt @[Mux.scala 27:72] + _T_3135 <= _T_3134 @[Mux.scala 27:72] + btb_bank0_rd_data_way0_f <= _T_3135 @[el2_ifu_bp_ctl.scala 435:28] + node _T_3136 = eq(btb_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3137 = bits(_T_3136, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3138 = eq(btb_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3139 = bits(_T_3138, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3140 = eq(btb_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3141 = bits(_T_3140, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3142 = eq(btb_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3143 = bits(_T_3142, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3144 = eq(btb_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3145 = bits(_T_3144, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3146 = eq(btb_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3147 = bits(_T_3146, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3148 = eq(btb_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3149 = bits(_T_3148, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3150 = eq(btb_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3151 = bits(_T_3150, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3152 = eq(btb_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3153 = bits(_T_3152, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3154 = eq(btb_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3155 = bits(_T_3154, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3156 = eq(btb_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3157 = bits(_T_3156, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3158 = eq(btb_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3159 = bits(_T_3158, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3160 = eq(btb_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3161 = bits(_T_3160, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3162 = eq(btb_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3163 = bits(_T_3162, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3164 = eq(btb_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3165 = bits(_T_3164, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3166 = eq(btb_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3167 = bits(_T_3166, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3168 = eq(btb_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3169 = bits(_T_3168, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3170 = eq(btb_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3171 = bits(_T_3170, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3172 = eq(btb_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3173 = bits(_T_3172, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3174 = eq(btb_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3175 = bits(_T_3174, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3176 = eq(btb_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3177 = bits(_T_3176, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3178 = eq(btb_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3179 = bits(_T_3178, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3180 = eq(btb_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3181 = bits(_T_3180, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3182 = eq(btb_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3183 = bits(_T_3182, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3184 = eq(btb_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3185 = bits(_T_3184, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3186 = eq(btb_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3187 = bits(_T_3186, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3188 = eq(btb_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3189 = bits(_T_3188, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3190 = eq(btb_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3191 = bits(_T_3190, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3192 = eq(btb_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3193 = bits(_T_3192, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3194 = eq(btb_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3195 = bits(_T_3194, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3196 = eq(btb_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3197 = bits(_T_3196, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3198 = eq(btb_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3199 = bits(_T_3198, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3200 = eq(btb_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3201 = bits(_T_3200, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3202 = eq(btb_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3203 = bits(_T_3202, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3204 = eq(btb_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3205 = bits(_T_3204, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3206 = eq(btb_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3207 = bits(_T_3206, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3208 = eq(btb_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3209 = bits(_T_3208, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3210 = eq(btb_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3211 = bits(_T_3210, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3212 = eq(btb_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3213 = bits(_T_3212, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3214 = eq(btb_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3215 = bits(_T_3214, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3216 = eq(btb_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3217 = bits(_T_3216, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3218 = eq(btb_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3219 = bits(_T_3218, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3220 = eq(btb_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3221 = bits(_T_3220, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3222 = eq(btb_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3223 = bits(_T_3222, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3224 = eq(btb_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3225 = bits(_T_3224, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3226 = eq(btb_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3227 = bits(_T_3226, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3228 = eq(btb_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3229 = bits(_T_3228, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3230 = eq(btb_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3231 = bits(_T_3230, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3232 = eq(btb_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3233 = bits(_T_3232, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3234 = eq(btb_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3235 = bits(_T_3234, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3236 = eq(btb_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3237 = bits(_T_3236, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3238 = eq(btb_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3239 = bits(_T_3238, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3240 = eq(btb_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3241 = bits(_T_3240, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3242 = eq(btb_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3243 = bits(_T_3242, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3244 = eq(btb_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3245 = bits(_T_3244, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3246 = eq(btb_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3247 = bits(_T_3246, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3248 = eq(btb_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3249 = bits(_T_3248, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3250 = eq(btb_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3251 = bits(_T_3250, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3252 = eq(btb_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3253 = bits(_T_3252, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3254 = eq(btb_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3255 = bits(_T_3254, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3256 = eq(btb_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3257 = bits(_T_3256, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3258 = eq(btb_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3259 = bits(_T_3258, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3260 = eq(btb_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3261 = bits(_T_3260, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3262 = eq(btb_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3263 = bits(_T_3262, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3264 = eq(btb_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3265 = bits(_T_3264, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3266 = eq(btb_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3267 = bits(_T_3266, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3268 = eq(btb_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3269 = bits(_T_3268, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3270 = eq(btb_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3271 = bits(_T_3270, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3272 = eq(btb_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3273 = bits(_T_3272, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3274 = eq(btb_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3275 = bits(_T_3274, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3276 = eq(btb_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3277 = bits(_T_3276, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3278 = eq(btb_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3279 = bits(_T_3278, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3280 = eq(btb_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3281 = bits(_T_3280, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3282 = eq(btb_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3283 = bits(_T_3282, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3284 = eq(btb_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3285 = bits(_T_3284, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3286 = eq(btb_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3287 = bits(_T_3286, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3288 = eq(btb_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3289 = bits(_T_3288, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3290 = eq(btb_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3291 = bits(_T_3290, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3292 = eq(btb_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3293 = bits(_T_3292, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3294 = eq(btb_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3295 = bits(_T_3294, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3296 = eq(btb_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3297 = bits(_T_3296, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3298 = eq(btb_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3299 = bits(_T_3298, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3300 = eq(btb_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3301 = bits(_T_3300, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3302 = eq(btb_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3303 = bits(_T_3302, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3304 = eq(btb_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3305 = bits(_T_3304, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3306 = eq(btb_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3307 = bits(_T_3306, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3308 = eq(btb_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3309 = bits(_T_3308, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3310 = eq(btb_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3311 = bits(_T_3310, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3312 = eq(btb_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3313 = bits(_T_3312, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3314 = eq(btb_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3315 = bits(_T_3314, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3316 = eq(btb_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3317 = bits(_T_3316, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3318 = eq(btb_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3319 = bits(_T_3318, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3320 = eq(btb_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3321 = bits(_T_3320, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3322 = eq(btb_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3323 = bits(_T_3322, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3324 = eq(btb_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3325 = bits(_T_3324, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3326 = eq(btb_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3327 = bits(_T_3326, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3328 = eq(btb_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3329 = bits(_T_3328, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3330 = eq(btb_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3331 = bits(_T_3330, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3332 = eq(btb_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3333 = bits(_T_3332, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3334 = eq(btb_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3335 = bits(_T_3334, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3336 = eq(btb_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3337 = bits(_T_3336, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3338 = eq(btb_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3339 = bits(_T_3338, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3340 = eq(btb_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3341 = bits(_T_3340, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3342 = eq(btb_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3343 = bits(_T_3342, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3344 = eq(btb_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3345 = bits(_T_3344, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3346 = eq(btb_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3347 = bits(_T_3346, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3348 = eq(btb_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3349 = bits(_T_3348, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3350 = eq(btb_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3351 = bits(_T_3350, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3352 = eq(btb_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3353 = bits(_T_3352, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3354 = eq(btb_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3355 = bits(_T_3354, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3356 = eq(btb_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3357 = bits(_T_3356, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3358 = eq(btb_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3359 = bits(_T_3358, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3360 = eq(btb_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3361 = bits(_T_3360, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3362 = eq(btb_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3363 = bits(_T_3362, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3364 = eq(btb_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3365 = bits(_T_3364, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3366 = eq(btb_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3367 = bits(_T_3366, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3368 = eq(btb_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3369 = bits(_T_3368, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3370 = eq(btb_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3371 = bits(_T_3370, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3372 = eq(btb_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3373 = bits(_T_3372, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3374 = eq(btb_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3375 = bits(_T_3374, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3376 = eq(btb_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3377 = bits(_T_3376, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3378 = eq(btb_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3379 = bits(_T_3378, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3380 = eq(btb_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3381 = bits(_T_3380, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3382 = eq(btb_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3383 = bits(_T_3382, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3384 = eq(btb_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3385 = bits(_T_3384, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3386 = eq(btb_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3387 = bits(_T_3386, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3388 = eq(btb_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3389 = bits(_T_3388, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3390 = eq(btb_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3391 = bits(_T_3390, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3392 = eq(btb_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3393 = bits(_T_3392, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3394 = eq(btb_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3395 = bits(_T_3394, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3396 = eq(btb_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3397 = bits(_T_3396, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3398 = eq(btb_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3399 = bits(_T_3398, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3400 = eq(btb_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3401 = bits(_T_3400, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3402 = eq(btb_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3403 = bits(_T_3402, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3404 = eq(btb_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3405 = bits(_T_3404, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3406 = eq(btb_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3407 = bits(_T_3406, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3408 = eq(btb_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3409 = bits(_T_3408, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3410 = eq(btb_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3411 = bits(_T_3410, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3412 = eq(btb_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3413 = bits(_T_3412, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3414 = eq(btb_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3415 = bits(_T_3414, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3416 = eq(btb_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3417 = bits(_T_3416, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3418 = eq(btb_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3419 = bits(_T_3418, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3420 = eq(btb_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3421 = bits(_T_3420, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3422 = eq(btb_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3423 = bits(_T_3422, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3424 = eq(btb_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3425 = bits(_T_3424, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3426 = eq(btb_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3427 = bits(_T_3426, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3428 = eq(btb_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3429 = bits(_T_3428, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3430 = eq(btb_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3431 = bits(_T_3430, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3432 = eq(btb_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3433 = bits(_T_3432, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3434 = eq(btb_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3435 = bits(_T_3434, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3436 = eq(btb_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3437 = bits(_T_3436, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3438 = eq(btb_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3439 = bits(_T_3438, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3440 = eq(btb_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3441 = bits(_T_3440, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3442 = eq(btb_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3443 = bits(_T_3442, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3444 = eq(btb_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3445 = bits(_T_3444, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3446 = eq(btb_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3447 = bits(_T_3446, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3448 = eq(btb_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3449 = bits(_T_3448, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3450 = eq(btb_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3451 = bits(_T_3450, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3452 = eq(btb_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3453 = bits(_T_3452, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3454 = eq(btb_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3455 = bits(_T_3454, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3456 = eq(btb_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3457 = bits(_T_3456, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3458 = eq(btb_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3459 = bits(_T_3458, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3460 = eq(btb_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3461 = bits(_T_3460, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3462 = eq(btb_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3463 = bits(_T_3462, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3464 = eq(btb_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3465 = bits(_T_3464, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3466 = eq(btb_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3467 = bits(_T_3466, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3468 = eq(btb_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3469 = bits(_T_3468, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3470 = eq(btb_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3471 = bits(_T_3470, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3472 = eq(btb_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3473 = bits(_T_3472, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3474 = eq(btb_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3475 = bits(_T_3474, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3476 = eq(btb_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3477 = bits(_T_3476, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3478 = eq(btb_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3479 = bits(_T_3478, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3480 = eq(btb_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3481 = bits(_T_3480, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3482 = eq(btb_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3483 = bits(_T_3482, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3484 = eq(btb_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3485 = bits(_T_3484, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3486 = eq(btb_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3487 = bits(_T_3486, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3488 = eq(btb_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3489 = bits(_T_3488, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3490 = eq(btb_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3491 = bits(_T_3490, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3492 = eq(btb_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3493 = bits(_T_3492, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3494 = eq(btb_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3495 = bits(_T_3494, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3496 = eq(btb_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3497 = bits(_T_3496, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3498 = eq(btb_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3499 = bits(_T_3498, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3500 = eq(btb_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3501 = bits(_T_3500, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3502 = eq(btb_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3503 = bits(_T_3502, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3504 = eq(btb_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3505 = bits(_T_3504, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3506 = eq(btb_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3507 = bits(_T_3506, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3508 = eq(btb_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3509 = bits(_T_3508, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3510 = eq(btb_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3511 = bits(_T_3510, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3512 = eq(btb_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3513 = bits(_T_3512, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3514 = eq(btb_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3515 = bits(_T_3514, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3516 = eq(btb_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3517 = bits(_T_3516, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3518 = eq(btb_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3519 = bits(_T_3518, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3520 = eq(btb_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3521 = bits(_T_3520, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3522 = eq(btb_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3523 = bits(_T_3522, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3524 = eq(btb_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3525 = bits(_T_3524, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3526 = eq(btb_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3527 = bits(_T_3526, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3528 = eq(btb_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3529 = bits(_T_3528, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3530 = eq(btb_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3531 = bits(_T_3530, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3532 = eq(btb_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3533 = bits(_T_3532, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3534 = eq(btb_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3535 = bits(_T_3534, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3536 = eq(btb_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3537 = bits(_T_3536, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3538 = eq(btb_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3539 = bits(_T_3538, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3540 = eq(btb_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3541 = bits(_T_3540, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3542 = eq(btb_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3543 = bits(_T_3542, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3544 = eq(btb_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3545 = bits(_T_3544, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3546 = eq(btb_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3547 = bits(_T_3546, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3548 = eq(btb_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3549 = bits(_T_3548, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3550 = eq(btb_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3551 = bits(_T_3550, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3552 = eq(btb_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3553 = bits(_T_3552, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3554 = eq(btb_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3555 = bits(_T_3554, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3556 = eq(btb_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3557 = bits(_T_3556, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3558 = eq(btb_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3559 = bits(_T_3558, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3560 = eq(btb_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3561 = bits(_T_3560, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3562 = eq(btb_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3563 = bits(_T_3562, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3564 = eq(btb_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3565 = bits(_T_3564, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3566 = eq(btb_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3567 = bits(_T_3566, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3568 = eq(btb_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3569 = bits(_T_3568, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3570 = eq(btb_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3571 = bits(_T_3570, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3572 = eq(btb_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3573 = bits(_T_3572, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3574 = eq(btb_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3575 = bits(_T_3574, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3576 = eq(btb_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3577 = bits(_T_3576, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3578 = eq(btb_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3579 = bits(_T_3578, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3580 = eq(btb_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3581 = bits(_T_3580, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3582 = eq(btb_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3583 = bits(_T_3582, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3584 = eq(btb_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3585 = bits(_T_3584, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3586 = eq(btb_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3587 = bits(_T_3586, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3588 = eq(btb_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3589 = bits(_T_3588, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3590 = eq(btb_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3591 = bits(_T_3590, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3592 = eq(btb_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3593 = bits(_T_3592, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3594 = eq(btb_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3595 = bits(_T_3594, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3596 = eq(btb_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3597 = bits(_T_3596, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3598 = eq(btb_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3599 = bits(_T_3598, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3600 = eq(btb_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3601 = bits(_T_3600, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3602 = eq(btb_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3603 = bits(_T_3602, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3604 = eq(btb_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3605 = bits(_T_3604, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3606 = eq(btb_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3607 = bits(_T_3606, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3608 = eq(btb_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3609 = bits(_T_3608, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3610 = eq(btb_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3611 = bits(_T_3610, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3612 = eq(btb_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3613 = bits(_T_3612, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3614 = eq(btb_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3615 = bits(_T_3614, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3616 = eq(btb_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3617 = bits(_T_3616, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3618 = eq(btb_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3619 = bits(_T_3618, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3620 = eq(btb_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3621 = bits(_T_3620, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3622 = eq(btb_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3623 = bits(_T_3622, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3624 = eq(btb_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3625 = bits(_T_3624, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3626 = eq(btb_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3627 = bits(_T_3626, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3628 = eq(btb_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3629 = bits(_T_3628, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3630 = eq(btb_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3631 = bits(_T_3630, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3632 = eq(btb_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3633 = bits(_T_3632, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3634 = eq(btb_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3635 = bits(_T_3634, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3636 = eq(btb_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3637 = bits(_T_3636, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3638 = eq(btb_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3639 = bits(_T_3638, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3640 = eq(btb_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3641 = bits(_T_3640, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3642 = eq(btb_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3643 = bits(_T_3642, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3644 = eq(btb_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3645 = bits(_T_3644, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3646 = eq(btb_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 436:77] + node _T_3647 = bits(_T_3646, 0, 0) @[el2_ifu_bp_ctl.scala 436:85] + node _T_3648 = mux(_T_3137, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3649 = mux(_T_3139, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3650 = mux(_T_3141, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3651 = mux(_T_3143, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3652 = mux(_T_3145, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3653 = mux(_T_3147, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3654 = mux(_T_3149, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3655 = mux(_T_3151, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3656 = mux(_T_3153, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3657 = mux(_T_3155, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3658 = mux(_T_3157, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3659 = mux(_T_3159, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3660 = mux(_T_3161, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3661 = mux(_T_3163, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3662 = mux(_T_3165, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3663 = mux(_T_3167, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3664 = mux(_T_3169, btb_bank0_rd_data_way1_out_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3665 = mux(_T_3171, btb_bank0_rd_data_way1_out_17, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3666 = mux(_T_3173, btb_bank0_rd_data_way1_out_18, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3667 = mux(_T_3175, btb_bank0_rd_data_way1_out_19, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3668 = mux(_T_3177, btb_bank0_rd_data_way1_out_20, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3669 = mux(_T_3179, btb_bank0_rd_data_way1_out_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3670 = mux(_T_3181, btb_bank0_rd_data_way1_out_22, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3671 = mux(_T_3183, btb_bank0_rd_data_way1_out_23, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3672 = mux(_T_3185, btb_bank0_rd_data_way1_out_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3673 = mux(_T_3187, btb_bank0_rd_data_way1_out_25, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3674 = mux(_T_3189, btb_bank0_rd_data_way1_out_26, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3675 = mux(_T_3191, btb_bank0_rd_data_way1_out_27, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3676 = mux(_T_3193, btb_bank0_rd_data_way1_out_28, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3677 = mux(_T_3195, btb_bank0_rd_data_way1_out_29, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3678 = mux(_T_3197, btb_bank0_rd_data_way1_out_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3679 = mux(_T_3199, btb_bank0_rd_data_way1_out_31, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3680 = mux(_T_3201, btb_bank0_rd_data_way1_out_32, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3681 = mux(_T_3203, btb_bank0_rd_data_way1_out_33, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3682 = mux(_T_3205, btb_bank0_rd_data_way1_out_34, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3683 = mux(_T_3207, btb_bank0_rd_data_way1_out_35, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3684 = mux(_T_3209, btb_bank0_rd_data_way1_out_36, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3685 = mux(_T_3211, btb_bank0_rd_data_way1_out_37, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3686 = mux(_T_3213, btb_bank0_rd_data_way1_out_38, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3687 = mux(_T_3215, btb_bank0_rd_data_way1_out_39, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3688 = mux(_T_3217, btb_bank0_rd_data_way1_out_40, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3689 = mux(_T_3219, btb_bank0_rd_data_way1_out_41, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3690 = mux(_T_3221, btb_bank0_rd_data_way1_out_42, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3691 = mux(_T_3223, btb_bank0_rd_data_way1_out_43, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3692 = mux(_T_3225, btb_bank0_rd_data_way1_out_44, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3693 = mux(_T_3227, btb_bank0_rd_data_way1_out_45, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3694 = mux(_T_3229, btb_bank0_rd_data_way1_out_46, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3695 = mux(_T_3231, btb_bank0_rd_data_way1_out_47, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3696 = mux(_T_3233, btb_bank0_rd_data_way1_out_48, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3697 = mux(_T_3235, btb_bank0_rd_data_way1_out_49, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3698 = mux(_T_3237, btb_bank0_rd_data_way1_out_50, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3699 = mux(_T_3239, btb_bank0_rd_data_way1_out_51, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3700 = mux(_T_3241, btb_bank0_rd_data_way1_out_52, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3701 = mux(_T_3243, btb_bank0_rd_data_way1_out_53, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3702 = mux(_T_3245, btb_bank0_rd_data_way1_out_54, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3703 = mux(_T_3247, btb_bank0_rd_data_way1_out_55, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3704 = mux(_T_3249, btb_bank0_rd_data_way1_out_56, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3705 = mux(_T_3251, btb_bank0_rd_data_way1_out_57, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3706 = mux(_T_3253, btb_bank0_rd_data_way1_out_58, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3707 = mux(_T_3255, btb_bank0_rd_data_way1_out_59, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3708 = mux(_T_3257, btb_bank0_rd_data_way1_out_60, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3709 = mux(_T_3259, btb_bank0_rd_data_way1_out_61, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3710 = mux(_T_3261, btb_bank0_rd_data_way1_out_62, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3711 = mux(_T_3263, btb_bank0_rd_data_way1_out_63, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3712 = mux(_T_3265, btb_bank0_rd_data_way1_out_64, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3713 = mux(_T_3267, btb_bank0_rd_data_way1_out_65, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3714 = mux(_T_3269, btb_bank0_rd_data_way1_out_66, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3715 = mux(_T_3271, btb_bank0_rd_data_way1_out_67, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3716 = mux(_T_3273, btb_bank0_rd_data_way1_out_68, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3717 = mux(_T_3275, btb_bank0_rd_data_way1_out_69, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3718 = mux(_T_3277, btb_bank0_rd_data_way1_out_70, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3719 = mux(_T_3279, btb_bank0_rd_data_way1_out_71, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3720 = mux(_T_3281, btb_bank0_rd_data_way1_out_72, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3721 = mux(_T_3283, btb_bank0_rd_data_way1_out_73, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3722 = mux(_T_3285, btb_bank0_rd_data_way1_out_74, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3723 = mux(_T_3287, btb_bank0_rd_data_way1_out_75, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3724 = mux(_T_3289, btb_bank0_rd_data_way1_out_76, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3725 = mux(_T_3291, btb_bank0_rd_data_way1_out_77, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3726 = mux(_T_3293, btb_bank0_rd_data_way1_out_78, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3727 = mux(_T_3295, btb_bank0_rd_data_way1_out_79, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3728 = mux(_T_3297, btb_bank0_rd_data_way1_out_80, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3729 = mux(_T_3299, btb_bank0_rd_data_way1_out_81, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3730 = mux(_T_3301, btb_bank0_rd_data_way1_out_82, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3731 = mux(_T_3303, btb_bank0_rd_data_way1_out_83, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3732 = mux(_T_3305, btb_bank0_rd_data_way1_out_84, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3733 = mux(_T_3307, btb_bank0_rd_data_way1_out_85, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3734 = mux(_T_3309, btb_bank0_rd_data_way1_out_86, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3735 = mux(_T_3311, btb_bank0_rd_data_way1_out_87, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3736 = mux(_T_3313, btb_bank0_rd_data_way1_out_88, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3737 = mux(_T_3315, btb_bank0_rd_data_way1_out_89, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3738 = mux(_T_3317, btb_bank0_rd_data_way1_out_90, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3739 = mux(_T_3319, btb_bank0_rd_data_way1_out_91, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3740 = mux(_T_3321, btb_bank0_rd_data_way1_out_92, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3741 = mux(_T_3323, btb_bank0_rd_data_way1_out_93, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3742 = mux(_T_3325, btb_bank0_rd_data_way1_out_94, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3743 = mux(_T_3327, btb_bank0_rd_data_way1_out_95, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3744 = mux(_T_3329, btb_bank0_rd_data_way1_out_96, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3745 = mux(_T_3331, btb_bank0_rd_data_way1_out_97, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3746 = mux(_T_3333, btb_bank0_rd_data_way1_out_98, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3747 = mux(_T_3335, btb_bank0_rd_data_way1_out_99, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3748 = mux(_T_3337, btb_bank0_rd_data_way1_out_100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3749 = mux(_T_3339, btb_bank0_rd_data_way1_out_101, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3750 = mux(_T_3341, btb_bank0_rd_data_way1_out_102, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3751 = mux(_T_3343, btb_bank0_rd_data_way1_out_103, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3752 = mux(_T_3345, btb_bank0_rd_data_way1_out_104, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3753 = mux(_T_3347, btb_bank0_rd_data_way1_out_105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3754 = mux(_T_3349, btb_bank0_rd_data_way1_out_106, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3755 = mux(_T_3351, btb_bank0_rd_data_way1_out_107, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3756 = mux(_T_3353, btb_bank0_rd_data_way1_out_108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3757 = mux(_T_3355, btb_bank0_rd_data_way1_out_109, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3758 = mux(_T_3357, btb_bank0_rd_data_way1_out_110, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3759 = mux(_T_3359, btb_bank0_rd_data_way1_out_111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3760 = mux(_T_3361, btb_bank0_rd_data_way1_out_112, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3761 = mux(_T_3363, btb_bank0_rd_data_way1_out_113, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3762 = mux(_T_3365, btb_bank0_rd_data_way1_out_114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3763 = mux(_T_3367, btb_bank0_rd_data_way1_out_115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3764 = mux(_T_3369, btb_bank0_rd_data_way1_out_116, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3765 = mux(_T_3371, btb_bank0_rd_data_way1_out_117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3766 = mux(_T_3373, btb_bank0_rd_data_way1_out_118, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3767 = mux(_T_3375, btb_bank0_rd_data_way1_out_119, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3768 = mux(_T_3377, btb_bank0_rd_data_way1_out_120, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3769 = mux(_T_3379, btb_bank0_rd_data_way1_out_121, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3770 = mux(_T_3381, btb_bank0_rd_data_way1_out_122, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3771 = mux(_T_3383, btb_bank0_rd_data_way1_out_123, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3772 = mux(_T_3385, btb_bank0_rd_data_way1_out_124, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3773 = mux(_T_3387, btb_bank0_rd_data_way1_out_125, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3774 = mux(_T_3389, btb_bank0_rd_data_way1_out_126, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3775 = mux(_T_3391, btb_bank0_rd_data_way1_out_127, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3776 = mux(_T_3393, btb_bank0_rd_data_way1_out_128, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3777 = mux(_T_3395, btb_bank0_rd_data_way1_out_129, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3778 = mux(_T_3397, btb_bank0_rd_data_way1_out_130, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3779 = mux(_T_3399, btb_bank0_rd_data_way1_out_131, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3780 = mux(_T_3401, btb_bank0_rd_data_way1_out_132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3781 = mux(_T_3403, btb_bank0_rd_data_way1_out_133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3782 = mux(_T_3405, btb_bank0_rd_data_way1_out_134, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3783 = mux(_T_3407, btb_bank0_rd_data_way1_out_135, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3784 = mux(_T_3409, btb_bank0_rd_data_way1_out_136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3785 = mux(_T_3411, btb_bank0_rd_data_way1_out_137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3786 = mux(_T_3413, btb_bank0_rd_data_way1_out_138, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3787 = mux(_T_3415, btb_bank0_rd_data_way1_out_139, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3788 = mux(_T_3417, btb_bank0_rd_data_way1_out_140, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3789 = mux(_T_3419, btb_bank0_rd_data_way1_out_141, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3790 = mux(_T_3421, btb_bank0_rd_data_way1_out_142, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3791 = mux(_T_3423, btb_bank0_rd_data_way1_out_143, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3792 = mux(_T_3425, btb_bank0_rd_data_way1_out_144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3793 = mux(_T_3427, btb_bank0_rd_data_way1_out_145, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3794 = mux(_T_3429, btb_bank0_rd_data_way1_out_146, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3795 = mux(_T_3431, btb_bank0_rd_data_way1_out_147, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3796 = mux(_T_3433, btb_bank0_rd_data_way1_out_148, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3797 = mux(_T_3435, btb_bank0_rd_data_way1_out_149, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3798 = mux(_T_3437, btb_bank0_rd_data_way1_out_150, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3799 = mux(_T_3439, btb_bank0_rd_data_way1_out_151, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3800 = mux(_T_3441, btb_bank0_rd_data_way1_out_152, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3801 = mux(_T_3443, btb_bank0_rd_data_way1_out_153, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3802 = mux(_T_3445, btb_bank0_rd_data_way1_out_154, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3803 = mux(_T_3447, btb_bank0_rd_data_way1_out_155, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3804 = mux(_T_3449, btb_bank0_rd_data_way1_out_156, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3805 = mux(_T_3451, btb_bank0_rd_data_way1_out_157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3806 = mux(_T_3453, btb_bank0_rd_data_way1_out_158, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3807 = mux(_T_3455, btb_bank0_rd_data_way1_out_159, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3808 = mux(_T_3457, btb_bank0_rd_data_way1_out_160, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3809 = mux(_T_3459, btb_bank0_rd_data_way1_out_161, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3810 = mux(_T_3461, btb_bank0_rd_data_way1_out_162, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3811 = mux(_T_3463, btb_bank0_rd_data_way1_out_163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3812 = mux(_T_3465, btb_bank0_rd_data_way1_out_164, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3813 = mux(_T_3467, btb_bank0_rd_data_way1_out_165, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3814 = mux(_T_3469, btb_bank0_rd_data_way1_out_166, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3815 = mux(_T_3471, btb_bank0_rd_data_way1_out_167, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3816 = mux(_T_3473, btb_bank0_rd_data_way1_out_168, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3817 = mux(_T_3475, btb_bank0_rd_data_way1_out_169, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3818 = mux(_T_3477, btb_bank0_rd_data_way1_out_170, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3819 = mux(_T_3479, btb_bank0_rd_data_way1_out_171, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3820 = mux(_T_3481, btb_bank0_rd_data_way1_out_172, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3821 = mux(_T_3483, btb_bank0_rd_data_way1_out_173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3822 = mux(_T_3485, btb_bank0_rd_data_way1_out_174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3823 = mux(_T_3487, btb_bank0_rd_data_way1_out_175, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3824 = mux(_T_3489, btb_bank0_rd_data_way1_out_176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3825 = mux(_T_3491, btb_bank0_rd_data_way1_out_177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3826 = mux(_T_3493, btb_bank0_rd_data_way1_out_178, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3827 = mux(_T_3495, btb_bank0_rd_data_way1_out_179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3828 = mux(_T_3497, btb_bank0_rd_data_way1_out_180, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3829 = mux(_T_3499, btb_bank0_rd_data_way1_out_181, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3830 = mux(_T_3501, btb_bank0_rd_data_way1_out_182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3831 = mux(_T_3503, btb_bank0_rd_data_way1_out_183, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3832 = mux(_T_3505, btb_bank0_rd_data_way1_out_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3833 = mux(_T_3507, btb_bank0_rd_data_way1_out_185, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3834 = mux(_T_3509, btb_bank0_rd_data_way1_out_186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3835 = mux(_T_3511, btb_bank0_rd_data_way1_out_187, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3836 = mux(_T_3513, btb_bank0_rd_data_way1_out_188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3837 = mux(_T_3515, btb_bank0_rd_data_way1_out_189, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3838 = mux(_T_3517, btb_bank0_rd_data_way1_out_190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3839 = mux(_T_3519, btb_bank0_rd_data_way1_out_191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3840 = mux(_T_3521, btb_bank0_rd_data_way1_out_192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3841 = mux(_T_3523, btb_bank0_rd_data_way1_out_193, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3842 = mux(_T_3525, btb_bank0_rd_data_way1_out_194, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3843 = mux(_T_3527, btb_bank0_rd_data_way1_out_195, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3844 = mux(_T_3529, btb_bank0_rd_data_way1_out_196, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3845 = mux(_T_3531, btb_bank0_rd_data_way1_out_197, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3846 = mux(_T_3533, btb_bank0_rd_data_way1_out_198, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3847 = mux(_T_3535, btb_bank0_rd_data_way1_out_199, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3848 = mux(_T_3537, btb_bank0_rd_data_way1_out_200, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3849 = mux(_T_3539, btb_bank0_rd_data_way1_out_201, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3850 = mux(_T_3541, btb_bank0_rd_data_way1_out_202, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3851 = mux(_T_3543, btb_bank0_rd_data_way1_out_203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3852 = mux(_T_3545, btb_bank0_rd_data_way1_out_204, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3853 = mux(_T_3547, btb_bank0_rd_data_way1_out_205, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3854 = mux(_T_3549, btb_bank0_rd_data_way1_out_206, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3855 = mux(_T_3551, btb_bank0_rd_data_way1_out_207, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3856 = mux(_T_3553, btb_bank0_rd_data_way1_out_208, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3857 = mux(_T_3555, btb_bank0_rd_data_way1_out_209, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3858 = mux(_T_3557, btb_bank0_rd_data_way1_out_210, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3859 = mux(_T_3559, btb_bank0_rd_data_way1_out_211, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3860 = mux(_T_3561, btb_bank0_rd_data_way1_out_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3861 = mux(_T_3563, btb_bank0_rd_data_way1_out_213, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3862 = mux(_T_3565, btb_bank0_rd_data_way1_out_214, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3863 = mux(_T_3567, btb_bank0_rd_data_way1_out_215, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3864 = mux(_T_3569, btb_bank0_rd_data_way1_out_216, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3865 = mux(_T_3571, btb_bank0_rd_data_way1_out_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3866 = mux(_T_3573, btb_bank0_rd_data_way1_out_218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3867 = mux(_T_3575, btb_bank0_rd_data_way1_out_219, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3868 = mux(_T_3577, btb_bank0_rd_data_way1_out_220, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3869 = mux(_T_3579, btb_bank0_rd_data_way1_out_221, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3870 = mux(_T_3581, btb_bank0_rd_data_way1_out_222, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3871 = mux(_T_3583, btb_bank0_rd_data_way1_out_223, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3872 = mux(_T_3585, btb_bank0_rd_data_way1_out_224, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3873 = mux(_T_3587, btb_bank0_rd_data_way1_out_225, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3874 = mux(_T_3589, btb_bank0_rd_data_way1_out_226, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3875 = mux(_T_3591, btb_bank0_rd_data_way1_out_227, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3876 = mux(_T_3593, btb_bank0_rd_data_way1_out_228, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3877 = mux(_T_3595, btb_bank0_rd_data_way1_out_229, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3878 = mux(_T_3597, btb_bank0_rd_data_way1_out_230, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3879 = mux(_T_3599, btb_bank0_rd_data_way1_out_231, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3880 = mux(_T_3601, btb_bank0_rd_data_way1_out_232, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3881 = mux(_T_3603, btb_bank0_rd_data_way1_out_233, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3882 = mux(_T_3605, btb_bank0_rd_data_way1_out_234, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3883 = mux(_T_3607, btb_bank0_rd_data_way1_out_235, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3884 = mux(_T_3609, btb_bank0_rd_data_way1_out_236, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3885 = mux(_T_3611, btb_bank0_rd_data_way1_out_237, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3886 = mux(_T_3613, btb_bank0_rd_data_way1_out_238, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3887 = mux(_T_3615, btb_bank0_rd_data_way1_out_239, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3888 = mux(_T_3617, btb_bank0_rd_data_way1_out_240, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3889 = mux(_T_3619, btb_bank0_rd_data_way1_out_241, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3890 = mux(_T_3621, btb_bank0_rd_data_way1_out_242, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3891 = mux(_T_3623, btb_bank0_rd_data_way1_out_243, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3892 = mux(_T_3625, btb_bank0_rd_data_way1_out_244, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3893 = mux(_T_3627, btb_bank0_rd_data_way1_out_245, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3894 = mux(_T_3629, btb_bank0_rd_data_way1_out_246, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3895 = mux(_T_3631, btb_bank0_rd_data_way1_out_247, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3896 = mux(_T_3633, btb_bank0_rd_data_way1_out_248, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3897 = mux(_T_3635, btb_bank0_rd_data_way1_out_249, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3898 = mux(_T_3637, btb_bank0_rd_data_way1_out_250, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3899 = mux(_T_3639, btb_bank0_rd_data_way1_out_251, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3900 = mux(_T_3641, btb_bank0_rd_data_way1_out_252, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3901 = mux(_T_3643, btb_bank0_rd_data_way1_out_253, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3902 = mux(_T_3645, btb_bank0_rd_data_way1_out_254, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3903 = mux(_T_3647, btb_bank0_rd_data_way1_out_255, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3904 = or(_T_3648, _T_3649) @[Mux.scala 27:72] node _T_3905 = or(_T_3904, _T_3650) @[Mux.scala 27:72] node _T_3906 = or(_T_3905, _T_3651) @[Mux.scala 27:72] node _T_3907 = or(_T_3906, _T_3652) @[Mux.scala 27:72] @@ -37514,779 +37579,779 @@ circuit el2_ifu : node _T_4155 = or(_T_4154, _T_3900) @[Mux.scala 27:72] node _T_4156 = or(_T_4155, _T_3901) @[Mux.scala 27:72] node _T_4157 = or(_T_4156, _T_3902) @[Mux.scala 27:72] - wire _T_4158 : UInt @[Mux.scala 27:72] - _T_4158 <= _T_4157 @[Mux.scala 27:72] - btb_bank0_rd_data_way1_f <= _T_4158 @[el2_ifu_bp_ctl.scala 431:28] - node _T_4159 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4160 = bits(_T_4159, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4161 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4162 = bits(_T_4161, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4163 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4164 = bits(_T_4163, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4165 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4166 = bits(_T_4165, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4167 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4168 = bits(_T_4167, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4169 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4170 = bits(_T_4169, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4171 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4172 = bits(_T_4171, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4173 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4174 = bits(_T_4173, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4175 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4176 = bits(_T_4175, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4177 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4178 = bits(_T_4177, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4179 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4180 = bits(_T_4179, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4181 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4182 = bits(_T_4181, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4183 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4184 = bits(_T_4183, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4185 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4186 = bits(_T_4185, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4187 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4188 = bits(_T_4187, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4189 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4190 = bits(_T_4189, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4191 = eq(btb_rd_addr_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4192 = bits(_T_4191, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4193 = eq(btb_rd_addr_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4194 = bits(_T_4193, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4195 = eq(btb_rd_addr_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4196 = bits(_T_4195, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4197 = eq(btb_rd_addr_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4198 = bits(_T_4197, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4199 = eq(btb_rd_addr_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4200 = bits(_T_4199, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4201 = eq(btb_rd_addr_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4202 = bits(_T_4201, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4203 = eq(btb_rd_addr_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4204 = bits(_T_4203, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4205 = eq(btb_rd_addr_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4206 = bits(_T_4205, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4207 = eq(btb_rd_addr_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4208 = bits(_T_4207, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4209 = eq(btb_rd_addr_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4210 = bits(_T_4209, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4211 = eq(btb_rd_addr_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4212 = bits(_T_4211, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4213 = eq(btb_rd_addr_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4214 = bits(_T_4213, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4215 = eq(btb_rd_addr_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4216 = bits(_T_4215, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4217 = eq(btb_rd_addr_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4218 = bits(_T_4217, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4219 = eq(btb_rd_addr_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4220 = bits(_T_4219, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4221 = eq(btb_rd_addr_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4222 = bits(_T_4221, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4223 = eq(btb_rd_addr_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4224 = bits(_T_4223, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4225 = eq(btb_rd_addr_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4226 = bits(_T_4225, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4227 = eq(btb_rd_addr_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4228 = bits(_T_4227, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4229 = eq(btb_rd_addr_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4230 = bits(_T_4229, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4231 = eq(btb_rd_addr_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4232 = bits(_T_4231, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4233 = eq(btb_rd_addr_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4234 = bits(_T_4233, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4235 = eq(btb_rd_addr_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4236 = bits(_T_4235, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4237 = eq(btb_rd_addr_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4238 = bits(_T_4237, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4239 = eq(btb_rd_addr_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4240 = bits(_T_4239, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4241 = eq(btb_rd_addr_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4242 = bits(_T_4241, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4243 = eq(btb_rd_addr_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4244 = bits(_T_4243, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4245 = eq(btb_rd_addr_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4246 = bits(_T_4245, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4247 = eq(btb_rd_addr_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4248 = bits(_T_4247, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4249 = eq(btb_rd_addr_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4250 = bits(_T_4249, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4251 = eq(btb_rd_addr_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4252 = bits(_T_4251, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4253 = eq(btb_rd_addr_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4254 = bits(_T_4253, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4255 = eq(btb_rd_addr_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4256 = bits(_T_4255, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4257 = eq(btb_rd_addr_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4258 = bits(_T_4257, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4259 = eq(btb_rd_addr_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4260 = bits(_T_4259, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4261 = eq(btb_rd_addr_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4262 = bits(_T_4261, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4263 = eq(btb_rd_addr_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4264 = bits(_T_4263, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4265 = eq(btb_rd_addr_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4266 = bits(_T_4265, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4267 = eq(btb_rd_addr_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4268 = bits(_T_4267, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4269 = eq(btb_rd_addr_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4270 = bits(_T_4269, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4271 = eq(btb_rd_addr_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4272 = bits(_T_4271, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4273 = eq(btb_rd_addr_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4274 = bits(_T_4273, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4275 = eq(btb_rd_addr_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4276 = bits(_T_4275, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4277 = eq(btb_rd_addr_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4278 = bits(_T_4277, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4279 = eq(btb_rd_addr_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4280 = bits(_T_4279, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4281 = eq(btb_rd_addr_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4282 = bits(_T_4281, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4283 = eq(btb_rd_addr_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4284 = bits(_T_4283, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4285 = eq(btb_rd_addr_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4286 = bits(_T_4285, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4287 = eq(btb_rd_addr_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4288 = bits(_T_4287, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4289 = eq(btb_rd_addr_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4290 = bits(_T_4289, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4291 = eq(btb_rd_addr_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4292 = bits(_T_4291, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4293 = eq(btb_rd_addr_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4294 = bits(_T_4293, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4295 = eq(btb_rd_addr_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4296 = bits(_T_4295, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4297 = eq(btb_rd_addr_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4298 = bits(_T_4297, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4299 = eq(btb_rd_addr_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4300 = bits(_T_4299, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4301 = eq(btb_rd_addr_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4302 = bits(_T_4301, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4303 = eq(btb_rd_addr_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4304 = bits(_T_4303, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4305 = eq(btb_rd_addr_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4306 = bits(_T_4305, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4307 = eq(btb_rd_addr_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4308 = bits(_T_4307, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4309 = eq(btb_rd_addr_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4310 = bits(_T_4309, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4311 = eq(btb_rd_addr_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4312 = bits(_T_4311, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4313 = eq(btb_rd_addr_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4314 = bits(_T_4313, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4315 = eq(btb_rd_addr_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4316 = bits(_T_4315, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4317 = eq(btb_rd_addr_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4318 = bits(_T_4317, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4319 = eq(btb_rd_addr_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4320 = bits(_T_4319, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4321 = eq(btb_rd_addr_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4322 = bits(_T_4321, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4323 = eq(btb_rd_addr_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4324 = bits(_T_4323, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4325 = eq(btb_rd_addr_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4326 = bits(_T_4325, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4327 = eq(btb_rd_addr_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4328 = bits(_T_4327, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4329 = eq(btb_rd_addr_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4330 = bits(_T_4329, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4331 = eq(btb_rd_addr_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4332 = bits(_T_4331, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4333 = eq(btb_rd_addr_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4334 = bits(_T_4333, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4335 = eq(btb_rd_addr_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4336 = bits(_T_4335, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4337 = eq(btb_rd_addr_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4338 = bits(_T_4337, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4339 = eq(btb_rd_addr_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4340 = bits(_T_4339, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4341 = eq(btb_rd_addr_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4342 = bits(_T_4341, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4343 = eq(btb_rd_addr_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4344 = bits(_T_4343, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4345 = eq(btb_rd_addr_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4346 = bits(_T_4345, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4347 = eq(btb_rd_addr_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4348 = bits(_T_4347, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4349 = eq(btb_rd_addr_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4350 = bits(_T_4349, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4351 = eq(btb_rd_addr_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4352 = bits(_T_4351, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4353 = eq(btb_rd_addr_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4354 = bits(_T_4353, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4355 = eq(btb_rd_addr_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4356 = bits(_T_4355, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4357 = eq(btb_rd_addr_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4358 = bits(_T_4357, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4359 = eq(btb_rd_addr_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4360 = bits(_T_4359, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4361 = eq(btb_rd_addr_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4362 = bits(_T_4361, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4363 = eq(btb_rd_addr_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4364 = bits(_T_4363, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4365 = eq(btb_rd_addr_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4366 = bits(_T_4365, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4367 = eq(btb_rd_addr_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4368 = bits(_T_4367, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4369 = eq(btb_rd_addr_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4370 = bits(_T_4369, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4371 = eq(btb_rd_addr_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4372 = bits(_T_4371, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4373 = eq(btb_rd_addr_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4374 = bits(_T_4373, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4375 = eq(btb_rd_addr_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4376 = bits(_T_4375, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4377 = eq(btb_rd_addr_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4378 = bits(_T_4377, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4379 = eq(btb_rd_addr_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4380 = bits(_T_4379, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4381 = eq(btb_rd_addr_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4382 = bits(_T_4381, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4383 = eq(btb_rd_addr_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4384 = bits(_T_4383, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4385 = eq(btb_rd_addr_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4386 = bits(_T_4385, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4387 = eq(btb_rd_addr_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4388 = bits(_T_4387, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4389 = eq(btb_rd_addr_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4390 = bits(_T_4389, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4391 = eq(btb_rd_addr_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4392 = bits(_T_4391, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4393 = eq(btb_rd_addr_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4394 = bits(_T_4393, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4395 = eq(btb_rd_addr_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4396 = bits(_T_4395, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4397 = eq(btb_rd_addr_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4398 = bits(_T_4397, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4399 = eq(btb_rd_addr_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4400 = bits(_T_4399, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4401 = eq(btb_rd_addr_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4402 = bits(_T_4401, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4403 = eq(btb_rd_addr_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4404 = bits(_T_4403, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4405 = eq(btb_rd_addr_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4406 = bits(_T_4405, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4407 = eq(btb_rd_addr_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4408 = bits(_T_4407, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4409 = eq(btb_rd_addr_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4410 = bits(_T_4409, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4411 = eq(btb_rd_addr_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4412 = bits(_T_4411, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4413 = eq(btb_rd_addr_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4414 = bits(_T_4413, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4415 = eq(btb_rd_addr_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4416 = bits(_T_4415, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4417 = eq(btb_rd_addr_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4418 = bits(_T_4417, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4419 = eq(btb_rd_addr_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4420 = bits(_T_4419, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4421 = eq(btb_rd_addr_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4422 = bits(_T_4421, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4423 = eq(btb_rd_addr_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4424 = bits(_T_4423, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4425 = eq(btb_rd_addr_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4426 = bits(_T_4425, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4427 = eq(btb_rd_addr_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4428 = bits(_T_4427, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4429 = eq(btb_rd_addr_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4430 = bits(_T_4429, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4431 = eq(btb_rd_addr_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4432 = bits(_T_4431, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4433 = eq(btb_rd_addr_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4434 = bits(_T_4433, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4435 = eq(btb_rd_addr_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4436 = bits(_T_4435, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4437 = eq(btb_rd_addr_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4438 = bits(_T_4437, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4439 = eq(btb_rd_addr_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4440 = bits(_T_4439, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4441 = eq(btb_rd_addr_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4442 = bits(_T_4441, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4443 = eq(btb_rd_addr_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4444 = bits(_T_4443, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4445 = eq(btb_rd_addr_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4446 = bits(_T_4445, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4447 = eq(btb_rd_addr_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4448 = bits(_T_4447, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4449 = eq(btb_rd_addr_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4450 = bits(_T_4449, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4451 = eq(btb_rd_addr_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4452 = bits(_T_4451, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4453 = eq(btb_rd_addr_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4454 = bits(_T_4453, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4455 = eq(btb_rd_addr_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4456 = bits(_T_4455, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4457 = eq(btb_rd_addr_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4458 = bits(_T_4457, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4459 = eq(btb_rd_addr_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4460 = bits(_T_4459, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4461 = eq(btb_rd_addr_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4462 = bits(_T_4461, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4463 = eq(btb_rd_addr_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4464 = bits(_T_4463, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4465 = eq(btb_rd_addr_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4466 = bits(_T_4465, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4467 = eq(btb_rd_addr_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4468 = bits(_T_4467, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4469 = eq(btb_rd_addr_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4470 = bits(_T_4469, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4471 = eq(btb_rd_addr_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4472 = bits(_T_4471, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4473 = eq(btb_rd_addr_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4474 = bits(_T_4473, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4475 = eq(btb_rd_addr_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4476 = bits(_T_4475, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4477 = eq(btb_rd_addr_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4478 = bits(_T_4477, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4479 = eq(btb_rd_addr_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4480 = bits(_T_4479, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4481 = eq(btb_rd_addr_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4482 = bits(_T_4481, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4483 = eq(btb_rd_addr_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4484 = bits(_T_4483, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4485 = eq(btb_rd_addr_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4486 = bits(_T_4485, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4487 = eq(btb_rd_addr_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4488 = bits(_T_4487, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4489 = eq(btb_rd_addr_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4490 = bits(_T_4489, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4491 = eq(btb_rd_addr_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4492 = bits(_T_4491, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4493 = eq(btb_rd_addr_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4494 = bits(_T_4493, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4495 = eq(btb_rd_addr_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4496 = bits(_T_4495, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4497 = eq(btb_rd_addr_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4498 = bits(_T_4497, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4499 = eq(btb_rd_addr_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4500 = bits(_T_4499, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4501 = eq(btb_rd_addr_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4502 = bits(_T_4501, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4503 = eq(btb_rd_addr_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4504 = bits(_T_4503, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4505 = eq(btb_rd_addr_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4506 = bits(_T_4505, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4507 = eq(btb_rd_addr_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4508 = bits(_T_4507, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4509 = eq(btb_rd_addr_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4510 = bits(_T_4509, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4511 = eq(btb_rd_addr_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4512 = bits(_T_4511, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4513 = eq(btb_rd_addr_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4514 = bits(_T_4513, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4515 = eq(btb_rd_addr_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4516 = bits(_T_4515, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4517 = eq(btb_rd_addr_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4518 = bits(_T_4517, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4519 = eq(btb_rd_addr_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4520 = bits(_T_4519, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4521 = eq(btb_rd_addr_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4522 = bits(_T_4521, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4523 = eq(btb_rd_addr_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4524 = bits(_T_4523, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4525 = eq(btb_rd_addr_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4526 = bits(_T_4525, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4527 = eq(btb_rd_addr_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4528 = bits(_T_4527, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4529 = eq(btb_rd_addr_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4530 = bits(_T_4529, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4531 = eq(btb_rd_addr_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4532 = bits(_T_4531, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4533 = eq(btb_rd_addr_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4534 = bits(_T_4533, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4535 = eq(btb_rd_addr_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4536 = bits(_T_4535, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4537 = eq(btb_rd_addr_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4538 = bits(_T_4537, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4539 = eq(btb_rd_addr_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4540 = bits(_T_4539, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4541 = eq(btb_rd_addr_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4542 = bits(_T_4541, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4543 = eq(btb_rd_addr_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4544 = bits(_T_4543, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4545 = eq(btb_rd_addr_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4546 = bits(_T_4545, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4547 = eq(btb_rd_addr_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4548 = bits(_T_4547, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4549 = eq(btb_rd_addr_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4550 = bits(_T_4549, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4551 = eq(btb_rd_addr_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4552 = bits(_T_4551, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4553 = eq(btb_rd_addr_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4554 = bits(_T_4553, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4555 = eq(btb_rd_addr_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4556 = bits(_T_4555, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4557 = eq(btb_rd_addr_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4558 = bits(_T_4557, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4559 = eq(btb_rd_addr_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4560 = bits(_T_4559, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4561 = eq(btb_rd_addr_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4562 = bits(_T_4561, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4563 = eq(btb_rd_addr_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4564 = bits(_T_4563, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4565 = eq(btb_rd_addr_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4566 = bits(_T_4565, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4567 = eq(btb_rd_addr_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4568 = bits(_T_4567, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4569 = eq(btb_rd_addr_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4570 = bits(_T_4569, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4571 = eq(btb_rd_addr_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4572 = bits(_T_4571, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4573 = eq(btb_rd_addr_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4574 = bits(_T_4573, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4575 = eq(btb_rd_addr_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4576 = bits(_T_4575, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4577 = eq(btb_rd_addr_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4578 = bits(_T_4577, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4579 = eq(btb_rd_addr_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4580 = bits(_T_4579, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4581 = eq(btb_rd_addr_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4582 = bits(_T_4581, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4583 = eq(btb_rd_addr_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4584 = bits(_T_4583, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4585 = eq(btb_rd_addr_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4586 = bits(_T_4585, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4587 = eq(btb_rd_addr_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4588 = bits(_T_4587, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4589 = eq(btb_rd_addr_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4590 = bits(_T_4589, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4591 = eq(btb_rd_addr_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4592 = bits(_T_4591, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4593 = eq(btb_rd_addr_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4594 = bits(_T_4593, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4595 = eq(btb_rd_addr_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4596 = bits(_T_4595, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4597 = eq(btb_rd_addr_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4598 = bits(_T_4597, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4599 = eq(btb_rd_addr_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4600 = bits(_T_4599, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4601 = eq(btb_rd_addr_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4602 = bits(_T_4601, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4603 = eq(btb_rd_addr_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4604 = bits(_T_4603, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4605 = eq(btb_rd_addr_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4606 = bits(_T_4605, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4607 = eq(btb_rd_addr_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4608 = bits(_T_4607, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4609 = eq(btb_rd_addr_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4610 = bits(_T_4609, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4611 = eq(btb_rd_addr_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4612 = bits(_T_4611, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4613 = eq(btb_rd_addr_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4614 = bits(_T_4613, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4615 = eq(btb_rd_addr_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4616 = bits(_T_4615, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4617 = eq(btb_rd_addr_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4618 = bits(_T_4617, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4619 = eq(btb_rd_addr_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4620 = bits(_T_4619, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4621 = eq(btb_rd_addr_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4622 = bits(_T_4621, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4623 = eq(btb_rd_addr_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4624 = bits(_T_4623, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4625 = eq(btb_rd_addr_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4626 = bits(_T_4625, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4627 = eq(btb_rd_addr_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4628 = bits(_T_4627, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4629 = eq(btb_rd_addr_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4630 = bits(_T_4629, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4631 = eq(btb_rd_addr_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4632 = bits(_T_4631, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4633 = eq(btb_rd_addr_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4634 = bits(_T_4633, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4635 = eq(btb_rd_addr_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4636 = bits(_T_4635, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4637 = eq(btb_rd_addr_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4638 = bits(_T_4637, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4639 = eq(btb_rd_addr_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4640 = bits(_T_4639, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4641 = eq(btb_rd_addr_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4642 = bits(_T_4641, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4643 = eq(btb_rd_addr_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4644 = bits(_T_4643, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4645 = eq(btb_rd_addr_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4646 = bits(_T_4645, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4647 = eq(btb_rd_addr_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4648 = bits(_T_4647, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4649 = eq(btb_rd_addr_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4650 = bits(_T_4649, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4651 = eq(btb_rd_addr_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4652 = bits(_T_4651, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4653 = eq(btb_rd_addr_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4654 = bits(_T_4653, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4655 = eq(btb_rd_addr_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4656 = bits(_T_4655, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4657 = eq(btb_rd_addr_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4658 = bits(_T_4657, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4659 = eq(btb_rd_addr_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4660 = bits(_T_4659, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4661 = eq(btb_rd_addr_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4662 = bits(_T_4661, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4663 = eq(btb_rd_addr_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4664 = bits(_T_4663, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4665 = eq(btb_rd_addr_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4666 = bits(_T_4665, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4667 = eq(btb_rd_addr_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4668 = bits(_T_4667, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4669 = eq(btb_rd_addr_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 434:83] - node _T_4670 = bits(_T_4669, 0, 0) @[el2_ifu_bp_ctl.scala 434:91] - node _T_4671 = mux(_T_4160, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4672 = mux(_T_4162, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4673 = mux(_T_4164, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4674 = mux(_T_4166, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4675 = mux(_T_4168, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4676 = mux(_T_4170, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4677 = mux(_T_4172, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4678 = mux(_T_4174, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4679 = mux(_T_4176, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4680 = mux(_T_4178, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4681 = mux(_T_4180, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4682 = mux(_T_4182, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4683 = mux(_T_4184, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4684 = mux(_T_4186, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4685 = mux(_T_4188, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4686 = mux(_T_4190, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4687 = mux(_T_4192, btb_bank0_rd_data_way0_out_16, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4688 = mux(_T_4194, btb_bank0_rd_data_way0_out_17, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4689 = mux(_T_4196, btb_bank0_rd_data_way0_out_18, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4690 = mux(_T_4198, btb_bank0_rd_data_way0_out_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4691 = mux(_T_4200, btb_bank0_rd_data_way0_out_20, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4692 = mux(_T_4202, btb_bank0_rd_data_way0_out_21, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4693 = mux(_T_4204, btb_bank0_rd_data_way0_out_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4694 = mux(_T_4206, btb_bank0_rd_data_way0_out_23, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4695 = mux(_T_4208, btb_bank0_rd_data_way0_out_24, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4696 = mux(_T_4210, btb_bank0_rd_data_way0_out_25, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4697 = mux(_T_4212, btb_bank0_rd_data_way0_out_26, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4698 = mux(_T_4214, btb_bank0_rd_data_way0_out_27, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4699 = mux(_T_4216, btb_bank0_rd_data_way0_out_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4700 = mux(_T_4218, btb_bank0_rd_data_way0_out_29, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4701 = mux(_T_4220, btb_bank0_rd_data_way0_out_30, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4702 = mux(_T_4222, btb_bank0_rd_data_way0_out_31, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4703 = mux(_T_4224, btb_bank0_rd_data_way0_out_32, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4704 = mux(_T_4226, btb_bank0_rd_data_way0_out_33, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4705 = mux(_T_4228, btb_bank0_rd_data_way0_out_34, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4706 = mux(_T_4230, btb_bank0_rd_data_way0_out_35, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4707 = mux(_T_4232, btb_bank0_rd_data_way0_out_36, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4708 = mux(_T_4234, btb_bank0_rd_data_way0_out_37, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4709 = mux(_T_4236, btb_bank0_rd_data_way0_out_38, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4710 = mux(_T_4238, btb_bank0_rd_data_way0_out_39, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4711 = mux(_T_4240, btb_bank0_rd_data_way0_out_40, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4712 = mux(_T_4242, btb_bank0_rd_data_way0_out_41, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4713 = mux(_T_4244, btb_bank0_rd_data_way0_out_42, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4714 = mux(_T_4246, btb_bank0_rd_data_way0_out_43, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4715 = mux(_T_4248, btb_bank0_rd_data_way0_out_44, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4716 = mux(_T_4250, btb_bank0_rd_data_way0_out_45, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4717 = mux(_T_4252, btb_bank0_rd_data_way0_out_46, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4718 = mux(_T_4254, btb_bank0_rd_data_way0_out_47, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4719 = mux(_T_4256, btb_bank0_rd_data_way0_out_48, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4720 = mux(_T_4258, btb_bank0_rd_data_way0_out_49, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4721 = mux(_T_4260, btb_bank0_rd_data_way0_out_50, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4722 = mux(_T_4262, btb_bank0_rd_data_way0_out_51, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4723 = mux(_T_4264, btb_bank0_rd_data_way0_out_52, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4724 = mux(_T_4266, btb_bank0_rd_data_way0_out_53, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4725 = mux(_T_4268, btb_bank0_rd_data_way0_out_54, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4726 = mux(_T_4270, btb_bank0_rd_data_way0_out_55, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4727 = mux(_T_4272, btb_bank0_rd_data_way0_out_56, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4728 = mux(_T_4274, btb_bank0_rd_data_way0_out_57, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4729 = mux(_T_4276, btb_bank0_rd_data_way0_out_58, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4730 = mux(_T_4278, btb_bank0_rd_data_way0_out_59, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4731 = mux(_T_4280, btb_bank0_rd_data_way0_out_60, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4732 = mux(_T_4282, btb_bank0_rd_data_way0_out_61, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4733 = mux(_T_4284, btb_bank0_rd_data_way0_out_62, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4734 = mux(_T_4286, btb_bank0_rd_data_way0_out_63, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4735 = mux(_T_4288, btb_bank0_rd_data_way0_out_64, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4736 = mux(_T_4290, btb_bank0_rd_data_way0_out_65, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4737 = mux(_T_4292, btb_bank0_rd_data_way0_out_66, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4738 = mux(_T_4294, btb_bank0_rd_data_way0_out_67, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4739 = mux(_T_4296, btb_bank0_rd_data_way0_out_68, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4740 = mux(_T_4298, btb_bank0_rd_data_way0_out_69, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4741 = mux(_T_4300, btb_bank0_rd_data_way0_out_70, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4742 = mux(_T_4302, btb_bank0_rd_data_way0_out_71, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4743 = mux(_T_4304, btb_bank0_rd_data_way0_out_72, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4744 = mux(_T_4306, btb_bank0_rd_data_way0_out_73, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4745 = mux(_T_4308, btb_bank0_rd_data_way0_out_74, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4746 = mux(_T_4310, btb_bank0_rd_data_way0_out_75, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4747 = mux(_T_4312, btb_bank0_rd_data_way0_out_76, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4748 = mux(_T_4314, btb_bank0_rd_data_way0_out_77, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4749 = mux(_T_4316, btb_bank0_rd_data_way0_out_78, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4750 = mux(_T_4318, btb_bank0_rd_data_way0_out_79, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4751 = mux(_T_4320, btb_bank0_rd_data_way0_out_80, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4752 = mux(_T_4322, btb_bank0_rd_data_way0_out_81, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4753 = mux(_T_4324, btb_bank0_rd_data_way0_out_82, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4754 = mux(_T_4326, btb_bank0_rd_data_way0_out_83, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4755 = mux(_T_4328, btb_bank0_rd_data_way0_out_84, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4756 = mux(_T_4330, btb_bank0_rd_data_way0_out_85, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4757 = mux(_T_4332, btb_bank0_rd_data_way0_out_86, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4758 = mux(_T_4334, btb_bank0_rd_data_way0_out_87, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4759 = mux(_T_4336, btb_bank0_rd_data_way0_out_88, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4760 = mux(_T_4338, btb_bank0_rd_data_way0_out_89, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4761 = mux(_T_4340, btb_bank0_rd_data_way0_out_90, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4762 = mux(_T_4342, btb_bank0_rd_data_way0_out_91, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4763 = mux(_T_4344, btb_bank0_rd_data_way0_out_92, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4764 = mux(_T_4346, btb_bank0_rd_data_way0_out_93, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4765 = mux(_T_4348, btb_bank0_rd_data_way0_out_94, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4766 = mux(_T_4350, btb_bank0_rd_data_way0_out_95, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4767 = mux(_T_4352, btb_bank0_rd_data_way0_out_96, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4768 = mux(_T_4354, btb_bank0_rd_data_way0_out_97, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4769 = mux(_T_4356, btb_bank0_rd_data_way0_out_98, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4770 = mux(_T_4358, btb_bank0_rd_data_way0_out_99, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4771 = mux(_T_4360, btb_bank0_rd_data_way0_out_100, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4772 = mux(_T_4362, btb_bank0_rd_data_way0_out_101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4773 = mux(_T_4364, btb_bank0_rd_data_way0_out_102, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4774 = mux(_T_4366, btb_bank0_rd_data_way0_out_103, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4775 = mux(_T_4368, btb_bank0_rd_data_way0_out_104, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4776 = mux(_T_4370, btb_bank0_rd_data_way0_out_105, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4777 = mux(_T_4372, btb_bank0_rd_data_way0_out_106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4778 = mux(_T_4374, btb_bank0_rd_data_way0_out_107, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4779 = mux(_T_4376, btb_bank0_rd_data_way0_out_108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4780 = mux(_T_4378, btb_bank0_rd_data_way0_out_109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4781 = mux(_T_4380, btb_bank0_rd_data_way0_out_110, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4782 = mux(_T_4382, btb_bank0_rd_data_way0_out_111, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4783 = mux(_T_4384, btb_bank0_rd_data_way0_out_112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4784 = mux(_T_4386, btb_bank0_rd_data_way0_out_113, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4785 = mux(_T_4388, btb_bank0_rd_data_way0_out_114, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4786 = mux(_T_4390, btb_bank0_rd_data_way0_out_115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4787 = mux(_T_4392, btb_bank0_rd_data_way0_out_116, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4788 = mux(_T_4394, btb_bank0_rd_data_way0_out_117, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4789 = mux(_T_4396, btb_bank0_rd_data_way0_out_118, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4790 = mux(_T_4398, btb_bank0_rd_data_way0_out_119, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4791 = mux(_T_4400, btb_bank0_rd_data_way0_out_120, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4792 = mux(_T_4402, btb_bank0_rd_data_way0_out_121, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4793 = mux(_T_4404, btb_bank0_rd_data_way0_out_122, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4794 = mux(_T_4406, btb_bank0_rd_data_way0_out_123, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4795 = mux(_T_4408, btb_bank0_rd_data_way0_out_124, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4796 = mux(_T_4410, btb_bank0_rd_data_way0_out_125, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4797 = mux(_T_4412, btb_bank0_rd_data_way0_out_126, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4798 = mux(_T_4414, btb_bank0_rd_data_way0_out_127, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4799 = mux(_T_4416, btb_bank0_rd_data_way0_out_128, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4800 = mux(_T_4418, btb_bank0_rd_data_way0_out_129, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4801 = mux(_T_4420, btb_bank0_rd_data_way0_out_130, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4802 = mux(_T_4422, btb_bank0_rd_data_way0_out_131, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4803 = mux(_T_4424, btb_bank0_rd_data_way0_out_132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4804 = mux(_T_4426, btb_bank0_rd_data_way0_out_133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4805 = mux(_T_4428, btb_bank0_rd_data_way0_out_134, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4806 = mux(_T_4430, btb_bank0_rd_data_way0_out_135, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4807 = mux(_T_4432, btb_bank0_rd_data_way0_out_136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4808 = mux(_T_4434, btb_bank0_rd_data_way0_out_137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4809 = mux(_T_4436, btb_bank0_rd_data_way0_out_138, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4810 = mux(_T_4438, btb_bank0_rd_data_way0_out_139, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4811 = mux(_T_4440, btb_bank0_rd_data_way0_out_140, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4812 = mux(_T_4442, btb_bank0_rd_data_way0_out_141, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4813 = mux(_T_4444, btb_bank0_rd_data_way0_out_142, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4814 = mux(_T_4446, btb_bank0_rd_data_way0_out_143, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4815 = mux(_T_4448, btb_bank0_rd_data_way0_out_144, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4816 = mux(_T_4450, btb_bank0_rd_data_way0_out_145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4817 = mux(_T_4452, btb_bank0_rd_data_way0_out_146, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4818 = mux(_T_4454, btb_bank0_rd_data_way0_out_147, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4819 = mux(_T_4456, btb_bank0_rd_data_way0_out_148, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4820 = mux(_T_4458, btb_bank0_rd_data_way0_out_149, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4821 = mux(_T_4460, btb_bank0_rd_data_way0_out_150, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4822 = mux(_T_4462, btb_bank0_rd_data_way0_out_151, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4823 = mux(_T_4464, btb_bank0_rd_data_way0_out_152, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4824 = mux(_T_4466, btb_bank0_rd_data_way0_out_153, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4825 = mux(_T_4468, btb_bank0_rd_data_way0_out_154, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4826 = mux(_T_4470, btb_bank0_rd_data_way0_out_155, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4827 = mux(_T_4472, btb_bank0_rd_data_way0_out_156, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4828 = mux(_T_4474, btb_bank0_rd_data_way0_out_157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4829 = mux(_T_4476, btb_bank0_rd_data_way0_out_158, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4830 = mux(_T_4478, btb_bank0_rd_data_way0_out_159, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4831 = mux(_T_4480, btb_bank0_rd_data_way0_out_160, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4832 = mux(_T_4482, btb_bank0_rd_data_way0_out_161, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4833 = mux(_T_4484, btb_bank0_rd_data_way0_out_162, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4834 = mux(_T_4486, btb_bank0_rd_data_way0_out_163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4835 = mux(_T_4488, btb_bank0_rd_data_way0_out_164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4836 = mux(_T_4490, btb_bank0_rd_data_way0_out_165, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4837 = mux(_T_4492, btb_bank0_rd_data_way0_out_166, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4838 = mux(_T_4494, btb_bank0_rd_data_way0_out_167, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4839 = mux(_T_4496, btb_bank0_rd_data_way0_out_168, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4840 = mux(_T_4498, btb_bank0_rd_data_way0_out_169, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4841 = mux(_T_4500, btb_bank0_rd_data_way0_out_170, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4842 = mux(_T_4502, btb_bank0_rd_data_way0_out_171, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4843 = mux(_T_4504, btb_bank0_rd_data_way0_out_172, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4844 = mux(_T_4506, btb_bank0_rd_data_way0_out_173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4845 = mux(_T_4508, btb_bank0_rd_data_way0_out_174, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4846 = mux(_T_4510, btb_bank0_rd_data_way0_out_175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4847 = mux(_T_4512, btb_bank0_rd_data_way0_out_176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4848 = mux(_T_4514, btb_bank0_rd_data_way0_out_177, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4849 = mux(_T_4516, btb_bank0_rd_data_way0_out_178, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4850 = mux(_T_4518, btb_bank0_rd_data_way0_out_179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4851 = mux(_T_4520, btb_bank0_rd_data_way0_out_180, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4852 = mux(_T_4522, btb_bank0_rd_data_way0_out_181, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4853 = mux(_T_4524, btb_bank0_rd_data_way0_out_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4854 = mux(_T_4526, btb_bank0_rd_data_way0_out_183, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4855 = mux(_T_4528, btb_bank0_rd_data_way0_out_184, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4856 = mux(_T_4530, btb_bank0_rd_data_way0_out_185, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4857 = mux(_T_4532, btb_bank0_rd_data_way0_out_186, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4858 = mux(_T_4534, btb_bank0_rd_data_way0_out_187, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4859 = mux(_T_4536, btb_bank0_rd_data_way0_out_188, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4860 = mux(_T_4538, btb_bank0_rd_data_way0_out_189, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4861 = mux(_T_4540, btb_bank0_rd_data_way0_out_190, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4862 = mux(_T_4542, btb_bank0_rd_data_way0_out_191, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4863 = mux(_T_4544, btb_bank0_rd_data_way0_out_192, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4864 = mux(_T_4546, btb_bank0_rd_data_way0_out_193, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4865 = mux(_T_4548, btb_bank0_rd_data_way0_out_194, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4866 = mux(_T_4550, btb_bank0_rd_data_way0_out_195, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4867 = mux(_T_4552, btb_bank0_rd_data_way0_out_196, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4868 = mux(_T_4554, btb_bank0_rd_data_way0_out_197, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4869 = mux(_T_4556, btb_bank0_rd_data_way0_out_198, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4870 = mux(_T_4558, btb_bank0_rd_data_way0_out_199, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4871 = mux(_T_4560, btb_bank0_rd_data_way0_out_200, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4872 = mux(_T_4562, btb_bank0_rd_data_way0_out_201, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4873 = mux(_T_4564, btb_bank0_rd_data_way0_out_202, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4874 = mux(_T_4566, btb_bank0_rd_data_way0_out_203, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4875 = mux(_T_4568, btb_bank0_rd_data_way0_out_204, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4876 = mux(_T_4570, btb_bank0_rd_data_way0_out_205, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4877 = mux(_T_4572, btb_bank0_rd_data_way0_out_206, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4878 = mux(_T_4574, btb_bank0_rd_data_way0_out_207, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4879 = mux(_T_4576, btb_bank0_rd_data_way0_out_208, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4880 = mux(_T_4578, btb_bank0_rd_data_way0_out_209, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4881 = mux(_T_4580, btb_bank0_rd_data_way0_out_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4882 = mux(_T_4582, btb_bank0_rd_data_way0_out_211, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4883 = mux(_T_4584, btb_bank0_rd_data_way0_out_212, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4884 = mux(_T_4586, btb_bank0_rd_data_way0_out_213, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4885 = mux(_T_4588, btb_bank0_rd_data_way0_out_214, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4886 = mux(_T_4590, btb_bank0_rd_data_way0_out_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4887 = mux(_T_4592, btb_bank0_rd_data_way0_out_216, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4888 = mux(_T_4594, btb_bank0_rd_data_way0_out_217, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4889 = mux(_T_4596, btb_bank0_rd_data_way0_out_218, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4890 = mux(_T_4598, btb_bank0_rd_data_way0_out_219, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4891 = mux(_T_4600, btb_bank0_rd_data_way0_out_220, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4892 = mux(_T_4602, btb_bank0_rd_data_way0_out_221, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4893 = mux(_T_4604, btb_bank0_rd_data_way0_out_222, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4894 = mux(_T_4606, btb_bank0_rd_data_way0_out_223, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4895 = mux(_T_4608, btb_bank0_rd_data_way0_out_224, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4896 = mux(_T_4610, btb_bank0_rd_data_way0_out_225, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4897 = mux(_T_4612, btb_bank0_rd_data_way0_out_226, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4898 = mux(_T_4614, btb_bank0_rd_data_way0_out_227, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4899 = mux(_T_4616, btb_bank0_rd_data_way0_out_228, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4900 = mux(_T_4618, btb_bank0_rd_data_way0_out_229, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4901 = mux(_T_4620, btb_bank0_rd_data_way0_out_230, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4902 = mux(_T_4622, btb_bank0_rd_data_way0_out_231, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4903 = mux(_T_4624, btb_bank0_rd_data_way0_out_232, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4904 = mux(_T_4626, btb_bank0_rd_data_way0_out_233, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4905 = mux(_T_4628, btb_bank0_rd_data_way0_out_234, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4906 = mux(_T_4630, btb_bank0_rd_data_way0_out_235, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4907 = mux(_T_4632, btb_bank0_rd_data_way0_out_236, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4908 = mux(_T_4634, btb_bank0_rd_data_way0_out_237, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4909 = mux(_T_4636, btb_bank0_rd_data_way0_out_238, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4910 = mux(_T_4638, btb_bank0_rd_data_way0_out_239, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4911 = mux(_T_4640, btb_bank0_rd_data_way0_out_240, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4912 = mux(_T_4642, btb_bank0_rd_data_way0_out_241, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4913 = mux(_T_4644, btb_bank0_rd_data_way0_out_242, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4914 = mux(_T_4646, btb_bank0_rd_data_way0_out_243, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4915 = mux(_T_4648, btb_bank0_rd_data_way0_out_244, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4916 = mux(_T_4650, btb_bank0_rd_data_way0_out_245, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4917 = mux(_T_4652, btb_bank0_rd_data_way0_out_246, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4918 = mux(_T_4654, btb_bank0_rd_data_way0_out_247, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4919 = mux(_T_4656, btb_bank0_rd_data_way0_out_248, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4920 = mux(_T_4658, btb_bank0_rd_data_way0_out_249, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4921 = mux(_T_4660, btb_bank0_rd_data_way0_out_250, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4922 = mux(_T_4662, btb_bank0_rd_data_way0_out_251, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4923 = mux(_T_4664, btb_bank0_rd_data_way0_out_252, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4924 = mux(_T_4666, btb_bank0_rd_data_way0_out_253, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4925 = mux(_T_4668, btb_bank0_rd_data_way0_out_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4926 = mux(_T_4670, btb_bank0_rd_data_way0_out_255, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_4927 = or(_T_4671, _T_4672) @[Mux.scala 27:72] - node _T_4928 = or(_T_4927, _T_4673) @[Mux.scala 27:72] + node _T_4158 = or(_T_4157, _T_3903) @[Mux.scala 27:72] + wire _T_4159 : UInt @[Mux.scala 27:72] + _T_4159 <= _T_4158 @[Mux.scala 27:72] + btb_bank0_rd_data_way1_f <= _T_4159 @[el2_ifu_bp_ctl.scala 436:28] + node _T_4160 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4161 = bits(_T_4160, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4162 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4163 = bits(_T_4162, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4164 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4165 = bits(_T_4164, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4166 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4167 = bits(_T_4166, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4168 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4169 = bits(_T_4168, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4170 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4171 = bits(_T_4170, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4172 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4173 = bits(_T_4172, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4174 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4175 = bits(_T_4174, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4176 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4177 = bits(_T_4176, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4178 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4179 = bits(_T_4178, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4180 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4181 = bits(_T_4180, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4182 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4183 = bits(_T_4182, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4184 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4185 = bits(_T_4184, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4186 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4187 = bits(_T_4186, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4188 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4189 = bits(_T_4188, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4190 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4191 = bits(_T_4190, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4192 = eq(btb_rd_addr_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4193 = bits(_T_4192, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4194 = eq(btb_rd_addr_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4195 = bits(_T_4194, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4196 = eq(btb_rd_addr_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4197 = bits(_T_4196, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4198 = eq(btb_rd_addr_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4199 = bits(_T_4198, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4200 = eq(btb_rd_addr_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4201 = bits(_T_4200, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4202 = eq(btb_rd_addr_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4203 = bits(_T_4202, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4204 = eq(btb_rd_addr_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4205 = bits(_T_4204, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4206 = eq(btb_rd_addr_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4207 = bits(_T_4206, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4208 = eq(btb_rd_addr_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4209 = bits(_T_4208, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4210 = eq(btb_rd_addr_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4211 = bits(_T_4210, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4212 = eq(btb_rd_addr_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4213 = bits(_T_4212, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4214 = eq(btb_rd_addr_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4215 = bits(_T_4214, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4216 = eq(btb_rd_addr_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4217 = bits(_T_4216, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4218 = eq(btb_rd_addr_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4219 = bits(_T_4218, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4220 = eq(btb_rd_addr_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4221 = bits(_T_4220, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4222 = eq(btb_rd_addr_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4223 = bits(_T_4222, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4224 = eq(btb_rd_addr_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4225 = bits(_T_4224, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4226 = eq(btb_rd_addr_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4227 = bits(_T_4226, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4228 = eq(btb_rd_addr_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4229 = bits(_T_4228, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4230 = eq(btb_rd_addr_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4231 = bits(_T_4230, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4232 = eq(btb_rd_addr_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4233 = bits(_T_4232, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4234 = eq(btb_rd_addr_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4235 = bits(_T_4234, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4236 = eq(btb_rd_addr_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4237 = bits(_T_4236, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4238 = eq(btb_rd_addr_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4239 = bits(_T_4238, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4240 = eq(btb_rd_addr_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4241 = bits(_T_4240, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4242 = eq(btb_rd_addr_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4243 = bits(_T_4242, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4244 = eq(btb_rd_addr_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4245 = bits(_T_4244, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4246 = eq(btb_rd_addr_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4247 = bits(_T_4246, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4248 = eq(btb_rd_addr_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4249 = bits(_T_4248, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4250 = eq(btb_rd_addr_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4251 = bits(_T_4250, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4252 = eq(btb_rd_addr_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4253 = bits(_T_4252, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4254 = eq(btb_rd_addr_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4255 = bits(_T_4254, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4256 = eq(btb_rd_addr_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4257 = bits(_T_4256, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4258 = eq(btb_rd_addr_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4259 = bits(_T_4258, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4260 = eq(btb_rd_addr_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4261 = bits(_T_4260, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4262 = eq(btb_rd_addr_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4263 = bits(_T_4262, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4264 = eq(btb_rd_addr_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4265 = bits(_T_4264, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4266 = eq(btb_rd_addr_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4267 = bits(_T_4266, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4268 = eq(btb_rd_addr_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4269 = bits(_T_4268, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4270 = eq(btb_rd_addr_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4271 = bits(_T_4270, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4272 = eq(btb_rd_addr_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4273 = bits(_T_4272, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4274 = eq(btb_rd_addr_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4275 = bits(_T_4274, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4276 = eq(btb_rd_addr_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4277 = bits(_T_4276, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4278 = eq(btb_rd_addr_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4279 = bits(_T_4278, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4280 = eq(btb_rd_addr_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4281 = bits(_T_4280, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4282 = eq(btb_rd_addr_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4283 = bits(_T_4282, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4284 = eq(btb_rd_addr_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4285 = bits(_T_4284, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4286 = eq(btb_rd_addr_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4287 = bits(_T_4286, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4288 = eq(btb_rd_addr_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4289 = bits(_T_4288, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4290 = eq(btb_rd_addr_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4291 = bits(_T_4290, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4292 = eq(btb_rd_addr_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4293 = bits(_T_4292, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4294 = eq(btb_rd_addr_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4295 = bits(_T_4294, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4296 = eq(btb_rd_addr_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4297 = bits(_T_4296, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4298 = eq(btb_rd_addr_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4299 = bits(_T_4298, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4300 = eq(btb_rd_addr_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4301 = bits(_T_4300, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4302 = eq(btb_rd_addr_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4303 = bits(_T_4302, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4304 = eq(btb_rd_addr_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4305 = bits(_T_4304, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4306 = eq(btb_rd_addr_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4307 = bits(_T_4306, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4308 = eq(btb_rd_addr_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4309 = bits(_T_4308, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4310 = eq(btb_rd_addr_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4311 = bits(_T_4310, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4312 = eq(btb_rd_addr_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4313 = bits(_T_4312, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4314 = eq(btb_rd_addr_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4315 = bits(_T_4314, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4316 = eq(btb_rd_addr_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4317 = bits(_T_4316, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4318 = eq(btb_rd_addr_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4319 = bits(_T_4318, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4320 = eq(btb_rd_addr_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4321 = bits(_T_4320, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4322 = eq(btb_rd_addr_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4323 = bits(_T_4322, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4324 = eq(btb_rd_addr_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4325 = bits(_T_4324, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4326 = eq(btb_rd_addr_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4327 = bits(_T_4326, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4328 = eq(btb_rd_addr_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4329 = bits(_T_4328, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4330 = eq(btb_rd_addr_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4331 = bits(_T_4330, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4332 = eq(btb_rd_addr_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4333 = bits(_T_4332, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4334 = eq(btb_rd_addr_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4335 = bits(_T_4334, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4336 = eq(btb_rd_addr_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4337 = bits(_T_4336, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4338 = eq(btb_rd_addr_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4339 = bits(_T_4338, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4340 = eq(btb_rd_addr_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4341 = bits(_T_4340, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4342 = eq(btb_rd_addr_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4343 = bits(_T_4342, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4344 = eq(btb_rd_addr_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4345 = bits(_T_4344, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4346 = eq(btb_rd_addr_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4347 = bits(_T_4346, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4348 = eq(btb_rd_addr_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4349 = bits(_T_4348, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4350 = eq(btb_rd_addr_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4351 = bits(_T_4350, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4352 = eq(btb_rd_addr_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4353 = bits(_T_4352, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4354 = eq(btb_rd_addr_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4355 = bits(_T_4354, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4356 = eq(btb_rd_addr_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4357 = bits(_T_4356, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4358 = eq(btb_rd_addr_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4359 = bits(_T_4358, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4360 = eq(btb_rd_addr_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4361 = bits(_T_4360, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4362 = eq(btb_rd_addr_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4363 = bits(_T_4362, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4364 = eq(btb_rd_addr_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4365 = bits(_T_4364, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4366 = eq(btb_rd_addr_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4367 = bits(_T_4366, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4368 = eq(btb_rd_addr_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4369 = bits(_T_4368, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4370 = eq(btb_rd_addr_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4371 = bits(_T_4370, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4372 = eq(btb_rd_addr_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4373 = bits(_T_4372, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4374 = eq(btb_rd_addr_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4375 = bits(_T_4374, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4376 = eq(btb_rd_addr_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4377 = bits(_T_4376, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4378 = eq(btb_rd_addr_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4379 = bits(_T_4378, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4380 = eq(btb_rd_addr_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4381 = bits(_T_4380, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4382 = eq(btb_rd_addr_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4383 = bits(_T_4382, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4384 = eq(btb_rd_addr_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4385 = bits(_T_4384, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4386 = eq(btb_rd_addr_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4387 = bits(_T_4386, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4388 = eq(btb_rd_addr_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4389 = bits(_T_4388, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4390 = eq(btb_rd_addr_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4391 = bits(_T_4390, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4392 = eq(btb_rd_addr_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4393 = bits(_T_4392, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4394 = eq(btb_rd_addr_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4395 = bits(_T_4394, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4396 = eq(btb_rd_addr_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4397 = bits(_T_4396, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4398 = eq(btb_rd_addr_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4399 = bits(_T_4398, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4400 = eq(btb_rd_addr_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4401 = bits(_T_4400, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4402 = eq(btb_rd_addr_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4403 = bits(_T_4402, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4404 = eq(btb_rd_addr_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4405 = bits(_T_4404, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4406 = eq(btb_rd_addr_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4407 = bits(_T_4406, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4408 = eq(btb_rd_addr_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4409 = bits(_T_4408, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4410 = eq(btb_rd_addr_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4411 = bits(_T_4410, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4412 = eq(btb_rd_addr_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4413 = bits(_T_4412, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4414 = eq(btb_rd_addr_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4415 = bits(_T_4414, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4416 = eq(btb_rd_addr_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4417 = bits(_T_4416, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4418 = eq(btb_rd_addr_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4419 = bits(_T_4418, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4420 = eq(btb_rd_addr_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4421 = bits(_T_4420, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4422 = eq(btb_rd_addr_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4423 = bits(_T_4422, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4424 = eq(btb_rd_addr_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4425 = bits(_T_4424, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4426 = eq(btb_rd_addr_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4427 = bits(_T_4426, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4428 = eq(btb_rd_addr_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4429 = bits(_T_4428, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4430 = eq(btb_rd_addr_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4431 = bits(_T_4430, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4432 = eq(btb_rd_addr_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4433 = bits(_T_4432, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4434 = eq(btb_rd_addr_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4435 = bits(_T_4434, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4436 = eq(btb_rd_addr_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4437 = bits(_T_4436, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4438 = eq(btb_rd_addr_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4439 = bits(_T_4438, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4440 = eq(btb_rd_addr_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4441 = bits(_T_4440, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4442 = eq(btb_rd_addr_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4443 = bits(_T_4442, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4444 = eq(btb_rd_addr_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4445 = bits(_T_4444, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4446 = eq(btb_rd_addr_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4447 = bits(_T_4446, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4448 = eq(btb_rd_addr_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4449 = bits(_T_4448, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4450 = eq(btb_rd_addr_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4451 = bits(_T_4450, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4452 = eq(btb_rd_addr_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4453 = bits(_T_4452, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4454 = eq(btb_rd_addr_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4455 = bits(_T_4454, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4456 = eq(btb_rd_addr_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4457 = bits(_T_4456, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4458 = eq(btb_rd_addr_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4459 = bits(_T_4458, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4460 = eq(btb_rd_addr_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4461 = bits(_T_4460, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4462 = eq(btb_rd_addr_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4463 = bits(_T_4462, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4464 = eq(btb_rd_addr_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4465 = bits(_T_4464, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4466 = eq(btb_rd_addr_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4467 = bits(_T_4466, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4468 = eq(btb_rd_addr_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4469 = bits(_T_4468, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4470 = eq(btb_rd_addr_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4471 = bits(_T_4470, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4472 = eq(btb_rd_addr_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4473 = bits(_T_4472, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4474 = eq(btb_rd_addr_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4475 = bits(_T_4474, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4476 = eq(btb_rd_addr_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4477 = bits(_T_4476, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4478 = eq(btb_rd_addr_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4479 = bits(_T_4478, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4480 = eq(btb_rd_addr_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4481 = bits(_T_4480, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4482 = eq(btb_rd_addr_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4483 = bits(_T_4482, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4484 = eq(btb_rd_addr_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4485 = bits(_T_4484, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4486 = eq(btb_rd_addr_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4487 = bits(_T_4486, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4488 = eq(btb_rd_addr_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4489 = bits(_T_4488, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4490 = eq(btb_rd_addr_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4491 = bits(_T_4490, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4492 = eq(btb_rd_addr_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4493 = bits(_T_4492, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4494 = eq(btb_rd_addr_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4495 = bits(_T_4494, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4496 = eq(btb_rd_addr_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4497 = bits(_T_4496, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4498 = eq(btb_rd_addr_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4499 = bits(_T_4498, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4500 = eq(btb_rd_addr_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4501 = bits(_T_4500, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4502 = eq(btb_rd_addr_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4503 = bits(_T_4502, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4504 = eq(btb_rd_addr_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4505 = bits(_T_4504, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4506 = eq(btb_rd_addr_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4507 = bits(_T_4506, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4508 = eq(btb_rd_addr_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4509 = bits(_T_4508, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4510 = eq(btb_rd_addr_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4511 = bits(_T_4510, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4512 = eq(btb_rd_addr_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4513 = bits(_T_4512, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4514 = eq(btb_rd_addr_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4515 = bits(_T_4514, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4516 = eq(btb_rd_addr_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4517 = bits(_T_4516, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4518 = eq(btb_rd_addr_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4519 = bits(_T_4518, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4520 = eq(btb_rd_addr_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4521 = bits(_T_4520, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4522 = eq(btb_rd_addr_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4523 = bits(_T_4522, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4524 = eq(btb_rd_addr_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4525 = bits(_T_4524, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4526 = eq(btb_rd_addr_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4527 = bits(_T_4526, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4528 = eq(btb_rd_addr_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4529 = bits(_T_4528, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4530 = eq(btb_rd_addr_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4531 = bits(_T_4530, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4532 = eq(btb_rd_addr_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4533 = bits(_T_4532, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4534 = eq(btb_rd_addr_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4535 = bits(_T_4534, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4536 = eq(btb_rd_addr_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4537 = bits(_T_4536, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4538 = eq(btb_rd_addr_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4539 = bits(_T_4538, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4540 = eq(btb_rd_addr_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4541 = bits(_T_4540, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4542 = eq(btb_rd_addr_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4543 = bits(_T_4542, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4544 = eq(btb_rd_addr_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4545 = bits(_T_4544, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4546 = eq(btb_rd_addr_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4547 = bits(_T_4546, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4548 = eq(btb_rd_addr_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4549 = bits(_T_4548, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4550 = eq(btb_rd_addr_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4551 = bits(_T_4550, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4552 = eq(btb_rd_addr_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4553 = bits(_T_4552, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4554 = eq(btb_rd_addr_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4555 = bits(_T_4554, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4556 = eq(btb_rd_addr_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4557 = bits(_T_4556, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4558 = eq(btb_rd_addr_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4559 = bits(_T_4558, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4560 = eq(btb_rd_addr_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4561 = bits(_T_4560, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4562 = eq(btb_rd_addr_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4563 = bits(_T_4562, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4564 = eq(btb_rd_addr_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4565 = bits(_T_4564, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4566 = eq(btb_rd_addr_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4567 = bits(_T_4566, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4568 = eq(btb_rd_addr_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4569 = bits(_T_4568, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4570 = eq(btb_rd_addr_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4571 = bits(_T_4570, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4572 = eq(btb_rd_addr_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4573 = bits(_T_4572, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4574 = eq(btb_rd_addr_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4575 = bits(_T_4574, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4576 = eq(btb_rd_addr_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4577 = bits(_T_4576, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4578 = eq(btb_rd_addr_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4579 = bits(_T_4578, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4580 = eq(btb_rd_addr_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4581 = bits(_T_4580, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4582 = eq(btb_rd_addr_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4583 = bits(_T_4582, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4584 = eq(btb_rd_addr_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4585 = bits(_T_4584, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4586 = eq(btb_rd_addr_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4587 = bits(_T_4586, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4588 = eq(btb_rd_addr_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4589 = bits(_T_4588, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4590 = eq(btb_rd_addr_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4591 = bits(_T_4590, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4592 = eq(btb_rd_addr_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4593 = bits(_T_4592, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4594 = eq(btb_rd_addr_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4595 = bits(_T_4594, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4596 = eq(btb_rd_addr_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4597 = bits(_T_4596, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4598 = eq(btb_rd_addr_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4599 = bits(_T_4598, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4600 = eq(btb_rd_addr_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4601 = bits(_T_4600, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4602 = eq(btb_rd_addr_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4603 = bits(_T_4602, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4604 = eq(btb_rd_addr_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4605 = bits(_T_4604, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4606 = eq(btb_rd_addr_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4607 = bits(_T_4606, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4608 = eq(btb_rd_addr_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4609 = bits(_T_4608, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4610 = eq(btb_rd_addr_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4611 = bits(_T_4610, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4612 = eq(btb_rd_addr_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4613 = bits(_T_4612, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4614 = eq(btb_rd_addr_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4615 = bits(_T_4614, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4616 = eq(btb_rd_addr_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4617 = bits(_T_4616, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4618 = eq(btb_rd_addr_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4619 = bits(_T_4618, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4620 = eq(btb_rd_addr_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4621 = bits(_T_4620, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4622 = eq(btb_rd_addr_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4623 = bits(_T_4622, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4624 = eq(btb_rd_addr_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4625 = bits(_T_4624, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4626 = eq(btb_rd_addr_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4627 = bits(_T_4626, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4628 = eq(btb_rd_addr_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4629 = bits(_T_4628, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4630 = eq(btb_rd_addr_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4631 = bits(_T_4630, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4632 = eq(btb_rd_addr_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4633 = bits(_T_4632, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4634 = eq(btb_rd_addr_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4635 = bits(_T_4634, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4636 = eq(btb_rd_addr_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4637 = bits(_T_4636, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4638 = eq(btb_rd_addr_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4639 = bits(_T_4638, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4640 = eq(btb_rd_addr_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4641 = bits(_T_4640, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4642 = eq(btb_rd_addr_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4643 = bits(_T_4642, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4644 = eq(btb_rd_addr_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4645 = bits(_T_4644, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4646 = eq(btb_rd_addr_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4647 = bits(_T_4646, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4648 = eq(btb_rd_addr_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4649 = bits(_T_4648, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4650 = eq(btb_rd_addr_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4651 = bits(_T_4650, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4652 = eq(btb_rd_addr_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4653 = bits(_T_4652, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4654 = eq(btb_rd_addr_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4655 = bits(_T_4654, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4656 = eq(btb_rd_addr_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4657 = bits(_T_4656, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4658 = eq(btb_rd_addr_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4659 = bits(_T_4658, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4660 = eq(btb_rd_addr_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4661 = bits(_T_4660, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4662 = eq(btb_rd_addr_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4663 = bits(_T_4662, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4664 = eq(btb_rd_addr_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4665 = bits(_T_4664, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4666 = eq(btb_rd_addr_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4667 = bits(_T_4666, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4668 = eq(btb_rd_addr_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4669 = bits(_T_4668, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4670 = eq(btb_rd_addr_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 439:83] + node _T_4671 = bits(_T_4670, 0, 0) @[el2_ifu_bp_ctl.scala 439:91] + node _T_4672 = mux(_T_4161, btb_bank0_rd_data_way0_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4673 = mux(_T_4163, btb_bank0_rd_data_way0_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4674 = mux(_T_4165, btb_bank0_rd_data_way0_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4675 = mux(_T_4167, btb_bank0_rd_data_way0_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4676 = mux(_T_4169, btb_bank0_rd_data_way0_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4677 = mux(_T_4171, btb_bank0_rd_data_way0_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4678 = mux(_T_4173, btb_bank0_rd_data_way0_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4679 = mux(_T_4175, btb_bank0_rd_data_way0_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4680 = mux(_T_4177, btb_bank0_rd_data_way0_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4681 = mux(_T_4179, btb_bank0_rd_data_way0_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4682 = mux(_T_4181, btb_bank0_rd_data_way0_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4683 = mux(_T_4183, btb_bank0_rd_data_way0_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4684 = mux(_T_4185, btb_bank0_rd_data_way0_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4685 = mux(_T_4187, btb_bank0_rd_data_way0_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4686 = mux(_T_4189, btb_bank0_rd_data_way0_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4687 = mux(_T_4191, btb_bank0_rd_data_way0_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4688 = mux(_T_4193, btb_bank0_rd_data_way0_out_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4689 = mux(_T_4195, btb_bank0_rd_data_way0_out_17, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4690 = mux(_T_4197, btb_bank0_rd_data_way0_out_18, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4691 = mux(_T_4199, btb_bank0_rd_data_way0_out_19, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4692 = mux(_T_4201, btb_bank0_rd_data_way0_out_20, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4693 = mux(_T_4203, btb_bank0_rd_data_way0_out_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4694 = mux(_T_4205, btb_bank0_rd_data_way0_out_22, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4695 = mux(_T_4207, btb_bank0_rd_data_way0_out_23, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4696 = mux(_T_4209, btb_bank0_rd_data_way0_out_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4697 = mux(_T_4211, btb_bank0_rd_data_way0_out_25, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4698 = mux(_T_4213, btb_bank0_rd_data_way0_out_26, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4699 = mux(_T_4215, btb_bank0_rd_data_way0_out_27, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4700 = mux(_T_4217, btb_bank0_rd_data_way0_out_28, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4701 = mux(_T_4219, btb_bank0_rd_data_way0_out_29, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4702 = mux(_T_4221, btb_bank0_rd_data_way0_out_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4703 = mux(_T_4223, btb_bank0_rd_data_way0_out_31, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4704 = mux(_T_4225, btb_bank0_rd_data_way0_out_32, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4705 = mux(_T_4227, btb_bank0_rd_data_way0_out_33, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4706 = mux(_T_4229, btb_bank0_rd_data_way0_out_34, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4707 = mux(_T_4231, btb_bank0_rd_data_way0_out_35, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4708 = mux(_T_4233, btb_bank0_rd_data_way0_out_36, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4709 = mux(_T_4235, btb_bank0_rd_data_way0_out_37, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4710 = mux(_T_4237, btb_bank0_rd_data_way0_out_38, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4711 = mux(_T_4239, btb_bank0_rd_data_way0_out_39, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4712 = mux(_T_4241, btb_bank0_rd_data_way0_out_40, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4713 = mux(_T_4243, btb_bank0_rd_data_way0_out_41, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4714 = mux(_T_4245, btb_bank0_rd_data_way0_out_42, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4715 = mux(_T_4247, btb_bank0_rd_data_way0_out_43, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4716 = mux(_T_4249, btb_bank0_rd_data_way0_out_44, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4717 = mux(_T_4251, btb_bank0_rd_data_way0_out_45, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4718 = mux(_T_4253, btb_bank0_rd_data_way0_out_46, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4719 = mux(_T_4255, btb_bank0_rd_data_way0_out_47, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4720 = mux(_T_4257, btb_bank0_rd_data_way0_out_48, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4721 = mux(_T_4259, btb_bank0_rd_data_way0_out_49, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4722 = mux(_T_4261, btb_bank0_rd_data_way0_out_50, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4723 = mux(_T_4263, btb_bank0_rd_data_way0_out_51, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4724 = mux(_T_4265, btb_bank0_rd_data_way0_out_52, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4725 = mux(_T_4267, btb_bank0_rd_data_way0_out_53, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4726 = mux(_T_4269, btb_bank0_rd_data_way0_out_54, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4727 = mux(_T_4271, btb_bank0_rd_data_way0_out_55, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4728 = mux(_T_4273, btb_bank0_rd_data_way0_out_56, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4729 = mux(_T_4275, btb_bank0_rd_data_way0_out_57, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4730 = mux(_T_4277, btb_bank0_rd_data_way0_out_58, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4731 = mux(_T_4279, btb_bank0_rd_data_way0_out_59, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4732 = mux(_T_4281, btb_bank0_rd_data_way0_out_60, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4733 = mux(_T_4283, btb_bank0_rd_data_way0_out_61, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4734 = mux(_T_4285, btb_bank0_rd_data_way0_out_62, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4735 = mux(_T_4287, btb_bank0_rd_data_way0_out_63, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4736 = mux(_T_4289, btb_bank0_rd_data_way0_out_64, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4737 = mux(_T_4291, btb_bank0_rd_data_way0_out_65, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4738 = mux(_T_4293, btb_bank0_rd_data_way0_out_66, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4739 = mux(_T_4295, btb_bank0_rd_data_way0_out_67, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4740 = mux(_T_4297, btb_bank0_rd_data_way0_out_68, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4741 = mux(_T_4299, btb_bank0_rd_data_way0_out_69, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4742 = mux(_T_4301, btb_bank0_rd_data_way0_out_70, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4743 = mux(_T_4303, btb_bank0_rd_data_way0_out_71, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4744 = mux(_T_4305, btb_bank0_rd_data_way0_out_72, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4745 = mux(_T_4307, btb_bank0_rd_data_way0_out_73, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4746 = mux(_T_4309, btb_bank0_rd_data_way0_out_74, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4747 = mux(_T_4311, btb_bank0_rd_data_way0_out_75, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4748 = mux(_T_4313, btb_bank0_rd_data_way0_out_76, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4749 = mux(_T_4315, btb_bank0_rd_data_way0_out_77, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4750 = mux(_T_4317, btb_bank0_rd_data_way0_out_78, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4751 = mux(_T_4319, btb_bank0_rd_data_way0_out_79, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4752 = mux(_T_4321, btb_bank0_rd_data_way0_out_80, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4753 = mux(_T_4323, btb_bank0_rd_data_way0_out_81, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4754 = mux(_T_4325, btb_bank0_rd_data_way0_out_82, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4755 = mux(_T_4327, btb_bank0_rd_data_way0_out_83, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4756 = mux(_T_4329, btb_bank0_rd_data_way0_out_84, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4757 = mux(_T_4331, btb_bank0_rd_data_way0_out_85, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4758 = mux(_T_4333, btb_bank0_rd_data_way0_out_86, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4759 = mux(_T_4335, btb_bank0_rd_data_way0_out_87, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4760 = mux(_T_4337, btb_bank0_rd_data_way0_out_88, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4761 = mux(_T_4339, btb_bank0_rd_data_way0_out_89, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4762 = mux(_T_4341, btb_bank0_rd_data_way0_out_90, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4763 = mux(_T_4343, btb_bank0_rd_data_way0_out_91, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4764 = mux(_T_4345, btb_bank0_rd_data_way0_out_92, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4765 = mux(_T_4347, btb_bank0_rd_data_way0_out_93, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4766 = mux(_T_4349, btb_bank0_rd_data_way0_out_94, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4767 = mux(_T_4351, btb_bank0_rd_data_way0_out_95, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4768 = mux(_T_4353, btb_bank0_rd_data_way0_out_96, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4769 = mux(_T_4355, btb_bank0_rd_data_way0_out_97, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4770 = mux(_T_4357, btb_bank0_rd_data_way0_out_98, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4771 = mux(_T_4359, btb_bank0_rd_data_way0_out_99, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4772 = mux(_T_4361, btb_bank0_rd_data_way0_out_100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4773 = mux(_T_4363, btb_bank0_rd_data_way0_out_101, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4774 = mux(_T_4365, btb_bank0_rd_data_way0_out_102, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4775 = mux(_T_4367, btb_bank0_rd_data_way0_out_103, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4776 = mux(_T_4369, btb_bank0_rd_data_way0_out_104, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4777 = mux(_T_4371, btb_bank0_rd_data_way0_out_105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4778 = mux(_T_4373, btb_bank0_rd_data_way0_out_106, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4779 = mux(_T_4375, btb_bank0_rd_data_way0_out_107, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4780 = mux(_T_4377, btb_bank0_rd_data_way0_out_108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4781 = mux(_T_4379, btb_bank0_rd_data_way0_out_109, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4782 = mux(_T_4381, btb_bank0_rd_data_way0_out_110, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4783 = mux(_T_4383, btb_bank0_rd_data_way0_out_111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4784 = mux(_T_4385, btb_bank0_rd_data_way0_out_112, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4785 = mux(_T_4387, btb_bank0_rd_data_way0_out_113, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4786 = mux(_T_4389, btb_bank0_rd_data_way0_out_114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4787 = mux(_T_4391, btb_bank0_rd_data_way0_out_115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4788 = mux(_T_4393, btb_bank0_rd_data_way0_out_116, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4789 = mux(_T_4395, btb_bank0_rd_data_way0_out_117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4790 = mux(_T_4397, btb_bank0_rd_data_way0_out_118, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4791 = mux(_T_4399, btb_bank0_rd_data_way0_out_119, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4792 = mux(_T_4401, btb_bank0_rd_data_way0_out_120, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4793 = mux(_T_4403, btb_bank0_rd_data_way0_out_121, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4794 = mux(_T_4405, btb_bank0_rd_data_way0_out_122, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4795 = mux(_T_4407, btb_bank0_rd_data_way0_out_123, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4796 = mux(_T_4409, btb_bank0_rd_data_way0_out_124, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4797 = mux(_T_4411, btb_bank0_rd_data_way0_out_125, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4798 = mux(_T_4413, btb_bank0_rd_data_way0_out_126, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4799 = mux(_T_4415, btb_bank0_rd_data_way0_out_127, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4800 = mux(_T_4417, btb_bank0_rd_data_way0_out_128, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4801 = mux(_T_4419, btb_bank0_rd_data_way0_out_129, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4802 = mux(_T_4421, btb_bank0_rd_data_way0_out_130, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4803 = mux(_T_4423, btb_bank0_rd_data_way0_out_131, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4804 = mux(_T_4425, btb_bank0_rd_data_way0_out_132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4805 = mux(_T_4427, btb_bank0_rd_data_way0_out_133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4806 = mux(_T_4429, btb_bank0_rd_data_way0_out_134, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4807 = mux(_T_4431, btb_bank0_rd_data_way0_out_135, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4808 = mux(_T_4433, btb_bank0_rd_data_way0_out_136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4809 = mux(_T_4435, btb_bank0_rd_data_way0_out_137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4810 = mux(_T_4437, btb_bank0_rd_data_way0_out_138, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4811 = mux(_T_4439, btb_bank0_rd_data_way0_out_139, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4812 = mux(_T_4441, btb_bank0_rd_data_way0_out_140, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4813 = mux(_T_4443, btb_bank0_rd_data_way0_out_141, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4814 = mux(_T_4445, btb_bank0_rd_data_way0_out_142, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4815 = mux(_T_4447, btb_bank0_rd_data_way0_out_143, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4816 = mux(_T_4449, btb_bank0_rd_data_way0_out_144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4817 = mux(_T_4451, btb_bank0_rd_data_way0_out_145, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4818 = mux(_T_4453, btb_bank0_rd_data_way0_out_146, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4819 = mux(_T_4455, btb_bank0_rd_data_way0_out_147, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4820 = mux(_T_4457, btb_bank0_rd_data_way0_out_148, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4821 = mux(_T_4459, btb_bank0_rd_data_way0_out_149, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4822 = mux(_T_4461, btb_bank0_rd_data_way0_out_150, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4823 = mux(_T_4463, btb_bank0_rd_data_way0_out_151, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4824 = mux(_T_4465, btb_bank0_rd_data_way0_out_152, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4825 = mux(_T_4467, btb_bank0_rd_data_way0_out_153, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4826 = mux(_T_4469, btb_bank0_rd_data_way0_out_154, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4827 = mux(_T_4471, btb_bank0_rd_data_way0_out_155, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4828 = mux(_T_4473, btb_bank0_rd_data_way0_out_156, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4829 = mux(_T_4475, btb_bank0_rd_data_way0_out_157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4830 = mux(_T_4477, btb_bank0_rd_data_way0_out_158, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4831 = mux(_T_4479, btb_bank0_rd_data_way0_out_159, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4832 = mux(_T_4481, btb_bank0_rd_data_way0_out_160, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4833 = mux(_T_4483, btb_bank0_rd_data_way0_out_161, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4834 = mux(_T_4485, btb_bank0_rd_data_way0_out_162, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4835 = mux(_T_4487, btb_bank0_rd_data_way0_out_163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4836 = mux(_T_4489, btb_bank0_rd_data_way0_out_164, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4837 = mux(_T_4491, btb_bank0_rd_data_way0_out_165, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4838 = mux(_T_4493, btb_bank0_rd_data_way0_out_166, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4839 = mux(_T_4495, btb_bank0_rd_data_way0_out_167, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4840 = mux(_T_4497, btb_bank0_rd_data_way0_out_168, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4841 = mux(_T_4499, btb_bank0_rd_data_way0_out_169, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4842 = mux(_T_4501, btb_bank0_rd_data_way0_out_170, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4843 = mux(_T_4503, btb_bank0_rd_data_way0_out_171, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4844 = mux(_T_4505, btb_bank0_rd_data_way0_out_172, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4845 = mux(_T_4507, btb_bank0_rd_data_way0_out_173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4846 = mux(_T_4509, btb_bank0_rd_data_way0_out_174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4847 = mux(_T_4511, btb_bank0_rd_data_way0_out_175, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4848 = mux(_T_4513, btb_bank0_rd_data_way0_out_176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4849 = mux(_T_4515, btb_bank0_rd_data_way0_out_177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4850 = mux(_T_4517, btb_bank0_rd_data_way0_out_178, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4851 = mux(_T_4519, btb_bank0_rd_data_way0_out_179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4852 = mux(_T_4521, btb_bank0_rd_data_way0_out_180, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4853 = mux(_T_4523, btb_bank0_rd_data_way0_out_181, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4854 = mux(_T_4525, btb_bank0_rd_data_way0_out_182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4855 = mux(_T_4527, btb_bank0_rd_data_way0_out_183, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4856 = mux(_T_4529, btb_bank0_rd_data_way0_out_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4857 = mux(_T_4531, btb_bank0_rd_data_way0_out_185, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4858 = mux(_T_4533, btb_bank0_rd_data_way0_out_186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4859 = mux(_T_4535, btb_bank0_rd_data_way0_out_187, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4860 = mux(_T_4537, btb_bank0_rd_data_way0_out_188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4861 = mux(_T_4539, btb_bank0_rd_data_way0_out_189, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4862 = mux(_T_4541, btb_bank0_rd_data_way0_out_190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4863 = mux(_T_4543, btb_bank0_rd_data_way0_out_191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4864 = mux(_T_4545, btb_bank0_rd_data_way0_out_192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4865 = mux(_T_4547, btb_bank0_rd_data_way0_out_193, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4866 = mux(_T_4549, btb_bank0_rd_data_way0_out_194, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4867 = mux(_T_4551, btb_bank0_rd_data_way0_out_195, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4868 = mux(_T_4553, btb_bank0_rd_data_way0_out_196, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4869 = mux(_T_4555, btb_bank0_rd_data_way0_out_197, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4870 = mux(_T_4557, btb_bank0_rd_data_way0_out_198, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4871 = mux(_T_4559, btb_bank0_rd_data_way0_out_199, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4872 = mux(_T_4561, btb_bank0_rd_data_way0_out_200, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4873 = mux(_T_4563, btb_bank0_rd_data_way0_out_201, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4874 = mux(_T_4565, btb_bank0_rd_data_way0_out_202, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4875 = mux(_T_4567, btb_bank0_rd_data_way0_out_203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4876 = mux(_T_4569, btb_bank0_rd_data_way0_out_204, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4877 = mux(_T_4571, btb_bank0_rd_data_way0_out_205, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4878 = mux(_T_4573, btb_bank0_rd_data_way0_out_206, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4879 = mux(_T_4575, btb_bank0_rd_data_way0_out_207, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4880 = mux(_T_4577, btb_bank0_rd_data_way0_out_208, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4881 = mux(_T_4579, btb_bank0_rd_data_way0_out_209, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4882 = mux(_T_4581, btb_bank0_rd_data_way0_out_210, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4883 = mux(_T_4583, btb_bank0_rd_data_way0_out_211, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4884 = mux(_T_4585, btb_bank0_rd_data_way0_out_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4885 = mux(_T_4587, btb_bank0_rd_data_way0_out_213, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4886 = mux(_T_4589, btb_bank0_rd_data_way0_out_214, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4887 = mux(_T_4591, btb_bank0_rd_data_way0_out_215, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4888 = mux(_T_4593, btb_bank0_rd_data_way0_out_216, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4889 = mux(_T_4595, btb_bank0_rd_data_way0_out_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4890 = mux(_T_4597, btb_bank0_rd_data_way0_out_218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4891 = mux(_T_4599, btb_bank0_rd_data_way0_out_219, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4892 = mux(_T_4601, btb_bank0_rd_data_way0_out_220, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4893 = mux(_T_4603, btb_bank0_rd_data_way0_out_221, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4894 = mux(_T_4605, btb_bank0_rd_data_way0_out_222, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4895 = mux(_T_4607, btb_bank0_rd_data_way0_out_223, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4896 = mux(_T_4609, btb_bank0_rd_data_way0_out_224, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4897 = mux(_T_4611, btb_bank0_rd_data_way0_out_225, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4898 = mux(_T_4613, btb_bank0_rd_data_way0_out_226, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4899 = mux(_T_4615, btb_bank0_rd_data_way0_out_227, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4900 = mux(_T_4617, btb_bank0_rd_data_way0_out_228, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4901 = mux(_T_4619, btb_bank0_rd_data_way0_out_229, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4902 = mux(_T_4621, btb_bank0_rd_data_way0_out_230, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4903 = mux(_T_4623, btb_bank0_rd_data_way0_out_231, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4904 = mux(_T_4625, btb_bank0_rd_data_way0_out_232, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4905 = mux(_T_4627, btb_bank0_rd_data_way0_out_233, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4906 = mux(_T_4629, btb_bank0_rd_data_way0_out_234, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4907 = mux(_T_4631, btb_bank0_rd_data_way0_out_235, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4908 = mux(_T_4633, btb_bank0_rd_data_way0_out_236, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4909 = mux(_T_4635, btb_bank0_rd_data_way0_out_237, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4910 = mux(_T_4637, btb_bank0_rd_data_way0_out_238, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4911 = mux(_T_4639, btb_bank0_rd_data_way0_out_239, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4912 = mux(_T_4641, btb_bank0_rd_data_way0_out_240, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4913 = mux(_T_4643, btb_bank0_rd_data_way0_out_241, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4914 = mux(_T_4645, btb_bank0_rd_data_way0_out_242, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4915 = mux(_T_4647, btb_bank0_rd_data_way0_out_243, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4916 = mux(_T_4649, btb_bank0_rd_data_way0_out_244, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4917 = mux(_T_4651, btb_bank0_rd_data_way0_out_245, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4918 = mux(_T_4653, btb_bank0_rd_data_way0_out_246, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4919 = mux(_T_4655, btb_bank0_rd_data_way0_out_247, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4920 = mux(_T_4657, btb_bank0_rd_data_way0_out_248, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4921 = mux(_T_4659, btb_bank0_rd_data_way0_out_249, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4922 = mux(_T_4661, btb_bank0_rd_data_way0_out_250, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4923 = mux(_T_4663, btb_bank0_rd_data_way0_out_251, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4924 = mux(_T_4665, btb_bank0_rd_data_way0_out_252, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4925 = mux(_T_4667, btb_bank0_rd_data_way0_out_253, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4926 = mux(_T_4669, btb_bank0_rd_data_way0_out_254, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4927 = mux(_T_4671, btb_bank0_rd_data_way0_out_255, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4928 = or(_T_4672, _T_4673) @[Mux.scala 27:72] node _T_4929 = or(_T_4928, _T_4674) @[Mux.scala 27:72] node _T_4930 = or(_T_4929, _T_4675) @[Mux.scala 27:72] node _T_4931 = or(_T_4930, _T_4676) @[Mux.scala 27:72] @@ -38540,779 +38605,779 @@ circuit el2_ifu : node _T_5179 = or(_T_5178, _T_4924) @[Mux.scala 27:72] node _T_5180 = or(_T_5179, _T_4925) @[Mux.scala 27:72] node _T_5181 = or(_T_5180, _T_4926) @[Mux.scala 27:72] - wire _T_5182 : UInt @[Mux.scala 27:72] - _T_5182 <= _T_5181 @[Mux.scala 27:72] - btb_bank0_rd_data_way0_p1_f <= _T_5182 @[el2_ifu_bp_ctl.scala 434:31] - node _T_5183 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5184 = bits(_T_5183, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5185 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5186 = bits(_T_5185, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5187 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5188 = bits(_T_5187, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5189 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5190 = bits(_T_5189, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5191 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5192 = bits(_T_5191, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5193 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5194 = bits(_T_5193, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5195 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5196 = bits(_T_5195, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5197 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5198 = bits(_T_5197, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5199 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5200 = bits(_T_5199, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5201 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5202 = bits(_T_5201, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5203 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5204 = bits(_T_5203, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5205 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5206 = bits(_T_5205, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5207 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5208 = bits(_T_5207, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5209 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5210 = bits(_T_5209, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5211 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5212 = bits(_T_5211, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5213 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5214 = bits(_T_5213, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5215 = eq(btb_rd_addr_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5216 = bits(_T_5215, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5217 = eq(btb_rd_addr_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5218 = bits(_T_5217, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5219 = eq(btb_rd_addr_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5220 = bits(_T_5219, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5221 = eq(btb_rd_addr_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5222 = bits(_T_5221, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5223 = eq(btb_rd_addr_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5224 = bits(_T_5223, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5225 = eq(btb_rd_addr_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5226 = bits(_T_5225, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5227 = eq(btb_rd_addr_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5228 = bits(_T_5227, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5229 = eq(btb_rd_addr_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5230 = bits(_T_5229, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5231 = eq(btb_rd_addr_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5232 = bits(_T_5231, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5233 = eq(btb_rd_addr_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5234 = bits(_T_5233, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5235 = eq(btb_rd_addr_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5236 = bits(_T_5235, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5237 = eq(btb_rd_addr_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5238 = bits(_T_5237, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5239 = eq(btb_rd_addr_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5240 = bits(_T_5239, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5241 = eq(btb_rd_addr_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5242 = bits(_T_5241, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5243 = eq(btb_rd_addr_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5244 = bits(_T_5243, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5245 = eq(btb_rd_addr_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5246 = bits(_T_5245, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5247 = eq(btb_rd_addr_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5248 = bits(_T_5247, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5249 = eq(btb_rd_addr_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5250 = bits(_T_5249, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5251 = eq(btb_rd_addr_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5252 = bits(_T_5251, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5253 = eq(btb_rd_addr_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5254 = bits(_T_5253, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5255 = eq(btb_rd_addr_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5256 = bits(_T_5255, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5257 = eq(btb_rd_addr_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5258 = bits(_T_5257, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5259 = eq(btb_rd_addr_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5260 = bits(_T_5259, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5261 = eq(btb_rd_addr_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5262 = bits(_T_5261, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5263 = eq(btb_rd_addr_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5264 = bits(_T_5263, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5265 = eq(btb_rd_addr_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5266 = bits(_T_5265, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5267 = eq(btb_rd_addr_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5268 = bits(_T_5267, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5269 = eq(btb_rd_addr_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5270 = bits(_T_5269, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5271 = eq(btb_rd_addr_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5272 = bits(_T_5271, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5273 = eq(btb_rd_addr_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5274 = bits(_T_5273, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5275 = eq(btb_rd_addr_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5276 = bits(_T_5275, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5277 = eq(btb_rd_addr_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5278 = bits(_T_5277, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5279 = eq(btb_rd_addr_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5280 = bits(_T_5279, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5281 = eq(btb_rd_addr_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5282 = bits(_T_5281, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5283 = eq(btb_rd_addr_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5284 = bits(_T_5283, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5285 = eq(btb_rd_addr_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5286 = bits(_T_5285, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5287 = eq(btb_rd_addr_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5288 = bits(_T_5287, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5289 = eq(btb_rd_addr_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5290 = bits(_T_5289, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5291 = eq(btb_rd_addr_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5292 = bits(_T_5291, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5293 = eq(btb_rd_addr_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5294 = bits(_T_5293, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5295 = eq(btb_rd_addr_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5296 = bits(_T_5295, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5297 = eq(btb_rd_addr_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5298 = bits(_T_5297, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5299 = eq(btb_rd_addr_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5300 = bits(_T_5299, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5301 = eq(btb_rd_addr_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5302 = bits(_T_5301, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5303 = eq(btb_rd_addr_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5304 = bits(_T_5303, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5305 = eq(btb_rd_addr_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5306 = bits(_T_5305, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5307 = eq(btb_rd_addr_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5308 = bits(_T_5307, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5309 = eq(btb_rd_addr_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5310 = bits(_T_5309, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5311 = eq(btb_rd_addr_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5312 = bits(_T_5311, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5313 = eq(btb_rd_addr_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5314 = bits(_T_5313, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5315 = eq(btb_rd_addr_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5316 = bits(_T_5315, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5317 = eq(btb_rd_addr_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5318 = bits(_T_5317, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5319 = eq(btb_rd_addr_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5320 = bits(_T_5319, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5321 = eq(btb_rd_addr_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5322 = bits(_T_5321, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5323 = eq(btb_rd_addr_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5324 = bits(_T_5323, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5325 = eq(btb_rd_addr_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5326 = bits(_T_5325, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5327 = eq(btb_rd_addr_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5328 = bits(_T_5327, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5329 = eq(btb_rd_addr_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5330 = bits(_T_5329, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5331 = eq(btb_rd_addr_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5332 = bits(_T_5331, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5333 = eq(btb_rd_addr_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5334 = bits(_T_5333, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5335 = eq(btb_rd_addr_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5336 = bits(_T_5335, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5337 = eq(btb_rd_addr_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5338 = bits(_T_5337, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5339 = eq(btb_rd_addr_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5340 = bits(_T_5339, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5341 = eq(btb_rd_addr_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5342 = bits(_T_5341, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5343 = eq(btb_rd_addr_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5344 = bits(_T_5343, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5345 = eq(btb_rd_addr_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5346 = bits(_T_5345, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5347 = eq(btb_rd_addr_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5348 = bits(_T_5347, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5349 = eq(btb_rd_addr_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5350 = bits(_T_5349, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5351 = eq(btb_rd_addr_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5352 = bits(_T_5351, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5353 = eq(btb_rd_addr_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5354 = bits(_T_5353, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5355 = eq(btb_rd_addr_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5356 = bits(_T_5355, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5357 = eq(btb_rd_addr_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5358 = bits(_T_5357, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5359 = eq(btb_rd_addr_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5360 = bits(_T_5359, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5361 = eq(btb_rd_addr_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5362 = bits(_T_5361, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5363 = eq(btb_rd_addr_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5364 = bits(_T_5363, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5365 = eq(btb_rd_addr_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5366 = bits(_T_5365, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5367 = eq(btb_rd_addr_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5368 = bits(_T_5367, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5369 = eq(btb_rd_addr_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5370 = bits(_T_5369, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5371 = eq(btb_rd_addr_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5372 = bits(_T_5371, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5373 = eq(btb_rd_addr_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5374 = bits(_T_5373, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5375 = eq(btb_rd_addr_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5376 = bits(_T_5375, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5377 = eq(btb_rd_addr_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5378 = bits(_T_5377, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5379 = eq(btb_rd_addr_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5380 = bits(_T_5379, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5381 = eq(btb_rd_addr_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5382 = bits(_T_5381, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5383 = eq(btb_rd_addr_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5384 = bits(_T_5383, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5385 = eq(btb_rd_addr_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5386 = bits(_T_5385, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5387 = eq(btb_rd_addr_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5388 = bits(_T_5387, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5389 = eq(btb_rd_addr_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5390 = bits(_T_5389, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5391 = eq(btb_rd_addr_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5392 = bits(_T_5391, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5393 = eq(btb_rd_addr_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5394 = bits(_T_5393, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5395 = eq(btb_rd_addr_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5396 = bits(_T_5395, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5397 = eq(btb_rd_addr_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5398 = bits(_T_5397, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5399 = eq(btb_rd_addr_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5400 = bits(_T_5399, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5401 = eq(btb_rd_addr_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5402 = bits(_T_5401, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5403 = eq(btb_rd_addr_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5404 = bits(_T_5403, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5405 = eq(btb_rd_addr_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5406 = bits(_T_5405, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5407 = eq(btb_rd_addr_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5408 = bits(_T_5407, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5409 = eq(btb_rd_addr_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5410 = bits(_T_5409, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5411 = eq(btb_rd_addr_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5412 = bits(_T_5411, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5413 = eq(btb_rd_addr_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5414 = bits(_T_5413, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5415 = eq(btb_rd_addr_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5416 = bits(_T_5415, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5417 = eq(btb_rd_addr_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5418 = bits(_T_5417, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5419 = eq(btb_rd_addr_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5420 = bits(_T_5419, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5421 = eq(btb_rd_addr_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5422 = bits(_T_5421, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5423 = eq(btb_rd_addr_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5424 = bits(_T_5423, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5425 = eq(btb_rd_addr_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5426 = bits(_T_5425, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5427 = eq(btb_rd_addr_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5428 = bits(_T_5427, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5429 = eq(btb_rd_addr_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5430 = bits(_T_5429, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5431 = eq(btb_rd_addr_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5432 = bits(_T_5431, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5433 = eq(btb_rd_addr_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5434 = bits(_T_5433, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5435 = eq(btb_rd_addr_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5436 = bits(_T_5435, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5437 = eq(btb_rd_addr_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5438 = bits(_T_5437, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5439 = eq(btb_rd_addr_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5440 = bits(_T_5439, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5441 = eq(btb_rd_addr_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5442 = bits(_T_5441, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5443 = eq(btb_rd_addr_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5444 = bits(_T_5443, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5445 = eq(btb_rd_addr_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5446 = bits(_T_5445, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5447 = eq(btb_rd_addr_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5448 = bits(_T_5447, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5449 = eq(btb_rd_addr_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5450 = bits(_T_5449, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5451 = eq(btb_rd_addr_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5452 = bits(_T_5451, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5453 = eq(btb_rd_addr_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5454 = bits(_T_5453, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5455 = eq(btb_rd_addr_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5456 = bits(_T_5455, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5457 = eq(btb_rd_addr_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5458 = bits(_T_5457, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5459 = eq(btb_rd_addr_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5460 = bits(_T_5459, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5461 = eq(btb_rd_addr_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5462 = bits(_T_5461, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5463 = eq(btb_rd_addr_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5464 = bits(_T_5463, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5465 = eq(btb_rd_addr_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5466 = bits(_T_5465, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5467 = eq(btb_rd_addr_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5468 = bits(_T_5467, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5469 = eq(btb_rd_addr_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5470 = bits(_T_5469, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5471 = eq(btb_rd_addr_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5472 = bits(_T_5471, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5473 = eq(btb_rd_addr_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5474 = bits(_T_5473, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5475 = eq(btb_rd_addr_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5476 = bits(_T_5475, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5477 = eq(btb_rd_addr_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5478 = bits(_T_5477, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5479 = eq(btb_rd_addr_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5480 = bits(_T_5479, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5481 = eq(btb_rd_addr_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5482 = bits(_T_5481, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5483 = eq(btb_rd_addr_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5484 = bits(_T_5483, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5485 = eq(btb_rd_addr_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5486 = bits(_T_5485, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5487 = eq(btb_rd_addr_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5488 = bits(_T_5487, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5489 = eq(btb_rd_addr_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5490 = bits(_T_5489, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5491 = eq(btb_rd_addr_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5492 = bits(_T_5491, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5493 = eq(btb_rd_addr_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5494 = bits(_T_5493, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5495 = eq(btb_rd_addr_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5496 = bits(_T_5495, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5497 = eq(btb_rd_addr_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5498 = bits(_T_5497, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5499 = eq(btb_rd_addr_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5500 = bits(_T_5499, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5501 = eq(btb_rd_addr_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5502 = bits(_T_5501, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5503 = eq(btb_rd_addr_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5504 = bits(_T_5503, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5505 = eq(btb_rd_addr_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5506 = bits(_T_5505, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5507 = eq(btb_rd_addr_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5508 = bits(_T_5507, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5509 = eq(btb_rd_addr_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5510 = bits(_T_5509, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5511 = eq(btb_rd_addr_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5512 = bits(_T_5511, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5513 = eq(btb_rd_addr_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5514 = bits(_T_5513, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5515 = eq(btb_rd_addr_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5516 = bits(_T_5515, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5517 = eq(btb_rd_addr_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5518 = bits(_T_5517, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5519 = eq(btb_rd_addr_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5520 = bits(_T_5519, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5521 = eq(btb_rd_addr_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5522 = bits(_T_5521, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5523 = eq(btb_rd_addr_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5524 = bits(_T_5523, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5525 = eq(btb_rd_addr_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5526 = bits(_T_5525, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5527 = eq(btb_rd_addr_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5528 = bits(_T_5527, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5529 = eq(btb_rd_addr_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5530 = bits(_T_5529, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5531 = eq(btb_rd_addr_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5532 = bits(_T_5531, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5533 = eq(btb_rd_addr_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5534 = bits(_T_5533, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5535 = eq(btb_rd_addr_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5536 = bits(_T_5535, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5537 = eq(btb_rd_addr_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5538 = bits(_T_5537, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5539 = eq(btb_rd_addr_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5540 = bits(_T_5539, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5541 = eq(btb_rd_addr_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5542 = bits(_T_5541, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5543 = eq(btb_rd_addr_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5544 = bits(_T_5543, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5545 = eq(btb_rd_addr_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5546 = bits(_T_5545, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5547 = eq(btb_rd_addr_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5548 = bits(_T_5547, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5549 = eq(btb_rd_addr_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5550 = bits(_T_5549, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5551 = eq(btb_rd_addr_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5552 = bits(_T_5551, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5553 = eq(btb_rd_addr_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5554 = bits(_T_5553, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5555 = eq(btb_rd_addr_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5556 = bits(_T_5555, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5557 = eq(btb_rd_addr_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5558 = bits(_T_5557, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5559 = eq(btb_rd_addr_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5560 = bits(_T_5559, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5561 = eq(btb_rd_addr_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5562 = bits(_T_5561, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5563 = eq(btb_rd_addr_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5564 = bits(_T_5563, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5565 = eq(btb_rd_addr_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5566 = bits(_T_5565, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5567 = eq(btb_rd_addr_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5568 = bits(_T_5567, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5569 = eq(btb_rd_addr_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5570 = bits(_T_5569, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5571 = eq(btb_rd_addr_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5572 = bits(_T_5571, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5573 = eq(btb_rd_addr_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5574 = bits(_T_5573, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5575 = eq(btb_rd_addr_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5576 = bits(_T_5575, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5577 = eq(btb_rd_addr_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5578 = bits(_T_5577, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5579 = eq(btb_rd_addr_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5580 = bits(_T_5579, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5581 = eq(btb_rd_addr_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5582 = bits(_T_5581, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5583 = eq(btb_rd_addr_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5584 = bits(_T_5583, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5585 = eq(btb_rd_addr_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5586 = bits(_T_5585, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5587 = eq(btb_rd_addr_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5588 = bits(_T_5587, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5589 = eq(btb_rd_addr_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5590 = bits(_T_5589, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5591 = eq(btb_rd_addr_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5592 = bits(_T_5591, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5593 = eq(btb_rd_addr_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5594 = bits(_T_5593, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5595 = eq(btb_rd_addr_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5596 = bits(_T_5595, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5597 = eq(btb_rd_addr_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5598 = bits(_T_5597, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5599 = eq(btb_rd_addr_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5600 = bits(_T_5599, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5601 = eq(btb_rd_addr_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5602 = bits(_T_5601, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5603 = eq(btb_rd_addr_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5604 = bits(_T_5603, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5605 = eq(btb_rd_addr_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5606 = bits(_T_5605, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5607 = eq(btb_rd_addr_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5608 = bits(_T_5607, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5609 = eq(btb_rd_addr_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5610 = bits(_T_5609, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5611 = eq(btb_rd_addr_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5612 = bits(_T_5611, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5613 = eq(btb_rd_addr_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5614 = bits(_T_5613, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5615 = eq(btb_rd_addr_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5616 = bits(_T_5615, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5617 = eq(btb_rd_addr_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5618 = bits(_T_5617, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5619 = eq(btb_rd_addr_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5620 = bits(_T_5619, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5621 = eq(btb_rd_addr_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5622 = bits(_T_5621, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5623 = eq(btb_rd_addr_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5624 = bits(_T_5623, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5625 = eq(btb_rd_addr_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5626 = bits(_T_5625, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5627 = eq(btb_rd_addr_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5628 = bits(_T_5627, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5629 = eq(btb_rd_addr_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5630 = bits(_T_5629, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5631 = eq(btb_rd_addr_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5632 = bits(_T_5631, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5633 = eq(btb_rd_addr_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5634 = bits(_T_5633, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5635 = eq(btb_rd_addr_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5636 = bits(_T_5635, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5637 = eq(btb_rd_addr_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5638 = bits(_T_5637, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5639 = eq(btb_rd_addr_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5640 = bits(_T_5639, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5641 = eq(btb_rd_addr_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5642 = bits(_T_5641, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5643 = eq(btb_rd_addr_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5644 = bits(_T_5643, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5645 = eq(btb_rd_addr_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5646 = bits(_T_5645, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5647 = eq(btb_rd_addr_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5648 = bits(_T_5647, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5649 = eq(btb_rd_addr_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5650 = bits(_T_5649, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5651 = eq(btb_rd_addr_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5652 = bits(_T_5651, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5653 = eq(btb_rd_addr_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5654 = bits(_T_5653, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5655 = eq(btb_rd_addr_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5656 = bits(_T_5655, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5657 = eq(btb_rd_addr_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5658 = bits(_T_5657, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5659 = eq(btb_rd_addr_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5660 = bits(_T_5659, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5661 = eq(btb_rd_addr_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5662 = bits(_T_5661, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5663 = eq(btb_rd_addr_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5664 = bits(_T_5663, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5665 = eq(btb_rd_addr_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5666 = bits(_T_5665, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5667 = eq(btb_rd_addr_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5668 = bits(_T_5667, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5669 = eq(btb_rd_addr_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5670 = bits(_T_5669, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5671 = eq(btb_rd_addr_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5672 = bits(_T_5671, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5673 = eq(btb_rd_addr_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5674 = bits(_T_5673, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5675 = eq(btb_rd_addr_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5676 = bits(_T_5675, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5677 = eq(btb_rd_addr_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5678 = bits(_T_5677, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5679 = eq(btb_rd_addr_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5680 = bits(_T_5679, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5681 = eq(btb_rd_addr_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5682 = bits(_T_5681, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5683 = eq(btb_rd_addr_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5684 = bits(_T_5683, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5685 = eq(btb_rd_addr_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5686 = bits(_T_5685, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5687 = eq(btb_rd_addr_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5688 = bits(_T_5687, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5689 = eq(btb_rd_addr_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5690 = bits(_T_5689, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5691 = eq(btb_rd_addr_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5692 = bits(_T_5691, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5693 = eq(btb_rd_addr_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 435:83] - node _T_5694 = bits(_T_5693, 0, 0) @[el2_ifu_bp_ctl.scala 435:91] - node _T_5695 = mux(_T_5184, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5696 = mux(_T_5186, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5697 = mux(_T_5188, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5698 = mux(_T_5190, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5699 = mux(_T_5192, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5700 = mux(_T_5194, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5701 = mux(_T_5196, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5702 = mux(_T_5198, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5703 = mux(_T_5200, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5704 = mux(_T_5202, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5705 = mux(_T_5204, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5706 = mux(_T_5206, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5707 = mux(_T_5208, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5708 = mux(_T_5210, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5709 = mux(_T_5212, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5710 = mux(_T_5214, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5711 = mux(_T_5216, btb_bank0_rd_data_way1_out_16, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5712 = mux(_T_5218, btb_bank0_rd_data_way1_out_17, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5713 = mux(_T_5220, btb_bank0_rd_data_way1_out_18, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5714 = mux(_T_5222, btb_bank0_rd_data_way1_out_19, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5715 = mux(_T_5224, btb_bank0_rd_data_way1_out_20, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5716 = mux(_T_5226, btb_bank0_rd_data_way1_out_21, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5717 = mux(_T_5228, btb_bank0_rd_data_way1_out_22, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5718 = mux(_T_5230, btb_bank0_rd_data_way1_out_23, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5719 = mux(_T_5232, btb_bank0_rd_data_way1_out_24, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5720 = mux(_T_5234, btb_bank0_rd_data_way1_out_25, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5721 = mux(_T_5236, btb_bank0_rd_data_way1_out_26, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5722 = mux(_T_5238, btb_bank0_rd_data_way1_out_27, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5723 = mux(_T_5240, btb_bank0_rd_data_way1_out_28, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5724 = mux(_T_5242, btb_bank0_rd_data_way1_out_29, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5725 = mux(_T_5244, btb_bank0_rd_data_way1_out_30, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5726 = mux(_T_5246, btb_bank0_rd_data_way1_out_31, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5727 = mux(_T_5248, btb_bank0_rd_data_way1_out_32, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5728 = mux(_T_5250, btb_bank0_rd_data_way1_out_33, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5729 = mux(_T_5252, btb_bank0_rd_data_way1_out_34, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5730 = mux(_T_5254, btb_bank0_rd_data_way1_out_35, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5731 = mux(_T_5256, btb_bank0_rd_data_way1_out_36, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5732 = mux(_T_5258, btb_bank0_rd_data_way1_out_37, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5733 = mux(_T_5260, btb_bank0_rd_data_way1_out_38, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5734 = mux(_T_5262, btb_bank0_rd_data_way1_out_39, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5735 = mux(_T_5264, btb_bank0_rd_data_way1_out_40, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5736 = mux(_T_5266, btb_bank0_rd_data_way1_out_41, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5737 = mux(_T_5268, btb_bank0_rd_data_way1_out_42, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5738 = mux(_T_5270, btb_bank0_rd_data_way1_out_43, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5739 = mux(_T_5272, btb_bank0_rd_data_way1_out_44, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5740 = mux(_T_5274, btb_bank0_rd_data_way1_out_45, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5741 = mux(_T_5276, btb_bank0_rd_data_way1_out_46, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5742 = mux(_T_5278, btb_bank0_rd_data_way1_out_47, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5743 = mux(_T_5280, btb_bank0_rd_data_way1_out_48, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5744 = mux(_T_5282, btb_bank0_rd_data_way1_out_49, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5745 = mux(_T_5284, btb_bank0_rd_data_way1_out_50, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5746 = mux(_T_5286, btb_bank0_rd_data_way1_out_51, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5747 = mux(_T_5288, btb_bank0_rd_data_way1_out_52, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5748 = mux(_T_5290, btb_bank0_rd_data_way1_out_53, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5749 = mux(_T_5292, btb_bank0_rd_data_way1_out_54, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5750 = mux(_T_5294, btb_bank0_rd_data_way1_out_55, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5751 = mux(_T_5296, btb_bank0_rd_data_way1_out_56, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5752 = mux(_T_5298, btb_bank0_rd_data_way1_out_57, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5753 = mux(_T_5300, btb_bank0_rd_data_way1_out_58, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5754 = mux(_T_5302, btb_bank0_rd_data_way1_out_59, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5755 = mux(_T_5304, btb_bank0_rd_data_way1_out_60, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5756 = mux(_T_5306, btb_bank0_rd_data_way1_out_61, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5757 = mux(_T_5308, btb_bank0_rd_data_way1_out_62, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5758 = mux(_T_5310, btb_bank0_rd_data_way1_out_63, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5759 = mux(_T_5312, btb_bank0_rd_data_way1_out_64, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5760 = mux(_T_5314, btb_bank0_rd_data_way1_out_65, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5761 = mux(_T_5316, btb_bank0_rd_data_way1_out_66, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5762 = mux(_T_5318, btb_bank0_rd_data_way1_out_67, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5763 = mux(_T_5320, btb_bank0_rd_data_way1_out_68, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5764 = mux(_T_5322, btb_bank0_rd_data_way1_out_69, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5765 = mux(_T_5324, btb_bank0_rd_data_way1_out_70, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5766 = mux(_T_5326, btb_bank0_rd_data_way1_out_71, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5767 = mux(_T_5328, btb_bank0_rd_data_way1_out_72, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5768 = mux(_T_5330, btb_bank0_rd_data_way1_out_73, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5769 = mux(_T_5332, btb_bank0_rd_data_way1_out_74, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5770 = mux(_T_5334, btb_bank0_rd_data_way1_out_75, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5771 = mux(_T_5336, btb_bank0_rd_data_way1_out_76, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5772 = mux(_T_5338, btb_bank0_rd_data_way1_out_77, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5773 = mux(_T_5340, btb_bank0_rd_data_way1_out_78, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5774 = mux(_T_5342, btb_bank0_rd_data_way1_out_79, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5775 = mux(_T_5344, btb_bank0_rd_data_way1_out_80, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5776 = mux(_T_5346, btb_bank0_rd_data_way1_out_81, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5777 = mux(_T_5348, btb_bank0_rd_data_way1_out_82, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5778 = mux(_T_5350, btb_bank0_rd_data_way1_out_83, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5779 = mux(_T_5352, btb_bank0_rd_data_way1_out_84, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5780 = mux(_T_5354, btb_bank0_rd_data_way1_out_85, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5781 = mux(_T_5356, btb_bank0_rd_data_way1_out_86, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5782 = mux(_T_5358, btb_bank0_rd_data_way1_out_87, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5783 = mux(_T_5360, btb_bank0_rd_data_way1_out_88, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5784 = mux(_T_5362, btb_bank0_rd_data_way1_out_89, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5785 = mux(_T_5364, btb_bank0_rd_data_way1_out_90, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5786 = mux(_T_5366, btb_bank0_rd_data_way1_out_91, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5787 = mux(_T_5368, btb_bank0_rd_data_way1_out_92, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5788 = mux(_T_5370, btb_bank0_rd_data_way1_out_93, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5789 = mux(_T_5372, btb_bank0_rd_data_way1_out_94, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5790 = mux(_T_5374, btb_bank0_rd_data_way1_out_95, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5791 = mux(_T_5376, btb_bank0_rd_data_way1_out_96, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5792 = mux(_T_5378, btb_bank0_rd_data_way1_out_97, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5793 = mux(_T_5380, btb_bank0_rd_data_way1_out_98, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5794 = mux(_T_5382, btb_bank0_rd_data_way1_out_99, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5795 = mux(_T_5384, btb_bank0_rd_data_way1_out_100, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5796 = mux(_T_5386, btb_bank0_rd_data_way1_out_101, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5797 = mux(_T_5388, btb_bank0_rd_data_way1_out_102, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5798 = mux(_T_5390, btb_bank0_rd_data_way1_out_103, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5799 = mux(_T_5392, btb_bank0_rd_data_way1_out_104, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5800 = mux(_T_5394, btb_bank0_rd_data_way1_out_105, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5801 = mux(_T_5396, btb_bank0_rd_data_way1_out_106, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5802 = mux(_T_5398, btb_bank0_rd_data_way1_out_107, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5803 = mux(_T_5400, btb_bank0_rd_data_way1_out_108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5804 = mux(_T_5402, btb_bank0_rd_data_way1_out_109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5805 = mux(_T_5404, btb_bank0_rd_data_way1_out_110, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5806 = mux(_T_5406, btb_bank0_rd_data_way1_out_111, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5807 = mux(_T_5408, btb_bank0_rd_data_way1_out_112, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5808 = mux(_T_5410, btb_bank0_rd_data_way1_out_113, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5809 = mux(_T_5412, btb_bank0_rd_data_way1_out_114, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5810 = mux(_T_5414, btb_bank0_rd_data_way1_out_115, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5811 = mux(_T_5416, btb_bank0_rd_data_way1_out_116, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5812 = mux(_T_5418, btb_bank0_rd_data_way1_out_117, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5813 = mux(_T_5420, btb_bank0_rd_data_way1_out_118, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5814 = mux(_T_5422, btb_bank0_rd_data_way1_out_119, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5815 = mux(_T_5424, btb_bank0_rd_data_way1_out_120, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5816 = mux(_T_5426, btb_bank0_rd_data_way1_out_121, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5817 = mux(_T_5428, btb_bank0_rd_data_way1_out_122, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5818 = mux(_T_5430, btb_bank0_rd_data_way1_out_123, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5819 = mux(_T_5432, btb_bank0_rd_data_way1_out_124, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5820 = mux(_T_5434, btb_bank0_rd_data_way1_out_125, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5821 = mux(_T_5436, btb_bank0_rd_data_way1_out_126, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5822 = mux(_T_5438, btb_bank0_rd_data_way1_out_127, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5823 = mux(_T_5440, btb_bank0_rd_data_way1_out_128, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5824 = mux(_T_5442, btb_bank0_rd_data_way1_out_129, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5825 = mux(_T_5444, btb_bank0_rd_data_way1_out_130, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5826 = mux(_T_5446, btb_bank0_rd_data_way1_out_131, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5827 = mux(_T_5448, btb_bank0_rd_data_way1_out_132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5828 = mux(_T_5450, btb_bank0_rd_data_way1_out_133, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5829 = mux(_T_5452, btb_bank0_rd_data_way1_out_134, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5830 = mux(_T_5454, btb_bank0_rd_data_way1_out_135, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5831 = mux(_T_5456, btb_bank0_rd_data_way1_out_136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5832 = mux(_T_5458, btb_bank0_rd_data_way1_out_137, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5833 = mux(_T_5460, btb_bank0_rd_data_way1_out_138, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5834 = mux(_T_5462, btb_bank0_rd_data_way1_out_139, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5835 = mux(_T_5464, btb_bank0_rd_data_way1_out_140, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5836 = mux(_T_5466, btb_bank0_rd_data_way1_out_141, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5837 = mux(_T_5468, btb_bank0_rd_data_way1_out_142, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5838 = mux(_T_5470, btb_bank0_rd_data_way1_out_143, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5839 = mux(_T_5472, btb_bank0_rd_data_way1_out_144, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5840 = mux(_T_5474, btb_bank0_rd_data_way1_out_145, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5841 = mux(_T_5476, btb_bank0_rd_data_way1_out_146, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5842 = mux(_T_5478, btb_bank0_rd_data_way1_out_147, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5843 = mux(_T_5480, btb_bank0_rd_data_way1_out_148, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5844 = mux(_T_5482, btb_bank0_rd_data_way1_out_149, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5845 = mux(_T_5484, btb_bank0_rd_data_way1_out_150, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5846 = mux(_T_5486, btb_bank0_rd_data_way1_out_151, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5847 = mux(_T_5488, btb_bank0_rd_data_way1_out_152, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5848 = mux(_T_5490, btb_bank0_rd_data_way1_out_153, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5849 = mux(_T_5492, btb_bank0_rd_data_way1_out_154, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5850 = mux(_T_5494, btb_bank0_rd_data_way1_out_155, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5851 = mux(_T_5496, btb_bank0_rd_data_way1_out_156, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5852 = mux(_T_5498, btb_bank0_rd_data_way1_out_157, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5853 = mux(_T_5500, btb_bank0_rd_data_way1_out_158, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5854 = mux(_T_5502, btb_bank0_rd_data_way1_out_159, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5855 = mux(_T_5504, btb_bank0_rd_data_way1_out_160, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5856 = mux(_T_5506, btb_bank0_rd_data_way1_out_161, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5857 = mux(_T_5508, btb_bank0_rd_data_way1_out_162, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5858 = mux(_T_5510, btb_bank0_rd_data_way1_out_163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5859 = mux(_T_5512, btb_bank0_rd_data_way1_out_164, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5860 = mux(_T_5514, btb_bank0_rd_data_way1_out_165, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5861 = mux(_T_5516, btb_bank0_rd_data_way1_out_166, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5862 = mux(_T_5518, btb_bank0_rd_data_way1_out_167, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5863 = mux(_T_5520, btb_bank0_rd_data_way1_out_168, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5864 = mux(_T_5522, btb_bank0_rd_data_way1_out_169, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5865 = mux(_T_5524, btb_bank0_rd_data_way1_out_170, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5866 = mux(_T_5526, btb_bank0_rd_data_way1_out_171, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5867 = mux(_T_5528, btb_bank0_rd_data_way1_out_172, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5868 = mux(_T_5530, btb_bank0_rd_data_way1_out_173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5869 = mux(_T_5532, btb_bank0_rd_data_way1_out_174, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5870 = mux(_T_5534, btb_bank0_rd_data_way1_out_175, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5871 = mux(_T_5536, btb_bank0_rd_data_way1_out_176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5872 = mux(_T_5538, btb_bank0_rd_data_way1_out_177, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5873 = mux(_T_5540, btb_bank0_rd_data_way1_out_178, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5874 = mux(_T_5542, btb_bank0_rd_data_way1_out_179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5875 = mux(_T_5544, btb_bank0_rd_data_way1_out_180, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5876 = mux(_T_5546, btb_bank0_rd_data_way1_out_181, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5877 = mux(_T_5548, btb_bank0_rd_data_way1_out_182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5878 = mux(_T_5550, btb_bank0_rd_data_way1_out_183, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5879 = mux(_T_5552, btb_bank0_rd_data_way1_out_184, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5880 = mux(_T_5554, btb_bank0_rd_data_way1_out_185, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5881 = mux(_T_5556, btb_bank0_rd_data_way1_out_186, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5882 = mux(_T_5558, btb_bank0_rd_data_way1_out_187, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5883 = mux(_T_5560, btb_bank0_rd_data_way1_out_188, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5884 = mux(_T_5562, btb_bank0_rd_data_way1_out_189, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5885 = mux(_T_5564, btb_bank0_rd_data_way1_out_190, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5886 = mux(_T_5566, btb_bank0_rd_data_way1_out_191, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5887 = mux(_T_5568, btb_bank0_rd_data_way1_out_192, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5888 = mux(_T_5570, btb_bank0_rd_data_way1_out_193, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5889 = mux(_T_5572, btb_bank0_rd_data_way1_out_194, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5890 = mux(_T_5574, btb_bank0_rd_data_way1_out_195, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5891 = mux(_T_5576, btb_bank0_rd_data_way1_out_196, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5892 = mux(_T_5578, btb_bank0_rd_data_way1_out_197, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5893 = mux(_T_5580, btb_bank0_rd_data_way1_out_198, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5894 = mux(_T_5582, btb_bank0_rd_data_way1_out_199, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5895 = mux(_T_5584, btb_bank0_rd_data_way1_out_200, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5896 = mux(_T_5586, btb_bank0_rd_data_way1_out_201, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5897 = mux(_T_5588, btb_bank0_rd_data_way1_out_202, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5898 = mux(_T_5590, btb_bank0_rd_data_way1_out_203, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5899 = mux(_T_5592, btb_bank0_rd_data_way1_out_204, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5900 = mux(_T_5594, btb_bank0_rd_data_way1_out_205, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5901 = mux(_T_5596, btb_bank0_rd_data_way1_out_206, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5902 = mux(_T_5598, btb_bank0_rd_data_way1_out_207, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5903 = mux(_T_5600, btb_bank0_rd_data_way1_out_208, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5904 = mux(_T_5602, btb_bank0_rd_data_way1_out_209, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5905 = mux(_T_5604, btb_bank0_rd_data_way1_out_210, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5906 = mux(_T_5606, btb_bank0_rd_data_way1_out_211, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5907 = mux(_T_5608, btb_bank0_rd_data_way1_out_212, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5908 = mux(_T_5610, btb_bank0_rd_data_way1_out_213, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5909 = mux(_T_5612, btb_bank0_rd_data_way1_out_214, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5910 = mux(_T_5614, btb_bank0_rd_data_way1_out_215, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5911 = mux(_T_5616, btb_bank0_rd_data_way1_out_216, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5912 = mux(_T_5618, btb_bank0_rd_data_way1_out_217, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5913 = mux(_T_5620, btb_bank0_rd_data_way1_out_218, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5914 = mux(_T_5622, btb_bank0_rd_data_way1_out_219, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5915 = mux(_T_5624, btb_bank0_rd_data_way1_out_220, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5916 = mux(_T_5626, btb_bank0_rd_data_way1_out_221, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5917 = mux(_T_5628, btb_bank0_rd_data_way1_out_222, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5918 = mux(_T_5630, btb_bank0_rd_data_way1_out_223, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5919 = mux(_T_5632, btb_bank0_rd_data_way1_out_224, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5920 = mux(_T_5634, btb_bank0_rd_data_way1_out_225, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5921 = mux(_T_5636, btb_bank0_rd_data_way1_out_226, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5922 = mux(_T_5638, btb_bank0_rd_data_way1_out_227, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5923 = mux(_T_5640, btb_bank0_rd_data_way1_out_228, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5924 = mux(_T_5642, btb_bank0_rd_data_way1_out_229, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5925 = mux(_T_5644, btb_bank0_rd_data_way1_out_230, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5926 = mux(_T_5646, btb_bank0_rd_data_way1_out_231, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5927 = mux(_T_5648, btb_bank0_rd_data_way1_out_232, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5928 = mux(_T_5650, btb_bank0_rd_data_way1_out_233, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5929 = mux(_T_5652, btb_bank0_rd_data_way1_out_234, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5930 = mux(_T_5654, btb_bank0_rd_data_way1_out_235, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5931 = mux(_T_5656, btb_bank0_rd_data_way1_out_236, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5932 = mux(_T_5658, btb_bank0_rd_data_way1_out_237, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5933 = mux(_T_5660, btb_bank0_rd_data_way1_out_238, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5934 = mux(_T_5662, btb_bank0_rd_data_way1_out_239, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5935 = mux(_T_5664, btb_bank0_rd_data_way1_out_240, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5936 = mux(_T_5666, btb_bank0_rd_data_way1_out_241, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5937 = mux(_T_5668, btb_bank0_rd_data_way1_out_242, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5938 = mux(_T_5670, btb_bank0_rd_data_way1_out_243, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5939 = mux(_T_5672, btb_bank0_rd_data_way1_out_244, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5940 = mux(_T_5674, btb_bank0_rd_data_way1_out_245, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5941 = mux(_T_5676, btb_bank0_rd_data_way1_out_246, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5942 = mux(_T_5678, btb_bank0_rd_data_way1_out_247, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5943 = mux(_T_5680, btb_bank0_rd_data_way1_out_248, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5944 = mux(_T_5682, btb_bank0_rd_data_way1_out_249, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5945 = mux(_T_5684, btb_bank0_rd_data_way1_out_250, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5946 = mux(_T_5686, btb_bank0_rd_data_way1_out_251, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5947 = mux(_T_5688, btb_bank0_rd_data_way1_out_252, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5948 = mux(_T_5690, btb_bank0_rd_data_way1_out_253, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5949 = mux(_T_5692, btb_bank0_rd_data_way1_out_254, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5950 = mux(_T_5694, btb_bank0_rd_data_way1_out_255, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_5951 = or(_T_5695, _T_5696) @[Mux.scala 27:72] - node _T_5952 = or(_T_5951, _T_5697) @[Mux.scala 27:72] + node _T_5182 = or(_T_5181, _T_4927) @[Mux.scala 27:72] + wire _T_5183 : UInt @[Mux.scala 27:72] + _T_5183 <= _T_5182 @[Mux.scala 27:72] + btb_bank0_rd_data_way0_p1_f <= _T_5183 @[el2_ifu_bp_ctl.scala 439:31] + node _T_5184 = eq(btb_rd_addr_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5185 = bits(_T_5184, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5186 = eq(btb_rd_addr_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5187 = bits(_T_5186, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5188 = eq(btb_rd_addr_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5189 = bits(_T_5188, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5190 = eq(btb_rd_addr_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5191 = bits(_T_5190, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5192 = eq(btb_rd_addr_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5193 = bits(_T_5192, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5194 = eq(btb_rd_addr_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5195 = bits(_T_5194, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5196 = eq(btb_rd_addr_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5197 = bits(_T_5196, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5198 = eq(btb_rd_addr_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5199 = bits(_T_5198, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5200 = eq(btb_rd_addr_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5201 = bits(_T_5200, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5202 = eq(btb_rd_addr_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5203 = bits(_T_5202, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5204 = eq(btb_rd_addr_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5205 = bits(_T_5204, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5206 = eq(btb_rd_addr_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5207 = bits(_T_5206, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5208 = eq(btb_rd_addr_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5209 = bits(_T_5208, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5210 = eq(btb_rd_addr_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5211 = bits(_T_5210, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5212 = eq(btb_rd_addr_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5213 = bits(_T_5212, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5214 = eq(btb_rd_addr_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5215 = bits(_T_5214, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5216 = eq(btb_rd_addr_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5217 = bits(_T_5216, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5218 = eq(btb_rd_addr_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5219 = bits(_T_5218, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5220 = eq(btb_rd_addr_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5221 = bits(_T_5220, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5222 = eq(btb_rd_addr_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5223 = bits(_T_5222, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5224 = eq(btb_rd_addr_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5225 = bits(_T_5224, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5226 = eq(btb_rd_addr_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5227 = bits(_T_5226, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5228 = eq(btb_rd_addr_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5229 = bits(_T_5228, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5230 = eq(btb_rd_addr_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5231 = bits(_T_5230, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5232 = eq(btb_rd_addr_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5233 = bits(_T_5232, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5234 = eq(btb_rd_addr_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5235 = bits(_T_5234, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5236 = eq(btb_rd_addr_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5237 = bits(_T_5236, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5238 = eq(btb_rd_addr_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5239 = bits(_T_5238, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5240 = eq(btb_rd_addr_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5241 = bits(_T_5240, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5242 = eq(btb_rd_addr_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5243 = bits(_T_5242, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5244 = eq(btb_rd_addr_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5245 = bits(_T_5244, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5246 = eq(btb_rd_addr_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5247 = bits(_T_5246, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5248 = eq(btb_rd_addr_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5249 = bits(_T_5248, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5250 = eq(btb_rd_addr_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5251 = bits(_T_5250, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5252 = eq(btb_rd_addr_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5253 = bits(_T_5252, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5254 = eq(btb_rd_addr_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5255 = bits(_T_5254, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5256 = eq(btb_rd_addr_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5257 = bits(_T_5256, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5258 = eq(btb_rd_addr_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5259 = bits(_T_5258, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5260 = eq(btb_rd_addr_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5261 = bits(_T_5260, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5262 = eq(btb_rd_addr_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5263 = bits(_T_5262, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5264 = eq(btb_rd_addr_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5265 = bits(_T_5264, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5266 = eq(btb_rd_addr_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5267 = bits(_T_5266, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5268 = eq(btb_rd_addr_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5269 = bits(_T_5268, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5270 = eq(btb_rd_addr_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5271 = bits(_T_5270, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5272 = eq(btb_rd_addr_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5273 = bits(_T_5272, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5274 = eq(btb_rd_addr_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5275 = bits(_T_5274, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5276 = eq(btb_rd_addr_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5277 = bits(_T_5276, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5278 = eq(btb_rd_addr_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5279 = bits(_T_5278, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5280 = eq(btb_rd_addr_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5281 = bits(_T_5280, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5282 = eq(btb_rd_addr_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5283 = bits(_T_5282, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5284 = eq(btb_rd_addr_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5285 = bits(_T_5284, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5286 = eq(btb_rd_addr_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5287 = bits(_T_5286, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5288 = eq(btb_rd_addr_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5289 = bits(_T_5288, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5290 = eq(btb_rd_addr_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5291 = bits(_T_5290, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5292 = eq(btb_rd_addr_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5293 = bits(_T_5292, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5294 = eq(btb_rd_addr_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5295 = bits(_T_5294, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5296 = eq(btb_rd_addr_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5297 = bits(_T_5296, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5298 = eq(btb_rd_addr_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5299 = bits(_T_5298, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5300 = eq(btb_rd_addr_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5301 = bits(_T_5300, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5302 = eq(btb_rd_addr_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5303 = bits(_T_5302, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5304 = eq(btb_rd_addr_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5305 = bits(_T_5304, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5306 = eq(btb_rd_addr_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5307 = bits(_T_5306, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5308 = eq(btb_rd_addr_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5309 = bits(_T_5308, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5310 = eq(btb_rd_addr_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5311 = bits(_T_5310, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5312 = eq(btb_rd_addr_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5313 = bits(_T_5312, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5314 = eq(btb_rd_addr_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5315 = bits(_T_5314, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5316 = eq(btb_rd_addr_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5317 = bits(_T_5316, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5318 = eq(btb_rd_addr_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5319 = bits(_T_5318, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5320 = eq(btb_rd_addr_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5321 = bits(_T_5320, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5322 = eq(btb_rd_addr_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5323 = bits(_T_5322, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5324 = eq(btb_rd_addr_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5325 = bits(_T_5324, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5326 = eq(btb_rd_addr_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5327 = bits(_T_5326, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5328 = eq(btb_rd_addr_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5329 = bits(_T_5328, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5330 = eq(btb_rd_addr_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5331 = bits(_T_5330, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5332 = eq(btb_rd_addr_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5333 = bits(_T_5332, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5334 = eq(btb_rd_addr_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5335 = bits(_T_5334, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5336 = eq(btb_rd_addr_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5337 = bits(_T_5336, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5338 = eq(btb_rd_addr_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5339 = bits(_T_5338, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5340 = eq(btb_rd_addr_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5341 = bits(_T_5340, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5342 = eq(btb_rd_addr_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5343 = bits(_T_5342, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5344 = eq(btb_rd_addr_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5345 = bits(_T_5344, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5346 = eq(btb_rd_addr_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5347 = bits(_T_5346, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5348 = eq(btb_rd_addr_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5349 = bits(_T_5348, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5350 = eq(btb_rd_addr_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5351 = bits(_T_5350, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5352 = eq(btb_rd_addr_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5353 = bits(_T_5352, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5354 = eq(btb_rd_addr_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5355 = bits(_T_5354, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5356 = eq(btb_rd_addr_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5357 = bits(_T_5356, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5358 = eq(btb_rd_addr_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5359 = bits(_T_5358, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5360 = eq(btb_rd_addr_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5361 = bits(_T_5360, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5362 = eq(btb_rd_addr_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5363 = bits(_T_5362, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5364 = eq(btb_rd_addr_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5365 = bits(_T_5364, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5366 = eq(btb_rd_addr_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5367 = bits(_T_5366, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5368 = eq(btb_rd_addr_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5369 = bits(_T_5368, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5370 = eq(btb_rd_addr_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5371 = bits(_T_5370, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5372 = eq(btb_rd_addr_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5373 = bits(_T_5372, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5374 = eq(btb_rd_addr_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5375 = bits(_T_5374, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5376 = eq(btb_rd_addr_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5377 = bits(_T_5376, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5378 = eq(btb_rd_addr_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5379 = bits(_T_5378, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5380 = eq(btb_rd_addr_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5381 = bits(_T_5380, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5382 = eq(btb_rd_addr_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5383 = bits(_T_5382, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5384 = eq(btb_rd_addr_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5385 = bits(_T_5384, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5386 = eq(btb_rd_addr_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5387 = bits(_T_5386, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5388 = eq(btb_rd_addr_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5389 = bits(_T_5388, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5390 = eq(btb_rd_addr_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5391 = bits(_T_5390, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5392 = eq(btb_rd_addr_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5393 = bits(_T_5392, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5394 = eq(btb_rd_addr_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5395 = bits(_T_5394, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5396 = eq(btb_rd_addr_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5397 = bits(_T_5396, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5398 = eq(btb_rd_addr_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5399 = bits(_T_5398, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5400 = eq(btb_rd_addr_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5401 = bits(_T_5400, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5402 = eq(btb_rd_addr_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5403 = bits(_T_5402, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5404 = eq(btb_rd_addr_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5405 = bits(_T_5404, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5406 = eq(btb_rd_addr_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5407 = bits(_T_5406, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5408 = eq(btb_rd_addr_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5409 = bits(_T_5408, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5410 = eq(btb_rd_addr_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5411 = bits(_T_5410, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5412 = eq(btb_rd_addr_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5413 = bits(_T_5412, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5414 = eq(btb_rd_addr_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5415 = bits(_T_5414, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5416 = eq(btb_rd_addr_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5417 = bits(_T_5416, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5418 = eq(btb_rd_addr_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5419 = bits(_T_5418, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5420 = eq(btb_rd_addr_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5421 = bits(_T_5420, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5422 = eq(btb_rd_addr_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5423 = bits(_T_5422, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5424 = eq(btb_rd_addr_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5425 = bits(_T_5424, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5426 = eq(btb_rd_addr_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5427 = bits(_T_5426, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5428 = eq(btb_rd_addr_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5429 = bits(_T_5428, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5430 = eq(btb_rd_addr_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5431 = bits(_T_5430, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5432 = eq(btb_rd_addr_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5433 = bits(_T_5432, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5434 = eq(btb_rd_addr_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5435 = bits(_T_5434, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5436 = eq(btb_rd_addr_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5437 = bits(_T_5436, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5438 = eq(btb_rd_addr_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5439 = bits(_T_5438, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5440 = eq(btb_rd_addr_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5441 = bits(_T_5440, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5442 = eq(btb_rd_addr_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5443 = bits(_T_5442, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5444 = eq(btb_rd_addr_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5445 = bits(_T_5444, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5446 = eq(btb_rd_addr_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5447 = bits(_T_5446, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5448 = eq(btb_rd_addr_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5449 = bits(_T_5448, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5450 = eq(btb_rd_addr_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5451 = bits(_T_5450, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5452 = eq(btb_rd_addr_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5453 = bits(_T_5452, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5454 = eq(btb_rd_addr_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5455 = bits(_T_5454, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5456 = eq(btb_rd_addr_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5457 = bits(_T_5456, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5458 = eq(btb_rd_addr_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5459 = bits(_T_5458, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5460 = eq(btb_rd_addr_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5461 = bits(_T_5460, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5462 = eq(btb_rd_addr_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5463 = bits(_T_5462, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5464 = eq(btb_rd_addr_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5465 = bits(_T_5464, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5466 = eq(btb_rd_addr_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5467 = bits(_T_5466, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5468 = eq(btb_rd_addr_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5469 = bits(_T_5468, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5470 = eq(btb_rd_addr_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5471 = bits(_T_5470, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5472 = eq(btb_rd_addr_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5473 = bits(_T_5472, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5474 = eq(btb_rd_addr_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5475 = bits(_T_5474, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5476 = eq(btb_rd_addr_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5477 = bits(_T_5476, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5478 = eq(btb_rd_addr_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5479 = bits(_T_5478, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5480 = eq(btb_rd_addr_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5481 = bits(_T_5480, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5482 = eq(btb_rd_addr_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5483 = bits(_T_5482, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5484 = eq(btb_rd_addr_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5485 = bits(_T_5484, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5486 = eq(btb_rd_addr_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5487 = bits(_T_5486, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5488 = eq(btb_rd_addr_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5489 = bits(_T_5488, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5490 = eq(btb_rd_addr_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5491 = bits(_T_5490, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5492 = eq(btb_rd_addr_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5493 = bits(_T_5492, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5494 = eq(btb_rd_addr_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5495 = bits(_T_5494, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5496 = eq(btb_rd_addr_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5497 = bits(_T_5496, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5498 = eq(btb_rd_addr_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5499 = bits(_T_5498, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5500 = eq(btb_rd_addr_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5501 = bits(_T_5500, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5502 = eq(btb_rd_addr_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5503 = bits(_T_5502, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5504 = eq(btb_rd_addr_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5505 = bits(_T_5504, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5506 = eq(btb_rd_addr_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5507 = bits(_T_5506, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5508 = eq(btb_rd_addr_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5509 = bits(_T_5508, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5510 = eq(btb_rd_addr_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5511 = bits(_T_5510, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5512 = eq(btb_rd_addr_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5513 = bits(_T_5512, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5514 = eq(btb_rd_addr_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5515 = bits(_T_5514, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5516 = eq(btb_rd_addr_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5517 = bits(_T_5516, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5518 = eq(btb_rd_addr_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5519 = bits(_T_5518, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5520 = eq(btb_rd_addr_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5521 = bits(_T_5520, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5522 = eq(btb_rd_addr_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5523 = bits(_T_5522, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5524 = eq(btb_rd_addr_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5525 = bits(_T_5524, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5526 = eq(btb_rd_addr_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5527 = bits(_T_5526, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5528 = eq(btb_rd_addr_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5529 = bits(_T_5528, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5530 = eq(btb_rd_addr_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5531 = bits(_T_5530, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5532 = eq(btb_rd_addr_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5533 = bits(_T_5532, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5534 = eq(btb_rd_addr_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5535 = bits(_T_5534, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5536 = eq(btb_rd_addr_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5537 = bits(_T_5536, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5538 = eq(btb_rd_addr_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5539 = bits(_T_5538, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5540 = eq(btb_rd_addr_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5541 = bits(_T_5540, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5542 = eq(btb_rd_addr_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5543 = bits(_T_5542, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5544 = eq(btb_rd_addr_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5545 = bits(_T_5544, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5546 = eq(btb_rd_addr_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5547 = bits(_T_5546, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5548 = eq(btb_rd_addr_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5549 = bits(_T_5548, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5550 = eq(btb_rd_addr_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5551 = bits(_T_5550, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5552 = eq(btb_rd_addr_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5553 = bits(_T_5552, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5554 = eq(btb_rd_addr_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5555 = bits(_T_5554, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5556 = eq(btb_rd_addr_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5557 = bits(_T_5556, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5558 = eq(btb_rd_addr_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5559 = bits(_T_5558, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5560 = eq(btb_rd_addr_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5561 = bits(_T_5560, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5562 = eq(btb_rd_addr_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5563 = bits(_T_5562, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5564 = eq(btb_rd_addr_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5565 = bits(_T_5564, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5566 = eq(btb_rd_addr_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5567 = bits(_T_5566, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5568 = eq(btb_rd_addr_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5569 = bits(_T_5568, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5570 = eq(btb_rd_addr_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5571 = bits(_T_5570, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5572 = eq(btb_rd_addr_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5573 = bits(_T_5572, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5574 = eq(btb_rd_addr_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5575 = bits(_T_5574, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5576 = eq(btb_rd_addr_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5577 = bits(_T_5576, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5578 = eq(btb_rd_addr_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5579 = bits(_T_5578, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5580 = eq(btb_rd_addr_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5581 = bits(_T_5580, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5582 = eq(btb_rd_addr_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5583 = bits(_T_5582, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5584 = eq(btb_rd_addr_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5585 = bits(_T_5584, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5586 = eq(btb_rd_addr_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5587 = bits(_T_5586, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5588 = eq(btb_rd_addr_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5589 = bits(_T_5588, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5590 = eq(btb_rd_addr_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5591 = bits(_T_5590, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5592 = eq(btb_rd_addr_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5593 = bits(_T_5592, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5594 = eq(btb_rd_addr_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5595 = bits(_T_5594, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5596 = eq(btb_rd_addr_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5597 = bits(_T_5596, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5598 = eq(btb_rd_addr_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5599 = bits(_T_5598, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5600 = eq(btb_rd_addr_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5601 = bits(_T_5600, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5602 = eq(btb_rd_addr_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5603 = bits(_T_5602, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5604 = eq(btb_rd_addr_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5605 = bits(_T_5604, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5606 = eq(btb_rd_addr_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5607 = bits(_T_5606, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5608 = eq(btb_rd_addr_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5609 = bits(_T_5608, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5610 = eq(btb_rd_addr_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5611 = bits(_T_5610, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5612 = eq(btb_rd_addr_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5613 = bits(_T_5612, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5614 = eq(btb_rd_addr_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5615 = bits(_T_5614, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5616 = eq(btb_rd_addr_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5617 = bits(_T_5616, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5618 = eq(btb_rd_addr_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5619 = bits(_T_5618, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5620 = eq(btb_rd_addr_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5621 = bits(_T_5620, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5622 = eq(btb_rd_addr_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5623 = bits(_T_5622, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5624 = eq(btb_rd_addr_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5625 = bits(_T_5624, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5626 = eq(btb_rd_addr_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5627 = bits(_T_5626, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5628 = eq(btb_rd_addr_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5629 = bits(_T_5628, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5630 = eq(btb_rd_addr_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5631 = bits(_T_5630, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5632 = eq(btb_rd_addr_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5633 = bits(_T_5632, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5634 = eq(btb_rd_addr_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5635 = bits(_T_5634, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5636 = eq(btb_rd_addr_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5637 = bits(_T_5636, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5638 = eq(btb_rd_addr_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5639 = bits(_T_5638, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5640 = eq(btb_rd_addr_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5641 = bits(_T_5640, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5642 = eq(btb_rd_addr_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5643 = bits(_T_5642, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5644 = eq(btb_rd_addr_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5645 = bits(_T_5644, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5646 = eq(btb_rd_addr_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5647 = bits(_T_5646, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5648 = eq(btb_rd_addr_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5649 = bits(_T_5648, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5650 = eq(btb_rd_addr_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5651 = bits(_T_5650, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5652 = eq(btb_rd_addr_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5653 = bits(_T_5652, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5654 = eq(btb_rd_addr_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5655 = bits(_T_5654, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5656 = eq(btb_rd_addr_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5657 = bits(_T_5656, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5658 = eq(btb_rd_addr_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5659 = bits(_T_5658, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5660 = eq(btb_rd_addr_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5661 = bits(_T_5660, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5662 = eq(btb_rd_addr_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5663 = bits(_T_5662, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5664 = eq(btb_rd_addr_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5665 = bits(_T_5664, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5666 = eq(btb_rd_addr_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5667 = bits(_T_5666, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5668 = eq(btb_rd_addr_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5669 = bits(_T_5668, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5670 = eq(btb_rd_addr_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5671 = bits(_T_5670, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5672 = eq(btb_rd_addr_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5673 = bits(_T_5672, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5674 = eq(btb_rd_addr_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5675 = bits(_T_5674, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5676 = eq(btb_rd_addr_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5677 = bits(_T_5676, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5678 = eq(btb_rd_addr_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5679 = bits(_T_5678, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5680 = eq(btb_rd_addr_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5681 = bits(_T_5680, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5682 = eq(btb_rd_addr_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5683 = bits(_T_5682, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5684 = eq(btb_rd_addr_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5685 = bits(_T_5684, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5686 = eq(btb_rd_addr_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5687 = bits(_T_5686, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5688 = eq(btb_rd_addr_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5689 = bits(_T_5688, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5690 = eq(btb_rd_addr_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5691 = bits(_T_5690, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5692 = eq(btb_rd_addr_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5693 = bits(_T_5692, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5694 = eq(btb_rd_addr_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 440:83] + node _T_5695 = bits(_T_5694, 0, 0) @[el2_ifu_bp_ctl.scala 440:91] + node _T_5696 = mux(_T_5185, btb_bank0_rd_data_way1_out_0, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5697 = mux(_T_5187, btb_bank0_rd_data_way1_out_1, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5698 = mux(_T_5189, btb_bank0_rd_data_way1_out_2, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5699 = mux(_T_5191, btb_bank0_rd_data_way1_out_3, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5700 = mux(_T_5193, btb_bank0_rd_data_way1_out_4, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5701 = mux(_T_5195, btb_bank0_rd_data_way1_out_5, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5702 = mux(_T_5197, btb_bank0_rd_data_way1_out_6, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5703 = mux(_T_5199, btb_bank0_rd_data_way1_out_7, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5704 = mux(_T_5201, btb_bank0_rd_data_way1_out_8, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5705 = mux(_T_5203, btb_bank0_rd_data_way1_out_9, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5706 = mux(_T_5205, btb_bank0_rd_data_way1_out_10, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5707 = mux(_T_5207, btb_bank0_rd_data_way1_out_11, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5708 = mux(_T_5209, btb_bank0_rd_data_way1_out_12, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5709 = mux(_T_5211, btb_bank0_rd_data_way1_out_13, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5710 = mux(_T_5213, btb_bank0_rd_data_way1_out_14, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5711 = mux(_T_5215, btb_bank0_rd_data_way1_out_15, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5712 = mux(_T_5217, btb_bank0_rd_data_way1_out_16, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5713 = mux(_T_5219, btb_bank0_rd_data_way1_out_17, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5714 = mux(_T_5221, btb_bank0_rd_data_way1_out_18, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5715 = mux(_T_5223, btb_bank0_rd_data_way1_out_19, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5716 = mux(_T_5225, btb_bank0_rd_data_way1_out_20, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5717 = mux(_T_5227, btb_bank0_rd_data_way1_out_21, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5718 = mux(_T_5229, btb_bank0_rd_data_way1_out_22, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5719 = mux(_T_5231, btb_bank0_rd_data_way1_out_23, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5720 = mux(_T_5233, btb_bank0_rd_data_way1_out_24, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5721 = mux(_T_5235, btb_bank0_rd_data_way1_out_25, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5722 = mux(_T_5237, btb_bank0_rd_data_way1_out_26, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5723 = mux(_T_5239, btb_bank0_rd_data_way1_out_27, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5724 = mux(_T_5241, btb_bank0_rd_data_way1_out_28, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5725 = mux(_T_5243, btb_bank0_rd_data_way1_out_29, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5726 = mux(_T_5245, btb_bank0_rd_data_way1_out_30, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5727 = mux(_T_5247, btb_bank0_rd_data_way1_out_31, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5728 = mux(_T_5249, btb_bank0_rd_data_way1_out_32, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5729 = mux(_T_5251, btb_bank0_rd_data_way1_out_33, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5730 = mux(_T_5253, btb_bank0_rd_data_way1_out_34, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5731 = mux(_T_5255, btb_bank0_rd_data_way1_out_35, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5732 = mux(_T_5257, btb_bank0_rd_data_way1_out_36, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5733 = mux(_T_5259, btb_bank0_rd_data_way1_out_37, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5734 = mux(_T_5261, btb_bank0_rd_data_way1_out_38, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5735 = mux(_T_5263, btb_bank0_rd_data_way1_out_39, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5736 = mux(_T_5265, btb_bank0_rd_data_way1_out_40, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5737 = mux(_T_5267, btb_bank0_rd_data_way1_out_41, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5738 = mux(_T_5269, btb_bank0_rd_data_way1_out_42, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5739 = mux(_T_5271, btb_bank0_rd_data_way1_out_43, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5740 = mux(_T_5273, btb_bank0_rd_data_way1_out_44, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5741 = mux(_T_5275, btb_bank0_rd_data_way1_out_45, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5742 = mux(_T_5277, btb_bank0_rd_data_way1_out_46, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5743 = mux(_T_5279, btb_bank0_rd_data_way1_out_47, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5744 = mux(_T_5281, btb_bank0_rd_data_way1_out_48, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5745 = mux(_T_5283, btb_bank0_rd_data_way1_out_49, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5746 = mux(_T_5285, btb_bank0_rd_data_way1_out_50, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5747 = mux(_T_5287, btb_bank0_rd_data_way1_out_51, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5748 = mux(_T_5289, btb_bank0_rd_data_way1_out_52, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5749 = mux(_T_5291, btb_bank0_rd_data_way1_out_53, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5750 = mux(_T_5293, btb_bank0_rd_data_way1_out_54, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5751 = mux(_T_5295, btb_bank0_rd_data_way1_out_55, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5752 = mux(_T_5297, btb_bank0_rd_data_way1_out_56, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5753 = mux(_T_5299, btb_bank0_rd_data_way1_out_57, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5754 = mux(_T_5301, btb_bank0_rd_data_way1_out_58, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5755 = mux(_T_5303, btb_bank0_rd_data_way1_out_59, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5756 = mux(_T_5305, btb_bank0_rd_data_way1_out_60, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5757 = mux(_T_5307, btb_bank0_rd_data_way1_out_61, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5758 = mux(_T_5309, btb_bank0_rd_data_way1_out_62, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5759 = mux(_T_5311, btb_bank0_rd_data_way1_out_63, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5760 = mux(_T_5313, btb_bank0_rd_data_way1_out_64, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5761 = mux(_T_5315, btb_bank0_rd_data_way1_out_65, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5762 = mux(_T_5317, btb_bank0_rd_data_way1_out_66, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5763 = mux(_T_5319, btb_bank0_rd_data_way1_out_67, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5764 = mux(_T_5321, btb_bank0_rd_data_way1_out_68, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5765 = mux(_T_5323, btb_bank0_rd_data_way1_out_69, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5766 = mux(_T_5325, btb_bank0_rd_data_way1_out_70, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5767 = mux(_T_5327, btb_bank0_rd_data_way1_out_71, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5768 = mux(_T_5329, btb_bank0_rd_data_way1_out_72, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5769 = mux(_T_5331, btb_bank0_rd_data_way1_out_73, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5770 = mux(_T_5333, btb_bank0_rd_data_way1_out_74, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5771 = mux(_T_5335, btb_bank0_rd_data_way1_out_75, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5772 = mux(_T_5337, btb_bank0_rd_data_way1_out_76, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5773 = mux(_T_5339, btb_bank0_rd_data_way1_out_77, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5774 = mux(_T_5341, btb_bank0_rd_data_way1_out_78, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5775 = mux(_T_5343, btb_bank0_rd_data_way1_out_79, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5776 = mux(_T_5345, btb_bank0_rd_data_way1_out_80, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5777 = mux(_T_5347, btb_bank0_rd_data_way1_out_81, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5778 = mux(_T_5349, btb_bank0_rd_data_way1_out_82, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5779 = mux(_T_5351, btb_bank0_rd_data_way1_out_83, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5780 = mux(_T_5353, btb_bank0_rd_data_way1_out_84, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5781 = mux(_T_5355, btb_bank0_rd_data_way1_out_85, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5782 = mux(_T_5357, btb_bank0_rd_data_way1_out_86, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5783 = mux(_T_5359, btb_bank0_rd_data_way1_out_87, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5784 = mux(_T_5361, btb_bank0_rd_data_way1_out_88, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5785 = mux(_T_5363, btb_bank0_rd_data_way1_out_89, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5786 = mux(_T_5365, btb_bank0_rd_data_way1_out_90, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5787 = mux(_T_5367, btb_bank0_rd_data_way1_out_91, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5788 = mux(_T_5369, btb_bank0_rd_data_way1_out_92, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5789 = mux(_T_5371, btb_bank0_rd_data_way1_out_93, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5790 = mux(_T_5373, btb_bank0_rd_data_way1_out_94, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5791 = mux(_T_5375, btb_bank0_rd_data_way1_out_95, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5792 = mux(_T_5377, btb_bank0_rd_data_way1_out_96, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5793 = mux(_T_5379, btb_bank0_rd_data_way1_out_97, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5794 = mux(_T_5381, btb_bank0_rd_data_way1_out_98, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5795 = mux(_T_5383, btb_bank0_rd_data_way1_out_99, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5796 = mux(_T_5385, btb_bank0_rd_data_way1_out_100, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5797 = mux(_T_5387, btb_bank0_rd_data_way1_out_101, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5798 = mux(_T_5389, btb_bank0_rd_data_way1_out_102, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5799 = mux(_T_5391, btb_bank0_rd_data_way1_out_103, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5800 = mux(_T_5393, btb_bank0_rd_data_way1_out_104, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5801 = mux(_T_5395, btb_bank0_rd_data_way1_out_105, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5802 = mux(_T_5397, btb_bank0_rd_data_way1_out_106, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5803 = mux(_T_5399, btb_bank0_rd_data_way1_out_107, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5804 = mux(_T_5401, btb_bank0_rd_data_way1_out_108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5805 = mux(_T_5403, btb_bank0_rd_data_way1_out_109, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5806 = mux(_T_5405, btb_bank0_rd_data_way1_out_110, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5807 = mux(_T_5407, btb_bank0_rd_data_way1_out_111, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5808 = mux(_T_5409, btb_bank0_rd_data_way1_out_112, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5809 = mux(_T_5411, btb_bank0_rd_data_way1_out_113, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5810 = mux(_T_5413, btb_bank0_rd_data_way1_out_114, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5811 = mux(_T_5415, btb_bank0_rd_data_way1_out_115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5812 = mux(_T_5417, btb_bank0_rd_data_way1_out_116, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5813 = mux(_T_5419, btb_bank0_rd_data_way1_out_117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5814 = mux(_T_5421, btb_bank0_rd_data_way1_out_118, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5815 = mux(_T_5423, btb_bank0_rd_data_way1_out_119, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5816 = mux(_T_5425, btb_bank0_rd_data_way1_out_120, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5817 = mux(_T_5427, btb_bank0_rd_data_way1_out_121, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5818 = mux(_T_5429, btb_bank0_rd_data_way1_out_122, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5819 = mux(_T_5431, btb_bank0_rd_data_way1_out_123, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5820 = mux(_T_5433, btb_bank0_rd_data_way1_out_124, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5821 = mux(_T_5435, btb_bank0_rd_data_way1_out_125, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5822 = mux(_T_5437, btb_bank0_rd_data_way1_out_126, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5823 = mux(_T_5439, btb_bank0_rd_data_way1_out_127, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5824 = mux(_T_5441, btb_bank0_rd_data_way1_out_128, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5825 = mux(_T_5443, btb_bank0_rd_data_way1_out_129, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5826 = mux(_T_5445, btb_bank0_rd_data_way1_out_130, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5827 = mux(_T_5447, btb_bank0_rd_data_way1_out_131, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5828 = mux(_T_5449, btb_bank0_rd_data_way1_out_132, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5829 = mux(_T_5451, btb_bank0_rd_data_way1_out_133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5830 = mux(_T_5453, btb_bank0_rd_data_way1_out_134, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5831 = mux(_T_5455, btb_bank0_rd_data_way1_out_135, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5832 = mux(_T_5457, btb_bank0_rd_data_way1_out_136, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5833 = mux(_T_5459, btb_bank0_rd_data_way1_out_137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5834 = mux(_T_5461, btb_bank0_rd_data_way1_out_138, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5835 = mux(_T_5463, btb_bank0_rd_data_way1_out_139, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5836 = mux(_T_5465, btb_bank0_rd_data_way1_out_140, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5837 = mux(_T_5467, btb_bank0_rd_data_way1_out_141, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5838 = mux(_T_5469, btb_bank0_rd_data_way1_out_142, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5839 = mux(_T_5471, btb_bank0_rd_data_way1_out_143, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5840 = mux(_T_5473, btb_bank0_rd_data_way1_out_144, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5841 = mux(_T_5475, btb_bank0_rd_data_way1_out_145, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5842 = mux(_T_5477, btb_bank0_rd_data_way1_out_146, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5843 = mux(_T_5479, btb_bank0_rd_data_way1_out_147, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5844 = mux(_T_5481, btb_bank0_rd_data_way1_out_148, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5845 = mux(_T_5483, btb_bank0_rd_data_way1_out_149, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5846 = mux(_T_5485, btb_bank0_rd_data_way1_out_150, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5847 = mux(_T_5487, btb_bank0_rd_data_way1_out_151, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5848 = mux(_T_5489, btb_bank0_rd_data_way1_out_152, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5849 = mux(_T_5491, btb_bank0_rd_data_way1_out_153, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5850 = mux(_T_5493, btb_bank0_rd_data_way1_out_154, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5851 = mux(_T_5495, btb_bank0_rd_data_way1_out_155, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5852 = mux(_T_5497, btb_bank0_rd_data_way1_out_156, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5853 = mux(_T_5499, btb_bank0_rd_data_way1_out_157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5854 = mux(_T_5501, btb_bank0_rd_data_way1_out_158, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5855 = mux(_T_5503, btb_bank0_rd_data_way1_out_159, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5856 = mux(_T_5505, btb_bank0_rd_data_way1_out_160, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5857 = mux(_T_5507, btb_bank0_rd_data_way1_out_161, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5858 = mux(_T_5509, btb_bank0_rd_data_way1_out_162, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5859 = mux(_T_5511, btb_bank0_rd_data_way1_out_163, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5860 = mux(_T_5513, btb_bank0_rd_data_way1_out_164, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5861 = mux(_T_5515, btb_bank0_rd_data_way1_out_165, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5862 = mux(_T_5517, btb_bank0_rd_data_way1_out_166, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5863 = mux(_T_5519, btb_bank0_rd_data_way1_out_167, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5864 = mux(_T_5521, btb_bank0_rd_data_way1_out_168, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5865 = mux(_T_5523, btb_bank0_rd_data_way1_out_169, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5866 = mux(_T_5525, btb_bank0_rd_data_way1_out_170, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5867 = mux(_T_5527, btb_bank0_rd_data_way1_out_171, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5868 = mux(_T_5529, btb_bank0_rd_data_way1_out_172, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5869 = mux(_T_5531, btb_bank0_rd_data_way1_out_173, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5870 = mux(_T_5533, btb_bank0_rd_data_way1_out_174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5871 = mux(_T_5535, btb_bank0_rd_data_way1_out_175, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5872 = mux(_T_5537, btb_bank0_rd_data_way1_out_176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5873 = mux(_T_5539, btb_bank0_rd_data_way1_out_177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5874 = mux(_T_5541, btb_bank0_rd_data_way1_out_178, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5875 = mux(_T_5543, btb_bank0_rd_data_way1_out_179, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5876 = mux(_T_5545, btb_bank0_rd_data_way1_out_180, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5877 = mux(_T_5547, btb_bank0_rd_data_way1_out_181, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5878 = mux(_T_5549, btb_bank0_rd_data_way1_out_182, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5879 = mux(_T_5551, btb_bank0_rd_data_way1_out_183, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5880 = mux(_T_5553, btb_bank0_rd_data_way1_out_184, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5881 = mux(_T_5555, btb_bank0_rd_data_way1_out_185, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5882 = mux(_T_5557, btb_bank0_rd_data_way1_out_186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5883 = mux(_T_5559, btb_bank0_rd_data_way1_out_187, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5884 = mux(_T_5561, btb_bank0_rd_data_way1_out_188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5885 = mux(_T_5563, btb_bank0_rd_data_way1_out_189, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5886 = mux(_T_5565, btb_bank0_rd_data_way1_out_190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5887 = mux(_T_5567, btb_bank0_rd_data_way1_out_191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5888 = mux(_T_5569, btb_bank0_rd_data_way1_out_192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5889 = mux(_T_5571, btb_bank0_rd_data_way1_out_193, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5890 = mux(_T_5573, btb_bank0_rd_data_way1_out_194, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5891 = mux(_T_5575, btb_bank0_rd_data_way1_out_195, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5892 = mux(_T_5577, btb_bank0_rd_data_way1_out_196, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5893 = mux(_T_5579, btb_bank0_rd_data_way1_out_197, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5894 = mux(_T_5581, btb_bank0_rd_data_way1_out_198, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5895 = mux(_T_5583, btb_bank0_rd_data_way1_out_199, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5896 = mux(_T_5585, btb_bank0_rd_data_way1_out_200, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5897 = mux(_T_5587, btb_bank0_rd_data_way1_out_201, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5898 = mux(_T_5589, btb_bank0_rd_data_way1_out_202, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5899 = mux(_T_5591, btb_bank0_rd_data_way1_out_203, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5900 = mux(_T_5593, btb_bank0_rd_data_way1_out_204, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5901 = mux(_T_5595, btb_bank0_rd_data_way1_out_205, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5902 = mux(_T_5597, btb_bank0_rd_data_way1_out_206, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5903 = mux(_T_5599, btb_bank0_rd_data_way1_out_207, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5904 = mux(_T_5601, btb_bank0_rd_data_way1_out_208, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5905 = mux(_T_5603, btb_bank0_rd_data_way1_out_209, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5906 = mux(_T_5605, btb_bank0_rd_data_way1_out_210, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5907 = mux(_T_5607, btb_bank0_rd_data_way1_out_211, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5908 = mux(_T_5609, btb_bank0_rd_data_way1_out_212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5909 = mux(_T_5611, btb_bank0_rd_data_way1_out_213, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5910 = mux(_T_5613, btb_bank0_rd_data_way1_out_214, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5911 = mux(_T_5615, btb_bank0_rd_data_way1_out_215, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5912 = mux(_T_5617, btb_bank0_rd_data_way1_out_216, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5913 = mux(_T_5619, btb_bank0_rd_data_way1_out_217, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5914 = mux(_T_5621, btb_bank0_rd_data_way1_out_218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5915 = mux(_T_5623, btb_bank0_rd_data_way1_out_219, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5916 = mux(_T_5625, btb_bank0_rd_data_way1_out_220, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5917 = mux(_T_5627, btb_bank0_rd_data_way1_out_221, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5918 = mux(_T_5629, btb_bank0_rd_data_way1_out_222, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5919 = mux(_T_5631, btb_bank0_rd_data_way1_out_223, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5920 = mux(_T_5633, btb_bank0_rd_data_way1_out_224, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5921 = mux(_T_5635, btb_bank0_rd_data_way1_out_225, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5922 = mux(_T_5637, btb_bank0_rd_data_way1_out_226, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5923 = mux(_T_5639, btb_bank0_rd_data_way1_out_227, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5924 = mux(_T_5641, btb_bank0_rd_data_way1_out_228, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5925 = mux(_T_5643, btb_bank0_rd_data_way1_out_229, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5926 = mux(_T_5645, btb_bank0_rd_data_way1_out_230, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5927 = mux(_T_5647, btb_bank0_rd_data_way1_out_231, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5928 = mux(_T_5649, btb_bank0_rd_data_way1_out_232, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5929 = mux(_T_5651, btb_bank0_rd_data_way1_out_233, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5930 = mux(_T_5653, btb_bank0_rd_data_way1_out_234, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5931 = mux(_T_5655, btb_bank0_rd_data_way1_out_235, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5932 = mux(_T_5657, btb_bank0_rd_data_way1_out_236, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5933 = mux(_T_5659, btb_bank0_rd_data_way1_out_237, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5934 = mux(_T_5661, btb_bank0_rd_data_way1_out_238, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5935 = mux(_T_5663, btb_bank0_rd_data_way1_out_239, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5936 = mux(_T_5665, btb_bank0_rd_data_way1_out_240, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5937 = mux(_T_5667, btb_bank0_rd_data_way1_out_241, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5938 = mux(_T_5669, btb_bank0_rd_data_way1_out_242, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5939 = mux(_T_5671, btb_bank0_rd_data_way1_out_243, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5940 = mux(_T_5673, btb_bank0_rd_data_way1_out_244, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5941 = mux(_T_5675, btb_bank0_rd_data_way1_out_245, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5942 = mux(_T_5677, btb_bank0_rd_data_way1_out_246, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5943 = mux(_T_5679, btb_bank0_rd_data_way1_out_247, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5944 = mux(_T_5681, btb_bank0_rd_data_way1_out_248, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5945 = mux(_T_5683, btb_bank0_rd_data_way1_out_249, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5946 = mux(_T_5685, btb_bank0_rd_data_way1_out_250, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5947 = mux(_T_5687, btb_bank0_rd_data_way1_out_251, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5948 = mux(_T_5689, btb_bank0_rd_data_way1_out_252, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5949 = mux(_T_5691, btb_bank0_rd_data_way1_out_253, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5950 = mux(_T_5693, btb_bank0_rd_data_way1_out_254, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5951 = mux(_T_5695, btb_bank0_rd_data_way1_out_255, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_5952 = or(_T_5696, _T_5697) @[Mux.scala 27:72] node _T_5953 = or(_T_5952, _T_5698) @[Mux.scala 27:72] node _T_5954 = or(_T_5953, _T_5699) @[Mux.scala 27:72] node _T_5955 = or(_T_5954, _T_5700) @[Mux.scala 27:72] @@ -39566,10 +39631,11 @@ circuit el2_ifu : node _T_6203 = or(_T_6202, _T_5948) @[Mux.scala 27:72] node _T_6204 = or(_T_6203, _T_5949) @[Mux.scala 27:72] node _T_6205 = or(_T_6204, _T_5950) @[Mux.scala 27:72] - wire _T_6206 : UInt @[Mux.scala 27:72] - _T_6206 <= _T_6205 @[Mux.scala 27:72] - btb_bank0_rd_data_way1_p1_f <= _T_6206 @[el2_ifu_bp_ctl.scala 435:31] - wire bht_bank_clken : UInt<1>[16][2] @[el2_ifu_bp_ctl.scala 437:28] + node _T_6206 = or(_T_6205, _T_5951) @[Mux.scala 27:72] + wire _T_6207 : UInt @[Mux.scala 27:72] + _T_6207 <= _T_6206 @[Mux.scala 27:72] + btb_bank0_rd_data_way1_p1_f <= _T_6207 @[el2_ifu_bp_ctl.scala 440:31] + wire bht_bank_clken : UInt<1>[16][2] @[el2_ifu_bp_ctl.scala 442:28] inst rvclkhdr_522 of rvclkhdr_616 @[el2_lib.scala 483:22] rvclkhdr_522.clock <= clock rvclkhdr_522.reset <= reset @@ -39762,18058 +39828,18057 @@ circuit el2_ifu : rvclkhdr_553.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_553.io.en <= bht_bank_clken[1][15] @[el2_lib.scala 485:16] rvclkhdr_553.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - node _T_6207 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6208 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6209 = eq(_T_6208, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6210 = or(_T_6209, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6211 = and(_T_6207, _T_6210) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6212 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6213 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6214 = eq(_T_6213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6215 = or(_T_6214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6216 = and(_T_6212, _T_6215) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6217 = or(_T_6211, _T_6216) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][0] <= _T_6217 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6218 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6219 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6220 = eq(_T_6219, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6221 = or(_T_6220, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6222 = and(_T_6218, _T_6221) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6223 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6224 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6225 = eq(_T_6224, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6226 = or(_T_6225, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6227 = and(_T_6223, _T_6226) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6228 = or(_T_6222, _T_6227) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][1] <= _T_6228 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6229 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6230 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6231 = eq(_T_6230, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6232 = or(_T_6231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6233 = and(_T_6229, _T_6232) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6234 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6235 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6236 = eq(_T_6235, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6237 = or(_T_6236, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6238 = and(_T_6234, _T_6237) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6239 = or(_T_6233, _T_6238) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][2] <= _T_6239 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6240 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6241 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6242 = eq(_T_6241, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6243 = or(_T_6242, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6244 = and(_T_6240, _T_6243) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6245 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6246 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6247 = eq(_T_6246, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6248 = or(_T_6247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6249 = and(_T_6245, _T_6248) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6250 = or(_T_6244, _T_6249) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][3] <= _T_6250 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6251 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6252 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6253 = eq(_T_6252, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6254 = or(_T_6253, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6255 = and(_T_6251, _T_6254) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6256 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6257 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6258 = eq(_T_6257, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6259 = or(_T_6258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6260 = and(_T_6256, _T_6259) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6261 = or(_T_6255, _T_6260) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][4] <= _T_6261 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6262 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6263 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6264 = eq(_T_6263, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6265 = or(_T_6264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6266 = and(_T_6262, _T_6265) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6267 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6268 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6269 = eq(_T_6268, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6270 = or(_T_6269, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6271 = and(_T_6267, _T_6270) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6272 = or(_T_6266, _T_6271) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][5] <= _T_6272 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6273 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6274 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6275 = eq(_T_6274, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6276 = or(_T_6275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6277 = and(_T_6273, _T_6276) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6278 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6279 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6280 = eq(_T_6279, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6281 = or(_T_6280, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6282 = and(_T_6278, _T_6281) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6283 = or(_T_6277, _T_6282) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][6] <= _T_6283 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6284 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6285 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6286 = eq(_T_6285, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6287 = or(_T_6286, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6288 = and(_T_6284, _T_6287) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6289 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6290 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6291 = eq(_T_6290, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6292 = or(_T_6291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6293 = and(_T_6289, _T_6292) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6294 = or(_T_6288, _T_6293) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][7] <= _T_6294 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6295 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6296 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6297 = eq(_T_6296, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6298 = or(_T_6297, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6299 = and(_T_6295, _T_6298) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6300 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6301 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6302 = eq(_T_6301, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6303 = or(_T_6302, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6304 = and(_T_6300, _T_6303) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6305 = or(_T_6299, _T_6304) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][8] <= _T_6305 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6306 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6307 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6308 = eq(_T_6307, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6309 = or(_T_6308, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6310 = and(_T_6306, _T_6309) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6311 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6312 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6313 = eq(_T_6312, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6314 = or(_T_6313, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6315 = and(_T_6311, _T_6314) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6316 = or(_T_6310, _T_6315) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][9] <= _T_6316 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6317 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6318 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6319 = eq(_T_6318, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6320 = or(_T_6319, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6321 = and(_T_6317, _T_6320) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6322 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6323 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6324 = eq(_T_6323, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6325 = or(_T_6324, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6326 = and(_T_6322, _T_6325) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6327 = or(_T_6321, _T_6326) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][10] <= _T_6327 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6328 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6329 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6330 = eq(_T_6329, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6331 = or(_T_6330, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6332 = and(_T_6328, _T_6331) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6333 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6334 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6335 = eq(_T_6334, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6336 = or(_T_6335, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6337 = and(_T_6333, _T_6336) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6338 = or(_T_6332, _T_6337) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][11] <= _T_6338 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6339 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6340 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6341 = eq(_T_6340, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6342 = or(_T_6341, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6343 = and(_T_6339, _T_6342) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6344 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6345 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6346 = eq(_T_6345, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6347 = or(_T_6346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6348 = and(_T_6344, _T_6347) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6349 = or(_T_6343, _T_6348) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][12] <= _T_6349 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6350 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6351 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6352 = eq(_T_6351, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6353 = or(_T_6352, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6354 = and(_T_6350, _T_6353) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6355 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6356 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6357 = eq(_T_6356, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6358 = or(_T_6357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6359 = and(_T_6355, _T_6358) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6360 = or(_T_6354, _T_6359) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][13] <= _T_6360 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6361 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6362 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6363 = eq(_T_6362, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6364 = or(_T_6363, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6365 = and(_T_6361, _T_6364) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6366 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6367 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6368 = eq(_T_6367, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6369 = or(_T_6368, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6370 = and(_T_6366, _T_6369) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6371 = or(_T_6365, _T_6370) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][14] <= _T_6371 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6372 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6373 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6374 = eq(_T_6373, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6375 = or(_T_6374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6376 = and(_T_6372, _T_6375) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6377 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6378 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6379 = eq(_T_6378, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6380 = or(_T_6379, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6381 = and(_T_6377, _T_6380) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6382 = or(_T_6376, _T_6381) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[0][15] <= _T_6382 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6383 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6384 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6385 = eq(_T_6384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6386 = or(_T_6385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6387 = and(_T_6383, _T_6386) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6388 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6389 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6390 = eq(_T_6389, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6391 = or(_T_6390, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6392 = and(_T_6388, _T_6391) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6393 = or(_T_6387, _T_6392) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][0] <= _T_6393 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6394 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6395 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6396 = eq(_T_6395, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6397 = or(_T_6396, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6398 = and(_T_6394, _T_6397) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6399 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6400 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6401 = eq(_T_6400, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6402 = or(_T_6401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6403 = and(_T_6399, _T_6402) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6404 = or(_T_6398, _T_6403) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][1] <= _T_6404 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6405 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6406 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6407 = eq(_T_6406, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6408 = or(_T_6407, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6409 = and(_T_6405, _T_6408) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6410 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6411 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6412 = eq(_T_6411, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6413 = or(_T_6412, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6414 = and(_T_6410, _T_6413) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6415 = or(_T_6409, _T_6414) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][2] <= _T_6415 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6416 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6417 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6418 = eq(_T_6417, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6419 = or(_T_6418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6420 = and(_T_6416, _T_6419) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6421 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6422 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6423 = eq(_T_6422, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6424 = or(_T_6423, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6425 = and(_T_6421, _T_6424) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6426 = or(_T_6420, _T_6425) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][3] <= _T_6426 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6427 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6428 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6429 = eq(_T_6428, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6430 = or(_T_6429, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6431 = and(_T_6427, _T_6430) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6432 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6433 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6434 = eq(_T_6433, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6435 = or(_T_6434, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6436 = and(_T_6432, _T_6435) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6437 = or(_T_6431, _T_6436) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][4] <= _T_6437 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6438 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6439 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6440 = eq(_T_6439, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6441 = or(_T_6440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6442 = and(_T_6438, _T_6441) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6443 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6444 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6445 = eq(_T_6444, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6446 = or(_T_6445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6447 = and(_T_6443, _T_6446) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6448 = or(_T_6442, _T_6447) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][5] <= _T_6448 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6449 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6450 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6451 = eq(_T_6450, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6452 = or(_T_6451, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6453 = and(_T_6449, _T_6452) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6454 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6455 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6456 = eq(_T_6455, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6457 = or(_T_6456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6458 = and(_T_6454, _T_6457) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6459 = or(_T_6453, _T_6458) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][6] <= _T_6459 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6460 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6461 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6462 = eq(_T_6461, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6463 = or(_T_6462, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6464 = and(_T_6460, _T_6463) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6465 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6466 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6467 = eq(_T_6466, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6468 = or(_T_6467, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6469 = and(_T_6465, _T_6468) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6470 = or(_T_6464, _T_6469) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][7] <= _T_6470 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6471 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6472 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6473 = eq(_T_6472, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6474 = or(_T_6473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6475 = and(_T_6471, _T_6474) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6476 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6477 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6478 = eq(_T_6477, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6479 = or(_T_6478, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6480 = and(_T_6476, _T_6479) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6481 = or(_T_6475, _T_6480) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][8] <= _T_6481 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6482 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6483 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6484 = eq(_T_6483, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6485 = or(_T_6484, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6486 = and(_T_6482, _T_6485) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6487 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6488 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6489 = eq(_T_6488, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6490 = or(_T_6489, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6491 = and(_T_6487, _T_6490) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6492 = or(_T_6486, _T_6491) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][9] <= _T_6492 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6493 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6494 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6495 = eq(_T_6494, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6496 = or(_T_6495, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6497 = and(_T_6493, _T_6496) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6498 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6499 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6500 = eq(_T_6499, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6501 = or(_T_6500, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6502 = and(_T_6498, _T_6501) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6503 = or(_T_6497, _T_6502) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][10] <= _T_6503 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6504 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6505 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6506 = eq(_T_6505, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6507 = or(_T_6506, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6508 = and(_T_6504, _T_6507) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6509 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6510 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6511 = eq(_T_6510, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6512 = or(_T_6511, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6513 = and(_T_6509, _T_6512) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6514 = or(_T_6508, _T_6513) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][11] <= _T_6514 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6515 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6516 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6517 = eq(_T_6516, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6518 = or(_T_6517, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6519 = and(_T_6515, _T_6518) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6520 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6521 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6522 = eq(_T_6521, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6523 = or(_T_6522, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6524 = and(_T_6520, _T_6523) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6525 = or(_T_6519, _T_6524) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][12] <= _T_6525 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6526 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6527 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6528 = eq(_T_6527, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6529 = or(_T_6528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6530 = and(_T_6526, _T_6529) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6531 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6532 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6533 = eq(_T_6532, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6534 = or(_T_6533, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6535 = and(_T_6531, _T_6534) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6536 = or(_T_6530, _T_6535) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][13] <= _T_6536 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6537 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6538 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6539 = eq(_T_6538, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6540 = or(_T_6539, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6541 = and(_T_6537, _T_6540) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6542 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6543 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6544 = eq(_T_6543, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6545 = or(_T_6544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6546 = and(_T_6542, _T_6545) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6547 = or(_T_6541, _T_6546) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][14] <= _T_6547 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6548 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 441:40] - node _T_6549 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 441:60] - node _T_6550 = eq(_T_6549, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 441:109] - node _T_6551 = or(_T_6550, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 441:117] - node _T_6552 = and(_T_6548, _T_6551) @[el2_ifu_bp_ctl.scala 441:44] - node _T_6553 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 442:40] - node _T_6554 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 442:60] - node _T_6555 = eq(_T_6554, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 442:109] - node _T_6556 = or(_T_6555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 442:117] - node _T_6557 = and(_T_6553, _T_6556) @[el2_ifu_bp_ctl.scala 442:44] - node _T_6558 = or(_T_6552, _T_6557) @[el2_ifu_bp_ctl.scala 441:142] - bht_bank_clken[1][15] <= _T_6558 @[el2_ifu_bp_ctl.scala 441:26] - node _T_6559 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6560 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6561 = eq(_T_6560, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6562 = and(_T_6559, _T_6561) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6563 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6564 = eq(_T_6563, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6565 = and(_T_6562, _T_6564) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6566 = or(_T_6565, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6567 = bits(_T_6566, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_0 = mux(_T_6567, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6568 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6569 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6570 = eq(_T_6569, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6571 = and(_T_6568, _T_6570) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6572 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6573 = eq(_T_6572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6574 = and(_T_6571, _T_6573) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6575 = or(_T_6574, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6576 = bits(_T_6575, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_1 = mux(_T_6576, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6577 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6578 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6579 = eq(_T_6578, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6580 = and(_T_6577, _T_6579) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6581 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6582 = eq(_T_6581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6583 = and(_T_6580, _T_6582) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6584 = or(_T_6583, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6585 = bits(_T_6584, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_2 = mux(_T_6585, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6586 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6587 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6588 = eq(_T_6587, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6589 = and(_T_6586, _T_6588) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6590 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6591 = eq(_T_6590, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6592 = and(_T_6589, _T_6591) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6593 = or(_T_6592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6594 = bits(_T_6593, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_3 = mux(_T_6594, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6595 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6596 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6597 = eq(_T_6596, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6598 = and(_T_6595, _T_6597) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6599 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6600 = eq(_T_6599, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6601 = and(_T_6598, _T_6600) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6602 = or(_T_6601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6603 = bits(_T_6602, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_4 = mux(_T_6603, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6604 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6605 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6606 = eq(_T_6605, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6607 = and(_T_6604, _T_6606) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6608 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6609 = eq(_T_6608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6610 = and(_T_6607, _T_6609) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6611 = or(_T_6610, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6612 = bits(_T_6611, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_5 = mux(_T_6612, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6613 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6614 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6615 = eq(_T_6614, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6616 = and(_T_6613, _T_6615) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6617 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6618 = eq(_T_6617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6619 = and(_T_6616, _T_6618) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6620 = or(_T_6619, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6621 = bits(_T_6620, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_6 = mux(_T_6621, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6622 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6623 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6624 = eq(_T_6623, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6625 = and(_T_6622, _T_6624) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6626 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6627 = eq(_T_6626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6628 = and(_T_6625, _T_6627) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6629 = or(_T_6628, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6630 = bits(_T_6629, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_7 = mux(_T_6630, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6631 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6632 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6633 = eq(_T_6632, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6634 = and(_T_6631, _T_6633) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6635 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6636 = eq(_T_6635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6637 = and(_T_6634, _T_6636) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6638 = or(_T_6637, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6639 = bits(_T_6638, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_8 = mux(_T_6639, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6640 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6641 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6642 = eq(_T_6641, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6643 = and(_T_6640, _T_6642) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6644 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6645 = eq(_T_6644, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6646 = and(_T_6643, _T_6645) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6647 = or(_T_6646, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6648 = bits(_T_6647, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_9 = mux(_T_6648, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6649 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6650 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6651 = eq(_T_6650, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6652 = and(_T_6649, _T_6651) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6653 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6654 = eq(_T_6653, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6655 = and(_T_6652, _T_6654) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6656 = or(_T_6655, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6657 = bits(_T_6656, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_10 = mux(_T_6657, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6658 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6659 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6660 = eq(_T_6659, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6661 = and(_T_6658, _T_6660) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6662 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6663 = eq(_T_6662, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6664 = and(_T_6661, _T_6663) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6665 = or(_T_6664, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6666 = bits(_T_6665, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_11 = mux(_T_6666, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6667 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6668 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6669 = eq(_T_6668, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6670 = and(_T_6667, _T_6669) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6671 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6672 = eq(_T_6671, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6673 = and(_T_6670, _T_6672) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6674 = or(_T_6673, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6675 = bits(_T_6674, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_12 = mux(_T_6675, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6676 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6677 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6678 = eq(_T_6677, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6679 = and(_T_6676, _T_6678) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6680 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6681 = eq(_T_6680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6682 = and(_T_6679, _T_6681) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6683 = or(_T_6682, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6684 = bits(_T_6683, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_13 = mux(_T_6684, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6685 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6686 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6687 = eq(_T_6686, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6688 = and(_T_6685, _T_6687) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6689 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6690 = eq(_T_6689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6691 = and(_T_6688, _T_6690) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6692 = or(_T_6691, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6693 = bits(_T_6692, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_14 = mux(_T_6693, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6694 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6695 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6696 = eq(_T_6695, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6697 = and(_T_6694, _T_6696) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6698 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6699 = eq(_T_6698, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6700 = and(_T_6697, _T_6699) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6701 = or(_T_6700, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6702 = bits(_T_6701, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_0_15 = mux(_T_6702, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6703 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6704 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6705 = eq(_T_6704, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6706 = and(_T_6703, _T_6705) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6707 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6708 = eq(_T_6707, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6709 = and(_T_6706, _T_6708) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6710 = or(_T_6709, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6711 = bits(_T_6710, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_0 = mux(_T_6711, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6712 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6713 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6714 = eq(_T_6713, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6715 = and(_T_6712, _T_6714) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6716 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6717 = eq(_T_6716, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6718 = and(_T_6715, _T_6717) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6719 = or(_T_6718, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6720 = bits(_T_6719, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_1 = mux(_T_6720, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6721 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6722 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6723 = eq(_T_6722, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6724 = and(_T_6721, _T_6723) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6725 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6726 = eq(_T_6725, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6727 = and(_T_6724, _T_6726) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6728 = or(_T_6727, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6729 = bits(_T_6728, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_2 = mux(_T_6729, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6730 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6731 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6732 = eq(_T_6731, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6733 = and(_T_6730, _T_6732) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6734 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6735 = eq(_T_6734, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6736 = and(_T_6733, _T_6735) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6737 = or(_T_6736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6738 = bits(_T_6737, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_3 = mux(_T_6738, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6739 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6740 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6741 = eq(_T_6740, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6742 = and(_T_6739, _T_6741) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6743 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6744 = eq(_T_6743, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6745 = and(_T_6742, _T_6744) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6746 = or(_T_6745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6747 = bits(_T_6746, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_4 = mux(_T_6747, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6748 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6749 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6750 = eq(_T_6749, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6751 = and(_T_6748, _T_6750) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6752 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6753 = eq(_T_6752, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6754 = and(_T_6751, _T_6753) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6755 = or(_T_6754, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6756 = bits(_T_6755, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_5 = mux(_T_6756, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6757 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6758 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6759 = eq(_T_6758, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6760 = and(_T_6757, _T_6759) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6761 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6762 = eq(_T_6761, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6763 = and(_T_6760, _T_6762) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6764 = or(_T_6763, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6765 = bits(_T_6764, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_6 = mux(_T_6765, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6766 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6767 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6768 = eq(_T_6767, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6769 = and(_T_6766, _T_6768) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6770 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6771 = eq(_T_6770, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6772 = and(_T_6769, _T_6771) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6773 = or(_T_6772, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6774 = bits(_T_6773, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_7 = mux(_T_6774, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6775 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6776 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6777 = eq(_T_6776, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6778 = and(_T_6775, _T_6777) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6779 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6780 = eq(_T_6779, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6781 = and(_T_6778, _T_6780) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6782 = or(_T_6781, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6783 = bits(_T_6782, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_8 = mux(_T_6783, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6784 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6785 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6786 = eq(_T_6785, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6787 = and(_T_6784, _T_6786) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6788 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6789 = eq(_T_6788, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6790 = and(_T_6787, _T_6789) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6791 = or(_T_6790, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6792 = bits(_T_6791, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_9 = mux(_T_6792, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6793 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6794 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6795 = eq(_T_6794, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6796 = and(_T_6793, _T_6795) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6797 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6798 = eq(_T_6797, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6799 = and(_T_6796, _T_6798) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6800 = or(_T_6799, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6801 = bits(_T_6800, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_10 = mux(_T_6801, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6802 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6803 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6804 = eq(_T_6803, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6805 = and(_T_6802, _T_6804) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6806 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6807 = eq(_T_6806, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6808 = and(_T_6805, _T_6807) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6809 = or(_T_6808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6810 = bits(_T_6809, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_11 = mux(_T_6810, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6811 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6812 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6813 = eq(_T_6812, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6814 = and(_T_6811, _T_6813) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6815 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6816 = eq(_T_6815, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6817 = and(_T_6814, _T_6816) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6818 = or(_T_6817, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6819 = bits(_T_6818, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_12 = mux(_T_6819, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6820 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6821 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6822 = eq(_T_6821, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6823 = and(_T_6820, _T_6822) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6824 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6825 = eq(_T_6824, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6826 = and(_T_6823, _T_6825) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6827 = or(_T_6826, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6828 = bits(_T_6827, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_13 = mux(_T_6828, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6829 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6830 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6831 = eq(_T_6830, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6832 = and(_T_6829, _T_6831) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6833 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6834 = eq(_T_6833, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6835 = and(_T_6832, _T_6834) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6836 = or(_T_6835, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6837 = bits(_T_6836, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_14 = mux(_T_6837, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6838 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6839 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6840 = eq(_T_6839, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6841 = and(_T_6838, _T_6840) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6842 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6843 = eq(_T_6842, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6844 = and(_T_6841, _T_6843) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6845 = or(_T_6844, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6846 = bits(_T_6845, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_1_15 = mux(_T_6846, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6847 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6848 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6849 = eq(_T_6848, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6850 = and(_T_6847, _T_6849) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6851 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6852 = eq(_T_6851, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6853 = and(_T_6850, _T_6852) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6854 = or(_T_6853, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6855 = bits(_T_6854, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_0 = mux(_T_6855, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6856 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6857 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6858 = eq(_T_6857, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6859 = and(_T_6856, _T_6858) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6860 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6861 = eq(_T_6860, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6862 = and(_T_6859, _T_6861) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6863 = or(_T_6862, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6864 = bits(_T_6863, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_1 = mux(_T_6864, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6865 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6866 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6867 = eq(_T_6866, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6868 = and(_T_6865, _T_6867) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6869 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6870 = eq(_T_6869, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6871 = and(_T_6868, _T_6870) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6872 = or(_T_6871, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6873 = bits(_T_6872, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_2 = mux(_T_6873, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6874 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6875 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6876 = eq(_T_6875, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6877 = and(_T_6874, _T_6876) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6878 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6879 = eq(_T_6878, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6880 = and(_T_6877, _T_6879) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6881 = or(_T_6880, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6882 = bits(_T_6881, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_3 = mux(_T_6882, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6883 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6884 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6885 = eq(_T_6884, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6886 = and(_T_6883, _T_6885) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6887 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6888 = eq(_T_6887, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6889 = and(_T_6886, _T_6888) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6890 = or(_T_6889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6891 = bits(_T_6890, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_4 = mux(_T_6891, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6892 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6893 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6894 = eq(_T_6893, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6895 = and(_T_6892, _T_6894) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6896 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6897 = eq(_T_6896, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6898 = and(_T_6895, _T_6897) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6899 = or(_T_6898, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6900 = bits(_T_6899, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_5 = mux(_T_6900, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6901 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6902 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6903 = eq(_T_6902, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6904 = and(_T_6901, _T_6903) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6905 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6906 = eq(_T_6905, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6907 = and(_T_6904, _T_6906) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6908 = or(_T_6907, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6909 = bits(_T_6908, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_6 = mux(_T_6909, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6910 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6911 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6912 = eq(_T_6911, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6913 = and(_T_6910, _T_6912) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6914 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6915 = eq(_T_6914, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6916 = and(_T_6913, _T_6915) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6917 = or(_T_6916, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6918 = bits(_T_6917, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_7 = mux(_T_6918, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6919 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6920 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6921 = eq(_T_6920, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6922 = and(_T_6919, _T_6921) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6923 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6924 = eq(_T_6923, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6925 = and(_T_6922, _T_6924) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6926 = or(_T_6925, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6927 = bits(_T_6926, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_8 = mux(_T_6927, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6928 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6929 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6930 = eq(_T_6929, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6931 = and(_T_6928, _T_6930) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6932 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6933 = eq(_T_6932, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6934 = and(_T_6931, _T_6933) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6935 = or(_T_6934, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6936 = bits(_T_6935, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_9 = mux(_T_6936, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6937 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6938 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6939 = eq(_T_6938, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6940 = and(_T_6937, _T_6939) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6941 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6942 = eq(_T_6941, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6943 = and(_T_6940, _T_6942) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6944 = or(_T_6943, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6945 = bits(_T_6944, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_10 = mux(_T_6945, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6946 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6947 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6948 = eq(_T_6947, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6949 = and(_T_6946, _T_6948) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6950 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6951 = eq(_T_6950, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6952 = and(_T_6949, _T_6951) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6953 = or(_T_6952, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6954 = bits(_T_6953, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_11 = mux(_T_6954, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6955 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6956 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6957 = eq(_T_6956, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6958 = and(_T_6955, _T_6957) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6959 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6960 = eq(_T_6959, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6961 = and(_T_6958, _T_6960) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6962 = or(_T_6961, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6963 = bits(_T_6962, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_12 = mux(_T_6963, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6964 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6965 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6966 = eq(_T_6965, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6967 = and(_T_6964, _T_6966) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6968 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6969 = eq(_T_6968, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6970 = and(_T_6967, _T_6969) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6971 = or(_T_6970, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6972 = bits(_T_6971, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_13 = mux(_T_6972, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6973 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6974 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6975 = eq(_T_6974, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6976 = and(_T_6973, _T_6975) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6977 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6978 = eq(_T_6977, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6979 = and(_T_6976, _T_6978) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6980 = or(_T_6979, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6981 = bits(_T_6980, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_14 = mux(_T_6981, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6982 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6983 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6984 = eq(_T_6983, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6985 = and(_T_6982, _T_6984) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6986 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6987 = eq(_T_6986, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6988 = and(_T_6985, _T_6987) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6989 = or(_T_6988, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6990 = bits(_T_6989, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_2_15 = mux(_T_6990, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_6991 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_6992 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_6993 = eq(_T_6992, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_6994 = and(_T_6991, _T_6993) @[el2_ifu_bp_ctl.scala 447:23] - node _T_6995 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_6996 = eq(_T_6995, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_6997 = and(_T_6994, _T_6996) @[el2_ifu_bp_ctl.scala 447:81] - node _T_6998 = or(_T_6997, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_6999 = bits(_T_6998, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_0 = mux(_T_6999, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7000 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7001 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7002 = eq(_T_7001, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7003 = and(_T_7000, _T_7002) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7004 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7005 = eq(_T_7004, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7006 = and(_T_7003, _T_7005) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7007 = or(_T_7006, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7008 = bits(_T_7007, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_1 = mux(_T_7008, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7009 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7010 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7011 = eq(_T_7010, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7012 = and(_T_7009, _T_7011) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7013 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7014 = eq(_T_7013, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7015 = and(_T_7012, _T_7014) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7016 = or(_T_7015, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7017 = bits(_T_7016, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_2 = mux(_T_7017, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7018 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7019 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7020 = eq(_T_7019, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7021 = and(_T_7018, _T_7020) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7022 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7023 = eq(_T_7022, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7024 = and(_T_7021, _T_7023) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7025 = or(_T_7024, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7026 = bits(_T_7025, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_3 = mux(_T_7026, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7027 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7028 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7029 = eq(_T_7028, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7030 = and(_T_7027, _T_7029) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7031 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7032 = eq(_T_7031, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7033 = and(_T_7030, _T_7032) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7034 = or(_T_7033, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7035 = bits(_T_7034, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_4 = mux(_T_7035, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7036 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7037 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7038 = eq(_T_7037, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7039 = and(_T_7036, _T_7038) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7040 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7041 = eq(_T_7040, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7042 = and(_T_7039, _T_7041) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7043 = or(_T_7042, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7044 = bits(_T_7043, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_5 = mux(_T_7044, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7045 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7046 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7047 = eq(_T_7046, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7048 = and(_T_7045, _T_7047) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7049 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7050 = eq(_T_7049, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7051 = and(_T_7048, _T_7050) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7052 = or(_T_7051, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7053 = bits(_T_7052, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_6 = mux(_T_7053, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7054 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7055 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7056 = eq(_T_7055, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7057 = and(_T_7054, _T_7056) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7058 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7059 = eq(_T_7058, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7060 = and(_T_7057, _T_7059) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7061 = or(_T_7060, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7062 = bits(_T_7061, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_7 = mux(_T_7062, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7063 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7064 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7065 = eq(_T_7064, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7066 = and(_T_7063, _T_7065) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7067 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7068 = eq(_T_7067, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7069 = and(_T_7066, _T_7068) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7070 = or(_T_7069, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7071 = bits(_T_7070, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_8 = mux(_T_7071, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7072 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7073 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7074 = eq(_T_7073, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7075 = and(_T_7072, _T_7074) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7076 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7077 = eq(_T_7076, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7078 = and(_T_7075, _T_7077) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7079 = or(_T_7078, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7080 = bits(_T_7079, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_9 = mux(_T_7080, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7081 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7082 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7083 = eq(_T_7082, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7084 = and(_T_7081, _T_7083) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7085 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7086 = eq(_T_7085, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7087 = and(_T_7084, _T_7086) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7088 = or(_T_7087, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7089 = bits(_T_7088, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_10 = mux(_T_7089, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7090 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7091 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7092 = eq(_T_7091, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7093 = and(_T_7090, _T_7092) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7094 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7095 = eq(_T_7094, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7096 = and(_T_7093, _T_7095) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7097 = or(_T_7096, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7098 = bits(_T_7097, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_11 = mux(_T_7098, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7099 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7100 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7101 = eq(_T_7100, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7102 = and(_T_7099, _T_7101) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7103 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7104 = eq(_T_7103, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7105 = and(_T_7102, _T_7104) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7106 = or(_T_7105, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7107 = bits(_T_7106, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_12 = mux(_T_7107, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7108 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7109 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7110 = eq(_T_7109, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7111 = and(_T_7108, _T_7110) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7112 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7113 = eq(_T_7112, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7114 = and(_T_7111, _T_7113) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7115 = or(_T_7114, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7116 = bits(_T_7115, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_13 = mux(_T_7116, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7117 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7118 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7119 = eq(_T_7118, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7120 = and(_T_7117, _T_7119) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7121 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7122 = eq(_T_7121, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7123 = and(_T_7120, _T_7122) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7124 = or(_T_7123, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7125 = bits(_T_7124, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_14 = mux(_T_7125, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7126 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7127 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7128 = eq(_T_7127, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7129 = and(_T_7126, _T_7128) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7130 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7131 = eq(_T_7130, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7132 = and(_T_7129, _T_7131) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7133 = or(_T_7132, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7134 = bits(_T_7133, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_3_15 = mux(_T_7134, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7135 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7136 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7137 = eq(_T_7136, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7138 = and(_T_7135, _T_7137) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7139 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7140 = eq(_T_7139, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7141 = and(_T_7138, _T_7140) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7142 = or(_T_7141, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7143 = bits(_T_7142, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_0 = mux(_T_7143, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7144 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7145 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7146 = eq(_T_7145, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7147 = and(_T_7144, _T_7146) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7148 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7149 = eq(_T_7148, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7150 = and(_T_7147, _T_7149) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7151 = or(_T_7150, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7152 = bits(_T_7151, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_1 = mux(_T_7152, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7153 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7154 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7155 = eq(_T_7154, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7156 = and(_T_7153, _T_7155) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7157 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7158 = eq(_T_7157, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7159 = and(_T_7156, _T_7158) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7160 = or(_T_7159, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7161 = bits(_T_7160, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_2 = mux(_T_7161, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7162 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7163 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7164 = eq(_T_7163, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7165 = and(_T_7162, _T_7164) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7166 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7167 = eq(_T_7166, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7168 = and(_T_7165, _T_7167) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7169 = or(_T_7168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7170 = bits(_T_7169, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_3 = mux(_T_7170, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7171 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7172 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7173 = eq(_T_7172, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7174 = and(_T_7171, _T_7173) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7175 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7176 = eq(_T_7175, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7177 = and(_T_7174, _T_7176) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7178 = or(_T_7177, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7179 = bits(_T_7178, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_4 = mux(_T_7179, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7180 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7181 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7182 = eq(_T_7181, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7183 = and(_T_7180, _T_7182) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7184 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7185 = eq(_T_7184, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7186 = and(_T_7183, _T_7185) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7187 = or(_T_7186, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7188 = bits(_T_7187, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_5 = mux(_T_7188, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7189 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7190 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7191 = eq(_T_7190, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7192 = and(_T_7189, _T_7191) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7193 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7194 = eq(_T_7193, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7195 = and(_T_7192, _T_7194) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7196 = or(_T_7195, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7197 = bits(_T_7196, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_6 = mux(_T_7197, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7198 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7199 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7200 = eq(_T_7199, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7201 = and(_T_7198, _T_7200) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7202 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7203 = eq(_T_7202, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7204 = and(_T_7201, _T_7203) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7205 = or(_T_7204, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7206 = bits(_T_7205, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_7 = mux(_T_7206, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7207 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7208 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7209 = eq(_T_7208, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7210 = and(_T_7207, _T_7209) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7211 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7212 = eq(_T_7211, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7213 = and(_T_7210, _T_7212) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7214 = or(_T_7213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7215 = bits(_T_7214, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_8 = mux(_T_7215, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7216 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7217 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7218 = eq(_T_7217, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7219 = and(_T_7216, _T_7218) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7220 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7221 = eq(_T_7220, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7222 = and(_T_7219, _T_7221) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7223 = or(_T_7222, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7224 = bits(_T_7223, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_9 = mux(_T_7224, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7225 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7226 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7227 = eq(_T_7226, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7228 = and(_T_7225, _T_7227) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7229 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7230 = eq(_T_7229, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7231 = and(_T_7228, _T_7230) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7232 = or(_T_7231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7233 = bits(_T_7232, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_10 = mux(_T_7233, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7234 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7235 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7236 = eq(_T_7235, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7237 = and(_T_7234, _T_7236) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7238 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7239 = eq(_T_7238, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7240 = and(_T_7237, _T_7239) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7241 = or(_T_7240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7242 = bits(_T_7241, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_11 = mux(_T_7242, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7243 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7244 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7245 = eq(_T_7244, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7246 = and(_T_7243, _T_7245) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7247 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7248 = eq(_T_7247, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7249 = and(_T_7246, _T_7248) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7250 = or(_T_7249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7251 = bits(_T_7250, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_12 = mux(_T_7251, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7252 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7253 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7254 = eq(_T_7253, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7255 = and(_T_7252, _T_7254) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7256 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7257 = eq(_T_7256, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7258 = and(_T_7255, _T_7257) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7259 = or(_T_7258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7260 = bits(_T_7259, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_13 = mux(_T_7260, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7261 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7262 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7263 = eq(_T_7262, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7264 = and(_T_7261, _T_7263) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7265 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7266 = eq(_T_7265, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7267 = and(_T_7264, _T_7266) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7268 = or(_T_7267, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7269 = bits(_T_7268, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_14 = mux(_T_7269, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7270 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7271 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7272 = eq(_T_7271, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7273 = and(_T_7270, _T_7272) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7274 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7275 = eq(_T_7274, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7276 = and(_T_7273, _T_7275) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7277 = or(_T_7276, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7278 = bits(_T_7277, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_4_15 = mux(_T_7278, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7279 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7280 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7281 = eq(_T_7280, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7282 = and(_T_7279, _T_7281) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7283 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7284 = eq(_T_7283, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7285 = and(_T_7282, _T_7284) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7286 = or(_T_7285, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7287 = bits(_T_7286, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_0 = mux(_T_7287, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7288 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7289 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7290 = eq(_T_7289, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7291 = and(_T_7288, _T_7290) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7292 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7293 = eq(_T_7292, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7294 = and(_T_7291, _T_7293) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7295 = or(_T_7294, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7296 = bits(_T_7295, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_1 = mux(_T_7296, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7297 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7298 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7299 = eq(_T_7298, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7300 = and(_T_7297, _T_7299) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7301 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7302 = eq(_T_7301, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7303 = and(_T_7300, _T_7302) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7304 = or(_T_7303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7305 = bits(_T_7304, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_2 = mux(_T_7305, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7306 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7307 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7308 = eq(_T_7307, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7309 = and(_T_7306, _T_7308) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7310 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7311 = eq(_T_7310, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7312 = and(_T_7309, _T_7311) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7313 = or(_T_7312, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7314 = bits(_T_7313, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_3 = mux(_T_7314, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7315 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7316 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7317 = eq(_T_7316, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7318 = and(_T_7315, _T_7317) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7319 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7320 = eq(_T_7319, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7321 = and(_T_7318, _T_7320) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7322 = or(_T_7321, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7323 = bits(_T_7322, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_4 = mux(_T_7323, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7324 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7325 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7326 = eq(_T_7325, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7327 = and(_T_7324, _T_7326) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7328 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7329 = eq(_T_7328, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7330 = and(_T_7327, _T_7329) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7331 = or(_T_7330, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7332 = bits(_T_7331, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_5 = mux(_T_7332, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7333 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7334 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7335 = eq(_T_7334, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7336 = and(_T_7333, _T_7335) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7337 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7338 = eq(_T_7337, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7339 = and(_T_7336, _T_7338) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7340 = or(_T_7339, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7341 = bits(_T_7340, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_6 = mux(_T_7341, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7342 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7343 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7344 = eq(_T_7343, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7345 = and(_T_7342, _T_7344) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7346 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7347 = eq(_T_7346, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7348 = and(_T_7345, _T_7347) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7349 = or(_T_7348, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7350 = bits(_T_7349, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_7 = mux(_T_7350, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7351 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7352 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7353 = eq(_T_7352, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7354 = and(_T_7351, _T_7353) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7355 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7356 = eq(_T_7355, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7357 = and(_T_7354, _T_7356) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7358 = or(_T_7357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7359 = bits(_T_7358, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_8 = mux(_T_7359, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7360 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7361 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7362 = eq(_T_7361, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7363 = and(_T_7360, _T_7362) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7364 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7365 = eq(_T_7364, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7366 = and(_T_7363, _T_7365) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7367 = or(_T_7366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7368 = bits(_T_7367, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_9 = mux(_T_7368, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7369 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7370 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7371 = eq(_T_7370, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7372 = and(_T_7369, _T_7371) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7373 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7374 = eq(_T_7373, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7375 = and(_T_7372, _T_7374) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7376 = or(_T_7375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7377 = bits(_T_7376, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_10 = mux(_T_7377, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7378 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7379 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7380 = eq(_T_7379, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7381 = and(_T_7378, _T_7380) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7382 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7383 = eq(_T_7382, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7384 = and(_T_7381, _T_7383) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7385 = or(_T_7384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7386 = bits(_T_7385, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_11 = mux(_T_7386, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7387 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7388 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7389 = eq(_T_7388, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7390 = and(_T_7387, _T_7389) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7391 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7392 = eq(_T_7391, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7393 = and(_T_7390, _T_7392) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7394 = or(_T_7393, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7395 = bits(_T_7394, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_12 = mux(_T_7395, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7396 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7397 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7398 = eq(_T_7397, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7399 = and(_T_7396, _T_7398) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7400 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7401 = eq(_T_7400, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7402 = and(_T_7399, _T_7401) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7403 = or(_T_7402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7404 = bits(_T_7403, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_13 = mux(_T_7404, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7405 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7406 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7407 = eq(_T_7406, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7408 = and(_T_7405, _T_7407) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7409 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7410 = eq(_T_7409, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7411 = and(_T_7408, _T_7410) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7412 = or(_T_7411, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7413 = bits(_T_7412, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_14 = mux(_T_7413, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7414 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7415 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7416 = eq(_T_7415, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7417 = and(_T_7414, _T_7416) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7418 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7419 = eq(_T_7418, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7420 = and(_T_7417, _T_7419) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7421 = or(_T_7420, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7422 = bits(_T_7421, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_5_15 = mux(_T_7422, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7423 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7424 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7425 = eq(_T_7424, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7426 = and(_T_7423, _T_7425) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7427 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7428 = eq(_T_7427, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7429 = and(_T_7426, _T_7428) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7430 = or(_T_7429, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7431 = bits(_T_7430, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_0 = mux(_T_7431, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7432 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7433 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7434 = eq(_T_7433, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7435 = and(_T_7432, _T_7434) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7436 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7437 = eq(_T_7436, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7438 = and(_T_7435, _T_7437) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7439 = or(_T_7438, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7440 = bits(_T_7439, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_1 = mux(_T_7440, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7441 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7442 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7443 = eq(_T_7442, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7444 = and(_T_7441, _T_7443) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7445 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7446 = eq(_T_7445, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7447 = and(_T_7444, _T_7446) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7448 = or(_T_7447, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7449 = bits(_T_7448, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_2 = mux(_T_7449, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7450 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7451 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7452 = eq(_T_7451, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7453 = and(_T_7450, _T_7452) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7454 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7455 = eq(_T_7454, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7456 = and(_T_7453, _T_7455) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7457 = or(_T_7456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7458 = bits(_T_7457, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_3 = mux(_T_7458, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7459 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7460 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7461 = eq(_T_7460, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7462 = and(_T_7459, _T_7461) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7463 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7464 = eq(_T_7463, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7465 = and(_T_7462, _T_7464) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7466 = or(_T_7465, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7467 = bits(_T_7466, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_4 = mux(_T_7467, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7468 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7469 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7470 = eq(_T_7469, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7471 = and(_T_7468, _T_7470) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7472 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7473 = eq(_T_7472, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7474 = and(_T_7471, _T_7473) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7475 = or(_T_7474, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7476 = bits(_T_7475, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_5 = mux(_T_7476, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7477 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7478 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7479 = eq(_T_7478, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7480 = and(_T_7477, _T_7479) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7481 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7482 = eq(_T_7481, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7483 = and(_T_7480, _T_7482) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7484 = or(_T_7483, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7485 = bits(_T_7484, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_6 = mux(_T_7485, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7486 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7487 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7488 = eq(_T_7487, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7489 = and(_T_7486, _T_7488) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7490 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7491 = eq(_T_7490, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7492 = and(_T_7489, _T_7491) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7493 = or(_T_7492, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7494 = bits(_T_7493, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_7 = mux(_T_7494, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7495 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7496 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7497 = eq(_T_7496, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7498 = and(_T_7495, _T_7497) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7499 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7500 = eq(_T_7499, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7501 = and(_T_7498, _T_7500) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7502 = or(_T_7501, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7503 = bits(_T_7502, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_8 = mux(_T_7503, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7504 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7505 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7506 = eq(_T_7505, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7507 = and(_T_7504, _T_7506) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7508 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7509 = eq(_T_7508, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7510 = and(_T_7507, _T_7509) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7511 = or(_T_7510, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7512 = bits(_T_7511, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_9 = mux(_T_7512, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7513 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7514 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7515 = eq(_T_7514, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7516 = and(_T_7513, _T_7515) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7517 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7518 = eq(_T_7517, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7519 = and(_T_7516, _T_7518) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7520 = or(_T_7519, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7521 = bits(_T_7520, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_10 = mux(_T_7521, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7522 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7523 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7524 = eq(_T_7523, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7525 = and(_T_7522, _T_7524) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7526 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7527 = eq(_T_7526, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7528 = and(_T_7525, _T_7527) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7529 = or(_T_7528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7530 = bits(_T_7529, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_11 = mux(_T_7530, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7531 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7532 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7533 = eq(_T_7532, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7534 = and(_T_7531, _T_7533) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7535 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7536 = eq(_T_7535, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7537 = and(_T_7534, _T_7536) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7538 = or(_T_7537, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7539 = bits(_T_7538, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_12 = mux(_T_7539, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7540 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7541 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7542 = eq(_T_7541, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7543 = and(_T_7540, _T_7542) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7544 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7545 = eq(_T_7544, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7546 = and(_T_7543, _T_7545) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7547 = or(_T_7546, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7548 = bits(_T_7547, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_13 = mux(_T_7548, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7549 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7550 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7551 = eq(_T_7550, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7552 = and(_T_7549, _T_7551) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7553 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7554 = eq(_T_7553, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7555 = and(_T_7552, _T_7554) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7556 = or(_T_7555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7557 = bits(_T_7556, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_14 = mux(_T_7557, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7558 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7559 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7560 = eq(_T_7559, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7561 = and(_T_7558, _T_7560) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7562 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7563 = eq(_T_7562, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7564 = and(_T_7561, _T_7563) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7565 = or(_T_7564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7566 = bits(_T_7565, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_6_15 = mux(_T_7566, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7567 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7568 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7569 = eq(_T_7568, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7570 = and(_T_7567, _T_7569) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7571 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7572 = eq(_T_7571, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7573 = and(_T_7570, _T_7572) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7574 = or(_T_7573, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7575 = bits(_T_7574, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_0 = mux(_T_7575, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7576 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7577 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7578 = eq(_T_7577, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7579 = and(_T_7576, _T_7578) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7580 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7581 = eq(_T_7580, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7582 = and(_T_7579, _T_7581) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7583 = or(_T_7582, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7584 = bits(_T_7583, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_1 = mux(_T_7584, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7585 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7586 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7587 = eq(_T_7586, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7588 = and(_T_7585, _T_7587) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7589 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7590 = eq(_T_7589, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7591 = and(_T_7588, _T_7590) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7592 = or(_T_7591, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7593 = bits(_T_7592, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_2 = mux(_T_7593, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7594 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7595 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7596 = eq(_T_7595, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7597 = and(_T_7594, _T_7596) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7598 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7599 = eq(_T_7598, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7600 = and(_T_7597, _T_7599) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7601 = or(_T_7600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7602 = bits(_T_7601, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_3 = mux(_T_7602, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7603 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7604 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7605 = eq(_T_7604, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7606 = and(_T_7603, _T_7605) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7607 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7608 = eq(_T_7607, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7609 = and(_T_7606, _T_7608) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7610 = or(_T_7609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7611 = bits(_T_7610, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_4 = mux(_T_7611, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7612 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7613 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7614 = eq(_T_7613, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7615 = and(_T_7612, _T_7614) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7616 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7617 = eq(_T_7616, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7618 = and(_T_7615, _T_7617) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7619 = or(_T_7618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7620 = bits(_T_7619, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_5 = mux(_T_7620, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7621 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7622 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7623 = eq(_T_7622, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7624 = and(_T_7621, _T_7623) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7625 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7626 = eq(_T_7625, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7627 = and(_T_7624, _T_7626) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7628 = or(_T_7627, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7629 = bits(_T_7628, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_6 = mux(_T_7629, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7630 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7631 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7632 = eq(_T_7631, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7633 = and(_T_7630, _T_7632) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7634 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7635 = eq(_T_7634, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7636 = and(_T_7633, _T_7635) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7637 = or(_T_7636, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7638 = bits(_T_7637, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_7 = mux(_T_7638, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7639 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7640 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7641 = eq(_T_7640, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7642 = and(_T_7639, _T_7641) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7643 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7644 = eq(_T_7643, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7645 = and(_T_7642, _T_7644) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7646 = or(_T_7645, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7647 = bits(_T_7646, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_8 = mux(_T_7647, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7648 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7649 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7650 = eq(_T_7649, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7651 = and(_T_7648, _T_7650) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7652 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7653 = eq(_T_7652, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7654 = and(_T_7651, _T_7653) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7655 = or(_T_7654, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7656 = bits(_T_7655, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_9 = mux(_T_7656, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7657 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7658 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7659 = eq(_T_7658, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7660 = and(_T_7657, _T_7659) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7661 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7662 = eq(_T_7661, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7663 = and(_T_7660, _T_7662) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7664 = or(_T_7663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7665 = bits(_T_7664, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_10 = mux(_T_7665, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7666 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7667 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7668 = eq(_T_7667, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7669 = and(_T_7666, _T_7668) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7670 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7671 = eq(_T_7670, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7672 = and(_T_7669, _T_7671) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7673 = or(_T_7672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7674 = bits(_T_7673, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_11 = mux(_T_7674, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7675 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7676 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7677 = eq(_T_7676, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7678 = and(_T_7675, _T_7677) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7679 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7680 = eq(_T_7679, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7681 = and(_T_7678, _T_7680) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7682 = or(_T_7681, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7683 = bits(_T_7682, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_12 = mux(_T_7683, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7684 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7685 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7686 = eq(_T_7685, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7687 = and(_T_7684, _T_7686) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7688 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7689 = eq(_T_7688, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7690 = and(_T_7687, _T_7689) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7691 = or(_T_7690, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7692 = bits(_T_7691, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_13 = mux(_T_7692, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7693 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7694 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7695 = eq(_T_7694, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7696 = and(_T_7693, _T_7695) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7697 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7698 = eq(_T_7697, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7699 = and(_T_7696, _T_7698) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7700 = or(_T_7699, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7701 = bits(_T_7700, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_14 = mux(_T_7701, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7702 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7703 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7704 = eq(_T_7703, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7705 = and(_T_7702, _T_7704) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7706 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7707 = eq(_T_7706, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7708 = and(_T_7705, _T_7707) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7709 = or(_T_7708, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7710 = bits(_T_7709, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_7_15 = mux(_T_7710, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7711 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7712 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7713 = eq(_T_7712, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7714 = and(_T_7711, _T_7713) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7715 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7716 = eq(_T_7715, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7717 = and(_T_7714, _T_7716) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7718 = or(_T_7717, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7719 = bits(_T_7718, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_0 = mux(_T_7719, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7720 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7721 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7722 = eq(_T_7721, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7723 = and(_T_7720, _T_7722) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7724 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7725 = eq(_T_7724, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7726 = and(_T_7723, _T_7725) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7727 = or(_T_7726, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7728 = bits(_T_7727, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_1 = mux(_T_7728, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7729 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7730 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7731 = eq(_T_7730, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7732 = and(_T_7729, _T_7731) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7733 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7734 = eq(_T_7733, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7735 = and(_T_7732, _T_7734) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7736 = or(_T_7735, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7737 = bits(_T_7736, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_2 = mux(_T_7737, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7738 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7739 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7740 = eq(_T_7739, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7741 = and(_T_7738, _T_7740) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7742 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7743 = eq(_T_7742, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7744 = and(_T_7741, _T_7743) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7745 = or(_T_7744, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7746 = bits(_T_7745, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_3 = mux(_T_7746, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7747 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7748 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7749 = eq(_T_7748, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7750 = and(_T_7747, _T_7749) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7751 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7752 = eq(_T_7751, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7753 = and(_T_7750, _T_7752) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7754 = or(_T_7753, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7755 = bits(_T_7754, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_4 = mux(_T_7755, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7756 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7757 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7758 = eq(_T_7757, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7759 = and(_T_7756, _T_7758) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7760 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7761 = eq(_T_7760, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7762 = and(_T_7759, _T_7761) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7763 = or(_T_7762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7764 = bits(_T_7763, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_5 = mux(_T_7764, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7765 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7766 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7767 = eq(_T_7766, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7768 = and(_T_7765, _T_7767) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7769 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7770 = eq(_T_7769, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7771 = and(_T_7768, _T_7770) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7772 = or(_T_7771, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7773 = bits(_T_7772, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_6 = mux(_T_7773, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7774 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7775 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7776 = eq(_T_7775, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7777 = and(_T_7774, _T_7776) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7778 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7779 = eq(_T_7778, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7780 = and(_T_7777, _T_7779) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7781 = or(_T_7780, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7782 = bits(_T_7781, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_7 = mux(_T_7782, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7783 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7784 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7785 = eq(_T_7784, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7786 = and(_T_7783, _T_7785) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7787 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7788 = eq(_T_7787, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7789 = and(_T_7786, _T_7788) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7790 = or(_T_7789, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7791 = bits(_T_7790, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_8 = mux(_T_7791, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7792 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7793 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7794 = eq(_T_7793, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7795 = and(_T_7792, _T_7794) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7796 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7797 = eq(_T_7796, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7798 = and(_T_7795, _T_7797) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7799 = or(_T_7798, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7800 = bits(_T_7799, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_9 = mux(_T_7800, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7801 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7802 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7803 = eq(_T_7802, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7804 = and(_T_7801, _T_7803) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7805 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7806 = eq(_T_7805, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7807 = and(_T_7804, _T_7806) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7808 = or(_T_7807, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7809 = bits(_T_7808, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_10 = mux(_T_7809, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7810 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7811 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7812 = eq(_T_7811, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7813 = and(_T_7810, _T_7812) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7814 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7815 = eq(_T_7814, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7816 = and(_T_7813, _T_7815) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7817 = or(_T_7816, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7818 = bits(_T_7817, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_11 = mux(_T_7818, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7819 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7820 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7821 = eq(_T_7820, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7822 = and(_T_7819, _T_7821) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7823 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7824 = eq(_T_7823, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7825 = and(_T_7822, _T_7824) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7826 = or(_T_7825, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7827 = bits(_T_7826, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_12 = mux(_T_7827, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7828 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7829 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7830 = eq(_T_7829, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7831 = and(_T_7828, _T_7830) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7832 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7833 = eq(_T_7832, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7834 = and(_T_7831, _T_7833) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7835 = or(_T_7834, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7836 = bits(_T_7835, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_13 = mux(_T_7836, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7837 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7838 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7839 = eq(_T_7838, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7840 = and(_T_7837, _T_7839) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7841 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7842 = eq(_T_7841, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7843 = and(_T_7840, _T_7842) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7844 = or(_T_7843, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7845 = bits(_T_7844, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_14 = mux(_T_7845, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7846 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7847 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7848 = eq(_T_7847, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7849 = and(_T_7846, _T_7848) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7850 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7851 = eq(_T_7850, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7852 = and(_T_7849, _T_7851) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7853 = or(_T_7852, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7854 = bits(_T_7853, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_8_15 = mux(_T_7854, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7855 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7856 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7857 = eq(_T_7856, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7858 = and(_T_7855, _T_7857) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7859 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7860 = eq(_T_7859, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7861 = and(_T_7858, _T_7860) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7862 = or(_T_7861, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7863 = bits(_T_7862, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_0 = mux(_T_7863, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7864 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7865 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7866 = eq(_T_7865, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7867 = and(_T_7864, _T_7866) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7868 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7869 = eq(_T_7868, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7870 = and(_T_7867, _T_7869) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7871 = or(_T_7870, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7872 = bits(_T_7871, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_1 = mux(_T_7872, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7873 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7874 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7875 = eq(_T_7874, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7876 = and(_T_7873, _T_7875) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7877 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7878 = eq(_T_7877, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7879 = and(_T_7876, _T_7878) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7880 = or(_T_7879, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7881 = bits(_T_7880, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_2 = mux(_T_7881, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7882 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7883 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7884 = eq(_T_7883, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7885 = and(_T_7882, _T_7884) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7886 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7887 = eq(_T_7886, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7888 = and(_T_7885, _T_7887) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7889 = or(_T_7888, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7890 = bits(_T_7889, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_3 = mux(_T_7890, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7891 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7892 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7893 = eq(_T_7892, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7894 = and(_T_7891, _T_7893) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7895 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7896 = eq(_T_7895, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7897 = and(_T_7894, _T_7896) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7898 = or(_T_7897, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7899 = bits(_T_7898, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_4 = mux(_T_7899, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7900 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7901 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7902 = eq(_T_7901, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7903 = and(_T_7900, _T_7902) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7904 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7905 = eq(_T_7904, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7906 = and(_T_7903, _T_7905) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7907 = or(_T_7906, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7908 = bits(_T_7907, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_5 = mux(_T_7908, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7909 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7910 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7911 = eq(_T_7910, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7912 = and(_T_7909, _T_7911) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7913 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7914 = eq(_T_7913, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7915 = and(_T_7912, _T_7914) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7916 = or(_T_7915, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7917 = bits(_T_7916, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_6 = mux(_T_7917, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7918 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7919 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7920 = eq(_T_7919, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7921 = and(_T_7918, _T_7920) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7922 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7923 = eq(_T_7922, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7924 = and(_T_7921, _T_7923) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7925 = or(_T_7924, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7926 = bits(_T_7925, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_7 = mux(_T_7926, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7927 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7928 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7929 = eq(_T_7928, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7930 = and(_T_7927, _T_7929) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7931 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7932 = eq(_T_7931, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7933 = and(_T_7930, _T_7932) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7934 = or(_T_7933, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7935 = bits(_T_7934, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_8 = mux(_T_7935, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7936 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7937 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7938 = eq(_T_7937, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7939 = and(_T_7936, _T_7938) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7940 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7941 = eq(_T_7940, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7942 = and(_T_7939, _T_7941) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7943 = or(_T_7942, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7944 = bits(_T_7943, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_9 = mux(_T_7944, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7945 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7946 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7947 = eq(_T_7946, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7948 = and(_T_7945, _T_7947) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7949 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7950 = eq(_T_7949, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7951 = and(_T_7948, _T_7950) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7952 = or(_T_7951, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7953 = bits(_T_7952, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_10 = mux(_T_7953, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7954 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7955 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7956 = eq(_T_7955, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7957 = and(_T_7954, _T_7956) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7958 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7959 = eq(_T_7958, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7960 = and(_T_7957, _T_7959) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7961 = or(_T_7960, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7962 = bits(_T_7961, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_11 = mux(_T_7962, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7963 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7964 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7965 = eq(_T_7964, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7966 = and(_T_7963, _T_7965) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7967 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7968 = eq(_T_7967, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7969 = and(_T_7966, _T_7968) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7970 = or(_T_7969, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7971 = bits(_T_7970, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_12 = mux(_T_7971, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7972 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7973 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7974 = eq(_T_7973, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7975 = and(_T_7972, _T_7974) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7976 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7977 = eq(_T_7976, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7978 = and(_T_7975, _T_7977) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7979 = or(_T_7978, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7980 = bits(_T_7979, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_13 = mux(_T_7980, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7981 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7982 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7983 = eq(_T_7982, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7984 = and(_T_7981, _T_7983) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7985 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7986 = eq(_T_7985, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7987 = and(_T_7984, _T_7986) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7988 = or(_T_7987, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7989 = bits(_T_7988, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_14 = mux(_T_7989, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7990 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_7991 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_7992 = eq(_T_7991, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_7993 = and(_T_7990, _T_7992) @[el2_ifu_bp_ctl.scala 447:23] - node _T_7994 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_7995 = eq(_T_7994, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_7996 = and(_T_7993, _T_7995) @[el2_ifu_bp_ctl.scala 447:81] - node _T_7997 = or(_T_7996, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_7998 = bits(_T_7997, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_9_15 = mux(_T_7998, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_7999 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8000 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8001 = eq(_T_8000, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8002 = and(_T_7999, _T_8001) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8003 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8004 = eq(_T_8003, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8005 = and(_T_8002, _T_8004) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8006 = or(_T_8005, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8007 = bits(_T_8006, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_0 = mux(_T_8007, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8008 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8009 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8010 = eq(_T_8009, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8011 = and(_T_8008, _T_8010) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8012 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8013 = eq(_T_8012, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8014 = and(_T_8011, _T_8013) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8015 = or(_T_8014, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8016 = bits(_T_8015, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_1 = mux(_T_8016, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8017 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8018 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8019 = eq(_T_8018, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8020 = and(_T_8017, _T_8019) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8021 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8022 = eq(_T_8021, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8023 = and(_T_8020, _T_8022) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8024 = or(_T_8023, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8025 = bits(_T_8024, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_2 = mux(_T_8025, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8026 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8027 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8028 = eq(_T_8027, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8029 = and(_T_8026, _T_8028) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8030 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8031 = eq(_T_8030, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8032 = and(_T_8029, _T_8031) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8033 = or(_T_8032, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8034 = bits(_T_8033, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_3 = mux(_T_8034, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8035 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8036 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8037 = eq(_T_8036, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8038 = and(_T_8035, _T_8037) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8039 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8040 = eq(_T_8039, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8041 = and(_T_8038, _T_8040) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8042 = or(_T_8041, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8043 = bits(_T_8042, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_4 = mux(_T_8043, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8044 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8045 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8046 = eq(_T_8045, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8047 = and(_T_8044, _T_8046) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8048 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8049 = eq(_T_8048, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8050 = and(_T_8047, _T_8049) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8051 = or(_T_8050, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8052 = bits(_T_8051, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_5 = mux(_T_8052, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8053 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8054 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8055 = eq(_T_8054, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8056 = and(_T_8053, _T_8055) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8057 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8058 = eq(_T_8057, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8059 = and(_T_8056, _T_8058) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8060 = or(_T_8059, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8061 = bits(_T_8060, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_6 = mux(_T_8061, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8062 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8063 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8064 = eq(_T_8063, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8065 = and(_T_8062, _T_8064) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8066 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8067 = eq(_T_8066, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8068 = and(_T_8065, _T_8067) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8069 = or(_T_8068, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8070 = bits(_T_8069, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_7 = mux(_T_8070, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8071 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8072 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8073 = eq(_T_8072, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8074 = and(_T_8071, _T_8073) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8075 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8076 = eq(_T_8075, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8077 = and(_T_8074, _T_8076) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8078 = or(_T_8077, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8079 = bits(_T_8078, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_8 = mux(_T_8079, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8080 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8081 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8082 = eq(_T_8081, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8083 = and(_T_8080, _T_8082) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8084 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8085 = eq(_T_8084, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8086 = and(_T_8083, _T_8085) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8087 = or(_T_8086, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8088 = bits(_T_8087, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_9 = mux(_T_8088, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8089 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8090 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8091 = eq(_T_8090, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8092 = and(_T_8089, _T_8091) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8093 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8094 = eq(_T_8093, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8095 = and(_T_8092, _T_8094) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8096 = or(_T_8095, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8097 = bits(_T_8096, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_10 = mux(_T_8097, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8098 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8099 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8100 = eq(_T_8099, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8101 = and(_T_8098, _T_8100) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8102 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8103 = eq(_T_8102, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8104 = and(_T_8101, _T_8103) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8105 = or(_T_8104, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8106 = bits(_T_8105, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_11 = mux(_T_8106, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8107 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8108 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8109 = eq(_T_8108, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8110 = and(_T_8107, _T_8109) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8111 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8112 = eq(_T_8111, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8113 = and(_T_8110, _T_8112) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8114 = or(_T_8113, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8115 = bits(_T_8114, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_12 = mux(_T_8115, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8116 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8117 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8118 = eq(_T_8117, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8119 = and(_T_8116, _T_8118) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8120 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8121 = eq(_T_8120, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8122 = and(_T_8119, _T_8121) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8123 = or(_T_8122, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8124 = bits(_T_8123, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_13 = mux(_T_8124, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8125 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8126 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8127 = eq(_T_8126, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8128 = and(_T_8125, _T_8127) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8129 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8130 = eq(_T_8129, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8131 = and(_T_8128, _T_8130) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8132 = or(_T_8131, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8133 = bits(_T_8132, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_14 = mux(_T_8133, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8134 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8135 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8136 = eq(_T_8135, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8137 = and(_T_8134, _T_8136) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8138 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8139 = eq(_T_8138, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8140 = and(_T_8137, _T_8139) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8141 = or(_T_8140, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8142 = bits(_T_8141, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_10_15 = mux(_T_8142, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8143 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8144 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8145 = eq(_T_8144, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8146 = and(_T_8143, _T_8145) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8147 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8148 = eq(_T_8147, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8149 = and(_T_8146, _T_8148) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8150 = or(_T_8149, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8151 = bits(_T_8150, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_0 = mux(_T_8151, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8152 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8153 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8154 = eq(_T_8153, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8155 = and(_T_8152, _T_8154) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8156 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8157 = eq(_T_8156, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8158 = and(_T_8155, _T_8157) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8159 = or(_T_8158, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8160 = bits(_T_8159, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_1 = mux(_T_8160, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8161 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8162 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8163 = eq(_T_8162, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8164 = and(_T_8161, _T_8163) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8165 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8166 = eq(_T_8165, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8167 = and(_T_8164, _T_8166) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8168 = or(_T_8167, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8169 = bits(_T_8168, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_2 = mux(_T_8169, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8170 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8171 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8172 = eq(_T_8171, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8173 = and(_T_8170, _T_8172) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8174 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8175 = eq(_T_8174, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8176 = and(_T_8173, _T_8175) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8177 = or(_T_8176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8178 = bits(_T_8177, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_3 = mux(_T_8178, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8179 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8180 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8181 = eq(_T_8180, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8182 = and(_T_8179, _T_8181) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8183 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8184 = eq(_T_8183, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8185 = and(_T_8182, _T_8184) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8186 = or(_T_8185, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8187 = bits(_T_8186, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_4 = mux(_T_8187, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8188 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8189 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8190 = eq(_T_8189, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8191 = and(_T_8188, _T_8190) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8192 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8193 = eq(_T_8192, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8194 = and(_T_8191, _T_8193) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8195 = or(_T_8194, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8196 = bits(_T_8195, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_5 = mux(_T_8196, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8197 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8198 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8199 = eq(_T_8198, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8200 = and(_T_8197, _T_8199) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8201 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8202 = eq(_T_8201, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8203 = and(_T_8200, _T_8202) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8204 = or(_T_8203, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8205 = bits(_T_8204, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_6 = mux(_T_8205, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8206 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8207 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8208 = eq(_T_8207, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8209 = and(_T_8206, _T_8208) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8210 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8211 = eq(_T_8210, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8212 = and(_T_8209, _T_8211) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8213 = or(_T_8212, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8214 = bits(_T_8213, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_7 = mux(_T_8214, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8215 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8216 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8217 = eq(_T_8216, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8218 = and(_T_8215, _T_8217) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8219 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8220 = eq(_T_8219, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8221 = and(_T_8218, _T_8220) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8222 = or(_T_8221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8223 = bits(_T_8222, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_8 = mux(_T_8223, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8224 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8225 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8226 = eq(_T_8225, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8227 = and(_T_8224, _T_8226) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8228 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8229 = eq(_T_8228, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8230 = and(_T_8227, _T_8229) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8231 = or(_T_8230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8232 = bits(_T_8231, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_9 = mux(_T_8232, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8233 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8234 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8235 = eq(_T_8234, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8236 = and(_T_8233, _T_8235) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8237 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8238 = eq(_T_8237, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8239 = and(_T_8236, _T_8238) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8240 = or(_T_8239, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8241 = bits(_T_8240, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_10 = mux(_T_8241, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8242 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8243 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8244 = eq(_T_8243, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8245 = and(_T_8242, _T_8244) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8246 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8247 = eq(_T_8246, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8248 = and(_T_8245, _T_8247) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8249 = or(_T_8248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8250 = bits(_T_8249, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_11 = mux(_T_8250, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8251 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8252 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8253 = eq(_T_8252, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8254 = and(_T_8251, _T_8253) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8255 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8256 = eq(_T_8255, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8257 = and(_T_8254, _T_8256) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8258 = or(_T_8257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8259 = bits(_T_8258, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_12 = mux(_T_8259, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8260 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8261 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8262 = eq(_T_8261, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8263 = and(_T_8260, _T_8262) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8264 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8265 = eq(_T_8264, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8266 = and(_T_8263, _T_8265) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8267 = or(_T_8266, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8268 = bits(_T_8267, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_13 = mux(_T_8268, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8269 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8270 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8271 = eq(_T_8270, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8272 = and(_T_8269, _T_8271) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8273 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8274 = eq(_T_8273, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8275 = and(_T_8272, _T_8274) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8276 = or(_T_8275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8277 = bits(_T_8276, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_14 = mux(_T_8277, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8278 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8279 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8280 = eq(_T_8279, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8281 = and(_T_8278, _T_8280) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8282 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8283 = eq(_T_8282, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8284 = and(_T_8281, _T_8283) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8285 = or(_T_8284, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8286 = bits(_T_8285, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_11_15 = mux(_T_8286, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8287 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8288 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8289 = eq(_T_8288, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8290 = and(_T_8287, _T_8289) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8291 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8292 = eq(_T_8291, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8293 = and(_T_8290, _T_8292) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8294 = or(_T_8293, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8295 = bits(_T_8294, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_0 = mux(_T_8295, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8296 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8297 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8298 = eq(_T_8297, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8299 = and(_T_8296, _T_8298) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8300 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8301 = eq(_T_8300, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8302 = and(_T_8299, _T_8301) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8303 = or(_T_8302, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8304 = bits(_T_8303, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_1 = mux(_T_8304, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8305 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8306 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8307 = eq(_T_8306, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8308 = and(_T_8305, _T_8307) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8309 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8310 = eq(_T_8309, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8311 = and(_T_8308, _T_8310) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8312 = or(_T_8311, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8313 = bits(_T_8312, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_2 = mux(_T_8313, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8314 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8315 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8316 = eq(_T_8315, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8317 = and(_T_8314, _T_8316) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8318 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8319 = eq(_T_8318, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8320 = and(_T_8317, _T_8319) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8321 = or(_T_8320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8322 = bits(_T_8321, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_3 = mux(_T_8322, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8323 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8324 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8325 = eq(_T_8324, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8326 = and(_T_8323, _T_8325) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8327 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8328 = eq(_T_8327, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8329 = and(_T_8326, _T_8328) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8330 = or(_T_8329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8331 = bits(_T_8330, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_4 = mux(_T_8331, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8332 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8333 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8334 = eq(_T_8333, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8335 = and(_T_8332, _T_8334) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8336 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8337 = eq(_T_8336, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8338 = and(_T_8335, _T_8337) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8339 = or(_T_8338, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8340 = bits(_T_8339, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_5 = mux(_T_8340, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8341 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8342 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8343 = eq(_T_8342, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8344 = and(_T_8341, _T_8343) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8345 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8346 = eq(_T_8345, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8347 = and(_T_8344, _T_8346) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8348 = or(_T_8347, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8349 = bits(_T_8348, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_6 = mux(_T_8349, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8350 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8351 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8352 = eq(_T_8351, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8353 = and(_T_8350, _T_8352) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8354 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8355 = eq(_T_8354, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8356 = and(_T_8353, _T_8355) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8357 = or(_T_8356, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8358 = bits(_T_8357, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_7 = mux(_T_8358, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8359 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8360 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8361 = eq(_T_8360, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8362 = and(_T_8359, _T_8361) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8363 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8364 = eq(_T_8363, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8365 = and(_T_8362, _T_8364) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8366 = or(_T_8365, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8367 = bits(_T_8366, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_8 = mux(_T_8367, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8368 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8369 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8370 = eq(_T_8369, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8371 = and(_T_8368, _T_8370) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8372 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8373 = eq(_T_8372, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8374 = and(_T_8371, _T_8373) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8375 = or(_T_8374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8376 = bits(_T_8375, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_9 = mux(_T_8376, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8377 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8378 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8379 = eq(_T_8378, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8380 = and(_T_8377, _T_8379) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8381 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8382 = eq(_T_8381, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8383 = and(_T_8380, _T_8382) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8384 = or(_T_8383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8385 = bits(_T_8384, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_10 = mux(_T_8385, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8386 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8387 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8388 = eq(_T_8387, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8389 = and(_T_8386, _T_8388) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8390 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8391 = eq(_T_8390, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8392 = and(_T_8389, _T_8391) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8393 = or(_T_8392, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8394 = bits(_T_8393, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_11 = mux(_T_8394, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8395 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8396 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8397 = eq(_T_8396, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8398 = and(_T_8395, _T_8397) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8399 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8400 = eq(_T_8399, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8401 = and(_T_8398, _T_8400) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8402 = or(_T_8401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8403 = bits(_T_8402, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_12 = mux(_T_8403, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8404 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8405 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8406 = eq(_T_8405, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8407 = and(_T_8404, _T_8406) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8408 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8409 = eq(_T_8408, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8410 = and(_T_8407, _T_8409) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8411 = or(_T_8410, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8412 = bits(_T_8411, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_13 = mux(_T_8412, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8413 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8414 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8415 = eq(_T_8414, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8416 = and(_T_8413, _T_8415) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8417 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8418 = eq(_T_8417, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8419 = and(_T_8416, _T_8418) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8420 = or(_T_8419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8421 = bits(_T_8420, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_14 = mux(_T_8421, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8422 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8423 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8424 = eq(_T_8423, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8425 = and(_T_8422, _T_8424) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8426 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8427 = eq(_T_8426, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8428 = and(_T_8425, _T_8427) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8429 = or(_T_8428, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8430 = bits(_T_8429, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_12_15 = mux(_T_8430, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8431 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8432 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8433 = eq(_T_8432, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8434 = and(_T_8431, _T_8433) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8435 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8436 = eq(_T_8435, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8437 = and(_T_8434, _T_8436) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8438 = or(_T_8437, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8439 = bits(_T_8438, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_0 = mux(_T_8439, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8440 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8441 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8442 = eq(_T_8441, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8443 = and(_T_8440, _T_8442) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8444 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8445 = eq(_T_8444, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8446 = and(_T_8443, _T_8445) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8447 = or(_T_8446, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8448 = bits(_T_8447, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_1 = mux(_T_8448, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8449 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8450 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8451 = eq(_T_8450, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8452 = and(_T_8449, _T_8451) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8453 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8454 = eq(_T_8453, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8455 = and(_T_8452, _T_8454) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8456 = or(_T_8455, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8457 = bits(_T_8456, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_2 = mux(_T_8457, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8458 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8459 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8460 = eq(_T_8459, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8461 = and(_T_8458, _T_8460) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8462 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8463 = eq(_T_8462, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8464 = and(_T_8461, _T_8463) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8465 = or(_T_8464, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8466 = bits(_T_8465, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_3 = mux(_T_8466, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8467 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8468 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8469 = eq(_T_8468, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8470 = and(_T_8467, _T_8469) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8471 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8472 = eq(_T_8471, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8473 = and(_T_8470, _T_8472) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8474 = or(_T_8473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8475 = bits(_T_8474, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_4 = mux(_T_8475, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8476 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8477 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8478 = eq(_T_8477, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8479 = and(_T_8476, _T_8478) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8480 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8481 = eq(_T_8480, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8482 = and(_T_8479, _T_8481) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8483 = or(_T_8482, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8484 = bits(_T_8483, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_5 = mux(_T_8484, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8485 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8486 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8487 = eq(_T_8486, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8488 = and(_T_8485, _T_8487) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8489 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8490 = eq(_T_8489, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8491 = and(_T_8488, _T_8490) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8492 = or(_T_8491, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8493 = bits(_T_8492, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_6 = mux(_T_8493, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8494 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8495 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8496 = eq(_T_8495, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8497 = and(_T_8494, _T_8496) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8498 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8499 = eq(_T_8498, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8500 = and(_T_8497, _T_8499) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8501 = or(_T_8500, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8502 = bits(_T_8501, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_7 = mux(_T_8502, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8503 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8504 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8505 = eq(_T_8504, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8506 = and(_T_8503, _T_8505) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8507 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8508 = eq(_T_8507, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8509 = and(_T_8506, _T_8508) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8510 = or(_T_8509, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8511 = bits(_T_8510, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_8 = mux(_T_8511, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8512 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8513 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8514 = eq(_T_8513, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8515 = and(_T_8512, _T_8514) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8516 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8517 = eq(_T_8516, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8518 = and(_T_8515, _T_8517) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8519 = or(_T_8518, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8520 = bits(_T_8519, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_9 = mux(_T_8520, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8521 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8522 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8523 = eq(_T_8522, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8524 = and(_T_8521, _T_8523) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8525 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8526 = eq(_T_8525, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8527 = and(_T_8524, _T_8526) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8528 = or(_T_8527, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8529 = bits(_T_8528, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_10 = mux(_T_8529, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8530 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8531 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8532 = eq(_T_8531, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8533 = and(_T_8530, _T_8532) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8534 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8535 = eq(_T_8534, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8536 = and(_T_8533, _T_8535) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8537 = or(_T_8536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8538 = bits(_T_8537, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_11 = mux(_T_8538, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8539 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8540 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8541 = eq(_T_8540, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8542 = and(_T_8539, _T_8541) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8543 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8544 = eq(_T_8543, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8545 = and(_T_8542, _T_8544) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8546 = or(_T_8545, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8547 = bits(_T_8546, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_12 = mux(_T_8547, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8548 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8549 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8550 = eq(_T_8549, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8551 = and(_T_8548, _T_8550) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8552 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8553 = eq(_T_8552, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8554 = and(_T_8551, _T_8553) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8555 = or(_T_8554, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8556 = bits(_T_8555, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_13 = mux(_T_8556, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8557 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8558 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8559 = eq(_T_8558, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8560 = and(_T_8557, _T_8559) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8561 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8562 = eq(_T_8561, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8563 = and(_T_8560, _T_8562) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8564 = or(_T_8563, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8565 = bits(_T_8564, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_14 = mux(_T_8565, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8566 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8567 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8568 = eq(_T_8567, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8569 = and(_T_8566, _T_8568) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8570 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8571 = eq(_T_8570, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8572 = and(_T_8569, _T_8571) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8573 = or(_T_8572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8574 = bits(_T_8573, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_13_15 = mux(_T_8574, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8575 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8576 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8577 = eq(_T_8576, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8578 = and(_T_8575, _T_8577) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8579 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8580 = eq(_T_8579, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8581 = and(_T_8578, _T_8580) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8582 = or(_T_8581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8583 = bits(_T_8582, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_0 = mux(_T_8583, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8584 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8585 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8586 = eq(_T_8585, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8587 = and(_T_8584, _T_8586) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8588 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8589 = eq(_T_8588, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8590 = and(_T_8587, _T_8589) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8591 = or(_T_8590, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8592 = bits(_T_8591, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_1 = mux(_T_8592, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8593 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8594 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8595 = eq(_T_8594, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8596 = and(_T_8593, _T_8595) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8597 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8598 = eq(_T_8597, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8599 = and(_T_8596, _T_8598) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8600 = or(_T_8599, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8601 = bits(_T_8600, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_2 = mux(_T_8601, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8602 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8603 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8604 = eq(_T_8603, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8605 = and(_T_8602, _T_8604) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8606 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8607 = eq(_T_8606, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8608 = and(_T_8605, _T_8607) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8609 = or(_T_8608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8610 = bits(_T_8609, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_3 = mux(_T_8610, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8611 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8612 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8613 = eq(_T_8612, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8614 = and(_T_8611, _T_8613) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8615 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8616 = eq(_T_8615, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8617 = and(_T_8614, _T_8616) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8618 = or(_T_8617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8619 = bits(_T_8618, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_4 = mux(_T_8619, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8620 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8621 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8622 = eq(_T_8621, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8623 = and(_T_8620, _T_8622) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8624 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8625 = eq(_T_8624, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8626 = and(_T_8623, _T_8625) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8627 = or(_T_8626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8628 = bits(_T_8627, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_5 = mux(_T_8628, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8629 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8630 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8631 = eq(_T_8630, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8632 = and(_T_8629, _T_8631) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8633 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8634 = eq(_T_8633, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8635 = and(_T_8632, _T_8634) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8636 = or(_T_8635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8637 = bits(_T_8636, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_6 = mux(_T_8637, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8638 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8639 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8640 = eq(_T_8639, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8641 = and(_T_8638, _T_8640) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8642 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8643 = eq(_T_8642, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8644 = and(_T_8641, _T_8643) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8645 = or(_T_8644, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8646 = bits(_T_8645, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_7 = mux(_T_8646, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8647 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8648 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8649 = eq(_T_8648, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8650 = and(_T_8647, _T_8649) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8651 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8652 = eq(_T_8651, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8653 = and(_T_8650, _T_8652) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8654 = or(_T_8653, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8655 = bits(_T_8654, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_8 = mux(_T_8655, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8656 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8657 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8658 = eq(_T_8657, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8659 = and(_T_8656, _T_8658) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8660 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8661 = eq(_T_8660, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8662 = and(_T_8659, _T_8661) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8663 = or(_T_8662, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8664 = bits(_T_8663, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_9 = mux(_T_8664, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8665 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8666 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8667 = eq(_T_8666, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8668 = and(_T_8665, _T_8667) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8669 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8670 = eq(_T_8669, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8671 = and(_T_8668, _T_8670) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8672 = or(_T_8671, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8673 = bits(_T_8672, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_10 = mux(_T_8673, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8674 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8675 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8676 = eq(_T_8675, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8677 = and(_T_8674, _T_8676) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8678 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8679 = eq(_T_8678, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8680 = and(_T_8677, _T_8679) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8681 = or(_T_8680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8682 = bits(_T_8681, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_11 = mux(_T_8682, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8683 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8684 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8685 = eq(_T_8684, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8686 = and(_T_8683, _T_8685) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8687 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8688 = eq(_T_8687, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8689 = and(_T_8686, _T_8688) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8690 = or(_T_8689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8691 = bits(_T_8690, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_12 = mux(_T_8691, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8692 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8693 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8694 = eq(_T_8693, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8695 = and(_T_8692, _T_8694) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8696 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8697 = eq(_T_8696, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8698 = and(_T_8695, _T_8697) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8699 = or(_T_8698, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8700 = bits(_T_8699, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_13 = mux(_T_8700, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8701 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8702 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8703 = eq(_T_8702, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8704 = and(_T_8701, _T_8703) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8705 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8706 = eq(_T_8705, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8707 = and(_T_8704, _T_8706) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8708 = or(_T_8707, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8709 = bits(_T_8708, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_14 = mux(_T_8709, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8710 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8711 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8712 = eq(_T_8711, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8713 = and(_T_8710, _T_8712) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8714 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8715 = eq(_T_8714, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8716 = and(_T_8713, _T_8715) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8717 = or(_T_8716, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8718 = bits(_T_8717, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_14_15 = mux(_T_8718, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8719 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8720 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8721 = eq(_T_8720, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8722 = and(_T_8719, _T_8721) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8723 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8724 = eq(_T_8723, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8725 = and(_T_8722, _T_8724) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8726 = or(_T_8725, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8727 = bits(_T_8726, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_0 = mux(_T_8727, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8728 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8729 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8730 = eq(_T_8729, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8731 = and(_T_8728, _T_8730) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8732 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8733 = eq(_T_8732, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8734 = and(_T_8731, _T_8733) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8735 = or(_T_8734, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8736 = bits(_T_8735, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_1 = mux(_T_8736, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8737 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8738 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8739 = eq(_T_8738, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8740 = and(_T_8737, _T_8739) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8741 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8742 = eq(_T_8741, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8743 = and(_T_8740, _T_8742) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8744 = or(_T_8743, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8745 = bits(_T_8744, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_2 = mux(_T_8745, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8746 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8747 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8748 = eq(_T_8747, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8749 = and(_T_8746, _T_8748) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8750 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8751 = eq(_T_8750, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8752 = and(_T_8749, _T_8751) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8753 = or(_T_8752, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8754 = bits(_T_8753, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_3 = mux(_T_8754, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8755 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8756 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8757 = eq(_T_8756, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8758 = and(_T_8755, _T_8757) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8759 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8760 = eq(_T_8759, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8761 = and(_T_8758, _T_8760) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8762 = or(_T_8761, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8763 = bits(_T_8762, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_4 = mux(_T_8763, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8764 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8765 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8766 = eq(_T_8765, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8767 = and(_T_8764, _T_8766) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8768 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8769 = eq(_T_8768, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8770 = and(_T_8767, _T_8769) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8771 = or(_T_8770, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8772 = bits(_T_8771, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_5 = mux(_T_8772, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8773 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8774 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8775 = eq(_T_8774, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8776 = and(_T_8773, _T_8775) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8777 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8778 = eq(_T_8777, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8779 = and(_T_8776, _T_8778) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8780 = or(_T_8779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8781 = bits(_T_8780, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_6 = mux(_T_8781, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8782 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8783 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8784 = eq(_T_8783, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8785 = and(_T_8782, _T_8784) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8786 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8787 = eq(_T_8786, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8788 = and(_T_8785, _T_8787) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8789 = or(_T_8788, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8790 = bits(_T_8789, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_7 = mux(_T_8790, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8791 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8792 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8793 = eq(_T_8792, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8794 = and(_T_8791, _T_8793) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8795 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8796 = eq(_T_8795, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8797 = and(_T_8794, _T_8796) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8798 = or(_T_8797, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8799 = bits(_T_8798, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_8 = mux(_T_8799, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8800 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8801 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8802 = eq(_T_8801, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8803 = and(_T_8800, _T_8802) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8804 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8805 = eq(_T_8804, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8806 = and(_T_8803, _T_8805) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8807 = or(_T_8806, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8808 = bits(_T_8807, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_9 = mux(_T_8808, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8809 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8810 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8811 = eq(_T_8810, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8812 = and(_T_8809, _T_8811) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8813 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8814 = eq(_T_8813, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8815 = and(_T_8812, _T_8814) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8816 = or(_T_8815, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8817 = bits(_T_8816, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_10 = mux(_T_8817, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8818 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8819 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8820 = eq(_T_8819, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8821 = and(_T_8818, _T_8820) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8822 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8823 = eq(_T_8822, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8824 = and(_T_8821, _T_8823) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8825 = or(_T_8824, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8826 = bits(_T_8825, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_11 = mux(_T_8826, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8827 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8828 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8829 = eq(_T_8828, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8830 = and(_T_8827, _T_8829) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8831 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8832 = eq(_T_8831, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8833 = and(_T_8830, _T_8832) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8834 = or(_T_8833, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8835 = bits(_T_8834, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_12 = mux(_T_8835, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8836 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8837 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8838 = eq(_T_8837, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8839 = and(_T_8836, _T_8838) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8840 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8841 = eq(_T_8840, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8842 = and(_T_8839, _T_8841) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8843 = or(_T_8842, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8844 = bits(_T_8843, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_13 = mux(_T_8844, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8845 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8846 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8847 = eq(_T_8846, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8848 = and(_T_8845, _T_8847) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8849 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8850 = eq(_T_8849, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8851 = and(_T_8848, _T_8850) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8852 = or(_T_8851, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8853 = bits(_T_8852, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_14 = mux(_T_8853, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8854 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8855 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8856 = eq(_T_8855, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8857 = and(_T_8854, _T_8856) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8858 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8859 = eq(_T_8858, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8860 = and(_T_8857, _T_8859) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8861 = or(_T_8860, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8862 = bits(_T_8861, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_0_15_15 = mux(_T_8862, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8863 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8864 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8865 = eq(_T_8864, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8866 = and(_T_8863, _T_8865) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8867 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8868 = eq(_T_8867, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8869 = and(_T_8866, _T_8868) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8870 = or(_T_8869, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8871 = bits(_T_8870, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_0 = mux(_T_8871, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8872 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8873 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8874 = eq(_T_8873, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8875 = and(_T_8872, _T_8874) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8876 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8877 = eq(_T_8876, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8878 = and(_T_8875, _T_8877) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8879 = or(_T_8878, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8880 = bits(_T_8879, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_1 = mux(_T_8880, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8881 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8882 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8883 = eq(_T_8882, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8884 = and(_T_8881, _T_8883) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8885 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8886 = eq(_T_8885, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8887 = and(_T_8884, _T_8886) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8888 = or(_T_8887, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8889 = bits(_T_8888, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_2 = mux(_T_8889, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8890 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8891 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8892 = eq(_T_8891, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8893 = and(_T_8890, _T_8892) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8894 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8895 = eq(_T_8894, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8896 = and(_T_8893, _T_8895) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8897 = or(_T_8896, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8898 = bits(_T_8897, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_3 = mux(_T_8898, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8899 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8900 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8901 = eq(_T_8900, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8902 = and(_T_8899, _T_8901) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8903 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8904 = eq(_T_8903, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8905 = and(_T_8902, _T_8904) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8906 = or(_T_8905, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8907 = bits(_T_8906, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_4 = mux(_T_8907, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8908 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8909 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8910 = eq(_T_8909, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8911 = and(_T_8908, _T_8910) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8912 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8913 = eq(_T_8912, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8914 = and(_T_8911, _T_8913) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8915 = or(_T_8914, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8916 = bits(_T_8915, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_5 = mux(_T_8916, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8917 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8918 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8919 = eq(_T_8918, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8920 = and(_T_8917, _T_8919) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8921 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8922 = eq(_T_8921, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8923 = and(_T_8920, _T_8922) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8924 = or(_T_8923, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8925 = bits(_T_8924, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_6 = mux(_T_8925, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8926 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8927 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8928 = eq(_T_8927, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8929 = and(_T_8926, _T_8928) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8930 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8931 = eq(_T_8930, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8932 = and(_T_8929, _T_8931) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8933 = or(_T_8932, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8934 = bits(_T_8933, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_7 = mux(_T_8934, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8935 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8936 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8937 = eq(_T_8936, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8938 = and(_T_8935, _T_8937) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8939 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8940 = eq(_T_8939, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8941 = and(_T_8938, _T_8940) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8942 = or(_T_8941, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8943 = bits(_T_8942, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_8 = mux(_T_8943, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8944 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8945 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8946 = eq(_T_8945, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8947 = and(_T_8944, _T_8946) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8948 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8949 = eq(_T_8948, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8950 = and(_T_8947, _T_8949) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8951 = or(_T_8950, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8952 = bits(_T_8951, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_9 = mux(_T_8952, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8953 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8954 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8955 = eq(_T_8954, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8956 = and(_T_8953, _T_8955) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8957 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8958 = eq(_T_8957, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8959 = and(_T_8956, _T_8958) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8960 = or(_T_8959, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8961 = bits(_T_8960, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_10 = mux(_T_8961, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8962 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8963 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8964 = eq(_T_8963, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8965 = and(_T_8962, _T_8964) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8966 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8967 = eq(_T_8966, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8968 = and(_T_8965, _T_8967) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8969 = or(_T_8968, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8970 = bits(_T_8969, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_11 = mux(_T_8970, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8971 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8972 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8973 = eq(_T_8972, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8974 = and(_T_8971, _T_8973) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8975 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8976 = eq(_T_8975, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8977 = and(_T_8974, _T_8976) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8978 = or(_T_8977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8979 = bits(_T_8978, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_12 = mux(_T_8979, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8980 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8981 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8982 = eq(_T_8981, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8983 = and(_T_8980, _T_8982) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8984 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8985 = eq(_T_8984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8986 = and(_T_8983, _T_8985) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8987 = or(_T_8986, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8988 = bits(_T_8987, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_13 = mux(_T_8988, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8989 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8990 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_8991 = eq(_T_8990, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_8992 = and(_T_8989, _T_8991) @[el2_ifu_bp_ctl.scala 447:23] - node _T_8993 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_8994 = eq(_T_8993, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_8995 = and(_T_8992, _T_8994) @[el2_ifu_bp_ctl.scala 447:81] - node _T_8996 = or(_T_8995, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_8997 = bits(_T_8996, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_14 = mux(_T_8997, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_8998 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_8999 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9000 = eq(_T_8999, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9001 = and(_T_8998, _T_9000) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9002 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9003 = eq(_T_9002, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9004 = and(_T_9001, _T_9003) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9005 = or(_T_9004, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9006 = bits(_T_9005, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_0_15 = mux(_T_9006, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9007 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9008 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9009 = eq(_T_9008, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9010 = and(_T_9007, _T_9009) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9011 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9012 = eq(_T_9011, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9013 = and(_T_9010, _T_9012) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9014 = or(_T_9013, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9015 = bits(_T_9014, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_0 = mux(_T_9015, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9016 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9017 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9018 = eq(_T_9017, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9019 = and(_T_9016, _T_9018) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9020 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9021 = eq(_T_9020, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9022 = and(_T_9019, _T_9021) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9023 = or(_T_9022, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9024 = bits(_T_9023, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_1 = mux(_T_9024, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9025 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9026 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9027 = eq(_T_9026, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9028 = and(_T_9025, _T_9027) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9029 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9030 = eq(_T_9029, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9031 = and(_T_9028, _T_9030) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9032 = or(_T_9031, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9033 = bits(_T_9032, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_2 = mux(_T_9033, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9034 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9035 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9036 = eq(_T_9035, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9037 = and(_T_9034, _T_9036) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9038 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9039 = eq(_T_9038, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9040 = and(_T_9037, _T_9039) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9041 = or(_T_9040, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9042 = bits(_T_9041, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_3 = mux(_T_9042, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9043 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9044 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9045 = eq(_T_9044, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9046 = and(_T_9043, _T_9045) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9047 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9048 = eq(_T_9047, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9049 = and(_T_9046, _T_9048) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9050 = or(_T_9049, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9051 = bits(_T_9050, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_4 = mux(_T_9051, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9052 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9053 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9054 = eq(_T_9053, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9055 = and(_T_9052, _T_9054) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9056 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9057 = eq(_T_9056, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9058 = and(_T_9055, _T_9057) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9059 = or(_T_9058, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9060 = bits(_T_9059, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_5 = mux(_T_9060, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9061 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9062 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9063 = eq(_T_9062, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9064 = and(_T_9061, _T_9063) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9065 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9066 = eq(_T_9065, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9067 = and(_T_9064, _T_9066) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9068 = or(_T_9067, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9069 = bits(_T_9068, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_6 = mux(_T_9069, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9070 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9071 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9072 = eq(_T_9071, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9073 = and(_T_9070, _T_9072) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9074 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9075 = eq(_T_9074, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9076 = and(_T_9073, _T_9075) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9077 = or(_T_9076, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9078 = bits(_T_9077, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_7 = mux(_T_9078, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9079 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9080 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9081 = eq(_T_9080, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9082 = and(_T_9079, _T_9081) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9083 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9084 = eq(_T_9083, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9085 = and(_T_9082, _T_9084) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9086 = or(_T_9085, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9087 = bits(_T_9086, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_8 = mux(_T_9087, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9088 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9089 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9090 = eq(_T_9089, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9091 = and(_T_9088, _T_9090) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9092 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9093 = eq(_T_9092, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9094 = and(_T_9091, _T_9093) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9095 = or(_T_9094, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9096 = bits(_T_9095, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_9 = mux(_T_9096, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9097 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9098 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9099 = eq(_T_9098, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9100 = and(_T_9097, _T_9099) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9101 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9102 = eq(_T_9101, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9103 = and(_T_9100, _T_9102) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9104 = or(_T_9103, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9105 = bits(_T_9104, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_10 = mux(_T_9105, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9106 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9107 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9108 = eq(_T_9107, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9109 = and(_T_9106, _T_9108) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9110 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9111 = eq(_T_9110, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9112 = and(_T_9109, _T_9111) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9113 = or(_T_9112, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9114 = bits(_T_9113, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_11 = mux(_T_9114, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9115 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9116 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9117 = eq(_T_9116, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9118 = and(_T_9115, _T_9117) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9119 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9120 = eq(_T_9119, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9121 = and(_T_9118, _T_9120) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9122 = or(_T_9121, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9123 = bits(_T_9122, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_12 = mux(_T_9123, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9124 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9125 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9126 = eq(_T_9125, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9127 = and(_T_9124, _T_9126) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9128 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9129 = eq(_T_9128, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9130 = and(_T_9127, _T_9129) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9131 = or(_T_9130, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9132 = bits(_T_9131, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_13 = mux(_T_9132, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9133 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9134 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9135 = eq(_T_9134, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9136 = and(_T_9133, _T_9135) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9137 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9138 = eq(_T_9137, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9139 = and(_T_9136, _T_9138) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9140 = or(_T_9139, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9141 = bits(_T_9140, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_14 = mux(_T_9141, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9142 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9143 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9144 = eq(_T_9143, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9145 = and(_T_9142, _T_9144) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9146 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9147 = eq(_T_9146, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9148 = and(_T_9145, _T_9147) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9149 = or(_T_9148, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9150 = bits(_T_9149, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_1_15 = mux(_T_9150, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9151 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9152 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9153 = eq(_T_9152, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9154 = and(_T_9151, _T_9153) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9155 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9156 = eq(_T_9155, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9157 = and(_T_9154, _T_9156) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9158 = or(_T_9157, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9159 = bits(_T_9158, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_0 = mux(_T_9159, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9160 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9161 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9162 = eq(_T_9161, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9163 = and(_T_9160, _T_9162) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9164 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9165 = eq(_T_9164, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9166 = and(_T_9163, _T_9165) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9167 = or(_T_9166, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9168 = bits(_T_9167, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_1 = mux(_T_9168, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9169 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9170 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9171 = eq(_T_9170, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9172 = and(_T_9169, _T_9171) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9173 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9174 = eq(_T_9173, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9175 = and(_T_9172, _T_9174) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9176 = or(_T_9175, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9177 = bits(_T_9176, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_2 = mux(_T_9177, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9178 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9179 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9180 = eq(_T_9179, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9181 = and(_T_9178, _T_9180) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9182 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9183 = eq(_T_9182, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9184 = and(_T_9181, _T_9183) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9185 = or(_T_9184, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9186 = bits(_T_9185, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_3 = mux(_T_9186, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9187 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9188 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9189 = eq(_T_9188, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9190 = and(_T_9187, _T_9189) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9191 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9192 = eq(_T_9191, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9193 = and(_T_9190, _T_9192) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9194 = or(_T_9193, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9195 = bits(_T_9194, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_4 = mux(_T_9195, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9196 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9197 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9198 = eq(_T_9197, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9199 = and(_T_9196, _T_9198) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9200 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9201 = eq(_T_9200, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9202 = and(_T_9199, _T_9201) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9203 = or(_T_9202, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9204 = bits(_T_9203, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_5 = mux(_T_9204, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9205 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9206 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9207 = eq(_T_9206, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9208 = and(_T_9205, _T_9207) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9209 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9210 = eq(_T_9209, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9211 = and(_T_9208, _T_9210) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9212 = or(_T_9211, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9213 = bits(_T_9212, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_6 = mux(_T_9213, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9214 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9215 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9216 = eq(_T_9215, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9217 = and(_T_9214, _T_9216) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9218 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9219 = eq(_T_9218, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9220 = and(_T_9217, _T_9219) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9221 = or(_T_9220, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9222 = bits(_T_9221, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_7 = mux(_T_9222, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9223 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9224 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9225 = eq(_T_9224, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9226 = and(_T_9223, _T_9225) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9227 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9228 = eq(_T_9227, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9229 = and(_T_9226, _T_9228) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9230 = or(_T_9229, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9231 = bits(_T_9230, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_8 = mux(_T_9231, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9232 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9233 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9234 = eq(_T_9233, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9235 = and(_T_9232, _T_9234) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9236 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9237 = eq(_T_9236, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9238 = and(_T_9235, _T_9237) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9239 = or(_T_9238, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9240 = bits(_T_9239, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_9 = mux(_T_9240, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9241 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9242 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9243 = eq(_T_9242, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9244 = and(_T_9241, _T_9243) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9245 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9246 = eq(_T_9245, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9247 = and(_T_9244, _T_9246) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9248 = or(_T_9247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9249 = bits(_T_9248, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_10 = mux(_T_9249, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9250 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9251 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9252 = eq(_T_9251, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9253 = and(_T_9250, _T_9252) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9254 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9255 = eq(_T_9254, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9256 = and(_T_9253, _T_9255) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9257 = or(_T_9256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9258 = bits(_T_9257, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_11 = mux(_T_9258, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9259 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9260 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9261 = eq(_T_9260, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9262 = and(_T_9259, _T_9261) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9263 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9264 = eq(_T_9263, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9265 = and(_T_9262, _T_9264) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9266 = or(_T_9265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9267 = bits(_T_9266, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_12 = mux(_T_9267, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9268 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9269 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9270 = eq(_T_9269, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9271 = and(_T_9268, _T_9270) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9272 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9273 = eq(_T_9272, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9274 = and(_T_9271, _T_9273) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9275 = or(_T_9274, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9276 = bits(_T_9275, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_13 = mux(_T_9276, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9277 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9278 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9279 = eq(_T_9278, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9280 = and(_T_9277, _T_9279) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9281 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9282 = eq(_T_9281, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9283 = and(_T_9280, _T_9282) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9284 = or(_T_9283, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9285 = bits(_T_9284, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_14 = mux(_T_9285, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9286 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9287 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9288 = eq(_T_9287, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9289 = and(_T_9286, _T_9288) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9290 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9291 = eq(_T_9290, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9292 = and(_T_9289, _T_9291) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9293 = or(_T_9292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9294 = bits(_T_9293, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_2_15 = mux(_T_9294, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9295 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9296 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9297 = eq(_T_9296, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9298 = and(_T_9295, _T_9297) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9299 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9300 = eq(_T_9299, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9301 = and(_T_9298, _T_9300) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9302 = or(_T_9301, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9303 = bits(_T_9302, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_0 = mux(_T_9303, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9304 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9305 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9306 = eq(_T_9305, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9307 = and(_T_9304, _T_9306) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9308 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9309 = eq(_T_9308, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9310 = and(_T_9307, _T_9309) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9311 = or(_T_9310, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9312 = bits(_T_9311, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_1 = mux(_T_9312, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9313 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9314 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9315 = eq(_T_9314, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9316 = and(_T_9313, _T_9315) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9317 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9318 = eq(_T_9317, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9319 = and(_T_9316, _T_9318) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9320 = or(_T_9319, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9321 = bits(_T_9320, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_2 = mux(_T_9321, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9322 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9323 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9324 = eq(_T_9323, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9325 = and(_T_9322, _T_9324) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9326 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9327 = eq(_T_9326, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9328 = and(_T_9325, _T_9327) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9329 = or(_T_9328, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9330 = bits(_T_9329, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_3 = mux(_T_9330, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9331 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9332 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9333 = eq(_T_9332, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9334 = and(_T_9331, _T_9333) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9335 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9336 = eq(_T_9335, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9337 = and(_T_9334, _T_9336) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9338 = or(_T_9337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9339 = bits(_T_9338, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_4 = mux(_T_9339, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9340 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9341 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9342 = eq(_T_9341, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9343 = and(_T_9340, _T_9342) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9344 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9345 = eq(_T_9344, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9346 = and(_T_9343, _T_9345) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9347 = or(_T_9346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9348 = bits(_T_9347, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_5 = mux(_T_9348, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9349 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9350 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9351 = eq(_T_9350, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9352 = and(_T_9349, _T_9351) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9353 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9354 = eq(_T_9353, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9355 = and(_T_9352, _T_9354) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9356 = or(_T_9355, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9357 = bits(_T_9356, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_6 = mux(_T_9357, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9358 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9359 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9360 = eq(_T_9359, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9361 = and(_T_9358, _T_9360) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9362 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9363 = eq(_T_9362, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9364 = and(_T_9361, _T_9363) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9365 = or(_T_9364, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9366 = bits(_T_9365, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_7 = mux(_T_9366, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9367 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9368 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9369 = eq(_T_9368, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9370 = and(_T_9367, _T_9369) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9371 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9372 = eq(_T_9371, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9373 = and(_T_9370, _T_9372) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9374 = or(_T_9373, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9375 = bits(_T_9374, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_8 = mux(_T_9375, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9376 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9377 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9378 = eq(_T_9377, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9379 = and(_T_9376, _T_9378) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9380 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9381 = eq(_T_9380, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9382 = and(_T_9379, _T_9381) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9383 = or(_T_9382, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9384 = bits(_T_9383, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_9 = mux(_T_9384, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9385 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9386 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9387 = eq(_T_9386, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9388 = and(_T_9385, _T_9387) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9389 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9390 = eq(_T_9389, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9391 = and(_T_9388, _T_9390) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9392 = or(_T_9391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9393 = bits(_T_9392, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_10 = mux(_T_9393, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9394 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9395 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9396 = eq(_T_9395, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9397 = and(_T_9394, _T_9396) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9398 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9399 = eq(_T_9398, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9400 = and(_T_9397, _T_9399) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9401 = or(_T_9400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9402 = bits(_T_9401, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_11 = mux(_T_9402, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9403 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9404 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9405 = eq(_T_9404, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9406 = and(_T_9403, _T_9405) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9407 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9408 = eq(_T_9407, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9409 = and(_T_9406, _T_9408) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9410 = or(_T_9409, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9411 = bits(_T_9410, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_12 = mux(_T_9411, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9412 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9413 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9414 = eq(_T_9413, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9415 = and(_T_9412, _T_9414) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9416 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9417 = eq(_T_9416, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9418 = and(_T_9415, _T_9417) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9419 = or(_T_9418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9420 = bits(_T_9419, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_13 = mux(_T_9420, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9421 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9422 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9423 = eq(_T_9422, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9424 = and(_T_9421, _T_9423) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9425 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9426 = eq(_T_9425, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9427 = and(_T_9424, _T_9426) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9428 = or(_T_9427, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9429 = bits(_T_9428, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_14 = mux(_T_9429, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9430 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9431 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9432 = eq(_T_9431, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9433 = and(_T_9430, _T_9432) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9434 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9435 = eq(_T_9434, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9436 = and(_T_9433, _T_9435) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9437 = or(_T_9436, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9438 = bits(_T_9437, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_3_15 = mux(_T_9438, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9439 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9440 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9441 = eq(_T_9440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9442 = and(_T_9439, _T_9441) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9443 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9444 = eq(_T_9443, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9445 = and(_T_9442, _T_9444) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9446 = or(_T_9445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9447 = bits(_T_9446, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_0 = mux(_T_9447, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9448 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9449 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9450 = eq(_T_9449, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9451 = and(_T_9448, _T_9450) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9452 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9453 = eq(_T_9452, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9454 = and(_T_9451, _T_9453) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9455 = or(_T_9454, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9456 = bits(_T_9455, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_1 = mux(_T_9456, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9457 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9458 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9459 = eq(_T_9458, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9460 = and(_T_9457, _T_9459) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9461 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9462 = eq(_T_9461, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9463 = and(_T_9460, _T_9462) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9464 = or(_T_9463, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9465 = bits(_T_9464, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_2 = mux(_T_9465, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9466 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9467 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9468 = eq(_T_9467, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9469 = and(_T_9466, _T_9468) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9470 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9471 = eq(_T_9470, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9472 = and(_T_9469, _T_9471) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9473 = or(_T_9472, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9474 = bits(_T_9473, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_3 = mux(_T_9474, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9475 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9476 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9477 = eq(_T_9476, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9478 = and(_T_9475, _T_9477) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9479 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9480 = eq(_T_9479, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9481 = and(_T_9478, _T_9480) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9482 = or(_T_9481, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9483 = bits(_T_9482, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_4 = mux(_T_9483, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9484 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9485 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9486 = eq(_T_9485, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9487 = and(_T_9484, _T_9486) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9488 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9489 = eq(_T_9488, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9490 = and(_T_9487, _T_9489) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9491 = or(_T_9490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9492 = bits(_T_9491, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_5 = mux(_T_9492, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9493 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9494 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9495 = eq(_T_9494, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9496 = and(_T_9493, _T_9495) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9497 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9498 = eq(_T_9497, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9499 = and(_T_9496, _T_9498) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9500 = or(_T_9499, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9501 = bits(_T_9500, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_6 = mux(_T_9501, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9502 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9503 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9504 = eq(_T_9503, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9505 = and(_T_9502, _T_9504) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9506 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9507 = eq(_T_9506, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9508 = and(_T_9505, _T_9507) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9509 = or(_T_9508, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9510 = bits(_T_9509, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_7 = mux(_T_9510, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9511 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9512 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9513 = eq(_T_9512, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9514 = and(_T_9511, _T_9513) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9515 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9516 = eq(_T_9515, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9517 = and(_T_9514, _T_9516) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9518 = or(_T_9517, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9519 = bits(_T_9518, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_8 = mux(_T_9519, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9520 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9521 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9522 = eq(_T_9521, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9523 = and(_T_9520, _T_9522) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9524 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9525 = eq(_T_9524, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9526 = and(_T_9523, _T_9525) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9527 = or(_T_9526, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9528 = bits(_T_9527, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_9 = mux(_T_9528, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9529 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9530 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9531 = eq(_T_9530, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9532 = and(_T_9529, _T_9531) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9533 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9534 = eq(_T_9533, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9535 = and(_T_9532, _T_9534) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9536 = or(_T_9535, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9537 = bits(_T_9536, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_10 = mux(_T_9537, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9538 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9539 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9540 = eq(_T_9539, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9541 = and(_T_9538, _T_9540) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9542 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9543 = eq(_T_9542, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9544 = and(_T_9541, _T_9543) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9545 = or(_T_9544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9546 = bits(_T_9545, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_11 = mux(_T_9546, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9547 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9548 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9549 = eq(_T_9548, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9550 = and(_T_9547, _T_9549) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9551 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9552 = eq(_T_9551, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9553 = and(_T_9550, _T_9552) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9554 = or(_T_9553, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9555 = bits(_T_9554, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_12 = mux(_T_9555, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9556 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9557 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9558 = eq(_T_9557, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9559 = and(_T_9556, _T_9558) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9560 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9561 = eq(_T_9560, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9562 = and(_T_9559, _T_9561) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9563 = or(_T_9562, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9564 = bits(_T_9563, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_13 = mux(_T_9564, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9565 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9566 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9567 = eq(_T_9566, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9568 = and(_T_9565, _T_9567) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9569 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9570 = eq(_T_9569, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9571 = and(_T_9568, _T_9570) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9572 = or(_T_9571, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9573 = bits(_T_9572, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_14 = mux(_T_9573, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9574 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9575 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9576 = eq(_T_9575, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9577 = and(_T_9574, _T_9576) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9578 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9579 = eq(_T_9578, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9580 = and(_T_9577, _T_9579) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9581 = or(_T_9580, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9582 = bits(_T_9581, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_4_15 = mux(_T_9582, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9583 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9584 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9585 = eq(_T_9584, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9586 = and(_T_9583, _T_9585) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9587 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9588 = eq(_T_9587, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9589 = and(_T_9586, _T_9588) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9590 = or(_T_9589, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9591 = bits(_T_9590, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_0 = mux(_T_9591, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9592 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9593 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9594 = eq(_T_9593, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9595 = and(_T_9592, _T_9594) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9596 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9597 = eq(_T_9596, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9598 = and(_T_9595, _T_9597) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9599 = or(_T_9598, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9600 = bits(_T_9599, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_1 = mux(_T_9600, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9601 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9602 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9603 = eq(_T_9602, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9604 = and(_T_9601, _T_9603) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9605 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9606 = eq(_T_9605, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9607 = and(_T_9604, _T_9606) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9608 = or(_T_9607, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9609 = bits(_T_9608, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_2 = mux(_T_9609, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9610 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9611 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9612 = eq(_T_9611, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9613 = and(_T_9610, _T_9612) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9614 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9615 = eq(_T_9614, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9616 = and(_T_9613, _T_9615) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9617 = or(_T_9616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9618 = bits(_T_9617, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_3 = mux(_T_9618, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9619 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9620 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9621 = eq(_T_9620, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9622 = and(_T_9619, _T_9621) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9623 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9624 = eq(_T_9623, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9625 = and(_T_9622, _T_9624) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9626 = or(_T_9625, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9627 = bits(_T_9626, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_4 = mux(_T_9627, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9628 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9629 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9630 = eq(_T_9629, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9631 = and(_T_9628, _T_9630) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9632 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9633 = eq(_T_9632, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9634 = and(_T_9631, _T_9633) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9635 = or(_T_9634, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9636 = bits(_T_9635, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_5 = mux(_T_9636, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9637 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9638 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9639 = eq(_T_9638, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9640 = and(_T_9637, _T_9639) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9641 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9642 = eq(_T_9641, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9643 = and(_T_9640, _T_9642) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9644 = or(_T_9643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9645 = bits(_T_9644, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_6 = mux(_T_9645, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9646 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9647 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9648 = eq(_T_9647, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9649 = and(_T_9646, _T_9648) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9650 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9651 = eq(_T_9650, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9652 = and(_T_9649, _T_9651) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9653 = or(_T_9652, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9654 = bits(_T_9653, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_7 = mux(_T_9654, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9655 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9656 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9657 = eq(_T_9656, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9658 = and(_T_9655, _T_9657) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9659 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9660 = eq(_T_9659, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9661 = and(_T_9658, _T_9660) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9662 = or(_T_9661, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9663 = bits(_T_9662, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_8 = mux(_T_9663, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9664 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9665 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9666 = eq(_T_9665, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9667 = and(_T_9664, _T_9666) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9668 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9669 = eq(_T_9668, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9670 = and(_T_9667, _T_9669) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9671 = or(_T_9670, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9672 = bits(_T_9671, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_9 = mux(_T_9672, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9673 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9674 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9675 = eq(_T_9674, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9676 = and(_T_9673, _T_9675) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9677 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9678 = eq(_T_9677, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9679 = and(_T_9676, _T_9678) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9680 = or(_T_9679, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9681 = bits(_T_9680, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_10 = mux(_T_9681, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9682 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9683 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9684 = eq(_T_9683, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9685 = and(_T_9682, _T_9684) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9686 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9687 = eq(_T_9686, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9688 = and(_T_9685, _T_9687) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9689 = or(_T_9688, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9690 = bits(_T_9689, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_11 = mux(_T_9690, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9691 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9692 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9693 = eq(_T_9692, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9694 = and(_T_9691, _T_9693) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9695 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9696 = eq(_T_9695, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9697 = and(_T_9694, _T_9696) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9698 = or(_T_9697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9699 = bits(_T_9698, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_12 = mux(_T_9699, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9700 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9701 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9702 = eq(_T_9701, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9703 = and(_T_9700, _T_9702) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9704 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9705 = eq(_T_9704, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9706 = and(_T_9703, _T_9705) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9707 = or(_T_9706, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9708 = bits(_T_9707, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_13 = mux(_T_9708, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9709 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9710 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9711 = eq(_T_9710, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9712 = and(_T_9709, _T_9711) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9713 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9714 = eq(_T_9713, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9715 = and(_T_9712, _T_9714) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9716 = or(_T_9715, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9717 = bits(_T_9716, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_14 = mux(_T_9717, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9718 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9719 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9720 = eq(_T_9719, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9721 = and(_T_9718, _T_9720) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9722 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9723 = eq(_T_9722, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9724 = and(_T_9721, _T_9723) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9725 = or(_T_9724, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9726 = bits(_T_9725, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_5_15 = mux(_T_9726, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9727 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9728 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9729 = eq(_T_9728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9730 = and(_T_9727, _T_9729) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9731 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9732 = eq(_T_9731, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9733 = and(_T_9730, _T_9732) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9734 = or(_T_9733, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9735 = bits(_T_9734, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_0 = mux(_T_9735, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9736 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9737 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9738 = eq(_T_9737, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9739 = and(_T_9736, _T_9738) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9740 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9741 = eq(_T_9740, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9742 = and(_T_9739, _T_9741) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9743 = or(_T_9742, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9744 = bits(_T_9743, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_1 = mux(_T_9744, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9745 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9746 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9747 = eq(_T_9746, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9748 = and(_T_9745, _T_9747) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9749 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9750 = eq(_T_9749, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9751 = and(_T_9748, _T_9750) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9752 = or(_T_9751, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9753 = bits(_T_9752, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_2 = mux(_T_9753, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9754 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9755 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9756 = eq(_T_9755, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9757 = and(_T_9754, _T_9756) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9758 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9759 = eq(_T_9758, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9760 = and(_T_9757, _T_9759) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9761 = or(_T_9760, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9762 = bits(_T_9761, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_3 = mux(_T_9762, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9763 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9764 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9765 = eq(_T_9764, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9766 = and(_T_9763, _T_9765) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9767 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9768 = eq(_T_9767, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9769 = and(_T_9766, _T_9768) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9770 = or(_T_9769, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9771 = bits(_T_9770, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_4 = mux(_T_9771, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9772 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9773 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9774 = eq(_T_9773, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9775 = and(_T_9772, _T_9774) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9776 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9777 = eq(_T_9776, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9778 = and(_T_9775, _T_9777) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9779 = or(_T_9778, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9780 = bits(_T_9779, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_5 = mux(_T_9780, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9781 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9782 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9783 = eq(_T_9782, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9784 = and(_T_9781, _T_9783) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9785 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9786 = eq(_T_9785, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9787 = and(_T_9784, _T_9786) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9788 = or(_T_9787, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9789 = bits(_T_9788, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_6 = mux(_T_9789, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9790 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9791 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9792 = eq(_T_9791, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9793 = and(_T_9790, _T_9792) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9794 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9795 = eq(_T_9794, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9796 = and(_T_9793, _T_9795) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9797 = or(_T_9796, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9798 = bits(_T_9797, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_7 = mux(_T_9798, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9799 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9800 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9801 = eq(_T_9800, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9802 = and(_T_9799, _T_9801) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9803 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9804 = eq(_T_9803, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9805 = and(_T_9802, _T_9804) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9806 = or(_T_9805, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9807 = bits(_T_9806, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_8 = mux(_T_9807, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9808 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9809 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9810 = eq(_T_9809, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9811 = and(_T_9808, _T_9810) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9812 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9813 = eq(_T_9812, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9814 = and(_T_9811, _T_9813) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9815 = or(_T_9814, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9816 = bits(_T_9815, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_9 = mux(_T_9816, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9817 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9818 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9819 = eq(_T_9818, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9820 = and(_T_9817, _T_9819) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9821 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9822 = eq(_T_9821, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9823 = and(_T_9820, _T_9822) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9824 = or(_T_9823, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9825 = bits(_T_9824, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_10 = mux(_T_9825, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9826 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9827 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9828 = eq(_T_9827, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9829 = and(_T_9826, _T_9828) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9830 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9831 = eq(_T_9830, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9832 = and(_T_9829, _T_9831) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9833 = or(_T_9832, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9834 = bits(_T_9833, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_11 = mux(_T_9834, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9835 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9836 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9837 = eq(_T_9836, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9838 = and(_T_9835, _T_9837) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9839 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9840 = eq(_T_9839, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9841 = and(_T_9838, _T_9840) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9842 = or(_T_9841, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9843 = bits(_T_9842, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_12 = mux(_T_9843, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9844 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9845 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9846 = eq(_T_9845, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9847 = and(_T_9844, _T_9846) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9848 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9849 = eq(_T_9848, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9850 = and(_T_9847, _T_9849) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9851 = or(_T_9850, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9852 = bits(_T_9851, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_13 = mux(_T_9852, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9853 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9854 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9855 = eq(_T_9854, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9856 = and(_T_9853, _T_9855) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9857 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9858 = eq(_T_9857, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9859 = and(_T_9856, _T_9858) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9860 = or(_T_9859, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9861 = bits(_T_9860, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_14 = mux(_T_9861, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9862 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9863 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9864 = eq(_T_9863, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9865 = and(_T_9862, _T_9864) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9866 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9867 = eq(_T_9866, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9868 = and(_T_9865, _T_9867) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9869 = or(_T_9868, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9870 = bits(_T_9869, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_6_15 = mux(_T_9870, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9871 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9872 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9873 = eq(_T_9872, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9874 = and(_T_9871, _T_9873) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9875 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9876 = eq(_T_9875, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9877 = and(_T_9874, _T_9876) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9878 = or(_T_9877, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9879 = bits(_T_9878, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_0 = mux(_T_9879, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9880 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9881 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9882 = eq(_T_9881, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9883 = and(_T_9880, _T_9882) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9884 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9885 = eq(_T_9884, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9886 = and(_T_9883, _T_9885) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9887 = or(_T_9886, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9888 = bits(_T_9887, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_1 = mux(_T_9888, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9889 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9890 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9891 = eq(_T_9890, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9892 = and(_T_9889, _T_9891) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9893 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9894 = eq(_T_9893, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9895 = and(_T_9892, _T_9894) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9896 = or(_T_9895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9897 = bits(_T_9896, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_2 = mux(_T_9897, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9898 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9899 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9900 = eq(_T_9899, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9901 = and(_T_9898, _T_9900) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9902 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9903 = eq(_T_9902, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9904 = and(_T_9901, _T_9903) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9905 = or(_T_9904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9906 = bits(_T_9905, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_3 = mux(_T_9906, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9907 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9908 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9909 = eq(_T_9908, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9910 = and(_T_9907, _T_9909) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9911 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9912 = eq(_T_9911, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9913 = and(_T_9910, _T_9912) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9914 = or(_T_9913, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9915 = bits(_T_9914, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_4 = mux(_T_9915, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9916 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9917 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9918 = eq(_T_9917, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9919 = and(_T_9916, _T_9918) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9920 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9921 = eq(_T_9920, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9922 = and(_T_9919, _T_9921) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9923 = or(_T_9922, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9924 = bits(_T_9923, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_5 = mux(_T_9924, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9925 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9926 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9927 = eq(_T_9926, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9928 = and(_T_9925, _T_9927) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9929 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9930 = eq(_T_9929, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9931 = and(_T_9928, _T_9930) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9932 = or(_T_9931, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9933 = bits(_T_9932, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_6 = mux(_T_9933, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9934 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9935 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9936 = eq(_T_9935, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9937 = and(_T_9934, _T_9936) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9938 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9939 = eq(_T_9938, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9940 = and(_T_9937, _T_9939) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9941 = or(_T_9940, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9942 = bits(_T_9941, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_7 = mux(_T_9942, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9943 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9944 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9945 = eq(_T_9944, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9946 = and(_T_9943, _T_9945) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9947 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9948 = eq(_T_9947, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9949 = and(_T_9946, _T_9948) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9950 = or(_T_9949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9951 = bits(_T_9950, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_8 = mux(_T_9951, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9952 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9953 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9954 = eq(_T_9953, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9955 = and(_T_9952, _T_9954) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9956 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9957 = eq(_T_9956, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9958 = and(_T_9955, _T_9957) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9959 = or(_T_9958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9960 = bits(_T_9959, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_9 = mux(_T_9960, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9961 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9962 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9963 = eq(_T_9962, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9964 = and(_T_9961, _T_9963) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9965 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9966 = eq(_T_9965, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9967 = and(_T_9964, _T_9966) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9968 = or(_T_9967, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9969 = bits(_T_9968, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_10 = mux(_T_9969, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9970 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9971 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9972 = eq(_T_9971, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9973 = and(_T_9970, _T_9972) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9974 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9975 = eq(_T_9974, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9976 = and(_T_9973, _T_9975) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9977 = or(_T_9976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9978 = bits(_T_9977, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_11 = mux(_T_9978, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9979 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9980 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9981 = eq(_T_9980, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9982 = and(_T_9979, _T_9981) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9983 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9984 = eq(_T_9983, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9985 = and(_T_9982, _T_9984) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9986 = or(_T_9985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9987 = bits(_T_9986, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_12 = mux(_T_9987, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9988 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9989 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9990 = eq(_T_9989, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_9991 = and(_T_9988, _T_9990) @[el2_ifu_bp_ctl.scala 447:23] - node _T_9992 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_9993 = eq(_T_9992, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_9994 = and(_T_9991, _T_9993) @[el2_ifu_bp_ctl.scala 447:81] - node _T_9995 = or(_T_9994, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_9996 = bits(_T_9995, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_13 = mux(_T_9996, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_9997 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_9998 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_9999 = eq(_T_9998, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10000 = and(_T_9997, _T_9999) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10001 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10002 = eq(_T_10001, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10003 = and(_T_10000, _T_10002) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10004 = or(_T_10003, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10005 = bits(_T_10004, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_14 = mux(_T_10005, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10006 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10007 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10008 = eq(_T_10007, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10009 = and(_T_10006, _T_10008) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10010 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10011 = eq(_T_10010, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10012 = and(_T_10009, _T_10011) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10013 = or(_T_10012, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10014 = bits(_T_10013, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_7_15 = mux(_T_10014, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10015 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10016 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10017 = eq(_T_10016, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10018 = and(_T_10015, _T_10017) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10019 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10020 = eq(_T_10019, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10021 = and(_T_10018, _T_10020) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10022 = or(_T_10021, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10023 = bits(_T_10022, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_0 = mux(_T_10023, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10024 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10025 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10026 = eq(_T_10025, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10027 = and(_T_10024, _T_10026) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10028 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10029 = eq(_T_10028, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10030 = and(_T_10027, _T_10029) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10031 = or(_T_10030, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10032 = bits(_T_10031, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_1 = mux(_T_10032, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10033 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10034 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10035 = eq(_T_10034, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10036 = and(_T_10033, _T_10035) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10037 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10038 = eq(_T_10037, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10039 = and(_T_10036, _T_10038) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10040 = or(_T_10039, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10041 = bits(_T_10040, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_2 = mux(_T_10041, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10042 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10043 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10044 = eq(_T_10043, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10045 = and(_T_10042, _T_10044) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10046 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10047 = eq(_T_10046, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10048 = and(_T_10045, _T_10047) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10049 = or(_T_10048, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10050 = bits(_T_10049, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_3 = mux(_T_10050, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10051 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10052 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10053 = eq(_T_10052, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10054 = and(_T_10051, _T_10053) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10055 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10056 = eq(_T_10055, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10057 = and(_T_10054, _T_10056) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10058 = or(_T_10057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10059 = bits(_T_10058, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_4 = mux(_T_10059, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10060 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10061 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10062 = eq(_T_10061, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10063 = and(_T_10060, _T_10062) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10064 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10065 = eq(_T_10064, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10066 = and(_T_10063, _T_10065) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10067 = or(_T_10066, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10068 = bits(_T_10067, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_5 = mux(_T_10068, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10069 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10070 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10071 = eq(_T_10070, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10072 = and(_T_10069, _T_10071) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10073 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10074 = eq(_T_10073, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10075 = and(_T_10072, _T_10074) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10076 = or(_T_10075, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10077 = bits(_T_10076, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_6 = mux(_T_10077, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10078 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10079 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10080 = eq(_T_10079, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10081 = and(_T_10078, _T_10080) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10082 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10083 = eq(_T_10082, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10084 = and(_T_10081, _T_10083) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10085 = or(_T_10084, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10086 = bits(_T_10085, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_7 = mux(_T_10086, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10087 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10088 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10089 = eq(_T_10088, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10090 = and(_T_10087, _T_10089) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10091 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10092 = eq(_T_10091, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10093 = and(_T_10090, _T_10092) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10094 = or(_T_10093, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10095 = bits(_T_10094, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_8 = mux(_T_10095, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10096 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10097 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10098 = eq(_T_10097, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10099 = and(_T_10096, _T_10098) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10100 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10101 = eq(_T_10100, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10102 = and(_T_10099, _T_10101) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10103 = or(_T_10102, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10104 = bits(_T_10103, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_9 = mux(_T_10104, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10105 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10106 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10107 = eq(_T_10106, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10108 = and(_T_10105, _T_10107) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10109 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10110 = eq(_T_10109, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10111 = and(_T_10108, _T_10110) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10112 = or(_T_10111, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10113 = bits(_T_10112, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_10 = mux(_T_10113, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10114 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10115 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10116 = eq(_T_10115, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10117 = and(_T_10114, _T_10116) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10118 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10119 = eq(_T_10118, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10120 = and(_T_10117, _T_10119) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10121 = or(_T_10120, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10122 = bits(_T_10121, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_11 = mux(_T_10122, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10123 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10124 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10125 = eq(_T_10124, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10126 = and(_T_10123, _T_10125) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10127 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10128 = eq(_T_10127, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10129 = and(_T_10126, _T_10128) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10130 = or(_T_10129, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10131 = bits(_T_10130, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_12 = mux(_T_10131, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10132 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10133 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10134 = eq(_T_10133, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10135 = and(_T_10132, _T_10134) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10136 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10137 = eq(_T_10136, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10138 = and(_T_10135, _T_10137) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10139 = or(_T_10138, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10140 = bits(_T_10139, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_13 = mux(_T_10140, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10141 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10142 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10143 = eq(_T_10142, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10144 = and(_T_10141, _T_10143) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10145 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10146 = eq(_T_10145, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10147 = and(_T_10144, _T_10146) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10148 = or(_T_10147, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10149 = bits(_T_10148, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_14 = mux(_T_10149, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10150 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10151 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10152 = eq(_T_10151, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10153 = and(_T_10150, _T_10152) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10154 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10155 = eq(_T_10154, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10156 = and(_T_10153, _T_10155) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10157 = or(_T_10156, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10158 = bits(_T_10157, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_8_15 = mux(_T_10158, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10159 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10160 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10161 = eq(_T_10160, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10162 = and(_T_10159, _T_10161) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10163 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10164 = eq(_T_10163, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10165 = and(_T_10162, _T_10164) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10166 = or(_T_10165, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10167 = bits(_T_10166, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_0 = mux(_T_10167, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10168 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10169 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10170 = eq(_T_10169, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10171 = and(_T_10168, _T_10170) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10172 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10173 = eq(_T_10172, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10174 = and(_T_10171, _T_10173) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10175 = or(_T_10174, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10176 = bits(_T_10175, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_1 = mux(_T_10176, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10177 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10178 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10179 = eq(_T_10178, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10180 = and(_T_10177, _T_10179) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10181 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10182 = eq(_T_10181, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10183 = and(_T_10180, _T_10182) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10184 = or(_T_10183, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10185 = bits(_T_10184, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_2 = mux(_T_10185, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10186 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10187 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10188 = eq(_T_10187, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10189 = and(_T_10186, _T_10188) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10190 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10191 = eq(_T_10190, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10192 = and(_T_10189, _T_10191) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10193 = or(_T_10192, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10194 = bits(_T_10193, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_3 = mux(_T_10194, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10195 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10196 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10197 = eq(_T_10196, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10198 = and(_T_10195, _T_10197) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10199 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10200 = eq(_T_10199, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10201 = and(_T_10198, _T_10200) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10202 = or(_T_10201, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10203 = bits(_T_10202, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_4 = mux(_T_10203, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10204 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10205 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10206 = eq(_T_10205, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10207 = and(_T_10204, _T_10206) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10208 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10209 = eq(_T_10208, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10210 = and(_T_10207, _T_10209) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10211 = or(_T_10210, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10212 = bits(_T_10211, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_5 = mux(_T_10212, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10213 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10214 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10215 = eq(_T_10214, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10216 = and(_T_10213, _T_10215) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10217 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10218 = eq(_T_10217, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10219 = and(_T_10216, _T_10218) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10220 = or(_T_10219, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10221 = bits(_T_10220, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_6 = mux(_T_10221, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10222 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10223 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10224 = eq(_T_10223, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10225 = and(_T_10222, _T_10224) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10226 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10227 = eq(_T_10226, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10228 = and(_T_10225, _T_10227) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10229 = or(_T_10228, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10230 = bits(_T_10229, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_7 = mux(_T_10230, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10231 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10232 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10233 = eq(_T_10232, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10234 = and(_T_10231, _T_10233) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10235 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10236 = eq(_T_10235, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10237 = and(_T_10234, _T_10236) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10238 = or(_T_10237, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10239 = bits(_T_10238, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_8 = mux(_T_10239, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10240 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10241 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10242 = eq(_T_10241, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10243 = and(_T_10240, _T_10242) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10244 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10245 = eq(_T_10244, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10246 = and(_T_10243, _T_10245) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10247 = or(_T_10246, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10248 = bits(_T_10247, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_9 = mux(_T_10248, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10249 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10250 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10251 = eq(_T_10250, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10252 = and(_T_10249, _T_10251) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10253 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10254 = eq(_T_10253, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10255 = and(_T_10252, _T_10254) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10256 = or(_T_10255, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10257 = bits(_T_10256, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_10 = mux(_T_10257, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10258 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10259 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10260 = eq(_T_10259, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10261 = and(_T_10258, _T_10260) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10262 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10263 = eq(_T_10262, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10264 = and(_T_10261, _T_10263) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10265 = or(_T_10264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10266 = bits(_T_10265, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_11 = mux(_T_10266, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10267 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10268 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10269 = eq(_T_10268, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10270 = and(_T_10267, _T_10269) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10271 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10272 = eq(_T_10271, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10273 = and(_T_10270, _T_10272) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10274 = or(_T_10273, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10275 = bits(_T_10274, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_12 = mux(_T_10275, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10276 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10277 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10278 = eq(_T_10277, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10279 = and(_T_10276, _T_10278) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10280 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10281 = eq(_T_10280, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10282 = and(_T_10279, _T_10281) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10283 = or(_T_10282, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10284 = bits(_T_10283, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_13 = mux(_T_10284, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10285 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10286 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10287 = eq(_T_10286, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10288 = and(_T_10285, _T_10287) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10289 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10290 = eq(_T_10289, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10291 = and(_T_10288, _T_10290) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10292 = or(_T_10291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10293 = bits(_T_10292, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_14 = mux(_T_10293, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10294 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10295 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10296 = eq(_T_10295, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10297 = and(_T_10294, _T_10296) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10298 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10299 = eq(_T_10298, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10300 = and(_T_10297, _T_10299) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10301 = or(_T_10300, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10302 = bits(_T_10301, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_9_15 = mux(_T_10302, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10303 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10304 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10305 = eq(_T_10304, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10306 = and(_T_10303, _T_10305) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10307 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10308 = eq(_T_10307, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10309 = and(_T_10306, _T_10308) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10310 = or(_T_10309, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10311 = bits(_T_10310, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_0 = mux(_T_10311, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10312 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10313 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10314 = eq(_T_10313, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10315 = and(_T_10312, _T_10314) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10316 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10317 = eq(_T_10316, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10318 = and(_T_10315, _T_10317) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10319 = or(_T_10318, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10320 = bits(_T_10319, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_1 = mux(_T_10320, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10321 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10322 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10323 = eq(_T_10322, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10324 = and(_T_10321, _T_10323) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10325 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10326 = eq(_T_10325, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10327 = and(_T_10324, _T_10326) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10328 = or(_T_10327, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10329 = bits(_T_10328, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_2 = mux(_T_10329, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10330 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10331 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10332 = eq(_T_10331, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10333 = and(_T_10330, _T_10332) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10334 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10335 = eq(_T_10334, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10336 = and(_T_10333, _T_10335) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10337 = or(_T_10336, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10338 = bits(_T_10337, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_3 = mux(_T_10338, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10339 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10340 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10341 = eq(_T_10340, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10342 = and(_T_10339, _T_10341) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10343 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10344 = eq(_T_10343, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10345 = and(_T_10342, _T_10344) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10346 = or(_T_10345, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10347 = bits(_T_10346, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_4 = mux(_T_10347, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10348 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10349 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10350 = eq(_T_10349, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10351 = and(_T_10348, _T_10350) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10352 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10353 = eq(_T_10352, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10354 = and(_T_10351, _T_10353) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10355 = or(_T_10354, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10356 = bits(_T_10355, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_5 = mux(_T_10356, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10357 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10358 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10359 = eq(_T_10358, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10360 = and(_T_10357, _T_10359) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10361 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10362 = eq(_T_10361, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10363 = and(_T_10360, _T_10362) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10364 = or(_T_10363, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10365 = bits(_T_10364, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_6 = mux(_T_10365, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10366 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10367 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10368 = eq(_T_10367, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10369 = and(_T_10366, _T_10368) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10370 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10371 = eq(_T_10370, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10372 = and(_T_10369, _T_10371) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10373 = or(_T_10372, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10374 = bits(_T_10373, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_7 = mux(_T_10374, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10375 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10376 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10377 = eq(_T_10376, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10378 = and(_T_10375, _T_10377) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10379 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10380 = eq(_T_10379, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10381 = and(_T_10378, _T_10380) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10382 = or(_T_10381, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10383 = bits(_T_10382, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_8 = mux(_T_10383, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10384 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10385 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10386 = eq(_T_10385, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10387 = and(_T_10384, _T_10386) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10388 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10389 = eq(_T_10388, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10390 = and(_T_10387, _T_10389) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10391 = or(_T_10390, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10392 = bits(_T_10391, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_9 = mux(_T_10392, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10393 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10394 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10395 = eq(_T_10394, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10396 = and(_T_10393, _T_10395) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10397 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10398 = eq(_T_10397, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10399 = and(_T_10396, _T_10398) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10400 = or(_T_10399, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10401 = bits(_T_10400, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_10 = mux(_T_10401, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10402 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10403 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10404 = eq(_T_10403, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10405 = and(_T_10402, _T_10404) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10406 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10407 = eq(_T_10406, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10408 = and(_T_10405, _T_10407) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10409 = or(_T_10408, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10410 = bits(_T_10409, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_11 = mux(_T_10410, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10411 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10412 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10413 = eq(_T_10412, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10414 = and(_T_10411, _T_10413) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10415 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10416 = eq(_T_10415, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10417 = and(_T_10414, _T_10416) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10418 = or(_T_10417, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10419 = bits(_T_10418, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_12 = mux(_T_10419, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10420 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10421 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10422 = eq(_T_10421, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10423 = and(_T_10420, _T_10422) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10424 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10425 = eq(_T_10424, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10426 = and(_T_10423, _T_10425) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10427 = or(_T_10426, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10428 = bits(_T_10427, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_13 = mux(_T_10428, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10429 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10430 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10431 = eq(_T_10430, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10432 = and(_T_10429, _T_10431) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10433 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10434 = eq(_T_10433, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10435 = and(_T_10432, _T_10434) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10436 = or(_T_10435, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10437 = bits(_T_10436, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_14 = mux(_T_10437, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10438 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10439 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10440 = eq(_T_10439, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10441 = and(_T_10438, _T_10440) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10442 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10443 = eq(_T_10442, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10444 = and(_T_10441, _T_10443) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10445 = or(_T_10444, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10446 = bits(_T_10445, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_10_15 = mux(_T_10446, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10447 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10448 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10449 = eq(_T_10448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10450 = and(_T_10447, _T_10449) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10451 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10452 = eq(_T_10451, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10453 = and(_T_10450, _T_10452) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10454 = or(_T_10453, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10455 = bits(_T_10454, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_0 = mux(_T_10455, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10456 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10457 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10458 = eq(_T_10457, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10459 = and(_T_10456, _T_10458) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10460 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10461 = eq(_T_10460, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10462 = and(_T_10459, _T_10461) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10463 = or(_T_10462, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10464 = bits(_T_10463, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_1 = mux(_T_10464, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10465 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10466 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10467 = eq(_T_10466, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10468 = and(_T_10465, _T_10467) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10469 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10470 = eq(_T_10469, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10471 = and(_T_10468, _T_10470) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10472 = or(_T_10471, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10473 = bits(_T_10472, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_2 = mux(_T_10473, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10474 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10475 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10476 = eq(_T_10475, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10477 = and(_T_10474, _T_10476) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10478 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10479 = eq(_T_10478, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10480 = and(_T_10477, _T_10479) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10481 = or(_T_10480, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10482 = bits(_T_10481, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_3 = mux(_T_10482, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10483 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10484 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10485 = eq(_T_10484, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10486 = and(_T_10483, _T_10485) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10487 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10488 = eq(_T_10487, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10489 = and(_T_10486, _T_10488) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10490 = or(_T_10489, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10491 = bits(_T_10490, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_4 = mux(_T_10491, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10492 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10493 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10494 = eq(_T_10493, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10495 = and(_T_10492, _T_10494) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10496 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10497 = eq(_T_10496, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10498 = and(_T_10495, _T_10497) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10499 = or(_T_10498, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10500 = bits(_T_10499, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_5 = mux(_T_10500, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10501 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10502 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10503 = eq(_T_10502, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10504 = and(_T_10501, _T_10503) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10505 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10506 = eq(_T_10505, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10507 = and(_T_10504, _T_10506) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10508 = or(_T_10507, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10509 = bits(_T_10508, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_6 = mux(_T_10509, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10510 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10511 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10512 = eq(_T_10511, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10513 = and(_T_10510, _T_10512) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10514 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10515 = eq(_T_10514, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10516 = and(_T_10513, _T_10515) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10517 = or(_T_10516, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10518 = bits(_T_10517, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_7 = mux(_T_10518, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10519 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10520 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10521 = eq(_T_10520, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10522 = and(_T_10519, _T_10521) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10523 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10524 = eq(_T_10523, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10525 = and(_T_10522, _T_10524) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10526 = or(_T_10525, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10527 = bits(_T_10526, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_8 = mux(_T_10527, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10528 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10529 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10530 = eq(_T_10529, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10531 = and(_T_10528, _T_10530) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10532 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10533 = eq(_T_10532, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10534 = and(_T_10531, _T_10533) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10535 = or(_T_10534, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10536 = bits(_T_10535, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_9 = mux(_T_10536, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10537 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10538 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10539 = eq(_T_10538, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10540 = and(_T_10537, _T_10539) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10541 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10542 = eq(_T_10541, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10543 = and(_T_10540, _T_10542) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10544 = or(_T_10543, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10545 = bits(_T_10544, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_10 = mux(_T_10545, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10546 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10547 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10548 = eq(_T_10547, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10549 = and(_T_10546, _T_10548) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10550 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10551 = eq(_T_10550, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10552 = and(_T_10549, _T_10551) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10553 = or(_T_10552, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10554 = bits(_T_10553, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_11 = mux(_T_10554, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10555 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10556 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10557 = eq(_T_10556, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10558 = and(_T_10555, _T_10557) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10559 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10560 = eq(_T_10559, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10561 = and(_T_10558, _T_10560) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10562 = or(_T_10561, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10563 = bits(_T_10562, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_12 = mux(_T_10563, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10564 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10565 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10566 = eq(_T_10565, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10567 = and(_T_10564, _T_10566) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10568 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10569 = eq(_T_10568, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10570 = and(_T_10567, _T_10569) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10571 = or(_T_10570, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10572 = bits(_T_10571, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_13 = mux(_T_10572, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10573 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10574 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10575 = eq(_T_10574, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10576 = and(_T_10573, _T_10575) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10577 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10578 = eq(_T_10577, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10579 = and(_T_10576, _T_10578) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10580 = or(_T_10579, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10581 = bits(_T_10580, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_14 = mux(_T_10581, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10582 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10583 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10584 = eq(_T_10583, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10585 = and(_T_10582, _T_10584) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10586 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10587 = eq(_T_10586, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10588 = and(_T_10585, _T_10587) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10589 = or(_T_10588, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10590 = bits(_T_10589, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_11_15 = mux(_T_10590, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10591 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10592 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10593 = eq(_T_10592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10594 = and(_T_10591, _T_10593) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10595 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10596 = eq(_T_10595, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10597 = and(_T_10594, _T_10596) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10598 = or(_T_10597, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10599 = bits(_T_10598, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_0 = mux(_T_10599, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10600 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10601 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10602 = eq(_T_10601, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10603 = and(_T_10600, _T_10602) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10604 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10605 = eq(_T_10604, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10606 = and(_T_10603, _T_10605) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10607 = or(_T_10606, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10608 = bits(_T_10607, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_1 = mux(_T_10608, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10609 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10610 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10611 = eq(_T_10610, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10612 = and(_T_10609, _T_10611) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10613 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10614 = eq(_T_10613, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10615 = and(_T_10612, _T_10614) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10616 = or(_T_10615, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10617 = bits(_T_10616, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_2 = mux(_T_10617, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10618 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10619 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10620 = eq(_T_10619, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10621 = and(_T_10618, _T_10620) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10622 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10623 = eq(_T_10622, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10624 = and(_T_10621, _T_10623) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10625 = or(_T_10624, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10626 = bits(_T_10625, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_3 = mux(_T_10626, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10627 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10628 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10629 = eq(_T_10628, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10630 = and(_T_10627, _T_10629) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10631 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10632 = eq(_T_10631, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10633 = and(_T_10630, _T_10632) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10634 = or(_T_10633, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10635 = bits(_T_10634, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_4 = mux(_T_10635, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10636 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10637 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10638 = eq(_T_10637, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10639 = and(_T_10636, _T_10638) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10640 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10641 = eq(_T_10640, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10642 = and(_T_10639, _T_10641) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10643 = or(_T_10642, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10644 = bits(_T_10643, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_5 = mux(_T_10644, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10645 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10646 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10647 = eq(_T_10646, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10648 = and(_T_10645, _T_10647) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10649 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10650 = eq(_T_10649, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10651 = and(_T_10648, _T_10650) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10652 = or(_T_10651, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10653 = bits(_T_10652, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_6 = mux(_T_10653, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10654 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10655 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10656 = eq(_T_10655, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10657 = and(_T_10654, _T_10656) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10658 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10659 = eq(_T_10658, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10660 = and(_T_10657, _T_10659) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10661 = or(_T_10660, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10662 = bits(_T_10661, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_7 = mux(_T_10662, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10663 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10664 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10665 = eq(_T_10664, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10666 = and(_T_10663, _T_10665) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10667 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10668 = eq(_T_10667, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10669 = and(_T_10666, _T_10668) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10670 = or(_T_10669, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10671 = bits(_T_10670, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_8 = mux(_T_10671, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10672 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10673 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10674 = eq(_T_10673, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10675 = and(_T_10672, _T_10674) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10676 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10677 = eq(_T_10676, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10678 = and(_T_10675, _T_10677) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10679 = or(_T_10678, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10680 = bits(_T_10679, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_9 = mux(_T_10680, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10681 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10682 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10683 = eq(_T_10682, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10684 = and(_T_10681, _T_10683) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10685 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10686 = eq(_T_10685, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10687 = and(_T_10684, _T_10686) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10688 = or(_T_10687, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10689 = bits(_T_10688, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_10 = mux(_T_10689, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10690 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10691 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10692 = eq(_T_10691, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10693 = and(_T_10690, _T_10692) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10694 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10695 = eq(_T_10694, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10696 = and(_T_10693, _T_10695) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10697 = or(_T_10696, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10698 = bits(_T_10697, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_11 = mux(_T_10698, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10699 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10700 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10701 = eq(_T_10700, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10702 = and(_T_10699, _T_10701) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10703 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10704 = eq(_T_10703, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10705 = and(_T_10702, _T_10704) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10706 = or(_T_10705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10707 = bits(_T_10706, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_12 = mux(_T_10707, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10708 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10709 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10710 = eq(_T_10709, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10711 = and(_T_10708, _T_10710) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10712 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10713 = eq(_T_10712, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10714 = and(_T_10711, _T_10713) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10715 = or(_T_10714, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10716 = bits(_T_10715, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_13 = mux(_T_10716, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10717 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10718 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10719 = eq(_T_10718, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10720 = and(_T_10717, _T_10719) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10721 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10722 = eq(_T_10721, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10723 = and(_T_10720, _T_10722) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10724 = or(_T_10723, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10725 = bits(_T_10724, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_14 = mux(_T_10725, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10726 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10727 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10728 = eq(_T_10727, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10729 = and(_T_10726, _T_10728) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10730 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10731 = eq(_T_10730, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10732 = and(_T_10729, _T_10731) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10733 = or(_T_10732, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10734 = bits(_T_10733, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_12_15 = mux(_T_10734, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10735 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10736 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10737 = eq(_T_10736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10738 = and(_T_10735, _T_10737) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10739 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10740 = eq(_T_10739, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10741 = and(_T_10738, _T_10740) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10742 = or(_T_10741, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10743 = bits(_T_10742, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_0 = mux(_T_10743, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10744 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10745 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10746 = eq(_T_10745, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10747 = and(_T_10744, _T_10746) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10748 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10749 = eq(_T_10748, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10750 = and(_T_10747, _T_10749) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10751 = or(_T_10750, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10752 = bits(_T_10751, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_1 = mux(_T_10752, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10753 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10754 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10755 = eq(_T_10754, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10756 = and(_T_10753, _T_10755) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10757 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10758 = eq(_T_10757, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10759 = and(_T_10756, _T_10758) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10760 = or(_T_10759, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10761 = bits(_T_10760, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_2 = mux(_T_10761, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10762 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10763 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10764 = eq(_T_10763, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10765 = and(_T_10762, _T_10764) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10766 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10767 = eq(_T_10766, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10768 = and(_T_10765, _T_10767) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10769 = or(_T_10768, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10770 = bits(_T_10769, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_3 = mux(_T_10770, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10771 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10772 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10773 = eq(_T_10772, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10774 = and(_T_10771, _T_10773) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10775 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10776 = eq(_T_10775, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10777 = and(_T_10774, _T_10776) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10778 = or(_T_10777, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10779 = bits(_T_10778, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_4 = mux(_T_10779, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10780 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10781 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10782 = eq(_T_10781, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10783 = and(_T_10780, _T_10782) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10784 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10785 = eq(_T_10784, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10786 = and(_T_10783, _T_10785) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10787 = or(_T_10786, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10788 = bits(_T_10787, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_5 = mux(_T_10788, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10789 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10790 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10791 = eq(_T_10790, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10792 = and(_T_10789, _T_10791) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10793 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10794 = eq(_T_10793, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10795 = and(_T_10792, _T_10794) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10796 = or(_T_10795, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10797 = bits(_T_10796, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_6 = mux(_T_10797, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10798 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10799 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10800 = eq(_T_10799, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10801 = and(_T_10798, _T_10800) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10802 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10803 = eq(_T_10802, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10804 = and(_T_10801, _T_10803) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10805 = or(_T_10804, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10806 = bits(_T_10805, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_7 = mux(_T_10806, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10807 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10808 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10809 = eq(_T_10808, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10810 = and(_T_10807, _T_10809) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10811 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10812 = eq(_T_10811, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10813 = and(_T_10810, _T_10812) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10814 = or(_T_10813, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10815 = bits(_T_10814, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_8 = mux(_T_10815, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10816 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10817 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10818 = eq(_T_10817, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10819 = and(_T_10816, _T_10818) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10820 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10821 = eq(_T_10820, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10822 = and(_T_10819, _T_10821) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10823 = or(_T_10822, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10824 = bits(_T_10823, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_9 = mux(_T_10824, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10825 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10826 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10827 = eq(_T_10826, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10828 = and(_T_10825, _T_10827) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10829 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10830 = eq(_T_10829, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10831 = and(_T_10828, _T_10830) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10832 = or(_T_10831, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10833 = bits(_T_10832, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_10 = mux(_T_10833, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10834 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10835 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10836 = eq(_T_10835, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10837 = and(_T_10834, _T_10836) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10838 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10839 = eq(_T_10838, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10840 = and(_T_10837, _T_10839) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10841 = or(_T_10840, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10842 = bits(_T_10841, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_11 = mux(_T_10842, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10843 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10844 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10845 = eq(_T_10844, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10846 = and(_T_10843, _T_10845) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10847 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10848 = eq(_T_10847, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10849 = and(_T_10846, _T_10848) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10850 = or(_T_10849, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10851 = bits(_T_10850, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_12 = mux(_T_10851, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10852 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10853 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10854 = eq(_T_10853, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10855 = and(_T_10852, _T_10854) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10856 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10857 = eq(_T_10856, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10858 = and(_T_10855, _T_10857) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10859 = or(_T_10858, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10860 = bits(_T_10859, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_13 = mux(_T_10860, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10861 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10862 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10863 = eq(_T_10862, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10864 = and(_T_10861, _T_10863) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10865 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10866 = eq(_T_10865, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10867 = and(_T_10864, _T_10866) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10868 = or(_T_10867, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10869 = bits(_T_10868, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_14 = mux(_T_10869, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10870 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10871 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10872 = eq(_T_10871, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10873 = and(_T_10870, _T_10872) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10874 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10875 = eq(_T_10874, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10876 = and(_T_10873, _T_10875) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10877 = or(_T_10876, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10878 = bits(_T_10877, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_13_15 = mux(_T_10878, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10879 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10880 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10881 = eq(_T_10880, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10882 = and(_T_10879, _T_10881) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10883 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10884 = eq(_T_10883, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10885 = and(_T_10882, _T_10884) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10886 = or(_T_10885, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10887 = bits(_T_10886, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_0 = mux(_T_10887, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10888 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10889 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10890 = eq(_T_10889, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10891 = and(_T_10888, _T_10890) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10892 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10893 = eq(_T_10892, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10894 = and(_T_10891, _T_10893) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10895 = or(_T_10894, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10896 = bits(_T_10895, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_1 = mux(_T_10896, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10897 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10898 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10899 = eq(_T_10898, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10900 = and(_T_10897, _T_10899) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10901 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10902 = eq(_T_10901, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10903 = and(_T_10900, _T_10902) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10904 = or(_T_10903, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10905 = bits(_T_10904, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_2 = mux(_T_10905, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10906 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10907 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10908 = eq(_T_10907, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10909 = and(_T_10906, _T_10908) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10910 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10911 = eq(_T_10910, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10912 = and(_T_10909, _T_10911) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10913 = or(_T_10912, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10914 = bits(_T_10913, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_3 = mux(_T_10914, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10915 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10916 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10917 = eq(_T_10916, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10918 = and(_T_10915, _T_10917) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10919 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10920 = eq(_T_10919, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10921 = and(_T_10918, _T_10920) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10922 = or(_T_10921, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10923 = bits(_T_10922, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_4 = mux(_T_10923, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10924 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10925 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10926 = eq(_T_10925, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10927 = and(_T_10924, _T_10926) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10928 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10929 = eq(_T_10928, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10930 = and(_T_10927, _T_10929) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10931 = or(_T_10930, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10932 = bits(_T_10931, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_5 = mux(_T_10932, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10933 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10934 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10935 = eq(_T_10934, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10936 = and(_T_10933, _T_10935) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10937 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10938 = eq(_T_10937, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10939 = and(_T_10936, _T_10938) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10940 = or(_T_10939, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10941 = bits(_T_10940, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_6 = mux(_T_10941, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10942 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10943 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10944 = eq(_T_10943, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10945 = and(_T_10942, _T_10944) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10946 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10947 = eq(_T_10946, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10948 = and(_T_10945, _T_10947) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10949 = or(_T_10948, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10950 = bits(_T_10949, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_7 = mux(_T_10950, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10951 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10952 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10953 = eq(_T_10952, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10954 = and(_T_10951, _T_10953) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10955 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10956 = eq(_T_10955, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10957 = and(_T_10954, _T_10956) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10958 = or(_T_10957, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10959 = bits(_T_10958, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_8 = mux(_T_10959, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10960 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10961 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10962 = eq(_T_10961, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10963 = and(_T_10960, _T_10962) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10964 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10965 = eq(_T_10964, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10966 = and(_T_10963, _T_10965) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10967 = or(_T_10966, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10968 = bits(_T_10967, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_9 = mux(_T_10968, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10969 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10970 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10971 = eq(_T_10970, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10972 = and(_T_10969, _T_10971) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10973 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10974 = eq(_T_10973, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10975 = and(_T_10972, _T_10974) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10976 = or(_T_10975, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10977 = bits(_T_10976, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_10 = mux(_T_10977, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10978 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10979 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10980 = eq(_T_10979, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10981 = and(_T_10978, _T_10980) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10982 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10983 = eq(_T_10982, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10984 = and(_T_10981, _T_10983) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10985 = or(_T_10984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10986 = bits(_T_10985, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_11 = mux(_T_10986, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10987 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10988 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10989 = eq(_T_10988, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10990 = and(_T_10987, _T_10989) @[el2_ifu_bp_ctl.scala 447:23] - node _T_10991 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_10992 = eq(_T_10991, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_10993 = and(_T_10990, _T_10992) @[el2_ifu_bp_ctl.scala 447:81] - node _T_10994 = or(_T_10993, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_10995 = bits(_T_10994, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_12 = mux(_T_10995, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_10996 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_10997 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_10998 = eq(_T_10997, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_10999 = and(_T_10996, _T_10998) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11000 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11001 = eq(_T_11000, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11002 = and(_T_10999, _T_11001) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11003 = or(_T_11002, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11004 = bits(_T_11003, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_13 = mux(_T_11004, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11005 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11006 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11007 = eq(_T_11006, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11008 = and(_T_11005, _T_11007) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11009 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11010 = eq(_T_11009, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11011 = and(_T_11008, _T_11010) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11012 = or(_T_11011, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11013 = bits(_T_11012, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_14 = mux(_T_11013, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11014 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11015 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11016 = eq(_T_11015, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11017 = and(_T_11014, _T_11016) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11018 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11019 = eq(_T_11018, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11020 = and(_T_11017, _T_11019) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11021 = or(_T_11020, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11022 = bits(_T_11021, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_14_15 = mux(_T_11022, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11023 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11024 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11025 = eq(_T_11024, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11026 = and(_T_11023, _T_11025) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11027 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11028 = eq(_T_11027, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11029 = and(_T_11026, _T_11028) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11030 = or(_T_11029, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11031 = bits(_T_11030, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_0 = mux(_T_11031, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11032 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11033 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11034 = eq(_T_11033, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11035 = and(_T_11032, _T_11034) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11036 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11037 = eq(_T_11036, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11038 = and(_T_11035, _T_11037) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11039 = or(_T_11038, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11040 = bits(_T_11039, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_1 = mux(_T_11040, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11041 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11042 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11043 = eq(_T_11042, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11044 = and(_T_11041, _T_11043) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11045 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11046 = eq(_T_11045, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11047 = and(_T_11044, _T_11046) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11048 = or(_T_11047, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11049 = bits(_T_11048, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_2 = mux(_T_11049, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11050 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11051 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11052 = eq(_T_11051, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11053 = and(_T_11050, _T_11052) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11054 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11055 = eq(_T_11054, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11056 = and(_T_11053, _T_11055) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11057 = or(_T_11056, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11058 = bits(_T_11057, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_3 = mux(_T_11058, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11059 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11060 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11061 = eq(_T_11060, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11062 = and(_T_11059, _T_11061) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11063 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11064 = eq(_T_11063, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11065 = and(_T_11062, _T_11064) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11066 = or(_T_11065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11067 = bits(_T_11066, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_4 = mux(_T_11067, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11068 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11069 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11070 = eq(_T_11069, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11071 = and(_T_11068, _T_11070) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11072 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11073 = eq(_T_11072, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11074 = and(_T_11071, _T_11073) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11075 = or(_T_11074, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11076 = bits(_T_11075, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_5 = mux(_T_11076, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11077 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11078 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11079 = eq(_T_11078, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11080 = and(_T_11077, _T_11079) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11081 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11082 = eq(_T_11081, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11083 = and(_T_11080, _T_11082) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11084 = or(_T_11083, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11085 = bits(_T_11084, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_6 = mux(_T_11085, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11086 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11087 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11088 = eq(_T_11087, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11089 = and(_T_11086, _T_11088) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11090 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11091 = eq(_T_11090, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11092 = and(_T_11089, _T_11091) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11093 = or(_T_11092, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11094 = bits(_T_11093, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_7 = mux(_T_11094, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11095 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11096 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11097 = eq(_T_11096, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11098 = and(_T_11095, _T_11097) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11099 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11100 = eq(_T_11099, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11101 = and(_T_11098, _T_11100) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11102 = or(_T_11101, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11103 = bits(_T_11102, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_8 = mux(_T_11103, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11104 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11105 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11106 = eq(_T_11105, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11107 = and(_T_11104, _T_11106) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11108 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11109 = eq(_T_11108, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11110 = and(_T_11107, _T_11109) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11111 = or(_T_11110, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11112 = bits(_T_11111, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_9 = mux(_T_11112, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11113 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11114 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11115 = eq(_T_11114, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11116 = and(_T_11113, _T_11115) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11117 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11118 = eq(_T_11117, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11119 = and(_T_11116, _T_11118) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11120 = or(_T_11119, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11121 = bits(_T_11120, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_10 = mux(_T_11121, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11122 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11123 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11124 = eq(_T_11123, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11125 = and(_T_11122, _T_11124) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11126 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11127 = eq(_T_11126, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11128 = and(_T_11125, _T_11127) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11129 = or(_T_11128, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11130 = bits(_T_11129, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_11 = mux(_T_11130, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11131 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11132 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11133 = eq(_T_11132, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11134 = and(_T_11131, _T_11133) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11135 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11136 = eq(_T_11135, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11137 = and(_T_11134, _T_11136) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11138 = or(_T_11137, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11139 = bits(_T_11138, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_12 = mux(_T_11139, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11140 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11141 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11142 = eq(_T_11141, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11143 = and(_T_11140, _T_11142) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11144 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11145 = eq(_T_11144, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11146 = and(_T_11143, _T_11145) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11147 = or(_T_11146, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11148 = bits(_T_11147, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_13 = mux(_T_11148, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11149 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11150 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11151 = eq(_T_11150, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11152 = and(_T_11149, _T_11151) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11153 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11154 = eq(_T_11153, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11155 = and(_T_11152, _T_11154) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11156 = or(_T_11155, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11157 = bits(_T_11156, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_14 = mux(_T_11157, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - node _T_11158 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:20] - node _T_11159 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 447:37] - node _T_11160 = eq(_T_11159, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:74] - node _T_11161 = and(_T_11158, _T_11160) @[el2_ifu_bp_ctl.scala 447:23] - node _T_11162 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 447:95] - node _T_11163 = eq(_T_11162, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:154] - node _T_11164 = and(_T_11161, _T_11163) @[el2_ifu_bp_ctl.scala 447:81] - node _T_11165 = or(_T_11164, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:161] - node _T_11166 = bits(_T_11165, 0, 0) @[el2_ifu_bp_ctl.scala 447:183] - node bht_bank_wr_data_1_15_15 = mux(_T_11166, io.dec_tlu_br0_r_pkt.bits.hist, io.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 447:8] - wire bht_bank_sel : UInt<1>[16][16][2] @[el2_ifu_bp_ctl.scala 449:26] - node _T_11167 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11168 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11169 = eq(_T_11168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11170 = and(_T_11167, _T_11169) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11171 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11172 = eq(_T_11171, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11173 = or(_T_11172, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11174 = and(_T_11170, _T_11173) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11175 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11176 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11177 = eq(_T_11176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11178 = and(_T_11175, _T_11177) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11179 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11180 = eq(_T_11179, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11181 = or(_T_11180, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11182 = and(_T_11178, _T_11181) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11183 = or(_T_11174, _T_11182) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][0] <= _T_11183 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11184 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11185 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11186 = eq(_T_11185, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11187 = and(_T_11184, _T_11186) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11188 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11189 = eq(_T_11188, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11190 = or(_T_11189, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11191 = and(_T_11187, _T_11190) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11192 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11193 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11194 = eq(_T_11193, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11195 = and(_T_11192, _T_11194) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11196 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11197 = eq(_T_11196, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11198 = or(_T_11197, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11199 = and(_T_11195, _T_11198) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11200 = or(_T_11191, _T_11199) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][1] <= _T_11200 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11201 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11202 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11203 = eq(_T_11202, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11204 = and(_T_11201, _T_11203) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11205 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11206 = eq(_T_11205, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11207 = or(_T_11206, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11208 = and(_T_11204, _T_11207) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11209 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11210 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11211 = eq(_T_11210, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11212 = and(_T_11209, _T_11211) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11213 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11214 = eq(_T_11213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11215 = or(_T_11214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11216 = and(_T_11212, _T_11215) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11217 = or(_T_11208, _T_11216) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][2] <= _T_11217 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11218 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11219 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11220 = eq(_T_11219, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11221 = and(_T_11218, _T_11220) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11222 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11223 = eq(_T_11222, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11224 = or(_T_11223, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11225 = and(_T_11221, _T_11224) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11226 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11227 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11228 = eq(_T_11227, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11229 = and(_T_11226, _T_11228) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11230 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11231 = eq(_T_11230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11232 = or(_T_11231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11233 = and(_T_11229, _T_11232) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11234 = or(_T_11225, _T_11233) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][3] <= _T_11234 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11235 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11236 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11237 = eq(_T_11236, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11238 = and(_T_11235, _T_11237) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11239 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11240 = eq(_T_11239, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11241 = or(_T_11240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11242 = and(_T_11238, _T_11241) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11243 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11244 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11245 = eq(_T_11244, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11246 = and(_T_11243, _T_11245) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11247 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11248 = eq(_T_11247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11249 = or(_T_11248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11250 = and(_T_11246, _T_11249) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11251 = or(_T_11242, _T_11250) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][4] <= _T_11251 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11252 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11253 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11254 = eq(_T_11253, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11255 = and(_T_11252, _T_11254) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11256 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11257 = eq(_T_11256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11258 = or(_T_11257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11259 = and(_T_11255, _T_11258) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11260 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11261 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11262 = eq(_T_11261, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11263 = and(_T_11260, _T_11262) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11264 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11265 = eq(_T_11264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11266 = or(_T_11265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11267 = and(_T_11263, _T_11266) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11268 = or(_T_11259, _T_11267) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][5] <= _T_11268 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11269 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11270 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11271 = eq(_T_11270, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11272 = and(_T_11269, _T_11271) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11273 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11274 = eq(_T_11273, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11275 = or(_T_11274, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11276 = and(_T_11272, _T_11275) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11277 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11278 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11279 = eq(_T_11278, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11280 = and(_T_11277, _T_11279) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11281 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11282 = eq(_T_11281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11283 = or(_T_11282, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11284 = and(_T_11280, _T_11283) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11285 = or(_T_11276, _T_11284) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][6] <= _T_11285 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11286 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11287 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11288 = eq(_T_11287, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11289 = and(_T_11286, _T_11288) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11290 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11291 = eq(_T_11290, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11292 = or(_T_11291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11293 = and(_T_11289, _T_11292) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11294 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11295 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11296 = eq(_T_11295, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11297 = and(_T_11294, _T_11296) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11298 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11299 = eq(_T_11298, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11300 = or(_T_11299, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11301 = and(_T_11297, _T_11300) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11302 = or(_T_11293, _T_11301) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][7] <= _T_11302 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11303 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11304 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11305 = eq(_T_11304, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11306 = and(_T_11303, _T_11305) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11307 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11308 = eq(_T_11307, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11309 = or(_T_11308, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11310 = and(_T_11306, _T_11309) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11311 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11312 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11313 = eq(_T_11312, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11314 = and(_T_11311, _T_11313) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11315 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11316 = eq(_T_11315, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11317 = or(_T_11316, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11318 = and(_T_11314, _T_11317) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11319 = or(_T_11310, _T_11318) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][8] <= _T_11319 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11320 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11321 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11322 = eq(_T_11321, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11323 = and(_T_11320, _T_11322) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11324 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11325 = eq(_T_11324, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11326 = or(_T_11325, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11327 = and(_T_11323, _T_11326) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11328 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11329 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11330 = eq(_T_11329, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11331 = and(_T_11328, _T_11330) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11332 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11333 = eq(_T_11332, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11334 = or(_T_11333, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11335 = and(_T_11331, _T_11334) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11336 = or(_T_11327, _T_11335) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][9] <= _T_11336 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11337 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11338 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11339 = eq(_T_11338, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11340 = and(_T_11337, _T_11339) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11341 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11342 = eq(_T_11341, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11343 = or(_T_11342, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11344 = and(_T_11340, _T_11343) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11345 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11346 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11347 = eq(_T_11346, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11348 = and(_T_11345, _T_11347) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11349 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11350 = eq(_T_11349, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11351 = or(_T_11350, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11352 = and(_T_11348, _T_11351) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11353 = or(_T_11344, _T_11352) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][10] <= _T_11353 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11354 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11355 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11356 = eq(_T_11355, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11357 = and(_T_11354, _T_11356) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11358 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11359 = eq(_T_11358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11360 = or(_T_11359, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11361 = and(_T_11357, _T_11360) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11362 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11363 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11364 = eq(_T_11363, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11365 = and(_T_11362, _T_11364) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11366 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11367 = eq(_T_11366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11368 = or(_T_11367, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11369 = and(_T_11365, _T_11368) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11370 = or(_T_11361, _T_11369) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][11] <= _T_11370 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11371 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11372 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11373 = eq(_T_11372, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11374 = and(_T_11371, _T_11373) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11375 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11376 = eq(_T_11375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11377 = or(_T_11376, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11378 = and(_T_11374, _T_11377) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11379 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11380 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11381 = eq(_T_11380, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11382 = and(_T_11379, _T_11381) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11383 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11384 = eq(_T_11383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11385 = or(_T_11384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11386 = and(_T_11382, _T_11385) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11387 = or(_T_11378, _T_11386) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][12] <= _T_11387 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11388 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11389 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11390 = eq(_T_11389, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11391 = and(_T_11388, _T_11390) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11392 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11393 = eq(_T_11392, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11394 = or(_T_11393, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11395 = and(_T_11391, _T_11394) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11396 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11397 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11398 = eq(_T_11397, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11399 = and(_T_11396, _T_11398) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11400 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11401 = eq(_T_11400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11402 = or(_T_11401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11403 = and(_T_11399, _T_11402) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11404 = or(_T_11395, _T_11403) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][13] <= _T_11404 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11405 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11406 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11407 = eq(_T_11406, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11408 = and(_T_11405, _T_11407) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11409 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11410 = eq(_T_11409, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11411 = or(_T_11410, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11412 = and(_T_11408, _T_11411) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11413 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11414 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11415 = eq(_T_11414, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11416 = and(_T_11413, _T_11415) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11417 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11418 = eq(_T_11417, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11419 = or(_T_11418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11420 = and(_T_11416, _T_11419) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11421 = or(_T_11412, _T_11420) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][14] <= _T_11421 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11422 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11423 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11424 = eq(_T_11423, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11425 = and(_T_11422, _T_11424) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11426 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11427 = eq(_T_11426, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11428 = or(_T_11427, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11429 = and(_T_11425, _T_11428) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11430 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11431 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11432 = eq(_T_11431, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11433 = and(_T_11430, _T_11432) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11434 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11435 = eq(_T_11434, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11436 = or(_T_11435, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11437 = and(_T_11433, _T_11436) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11438 = or(_T_11429, _T_11437) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][0][15] <= _T_11438 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11439 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11440 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11441 = eq(_T_11440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11442 = and(_T_11439, _T_11441) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11443 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11444 = eq(_T_11443, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11445 = or(_T_11444, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11446 = and(_T_11442, _T_11445) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11447 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11448 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11449 = eq(_T_11448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11450 = and(_T_11447, _T_11449) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11451 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11452 = eq(_T_11451, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11453 = or(_T_11452, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11454 = and(_T_11450, _T_11453) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11455 = or(_T_11446, _T_11454) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][0] <= _T_11455 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11456 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11457 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11458 = eq(_T_11457, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11459 = and(_T_11456, _T_11458) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11460 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11461 = eq(_T_11460, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11462 = or(_T_11461, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11463 = and(_T_11459, _T_11462) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11464 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11465 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11466 = eq(_T_11465, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11467 = and(_T_11464, _T_11466) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11468 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11469 = eq(_T_11468, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11470 = or(_T_11469, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11471 = and(_T_11467, _T_11470) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11472 = or(_T_11463, _T_11471) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][1] <= _T_11472 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11473 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11474 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11475 = eq(_T_11474, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11476 = and(_T_11473, _T_11475) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11477 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11478 = eq(_T_11477, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11479 = or(_T_11478, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11480 = and(_T_11476, _T_11479) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11481 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11482 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11483 = eq(_T_11482, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11484 = and(_T_11481, _T_11483) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11485 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11486 = eq(_T_11485, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11487 = or(_T_11486, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11488 = and(_T_11484, _T_11487) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11489 = or(_T_11480, _T_11488) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][2] <= _T_11489 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11490 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11491 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11492 = eq(_T_11491, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11493 = and(_T_11490, _T_11492) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11494 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11495 = eq(_T_11494, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11496 = or(_T_11495, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11497 = and(_T_11493, _T_11496) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11498 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11499 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11500 = eq(_T_11499, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11501 = and(_T_11498, _T_11500) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11502 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11503 = eq(_T_11502, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11504 = or(_T_11503, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11505 = and(_T_11501, _T_11504) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11506 = or(_T_11497, _T_11505) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][3] <= _T_11506 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11507 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11508 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11509 = eq(_T_11508, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11510 = and(_T_11507, _T_11509) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11511 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11512 = eq(_T_11511, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11513 = or(_T_11512, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11514 = and(_T_11510, _T_11513) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11515 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11516 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11517 = eq(_T_11516, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11518 = and(_T_11515, _T_11517) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11519 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11520 = eq(_T_11519, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11521 = or(_T_11520, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11522 = and(_T_11518, _T_11521) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11523 = or(_T_11514, _T_11522) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][4] <= _T_11523 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11524 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11525 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11526 = eq(_T_11525, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11527 = and(_T_11524, _T_11526) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11528 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11529 = eq(_T_11528, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11530 = or(_T_11529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11531 = and(_T_11527, _T_11530) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11532 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11533 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11534 = eq(_T_11533, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11535 = and(_T_11532, _T_11534) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11536 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11537 = eq(_T_11536, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11538 = or(_T_11537, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11539 = and(_T_11535, _T_11538) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11540 = or(_T_11531, _T_11539) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][5] <= _T_11540 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11541 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11542 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11543 = eq(_T_11542, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11544 = and(_T_11541, _T_11543) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11545 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11546 = eq(_T_11545, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11547 = or(_T_11546, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11548 = and(_T_11544, _T_11547) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11549 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11550 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11551 = eq(_T_11550, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11552 = and(_T_11549, _T_11551) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11553 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11554 = eq(_T_11553, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11555 = or(_T_11554, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11556 = and(_T_11552, _T_11555) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11557 = or(_T_11548, _T_11556) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][6] <= _T_11557 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11558 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11559 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11560 = eq(_T_11559, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11561 = and(_T_11558, _T_11560) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11562 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11563 = eq(_T_11562, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11564 = or(_T_11563, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11565 = and(_T_11561, _T_11564) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11566 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11567 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11568 = eq(_T_11567, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11569 = and(_T_11566, _T_11568) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11570 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11571 = eq(_T_11570, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11572 = or(_T_11571, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11573 = and(_T_11569, _T_11572) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11574 = or(_T_11565, _T_11573) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][7] <= _T_11574 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11575 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11576 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11577 = eq(_T_11576, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11578 = and(_T_11575, _T_11577) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11579 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11580 = eq(_T_11579, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11581 = or(_T_11580, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11582 = and(_T_11578, _T_11581) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11583 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11584 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11585 = eq(_T_11584, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11586 = and(_T_11583, _T_11585) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11587 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11588 = eq(_T_11587, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11589 = or(_T_11588, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11590 = and(_T_11586, _T_11589) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11591 = or(_T_11582, _T_11590) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][8] <= _T_11591 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11592 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11593 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11594 = eq(_T_11593, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11595 = and(_T_11592, _T_11594) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11596 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11597 = eq(_T_11596, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11598 = or(_T_11597, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11599 = and(_T_11595, _T_11598) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11600 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11601 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11602 = eq(_T_11601, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11603 = and(_T_11600, _T_11602) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11604 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11605 = eq(_T_11604, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11606 = or(_T_11605, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11607 = and(_T_11603, _T_11606) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11608 = or(_T_11599, _T_11607) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][9] <= _T_11608 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11609 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11610 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11611 = eq(_T_11610, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11612 = and(_T_11609, _T_11611) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11613 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11614 = eq(_T_11613, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11615 = or(_T_11614, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11616 = and(_T_11612, _T_11615) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11617 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11618 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11619 = eq(_T_11618, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11620 = and(_T_11617, _T_11619) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11621 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11622 = eq(_T_11621, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11623 = or(_T_11622, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11624 = and(_T_11620, _T_11623) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11625 = or(_T_11616, _T_11624) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][10] <= _T_11625 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11626 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11627 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11628 = eq(_T_11627, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11629 = and(_T_11626, _T_11628) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11630 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11631 = eq(_T_11630, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11632 = or(_T_11631, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11633 = and(_T_11629, _T_11632) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11634 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11635 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11636 = eq(_T_11635, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11637 = and(_T_11634, _T_11636) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11638 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11639 = eq(_T_11638, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11640 = or(_T_11639, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11641 = and(_T_11637, _T_11640) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11642 = or(_T_11633, _T_11641) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][11] <= _T_11642 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11643 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11644 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11645 = eq(_T_11644, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11646 = and(_T_11643, _T_11645) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11647 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11648 = eq(_T_11647, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11649 = or(_T_11648, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11650 = and(_T_11646, _T_11649) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11651 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11652 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11653 = eq(_T_11652, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11654 = and(_T_11651, _T_11653) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11655 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11656 = eq(_T_11655, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11657 = or(_T_11656, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11658 = and(_T_11654, _T_11657) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11659 = or(_T_11650, _T_11658) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][12] <= _T_11659 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11660 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11661 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11662 = eq(_T_11661, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11663 = and(_T_11660, _T_11662) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11664 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11665 = eq(_T_11664, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11666 = or(_T_11665, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11667 = and(_T_11663, _T_11666) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11668 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11669 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11670 = eq(_T_11669, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11671 = and(_T_11668, _T_11670) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11672 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11673 = eq(_T_11672, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11674 = or(_T_11673, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11675 = and(_T_11671, _T_11674) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11676 = or(_T_11667, _T_11675) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][13] <= _T_11676 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11677 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11678 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11679 = eq(_T_11678, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11680 = and(_T_11677, _T_11679) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11681 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11682 = eq(_T_11681, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11683 = or(_T_11682, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11684 = and(_T_11680, _T_11683) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11685 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11686 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11687 = eq(_T_11686, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11688 = and(_T_11685, _T_11687) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11689 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11690 = eq(_T_11689, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11691 = or(_T_11690, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11692 = and(_T_11688, _T_11691) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11693 = or(_T_11684, _T_11692) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][14] <= _T_11693 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11694 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11695 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11696 = eq(_T_11695, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11697 = and(_T_11694, _T_11696) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11698 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11699 = eq(_T_11698, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11700 = or(_T_11699, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11701 = and(_T_11697, _T_11700) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11702 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11703 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11704 = eq(_T_11703, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11705 = and(_T_11702, _T_11704) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11706 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11707 = eq(_T_11706, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11708 = or(_T_11707, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11709 = and(_T_11705, _T_11708) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11710 = or(_T_11701, _T_11709) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][1][15] <= _T_11710 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11711 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11712 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11713 = eq(_T_11712, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11714 = and(_T_11711, _T_11713) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11715 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11716 = eq(_T_11715, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11717 = or(_T_11716, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11718 = and(_T_11714, _T_11717) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11719 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11720 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11721 = eq(_T_11720, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11722 = and(_T_11719, _T_11721) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11723 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11724 = eq(_T_11723, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11725 = or(_T_11724, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11726 = and(_T_11722, _T_11725) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11727 = or(_T_11718, _T_11726) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][0] <= _T_11727 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11728 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11729 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11730 = eq(_T_11729, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11731 = and(_T_11728, _T_11730) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11732 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11733 = eq(_T_11732, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11734 = or(_T_11733, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11735 = and(_T_11731, _T_11734) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11736 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11737 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11738 = eq(_T_11737, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11739 = and(_T_11736, _T_11738) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11740 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11741 = eq(_T_11740, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11742 = or(_T_11741, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11743 = and(_T_11739, _T_11742) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11744 = or(_T_11735, _T_11743) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][1] <= _T_11744 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11745 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11746 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11747 = eq(_T_11746, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11748 = and(_T_11745, _T_11747) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11749 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11750 = eq(_T_11749, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11751 = or(_T_11750, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11752 = and(_T_11748, _T_11751) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11753 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11754 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11755 = eq(_T_11754, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11756 = and(_T_11753, _T_11755) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11757 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11758 = eq(_T_11757, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11759 = or(_T_11758, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11760 = and(_T_11756, _T_11759) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11761 = or(_T_11752, _T_11760) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][2] <= _T_11761 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11762 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11763 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11764 = eq(_T_11763, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11765 = and(_T_11762, _T_11764) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11766 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11767 = eq(_T_11766, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11768 = or(_T_11767, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11769 = and(_T_11765, _T_11768) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11770 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11771 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11772 = eq(_T_11771, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11773 = and(_T_11770, _T_11772) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11774 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11775 = eq(_T_11774, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11776 = or(_T_11775, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11777 = and(_T_11773, _T_11776) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11778 = or(_T_11769, _T_11777) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][3] <= _T_11778 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11779 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11780 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11781 = eq(_T_11780, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11782 = and(_T_11779, _T_11781) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11783 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11784 = eq(_T_11783, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11785 = or(_T_11784, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11786 = and(_T_11782, _T_11785) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11787 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11788 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11789 = eq(_T_11788, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11790 = and(_T_11787, _T_11789) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11791 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11792 = eq(_T_11791, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11793 = or(_T_11792, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11794 = and(_T_11790, _T_11793) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11795 = or(_T_11786, _T_11794) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][4] <= _T_11795 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11796 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11797 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11798 = eq(_T_11797, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11799 = and(_T_11796, _T_11798) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11800 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11801 = eq(_T_11800, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11802 = or(_T_11801, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11803 = and(_T_11799, _T_11802) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11804 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11805 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11806 = eq(_T_11805, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11807 = and(_T_11804, _T_11806) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11808 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11809 = eq(_T_11808, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11810 = or(_T_11809, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11811 = and(_T_11807, _T_11810) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11812 = or(_T_11803, _T_11811) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][5] <= _T_11812 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11813 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11814 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11815 = eq(_T_11814, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11816 = and(_T_11813, _T_11815) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11817 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11818 = eq(_T_11817, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11819 = or(_T_11818, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11820 = and(_T_11816, _T_11819) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11821 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11822 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11823 = eq(_T_11822, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11824 = and(_T_11821, _T_11823) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11825 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11826 = eq(_T_11825, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11827 = or(_T_11826, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11828 = and(_T_11824, _T_11827) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11829 = or(_T_11820, _T_11828) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][6] <= _T_11829 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11830 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11831 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11832 = eq(_T_11831, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11833 = and(_T_11830, _T_11832) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11834 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11835 = eq(_T_11834, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11836 = or(_T_11835, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11837 = and(_T_11833, _T_11836) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11838 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11839 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11840 = eq(_T_11839, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11841 = and(_T_11838, _T_11840) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11842 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11843 = eq(_T_11842, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11844 = or(_T_11843, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11845 = and(_T_11841, _T_11844) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11846 = or(_T_11837, _T_11845) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][7] <= _T_11846 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11847 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11848 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11849 = eq(_T_11848, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11850 = and(_T_11847, _T_11849) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11851 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11852 = eq(_T_11851, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11853 = or(_T_11852, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11854 = and(_T_11850, _T_11853) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11855 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11856 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11857 = eq(_T_11856, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11858 = and(_T_11855, _T_11857) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11859 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11860 = eq(_T_11859, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11861 = or(_T_11860, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11862 = and(_T_11858, _T_11861) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11863 = or(_T_11854, _T_11862) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][8] <= _T_11863 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11864 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11865 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11866 = eq(_T_11865, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11867 = and(_T_11864, _T_11866) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11868 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11869 = eq(_T_11868, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11870 = or(_T_11869, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11871 = and(_T_11867, _T_11870) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11872 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11873 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11874 = eq(_T_11873, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11875 = and(_T_11872, _T_11874) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11876 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11877 = eq(_T_11876, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11878 = or(_T_11877, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11879 = and(_T_11875, _T_11878) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11880 = or(_T_11871, _T_11879) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][9] <= _T_11880 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11881 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11882 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11883 = eq(_T_11882, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11884 = and(_T_11881, _T_11883) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11885 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11886 = eq(_T_11885, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11887 = or(_T_11886, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11888 = and(_T_11884, _T_11887) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11889 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11890 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11891 = eq(_T_11890, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11892 = and(_T_11889, _T_11891) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11893 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11894 = eq(_T_11893, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11895 = or(_T_11894, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11896 = and(_T_11892, _T_11895) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11897 = or(_T_11888, _T_11896) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][10] <= _T_11897 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11898 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11899 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11900 = eq(_T_11899, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11901 = and(_T_11898, _T_11900) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11902 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11903 = eq(_T_11902, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11904 = or(_T_11903, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11905 = and(_T_11901, _T_11904) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11906 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11907 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11908 = eq(_T_11907, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11909 = and(_T_11906, _T_11908) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11910 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11911 = eq(_T_11910, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11912 = or(_T_11911, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11913 = and(_T_11909, _T_11912) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11914 = or(_T_11905, _T_11913) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][11] <= _T_11914 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11915 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11916 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11917 = eq(_T_11916, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11918 = and(_T_11915, _T_11917) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11919 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11920 = eq(_T_11919, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11921 = or(_T_11920, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11922 = and(_T_11918, _T_11921) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11923 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11924 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11925 = eq(_T_11924, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11926 = and(_T_11923, _T_11925) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11927 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11928 = eq(_T_11927, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11929 = or(_T_11928, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11930 = and(_T_11926, _T_11929) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11931 = or(_T_11922, _T_11930) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][12] <= _T_11931 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11932 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11933 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11934 = eq(_T_11933, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11935 = and(_T_11932, _T_11934) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11936 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11937 = eq(_T_11936, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11938 = or(_T_11937, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11939 = and(_T_11935, _T_11938) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11940 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11941 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11942 = eq(_T_11941, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11943 = and(_T_11940, _T_11942) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11944 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11945 = eq(_T_11944, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11946 = or(_T_11945, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11947 = and(_T_11943, _T_11946) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11948 = or(_T_11939, _T_11947) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][13] <= _T_11948 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11949 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11950 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11951 = eq(_T_11950, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11952 = and(_T_11949, _T_11951) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11953 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11954 = eq(_T_11953, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11955 = or(_T_11954, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11956 = and(_T_11952, _T_11955) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11957 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11958 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11959 = eq(_T_11958, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11960 = and(_T_11957, _T_11959) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11961 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11962 = eq(_T_11961, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11963 = or(_T_11962, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11964 = and(_T_11960, _T_11963) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11965 = or(_T_11956, _T_11964) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][14] <= _T_11965 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11966 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11967 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11968 = eq(_T_11967, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11969 = and(_T_11966, _T_11968) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11970 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11971 = eq(_T_11970, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11972 = or(_T_11971, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11973 = and(_T_11969, _T_11972) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11974 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11975 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11976 = eq(_T_11975, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11977 = and(_T_11974, _T_11976) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11978 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11979 = eq(_T_11978, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11980 = or(_T_11979, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11981 = and(_T_11977, _T_11980) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11982 = or(_T_11973, _T_11981) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][2][15] <= _T_11982 @[el2_ifu_bp_ctl.scala 455:27] - node _T_11983 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_11984 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_11985 = eq(_T_11984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_11986 = and(_T_11983, _T_11985) @[el2_ifu_bp_ctl.scala 455:45] - node _T_11987 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_11988 = eq(_T_11987, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_11989 = or(_T_11988, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_11990 = and(_T_11986, _T_11989) @[el2_ifu_bp_ctl.scala 455:110] - node _T_11991 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_11992 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_11993 = eq(_T_11992, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_11994 = and(_T_11991, _T_11993) @[el2_ifu_bp_ctl.scala 456:22] - node _T_11995 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_11996 = eq(_T_11995, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_11997 = or(_T_11996, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_11998 = and(_T_11994, _T_11997) @[el2_ifu_bp_ctl.scala 456:87] - node _T_11999 = or(_T_11990, _T_11998) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][0] <= _T_11999 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12000 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12001 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12002 = eq(_T_12001, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12003 = and(_T_12000, _T_12002) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12004 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12005 = eq(_T_12004, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12006 = or(_T_12005, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12007 = and(_T_12003, _T_12006) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12008 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12009 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12010 = eq(_T_12009, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12011 = and(_T_12008, _T_12010) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12012 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12013 = eq(_T_12012, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12014 = or(_T_12013, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12015 = and(_T_12011, _T_12014) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12016 = or(_T_12007, _T_12015) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][1] <= _T_12016 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12017 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12018 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12019 = eq(_T_12018, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12020 = and(_T_12017, _T_12019) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12021 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12022 = eq(_T_12021, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12023 = or(_T_12022, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12024 = and(_T_12020, _T_12023) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12025 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12026 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12027 = eq(_T_12026, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12028 = and(_T_12025, _T_12027) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12029 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12030 = eq(_T_12029, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12031 = or(_T_12030, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12032 = and(_T_12028, _T_12031) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12033 = or(_T_12024, _T_12032) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][2] <= _T_12033 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12034 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12035 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12036 = eq(_T_12035, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12037 = and(_T_12034, _T_12036) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12038 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12039 = eq(_T_12038, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12040 = or(_T_12039, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12041 = and(_T_12037, _T_12040) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12042 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12043 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12044 = eq(_T_12043, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12045 = and(_T_12042, _T_12044) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12046 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12047 = eq(_T_12046, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12048 = or(_T_12047, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12049 = and(_T_12045, _T_12048) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12050 = or(_T_12041, _T_12049) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][3] <= _T_12050 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12051 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12052 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12053 = eq(_T_12052, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12054 = and(_T_12051, _T_12053) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12055 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12056 = eq(_T_12055, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12057 = or(_T_12056, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12058 = and(_T_12054, _T_12057) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12059 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12060 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12061 = eq(_T_12060, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12062 = and(_T_12059, _T_12061) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12063 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12064 = eq(_T_12063, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12065 = or(_T_12064, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12066 = and(_T_12062, _T_12065) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12067 = or(_T_12058, _T_12066) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][4] <= _T_12067 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12068 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12069 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12070 = eq(_T_12069, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12071 = and(_T_12068, _T_12070) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12072 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12073 = eq(_T_12072, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12074 = or(_T_12073, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12075 = and(_T_12071, _T_12074) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12076 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12077 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12078 = eq(_T_12077, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12079 = and(_T_12076, _T_12078) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12080 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12081 = eq(_T_12080, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12082 = or(_T_12081, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12083 = and(_T_12079, _T_12082) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12084 = or(_T_12075, _T_12083) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][5] <= _T_12084 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12085 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12086 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12087 = eq(_T_12086, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12088 = and(_T_12085, _T_12087) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12089 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12090 = eq(_T_12089, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12091 = or(_T_12090, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12092 = and(_T_12088, _T_12091) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12093 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12094 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12095 = eq(_T_12094, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12096 = and(_T_12093, _T_12095) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12097 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12098 = eq(_T_12097, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12099 = or(_T_12098, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12100 = and(_T_12096, _T_12099) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12101 = or(_T_12092, _T_12100) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][6] <= _T_12101 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12102 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12103 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12104 = eq(_T_12103, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12105 = and(_T_12102, _T_12104) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12106 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12107 = eq(_T_12106, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12108 = or(_T_12107, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12109 = and(_T_12105, _T_12108) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12110 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12111 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12112 = eq(_T_12111, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12113 = and(_T_12110, _T_12112) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12114 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12115 = eq(_T_12114, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12116 = or(_T_12115, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12117 = and(_T_12113, _T_12116) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12118 = or(_T_12109, _T_12117) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][7] <= _T_12118 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12119 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12120 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12121 = eq(_T_12120, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12122 = and(_T_12119, _T_12121) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12123 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12124 = eq(_T_12123, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12125 = or(_T_12124, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12126 = and(_T_12122, _T_12125) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12127 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12128 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12129 = eq(_T_12128, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12130 = and(_T_12127, _T_12129) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12131 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12132 = eq(_T_12131, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12133 = or(_T_12132, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12134 = and(_T_12130, _T_12133) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12135 = or(_T_12126, _T_12134) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][8] <= _T_12135 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12136 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12137 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12138 = eq(_T_12137, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12139 = and(_T_12136, _T_12138) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12140 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12141 = eq(_T_12140, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12142 = or(_T_12141, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12143 = and(_T_12139, _T_12142) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12144 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12145 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12146 = eq(_T_12145, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12147 = and(_T_12144, _T_12146) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12148 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12149 = eq(_T_12148, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12150 = or(_T_12149, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12151 = and(_T_12147, _T_12150) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12152 = or(_T_12143, _T_12151) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][9] <= _T_12152 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12153 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12154 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12155 = eq(_T_12154, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12156 = and(_T_12153, _T_12155) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12157 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12158 = eq(_T_12157, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12159 = or(_T_12158, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12160 = and(_T_12156, _T_12159) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12161 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12162 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12163 = eq(_T_12162, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12164 = and(_T_12161, _T_12163) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12165 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12166 = eq(_T_12165, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12167 = or(_T_12166, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12168 = and(_T_12164, _T_12167) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12169 = or(_T_12160, _T_12168) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][10] <= _T_12169 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12170 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12171 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12172 = eq(_T_12171, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12173 = and(_T_12170, _T_12172) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12174 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12175 = eq(_T_12174, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12176 = or(_T_12175, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12177 = and(_T_12173, _T_12176) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12178 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12179 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12180 = eq(_T_12179, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12181 = and(_T_12178, _T_12180) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12182 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12183 = eq(_T_12182, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12184 = or(_T_12183, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12185 = and(_T_12181, _T_12184) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12186 = or(_T_12177, _T_12185) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][11] <= _T_12186 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12187 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12188 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12189 = eq(_T_12188, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12190 = and(_T_12187, _T_12189) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12191 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12192 = eq(_T_12191, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12193 = or(_T_12192, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12194 = and(_T_12190, _T_12193) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12195 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12196 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12197 = eq(_T_12196, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12198 = and(_T_12195, _T_12197) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12199 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12200 = eq(_T_12199, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12201 = or(_T_12200, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12202 = and(_T_12198, _T_12201) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12203 = or(_T_12194, _T_12202) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][12] <= _T_12203 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12204 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12205 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12206 = eq(_T_12205, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12207 = and(_T_12204, _T_12206) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12208 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12209 = eq(_T_12208, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12210 = or(_T_12209, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12211 = and(_T_12207, _T_12210) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12212 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12213 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12214 = eq(_T_12213, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12215 = and(_T_12212, _T_12214) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12216 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12217 = eq(_T_12216, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12218 = or(_T_12217, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12219 = and(_T_12215, _T_12218) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12220 = or(_T_12211, _T_12219) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][13] <= _T_12220 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12221 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12222 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12223 = eq(_T_12222, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12224 = and(_T_12221, _T_12223) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12225 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12226 = eq(_T_12225, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12227 = or(_T_12226, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12228 = and(_T_12224, _T_12227) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12229 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12230 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12231 = eq(_T_12230, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12232 = and(_T_12229, _T_12231) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12233 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12234 = eq(_T_12233, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12235 = or(_T_12234, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12236 = and(_T_12232, _T_12235) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12237 = or(_T_12228, _T_12236) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][14] <= _T_12237 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12238 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12239 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12240 = eq(_T_12239, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12241 = and(_T_12238, _T_12240) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12242 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12243 = eq(_T_12242, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12244 = or(_T_12243, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12245 = and(_T_12241, _T_12244) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12246 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12247 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12248 = eq(_T_12247, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12249 = and(_T_12246, _T_12248) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12250 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12251 = eq(_T_12250, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12252 = or(_T_12251, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12253 = and(_T_12249, _T_12252) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12254 = or(_T_12245, _T_12253) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][3][15] <= _T_12254 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12255 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12256 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12257 = eq(_T_12256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12258 = and(_T_12255, _T_12257) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12259 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12260 = eq(_T_12259, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12261 = or(_T_12260, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12262 = and(_T_12258, _T_12261) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12263 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12264 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12265 = eq(_T_12264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12266 = and(_T_12263, _T_12265) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12267 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12268 = eq(_T_12267, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12269 = or(_T_12268, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12270 = and(_T_12266, _T_12269) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12271 = or(_T_12262, _T_12270) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][0] <= _T_12271 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12272 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12273 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12274 = eq(_T_12273, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12275 = and(_T_12272, _T_12274) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12276 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12277 = eq(_T_12276, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12278 = or(_T_12277, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12279 = and(_T_12275, _T_12278) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12280 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12281 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12282 = eq(_T_12281, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12283 = and(_T_12280, _T_12282) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12284 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12285 = eq(_T_12284, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12286 = or(_T_12285, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12287 = and(_T_12283, _T_12286) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12288 = or(_T_12279, _T_12287) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][1] <= _T_12288 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12289 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12290 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12291 = eq(_T_12290, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12292 = and(_T_12289, _T_12291) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12293 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12294 = eq(_T_12293, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12295 = or(_T_12294, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12296 = and(_T_12292, _T_12295) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12297 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12298 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12299 = eq(_T_12298, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12300 = and(_T_12297, _T_12299) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12301 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12302 = eq(_T_12301, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12303 = or(_T_12302, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12304 = and(_T_12300, _T_12303) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12305 = or(_T_12296, _T_12304) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][2] <= _T_12305 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12306 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12307 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12308 = eq(_T_12307, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12309 = and(_T_12306, _T_12308) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12310 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12311 = eq(_T_12310, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12312 = or(_T_12311, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12313 = and(_T_12309, _T_12312) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12314 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12315 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12316 = eq(_T_12315, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12317 = and(_T_12314, _T_12316) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12318 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12319 = eq(_T_12318, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12320 = or(_T_12319, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12321 = and(_T_12317, _T_12320) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12322 = or(_T_12313, _T_12321) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][3] <= _T_12322 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12323 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12324 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12325 = eq(_T_12324, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12326 = and(_T_12323, _T_12325) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12327 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12328 = eq(_T_12327, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12329 = or(_T_12328, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12330 = and(_T_12326, _T_12329) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12331 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12332 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12333 = eq(_T_12332, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12334 = and(_T_12331, _T_12333) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12335 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12336 = eq(_T_12335, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12337 = or(_T_12336, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12338 = and(_T_12334, _T_12337) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12339 = or(_T_12330, _T_12338) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][4] <= _T_12339 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12340 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12341 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12342 = eq(_T_12341, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12343 = and(_T_12340, _T_12342) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12344 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12345 = eq(_T_12344, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12346 = or(_T_12345, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12347 = and(_T_12343, _T_12346) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12348 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12349 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12350 = eq(_T_12349, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12351 = and(_T_12348, _T_12350) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12352 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12353 = eq(_T_12352, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12354 = or(_T_12353, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12355 = and(_T_12351, _T_12354) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12356 = or(_T_12347, _T_12355) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][5] <= _T_12356 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12357 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12358 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12359 = eq(_T_12358, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12360 = and(_T_12357, _T_12359) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12361 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12362 = eq(_T_12361, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12363 = or(_T_12362, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12364 = and(_T_12360, _T_12363) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12365 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12366 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12367 = eq(_T_12366, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12368 = and(_T_12365, _T_12367) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12369 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12370 = eq(_T_12369, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12371 = or(_T_12370, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12372 = and(_T_12368, _T_12371) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12373 = or(_T_12364, _T_12372) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][6] <= _T_12373 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12374 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12375 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12376 = eq(_T_12375, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12377 = and(_T_12374, _T_12376) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12378 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12379 = eq(_T_12378, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12380 = or(_T_12379, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12381 = and(_T_12377, _T_12380) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12382 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12383 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12384 = eq(_T_12383, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12385 = and(_T_12382, _T_12384) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12386 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12387 = eq(_T_12386, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12388 = or(_T_12387, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12389 = and(_T_12385, _T_12388) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12390 = or(_T_12381, _T_12389) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][7] <= _T_12390 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12391 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12392 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12393 = eq(_T_12392, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12394 = and(_T_12391, _T_12393) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12395 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12396 = eq(_T_12395, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12397 = or(_T_12396, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12398 = and(_T_12394, _T_12397) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12399 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12400 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12401 = eq(_T_12400, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12402 = and(_T_12399, _T_12401) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12403 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12404 = eq(_T_12403, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12405 = or(_T_12404, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12406 = and(_T_12402, _T_12405) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12407 = or(_T_12398, _T_12406) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][8] <= _T_12407 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12408 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12409 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12410 = eq(_T_12409, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12411 = and(_T_12408, _T_12410) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12412 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12413 = eq(_T_12412, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12414 = or(_T_12413, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12415 = and(_T_12411, _T_12414) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12416 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12417 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12418 = eq(_T_12417, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12419 = and(_T_12416, _T_12418) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12420 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12421 = eq(_T_12420, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12422 = or(_T_12421, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12423 = and(_T_12419, _T_12422) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12424 = or(_T_12415, _T_12423) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][9] <= _T_12424 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12425 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12426 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12427 = eq(_T_12426, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12428 = and(_T_12425, _T_12427) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12429 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12430 = eq(_T_12429, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12431 = or(_T_12430, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12432 = and(_T_12428, _T_12431) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12433 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12434 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12435 = eq(_T_12434, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12436 = and(_T_12433, _T_12435) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12437 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12438 = eq(_T_12437, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12439 = or(_T_12438, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12440 = and(_T_12436, _T_12439) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12441 = or(_T_12432, _T_12440) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][10] <= _T_12441 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12442 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12443 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12444 = eq(_T_12443, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12445 = and(_T_12442, _T_12444) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12446 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12447 = eq(_T_12446, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12448 = or(_T_12447, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12449 = and(_T_12445, _T_12448) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12450 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12451 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12452 = eq(_T_12451, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12453 = and(_T_12450, _T_12452) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12454 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12455 = eq(_T_12454, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12456 = or(_T_12455, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12457 = and(_T_12453, _T_12456) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12458 = or(_T_12449, _T_12457) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][11] <= _T_12458 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12459 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12460 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12461 = eq(_T_12460, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12462 = and(_T_12459, _T_12461) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12463 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12464 = eq(_T_12463, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12465 = or(_T_12464, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12466 = and(_T_12462, _T_12465) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12467 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12468 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12469 = eq(_T_12468, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12470 = and(_T_12467, _T_12469) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12471 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12472 = eq(_T_12471, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12473 = or(_T_12472, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12474 = and(_T_12470, _T_12473) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12475 = or(_T_12466, _T_12474) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][12] <= _T_12475 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12476 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12477 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12478 = eq(_T_12477, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12479 = and(_T_12476, _T_12478) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12480 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12481 = eq(_T_12480, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12482 = or(_T_12481, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12483 = and(_T_12479, _T_12482) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12484 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12485 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12486 = eq(_T_12485, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12487 = and(_T_12484, _T_12486) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12488 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12489 = eq(_T_12488, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12490 = or(_T_12489, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12491 = and(_T_12487, _T_12490) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12492 = or(_T_12483, _T_12491) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][13] <= _T_12492 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12493 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12494 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12495 = eq(_T_12494, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12496 = and(_T_12493, _T_12495) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12497 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12498 = eq(_T_12497, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12499 = or(_T_12498, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12500 = and(_T_12496, _T_12499) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12501 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12502 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12503 = eq(_T_12502, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12504 = and(_T_12501, _T_12503) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12505 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12506 = eq(_T_12505, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12507 = or(_T_12506, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12508 = and(_T_12504, _T_12507) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12509 = or(_T_12500, _T_12508) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][14] <= _T_12509 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12510 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12511 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12512 = eq(_T_12511, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12513 = and(_T_12510, _T_12512) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12514 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12515 = eq(_T_12514, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12516 = or(_T_12515, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12517 = and(_T_12513, _T_12516) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12518 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12519 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12520 = eq(_T_12519, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12521 = and(_T_12518, _T_12520) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12522 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12523 = eq(_T_12522, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12524 = or(_T_12523, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12525 = and(_T_12521, _T_12524) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12526 = or(_T_12517, _T_12525) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][4][15] <= _T_12526 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12527 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12528 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12529 = eq(_T_12528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12530 = and(_T_12527, _T_12529) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12531 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12532 = eq(_T_12531, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12533 = or(_T_12532, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12534 = and(_T_12530, _T_12533) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12535 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12536 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12537 = eq(_T_12536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12538 = and(_T_12535, _T_12537) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12539 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12540 = eq(_T_12539, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12541 = or(_T_12540, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12542 = and(_T_12538, _T_12541) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12543 = or(_T_12534, _T_12542) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][0] <= _T_12543 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12544 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12545 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12546 = eq(_T_12545, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12547 = and(_T_12544, _T_12546) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12548 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12549 = eq(_T_12548, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12550 = or(_T_12549, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12551 = and(_T_12547, _T_12550) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12552 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12553 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12554 = eq(_T_12553, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12555 = and(_T_12552, _T_12554) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12556 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12557 = eq(_T_12556, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12558 = or(_T_12557, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12559 = and(_T_12555, _T_12558) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12560 = or(_T_12551, _T_12559) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][1] <= _T_12560 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12561 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12562 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12563 = eq(_T_12562, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12564 = and(_T_12561, _T_12563) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12565 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12566 = eq(_T_12565, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12567 = or(_T_12566, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12568 = and(_T_12564, _T_12567) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12569 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12570 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12571 = eq(_T_12570, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12572 = and(_T_12569, _T_12571) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12573 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12574 = eq(_T_12573, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12575 = or(_T_12574, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12576 = and(_T_12572, _T_12575) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12577 = or(_T_12568, _T_12576) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][2] <= _T_12577 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12578 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12579 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12580 = eq(_T_12579, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12581 = and(_T_12578, _T_12580) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12582 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12583 = eq(_T_12582, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12584 = or(_T_12583, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12585 = and(_T_12581, _T_12584) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12586 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12587 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12588 = eq(_T_12587, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12589 = and(_T_12586, _T_12588) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12590 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12591 = eq(_T_12590, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12592 = or(_T_12591, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12593 = and(_T_12589, _T_12592) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12594 = or(_T_12585, _T_12593) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][3] <= _T_12594 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12595 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12596 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12597 = eq(_T_12596, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12598 = and(_T_12595, _T_12597) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12599 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12600 = eq(_T_12599, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12601 = or(_T_12600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12602 = and(_T_12598, _T_12601) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12603 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12604 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12605 = eq(_T_12604, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12606 = and(_T_12603, _T_12605) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12607 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12608 = eq(_T_12607, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12609 = or(_T_12608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12610 = and(_T_12606, _T_12609) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12611 = or(_T_12602, _T_12610) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][4] <= _T_12611 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12612 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12613 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12614 = eq(_T_12613, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12615 = and(_T_12612, _T_12614) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12616 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12617 = eq(_T_12616, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12618 = or(_T_12617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12619 = and(_T_12615, _T_12618) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12620 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12621 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12622 = eq(_T_12621, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12623 = and(_T_12620, _T_12622) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12624 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12625 = eq(_T_12624, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12626 = or(_T_12625, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12627 = and(_T_12623, _T_12626) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12628 = or(_T_12619, _T_12627) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][5] <= _T_12628 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12629 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12630 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12631 = eq(_T_12630, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12632 = and(_T_12629, _T_12631) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12633 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12634 = eq(_T_12633, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12635 = or(_T_12634, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12636 = and(_T_12632, _T_12635) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12637 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12638 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12639 = eq(_T_12638, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12640 = and(_T_12637, _T_12639) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12641 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12642 = eq(_T_12641, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12643 = or(_T_12642, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12644 = and(_T_12640, _T_12643) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12645 = or(_T_12636, _T_12644) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][6] <= _T_12645 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12646 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12647 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12648 = eq(_T_12647, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12649 = and(_T_12646, _T_12648) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12650 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12651 = eq(_T_12650, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12652 = or(_T_12651, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12653 = and(_T_12649, _T_12652) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12654 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12655 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12656 = eq(_T_12655, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12657 = and(_T_12654, _T_12656) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12658 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12659 = eq(_T_12658, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12660 = or(_T_12659, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12661 = and(_T_12657, _T_12660) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12662 = or(_T_12653, _T_12661) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][7] <= _T_12662 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12663 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12664 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12665 = eq(_T_12664, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12666 = and(_T_12663, _T_12665) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12667 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12668 = eq(_T_12667, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12669 = or(_T_12668, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12670 = and(_T_12666, _T_12669) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12671 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12672 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12673 = eq(_T_12672, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12674 = and(_T_12671, _T_12673) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12675 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12676 = eq(_T_12675, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12677 = or(_T_12676, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12678 = and(_T_12674, _T_12677) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12679 = or(_T_12670, _T_12678) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][8] <= _T_12679 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12680 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12681 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12682 = eq(_T_12681, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12683 = and(_T_12680, _T_12682) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12684 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12685 = eq(_T_12684, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12686 = or(_T_12685, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12687 = and(_T_12683, _T_12686) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12688 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12689 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12690 = eq(_T_12689, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12691 = and(_T_12688, _T_12690) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12692 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12693 = eq(_T_12692, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12694 = or(_T_12693, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12695 = and(_T_12691, _T_12694) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12696 = or(_T_12687, _T_12695) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][9] <= _T_12696 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12697 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12698 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12699 = eq(_T_12698, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12700 = and(_T_12697, _T_12699) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12701 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12702 = eq(_T_12701, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12703 = or(_T_12702, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12704 = and(_T_12700, _T_12703) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12705 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12706 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12707 = eq(_T_12706, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12708 = and(_T_12705, _T_12707) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12709 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12710 = eq(_T_12709, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12711 = or(_T_12710, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12712 = and(_T_12708, _T_12711) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12713 = or(_T_12704, _T_12712) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][10] <= _T_12713 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12714 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12715 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12716 = eq(_T_12715, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12717 = and(_T_12714, _T_12716) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12718 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12719 = eq(_T_12718, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12720 = or(_T_12719, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12721 = and(_T_12717, _T_12720) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12722 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12723 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12724 = eq(_T_12723, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12725 = and(_T_12722, _T_12724) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12726 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12727 = eq(_T_12726, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12728 = or(_T_12727, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12729 = and(_T_12725, _T_12728) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12730 = or(_T_12721, _T_12729) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][11] <= _T_12730 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12731 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12732 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12733 = eq(_T_12732, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12734 = and(_T_12731, _T_12733) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12735 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12736 = eq(_T_12735, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12737 = or(_T_12736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12738 = and(_T_12734, _T_12737) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12739 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12740 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12741 = eq(_T_12740, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12742 = and(_T_12739, _T_12741) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12743 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12744 = eq(_T_12743, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12745 = or(_T_12744, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12746 = and(_T_12742, _T_12745) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12747 = or(_T_12738, _T_12746) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][12] <= _T_12747 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12748 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12749 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12750 = eq(_T_12749, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12751 = and(_T_12748, _T_12750) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12752 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12753 = eq(_T_12752, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12754 = or(_T_12753, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12755 = and(_T_12751, _T_12754) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12756 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12757 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12758 = eq(_T_12757, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12759 = and(_T_12756, _T_12758) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12760 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12761 = eq(_T_12760, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12762 = or(_T_12761, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12763 = and(_T_12759, _T_12762) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12764 = or(_T_12755, _T_12763) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][13] <= _T_12764 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12765 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12766 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12767 = eq(_T_12766, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12768 = and(_T_12765, _T_12767) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12769 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12770 = eq(_T_12769, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12771 = or(_T_12770, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12772 = and(_T_12768, _T_12771) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12773 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12774 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12775 = eq(_T_12774, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12776 = and(_T_12773, _T_12775) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12777 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12778 = eq(_T_12777, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12779 = or(_T_12778, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12780 = and(_T_12776, _T_12779) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12781 = or(_T_12772, _T_12780) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][14] <= _T_12781 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12782 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12783 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12784 = eq(_T_12783, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12785 = and(_T_12782, _T_12784) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12786 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12787 = eq(_T_12786, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12788 = or(_T_12787, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12789 = and(_T_12785, _T_12788) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12790 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12791 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12792 = eq(_T_12791, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12793 = and(_T_12790, _T_12792) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12794 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12795 = eq(_T_12794, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12796 = or(_T_12795, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12797 = and(_T_12793, _T_12796) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12798 = or(_T_12789, _T_12797) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][5][15] <= _T_12798 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12799 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12800 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12801 = eq(_T_12800, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12802 = and(_T_12799, _T_12801) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12803 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12804 = eq(_T_12803, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12805 = or(_T_12804, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12806 = and(_T_12802, _T_12805) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12807 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12808 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12809 = eq(_T_12808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12810 = and(_T_12807, _T_12809) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12811 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12812 = eq(_T_12811, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12813 = or(_T_12812, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12814 = and(_T_12810, _T_12813) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12815 = or(_T_12806, _T_12814) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][0] <= _T_12815 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12816 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12817 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12818 = eq(_T_12817, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12819 = and(_T_12816, _T_12818) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12820 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12821 = eq(_T_12820, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12822 = or(_T_12821, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12823 = and(_T_12819, _T_12822) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12824 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12825 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12826 = eq(_T_12825, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12827 = and(_T_12824, _T_12826) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12828 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12829 = eq(_T_12828, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12830 = or(_T_12829, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12831 = and(_T_12827, _T_12830) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12832 = or(_T_12823, _T_12831) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][1] <= _T_12832 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12833 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12834 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12835 = eq(_T_12834, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12836 = and(_T_12833, _T_12835) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12837 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12838 = eq(_T_12837, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12839 = or(_T_12838, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12840 = and(_T_12836, _T_12839) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12841 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12842 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12843 = eq(_T_12842, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12844 = and(_T_12841, _T_12843) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12845 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12846 = eq(_T_12845, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12847 = or(_T_12846, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12848 = and(_T_12844, _T_12847) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12849 = or(_T_12840, _T_12848) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][2] <= _T_12849 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12850 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12851 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12852 = eq(_T_12851, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12853 = and(_T_12850, _T_12852) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12854 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12855 = eq(_T_12854, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12856 = or(_T_12855, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12857 = and(_T_12853, _T_12856) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12858 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12859 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12860 = eq(_T_12859, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12861 = and(_T_12858, _T_12860) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12862 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12863 = eq(_T_12862, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12864 = or(_T_12863, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12865 = and(_T_12861, _T_12864) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12866 = or(_T_12857, _T_12865) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][3] <= _T_12866 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12867 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12868 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12869 = eq(_T_12868, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12870 = and(_T_12867, _T_12869) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12871 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12872 = eq(_T_12871, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12873 = or(_T_12872, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12874 = and(_T_12870, _T_12873) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12875 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12876 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12877 = eq(_T_12876, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12878 = and(_T_12875, _T_12877) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12879 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12880 = eq(_T_12879, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12881 = or(_T_12880, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12882 = and(_T_12878, _T_12881) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12883 = or(_T_12874, _T_12882) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][4] <= _T_12883 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12884 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12885 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12886 = eq(_T_12885, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12887 = and(_T_12884, _T_12886) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12888 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12889 = eq(_T_12888, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12890 = or(_T_12889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12891 = and(_T_12887, _T_12890) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12892 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12893 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12894 = eq(_T_12893, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12895 = and(_T_12892, _T_12894) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12896 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12897 = eq(_T_12896, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12898 = or(_T_12897, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12899 = and(_T_12895, _T_12898) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12900 = or(_T_12891, _T_12899) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][5] <= _T_12900 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12901 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12902 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12903 = eq(_T_12902, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12904 = and(_T_12901, _T_12903) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12905 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12906 = eq(_T_12905, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12907 = or(_T_12906, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12908 = and(_T_12904, _T_12907) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12909 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12910 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12911 = eq(_T_12910, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12912 = and(_T_12909, _T_12911) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12913 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12914 = eq(_T_12913, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12915 = or(_T_12914, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12916 = and(_T_12912, _T_12915) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12917 = or(_T_12908, _T_12916) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][6] <= _T_12917 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12918 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12919 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12920 = eq(_T_12919, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12921 = and(_T_12918, _T_12920) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12922 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12923 = eq(_T_12922, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12924 = or(_T_12923, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12925 = and(_T_12921, _T_12924) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12926 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12927 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12928 = eq(_T_12927, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12929 = and(_T_12926, _T_12928) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12930 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12931 = eq(_T_12930, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12932 = or(_T_12931, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12933 = and(_T_12929, _T_12932) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12934 = or(_T_12925, _T_12933) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][7] <= _T_12934 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12935 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12936 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12937 = eq(_T_12936, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12938 = and(_T_12935, _T_12937) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12939 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12940 = eq(_T_12939, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12941 = or(_T_12940, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12942 = and(_T_12938, _T_12941) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12943 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12944 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12945 = eq(_T_12944, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12946 = and(_T_12943, _T_12945) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12947 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12948 = eq(_T_12947, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12949 = or(_T_12948, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12950 = and(_T_12946, _T_12949) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12951 = or(_T_12942, _T_12950) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][8] <= _T_12951 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12952 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12953 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12954 = eq(_T_12953, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12955 = and(_T_12952, _T_12954) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12956 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12957 = eq(_T_12956, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12958 = or(_T_12957, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12959 = and(_T_12955, _T_12958) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12960 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12961 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12962 = eq(_T_12961, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12963 = and(_T_12960, _T_12962) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12964 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12965 = eq(_T_12964, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12966 = or(_T_12965, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12967 = and(_T_12963, _T_12966) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12968 = or(_T_12959, _T_12967) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][9] <= _T_12968 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12969 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12970 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12971 = eq(_T_12970, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12972 = and(_T_12969, _T_12971) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12973 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12974 = eq(_T_12973, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12975 = or(_T_12974, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12976 = and(_T_12972, _T_12975) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12977 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12978 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12979 = eq(_T_12978, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12980 = and(_T_12977, _T_12979) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12981 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12982 = eq(_T_12981, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_12983 = or(_T_12982, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_12984 = and(_T_12980, _T_12983) @[el2_ifu_bp_ctl.scala 456:87] - node _T_12985 = or(_T_12976, _T_12984) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][10] <= _T_12985 @[el2_ifu_bp_ctl.scala 455:27] - node _T_12986 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_12987 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_12988 = eq(_T_12987, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_12989 = and(_T_12986, _T_12988) @[el2_ifu_bp_ctl.scala 455:45] - node _T_12990 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_12991 = eq(_T_12990, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_12992 = or(_T_12991, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_12993 = and(_T_12989, _T_12992) @[el2_ifu_bp_ctl.scala 455:110] - node _T_12994 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_12995 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_12996 = eq(_T_12995, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_12997 = and(_T_12994, _T_12996) @[el2_ifu_bp_ctl.scala 456:22] - node _T_12998 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_12999 = eq(_T_12998, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13000 = or(_T_12999, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13001 = and(_T_12997, _T_13000) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13002 = or(_T_12993, _T_13001) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][11] <= _T_13002 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13003 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13004 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13005 = eq(_T_13004, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13006 = and(_T_13003, _T_13005) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13007 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13008 = eq(_T_13007, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13009 = or(_T_13008, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13010 = and(_T_13006, _T_13009) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13011 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13012 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13013 = eq(_T_13012, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13014 = and(_T_13011, _T_13013) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13015 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13016 = eq(_T_13015, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13017 = or(_T_13016, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13018 = and(_T_13014, _T_13017) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13019 = or(_T_13010, _T_13018) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][12] <= _T_13019 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13020 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13021 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13022 = eq(_T_13021, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13023 = and(_T_13020, _T_13022) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13024 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13025 = eq(_T_13024, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13026 = or(_T_13025, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13027 = and(_T_13023, _T_13026) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13028 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13029 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13030 = eq(_T_13029, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13031 = and(_T_13028, _T_13030) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13032 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13033 = eq(_T_13032, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13034 = or(_T_13033, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13035 = and(_T_13031, _T_13034) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13036 = or(_T_13027, _T_13035) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][13] <= _T_13036 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13037 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13038 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13039 = eq(_T_13038, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13040 = and(_T_13037, _T_13039) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13041 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13042 = eq(_T_13041, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13043 = or(_T_13042, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13044 = and(_T_13040, _T_13043) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13045 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13046 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13047 = eq(_T_13046, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13048 = and(_T_13045, _T_13047) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13049 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13050 = eq(_T_13049, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13051 = or(_T_13050, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13052 = and(_T_13048, _T_13051) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13053 = or(_T_13044, _T_13052) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][14] <= _T_13053 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13054 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13055 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13056 = eq(_T_13055, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13057 = and(_T_13054, _T_13056) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13058 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13059 = eq(_T_13058, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13060 = or(_T_13059, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13061 = and(_T_13057, _T_13060) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13062 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13063 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13064 = eq(_T_13063, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13065 = and(_T_13062, _T_13064) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13066 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13067 = eq(_T_13066, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13068 = or(_T_13067, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13069 = and(_T_13065, _T_13068) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13070 = or(_T_13061, _T_13069) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][6][15] <= _T_13070 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13071 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13072 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13073 = eq(_T_13072, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13074 = and(_T_13071, _T_13073) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13075 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13076 = eq(_T_13075, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13077 = or(_T_13076, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13078 = and(_T_13074, _T_13077) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13079 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13080 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13081 = eq(_T_13080, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13082 = and(_T_13079, _T_13081) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13083 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13084 = eq(_T_13083, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13085 = or(_T_13084, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13086 = and(_T_13082, _T_13085) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13087 = or(_T_13078, _T_13086) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][0] <= _T_13087 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13088 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13089 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13090 = eq(_T_13089, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13091 = and(_T_13088, _T_13090) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13092 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13093 = eq(_T_13092, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13094 = or(_T_13093, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13095 = and(_T_13091, _T_13094) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13096 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13097 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13098 = eq(_T_13097, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13099 = and(_T_13096, _T_13098) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13100 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13101 = eq(_T_13100, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13102 = or(_T_13101, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13103 = and(_T_13099, _T_13102) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13104 = or(_T_13095, _T_13103) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][1] <= _T_13104 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13105 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13106 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13107 = eq(_T_13106, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13108 = and(_T_13105, _T_13107) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13109 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13110 = eq(_T_13109, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13111 = or(_T_13110, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13112 = and(_T_13108, _T_13111) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13113 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13114 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13115 = eq(_T_13114, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13116 = and(_T_13113, _T_13115) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13117 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13118 = eq(_T_13117, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13119 = or(_T_13118, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13120 = and(_T_13116, _T_13119) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13121 = or(_T_13112, _T_13120) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][2] <= _T_13121 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13122 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13123 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13124 = eq(_T_13123, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13125 = and(_T_13122, _T_13124) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13126 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13127 = eq(_T_13126, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13128 = or(_T_13127, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13129 = and(_T_13125, _T_13128) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13130 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13131 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13132 = eq(_T_13131, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13133 = and(_T_13130, _T_13132) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13134 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13135 = eq(_T_13134, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13136 = or(_T_13135, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13137 = and(_T_13133, _T_13136) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13138 = or(_T_13129, _T_13137) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][3] <= _T_13138 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13139 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13140 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13141 = eq(_T_13140, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13142 = and(_T_13139, _T_13141) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13143 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13144 = eq(_T_13143, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13145 = or(_T_13144, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13146 = and(_T_13142, _T_13145) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13147 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13148 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13149 = eq(_T_13148, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13150 = and(_T_13147, _T_13149) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13151 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13152 = eq(_T_13151, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13153 = or(_T_13152, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13154 = and(_T_13150, _T_13153) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13155 = or(_T_13146, _T_13154) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][4] <= _T_13155 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13156 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13157 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13158 = eq(_T_13157, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13159 = and(_T_13156, _T_13158) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13160 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13161 = eq(_T_13160, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13162 = or(_T_13161, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13163 = and(_T_13159, _T_13162) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13164 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13165 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13166 = eq(_T_13165, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13167 = and(_T_13164, _T_13166) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13168 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13169 = eq(_T_13168, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13170 = or(_T_13169, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13171 = and(_T_13167, _T_13170) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13172 = or(_T_13163, _T_13171) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][5] <= _T_13172 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13173 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13174 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13175 = eq(_T_13174, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13176 = and(_T_13173, _T_13175) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13177 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13178 = eq(_T_13177, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13179 = or(_T_13178, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13180 = and(_T_13176, _T_13179) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13181 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13182 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13183 = eq(_T_13182, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13184 = and(_T_13181, _T_13183) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13185 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13186 = eq(_T_13185, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13187 = or(_T_13186, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13188 = and(_T_13184, _T_13187) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13189 = or(_T_13180, _T_13188) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][6] <= _T_13189 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13190 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13191 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13192 = eq(_T_13191, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13193 = and(_T_13190, _T_13192) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13194 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13195 = eq(_T_13194, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13196 = or(_T_13195, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13197 = and(_T_13193, _T_13196) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13198 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13199 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13200 = eq(_T_13199, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13201 = and(_T_13198, _T_13200) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13202 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13203 = eq(_T_13202, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13204 = or(_T_13203, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13205 = and(_T_13201, _T_13204) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13206 = or(_T_13197, _T_13205) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][7] <= _T_13206 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13207 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13208 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13209 = eq(_T_13208, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13210 = and(_T_13207, _T_13209) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13211 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13212 = eq(_T_13211, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13213 = or(_T_13212, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13214 = and(_T_13210, _T_13213) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13215 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13216 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13217 = eq(_T_13216, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13218 = and(_T_13215, _T_13217) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13219 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13220 = eq(_T_13219, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13221 = or(_T_13220, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13222 = and(_T_13218, _T_13221) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13223 = or(_T_13214, _T_13222) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][8] <= _T_13223 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13224 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13225 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13226 = eq(_T_13225, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13227 = and(_T_13224, _T_13226) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13228 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13229 = eq(_T_13228, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13230 = or(_T_13229, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13231 = and(_T_13227, _T_13230) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13232 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13233 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13234 = eq(_T_13233, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13235 = and(_T_13232, _T_13234) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13236 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13237 = eq(_T_13236, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13238 = or(_T_13237, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13239 = and(_T_13235, _T_13238) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13240 = or(_T_13231, _T_13239) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][9] <= _T_13240 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13241 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13242 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13243 = eq(_T_13242, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13244 = and(_T_13241, _T_13243) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13245 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13246 = eq(_T_13245, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13247 = or(_T_13246, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13248 = and(_T_13244, _T_13247) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13249 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13250 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13251 = eq(_T_13250, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13252 = and(_T_13249, _T_13251) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13253 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13254 = eq(_T_13253, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13255 = or(_T_13254, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13256 = and(_T_13252, _T_13255) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13257 = or(_T_13248, _T_13256) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][10] <= _T_13257 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13258 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13259 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13260 = eq(_T_13259, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13261 = and(_T_13258, _T_13260) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13262 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13263 = eq(_T_13262, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13264 = or(_T_13263, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13265 = and(_T_13261, _T_13264) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13266 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13267 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13268 = eq(_T_13267, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13269 = and(_T_13266, _T_13268) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13270 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13271 = eq(_T_13270, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13272 = or(_T_13271, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13273 = and(_T_13269, _T_13272) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13274 = or(_T_13265, _T_13273) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][11] <= _T_13274 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13275 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13276 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13277 = eq(_T_13276, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13278 = and(_T_13275, _T_13277) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13279 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13280 = eq(_T_13279, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13281 = or(_T_13280, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13282 = and(_T_13278, _T_13281) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13283 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13284 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13285 = eq(_T_13284, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13286 = and(_T_13283, _T_13285) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13287 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13288 = eq(_T_13287, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13289 = or(_T_13288, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13290 = and(_T_13286, _T_13289) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13291 = or(_T_13282, _T_13290) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][12] <= _T_13291 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13292 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13293 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13294 = eq(_T_13293, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13295 = and(_T_13292, _T_13294) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13296 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13297 = eq(_T_13296, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13298 = or(_T_13297, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13299 = and(_T_13295, _T_13298) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13300 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13301 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13302 = eq(_T_13301, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13303 = and(_T_13300, _T_13302) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13304 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13305 = eq(_T_13304, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13306 = or(_T_13305, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13307 = and(_T_13303, _T_13306) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13308 = or(_T_13299, _T_13307) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][13] <= _T_13308 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13309 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13310 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13311 = eq(_T_13310, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13312 = and(_T_13309, _T_13311) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13313 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13314 = eq(_T_13313, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13315 = or(_T_13314, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13316 = and(_T_13312, _T_13315) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13317 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13318 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13319 = eq(_T_13318, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13320 = and(_T_13317, _T_13319) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13321 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13322 = eq(_T_13321, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13323 = or(_T_13322, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13324 = and(_T_13320, _T_13323) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13325 = or(_T_13316, _T_13324) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][14] <= _T_13325 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13326 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13327 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13328 = eq(_T_13327, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13329 = and(_T_13326, _T_13328) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13330 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13331 = eq(_T_13330, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13332 = or(_T_13331, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13333 = and(_T_13329, _T_13332) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13334 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13335 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13336 = eq(_T_13335, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13337 = and(_T_13334, _T_13336) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13338 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13339 = eq(_T_13338, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13340 = or(_T_13339, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13341 = and(_T_13337, _T_13340) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13342 = or(_T_13333, _T_13341) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][7][15] <= _T_13342 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13343 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13344 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13345 = eq(_T_13344, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13346 = and(_T_13343, _T_13345) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13347 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13348 = eq(_T_13347, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13349 = or(_T_13348, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13350 = and(_T_13346, _T_13349) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13351 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13352 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13353 = eq(_T_13352, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13354 = and(_T_13351, _T_13353) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13355 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13356 = eq(_T_13355, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13357 = or(_T_13356, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13358 = and(_T_13354, _T_13357) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13359 = or(_T_13350, _T_13358) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][0] <= _T_13359 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13360 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13361 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13362 = eq(_T_13361, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13363 = and(_T_13360, _T_13362) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13364 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13365 = eq(_T_13364, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13366 = or(_T_13365, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13367 = and(_T_13363, _T_13366) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13368 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13369 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13370 = eq(_T_13369, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13371 = and(_T_13368, _T_13370) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13372 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13373 = eq(_T_13372, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13374 = or(_T_13373, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13375 = and(_T_13371, _T_13374) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13376 = or(_T_13367, _T_13375) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][1] <= _T_13376 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13377 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13378 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13379 = eq(_T_13378, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13380 = and(_T_13377, _T_13379) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13381 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13382 = eq(_T_13381, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13383 = or(_T_13382, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13384 = and(_T_13380, _T_13383) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13385 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13386 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13387 = eq(_T_13386, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13388 = and(_T_13385, _T_13387) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13389 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13390 = eq(_T_13389, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13391 = or(_T_13390, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13392 = and(_T_13388, _T_13391) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13393 = or(_T_13384, _T_13392) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][2] <= _T_13393 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13394 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13395 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13396 = eq(_T_13395, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13397 = and(_T_13394, _T_13396) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13398 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13399 = eq(_T_13398, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13400 = or(_T_13399, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13401 = and(_T_13397, _T_13400) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13402 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13403 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13404 = eq(_T_13403, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13405 = and(_T_13402, _T_13404) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13406 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13407 = eq(_T_13406, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13408 = or(_T_13407, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13409 = and(_T_13405, _T_13408) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13410 = or(_T_13401, _T_13409) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][3] <= _T_13410 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13411 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13412 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13413 = eq(_T_13412, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13414 = and(_T_13411, _T_13413) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13415 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13416 = eq(_T_13415, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13417 = or(_T_13416, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13418 = and(_T_13414, _T_13417) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13419 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13420 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13421 = eq(_T_13420, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13422 = and(_T_13419, _T_13421) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13423 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13424 = eq(_T_13423, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13425 = or(_T_13424, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13426 = and(_T_13422, _T_13425) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13427 = or(_T_13418, _T_13426) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][4] <= _T_13427 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13428 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13429 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13430 = eq(_T_13429, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13431 = and(_T_13428, _T_13430) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13432 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13433 = eq(_T_13432, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13434 = or(_T_13433, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13435 = and(_T_13431, _T_13434) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13436 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13437 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13438 = eq(_T_13437, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13439 = and(_T_13436, _T_13438) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13440 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13441 = eq(_T_13440, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13442 = or(_T_13441, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13443 = and(_T_13439, _T_13442) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13444 = or(_T_13435, _T_13443) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][5] <= _T_13444 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13445 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13446 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13447 = eq(_T_13446, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13448 = and(_T_13445, _T_13447) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13449 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13450 = eq(_T_13449, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13451 = or(_T_13450, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13452 = and(_T_13448, _T_13451) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13453 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13454 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13455 = eq(_T_13454, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13456 = and(_T_13453, _T_13455) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13457 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13458 = eq(_T_13457, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13459 = or(_T_13458, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13460 = and(_T_13456, _T_13459) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13461 = or(_T_13452, _T_13460) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][6] <= _T_13461 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13462 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13463 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13464 = eq(_T_13463, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13465 = and(_T_13462, _T_13464) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13466 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13467 = eq(_T_13466, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13468 = or(_T_13467, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13469 = and(_T_13465, _T_13468) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13470 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13471 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13472 = eq(_T_13471, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13473 = and(_T_13470, _T_13472) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13474 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13475 = eq(_T_13474, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13476 = or(_T_13475, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13477 = and(_T_13473, _T_13476) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13478 = or(_T_13469, _T_13477) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][7] <= _T_13478 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13479 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13480 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13481 = eq(_T_13480, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13482 = and(_T_13479, _T_13481) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13483 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13484 = eq(_T_13483, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13485 = or(_T_13484, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13486 = and(_T_13482, _T_13485) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13487 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13488 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13489 = eq(_T_13488, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13490 = and(_T_13487, _T_13489) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13491 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13492 = eq(_T_13491, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13493 = or(_T_13492, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13494 = and(_T_13490, _T_13493) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13495 = or(_T_13486, _T_13494) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][8] <= _T_13495 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13496 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13497 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13498 = eq(_T_13497, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13499 = and(_T_13496, _T_13498) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13500 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13501 = eq(_T_13500, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13502 = or(_T_13501, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13503 = and(_T_13499, _T_13502) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13504 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13505 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13506 = eq(_T_13505, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13507 = and(_T_13504, _T_13506) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13508 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13509 = eq(_T_13508, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13510 = or(_T_13509, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13511 = and(_T_13507, _T_13510) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13512 = or(_T_13503, _T_13511) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][9] <= _T_13512 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13513 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13514 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13515 = eq(_T_13514, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13516 = and(_T_13513, _T_13515) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13517 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13518 = eq(_T_13517, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13519 = or(_T_13518, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13520 = and(_T_13516, _T_13519) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13521 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13522 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13523 = eq(_T_13522, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13524 = and(_T_13521, _T_13523) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13525 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13526 = eq(_T_13525, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13527 = or(_T_13526, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13528 = and(_T_13524, _T_13527) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13529 = or(_T_13520, _T_13528) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][10] <= _T_13529 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13530 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13531 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13532 = eq(_T_13531, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13533 = and(_T_13530, _T_13532) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13534 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13535 = eq(_T_13534, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13536 = or(_T_13535, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13537 = and(_T_13533, _T_13536) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13538 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13539 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13540 = eq(_T_13539, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13541 = and(_T_13538, _T_13540) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13542 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13543 = eq(_T_13542, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13544 = or(_T_13543, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13545 = and(_T_13541, _T_13544) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13546 = or(_T_13537, _T_13545) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][11] <= _T_13546 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13547 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13548 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13549 = eq(_T_13548, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13550 = and(_T_13547, _T_13549) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13551 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13552 = eq(_T_13551, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13553 = or(_T_13552, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13554 = and(_T_13550, _T_13553) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13555 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13556 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13557 = eq(_T_13556, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13558 = and(_T_13555, _T_13557) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13559 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13560 = eq(_T_13559, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13561 = or(_T_13560, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13562 = and(_T_13558, _T_13561) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13563 = or(_T_13554, _T_13562) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][12] <= _T_13563 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13564 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13565 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13566 = eq(_T_13565, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13567 = and(_T_13564, _T_13566) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13568 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13569 = eq(_T_13568, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13570 = or(_T_13569, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13571 = and(_T_13567, _T_13570) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13572 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13573 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13574 = eq(_T_13573, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13575 = and(_T_13572, _T_13574) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13576 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13577 = eq(_T_13576, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13578 = or(_T_13577, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13579 = and(_T_13575, _T_13578) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13580 = or(_T_13571, _T_13579) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][13] <= _T_13580 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13581 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13582 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13583 = eq(_T_13582, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13584 = and(_T_13581, _T_13583) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13585 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13586 = eq(_T_13585, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13587 = or(_T_13586, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13588 = and(_T_13584, _T_13587) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13589 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13590 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13591 = eq(_T_13590, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13592 = and(_T_13589, _T_13591) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13593 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13594 = eq(_T_13593, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13595 = or(_T_13594, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13596 = and(_T_13592, _T_13595) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13597 = or(_T_13588, _T_13596) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][14] <= _T_13597 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13598 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13599 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13600 = eq(_T_13599, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13601 = and(_T_13598, _T_13600) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13602 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13603 = eq(_T_13602, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13604 = or(_T_13603, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13605 = and(_T_13601, _T_13604) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13606 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13607 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13608 = eq(_T_13607, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13609 = and(_T_13606, _T_13608) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13610 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13611 = eq(_T_13610, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13612 = or(_T_13611, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13613 = and(_T_13609, _T_13612) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13614 = or(_T_13605, _T_13613) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][8][15] <= _T_13614 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13615 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13616 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13617 = eq(_T_13616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13618 = and(_T_13615, _T_13617) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13619 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13620 = eq(_T_13619, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13621 = or(_T_13620, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13622 = and(_T_13618, _T_13621) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13623 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13624 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13625 = eq(_T_13624, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13626 = and(_T_13623, _T_13625) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13627 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13628 = eq(_T_13627, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13629 = or(_T_13628, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13630 = and(_T_13626, _T_13629) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13631 = or(_T_13622, _T_13630) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][0] <= _T_13631 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13632 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13633 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13634 = eq(_T_13633, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13635 = and(_T_13632, _T_13634) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13636 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13637 = eq(_T_13636, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13638 = or(_T_13637, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13639 = and(_T_13635, _T_13638) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13640 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13641 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13642 = eq(_T_13641, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13643 = and(_T_13640, _T_13642) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13644 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13645 = eq(_T_13644, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13646 = or(_T_13645, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13647 = and(_T_13643, _T_13646) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13648 = or(_T_13639, _T_13647) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][1] <= _T_13648 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13649 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13650 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13651 = eq(_T_13650, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13652 = and(_T_13649, _T_13651) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13653 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13654 = eq(_T_13653, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13655 = or(_T_13654, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13656 = and(_T_13652, _T_13655) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13657 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13658 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13659 = eq(_T_13658, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13660 = and(_T_13657, _T_13659) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13661 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13662 = eq(_T_13661, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13663 = or(_T_13662, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13664 = and(_T_13660, _T_13663) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13665 = or(_T_13656, _T_13664) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][2] <= _T_13665 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13666 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13667 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13668 = eq(_T_13667, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13669 = and(_T_13666, _T_13668) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13670 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13671 = eq(_T_13670, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13672 = or(_T_13671, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13673 = and(_T_13669, _T_13672) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13674 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13675 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13676 = eq(_T_13675, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13677 = and(_T_13674, _T_13676) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13678 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13679 = eq(_T_13678, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13680 = or(_T_13679, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13681 = and(_T_13677, _T_13680) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13682 = or(_T_13673, _T_13681) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][3] <= _T_13682 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13683 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13684 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13685 = eq(_T_13684, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13686 = and(_T_13683, _T_13685) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13687 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13688 = eq(_T_13687, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13689 = or(_T_13688, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13690 = and(_T_13686, _T_13689) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13691 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13692 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13693 = eq(_T_13692, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13694 = and(_T_13691, _T_13693) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13695 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13696 = eq(_T_13695, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13697 = or(_T_13696, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13698 = and(_T_13694, _T_13697) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13699 = or(_T_13690, _T_13698) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][4] <= _T_13699 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13700 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13701 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13702 = eq(_T_13701, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13703 = and(_T_13700, _T_13702) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13704 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13705 = eq(_T_13704, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13706 = or(_T_13705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13707 = and(_T_13703, _T_13706) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13708 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13709 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13710 = eq(_T_13709, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13711 = and(_T_13708, _T_13710) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13712 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13713 = eq(_T_13712, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13714 = or(_T_13713, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13715 = and(_T_13711, _T_13714) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13716 = or(_T_13707, _T_13715) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][5] <= _T_13716 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13717 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13718 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13719 = eq(_T_13718, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13720 = and(_T_13717, _T_13719) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13721 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13722 = eq(_T_13721, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13723 = or(_T_13722, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13724 = and(_T_13720, _T_13723) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13725 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13726 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13727 = eq(_T_13726, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13728 = and(_T_13725, _T_13727) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13729 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13730 = eq(_T_13729, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13731 = or(_T_13730, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13732 = and(_T_13728, _T_13731) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13733 = or(_T_13724, _T_13732) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][6] <= _T_13733 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13734 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13735 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13736 = eq(_T_13735, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13737 = and(_T_13734, _T_13736) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13738 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13739 = eq(_T_13738, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13740 = or(_T_13739, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13741 = and(_T_13737, _T_13740) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13742 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13743 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13744 = eq(_T_13743, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13745 = and(_T_13742, _T_13744) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13746 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13747 = eq(_T_13746, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13748 = or(_T_13747, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13749 = and(_T_13745, _T_13748) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13750 = or(_T_13741, _T_13749) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][7] <= _T_13750 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13751 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13752 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13753 = eq(_T_13752, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13754 = and(_T_13751, _T_13753) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13755 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13756 = eq(_T_13755, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13757 = or(_T_13756, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13758 = and(_T_13754, _T_13757) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13759 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13760 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13761 = eq(_T_13760, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13762 = and(_T_13759, _T_13761) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13763 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13764 = eq(_T_13763, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13765 = or(_T_13764, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13766 = and(_T_13762, _T_13765) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13767 = or(_T_13758, _T_13766) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][8] <= _T_13767 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13768 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13769 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13770 = eq(_T_13769, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13771 = and(_T_13768, _T_13770) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13772 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13773 = eq(_T_13772, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13774 = or(_T_13773, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13775 = and(_T_13771, _T_13774) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13776 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13777 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13778 = eq(_T_13777, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13779 = and(_T_13776, _T_13778) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13780 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13781 = eq(_T_13780, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13782 = or(_T_13781, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13783 = and(_T_13779, _T_13782) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13784 = or(_T_13775, _T_13783) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][9] <= _T_13784 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13785 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13786 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13787 = eq(_T_13786, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13788 = and(_T_13785, _T_13787) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13789 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13790 = eq(_T_13789, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13791 = or(_T_13790, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13792 = and(_T_13788, _T_13791) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13793 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13794 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13795 = eq(_T_13794, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13796 = and(_T_13793, _T_13795) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13797 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13798 = eq(_T_13797, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13799 = or(_T_13798, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13800 = and(_T_13796, _T_13799) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13801 = or(_T_13792, _T_13800) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][10] <= _T_13801 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13802 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13803 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13804 = eq(_T_13803, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13805 = and(_T_13802, _T_13804) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13806 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13807 = eq(_T_13806, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13808 = or(_T_13807, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13809 = and(_T_13805, _T_13808) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13810 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13811 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13812 = eq(_T_13811, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13813 = and(_T_13810, _T_13812) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13814 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13815 = eq(_T_13814, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13816 = or(_T_13815, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13817 = and(_T_13813, _T_13816) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13818 = or(_T_13809, _T_13817) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][11] <= _T_13818 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13819 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13820 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13821 = eq(_T_13820, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13822 = and(_T_13819, _T_13821) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13823 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13824 = eq(_T_13823, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13825 = or(_T_13824, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13826 = and(_T_13822, _T_13825) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13827 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13828 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13829 = eq(_T_13828, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13830 = and(_T_13827, _T_13829) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13831 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13832 = eq(_T_13831, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13833 = or(_T_13832, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13834 = and(_T_13830, _T_13833) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13835 = or(_T_13826, _T_13834) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][12] <= _T_13835 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13836 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13837 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13838 = eq(_T_13837, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13839 = and(_T_13836, _T_13838) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13840 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13841 = eq(_T_13840, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13842 = or(_T_13841, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13843 = and(_T_13839, _T_13842) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13844 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13845 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13846 = eq(_T_13845, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13847 = and(_T_13844, _T_13846) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13848 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13849 = eq(_T_13848, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13850 = or(_T_13849, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13851 = and(_T_13847, _T_13850) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13852 = or(_T_13843, _T_13851) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][13] <= _T_13852 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13853 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13854 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13855 = eq(_T_13854, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13856 = and(_T_13853, _T_13855) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13857 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13858 = eq(_T_13857, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13859 = or(_T_13858, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13860 = and(_T_13856, _T_13859) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13861 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13862 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13863 = eq(_T_13862, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13864 = and(_T_13861, _T_13863) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13865 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13866 = eq(_T_13865, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13867 = or(_T_13866, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13868 = and(_T_13864, _T_13867) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13869 = or(_T_13860, _T_13868) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][14] <= _T_13869 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13870 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13871 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13872 = eq(_T_13871, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13873 = and(_T_13870, _T_13872) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13874 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13875 = eq(_T_13874, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13876 = or(_T_13875, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13877 = and(_T_13873, _T_13876) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13878 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13879 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13880 = eq(_T_13879, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13881 = and(_T_13878, _T_13880) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13882 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13883 = eq(_T_13882, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13884 = or(_T_13883, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13885 = and(_T_13881, _T_13884) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13886 = or(_T_13877, _T_13885) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][9][15] <= _T_13886 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13887 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13888 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13889 = eq(_T_13888, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13890 = and(_T_13887, _T_13889) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13891 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13892 = eq(_T_13891, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13893 = or(_T_13892, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13894 = and(_T_13890, _T_13893) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13895 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13896 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13897 = eq(_T_13896, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13898 = and(_T_13895, _T_13897) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13899 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13900 = eq(_T_13899, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13901 = or(_T_13900, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13902 = and(_T_13898, _T_13901) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13903 = or(_T_13894, _T_13902) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][0] <= _T_13903 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13904 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13905 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13906 = eq(_T_13905, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13907 = and(_T_13904, _T_13906) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13908 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13909 = eq(_T_13908, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13910 = or(_T_13909, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13911 = and(_T_13907, _T_13910) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13912 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13913 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13914 = eq(_T_13913, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13915 = and(_T_13912, _T_13914) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13916 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13917 = eq(_T_13916, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13918 = or(_T_13917, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13919 = and(_T_13915, _T_13918) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13920 = or(_T_13911, _T_13919) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][1] <= _T_13920 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13921 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13922 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13923 = eq(_T_13922, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13924 = and(_T_13921, _T_13923) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13925 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13926 = eq(_T_13925, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13927 = or(_T_13926, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13928 = and(_T_13924, _T_13927) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13929 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13930 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13931 = eq(_T_13930, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13932 = and(_T_13929, _T_13931) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13933 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13934 = eq(_T_13933, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13935 = or(_T_13934, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13936 = and(_T_13932, _T_13935) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13937 = or(_T_13928, _T_13936) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][2] <= _T_13937 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13938 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13939 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13940 = eq(_T_13939, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13941 = and(_T_13938, _T_13940) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13942 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13943 = eq(_T_13942, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13944 = or(_T_13943, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13945 = and(_T_13941, _T_13944) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13946 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13947 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13948 = eq(_T_13947, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13949 = and(_T_13946, _T_13948) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13950 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13951 = eq(_T_13950, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13952 = or(_T_13951, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13953 = and(_T_13949, _T_13952) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13954 = or(_T_13945, _T_13953) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][3] <= _T_13954 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13955 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13956 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13957 = eq(_T_13956, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13958 = and(_T_13955, _T_13957) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13959 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13960 = eq(_T_13959, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13961 = or(_T_13960, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13962 = and(_T_13958, _T_13961) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13963 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13964 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13965 = eq(_T_13964, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13966 = and(_T_13963, _T_13965) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13967 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13968 = eq(_T_13967, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13969 = or(_T_13968, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13970 = and(_T_13966, _T_13969) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13971 = or(_T_13962, _T_13970) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][4] <= _T_13971 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13972 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13973 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13974 = eq(_T_13973, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13975 = and(_T_13972, _T_13974) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13976 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13977 = eq(_T_13976, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13978 = or(_T_13977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13979 = and(_T_13975, _T_13978) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13980 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13981 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13982 = eq(_T_13981, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_13983 = and(_T_13980, _T_13982) @[el2_ifu_bp_ctl.scala 456:22] - node _T_13984 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_13985 = eq(_T_13984, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_13986 = or(_T_13985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_13987 = and(_T_13983, _T_13986) @[el2_ifu_bp_ctl.scala 456:87] - node _T_13988 = or(_T_13979, _T_13987) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][5] <= _T_13988 @[el2_ifu_bp_ctl.scala 455:27] - node _T_13989 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_13990 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_13991 = eq(_T_13990, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_13992 = and(_T_13989, _T_13991) @[el2_ifu_bp_ctl.scala 455:45] - node _T_13993 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_13994 = eq(_T_13993, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_13995 = or(_T_13994, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_13996 = and(_T_13992, _T_13995) @[el2_ifu_bp_ctl.scala 455:110] - node _T_13997 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_13998 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_13999 = eq(_T_13998, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14000 = and(_T_13997, _T_13999) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14001 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14002 = eq(_T_14001, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14003 = or(_T_14002, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14004 = and(_T_14000, _T_14003) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14005 = or(_T_13996, _T_14004) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][6] <= _T_14005 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14006 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14007 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14008 = eq(_T_14007, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14009 = and(_T_14006, _T_14008) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14010 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14011 = eq(_T_14010, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14012 = or(_T_14011, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14013 = and(_T_14009, _T_14012) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14014 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14015 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14016 = eq(_T_14015, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14017 = and(_T_14014, _T_14016) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14018 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14019 = eq(_T_14018, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14020 = or(_T_14019, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14021 = and(_T_14017, _T_14020) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14022 = or(_T_14013, _T_14021) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][7] <= _T_14022 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14023 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14024 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14025 = eq(_T_14024, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14026 = and(_T_14023, _T_14025) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14027 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14028 = eq(_T_14027, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14029 = or(_T_14028, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14030 = and(_T_14026, _T_14029) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14031 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14032 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14033 = eq(_T_14032, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14034 = and(_T_14031, _T_14033) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14035 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14036 = eq(_T_14035, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14037 = or(_T_14036, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14038 = and(_T_14034, _T_14037) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14039 = or(_T_14030, _T_14038) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][8] <= _T_14039 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14040 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14041 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14042 = eq(_T_14041, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14043 = and(_T_14040, _T_14042) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14044 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14045 = eq(_T_14044, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14046 = or(_T_14045, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14047 = and(_T_14043, _T_14046) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14048 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14049 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14050 = eq(_T_14049, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14051 = and(_T_14048, _T_14050) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14052 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14053 = eq(_T_14052, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14054 = or(_T_14053, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14055 = and(_T_14051, _T_14054) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14056 = or(_T_14047, _T_14055) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][9] <= _T_14056 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14057 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14058 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14059 = eq(_T_14058, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14060 = and(_T_14057, _T_14059) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14061 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14062 = eq(_T_14061, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14063 = or(_T_14062, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14064 = and(_T_14060, _T_14063) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14065 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14066 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14067 = eq(_T_14066, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14068 = and(_T_14065, _T_14067) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14069 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14070 = eq(_T_14069, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14071 = or(_T_14070, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14072 = and(_T_14068, _T_14071) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14073 = or(_T_14064, _T_14072) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][10] <= _T_14073 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14074 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14075 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14076 = eq(_T_14075, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14077 = and(_T_14074, _T_14076) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14078 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14079 = eq(_T_14078, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14080 = or(_T_14079, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14081 = and(_T_14077, _T_14080) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14082 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14083 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14084 = eq(_T_14083, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14085 = and(_T_14082, _T_14084) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14086 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14087 = eq(_T_14086, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14088 = or(_T_14087, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14089 = and(_T_14085, _T_14088) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14090 = or(_T_14081, _T_14089) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][11] <= _T_14090 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14091 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14092 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14093 = eq(_T_14092, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14094 = and(_T_14091, _T_14093) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14095 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14096 = eq(_T_14095, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14097 = or(_T_14096, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14098 = and(_T_14094, _T_14097) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14099 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14100 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14101 = eq(_T_14100, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14102 = and(_T_14099, _T_14101) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14103 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14104 = eq(_T_14103, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14105 = or(_T_14104, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14106 = and(_T_14102, _T_14105) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14107 = or(_T_14098, _T_14106) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][12] <= _T_14107 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14108 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14109 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14110 = eq(_T_14109, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14111 = and(_T_14108, _T_14110) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14112 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14113 = eq(_T_14112, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14114 = or(_T_14113, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14115 = and(_T_14111, _T_14114) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14116 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14117 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14118 = eq(_T_14117, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14119 = and(_T_14116, _T_14118) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14120 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14121 = eq(_T_14120, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14122 = or(_T_14121, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14123 = and(_T_14119, _T_14122) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14124 = or(_T_14115, _T_14123) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][13] <= _T_14124 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14125 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14126 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14127 = eq(_T_14126, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14128 = and(_T_14125, _T_14127) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14129 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14130 = eq(_T_14129, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14131 = or(_T_14130, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14132 = and(_T_14128, _T_14131) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14133 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14134 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14135 = eq(_T_14134, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14136 = and(_T_14133, _T_14135) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14137 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14138 = eq(_T_14137, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14139 = or(_T_14138, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14140 = and(_T_14136, _T_14139) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14141 = or(_T_14132, _T_14140) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][14] <= _T_14141 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14142 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14143 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14144 = eq(_T_14143, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14145 = and(_T_14142, _T_14144) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14146 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14147 = eq(_T_14146, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14148 = or(_T_14147, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14149 = and(_T_14145, _T_14148) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14150 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14151 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14152 = eq(_T_14151, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14153 = and(_T_14150, _T_14152) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14154 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14155 = eq(_T_14154, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14156 = or(_T_14155, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14157 = and(_T_14153, _T_14156) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14158 = or(_T_14149, _T_14157) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][10][15] <= _T_14158 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14159 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14160 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14161 = eq(_T_14160, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14162 = and(_T_14159, _T_14161) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14163 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14164 = eq(_T_14163, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14165 = or(_T_14164, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14166 = and(_T_14162, _T_14165) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14167 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14168 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14169 = eq(_T_14168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14170 = and(_T_14167, _T_14169) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14171 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14172 = eq(_T_14171, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14173 = or(_T_14172, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14174 = and(_T_14170, _T_14173) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14175 = or(_T_14166, _T_14174) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][0] <= _T_14175 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14176 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14177 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14178 = eq(_T_14177, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14179 = and(_T_14176, _T_14178) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14180 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14181 = eq(_T_14180, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14182 = or(_T_14181, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14183 = and(_T_14179, _T_14182) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14184 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14185 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14186 = eq(_T_14185, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14187 = and(_T_14184, _T_14186) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14188 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14189 = eq(_T_14188, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14190 = or(_T_14189, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14191 = and(_T_14187, _T_14190) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14192 = or(_T_14183, _T_14191) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][1] <= _T_14192 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14193 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14194 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14195 = eq(_T_14194, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14196 = and(_T_14193, _T_14195) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14197 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14198 = eq(_T_14197, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14199 = or(_T_14198, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14200 = and(_T_14196, _T_14199) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14201 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14202 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14203 = eq(_T_14202, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14204 = and(_T_14201, _T_14203) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14205 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14206 = eq(_T_14205, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14207 = or(_T_14206, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14208 = and(_T_14204, _T_14207) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14209 = or(_T_14200, _T_14208) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][2] <= _T_14209 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14210 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14211 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14212 = eq(_T_14211, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14213 = and(_T_14210, _T_14212) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14214 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14215 = eq(_T_14214, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14216 = or(_T_14215, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14217 = and(_T_14213, _T_14216) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14218 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14219 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14220 = eq(_T_14219, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14221 = and(_T_14218, _T_14220) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14222 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14223 = eq(_T_14222, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14224 = or(_T_14223, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14225 = and(_T_14221, _T_14224) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14226 = or(_T_14217, _T_14225) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][3] <= _T_14226 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14227 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14228 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14229 = eq(_T_14228, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14230 = and(_T_14227, _T_14229) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14231 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14232 = eq(_T_14231, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14233 = or(_T_14232, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14234 = and(_T_14230, _T_14233) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14235 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14236 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14237 = eq(_T_14236, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14238 = and(_T_14235, _T_14237) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14239 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14240 = eq(_T_14239, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14241 = or(_T_14240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14242 = and(_T_14238, _T_14241) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14243 = or(_T_14234, _T_14242) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][4] <= _T_14243 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14244 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14245 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14246 = eq(_T_14245, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14247 = and(_T_14244, _T_14246) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14248 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14249 = eq(_T_14248, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14250 = or(_T_14249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14251 = and(_T_14247, _T_14250) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14252 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14253 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14254 = eq(_T_14253, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14255 = and(_T_14252, _T_14254) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14256 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14257 = eq(_T_14256, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14258 = or(_T_14257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14259 = and(_T_14255, _T_14258) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14260 = or(_T_14251, _T_14259) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][5] <= _T_14260 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14261 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14262 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14263 = eq(_T_14262, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14264 = and(_T_14261, _T_14263) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14265 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14266 = eq(_T_14265, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14267 = or(_T_14266, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14268 = and(_T_14264, _T_14267) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14269 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14270 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14271 = eq(_T_14270, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14272 = and(_T_14269, _T_14271) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14273 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14274 = eq(_T_14273, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14275 = or(_T_14274, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14276 = and(_T_14272, _T_14275) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14277 = or(_T_14268, _T_14276) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][6] <= _T_14277 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14278 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14279 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14280 = eq(_T_14279, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14281 = and(_T_14278, _T_14280) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14282 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14283 = eq(_T_14282, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14284 = or(_T_14283, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14285 = and(_T_14281, _T_14284) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14286 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14287 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14288 = eq(_T_14287, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14289 = and(_T_14286, _T_14288) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14290 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14291 = eq(_T_14290, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14292 = or(_T_14291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14293 = and(_T_14289, _T_14292) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14294 = or(_T_14285, _T_14293) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][7] <= _T_14294 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14295 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14296 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14297 = eq(_T_14296, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14298 = and(_T_14295, _T_14297) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14299 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14300 = eq(_T_14299, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14301 = or(_T_14300, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14302 = and(_T_14298, _T_14301) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14303 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14304 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14305 = eq(_T_14304, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14306 = and(_T_14303, _T_14305) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14307 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14308 = eq(_T_14307, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14309 = or(_T_14308, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14310 = and(_T_14306, _T_14309) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14311 = or(_T_14302, _T_14310) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][8] <= _T_14311 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14312 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14313 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14314 = eq(_T_14313, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14315 = and(_T_14312, _T_14314) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14316 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14317 = eq(_T_14316, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14318 = or(_T_14317, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14319 = and(_T_14315, _T_14318) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14320 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14321 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14322 = eq(_T_14321, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14323 = and(_T_14320, _T_14322) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14324 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14325 = eq(_T_14324, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14326 = or(_T_14325, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14327 = and(_T_14323, _T_14326) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14328 = or(_T_14319, _T_14327) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][9] <= _T_14328 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14329 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14330 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14331 = eq(_T_14330, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14332 = and(_T_14329, _T_14331) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14333 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14334 = eq(_T_14333, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14335 = or(_T_14334, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14336 = and(_T_14332, _T_14335) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14337 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14338 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14339 = eq(_T_14338, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14340 = and(_T_14337, _T_14339) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14341 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14342 = eq(_T_14341, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14343 = or(_T_14342, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14344 = and(_T_14340, _T_14343) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14345 = or(_T_14336, _T_14344) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][10] <= _T_14345 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14346 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14347 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14348 = eq(_T_14347, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14349 = and(_T_14346, _T_14348) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14350 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14351 = eq(_T_14350, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14352 = or(_T_14351, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14353 = and(_T_14349, _T_14352) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14354 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14355 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14356 = eq(_T_14355, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14357 = and(_T_14354, _T_14356) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14358 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14359 = eq(_T_14358, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14360 = or(_T_14359, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14361 = and(_T_14357, _T_14360) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14362 = or(_T_14353, _T_14361) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][11] <= _T_14362 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14363 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14364 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14365 = eq(_T_14364, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14366 = and(_T_14363, _T_14365) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14367 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14368 = eq(_T_14367, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14369 = or(_T_14368, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14370 = and(_T_14366, _T_14369) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14371 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14372 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14373 = eq(_T_14372, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14374 = and(_T_14371, _T_14373) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14375 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14376 = eq(_T_14375, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14377 = or(_T_14376, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14378 = and(_T_14374, _T_14377) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14379 = or(_T_14370, _T_14378) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][12] <= _T_14379 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14380 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14381 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14382 = eq(_T_14381, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14383 = and(_T_14380, _T_14382) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14384 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14385 = eq(_T_14384, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14386 = or(_T_14385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14387 = and(_T_14383, _T_14386) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14388 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14389 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14390 = eq(_T_14389, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14391 = and(_T_14388, _T_14390) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14392 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14393 = eq(_T_14392, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14394 = or(_T_14393, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14395 = and(_T_14391, _T_14394) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14396 = or(_T_14387, _T_14395) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][13] <= _T_14396 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14397 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14398 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14399 = eq(_T_14398, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14400 = and(_T_14397, _T_14399) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14401 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14402 = eq(_T_14401, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14403 = or(_T_14402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14404 = and(_T_14400, _T_14403) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14405 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14406 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14407 = eq(_T_14406, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14408 = and(_T_14405, _T_14407) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14409 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14410 = eq(_T_14409, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14411 = or(_T_14410, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14412 = and(_T_14408, _T_14411) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14413 = or(_T_14404, _T_14412) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][14] <= _T_14413 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14414 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14415 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14416 = eq(_T_14415, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14417 = and(_T_14414, _T_14416) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14418 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14419 = eq(_T_14418, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14420 = or(_T_14419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14421 = and(_T_14417, _T_14420) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14422 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14423 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14424 = eq(_T_14423, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14425 = and(_T_14422, _T_14424) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14426 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14427 = eq(_T_14426, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14428 = or(_T_14427, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14429 = and(_T_14425, _T_14428) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14430 = or(_T_14421, _T_14429) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][11][15] <= _T_14430 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14431 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14432 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14433 = eq(_T_14432, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14434 = and(_T_14431, _T_14433) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14435 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14436 = eq(_T_14435, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14437 = or(_T_14436, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14438 = and(_T_14434, _T_14437) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14439 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14440 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14441 = eq(_T_14440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14442 = and(_T_14439, _T_14441) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14443 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14444 = eq(_T_14443, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14445 = or(_T_14444, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14446 = and(_T_14442, _T_14445) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14447 = or(_T_14438, _T_14446) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][0] <= _T_14447 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14448 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14449 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14450 = eq(_T_14449, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14451 = and(_T_14448, _T_14450) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14452 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14453 = eq(_T_14452, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14454 = or(_T_14453, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14455 = and(_T_14451, _T_14454) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14456 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14457 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14458 = eq(_T_14457, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14459 = and(_T_14456, _T_14458) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14460 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14461 = eq(_T_14460, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14462 = or(_T_14461, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14463 = and(_T_14459, _T_14462) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14464 = or(_T_14455, _T_14463) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][1] <= _T_14464 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14465 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14466 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14467 = eq(_T_14466, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14468 = and(_T_14465, _T_14467) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14469 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14470 = eq(_T_14469, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14471 = or(_T_14470, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14472 = and(_T_14468, _T_14471) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14473 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14474 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14475 = eq(_T_14474, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14476 = and(_T_14473, _T_14475) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14477 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14478 = eq(_T_14477, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14479 = or(_T_14478, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14480 = and(_T_14476, _T_14479) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14481 = or(_T_14472, _T_14480) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][2] <= _T_14481 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14482 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14483 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14484 = eq(_T_14483, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14485 = and(_T_14482, _T_14484) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14486 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14487 = eq(_T_14486, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14488 = or(_T_14487, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14489 = and(_T_14485, _T_14488) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14490 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14491 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14492 = eq(_T_14491, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14493 = and(_T_14490, _T_14492) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14494 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14495 = eq(_T_14494, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14496 = or(_T_14495, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14497 = and(_T_14493, _T_14496) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14498 = or(_T_14489, _T_14497) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][3] <= _T_14498 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14499 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14500 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14501 = eq(_T_14500, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14502 = and(_T_14499, _T_14501) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14503 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14504 = eq(_T_14503, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14505 = or(_T_14504, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14506 = and(_T_14502, _T_14505) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14507 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14508 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14509 = eq(_T_14508, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14510 = and(_T_14507, _T_14509) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14511 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14512 = eq(_T_14511, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14513 = or(_T_14512, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14514 = and(_T_14510, _T_14513) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14515 = or(_T_14506, _T_14514) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][4] <= _T_14515 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14516 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14517 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14518 = eq(_T_14517, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14519 = and(_T_14516, _T_14518) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14520 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14521 = eq(_T_14520, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14522 = or(_T_14521, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14523 = and(_T_14519, _T_14522) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14524 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14525 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14526 = eq(_T_14525, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14527 = and(_T_14524, _T_14526) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14528 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14529 = eq(_T_14528, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14530 = or(_T_14529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14531 = and(_T_14527, _T_14530) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14532 = or(_T_14523, _T_14531) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][5] <= _T_14532 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14533 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14534 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14535 = eq(_T_14534, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14536 = and(_T_14533, _T_14535) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14537 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14538 = eq(_T_14537, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14539 = or(_T_14538, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14540 = and(_T_14536, _T_14539) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14541 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14542 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14543 = eq(_T_14542, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14544 = and(_T_14541, _T_14543) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14545 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14546 = eq(_T_14545, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14547 = or(_T_14546, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14548 = and(_T_14544, _T_14547) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14549 = or(_T_14540, _T_14548) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][6] <= _T_14549 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14550 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14551 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14552 = eq(_T_14551, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14553 = and(_T_14550, _T_14552) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14554 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14555 = eq(_T_14554, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14556 = or(_T_14555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14557 = and(_T_14553, _T_14556) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14558 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14559 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14560 = eq(_T_14559, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14561 = and(_T_14558, _T_14560) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14562 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14563 = eq(_T_14562, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14564 = or(_T_14563, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14565 = and(_T_14561, _T_14564) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14566 = or(_T_14557, _T_14565) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][7] <= _T_14566 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14567 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14568 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14569 = eq(_T_14568, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14570 = and(_T_14567, _T_14569) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14571 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14572 = eq(_T_14571, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14573 = or(_T_14572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14574 = and(_T_14570, _T_14573) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14575 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14576 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14577 = eq(_T_14576, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14578 = and(_T_14575, _T_14577) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14579 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14580 = eq(_T_14579, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14581 = or(_T_14580, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14582 = and(_T_14578, _T_14581) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14583 = or(_T_14574, _T_14582) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][8] <= _T_14583 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14584 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14585 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14586 = eq(_T_14585, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14587 = and(_T_14584, _T_14586) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14588 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14589 = eq(_T_14588, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14590 = or(_T_14589, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14591 = and(_T_14587, _T_14590) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14592 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14593 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14594 = eq(_T_14593, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14595 = and(_T_14592, _T_14594) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14596 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14597 = eq(_T_14596, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14598 = or(_T_14597, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14599 = and(_T_14595, _T_14598) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14600 = or(_T_14591, _T_14599) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][9] <= _T_14600 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14601 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14602 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14603 = eq(_T_14602, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14604 = and(_T_14601, _T_14603) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14605 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14606 = eq(_T_14605, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14607 = or(_T_14606, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14608 = and(_T_14604, _T_14607) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14609 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14610 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14611 = eq(_T_14610, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14612 = and(_T_14609, _T_14611) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14613 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14614 = eq(_T_14613, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14615 = or(_T_14614, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14616 = and(_T_14612, _T_14615) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14617 = or(_T_14608, _T_14616) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][10] <= _T_14617 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14618 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14619 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14620 = eq(_T_14619, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14621 = and(_T_14618, _T_14620) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14622 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14623 = eq(_T_14622, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14624 = or(_T_14623, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14625 = and(_T_14621, _T_14624) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14626 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14627 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14628 = eq(_T_14627, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14629 = and(_T_14626, _T_14628) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14630 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14631 = eq(_T_14630, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14632 = or(_T_14631, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14633 = and(_T_14629, _T_14632) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14634 = or(_T_14625, _T_14633) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][11] <= _T_14634 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14635 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14636 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14637 = eq(_T_14636, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14638 = and(_T_14635, _T_14637) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14639 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14640 = eq(_T_14639, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14641 = or(_T_14640, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14642 = and(_T_14638, _T_14641) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14643 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14644 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14645 = eq(_T_14644, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14646 = and(_T_14643, _T_14645) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14647 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14648 = eq(_T_14647, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14649 = or(_T_14648, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14650 = and(_T_14646, _T_14649) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14651 = or(_T_14642, _T_14650) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][12] <= _T_14651 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14652 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14653 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14654 = eq(_T_14653, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14655 = and(_T_14652, _T_14654) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14656 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14657 = eq(_T_14656, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14658 = or(_T_14657, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14659 = and(_T_14655, _T_14658) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14660 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14661 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14662 = eq(_T_14661, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14663 = and(_T_14660, _T_14662) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14664 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14665 = eq(_T_14664, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14666 = or(_T_14665, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14667 = and(_T_14663, _T_14666) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14668 = or(_T_14659, _T_14667) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][13] <= _T_14668 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14669 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14670 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14671 = eq(_T_14670, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14672 = and(_T_14669, _T_14671) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14673 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14674 = eq(_T_14673, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14675 = or(_T_14674, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14676 = and(_T_14672, _T_14675) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14677 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14678 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14679 = eq(_T_14678, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14680 = and(_T_14677, _T_14679) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14681 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14682 = eq(_T_14681, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14683 = or(_T_14682, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14684 = and(_T_14680, _T_14683) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14685 = or(_T_14676, _T_14684) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][14] <= _T_14685 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14686 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14687 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14688 = eq(_T_14687, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14689 = and(_T_14686, _T_14688) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14690 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14691 = eq(_T_14690, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14692 = or(_T_14691, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14693 = and(_T_14689, _T_14692) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14694 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14695 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14696 = eq(_T_14695, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14697 = and(_T_14694, _T_14696) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14698 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14699 = eq(_T_14698, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14700 = or(_T_14699, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14701 = and(_T_14697, _T_14700) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14702 = or(_T_14693, _T_14701) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][12][15] <= _T_14702 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14703 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14704 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14705 = eq(_T_14704, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14706 = and(_T_14703, _T_14705) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14707 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14708 = eq(_T_14707, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14709 = or(_T_14708, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14710 = and(_T_14706, _T_14709) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14711 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14712 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14713 = eq(_T_14712, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14714 = and(_T_14711, _T_14713) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14715 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14716 = eq(_T_14715, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14717 = or(_T_14716, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14718 = and(_T_14714, _T_14717) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14719 = or(_T_14710, _T_14718) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][0] <= _T_14719 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14720 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14721 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14722 = eq(_T_14721, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14723 = and(_T_14720, _T_14722) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14724 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14725 = eq(_T_14724, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14726 = or(_T_14725, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14727 = and(_T_14723, _T_14726) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14728 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14729 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14730 = eq(_T_14729, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14731 = and(_T_14728, _T_14730) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14732 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14733 = eq(_T_14732, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14734 = or(_T_14733, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14735 = and(_T_14731, _T_14734) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14736 = or(_T_14727, _T_14735) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][1] <= _T_14736 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14737 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14738 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14739 = eq(_T_14738, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14740 = and(_T_14737, _T_14739) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14741 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14742 = eq(_T_14741, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14743 = or(_T_14742, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14744 = and(_T_14740, _T_14743) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14745 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14746 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14747 = eq(_T_14746, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14748 = and(_T_14745, _T_14747) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14749 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14750 = eq(_T_14749, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14751 = or(_T_14750, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14752 = and(_T_14748, _T_14751) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14753 = or(_T_14744, _T_14752) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][2] <= _T_14753 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14754 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14755 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14756 = eq(_T_14755, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14757 = and(_T_14754, _T_14756) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14758 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14759 = eq(_T_14758, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14760 = or(_T_14759, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14761 = and(_T_14757, _T_14760) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14762 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14763 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14764 = eq(_T_14763, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14765 = and(_T_14762, _T_14764) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14766 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14767 = eq(_T_14766, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14768 = or(_T_14767, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14769 = and(_T_14765, _T_14768) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14770 = or(_T_14761, _T_14769) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][3] <= _T_14770 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14771 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14772 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14773 = eq(_T_14772, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14774 = and(_T_14771, _T_14773) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14775 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14776 = eq(_T_14775, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14777 = or(_T_14776, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14778 = and(_T_14774, _T_14777) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14779 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14780 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14781 = eq(_T_14780, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14782 = and(_T_14779, _T_14781) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14783 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14784 = eq(_T_14783, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14785 = or(_T_14784, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14786 = and(_T_14782, _T_14785) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14787 = or(_T_14778, _T_14786) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][4] <= _T_14787 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14788 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14789 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14790 = eq(_T_14789, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14791 = and(_T_14788, _T_14790) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14792 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14793 = eq(_T_14792, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14794 = or(_T_14793, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14795 = and(_T_14791, _T_14794) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14796 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14797 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14798 = eq(_T_14797, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14799 = and(_T_14796, _T_14798) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14800 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14801 = eq(_T_14800, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14802 = or(_T_14801, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14803 = and(_T_14799, _T_14802) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14804 = or(_T_14795, _T_14803) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][5] <= _T_14804 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14805 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14806 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14807 = eq(_T_14806, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14808 = and(_T_14805, _T_14807) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14809 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14810 = eq(_T_14809, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14811 = or(_T_14810, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14812 = and(_T_14808, _T_14811) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14813 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14814 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14815 = eq(_T_14814, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14816 = and(_T_14813, _T_14815) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14817 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14818 = eq(_T_14817, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14819 = or(_T_14818, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14820 = and(_T_14816, _T_14819) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14821 = or(_T_14812, _T_14820) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][6] <= _T_14821 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14822 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14823 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14824 = eq(_T_14823, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14825 = and(_T_14822, _T_14824) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14826 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14827 = eq(_T_14826, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14828 = or(_T_14827, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14829 = and(_T_14825, _T_14828) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14830 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14831 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14832 = eq(_T_14831, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14833 = and(_T_14830, _T_14832) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14834 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14835 = eq(_T_14834, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14836 = or(_T_14835, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14837 = and(_T_14833, _T_14836) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14838 = or(_T_14829, _T_14837) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][7] <= _T_14838 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14839 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14840 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14841 = eq(_T_14840, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14842 = and(_T_14839, _T_14841) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14843 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14844 = eq(_T_14843, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14845 = or(_T_14844, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14846 = and(_T_14842, _T_14845) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14847 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14848 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14849 = eq(_T_14848, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14850 = and(_T_14847, _T_14849) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14851 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14852 = eq(_T_14851, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14853 = or(_T_14852, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14854 = and(_T_14850, _T_14853) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14855 = or(_T_14846, _T_14854) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][8] <= _T_14855 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14856 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14857 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14858 = eq(_T_14857, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14859 = and(_T_14856, _T_14858) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14860 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14861 = eq(_T_14860, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14862 = or(_T_14861, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14863 = and(_T_14859, _T_14862) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14864 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14865 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14866 = eq(_T_14865, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14867 = and(_T_14864, _T_14866) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14868 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14869 = eq(_T_14868, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14870 = or(_T_14869, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14871 = and(_T_14867, _T_14870) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14872 = or(_T_14863, _T_14871) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][9] <= _T_14872 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14873 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14874 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14875 = eq(_T_14874, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14876 = and(_T_14873, _T_14875) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14877 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14878 = eq(_T_14877, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14879 = or(_T_14878, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14880 = and(_T_14876, _T_14879) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14881 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14882 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14883 = eq(_T_14882, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14884 = and(_T_14881, _T_14883) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14885 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14886 = eq(_T_14885, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14887 = or(_T_14886, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14888 = and(_T_14884, _T_14887) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14889 = or(_T_14880, _T_14888) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][10] <= _T_14889 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14890 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14891 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14892 = eq(_T_14891, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14893 = and(_T_14890, _T_14892) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14894 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14895 = eq(_T_14894, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14896 = or(_T_14895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14897 = and(_T_14893, _T_14896) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14898 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14899 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14900 = eq(_T_14899, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14901 = and(_T_14898, _T_14900) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14902 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14903 = eq(_T_14902, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14904 = or(_T_14903, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14905 = and(_T_14901, _T_14904) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14906 = or(_T_14897, _T_14905) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][11] <= _T_14906 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14907 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14908 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14909 = eq(_T_14908, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14910 = and(_T_14907, _T_14909) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14911 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14912 = eq(_T_14911, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14913 = or(_T_14912, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14914 = and(_T_14910, _T_14913) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14915 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14916 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14917 = eq(_T_14916, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14918 = and(_T_14915, _T_14917) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14919 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14920 = eq(_T_14919, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14921 = or(_T_14920, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14922 = and(_T_14918, _T_14921) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14923 = or(_T_14914, _T_14922) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][12] <= _T_14923 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14924 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14925 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14926 = eq(_T_14925, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14927 = and(_T_14924, _T_14926) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14928 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14929 = eq(_T_14928, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14930 = or(_T_14929, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14931 = and(_T_14927, _T_14930) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14932 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14933 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14934 = eq(_T_14933, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14935 = and(_T_14932, _T_14934) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14936 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14937 = eq(_T_14936, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14938 = or(_T_14937, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14939 = and(_T_14935, _T_14938) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14940 = or(_T_14931, _T_14939) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][13] <= _T_14940 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14941 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14942 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14943 = eq(_T_14942, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14944 = and(_T_14941, _T_14943) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14945 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14946 = eq(_T_14945, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14947 = or(_T_14946, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14948 = and(_T_14944, _T_14947) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14949 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14950 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14951 = eq(_T_14950, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14952 = and(_T_14949, _T_14951) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14953 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14954 = eq(_T_14953, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14955 = or(_T_14954, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14956 = and(_T_14952, _T_14955) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14957 = or(_T_14948, _T_14956) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][14] <= _T_14957 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14958 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14959 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14960 = eq(_T_14959, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14961 = and(_T_14958, _T_14960) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14962 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14963 = eq(_T_14962, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14964 = or(_T_14963, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14965 = and(_T_14961, _T_14964) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14966 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14967 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14968 = eq(_T_14967, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14969 = and(_T_14966, _T_14968) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14970 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14971 = eq(_T_14970, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14972 = or(_T_14971, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14973 = and(_T_14969, _T_14972) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14974 = or(_T_14965, _T_14973) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][13][15] <= _T_14974 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14975 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14976 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14977 = eq(_T_14976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14978 = and(_T_14975, _T_14977) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14979 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14980 = eq(_T_14979, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14981 = or(_T_14980, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14982 = and(_T_14978, _T_14981) @[el2_ifu_bp_ctl.scala 455:110] - node _T_14983 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_14984 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_14985 = eq(_T_14984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_14986 = and(_T_14983, _T_14985) @[el2_ifu_bp_ctl.scala 456:22] - node _T_14987 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_14988 = eq(_T_14987, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_14989 = or(_T_14988, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_14990 = and(_T_14986, _T_14989) @[el2_ifu_bp_ctl.scala 456:87] - node _T_14991 = or(_T_14982, _T_14990) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][0] <= _T_14991 @[el2_ifu_bp_ctl.scala 455:27] - node _T_14992 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_14993 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_14994 = eq(_T_14993, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_14995 = and(_T_14992, _T_14994) @[el2_ifu_bp_ctl.scala 455:45] - node _T_14996 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_14997 = eq(_T_14996, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_14998 = or(_T_14997, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_14999 = and(_T_14995, _T_14998) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15000 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15001 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15002 = eq(_T_15001, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15003 = and(_T_15000, _T_15002) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15004 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15005 = eq(_T_15004, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15006 = or(_T_15005, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15007 = and(_T_15003, _T_15006) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15008 = or(_T_14999, _T_15007) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][1] <= _T_15008 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15009 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15010 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15011 = eq(_T_15010, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15012 = and(_T_15009, _T_15011) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15013 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15014 = eq(_T_15013, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15015 = or(_T_15014, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15016 = and(_T_15012, _T_15015) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15017 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15018 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15019 = eq(_T_15018, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15020 = and(_T_15017, _T_15019) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15021 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15022 = eq(_T_15021, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15023 = or(_T_15022, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15024 = and(_T_15020, _T_15023) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15025 = or(_T_15016, _T_15024) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][2] <= _T_15025 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15026 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15027 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15028 = eq(_T_15027, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15029 = and(_T_15026, _T_15028) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15030 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15031 = eq(_T_15030, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15032 = or(_T_15031, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15033 = and(_T_15029, _T_15032) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15034 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15035 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15036 = eq(_T_15035, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15037 = and(_T_15034, _T_15036) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15038 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15039 = eq(_T_15038, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15040 = or(_T_15039, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15041 = and(_T_15037, _T_15040) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15042 = or(_T_15033, _T_15041) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][3] <= _T_15042 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15043 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15044 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15045 = eq(_T_15044, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15046 = and(_T_15043, _T_15045) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15047 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15048 = eq(_T_15047, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15049 = or(_T_15048, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15050 = and(_T_15046, _T_15049) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15051 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15052 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15053 = eq(_T_15052, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15054 = and(_T_15051, _T_15053) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15055 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15056 = eq(_T_15055, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15057 = or(_T_15056, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15058 = and(_T_15054, _T_15057) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15059 = or(_T_15050, _T_15058) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][4] <= _T_15059 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15060 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15061 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15062 = eq(_T_15061, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15063 = and(_T_15060, _T_15062) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15064 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15065 = eq(_T_15064, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15066 = or(_T_15065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15067 = and(_T_15063, _T_15066) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15068 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15069 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15070 = eq(_T_15069, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15071 = and(_T_15068, _T_15070) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15072 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15073 = eq(_T_15072, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15074 = or(_T_15073, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15075 = and(_T_15071, _T_15074) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15076 = or(_T_15067, _T_15075) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][5] <= _T_15076 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15077 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15078 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15079 = eq(_T_15078, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15080 = and(_T_15077, _T_15079) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15081 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15082 = eq(_T_15081, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15083 = or(_T_15082, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15084 = and(_T_15080, _T_15083) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15085 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15086 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15087 = eq(_T_15086, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15088 = and(_T_15085, _T_15087) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15089 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15090 = eq(_T_15089, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15091 = or(_T_15090, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15092 = and(_T_15088, _T_15091) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15093 = or(_T_15084, _T_15092) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][6] <= _T_15093 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15094 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15095 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15096 = eq(_T_15095, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15097 = and(_T_15094, _T_15096) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15098 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15099 = eq(_T_15098, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15100 = or(_T_15099, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15101 = and(_T_15097, _T_15100) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15102 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15103 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15104 = eq(_T_15103, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15105 = and(_T_15102, _T_15104) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15106 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15107 = eq(_T_15106, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15108 = or(_T_15107, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15109 = and(_T_15105, _T_15108) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15110 = or(_T_15101, _T_15109) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][7] <= _T_15110 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15111 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15112 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15113 = eq(_T_15112, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15114 = and(_T_15111, _T_15113) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15115 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15116 = eq(_T_15115, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15117 = or(_T_15116, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15118 = and(_T_15114, _T_15117) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15119 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15120 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15121 = eq(_T_15120, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15122 = and(_T_15119, _T_15121) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15123 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15124 = eq(_T_15123, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15125 = or(_T_15124, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15126 = and(_T_15122, _T_15125) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15127 = or(_T_15118, _T_15126) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][8] <= _T_15127 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15128 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15129 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15130 = eq(_T_15129, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15131 = and(_T_15128, _T_15130) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15132 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15133 = eq(_T_15132, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15134 = or(_T_15133, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15135 = and(_T_15131, _T_15134) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15136 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15137 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15138 = eq(_T_15137, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15139 = and(_T_15136, _T_15138) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15140 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15141 = eq(_T_15140, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15142 = or(_T_15141, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15143 = and(_T_15139, _T_15142) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15144 = or(_T_15135, _T_15143) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][9] <= _T_15144 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15145 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15146 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15147 = eq(_T_15146, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15148 = and(_T_15145, _T_15147) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15149 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15150 = eq(_T_15149, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15151 = or(_T_15150, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15152 = and(_T_15148, _T_15151) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15153 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15154 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15155 = eq(_T_15154, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15156 = and(_T_15153, _T_15155) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15157 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15158 = eq(_T_15157, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15159 = or(_T_15158, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15160 = and(_T_15156, _T_15159) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15161 = or(_T_15152, _T_15160) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][10] <= _T_15161 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15162 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15163 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15164 = eq(_T_15163, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15165 = and(_T_15162, _T_15164) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15166 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15167 = eq(_T_15166, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15168 = or(_T_15167, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15169 = and(_T_15165, _T_15168) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15170 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15171 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15172 = eq(_T_15171, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15173 = and(_T_15170, _T_15172) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15174 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15175 = eq(_T_15174, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15176 = or(_T_15175, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15177 = and(_T_15173, _T_15176) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15178 = or(_T_15169, _T_15177) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][11] <= _T_15178 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15179 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15180 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15181 = eq(_T_15180, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15182 = and(_T_15179, _T_15181) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15183 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15184 = eq(_T_15183, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15185 = or(_T_15184, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15186 = and(_T_15182, _T_15185) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15187 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15188 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15189 = eq(_T_15188, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15190 = and(_T_15187, _T_15189) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15191 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15192 = eq(_T_15191, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15193 = or(_T_15192, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15194 = and(_T_15190, _T_15193) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15195 = or(_T_15186, _T_15194) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][12] <= _T_15195 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15196 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15197 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15198 = eq(_T_15197, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15199 = and(_T_15196, _T_15198) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15200 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15201 = eq(_T_15200, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15202 = or(_T_15201, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15203 = and(_T_15199, _T_15202) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15204 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15205 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15206 = eq(_T_15205, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15207 = and(_T_15204, _T_15206) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15208 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15209 = eq(_T_15208, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15210 = or(_T_15209, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15211 = and(_T_15207, _T_15210) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15212 = or(_T_15203, _T_15211) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][13] <= _T_15212 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15213 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15214 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15215 = eq(_T_15214, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15216 = and(_T_15213, _T_15215) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15217 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15218 = eq(_T_15217, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15219 = or(_T_15218, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15220 = and(_T_15216, _T_15219) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15221 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15222 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15223 = eq(_T_15222, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15224 = and(_T_15221, _T_15223) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15225 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15226 = eq(_T_15225, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15227 = or(_T_15226, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15228 = and(_T_15224, _T_15227) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15229 = or(_T_15220, _T_15228) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][14] <= _T_15229 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15230 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15231 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15232 = eq(_T_15231, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15233 = and(_T_15230, _T_15232) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15234 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15235 = eq(_T_15234, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15236 = or(_T_15235, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15237 = and(_T_15233, _T_15236) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15238 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15239 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15240 = eq(_T_15239, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15241 = and(_T_15238, _T_15240) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15242 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15243 = eq(_T_15242, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15244 = or(_T_15243, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15245 = and(_T_15241, _T_15244) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15246 = or(_T_15237, _T_15245) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][14][15] <= _T_15246 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15247 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15248 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15249 = eq(_T_15248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15250 = and(_T_15247, _T_15249) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15251 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15252 = eq(_T_15251, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15253 = or(_T_15252, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15254 = and(_T_15250, _T_15253) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15255 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15256 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15257 = eq(_T_15256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15258 = and(_T_15255, _T_15257) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15259 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15260 = eq(_T_15259, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15261 = or(_T_15260, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15262 = and(_T_15258, _T_15261) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15263 = or(_T_15254, _T_15262) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][0] <= _T_15263 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15264 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15265 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15266 = eq(_T_15265, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15267 = and(_T_15264, _T_15266) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15268 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15269 = eq(_T_15268, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15270 = or(_T_15269, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15271 = and(_T_15267, _T_15270) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15272 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15273 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15274 = eq(_T_15273, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15275 = and(_T_15272, _T_15274) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15276 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15277 = eq(_T_15276, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15278 = or(_T_15277, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15279 = and(_T_15275, _T_15278) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15280 = or(_T_15271, _T_15279) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][1] <= _T_15280 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15281 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15282 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15283 = eq(_T_15282, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15284 = and(_T_15281, _T_15283) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15285 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15286 = eq(_T_15285, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15287 = or(_T_15286, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15288 = and(_T_15284, _T_15287) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15289 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15290 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15291 = eq(_T_15290, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15292 = and(_T_15289, _T_15291) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15293 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15294 = eq(_T_15293, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15295 = or(_T_15294, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15296 = and(_T_15292, _T_15295) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15297 = or(_T_15288, _T_15296) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][2] <= _T_15297 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15298 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15299 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15300 = eq(_T_15299, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15301 = and(_T_15298, _T_15300) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15302 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15303 = eq(_T_15302, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15304 = or(_T_15303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15305 = and(_T_15301, _T_15304) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15306 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15307 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15308 = eq(_T_15307, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15309 = and(_T_15306, _T_15308) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15310 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15311 = eq(_T_15310, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15312 = or(_T_15311, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15313 = and(_T_15309, _T_15312) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15314 = or(_T_15305, _T_15313) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][3] <= _T_15314 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15315 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15316 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15317 = eq(_T_15316, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15318 = and(_T_15315, _T_15317) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15319 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15320 = eq(_T_15319, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15321 = or(_T_15320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15322 = and(_T_15318, _T_15321) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15323 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15324 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15325 = eq(_T_15324, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15326 = and(_T_15323, _T_15325) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15327 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15328 = eq(_T_15327, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15329 = or(_T_15328, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15330 = and(_T_15326, _T_15329) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15331 = or(_T_15322, _T_15330) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][4] <= _T_15331 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15332 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15333 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15334 = eq(_T_15333, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15335 = and(_T_15332, _T_15334) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15336 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15337 = eq(_T_15336, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15338 = or(_T_15337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15339 = and(_T_15335, _T_15338) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15340 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15341 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15342 = eq(_T_15341, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15343 = and(_T_15340, _T_15342) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15344 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15345 = eq(_T_15344, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15346 = or(_T_15345, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15347 = and(_T_15343, _T_15346) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15348 = or(_T_15339, _T_15347) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][5] <= _T_15348 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15349 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15350 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15351 = eq(_T_15350, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15352 = and(_T_15349, _T_15351) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15353 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15354 = eq(_T_15353, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15355 = or(_T_15354, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15356 = and(_T_15352, _T_15355) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15357 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15358 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15359 = eq(_T_15358, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15360 = and(_T_15357, _T_15359) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15361 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15362 = eq(_T_15361, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15363 = or(_T_15362, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15364 = and(_T_15360, _T_15363) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15365 = or(_T_15356, _T_15364) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][6] <= _T_15365 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15366 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15367 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15368 = eq(_T_15367, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15369 = and(_T_15366, _T_15368) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15370 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15371 = eq(_T_15370, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15372 = or(_T_15371, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15373 = and(_T_15369, _T_15372) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15374 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15375 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15376 = eq(_T_15375, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15377 = and(_T_15374, _T_15376) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15378 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15379 = eq(_T_15378, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15380 = or(_T_15379, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15381 = and(_T_15377, _T_15380) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15382 = or(_T_15373, _T_15381) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][7] <= _T_15382 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15383 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15384 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15385 = eq(_T_15384, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15386 = and(_T_15383, _T_15385) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15387 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15388 = eq(_T_15387, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15389 = or(_T_15388, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15390 = and(_T_15386, _T_15389) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15391 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15392 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15393 = eq(_T_15392, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15394 = and(_T_15391, _T_15393) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15395 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15396 = eq(_T_15395, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15397 = or(_T_15396, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15398 = and(_T_15394, _T_15397) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15399 = or(_T_15390, _T_15398) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][8] <= _T_15399 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15400 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15401 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15402 = eq(_T_15401, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15403 = and(_T_15400, _T_15402) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15404 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15405 = eq(_T_15404, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15406 = or(_T_15405, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15407 = and(_T_15403, _T_15406) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15408 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15409 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15410 = eq(_T_15409, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15411 = and(_T_15408, _T_15410) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15412 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15413 = eq(_T_15412, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15414 = or(_T_15413, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15415 = and(_T_15411, _T_15414) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15416 = or(_T_15407, _T_15415) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][9] <= _T_15416 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15417 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15418 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15419 = eq(_T_15418, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15420 = and(_T_15417, _T_15419) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15421 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15422 = eq(_T_15421, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15423 = or(_T_15422, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15424 = and(_T_15420, _T_15423) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15425 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15426 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15427 = eq(_T_15426, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15428 = and(_T_15425, _T_15427) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15429 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15430 = eq(_T_15429, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15431 = or(_T_15430, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15432 = and(_T_15428, _T_15431) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15433 = or(_T_15424, _T_15432) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][10] <= _T_15433 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15434 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15435 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15436 = eq(_T_15435, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15437 = and(_T_15434, _T_15436) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15438 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15439 = eq(_T_15438, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15440 = or(_T_15439, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15441 = and(_T_15437, _T_15440) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15442 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15443 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15444 = eq(_T_15443, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15445 = and(_T_15442, _T_15444) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15446 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15447 = eq(_T_15446, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15448 = or(_T_15447, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15449 = and(_T_15445, _T_15448) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15450 = or(_T_15441, _T_15449) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][11] <= _T_15450 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15451 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15452 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15453 = eq(_T_15452, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15454 = and(_T_15451, _T_15453) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15455 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15456 = eq(_T_15455, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15457 = or(_T_15456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15458 = and(_T_15454, _T_15457) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15459 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15460 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15461 = eq(_T_15460, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15462 = and(_T_15459, _T_15461) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15463 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15464 = eq(_T_15463, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15465 = or(_T_15464, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15466 = and(_T_15462, _T_15465) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15467 = or(_T_15458, _T_15466) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][12] <= _T_15467 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15468 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15469 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15470 = eq(_T_15469, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15471 = and(_T_15468, _T_15470) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15472 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15473 = eq(_T_15472, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15474 = or(_T_15473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15475 = and(_T_15471, _T_15474) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15476 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15477 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15478 = eq(_T_15477, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15479 = and(_T_15476, _T_15478) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15480 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15481 = eq(_T_15480, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15482 = or(_T_15481, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15483 = and(_T_15479, _T_15482) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15484 = or(_T_15475, _T_15483) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][13] <= _T_15484 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15485 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15486 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15487 = eq(_T_15486, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15488 = and(_T_15485, _T_15487) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15489 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15490 = eq(_T_15489, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15491 = or(_T_15490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15492 = and(_T_15488, _T_15491) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15493 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15494 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15495 = eq(_T_15494, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15496 = and(_T_15493, _T_15495) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15497 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15498 = eq(_T_15497, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15499 = or(_T_15498, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15500 = and(_T_15496, _T_15499) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15501 = or(_T_15492, _T_15500) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][14] <= _T_15501 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15502 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15503 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15504 = eq(_T_15503, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15505 = and(_T_15502, _T_15504) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15506 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15507 = eq(_T_15506, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15508 = or(_T_15507, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15509 = and(_T_15505, _T_15508) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15510 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15511 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15512 = eq(_T_15511, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15513 = and(_T_15510, _T_15512) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15514 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15515 = eq(_T_15514, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15516 = or(_T_15515, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15517 = and(_T_15513, _T_15516) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15518 = or(_T_15509, _T_15517) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[0][15][15] <= _T_15518 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15519 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15520 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15521 = eq(_T_15520, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15522 = and(_T_15519, _T_15521) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15523 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15524 = eq(_T_15523, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15525 = or(_T_15524, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15526 = and(_T_15522, _T_15525) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15527 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15528 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15529 = eq(_T_15528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15530 = and(_T_15527, _T_15529) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15531 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15532 = eq(_T_15531, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15533 = or(_T_15532, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15534 = and(_T_15530, _T_15533) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15535 = or(_T_15526, _T_15534) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][0] <= _T_15535 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15536 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15537 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15538 = eq(_T_15537, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15539 = and(_T_15536, _T_15538) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15540 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15541 = eq(_T_15540, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15542 = or(_T_15541, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15543 = and(_T_15539, _T_15542) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15544 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15545 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15546 = eq(_T_15545, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15547 = and(_T_15544, _T_15546) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15548 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15549 = eq(_T_15548, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15550 = or(_T_15549, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15551 = and(_T_15547, _T_15550) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15552 = or(_T_15543, _T_15551) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][1] <= _T_15552 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15553 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15554 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15555 = eq(_T_15554, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15556 = and(_T_15553, _T_15555) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15557 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15558 = eq(_T_15557, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15559 = or(_T_15558, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15560 = and(_T_15556, _T_15559) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15561 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15562 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15563 = eq(_T_15562, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15564 = and(_T_15561, _T_15563) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15565 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15566 = eq(_T_15565, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15567 = or(_T_15566, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15568 = and(_T_15564, _T_15567) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15569 = or(_T_15560, _T_15568) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][2] <= _T_15569 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15570 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15571 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15572 = eq(_T_15571, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15573 = and(_T_15570, _T_15572) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15574 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15575 = eq(_T_15574, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15576 = or(_T_15575, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15577 = and(_T_15573, _T_15576) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15578 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15579 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15580 = eq(_T_15579, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15581 = and(_T_15578, _T_15580) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15582 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15583 = eq(_T_15582, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15584 = or(_T_15583, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15585 = and(_T_15581, _T_15584) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15586 = or(_T_15577, _T_15585) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][3] <= _T_15586 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15587 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15588 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15589 = eq(_T_15588, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15590 = and(_T_15587, _T_15589) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15591 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15592 = eq(_T_15591, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15593 = or(_T_15592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15594 = and(_T_15590, _T_15593) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15595 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15596 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15597 = eq(_T_15596, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15598 = and(_T_15595, _T_15597) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15599 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15600 = eq(_T_15599, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15601 = or(_T_15600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15602 = and(_T_15598, _T_15601) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15603 = or(_T_15594, _T_15602) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][4] <= _T_15603 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15604 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15605 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15606 = eq(_T_15605, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15607 = and(_T_15604, _T_15606) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15608 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15609 = eq(_T_15608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15610 = or(_T_15609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15611 = and(_T_15607, _T_15610) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15612 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15613 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15614 = eq(_T_15613, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15615 = and(_T_15612, _T_15614) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15616 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15617 = eq(_T_15616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15618 = or(_T_15617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15619 = and(_T_15615, _T_15618) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15620 = or(_T_15611, _T_15619) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][5] <= _T_15620 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15621 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15622 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15623 = eq(_T_15622, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15624 = and(_T_15621, _T_15623) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15625 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15626 = eq(_T_15625, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15627 = or(_T_15626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15628 = and(_T_15624, _T_15627) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15629 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15630 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15631 = eq(_T_15630, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15632 = and(_T_15629, _T_15631) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15633 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15634 = eq(_T_15633, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15635 = or(_T_15634, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15636 = and(_T_15632, _T_15635) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15637 = or(_T_15628, _T_15636) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][6] <= _T_15637 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15638 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15639 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15640 = eq(_T_15639, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15641 = and(_T_15638, _T_15640) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15642 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15643 = eq(_T_15642, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15644 = or(_T_15643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15645 = and(_T_15641, _T_15644) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15646 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15647 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15648 = eq(_T_15647, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15649 = and(_T_15646, _T_15648) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15650 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15651 = eq(_T_15650, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15652 = or(_T_15651, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15653 = and(_T_15649, _T_15652) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15654 = or(_T_15645, _T_15653) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][7] <= _T_15654 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15655 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15656 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15657 = eq(_T_15656, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15658 = and(_T_15655, _T_15657) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15659 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15660 = eq(_T_15659, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15661 = or(_T_15660, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15662 = and(_T_15658, _T_15661) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15663 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15664 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15665 = eq(_T_15664, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15666 = and(_T_15663, _T_15665) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15667 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15668 = eq(_T_15667, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15669 = or(_T_15668, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15670 = and(_T_15666, _T_15669) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15671 = or(_T_15662, _T_15670) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][8] <= _T_15671 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15672 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15673 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15674 = eq(_T_15673, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15675 = and(_T_15672, _T_15674) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15676 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15677 = eq(_T_15676, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15678 = or(_T_15677, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15679 = and(_T_15675, _T_15678) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15680 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15681 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15682 = eq(_T_15681, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15683 = and(_T_15680, _T_15682) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15684 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15685 = eq(_T_15684, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15686 = or(_T_15685, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15687 = and(_T_15683, _T_15686) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15688 = or(_T_15679, _T_15687) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][9] <= _T_15688 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15689 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15690 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15691 = eq(_T_15690, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15692 = and(_T_15689, _T_15691) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15693 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15694 = eq(_T_15693, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15695 = or(_T_15694, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15696 = and(_T_15692, _T_15695) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15697 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15698 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15699 = eq(_T_15698, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15700 = and(_T_15697, _T_15699) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15701 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15702 = eq(_T_15701, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15703 = or(_T_15702, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15704 = and(_T_15700, _T_15703) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15705 = or(_T_15696, _T_15704) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][10] <= _T_15705 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15706 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15707 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15708 = eq(_T_15707, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15709 = and(_T_15706, _T_15708) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15710 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15711 = eq(_T_15710, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15712 = or(_T_15711, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15713 = and(_T_15709, _T_15712) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15714 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15715 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15716 = eq(_T_15715, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15717 = and(_T_15714, _T_15716) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15718 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15719 = eq(_T_15718, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15720 = or(_T_15719, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15721 = and(_T_15717, _T_15720) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15722 = or(_T_15713, _T_15721) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][11] <= _T_15722 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15723 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15724 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15725 = eq(_T_15724, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15726 = and(_T_15723, _T_15725) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15727 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15728 = eq(_T_15727, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15729 = or(_T_15728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15730 = and(_T_15726, _T_15729) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15731 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15732 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15733 = eq(_T_15732, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15734 = and(_T_15731, _T_15733) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15735 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15736 = eq(_T_15735, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15737 = or(_T_15736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15738 = and(_T_15734, _T_15737) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15739 = or(_T_15730, _T_15738) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][12] <= _T_15739 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15740 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15741 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15742 = eq(_T_15741, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15743 = and(_T_15740, _T_15742) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15744 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15745 = eq(_T_15744, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15746 = or(_T_15745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15747 = and(_T_15743, _T_15746) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15748 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15749 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15750 = eq(_T_15749, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15751 = and(_T_15748, _T_15750) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15752 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15753 = eq(_T_15752, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15754 = or(_T_15753, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15755 = and(_T_15751, _T_15754) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15756 = or(_T_15747, _T_15755) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][13] <= _T_15756 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15757 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15758 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15759 = eq(_T_15758, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15760 = and(_T_15757, _T_15759) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15761 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15762 = eq(_T_15761, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15763 = or(_T_15762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15764 = and(_T_15760, _T_15763) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15765 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15766 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15767 = eq(_T_15766, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15768 = and(_T_15765, _T_15767) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15769 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15770 = eq(_T_15769, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15771 = or(_T_15770, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15772 = and(_T_15768, _T_15771) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15773 = or(_T_15764, _T_15772) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][14] <= _T_15773 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15774 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15775 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15776 = eq(_T_15775, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15777 = and(_T_15774, _T_15776) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15778 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15779 = eq(_T_15778, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15780 = or(_T_15779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15781 = and(_T_15777, _T_15780) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15782 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15783 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15784 = eq(_T_15783, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15785 = and(_T_15782, _T_15784) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15786 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15787 = eq(_T_15786, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15788 = or(_T_15787, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15789 = and(_T_15785, _T_15788) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15790 = or(_T_15781, _T_15789) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][0][15] <= _T_15790 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15791 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15792 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15793 = eq(_T_15792, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15794 = and(_T_15791, _T_15793) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15795 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15796 = eq(_T_15795, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15797 = or(_T_15796, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15798 = and(_T_15794, _T_15797) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15799 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15800 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15801 = eq(_T_15800, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15802 = and(_T_15799, _T_15801) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15803 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15804 = eq(_T_15803, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15805 = or(_T_15804, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15806 = and(_T_15802, _T_15805) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15807 = or(_T_15798, _T_15806) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][0] <= _T_15807 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15808 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15809 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15810 = eq(_T_15809, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15811 = and(_T_15808, _T_15810) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15812 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15813 = eq(_T_15812, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15814 = or(_T_15813, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15815 = and(_T_15811, _T_15814) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15816 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15817 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15818 = eq(_T_15817, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15819 = and(_T_15816, _T_15818) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15820 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15821 = eq(_T_15820, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15822 = or(_T_15821, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15823 = and(_T_15819, _T_15822) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15824 = or(_T_15815, _T_15823) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][1] <= _T_15824 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15825 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15826 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15827 = eq(_T_15826, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15828 = and(_T_15825, _T_15827) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15829 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15830 = eq(_T_15829, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15831 = or(_T_15830, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15832 = and(_T_15828, _T_15831) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15833 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15834 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15835 = eq(_T_15834, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15836 = and(_T_15833, _T_15835) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15837 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15838 = eq(_T_15837, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15839 = or(_T_15838, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15840 = and(_T_15836, _T_15839) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15841 = or(_T_15832, _T_15840) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][2] <= _T_15841 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15842 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15843 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15844 = eq(_T_15843, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15845 = and(_T_15842, _T_15844) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15846 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15847 = eq(_T_15846, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15848 = or(_T_15847, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15849 = and(_T_15845, _T_15848) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15850 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15851 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15852 = eq(_T_15851, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15853 = and(_T_15850, _T_15852) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15854 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15855 = eq(_T_15854, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15856 = or(_T_15855, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15857 = and(_T_15853, _T_15856) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15858 = or(_T_15849, _T_15857) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][3] <= _T_15858 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15859 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15860 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15861 = eq(_T_15860, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15862 = and(_T_15859, _T_15861) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15863 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15864 = eq(_T_15863, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15865 = or(_T_15864, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15866 = and(_T_15862, _T_15865) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15867 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15868 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15869 = eq(_T_15868, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15870 = and(_T_15867, _T_15869) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15871 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15872 = eq(_T_15871, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15873 = or(_T_15872, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15874 = and(_T_15870, _T_15873) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15875 = or(_T_15866, _T_15874) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][4] <= _T_15875 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15876 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15877 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15878 = eq(_T_15877, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15879 = and(_T_15876, _T_15878) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15880 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15881 = eq(_T_15880, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15882 = or(_T_15881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15883 = and(_T_15879, _T_15882) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15884 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15885 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15886 = eq(_T_15885, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15887 = and(_T_15884, _T_15886) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15888 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15889 = eq(_T_15888, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15890 = or(_T_15889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15891 = and(_T_15887, _T_15890) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15892 = or(_T_15883, _T_15891) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][5] <= _T_15892 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15893 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15894 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15895 = eq(_T_15894, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15896 = and(_T_15893, _T_15895) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15897 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15898 = eq(_T_15897, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15899 = or(_T_15898, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15900 = and(_T_15896, _T_15899) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15901 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15902 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15903 = eq(_T_15902, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15904 = and(_T_15901, _T_15903) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15905 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15906 = eq(_T_15905, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15907 = or(_T_15906, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15908 = and(_T_15904, _T_15907) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15909 = or(_T_15900, _T_15908) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][6] <= _T_15909 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15910 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15911 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15912 = eq(_T_15911, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15913 = and(_T_15910, _T_15912) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15914 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15915 = eq(_T_15914, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15916 = or(_T_15915, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15917 = and(_T_15913, _T_15916) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15918 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15919 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15920 = eq(_T_15919, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15921 = and(_T_15918, _T_15920) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15922 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15923 = eq(_T_15922, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15924 = or(_T_15923, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15925 = and(_T_15921, _T_15924) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15926 = or(_T_15917, _T_15925) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][7] <= _T_15926 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15927 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15928 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15929 = eq(_T_15928, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15930 = and(_T_15927, _T_15929) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15931 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15932 = eq(_T_15931, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15933 = or(_T_15932, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15934 = and(_T_15930, _T_15933) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15935 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15936 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15937 = eq(_T_15936, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15938 = and(_T_15935, _T_15937) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15939 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15940 = eq(_T_15939, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15941 = or(_T_15940, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15942 = and(_T_15938, _T_15941) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15943 = or(_T_15934, _T_15942) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][8] <= _T_15943 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15944 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15945 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15946 = eq(_T_15945, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15947 = and(_T_15944, _T_15946) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15948 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15949 = eq(_T_15948, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15950 = or(_T_15949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15951 = and(_T_15947, _T_15950) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15952 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15953 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15954 = eq(_T_15953, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15955 = and(_T_15952, _T_15954) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15956 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15957 = eq(_T_15956, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15958 = or(_T_15957, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15959 = and(_T_15955, _T_15958) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15960 = or(_T_15951, _T_15959) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][9] <= _T_15960 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15961 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15962 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15963 = eq(_T_15962, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15964 = and(_T_15961, _T_15963) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15965 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15966 = eq(_T_15965, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15967 = or(_T_15966, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15968 = and(_T_15964, _T_15967) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15969 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15970 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15971 = eq(_T_15970, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15972 = and(_T_15969, _T_15971) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15973 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15974 = eq(_T_15973, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15975 = or(_T_15974, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15976 = and(_T_15972, _T_15975) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15977 = or(_T_15968, _T_15976) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][10] <= _T_15977 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15978 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15979 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15980 = eq(_T_15979, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15981 = and(_T_15978, _T_15980) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15982 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_15983 = eq(_T_15982, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_15984 = or(_T_15983, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_15985 = and(_T_15981, _T_15984) @[el2_ifu_bp_ctl.scala 455:110] - node _T_15986 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_15987 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_15988 = eq(_T_15987, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_15989 = and(_T_15986, _T_15988) @[el2_ifu_bp_ctl.scala 456:22] - node _T_15990 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_15991 = eq(_T_15990, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_15992 = or(_T_15991, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_15993 = and(_T_15989, _T_15992) @[el2_ifu_bp_ctl.scala 456:87] - node _T_15994 = or(_T_15985, _T_15993) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][11] <= _T_15994 @[el2_ifu_bp_ctl.scala 455:27] - node _T_15995 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_15996 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_15997 = eq(_T_15996, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_15998 = and(_T_15995, _T_15997) @[el2_ifu_bp_ctl.scala 455:45] - node _T_15999 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16000 = eq(_T_15999, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16001 = or(_T_16000, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16002 = and(_T_15998, _T_16001) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16003 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16004 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16005 = eq(_T_16004, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16006 = and(_T_16003, _T_16005) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16007 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16008 = eq(_T_16007, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16009 = or(_T_16008, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16010 = and(_T_16006, _T_16009) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16011 = or(_T_16002, _T_16010) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][12] <= _T_16011 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16012 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16013 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16014 = eq(_T_16013, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16015 = and(_T_16012, _T_16014) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16016 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16017 = eq(_T_16016, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16018 = or(_T_16017, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16019 = and(_T_16015, _T_16018) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16020 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16021 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16022 = eq(_T_16021, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16023 = and(_T_16020, _T_16022) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16024 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16025 = eq(_T_16024, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16026 = or(_T_16025, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16027 = and(_T_16023, _T_16026) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16028 = or(_T_16019, _T_16027) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][13] <= _T_16028 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16029 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16030 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16031 = eq(_T_16030, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16032 = and(_T_16029, _T_16031) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16033 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16034 = eq(_T_16033, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16035 = or(_T_16034, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16036 = and(_T_16032, _T_16035) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16037 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16038 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16039 = eq(_T_16038, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16040 = and(_T_16037, _T_16039) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16041 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16042 = eq(_T_16041, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16043 = or(_T_16042, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16044 = and(_T_16040, _T_16043) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16045 = or(_T_16036, _T_16044) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][14] <= _T_16045 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16046 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16047 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16048 = eq(_T_16047, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16049 = and(_T_16046, _T_16048) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16050 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16051 = eq(_T_16050, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16052 = or(_T_16051, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16053 = and(_T_16049, _T_16052) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16054 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16055 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16056 = eq(_T_16055, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16057 = and(_T_16054, _T_16056) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16058 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16059 = eq(_T_16058, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16060 = or(_T_16059, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16061 = and(_T_16057, _T_16060) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16062 = or(_T_16053, _T_16061) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][1][15] <= _T_16062 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16063 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16064 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16065 = eq(_T_16064, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16066 = and(_T_16063, _T_16065) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16067 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16068 = eq(_T_16067, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16069 = or(_T_16068, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16070 = and(_T_16066, _T_16069) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16071 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16072 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16073 = eq(_T_16072, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16074 = and(_T_16071, _T_16073) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16075 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16076 = eq(_T_16075, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16077 = or(_T_16076, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16078 = and(_T_16074, _T_16077) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16079 = or(_T_16070, _T_16078) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][0] <= _T_16079 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16080 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16081 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16082 = eq(_T_16081, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16083 = and(_T_16080, _T_16082) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16084 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16085 = eq(_T_16084, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16086 = or(_T_16085, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16087 = and(_T_16083, _T_16086) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16088 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16089 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16090 = eq(_T_16089, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16091 = and(_T_16088, _T_16090) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16092 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16093 = eq(_T_16092, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16094 = or(_T_16093, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16095 = and(_T_16091, _T_16094) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16096 = or(_T_16087, _T_16095) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][1] <= _T_16096 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16097 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16098 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16099 = eq(_T_16098, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16100 = and(_T_16097, _T_16099) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16101 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16102 = eq(_T_16101, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16103 = or(_T_16102, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16104 = and(_T_16100, _T_16103) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16105 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16106 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16107 = eq(_T_16106, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16108 = and(_T_16105, _T_16107) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16109 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16110 = eq(_T_16109, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16111 = or(_T_16110, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16112 = and(_T_16108, _T_16111) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16113 = or(_T_16104, _T_16112) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][2] <= _T_16113 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16114 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16115 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16116 = eq(_T_16115, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16117 = and(_T_16114, _T_16116) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16118 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16119 = eq(_T_16118, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16120 = or(_T_16119, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16121 = and(_T_16117, _T_16120) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16122 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16123 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16124 = eq(_T_16123, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16125 = and(_T_16122, _T_16124) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16126 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16127 = eq(_T_16126, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16128 = or(_T_16127, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16129 = and(_T_16125, _T_16128) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16130 = or(_T_16121, _T_16129) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][3] <= _T_16130 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16131 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16132 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16133 = eq(_T_16132, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16134 = and(_T_16131, _T_16133) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16135 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16136 = eq(_T_16135, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16137 = or(_T_16136, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16138 = and(_T_16134, _T_16137) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16139 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16140 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16141 = eq(_T_16140, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16142 = and(_T_16139, _T_16141) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16143 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16144 = eq(_T_16143, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16145 = or(_T_16144, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16146 = and(_T_16142, _T_16145) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16147 = or(_T_16138, _T_16146) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][4] <= _T_16147 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16148 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16149 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16150 = eq(_T_16149, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16151 = and(_T_16148, _T_16150) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16152 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16153 = eq(_T_16152, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16154 = or(_T_16153, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16155 = and(_T_16151, _T_16154) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16156 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16157 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16158 = eq(_T_16157, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16159 = and(_T_16156, _T_16158) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16160 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16161 = eq(_T_16160, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16162 = or(_T_16161, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16163 = and(_T_16159, _T_16162) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16164 = or(_T_16155, _T_16163) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][5] <= _T_16164 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16165 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16166 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16167 = eq(_T_16166, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16168 = and(_T_16165, _T_16167) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16169 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16170 = eq(_T_16169, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16171 = or(_T_16170, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16172 = and(_T_16168, _T_16171) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16173 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16174 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16175 = eq(_T_16174, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16176 = and(_T_16173, _T_16175) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16177 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16178 = eq(_T_16177, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16179 = or(_T_16178, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16180 = and(_T_16176, _T_16179) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16181 = or(_T_16172, _T_16180) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][6] <= _T_16181 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16182 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16183 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16184 = eq(_T_16183, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16185 = and(_T_16182, _T_16184) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16186 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16187 = eq(_T_16186, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16188 = or(_T_16187, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16189 = and(_T_16185, _T_16188) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16190 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16191 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16192 = eq(_T_16191, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16193 = and(_T_16190, _T_16192) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16194 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16195 = eq(_T_16194, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16196 = or(_T_16195, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16197 = and(_T_16193, _T_16196) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16198 = or(_T_16189, _T_16197) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][7] <= _T_16198 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16199 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16200 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16201 = eq(_T_16200, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16202 = and(_T_16199, _T_16201) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16203 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16204 = eq(_T_16203, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16205 = or(_T_16204, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16206 = and(_T_16202, _T_16205) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16207 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16208 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16209 = eq(_T_16208, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16210 = and(_T_16207, _T_16209) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16211 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16212 = eq(_T_16211, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16213 = or(_T_16212, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16214 = and(_T_16210, _T_16213) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16215 = or(_T_16206, _T_16214) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][8] <= _T_16215 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16216 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16217 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16218 = eq(_T_16217, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16219 = and(_T_16216, _T_16218) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16220 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16221 = eq(_T_16220, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16222 = or(_T_16221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16223 = and(_T_16219, _T_16222) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16224 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16225 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16226 = eq(_T_16225, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16227 = and(_T_16224, _T_16226) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16228 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16229 = eq(_T_16228, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16230 = or(_T_16229, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16231 = and(_T_16227, _T_16230) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16232 = or(_T_16223, _T_16231) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][9] <= _T_16232 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16233 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16234 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16235 = eq(_T_16234, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16236 = and(_T_16233, _T_16235) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16237 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16238 = eq(_T_16237, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16239 = or(_T_16238, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16240 = and(_T_16236, _T_16239) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16241 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16242 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16243 = eq(_T_16242, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16244 = and(_T_16241, _T_16243) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16245 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16246 = eq(_T_16245, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16247 = or(_T_16246, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16248 = and(_T_16244, _T_16247) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16249 = or(_T_16240, _T_16248) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][10] <= _T_16249 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16250 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16251 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16252 = eq(_T_16251, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16253 = and(_T_16250, _T_16252) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16254 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16255 = eq(_T_16254, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16256 = or(_T_16255, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16257 = and(_T_16253, _T_16256) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16258 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16259 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16260 = eq(_T_16259, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16261 = and(_T_16258, _T_16260) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16262 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16263 = eq(_T_16262, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16264 = or(_T_16263, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16265 = and(_T_16261, _T_16264) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16266 = or(_T_16257, _T_16265) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][11] <= _T_16266 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16267 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16268 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16269 = eq(_T_16268, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16270 = and(_T_16267, _T_16269) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16271 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16272 = eq(_T_16271, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16273 = or(_T_16272, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16274 = and(_T_16270, _T_16273) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16275 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16276 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16277 = eq(_T_16276, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16278 = and(_T_16275, _T_16277) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16279 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16280 = eq(_T_16279, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16281 = or(_T_16280, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16282 = and(_T_16278, _T_16281) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16283 = or(_T_16274, _T_16282) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][12] <= _T_16283 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16284 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16285 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16286 = eq(_T_16285, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16287 = and(_T_16284, _T_16286) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16288 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16289 = eq(_T_16288, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16290 = or(_T_16289, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16291 = and(_T_16287, _T_16290) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16292 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16293 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16294 = eq(_T_16293, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16295 = and(_T_16292, _T_16294) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16296 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16297 = eq(_T_16296, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16298 = or(_T_16297, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16299 = and(_T_16295, _T_16298) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16300 = or(_T_16291, _T_16299) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][13] <= _T_16300 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16301 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16302 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16303 = eq(_T_16302, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16304 = and(_T_16301, _T_16303) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16305 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16306 = eq(_T_16305, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16307 = or(_T_16306, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16308 = and(_T_16304, _T_16307) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16309 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16310 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16311 = eq(_T_16310, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16312 = and(_T_16309, _T_16311) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16313 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16314 = eq(_T_16313, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16315 = or(_T_16314, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16316 = and(_T_16312, _T_16315) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16317 = or(_T_16308, _T_16316) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][14] <= _T_16317 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16318 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16319 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16320 = eq(_T_16319, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16321 = and(_T_16318, _T_16320) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16322 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16323 = eq(_T_16322, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16324 = or(_T_16323, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16325 = and(_T_16321, _T_16324) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16326 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16327 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16328 = eq(_T_16327, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16329 = and(_T_16326, _T_16328) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16330 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16331 = eq(_T_16330, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16332 = or(_T_16331, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16333 = and(_T_16329, _T_16332) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16334 = or(_T_16325, _T_16333) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][2][15] <= _T_16334 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16335 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16336 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16337 = eq(_T_16336, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16338 = and(_T_16335, _T_16337) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16339 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16340 = eq(_T_16339, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16341 = or(_T_16340, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16342 = and(_T_16338, _T_16341) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16343 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16344 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16345 = eq(_T_16344, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16346 = and(_T_16343, _T_16345) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16347 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16348 = eq(_T_16347, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16349 = or(_T_16348, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16350 = and(_T_16346, _T_16349) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16351 = or(_T_16342, _T_16350) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][0] <= _T_16351 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16352 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16353 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16354 = eq(_T_16353, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16355 = and(_T_16352, _T_16354) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16356 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16357 = eq(_T_16356, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16358 = or(_T_16357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16359 = and(_T_16355, _T_16358) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16360 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16361 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16362 = eq(_T_16361, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16363 = and(_T_16360, _T_16362) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16364 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16365 = eq(_T_16364, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16366 = or(_T_16365, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16367 = and(_T_16363, _T_16366) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16368 = or(_T_16359, _T_16367) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][1] <= _T_16368 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16369 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16370 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16371 = eq(_T_16370, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16372 = and(_T_16369, _T_16371) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16373 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16374 = eq(_T_16373, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16375 = or(_T_16374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16376 = and(_T_16372, _T_16375) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16377 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16378 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16379 = eq(_T_16378, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16380 = and(_T_16377, _T_16379) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16381 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16382 = eq(_T_16381, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16383 = or(_T_16382, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16384 = and(_T_16380, _T_16383) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16385 = or(_T_16376, _T_16384) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][2] <= _T_16385 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16386 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16387 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16388 = eq(_T_16387, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16389 = and(_T_16386, _T_16388) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16390 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16391 = eq(_T_16390, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16392 = or(_T_16391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16393 = and(_T_16389, _T_16392) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16394 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16395 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16396 = eq(_T_16395, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16397 = and(_T_16394, _T_16396) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16398 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16399 = eq(_T_16398, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16400 = or(_T_16399, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16401 = and(_T_16397, _T_16400) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16402 = or(_T_16393, _T_16401) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][3] <= _T_16402 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16403 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16404 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16405 = eq(_T_16404, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16406 = and(_T_16403, _T_16405) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16407 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16408 = eq(_T_16407, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16409 = or(_T_16408, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16410 = and(_T_16406, _T_16409) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16411 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16412 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16413 = eq(_T_16412, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16414 = and(_T_16411, _T_16413) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16415 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16416 = eq(_T_16415, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16417 = or(_T_16416, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16418 = and(_T_16414, _T_16417) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16419 = or(_T_16410, _T_16418) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][4] <= _T_16419 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16420 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16421 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16422 = eq(_T_16421, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16423 = and(_T_16420, _T_16422) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16424 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16425 = eq(_T_16424, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16426 = or(_T_16425, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16427 = and(_T_16423, _T_16426) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16428 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16429 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16430 = eq(_T_16429, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16431 = and(_T_16428, _T_16430) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16432 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16433 = eq(_T_16432, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16434 = or(_T_16433, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16435 = and(_T_16431, _T_16434) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16436 = or(_T_16427, _T_16435) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][5] <= _T_16436 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16437 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16438 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16439 = eq(_T_16438, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16440 = and(_T_16437, _T_16439) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16441 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16442 = eq(_T_16441, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16443 = or(_T_16442, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16444 = and(_T_16440, _T_16443) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16445 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16446 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16447 = eq(_T_16446, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16448 = and(_T_16445, _T_16447) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16449 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16450 = eq(_T_16449, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16451 = or(_T_16450, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16452 = and(_T_16448, _T_16451) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16453 = or(_T_16444, _T_16452) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][6] <= _T_16453 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16454 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16455 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16456 = eq(_T_16455, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16457 = and(_T_16454, _T_16456) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16458 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16459 = eq(_T_16458, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16460 = or(_T_16459, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16461 = and(_T_16457, _T_16460) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16462 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16463 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16464 = eq(_T_16463, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16465 = and(_T_16462, _T_16464) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16466 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16467 = eq(_T_16466, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16468 = or(_T_16467, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16469 = and(_T_16465, _T_16468) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16470 = or(_T_16461, _T_16469) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][7] <= _T_16470 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16471 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16472 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16473 = eq(_T_16472, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16474 = and(_T_16471, _T_16473) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16475 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16476 = eq(_T_16475, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16477 = or(_T_16476, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16478 = and(_T_16474, _T_16477) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16479 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16480 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16481 = eq(_T_16480, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16482 = and(_T_16479, _T_16481) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16483 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16484 = eq(_T_16483, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16485 = or(_T_16484, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16486 = and(_T_16482, _T_16485) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16487 = or(_T_16478, _T_16486) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][8] <= _T_16487 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16488 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16489 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16490 = eq(_T_16489, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16491 = and(_T_16488, _T_16490) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16492 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16493 = eq(_T_16492, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16494 = or(_T_16493, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16495 = and(_T_16491, _T_16494) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16496 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16497 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16498 = eq(_T_16497, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16499 = and(_T_16496, _T_16498) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16500 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16501 = eq(_T_16500, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16502 = or(_T_16501, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16503 = and(_T_16499, _T_16502) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16504 = or(_T_16495, _T_16503) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][9] <= _T_16504 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16505 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16506 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16507 = eq(_T_16506, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16508 = and(_T_16505, _T_16507) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16509 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16510 = eq(_T_16509, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16511 = or(_T_16510, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16512 = and(_T_16508, _T_16511) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16513 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16514 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16515 = eq(_T_16514, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16516 = and(_T_16513, _T_16515) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16517 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16518 = eq(_T_16517, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16519 = or(_T_16518, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16520 = and(_T_16516, _T_16519) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16521 = or(_T_16512, _T_16520) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][10] <= _T_16521 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16522 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16523 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16524 = eq(_T_16523, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16525 = and(_T_16522, _T_16524) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16526 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16527 = eq(_T_16526, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16528 = or(_T_16527, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16529 = and(_T_16525, _T_16528) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16530 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16531 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16532 = eq(_T_16531, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16533 = and(_T_16530, _T_16532) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16534 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16535 = eq(_T_16534, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16536 = or(_T_16535, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16537 = and(_T_16533, _T_16536) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16538 = or(_T_16529, _T_16537) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][11] <= _T_16538 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16539 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16540 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16541 = eq(_T_16540, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16542 = and(_T_16539, _T_16541) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16543 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16544 = eq(_T_16543, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16545 = or(_T_16544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16546 = and(_T_16542, _T_16545) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16547 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16548 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16549 = eq(_T_16548, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16550 = and(_T_16547, _T_16549) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16551 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16552 = eq(_T_16551, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16553 = or(_T_16552, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16554 = and(_T_16550, _T_16553) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16555 = or(_T_16546, _T_16554) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][12] <= _T_16555 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16556 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16557 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16558 = eq(_T_16557, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16559 = and(_T_16556, _T_16558) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16560 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16561 = eq(_T_16560, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16562 = or(_T_16561, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16563 = and(_T_16559, _T_16562) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16564 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16565 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16566 = eq(_T_16565, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16567 = and(_T_16564, _T_16566) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16568 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16569 = eq(_T_16568, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16570 = or(_T_16569, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16571 = and(_T_16567, _T_16570) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16572 = or(_T_16563, _T_16571) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][13] <= _T_16572 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16573 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16574 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16575 = eq(_T_16574, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16576 = and(_T_16573, _T_16575) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16577 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16578 = eq(_T_16577, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16579 = or(_T_16578, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16580 = and(_T_16576, _T_16579) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16581 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16582 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16583 = eq(_T_16582, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16584 = and(_T_16581, _T_16583) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16585 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16586 = eq(_T_16585, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16587 = or(_T_16586, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16588 = and(_T_16584, _T_16587) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16589 = or(_T_16580, _T_16588) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][14] <= _T_16589 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16590 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16591 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16592 = eq(_T_16591, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16593 = and(_T_16590, _T_16592) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16594 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16595 = eq(_T_16594, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16596 = or(_T_16595, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16597 = and(_T_16593, _T_16596) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16598 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16599 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16600 = eq(_T_16599, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16601 = and(_T_16598, _T_16600) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16602 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16603 = eq(_T_16602, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16604 = or(_T_16603, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16605 = and(_T_16601, _T_16604) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16606 = or(_T_16597, _T_16605) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][3][15] <= _T_16606 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16607 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16608 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16609 = eq(_T_16608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16610 = and(_T_16607, _T_16609) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16611 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16612 = eq(_T_16611, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16613 = or(_T_16612, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16614 = and(_T_16610, _T_16613) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16615 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16616 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16617 = eq(_T_16616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16618 = and(_T_16615, _T_16617) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16619 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16620 = eq(_T_16619, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16621 = or(_T_16620, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16622 = and(_T_16618, _T_16621) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16623 = or(_T_16614, _T_16622) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][0] <= _T_16623 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16624 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16625 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16626 = eq(_T_16625, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16627 = and(_T_16624, _T_16626) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16628 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16629 = eq(_T_16628, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16630 = or(_T_16629, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16631 = and(_T_16627, _T_16630) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16632 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16633 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16634 = eq(_T_16633, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16635 = and(_T_16632, _T_16634) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16636 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16637 = eq(_T_16636, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16638 = or(_T_16637, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16639 = and(_T_16635, _T_16638) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16640 = or(_T_16631, _T_16639) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][1] <= _T_16640 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16641 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16642 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16643 = eq(_T_16642, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16644 = and(_T_16641, _T_16643) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16645 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16646 = eq(_T_16645, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16647 = or(_T_16646, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16648 = and(_T_16644, _T_16647) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16649 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16650 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16651 = eq(_T_16650, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16652 = and(_T_16649, _T_16651) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16653 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16654 = eq(_T_16653, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16655 = or(_T_16654, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16656 = and(_T_16652, _T_16655) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16657 = or(_T_16648, _T_16656) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][2] <= _T_16657 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16658 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16659 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16660 = eq(_T_16659, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16661 = and(_T_16658, _T_16660) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16662 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16663 = eq(_T_16662, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16664 = or(_T_16663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16665 = and(_T_16661, _T_16664) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16666 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16667 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16668 = eq(_T_16667, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16669 = and(_T_16666, _T_16668) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16670 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16671 = eq(_T_16670, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16672 = or(_T_16671, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16673 = and(_T_16669, _T_16672) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16674 = or(_T_16665, _T_16673) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][3] <= _T_16674 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16675 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16676 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16677 = eq(_T_16676, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16678 = and(_T_16675, _T_16677) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16679 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16680 = eq(_T_16679, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16681 = or(_T_16680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16682 = and(_T_16678, _T_16681) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16683 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16684 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16685 = eq(_T_16684, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16686 = and(_T_16683, _T_16685) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16687 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16688 = eq(_T_16687, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16689 = or(_T_16688, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16690 = and(_T_16686, _T_16689) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16691 = or(_T_16682, _T_16690) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][4] <= _T_16691 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16692 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16693 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16694 = eq(_T_16693, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16695 = and(_T_16692, _T_16694) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16696 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16697 = eq(_T_16696, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16698 = or(_T_16697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16699 = and(_T_16695, _T_16698) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16700 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16701 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16702 = eq(_T_16701, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16703 = and(_T_16700, _T_16702) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16704 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16705 = eq(_T_16704, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16706 = or(_T_16705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16707 = and(_T_16703, _T_16706) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16708 = or(_T_16699, _T_16707) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][5] <= _T_16708 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16709 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16710 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16711 = eq(_T_16710, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16712 = and(_T_16709, _T_16711) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16713 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16714 = eq(_T_16713, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16715 = or(_T_16714, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16716 = and(_T_16712, _T_16715) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16717 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16718 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16719 = eq(_T_16718, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16720 = and(_T_16717, _T_16719) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16721 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16722 = eq(_T_16721, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16723 = or(_T_16722, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16724 = and(_T_16720, _T_16723) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16725 = or(_T_16716, _T_16724) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][6] <= _T_16725 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16726 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16727 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16728 = eq(_T_16727, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16729 = and(_T_16726, _T_16728) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16730 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16731 = eq(_T_16730, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16732 = or(_T_16731, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16733 = and(_T_16729, _T_16732) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16734 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16735 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16736 = eq(_T_16735, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16737 = and(_T_16734, _T_16736) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16738 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16739 = eq(_T_16738, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16740 = or(_T_16739, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16741 = and(_T_16737, _T_16740) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16742 = or(_T_16733, _T_16741) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][7] <= _T_16742 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16743 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16744 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16745 = eq(_T_16744, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16746 = and(_T_16743, _T_16745) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16747 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16748 = eq(_T_16747, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16749 = or(_T_16748, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16750 = and(_T_16746, _T_16749) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16751 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16752 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16753 = eq(_T_16752, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16754 = and(_T_16751, _T_16753) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16755 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16756 = eq(_T_16755, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16757 = or(_T_16756, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16758 = and(_T_16754, _T_16757) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16759 = or(_T_16750, _T_16758) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][8] <= _T_16759 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16760 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16761 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16762 = eq(_T_16761, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16763 = and(_T_16760, _T_16762) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16764 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16765 = eq(_T_16764, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16766 = or(_T_16765, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16767 = and(_T_16763, _T_16766) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16768 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16769 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16770 = eq(_T_16769, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16771 = and(_T_16768, _T_16770) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16772 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16773 = eq(_T_16772, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16774 = or(_T_16773, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16775 = and(_T_16771, _T_16774) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16776 = or(_T_16767, _T_16775) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][9] <= _T_16776 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16777 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16778 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16779 = eq(_T_16778, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16780 = and(_T_16777, _T_16779) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16781 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16782 = eq(_T_16781, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16783 = or(_T_16782, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16784 = and(_T_16780, _T_16783) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16785 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16786 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16787 = eq(_T_16786, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16788 = and(_T_16785, _T_16787) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16789 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16790 = eq(_T_16789, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16791 = or(_T_16790, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16792 = and(_T_16788, _T_16791) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16793 = or(_T_16784, _T_16792) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][10] <= _T_16793 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16794 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16795 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16796 = eq(_T_16795, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16797 = and(_T_16794, _T_16796) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16798 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16799 = eq(_T_16798, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16800 = or(_T_16799, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16801 = and(_T_16797, _T_16800) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16802 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16803 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16804 = eq(_T_16803, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16805 = and(_T_16802, _T_16804) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16806 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16807 = eq(_T_16806, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16808 = or(_T_16807, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16809 = and(_T_16805, _T_16808) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16810 = or(_T_16801, _T_16809) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][11] <= _T_16810 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16811 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16812 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16813 = eq(_T_16812, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16814 = and(_T_16811, _T_16813) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16815 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16816 = eq(_T_16815, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16817 = or(_T_16816, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16818 = and(_T_16814, _T_16817) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16819 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16820 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16821 = eq(_T_16820, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16822 = and(_T_16819, _T_16821) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16823 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16824 = eq(_T_16823, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16825 = or(_T_16824, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16826 = and(_T_16822, _T_16825) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16827 = or(_T_16818, _T_16826) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][12] <= _T_16827 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16828 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16829 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16830 = eq(_T_16829, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16831 = and(_T_16828, _T_16830) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16832 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16833 = eq(_T_16832, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16834 = or(_T_16833, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16835 = and(_T_16831, _T_16834) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16836 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16837 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16838 = eq(_T_16837, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16839 = and(_T_16836, _T_16838) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16840 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16841 = eq(_T_16840, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16842 = or(_T_16841, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16843 = and(_T_16839, _T_16842) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16844 = or(_T_16835, _T_16843) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][13] <= _T_16844 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16845 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16846 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16847 = eq(_T_16846, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16848 = and(_T_16845, _T_16847) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16849 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16850 = eq(_T_16849, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16851 = or(_T_16850, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16852 = and(_T_16848, _T_16851) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16853 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16854 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16855 = eq(_T_16854, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16856 = and(_T_16853, _T_16855) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16857 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16858 = eq(_T_16857, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16859 = or(_T_16858, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16860 = and(_T_16856, _T_16859) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16861 = or(_T_16852, _T_16860) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][14] <= _T_16861 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16862 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16863 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16864 = eq(_T_16863, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16865 = and(_T_16862, _T_16864) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16866 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16867 = eq(_T_16866, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16868 = or(_T_16867, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16869 = and(_T_16865, _T_16868) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16870 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16871 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16872 = eq(_T_16871, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16873 = and(_T_16870, _T_16872) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16874 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16875 = eq(_T_16874, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16876 = or(_T_16875, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16877 = and(_T_16873, _T_16876) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16878 = or(_T_16869, _T_16877) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][4][15] <= _T_16878 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16879 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16880 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16881 = eq(_T_16880, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16882 = and(_T_16879, _T_16881) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16883 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16884 = eq(_T_16883, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16885 = or(_T_16884, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16886 = and(_T_16882, _T_16885) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16887 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16888 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16889 = eq(_T_16888, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16890 = and(_T_16887, _T_16889) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16891 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16892 = eq(_T_16891, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16893 = or(_T_16892, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16894 = and(_T_16890, _T_16893) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16895 = or(_T_16886, _T_16894) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][0] <= _T_16895 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16896 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16897 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16898 = eq(_T_16897, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16899 = and(_T_16896, _T_16898) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16900 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16901 = eq(_T_16900, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16902 = or(_T_16901, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16903 = and(_T_16899, _T_16902) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16904 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16905 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16906 = eq(_T_16905, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16907 = and(_T_16904, _T_16906) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16908 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16909 = eq(_T_16908, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16910 = or(_T_16909, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16911 = and(_T_16907, _T_16910) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16912 = or(_T_16903, _T_16911) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][1] <= _T_16912 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16913 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16914 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16915 = eq(_T_16914, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16916 = and(_T_16913, _T_16915) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16917 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16918 = eq(_T_16917, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16919 = or(_T_16918, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16920 = and(_T_16916, _T_16919) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16921 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16922 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16923 = eq(_T_16922, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16924 = and(_T_16921, _T_16923) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16925 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16926 = eq(_T_16925, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16927 = or(_T_16926, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16928 = and(_T_16924, _T_16927) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16929 = or(_T_16920, _T_16928) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][2] <= _T_16929 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16930 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16931 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16932 = eq(_T_16931, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16933 = and(_T_16930, _T_16932) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16934 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16935 = eq(_T_16934, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16936 = or(_T_16935, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16937 = and(_T_16933, _T_16936) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16938 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16939 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16940 = eq(_T_16939, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16941 = and(_T_16938, _T_16940) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16942 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16943 = eq(_T_16942, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16944 = or(_T_16943, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16945 = and(_T_16941, _T_16944) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16946 = or(_T_16937, _T_16945) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][3] <= _T_16946 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16947 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16948 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16949 = eq(_T_16948, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16950 = and(_T_16947, _T_16949) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16951 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16952 = eq(_T_16951, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16953 = or(_T_16952, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16954 = and(_T_16950, _T_16953) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16955 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16956 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16957 = eq(_T_16956, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16958 = and(_T_16955, _T_16957) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16959 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16960 = eq(_T_16959, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16961 = or(_T_16960, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16962 = and(_T_16958, _T_16961) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16963 = or(_T_16954, _T_16962) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][4] <= _T_16963 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16964 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16965 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16966 = eq(_T_16965, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16967 = and(_T_16964, _T_16966) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16968 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16969 = eq(_T_16968, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16970 = or(_T_16969, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16971 = and(_T_16967, _T_16970) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16972 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16973 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16974 = eq(_T_16973, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16975 = and(_T_16972, _T_16974) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16976 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16977 = eq(_T_16976, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16978 = or(_T_16977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16979 = and(_T_16975, _T_16978) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16980 = or(_T_16971, _T_16979) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][5] <= _T_16980 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16981 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16982 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_16983 = eq(_T_16982, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_16984 = and(_T_16981, _T_16983) @[el2_ifu_bp_ctl.scala 455:45] - node _T_16985 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_16986 = eq(_T_16985, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_16987 = or(_T_16986, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_16988 = and(_T_16984, _T_16987) @[el2_ifu_bp_ctl.scala 455:110] - node _T_16989 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_16990 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_16991 = eq(_T_16990, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_16992 = and(_T_16989, _T_16991) @[el2_ifu_bp_ctl.scala 456:22] - node _T_16993 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_16994 = eq(_T_16993, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_16995 = or(_T_16994, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_16996 = and(_T_16992, _T_16995) @[el2_ifu_bp_ctl.scala 456:87] - node _T_16997 = or(_T_16988, _T_16996) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][6] <= _T_16997 @[el2_ifu_bp_ctl.scala 455:27] - node _T_16998 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_16999 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17000 = eq(_T_16999, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17001 = and(_T_16998, _T_17000) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17002 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17003 = eq(_T_17002, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17004 = or(_T_17003, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17005 = and(_T_17001, _T_17004) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17006 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17007 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17008 = eq(_T_17007, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17009 = and(_T_17006, _T_17008) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17010 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17011 = eq(_T_17010, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17012 = or(_T_17011, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17013 = and(_T_17009, _T_17012) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17014 = or(_T_17005, _T_17013) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][7] <= _T_17014 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17015 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17016 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17017 = eq(_T_17016, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17018 = and(_T_17015, _T_17017) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17019 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17020 = eq(_T_17019, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17021 = or(_T_17020, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17022 = and(_T_17018, _T_17021) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17023 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17024 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17025 = eq(_T_17024, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17026 = and(_T_17023, _T_17025) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17027 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17028 = eq(_T_17027, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17029 = or(_T_17028, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17030 = and(_T_17026, _T_17029) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17031 = or(_T_17022, _T_17030) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][8] <= _T_17031 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17032 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17033 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17034 = eq(_T_17033, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17035 = and(_T_17032, _T_17034) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17036 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17037 = eq(_T_17036, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17038 = or(_T_17037, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17039 = and(_T_17035, _T_17038) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17040 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17041 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17042 = eq(_T_17041, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17043 = and(_T_17040, _T_17042) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17044 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17045 = eq(_T_17044, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17046 = or(_T_17045, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17047 = and(_T_17043, _T_17046) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17048 = or(_T_17039, _T_17047) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][9] <= _T_17048 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17049 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17050 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17051 = eq(_T_17050, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17052 = and(_T_17049, _T_17051) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17053 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17054 = eq(_T_17053, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17055 = or(_T_17054, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17056 = and(_T_17052, _T_17055) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17057 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17058 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17059 = eq(_T_17058, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17060 = and(_T_17057, _T_17059) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17061 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17062 = eq(_T_17061, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17063 = or(_T_17062, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17064 = and(_T_17060, _T_17063) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17065 = or(_T_17056, _T_17064) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][10] <= _T_17065 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17066 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17067 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17068 = eq(_T_17067, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17069 = and(_T_17066, _T_17068) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17070 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17071 = eq(_T_17070, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17072 = or(_T_17071, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17073 = and(_T_17069, _T_17072) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17074 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17075 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17076 = eq(_T_17075, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17077 = and(_T_17074, _T_17076) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17078 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17079 = eq(_T_17078, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17080 = or(_T_17079, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17081 = and(_T_17077, _T_17080) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17082 = or(_T_17073, _T_17081) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][11] <= _T_17082 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17083 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17084 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17085 = eq(_T_17084, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17086 = and(_T_17083, _T_17085) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17087 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17088 = eq(_T_17087, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17089 = or(_T_17088, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17090 = and(_T_17086, _T_17089) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17091 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17092 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17093 = eq(_T_17092, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17094 = and(_T_17091, _T_17093) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17095 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17096 = eq(_T_17095, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17097 = or(_T_17096, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17098 = and(_T_17094, _T_17097) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17099 = or(_T_17090, _T_17098) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][12] <= _T_17099 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17100 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17101 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17102 = eq(_T_17101, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17103 = and(_T_17100, _T_17102) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17104 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17105 = eq(_T_17104, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17106 = or(_T_17105, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17107 = and(_T_17103, _T_17106) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17108 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17109 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17110 = eq(_T_17109, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17111 = and(_T_17108, _T_17110) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17112 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17113 = eq(_T_17112, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17114 = or(_T_17113, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17115 = and(_T_17111, _T_17114) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17116 = or(_T_17107, _T_17115) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][13] <= _T_17116 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17117 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17118 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17119 = eq(_T_17118, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17120 = and(_T_17117, _T_17119) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17121 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17122 = eq(_T_17121, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17123 = or(_T_17122, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17124 = and(_T_17120, _T_17123) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17125 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17126 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17127 = eq(_T_17126, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17128 = and(_T_17125, _T_17127) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17129 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17130 = eq(_T_17129, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17131 = or(_T_17130, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17132 = and(_T_17128, _T_17131) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17133 = or(_T_17124, _T_17132) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][14] <= _T_17133 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17134 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17135 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17136 = eq(_T_17135, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17137 = and(_T_17134, _T_17136) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17138 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17139 = eq(_T_17138, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17140 = or(_T_17139, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17141 = and(_T_17137, _T_17140) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17142 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17143 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17144 = eq(_T_17143, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17145 = and(_T_17142, _T_17144) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17146 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17147 = eq(_T_17146, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17148 = or(_T_17147, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17149 = and(_T_17145, _T_17148) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17150 = or(_T_17141, _T_17149) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][5][15] <= _T_17150 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17151 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17152 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17153 = eq(_T_17152, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17154 = and(_T_17151, _T_17153) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17155 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17156 = eq(_T_17155, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17157 = or(_T_17156, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17158 = and(_T_17154, _T_17157) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17159 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17160 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17161 = eq(_T_17160, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17162 = and(_T_17159, _T_17161) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17163 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17164 = eq(_T_17163, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17165 = or(_T_17164, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17166 = and(_T_17162, _T_17165) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17167 = or(_T_17158, _T_17166) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][0] <= _T_17167 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17168 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17169 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17170 = eq(_T_17169, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17171 = and(_T_17168, _T_17170) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17172 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17173 = eq(_T_17172, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17174 = or(_T_17173, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17175 = and(_T_17171, _T_17174) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17176 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17177 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17178 = eq(_T_17177, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17179 = and(_T_17176, _T_17178) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17180 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17181 = eq(_T_17180, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17182 = or(_T_17181, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17183 = and(_T_17179, _T_17182) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17184 = or(_T_17175, _T_17183) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][1] <= _T_17184 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17185 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17186 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17187 = eq(_T_17186, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17188 = and(_T_17185, _T_17187) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17189 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17190 = eq(_T_17189, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17191 = or(_T_17190, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17192 = and(_T_17188, _T_17191) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17193 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17194 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17195 = eq(_T_17194, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17196 = and(_T_17193, _T_17195) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17197 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17198 = eq(_T_17197, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17199 = or(_T_17198, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17200 = and(_T_17196, _T_17199) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17201 = or(_T_17192, _T_17200) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][2] <= _T_17201 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17202 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17203 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17204 = eq(_T_17203, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17205 = and(_T_17202, _T_17204) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17206 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17207 = eq(_T_17206, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17208 = or(_T_17207, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17209 = and(_T_17205, _T_17208) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17210 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17211 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17212 = eq(_T_17211, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17213 = and(_T_17210, _T_17212) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17214 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17215 = eq(_T_17214, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17216 = or(_T_17215, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17217 = and(_T_17213, _T_17216) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17218 = or(_T_17209, _T_17217) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][3] <= _T_17218 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17219 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17220 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17221 = eq(_T_17220, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17222 = and(_T_17219, _T_17221) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17223 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17224 = eq(_T_17223, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17225 = or(_T_17224, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17226 = and(_T_17222, _T_17225) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17227 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17228 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17229 = eq(_T_17228, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17230 = and(_T_17227, _T_17229) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17231 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17232 = eq(_T_17231, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17233 = or(_T_17232, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17234 = and(_T_17230, _T_17233) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17235 = or(_T_17226, _T_17234) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][4] <= _T_17235 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17236 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17237 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17238 = eq(_T_17237, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17239 = and(_T_17236, _T_17238) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17240 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17241 = eq(_T_17240, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17242 = or(_T_17241, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17243 = and(_T_17239, _T_17242) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17244 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17245 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17246 = eq(_T_17245, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17247 = and(_T_17244, _T_17246) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17248 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17249 = eq(_T_17248, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17250 = or(_T_17249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17251 = and(_T_17247, _T_17250) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17252 = or(_T_17243, _T_17251) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][5] <= _T_17252 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17253 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17254 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17255 = eq(_T_17254, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17256 = and(_T_17253, _T_17255) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17257 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17258 = eq(_T_17257, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17259 = or(_T_17258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17260 = and(_T_17256, _T_17259) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17261 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17262 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17263 = eq(_T_17262, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17264 = and(_T_17261, _T_17263) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17265 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17266 = eq(_T_17265, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17267 = or(_T_17266, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17268 = and(_T_17264, _T_17267) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17269 = or(_T_17260, _T_17268) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][6] <= _T_17269 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17270 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17271 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17272 = eq(_T_17271, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17273 = and(_T_17270, _T_17272) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17274 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17275 = eq(_T_17274, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17276 = or(_T_17275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17277 = and(_T_17273, _T_17276) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17278 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17279 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17280 = eq(_T_17279, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17281 = and(_T_17278, _T_17280) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17282 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17283 = eq(_T_17282, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17284 = or(_T_17283, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17285 = and(_T_17281, _T_17284) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17286 = or(_T_17277, _T_17285) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][7] <= _T_17286 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17287 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17288 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17289 = eq(_T_17288, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17290 = and(_T_17287, _T_17289) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17291 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17292 = eq(_T_17291, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17293 = or(_T_17292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17294 = and(_T_17290, _T_17293) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17295 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17296 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17297 = eq(_T_17296, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17298 = and(_T_17295, _T_17297) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17299 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17300 = eq(_T_17299, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17301 = or(_T_17300, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17302 = and(_T_17298, _T_17301) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17303 = or(_T_17294, _T_17302) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][8] <= _T_17303 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17304 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17305 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17306 = eq(_T_17305, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17307 = and(_T_17304, _T_17306) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17308 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17309 = eq(_T_17308, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17310 = or(_T_17309, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17311 = and(_T_17307, _T_17310) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17312 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17313 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17314 = eq(_T_17313, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17315 = and(_T_17312, _T_17314) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17316 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17317 = eq(_T_17316, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17318 = or(_T_17317, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17319 = and(_T_17315, _T_17318) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17320 = or(_T_17311, _T_17319) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][9] <= _T_17320 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17321 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17322 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17323 = eq(_T_17322, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17324 = and(_T_17321, _T_17323) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17325 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17326 = eq(_T_17325, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17327 = or(_T_17326, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17328 = and(_T_17324, _T_17327) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17329 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17330 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17331 = eq(_T_17330, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17332 = and(_T_17329, _T_17331) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17333 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17334 = eq(_T_17333, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17335 = or(_T_17334, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17336 = and(_T_17332, _T_17335) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17337 = or(_T_17328, _T_17336) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][10] <= _T_17337 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17338 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17339 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17340 = eq(_T_17339, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17341 = and(_T_17338, _T_17340) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17342 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17343 = eq(_T_17342, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17344 = or(_T_17343, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17345 = and(_T_17341, _T_17344) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17346 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17347 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17348 = eq(_T_17347, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17349 = and(_T_17346, _T_17348) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17350 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17351 = eq(_T_17350, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17352 = or(_T_17351, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17353 = and(_T_17349, _T_17352) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17354 = or(_T_17345, _T_17353) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][11] <= _T_17354 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17355 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17356 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17357 = eq(_T_17356, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17358 = and(_T_17355, _T_17357) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17359 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17360 = eq(_T_17359, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17361 = or(_T_17360, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17362 = and(_T_17358, _T_17361) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17363 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17364 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17365 = eq(_T_17364, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17366 = and(_T_17363, _T_17365) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17367 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17368 = eq(_T_17367, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17369 = or(_T_17368, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17370 = and(_T_17366, _T_17369) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17371 = or(_T_17362, _T_17370) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][12] <= _T_17371 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17372 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17373 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17374 = eq(_T_17373, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17375 = and(_T_17372, _T_17374) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17376 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17377 = eq(_T_17376, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17378 = or(_T_17377, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17379 = and(_T_17375, _T_17378) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17380 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17381 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17382 = eq(_T_17381, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17383 = and(_T_17380, _T_17382) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17384 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17385 = eq(_T_17384, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17386 = or(_T_17385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17387 = and(_T_17383, _T_17386) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17388 = or(_T_17379, _T_17387) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][13] <= _T_17388 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17389 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17390 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17391 = eq(_T_17390, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17392 = and(_T_17389, _T_17391) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17393 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17394 = eq(_T_17393, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17395 = or(_T_17394, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17396 = and(_T_17392, _T_17395) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17397 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17398 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17399 = eq(_T_17398, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17400 = and(_T_17397, _T_17399) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17401 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17402 = eq(_T_17401, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17403 = or(_T_17402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17404 = and(_T_17400, _T_17403) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17405 = or(_T_17396, _T_17404) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][14] <= _T_17405 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17406 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17407 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17408 = eq(_T_17407, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17409 = and(_T_17406, _T_17408) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17410 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17411 = eq(_T_17410, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17412 = or(_T_17411, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17413 = and(_T_17409, _T_17412) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17414 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17415 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17416 = eq(_T_17415, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17417 = and(_T_17414, _T_17416) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17418 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17419 = eq(_T_17418, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17420 = or(_T_17419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17421 = and(_T_17417, _T_17420) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17422 = or(_T_17413, _T_17421) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][6][15] <= _T_17422 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17423 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17424 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17425 = eq(_T_17424, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17426 = and(_T_17423, _T_17425) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17427 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17428 = eq(_T_17427, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17429 = or(_T_17428, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17430 = and(_T_17426, _T_17429) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17431 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17432 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17433 = eq(_T_17432, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17434 = and(_T_17431, _T_17433) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17435 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17436 = eq(_T_17435, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17437 = or(_T_17436, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17438 = and(_T_17434, _T_17437) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17439 = or(_T_17430, _T_17438) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][0] <= _T_17439 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17440 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17441 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17442 = eq(_T_17441, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17443 = and(_T_17440, _T_17442) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17444 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17445 = eq(_T_17444, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17446 = or(_T_17445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17447 = and(_T_17443, _T_17446) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17448 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17449 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17450 = eq(_T_17449, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17451 = and(_T_17448, _T_17450) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17452 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17453 = eq(_T_17452, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17454 = or(_T_17453, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17455 = and(_T_17451, _T_17454) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17456 = or(_T_17447, _T_17455) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][1] <= _T_17456 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17457 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17458 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17459 = eq(_T_17458, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17460 = and(_T_17457, _T_17459) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17461 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17462 = eq(_T_17461, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17463 = or(_T_17462, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17464 = and(_T_17460, _T_17463) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17465 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17466 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17467 = eq(_T_17466, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17468 = and(_T_17465, _T_17467) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17469 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17470 = eq(_T_17469, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17471 = or(_T_17470, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17472 = and(_T_17468, _T_17471) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17473 = or(_T_17464, _T_17472) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][2] <= _T_17473 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17474 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17475 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17476 = eq(_T_17475, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17477 = and(_T_17474, _T_17476) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17478 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17479 = eq(_T_17478, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17480 = or(_T_17479, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17481 = and(_T_17477, _T_17480) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17482 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17483 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17484 = eq(_T_17483, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17485 = and(_T_17482, _T_17484) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17486 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17487 = eq(_T_17486, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17488 = or(_T_17487, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17489 = and(_T_17485, _T_17488) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17490 = or(_T_17481, _T_17489) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][3] <= _T_17490 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17491 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17492 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17493 = eq(_T_17492, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17494 = and(_T_17491, _T_17493) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17495 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17496 = eq(_T_17495, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17497 = or(_T_17496, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17498 = and(_T_17494, _T_17497) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17499 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17500 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17501 = eq(_T_17500, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17502 = and(_T_17499, _T_17501) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17503 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17504 = eq(_T_17503, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17505 = or(_T_17504, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17506 = and(_T_17502, _T_17505) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17507 = or(_T_17498, _T_17506) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][4] <= _T_17507 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17508 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17509 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17510 = eq(_T_17509, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17511 = and(_T_17508, _T_17510) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17512 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17513 = eq(_T_17512, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17514 = or(_T_17513, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17515 = and(_T_17511, _T_17514) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17516 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17517 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17518 = eq(_T_17517, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17519 = and(_T_17516, _T_17518) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17520 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17521 = eq(_T_17520, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17522 = or(_T_17521, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17523 = and(_T_17519, _T_17522) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17524 = or(_T_17515, _T_17523) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][5] <= _T_17524 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17525 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17526 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17527 = eq(_T_17526, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17528 = and(_T_17525, _T_17527) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17529 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17530 = eq(_T_17529, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17531 = or(_T_17530, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17532 = and(_T_17528, _T_17531) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17533 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17534 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17535 = eq(_T_17534, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17536 = and(_T_17533, _T_17535) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17537 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17538 = eq(_T_17537, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17539 = or(_T_17538, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17540 = and(_T_17536, _T_17539) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17541 = or(_T_17532, _T_17540) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][6] <= _T_17541 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17542 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17543 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17544 = eq(_T_17543, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17545 = and(_T_17542, _T_17544) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17546 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17547 = eq(_T_17546, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17548 = or(_T_17547, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17549 = and(_T_17545, _T_17548) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17550 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17551 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17552 = eq(_T_17551, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17553 = and(_T_17550, _T_17552) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17554 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17555 = eq(_T_17554, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17556 = or(_T_17555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17557 = and(_T_17553, _T_17556) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17558 = or(_T_17549, _T_17557) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][7] <= _T_17558 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17559 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17560 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17561 = eq(_T_17560, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17562 = and(_T_17559, _T_17561) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17563 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17564 = eq(_T_17563, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17565 = or(_T_17564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17566 = and(_T_17562, _T_17565) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17567 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17568 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17569 = eq(_T_17568, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17570 = and(_T_17567, _T_17569) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17571 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17572 = eq(_T_17571, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17573 = or(_T_17572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17574 = and(_T_17570, _T_17573) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17575 = or(_T_17566, _T_17574) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][8] <= _T_17575 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17576 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17577 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17578 = eq(_T_17577, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17579 = and(_T_17576, _T_17578) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17580 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17581 = eq(_T_17580, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17582 = or(_T_17581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17583 = and(_T_17579, _T_17582) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17584 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17585 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17586 = eq(_T_17585, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17587 = and(_T_17584, _T_17586) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17588 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17589 = eq(_T_17588, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17590 = or(_T_17589, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17591 = and(_T_17587, _T_17590) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17592 = or(_T_17583, _T_17591) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][9] <= _T_17592 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17593 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17594 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17595 = eq(_T_17594, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17596 = and(_T_17593, _T_17595) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17597 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17598 = eq(_T_17597, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17599 = or(_T_17598, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17600 = and(_T_17596, _T_17599) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17601 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17602 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17603 = eq(_T_17602, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17604 = and(_T_17601, _T_17603) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17605 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17606 = eq(_T_17605, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17607 = or(_T_17606, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17608 = and(_T_17604, _T_17607) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17609 = or(_T_17600, _T_17608) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][10] <= _T_17609 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17610 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17611 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17612 = eq(_T_17611, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17613 = and(_T_17610, _T_17612) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17614 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17615 = eq(_T_17614, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17616 = or(_T_17615, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17617 = and(_T_17613, _T_17616) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17618 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17619 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17620 = eq(_T_17619, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17621 = and(_T_17618, _T_17620) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17622 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17623 = eq(_T_17622, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17624 = or(_T_17623, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17625 = and(_T_17621, _T_17624) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17626 = or(_T_17617, _T_17625) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][11] <= _T_17626 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17627 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17628 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17629 = eq(_T_17628, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17630 = and(_T_17627, _T_17629) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17631 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17632 = eq(_T_17631, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17633 = or(_T_17632, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17634 = and(_T_17630, _T_17633) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17635 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17636 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17637 = eq(_T_17636, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17638 = and(_T_17635, _T_17637) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17639 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17640 = eq(_T_17639, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17641 = or(_T_17640, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17642 = and(_T_17638, _T_17641) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17643 = or(_T_17634, _T_17642) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][12] <= _T_17643 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17644 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17645 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17646 = eq(_T_17645, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17647 = and(_T_17644, _T_17646) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17648 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17649 = eq(_T_17648, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17650 = or(_T_17649, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17651 = and(_T_17647, _T_17650) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17652 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17653 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17654 = eq(_T_17653, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17655 = and(_T_17652, _T_17654) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17656 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17657 = eq(_T_17656, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17658 = or(_T_17657, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17659 = and(_T_17655, _T_17658) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17660 = or(_T_17651, _T_17659) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][13] <= _T_17660 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17661 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17662 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17663 = eq(_T_17662, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17664 = and(_T_17661, _T_17663) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17665 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17666 = eq(_T_17665, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17667 = or(_T_17666, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17668 = and(_T_17664, _T_17667) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17669 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17670 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17671 = eq(_T_17670, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17672 = and(_T_17669, _T_17671) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17673 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17674 = eq(_T_17673, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17675 = or(_T_17674, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17676 = and(_T_17672, _T_17675) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17677 = or(_T_17668, _T_17676) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][14] <= _T_17677 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17678 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17679 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17680 = eq(_T_17679, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17681 = and(_T_17678, _T_17680) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17682 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17683 = eq(_T_17682, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17684 = or(_T_17683, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17685 = and(_T_17681, _T_17684) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17686 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17687 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17688 = eq(_T_17687, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17689 = and(_T_17686, _T_17688) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17690 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17691 = eq(_T_17690, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17692 = or(_T_17691, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17693 = and(_T_17689, _T_17692) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17694 = or(_T_17685, _T_17693) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][7][15] <= _T_17694 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17695 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17696 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17697 = eq(_T_17696, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17698 = and(_T_17695, _T_17697) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17699 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17700 = eq(_T_17699, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17701 = or(_T_17700, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17702 = and(_T_17698, _T_17701) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17703 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17704 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17705 = eq(_T_17704, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17706 = and(_T_17703, _T_17705) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17707 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17708 = eq(_T_17707, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17709 = or(_T_17708, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17710 = and(_T_17706, _T_17709) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17711 = or(_T_17702, _T_17710) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][0] <= _T_17711 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17712 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17713 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17714 = eq(_T_17713, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17715 = and(_T_17712, _T_17714) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17716 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17717 = eq(_T_17716, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17718 = or(_T_17717, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17719 = and(_T_17715, _T_17718) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17720 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17721 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17722 = eq(_T_17721, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17723 = and(_T_17720, _T_17722) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17724 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17725 = eq(_T_17724, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17726 = or(_T_17725, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17727 = and(_T_17723, _T_17726) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17728 = or(_T_17719, _T_17727) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][1] <= _T_17728 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17729 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17730 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17731 = eq(_T_17730, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17732 = and(_T_17729, _T_17731) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17733 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17734 = eq(_T_17733, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17735 = or(_T_17734, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17736 = and(_T_17732, _T_17735) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17737 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17738 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17739 = eq(_T_17738, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17740 = and(_T_17737, _T_17739) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17741 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17742 = eq(_T_17741, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17743 = or(_T_17742, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17744 = and(_T_17740, _T_17743) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17745 = or(_T_17736, _T_17744) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][2] <= _T_17745 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17746 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17747 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17748 = eq(_T_17747, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17749 = and(_T_17746, _T_17748) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17750 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17751 = eq(_T_17750, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17752 = or(_T_17751, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17753 = and(_T_17749, _T_17752) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17754 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17755 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17756 = eq(_T_17755, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17757 = and(_T_17754, _T_17756) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17758 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17759 = eq(_T_17758, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17760 = or(_T_17759, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17761 = and(_T_17757, _T_17760) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17762 = or(_T_17753, _T_17761) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][3] <= _T_17762 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17763 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17764 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17765 = eq(_T_17764, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17766 = and(_T_17763, _T_17765) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17767 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17768 = eq(_T_17767, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17769 = or(_T_17768, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17770 = and(_T_17766, _T_17769) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17771 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17772 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17773 = eq(_T_17772, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17774 = and(_T_17771, _T_17773) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17775 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17776 = eq(_T_17775, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17777 = or(_T_17776, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17778 = and(_T_17774, _T_17777) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17779 = or(_T_17770, _T_17778) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][4] <= _T_17779 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17780 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17781 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17782 = eq(_T_17781, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17783 = and(_T_17780, _T_17782) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17784 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17785 = eq(_T_17784, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17786 = or(_T_17785, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17787 = and(_T_17783, _T_17786) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17788 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17789 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17790 = eq(_T_17789, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17791 = and(_T_17788, _T_17790) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17792 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17793 = eq(_T_17792, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17794 = or(_T_17793, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17795 = and(_T_17791, _T_17794) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17796 = or(_T_17787, _T_17795) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][5] <= _T_17796 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17797 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17798 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17799 = eq(_T_17798, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17800 = and(_T_17797, _T_17799) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17801 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17802 = eq(_T_17801, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17803 = or(_T_17802, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17804 = and(_T_17800, _T_17803) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17805 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17806 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17807 = eq(_T_17806, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17808 = and(_T_17805, _T_17807) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17809 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17810 = eq(_T_17809, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17811 = or(_T_17810, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17812 = and(_T_17808, _T_17811) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17813 = or(_T_17804, _T_17812) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][6] <= _T_17813 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17814 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17815 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17816 = eq(_T_17815, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17817 = and(_T_17814, _T_17816) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17818 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17819 = eq(_T_17818, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17820 = or(_T_17819, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17821 = and(_T_17817, _T_17820) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17822 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17823 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17824 = eq(_T_17823, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17825 = and(_T_17822, _T_17824) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17826 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17827 = eq(_T_17826, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17828 = or(_T_17827, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17829 = and(_T_17825, _T_17828) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17830 = or(_T_17821, _T_17829) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][7] <= _T_17830 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17831 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17832 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17833 = eq(_T_17832, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17834 = and(_T_17831, _T_17833) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17835 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17836 = eq(_T_17835, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17837 = or(_T_17836, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17838 = and(_T_17834, _T_17837) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17839 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17840 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17841 = eq(_T_17840, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17842 = and(_T_17839, _T_17841) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17843 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17844 = eq(_T_17843, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17845 = or(_T_17844, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17846 = and(_T_17842, _T_17845) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17847 = or(_T_17838, _T_17846) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][8] <= _T_17847 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17848 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17849 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17850 = eq(_T_17849, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17851 = and(_T_17848, _T_17850) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17852 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17853 = eq(_T_17852, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17854 = or(_T_17853, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17855 = and(_T_17851, _T_17854) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17856 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17857 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17858 = eq(_T_17857, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17859 = and(_T_17856, _T_17858) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17860 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17861 = eq(_T_17860, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17862 = or(_T_17861, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17863 = and(_T_17859, _T_17862) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17864 = or(_T_17855, _T_17863) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][9] <= _T_17864 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17865 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17866 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17867 = eq(_T_17866, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17868 = and(_T_17865, _T_17867) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17869 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17870 = eq(_T_17869, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17871 = or(_T_17870, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17872 = and(_T_17868, _T_17871) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17873 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17874 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17875 = eq(_T_17874, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17876 = and(_T_17873, _T_17875) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17877 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17878 = eq(_T_17877, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17879 = or(_T_17878, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17880 = and(_T_17876, _T_17879) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17881 = or(_T_17872, _T_17880) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][10] <= _T_17881 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17882 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17883 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17884 = eq(_T_17883, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17885 = and(_T_17882, _T_17884) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17886 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17887 = eq(_T_17886, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17888 = or(_T_17887, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17889 = and(_T_17885, _T_17888) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17890 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17891 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17892 = eq(_T_17891, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17893 = and(_T_17890, _T_17892) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17894 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17895 = eq(_T_17894, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17896 = or(_T_17895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17897 = and(_T_17893, _T_17896) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17898 = or(_T_17889, _T_17897) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][11] <= _T_17898 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17899 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17900 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17901 = eq(_T_17900, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17902 = and(_T_17899, _T_17901) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17903 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17904 = eq(_T_17903, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17905 = or(_T_17904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17906 = and(_T_17902, _T_17905) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17907 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17908 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17909 = eq(_T_17908, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17910 = and(_T_17907, _T_17909) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17911 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17912 = eq(_T_17911, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17913 = or(_T_17912, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17914 = and(_T_17910, _T_17913) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17915 = or(_T_17906, _T_17914) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][12] <= _T_17915 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17916 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17917 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17918 = eq(_T_17917, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17919 = and(_T_17916, _T_17918) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17920 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17921 = eq(_T_17920, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17922 = or(_T_17921, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17923 = and(_T_17919, _T_17922) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17924 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17925 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17926 = eq(_T_17925, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17927 = and(_T_17924, _T_17926) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17928 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17929 = eq(_T_17928, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17930 = or(_T_17929, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17931 = and(_T_17927, _T_17930) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17932 = or(_T_17923, _T_17931) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][13] <= _T_17932 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17933 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17934 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17935 = eq(_T_17934, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17936 = and(_T_17933, _T_17935) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17937 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17938 = eq(_T_17937, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17939 = or(_T_17938, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17940 = and(_T_17936, _T_17939) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17941 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17942 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17943 = eq(_T_17942, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17944 = and(_T_17941, _T_17943) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17945 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17946 = eq(_T_17945, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17947 = or(_T_17946, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17948 = and(_T_17944, _T_17947) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17949 = or(_T_17940, _T_17948) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][14] <= _T_17949 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17950 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17951 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17952 = eq(_T_17951, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17953 = and(_T_17950, _T_17952) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17954 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17955 = eq(_T_17954, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17956 = or(_T_17955, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17957 = and(_T_17953, _T_17956) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17958 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17959 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17960 = eq(_T_17959, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17961 = and(_T_17958, _T_17960) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17962 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17963 = eq(_T_17962, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17964 = or(_T_17963, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17965 = and(_T_17961, _T_17964) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17966 = or(_T_17957, _T_17965) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][8][15] <= _T_17966 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17967 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17968 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17969 = eq(_T_17968, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17970 = and(_T_17967, _T_17969) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17971 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17972 = eq(_T_17971, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17973 = or(_T_17972, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17974 = and(_T_17970, _T_17973) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17975 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17976 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17977 = eq(_T_17976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17978 = and(_T_17975, _T_17977) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17979 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17980 = eq(_T_17979, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17981 = or(_T_17980, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17982 = and(_T_17978, _T_17981) @[el2_ifu_bp_ctl.scala 456:87] - node _T_17983 = or(_T_17974, _T_17982) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][0] <= _T_17983 @[el2_ifu_bp_ctl.scala 455:27] - node _T_17984 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_17985 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_17986 = eq(_T_17985, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_17987 = and(_T_17984, _T_17986) @[el2_ifu_bp_ctl.scala 455:45] - node _T_17988 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_17989 = eq(_T_17988, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_17990 = or(_T_17989, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_17991 = and(_T_17987, _T_17990) @[el2_ifu_bp_ctl.scala 455:110] - node _T_17992 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_17993 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_17994 = eq(_T_17993, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_17995 = and(_T_17992, _T_17994) @[el2_ifu_bp_ctl.scala 456:22] - node _T_17996 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_17997 = eq(_T_17996, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_17998 = or(_T_17997, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_17999 = and(_T_17995, _T_17998) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18000 = or(_T_17991, _T_17999) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][1] <= _T_18000 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18001 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18002 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18003 = eq(_T_18002, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18004 = and(_T_18001, _T_18003) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18005 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18006 = eq(_T_18005, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18007 = or(_T_18006, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18008 = and(_T_18004, _T_18007) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18009 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18010 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18011 = eq(_T_18010, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18012 = and(_T_18009, _T_18011) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18013 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18014 = eq(_T_18013, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18015 = or(_T_18014, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18016 = and(_T_18012, _T_18015) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18017 = or(_T_18008, _T_18016) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][2] <= _T_18017 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18018 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18019 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18020 = eq(_T_18019, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18021 = and(_T_18018, _T_18020) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18022 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18023 = eq(_T_18022, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18024 = or(_T_18023, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18025 = and(_T_18021, _T_18024) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18026 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18027 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18028 = eq(_T_18027, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18029 = and(_T_18026, _T_18028) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18030 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18031 = eq(_T_18030, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18032 = or(_T_18031, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18033 = and(_T_18029, _T_18032) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18034 = or(_T_18025, _T_18033) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][3] <= _T_18034 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18035 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18036 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18037 = eq(_T_18036, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18038 = and(_T_18035, _T_18037) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18039 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18040 = eq(_T_18039, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18041 = or(_T_18040, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18042 = and(_T_18038, _T_18041) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18043 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18044 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18045 = eq(_T_18044, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18046 = and(_T_18043, _T_18045) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18047 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18048 = eq(_T_18047, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18049 = or(_T_18048, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18050 = and(_T_18046, _T_18049) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18051 = or(_T_18042, _T_18050) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][4] <= _T_18051 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18052 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18053 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18054 = eq(_T_18053, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18055 = and(_T_18052, _T_18054) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18056 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18057 = eq(_T_18056, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18058 = or(_T_18057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18059 = and(_T_18055, _T_18058) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18060 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18061 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18062 = eq(_T_18061, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18063 = and(_T_18060, _T_18062) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18064 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18065 = eq(_T_18064, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18066 = or(_T_18065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18067 = and(_T_18063, _T_18066) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18068 = or(_T_18059, _T_18067) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][5] <= _T_18068 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18069 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18070 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18071 = eq(_T_18070, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18072 = and(_T_18069, _T_18071) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18073 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18074 = eq(_T_18073, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18075 = or(_T_18074, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18076 = and(_T_18072, _T_18075) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18077 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18078 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18079 = eq(_T_18078, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18080 = and(_T_18077, _T_18079) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18081 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18082 = eq(_T_18081, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18083 = or(_T_18082, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18084 = and(_T_18080, _T_18083) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18085 = or(_T_18076, _T_18084) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][6] <= _T_18085 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18086 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18087 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18088 = eq(_T_18087, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18089 = and(_T_18086, _T_18088) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18090 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18091 = eq(_T_18090, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18092 = or(_T_18091, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18093 = and(_T_18089, _T_18092) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18094 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18095 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18096 = eq(_T_18095, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18097 = and(_T_18094, _T_18096) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18098 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18099 = eq(_T_18098, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18100 = or(_T_18099, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18101 = and(_T_18097, _T_18100) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18102 = or(_T_18093, _T_18101) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][7] <= _T_18102 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18103 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18104 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18105 = eq(_T_18104, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18106 = and(_T_18103, _T_18105) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18107 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18108 = eq(_T_18107, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18109 = or(_T_18108, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18110 = and(_T_18106, _T_18109) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18111 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18112 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18113 = eq(_T_18112, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18114 = and(_T_18111, _T_18113) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18115 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18116 = eq(_T_18115, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18117 = or(_T_18116, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18118 = and(_T_18114, _T_18117) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18119 = or(_T_18110, _T_18118) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][8] <= _T_18119 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18120 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18121 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18122 = eq(_T_18121, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18123 = and(_T_18120, _T_18122) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18124 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18125 = eq(_T_18124, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18126 = or(_T_18125, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18127 = and(_T_18123, _T_18126) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18128 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18129 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18130 = eq(_T_18129, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18131 = and(_T_18128, _T_18130) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18132 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18133 = eq(_T_18132, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18134 = or(_T_18133, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18135 = and(_T_18131, _T_18134) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18136 = or(_T_18127, _T_18135) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][9] <= _T_18136 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18137 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18138 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18139 = eq(_T_18138, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18140 = and(_T_18137, _T_18139) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18141 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18142 = eq(_T_18141, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18143 = or(_T_18142, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18144 = and(_T_18140, _T_18143) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18145 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18146 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18147 = eq(_T_18146, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18148 = and(_T_18145, _T_18147) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18149 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18150 = eq(_T_18149, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18151 = or(_T_18150, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18152 = and(_T_18148, _T_18151) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18153 = or(_T_18144, _T_18152) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][10] <= _T_18153 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18154 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18155 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18156 = eq(_T_18155, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18157 = and(_T_18154, _T_18156) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18158 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18159 = eq(_T_18158, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18160 = or(_T_18159, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18161 = and(_T_18157, _T_18160) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18162 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18163 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18164 = eq(_T_18163, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18165 = and(_T_18162, _T_18164) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18166 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18167 = eq(_T_18166, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18168 = or(_T_18167, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18169 = and(_T_18165, _T_18168) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18170 = or(_T_18161, _T_18169) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][11] <= _T_18170 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18171 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18172 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18173 = eq(_T_18172, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18174 = and(_T_18171, _T_18173) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18175 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18176 = eq(_T_18175, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18177 = or(_T_18176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18178 = and(_T_18174, _T_18177) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18179 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18180 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18181 = eq(_T_18180, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18182 = and(_T_18179, _T_18181) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18183 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18184 = eq(_T_18183, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18185 = or(_T_18184, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18186 = and(_T_18182, _T_18185) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18187 = or(_T_18178, _T_18186) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][12] <= _T_18187 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18188 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18189 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18190 = eq(_T_18189, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18191 = and(_T_18188, _T_18190) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18192 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18193 = eq(_T_18192, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18194 = or(_T_18193, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18195 = and(_T_18191, _T_18194) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18196 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18197 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18198 = eq(_T_18197, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18199 = and(_T_18196, _T_18198) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18200 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18201 = eq(_T_18200, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18202 = or(_T_18201, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18203 = and(_T_18199, _T_18202) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18204 = or(_T_18195, _T_18203) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][13] <= _T_18204 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18205 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18206 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18207 = eq(_T_18206, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18208 = and(_T_18205, _T_18207) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18209 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18210 = eq(_T_18209, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18211 = or(_T_18210, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18212 = and(_T_18208, _T_18211) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18213 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18214 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18215 = eq(_T_18214, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18216 = and(_T_18213, _T_18215) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18217 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18218 = eq(_T_18217, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18219 = or(_T_18218, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18220 = and(_T_18216, _T_18219) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18221 = or(_T_18212, _T_18220) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][14] <= _T_18221 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18222 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18223 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18224 = eq(_T_18223, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18225 = and(_T_18222, _T_18224) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18226 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18227 = eq(_T_18226, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18228 = or(_T_18227, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18229 = and(_T_18225, _T_18228) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18230 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18231 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18232 = eq(_T_18231, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18233 = and(_T_18230, _T_18232) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18234 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18235 = eq(_T_18234, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18236 = or(_T_18235, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18237 = and(_T_18233, _T_18236) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18238 = or(_T_18229, _T_18237) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][9][15] <= _T_18238 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18239 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18240 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18241 = eq(_T_18240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18242 = and(_T_18239, _T_18241) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18243 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18244 = eq(_T_18243, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18245 = or(_T_18244, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18246 = and(_T_18242, _T_18245) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18247 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18248 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18249 = eq(_T_18248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18250 = and(_T_18247, _T_18249) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18251 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18252 = eq(_T_18251, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18253 = or(_T_18252, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18254 = and(_T_18250, _T_18253) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18255 = or(_T_18246, _T_18254) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][0] <= _T_18255 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18256 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18257 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18258 = eq(_T_18257, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18259 = and(_T_18256, _T_18258) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18260 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18261 = eq(_T_18260, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18262 = or(_T_18261, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18263 = and(_T_18259, _T_18262) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18264 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18265 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18266 = eq(_T_18265, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18267 = and(_T_18264, _T_18266) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18268 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18269 = eq(_T_18268, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18270 = or(_T_18269, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18271 = and(_T_18267, _T_18270) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18272 = or(_T_18263, _T_18271) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][1] <= _T_18272 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18273 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18274 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18275 = eq(_T_18274, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18276 = and(_T_18273, _T_18275) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18277 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18278 = eq(_T_18277, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18279 = or(_T_18278, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18280 = and(_T_18276, _T_18279) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18281 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18282 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18283 = eq(_T_18282, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18284 = and(_T_18281, _T_18283) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18285 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18286 = eq(_T_18285, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18287 = or(_T_18286, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18288 = and(_T_18284, _T_18287) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18289 = or(_T_18280, _T_18288) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][2] <= _T_18289 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18290 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18291 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18292 = eq(_T_18291, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18293 = and(_T_18290, _T_18292) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18294 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18295 = eq(_T_18294, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18296 = or(_T_18295, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18297 = and(_T_18293, _T_18296) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18298 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18299 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18300 = eq(_T_18299, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18301 = and(_T_18298, _T_18300) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18302 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18303 = eq(_T_18302, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18304 = or(_T_18303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18305 = and(_T_18301, _T_18304) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18306 = or(_T_18297, _T_18305) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][3] <= _T_18306 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18307 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18308 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18309 = eq(_T_18308, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18310 = and(_T_18307, _T_18309) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18311 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18312 = eq(_T_18311, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18313 = or(_T_18312, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18314 = and(_T_18310, _T_18313) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18315 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18316 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18317 = eq(_T_18316, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18318 = and(_T_18315, _T_18317) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18319 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18320 = eq(_T_18319, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18321 = or(_T_18320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18322 = and(_T_18318, _T_18321) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18323 = or(_T_18314, _T_18322) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][4] <= _T_18323 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18324 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18325 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18326 = eq(_T_18325, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18327 = and(_T_18324, _T_18326) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18328 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18329 = eq(_T_18328, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18330 = or(_T_18329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18331 = and(_T_18327, _T_18330) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18332 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18333 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18334 = eq(_T_18333, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18335 = and(_T_18332, _T_18334) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18336 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18337 = eq(_T_18336, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18338 = or(_T_18337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18339 = and(_T_18335, _T_18338) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18340 = or(_T_18331, _T_18339) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][5] <= _T_18340 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18341 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18342 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18343 = eq(_T_18342, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18344 = and(_T_18341, _T_18343) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18345 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18346 = eq(_T_18345, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18347 = or(_T_18346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18348 = and(_T_18344, _T_18347) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18349 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18350 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18351 = eq(_T_18350, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18352 = and(_T_18349, _T_18351) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18353 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18354 = eq(_T_18353, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18355 = or(_T_18354, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18356 = and(_T_18352, _T_18355) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18357 = or(_T_18348, _T_18356) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][6] <= _T_18357 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18358 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18359 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18360 = eq(_T_18359, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18361 = and(_T_18358, _T_18360) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18362 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18363 = eq(_T_18362, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18364 = or(_T_18363, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18365 = and(_T_18361, _T_18364) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18366 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18367 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18368 = eq(_T_18367, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18369 = and(_T_18366, _T_18368) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18370 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18371 = eq(_T_18370, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18372 = or(_T_18371, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18373 = and(_T_18369, _T_18372) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18374 = or(_T_18365, _T_18373) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][7] <= _T_18374 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18375 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18376 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18377 = eq(_T_18376, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18378 = and(_T_18375, _T_18377) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18379 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18380 = eq(_T_18379, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18381 = or(_T_18380, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18382 = and(_T_18378, _T_18381) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18383 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18384 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18385 = eq(_T_18384, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18386 = and(_T_18383, _T_18385) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18387 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18388 = eq(_T_18387, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18389 = or(_T_18388, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18390 = and(_T_18386, _T_18389) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18391 = or(_T_18382, _T_18390) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][8] <= _T_18391 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18392 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18393 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18394 = eq(_T_18393, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18395 = and(_T_18392, _T_18394) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18396 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18397 = eq(_T_18396, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18398 = or(_T_18397, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18399 = and(_T_18395, _T_18398) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18400 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18401 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18402 = eq(_T_18401, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18403 = and(_T_18400, _T_18402) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18404 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18405 = eq(_T_18404, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18406 = or(_T_18405, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18407 = and(_T_18403, _T_18406) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18408 = or(_T_18399, _T_18407) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][9] <= _T_18408 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18409 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18410 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18411 = eq(_T_18410, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18412 = and(_T_18409, _T_18411) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18413 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18414 = eq(_T_18413, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18415 = or(_T_18414, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18416 = and(_T_18412, _T_18415) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18417 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18418 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18419 = eq(_T_18418, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18420 = and(_T_18417, _T_18419) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18421 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18422 = eq(_T_18421, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18423 = or(_T_18422, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18424 = and(_T_18420, _T_18423) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18425 = or(_T_18416, _T_18424) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][10] <= _T_18425 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18426 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18427 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18428 = eq(_T_18427, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18429 = and(_T_18426, _T_18428) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18430 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18431 = eq(_T_18430, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18432 = or(_T_18431, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18433 = and(_T_18429, _T_18432) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18434 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18435 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18436 = eq(_T_18435, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18437 = and(_T_18434, _T_18436) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18438 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18439 = eq(_T_18438, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18440 = or(_T_18439, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18441 = and(_T_18437, _T_18440) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18442 = or(_T_18433, _T_18441) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][11] <= _T_18442 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18443 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18444 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18445 = eq(_T_18444, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18446 = and(_T_18443, _T_18445) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18447 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18448 = eq(_T_18447, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18449 = or(_T_18448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18450 = and(_T_18446, _T_18449) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18451 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18452 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18453 = eq(_T_18452, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18454 = and(_T_18451, _T_18453) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18455 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18456 = eq(_T_18455, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18457 = or(_T_18456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18458 = and(_T_18454, _T_18457) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18459 = or(_T_18450, _T_18458) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][12] <= _T_18459 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18460 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18461 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18462 = eq(_T_18461, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18463 = and(_T_18460, _T_18462) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18464 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18465 = eq(_T_18464, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18466 = or(_T_18465, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18467 = and(_T_18463, _T_18466) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18468 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18469 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18470 = eq(_T_18469, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18471 = and(_T_18468, _T_18470) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18472 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18473 = eq(_T_18472, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18474 = or(_T_18473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18475 = and(_T_18471, _T_18474) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18476 = or(_T_18467, _T_18475) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][13] <= _T_18476 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18477 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18478 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18479 = eq(_T_18478, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18480 = and(_T_18477, _T_18479) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18481 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18482 = eq(_T_18481, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18483 = or(_T_18482, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18484 = and(_T_18480, _T_18483) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18485 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18486 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18487 = eq(_T_18486, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18488 = and(_T_18485, _T_18487) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18489 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18490 = eq(_T_18489, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18491 = or(_T_18490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18492 = and(_T_18488, _T_18491) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18493 = or(_T_18484, _T_18492) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][14] <= _T_18493 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18494 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18495 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18496 = eq(_T_18495, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18497 = and(_T_18494, _T_18496) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18498 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18499 = eq(_T_18498, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18500 = or(_T_18499, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18501 = and(_T_18497, _T_18500) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18502 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18503 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18504 = eq(_T_18503, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18505 = and(_T_18502, _T_18504) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18506 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18507 = eq(_T_18506, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18508 = or(_T_18507, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18509 = and(_T_18505, _T_18508) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18510 = or(_T_18501, _T_18509) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][10][15] <= _T_18510 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18511 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18512 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18513 = eq(_T_18512, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18514 = and(_T_18511, _T_18513) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18515 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18516 = eq(_T_18515, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18517 = or(_T_18516, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18518 = and(_T_18514, _T_18517) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18519 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18520 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18521 = eq(_T_18520, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18522 = and(_T_18519, _T_18521) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18523 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18524 = eq(_T_18523, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18525 = or(_T_18524, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18526 = and(_T_18522, _T_18525) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18527 = or(_T_18518, _T_18526) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][0] <= _T_18527 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18528 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18529 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18530 = eq(_T_18529, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18531 = and(_T_18528, _T_18530) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18532 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18533 = eq(_T_18532, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18534 = or(_T_18533, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18535 = and(_T_18531, _T_18534) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18536 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18537 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18538 = eq(_T_18537, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18539 = and(_T_18536, _T_18538) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18540 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18541 = eq(_T_18540, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18542 = or(_T_18541, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18543 = and(_T_18539, _T_18542) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18544 = or(_T_18535, _T_18543) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][1] <= _T_18544 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18545 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18546 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18547 = eq(_T_18546, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18548 = and(_T_18545, _T_18547) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18549 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18550 = eq(_T_18549, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18551 = or(_T_18550, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18552 = and(_T_18548, _T_18551) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18553 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18554 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18555 = eq(_T_18554, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18556 = and(_T_18553, _T_18555) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18557 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18558 = eq(_T_18557, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18559 = or(_T_18558, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18560 = and(_T_18556, _T_18559) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18561 = or(_T_18552, _T_18560) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][2] <= _T_18561 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18562 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18563 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18564 = eq(_T_18563, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18565 = and(_T_18562, _T_18564) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18566 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18567 = eq(_T_18566, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18568 = or(_T_18567, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18569 = and(_T_18565, _T_18568) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18570 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18571 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18572 = eq(_T_18571, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18573 = and(_T_18570, _T_18572) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18574 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18575 = eq(_T_18574, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18576 = or(_T_18575, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18577 = and(_T_18573, _T_18576) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18578 = or(_T_18569, _T_18577) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][3] <= _T_18578 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18579 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18580 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18581 = eq(_T_18580, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18582 = and(_T_18579, _T_18581) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18583 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18584 = eq(_T_18583, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18585 = or(_T_18584, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18586 = and(_T_18582, _T_18585) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18587 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18588 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18589 = eq(_T_18588, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18590 = and(_T_18587, _T_18589) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18591 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18592 = eq(_T_18591, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18593 = or(_T_18592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18594 = and(_T_18590, _T_18593) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18595 = or(_T_18586, _T_18594) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][4] <= _T_18595 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18596 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18597 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18598 = eq(_T_18597, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18599 = and(_T_18596, _T_18598) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18600 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18601 = eq(_T_18600, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18602 = or(_T_18601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18603 = and(_T_18599, _T_18602) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18604 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18605 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18606 = eq(_T_18605, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18607 = and(_T_18604, _T_18606) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18608 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18609 = eq(_T_18608, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18610 = or(_T_18609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18611 = and(_T_18607, _T_18610) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18612 = or(_T_18603, _T_18611) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][5] <= _T_18612 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18613 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18614 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18615 = eq(_T_18614, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18616 = and(_T_18613, _T_18615) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18617 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18618 = eq(_T_18617, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18619 = or(_T_18618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18620 = and(_T_18616, _T_18619) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18621 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18622 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18623 = eq(_T_18622, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18624 = and(_T_18621, _T_18623) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18625 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18626 = eq(_T_18625, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18627 = or(_T_18626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18628 = and(_T_18624, _T_18627) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18629 = or(_T_18620, _T_18628) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][6] <= _T_18629 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18630 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18631 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18632 = eq(_T_18631, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18633 = and(_T_18630, _T_18632) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18634 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18635 = eq(_T_18634, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18636 = or(_T_18635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18637 = and(_T_18633, _T_18636) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18638 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18639 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18640 = eq(_T_18639, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18641 = and(_T_18638, _T_18640) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18642 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18643 = eq(_T_18642, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18644 = or(_T_18643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18645 = and(_T_18641, _T_18644) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18646 = or(_T_18637, _T_18645) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][7] <= _T_18646 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18647 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18648 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18649 = eq(_T_18648, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18650 = and(_T_18647, _T_18649) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18651 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18652 = eq(_T_18651, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18653 = or(_T_18652, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18654 = and(_T_18650, _T_18653) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18655 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18656 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18657 = eq(_T_18656, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18658 = and(_T_18655, _T_18657) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18659 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18660 = eq(_T_18659, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18661 = or(_T_18660, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18662 = and(_T_18658, _T_18661) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18663 = or(_T_18654, _T_18662) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][8] <= _T_18663 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18664 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18665 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18666 = eq(_T_18665, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18667 = and(_T_18664, _T_18666) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18668 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18669 = eq(_T_18668, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18670 = or(_T_18669, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18671 = and(_T_18667, _T_18670) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18672 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18673 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18674 = eq(_T_18673, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18675 = and(_T_18672, _T_18674) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18676 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18677 = eq(_T_18676, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18678 = or(_T_18677, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18679 = and(_T_18675, _T_18678) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18680 = or(_T_18671, _T_18679) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][9] <= _T_18680 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18681 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18682 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18683 = eq(_T_18682, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18684 = and(_T_18681, _T_18683) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18685 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18686 = eq(_T_18685, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18687 = or(_T_18686, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18688 = and(_T_18684, _T_18687) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18689 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18690 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18691 = eq(_T_18690, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18692 = and(_T_18689, _T_18691) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18693 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18694 = eq(_T_18693, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18695 = or(_T_18694, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18696 = and(_T_18692, _T_18695) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18697 = or(_T_18688, _T_18696) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][10] <= _T_18697 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18698 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18699 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18700 = eq(_T_18699, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18701 = and(_T_18698, _T_18700) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18702 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18703 = eq(_T_18702, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18704 = or(_T_18703, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18705 = and(_T_18701, _T_18704) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18706 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18707 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18708 = eq(_T_18707, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18709 = and(_T_18706, _T_18708) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18710 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18711 = eq(_T_18710, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18712 = or(_T_18711, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18713 = and(_T_18709, _T_18712) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18714 = or(_T_18705, _T_18713) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][11] <= _T_18714 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18715 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18716 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18717 = eq(_T_18716, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18718 = and(_T_18715, _T_18717) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18719 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18720 = eq(_T_18719, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18721 = or(_T_18720, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18722 = and(_T_18718, _T_18721) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18723 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18724 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18725 = eq(_T_18724, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18726 = and(_T_18723, _T_18725) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18727 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18728 = eq(_T_18727, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18729 = or(_T_18728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18730 = and(_T_18726, _T_18729) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18731 = or(_T_18722, _T_18730) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][12] <= _T_18731 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18732 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18733 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18734 = eq(_T_18733, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18735 = and(_T_18732, _T_18734) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18736 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18737 = eq(_T_18736, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18738 = or(_T_18737, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18739 = and(_T_18735, _T_18738) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18740 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18741 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18742 = eq(_T_18741, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18743 = and(_T_18740, _T_18742) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18744 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18745 = eq(_T_18744, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18746 = or(_T_18745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18747 = and(_T_18743, _T_18746) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18748 = or(_T_18739, _T_18747) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][13] <= _T_18748 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18749 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18750 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18751 = eq(_T_18750, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18752 = and(_T_18749, _T_18751) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18753 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18754 = eq(_T_18753, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18755 = or(_T_18754, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18756 = and(_T_18752, _T_18755) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18757 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18758 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18759 = eq(_T_18758, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18760 = and(_T_18757, _T_18759) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18761 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18762 = eq(_T_18761, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18763 = or(_T_18762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18764 = and(_T_18760, _T_18763) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18765 = or(_T_18756, _T_18764) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][14] <= _T_18765 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18766 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18767 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18768 = eq(_T_18767, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18769 = and(_T_18766, _T_18768) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18770 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18771 = eq(_T_18770, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18772 = or(_T_18771, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18773 = and(_T_18769, _T_18772) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18774 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18775 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18776 = eq(_T_18775, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18777 = and(_T_18774, _T_18776) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18778 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18779 = eq(_T_18778, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18780 = or(_T_18779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18781 = and(_T_18777, _T_18780) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18782 = or(_T_18773, _T_18781) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][11][15] <= _T_18782 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18783 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18784 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18785 = eq(_T_18784, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18786 = and(_T_18783, _T_18785) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18787 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18788 = eq(_T_18787, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18789 = or(_T_18788, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18790 = and(_T_18786, _T_18789) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18791 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18792 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18793 = eq(_T_18792, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18794 = and(_T_18791, _T_18793) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18795 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18796 = eq(_T_18795, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18797 = or(_T_18796, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18798 = and(_T_18794, _T_18797) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18799 = or(_T_18790, _T_18798) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][0] <= _T_18799 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18800 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18801 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18802 = eq(_T_18801, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18803 = and(_T_18800, _T_18802) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18804 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18805 = eq(_T_18804, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18806 = or(_T_18805, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18807 = and(_T_18803, _T_18806) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18808 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18809 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18810 = eq(_T_18809, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18811 = and(_T_18808, _T_18810) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18812 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18813 = eq(_T_18812, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18814 = or(_T_18813, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18815 = and(_T_18811, _T_18814) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18816 = or(_T_18807, _T_18815) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][1] <= _T_18816 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18817 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18818 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18819 = eq(_T_18818, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18820 = and(_T_18817, _T_18819) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18821 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18822 = eq(_T_18821, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18823 = or(_T_18822, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18824 = and(_T_18820, _T_18823) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18825 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18826 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18827 = eq(_T_18826, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18828 = and(_T_18825, _T_18827) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18829 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18830 = eq(_T_18829, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18831 = or(_T_18830, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18832 = and(_T_18828, _T_18831) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18833 = or(_T_18824, _T_18832) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][2] <= _T_18833 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18834 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18835 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18836 = eq(_T_18835, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18837 = and(_T_18834, _T_18836) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18838 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18839 = eq(_T_18838, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18840 = or(_T_18839, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18841 = and(_T_18837, _T_18840) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18842 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18843 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18844 = eq(_T_18843, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18845 = and(_T_18842, _T_18844) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18846 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18847 = eq(_T_18846, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18848 = or(_T_18847, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18849 = and(_T_18845, _T_18848) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18850 = or(_T_18841, _T_18849) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][3] <= _T_18850 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18851 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18852 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18853 = eq(_T_18852, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18854 = and(_T_18851, _T_18853) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18855 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18856 = eq(_T_18855, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18857 = or(_T_18856, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18858 = and(_T_18854, _T_18857) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18859 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18860 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18861 = eq(_T_18860, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18862 = and(_T_18859, _T_18861) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18863 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18864 = eq(_T_18863, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18865 = or(_T_18864, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18866 = and(_T_18862, _T_18865) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18867 = or(_T_18858, _T_18866) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][4] <= _T_18867 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18868 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18869 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18870 = eq(_T_18869, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18871 = and(_T_18868, _T_18870) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18872 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18873 = eq(_T_18872, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18874 = or(_T_18873, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18875 = and(_T_18871, _T_18874) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18876 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18877 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18878 = eq(_T_18877, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18879 = and(_T_18876, _T_18878) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18880 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18881 = eq(_T_18880, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18882 = or(_T_18881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18883 = and(_T_18879, _T_18882) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18884 = or(_T_18875, _T_18883) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][5] <= _T_18884 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18885 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18886 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18887 = eq(_T_18886, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18888 = and(_T_18885, _T_18887) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18889 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18890 = eq(_T_18889, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18891 = or(_T_18890, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18892 = and(_T_18888, _T_18891) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18893 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18894 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18895 = eq(_T_18894, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18896 = and(_T_18893, _T_18895) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18897 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18898 = eq(_T_18897, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18899 = or(_T_18898, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18900 = and(_T_18896, _T_18899) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18901 = or(_T_18892, _T_18900) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][6] <= _T_18901 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18902 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18903 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18904 = eq(_T_18903, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18905 = and(_T_18902, _T_18904) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18906 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18907 = eq(_T_18906, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18908 = or(_T_18907, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18909 = and(_T_18905, _T_18908) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18910 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18911 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18912 = eq(_T_18911, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18913 = and(_T_18910, _T_18912) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18914 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18915 = eq(_T_18914, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18916 = or(_T_18915, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18917 = and(_T_18913, _T_18916) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18918 = or(_T_18909, _T_18917) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][7] <= _T_18918 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18919 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18920 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18921 = eq(_T_18920, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18922 = and(_T_18919, _T_18921) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18923 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18924 = eq(_T_18923, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18925 = or(_T_18924, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18926 = and(_T_18922, _T_18925) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18927 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18928 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18929 = eq(_T_18928, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18930 = and(_T_18927, _T_18929) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18931 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18932 = eq(_T_18931, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18933 = or(_T_18932, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18934 = and(_T_18930, _T_18933) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18935 = or(_T_18926, _T_18934) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][8] <= _T_18935 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18936 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18937 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18938 = eq(_T_18937, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18939 = and(_T_18936, _T_18938) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18940 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18941 = eq(_T_18940, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18942 = or(_T_18941, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18943 = and(_T_18939, _T_18942) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18944 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18945 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18946 = eq(_T_18945, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18947 = and(_T_18944, _T_18946) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18948 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18949 = eq(_T_18948, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18950 = or(_T_18949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18951 = and(_T_18947, _T_18950) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18952 = or(_T_18943, _T_18951) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][9] <= _T_18952 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18953 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18954 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18955 = eq(_T_18954, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18956 = and(_T_18953, _T_18955) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18957 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18958 = eq(_T_18957, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18959 = or(_T_18958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18960 = and(_T_18956, _T_18959) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18961 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18962 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18963 = eq(_T_18962, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18964 = and(_T_18961, _T_18963) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18965 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18966 = eq(_T_18965, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18967 = or(_T_18966, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18968 = and(_T_18964, _T_18967) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18969 = or(_T_18960, _T_18968) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][10] <= _T_18969 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18970 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18971 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18972 = eq(_T_18971, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18973 = and(_T_18970, _T_18972) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18974 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18975 = eq(_T_18974, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18976 = or(_T_18975, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18977 = and(_T_18973, _T_18976) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18978 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18979 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18980 = eq(_T_18979, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18981 = and(_T_18978, _T_18980) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18982 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_18983 = eq(_T_18982, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_18984 = or(_T_18983, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_18985 = and(_T_18981, _T_18984) @[el2_ifu_bp_ctl.scala 456:87] - node _T_18986 = or(_T_18977, _T_18985) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][11] <= _T_18986 @[el2_ifu_bp_ctl.scala 455:27] - node _T_18987 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_18988 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_18989 = eq(_T_18988, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_18990 = and(_T_18987, _T_18989) @[el2_ifu_bp_ctl.scala 455:45] - node _T_18991 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_18992 = eq(_T_18991, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_18993 = or(_T_18992, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_18994 = and(_T_18990, _T_18993) @[el2_ifu_bp_ctl.scala 455:110] - node _T_18995 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_18996 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_18997 = eq(_T_18996, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_18998 = and(_T_18995, _T_18997) @[el2_ifu_bp_ctl.scala 456:22] - node _T_18999 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19000 = eq(_T_18999, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19001 = or(_T_19000, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19002 = and(_T_18998, _T_19001) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19003 = or(_T_18994, _T_19002) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][12] <= _T_19003 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19004 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19005 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19006 = eq(_T_19005, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19007 = and(_T_19004, _T_19006) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19008 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19009 = eq(_T_19008, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19010 = or(_T_19009, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19011 = and(_T_19007, _T_19010) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19012 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19013 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19014 = eq(_T_19013, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19015 = and(_T_19012, _T_19014) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19016 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19017 = eq(_T_19016, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19018 = or(_T_19017, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19019 = and(_T_19015, _T_19018) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19020 = or(_T_19011, _T_19019) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][13] <= _T_19020 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19021 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19022 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19023 = eq(_T_19022, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19024 = and(_T_19021, _T_19023) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19025 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19026 = eq(_T_19025, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19027 = or(_T_19026, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19028 = and(_T_19024, _T_19027) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19029 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19030 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19031 = eq(_T_19030, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19032 = and(_T_19029, _T_19031) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19033 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19034 = eq(_T_19033, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19035 = or(_T_19034, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19036 = and(_T_19032, _T_19035) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19037 = or(_T_19028, _T_19036) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][14] <= _T_19037 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19038 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19039 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19040 = eq(_T_19039, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19041 = and(_T_19038, _T_19040) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19042 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19043 = eq(_T_19042, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19044 = or(_T_19043, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19045 = and(_T_19041, _T_19044) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19046 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19047 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19048 = eq(_T_19047, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19049 = and(_T_19046, _T_19048) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19050 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19051 = eq(_T_19050, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19052 = or(_T_19051, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19053 = and(_T_19049, _T_19052) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19054 = or(_T_19045, _T_19053) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][12][15] <= _T_19054 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19055 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19056 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19057 = eq(_T_19056, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19058 = and(_T_19055, _T_19057) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19059 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19060 = eq(_T_19059, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19061 = or(_T_19060, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19062 = and(_T_19058, _T_19061) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19063 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19064 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19065 = eq(_T_19064, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19066 = and(_T_19063, _T_19065) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19067 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19068 = eq(_T_19067, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19069 = or(_T_19068, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19070 = and(_T_19066, _T_19069) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19071 = or(_T_19062, _T_19070) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][0] <= _T_19071 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19072 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19073 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19074 = eq(_T_19073, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19075 = and(_T_19072, _T_19074) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19076 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19077 = eq(_T_19076, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19078 = or(_T_19077, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19079 = and(_T_19075, _T_19078) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19080 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19081 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19082 = eq(_T_19081, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19083 = and(_T_19080, _T_19082) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19084 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19085 = eq(_T_19084, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19086 = or(_T_19085, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19087 = and(_T_19083, _T_19086) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19088 = or(_T_19079, _T_19087) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][1] <= _T_19088 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19089 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19090 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19091 = eq(_T_19090, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19092 = and(_T_19089, _T_19091) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19093 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19094 = eq(_T_19093, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19095 = or(_T_19094, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19096 = and(_T_19092, _T_19095) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19097 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19098 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19099 = eq(_T_19098, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19100 = and(_T_19097, _T_19099) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19101 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19102 = eq(_T_19101, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19103 = or(_T_19102, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19104 = and(_T_19100, _T_19103) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19105 = or(_T_19096, _T_19104) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][2] <= _T_19105 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19106 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19107 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19108 = eq(_T_19107, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19109 = and(_T_19106, _T_19108) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19110 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19111 = eq(_T_19110, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19112 = or(_T_19111, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19113 = and(_T_19109, _T_19112) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19114 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19115 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19116 = eq(_T_19115, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19117 = and(_T_19114, _T_19116) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19118 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19119 = eq(_T_19118, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19120 = or(_T_19119, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19121 = and(_T_19117, _T_19120) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19122 = or(_T_19113, _T_19121) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][3] <= _T_19122 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19123 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19124 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19125 = eq(_T_19124, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19126 = and(_T_19123, _T_19125) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19127 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19128 = eq(_T_19127, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19129 = or(_T_19128, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19130 = and(_T_19126, _T_19129) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19131 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19132 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19133 = eq(_T_19132, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19134 = and(_T_19131, _T_19133) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19135 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19136 = eq(_T_19135, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19137 = or(_T_19136, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19138 = and(_T_19134, _T_19137) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19139 = or(_T_19130, _T_19138) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][4] <= _T_19139 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19140 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19141 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19142 = eq(_T_19141, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19143 = and(_T_19140, _T_19142) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19144 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19145 = eq(_T_19144, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19146 = or(_T_19145, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19147 = and(_T_19143, _T_19146) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19148 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19149 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19150 = eq(_T_19149, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19151 = and(_T_19148, _T_19150) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19152 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19153 = eq(_T_19152, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19154 = or(_T_19153, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19155 = and(_T_19151, _T_19154) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19156 = or(_T_19147, _T_19155) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][5] <= _T_19156 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19157 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19158 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19159 = eq(_T_19158, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19160 = and(_T_19157, _T_19159) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19161 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19162 = eq(_T_19161, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19163 = or(_T_19162, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19164 = and(_T_19160, _T_19163) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19165 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19166 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19167 = eq(_T_19166, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19168 = and(_T_19165, _T_19167) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19169 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19170 = eq(_T_19169, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19171 = or(_T_19170, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19172 = and(_T_19168, _T_19171) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19173 = or(_T_19164, _T_19172) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][6] <= _T_19173 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19174 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19175 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19176 = eq(_T_19175, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19177 = and(_T_19174, _T_19176) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19178 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19179 = eq(_T_19178, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19180 = or(_T_19179, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19181 = and(_T_19177, _T_19180) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19182 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19183 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19184 = eq(_T_19183, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19185 = and(_T_19182, _T_19184) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19186 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19187 = eq(_T_19186, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19188 = or(_T_19187, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19189 = and(_T_19185, _T_19188) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19190 = or(_T_19181, _T_19189) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][7] <= _T_19190 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19191 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19192 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19193 = eq(_T_19192, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19194 = and(_T_19191, _T_19193) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19195 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19196 = eq(_T_19195, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19197 = or(_T_19196, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19198 = and(_T_19194, _T_19197) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19199 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19200 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19201 = eq(_T_19200, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19202 = and(_T_19199, _T_19201) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19203 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19204 = eq(_T_19203, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19205 = or(_T_19204, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19206 = and(_T_19202, _T_19205) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19207 = or(_T_19198, _T_19206) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][8] <= _T_19207 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19208 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19209 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19210 = eq(_T_19209, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19211 = and(_T_19208, _T_19210) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19212 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19213 = eq(_T_19212, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19214 = or(_T_19213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19215 = and(_T_19211, _T_19214) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19216 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19217 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19218 = eq(_T_19217, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19219 = and(_T_19216, _T_19218) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19220 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19221 = eq(_T_19220, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19222 = or(_T_19221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19223 = and(_T_19219, _T_19222) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19224 = or(_T_19215, _T_19223) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][9] <= _T_19224 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19225 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19226 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19227 = eq(_T_19226, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19228 = and(_T_19225, _T_19227) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19229 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19230 = eq(_T_19229, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19231 = or(_T_19230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19232 = and(_T_19228, _T_19231) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19233 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19234 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19235 = eq(_T_19234, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19236 = and(_T_19233, _T_19235) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19237 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19238 = eq(_T_19237, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19239 = or(_T_19238, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19240 = and(_T_19236, _T_19239) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19241 = or(_T_19232, _T_19240) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][10] <= _T_19241 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19242 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19243 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19244 = eq(_T_19243, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19245 = and(_T_19242, _T_19244) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19246 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19247 = eq(_T_19246, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19248 = or(_T_19247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19249 = and(_T_19245, _T_19248) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19250 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19251 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19252 = eq(_T_19251, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19253 = and(_T_19250, _T_19252) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19254 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19255 = eq(_T_19254, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19256 = or(_T_19255, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19257 = and(_T_19253, _T_19256) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19258 = or(_T_19249, _T_19257) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][11] <= _T_19258 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19259 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19260 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19261 = eq(_T_19260, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19262 = and(_T_19259, _T_19261) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19263 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19264 = eq(_T_19263, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19265 = or(_T_19264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19266 = and(_T_19262, _T_19265) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19267 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19268 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19269 = eq(_T_19268, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19270 = and(_T_19267, _T_19269) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19271 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19272 = eq(_T_19271, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19273 = or(_T_19272, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19274 = and(_T_19270, _T_19273) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19275 = or(_T_19266, _T_19274) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][12] <= _T_19275 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19276 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19277 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19278 = eq(_T_19277, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19279 = and(_T_19276, _T_19278) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19280 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19281 = eq(_T_19280, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19282 = or(_T_19281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19283 = and(_T_19279, _T_19282) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19284 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19285 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19286 = eq(_T_19285, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19287 = and(_T_19284, _T_19286) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19288 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19289 = eq(_T_19288, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19290 = or(_T_19289, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19291 = and(_T_19287, _T_19290) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19292 = or(_T_19283, _T_19291) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][13] <= _T_19292 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19293 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19294 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19295 = eq(_T_19294, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19296 = and(_T_19293, _T_19295) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19297 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19298 = eq(_T_19297, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19299 = or(_T_19298, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19300 = and(_T_19296, _T_19299) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19301 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19302 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19303 = eq(_T_19302, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19304 = and(_T_19301, _T_19303) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19305 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19306 = eq(_T_19305, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19307 = or(_T_19306, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19308 = and(_T_19304, _T_19307) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19309 = or(_T_19300, _T_19308) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][14] <= _T_19309 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19310 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19311 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19312 = eq(_T_19311, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19313 = and(_T_19310, _T_19312) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19314 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19315 = eq(_T_19314, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19316 = or(_T_19315, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19317 = and(_T_19313, _T_19316) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19318 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19319 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19320 = eq(_T_19319, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19321 = and(_T_19318, _T_19320) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19322 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19323 = eq(_T_19322, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19324 = or(_T_19323, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19325 = and(_T_19321, _T_19324) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19326 = or(_T_19317, _T_19325) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][13][15] <= _T_19326 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19327 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19328 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19329 = eq(_T_19328, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19330 = and(_T_19327, _T_19329) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19331 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19332 = eq(_T_19331, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19333 = or(_T_19332, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19334 = and(_T_19330, _T_19333) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19335 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19336 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19337 = eq(_T_19336, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19338 = and(_T_19335, _T_19337) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19339 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19340 = eq(_T_19339, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19341 = or(_T_19340, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19342 = and(_T_19338, _T_19341) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19343 = or(_T_19334, _T_19342) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][0] <= _T_19343 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19344 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19345 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19346 = eq(_T_19345, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19347 = and(_T_19344, _T_19346) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19348 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19349 = eq(_T_19348, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19350 = or(_T_19349, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19351 = and(_T_19347, _T_19350) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19352 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19353 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19354 = eq(_T_19353, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19355 = and(_T_19352, _T_19354) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19356 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19357 = eq(_T_19356, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19358 = or(_T_19357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19359 = and(_T_19355, _T_19358) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19360 = or(_T_19351, _T_19359) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][1] <= _T_19360 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19361 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19362 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19363 = eq(_T_19362, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19364 = and(_T_19361, _T_19363) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19365 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19366 = eq(_T_19365, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19367 = or(_T_19366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19368 = and(_T_19364, _T_19367) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19369 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19370 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19371 = eq(_T_19370, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19372 = and(_T_19369, _T_19371) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19373 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19374 = eq(_T_19373, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19375 = or(_T_19374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19376 = and(_T_19372, _T_19375) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19377 = or(_T_19368, _T_19376) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][2] <= _T_19377 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19378 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19379 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19380 = eq(_T_19379, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19381 = and(_T_19378, _T_19380) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19382 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19383 = eq(_T_19382, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19384 = or(_T_19383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19385 = and(_T_19381, _T_19384) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19386 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19387 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19388 = eq(_T_19387, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19389 = and(_T_19386, _T_19388) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19390 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19391 = eq(_T_19390, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19392 = or(_T_19391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19393 = and(_T_19389, _T_19392) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19394 = or(_T_19385, _T_19393) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][3] <= _T_19394 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19395 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19396 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19397 = eq(_T_19396, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19398 = and(_T_19395, _T_19397) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19399 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19400 = eq(_T_19399, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19401 = or(_T_19400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19402 = and(_T_19398, _T_19401) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19403 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19404 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19405 = eq(_T_19404, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19406 = and(_T_19403, _T_19405) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19407 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19408 = eq(_T_19407, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19409 = or(_T_19408, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19410 = and(_T_19406, _T_19409) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19411 = or(_T_19402, _T_19410) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][4] <= _T_19411 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19412 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19413 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19414 = eq(_T_19413, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19415 = and(_T_19412, _T_19414) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19416 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19417 = eq(_T_19416, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19418 = or(_T_19417, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19419 = and(_T_19415, _T_19418) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19420 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19421 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19422 = eq(_T_19421, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19423 = and(_T_19420, _T_19422) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19424 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19425 = eq(_T_19424, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19426 = or(_T_19425, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19427 = and(_T_19423, _T_19426) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19428 = or(_T_19419, _T_19427) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][5] <= _T_19428 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19429 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19430 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19431 = eq(_T_19430, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19432 = and(_T_19429, _T_19431) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19433 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19434 = eq(_T_19433, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19435 = or(_T_19434, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19436 = and(_T_19432, _T_19435) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19437 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19438 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19439 = eq(_T_19438, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19440 = and(_T_19437, _T_19439) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19441 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19442 = eq(_T_19441, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19443 = or(_T_19442, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19444 = and(_T_19440, _T_19443) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19445 = or(_T_19436, _T_19444) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][6] <= _T_19445 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19446 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19447 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19448 = eq(_T_19447, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19449 = and(_T_19446, _T_19448) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19450 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19451 = eq(_T_19450, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19452 = or(_T_19451, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19453 = and(_T_19449, _T_19452) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19454 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19455 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19456 = eq(_T_19455, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19457 = and(_T_19454, _T_19456) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19458 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19459 = eq(_T_19458, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19460 = or(_T_19459, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19461 = and(_T_19457, _T_19460) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19462 = or(_T_19453, _T_19461) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][7] <= _T_19462 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19463 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19464 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19465 = eq(_T_19464, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19466 = and(_T_19463, _T_19465) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19467 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19468 = eq(_T_19467, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19469 = or(_T_19468, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19470 = and(_T_19466, _T_19469) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19471 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19472 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19473 = eq(_T_19472, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19474 = and(_T_19471, _T_19473) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19475 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19476 = eq(_T_19475, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19477 = or(_T_19476, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19478 = and(_T_19474, _T_19477) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19479 = or(_T_19470, _T_19478) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][8] <= _T_19479 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19480 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19481 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19482 = eq(_T_19481, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19483 = and(_T_19480, _T_19482) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19484 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19485 = eq(_T_19484, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19486 = or(_T_19485, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19487 = and(_T_19483, _T_19486) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19488 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19489 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19490 = eq(_T_19489, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19491 = and(_T_19488, _T_19490) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19492 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19493 = eq(_T_19492, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19494 = or(_T_19493, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19495 = and(_T_19491, _T_19494) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19496 = or(_T_19487, _T_19495) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][9] <= _T_19496 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19497 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19498 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19499 = eq(_T_19498, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19500 = and(_T_19497, _T_19499) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19501 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19502 = eq(_T_19501, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19503 = or(_T_19502, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19504 = and(_T_19500, _T_19503) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19505 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19506 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19507 = eq(_T_19506, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19508 = and(_T_19505, _T_19507) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19509 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19510 = eq(_T_19509, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19511 = or(_T_19510, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19512 = and(_T_19508, _T_19511) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19513 = or(_T_19504, _T_19512) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][10] <= _T_19513 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19514 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19515 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19516 = eq(_T_19515, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19517 = and(_T_19514, _T_19516) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19518 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19519 = eq(_T_19518, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19520 = or(_T_19519, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19521 = and(_T_19517, _T_19520) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19522 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19523 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19524 = eq(_T_19523, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19525 = and(_T_19522, _T_19524) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19526 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19527 = eq(_T_19526, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19528 = or(_T_19527, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19529 = and(_T_19525, _T_19528) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19530 = or(_T_19521, _T_19529) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][11] <= _T_19530 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19531 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19532 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19533 = eq(_T_19532, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19534 = and(_T_19531, _T_19533) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19535 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19536 = eq(_T_19535, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19537 = or(_T_19536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19538 = and(_T_19534, _T_19537) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19539 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19540 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19541 = eq(_T_19540, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19542 = and(_T_19539, _T_19541) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19543 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19544 = eq(_T_19543, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19545 = or(_T_19544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19546 = and(_T_19542, _T_19545) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19547 = or(_T_19538, _T_19546) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][12] <= _T_19547 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19548 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19549 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19550 = eq(_T_19549, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19551 = and(_T_19548, _T_19550) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19552 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19553 = eq(_T_19552, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19554 = or(_T_19553, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19555 = and(_T_19551, _T_19554) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19556 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19557 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19558 = eq(_T_19557, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19559 = and(_T_19556, _T_19558) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19560 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19561 = eq(_T_19560, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19562 = or(_T_19561, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19563 = and(_T_19559, _T_19562) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19564 = or(_T_19555, _T_19563) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][13] <= _T_19564 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19565 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19566 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19567 = eq(_T_19566, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19568 = and(_T_19565, _T_19567) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19569 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19570 = eq(_T_19569, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19571 = or(_T_19570, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19572 = and(_T_19568, _T_19571) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19573 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19574 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19575 = eq(_T_19574, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19576 = and(_T_19573, _T_19575) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19577 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19578 = eq(_T_19577, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19579 = or(_T_19578, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19580 = and(_T_19576, _T_19579) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19581 = or(_T_19572, _T_19580) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][14] <= _T_19581 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19582 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19583 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19584 = eq(_T_19583, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19585 = and(_T_19582, _T_19584) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19586 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19587 = eq(_T_19586, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19588 = or(_T_19587, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19589 = and(_T_19585, _T_19588) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19590 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19591 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19592 = eq(_T_19591, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19593 = and(_T_19590, _T_19592) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19594 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19595 = eq(_T_19594, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19596 = or(_T_19595, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19597 = and(_T_19593, _T_19596) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19598 = or(_T_19589, _T_19597) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][14][15] <= _T_19598 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19599 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19600 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19601 = eq(_T_19600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19602 = and(_T_19599, _T_19601) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19603 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19604 = eq(_T_19603, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19605 = or(_T_19604, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19606 = and(_T_19602, _T_19605) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19607 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19608 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19609 = eq(_T_19608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19610 = and(_T_19607, _T_19609) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19611 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19612 = eq(_T_19611, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19613 = or(_T_19612, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19614 = and(_T_19610, _T_19613) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19615 = or(_T_19606, _T_19614) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][0] <= _T_19615 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19616 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19617 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19618 = eq(_T_19617, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19619 = and(_T_19616, _T_19618) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19620 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19621 = eq(_T_19620, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19622 = or(_T_19621, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19623 = and(_T_19619, _T_19622) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19624 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19625 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19626 = eq(_T_19625, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19627 = and(_T_19624, _T_19626) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19628 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19629 = eq(_T_19628, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19630 = or(_T_19629, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19631 = and(_T_19627, _T_19630) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19632 = or(_T_19623, _T_19631) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][1] <= _T_19632 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19633 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19634 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19635 = eq(_T_19634, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19636 = and(_T_19633, _T_19635) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19637 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19638 = eq(_T_19637, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19639 = or(_T_19638, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19640 = and(_T_19636, _T_19639) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19641 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19642 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19643 = eq(_T_19642, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19644 = and(_T_19641, _T_19643) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19645 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19646 = eq(_T_19645, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19647 = or(_T_19646, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19648 = and(_T_19644, _T_19647) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19649 = or(_T_19640, _T_19648) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][2] <= _T_19649 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19650 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19651 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19652 = eq(_T_19651, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19653 = and(_T_19650, _T_19652) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19654 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19655 = eq(_T_19654, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19656 = or(_T_19655, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19657 = and(_T_19653, _T_19656) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19658 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19659 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19660 = eq(_T_19659, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19661 = and(_T_19658, _T_19660) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19662 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19663 = eq(_T_19662, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19664 = or(_T_19663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19665 = and(_T_19661, _T_19664) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19666 = or(_T_19657, _T_19665) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][3] <= _T_19666 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19667 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19668 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19669 = eq(_T_19668, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19670 = and(_T_19667, _T_19669) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19671 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19672 = eq(_T_19671, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19673 = or(_T_19672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19674 = and(_T_19670, _T_19673) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19675 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19676 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19677 = eq(_T_19676, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19678 = and(_T_19675, _T_19677) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19679 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19680 = eq(_T_19679, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19681 = or(_T_19680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19682 = and(_T_19678, _T_19681) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19683 = or(_T_19674, _T_19682) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][4] <= _T_19683 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19684 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19685 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19686 = eq(_T_19685, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19687 = and(_T_19684, _T_19686) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19688 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19689 = eq(_T_19688, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19690 = or(_T_19689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19691 = and(_T_19687, _T_19690) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19692 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19693 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19694 = eq(_T_19693, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19695 = and(_T_19692, _T_19694) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19696 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19697 = eq(_T_19696, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19698 = or(_T_19697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19699 = and(_T_19695, _T_19698) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19700 = or(_T_19691, _T_19699) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][5] <= _T_19700 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19701 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19702 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19703 = eq(_T_19702, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19704 = and(_T_19701, _T_19703) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19705 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19706 = eq(_T_19705, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19707 = or(_T_19706, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19708 = and(_T_19704, _T_19707) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19709 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19710 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19711 = eq(_T_19710, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19712 = and(_T_19709, _T_19711) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19713 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19714 = eq(_T_19713, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19715 = or(_T_19714, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19716 = and(_T_19712, _T_19715) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19717 = or(_T_19708, _T_19716) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][6] <= _T_19717 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19718 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19719 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19720 = eq(_T_19719, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19721 = and(_T_19718, _T_19720) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19722 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19723 = eq(_T_19722, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19724 = or(_T_19723, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19725 = and(_T_19721, _T_19724) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19726 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19727 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19728 = eq(_T_19727, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19729 = and(_T_19726, _T_19728) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19730 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19731 = eq(_T_19730, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19732 = or(_T_19731, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19733 = and(_T_19729, _T_19732) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19734 = or(_T_19725, _T_19733) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][7] <= _T_19734 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19735 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19736 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19737 = eq(_T_19736, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19738 = and(_T_19735, _T_19737) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19739 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19740 = eq(_T_19739, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19741 = or(_T_19740, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19742 = and(_T_19738, _T_19741) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19743 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19744 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19745 = eq(_T_19744, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19746 = and(_T_19743, _T_19745) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19747 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19748 = eq(_T_19747, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19749 = or(_T_19748, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19750 = and(_T_19746, _T_19749) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19751 = or(_T_19742, _T_19750) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][8] <= _T_19751 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19752 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19753 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19754 = eq(_T_19753, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19755 = and(_T_19752, _T_19754) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19756 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19757 = eq(_T_19756, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19758 = or(_T_19757, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19759 = and(_T_19755, _T_19758) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19760 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19761 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19762 = eq(_T_19761, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19763 = and(_T_19760, _T_19762) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19764 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19765 = eq(_T_19764, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19766 = or(_T_19765, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19767 = and(_T_19763, _T_19766) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19768 = or(_T_19759, _T_19767) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][9] <= _T_19768 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19769 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19770 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19771 = eq(_T_19770, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19772 = and(_T_19769, _T_19771) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19773 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19774 = eq(_T_19773, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19775 = or(_T_19774, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19776 = and(_T_19772, _T_19775) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19777 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19778 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19779 = eq(_T_19778, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19780 = and(_T_19777, _T_19779) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19781 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19782 = eq(_T_19781, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19783 = or(_T_19782, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19784 = and(_T_19780, _T_19783) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19785 = or(_T_19776, _T_19784) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][10] <= _T_19785 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19786 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19787 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19788 = eq(_T_19787, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19789 = and(_T_19786, _T_19788) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19790 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19791 = eq(_T_19790, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19792 = or(_T_19791, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19793 = and(_T_19789, _T_19792) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19794 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19795 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19796 = eq(_T_19795, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19797 = and(_T_19794, _T_19796) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19798 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19799 = eq(_T_19798, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19800 = or(_T_19799, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19801 = and(_T_19797, _T_19800) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19802 = or(_T_19793, _T_19801) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][11] <= _T_19802 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19803 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19804 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19805 = eq(_T_19804, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19806 = and(_T_19803, _T_19805) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19807 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19808 = eq(_T_19807, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19809 = or(_T_19808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19810 = and(_T_19806, _T_19809) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19811 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19812 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19813 = eq(_T_19812, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19814 = and(_T_19811, _T_19813) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19815 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19816 = eq(_T_19815, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19817 = or(_T_19816, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19818 = and(_T_19814, _T_19817) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19819 = or(_T_19810, _T_19818) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][12] <= _T_19819 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19820 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19821 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19822 = eq(_T_19821, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19823 = and(_T_19820, _T_19822) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19824 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19825 = eq(_T_19824, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19826 = or(_T_19825, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19827 = and(_T_19823, _T_19826) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19828 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19829 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19830 = eq(_T_19829, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19831 = and(_T_19828, _T_19830) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19832 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19833 = eq(_T_19832, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19834 = or(_T_19833, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19835 = and(_T_19831, _T_19834) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19836 = or(_T_19827, _T_19835) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][13] <= _T_19836 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19837 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19838 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19839 = eq(_T_19838, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19840 = and(_T_19837, _T_19839) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19841 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19842 = eq(_T_19841, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19843 = or(_T_19842, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19844 = and(_T_19840, _T_19843) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19845 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19846 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19847 = eq(_T_19846, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19848 = and(_T_19845, _T_19847) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19849 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19850 = eq(_T_19849, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19851 = or(_T_19850, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19852 = and(_T_19848, _T_19851) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19853 = or(_T_19844, _T_19852) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][14] <= _T_19853 @[el2_ifu_bp_ctl.scala 455:27] - node _T_19854 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 455:41] - node _T_19855 = bits(mp_hashed, 3, 0) @[el2_ifu_bp_ctl.scala 455:60] - node _T_19856 = eq(_T_19855, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:97] - node _T_19857 = and(_T_19854, _T_19856) @[el2_ifu_bp_ctl.scala 455:45] - node _T_19858 = bits(mp_hashed, 7, 4) @[el2_ifu_bp_ctl.scala 455:126] - node _T_19859 = eq(_T_19858, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 455:186] - node _T_19860 = or(_T_19859, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 455:199] - node _T_19861 = and(_T_19857, _T_19860) @[el2_ifu_bp_ctl.scala 455:110] - node _T_19862 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 456:18] - node _T_19863 = bits(br0_hashed_wb, 3, 0) @[el2_ifu_bp_ctl.scala 456:37] - node _T_19864 = eq(_T_19863, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:74] - node _T_19865 = and(_T_19862, _T_19864) @[el2_ifu_bp_ctl.scala 456:22] - node _T_19866 = bits(br0_hashed_wb, 7, 4) @[el2_ifu_bp_ctl.scala 456:103] - node _T_19867 = eq(_T_19866, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 456:163] - node _T_19868 = or(_T_19867, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 456:176] - node _T_19869 = and(_T_19865, _T_19868) @[el2_ifu_bp_ctl.scala 456:87] - node _T_19870 = or(_T_19861, _T_19869) @[el2_ifu_bp_ctl.scala 455:223] - bht_bank_sel[1][15][15] <= _T_19870 @[el2_ifu_bp_ctl.scala 455:27] - wire bht_bank_rd_data_out : UInt<2>[256][2] @[el2_ifu_bp_ctl.scala 460:34] - reg _T_19871 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][0] : @[Reg.scala 28:19] - _T_19871 <= bht_bank_wr_data_0_0_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][0] <= _T_19871 @[el2_ifu_bp_ctl.scala 462:39] + node _T_6208 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6209 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6210 = eq(_T_6209, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6211 = or(_T_6210, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6212 = and(_T_6208, _T_6211) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6213 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6214 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6215 = eq(_T_6214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6216 = or(_T_6215, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6217 = and(_T_6213, _T_6216) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6218 = or(_T_6212, _T_6217) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][0] <= _T_6218 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6219 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6220 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6221 = eq(_T_6220, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6222 = or(_T_6221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6223 = and(_T_6219, _T_6222) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6224 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6225 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6226 = eq(_T_6225, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6227 = or(_T_6226, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6228 = and(_T_6224, _T_6227) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6229 = or(_T_6223, _T_6228) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][1] <= _T_6229 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6230 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6231 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6232 = eq(_T_6231, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6233 = or(_T_6232, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6234 = and(_T_6230, _T_6233) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6235 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6236 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6237 = eq(_T_6236, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6238 = or(_T_6237, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6239 = and(_T_6235, _T_6238) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6240 = or(_T_6234, _T_6239) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][2] <= _T_6240 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6241 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6242 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6243 = eq(_T_6242, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6244 = or(_T_6243, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6245 = and(_T_6241, _T_6244) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6246 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6247 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6248 = eq(_T_6247, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6249 = or(_T_6248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6250 = and(_T_6246, _T_6249) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6251 = or(_T_6245, _T_6250) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][3] <= _T_6251 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6252 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6253 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6254 = eq(_T_6253, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6255 = or(_T_6254, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6256 = and(_T_6252, _T_6255) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6257 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6258 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6259 = eq(_T_6258, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6260 = or(_T_6259, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6261 = and(_T_6257, _T_6260) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6262 = or(_T_6256, _T_6261) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][4] <= _T_6262 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6263 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6264 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6265 = eq(_T_6264, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6266 = or(_T_6265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6267 = and(_T_6263, _T_6266) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6268 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6269 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6270 = eq(_T_6269, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6271 = or(_T_6270, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6272 = and(_T_6268, _T_6271) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6273 = or(_T_6267, _T_6272) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][5] <= _T_6273 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6274 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6275 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6276 = eq(_T_6275, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6277 = or(_T_6276, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6278 = and(_T_6274, _T_6277) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6279 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6280 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6281 = eq(_T_6280, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6282 = or(_T_6281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6283 = and(_T_6279, _T_6282) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6284 = or(_T_6278, _T_6283) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][6] <= _T_6284 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6285 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6286 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6287 = eq(_T_6286, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6288 = or(_T_6287, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6289 = and(_T_6285, _T_6288) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6290 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6291 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6292 = eq(_T_6291, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6293 = or(_T_6292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6294 = and(_T_6290, _T_6293) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6295 = or(_T_6289, _T_6294) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][7] <= _T_6295 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6296 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6297 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6298 = eq(_T_6297, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6299 = or(_T_6298, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6300 = and(_T_6296, _T_6299) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6301 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6302 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6303 = eq(_T_6302, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6304 = or(_T_6303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6305 = and(_T_6301, _T_6304) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6306 = or(_T_6300, _T_6305) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][8] <= _T_6306 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6307 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6308 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6309 = eq(_T_6308, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6310 = or(_T_6309, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6311 = and(_T_6307, _T_6310) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6312 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6313 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6314 = eq(_T_6313, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6315 = or(_T_6314, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6316 = and(_T_6312, _T_6315) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6317 = or(_T_6311, _T_6316) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][9] <= _T_6317 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6318 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6319 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6320 = eq(_T_6319, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6321 = or(_T_6320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6322 = and(_T_6318, _T_6321) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6323 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6324 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6325 = eq(_T_6324, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6326 = or(_T_6325, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6327 = and(_T_6323, _T_6326) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6328 = or(_T_6322, _T_6327) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][10] <= _T_6328 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6329 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6330 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6331 = eq(_T_6330, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6332 = or(_T_6331, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6333 = and(_T_6329, _T_6332) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6334 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6335 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6336 = eq(_T_6335, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6337 = or(_T_6336, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6338 = and(_T_6334, _T_6337) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6339 = or(_T_6333, _T_6338) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][11] <= _T_6339 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6340 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6341 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6342 = eq(_T_6341, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6343 = or(_T_6342, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6344 = and(_T_6340, _T_6343) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6345 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6346 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6347 = eq(_T_6346, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6348 = or(_T_6347, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6349 = and(_T_6345, _T_6348) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6350 = or(_T_6344, _T_6349) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][12] <= _T_6350 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6351 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6352 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6353 = eq(_T_6352, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6354 = or(_T_6353, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6355 = and(_T_6351, _T_6354) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6356 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6357 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6358 = eq(_T_6357, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6359 = or(_T_6358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6360 = and(_T_6356, _T_6359) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6361 = or(_T_6355, _T_6360) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][13] <= _T_6361 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6362 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6363 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6364 = eq(_T_6363, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6365 = or(_T_6364, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6366 = and(_T_6362, _T_6365) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6367 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6368 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6369 = eq(_T_6368, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6370 = or(_T_6369, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6371 = and(_T_6367, _T_6370) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6372 = or(_T_6366, _T_6371) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][14] <= _T_6372 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6373 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6374 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6375 = eq(_T_6374, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6376 = or(_T_6375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6377 = and(_T_6373, _T_6376) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6378 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6379 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6380 = eq(_T_6379, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6381 = or(_T_6380, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6382 = and(_T_6378, _T_6381) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6383 = or(_T_6377, _T_6382) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[0][15] <= _T_6383 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6384 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6385 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6386 = eq(_T_6385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6387 = or(_T_6386, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6388 = and(_T_6384, _T_6387) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6389 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6390 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6391 = eq(_T_6390, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6392 = or(_T_6391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6393 = and(_T_6389, _T_6392) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6394 = or(_T_6388, _T_6393) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][0] <= _T_6394 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6395 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6396 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6397 = eq(_T_6396, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6398 = or(_T_6397, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6399 = and(_T_6395, _T_6398) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6400 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6401 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6402 = eq(_T_6401, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6403 = or(_T_6402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6404 = and(_T_6400, _T_6403) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6405 = or(_T_6399, _T_6404) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][1] <= _T_6405 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6406 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6407 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6408 = eq(_T_6407, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6409 = or(_T_6408, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6410 = and(_T_6406, _T_6409) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6411 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6412 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6413 = eq(_T_6412, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6414 = or(_T_6413, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6415 = and(_T_6411, _T_6414) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6416 = or(_T_6410, _T_6415) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][2] <= _T_6416 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6417 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6418 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6419 = eq(_T_6418, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6420 = or(_T_6419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6421 = and(_T_6417, _T_6420) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6422 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6423 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6424 = eq(_T_6423, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6425 = or(_T_6424, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6426 = and(_T_6422, _T_6425) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6427 = or(_T_6421, _T_6426) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][3] <= _T_6427 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6428 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6429 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6430 = eq(_T_6429, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6431 = or(_T_6430, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6432 = and(_T_6428, _T_6431) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6433 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6434 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6435 = eq(_T_6434, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6436 = or(_T_6435, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6437 = and(_T_6433, _T_6436) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6438 = or(_T_6432, _T_6437) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][4] <= _T_6438 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6439 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6440 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6441 = eq(_T_6440, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6442 = or(_T_6441, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6443 = and(_T_6439, _T_6442) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6444 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6445 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6446 = eq(_T_6445, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6447 = or(_T_6446, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6448 = and(_T_6444, _T_6447) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6449 = or(_T_6443, _T_6448) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][5] <= _T_6449 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6450 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6451 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6452 = eq(_T_6451, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6453 = or(_T_6452, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6454 = and(_T_6450, _T_6453) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6455 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6456 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6457 = eq(_T_6456, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6458 = or(_T_6457, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6459 = and(_T_6455, _T_6458) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6460 = or(_T_6454, _T_6459) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][6] <= _T_6460 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6461 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6462 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6463 = eq(_T_6462, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6464 = or(_T_6463, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6465 = and(_T_6461, _T_6464) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6466 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6467 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6468 = eq(_T_6467, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6469 = or(_T_6468, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6470 = and(_T_6466, _T_6469) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6471 = or(_T_6465, _T_6470) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][7] <= _T_6471 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6472 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6473 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6474 = eq(_T_6473, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6475 = or(_T_6474, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6476 = and(_T_6472, _T_6475) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6477 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6478 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6479 = eq(_T_6478, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6480 = or(_T_6479, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6481 = and(_T_6477, _T_6480) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6482 = or(_T_6476, _T_6481) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][8] <= _T_6482 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6483 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6484 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6485 = eq(_T_6484, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6486 = or(_T_6485, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6487 = and(_T_6483, _T_6486) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6488 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6489 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6490 = eq(_T_6489, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6491 = or(_T_6490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6492 = and(_T_6488, _T_6491) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6493 = or(_T_6487, _T_6492) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][9] <= _T_6493 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6494 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6495 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6496 = eq(_T_6495, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6497 = or(_T_6496, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6498 = and(_T_6494, _T_6497) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6499 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6500 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6501 = eq(_T_6500, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6502 = or(_T_6501, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6503 = and(_T_6499, _T_6502) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6504 = or(_T_6498, _T_6503) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][10] <= _T_6504 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6505 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6506 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6507 = eq(_T_6506, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6508 = or(_T_6507, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6509 = and(_T_6505, _T_6508) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6510 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6511 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6512 = eq(_T_6511, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6513 = or(_T_6512, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6514 = and(_T_6510, _T_6513) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6515 = or(_T_6509, _T_6514) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][11] <= _T_6515 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6516 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6517 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6518 = eq(_T_6517, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6519 = or(_T_6518, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6520 = and(_T_6516, _T_6519) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6521 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6522 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6523 = eq(_T_6522, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6524 = or(_T_6523, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6525 = and(_T_6521, _T_6524) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6526 = or(_T_6520, _T_6525) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][12] <= _T_6526 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6527 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6528 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6529 = eq(_T_6528, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6530 = or(_T_6529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6531 = and(_T_6527, _T_6530) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6532 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6533 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6534 = eq(_T_6533, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6535 = or(_T_6534, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6536 = and(_T_6532, _T_6535) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6537 = or(_T_6531, _T_6536) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][13] <= _T_6537 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6538 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6539 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6540 = eq(_T_6539, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6541 = or(_T_6540, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6542 = and(_T_6538, _T_6541) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6543 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6544 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6545 = eq(_T_6544, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6546 = or(_T_6545, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6547 = and(_T_6543, _T_6546) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6548 = or(_T_6542, _T_6547) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][14] <= _T_6548 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6549 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 446:40] + node _T_6550 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 446:60] + node _T_6551 = eq(_T_6550, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 446:109] + node _T_6552 = or(_T_6551, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 446:117] + node _T_6553 = and(_T_6549, _T_6552) @[el2_ifu_bp_ctl.scala 446:44] + node _T_6554 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 447:40] + node _T_6555 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 447:60] + node _T_6556 = eq(_T_6555, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 447:109] + node _T_6557 = or(_T_6556, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 447:117] + node _T_6558 = and(_T_6554, _T_6557) @[el2_ifu_bp_ctl.scala 447:44] + node _T_6559 = or(_T_6553, _T_6558) @[el2_ifu_bp_ctl.scala 446:142] + bht_bank_clken[1][15] <= _T_6559 @[el2_ifu_bp_ctl.scala 446:26] + node _T_6560 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6561 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6562 = eq(_T_6561, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6563 = and(_T_6560, _T_6562) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6564 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6565 = eq(_T_6564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6566 = and(_T_6563, _T_6565) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6567 = or(_T_6566, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6568 = bits(_T_6567, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_0 = mux(_T_6568, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6569 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6570 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6571 = eq(_T_6570, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6572 = and(_T_6569, _T_6571) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6573 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6574 = eq(_T_6573, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6575 = and(_T_6572, _T_6574) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6576 = or(_T_6575, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6577 = bits(_T_6576, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_1 = mux(_T_6577, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6578 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6579 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6580 = eq(_T_6579, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6581 = and(_T_6578, _T_6580) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6582 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6583 = eq(_T_6582, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6584 = and(_T_6581, _T_6583) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6585 = or(_T_6584, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6586 = bits(_T_6585, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_2 = mux(_T_6586, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6587 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6588 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6589 = eq(_T_6588, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6590 = and(_T_6587, _T_6589) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6591 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6592 = eq(_T_6591, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6593 = and(_T_6590, _T_6592) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6594 = or(_T_6593, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6595 = bits(_T_6594, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_3 = mux(_T_6595, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6596 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6597 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6598 = eq(_T_6597, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6599 = and(_T_6596, _T_6598) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6600 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6601 = eq(_T_6600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6602 = and(_T_6599, _T_6601) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6603 = or(_T_6602, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6604 = bits(_T_6603, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_4 = mux(_T_6604, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6605 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6606 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6607 = eq(_T_6606, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6608 = and(_T_6605, _T_6607) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6609 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6610 = eq(_T_6609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6611 = and(_T_6608, _T_6610) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6612 = or(_T_6611, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6613 = bits(_T_6612, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_5 = mux(_T_6613, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6614 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6615 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6616 = eq(_T_6615, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6617 = and(_T_6614, _T_6616) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6618 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6619 = eq(_T_6618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6620 = and(_T_6617, _T_6619) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6621 = or(_T_6620, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6622 = bits(_T_6621, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_6 = mux(_T_6622, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6623 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6624 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6625 = eq(_T_6624, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6626 = and(_T_6623, _T_6625) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6627 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6628 = eq(_T_6627, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6629 = and(_T_6626, _T_6628) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6630 = or(_T_6629, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6631 = bits(_T_6630, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_7 = mux(_T_6631, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6632 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6633 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6634 = eq(_T_6633, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6635 = and(_T_6632, _T_6634) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6636 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6637 = eq(_T_6636, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6638 = and(_T_6635, _T_6637) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6639 = or(_T_6638, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6640 = bits(_T_6639, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_8 = mux(_T_6640, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6641 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6642 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6643 = eq(_T_6642, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6644 = and(_T_6641, _T_6643) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6645 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6646 = eq(_T_6645, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6647 = and(_T_6644, _T_6646) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6648 = or(_T_6647, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6649 = bits(_T_6648, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_9 = mux(_T_6649, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6650 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6651 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6652 = eq(_T_6651, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6653 = and(_T_6650, _T_6652) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6654 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6655 = eq(_T_6654, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6656 = and(_T_6653, _T_6655) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6657 = or(_T_6656, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6658 = bits(_T_6657, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_10 = mux(_T_6658, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6659 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6660 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6661 = eq(_T_6660, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6662 = and(_T_6659, _T_6661) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6663 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6664 = eq(_T_6663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6665 = and(_T_6662, _T_6664) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6666 = or(_T_6665, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6667 = bits(_T_6666, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_11 = mux(_T_6667, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6668 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6669 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6670 = eq(_T_6669, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6671 = and(_T_6668, _T_6670) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6672 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6673 = eq(_T_6672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6674 = and(_T_6671, _T_6673) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6675 = or(_T_6674, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6676 = bits(_T_6675, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_12 = mux(_T_6676, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6677 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6678 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6679 = eq(_T_6678, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6680 = and(_T_6677, _T_6679) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6681 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6682 = eq(_T_6681, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6683 = and(_T_6680, _T_6682) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6684 = or(_T_6683, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6685 = bits(_T_6684, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_13 = mux(_T_6685, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6686 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6687 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6688 = eq(_T_6687, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6689 = and(_T_6686, _T_6688) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6690 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6691 = eq(_T_6690, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6692 = and(_T_6689, _T_6691) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6693 = or(_T_6692, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6694 = bits(_T_6693, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_14 = mux(_T_6694, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6695 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6696 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6697 = eq(_T_6696, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6698 = and(_T_6695, _T_6697) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6699 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6700 = eq(_T_6699, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6701 = and(_T_6698, _T_6700) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6702 = or(_T_6701, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6703 = bits(_T_6702, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_0_15 = mux(_T_6703, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6704 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6705 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6706 = eq(_T_6705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6707 = and(_T_6704, _T_6706) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6708 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6709 = eq(_T_6708, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6710 = and(_T_6707, _T_6709) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6711 = or(_T_6710, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6712 = bits(_T_6711, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_0 = mux(_T_6712, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6713 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6714 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6715 = eq(_T_6714, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6716 = and(_T_6713, _T_6715) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6717 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6718 = eq(_T_6717, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6719 = and(_T_6716, _T_6718) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6720 = or(_T_6719, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6721 = bits(_T_6720, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_1 = mux(_T_6721, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6722 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6723 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6724 = eq(_T_6723, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6725 = and(_T_6722, _T_6724) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6726 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6727 = eq(_T_6726, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6728 = and(_T_6725, _T_6727) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6729 = or(_T_6728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6730 = bits(_T_6729, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_2 = mux(_T_6730, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6731 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6732 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6733 = eq(_T_6732, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6734 = and(_T_6731, _T_6733) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6735 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6736 = eq(_T_6735, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6737 = and(_T_6734, _T_6736) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6738 = or(_T_6737, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6739 = bits(_T_6738, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_3 = mux(_T_6739, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6740 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6741 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6742 = eq(_T_6741, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6743 = and(_T_6740, _T_6742) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6744 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6745 = eq(_T_6744, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6746 = and(_T_6743, _T_6745) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6747 = or(_T_6746, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6748 = bits(_T_6747, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_4 = mux(_T_6748, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6749 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6750 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6751 = eq(_T_6750, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6752 = and(_T_6749, _T_6751) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6753 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6754 = eq(_T_6753, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6755 = and(_T_6752, _T_6754) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6756 = or(_T_6755, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6757 = bits(_T_6756, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_5 = mux(_T_6757, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6758 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6759 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6760 = eq(_T_6759, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6761 = and(_T_6758, _T_6760) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6762 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6763 = eq(_T_6762, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6764 = and(_T_6761, _T_6763) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6765 = or(_T_6764, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6766 = bits(_T_6765, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_6 = mux(_T_6766, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6767 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6768 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6769 = eq(_T_6768, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6770 = and(_T_6767, _T_6769) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6771 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6772 = eq(_T_6771, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6773 = and(_T_6770, _T_6772) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6774 = or(_T_6773, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6775 = bits(_T_6774, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_7 = mux(_T_6775, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6776 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6777 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6778 = eq(_T_6777, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6779 = and(_T_6776, _T_6778) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6780 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6781 = eq(_T_6780, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6782 = and(_T_6779, _T_6781) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6783 = or(_T_6782, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6784 = bits(_T_6783, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_8 = mux(_T_6784, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6785 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6786 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6787 = eq(_T_6786, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6788 = and(_T_6785, _T_6787) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6789 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6790 = eq(_T_6789, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6791 = and(_T_6788, _T_6790) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6792 = or(_T_6791, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6793 = bits(_T_6792, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_9 = mux(_T_6793, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6794 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6795 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6796 = eq(_T_6795, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6797 = and(_T_6794, _T_6796) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6798 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6799 = eq(_T_6798, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6800 = and(_T_6797, _T_6799) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6801 = or(_T_6800, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6802 = bits(_T_6801, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_10 = mux(_T_6802, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6803 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6804 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6805 = eq(_T_6804, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6806 = and(_T_6803, _T_6805) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6807 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6808 = eq(_T_6807, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6809 = and(_T_6806, _T_6808) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6810 = or(_T_6809, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6811 = bits(_T_6810, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_11 = mux(_T_6811, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6812 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6813 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6814 = eq(_T_6813, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6815 = and(_T_6812, _T_6814) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6816 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6817 = eq(_T_6816, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6818 = and(_T_6815, _T_6817) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6819 = or(_T_6818, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6820 = bits(_T_6819, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_12 = mux(_T_6820, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6821 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6822 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6823 = eq(_T_6822, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6824 = and(_T_6821, _T_6823) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6825 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6826 = eq(_T_6825, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6827 = and(_T_6824, _T_6826) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6828 = or(_T_6827, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6829 = bits(_T_6828, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_13 = mux(_T_6829, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6830 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6831 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6832 = eq(_T_6831, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6833 = and(_T_6830, _T_6832) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6834 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6835 = eq(_T_6834, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6836 = and(_T_6833, _T_6835) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6837 = or(_T_6836, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6838 = bits(_T_6837, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_14 = mux(_T_6838, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6839 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6840 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6841 = eq(_T_6840, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6842 = and(_T_6839, _T_6841) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6843 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6844 = eq(_T_6843, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6845 = and(_T_6842, _T_6844) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6846 = or(_T_6845, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6847 = bits(_T_6846, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_1_15 = mux(_T_6847, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6848 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6849 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6850 = eq(_T_6849, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6851 = and(_T_6848, _T_6850) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6852 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6853 = eq(_T_6852, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6854 = and(_T_6851, _T_6853) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6855 = or(_T_6854, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6856 = bits(_T_6855, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_0 = mux(_T_6856, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6857 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6858 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6859 = eq(_T_6858, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6860 = and(_T_6857, _T_6859) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6861 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6862 = eq(_T_6861, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6863 = and(_T_6860, _T_6862) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6864 = or(_T_6863, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6865 = bits(_T_6864, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_1 = mux(_T_6865, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6866 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6867 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6868 = eq(_T_6867, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6869 = and(_T_6866, _T_6868) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6870 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6871 = eq(_T_6870, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6872 = and(_T_6869, _T_6871) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6873 = or(_T_6872, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6874 = bits(_T_6873, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_2 = mux(_T_6874, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6875 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6876 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6877 = eq(_T_6876, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6878 = and(_T_6875, _T_6877) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6879 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6880 = eq(_T_6879, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6881 = and(_T_6878, _T_6880) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6882 = or(_T_6881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6883 = bits(_T_6882, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_3 = mux(_T_6883, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6884 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6885 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6886 = eq(_T_6885, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6887 = and(_T_6884, _T_6886) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6888 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6889 = eq(_T_6888, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6890 = and(_T_6887, _T_6889) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6891 = or(_T_6890, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6892 = bits(_T_6891, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_4 = mux(_T_6892, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6893 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6894 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6895 = eq(_T_6894, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6896 = and(_T_6893, _T_6895) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6897 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6898 = eq(_T_6897, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6899 = and(_T_6896, _T_6898) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6900 = or(_T_6899, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6901 = bits(_T_6900, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_5 = mux(_T_6901, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6902 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6903 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6904 = eq(_T_6903, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6905 = and(_T_6902, _T_6904) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6906 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6907 = eq(_T_6906, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6908 = and(_T_6905, _T_6907) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6909 = or(_T_6908, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6910 = bits(_T_6909, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_6 = mux(_T_6910, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6911 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6912 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6913 = eq(_T_6912, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6914 = and(_T_6911, _T_6913) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6915 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6916 = eq(_T_6915, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6917 = and(_T_6914, _T_6916) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6918 = or(_T_6917, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6919 = bits(_T_6918, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_7 = mux(_T_6919, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6920 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6921 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6922 = eq(_T_6921, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6923 = and(_T_6920, _T_6922) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6924 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6925 = eq(_T_6924, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6926 = and(_T_6923, _T_6925) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6927 = or(_T_6926, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6928 = bits(_T_6927, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_8 = mux(_T_6928, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6929 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6930 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6931 = eq(_T_6930, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6932 = and(_T_6929, _T_6931) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6933 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6934 = eq(_T_6933, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6935 = and(_T_6932, _T_6934) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6936 = or(_T_6935, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6937 = bits(_T_6936, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_9 = mux(_T_6937, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6938 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6939 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6940 = eq(_T_6939, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6941 = and(_T_6938, _T_6940) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6942 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6943 = eq(_T_6942, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6944 = and(_T_6941, _T_6943) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6945 = or(_T_6944, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6946 = bits(_T_6945, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_10 = mux(_T_6946, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6947 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6948 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6949 = eq(_T_6948, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6950 = and(_T_6947, _T_6949) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6951 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6952 = eq(_T_6951, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6953 = and(_T_6950, _T_6952) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6954 = or(_T_6953, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6955 = bits(_T_6954, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_11 = mux(_T_6955, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6956 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6957 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6958 = eq(_T_6957, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6959 = and(_T_6956, _T_6958) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6960 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6961 = eq(_T_6960, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6962 = and(_T_6959, _T_6961) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6963 = or(_T_6962, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6964 = bits(_T_6963, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_12 = mux(_T_6964, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6965 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6966 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6967 = eq(_T_6966, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6968 = and(_T_6965, _T_6967) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6969 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6970 = eq(_T_6969, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6971 = and(_T_6968, _T_6970) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6972 = or(_T_6971, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6973 = bits(_T_6972, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_13 = mux(_T_6973, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6974 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6975 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6976 = eq(_T_6975, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6977 = and(_T_6974, _T_6976) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6978 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6979 = eq(_T_6978, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6980 = and(_T_6977, _T_6979) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6981 = or(_T_6980, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6982 = bits(_T_6981, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_14 = mux(_T_6982, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6983 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6984 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6985 = eq(_T_6984, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6986 = and(_T_6983, _T_6985) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6987 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6988 = eq(_T_6987, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6989 = and(_T_6986, _T_6988) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6990 = or(_T_6989, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_6991 = bits(_T_6990, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_2_15 = mux(_T_6991, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_6992 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_6993 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_6994 = eq(_T_6993, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_6995 = and(_T_6992, _T_6994) @[el2_ifu_bp_ctl.scala 452:23] + node _T_6996 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_6997 = eq(_T_6996, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_6998 = and(_T_6995, _T_6997) @[el2_ifu_bp_ctl.scala 452:81] + node _T_6999 = or(_T_6998, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7000 = bits(_T_6999, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_0 = mux(_T_7000, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7001 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7002 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7003 = eq(_T_7002, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7004 = and(_T_7001, _T_7003) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7005 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7006 = eq(_T_7005, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7007 = and(_T_7004, _T_7006) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7008 = or(_T_7007, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7009 = bits(_T_7008, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_1 = mux(_T_7009, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7010 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7011 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7012 = eq(_T_7011, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7013 = and(_T_7010, _T_7012) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7014 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7015 = eq(_T_7014, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7016 = and(_T_7013, _T_7015) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7017 = or(_T_7016, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7018 = bits(_T_7017, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_2 = mux(_T_7018, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7019 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7020 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7021 = eq(_T_7020, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7022 = and(_T_7019, _T_7021) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7023 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7024 = eq(_T_7023, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7025 = and(_T_7022, _T_7024) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7026 = or(_T_7025, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7027 = bits(_T_7026, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_3 = mux(_T_7027, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7028 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7029 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7030 = eq(_T_7029, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7031 = and(_T_7028, _T_7030) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7032 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7033 = eq(_T_7032, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7034 = and(_T_7031, _T_7033) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7035 = or(_T_7034, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7036 = bits(_T_7035, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_4 = mux(_T_7036, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7037 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7038 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7039 = eq(_T_7038, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7040 = and(_T_7037, _T_7039) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7041 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7042 = eq(_T_7041, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7043 = and(_T_7040, _T_7042) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7044 = or(_T_7043, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7045 = bits(_T_7044, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_5 = mux(_T_7045, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7046 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7047 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7048 = eq(_T_7047, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7049 = and(_T_7046, _T_7048) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7050 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7051 = eq(_T_7050, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7052 = and(_T_7049, _T_7051) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7053 = or(_T_7052, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7054 = bits(_T_7053, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_6 = mux(_T_7054, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7055 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7056 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7057 = eq(_T_7056, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7058 = and(_T_7055, _T_7057) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7059 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7060 = eq(_T_7059, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7061 = and(_T_7058, _T_7060) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7062 = or(_T_7061, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7063 = bits(_T_7062, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_7 = mux(_T_7063, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7064 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7065 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7066 = eq(_T_7065, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7067 = and(_T_7064, _T_7066) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7068 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7069 = eq(_T_7068, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7070 = and(_T_7067, _T_7069) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7071 = or(_T_7070, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7072 = bits(_T_7071, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_8 = mux(_T_7072, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7073 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7074 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7075 = eq(_T_7074, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7076 = and(_T_7073, _T_7075) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7077 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7078 = eq(_T_7077, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7079 = and(_T_7076, _T_7078) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7080 = or(_T_7079, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7081 = bits(_T_7080, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_9 = mux(_T_7081, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7082 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7083 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7084 = eq(_T_7083, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7085 = and(_T_7082, _T_7084) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7086 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7087 = eq(_T_7086, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7088 = and(_T_7085, _T_7087) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7089 = or(_T_7088, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7090 = bits(_T_7089, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_10 = mux(_T_7090, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7091 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7092 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7093 = eq(_T_7092, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7094 = and(_T_7091, _T_7093) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7095 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7096 = eq(_T_7095, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7097 = and(_T_7094, _T_7096) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7098 = or(_T_7097, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7099 = bits(_T_7098, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_11 = mux(_T_7099, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7100 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7101 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7102 = eq(_T_7101, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7103 = and(_T_7100, _T_7102) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7104 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7105 = eq(_T_7104, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7106 = and(_T_7103, _T_7105) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7107 = or(_T_7106, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7108 = bits(_T_7107, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_12 = mux(_T_7108, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7109 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7110 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7111 = eq(_T_7110, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7112 = and(_T_7109, _T_7111) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7113 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7114 = eq(_T_7113, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7115 = and(_T_7112, _T_7114) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7116 = or(_T_7115, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7117 = bits(_T_7116, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_13 = mux(_T_7117, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7118 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7119 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7120 = eq(_T_7119, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7121 = and(_T_7118, _T_7120) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7122 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7123 = eq(_T_7122, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7124 = and(_T_7121, _T_7123) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7125 = or(_T_7124, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7126 = bits(_T_7125, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_14 = mux(_T_7126, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7127 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7128 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7129 = eq(_T_7128, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7130 = and(_T_7127, _T_7129) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7131 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7132 = eq(_T_7131, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7133 = and(_T_7130, _T_7132) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7134 = or(_T_7133, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7135 = bits(_T_7134, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_3_15 = mux(_T_7135, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7136 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7137 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7138 = eq(_T_7137, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7139 = and(_T_7136, _T_7138) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7140 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7141 = eq(_T_7140, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7142 = and(_T_7139, _T_7141) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7143 = or(_T_7142, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7144 = bits(_T_7143, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_0 = mux(_T_7144, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7145 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7146 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7147 = eq(_T_7146, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7148 = and(_T_7145, _T_7147) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7149 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7150 = eq(_T_7149, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7151 = and(_T_7148, _T_7150) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7152 = or(_T_7151, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7153 = bits(_T_7152, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_1 = mux(_T_7153, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7154 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7155 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7156 = eq(_T_7155, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7157 = and(_T_7154, _T_7156) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7158 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7159 = eq(_T_7158, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7160 = and(_T_7157, _T_7159) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7161 = or(_T_7160, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7162 = bits(_T_7161, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_2 = mux(_T_7162, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7163 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7164 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7165 = eq(_T_7164, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7166 = and(_T_7163, _T_7165) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7167 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7168 = eq(_T_7167, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7169 = and(_T_7166, _T_7168) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7170 = or(_T_7169, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7171 = bits(_T_7170, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_3 = mux(_T_7171, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7172 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7173 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7174 = eq(_T_7173, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7175 = and(_T_7172, _T_7174) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7176 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7177 = eq(_T_7176, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7178 = and(_T_7175, _T_7177) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7179 = or(_T_7178, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7180 = bits(_T_7179, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_4 = mux(_T_7180, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7181 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7182 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7183 = eq(_T_7182, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7184 = and(_T_7181, _T_7183) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7185 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7186 = eq(_T_7185, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7187 = and(_T_7184, _T_7186) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7188 = or(_T_7187, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7189 = bits(_T_7188, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_5 = mux(_T_7189, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7190 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7191 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7192 = eq(_T_7191, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7193 = and(_T_7190, _T_7192) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7194 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7195 = eq(_T_7194, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7196 = and(_T_7193, _T_7195) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7197 = or(_T_7196, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7198 = bits(_T_7197, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_6 = mux(_T_7198, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7199 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7200 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7201 = eq(_T_7200, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7202 = and(_T_7199, _T_7201) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7203 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7204 = eq(_T_7203, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7205 = and(_T_7202, _T_7204) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7206 = or(_T_7205, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7207 = bits(_T_7206, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_7 = mux(_T_7207, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7208 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7209 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7210 = eq(_T_7209, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7211 = and(_T_7208, _T_7210) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7212 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7213 = eq(_T_7212, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7214 = and(_T_7211, _T_7213) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7215 = or(_T_7214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7216 = bits(_T_7215, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_8 = mux(_T_7216, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7217 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7218 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7219 = eq(_T_7218, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7220 = and(_T_7217, _T_7219) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7221 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7222 = eq(_T_7221, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7223 = and(_T_7220, _T_7222) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7224 = or(_T_7223, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7225 = bits(_T_7224, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_9 = mux(_T_7225, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7226 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7227 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7228 = eq(_T_7227, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7229 = and(_T_7226, _T_7228) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7230 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7231 = eq(_T_7230, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7232 = and(_T_7229, _T_7231) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7233 = or(_T_7232, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7234 = bits(_T_7233, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_10 = mux(_T_7234, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7235 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7236 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7237 = eq(_T_7236, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7238 = and(_T_7235, _T_7237) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7239 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7240 = eq(_T_7239, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7241 = and(_T_7238, _T_7240) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7242 = or(_T_7241, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7243 = bits(_T_7242, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_11 = mux(_T_7243, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7244 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7245 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7246 = eq(_T_7245, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7247 = and(_T_7244, _T_7246) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7248 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7249 = eq(_T_7248, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7250 = and(_T_7247, _T_7249) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7251 = or(_T_7250, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7252 = bits(_T_7251, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_12 = mux(_T_7252, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7253 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7254 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7255 = eq(_T_7254, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7256 = and(_T_7253, _T_7255) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7257 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7258 = eq(_T_7257, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7259 = and(_T_7256, _T_7258) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7260 = or(_T_7259, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7261 = bits(_T_7260, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_13 = mux(_T_7261, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7262 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7263 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7264 = eq(_T_7263, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7265 = and(_T_7262, _T_7264) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7266 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7267 = eq(_T_7266, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7268 = and(_T_7265, _T_7267) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7269 = or(_T_7268, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7270 = bits(_T_7269, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_14 = mux(_T_7270, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7271 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7272 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7273 = eq(_T_7272, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7274 = and(_T_7271, _T_7273) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7275 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7276 = eq(_T_7275, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7277 = and(_T_7274, _T_7276) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7278 = or(_T_7277, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7279 = bits(_T_7278, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_4_15 = mux(_T_7279, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7280 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7281 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7282 = eq(_T_7281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7283 = and(_T_7280, _T_7282) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7284 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7285 = eq(_T_7284, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7286 = and(_T_7283, _T_7285) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7287 = or(_T_7286, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7288 = bits(_T_7287, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_0 = mux(_T_7288, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7289 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7290 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7291 = eq(_T_7290, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7292 = and(_T_7289, _T_7291) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7293 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7294 = eq(_T_7293, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7295 = and(_T_7292, _T_7294) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7296 = or(_T_7295, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7297 = bits(_T_7296, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_1 = mux(_T_7297, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7298 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7299 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7300 = eq(_T_7299, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7301 = and(_T_7298, _T_7300) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7302 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7303 = eq(_T_7302, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7304 = and(_T_7301, _T_7303) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7305 = or(_T_7304, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7306 = bits(_T_7305, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_2 = mux(_T_7306, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7307 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7308 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7309 = eq(_T_7308, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7310 = and(_T_7307, _T_7309) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7311 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7312 = eq(_T_7311, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7313 = and(_T_7310, _T_7312) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7314 = or(_T_7313, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7315 = bits(_T_7314, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_3 = mux(_T_7315, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7316 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7317 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7318 = eq(_T_7317, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7319 = and(_T_7316, _T_7318) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7320 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7321 = eq(_T_7320, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7322 = and(_T_7319, _T_7321) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7323 = or(_T_7322, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7324 = bits(_T_7323, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_4 = mux(_T_7324, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7325 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7326 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7327 = eq(_T_7326, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7328 = and(_T_7325, _T_7327) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7329 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7330 = eq(_T_7329, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7331 = and(_T_7328, _T_7330) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7332 = or(_T_7331, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7333 = bits(_T_7332, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_5 = mux(_T_7333, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7334 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7335 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7336 = eq(_T_7335, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7337 = and(_T_7334, _T_7336) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7338 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7339 = eq(_T_7338, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7340 = and(_T_7337, _T_7339) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7341 = or(_T_7340, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7342 = bits(_T_7341, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_6 = mux(_T_7342, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7343 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7344 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7345 = eq(_T_7344, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7346 = and(_T_7343, _T_7345) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7347 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7348 = eq(_T_7347, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7349 = and(_T_7346, _T_7348) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7350 = or(_T_7349, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7351 = bits(_T_7350, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_7 = mux(_T_7351, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7352 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7353 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7354 = eq(_T_7353, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7355 = and(_T_7352, _T_7354) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7356 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7357 = eq(_T_7356, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7358 = and(_T_7355, _T_7357) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7359 = or(_T_7358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7360 = bits(_T_7359, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_8 = mux(_T_7360, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7361 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7362 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7363 = eq(_T_7362, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7364 = and(_T_7361, _T_7363) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7365 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7366 = eq(_T_7365, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7367 = and(_T_7364, _T_7366) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7368 = or(_T_7367, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7369 = bits(_T_7368, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_9 = mux(_T_7369, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7370 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7371 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7372 = eq(_T_7371, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7373 = and(_T_7370, _T_7372) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7374 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7375 = eq(_T_7374, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7376 = and(_T_7373, _T_7375) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7377 = or(_T_7376, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7378 = bits(_T_7377, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_10 = mux(_T_7378, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7379 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7380 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7381 = eq(_T_7380, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7382 = and(_T_7379, _T_7381) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7383 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7384 = eq(_T_7383, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7385 = and(_T_7382, _T_7384) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7386 = or(_T_7385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7387 = bits(_T_7386, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_11 = mux(_T_7387, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7388 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7389 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7390 = eq(_T_7389, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7391 = and(_T_7388, _T_7390) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7392 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7393 = eq(_T_7392, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7394 = and(_T_7391, _T_7393) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7395 = or(_T_7394, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7396 = bits(_T_7395, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_12 = mux(_T_7396, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7397 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7398 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7399 = eq(_T_7398, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7400 = and(_T_7397, _T_7399) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7401 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7402 = eq(_T_7401, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7403 = and(_T_7400, _T_7402) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7404 = or(_T_7403, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7405 = bits(_T_7404, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_13 = mux(_T_7405, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7406 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7407 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7408 = eq(_T_7407, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7409 = and(_T_7406, _T_7408) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7410 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7411 = eq(_T_7410, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7412 = and(_T_7409, _T_7411) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7413 = or(_T_7412, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7414 = bits(_T_7413, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_14 = mux(_T_7414, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7415 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7416 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7417 = eq(_T_7416, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7418 = and(_T_7415, _T_7417) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7419 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7420 = eq(_T_7419, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7421 = and(_T_7418, _T_7420) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7422 = or(_T_7421, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7423 = bits(_T_7422, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_5_15 = mux(_T_7423, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7424 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7425 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7426 = eq(_T_7425, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7427 = and(_T_7424, _T_7426) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7428 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7429 = eq(_T_7428, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7430 = and(_T_7427, _T_7429) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7431 = or(_T_7430, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7432 = bits(_T_7431, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_0 = mux(_T_7432, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7433 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7434 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7435 = eq(_T_7434, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7436 = and(_T_7433, _T_7435) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7437 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7438 = eq(_T_7437, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7439 = and(_T_7436, _T_7438) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7440 = or(_T_7439, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7441 = bits(_T_7440, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_1 = mux(_T_7441, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7442 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7443 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7444 = eq(_T_7443, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7445 = and(_T_7442, _T_7444) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7446 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7447 = eq(_T_7446, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7448 = and(_T_7445, _T_7447) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7449 = or(_T_7448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7450 = bits(_T_7449, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_2 = mux(_T_7450, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7451 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7452 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7453 = eq(_T_7452, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7454 = and(_T_7451, _T_7453) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7455 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7456 = eq(_T_7455, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7457 = and(_T_7454, _T_7456) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7458 = or(_T_7457, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7459 = bits(_T_7458, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_3 = mux(_T_7459, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7460 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7461 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7462 = eq(_T_7461, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7463 = and(_T_7460, _T_7462) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7464 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7465 = eq(_T_7464, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7466 = and(_T_7463, _T_7465) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7467 = or(_T_7466, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7468 = bits(_T_7467, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_4 = mux(_T_7468, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7469 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7470 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7471 = eq(_T_7470, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7472 = and(_T_7469, _T_7471) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7473 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7474 = eq(_T_7473, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7475 = and(_T_7472, _T_7474) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7476 = or(_T_7475, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7477 = bits(_T_7476, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_5 = mux(_T_7477, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7478 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7479 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7480 = eq(_T_7479, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7481 = and(_T_7478, _T_7480) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7482 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7483 = eq(_T_7482, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7484 = and(_T_7481, _T_7483) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7485 = or(_T_7484, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7486 = bits(_T_7485, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_6 = mux(_T_7486, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7487 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7488 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7489 = eq(_T_7488, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7490 = and(_T_7487, _T_7489) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7491 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7492 = eq(_T_7491, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7493 = and(_T_7490, _T_7492) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7494 = or(_T_7493, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7495 = bits(_T_7494, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_7 = mux(_T_7495, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7496 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7497 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7498 = eq(_T_7497, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7499 = and(_T_7496, _T_7498) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7500 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7501 = eq(_T_7500, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7502 = and(_T_7499, _T_7501) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7503 = or(_T_7502, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7504 = bits(_T_7503, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_8 = mux(_T_7504, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7505 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7506 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7507 = eq(_T_7506, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7508 = and(_T_7505, _T_7507) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7509 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7510 = eq(_T_7509, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7511 = and(_T_7508, _T_7510) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7512 = or(_T_7511, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7513 = bits(_T_7512, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_9 = mux(_T_7513, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7514 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7515 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7516 = eq(_T_7515, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7517 = and(_T_7514, _T_7516) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7518 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7519 = eq(_T_7518, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7520 = and(_T_7517, _T_7519) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7521 = or(_T_7520, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7522 = bits(_T_7521, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_10 = mux(_T_7522, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7523 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7524 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7525 = eq(_T_7524, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7526 = and(_T_7523, _T_7525) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7527 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7528 = eq(_T_7527, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7529 = and(_T_7526, _T_7528) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7530 = or(_T_7529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7531 = bits(_T_7530, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_11 = mux(_T_7531, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7532 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7533 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7534 = eq(_T_7533, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7535 = and(_T_7532, _T_7534) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7536 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7537 = eq(_T_7536, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7538 = and(_T_7535, _T_7537) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7539 = or(_T_7538, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7540 = bits(_T_7539, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_12 = mux(_T_7540, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7541 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7542 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7543 = eq(_T_7542, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7544 = and(_T_7541, _T_7543) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7545 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7546 = eq(_T_7545, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7547 = and(_T_7544, _T_7546) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7548 = or(_T_7547, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7549 = bits(_T_7548, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_13 = mux(_T_7549, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7550 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7551 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7552 = eq(_T_7551, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7553 = and(_T_7550, _T_7552) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7554 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7555 = eq(_T_7554, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7556 = and(_T_7553, _T_7555) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7557 = or(_T_7556, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7558 = bits(_T_7557, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_14 = mux(_T_7558, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7559 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7560 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7561 = eq(_T_7560, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7562 = and(_T_7559, _T_7561) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7563 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7564 = eq(_T_7563, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7565 = and(_T_7562, _T_7564) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7566 = or(_T_7565, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7567 = bits(_T_7566, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_6_15 = mux(_T_7567, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7568 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7569 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7570 = eq(_T_7569, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7571 = and(_T_7568, _T_7570) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7572 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7573 = eq(_T_7572, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7574 = and(_T_7571, _T_7573) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7575 = or(_T_7574, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7576 = bits(_T_7575, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_0 = mux(_T_7576, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7577 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7578 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7579 = eq(_T_7578, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7580 = and(_T_7577, _T_7579) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7581 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7582 = eq(_T_7581, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7583 = and(_T_7580, _T_7582) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7584 = or(_T_7583, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7585 = bits(_T_7584, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_1 = mux(_T_7585, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7586 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7587 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7588 = eq(_T_7587, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7589 = and(_T_7586, _T_7588) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7590 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7591 = eq(_T_7590, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7592 = and(_T_7589, _T_7591) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7593 = or(_T_7592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7594 = bits(_T_7593, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_2 = mux(_T_7594, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7595 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7596 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7597 = eq(_T_7596, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7598 = and(_T_7595, _T_7597) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7599 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7600 = eq(_T_7599, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7601 = and(_T_7598, _T_7600) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7602 = or(_T_7601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7603 = bits(_T_7602, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_3 = mux(_T_7603, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7604 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7605 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7606 = eq(_T_7605, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7607 = and(_T_7604, _T_7606) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7608 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7609 = eq(_T_7608, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7610 = and(_T_7607, _T_7609) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7611 = or(_T_7610, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7612 = bits(_T_7611, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_4 = mux(_T_7612, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7613 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7614 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7615 = eq(_T_7614, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7616 = and(_T_7613, _T_7615) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7617 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7618 = eq(_T_7617, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7619 = and(_T_7616, _T_7618) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7620 = or(_T_7619, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7621 = bits(_T_7620, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_5 = mux(_T_7621, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7622 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7623 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7624 = eq(_T_7623, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7625 = and(_T_7622, _T_7624) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7626 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7627 = eq(_T_7626, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7628 = and(_T_7625, _T_7627) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7629 = or(_T_7628, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7630 = bits(_T_7629, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_6 = mux(_T_7630, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7631 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7632 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7633 = eq(_T_7632, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7634 = and(_T_7631, _T_7633) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7635 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7636 = eq(_T_7635, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7637 = and(_T_7634, _T_7636) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7638 = or(_T_7637, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7639 = bits(_T_7638, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_7 = mux(_T_7639, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7640 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7641 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7642 = eq(_T_7641, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7643 = and(_T_7640, _T_7642) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7644 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7645 = eq(_T_7644, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7646 = and(_T_7643, _T_7645) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7647 = or(_T_7646, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7648 = bits(_T_7647, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_8 = mux(_T_7648, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7649 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7650 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7651 = eq(_T_7650, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7652 = and(_T_7649, _T_7651) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7653 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7654 = eq(_T_7653, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7655 = and(_T_7652, _T_7654) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7656 = or(_T_7655, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7657 = bits(_T_7656, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_9 = mux(_T_7657, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7658 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7659 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7660 = eq(_T_7659, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7661 = and(_T_7658, _T_7660) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7662 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7663 = eq(_T_7662, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7664 = and(_T_7661, _T_7663) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7665 = or(_T_7664, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7666 = bits(_T_7665, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_10 = mux(_T_7666, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7667 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7668 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7669 = eq(_T_7668, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7670 = and(_T_7667, _T_7669) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7671 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7672 = eq(_T_7671, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7673 = and(_T_7670, _T_7672) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7674 = or(_T_7673, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7675 = bits(_T_7674, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_11 = mux(_T_7675, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7676 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7677 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7678 = eq(_T_7677, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7679 = and(_T_7676, _T_7678) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7680 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7681 = eq(_T_7680, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7682 = and(_T_7679, _T_7681) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7683 = or(_T_7682, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7684 = bits(_T_7683, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_12 = mux(_T_7684, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7685 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7686 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7687 = eq(_T_7686, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7688 = and(_T_7685, _T_7687) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7689 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7690 = eq(_T_7689, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7691 = and(_T_7688, _T_7690) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7692 = or(_T_7691, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7693 = bits(_T_7692, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_13 = mux(_T_7693, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7694 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7695 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7696 = eq(_T_7695, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7697 = and(_T_7694, _T_7696) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7698 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7699 = eq(_T_7698, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7700 = and(_T_7697, _T_7699) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7701 = or(_T_7700, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7702 = bits(_T_7701, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_14 = mux(_T_7702, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7703 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7704 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7705 = eq(_T_7704, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7706 = and(_T_7703, _T_7705) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7707 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7708 = eq(_T_7707, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7709 = and(_T_7706, _T_7708) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7710 = or(_T_7709, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7711 = bits(_T_7710, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_7_15 = mux(_T_7711, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7712 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7713 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7714 = eq(_T_7713, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7715 = and(_T_7712, _T_7714) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7716 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7717 = eq(_T_7716, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7718 = and(_T_7715, _T_7717) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7719 = or(_T_7718, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7720 = bits(_T_7719, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_0 = mux(_T_7720, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7721 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7722 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7723 = eq(_T_7722, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7724 = and(_T_7721, _T_7723) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7725 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7726 = eq(_T_7725, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7727 = and(_T_7724, _T_7726) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7728 = or(_T_7727, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7729 = bits(_T_7728, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_1 = mux(_T_7729, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7730 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7731 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7732 = eq(_T_7731, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7733 = and(_T_7730, _T_7732) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7734 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7735 = eq(_T_7734, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7736 = and(_T_7733, _T_7735) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7737 = or(_T_7736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7738 = bits(_T_7737, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_2 = mux(_T_7738, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7739 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7740 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7741 = eq(_T_7740, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7742 = and(_T_7739, _T_7741) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7743 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7744 = eq(_T_7743, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7745 = and(_T_7742, _T_7744) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7746 = or(_T_7745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7747 = bits(_T_7746, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_3 = mux(_T_7747, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7748 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7749 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7750 = eq(_T_7749, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7751 = and(_T_7748, _T_7750) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7752 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7753 = eq(_T_7752, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7754 = and(_T_7751, _T_7753) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7755 = or(_T_7754, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7756 = bits(_T_7755, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_4 = mux(_T_7756, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7757 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7758 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7759 = eq(_T_7758, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7760 = and(_T_7757, _T_7759) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7761 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7762 = eq(_T_7761, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7763 = and(_T_7760, _T_7762) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7764 = or(_T_7763, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7765 = bits(_T_7764, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_5 = mux(_T_7765, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7766 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7767 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7768 = eq(_T_7767, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7769 = and(_T_7766, _T_7768) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7770 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7771 = eq(_T_7770, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7772 = and(_T_7769, _T_7771) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7773 = or(_T_7772, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7774 = bits(_T_7773, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_6 = mux(_T_7774, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7775 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7776 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7777 = eq(_T_7776, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7778 = and(_T_7775, _T_7777) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7779 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7780 = eq(_T_7779, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7781 = and(_T_7778, _T_7780) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7782 = or(_T_7781, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7783 = bits(_T_7782, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_7 = mux(_T_7783, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7784 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7785 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7786 = eq(_T_7785, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7787 = and(_T_7784, _T_7786) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7788 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7789 = eq(_T_7788, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7790 = and(_T_7787, _T_7789) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7791 = or(_T_7790, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7792 = bits(_T_7791, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_8 = mux(_T_7792, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7793 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7794 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7795 = eq(_T_7794, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7796 = and(_T_7793, _T_7795) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7797 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7798 = eq(_T_7797, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7799 = and(_T_7796, _T_7798) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7800 = or(_T_7799, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7801 = bits(_T_7800, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_9 = mux(_T_7801, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7802 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7803 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7804 = eq(_T_7803, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7805 = and(_T_7802, _T_7804) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7806 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7807 = eq(_T_7806, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7808 = and(_T_7805, _T_7807) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7809 = or(_T_7808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7810 = bits(_T_7809, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_10 = mux(_T_7810, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7811 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7812 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7813 = eq(_T_7812, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7814 = and(_T_7811, _T_7813) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7815 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7816 = eq(_T_7815, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7817 = and(_T_7814, _T_7816) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7818 = or(_T_7817, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7819 = bits(_T_7818, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_11 = mux(_T_7819, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7820 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7821 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7822 = eq(_T_7821, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7823 = and(_T_7820, _T_7822) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7824 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7825 = eq(_T_7824, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7826 = and(_T_7823, _T_7825) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7827 = or(_T_7826, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7828 = bits(_T_7827, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_12 = mux(_T_7828, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7829 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7830 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7831 = eq(_T_7830, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7832 = and(_T_7829, _T_7831) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7833 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7834 = eq(_T_7833, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7835 = and(_T_7832, _T_7834) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7836 = or(_T_7835, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7837 = bits(_T_7836, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_13 = mux(_T_7837, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7838 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7839 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7840 = eq(_T_7839, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7841 = and(_T_7838, _T_7840) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7842 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7843 = eq(_T_7842, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7844 = and(_T_7841, _T_7843) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7845 = or(_T_7844, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7846 = bits(_T_7845, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_14 = mux(_T_7846, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7847 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7848 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7849 = eq(_T_7848, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7850 = and(_T_7847, _T_7849) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7851 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7852 = eq(_T_7851, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7853 = and(_T_7850, _T_7852) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7854 = or(_T_7853, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7855 = bits(_T_7854, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_8_15 = mux(_T_7855, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7856 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7857 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7858 = eq(_T_7857, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7859 = and(_T_7856, _T_7858) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7860 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7861 = eq(_T_7860, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7862 = and(_T_7859, _T_7861) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7863 = or(_T_7862, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7864 = bits(_T_7863, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_0 = mux(_T_7864, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7865 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7866 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7867 = eq(_T_7866, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7868 = and(_T_7865, _T_7867) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7869 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7870 = eq(_T_7869, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7871 = and(_T_7868, _T_7870) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7872 = or(_T_7871, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7873 = bits(_T_7872, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_1 = mux(_T_7873, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7874 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7875 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7876 = eq(_T_7875, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7877 = and(_T_7874, _T_7876) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7878 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7879 = eq(_T_7878, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7880 = and(_T_7877, _T_7879) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7881 = or(_T_7880, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7882 = bits(_T_7881, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_2 = mux(_T_7882, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7883 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7884 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7885 = eq(_T_7884, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7886 = and(_T_7883, _T_7885) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7887 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7888 = eq(_T_7887, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7889 = and(_T_7886, _T_7888) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7890 = or(_T_7889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7891 = bits(_T_7890, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_3 = mux(_T_7891, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7892 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7893 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7894 = eq(_T_7893, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7895 = and(_T_7892, _T_7894) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7896 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7897 = eq(_T_7896, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7898 = and(_T_7895, _T_7897) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7899 = or(_T_7898, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7900 = bits(_T_7899, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_4 = mux(_T_7900, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7901 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7902 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7903 = eq(_T_7902, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7904 = and(_T_7901, _T_7903) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7905 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7906 = eq(_T_7905, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7907 = and(_T_7904, _T_7906) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7908 = or(_T_7907, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7909 = bits(_T_7908, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_5 = mux(_T_7909, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7910 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7911 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7912 = eq(_T_7911, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7913 = and(_T_7910, _T_7912) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7914 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7915 = eq(_T_7914, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7916 = and(_T_7913, _T_7915) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7917 = or(_T_7916, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7918 = bits(_T_7917, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_6 = mux(_T_7918, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7919 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7920 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7921 = eq(_T_7920, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7922 = and(_T_7919, _T_7921) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7923 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7924 = eq(_T_7923, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7925 = and(_T_7922, _T_7924) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7926 = or(_T_7925, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7927 = bits(_T_7926, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_7 = mux(_T_7927, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7928 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7929 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7930 = eq(_T_7929, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7931 = and(_T_7928, _T_7930) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7932 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7933 = eq(_T_7932, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7934 = and(_T_7931, _T_7933) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7935 = or(_T_7934, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7936 = bits(_T_7935, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_8 = mux(_T_7936, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7937 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7938 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7939 = eq(_T_7938, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7940 = and(_T_7937, _T_7939) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7941 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7942 = eq(_T_7941, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7943 = and(_T_7940, _T_7942) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7944 = or(_T_7943, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7945 = bits(_T_7944, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_9 = mux(_T_7945, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7946 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7947 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7948 = eq(_T_7947, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7949 = and(_T_7946, _T_7948) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7950 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7951 = eq(_T_7950, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7952 = and(_T_7949, _T_7951) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7953 = or(_T_7952, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7954 = bits(_T_7953, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_10 = mux(_T_7954, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7955 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7956 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7957 = eq(_T_7956, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7958 = and(_T_7955, _T_7957) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7959 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7960 = eq(_T_7959, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7961 = and(_T_7958, _T_7960) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7962 = or(_T_7961, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7963 = bits(_T_7962, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_11 = mux(_T_7963, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7964 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7965 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7966 = eq(_T_7965, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7967 = and(_T_7964, _T_7966) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7968 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7969 = eq(_T_7968, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7970 = and(_T_7967, _T_7969) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7971 = or(_T_7970, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7972 = bits(_T_7971, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_12 = mux(_T_7972, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7973 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7974 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7975 = eq(_T_7974, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7976 = and(_T_7973, _T_7975) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7977 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7978 = eq(_T_7977, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7979 = and(_T_7976, _T_7978) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7980 = or(_T_7979, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7981 = bits(_T_7980, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_13 = mux(_T_7981, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7982 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7983 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7984 = eq(_T_7983, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7985 = and(_T_7982, _T_7984) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7986 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7987 = eq(_T_7986, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7988 = and(_T_7985, _T_7987) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7989 = or(_T_7988, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7990 = bits(_T_7989, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_14 = mux(_T_7990, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_7991 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_7992 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_7993 = eq(_T_7992, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_7994 = and(_T_7991, _T_7993) @[el2_ifu_bp_ctl.scala 452:23] + node _T_7995 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_7996 = eq(_T_7995, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_7997 = and(_T_7994, _T_7996) @[el2_ifu_bp_ctl.scala 452:81] + node _T_7998 = or(_T_7997, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_7999 = bits(_T_7998, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_9_15 = mux(_T_7999, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8000 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8001 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8002 = eq(_T_8001, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8003 = and(_T_8000, _T_8002) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8004 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8005 = eq(_T_8004, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8006 = and(_T_8003, _T_8005) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8007 = or(_T_8006, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8008 = bits(_T_8007, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_0 = mux(_T_8008, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8009 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8010 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8011 = eq(_T_8010, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8012 = and(_T_8009, _T_8011) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8013 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8014 = eq(_T_8013, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8015 = and(_T_8012, _T_8014) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8016 = or(_T_8015, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8017 = bits(_T_8016, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_1 = mux(_T_8017, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8018 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8019 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8020 = eq(_T_8019, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8021 = and(_T_8018, _T_8020) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8022 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8023 = eq(_T_8022, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8024 = and(_T_8021, _T_8023) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8025 = or(_T_8024, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8026 = bits(_T_8025, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_2 = mux(_T_8026, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8027 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8028 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8029 = eq(_T_8028, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8030 = and(_T_8027, _T_8029) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8031 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8032 = eq(_T_8031, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8033 = and(_T_8030, _T_8032) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8034 = or(_T_8033, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8035 = bits(_T_8034, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_3 = mux(_T_8035, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8036 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8037 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8038 = eq(_T_8037, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8039 = and(_T_8036, _T_8038) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8040 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8041 = eq(_T_8040, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8042 = and(_T_8039, _T_8041) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8043 = or(_T_8042, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8044 = bits(_T_8043, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_4 = mux(_T_8044, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8045 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8046 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8047 = eq(_T_8046, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8048 = and(_T_8045, _T_8047) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8049 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8050 = eq(_T_8049, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8051 = and(_T_8048, _T_8050) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8052 = or(_T_8051, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8053 = bits(_T_8052, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_5 = mux(_T_8053, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8054 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8055 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8056 = eq(_T_8055, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8057 = and(_T_8054, _T_8056) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8058 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8059 = eq(_T_8058, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8060 = and(_T_8057, _T_8059) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8061 = or(_T_8060, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8062 = bits(_T_8061, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_6 = mux(_T_8062, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8063 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8064 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8065 = eq(_T_8064, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8066 = and(_T_8063, _T_8065) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8067 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8068 = eq(_T_8067, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8069 = and(_T_8066, _T_8068) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8070 = or(_T_8069, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8071 = bits(_T_8070, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_7 = mux(_T_8071, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8072 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8073 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8074 = eq(_T_8073, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8075 = and(_T_8072, _T_8074) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8076 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8077 = eq(_T_8076, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8078 = and(_T_8075, _T_8077) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8079 = or(_T_8078, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8080 = bits(_T_8079, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_8 = mux(_T_8080, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8081 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8082 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8083 = eq(_T_8082, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8084 = and(_T_8081, _T_8083) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8085 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8086 = eq(_T_8085, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8087 = and(_T_8084, _T_8086) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8088 = or(_T_8087, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8089 = bits(_T_8088, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_9 = mux(_T_8089, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8090 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8091 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8092 = eq(_T_8091, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8093 = and(_T_8090, _T_8092) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8094 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8095 = eq(_T_8094, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8096 = and(_T_8093, _T_8095) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8097 = or(_T_8096, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8098 = bits(_T_8097, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_10 = mux(_T_8098, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8099 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8100 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8101 = eq(_T_8100, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8102 = and(_T_8099, _T_8101) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8103 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8104 = eq(_T_8103, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8105 = and(_T_8102, _T_8104) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8106 = or(_T_8105, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8107 = bits(_T_8106, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_11 = mux(_T_8107, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8108 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8109 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8110 = eq(_T_8109, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8111 = and(_T_8108, _T_8110) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8112 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8113 = eq(_T_8112, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8114 = and(_T_8111, _T_8113) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8115 = or(_T_8114, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8116 = bits(_T_8115, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_12 = mux(_T_8116, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8117 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8118 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8119 = eq(_T_8118, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8120 = and(_T_8117, _T_8119) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8121 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8122 = eq(_T_8121, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8123 = and(_T_8120, _T_8122) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8124 = or(_T_8123, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8125 = bits(_T_8124, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_13 = mux(_T_8125, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8126 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8127 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8128 = eq(_T_8127, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8129 = and(_T_8126, _T_8128) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8130 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8131 = eq(_T_8130, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8132 = and(_T_8129, _T_8131) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8133 = or(_T_8132, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8134 = bits(_T_8133, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_14 = mux(_T_8134, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8135 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8136 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8137 = eq(_T_8136, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8138 = and(_T_8135, _T_8137) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8139 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8140 = eq(_T_8139, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8141 = and(_T_8138, _T_8140) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8142 = or(_T_8141, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8143 = bits(_T_8142, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_10_15 = mux(_T_8143, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8144 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8145 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8146 = eq(_T_8145, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8147 = and(_T_8144, _T_8146) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8148 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8149 = eq(_T_8148, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8150 = and(_T_8147, _T_8149) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8151 = or(_T_8150, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8152 = bits(_T_8151, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_0 = mux(_T_8152, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8153 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8154 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8155 = eq(_T_8154, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8156 = and(_T_8153, _T_8155) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8157 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8158 = eq(_T_8157, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8159 = and(_T_8156, _T_8158) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8160 = or(_T_8159, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8161 = bits(_T_8160, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_1 = mux(_T_8161, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8162 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8163 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8164 = eq(_T_8163, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8165 = and(_T_8162, _T_8164) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8166 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8167 = eq(_T_8166, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8168 = and(_T_8165, _T_8167) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8169 = or(_T_8168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8170 = bits(_T_8169, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_2 = mux(_T_8170, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8171 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8172 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8173 = eq(_T_8172, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8174 = and(_T_8171, _T_8173) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8175 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8176 = eq(_T_8175, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8177 = and(_T_8174, _T_8176) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8178 = or(_T_8177, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8179 = bits(_T_8178, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_3 = mux(_T_8179, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8180 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8181 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8182 = eq(_T_8181, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8183 = and(_T_8180, _T_8182) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8184 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8185 = eq(_T_8184, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8186 = and(_T_8183, _T_8185) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8187 = or(_T_8186, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8188 = bits(_T_8187, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_4 = mux(_T_8188, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8189 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8190 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8191 = eq(_T_8190, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8192 = and(_T_8189, _T_8191) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8193 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8194 = eq(_T_8193, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8195 = and(_T_8192, _T_8194) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8196 = or(_T_8195, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8197 = bits(_T_8196, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_5 = mux(_T_8197, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8198 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8199 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8200 = eq(_T_8199, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8201 = and(_T_8198, _T_8200) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8202 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8203 = eq(_T_8202, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8204 = and(_T_8201, _T_8203) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8205 = or(_T_8204, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8206 = bits(_T_8205, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_6 = mux(_T_8206, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8207 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8208 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8209 = eq(_T_8208, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8210 = and(_T_8207, _T_8209) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8211 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8212 = eq(_T_8211, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8213 = and(_T_8210, _T_8212) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8214 = or(_T_8213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8215 = bits(_T_8214, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_7 = mux(_T_8215, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8216 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8217 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8218 = eq(_T_8217, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8219 = and(_T_8216, _T_8218) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8220 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8221 = eq(_T_8220, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8222 = and(_T_8219, _T_8221) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8223 = or(_T_8222, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8224 = bits(_T_8223, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_8 = mux(_T_8224, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8225 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8226 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8227 = eq(_T_8226, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8228 = and(_T_8225, _T_8227) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8229 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8230 = eq(_T_8229, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8231 = and(_T_8228, _T_8230) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8232 = or(_T_8231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8233 = bits(_T_8232, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_9 = mux(_T_8233, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8234 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8235 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8236 = eq(_T_8235, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8237 = and(_T_8234, _T_8236) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8238 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8239 = eq(_T_8238, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8240 = and(_T_8237, _T_8239) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8241 = or(_T_8240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8242 = bits(_T_8241, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_10 = mux(_T_8242, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8243 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8244 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8245 = eq(_T_8244, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8246 = and(_T_8243, _T_8245) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8247 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8248 = eq(_T_8247, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8249 = and(_T_8246, _T_8248) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8250 = or(_T_8249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8251 = bits(_T_8250, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_11 = mux(_T_8251, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8252 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8253 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8254 = eq(_T_8253, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8255 = and(_T_8252, _T_8254) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8256 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8257 = eq(_T_8256, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8258 = and(_T_8255, _T_8257) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8259 = or(_T_8258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8260 = bits(_T_8259, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_12 = mux(_T_8260, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8261 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8262 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8263 = eq(_T_8262, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8264 = and(_T_8261, _T_8263) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8265 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8266 = eq(_T_8265, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8267 = and(_T_8264, _T_8266) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8268 = or(_T_8267, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8269 = bits(_T_8268, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_13 = mux(_T_8269, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8270 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8271 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8272 = eq(_T_8271, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8273 = and(_T_8270, _T_8272) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8274 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8275 = eq(_T_8274, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8276 = and(_T_8273, _T_8275) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8277 = or(_T_8276, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8278 = bits(_T_8277, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_14 = mux(_T_8278, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8279 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8280 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8281 = eq(_T_8280, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8282 = and(_T_8279, _T_8281) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8283 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8284 = eq(_T_8283, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8285 = and(_T_8282, _T_8284) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8286 = or(_T_8285, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8287 = bits(_T_8286, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_11_15 = mux(_T_8287, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8288 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8289 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8290 = eq(_T_8289, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8291 = and(_T_8288, _T_8290) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8292 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8293 = eq(_T_8292, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8294 = and(_T_8291, _T_8293) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8295 = or(_T_8294, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8296 = bits(_T_8295, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_0 = mux(_T_8296, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8297 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8298 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8299 = eq(_T_8298, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8300 = and(_T_8297, _T_8299) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8301 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8302 = eq(_T_8301, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8303 = and(_T_8300, _T_8302) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8304 = or(_T_8303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8305 = bits(_T_8304, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_1 = mux(_T_8305, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8306 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8307 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8308 = eq(_T_8307, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8309 = and(_T_8306, _T_8308) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8310 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8311 = eq(_T_8310, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8312 = and(_T_8309, _T_8311) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8313 = or(_T_8312, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8314 = bits(_T_8313, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_2 = mux(_T_8314, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8315 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8316 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8317 = eq(_T_8316, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8318 = and(_T_8315, _T_8317) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8319 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8320 = eq(_T_8319, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8321 = and(_T_8318, _T_8320) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8322 = or(_T_8321, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8323 = bits(_T_8322, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_3 = mux(_T_8323, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8324 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8325 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8326 = eq(_T_8325, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8327 = and(_T_8324, _T_8326) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8328 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8329 = eq(_T_8328, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8330 = and(_T_8327, _T_8329) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8331 = or(_T_8330, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8332 = bits(_T_8331, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_4 = mux(_T_8332, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8333 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8334 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8335 = eq(_T_8334, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8336 = and(_T_8333, _T_8335) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8337 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8338 = eq(_T_8337, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8339 = and(_T_8336, _T_8338) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8340 = or(_T_8339, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8341 = bits(_T_8340, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_5 = mux(_T_8341, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8342 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8343 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8344 = eq(_T_8343, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8345 = and(_T_8342, _T_8344) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8346 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8347 = eq(_T_8346, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8348 = and(_T_8345, _T_8347) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8349 = or(_T_8348, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8350 = bits(_T_8349, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_6 = mux(_T_8350, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8351 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8352 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8353 = eq(_T_8352, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8354 = and(_T_8351, _T_8353) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8355 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8356 = eq(_T_8355, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8357 = and(_T_8354, _T_8356) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8358 = or(_T_8357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8359 = bits(_T_8358, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_7 = mux(_T_8359, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8360 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8361 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8362 = eq(_T_8361, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8363 = and(_T_8360, _T_8362) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8364 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8365 = eq(_T_8364, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8366 = and(_T_8363, _T_8365) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8367 = or(_T_8366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8368 = bits(_T_8367, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_8 = mux(_T_8368, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8369 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8370 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8371 = eq(_T_8370, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8372 = and(_T_8369, _T_8371) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8373 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8374 = eq(_T_8373, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8375 = and(_T_8372, _T_8374) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8376 = or(_T_8375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8377 = bits(_T_8376, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_9 = mux(_T_8377, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8378 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8379 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8380 = eq(_T_8379, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8381 = and(_T_8378, _T_8380) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8382 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8383 = eq(_T_8382, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8384 = and(_T_8381, _T_8383) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8385 = or(_T_8384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8386 = bits(_T_8385, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_10 = mux(_T_8386, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8387 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8388 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8389 = eq(_T_8388, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8390 = and(_T_8387, _T_8389) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8391 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8392 = eq(_T_8391, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8393 = and(_T_8390, _T_8392) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8394 = or(_T_8393, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8395 = bits(_T_8394, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_11 = mux(_T_8395, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8396 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8397 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8398 = eq(_T_8397, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8399 = and(_T_8396, _T_8398) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8400 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8401 = eq(_T_8400, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8402 = and(_T_8399, _T_8401) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8403 = or(_T_8402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8404 = bits(_T_8403, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_12 = mux(_T_8404, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8405 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8406 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8407 = eq(_T_8406, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8408 = and(_T_8405, _T_8407) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8409 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8410 = eq(_T_8409, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8411 = and(_T_8408, _T_8410) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8412 = or(_T_8411, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8413 = bits(_T_8412, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_13 = mux(_T_8413, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8414 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8415 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8416 = eq(_T_8415, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8417 = and(_T_8414, _T_8416) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8418 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8419 = eq(_T_8418, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8420 = and(_T_8417, _T_8419) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8421 = or(_T_8420, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8422 = bits(_T_8421, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_14 = mux(_T_8422, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8423 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8424 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8425 = eq(_T_8424, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8426 = and(_T_8423, _T_8425) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8427 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8428 = eq(_T_8427, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8429 = and(_T_8426, _T_8428) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8430 = or(_T_8429, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8431 = bits(_T_8430, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_12_15 = mux(_T_8431, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8432 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8433 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8434 = eq(_T_8433, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8435 = and(_T_8432, _T_8434) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8436 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8437 = eq(_T_8436, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8438 = and(_T_8435, _T_8437) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8439 = or(_T_8438, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8440 = bits(_T_8439, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_0 = mux(_T_8440, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8441 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8442 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8443 = eq(_T_8442, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8444 = and(_T_8441, _T_8443) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8445 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8446 = eq(_T_8445, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8447 = and(_T_8444, _T_8446) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8448 = or(_T_8447, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8449 = bits(_T_8448, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_1 = mux(_T_8449, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8450 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8451 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8452 = eq(_T_8451, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8453 = and(_T_8450, _T_8452) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8454 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8455 = eq(_T_8454, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8456 = and(_T_8453, _T_8455) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8457 = or(_T_8456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8458 = bits(_T_8457, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_2 = mux(_T_8458, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8459 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8460 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8461 = eq(_T_8460, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8462 = and(_T_8459, _T_8461) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8463 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8464 = eq(_T_8463, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8465 = and(_T_8462, _T_8464) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8466 = or(_T_8465, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8467 = bits(_T_8466, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_3 = mux(_T_8467, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8468 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8469 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8470 = eq(_T_8469, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8471 = and(_T_8468, _T_8470) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8472 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8473 = eq(_T_8472, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8474 = and(_T_8471, _T_8473) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8475 = or(_T_8474, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8476 = bits(_T_8475, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_4 = mux(_T_8476, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8477 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8478 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8479 = eq(_T_8478, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8480 = and(_T_8477, _T_8479) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8481 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8482 = eq(_T_8481, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8483 = and(_T_8480, _T_8482) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8484 = or(_T_8483, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8485 = bits(_T_8484, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_5 = mux(_T_8485, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8486 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8487 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8488 = eq(_T_8487, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8489 = and(_T_8486, _T_8488) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8490 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8491 = eq(_T_8490, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8492 = and(_T_8489, _T_8491) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8493 = or(_T_8492, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8494 = bits(_T_8493, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_6 = mux(_T_8494, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8495 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8496 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8497 = eq(_T_8496, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8498 = and(_T_8495, _T_8497) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8499 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8500 = eq(_T_8499, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8501 = and(_T_8498, _T_8500) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8502 = or(_T_8501, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8503 = bits(_T_8502, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_7 = mux(_T_8503, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8504 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8505 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8506 = eq(_T_8505, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8507 = and(_T_8504, _T_8506) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8508 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8509 = eq(_T_8508, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8510 = and(_T_8507, _T_8509) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8511 = or(_T_8510, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8512 = bits(_T_8511, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_8 = mux(_T_8512, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8513 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8514 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8515 = eq(_T_8514, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8516 = and(_T_8513, _T_8515) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8517 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8518 = eq(_T_8517, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8519 = and(_T_8516, _T_8518) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8520 = or(_T_8519, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8521 = bits(_T_8520, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_9 = mux(_T_8521, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8522 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8523 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8524 = eq(_T_8523, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8525 = and(_T_8522, _T_8524) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8526 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8527 = eq(_T_8526, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8528 = and(_T_8525, _T_8527) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8529 = or(_T_8528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8530 = bits(_T_8529, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_10 = mux(_T_8530, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8531 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8532 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8533 = eq(_T_8532, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8534 = and(_T_8531, _T_8533) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8535 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8536 = eq(_T_8535, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8537 = and(_T_8534, _T_8536) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8538 = or(_T_8537, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8539 = bits(_T_8538, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_11 = mux(_T_8539, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8540 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8541 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8542 = eq(_T_8541, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8543 = and(_T_8540, _T_8542) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8544 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8545 = eq(_T_8544, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8546 = and(_T_8543, _T_8545) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8547 = or(_T_8546, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8548 = bits(_T_8547, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_12 = mux(_T_8548, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8549 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8550 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8551 = eq(_T_8550, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8552 = and(_T_8549, _T_8551) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8553 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8554 = eq(_T_8553, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8555 = and(_T_8552, _T_8554) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8556 = or(_T_8555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8557 = bits(_T_8556, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_13 = mux(_T_8557, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8558 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8559 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8560 = eq(_T_8559, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8561 = and(_T_8558, _T_8560) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8562 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8563 = eq(_T_8562, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8564 = and(_T_8561, _T_8563) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8565 = or(_T_8564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8566 = bits(_T_8565, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_14 = mux(_T_8566, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8567 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8568 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8569 = eq(_T_8568, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8570 = and(_T_8567, _T_8569) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8571 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8572 = eq(_T_8571, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8573 = and(_T_8570, _T_8572) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8574 = or(_T_8573, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8575 = bits(_T_8574, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_13_15 = mux(_T_8575, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8576 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8577 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8578 = eq(_T_8577, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8579 = and(_T_8576, _T_8578) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8580 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8581 = eq(_T_8580, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8582 = and(_T_8579, _T_8581) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8583 = or(_T_8582, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8584 = bits(_T_8583, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_0 = mux(_T_8584, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8585 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8586 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8587 = eq(_T_8586, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8588 = and(_T_8585, _T_8587) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8589 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8590 = eq(_T_8589, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8591 = and(_T_8588, _T_8590) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8592 = or(_T_8591, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8593 = bits(_T_8592, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_1 = mux(_T_8593, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8594 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8595 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8596 = eq(_T_8595, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8597 = and(_T_8594, _T_8596) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8598 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8599 = eq(_T_8598, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8600 = and(_T_8597, _T_8599) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8601 = or(_T_8600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8602 = bits(_T_8601, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_2 = mux(_T_8602, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8603 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8604 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8605 = eq(_T_8604, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8606 = and(_T_8603, _T_8605) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8607 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8608 = eq(_T_8607, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8609 = and(_T_8606, _T_8608) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8610 = or(_T_8609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8611 = bits(_T_8610, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_3 = mux(_T_8611, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8612 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8613 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8614 = eq(_T_8613, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8615 = and(_T_8612, _T_8614) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8616 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8617 = eq(_T_8616, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8618 = and(_T_8615, _T_8617) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8619 = or(_T_8618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8620 = bits(_T_8619, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_4 = mux(_T_8620, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8621 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8622 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8623 = eq(_T_8622, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8624 = and(_T_8621, _T_8623) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8625 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8626 = eq(_T_8625, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8627 = and(_T_8624, _T_8626) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8628 = or(_T_8627, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8629 = bits(_T_8628, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_5 = mux(_T_8629, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8630 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8631 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8632 = eq(_T_8631, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8633 = and(_T_8630, _T_8632) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8634 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8635 = eq(_T_8634, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8636 = and(_T_8633, _T_8635) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8637 = or(_T_8636, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8638 = bits(_T_8637, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_6 = mux(_T_8638, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8639 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8640 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8641 = eq(_T_8640, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8642 = and(_T_8639, _T_8641) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8643 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8644 = eq(_T_8643, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8645 = and(_T_8642, _T_8644) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8646 = or(_T_8645, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8647 = bits(_T_8646, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_7 = mux(_T_8647, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8648 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8649 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8650 = eq(_T_8649, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8651 = and(_T_8648, _T_8650) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8652 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8653 = eq(_T_8652, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8654 = and(_T_8651, _T_8653) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8655 = or(_T_8654, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8656 = bits(_T_8655, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_8 = mux(_T_8656, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8657 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8658 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8659 = eq(_T_8658, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8660 = and(_T_8657, _T_8659) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8661 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8662 = eq(_T_8661, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8663 = and(_T_8660, _T_8662) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8664 = or(_T_8663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8665 = bits(_T_8664, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_9 = mux(_T_8665, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8666 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8667 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8668 = eq(_T_8667, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8669 = and(_T_8666, _T_8668) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8670 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8671 = eq(_T_8670, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8672 = and(_T_8669, _T_8671) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8673 = or(_T_8672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8674 = bits(_T_8673, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_10 = mux(_T_8674, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8675 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8676 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8677 = eq(_T_8676, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8678 = and(_T_8675, _T_8677) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8679 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8680 = eq(_T_8679, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8681 = and(_T_8678, _T_8680) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8682 = or(_T_8681, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8683 = bits(_T_8682, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_11 = mux(_T_8683, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8684 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8685 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8686 = eq(_T_8685, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8687 = and(_T_8684, _T_8686) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8688 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8689 = eq(_T_8688, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8690 = and(_T_8687, _T_8689) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8691 = or(_T_8690, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8692 = bits(_T_8691, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_12 = mux(_T_8692, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8693 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8694 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8695 = eq(_T_8694, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8696 = and(_T_8693, _T_8695) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8697 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8698 = eq(_T_8697, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8699 = and(_T_8696, _T_8698) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8700 = or(_T_8699, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8701 = bits(_T_8700, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_13 = mux(_T_8701, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8702 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8703 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8704 = eq(_T_8703, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8705 = and(_T_8702, _T_8704) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8706 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8707 = eq(_T_8706, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8708 = and(_T_8705, _T_8707) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8709 = or(_T_8708, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8710 = bits(_T_8709, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_14 = mux(_T_8710, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8711 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8712 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8713 = eq(_T_8712, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8714 = and(_T_8711, _T_8713) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8715 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8716 = eq(_T_8715, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8717 = and(_T_8714, _T_8716) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8718 = or(_T_8717, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8719 = bits(_T_8718, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_14_15 = mux(_T_8719, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8720 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8721 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8722 = eq(_T_8721, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8723 = and(_T_8720, _T_8722) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8724 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8725 = eq(_T_8724, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8726 = and(_T_8723, _T_8725) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8727 = or(_T_8726, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8728 = bits(_T_8727, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_0 = mux(_T_8728, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8729 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8730 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8731 = eq(_T_8730, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8732 = and(_T_8729, _T_8731) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8733 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8734 = eq(_T_8733, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8735 = and(_T_8732, _T_8734) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8736 = or(_T_8735, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8737 = bits(_T_8736, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_1 = mux(_T_8737, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8738 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8739 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8740 = eq(_T_8739, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8741 = and(_T_8738, _T_8740) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8742 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8743 = eq(_T_8742, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8744 = and(_T_8741, _T_8743) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8745 = or(_T_8744, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8746 = bits(_T_8745, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_2 = mux(_T_8746, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8747 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8748 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8749 = eq(_T_8748, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8750 = and(_T_8747, _T_8749) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8751 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8752 = eq(_T_8751, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8753 = and(_T_8750, _T_8752) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8754 = or(_T_8753, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8755 = bits(_T_8754, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_3 = mux(_T_8755, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8756 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8757 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8758 = eq(_T_8757, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8759 = and(_T_8756, _T_8758) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8760 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8761 = eq(_T_8760, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8762 = and(_T_8759, _T_8761) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8763 = or(_T_8762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8764 = bits(_T_8763, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_4 = mux(_T_8764, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8765 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8766 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8767 = eq(_T_8766, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8768 = and(_T_8765, _T_8767) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8769 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8770 = eq(_T_8769, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8771 = and(_T_8768, _T_8770) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8772 = or(_T_8771, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8773 = bits(_T_8772, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_5 = mux(_T_8773, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8774 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8775 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8776 = eq(_T_8775, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8777 = and(_T_8774, _T_8776) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8778 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8779 = eq(_T_8778, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8780 = and(_T_8777, _T_8779) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8781 = or(_T_8780, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8782 = bits(_T_8781, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_6 = mux(_T_8782, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8783 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8784 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8785 = eq(_T_8784, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8786 = and(_T_8783, _T_8785) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8787 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8788 = eq(_T_8787, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8789 = and(_T_8786, _T_8788) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8790 = or(_T_8789, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8791 = bits(_T_8790, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_7 = mux(_T_8791, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8792 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8793 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8794 = eq(_T_8793, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8795 = and(_T_8792, _T_8794) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8796 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8797 = eq(_T_8796, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8798 = and(_T_8795, _T_8797) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8799 = or(_T_8798, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8800 = bits(_T_8799, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_8 = mux(_T_8800, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8801 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8802 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8803 = eq(_T_8802, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8804 = and(_T_8801, _T_8803) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8805 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8806 = eq(_T_8805, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8807 = and(_T_8804, _T_8806) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8808 = or(_T_8807, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8809 = bits(_T_8808, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_9 = mux(_T_8809, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8810 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8811 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8812 = eq(_T_8811, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8813 = and(_T_8810, _T_8812) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8814 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8815 = eq(_T_8814, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8816 = and(_T_8813, _T_8815) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8817 = or(_T_8816, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8818 = bits(_T_8817, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_10 = mux(_T_8818, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8819 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8820 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8821 = eq(_T_8820, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8822 = and(_T_8819, _T_8821) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8823 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8824 = eq(_T_8823, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8825 = and(_T_8822, _T_8824) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8826 = or(_T_8825, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8827 = bits(_T_8826, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_11 = mux(_T_8827, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8828 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8829 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8830 = eq(_T_8829, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8831 = and(_T_8828, _T_8830) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8832 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8833 = eq(_T_8832, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8834 = and(_T_8831, _T_8833) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8835 = or(_T_8834, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8836 = bits(_T_8835, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_12 = mux(_T_8836, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8837 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8838 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8839 = eq(_T_8838, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8840 = and(_T_8837, _T_8839) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8841 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8842 = eq(_T_8841, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8843 = and(_T_8840, _T_8842) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8844 = or(_T_8843, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8845 = bits(_T_8844, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_13 = mux(_T_8845, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8846 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8847 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8848 = eq(_T_8847, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8849 = and(_T_8846, _T_8848) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8850 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8851 = eq(_T_8850, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8852 = and(_T_8849, _T_8851) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8853 = or(_T_8852, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8854 = bits(_T_8853, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_14 = mux(_T_8854, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8855 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8856 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8857 = eq(_T_8856, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8858 = and(_T_8855, _T_8857) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8859 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8860 = eq(_T_8859, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8861 = and(_T_8858, _T_8860) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8862 = or(_T_8861, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8863 = bits(_T_8862, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_0_15_15 = mux(_T_8863, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8864 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8865 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8866 = eq(_T_8865, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8867 = and(_T_8864, _T_8866) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8868 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8869 = eq(_T_8868, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8870 = and(_T_8867, _T_8869) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8871 = or(_T_8870, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8872 = bits(_T_8871, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_0 = mux(_T_8872, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8873 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8874 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8875 = eq(_T_8874, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8876 = and(_T_8873, _T_8875) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8877 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8878 = eq(_T_8877, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8879 = and(_T_8876, _T_8878) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8880 = or(_T_8879, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8881 = bits(_T_8880, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_1 = mux(_T_8881, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8882 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8883 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8884 = eq(_T_8883, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8885 = and(_T_8882, _T_8884) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8886 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8887 = eq(_T_8886, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8888 = and(_T_8885, _T_8887) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8889 = or(_T_8888, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8890 = bits(_T_8889, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_2 = mux(_T_8890, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8891 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8892 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8893 = eq(_T_8892, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8894 = and(_T_8891, _T_8893) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8895 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8896 = eq(_T_8895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8897 = and(_T_8894, _T_8896) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8898 = or(_T_8897, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8899 = bits(_T_8898, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_3 = mux(_T_8899, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8900 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8901 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8902 = eq(_T_8901, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8903 = and(_T_8900, _T_8902) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8904 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8905 = eq(_T_8904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8906 = and(_T_8903, _T_8905) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8907 = or(_T_8906, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8908 = bits(_T_8907, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_4 = mux(_T_8908, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8909 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8910 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8911 = eq(_T_8910, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8912 = and(_T_8909, _T_8911) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8913 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8914 = eq(_T_8913, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8915 = and(_T_8912, _T_8914) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8916 = or(_T_8915, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8917 = bits(_T_8916, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_5 = mux(_T_8917, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8918 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8919 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8920 = eq(_T_8919, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8921 = and(_T_8918, _T_8920) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8922 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8923 = eq(_T_8922, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8924 = and(_T_8921, _T_8923) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8925 = or(_T_8924, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8926 = bits(_T_8925, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_6 = mux(_T_8926, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8927 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8928 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8929 = eq(_T_8928, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8930 = and(_T_8927, _T_8929) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8931 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8932 = eq(_T_8931, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8933 = and(_T_8930, _T_8932) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8934 = or(_T_8933, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8935 = bits(_T_8934, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_7 = mux(_T_8935, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8936 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8937 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8938 = eq(_T_8937, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8939 = and(_T_8936, _T_8938) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8940 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8941 = eq(_T_8940, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8942 = and(_T_8939, _T_8941) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8943 = or(_T_8942, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8944 = bits(_T_8943, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_8 = mux(_T_8944, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8945 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8946 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8947 = eq(_T_8946, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8948 = and(_T_8945, _T_8947) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8949 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8950 = eq(_T_8949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8951 = and(_T_8948, _T_8950) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8952 = or(_T_8951, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8953 = bits(_T_8952, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_9 = mux(_T_8953, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8954 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8955 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8956 = eq(_T_8955, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8957 = and(_T_8954, _T_8956) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8958 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8959 = eq(_T_8958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8960 = and(_T_8957, _T_8959) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8961 = or(_T_8960, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8962 = bits(_T_8961, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_10 = mux(_T_8962, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8963 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8964 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8965 = eq(_T_8964, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8966 = and(_T_8963, _T_8965) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8967 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8968 = eq(_T_8967, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8969 = and(_T_8966, _T_8968) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8970 = or(_T_8969, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8971 = bits(_T_8970, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_11 = mux(_T_8971, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8972 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8973 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8974 = eq(_T_8973, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8975 = and(_T_8972, _T_8974) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8976 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8977 = eq(_T_8976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8978 = and(_T_8975, _T_8977) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8979 = or(_T_8978, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8980 = bits(_T_8979, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_12 = mux(_T_8980, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8981 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8982 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8983 = eq(_T_8982, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8984 = and(_T_8981, _T_8983) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8985 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8986 = eq(_T_8985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8987 = and(_T_8984, _T_8986) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8988 = or(_T_8987, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8989 = bits(_T_8988, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_13 = mux(_T_8989, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8990 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_8991 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_8992 = eq(_T_8991, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_8993 = and(_T_8990, _T_8992) @[el2_ifu_bp_ctl.scala 452:23] + node _T_8994 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_8995 = eq(_T_8994, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_8996 = and(_T_8993, _T_8995) @[el2_ifu_bp_ctl.scala 452:81] + node _T_8997 = or(_T_8996, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_8998 = bits(_T_8997, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_14 = mux(_T_8998, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_8999 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9000 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9001 = eq(_T_9000, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9002 = and(_T_8999, _T_9001) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9003 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9004 = eq(_T_9003, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9005 = and(_T_9002, _T_9004) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9006 = or(_T_9005, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9007 = bits(_T_9006, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_0_15 = mux(_T_9007, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9008 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9009 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9010 = eq(_T_9009, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9011 = and(_T_9008, _T_9010) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9012 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9013 = eq(_T_9012, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9014 = and(_T_9011, _T_9013) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9015 = or(_T_9014, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9016 = bits(_T_9015, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_0 = mux(_T_9016, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9017 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9018 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9019 = eq(_T_9018, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9020 = and(_T_9017, _T_9019) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9021 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9022 = eq(_T_9021, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9023 = and(_T_9020, _T_9022) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9024 = or(_T_9023, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9025 = bits(_T_9024, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_1 = mux(_T_9025, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9026 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9027 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9028 = eq(_T_9027, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9029 = and(_T_9026, _T_9028) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9030 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9031 = eq(_T_9030, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9032 = and(_T_9029, _T_9031) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9033 = or(_T_9032, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9034 = bits(_T_9033, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_2 = mux(_T_9034, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9035 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9036 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9037 = eq(_T_9036, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9038 = and(_T_9035, _T_9037) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9039 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9040 = eq(_T_9039, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9041 = and(_T_9038, _T_9040) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9042 = or(_T_9041, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9043 = bits(_T_9042, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_3 = mux(_T_9043, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9044 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9045 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9046 = eq(_T_9045, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9047 = and(_T_9044, _T_9046) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9048 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9049 = eq(_T_9048, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9050 = and(_T_9047, _T_9049) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9051 = or(_T_9050, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9052 = bits(_T_9051, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_4 = mux(_T_9052, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9053 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9054 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9055 = eq(_T_9054, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9056 = and(_T_9053, _T_9055) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9057 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9058 = eq(_T_9057, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9059 = and(_T_9056, _T_9058) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9060 = or(_T_9059, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9061 = bits(_T_9060, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_5 = mux(_T_9061, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9062 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9063 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9064 = eq(_T_9063, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9065 = and(_T_9062, _T_9064) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9066 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9067 = eq(_T_9066, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9068 = and(_T_9065, _T_9067) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9069 = or(_T_9068, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9070 = bits(_T_9069, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_6 = mux(_T_9070, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9071 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9072 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9073 = eq(_T_9072, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9074 = and(_T_9071, _T_9073) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9075 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9076 = eq(_T_9075, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9077 = and(_T_9074, _T_9076) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9078 = or(_T_9077, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9079 = bits(_T_9078, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_7 = mux(_T_9079, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9080 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9081 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9082 = eq(_T_9081, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9083 = and(_T_9080, _T_9082) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9084 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9085 = eq(_T_9084, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9086 = and(_T_9083, _T_9085) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9087 = or(_T_9086, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9088 = bits(_T_9087, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_8 = mux(_T_9088, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9089 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9090 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9091 = eq(_T_9090, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9092 = and(_T_9089, _T_9091) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9093 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9094 = eq(_T_9093, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9095 = and(_T_9092, _T_9094) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9096 = or(_T_9095, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9097 = bits(_T_9096, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_9 = mux(_T_9097, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9098 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9099 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9100 = eq(_T_9099, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9101 = and(_T_9098, _T_9100) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9102 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9103 = eq(_T_9102, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9104 = and(_T_9101, _T_9103) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9105 = or(_T_9104, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9106 = bits(_T_9105, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_10 = mux(_T_9106, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9107 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9108 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9109 = eq(_T_9108, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9110 = and(_T_9107, _T_9109) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9111 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9112 = eq(_T_9111, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9113 = and(_T_9110, _T_9112) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9114 = or(_T_9113, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9115 = bits(_T_9114, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_11 = mux(_T_9115, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9116 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9117 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9118 = eq(_T_9117, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9119 = and(_T_9116, _T_9118) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9120 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9121 = eq(_T_9120, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9122 = and(_T_9119, _T_9121) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9123 = or(_T_9122, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9124 = bits(_T_9123, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_12 = mux(_T_9124, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9125 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9126 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9127 = eq(_T_9126, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9128 = and(_T_9125, _T_9127) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9129 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9130 = eq(_T_9129, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9131 = and(_T_9128, _T_9130) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9132 = or(_T_9131, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9133 = bits(_T_9132, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_13 = mux(_T_9133, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9134 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9135 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9136 = eq(_T_9135, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9137 = and(_T_9134, _T_9136) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9138 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9139 = eq(_T_9138, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9140 = and(_T_9137, _T_9139) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9141 = or(_T_9140, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9142 = bits(_T_9141, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_14 = mux(_T_9142, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9143 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9144 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9145 = eq(_T_9144, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9146 = and(_T_9143, _T_9145) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9147 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9148 = eq(_T_9147, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9149 = and(_T_9146, _T_9148) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9150 = or(_T_9149, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9151 = bits(_T_9150, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_1_15 = mux(_T_9151, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9152 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9153 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9154 = eq(_T_9153, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9155 = and(_T_9152, _T_9154) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9156 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9157 = eq(_T_9156, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9158 = and(_T_9155, _T_9157) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9159 = or(_T_9158, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9160 = bits(_T_9159, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_0 = mux(_T_9160, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9161 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9162 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9163 = eq(_T_9162, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9164 = and(_T_9161, _T_9163) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9165 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9166 = eq(_T_9165, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9167 = and(_T_9164, _T_9166) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9168 = or(_T_9167, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9169 = bits(_T_9168, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_1 = mux(_T_9169, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9170 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9171 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9172 = eq(_T_9171, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9173 = and(_T_9170, _T_9172) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9174 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9175 = eq(_T_9174, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9176 = and(_T_9173, _T_9175) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9177 = or(_T_9176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9178 = bits(_T_9177, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_2 = mux(_T_9178, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9179 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9180 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9181 = eq(_T_9180, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9182 = and(_T_9179, _T_9181) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9183 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9184 = eq(_T_9183, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9185 = and(_T_9182, _T_9184) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9186 = or(_T_9185, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9187 = bits(_T_9186, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_3 = mux(_T_9187, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9188 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9189 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9190 = eq(_T_9189, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9191 = and(_T_9188, _T_9190) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9192 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9193 = eq(_T_9192, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9194 = and(_T_9191, _T_9193) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9195 = or(_T_9194, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9196 = bits(_T_9195, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_4 = mux(_T_9196, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9197 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9198 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9199 = eq(_T_9198, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9200 = and(_T_9197, _T_9199) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9201 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9202 = eq(_T_9201, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9203 = and(_T_9200, _T_9202) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9204 = or(_T_9203, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9205 = bits(_T_9204, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_5 = mux(_T_9205, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9206 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9207 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9208 = eq(_T_9207, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9209 = and(_T_9206, _T_9208) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9210 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9211 = eq(_T_9210, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9212 = and(_T_9209, _T_9211) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9213 = or(_T_9212, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9214 = bits(_T_9213, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_6 = mux(_T_9214, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9215 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9216 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9217 = eq(_T_9216, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9218 = and(_T_9215, _T_9217) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9219 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9220 = eq(_T_9219, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9221 = and(_T_9218, _T_9220) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9222 = or(_T_9221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9223 = bits(_T_9222, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_7 = mux(_T_9223, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9224 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9225 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9226 = eq(_T_9225, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9227 = and(_T_9224, _T_9226) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9228 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9229 = eq(_T_9228, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9230 = and(_T_9227, _T_9229) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9231 = or(_T_9230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9232 = bits(_T_9231, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_8 = mux(_T_9232, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9233 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9234 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9235 = eq(_T_9234, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9236 = and(_T_9233, _T_9235) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9237 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9238 = eq(_T_9237, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9239 = and(_T_9236, _T_9238) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9240 = or(_T_9239, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9241 = bits(_T_9240, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_9 = mux(_T_9241, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9242 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9243 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9244 = eq(_T_9243, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9245 = and(_T_9242, _T_9244) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9246 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9247 = eq(_T_9246, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9248 = and(_T_9245, _T_9247) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9249 = or(_T_9248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9250 = bits(_T_9249, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_10 = mux(_T_9250, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9251 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9252 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9253 = eq(_T_9252, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9254 = and(_T_9251, _T_9253) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9255 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9256 = eq(_T_9255, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9257 = and(_T_9254, _T_9256) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9258 = or(_T_9257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9259 = bits(_T_9258, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_11 = mux(_T_9259, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9260 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9261 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9262 = eq(_T_9261, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9263 = and(_T_9260, _T_9262) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9264 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9265 = eq(_T_9264, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9266 = and(_T_9263, _T_9265) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9267 = or(_T_9266, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9268 = bits(_T_9267, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_12 = mux(_T_9268, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9269 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9270 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9271 = eq(_T_9270, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9272 = and(_T_9269, _T_9271) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9273 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9274 = eq(_T_9273, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9275 = and(_T_9272, _T_9274) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9276 = or(_T_9275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9277 = bits(_T_9276, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_13 = mux(_T_9277, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9278 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9279 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9280 = eq(_T_9279, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9281 = and(_T_9278, _T_9280) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9282 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9283 = eq(_T_9282, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9284 = and(_T_9281, _T_9283) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9285 = or(_T_9284, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9286 = bits(_T_9285, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_14 = mux(_T_9286, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9287 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9288 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9289 = eq(_T_9288, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9290 = and(_T_9287, _T_9289) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9291 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9292 = eq(_T_9291, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9293 = and(_T_9290, _T_9292) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9294 = or(_T_9293, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9295 = bits(_T_9294, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_2_15 = mux(_T_9295, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9296 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9297 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9298 = eq(_T_9297, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9299 = and(_T_9296, _T_9298) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9300 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9301 = eq(_T_9300, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9302 = and(_T_9299, _T_9301) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9303 = or(_T_9302, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9304 = bits(_T_9303, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_0 = mux(_T_9304, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9305 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9306 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9307 = eq(_T_9306, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9308 = and(_T_9305, _T_9307) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9309 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9310 = eq(_T_9309, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9311 = and(_T_9308, _T_9310) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9312 = or(_T_9311, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9313 = bits(_T_9312, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_1 = mux(_T_9313, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9314 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9315 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9316 = eq(_T_9315, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9317 = and(_T_9314, _T_9316) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9318 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9319 = eq(_T_9318, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9320 = and(_T_9317, _T_9319) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9321 = or(_T_9320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9322 = bits(_T_9321, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_2 = mux(_T_9322, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9323 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9324 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9325 = eq(_T_9324, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9326 = and(_T_9323, _T_9325) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9327 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9328 = eq(_T_9327, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9329 = and(_T_9326, _T_9328) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9330 = or(_T_9329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9331 = bits(_T_9330, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_3 = mux(_T_9331, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9332 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9333 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9334 = eq(_T_9333, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9335 = and(_T_9332, _T_9334) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9336 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9337 = eq(_T_9336, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9338 = and(_T_9335, _T_9337) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9339 = or(_T_9338, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9340 = bits(_T_9339, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_4 = mux(_T_9340, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9341 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9342 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9343 = eq(_T_9342, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9344 = and(_T_9341, _T_9343) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9345 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9346 = eq(_T_9345, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9347 = and(_T_9344, _T_9346) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9348 = or(_T_9347, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9349 = bits(_T_9348, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_5 = mux(_T_9349, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9350 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9351 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9352 = eq(_T_9351, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9353 = and(_T_9350, _T_9352) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9354 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9355 = eq(_T_9354, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9356 = and(_T_9353, _T_9355) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9357 = or(_T_9356, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9358 = bits(_T_9357, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_6 = mux(_T_9358, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9359 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9360 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9361 = eq(_T_9360, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9362 = and(_T_9359, _T_9361) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9363 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9364 = eq(_T_9363, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9365 = and(_T_9362, _T_9364) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9366 = or(_T_9365, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9367 = bits(_T_9366, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_7 = mux(_T_9367, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9368 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9369 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9370 = eq(_T_9369, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9371 = and(_T_9368, _T_9370) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9372 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9373 = eq(_T_9372, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9374 = and(_T_9371, _T_9373) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9375 = or(_T_9374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9376 = bits(_T_9375, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_8 = mux(_T_9376, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9377 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9378 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9379 = eq(_T_9378, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9380 = and(_T_9377, _T_9379) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9381 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9382 = eq(_T_9381, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9383 = and(_T_9380, _T_9382) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9384 = or(_T_9383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9385 = bits(_T_9384, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_9 = mux(_T_9385, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9386 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9387 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9388 = eq(_T_9387, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9389 = and(_T_9386, _T_9388) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9390 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9391 = eq(_T_9390, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9392 = and(_T_9389, _T_9391) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9393 = or(_T_9392, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9394 = bits(_T_9393, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_10 = mux(_T_9394, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9395 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9396 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9397 = eq(_T_9396, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9398 = and(_T_9395, _T_9397) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9399 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9400 = eq(_T_9399, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9401 = and(_T_9398, _T_9400) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9402 = or(_T_9401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9403 = bits(_T_9402, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_11 = mux(_T_9403, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9404 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9405 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9406 = eq(_T_9405, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9407 = and(_T_9404, _T_9406) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9408 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9409 = eq(_T_9408, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9410 = and(_T_9407, _T_9409) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9411 = or(_T_9410, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9412 = bits(_T_9411, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_12 = mux(_T_9412, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9413 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9414 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9415 = eq(_T_9414, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9416 = and(_T_9413, _T_9415) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9417 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9418 = eq(_T_9417, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9419 = and(_T_9416, _T_9418) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9420 = or(_T_9419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9421 = bits(_T_9420, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_13 = mux(_T_9421, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9422 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9423 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9424 = eq(_T_9423, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9425 = and(_T_9422, _T_9424) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9426 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9427 = eq(_T_9426, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9428 = and(_T_9425, _T_9427) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9429 = or(_T_9428, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9430 = bits(_T_9429, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_14 = mux(_T_9430, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9431 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9432 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9433 = eq(_T_9432, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9434 = and(_T_9431, _T_9433) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9435 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9436 = eq(_T_9435, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9437 = and(_T_9434, _T_9436) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9438 = or(_T_9437, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9439 = bits(_T_9438, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_3_15 = mux(_T_9439, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9440 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9441 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9442 = eq(_T_9441, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9443 = and(_T_9440, _T_9442) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9444 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9445 = eq(_T_9444, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9446 = and(_T_9443, _T_9445) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9447 = or(_T_9446, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9448 = bits(_T_9447, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_0 = mux(_T_9448, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9449 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9450 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9451 = eq(_T_9450, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9452 = and(_T_9449, _T_9451) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9453 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9454 = eq(_T_9453, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9455 = and(_T_9452, _T_9454) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9456 = or(_T_9455, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9457 = bits(_T_9456, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_1 = mux(_T_9457, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9458 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9459 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9460 = eq(_T_9459, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9461 = and(_T_9458, _T_9460) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9462 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9463 = eq(_T_9462, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9464 = and(_T_9461, _T_9463) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9465 = or(_T_9464, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9466 = bits(_T_9465, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_2 = mux(_T_9466, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9467 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9468 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9469 = eq(_T_9468, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9470 = and(_T_9467, _T_9469) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9471 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9472 = eq(_T_9471, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9473 = and(_T_9470, _T_9472) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9474 = or(_T_9473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9475 = bits(_T_9474, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_3 = mux(_T_9475, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9476 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9477 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9478 = eq(_T_9477, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9479 = and(_T_9476, _T_9478) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9480 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9481 = eq(_T_9480, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9482 = and(_T_9479, _T_9481) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9483 = or(_T_9482, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9484 = bits(_T_9483, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_4 = mux(_T_9484, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9485 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9486 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9487 = eq(_T_9486, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9488 = and(_T_9485, _T_9487) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9489 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9490 = eq(_T_9489, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9491 = and(_T_9488, _T_9490) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9492 = or(_T_9491, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9493 = bits(_T_9492, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_5 = mux(_T_9493, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9494 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9495 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9496 = eq(_T_9495, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9497 = and(_T_9494, _T_9496) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9498 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9499 = eq(_T_9498, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9500 = and(_T_9497, _T_9499) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9501 = or(_T_9500, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9502 = bits(_T_9501, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_6 = mux(_T_9502, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9503 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9504 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9505 = eq(_T_9504, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9506 = and(_T_9503, _T_9505) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9507 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9508 = eq(_T_9507, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9509 = and(_T_9506, _T_9508) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9510 = or(_T_9509, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9511 = bits(_T_9510, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_7 = mux(_T_9511, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9512 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9513 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9514 = eq(_T_9513, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9515 = and(_T_9512, _T_9514) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9516 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9517 = eq(_T_9516, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9518 = and(_T_9515, _T_9517) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9519 = or(_T_9518, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9520 = bits(_T_9519, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_8 = mux(_T_9520, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9521 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9522 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9523 = eq(_T_9522, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9524 = and(_T_9521, _T_9523) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9525 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9526 = eq(_T_9525, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9527 = and(_T_9524, _T_9526) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9528 = or(_T_9527, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9529 = bits(_T_9528, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_9 = mux(_T_9529, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9530 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9531 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9532 = eq(_T_9531, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9533 = and(_T_9530, _T_9532) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9534 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9535 = eq(_T_9534, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9536 = and(_T_9533, _T_9535) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9537 = or(_T_9536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9538 = bits(_T_9537, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_10 = mux(_T_9538, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9539 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9540 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9541 = eq(_T_9540, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9542 = and(_T_9539, _T_9541) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9543 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9544 = eq(_T_9543, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9545 = and(_T_9542, _T_9544) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9546 = or(_T_9545, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9547 = bits(_T_9546, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_11 = mux(_T_9547, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9548 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9549 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9550 = eq(_T_9549, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9551 = and(_T_9548, _T_9550) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9552 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9553 = eq(_T_9552, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9554 = and(_T_9551, _T_9553) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9555 = or(_T_9554, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9556 = bits(_T_9555, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_12 = mux(_T_9556, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9557 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9558 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9559 = eq(_T_9558, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9560 = and(_T_9557, _T_9559) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9561 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9562 = eq(_T_9561, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9563 = and(_T_9560, _T_9562) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9564 = or(_T_9563, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9565 = bits(_T_9564, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_13 = mux(_T_9565, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9566 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9567 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9568 = eq(_T_9567, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9569 = and(_T_9566, _T_9568) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9570 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9571 = eq(_T_9570, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9572 = and(_T_9569, _T_9571) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9573 = or(_T_9572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9574 = bits(_T_9573, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_14 = mux(_T_9574, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9575 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9576 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9577 = eq(_T_9576, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9578 = and(_T_9575, _T_9577) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9579 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9580 = eq(_T_9579, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9581 = and(_T_9578, _T_9580) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9582 = or(_T_9581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9583 = bits(_T_9582, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_4_15 = mux(_T_9583, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9584 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9585 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9586 = eq(_T_9585, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9587 = and(_T_9584, _T_9586) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9588 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9589 = eq(_T_9588, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9590 = and(_T_9587, _T_9589) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9591 = or(_T_9590, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9592 = bits(_T_9591, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_0 = mux(_T_9592, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9593 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9594 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9595 = eq(_T_9594, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9596 = and(_T_9593, _T_9595) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9597 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9598 = eq(_T_9597, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9599 = and(_T_9596, _T_9598) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9600 = or(_T_9599, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9601 = bits(_T_9600, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_1 = mux(_T_9601, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9602 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9603 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9604 = eq(_T_9603, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9605 = and(_T_9602, _T_9604) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9606 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9607 = eq(_T_9606, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9608 = and(_T_9605, _T_9607) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9609 = or(_T_9608, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9610 = bits(_T_9609, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_2 = mux(_T_9610, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9611 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9612 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9613 = eq(_T_9612, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9614 = and(_T_9611, _T_9613) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9615 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9616 = eq(_T_9615, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9617 = and(_T_9614, _T_9616) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9618 = or(_T_9617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9619 = bits(_T_9618, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_3 = mux(_T_9619, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9620 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9621 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9622 = eq(_T_9621, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9623 = and(_T_9620, _T_9622) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9624 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9625 = eq(_T_9624, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9626 = and(_T_9623, _T_9625) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9627 = or(_T_9626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9628 = bits(_T_9627, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_4 = mux(_T_9628, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9629 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9630 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9631 = eq(_T_9630, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9632 = and(_T_9629, _T_9631) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9633 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9634 = eq(_T_9633, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9635 = and(_T_9632, _T_9634) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9636 = or(_T_9635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9637 = bits(_T_9636, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_5 = mux(_T_9637, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9638 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9639 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9640 = eq(_T_9639, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9641 = and(_T_9638, _T_9640) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9642 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9643 = eq(_T_9642, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9644 = and(_T_9641, _T_9643) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9645 = or(_T_9644, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9646 = bits(_T_9645, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_6 = mux(_T_9646, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9647 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9648 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9649 = eq(_T_9648, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9650 = and(_T_9647, _T_9649) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9651 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9652 = eq(_T_9651, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9653 = and(_T_9650, _T_9652) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9654 = or(_T_9653, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9655 = bits(_T_9654, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_7 = mux(_T_9655, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9656 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9657 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9658 = eq(_T_9657, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9659 = and(_T_9656, _T_9658) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9660 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9661 = eq(_T_9660, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9662 = and(_T_9659, _T_9661) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9663 = or(_T_9662, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9664 = bits(_T_9663, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_8 = mux(_T_9664, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9665 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9666 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9667 = eq(_T_9666, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9668 = and(_T_9665, _T_9667) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9669 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9670 = eq(_T_9669, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9671 = and(_T_9668, _T_9670) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9672 = or(_T_9671, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9673 = bits(_T_9672, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_9 = mux(_T_9673, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9674 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9675 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9676 = eq(_T_9675, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9677 = and(_T_9674, _T_9676) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9678 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9679 = eq(_T_9678, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9680 = and(_T_9677, _T_9679) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9681 = or(_T_9680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9682 = bits(_T_9681, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_10 = mux(_T_9682, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9683 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9684 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9685 = eq(_T_9684, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9686 = and(_T_9683, _T_9685) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9687 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9688 = eq(_T_9687, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9689 = and(_T_9686, _T_9688) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9690 = or(_T_9689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9691 = bits(_T_9690, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_11 = mux(_T_9691, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9692 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9693 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9694 = eq(_T_9693, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9695 = and(_T_9692, _T_9694) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9696 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9697 = eq(_T_9696, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9698 = and(_T_9695, _T_9697) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9699 = or(_T_9698, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9700 = bits(_T_9699, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_12 = mux(_T_9700, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9701 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9702 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9703 = eq(_T_9702, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9704 = and(_T_9701, _T_9703) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9705 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9706 = eq(_T_9705, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9707 = and(_T_9704, _T_9706) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9708 = or(_T_9707, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9709 = bits(_T_9708, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_13 = mux(_T_9709, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9710 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9711 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9712 = eq(_T_9711, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9713 = and(_T_9710, _T_9712) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9714 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9715 = eq(_T_9714, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9716 = and(_T_9713, _T_9715) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9717 = or(_T_9716, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9718 = bits(_T_9717, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_14 = mux(_T_9718, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9719 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9720 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9721 = eq(_T_9720, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9722 = and(_T_9719, _T_9721) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9723 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9724 = eq(_T_9723, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9725 = and(_T_9722, _T_9724) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9726 = or(_T_9725, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9727 = bits(_T_9726, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_5_15 = mux(_T_9727, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9728 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9729 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9730 = eq(_T_9729, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9731 = and(_T_9728, _T_9730) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9732 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9733 = eq(_T_9732, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9734 = and(_T_9731, _T_9733) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9735 = or(_T_9734, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9736 = bits(_T_9735, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_0 = mux(_T_9736, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9737 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9738 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9739 = eq(_T_9738, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9740 = and(_T_9737, _T_9739) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9741 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9742 = eq(_T_9741, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9743 = and(_T_9740, _T_9742) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9744 = or(_T_9743, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9745 = bits(_T_9744, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_1 = mux(_T_9745, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9746 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9747 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9748 = eq(_T_9747, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9749 = and(_T_9746, _T_9748) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9750 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9751 = eq(_T_9750, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9752 = and(_T_9749, _T_9751) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9753 = or(_T_9752, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9754 = bits(_T_9753, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_2 = mux(_T_9754, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9755 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9756 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9757 = eq(_T_9756, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9758 = and(_T_9755, _T_9757) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9759 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9760 = eq(_T_9759, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9761 = and(_T_9758, _T_9760) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9762 = or(_T_9761, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9763 = bits(_T_9762, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_3 = mux(_T_9763, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9764 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9765 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9766 = eq(_T_9765, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9767 = and(_T_9764, _T_9766) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9768 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9769 = eq(_T_9768, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9770 = and(_T_9767, _T_9769) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9771 = or(_T_9770, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9772 = bits(_T_9771, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_4 = mux(_T_9772, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9773 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9774 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9775 = eq(_T_9774, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9776 = and(_T_9773, _T_9775) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9777 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9778 = eq(_T_9777, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9779 = and(_T_9776, _T_9778) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9780 = or(_T_9779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9781 = bits(_T_9780, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_5 = mux(_T_9781, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9782 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9783 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9784 = eq(_T_9783, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9785 = and(_T_9782, _T_9784) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9786 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9787 = eq(_T_9786, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9788 = and(_T_9785, _T_9787) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9789 = or(_T_9788, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9790 = bits(_T_9789, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_6 = mux(_T_9790, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9791 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9792 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9793 = eq(_T_9792, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9794 = and(_T_9791, _T_9793) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9795 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9796 = eq(_T_9795, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9797 = and(_T_9794, _T_9796) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9798 = or(_T_9797, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9799 = bits(_T_9798, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_7 = mux(_T_9799, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9800 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9801 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9802 = eq(_T_9801, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9803 = and(_T_9800, _T_9802) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9804 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9805 = eq(_T_9804, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9806 = and(_T_9803, _T_9805) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9807 = or(_T_9806, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9808 = bits(_T_9807, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_8 = mux(_T_9808, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9809 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9810 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9811 = eq(_T_9810, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9812 = and(_T_9809, _T_9811) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9813 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9814 = eq(_T_9813, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9815 = and(_T_9812, _T_9814) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9816 = or(_T_9815, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9817 = bits(_T_9816, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_9 = mux(_T_9817, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9818 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9819 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9820 = eq(_T_9819, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9821 = and(_T_9818, _T_9820) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9822 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9823 = eq(_T_9822, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9824 = and(_T_9821, _T_9823) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9825 = or(_T_9824, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9826 = bits(_T_9825, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_10 = mux(_T_9826, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9827 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9828 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9829 = eq(_T_9828, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9830 = and(_T_9827, _T_9829) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9831 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9832 = eq(_T_9831, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9833 = and(_T_9830, _T_9832) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9834 = or(_T_9833, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9835 = bits(_T_9834, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_11 = mux(_T_9835, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9836 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9837 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9838 = eq(_T_9837, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9839 = and(_T_9836, _T_9838) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9840 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9841 = eq(_T_9840, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9842 = and(_T_9839, _T_9841) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9843 = or(_T_9842, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9844 = bits(_T_9843, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_12 = mux(_T_9844, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9845 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9846 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9847 = eq(_T_9846, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9848 = and(_T_9845, _T_9847) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9849 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9850 = eq(_T_9849, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9851 = and(_T_9848, _T_9850) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9852 = or(_T_9851, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9853 = bits(_T_9852, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_13 = mux(_T_9853, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9854 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9855 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9856 = eq(_T_9855, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9857 = and(_T_9854, _T_9856) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9858 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9859 = eq(_T_9858, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9860 = and(_T_9857, _T_9859) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9861 = or(_T_9860, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9862 = bits(_T_9861, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_14 = mux(_T_9862, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9863 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9864 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9865 = eq(_T_9864, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9866 = and(_T_9863, _T_9865) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9867 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9868 = eq(_T_9867, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9869 = and(_T_9866, _T_9868) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9870 = or(_T_9869, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9871 = bits(_T_9870, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_6_15 = mux(_T_9871, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9872 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9873 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9874 = eq(_T_9873, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9875 = and(_T_9872, _T_9874) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9876 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9877 = eq(_T_9876, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9878 = and(_T_9875, _T_9877) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9879 = or(_T_9878, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9880 = bits(_T_9879, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_0 = mux(_T_9880, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9881 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9882 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9883 = eq(_T_9882, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9884 = and(_T_9881, _T_9883) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9885 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9886 = eq(_T_9885, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9887 = and(_T_9884, _T_9886) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9888 = or(_T_9887, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9889 = bits(_T_9888, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_1 = mux(_T_9889, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9890 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9891 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9892 = eq(_T_9891, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9893 = and(_T_9890, _T_9892) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9894 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9895 = eq(_T_9894, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9896 = and(_T_9893, _T_9895) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9897 = or(_T_9896, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9898 = bits(_T_9897, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_2 = mux(_T_9898, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9899 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9900 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9901 = eq(_T_9900, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9902 = and(_T_9899, _T_9901) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9903 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9904 = eq(_T_9903, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9905 = and(_T_9902, _T_9904) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9906 = or(_T_9905, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9907 = bits(_T_9906, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_3 = mux(_T_9907, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9908 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9909 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9910 = eq(_T_9909, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9911 = and(_T_9908, _T_9910) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9912 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9913 = eq(_T_9912, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9914 = and(_T_9911, _T_9913) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9915 = or(_T_9914, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9916 = bits(_T_9915, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_4 = mux(_T_9916, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9917 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9918 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9919 = eq(_T_9918, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9920 = and(_T_9917, _T_9919) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9921 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9922 = eq(_T_9921, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9923 = and(_T_9920, _T_9922) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9924 = or(_T_9923, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9925 = bits(_T_9924, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_5 = mux(_T_9925, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9926 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9927 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9928 = eq(_T_9927, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9929 = and(_T_9926, _T_9928) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9930 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9931 = eq(_T_9930, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9932 = and(_T_9929, _T_9931) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9933 = or(_T_9932, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9934 = bits(_T_9933, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_6 = mux(_T_9934, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9935 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9936 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9937 = eq(_T_9936, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9938 = and(_T_9935, _T_9937) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9939 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9940 = eq(_T_9939, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9941 = and(_T_9938, _T_9940) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9942 = or(_T_9941, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9943 = bits(_T_9942, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_7 = mux(_T_9943, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9944 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9945 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9946 = eq(_T_9945, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9947 = and(_T_9944, _T_9946) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9948 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9949 = eq(_T_9948, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9950 = and(_T_9947, _T_9949) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9951 = or(_T_9950, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9952 = bits(_T_9951, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_8 = mux(_T_9952, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9953 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9954 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9955 = eq(_T_9954, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9956 = and(_T_9953, _T_9955) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9957 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9958 = eq(_T_9957, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9959 = and(_T_9956, _T_9958) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9960 = or(_T_9959, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9961 = bits(_T_9960, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_9 = mux(_T_9961, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9962 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9963 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9964 = eq(_T_9963, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9965 = and(_T_9962, _T_9964) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9966 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9967 = eq(_T_9966, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9968 = and(_T_9965, _T_9967) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9969 = or(_T_9968, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9970 = bits(_T_9969, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_10 = mux(_T_9970, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9971 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9972 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9973 = eq(_T_9972, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9974 = and(_T_9971, _T_9973) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9975 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9976 = eq(_T_9975, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9977 = and(_T_9974, _T_9976) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9978 = or(_T_9977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9979 = bits(_T_9978, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_11 = mux(_T_9979, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9980 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9981 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9982 = eq(_T_9981, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9983 = and(_T_9980, _T_9982) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9984 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9985 = eq(_T_9984, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9986 = and(_T_9983, _T_9985) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9987 = or(_T_9986, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9988 = bits(_T_9987, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_12 = mux(_T_9988, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9989 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9990 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_9991 = eq(_T_9990, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_9992 = and(_T_9989, _T_9991) @[el2_ifu_bp_ctl.scala 452:23] + node _T_9993 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_9994 = eq(_T_9993, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_9995 = and(_T_9992, _T_9994) @[el2_ifu_bp_ctl.scala 452:81] + node _T_9996 = or(_T_9995, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_9997 = bits(_T_9996, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_13 = mux(_T_9997, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_9998 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_9999 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10000 = eq(_T_9999, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10001 = and(_T_9998, _T_10000) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10002 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10003 = eq(_T_10002, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10004 = and(_T_10001, _T_10003) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10005 = or(_T_10004, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10006 = bits(_T_10005, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_14 = mux(_T_10006, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10007 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10008 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10009 = eq(_T_10008, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10010 = and(_T_10007, _T_10009) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10011 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10012 = eq(_T_10011, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10013 = and(_T_10010, _T_10012) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10014 = or(_T_10013, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10015 = bits(_T_10014, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_7_15 = mux(_T_10015, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10016 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10017 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10018 = eq(_T_10017, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10019 = and(_T_10016, _T_10018) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10020 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10021 = eq(_T_10020, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10022 = and(_T_10019, _T_10021) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10023 = or(_T_10022, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10024 = bits(_T_10023, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_0 = mux(_T_10024, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10025 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10026 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10027 = eq(_T_10026, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10028 = and(_T_10025, _T_10027) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10029 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10030 = eq(_T_10029, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10031 = and(_T_10028, _T_10030) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10032 = or(_T_10031, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10033 = bits(_T_10032, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_1 = mux(_T_10033, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10034 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10035 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10036 = eq(_T_10035, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10037 = and(_T_10034, _T_10036) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10038 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10039 = eq(_T_10038, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10040 = and(_T_10037, _T_10039) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10041 = or(_T_10040, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10042 = bits(_T_10041, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_2 = mux(_T_10042, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10043 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10044 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10045 = eq(_T_10044, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10046 = and(_T_10043, _T_10045) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10047 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10048 = eq(_T_10047, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10049 = and(_T_10046, _T_10048) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10050 = or(_T_10049, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10051 = bits(_T_10050, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_3 = mux(_T_10051, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10052 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10053 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10054 = eq(_T_10053, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10055 = and(_T_10052, _T_10054) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10056 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10057 = eq(_T_10056, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10058 = and(_T_10055, _T_10057) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10059 = or(_T_10058, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10060 = bits(_T_10059, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_4 = mux(_T_10060, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10061 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10062 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10063 = eq(_T_10062, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10064 = and(_T_10061, _T_10063) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10065 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10066 = eq(_T_10065, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10067 = and(_T_10064, _T_10066) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10068 = or(_T_10067, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10069 = bits(_T_10068, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_5 = mux(_T_10069, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10070 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10071 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10072 = eq(_T_10071, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10073 = and(_T_10070, _T_10072) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10074 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10075 = eq(_T_10074, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10076 = and(_T_10073, _T_10075) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10077 = or(_T_10076, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10078 = bits(_T_10077, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_6 = mux(_T_10078, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10079 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10080 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10081 = eq(_T_10080, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10082 = and(_T_10079, _T_10081) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10083 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10084 = eq(_T_10083, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10085 = and(_T_10082, _T_10084) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10086 = or(_T_10085, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10087 = bits(_T_10086, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_7 = mux(_T_10087, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10088 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10089 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10090 = eq(_T_10089, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10091 = and(_T_10088, _T_10090) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10092 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10093 = eq(_T_10092, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10094 = and(_T_10091, _T_10093) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10095 = or(_T_10094, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10096 = bits(_T_10095, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_8 = mux(_T_10096, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10097 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10098 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10099 = eq(_T_10098, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10100 = and(_T_10097, _T_10099) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10101 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10102 = eq(_T_10101, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10103 = and(_T_10100, _T_10102) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10104 = or(_T_10103, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10105 = bits(_T_10104, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_9 = mux(_T_10105, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10106 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10107 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10108 = eq(_T_10107, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10109 = and(_T_10106, _T_10108) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10110 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10111 = eq(_T_10110, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10112 = and(_T_10109, _T_10111) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10113 = or(_T_10112, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10114 = bits(_T_10113, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_10 = mux(_T_10114, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10115 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10116 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10117 = eq(_T_10116, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10118 = and(_T_10115, _T_10117) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10119 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10120 = eq(_T_10119, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10121 = and(_T_10118, _T_10120) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10122 = or(_T_10121, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10123 = bits(_T_10122, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_11 = mux(_T_10123, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10124 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10125 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10126 = eq(_T_10125, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10127 = and(_T_10124, _T_10126) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10128 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10129 = eq(_T_10128, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10130 = and(_T_10127, _T_10129) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10131 = or(_T_10130, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10132 = bits(_T_10131, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_12 = mux(_T_10132, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10133 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10134 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10135 = eq(_T_10134, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10136 = and(_T_10133, _T_10135) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10137 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10138 = eq(_T_10137, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10139 = and(_T_10136, _T_10138) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10140 = or(_T_10139, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10141 = bits(_T_10140, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_13 = mux(_T_10141, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10142 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10143 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10144 = eq(_T_10143, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10145 = and(_T_10142, _T_10144) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10146 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10147 = eq(_T_10146, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10148 = and(_T_10145, _T_10147) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10149 = or(_T_10148, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10150 = bits(_T_10149, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_14 = mux(_T_10150, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10151 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10152 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10153 = eq(_T_10152, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10154 = and(_T_10151, _T_10153) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10155 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10156 = eq(_T_10155, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10157 = and(_T_10154, _T_10156) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10158 = or(_T_10157, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10159 = bits(_T_10158, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_8_15 = mux(_T_10159, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10160 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10161 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10162 = eq(_T_10161, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10163 = and(_T_10160, _T_10162) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10164 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10165 = eq(_T_10164, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10166 = and(_T_10163, _T_10165) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10167 = or(_T_10166, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10168 = bits(_T_10167, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_0 = mux(_T_10168, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10169 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10170 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10171 = eq(_T_10170, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10172 = and(_T_10169, _T_10171) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10173 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10174 = eq(_T_10173, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10175 = and(_T_10172, _T_10174) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10176 = or(_T_10175, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10177 = bits(_T_10176, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_1 = mux(_T_10177, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10178 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10179 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10180 = eq(_T_10179, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10181 = and(_T_10178, _T_10180) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10182 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10183 = eq(_T_10182, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10184 = and(_T_10181, _T_10183) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10185 = or(_T_10184, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10186 = bits(_T_10185, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_2 = mux(_T_10186, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10187 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10188 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10189 = eq(_T_10188, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10190 = and(_T_10187, _T_10189) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10191 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10192 = eq(_T_10191, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10193 = and(_T_10190, _T_10192) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10194 = or(_T_10193, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10195 = bits(_T_10194, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_3 = mux(_T_10195, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10196 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10197 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10198 = eq(_T_10197, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10199 = and(_T_10196, _T_10198) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10200 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10201 = eq(_T_10200, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10202 = and(_T_10199, _T_10201) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10203 = or(_T_10202, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10204 = bits(_T_10203, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_4 = mux(_T_10204, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10205 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10206 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10207 = eq(_T_10206, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10208 = and(_T_10205, _T_10207) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10209 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10210 = eq(_T_10209, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10211 = and(_T_10208, _T_10210) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10212 = or(_T_10211, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10213 = bits(_T_10212, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_5 = mux(_T_10213, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10214 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10215 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10216 = eq(_T_10215, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10217 = and(_T_10214, _T_10216) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10218 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10219 = eq(_T_10218, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10220 = and(_T_10217, _T_10219) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10221 = or(_T_10220, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10222 = bits(_T_10221, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_6 = mux(_T_10222, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10223 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10224 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10225 = eq(_T_10224, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10226 = and(_T_10223, _T_10225) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10227 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10228 = eq(_T_10227, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10229 = and(_T_10226, _T_10228) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10230 = or(_T_10229, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10231 = bits(_T_10230, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_7 = mux(_T_10231, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10232 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10233 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10234 = eq(_T_10233, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10235 = and(_T_10232, _T_10234) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10236 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10237 = eq(_T_10236, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10238 = and(_T_10235, _T_10237) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10239 = or(_T_10238, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10240 = bits(_T_10239, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_8 = mux(_T_10240, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10241 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10242 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10243 = eq(_T_10242, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10244 = and(_T_10241, _T_10243) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10245 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10246 = eq(_T_10245, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10247 = and(_T_10244, _T_10246) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10248 = or(_T_10247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10249 = bits(_T_10248, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_9 = mux(_T_10249, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10250 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10251 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10252 = eq(_T_10251, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10253 = and(_T_10250, _T_10252) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10254 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10255 = eq(_T_10254, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10256 = and(_T_10253, _T_10255) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10257 = or(_T_10256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10258 = bits(_T_10257, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_10 = mux(_T_10258, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10259 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10260 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10261 = eq(_T_10260, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10262 = and(_T_10259, _T_10261) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10263 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10264 = eq(_T_10263, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10265 = and(_T_10262, _T_10264) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10266 = or(_T_10265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10267 = bits(_T_10266, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_11 = mux(_T_10267, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10268 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10269 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10270 = eq(_T_10269, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10271 = and(_T_10268, _T_10270) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10272 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10273 = eq(_T_10272, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10274 = and(_T_10271, _T_10273) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10275 = or(_T_10274, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10276 = bits(_T_10275, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_12 = mux(_T_10276, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10277 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10278 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10279 = eq(_T_10278, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10280 = and(_T_10277, _T_10279) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10281 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10282 = eq(_T_10281, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10283 = and(_T_10280, _T_10282) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10284 = or(_T_10283, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10285 = bits(_T_10284, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_13 = mux(_T_10285, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10286 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10287 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10288 = eq(_T_10287, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10289 = and(_T_10286, _T_10288) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10290 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10291 = eq(_T_10290, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10292 = and(_T_10289, _T_10291) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10293 = or(_T_10292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10294 = bits(_T_10293, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_14 = mux(_T_10294, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10295 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10296 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10297 = eq(_T_10296, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10298 = and(_T_10295, _T_10297) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10299 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10300 = eq(_T_10299, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10301 = and(_T_10298, _T_10300) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10302 = or(_T_10301, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10303 = bits(_T_10302, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_9_15 = mux(_T_10303, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10304 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10305 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10306 = eq(_T_10305, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10307 = and(_T_10304, _T_10306) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10308 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10309 = eq(_T_10308, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10310 = and(_T_10307, _T_10309) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10311 = or(_T_10310, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10312 = bits(_T_10311, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_0 = mux(_T_10312, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10313 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10314 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10315 = eq(_T_10314, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10316 = and(_T_10313, _T_10315) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10317 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10318 = eq(_T_10317, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10319 = and(_T_10316, _T_10318) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10320 = or(_T_10319, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10321 = bits(_T_10320, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_1 = mux(_T_10321, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10322 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10323 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10324 = eq(_T_10323, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10325 = and(_T_10322, _T_10324) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10326 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10327 = eq(_T_10326, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10328 = and(_T_10325, _T_10327) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10329 = or(_T_10328, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10330 = bits(_T_10329, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_2 = mux(_T_10330, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10331 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10332 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10333 = eq(_T_10332, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10334 = and(_T_10331, _T_10333) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10335 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10336 = eq(_T_10335, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10337 = and(_T_10334, _T_10336) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10338 = or(_T_10337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10339 = bits(_T_10338, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_3 = mux(_T_10339, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10340 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10341 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10342 = eq(_T_10341, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10343 = and(_T_10340, _T_10342) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10344 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10345 = eq(_T_10344, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10346 = and(_T_10343, _T_10345) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10347 = or(_T_10346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10348 = bits(_T_10347, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_4 = mux(_T_10348, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10349 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10350 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10351 = eq(_T_10350, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10352 = and(_T_10349, _T_10351) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10353 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10354 = eq(_T_10353, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10355 = and(_T_10352, _T_10354) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10356 = or(_T_10355, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10357 = bits(_T_10356, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_5 = mux(_T_10357, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10358 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10359 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10360 = eq(_T_10359, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10361 = and(_T_10358, _T_10360) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10362 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10363 = eq(_T_10362, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10364 = and(_T_10361, _T_10363) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10365 = or(_T_10364, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10366 = bits(_T_10365, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_6 = mux(_T_10366, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10367 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10368 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10369 = eq(_T_10368, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10370 = and(_T_10367, _T_10369) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10371 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10372 = eq(_T_10371, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10373 = and(_T_10370, _T_10372) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10374 = or(_T_10373, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10375 = bits(_T_10374, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_7 = mux(_T_10375, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10376 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10377 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10378 = eq(_T_10377, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10379 = and(_T_10376, _T_10378) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10380 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10381 = eq(_T_10380, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10382 = and(_T_10379, _T_10381) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10383 = or(_T_10382, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10384 = bits(_T_10383, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_8 = mux(_T_10384, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10385 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10386 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10387 = eq(_T_10386, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10388 = and(_T_10385, _T_10387) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10389 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10390 = eq(_T_10389, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10391 = and(_T_10388, _T_10390) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10392 = or(_T_10391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10393 = bits(_T_10392, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_9 = mux(_T_10393, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10394 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10395 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10396 = eq(_T_10395, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10397 = and(_T_10394, _T_10396) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10398 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10399 = eq(_T_10398, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10400 = and(_T_10397, _T_10399) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10401 = or(_T_10400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10402 = bits(_T_10401, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_10 = mux(_T_10402, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10403 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10404 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10405 = eq(_T_10404, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10406 = and(_T_10403, _T_10405) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10407 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10408 = eq(_T_10407, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10409 = and(_T_10406, _T_10408) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10410 = or(_T_10409, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10411 = bits(_T_10410, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_11 = mux(_T_10411, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10412 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10413 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10414 = eq(_T_10413, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10415 = and(_T_10412, _T_10414) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10416 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10417 = eq(_T_10416, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10418 = and(_T_10415, _T_10417) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10419 = or(_T_10418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10420 = bits(_T_10419, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_12 = mux(_T_10420, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10421 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10422 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10423 = eq(_T_10422, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10424 = and(_T_10421, _T_10423) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10425 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10426 = eq(_T_10425, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10427 = and(_T_10424, _T_10426) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10428 = or(_T_10427, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10429 = bits(_T_10428, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_13 = mux(_T_10429, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10430 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10431 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10432 = eq(_T_10431, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10433 = and(_T_10430, _T_10432) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10434 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10435 = eq(_T_10434, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10436 = and(_T_10433, _T_10435) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10437 = or(_T_10436, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10438 = bits(_T_10437, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_14 = mux(_T_10438, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10439 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10440 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10441 = eq(_T_10440, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10442 = and(_T_10439, _T_10441) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10443 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10444 = eq(_T_10443, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10445 = and(_T_10442, _T_10444) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10446 = or(_T_10445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10447 = bits(_T_10446, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_10_15 = mux(_T_10447, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10448 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10449 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10450 = eq(_T_10449, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10451 = and(_T_10448, _T_10450) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10452 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10453 = eq(_T_10452, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10454 = and(_T_10451, _T_10453) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10455 = or(_T_10454, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10456 = bits(_T_10455, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_0 = mux(_T_10456, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10457 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10458 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10459 = eq(_T_10458, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10460 = and(_T_10457, _T_10459) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10461 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10462 = eq(_T_10461, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10463 = and(_T_10460, _T_10462) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10464 = or(_T_10463, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10465 = bits(_T_10464, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_1 = mux(_T_10465, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10466 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10467 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10468 = eq(_T_10467, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10469 = and(_T_10466, _T_10468) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10470 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10471 = eq(_T_10470, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10472 = and(_T_10469, _T_10471) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10473 = or(_T_10472, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10474 = bits(_T_10473, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_2 = mux(_T_10474, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10475 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10476 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10477 = eq(_T_10476, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10478 = and(_T_10475, _T_10477) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10479 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10480 = eq(_T_10479, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10481 = and(_T_10478, _T_10480) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10482 = or(_T_10481, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10483 = bits(_T_10482, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_3 = mux(_T_10483, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10484 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10485 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10486 = eq(_T_10485, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10487 = and(_T_10484, _T_10486) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10488 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10489 = eq(_T_10488, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10490 = and(_T_10487, _T_10489) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10491 = or(_T_10490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10492 = bits(_T_10491, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_4 = mux(_T_10492, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10493 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10494 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10495 = eq(_T_10494, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10496 = and(_T_10493, _T_10495) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10497 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10498 = eq(_T_10497, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10499 = and(_T_10496, _T_10498) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10500 = or(_T_10499, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10501 = bits(_T_10500, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_5 = mux(_T_10501, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10502 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10503 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10504 = eq(_T_10503, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10505 = and(_T_10502, _T_10504) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10506 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10507 = eq(_T_10506, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10508 = and(_T_10505, _T_10507) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10509 = or(_T_10508, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10510 = bits(_T_10509, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_6 = mux(_T_10510, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10511 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10512 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10513 = eq(_T_10512, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10514 = and(_T_10511, _T_10513) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10515 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10516 = eq(_T_10515, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10517 = and(_T_10514, _T_10516) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10518 = or(_T_10517, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10519 = bits(_T_10518, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_7 = mux(_T_10519, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10520 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10521 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10522 = eq(_T_10521, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10523 = and(_T_10520, _T_10522) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10524 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10525 = eq(_T_10524, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10526 = and(_T_10523, _T_10525) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10527 = or(_T_10526, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10528 = bits(_T_10527, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_8 = mux(_T_10528, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10529 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10530 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10531 = eq(_T_10530, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10532 = and(_T_10529, _T_10531) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10533 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10534 = eq(_T_10533, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10535 = and(_T_10532, _T_10534) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10536 = or(_T_10535, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10537 = bits(_T_10536, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_9 = mux(_T_10537, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10538 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10539 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10540 = eq(_T_10539, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10541 = and(_T_10538, _T_10540) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10542 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10543 = eq(_T_10542, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10544 = and(_T_10541, _T_10543) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10545 = or(_T_10544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10546 = bits(_T_10545, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_10 = mux(_T_10546, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10547 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10548 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10549 = eq(_T_10548, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10550 = and(_T_10547, _T_10549) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10551 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10552 = eq(_T_10551, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10553 = and(_T_10550, _T_10552) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10554 = or(_T_10553, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10555 = bits(_T_10554, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_11 = mux(_T_10555, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10556 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10557 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10558 = eq(_T_10557, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10559 = and(_T_10556, _T_10558) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10560 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10561 = eq(_T_10560, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10562 = and(_T_10559, _T_10561) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10563 = or(_T_10562, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10564 = bits(_T_10563, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_12 = mux(_T_10564, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10565 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10566 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10567 = eq(_T_10566, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10568 = and(_T_10565, _T_10567) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10569 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10570 = eq(_T_10569, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10571 = and(_T_10568, _T_10570) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10572 = or(_T_10571, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10573 = bits(_T_10572, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_13 = mux(_T_10573, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10574 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10575 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10576 = eq(_T_10575, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10577 = and(_T_10574, _T_10576) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10578 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10579 = eq(_T_10578, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10580 = and(_T_10577, _T_10579) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10581 = or(_T_10580, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10582 = bits(_T_10581, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_14 = mux(_T_10582, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10583 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10584 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10585 = eq(_T_10584, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10586 = and(_T_10583, _T_10585) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10587 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10588 = eq(_T_10587, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10589 = and(_T_10586, _T_10588) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10590 = or(_T_10589, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10591 = bits(_T_10590, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_11_15 = mux(_T_10591, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10592 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10593 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10594 = eq(_T_10593, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10595 = and(_T_10592, _T_10594) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10596 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10597 = eq(_T_10596, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10598 = and(_T_10595, _T_10597) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10599 = or(_T_10598, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10600 = bits(_T_10599, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_0 = mux(_T_10600, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10601 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10602 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10603 = eq(_T_10602, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10604 = and(_T_10601, _T_10603) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10605 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10606 = eq(_T_10605, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10607 = and(_T_10604, _T_10606) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10608 = or(_T_10607, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10609 = bits(_T_10608, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_1 = mux(_T_10609, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10610 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10611 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10612 = eq(_T_10611, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10613 = and(_T_10610, _T_10612) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10614 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10615 = eq(_T_10614, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10616 = and(_T_10613, _T_10615) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10617 = or(_T_10616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10618 = bits(_T_10617, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_2 = mux(_T_10618, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10619 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10620 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10621 = eq(_T_10620, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10622 = and(_T_10619, _T_10621) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10623 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10624 = eq(_T_10623, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10625 = and(_T_10622, _T_10624) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10626 = or(_T_10625, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10627 = bits(_T_10626, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_3 = mux(_T_10627, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10628 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10629 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10630 = eq(_T_10629, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10631 = and(_T_10628, _T_10630) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10632 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10633 = eq(_T_10632, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10634 = and(_T_10631, _T_10633) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10635 = or(_T_10634, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10636 = bits(_T_10635, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_4 = mux(_T_10636, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10637 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10638 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10639 = eq(_T_10638, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10640 = and(_T_10637, _T_10639) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10641 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10642 = eq(_T_10641, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10643 = and(_T_10640, _T_10642) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10644 = or(_T_10643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10645 = bits(_T_10644, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_5 = mux(_T_10645, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10646 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10647 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10648 = eq(_T_10647, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10649 = and(_T_10646, _T_10648) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10650 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10651 = eq(_T_10650, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10652 = and(_T_10649, _T_10651) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10653 = or(_T_10652, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10654 = bits(_T_10653, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_6 = mux(_T_10654, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10655 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10656 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10657 = eq(_T_10656, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10658 = and(_T_10655, _T_10657) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10659 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10660 = eq(_T_10659, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10661 = and(_T_10658, _T_10660) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10662 = or(_T_10661, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10663 = bits(_T_10662, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_7 = mux(_T_10663, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10664 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10665 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10666 = eq(_T_10665, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10667 = and(_T_10664, _T_10666) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10668 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10669 = eq(_T_10668, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10670 = and(_T_10667, _T_10669) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10671 = or(_T_10670, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10672 = bits(_T_10671, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_8 = mux(_T_10672, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10673 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10674 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10675 = eq(_T_10674, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10676 = and(_T_10673, _T_10675) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10677 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10678 = eq(_T_10677, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10679 = and(_T_10676, _T_10678) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10680 = or(_T_10679, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10681 = bits(_T_10680, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_9 = mux(_T_10681, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10682 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10683 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10684 = eq(_T_10683, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10685 = and(_T_10682, _T_10684) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10686 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10687 = eq(_T_10686, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10688 = and(_T_10685, _T_10687) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10689 = or(_T_10688, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10690 = bits(_T_10689, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_10 = mux(_T_10690, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10691 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10692 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10693 = eq(_T_10692, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10694 = and(_T_10691, _T_10693) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10695 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10696 = eq(_T_10695, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10697 = and(_T_10694, _T_10696) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10698 = or(_T_10697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10699 = bits(_T_10698, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_11 = mux(_T_10699, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10700 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10701 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10702 = eq(_T_10701, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10703 = and(_T_10700, _T_10702) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10704 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10705 = eq(_T_10704, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10706 = and(_T_10703, _T_10705) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10707 = or(_T_10706, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10708 = bits(_T_10707, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_12 = mux(_T_10708, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10709 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10710 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10711 = eq(_T_10710, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10712 = and(_T_10709, _T_10711) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10713 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10714 = eq(_T_10713, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10715 = and(_T_10712, _T_10714) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10716 = or(_T_10715, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10717 = bits(_T_10716, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_13 = mux(_T_10717, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10718 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10719 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10720 = eq(_T_10719, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10721 = and(_T_10718, _T_10720) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10722 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10723 = eq(_T_10722, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10724 = and(_T_10721, _T_10723) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10725 = or(_T_10724, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10726 = bits(_T_10725, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_14 = mux(_T_10726, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10727 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10728 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10729 = eq(_T_10728, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10730 = and(_T_10727, _T_10729) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10731 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10732 = eq(_T_10731, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10733 = and(_T_10730, _T_10732) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10734 = or(_T_10733, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10735 = bits(_T_10734, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_12_15 = mux(_T_10735, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10736 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10737 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10738 = eq(_T_10737, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10739 = and(_T_10736, _T_10738) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10740 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10741 = eq(_T_10740, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10742 = and(_T_10739, _T_10741) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10743 = or(_T_10742, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10744 = bits(_T_10743, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_0 = mux(_T_10744, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10745 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10746 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10747 = eq(_T_10746, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10748 = and(_T_10745, _T_10747) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10749 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10750 = eq(_T_10749, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10751 = and(_T_10748, _T_10750) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10752 = or(_T_10751, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10753 = bits(_T_10752, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_1 = mux(_T_10753, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10754 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10755 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10756 = eq(_T_10755, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10757 = and(_T_10754, _T_10756) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10758 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10759 = eq(_T_10758, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10760 = and(_T_10757, _T_10759) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10761 = or(_T_10760, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10762 = bits(_T_10761, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_2 = mux(_T_10762, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10763 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10764 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10765 = eq(_T_10764, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10766 = and(_T_10763, _T_10765) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10767 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10768 = eq(_T_10767, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10769 = and(_T_10766, _T_10768) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10770 = or(_T_10769, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10771 = bits(_T_10770, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_3 = mux(_T_10771, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10772 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10773 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10774 = eq(_T_10773, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10775 = and(_T_10772, _T_10774) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10776 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10777 = eq(_T_10776, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10778 = and(_T_10775, _T_10777) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10779 = or(_T_10778, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10780 = bits(_T_10779, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_4 = mux(_T_10780, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10781 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10782 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10783 = eq(_T_10782, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10784 = and(_T_10781, _T_10783) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10785 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10786 = eq(_T_10785, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10787 = and(_T_10784, _T_10786) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10788 = or(_T_10787, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10789 = bits(_T_10788, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_5 = mux(_T_10789, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10790 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10791 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10792 = eq(_T_10791, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10793 = and(_T_10790, _T_10792) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10794 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10795 = eq(_T_10794, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10796 = and(_T_10793, _T_10795) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10797 = or(_T_10796, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10798 = bits(_T_10797, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_6 = mux(_T_10798, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10799 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10800 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10801 = eq(_T_10800, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10802 = and(_T_10799, _T_10801) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10803 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10804 = eq(_T_10803, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10805 = and(_T_10802, _T_10804) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10806 = or(_T_10805, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10807 = bits(_T_10806, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_7 = mux(_T_10807, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10808 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10809 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10810 = eq(_T_10809, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10811 = and(_T_10808, _T_10810) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10812 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10813 = eq(_T_10812, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10814 = and(_T_10811, _T_10813) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10815 = or(_T_10814, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10816 = bits(_T_10815, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_8 = mux(_T_10816, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10817 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10818 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10819 = eq(_T_10818, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10820 = and(_T_10817, _T_10819) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10821 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10822 = eq(_T_10821, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10823 = and(_T_10820, _T_10822) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10824 = or(_T_10823, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10825 = bits(_T_10824, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_9 = mux(_T_10825, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10826 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10827 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10828 = eq(_T_10827, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10829 = and(_T_10826, _T_10828) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10830 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10831 = eq(_T_10830, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10832 = and(_T_10829, _T_10831) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10833 = or(_T_10832, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10834 = bits(_T_10833, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_10 = mux(_T_10834, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10835 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10836 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10837 = eq(_T_10836, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10838 = and(_T_10835, _T_10837) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10839 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10840 = eq(_T_10839, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10841 = and(_T_10838, _T_10840) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10842 = or(_T_10841, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10843 = bits(_T_10842, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_11 = mux(_T_10843, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10844 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10845 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10846 = eq(_T_10845, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10847 = and(_T_10844, _T_10846) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10848 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10849 = eq(_T_10848, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10850 = and(_T_10847, _T_10849) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10851 = or(_T_10850, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10852 = bits(_T_10851, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_12 = mux(_T_10852, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10853 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10854 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10855 = eq(_T_10854, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10856 = and(_T_10853, _T_10855) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10857 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10858 = eq(_T_10857, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10859 = and(_T_10856, _T_10858) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10860 = or(_T_10859, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10861 = bits(_T_10860, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_13 = mux(_T_10861, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10862 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10863 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10864 = eq(_T_10863, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10865 = and(_T_10862, _T_10864) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10866 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10867 = eq(_T_10866, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10868 = and(_T_10865, _T_10867) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10869 = or(_T_10868, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10870 = bits(_T_10869, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_14 = mux(_T_10870, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10871 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10872 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10873 = eq(_T_10872, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10874 = and(_T_10871, _T_10873) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10875 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10876 = eq(_T_10875, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10877 = and(_T_10874, _T_10876) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10878 = or(_T_10877, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10879 = bits(_T_10878, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_13_15 = mux(_T_10879, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10880 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10881 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10882 = eq(_T_10881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10883 = and(_T_10880, _T_10882) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10884 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10885 = eq(_T_10884, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10886 = and(_T_10883, _T_10885) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10887 = or(_T_10886, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10888 = bits(_T_10887, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_0 = mux(_T_10888, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10889 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10890 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10891 = eq(_T_10890, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10892 = and(_T_10889, _T_10891) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10893 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10894 = eq(_T_10893, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10895 = and(_T_10892, _T_10894) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10896 = or(_T_10895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10897 = bits(_T_10896, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_1 = mux(_T_10897, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10898 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10899 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10900 = eq(_T_10899, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10901 = and(_T_10898, _T_10900) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10902 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10903 = eq(_T_10902, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10904 = and(_T_10901, _T_10903) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10905 = or(_T_10904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10906 = bits(_T_10905, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_2 = mux(_T_10906, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10907 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10908 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10909 = eq(_T_10908, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10910 = and(_T_10907, _T_10909) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10911 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10912 = eq(_T_10911, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10913 = and(_T_10910, _T_10912) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10914 = or(_T_10913, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10915 = bits(_T_10914, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_3 = mux(_T_10915, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10916 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10917 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10918 = eq(_T_10917, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10919 = and(_T_10916, _T_10918) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10920 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10921 = eq(_T_10920, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10922 = and(_T_10919, _T_10921) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10923 = or(_T_10922, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10924 = bits(_T_10923, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_4 = mux(_T_10924, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10925 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10926 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10927 = eq(_T_10926, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10928 = and(_T_10925, _T_10927) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10929 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10930 = eq(_T_10929, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10931 = and(_T_10928, _T_10930) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10932 = or(_T_10931, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10933 = bits(_T_10932, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_5 = mux(_T_10933, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10934 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10935 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10936 = eq(_T_10935, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10937 = and(_T_10934, _T_10936) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10938 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10939 = eq(_T_10938, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10940 = and(_T_10937, _T_10939) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10941 = or(_T_10940, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10942 = bits(_T_10941, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_6 = mux(_T_10942, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10943 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10944 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10945 = eq(_T_10944, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10946 = and(_T_10943, _T_10945) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10947 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10948 = eq(_T_10947, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10949 = and(_T_10946, _T_10948) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10950 = or(_T_10949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10951 = bits(_T_10950, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_7 = mux(_T_10951, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10952 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10953 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10954 = eq(_T_10953, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10955 = and(_T_10952, _T_10954) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10956 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10957 = eq(_T_10956, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10958 = and(_T_10955, _T_10957) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10959 = or(_T_10958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10960 = bits(_T_10959, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_8 = mux(_T_10960, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10961 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10962 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10963 = eq(_T_10962, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10964 = and(_T_10961, _T_10963) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10965 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10966 = eq(_T_10965, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10967 = and(_T_10964, _T_10966) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10968 = or(_T_10967, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10969 = bits(_T_10968, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_9 = mux(_T_10969, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10970 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10971 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10972 = eq(_T_10971, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10973 = and(_T_10970, _T_10972) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10974 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10975 = eq(_T_10974, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10976 = and(_T_10973, _T_10975) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10977 = or(_T_10976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10978 = bits(_T_10977, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_10 = mux(_T_10978, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10979 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10980 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10981 = eq(_T_10980, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10982 = and(_T_10979, _T_10981) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10983 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10984 = eq(_T_10983, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10985 = and(_T_10982, _T_10984) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10986 = or(_T_10985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10987 = bits(_T_10986, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_11 = mux(_T_10987, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10988 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10989 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10990 = eq(_T_10989, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_10991 = and(_T_10988, _T_10990) @[el2_ifu_bp_ctl.scala 452:23] + node _T_10992 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_10993 = eq(_T_10992, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_10994 = and(_T_10991, _T_10993) @[el2_ifu_bp_ctl.scala 452:81] + node _T_10995 = or(_T_10994, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_10996 = bits(_T_10995, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_12 = mux(_T_10996, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_10997 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_10998 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_10999 = eq(_T_10998, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11000 = and(_T_10997, _T_10999) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11001 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11002 = eq(_T_11001, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11003 = and(_T_11000, _T_11002) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11004 = or(_T_11003, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11005 = bits(_T_11004, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_13 = mux(_T_11005, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11006 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11007 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11008 = eq(_T_11007, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11009 = and(_T_11006, _T_11008) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11010 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11011 = eq(_T_11010, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11012 = and(_T_11009, _T_11011) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11013 = or(_T_11012, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11014 = bits(_T_11013, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_14 = mux(_T_11014, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11015 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11016 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11017 = eq(_T_11016, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11018 = and(_T_11015, _T_11017) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11019 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11020 = eq(_T_11019, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11021 = and(_T_11018, _T_11020) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11022 = or(_T_11021, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11023 = bits(_T_11022, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_14_15 = mux(_T_11023, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11024 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11025 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11026 = eq(_T_11025, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11027 = and(_T_11024, _T_11026) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11028 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11029 = eq(_T_11028, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11030 = and(_T_11027, _T_11029) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11031 = or(_T_11030, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11032 = bits(_T_11031, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_0 = mux(_T_11032, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11033 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11034 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11035 = eq(_T_11034, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11036 = and(_T_11033, _T_11035) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11037 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11038 = eq(_T_11037, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11039 = and(_T_11036, _T_11038) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11040 = or(_T_11039, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11041 = bits(_T_11040, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_1 = mux(_T_11041, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11042 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11043 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11044 = eq(_T_11043, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11045 = and(_T_11042, _T_11044) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11046 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11047 = eq(_T_11046, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11048 = and(_T_11045, _T_11047) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11049 = or(_T_11048, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11050 = bits(_T_11049, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_2 = mux(_T_11050, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11051 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11052 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11053 = eq(_T_11052, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11054 = and(_T_11051, _T_11053) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11055 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11056 = eq(_T_11055, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11057 = and(_T_11054, _T_11056) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11058 = or(_T_11057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11059 = bits(_T_11058, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_3 = mux(_T_11059, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11060 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11061 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11062 = eq(_T_11061, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11063 = and(_T_11060, _T_11062) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11064 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11065 = eq(_T_11064, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11066 = and(_T_11063, _T_11065) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11067 = or(_T_11066, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11068 = bits(_T_11067, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_4 = mux(_T_11068, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11069 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11070 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11071 = eq(_T_11070, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11072 = and(_T_11069, _T_11071) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11073 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11074 = eq(_T_11073, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11075 = and(_T_11072, _T_11074) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11076 = or(_T_11075, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11077 = bits(_T_11076, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_5 = mux(_T_11077, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11078 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11079 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11080 = eq(_T_11079, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11081 = and(_T_11078, _T_11080) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11082 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11083 = eq(_T_11082, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11084 = and(_T_11081, _T_11083) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11085 = or(_T_11084, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11086 = bits(_T_11085, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_6 = mux(_T_11086, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11087 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11088 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11089 = eq(_T_11088, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11090 = and(_T_11087, _T_11089) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11091 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11092 = eq(_T_11091, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11093 = and(_T_11090, _T_11092) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11094 = or(_T_11093, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11095 = bits(_T_11094, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_7 = mux(_T_11095, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11096 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11097 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11098 = eq(_T_11097, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11099 = and(_T_11096, _T_11098) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11100 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11101 = eq(_T_11100, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11102 = and(_T_11099, _T_11101) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11103 = or(_T_11102, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11104 = bits(_T_11103, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_8 = mux(_T_11104, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11105 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11106 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11107 = eq(_T_11106, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11108 = and(_T_11105, _T_11107) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11109 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11110 = eq(_T_11109, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11111 = and(_T_11108, _T_11110) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11112 = or(_T_11111, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11113 = bits(_T_11112, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_9 = mux(_T_11113, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11114 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11115 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11116 = eq(_T_11115, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11117 = and(_T_11114, _T_11116) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11118 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11119 = eq(_T_11118, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11120 = and(_T_11117, _T_11119) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11121 = or(_T_11120, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11122 = bits(_T_11121, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_10 = mux(_T_11122, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11123 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11124 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11125 = eq(_T_11124, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11126 = and(_T_11123, _T_11125) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11127 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11128 = eq(_T_11127, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11129 = and(_T_11126, _T_11128) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11130 = or(_T_11129, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11131 = bits(_T_11130, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_11 = mux(_T_11131, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11132 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11133 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11134 = eq(_T_11133, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11135 = and(_T_11132, _T_11134) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11136 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11137 = eq(_T_11136, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11138 = and(_T_11135, _T_11137) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11139 = or(_T_11138, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11140 = bits(_T_11139, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_12 = mux(_T_11140, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11141 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11142 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11143 = eq(_T_11142, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11144 = and(_T_11141, _T_11143) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11145 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11146 = eq(_T_11145, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11147 = and(_T_11144, _T_11146) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11148 = or(_T_11147, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11149 = bits(_T_11148, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_13 = mux(_T_11149, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11150 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11151 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11152 = eq(_T_11151, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11153 = and(_T_11150, _T_11152) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11154 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11155 = eq(_T_11154, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11156 = and(_T_11153, _T_11155) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11157 = or(_T_11156, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11158 = bits(_T_11157, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_14 = mux(_T_11158, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + node _T_11159 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 452:20] + node _T_11160 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 452:37] + node _T_11161 = eq(_T_11160, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:74] + node _T_11162 = and(_T_11159, _T_11161) @[el2_ifu_bp_ctl.scala 452:23] + node _T_11163 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 452:95] + node _T_11164 = eq(_T_11163, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 452:154] + node _T_11165 = and(_T_11162, _T_11164) @[el2_ifu_bp_ctl.scala 452:81] + node _T_11166 = or(_T_11165, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 452:161] + node _T_11167 = bits(_T_11166, 0, 0) @[el2_ifu_bp_ctl.scala 452:183] + node bht_bank_wr_data_1_15_15 = mux(_T_11167, io.dec_bp.dec_tlu_br0_r_pkt.bits.hist, io.exu_bp.exu_mp_pkt.bits.hist) @[el2_ifu_bp_ctl.scala 452:8] + wire bht_bank_sel : UInt<1>[16][16][2] @[el2_ifu_bp_ctl.scala 454:26] + node _T_11168 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11169 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11170 = eq(_T_11169, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11171 = and(_T_11168, _T_11170) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11172 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11173 = eq(_T_11172, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11174 = or(_T_11173, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11175 = and(_T_11171, _T_11174) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11176 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11177 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11178 = eq(_T_11177, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11179 = and(_T_11176, _T_11178) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11180 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11181 = eq(_T_11180, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11182 = or(_T_11181, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11183 = and(_T_11179, _T_11182) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11184 = or(_T_11175, _T_11183) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][0] <= _T_11184 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11185 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11186 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11187 = eq(_T_11186, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11188 = and(_T_11185, _T_11187) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11189 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11190 = eq(_T_11189, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11191 = or(_T_11190, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11192 = and(_T_11188, _T_11191) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11193 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11194 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11195 = eq(_T_11194, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11196 = and(_T_11193, _T_11195) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11197 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11198 = eq(_T_11197, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11199 = or(_T_11198, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11200 = and(_T_11196, _T_11199) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11201 = or(_T_11192, _T_11200) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][1] <= _T_11201 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11202 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11203 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11204 = eq(_T_11203, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11205 = and(_T_11202, _T_11204) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11206 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11207 = eq(_T_11206, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11208 = or(_T_11207, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11209 = and(_T_11205, _T_11208) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11210 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11211 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11212 = eq(_T_11211, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11213 = and(_T_11210, _T_11212) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11214 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11215 = eq(_T_11214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11216 = or(_T_11215, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11217 = and(_T_11213, _T_11216) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11218 = or(_T_11209, _T_11217) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][2] <= _T_11218 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11219 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11220 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11221 = eq(_T_11220, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11222 = and(_T_11219, _T_11221) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11223 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11224 = eq(_T_11223, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11225 = or(_T_11224, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11226 = and(_T_11222, _T_11225) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11227 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11228 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11229 = eq(_T_11228, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11230 = and(_T_11227, _T_11229) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11231 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11232 = eq(_T_11231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11233 = or(_T_11232, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11234 = and(_T_11230, _T_11233) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11235 = or(_T_11226, _T_11234) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][3] <= _T_11235 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11236 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11237 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11238 = eq(_T_11237, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11239 = and(_T_11236, _T_11238) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11240 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11241 = eq(_T_11240, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11242 = or(_T_11241, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11243 = and(_T_11239, _T_11242) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11244 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11245 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11246 = eq(_T_11245, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11247 = and(_T_11244, _T_11246) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11248 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11249 = eq(_T_11248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11250 = or(_T_11249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11251 = and(_T_11247, _T_11250) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11252 = or(_T_11243, _T_11251) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][4] <= _T_11252 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11253 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11254 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11255 = eq(_T_11254, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11256 = and(_T_11253, _T_11255) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11257 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11258 = eq(_T_11257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11259 = or(_T_11258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11260 = and(_T_11256, _T_11259) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11261 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11262 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11263 = eq(_T_11262, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11264 = and(_T_11261, _T_11263) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11265 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11266 = eq(_T_11265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11267 = or(_T_11266, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11268 = and(_T_11264, _T_11267) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11269 = or(_T_11260, _T_11268) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][5] <= _T_11269 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11270 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11271 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11272 = eq(_T_11271, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11273 = and(_T_11270, _T_11272) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11274 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11275 = eq(_T_11274, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11276 = or(_T_11275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11277 = and(_T_11273, _T_11276) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11278 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11279 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11280 = eq(_T_11279, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11281 = and(_T_11278, _T_11280) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11282 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11283 = eq(_T_11282, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11284 = or(_T_11283, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11285 = and(_T_11281, _T_11284) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11286 = or(_T_11277, _T_11285) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][6] <= _T_11286 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11287 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11288 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11289 = eq(_T_11288, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11290 = and(_T_11287, _T_11289) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11291 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11292 = eq(_T_11291, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11293 = or(_T_11292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11294 = and(_T_11290, _T_11293) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11295 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11296 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11297 = eq(_T_11296, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11298 = and(_T_11295, _T_11297) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11299 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11300 = eq(_T_11299, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11301 = or(_T_11300, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11302 = and(_T_11298, _T_11301) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11303 = or(_T_11294, _T_11302) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][7] <= _T_11303 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11304 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11305 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11306 = eq(_T_11305, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11307 = and(_T_11304, _T_11306) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11308 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11309 = eq(_T_11308, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11310 = or(_T_11309, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11311 = and(_T_11307, _T_11310) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11312 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11313 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11314 = eq(_T_11313, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11315 = and(_T_11312, _T_11314) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11316 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11317 = eq(_T_11316, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11318 = or(_T_11317, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11319 = and(_T_11315, _T_11318) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11320 = or(_T_11311, _T_11319) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][8] <= _T_11320 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11321 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11322 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11323 = eq(_T_11322, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11324 = and(_T_11321, _T_11323) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11325 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11326 = eq(_T_11325, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11327 = or(_T_11326, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11328 = and(_T_11324, _T_11327) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11329 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11330 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11331 = eq(_T_11330, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11332 = and(_T_11329, _T_11331) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11333 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11334 = eq(_T_11333, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11335 = or(_T_11334, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11336 = and(_T_11332, _T_11335) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11337 = or(_T_11328, _T_11336) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][9] <= _T_11337 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11338 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11339 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11340 = eq(_T_11339, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11341 = and(_T_11338, _T_11340) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11342 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11343 = eq(_T_11342, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11344 = or(_T_11343, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11345 = and(_T_11341, _T_11344) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11346 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11347 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11348 = eq(_T_11347, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11349 = and(_T_11346, _T_11348) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11350 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11351 = eq(_T_11350, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11352 = or(_T_11351, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11353 = and(_T_11349, _T_11352) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11354 = or(_T_11345, _T_11353) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][10] <= _T_11354 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11355 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11356 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11357 = eq(_T_11356, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11358 = and(_T_11355, _T_11357) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11359 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11360 = eq(_T_11359, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11361 = or(_T_11360, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11362 = and(_T_11358, _T_11361) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11363 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11364 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11365 = eq(_T_11364, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11366 = and(_T_11363, _T_11365) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11367 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11368 = eq(_T_11367, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11369 = or(_T_11368, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11370 = and(_T_11366, _T_11369) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11371 = or(_T_11362, _T_11370) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][11] <= _T_11371 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11372 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11373 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11374 = eq(_T_11373, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11375 = and(_T_11372, _T_11374) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11376 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11377 = eq(_T_11376, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11378 = or(_T_11377, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11379 = and(_T_11375, _T_11378) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11380 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11381 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11382 = eq(_T_11381, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11383 = and(_T_11380, _T_11382) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11384 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11385 = eq(_T_11384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11386 = or(_T_11385, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11387 = and(_T_11383, _T_11386) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11388 = or(_T_11379, _T_11387) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][12] <= _T_11388 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11389 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11390 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11391 = eq(_T_11390, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11392 = and(_T_11389, _T_11391) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11393 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11394 = eq(_T_11393, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11395 = or(_T_11394, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11396 = and(_T_11392, _T_11395) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11397 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11398 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11399 = eq(_T_11398, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11400 = and(_T_11397, _T_11399) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11401 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11402 = eq(_T_11401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11403 = or(_T_11402, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11404 = and(_T_11400, _T_11403) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11405 = or(_T_11396, _T_11404) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][13] <= _T_11405 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11406 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11407 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11408 = eq(_T_11407, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11409 = and(_T_11406, _T_11408) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11410 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11411 = eq(_T_11410, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11412 = or(_T_11411, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11413 = and(_T_11409, _T_11412) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11414 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11415 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11416 = eq(_T_11415, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11417 = and(_T_11414, _T_11416) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11418 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11419 = eq(_T_11418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11420 = or(_T_11419, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11421 = and(_T_11417, _T_11420) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11422 = or(_T_11413, _T_11421) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][14] <= _T_11422 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11423 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11424 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11425 = eq(_T_11424, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11426 = and(_T_11423, _T_11425) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11427 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11428 = eq(_T_11427, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11429 = or(_T_11428, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11430 = and(_T_11426, _T_11429) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11431 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11432 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11433 = eq(_T_11432, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11434 = and(_T_11431, _T_11433) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11435 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11436 = eq(_T_11435, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11437 = or(_T_11436, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11438 = and(_T_11434, _T_11437) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11439 = or(_T_11430, _T_11438) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][0][15] <= _T_11439 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11440 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11441 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11442 = eq(_T_11441, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11443 = and(_T_11440, _T_11442) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11444 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11445 = eq(_T_11444, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11446 = or(_T_11445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11447 = and(_T_11443, _T_11446) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11448 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11449 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11450 = eq(_T_11449, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11451 = and(_T_11448, _T_11450) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11452 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11453 = eq(_T_11452, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11454 = or(_T_11453, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11455 = and(_T_11451, _T_11454) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11456 = or(_T_11447, _T_11455) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][0] <= _T_11456 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11457 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11458 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11459 = eq(_T_11458, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11460 = and(_T_11457, _T_11459) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11461 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11462 = eq(_T_11461, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11463 = or(_T_11462, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11464 = and(_T_11460, _T_11463) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11465 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11466 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11467 = eq(_T_11466, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11468 = and(_T_11465, _T_11467) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11469 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11470 = eq(_T_11469, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11471 = or(_T_11470, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11472 = and(_T_11468, _T_11471) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11473 = or(_T_11464, _T_11472) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][1] <= _T_11473 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11474 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11475 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11476 = eq(_T_11475, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11477 = and(_T_11474, _T_11476) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11478 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11479 = eq(_T_11478, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11480 = or(_T_11479, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11481 = and(_T_11477, _T_11480) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11482 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11483 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11484 = eq(_T_11483, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11485 = and(_T_11482, _T_11484) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11486 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11487 = eq(_T_11486, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11488 = or(_T_11487, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11489 = and(_T_11485, _T_11488) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11490 = or(_T_11481, _T_11489) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][2] <= _T_11490 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11491 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11492 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11493 = eq(_T_11492, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11494 = and(_T_11491, _T_11493) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11495 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11496 = eq(_T_11495, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11497 = or(_T_11496, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11498 = and(_T_11494, _T_11497) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11499 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11500 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11501 = eq(_T_11500, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11502 = and(_T_11499, _T_11501) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11503 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11504 = eq(_T_11503, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11505 = or(_T_11504, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11506 = and(_T_11502, _T_11505) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11507 = or(_T_11498, _T_11506) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][3] <= _T_11507 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11508 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11509 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11510 = eq(_T_11509, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11511 = and(_T_11508, _T_11510) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11512 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11513 = eq(_T_11512, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11514 = or(_T_11513, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11515 = and(_T_11511, _T_11514) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11516 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11517 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11518 = eq(_T_11517, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11519 = and(_T_11516, _T_11518) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11520 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11521 = eq(_T_11520, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11522 = or(_T_11521, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11523 = and(_T_11519, _T_11522) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11524 = or(_T_11515, _T_11523) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][4] <= _T_11524 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11525 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11526 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11527 = eq(_T_11526, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11528 = and(_T_11525, _T_11527) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11529 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11530 = eq(_T_11529, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11531 = or(_T_11530, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11532 = and(_T_11528, _T_11531) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11533 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11534 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11535 = eq(_T_11534, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11536 = and(_T_11533, _T_11535) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11537 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11538 = eq(_T_11537, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11539 = or(_T_11538, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11540 = and(_T_11536, _T_11539) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11541 = or(_T_11532, _T_11540) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][5] <= _T_11541 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11542 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11543 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11544 = eq(_T_11543, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11545 = and(_T_11542, _T_11544) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11546 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11547 = eq(_T_11546, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11548 = or(_T_11547, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11549 = and(_T_11545, _T_11548) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11550 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11551 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11552 = eq(_T_11551, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11553 = and(_T_11550, _T_11552) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11554 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11555 = eq(_T_11554, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11556 = or(_T_11555, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11557 = and(_T_11553, _T_11556) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11558 = or(_T_11549, _T_11557) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][6] <= _T_11558 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11559 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11560 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11561 = eq(_T_11560, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11562 = and(_T_11559, _T_11561) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11563 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11564 = eq(_T_11563, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11565 = or(_T_11564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11566 = and(_T_11562, _T_11565) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11567 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11568 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11569 = eq(_T_11568, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11570 = and(_T_11567, _T_11569) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11571 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11572 = eq(_T_11571, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11573 = or(_T_11572, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11574 = and(_T_11570, _T_11573) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11575 = or(_T_11566, _T_11574) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][7] <= _T_11575 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11576 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11577 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11578 = eq(_T_11577, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11579 = and(_T_11576, _T_11578) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11580 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11581 = eq(_T_11580, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11582 = or(_T_11581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11583 = and(_T_11579, _T_11582) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11584 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11585 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11586 = eq(_T_11585, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11587 = and(_T_11584, _T_11586) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11588 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11589 = eq(_T_11588, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11590 = or(_T_11589, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11591 = and(_T_11587, _T_11590) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11592 = or(_T_11583, _T_11591) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][8] <= _T_11592 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11593 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11594 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11595 = eq(_T_11594, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11596 = and(_T_11593, _T_11595) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11597 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11598 = eq(_T_11597, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11599 = or(_T_11598, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11600 = and(_T_11596, _T_11599) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11601 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11602 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11603 = eq(_T_11602, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11604 = and(_T_11601, _T_11603) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11605 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11606 = eq(_T_11605, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11607 = or(_T_11606, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11608 = and(_T_11604, _T_11607) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11609 = or(_T_11600, _T_11608) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][9] <= _T_11609 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11610 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11611 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11612 = eq(_T_11611, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11613 = and(_T_11610, _T_11612) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11614 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11615 = eq(_T_11614, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11616 = or(_T_11615, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11617 = and(_T_11613, _T_11616) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11618 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11619 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11620 = eq(_T_11619, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11621 = and(_T_11618, _T_11620) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11622 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11623 = eq(_T_11622, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11624 = or(_T_11623, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11625 = and(_T_11621, _T_11624) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11626 = or(_T_11617, _T_11625) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][10] <= _T_11626 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11627 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11628 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11629 = eq(_T_11628, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11630 = and(_T_11627, _T_11629) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11631 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11632 = eq(_T_11631, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11633 = or(_T_11632, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11634 = and(_T_11630, _T_11633) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11635 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11636 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11637 = eq(_T_11636, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11638 = and(_T_11635, _T_11637) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11639 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11640 = eq(_T_11639, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11641 = or(_T_11640, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11642 = and(_T_11638, _T_11641) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11643 = or(_T_11634, _T_11642) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][11] <= _T_11643 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11644 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11645 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11646 = eq(_T_11645, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11647 = and(_T_11644, _T_11646) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11648 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11649 = eq(_T_11648, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11650 = or(_T_11649, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11651 = and(_T_11647, _T_11650) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11652 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11653 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11654 = eq(_T_11653, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11655 = and(_T_11652, _T_11654) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11656 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11657 = eq(_T_11656, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11658 = or(_T_11657, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11659 = and(_T_11655, _T_11658) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11660 = or(_T_11651, _T_11659) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][12] <= _T_11660 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11661 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11662 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11663 = eq(_T_11662, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11664 = and(_T_11661, _T_11663) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11665 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11666 = eq(_T_11665, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11667 = or(_T_11666, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11668 = and(_T_11664, _T_11667) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11669 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11670 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11671 = eq(_T_11670, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11672 = and(_T_11669, _T_11671) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11673 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11674 = eq(_T_11673, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11675 = or(_T_11674, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11676 = and(_T_11672, _T_11675) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11677 = or(_T_11668, _T_11676) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][13] <= _T_11677 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11678 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11679 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11680 = eq(_T_11679, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11681 = and(_T_11678, _T_11680) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11682 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11683 = eq(_T_11682, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11684 = or(_T_11683, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11685 = and(_T_11681, _T_11684) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11686 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11687 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11688 = eq(_T_11687, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11689 = and(_T_11686, _T_11688) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11690 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11691 = eq(_T_11690, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11692 = or(_T_11691, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11693 = and(_T_11689, _T_11692) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11694 = or(_T_11685, _T_11693) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][14] <= _T_11694 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11695 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11696 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11697 = eq(_T_11696, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11698 = and(_T_11695, _T_11697) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11699 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11700 = eq(_T_11699, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11701 = or(_T_11700, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11702 = and(_T_11698, _T_11701) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11703 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11704 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11705 = eq(_T_11704, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11706 = and(_T_11703, _T_11705) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11707 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11708 = eq(_T_11707, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11709 = or(_T_11708, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11710 = and(_T_11706, _T_11709) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11711 = or(_T_11702, _T_11710) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][1][15] <= _T_11711 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11712 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11713 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11714 = eq(_T_11713, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11715 = and(_T_11712, _T_11714) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11716 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11717 = eq(_T_11716, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11718 = or(_T_11717, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11719 = and(_T_11715, _T_11718) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11720 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11721 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11722 = eq(_T_11721, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11723 = and(_T_11720, _T_11722) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11724 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11725 = eq(_T_11724, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11726 = or(_T_11725, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11727 = and(_T_11723, _T_11726) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11728 = or(_T_11719, _T_11727) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][0] <= _T_11728 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11729 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11730 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11731 = eq(_T_11730, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11732 = and(_T_11729, _T_11731) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11733 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11734 = eq(_T_11733, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11735 = or(_T_11734, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11736 = and(_T_11732, _T_11735) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11737 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11738 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11739 = eq(_T_11738, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11740 = and(_T_11737, _T_11739) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11741 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11742 = eq(_T_11741, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11743 = or(_T_11742, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11744 = and(_T_11740, _T_11743) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11745 = or(_T_11736, _T_11744) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][1] <= _T_11745 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11746 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11747 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11748 = eq(_T_11747, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11749 = and(_T_11746, _T_11748) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11750 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11751 = eq(_T_11750, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11752 = or(_T_11751, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11753 = and(_T_11749, _T_11752) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11754 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11755 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11756 = eq(_T_11755, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11757 = and(_T_11754, _T_11756) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11758 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11759 = eq(_T_11758, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11760 = or(_T_11759, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11761 = and(_T_11757, _T_11760) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11762 = or(_T_11753, _T_11761) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][2] <= _T_11762 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11763 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11764 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11765 = eq(_T_11764, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11766 = and(_T_11763, _T_11765) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11767 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11768 = eq(_T_11767, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11769 = or(_T_11768, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11770 = and(_T_11766, _T_11769) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11771 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11772 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11773 = eq(_T_11772, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11774 = and(_T_11771, _T_11773) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11775 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11776 = eq(_T_11775, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11777 = or(_T_11776, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11778 = and(_T_11774, _T_11777) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11779 = or(_T_11770, _T_11778) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][3] <= _T_11779 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11780 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11781 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11782 = eq(_T_11781, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11783 = and(_T_11780, _T_11782) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11784 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11785 = eq(_T_11784, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11786 = or(_T_11785, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11787 = and(_T_11783, _T_11786) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11788 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11789 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11790 = eq(_T_11789, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11791 = and(_T_11788, _T_11790) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11792 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11793 = eq(_T_11792, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11794 = or(_T_11793, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11795 = and(_T_11791, _T_11794) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11796 = or(_T_11787, _T_11795) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][4] <= _T_11796 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11797 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11798 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11799 = eq(_T_11798, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11800 = and(_T_11797, _T_11799) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11801 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11802 = eq(_T_11801, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11803 = or(_T_11802, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11804 = and(_T_11800, _T_11803) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11805 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11806 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11807 = eq(_T_11806, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11808 = and(_T_11805, _T_11807) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11809 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11810 = eq(_T_11809, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11811 = or(_T_11810, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11812 = and(_T_11808, _T_11811) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11813 = or(_T_11804, _T_11812) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][5] <= _T_11813 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11814 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11815 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11816 = eq(_T_11815, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11817 = and(_T_11814, _T_11816) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11818 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11819 = eq(_T_11818, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11820 = or(_T_11819, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11821 = and(_T_11817, _T_11820) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11822 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11823 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11824 = eq(_T_11823, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11825 = and(_T_11822, _T_11824) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11826 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11827 = eq(_T_11826, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11828 = or(_T_11827, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11829 = and(_T_11825, _T_11828) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11830 = or(_T_11821, _T_11829) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][6] <= _T_11830 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11831 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11832 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11833 = eq(_T_11832, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11834 = and(_T_11831, _T_11833) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11835 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11836 = eq(_T_11835, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11837 = or(_T_11836, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11838 = and(_T_11834, _T_11837) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11839 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11840 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11841 = eq(_T_11840, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11842 = and(_T_11839, _T_11841) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11843 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11844 = eq(_T_11843, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11845 = or(_T_11844, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11846 = and(_T_11842, _T_11845) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11847 = or(_T_11838, _T_11846) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][7] <= _T_11847 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11848 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11849 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11850 = eq(_T_11849, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11851 = and(_T_11848, _T_11850) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11852 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11853 = eq(_T_11852, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11854 = or(_T_11853, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11855 = and(_T_11851, _T_11854) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11856 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11857 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11858 = eq(_T_11857, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11859 = and(_T_11856, _T_11858) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11860 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11861 = eq(_T_11860, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11862 = or(_T_11861, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11863 = and(_T_11859, _T_11862) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11864 = or(_T_11855, _T_11863) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][8] <= _T_11864 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11865 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11866 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11867 = eq(_T_11866, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11868 = and(_T_11865, _T_11867) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11869 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11870 = eq(_T_11869, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11871 = or(_T_11870, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11872 = and(_T_11868, _T_11871) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11873 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11874 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11875 = eq(_T_11874, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11876 = and(_T_11873, _T_11875) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11877 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11878 = eq(_T_11877, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11879 = or(_T_11878, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11880 = and(_T_11876, _T_11879) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11881 = or(_T_11872, _T_11880) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][9] <= _T_11881 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11882 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11883 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11884 = eq(_T_11883, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11885 = and(_T_11882, _T_11884) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11886 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11887 = eq(_T_11886, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11888 = or(_T_11887, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11889 = and(_T_11885, _T_11888) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11890 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11891 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11892 = eq(_T_11891, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11893 = and(_T_11890, _T_11892) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11894 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11895 = eq(_T_11894, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11896 = or(_T_11895, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11897 = and(_T_11893, _T_11896) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11898 = or(_T_11889, _T_11897) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][10] <= _T_11898 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11899 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11900 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11901 = eq(_T_11900, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11902 = and(_T_11899, _T_11901) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11903 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11904 = eq(_T_11903, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11905 = or(_T_11904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11906 = and(_T_11902, _T_11905) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11907 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11908 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11909 = eq(_T_11908, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11910 = and(_T_11907, _T_11909) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11911 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11912 = eq(_T_11911, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11913 = or(_T_11912, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11914 = and(_T_11910, _T_11913) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11915 = or(_T_11906, _T_11914) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][11] <= _T_11915 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11916 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11917 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11918 = eq(_T_11917, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11919 = and(_T_11916, _T_11918) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11920 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11921 = eq(_T_11920, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11922 = or(_T_11921, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11923 = and(_T_11919, _T_11922) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11924 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11925 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11926 = eq(_T_11925, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11927 = and(_T_11924, _T_11926) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11928 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11929 = eq(_T_11928, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11930 = or(_T_11929, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11931 = and(_T_11927, _T_11930) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11932 = or(_T_11923, _T_11931) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][12] <= _T_11932 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11933 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11934 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11935 = eq(_T_11934, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11936 = and(_T_11933, _T_11935) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11937 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11938 = eq(_T_11937, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11939 = or(_T_11938, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11940 = and(_T_11936, _T_11939) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11941 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11942 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11943 = eq(_T_11942, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11944 = and(_T_11941, _T_11943) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11945 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11946 = eq(_T_11945, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11947 = or(_T_11946, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11948 = and(_T_11944, _T_11947) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11949 = or(_T_11940, _T_11948) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][13] <= _T_11949 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11950 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11951 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11952 = eq(_T_11951, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11953 = and(_T_11950, _T_11952) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11954 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11955 = eq(_T_11954, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11956 = or(_T_11955, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11957 = and(_T_11953, _T_11956) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11958 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11959 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11960 = eq(_T_11959, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11961 = and(_T_11958, _T_11960) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11962 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11963 = eq(_T_11962, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11964 = or(_T_11963, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11965 = and(_T_11961, _T_11964) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11966 = or(_T_11957, _T_11965) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][14] <= _T_11966 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11967 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11968 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11969 = eq(_T_11968, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11970 = and(_T_11967, _T_11969) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11971 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11972 = eq(_T_11971, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11973 = or(_T_11972, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11974 = and(_T_11970, _T_11973) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11975 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11976 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11977 = eq(_T_11976, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11978 = and(_T_11975, _T_11977) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11979 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11980 = eq(_T_11979, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11981 = or(_T_11980, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11982 = and(_T_11978, _T_11981) @[el2_ifu_bp_ctl.scala 461:87] + node _T_11983 = or(_T_11974, _T_11982) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][2][15] <= _T_11983 @[el2_ifu_bp_ctl.scala 460:27] + node _T_11984 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_11985 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_11986 = eq(_T_11985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_11987 = and(_T_11984, _T_11986) @[el2_ifu_bp_ctl.scala 460:45] + node _T_11988 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_11989 = eq(_T_11988, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_11990 = or(_T_11989, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_11991 = and(_T_11987, _T_11990) @[el2_ifu_bp_ctl.scala 460:110] + node _T_11992 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_11993 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_11994 = eq(_T_11993, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_11995 = and(_T_11992, _T_11994) @[el2_ifu_bp_ctl.scala 461:22] + node _T_11996 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_11997 = eq(_T_11996, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_11998 = or(_T_11997, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_11999 = and(_T_11995, _T_11998) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12000 = or(_T_11991, _T_11999) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][0] <= _T_12000 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12001 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12002 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12003 = eq(_T_12002, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12004 = and(_T_12001, _T_12003) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12005 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12006 = eq(_T_12005, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12007 = or(_T_12006, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12008 = and(_T_12004, _T_12007) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12009 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12010 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12011 = eq(_T_12010, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12012 = and(_T_12009, _T_12011) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12013 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12014 = eq(_T_12013, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12015 = or(_T_12014, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12016 = and(_T_12012, _T_12015) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12017 = or(_T_12008, _T_12016) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][1] <= _T_12017 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12018 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12019 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12020 = eq(_T_12019, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12021 = and(_T_12018, _T_12020) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12022 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12023 = eq(_T_12022, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12024 = or(_T_12023, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12025 = and(_T_12021, _T_12024) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12026 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12027 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12028 = eq(_T_12027, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12029 = and(_T_12026, _T_12028) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12030 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12031 = eq(_T_12030, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12032 = or(_T_12031, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12033 = and(_T_12029, _T_12032) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12034 = or(_T_12025, _T_12033) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][2] <= _T_12034 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12035 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12036 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12037 = eq(_T_12036, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12038 = and(_T_12035, _T_12037) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12039 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12040 = eq(_T_12039, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12041 = or(_T_12040, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12042 = and(_T_12038, _T_12041) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12043 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12044 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12045 = eq(_T_12044, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12046 = and(_T_12043, _T_12045) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12047 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12048 = eq(_T_12047, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12049 = or(_T_12048, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12050 = and(_T_12046, _T_12049) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12051 = or(_T_12042, _T_12050) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][3] <= _T_12051 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12052 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12053 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12054 = eq(_T_12053, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12055 = and(_T_12052, _T_12054) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12056 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12057 = eq(_T_12056, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12058 = or(_T_12057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12059 = and(_T_12055, _T_12058) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12060 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12061 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12062 = eq(_T_12061, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12063 = and(_T_12060, _T_12062) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12064 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12065 = eq(_T_12064, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12066 = or(_T_12065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12067 = and(_T_12063, _T_12066) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12068 = or(_T_12059, _T_12067) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][4] <= _T_12068 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12069 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12070 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12071 = eq(_T_12070, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12072 = and(_T_12069, _T_12071) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12073 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12074 = eq(_T_12073, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12075 = or(_T_12074, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12076 = and(_T_12072, _T_12075) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12077 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12078 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12079 = eq(_T_12078, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12080 = and(_T_12077, _T_12079) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12081 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12082 = eq(_T_12081, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12083 = or(_T_12082, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12084 = and(_T_12080, _T_12083) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12085 = or(_T_12076, _T_12084) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][5] <= _T_12085 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12086 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12087 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12088 = eq(_T_12087, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12089 = and(_T_12086, _T_12088) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12090 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12091 = eq(_T_12090, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12092 = or(_T_12091, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12093 = and(_T_12089, _T_12092) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12094 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12095 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12096 = eq(_T_12095, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12097 = and(_T_12094, _T_12096) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12098 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12099 = eq(_T_12098, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12100 = or(_T_12099, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12101 = and(_T_12097, _T_12100) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12102 = or(_T_12093, _T_12101) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][6] <= _T_12102 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12103 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12104 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12105 = eq(_T_12104, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12106 = and(_T_12103, _T_12105) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12107 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12108 = eq(_T_12107, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12109 = or(_T_12108, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12110 = and(_T_12106, _T_12109) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12111 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12112 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12113 = eq(_T_12112, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12114 = and(_T_12111, _T_12113) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12115 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12116 = eq(_T_12115, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12117 = or(_T_12116, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12118 = and(_T_12114, _T_12117) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12119 = or(_T_12110, _T_12118) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][7] <= _T_12119 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12120 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12121 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12122 = eq(_T_12121, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12123 = and(_T_12120, _T_12122) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12124 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12125 = eq(_T_12124, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12126 = or(_T_12125, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12127 = and(_T_12123, _T_12126) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12128 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12129 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12130 = eq(_T_12129, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12131 = and(_T_12128, _T_12130) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12132 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12133 = eq(_T_12132, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12134 = or(_T_12133, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12135 = and(_T_12131, _T_12134) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12136 = or(_T_12127, _T_12135) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][8] <= _T_12136 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12137 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12138 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12139 = eq(_T_12138, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12140 = and(_T_12137, _T_12139) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12141 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12142 = eq(_T_12141, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12143 = or(_T_12142, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12144 = and(_T_12140, _T_12143) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12145 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12146 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12147 = eq(_T_12146, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12148 = and(_T_12145, _T_12147) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12149 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12150 = eq(_T_12149, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12151 = or(_T_12150, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12152 = and(_T_12148, _T_12151) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12153 = or(_T_12144, _T_12152) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][9] <= _T_12153 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12154 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12155 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12156 = eq(_T_12155, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12157 = and(_T_12154, _T_12156) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12158 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12159 = eq(_T_12158, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12160 = or(_T_12159, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12161 = and(_T_12157, _T_12160) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12162 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12163 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12164 = eq(_T_12163, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12165 = and(_T_12162, _T_12164) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12166 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12167 = eq(_T_12166, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12168 = or(_T_12167, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12169 = and(_T_12165, _T_12168) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12170 = or(_T_12161, _T_12169) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][10] <= _T_12170 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12171 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12172 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12173 = eq(_T_12172, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12174 = and(_T_12171, _T_12173) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12175 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12176 = eq(_T_12175, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12177 = or(_T_12176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12178 = and(_T_12174, _T_12177) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12179 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12180 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12181 = eq(_T_12180, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12182 = and(_T_12179, _T_12181) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12183 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12184 = eq(_T_12183, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12185 = or(_T_12184, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12186 = and(_T_12182, _T_12185) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12187 = or(_T_12178, _T_12186) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][11] <= _T_12187 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12188 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12189 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12190 = eq(_T_12189, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12191 = and(_T_12188, _T_12190) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12192 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12193 = eq(_T_12192, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12194 = or(_T_12193, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12195 = and(_T_12191, _T_12194) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12196 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12197 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12198 = eq(_T_12197, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12199 = and(_T_12196, _T_12198) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12200 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12201 = eq(_T_12200, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12202 = or(_T_12201, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12203 = and(_T_12199, _T_12202) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12204 = or(_T_12195, _T_12203) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][12] <= _T_12204 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12205 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12206 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12207 = eq(_T_12206, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12208 = and(_T_12205, _T_12207) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12209 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12210 = eq(_T_12209, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12211 = or(_T_12210, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12212 = and(_T_12208, _T_12211) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12213 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12214 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12215 = eq(_T_12214, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12216 = and(_T_12213, _T_12215) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12217 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12218 = eq(_T_12217, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12219 = or(_T_12218, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12220 = and(_T_12216, _T_12219) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12221 = or(_T_12212, _T_12220) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][13] <= _T_12221 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12222 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12223 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12224 = eq(_T_12223, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12225 = and(_T_12222, _T_12224) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12226 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12227 = eq(_T_12226, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12228 = or(_T_12227, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12229 = and(_T_12225, _T_12228) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12230 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12231 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12232 = eq(_T_12231, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12233 = and(_T_12230, _T_12232) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12234 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12235 = eq(_T_12234, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12236 = or(_T_12235, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12237 = and(_T_12233, _T_12236) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12238 = or(_T_12229, _T_12237) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][14] <= _T_12238 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12239 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12240 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12241 = eq(_T_12240, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12242 = and(_T_12239, _T_12241) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12243 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12244 = eq(_T_12243, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12245 = or(_T_12244, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12246 = and(_T_12242, _T_12245) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12247 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12248 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12249 = eq(_T_12248, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12250 = and(_T_12247, _T_12249) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12251 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12252 = eq(_T_12251, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12253 = or(_T_12252, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12254 = and(_T_12250, _T_12253) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12255 = or(_T_12246, _T_12254) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][3][15] <= _T_12255 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12256 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12257 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12258 = eq(_T_12257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12259 = and(_T_12256, _T_12258) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12260 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12261 = eq(_T_12260, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12262 = or(_T_12261, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12263 = and(_T_12259, _T_12262) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12264 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12265 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12266 = eq(_T_12265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12267 = and(_T_12264, _T_12266) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12268 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12269 = eq(_T_12268, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12270 = or(_T_12269, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12271 = and(_T_12267, _T_12270) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12272 = or(_T_12263, _T_12271) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][0] <= _T_12272 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12273 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12274 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12275 = eq(_T_12274, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12276 = and(_T_12273, _T_12275) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12277 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12278 = eq(_T_12277, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12279 = or(_T_12278, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12280 = and(_T_12276, _T_12279) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12281 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12282 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12283 = eq(_T_12282, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12284 = and(_T_12281, _T_12283) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12285 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12286 = eq(_T_12285, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12287 = or(_T_12286, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12288 = and(_T_12284, _T_12287) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12289 = or(_T_12280, _T_12288) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][1] <= _T_12289 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12290 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12291 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12292 = eq(_T_12291, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12293 = and(_T_12290, _T_12292) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12294 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12295 = eq(_T_12294, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12296 = or(_T_12295, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12297 = and(_T_12293, _T_12296) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12298 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12299 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12300 = eq(_T_12299, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12301 = and(_T_12298, _T_12300) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12302 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12303 = eq(_T_12302, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12304 = or(_T_12303, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12305 = and(_T_12301, _T_12304) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12306 = or(_T_12297, _T_12305) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][2] <= _T_12306 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12307 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12308 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12309 = eq(_T_12308, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12310 = and(_T_12307, _T_12309) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12311 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12312 = eq(_T_12311, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12313 = or(_T_12312, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12314 = and(_T_12310, _T_12313) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12315 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12316 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12317 = eq(_T_12316, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12318 = and(_T_12315, _T_12317) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12319 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12320 = eq(_T_12319, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12321 = or(_T_12320, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12322 = and(_T_12318, _T_12321) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12323 = or(_T_12314, _T_12322) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][3] <= _T_12323 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12324 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12325 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12326 = eq(_T_12325, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12327 = and(_T_12324, _T_12326) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12328 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12329 = eq(_T_12328, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12330 = or(_T_12329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12331 = and(_T_12327, _T_12330) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12332 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12333 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12334 = eq(_T_12333, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12335 = and(_T_12332, _T_12334) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12336 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12337 = eq(_T_12336, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12338 = or(_T_12337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12339 = and(_T_12335, _T_12338) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12340 = or(_T_12331, _T_12339) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][4] <= _T_12340 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12341 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12342 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12343 = eq(_T_12342, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12344 = and(_T_12341, _T_12343) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12345 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12346 = eq(_T_12345, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12347 = or(_T_12346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12348 = and(_T_12344, _T_12347) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12349 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12350 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12351 = eq(_T_12350, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12352 = and(_T_12349, _T_12351) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12353 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12354 = eq(_T_12353, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12355 = or(_T_12354, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12356 = and(_T_12352, _T_12355) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12357 = or(_T_12348, _T_12356) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][5] <= _T_12357 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12358 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12359 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12360 = eq(_T_12359, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12361 = and(_T_12358, _T_12360) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12362 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12363 = eq(_T_12362, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12364 = or(_T_12363, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12365 = and(_T_12361, _T_12364) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12366 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12367 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12368 = eq(_T_12367, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12369 = and(_T_12366, _T_12368) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12370 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12371 = eq(_T_12370, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12372 = or(_T_12371, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12373 = and(_T_12369, _T_12372) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12374 = or(_T_12365, _T_12373) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][6] <= _T_12374 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12375 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12376 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12377 = eq(_T_12376, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12378 = and(_T_12375, _T_12377) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12379 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12380 = eq(_T_12379, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12381 = or(_T_12380, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12382 = and(_T_12378, _T_12381) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12383 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12384 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12385 = eq(_T_12384, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12386 = and(_T_12383, _T_12385) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12387 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12388 = eq(_T_12387, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12389 = or(_T_12388, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12390 = and(_T_12386, _T_12389) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12391 = or(_T_12382, _T_12390) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][7] <= _T_12391 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12392 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12393 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12394 = eq(_T_12393, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12395 = and(_T_12392, _T_12394) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12396 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12397 = eq(_T_12396, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12398 = or(_T_12397, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12399 = and(_T_12395, _T_12398) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12400 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12401 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12402 = eq(_T_12401, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12403 = and(_T_12400, _T_12402) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12404 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12405 = eq(_T_12404, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12406 = or(_T_12405, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12407 = and(_T_12403, _T_12406) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12408 = or(_T_12399, _T_12407) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][8] <= _T_12408 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12409 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12410 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12411 = eq(_T_12410, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12412 = and(_T_12409, _T_12411) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12413 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12414 = eq(_T_12413, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12415 = or(_T_12414, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12416 = and(_T_12412, _T_12415) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12417 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12418 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12419 = eq(_T_12418, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12420 = and(_T_12417, _T_12419) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12421 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12422 = eq(_T_12421, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12423 = or(_T_12422, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12424 = and(_T_12420, _T_12423) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12425 = or(_T_12416, _T_12424) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][9] <= _T_12425 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12426 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12427 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12428 = eq(_T_12427, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12429 = and(_T_12426, _T_12428) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12430 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12431 = eq(_T_12430, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12432 = or(_T_12431, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12433 = and(_T_12429, _T_12432) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12434 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12435 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12436 = eq(_T_12435, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12437 = and(_T_12434, _T_12436) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12438 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12439 = eq(_T_12438, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12440 = or(_T_12439, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12441 = and(_T_12437, _T_12440) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12442 = or(_T_12433, _T_12441) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][10] <= _T_12442 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12443 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12444 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12445 = eq(_T_12444, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12446 = and(_T_12443, _T_12445) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12447 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12448 = eq(_T_12447, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12449 = or(_T_12448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12450 = and(_T_12446, _T_12449) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12451 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12452 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12453 = eq(_T_12452, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12454 = and(_T_12451, _T_12453) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12455 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12456 = eq(_T_12455, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12457 = or(_T_12456, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12458 = and(_T_12454, _T_12457) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12459 = or(_T_12450, _T_12458) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][11] <= _T_12459 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12460 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12461 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12462 = eq(_T_12461, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12463 = and(_T_12460, _T_12462) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12464 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12465 = eq(_T_12464, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12466 = or(_T_12465, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12467 = and(_T_12463, _T_12466) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12468 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12469 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12470 = eq(_T_12469, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12471 = and(_T_12468, _T_12470) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12472 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12473 = eq(_T_12472, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12474 = or(_T_12473, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12475 = and(_T_12471, _T_12474) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12476 = or(_T_12467, _T_12475) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][12] <= _T_12476 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12477 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12478 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12479 = eq(_T_12478, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12480 = and(_T_12477, _T_12479) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12481 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12482 = eq(_T_12481, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12483 = or(_T_12482, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12484 = and(_T_12480, _T_12483) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12485 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12486 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12487 = eq(_T_12486, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12488 = and(_T_12485, _T_12487) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12489 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12490 = eq(_T_12489, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12491 = or(_T_12490, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12492 = and(_T_12488, _T_12491) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12493 = or(_T_12484, _T_12492) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][13] <= _T_12493 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12494 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12495 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12496 = eq(_T_12495, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12497 = and(_T_12494, _T_12496) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12498 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12499 = eq(_T_12498, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12500 = or(_T_12499, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12501 = and(_T_12497, _T_12500) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12502 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12503 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12504 = eq(_T_12503, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12505 = and(_T_12502, _T_12504) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12506 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12507 = eq(_T_12506, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12508 = or(_T_12507, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12509 = and(_T_12505, _T_12508) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12510 = or(_T_12501, _T_12509) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][14] <= _T_12510 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12511 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12512 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12513 = eq(_T_12512, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12514 = and(_T_12511, _T_12513) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12515 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12516 = eq(_T_12515, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12517 = or(_T_12516, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12518 = and(_T_12514, _T_12517) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12519 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12520 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12521 = eq(_T_12520, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12522 = and(_T_12519, _T_12521) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12523 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12524 = eq(_T_12523, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12525 = or(_T_12524, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12526 = and(_T_12522, _T_12525) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12527 = or(_T_12518, _T_12526) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][4][15] <= _T_12527 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12528 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12529 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12530 = eq(_T_12529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12531 = and(_T_12528, _T_12530) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12532 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12533 = eq(_T_12532, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12534 = or(_T_12533, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12535 = and(_T_12531, _T_12534) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12536 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12537 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12538 = eq(_T_12537, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12539 = and(_T_12536, _T_12538) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12540 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12541 = eq(_T_12540, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12542 = or(_T_12541, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12543 = and(_T_12539, _T_12542) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12544 = or(_T_12535, _T_12543) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][0] <= _T_12544 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12545 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12546 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12547 = eq(_T_12546, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12548 = and(_T_12545, _T_12547) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12549 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12550 = eq(_T_12549, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12551 = or(_T_12550, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12552 = and(_T_12548, _T_12551) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12553 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12554 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12555 = eq(_T_12554, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12556 = and(_T_12553, _T_12555) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12557 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12558 = eq(_T_12557, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12559 = or(_T_12558, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12560 = and(_T_12556, _T_12559) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12561 = or(_T_12552, _T_12560) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][1] <= _T_12561 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12562 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12563 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12564 = eq(_T_12563, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12565 = and(_T_12562, _T_12564) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12566 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12567 = eq(_T_12566, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12568 = or(_T_12567, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12569 = and(_T_12565, _T_12568) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12570 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12571 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12572 = eq(_T_12571, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12573 = and(_T_12570, _T_12572) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12574 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12575 = eq(_T_12574, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12576 = or(_T_12575, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12577 = and(_T_12573, _T_12576) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12578 = or(_T_12569, _T_12577) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][2] <= _T_12578 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12579 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12580 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12581 = eq(_T_12580, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12582 = and(_T_12579, _T_12581) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12583 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12584 = eq(_T_12583, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12585 = or(_T_12584, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12586 = and(_T_12582, _T_12585) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12587 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12588 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12589 = eq(_T_12588, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12590 = and(_T_12587, _T_12589) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12591 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12592 = eq(_T_12591, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12593 = or(_T_12592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12594 = and(_T_12590, _T_12593) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12595 = or(_T_12586, _T_12594) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][3] <= _T_12595 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12596 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12597 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12598 = eq(_T_12597, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12599 = and(_T_12596, _T_12598) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12600 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12601 = eq(_T_12600, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12602 = or(_T_12601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12603 = and(_T_12599, _T_12602) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12604 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12605 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12606 = eq(_T_12605, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12607 = and(_T_12604, _T_12606) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12608 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12609 = eq(_T_12608, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12610 = or(_T_12609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12611 = and(_T_12607, _T_12610) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12612 = or(_T_12603, _T_12611) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][4] <= _T_12612 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12613 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12614 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12615 = eq(_T_12614, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12616 = and(_T_12613, _T_12615) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12617 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12618 = eq(_T_12617, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12619 = or(_T_12618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12620 = and(_T_12616, _T_12619) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12621 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12622 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12623 = eq(_T_12622, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12624 = and(_T_12621, _T_12623) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12625 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12626 = eq(_T_12625, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12627 = or(_T_12626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12628 = and(_T_12624, _T_12627) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12629 = or(_T_12620, _T_12628) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][5] <= _T_12629 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12630 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12631 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12632 = eq(_T_12631, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12633 = and(_T_12630, _T_12632) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12634 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12635 = eq(_T_12634, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12636 = or(_T_12635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12637 = and(_T_12633, _T_12636) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12638 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12639 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12640 = eq(_T_12639, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12641 = and(_T_12638, _T_12640) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12642 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12643 = eq(_T_12642, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12644 = or(_T_12643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12645 = and(_T_12641, _T_12644) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12646 = or(_T_12637, _T_12645) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][6] <= _T_12646 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12647 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12648 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12649 = eq(_T_12648, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12650 = and(_T_12647, _T_12649) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12651 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12652 = eq(_T_12651, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12653 = or(_T_12652, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12654 = and(_T_12650, _T_12653) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12655 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12656 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12657 = eq(_T_12656, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12658 = and(_T_12655, _T_12657) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12659 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12660 = eq(_T_12659, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12661 = or(_T_12660, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12662 = and(_T_12658, _T_12661) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12663 = or(_T_12654, _T_12662) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][7] <= _T_12663 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12664 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12665 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12666 = eq(_T_12665, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12667 = and(_T_12664, _T_12666) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12668 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12669 = eq(_T_12668, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12670 = or(_T_12669, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12671 = and(_T_12667, _T_12670) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12672 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12673 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12674 = eq(_T_12673, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12675 = and(_T_12672, _T_12674) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12676 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12677 = eq(_T_12676, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12678 = or(_T_12677, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12679 = and(_T_12675, _T_12678) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12680 = or(_T_12671, _T_12679) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][8] <= _T_12680 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12681 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12682 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12683 = eq(_T_12682, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12684 = and(_T_12681, _T_12683) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12685 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12686 = eq(_T_12685, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12687 = or(_T_12686, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12688 = and(_T_12684, _T_12687) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12689 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12690 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12691 = eq(_T_12690, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12692 = and(_T_12689, _T_12691) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12693 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12694 = eq(_T_12693, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12695 = or(_T_12694, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12696 = and(_T_12692, _T_12695) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12697 = or(_T_12688, _T_12696) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][9] <= _T_12697 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12698 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12699 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12700 = eq(_T_12699, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12701 = and(_T_12698, _T_12700) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12702 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12703 = eq(_T_12702, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12704 = or(_T_12703, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12705 = and(_T_12701, _T_12704) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12706 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12707 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12708 = eq(_T_12707, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12709 = and(_T_12706, _T_12708) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12710 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12711 = eq(_T_12710, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12712 = or(_T_12711, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12713 = and(_T_12709, _T_12712) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12714 = or(_T_12705, _T_12713) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][10] <= _T_12714 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12715 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12716 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12717 = eq(_T_12716, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12718 = and(_T_12715, _T_12717) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12719 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12720 = eq(_T_12719, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12721 = or(_T_12720, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12722 = and(_T_12718, _T_12721) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12723 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12724 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12725 = eq(_T_12724, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12726 = and(_T_12723, _T_12725) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12727 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12728 = eq(_T_12727, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12729 = or(_T_12728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12730 = and(_T_12726, _T_12729) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12731 = or(_T_12722, _T_12730) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][11] <= _T_12731 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12732 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12733 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12734 = eq(_T_12733, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12735 = and(_T_12732, _T_12734) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12736 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12737 = eq(_T_12736, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12738 = or(_T_12737, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12739 = and(_T_12735, _T_12738) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12740 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12741 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12742 = eq(_T_12741, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12743 = and(_T_12740, _T_12742) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12744 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12745 = eq(_T_12744, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12746 = or(_T_12745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12747 = and(_T_12743, _T_12746) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12748 = or(_T_12739, _T_12747) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][12] <= _T_12748 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12749 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12750 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12751 = eq(_T_12750, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12752 = and(_T_12749, _T_12751) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12753 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12754 = eq(_T_12753, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12755 = or(_T_12754, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12756 = and(_T_12752, _T_12755) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12757 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12758 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12759 = eq(_T_12758, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12760 = and(_T_12757, _T_12759) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12761 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12762 = eq(_T_12761, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12763 = or(_T_12762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12764 = and(_T_12760, _T_12763) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12765 = or(_T_12756, _T_12764) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][13] <= _T_12765 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12766 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12767 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12768 = eq(_T_12767, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12769 = and(_T_12766, _T_12768) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12770 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12771 = eq(_T_12770, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12772 = or(_T_12771, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12773 = and(_T_12769, _T_12772) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12774 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12775 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12776 = eq(_T_12775, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12777 = and(_T_12774, _T_12776) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12778 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12779 = eq(_T_12778, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12780 = or(_T_12779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12781 = and(_T_12777, _T_12780) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12782 = or(_T_12773, _T_12781) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][14] <= _T_12782 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12783 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12784 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12785 = eq(_T_12784, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12786 = and(_T_12783, _T_12785) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12787 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12788 = eq(_T_12787, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12789 = or(_T_12788, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12790 = and(_T_12786, _T_12789) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12791 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12792 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12793 = eq(_T_12792, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12794 = and(_T_12791, _T_12793) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12795 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12796 = eq(_T_12795, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12797 = or(_T_12796, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12798 = and(_T_12794, _T_12797) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12799 = or(_T_12790, _T_12798) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][5][15] <= _T_12799 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12800 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12801 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12802 = eq(_T_12801, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12803 = and(_T_12800, _T_12802) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12804 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12805 = eq(_T_12804, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12806 = or(_T_12805, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12807 = and(_T_12803, _T_12806) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12808 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12809 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12810 = eq(_T_12809, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12811 = and(_T_12808, _T_12810) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12812 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12813 = eq(_T_12812, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12814 = or(_T_12813, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12815 = and(_T_12811, _T_12814) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12816 = or(_T_12807, _T_12815) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][0] <= _T_12816 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12817 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12818 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12819 = eq(_T_12818, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12820 = and(_T_12817, _T_12819) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12821 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12822 = eq(_T_12821, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12823 = or(_T_12822, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12824 = and(_T_12820, _T_12823) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12825 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12826 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12827 = eq(_T_12826, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12828 = and(_T_12825, _T_12827) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12829 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12830 = eq(_T_12829, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12831 = or(_T_12830, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12832 = and(_T_12828, _T_12831) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12833 = or(_T_12824, _T_12832) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][1] <= _T_12833 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12834 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12835 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12836 = eq(_T_12835, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12837 = and(_T_12834, _T_12836) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12838 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12839 = eq(_T_12838, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12840 = or(_T_12839, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12841 = and(_T_12837, _T_12840) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12842 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12843 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12844 = eq(_T_12843, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12845 = and(_T_12842, _T_12844) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12846 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12847 = eq(_T_12846, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12848 = or(_T_12847, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12849 = and(_T_12845, _T_12848) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12850 = or(_T_12841, _T_12849) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][2] <= _T_12850 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12851 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12852 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12853 = eq(_T_12852, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12854 = and(_T_12851, _T_12853) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12855 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12856 = eq(_T_12855, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12857 = or(_T_12856, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12858 = and(_T_12854, _T_12857) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12859 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12860 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12861 = eq(_T_12860, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12862 = and(_T_12859, _T_12861) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12863 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12864 = eq(_T_12863, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12865 = or(_T_12864, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12866 = and(_T_12862, _T_12865) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12867 = or(_T_12858, _T_12866) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][3] <= _T_12867 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12868 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12869 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12870 = eq(_T_12869, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12871 = and(_T_12868, _T_12870) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12872 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12873 = eq(_T_12872, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12874 = or(_T_12873, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12875 = and(_T_12871, _T_12874) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12876 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12877 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12878 = eq(_T_12877, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12879 = and(_T_12876, _T_12878) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12880 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12881 = eq(_T_12880, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12882 = or(_T_12881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12883 = and(_T_12879, _T_12882) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12884 = or(_T_12875, _T_12883) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][4] <= _T_12884 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12885 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12886 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12887 = eq(_T_12886, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12888 = and(_T_12885, _T_12887) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12889 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12890 = eq(_T_12889, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12891 = or(_T_12890, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12892 = and(_T_12888, _T_12891) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12893 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12894 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12895 = eq(_T_12894, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12896 = and(_T_12893, _T_12895) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12897 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12898 = eq(_T_12897, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12899 = or(_T_12898, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12900 = and(_T_12896, _T_12899) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12901 = or(_T_12892, _T_12900) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][5] <= _T_12901 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12902 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12903 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12904 = eq(_T_12903, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12905 = and(_T_12902, _T_12904) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12906 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12907 = eq(_T_12906, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12908 = or(_T_12907, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12909 = and(_T_12905, _T_12908) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12910 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12911 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12912 = eq(_T_12911, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12913 = and(_T_12910, _T_12912) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12914 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12915 = eq(_T_12914, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12916 = or(_T_12915, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12917 = and(_T_12913, _T_12916) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12918 = or(_T_12909, _T_12917) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][6] <= _T_12918 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12919 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12920 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12921 = eq(_T_12920, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12922 = and(_T_12919, _T_12921) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12923 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12924 = eq(_T_12923, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12925 = or(_T_12924, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12926 = and(_T_12922, _T_12925) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12927 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12928 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12929 = eq(_T_12928, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12930 = and(_T_12927, _T_12929) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12931 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12932 = eq(_T_12931, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12933 = or(_T_12932, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12934 = and(_T_12930, _T_12933) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12935 = or(_T_12926, _T_12934) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][7] <= _T_12935 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12936 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12937 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12938 = eq(_T_12937, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12939 = and(_T_12936, _T_12938) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12940 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12941 = eq(_T_12940, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12942 = or(_T_12941, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12943 = and(_T_12939, _T_12942) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12944 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12945 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12946 = eq(_T_12945, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12947 = and(_T_12944, _T_12946) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12948 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12949 = eq(_T_12948, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12950 = or(_T_12949, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12951 = and(_T_12947, _T_12950) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12952 = or(_T_12943, _T_12951) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][8] <= _T_12952 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12953 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12954 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12955 = eq(_T_12954, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12956 = and(_T_12953, _T_12955) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12957 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12958 = eq(_T_12957, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12959 = or(_T_12958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12960 = and(_T_12956, _T_12959) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12961 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12962 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12963 = eq(_T_12962, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12964 = and(_T_12961, _T_12963) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12965 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12966 = eq(_T_12965, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12967 = or(_T_12966, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12968 = and(_T_12964, _T_12967) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12969 = or(_T_12960, _T_12968) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][9] <= _T_12969 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12970 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12971 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12972 = eq(_T_12971, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12973 = and(_T_12970, _T_12972) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12974 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12975 = eq(_T_12974, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12976 = or(_T_12975, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12977 = and(_T_12973, _T_12976) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12978 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12979 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12980 = eq(_T_12979, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12981 = and(_T_12978, _T_12980) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12982 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_12983 = eq(_T_12982, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_12984 = or(_T_12983, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_12985 = and(_T_12981, _T_12984) @[el2_ifu_bp_ctl.scala 461:87] + node _T_12986 = or(_T_12977, _T_12985) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][10] <= _T_12986 @[el2_ifu_bp_ctl.scala 460:27] + node _T_12987 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_12988 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_12989 = eq(_T_12988, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_12990 = and(_T_12987, _T_12989) @[el2_ifu_bp_ctl.scala 460:45] + node _T_12991 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_12992 = eq(_T_12991, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_12993 = or(_T_12992, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_12994 = and(_T_12990, _T_12993) @[el2_ifu_bp_ctl.scala 460:110] + node _T_12995 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_12996 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_12997 = eq(_T_12996, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_12998 = and(_T_12995, _T_12997) @[el2_ifu_bp_ctl.scala 461:22] + node _T_12999 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13000 = eq(_T_12999, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13001 = or(_T_13000, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13002 = and(_T_12998, _T_13001) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13003 = or(_T_12994, _T_13002) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][11] <= _T_13003 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13004 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13005 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13006 = eq(_T_13005, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13007 = and(_T_13004, _T_13006) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13008 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13009 = eq(_T_13008, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13010 = or(_T_13009, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13011 = and(_T_13007, _T_13010) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13012 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13013 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13014 = eq(_T_13013, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13015 = and(_T_13012, _T_13014) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13016 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13017 = eq(_T_13016, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13018 = or(_T_13017, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13019 = and(_T_13015, _T_13018) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13020 = or(_T_13011, _T_13019) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][12] <= _T_13020 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13021 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13022 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13023 = eq(_T_13022, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13024 = and(_T_13021, _T_13023) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13025 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13026 = eq(_T_13025, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13027 = or(_T_13026, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13028 = and(_T_13024, _T_13027) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13029 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13030 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13031 = eq(_T_13030, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13032 = and(_T_13029, _T_13031) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13033 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13034 = eq(_T_13033, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13035 = or(_T_13034, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13036 = and(_T_13032, _T_13035) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13037 = or(_T_13028, _T_13036) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][13] <= _T_13037 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13038 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13039 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13040 = eq(_T_13039, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13041 = and(_T_13038, _T_13040) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13042 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13043 = eq(_T_13042, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13044 = or(_T_13043, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13045 = and(_T_13041, _T_13044) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13046 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13047 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13048 = eq(_T_13047, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13049 = and(_T_13046, _T_13048) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13050 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13051 = eq(_T_13050, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13052 = or(_T_13051, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13053 = and(_T_13049, _T_13052) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13054 = or(_T_13045, _T_13053) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][14] <= _T_13054 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13055 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13056 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13057 = eq(_T_13056, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13058 = and(_T_13055, _T_13057) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13059 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13060 = eq(_T_13059, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13061 = or(_T_13060, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13062 = and(_T_13058, _T_13061) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13063 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13064 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13065 = eq(_T_13064, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13066 = and(_T_13063, _T_13065) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13067 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13068 = eq(_T_13067, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13069 = or(_T_13068, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13070 = and(_T_13066, _T_13069) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13071 = or(_T_13062, _T_13070) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][6][15] <= _T_13071 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13072 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13073 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13074 = eq(_T_13073, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13075 = and(_T_13072, _T_13074) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13076 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13077 = eq(_T_13076, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13078 = or(_T_13077, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13079 = and(_T_13075, _T_13078) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13080 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13081 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13082 = eq(_T_13081, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13083 = and(_T_13080, _T_13082) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13084 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13085 = eq(_T_13084, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13086 = or(_T_13085, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13087 = and(_T_13083, _T_13086) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13088 = or(_T_13079, _T_13087) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][0] <= _T_13088 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13089 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13090 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13091 = eq(_T_13090, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13092 = and(_T_13089, _T_13091) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13093 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13094 = eq(_T_13093, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13095 = or(_T_13094, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13096 = and(_T_13092, _T_13095) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13097 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13098 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13099 = eq(_T_13098, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13100 = and(_T_13097, _T_13099) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13101 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13102 = eq(_T_13101, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13103 = or(_T_13102, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13104 = and(_T_13100, _T_13103) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13105 = or(_T_13096, _T_13104) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][1] <= _T_13105 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13106 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13107 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13108 = eq(_T_13107, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13109 = and(_T_13106, _T_13108) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13110 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13111 = eq(_T_13110, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13112 = or(_T_13111, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13113 = and(_T_13109, _T_13112) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13114 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13115 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13116 = eq(_T_13115, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13117 = and(_T_13114, _T_13116) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13118 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13119 = eq(_T_13118, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13120 = or(_T_13119, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13121 = and(_T_13117, _T_13120) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13122 = or(_T_13113, _T_13121) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][2] <= _T_13122 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13123 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13124 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13125 = eq(_T_13124, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13126 = and(_T_13123, _T_13125) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13127 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13128 = eq(_T_13127, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13129 = or(_T_13128, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13130 = and(_T_13126, _T_13129) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13131 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13132 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13133 = eq(_T_13132, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13134 = and(_T_13131, _T_13133) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13135 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13136 = eq(_T_13135, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13137 = or(_T_13136, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13138 = and(_T_13134, _T_13137) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13139 = or(_T_13130, _T_13138) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][3] <= _T_13139 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13140 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13141 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13142 = eq(_T_13141, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13143 = and(_T_13140, _T_13142) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13144 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13145 = eq(_T_13144, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13146 = or(_T_13145, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13147 = and(_T_13143, _T_13146) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13148 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13149 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13150 = eq(_T_13149, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13151 = and(_T_13148, _T_13150) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13152 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13153 = eq(_T_13152, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13154 = or(_T_13153, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13155 = and(_T_13151, _T_13154) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13156 = or(_T_13147, _T_13155) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][4] <= _T_13156 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13157 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13158 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13159 = eq(_T_13158, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13160 = and(_T_13157, _T_13159) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13161 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13162 = eq(_T_13161, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13163 = or(_T_13162, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13164 = and(_T_13160, _T_13163) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13165 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13166 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13167 = eq(_T_13166, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13168 = and(_T_13165, _T_13167) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13169 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13170 = eq(_T_13169, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13171 = or(_T_13170, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13172 = and(_T_13168, _T_13171) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13173 = or(_T_13164, _T_13172) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][5] <= _T_13173 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13174 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13175 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13176 = eq(_T_13175, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13177 = and(_T_13174, _T_13176) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13178 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13179 = eq(_T_13178, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13180 = or(_T_13179, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13181 = and(_T_13177, _T_13180) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13182 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13183 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13184 = eq(_T_13183, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13185 = and(_T_13182, _T_13184) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13186 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13187 = eq(_T_13186, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13188 = or(_T_13187, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13189 = and(_T_13185, _T_13188) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13190 = or(_T_13181, _T_13189) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][6] <= _T_13190 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13191 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13192 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13193 = eq(_T_13192, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13194 = and(_T_13191, _T_13193) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13195 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13196 = eq(_T_13195, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13197 = or(_T_13196, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13198 = and(_T_13194, _T_13197) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13199 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13200 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13201 = eq(_T_13200, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13202 = and(_T_13199, _T_13201) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13203 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13204 = eq(_T_13203, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13205 = or(_T_13204, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13206 = and(_T_13202, _T_13205) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13207 = or(_T_13198, _T_13206) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][7] <= _T_13207 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13208 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13209 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13210 = eq(_T_13209, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13211 = and(_T_13208, _T_13210) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13212 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13213 = eq(_T_13212, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13214 = or(_T_13213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13215 = and(_T_13211, _T_13214) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13216 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13217 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13218 = eq(_T_13217, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13219 = and(_T_13216, _T_13218) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13220 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13221 = eq(_T_13220, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13222 = or(_T_13221, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13223 = and(_T_13219, _T_13222) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13224 = or(_T_13215, _T_13223) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][8] <= _T_13224 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13225 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13226 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13227 = eq(_T_13226, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13228 = and(_T_13225, _T_13227) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13229 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13230 = eq(_T_13229, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13231 = or(_T_13230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13232 = and(_T_13228, _T_13231) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13233 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13234 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13235 = eq(_T_13234, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13236 = and(_T_13233, _T_13235) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13237 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13238 = eq(_T_13237, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13239 = or(_T_13238, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13240 = and(_T_13236, _T_13239) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13241 = or(_T_13232, _T_13240) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][9] <= _T_13241 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13242 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13243 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13244 = eq(_T_13243, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13245 = and(_T_13242, _T_13244) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13246 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13247 = eq(_T_13246, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13248 = or(_T_13247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13249 = and(_T_13245, _T_13248) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13250 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13251 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13252 = eq(_T_13251, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13253 = and(_T_13250, _T_13252) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13254 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13255 = eq(_T_13254, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13256 = or(_T_13255, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13257 = and(_T_13253, _T_13256) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13258 = or(_T_13249, _T_13257) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][10] <= _T_13258 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13259 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13260 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13261 = eq(_T_13260, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13262 = and(_T_13259, _T_13261) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13263 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13264 = eq(_T_13263, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13265 = or(_T_13264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13266 = and(_T_13262, _T_13265) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13267 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13268 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13269 = eq(_T_13268, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13270 = and(_T_13267, _T_13269) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13271 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13272 = eq(_T_13271, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13273 = or(_T_13272, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13274 = and(_T_13270, _T_13273) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13275 = or(_T_13266, _T_13274) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][11] <= _T_13275 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13276 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13277 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13278 = eq(_T_13277, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13279 = and(_T_13276, _T_13278) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13280 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13281 = eq(_T_13280, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13282 = or(_T_13281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13283 = and(_T_13279, _T_13282) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13284 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13285 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13286 = eq(_T_13285, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13287 = and(_T_13284, _T_13286) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13288 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13289 = eq(_T_13288, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13290 = or(_T_13289, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13291 = and(_T_13287, _T_13290) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13292 = or(_T_13283, _T_13291) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][12] <= _T_13292 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13293 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13294 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13295 = eq(_T_13294, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13296 = and(_T_13293, _T_13295) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13297 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13298 = eq(_T_13297, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13299 = or(_T_13298, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13300 = and(_T_13296, _T_13299) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13301 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13302 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13303 = eq(_T_13302, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13304 = and(_T_13301, _T_13303) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13305 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13306 = eq(_T_13305, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13307 = or(_T_13306, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13308 = and(_T_13304, _T_13307) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13309 = or(_T_13300, _T_13308) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][13] <= _T_13309 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13310 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13311 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13312 = eq(_T_13311, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13313 = and(_T_13310, _T_13312) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13314 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13315 = eq(_T_13314, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13316 = or(_T_13315, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13317 = and(_T_13313, _T_13316) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13318 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13319 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13320 = eq(_T_13319, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13321 = and(_T_13318, _T_13320) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13322 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13323 = eq(_T_13322, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13324 = or(_T_13323, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13325 = and(_T_13321, _T_13324) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13326 = or(_T_13317, _T_13325) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][14] <= _T_13326 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13327 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13328 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13329 = eq(_T_13328, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13330 = and(_T_13327, _T_13329) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13331 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13332 = eq(_T_13331, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13333 = or(_T_13332, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13334 = and(_T_13330, _T_13333) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13335 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13336 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13337 = eq(_T_13336, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13338 = and(_T_13335, _T_13337) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13339 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13340 = eq(_T_13339, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13341 = or(_T_13340, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13342 = and(_T_13338, _T_13341) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13343 = or(_T_13334, _T_13342) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][7][15] <= _T_13343 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13344 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13345 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13346 = eq(_T_13345, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13347 = and(_T_13344, _T_13346) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13348 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13349 = eq(_T_13348, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13350 = or(_T_13349, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13351 = and(_T_13347, _T_13350) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13352 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13353 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13354 = eq(_T_13353, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13355 = and(_T_13352, _T_13354) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13356 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13357 = eq(_T_13356, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13358 = or(_T_13357, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13359 = and(_T_13355, _T_13358) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13360 = or(_T_13351, _T_13359) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][0] <= _T_13360 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13361 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13362 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13363 = eq(_T_13362, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13364 = and(_T_13361, _T_13363) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13365 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13366 = eq(_T_13365, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13367 = or(_T_13366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13368 = and(_T_13364, _T_13367) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13369 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13370 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13371 = eq(_T_13370, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13372 = and(_T_13369, _T_13371) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13373 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13374 = eq(_T_13373, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13375 = or(_T_13374, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13376 = and(_T_13372, _T_13375) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13377 = or(_T_13368, _T_13376) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][1] <= _T_13377 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13378 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13379 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13380 = eq(_T_13379, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13381 = and(_T_13378, _T_13380) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13382 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13383 = eq(_T_13382, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13384 = or(_T_13383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13385 = and(_T_13381, _T_13384) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13386 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13387 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13388 = eq(_T_13387, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13389 = and(_T_13386, _T_13388) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13390 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13391 = eq(_T_13390, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13392 = or(_T_13391, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13393 = and(_T_13389, _T_13392) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13394 = or(_T_13385, _T_13393) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][2] <= _T_13394 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13395 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13396 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13397 = eq(_T_13396, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13398 = and(_T_13395, _T_13397) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13399 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13400 = eq(_T_13399, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13401 = or(_T_13400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13402 = and(_T_13398, _T_13401) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13403 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13404 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13405 = eq(_T_13404, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13406 = and(_T_13403, _T_13405) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13407 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13408 = eq(_T_13407, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13409 = or(_T_13408, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13410 = and(_T_13406, _T_13409) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13411 = or(_T_13402, _T_13410) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][3] <= _T_13411 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13412 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13413 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13414 = eq(_T_13413, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13415 = and(_T_13412, _T_13414) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13416 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13417 = eq(_T_13416, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13418 = or(_T_13417, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13419 = and(_T_13415, _T_13418) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13420 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13421 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13422 = eq(_T_13421, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13423 = and(_T_13420, _T_13422) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13424 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13425 = eq(_T_13424, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13426 = or(_T_13425, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13427 = and(_T_13423, _T_13426) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13428 = or(_T_13419, _T_13427) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][4] <= _T_13428 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13429 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13430 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13431 = eq(_T_13430, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13432 = and(_T_13429, _T_13431) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13433 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13434 = eq(_T_13433, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13435 = or(_T_13434, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13436 = and(_T_13432, _T_13435) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13437 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13438 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13439 = eq(_T_13438, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13440 = and(_T_13437, _T_13439) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13441 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13442 = eq(_T_13441, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13443 = or(_T_13442, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13444 = and(_T_13440, _T_13443) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13445 = or(_T_13436, _T_13444) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][5] <= _T_13445 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13446 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13447 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13448 = eq(_T_13447, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13449 = and(_T_13446, _T_13448) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13450 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13451 = eq(_T_13450, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13452 = or(_T_13451, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13453 = and(_T_13449, _T_13452) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13454 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13455 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13456 = eq(_T_13455, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13457 = and(_T_13454, _T_13456) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13458 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13459 = eq(_T_13458, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13460 = or(_T_13459, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13461 = and(_T_13457, _T_13460) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13462 = or(_T_13453, _T_13461) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][6] <= _T_13462 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13463 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13464 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13465 = eq(_T_13464, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13466 = and(_T_13463, _T_13465) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13467 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13468 = eq(_T_13467, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13469 = or(_T_13468, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13470 = and(_T_13466, _T_13469) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13471 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13472 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13473 = eq(_T_13472, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13474 = and(_T_13471, _T_13473) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13475 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13476 = eq(_T_13475, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13477 = or(_T_13476, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13478 = and(_T_13474, _T_13477) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13479 = or(_T_13470, _T_13478) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][7] <= _T_13479 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13480 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13481 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13482 = eq(_T_13481, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13483 = and(_T_13480, _T_13482) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13484 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13485 = eq(_T_13484, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13486 = or(_T_13485, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13487 = and(_T_13483, _T_13486) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13488 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13489 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13490 = eq(_T_13489, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13491 = and(_T_13488, _T_13490) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13492 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13493 = eq(_T_13492, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13494 = or(_T_13493, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13495 = and(_T_13491, _T_13494) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13496 = or(_T_13487, _T_13495) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][8] <= _T_13496 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13497 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13498 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13499 = eq(_T_13498, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13500 = and(_T_13497, _T_13499) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13501 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13502 = eq(_T_13501, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13503 = or(_T_13502, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13504 = and(_T_13500, _T_13503) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13505 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13506 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13507 = eq(_T_13506, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13508 = and(_T_13505, _T_13507) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13509 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13510 = eq(_T_13509, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13511 = or(_T_13510, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13512 = and(_T_13508, _T_13511) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13513 = or(_T_13504, _T_13512) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][9] <= _T_13513 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13514 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13515 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13516 = eq(_T_13515, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13517 = and(_T_13514, _T_13516) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13518 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13519 = eq(_T_13518, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13520 = or(_T_13519, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13521 = and(_T_13517, _T_13520) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13522 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13523 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13524 = eq(_T_13523, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13525 = and(_T_13522, _T_13524) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13526 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13527 = eq(_T_13526, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13528 = or(_T_13527, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13529 = and(_T_13525, _T_13528) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13530 = or(_T_13521, _T_13529) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][10] <= _T_13530 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13531 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13532 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13533 = eq(_T_13532, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13534 = and(_T_13531, _T_13533) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13535 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13536 = eq(_T_13535, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13537 = or(_T_13536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13538 = and(_T_13534, _T_13537) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13539 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13540 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13541 = eq(_T_13540, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13542 = and(_T_13539, _T_13541) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13543 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13544 = eq(_T_13543, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13545 = or(_T_13544, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13546 = and(_T_13542, _T_13545) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13547 = or(_T_13538, _T_13546) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][11] <= _T_13547 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13548 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13549 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13550 = eq(_T_13549, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13551 = and(_T_13548, _T_13550) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13552 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13553 = eq(_T_13552, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13554 = or(_T_13553, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13555 = and(_T_13551, _T_13554) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13556 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13557 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13558 = eq(_T_13557, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13559 = and(_T_13556, _T_13558) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13560 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13561 = eq(_T_13560, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13562 = or(_T_13561, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13563 = and(_T_13559, _T_13562) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13564 = or(_T_13555, _T_13563) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][12] <= _T_13564 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13565 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13566 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13567 = eq(_T_13566, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13568 = and(_T_13565, _T_13567) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13569 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13570 = eq(_T_13569, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13571 = or(_T_13570, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13572 = and(_T_13568, _T_13571) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13573 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13574 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13575 = eq(_T_13574, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13576 = and(_T_13573, _T_13575) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13577 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13578 = eq(_T_13577, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13579 = or(_T_13578, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13580 = and(_T_13576, _T_13579) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13581 = or(_T_13572, _T_13580) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][13] <= _T_13581 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13582 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13583 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13584 = eq(_T_13583, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13585 = and(_T_13582, _T_13584) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13586 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13587 = eq(_T_13586, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13588 = or(_T_13587, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13589 = and(_T_13585, _T_13588) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13590 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13591 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13592 = eq(_T_13591, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13593 = and(_T_13590, _T_13592) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13594 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13595 = eq(_T_13594, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13596 = or(_T_13595, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13597 = and(_T_13593, _T_13596) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13598 = or(_T_13589, _T_13597) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][14] <= _T_13598 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13599 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13600 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13601 = eq(_T_13600, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13602 = and(_T_13599, _T_13601) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13603 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13604 = eq(_T_13603, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13605 = or(_T_13604, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13606 = and(_T_13602, _T_13605) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13607 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13608 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13609 = eq(_T_13608, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13610 = and(_T_13607, _T_13609) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13611 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13612 = eq(_T_13611, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13613 = or(_T_13612, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13614 = and(_T_13610, _T_13613) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13615 = or(_T_13606, _T_13614) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][8][15] <= _T_13615 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13616 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13617 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13618 = eq(_T_13617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13619 = and(_T_13616, _T_13618) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13620 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13621 = eq(_T_13620, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13622 = or(_T_13621, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13623 = and(_T_13619, _T_13622) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13624 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13625 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13626 = eq(_T_13625, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13627 = and(_T_13624, _T_13626) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13628 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13629 = eq(_T_13628, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13630 = or(_T_13629, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13631 = and(_T_13627, _T_13630) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13632 = or(_T_13623, _T_13631) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][0] <= _T_13632 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13633 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13634 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13635 = eq(_T_13634, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13636 = and(_T_13633, _T_13635) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13637 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13638 = eq(_T_13637, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13639 = or(_T_13638, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13640 = and(_T_13636, _T_13639) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13641 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13642 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13643 = eq(_T_13642, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13644 = and(_T_13641, _T_13643) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13645 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13646 = eq(_T_13645, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13647 = or(_T_13646, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13648 = and(_T_13644, _T_13647) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13649 = or(_T_13640, _T_13648) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][1] <= _T_13649 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13650 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13651 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13652 = eq(_T_13651, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13653 = and(_T_13650, _T_13652) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13654 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13655 = eq(_T_13654, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13656 = or(_T_13655, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13657 = and(_T_13653, _T_13656) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13658 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13659 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13660 = eq(_T_13659, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13661 = and(_T_13658, _T_13660) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13662 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13663 = eq(_T_13662, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13664 = or(_T_13663, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13665 = and(_T_13661, _T_13664) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13666 = or(_T_13657, _T_13665) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][2] <= _T_13666 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13667 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13668 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13669 = eq(_T_13668, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13670 = and(_T_13667, _T_13669) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13671 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13672 = eq(_T_13671, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13673 = or(_T_13672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13674 = and(_T_13670, _T_13673) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13675 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13676 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13677 = eq(_T_13676, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13678 = and(_T_13675, _T_13677) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13679 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13680 = eq(_T_13679, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13681 = or(_T_13680, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13682 = and(_T_13678, _T_13681) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13683 = or(_T_13674, _T_13682) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][3] <= _T_13683 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13684 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13685 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13686 = eq(_T_13685, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13687 = and(_T_13684, _T_13686) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13688 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13689 = eq(_T_13688, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13690 = or(_T_13689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13691 = and(_T_13687, _T_13690) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13692 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13693 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13694 = eq(_T_13693, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13695 = and(_T_13692, _T_13694) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13696 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13697 = eq(_T_13696, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13698 = or(_T_13697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13699 = and(_T_13695, _T_13698) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13700 = or(_T_13691, _T_13699) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][4] <= _T_13700 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13701 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13702 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13703 = eq(_T_13702, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13704 = and(_T_13701, _T_13703) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13705 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13706 = eq(_T_13705, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13707 = or(_T_13706, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13708 = and(_T_13704, _T_13707) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13709 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13710 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13711 = eq(_T_13710, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13712 = and(_T_13709, _T_13711) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13713 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13714 = eq(_T_13713, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13715 = or(_T_13714, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13716 = and(_T_13712, _T_13715) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13717 = or(_T_13708, _T_13716) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][5] <= _T_13717 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13718 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13719 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13720 = eq(_T_13719, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13721 = and(_T_13718, _T_13720) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13722 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13723 = eq(_T_13722, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13724 = or(_T_13723, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13725 = and(_T_13721, _T_13724) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13726 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13727 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13728 = eq(_T_13727, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13729 = and(_T_13726, _T_13728) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13730 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13731 = eq(_T_13730, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13732 = or(_T_13731, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13733 = and(_T_13729, _T_13732) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13734 = or(_T_13725, _T_13733) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][6] <= _T_13734 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13735 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13736 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13737 = eq(_T_13736, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13738 = and(_T_13735, _T_13737) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13739 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13740 = eq(_T_13739, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13741 = or(_T_13740, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13742 = and(_T_13738, _T_13741) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13743 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13744 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13745 = eq(_T_13744, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13746 = and(_T_13743, _T_13745) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13747 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13748 = eq(_T_13747, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13749 = or(_T_13748, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13750 = and(_T_13746, _T_13749) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13751 = or(_T_13742, _T_13750) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][7] <= _T_13751 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13752 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13753 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13754 = eq(_T_13753, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13755 = and(_T_13752, _T_13754) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13756 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13757 = eq(_T_13756, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13758 = or(_T_13757, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13759 = and(_T_13755, _T_13758) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13760 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13761 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13762 = eq(_T_13761, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13763 = and(_T_13760, _T_13762) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13764 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13765 = eq(_T_13764, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13766 = or(_T_13765, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13767 = and(_T_13763, _T_13766) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13768 = or(_T_13759, _T_13767) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][8] <= _T_13768 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13769 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13770 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13771 = eq(_T_13770, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13772 = and(_T_13769, _T_13771) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13773 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13774 = eq(_T_13773, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13775 = or(_T_13774, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13776 = and(_T_13772, _T_13775) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13777 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13778 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13779 = eq(_T_13778, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13780 = and(_T_13777, _T_13779) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13781 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13782 = eq(_T_13781, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13783 = or(_T_13782, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13784 = and(_T_13780, _T_13783) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13785 = or(_T_13776, _T_13784) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][9] <= _T_13785 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13786 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13787 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13788 = eq(_T_13787, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13789 = and(_T_13786, _T_13788) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13790 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13791 = eq(_T_13790, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13792 = or(_T_13791, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13793 = and(_T_13789, _T_13792) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13794 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13795 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13796 = eq(_T_13795, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13797 = and(_T_13794, _T_13796) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13798 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13799 = eq(_T_13798, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13800 = or(_T_13799, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13801 = and(_T_13797, _T_13800) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13802 = or(_T_13793, _T_13801) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][10] <= _T_13802 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13803 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13804 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13805 = eq(_T_13804, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13806 = and(_T_13803, _T_13805) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13807 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13808 = eq(_T_13807, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13809 = or(_T_13808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13810 = and(_T_13806, _T_13809) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13811 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13812 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13813 = eq(_T_13812, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13814 = and(_T_13811, _T_13813) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13815 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13816 = eq(_T_13815, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13817 = or(_T_13816, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13818 = and(_T_13814, _T_13817) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13819 = or(_T_13810, _T_13818) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][11] <= _T_13819 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13820 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13821 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13822 = eq(_T_13821, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13823 = and(_T_13820, _T_13822) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13824 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13825 = eq(_T_13824, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13826 = or(_T_13825, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13827 = and(_T_13823, _T_13826) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13828 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13829 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13830 = eq(_T_13829, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13831 = and(_T_13828, _T_13830) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13832 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13833 = eq(_T_13832, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13834 = or(_T_13833, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13835 = and(_T_13831, _T_13834) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13836 = or(_T_13827, _T_13835) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][12] <= _T_13836 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13837 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13838 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13839 = eq(_T_13838, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13840 = and(_T_13837, _T_13839) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13841 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13842 = eq(_T_13841, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13843 = or(_T_13842, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13844 = and(_T_13840, _T_13843) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13845 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13846 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13847 = eq(_T_13846, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13848 = and(_T_13845, _T_13847) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13849 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13850 = eq(_T_13849, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13851 = or(_T_13850, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13852 = and(_T_13848, _T_13851) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13853 = or(_T_13844, _T_13852) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][13] <= _T_13853 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13854 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13855 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13856 = eq(_T_13855, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13857 = and(_T_13854, _T_13856) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13858 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13859 = eq(_T_13858, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13860 = or(_T_13859, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13861 = and(_T_13857, _T_13860) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13862 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13863 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13864 = eq(_T_13863, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13865 = and(_T_13862, _T_13864) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13866 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13867 = eq(_T_13866, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13868 = or(_T_13867, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13869 = and(_T_13865, _T_13868) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13870 = or(_T_13861, _T_13869) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][14] <= _T_13870 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13871 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13872 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13873 = eq(_T_13872, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13874 = and(_T_13871, _T_13873) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13875 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13876 = eq(_T_13875, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13877 = or(_T_13876, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13878 = and(_T_13874, _T_13877) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13879 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13880 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13881 = eq(_T_13880, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13882 = and(_T_13879, _T_13881) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13883 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13884 = eq(_T_13883, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13885 = or(_T_13884, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13886 = and(_T_13882, _T_13885) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13887 = or(_T_13878, _T_13886) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][9][15] <= _T_13887 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13888 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13889 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13890 = eq(_T_13889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13891 = and(_T_13888, _T_13890) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13892 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13893 = eq(_T_13892, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13894 = or(_T_13893, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13895 = and(_T_13891, _T_13894) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13896 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13897 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13898 = eq(_T_13897, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13899 = and(_T_13896, _T_13898) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13900 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13901 = eq(_T_13900, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13902 = or(_T_13901, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13903 = and(_T_13899, _T_13902) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13904 = or(_T_13895, _T_13903) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][0] <= _T_13904 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13905 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13906 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13907 = eq(_T_13906, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13908 = and(_T_13905, _T_13907) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13909 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13910 = eq(_T_13909, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13911 = or(_T_13910, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13912 = and(_T_13908, _T_13911) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13913 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13914 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13915 = eq(_T_13914, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13916 = and(_T_13913, _T_13915) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13917 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13918 = eq(_T_13917, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13919 = or(_T_13918, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13920 = and(_T_13916, _T_13919) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13921 = or(_T_13912, _T_13920) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][1] <= _T_13921 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13922 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13923 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13924 = eq(_T_13923, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13925 = and(_T_13922, _T_13924) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13926 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13927 = eq(_T_13926, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13928 = or(_T_13927, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13929 = and(_T_13925, _T_13928) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13930 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13931 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13932 = eq(_T_13931, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13933 = and(_T_13930, _T_13932) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13934 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13935 = eq(_T_13934, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13936 = or(_T_13935, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13937 = and(_T_13933, _T_13936) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13938 = or(_T_13929, _T_13937) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][2] <= _T_13938 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13939 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13940 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13941 = eq(_T_13940, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13942 = and(_T_13939, _T_13941) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13943 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13944 = eq(_T_13943, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13945 = or(_T_13944, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13946 = and(_T_13942, _T_13945) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13947 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13948 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13949 = eq(_T_13948, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13950 = and(_T_13947, _T_13949) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13951 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13952 = eq(_T_13951, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13953 = or(_T_13952, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13954 = and(_T_13950, _T_13953) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13955 = or(_T_13946, _T_13954) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][3] <= _T_13955 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13956 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13957 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13958 = eq(_T_13957, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13959 = and(_T_13956, _T_13958) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13960 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13961 = eq(_T_13960, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13962 = or(_T_13961, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13963 = and(_T_13959, _T_13962) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13964 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13965 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13966 = eq(_T_13965, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13967 = and(_T_13964, _T_13966) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13968 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13969 = eq(_T_13968, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13970 = or(_T_13969, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13971 = and(_T_13967, _T_13970) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13972 = or(_T_13963, _T_13971) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][4] <= _T_13972 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13973 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13974 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13975 = eq(_T_13974, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13976 = and(_T_13973, _T_13975) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13977 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13978 = eq(_T_13977, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13979 = or(_T_13978, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13980 = and(_T_13976, _T_13979) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13981 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13982 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_13983 = eq(_T_13982, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_13984 = and(_T_13981, _T_13983) @[el2_ifu_bp_ctl.scala 461:22] + node _T_13985 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_13986 = eq(_T_13985, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_13987 = or(_T_13986, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_13988 = and(_T_13984, _T_13987) @[el2_ifu_bp_ctl.scala 461:87] + node _T_13989 = or(_T_13980, _T_13988) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][5] <= _T_13989 @[el2_ifu_bp_ctl.scala 460:27] + node _T_13990 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_13991 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_13992 = eq(_T_13991, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_13993 = and(_T_13990, _T_13992) @[el2_ifu_bp_ctl.scala 460:45] + node _T_13994 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_13995 = eq(_T_13994, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_13996 = or(_T_13995, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_13997 = and(_T_13993, _T_13996) @[el2_ifu_bp_ctl.scala 460:110] + node _T_13998 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_13999 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14000 = eq(_T_13999, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14001 = and(_T_13998, _T_14000) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14002 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14003 = eq(_T_14002, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14004 = or(_T_14003, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14005 = and(_T_14001, _T_14004) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14006 = or(_T_13997, _T_14005) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][6] <= _T_14006 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14007 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14008 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14009 = eq(_T_14008, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14010 = and(_T_14007, _T_14009) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14011 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14012 = eq(_T_14011, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14013 = or(_T_14012, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14014 = and(_T_14010, _T_14013) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14015 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14016 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14017 = eq(_T_14016, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14018 = and(_T_14015, _T_14017) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14019 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14020 = eq(_T_14019, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14021 = or(_T_14020, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14022 = and(_T_14018, _T_14021) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14023 = or(_T_14014, _T_14022) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][7] <= _T_14023 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14024 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14025 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14026 = eq(_T_14025, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14027 = and(_T_14024, _T_14026) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14028 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14029 = eq(_T_14028, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14030 = or(_T_14029, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14031 = and(_T_14027, _T_14030) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14032 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14033 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14034 = eq(_T_14033, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14035 = and(_T_14032, _T_14034) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14036 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14037 = eq(_T_14036, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14038 = or(_T_14037, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14039 = and(_T_14035, _T_14038) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14040 = or(_T_14031, _T_14039) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][8] <= _T_14040 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14041 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14042 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14043 = eq(_T_14042, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14044 = and(_T_14041, _T_14043) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14045 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14046 = eq(_T_14045, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14047 = or(_T_14046, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14048 = and(_T_14044, _T_14047) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14049 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14050 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14051 = eq(_T_14050, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14052 = and(_T_14049, _T_14051) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14053 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14054 = eq(_T_14053, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14055 = or(_T_14054, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14056 = and(_T_14052, _T_14055) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14057 = or(_T_14048, _T_14056) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][9] <= _T_14057 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14058 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14059 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14060 = eq(_T_14059, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14061 = and(_T_14058, _T_14060) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14062 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14063 = eq(_T_14062, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14064 = or(_T_14063, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14065 = and(_T_14061, _T_14064) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14066 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14067 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14068 = eq(_T_14067, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14069 = and(_T_14066, _T_14068) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14070 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14071 = eq(_T_14070, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14072 = or(_T_14071, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14073 = and(_T_14069, _T_14072) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14074 = or(_T_14065, _T_14073) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][10] <= _T_14074 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14075 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14076 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14077 = eq(_T_14076, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14078 = and(_T_14075, _T_14077) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14079 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14080 = eq(_T_14079, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14081 = or(_T_14080, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14082 = and(_T_14078, _T_14081) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14083 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14084 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14085 = eq(_T_14084, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14086 = and(_T_14083, _T_14085) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14087 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14088 = eq(_T_14087, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14089 = or(_T_14088, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14090 = and(_T_14086, _T_14089) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14091 = or(_T_14082, _T_14090) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][11] <= _T_14091 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14092 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14093 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14094 = eq(_T_14093, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14095 = and(_T_14092, _T_14094) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14096 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14097 = eq(_T_14096, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14098 = or(_T_14097, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14099 = and(_T_14095, _T_14098) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14100 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14101 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14102 = eq(_T_14101, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14103 = and(_T_14100, _T_14102) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14104 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14105 = eq(_T_14104, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14106 = or(_T_14105, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14107 = and(_T_14103, _T_14106) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14108 = or(_T_14099, _T_14107) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][12] <= _T_14108 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14109 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14110 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14111 = eq(_T_14110, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14112 = and(_T_14109, _T_14111) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14113 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14114 = eq(_T_14113, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14115 = or(_T_14114, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14116 = and(_T_14112, _T_14115) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14117 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14118 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14119 = eq(_T_14118, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14120 = and(_T_14117, _T_14119) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14121 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14122 = eq(_T_14121, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14123 = or(_T_14122, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14124 = and(_T_14120, _T_14123) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14125 = or(_T_14116, _T_14124) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][13] <= _T_14125 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14126 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14127 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14128 = eq(_T_14127, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14129 = and(_T_14126, _T_14128) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14130 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14131 = eq(_T_14130, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14132 = or(_T_14131, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14133 = and(_T_14129, _T_14132) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14134 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14135 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14136 = eq(_T_14135, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14137 = and(_T_14134, _T_14136) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14138 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14139 = eq(_T_14138, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14140 = or(_T_14139, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14141 = and(_T_14137, _T_14140) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14142 = or(_T_14133, _T_14141) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][14] <= _T_14142 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14143 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14144 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14145 = eq(_T_14144, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14146 = and(_T_14143, _T_14145) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14147 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14148 = eq(_T_14147, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14149 = or(_T_14148, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14150 = and(_T_14146, _T_14149) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14151 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14152 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14153 = eq(_T_14152, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14154 = and(_T_14151, _T_14153) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14155 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14156 = eq(_T_14155, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14157 = or(_T_14156, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14158 = and(_T_14154, _T_14157) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14159 = or(_T_14150, _T_14158) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][10][15] <= _T_14159 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14160 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14161 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14162 = eq(_T_14161, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14163 = and(_T_14160, _T_14162) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14164 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14165 = eq(_T_14164, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14166 = or(_T_14165, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14167 = and(_T_14163, _T_14166) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14168 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14169 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14170 = eq(_T_14169, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14171 = and(_T_14168, _T_14170) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14172 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14173 = eq(_T_14172, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14174 = or(_T_14173, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14175 = and(_T_14171, _T_14174) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14176 = or(_T_14167, _T_14175) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][0] <= _T_14176 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14177 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14178 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14179 = eq(_T_14178, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14180 = and(_T_14177, _T_14179) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14181 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14182 = eq(_T_14181, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14183 = or(_T_14182, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14184 = and(_T_14180, _T_14183) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14185 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14186 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14187 = eq(_T_14186, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14188 = and(_T_14185, _T_14187) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14189 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14190 = eq(_T_14189, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14191 = or(_T_14190, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14192 = and(_T_14188, _T_14191) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14193 = or(_T_14184, _T_14192) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][1] <= _T_14193 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14194 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14195 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14196 = eq(_T_14195, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14197 = and(_T_14194, _T_14196) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14198 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14199 = eq(_T_14198, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14200 = or(_T_14199, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14201 = and(_T_14197, _T_14200) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14202 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14203 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14204 = eq(_T_14203, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14205 = and(_T_14202, _T_14204) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14206 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14207 = eq(_T_14206, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14208 = or(_T_14207, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14209 = and(_T_14205, _T_14208) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14210 = or(_T_14201, _T_14209) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][2] <= _T_14210 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14211 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14212 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14213 = eq(_T_14212, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14214 = and(_T_14211, _T_14213) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14215 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14216 = eq(_T_14215, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14217 = or(_T_14216, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14218 = and(_T_14214, _T_14217) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14219 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14220 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14221 = eq(_T_14220, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14222 = and(_T_14219, _T_14221) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14223 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14224 = eq(_T_14223, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14225 = or(_T_14224, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14226 = and(_T_14222, _T_14225) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14227 = or(_T_14218, _T_14226) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][3] <= _T_14227 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14228 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14229 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14230 = eq(_T_14229, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14231 = and(_T_14228, _T_14230) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14232 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14233 = eq(_T_14232, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14234 = or(_T_14233, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14235 = and(_T_14231, _T_14234) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14236 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14237 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14238 = eq(_T_14237, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14239 = and(_T_14236, _T_14238) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14240 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14241 = eq(_T_14240, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14242 = or(_T_14241, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14243 = and(_T_14239, _T_14242) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14244 = or(_T_14235, _T_14243) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][4] <= _T_14244 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14245 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14246 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14247 = eq(_T_14246, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14248 = and(_T_14245, _T_14247) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14249 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14250 = eq(_T_14249, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14251 = or(_T_14250, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14252 = and(_T_14248, _T_14251) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14253 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14254 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14255 = eq(_T_14254, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14256 = and(_T_14253, _T_14255) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14257 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14258 = eq(_T_14257, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14259 = or(_T_14258, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14260 = and(_T_14256, _T_14259) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14261 = or(_T_14252, _T_14260) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][5] <= _T_14261 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14262 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14263 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14264 = eq(_T_14263, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14265 = and(_T_14262, _T_14264) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14266 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14267 = eq(_T_14266, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14268 = or(_T_14267, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14269 = and(_T_14265, _T_14268) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14270 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14271 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14272 = eq(_T_14271, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14273 = and(_T_14270, _T_14272) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14274 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14275 = eq(_T_14274, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14276 = or(_T_14275, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14277 = and(_T_14273, _T_14276) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14278 = or(_T_14269, _T_14277) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][6] <= _T_14278 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14279 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14280 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14281 = eq(_T_14280, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14282 = and(_T_14279, _T_14281) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14283 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14284 = eq(_T_14283, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14285 = or(_T_14284, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14286 = and(_T_14282, _T_14285) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14287 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14288 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14289 = eq(_T_14288, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14290 = and(_T_14287, _T_14289) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14291 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14292 = eq(_T_14291, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14293 = or(_T_14292, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14294 = and(_T_14290, _T_14293) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14295 = or(_T_14286, _T_14294) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][7] <= _T_14295 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14296 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14297 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14298 = eq(_T_14297, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14299 = and(_T_14296, _T_14298) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14300 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14301 = eq(_T_14300, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14302 = or(_T_14301, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14303 = and(_T_14299, _T_14302) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14304 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14305 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14306 = eq(_T_14305, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14307 = and(_T_14304, _T_14306) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14308 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14309 = eq(_T_14308, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14310 = or(_T_14309, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14311 = and(_T_14307, _T_14310) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14312 = or(_T_14303, _T_14311) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][8] <= _T_14312 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14313 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14314 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14315 = eq(_T_14314, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14316 = and(_T_14313, _T_14315) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14317 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14318 = eq(_T_14317, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14319 = or(_T_14318, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14320 = and(_T_14316, _T_14319) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14321 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14322 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14323 = eq(_T_14322, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14324 = and(_T_14321, _T_14323) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14325 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14326 = eq(_T_14325, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14327 = or(_T_14326, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14328 = and(_T_14324, _T_14327) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14329 = or(_T_14320, _T_14328) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][9] <= _T_14329 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14330 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14331 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14332 = eq(_T_14331, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14333 = and(_T_14330, _T_14332) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14334 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14335 = eq(_T_14334, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14336 = or(_T_14335, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14337 = and(_T_14333, _T_14336) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14338 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14339 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14340 = eq(_T_14339, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14341 = and(_T_14338, _T_14340) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14342 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14343 = eq(_T_14342, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14344 = or(_T_14343, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14345 = and(_T_14341, _T_14344) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14346 = or(_T_14337, _T_14345) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][10] <= _T_14346 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14347 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14348 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14349 = eq(_T_14348, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14350 = and(_T_14347, _T_14349) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14351 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14352 = eq(_T_14351, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14353 = or(_T_14352, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14354 = and(_T_14350, _T_14353) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14355 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14356 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14357 = eq(_T_14356, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14358 = and(_T_14355, _T_14357) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14359 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14360 = eq(_T_14359, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14361 = or(_T_14360, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14362 = and(_T_14358, _T_14361) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14363 = or(_T_14354, _T_14362) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][11] <= _T_14363 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14364 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14365 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14366 = eq(_T_14365, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14367 = and(_T_14364, _T_14366) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14368 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14369 = eq(_T_14368, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14370 = or(_T_14369, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14371 = and(_T_14367, _T_14370) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14372 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14373 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14374 = eq(_T_14373, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14375 = and(_T_14372, _T_14374) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14376 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14377 = eq(_T_14376, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14378 = or(_T_14377, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14379 = and(_T_14375, _T_14378) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14380 = or(_T_14371, _T_14379) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][12] <= _T_14380 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14381 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14382 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14383 = eq(_T_14382, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14384 = and(_T_14381, _T_14383) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14385 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14386 = eq(_T_14385, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14387 = or(_T_14386, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14388 = and(_T_14384, _T_14387) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14389 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14390 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14391 = eq(_T_14390, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14392 = and(_T_14389, _T_14391) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14393 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14394 = eq(_T_14393, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14395 = or(_T_14394, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14396 = and(_T_14392, _T_14395) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14397 = or(_T_14388, _T_14396) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][13] <= _T_14397 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14398 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14399 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14400 = eq(_T_14399, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14401 = and(_T_14398, _T_14400) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14402 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14403 = eq(_T_14402, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14404 = or(_T_14403, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14405 = and(_T_14401, _T_14404) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14406 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14407 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14408 = eq(_T_14407, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14409 = and(_T_14406, _T_14408) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14410 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14411 = eq(_T_14410, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14412 = or(_T_14411, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14413 = and(_T_14409, _T_14412) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14414 = or(_T_14405, _T_14413) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][14] <= _T_14414 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14415 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14416 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14417 = eq(_T_14416, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14418 = and(_T_14415, _T_14417) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14419 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14420 = eq(_T_14419, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14421 = or(_T_14420, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14422 = and(_T_14418, _T_14421) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14423 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14424 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14425 = eq(_T_14424, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14426 = and(_T_14423, _T_14425) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14427 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14428 = eq(_T_14427, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14429 = or(_T_14428, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14430 = and(_T_14426, _T_14429) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14431 = or(_T_14422, _T_14430) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][11][15] <= _T_14431 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14432 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14433 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14434 = eq(_T_14433, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14435 = and(_T_14432, _T_14434) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14436 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14437 = eq(_T_14436, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14438 = or(_T_14437, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14439 = and(_T_14435, _T_14438) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14440 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14441 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14442 = eq(_T_14441, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14443 = and(_T_14440, _T_14442) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14444 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14445 = eq(_T_14444, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14446 = or(_T_14445, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14447 = and(_T_14443, _T_14446) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14448 = or(_T_14439, _T_14447) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][0] <= _T_14448 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14449 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14450 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14451 = eq(_T_14450, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14452 = and(_T_14449, _T_14451) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14453 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14454 = eq(_T_14453, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14455 = or(_T_14454, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14456 = and(_T_14452, _T_14455) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14457 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14458 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14459 = eq(_T_14458, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14460 = and(_T_14457, _T_14459) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14461 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14462 = eq(_T_14461, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14463 = or(_T_14462, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14464 = and(_T_14460, _T_14463) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14465 = or(_T_14456, _T_14464) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][1] <= _T_14465 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14466 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14467 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14468 = eq(_T_14467, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14469 = and(_T_14466, _T_14468) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14470 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14471 = eq(_T_14470, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14472 = or(_T_14471, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14473 = and(_T_14469, _T_14472) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14474 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14475 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14476 = eq(_T_14475, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14477 = and(_T_14474, _T_14476) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14478 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14479 = eq(_T_14478, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14480 = or(_T_14479, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14481 = and(_T_14477, _T_14480) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14482 = or(_T_14473, _T_14481) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][2] <= _T_14482 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14483 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14484 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14485 = eq(_T_14484, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14486 = and(_T_14483, _T_14485) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14487 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14488 = eq(_T_14487, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14489 = or(_T_14488, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14490 = and(_T_14486, _T_14489) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14491 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14492 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14493 = eq(_T_14492, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14494 = and(_T_14491, _T_14493) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14495 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14496 = eq(_T_14495, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14497 = or(_T_14496, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14498 = and(_T_14494, _T_14497) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14499 = or(_T_14490, _T_14498) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][3] <= _T_14499 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14500 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14501 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14502 = eq(_T_14501, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14503 = and(_T_14500, _T_14502) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14504 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14505 = eq(_T_14504, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14506 = or(_T_14505, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14507 = and(_T_14503, _T_14506) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14508 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14509 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14510 = eq(_T_14509, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14511 = and(_T_14508, _T_14510) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14512 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14513 = eq(_T_14512, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14514 = or(_T_14513, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14515 = and(_T_14511, _T_14514) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14516 = or(_T_14507, _T_14515) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][4] <= _T_14516 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14517 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14518 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14519 = eq(_T_14518, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14520 = and(_T_14517, _T_14519) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14521 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14522 = eq(_T_14521, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14523 = or(_T_14522, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14524 = and(_T_14520, _T_14523) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14525 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14526 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14527 = eq(_T_14526, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14528 = and(_T_14525, _T_14527) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14529 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14530 = eq(_T_14529, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14531 = or(_T_14530, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14532 = and(_T_14528, _T_14531) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14533 = or(_T_14524, _T_14532) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][5] <= _T_14533 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14534 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14535 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14536 = eq(_T_14535, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14537 = and(_T_14534, _T_14536) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14538 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14539 = eq(_T_14538, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14540 = or(_T_14539, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14541 = and(_T_14537, _T_14540) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14542 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14543 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14544 = eq(_T_14543, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14545 = and(_T_14542, _T_14544) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14546 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14547 = eq(_T_14546, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14548 = or(_T_14547, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14549 = and(_T_14545, _T_14548) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14550 = or(_T_14541, _T_14549) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][6] <= _T_14550 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14551 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14552 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14553 = eq(_T_14552, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14554 = and(_T_14551, _T_14553) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14555 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14556 = eq(_T_14555, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14557 = or(_T_14556, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14558 = and(_T_14554, _T_14557) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14559 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14560 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14561 = eq(_T_14560, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14562 = and(_T_14559, _T_14561) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14563 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14564 = eq(_T_14563, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14565 = or(_T_14564, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14566 = and(_T_14562, _T_14565) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14567 = or(_T_14558, _T_14566) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][7] <= _T_14567 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14568 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14569 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14570 = eq(_T_14569, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14571 = and(_T_14568, _T_14570) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14572 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14573 = eq(_T_14572, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14574 = or(_T_14573, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14575 = and(_T_14571, _T_14574) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14576 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14577 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14578 = eq(_T_14577, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14579 = and(_T_14576, _T_14578) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14580 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14581 = eq(_T_14580, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14582 = or(_T_14581, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14583 = and(_T_14579, _T_14582) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14584 = or(_T_14575, _T_14583) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][8] <= _T_14584 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14585 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14586 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14587 = eq(_T_14586, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14588 = and(_T_14585, _T_14587) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14589 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14590 = eq(_T_14589, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14591 = or(_T_14590, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14592 = and(_T_14588, _T_14591) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14593 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14594 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14595 = eq(_T_14594, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14596 = and(_T_14593, _T_14595) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14597 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14598 = eq(_T_14597, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14599 = or(_T_14598, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14600 = and(_T_14596, _T_14599) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14601 = or(_T_14592, _T_14600) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][9] <= _T_14601 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14602 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14603 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14604 = eq(_T_14603, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14605 = and(_T_14602, _T_14604) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14606 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14607 = eq(_T_14606, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14608 = or(_T_14607, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14609 = and(_T_14605, _T_14608) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14610 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14611 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14612 = eq(_T_14611, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14613 = and(_T_14610, _T_14612) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14614 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14615 = eq(_T_14614, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14616 = or(_T_14615, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14617 = and(_T_14613, _T_14616) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14618 = or(_T_14609, _T_14617) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][10] <= _T_14618 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14619 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14620 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14621 = eq(_T_14620, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14622 = and(_T_14619, _T_14621) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14623 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14624 = eq(_T_14623, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14625 = or(_T_14624, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14626 = and(_T_14622, _T_14625) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14627 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14628 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14629 = eq(_T_14628, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14630 = and(_T_14627, _T_14629) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14631 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14632 = eq(_T_14631, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14633 = or(_T_14632, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14634 = and(_T_14630, _T_14633) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14635 = or(_T_14626, _T_14634) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][11] <= _T_14635 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14636 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14637 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14638 = eq(_T_14637, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14639 = and(_T_14636, _T_14638) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14640 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14641 = eq(_T_14640, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14642 = or(_T_14641, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14643 = and(_T_14639, _T_14642) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14644 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14645 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14646 = eq(_T_14645, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14647 = and(_T_14644, _T_14646) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14648 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14649 = eq(_T_14648, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14650 = or(_T_14649, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14651 = and(_T_14647, _T_14650) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14652 = or(_T_14643, _T_14651) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][12] <= _T_14652 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14653 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14654 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14655 = eq(_T_14654, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14656 = and(_T_14653, _T_14655) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14657 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14658 = eq(_T_14657, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14659 = or(_T_14658, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14660 = and(_T_14656, _T_14659) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14661 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14662 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14663 = eq(_T_14662, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14664 = and(_T_14661, _T_14663) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14665 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14666 = eq(_T_14665, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14667 = or(_T_14666, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14668 = and(_T_14664, _T_14667) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14669 = or(_T_14660, _T_14668) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][13] <= _T_14669 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14670 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14671 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14672 = eq(_T_14671, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14673 = and(_T_14670, _T_14672) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14674 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14675 = eq(_T_14674, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14676 = or(_T_14675, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14677 = and(_T_14673, _T_14676) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14678 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14679 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14680 = eq(_T_14679, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14681 = and(_T_14678, _T_14680) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14682 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14683 = eq(_T_14682, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14684 = or(_T_14683, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14685 = and(_T_14681, _T_14684) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14686 = or(_T_14677, _T_14685) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][14] <= _T_14686 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14687 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14688 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14689 = eq(_T_14688, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14690 = and(_T_14687, _T_14689) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14691 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14692 = eq(_T_14691, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14693 = or(_T_14692, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14694 = and(_T_14690, _T_14693) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14695 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14696 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14697 = eq(_T_14696, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14698 = and(_T_14695, _T_14697) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14699 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14700 = eq(_T_14699, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14701 = or(_T_14700, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14702 = and(_T_14698, _T_14701) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14703 = or(_T_14694, _T_14702) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][12][15] <= _T_14703 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14704 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14705 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14706 = eq(_T_14705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14707 = and(_T_14704, _T_14706) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14708 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14709 = eq(_T_14708, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14710 = or(_T_14709, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14711 = and(_T_14707, _T_14710) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14712 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14713 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14714 = eq(_T_14713, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14715 = and(_T_14712, _T_14714) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14716 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14717 = eq(_T_14716, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14718 = or(_T_14717, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14719 = and(_T_14715, _T_14718) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14720 = or(_T_14711, _T_14719) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][0] <= _T_14720 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14721 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14722 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14723 = eq(_T_14722, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14724 = and(_T_14721, _T_14723) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14725 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14726 = eq(_T_14725, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14727 = or(_T_14726, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14728 = and(_T_14724, _T_14727) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14729 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14730 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14731 = eq(_T_14730, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14732 = and(_T_14729, _T_14731) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14733 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14734 = eq(_T_14733, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14735 = or(_T_14734, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14736 = and(_T_14732, _T_14735) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14737 = or(_T_14728, _T_14736) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][1] <= _T_14737 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14738 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14739 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14740 = eq(_T_14739, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14741 = and(_T_14738, _T_14740) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14742 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14743 = eq(_T_14742, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14744 = or(_T_14743, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14745 = and(_T_14741, _T_14744) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14746 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14747 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14748 = eq(_T_14747, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14749 = and(_T_14746, _T_14748) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14750 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14751 = eq(_T_14750, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14752 = or(_T_14751, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14753 = and(_T_14749, _T_14752) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14754 = or(_T_14745, _T_14753) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][2] <= _T_14754 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14755 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14756 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14757 = eq(_T_14756, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14758 = and(_T_14755, _T_14757) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14759 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14760 = eq(_T_14759, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14761 = or(_T_14760, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14762 = and(_T_14758, _T_14761) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14763 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14764 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14765 = eq(_T_14764, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14766 = and(_T_14763, _T_14765) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14767 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14768 = eq(_T_14767, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14769 = or(_T_14768, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14770 = and(_T_14766, _T_14769) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14771 = or(_T_14762, _T_14770) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][3] <= _T_14771 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14772 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14773 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14774 = eq(_T_14773, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14775 = and(_T_14772, _T_14774) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14776 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14777 = eq(_T_14776, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14778 = or(_T_14777, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14779 = and(_T_14775, _T_14778) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14780 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14781 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14782 = eq(_T_14781, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14783 = and(_T_14780, _T_14782) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14784 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14785 = eq(_T_14784, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14786 = or(_T_14785, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14787 = and(_T_14783, _T_14786) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14788 = or(_T_14779, _T_14787) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][4] <= _T_14788 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14789 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14790 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14791 = eq(_T_14790, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14792 = and(_T_14789, _T_14791) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14793 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14794 = eq(_T_14793, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14795 = or(_T_14794, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14796 = and(_T_14792, _T_14795) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14797 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14798 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14799 = eq(_T_14798, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14800 = and(_T_14797, _T_14799) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14801 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14802 = eq(_T_14801, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14803 = or(_T_14802, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14804 = and(_T_14800, _T_14803) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14805 = or(_T_14796, _T_14804) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][5] <= _T_14805 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14806 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14807 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14808 = eq(_T_14807, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14809 = and(_T_14806, _T_14808) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14810 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14811 = eq(_T_14810, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14812 = or(_T_14811, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14813 = and(_T_14809, _T_14812) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14814 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14815 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14816 = eq(_T_14815, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14817 = and(_T_14814, _T_14816) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14818 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14819 = eq(_T_14818, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14820 = or(_T_14819, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14821 = and(_T_14817, _T_14820) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14822 = or(_T_14813, _T_14821) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][6] <= _T_14822 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14823 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14824 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14825 = eq(_T_14824, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14826 = and(_T_14823, _T_14825) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14827 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14828 = eq(_T_14827, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14829 = or(_T_14828, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14830 = and(_T_14826, _T_14829) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14831 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14832 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14833 = eq(_T_14832, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14834 = and(_T_14831, _T_14833) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14835 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14836 = eq(_T_14835, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14837 = or(_T_14836, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14838 = and(_T_14834, _T_14837) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14839 = or(_T_14830, _T_14838) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][7] <= _T_14839 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14840 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14841 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14842 = eq(_T_14841, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14843 = and(_T_14840, _T_14842) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14844 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14845 = eq(_T_14844, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14846 = or(_T_14845, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14847 = and(_T_14843, _T_14846) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14848 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14849 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14850 = eq(_T_14849, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14851 = and(_T_14848, _T_14850) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14852 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14853 = eq(_T_14852, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14854 = or(_T_14853, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14855 = and(_T_14851, _T_14854) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14856 = or(_T_14847, _T_14855) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][8] <= _T_14856 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14857 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14858 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14859 = eq(_T_14858, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14860 = and(_T_14857, _T_14859) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14861 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14862 = eq(_T_14861, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14863 = or(_T_14862, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14864 = and(_T_14860, _T_14863) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14865 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14866 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14867 = eq(_T_14866, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14868 = and(_T_14865, _T_14867) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14869 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14870 = eq(_T_14869, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14871 = or(_T_14870, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14872 = and(_T_14868, _T_14871) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14873 = or(_T_14864, _T_14872) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][9] <= _T_14873 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14874 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14875 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14876 = eq(_T_14875, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14877 = and(_T_14874, _T_14876) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14878 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14879 = eq(_T_14878, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14880 = or(_T_14879, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14881 = and(_T_14877, _T_14880) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14882 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14883 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14884 = eq(_T_14883, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14885 = and(_T_14882, _T_14884) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14886 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14887 = eq(_T_14886, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14888 = or(_T_14887, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14889 = and(_T_14885, _T_14888) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14890 = or(_T_14881, _T_14889) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][10] <= _T_14890 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14891 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14892 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14893 = eq(_T_14892, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14894 = and(_T_14891, _T_14893) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14895 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14896 = eq(_T_14895, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14897 = or(_T_14896, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14898 = and(_T_14894, _T_14897) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14899 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14900 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14901 = eq(_T_14900, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14902 = and(_T_14899, _T_14901) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14903 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14904 = eq(_T_14903, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14905 = or(_T_14904, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14906 = and(_T_14902, _T_14905) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14907 = or(_T_14898, _T_14906) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][11] <= _T_14907 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14908 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14909 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14910 = eq(_T_14909, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14911 = and(_T_14908, _T_14910) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14912 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14913 = eq(_T_14912, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14914 = or(_T_14913, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14915 = and(_T_14911, _T_14914) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14916 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14917 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14918 = eq(_T_14917, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14919 = and(_T_14916, _T_14918) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14920 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14921 = eq(_T_14920, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14922 = or(_T_14921, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14923 = and(_T_14919, _T_14922) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14924 = or(_T_14915, _T_14923) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][12] <= _T_14924 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14925 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14926 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14927 = eq(_T_14926, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14928 = and(_T_14925, _T_14927) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14929 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14930 = eq(_T_14929, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14931 = or(_T_14930, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14932 = and(_T_14928, _T_14931) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14933 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14934 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14935 = eq(_T_14934, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14936 = and(_T_14933, _T_14935) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14937 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14938 = eq(_T_14937, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14939 = or(_T_14938, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14940 = and(_T_14936, _T_14939) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14941 = or(_T_14932, _T_14940) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][13] <= _T_14941 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14942 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14943 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14944 = eq(_T_14943, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14945 = and(_T_14942, _T_14944) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14946 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14947 = eq(_T_14946, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14948 = or(_T_14947, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14949 = and(_T_14945, _T_14948) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14950 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14951 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14952 = eq(_T_14951, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14953 = and(_T_14950, _T_14952) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14954 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14955 = eq(_T_14954, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14956 = or(_T_14955, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14957 = and(_T_14953, _T_14956) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14958 = or(_T_14949, _T_14957) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][14] <= _T_14958 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14959 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14960 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14961 = eq(_T_14960, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14962 = and(_T_14959, _T_14961) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14963 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14964 = eq(_T_14963, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14965 = or(_T_14964, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14966 = and(_T_14962, _T_14965) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14967 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14968 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14969 = eq(_T_14968, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14970 = and(_T_14967, _T_14969) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14971 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14972 = eq(_T_14971, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14973 = or(_T_14972, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14974 = and(_T_14970, _T_14973) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14975 = or(_T_14966, _T_14974) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][13][15] <= _T_14975 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14976 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14977 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14978 = eq(_T_14977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14979 = and(_T_14976, _T_14978) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14980 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14981 = eq(_T_14980, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14982 = or(_T_14981, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_14983 = and(_T_14979, _T_14982) @[el2_ifu_bp_ctl.scala 460:110] + node _T_14984 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_14985 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_14986 = eq(_T_14985, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_14987 = and(_T_14984, _T_14986) @[el2_ifu_bp_ctl.scala 461:22] + node _T_14988 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_14989 = eq(_T_14988, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_14990 = or(_T_14989, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_14991 = and(_T_14987, _T_14990) @[el2_ifu_bp_ctl.scala 461:87] + node _T_14992 = or(_T_14983, _T_14991) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][0] <= _T_14992 @[el2_ifu_bp_ctl.scala 460:27] + node _T_14993 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_14994 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_14995 = eq(_T_14994, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_14996 = and(_T_14993, _T_14995) @[el2_ifu_bp_ctl.scala 460:45] + node _T_14997 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_14998 = eq(_T_14997, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_14999 = or(_T_14998, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15000 = and(_T_14996, _T_14999) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15001 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15002 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15003 = eq(_T_15002, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15004 = and(_T_15001, _T_15003) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15005 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15006 = eq(_T_15005, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15007 = or(_T_15006, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15008 = and(_T_15004, _T_15007) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15009 = or(_T_15000, _T_15008) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][1] <= _T_15009 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15010 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15011 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15012 = eq(_T_15011, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15013 = and(_T_15010, _T_15012) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15014 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15015 = eq(_T_15014, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15016 = or(_T_15015, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15017 = and(_T_15013, _T_15016) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15018 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15019 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15020 = eq(_T_15019, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15021 = and(_T_15018, _T_15020) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15022 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15023 = eq(_T_15022, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15024 = or(_T_15023, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15025 = and(_T_15021, _T_15024) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15026 = or(_T_15017, _T_15025) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][2] <= _T_15026 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15027 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15028 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15029 = eq(_T_15028, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15030 = and(_T_15027, _T_15029) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15031 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15032 = eq(_T_15031, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15033 = or(_T_15032, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15034 = and(_T_15030, _T_15033) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15035 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15036 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15037 = eq(_T_15036, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15038 = and(_T_15035, _T_15037) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15039 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15040 = eq(_T_15039, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15041 = or(_T_15040, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15042 = and(_T_15038, _T_15041) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15043 = or(_T_15034, _T_15042) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][3] <= _T_15043 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15044 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15045 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15046 = eq(_T_15045, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15047 = and(_T_15044, _T_15046) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15048 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15049 = eq(_T_15048, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15050 = or(_T_15049, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15051 = and(_T_15047, _T_15050) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15052 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15053 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15054 = eq(_T_15053, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15055 = and(_T_15052, _T_15054) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15056 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15057 = eq(_T_15056, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15058 = or(_T_15057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15059 = and(_T_15055, _T_15058) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15060 = or(_T_15051, _T_15059) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][4] <= _T_15060 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15061 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15062 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15063 = eq(_T_15062, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15064 = and(_T_15061, _T_15063) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15065 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15066 = eq(_T_15065, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15067 = or(_T_15066, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15068 = and(_T_15064, _T_15067) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15069 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15070 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15071 = eq(_T_15070, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15072 = and(_T_15069, _T_15071) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15073 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15074 = eq(_T_15073, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15075 = or(_T_15074, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15076 = and(_T_15072, _T_15075) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15077 = or(_T_15068, _T_15076) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][5] <= _T_15077 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15078 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15079 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15080 = eq(_T_15079, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15081 = and(_T_15078, _T_15080) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15082 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15083 = eq(_T_15082, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15084 = or(_T_15083, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15085 = and(_T_15081, _T_15084) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15086 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15087 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15088 = eq(_T_15087, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15089 = and(_T_15086, _T_15088) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15090 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15091 = eq(_T_15090, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15092 = or(_T_15091, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15093 = and(_T_15089, _T_15092) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15094 = or(_T_15085, _T_15093) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][6] <= _T_15094 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15095 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15096 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15097 = eq(_T_15096, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15098 = and(_T_15095, _T_15097) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15099 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15100 = eq(_T_15099, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15101 = or(_T_15100, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15102 = and(_T_15098, _T_15101) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15103 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15104 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15105 = eq(_T_15104, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15106 = and(_T_15103, _T_15105) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15107 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15108 = eq(_T_15107, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15109 = or(_T_15108, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15110 = and(_T_15106, _T_15109) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15111 = or(_T_15102, _T_15110) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][7] <= _T_15111 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15112 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15113 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15114 = eq(_T_15113, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15115 = and(_T_15112, _T_15114) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15116 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15117 = eq(_T_15116, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15118 = or(_T_15117, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15119 = and(_T_15115, _T_15118) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15120 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15121 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15122 = eq(_T_15121, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15123 = and(_T_15120, _T_15122) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15124 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15125 = eq(_T_15124, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15126 = or(_T_15125, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15127 = and(_T_15123, _T_15126) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15128 = or(_T_15119, _T_15127) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][8] <= _T_15128 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15129 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15130 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15131 = eq(_T_15130, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15132 = and(_T_15129, _T_15131) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15133 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15134 = eq(_T_15133, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15135 = or(_T_15134, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15136 = and(_T_15132, _T_15135) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15137 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15138 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15139 = eq(_T_15138, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15140 = and(_T_15137, _T_15139) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15141 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15142 = eq(_T_15141, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15143 = or(_T_15142, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15144 = and(_T_15140, _T_15143) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15145 = or(_T_15136, _T_15144) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][9] <= _T_15145 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15146 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15147 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15148 = eq(_T_15147, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15149 = and(_T_15146, _T_15148) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15150 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15151 = eq(_T_15150, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15152 = or(_T_15151, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15153 = and(_T_15149, _T_15152) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15154 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15155 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15156 = eq(_T_15155, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15157 = and(_T_15154, _T_15156) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15158 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15159 = eq(_T_15158, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15160 = or(_T_15159, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15161 = and(_T_15157, _T_15160) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15162 = or(_T_15153, _T_15161) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][10] <= _T_15162 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15163 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15164 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15165 = eq(_T_15164, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15166 = and(_T_15163, _T_15165) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15167 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15168 = eq(_T_15167, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15169 = or(_T_15168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15170 = and(_T_15166, _T_15169) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15171 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15172 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15173 = eq(_T_15172, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15174 = and(_T_15171, _T_15173) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15175 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15176 = eq(_T_15175, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15177 = or(_T_15176, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15178 = and(_T_15174, _T_15177) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15179 = or(_T_15170, _T_15178) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][11] <= _T_15179 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15180 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15181 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15182 = eq(_T_15181, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15183 = and(_T_15180, _T_15182) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15184 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15185 = eq(_T_15184, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15186 = or(_T_15185, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15187 = and(_T_15183, _T_15186) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15188 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15189 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15190 = eq(_T_15189, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15191 = and(_T_15188, _T_15190) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15192 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15193 = eq(_T_15192, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15194 = or(_T_15193, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15195 = and(_T_15191, _T_15194) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15196 = or(_T_15187, _T_15195) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][12] <= _T_15196 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15197 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15198 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15199 = eq(_T_15198, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15200 = and(_T_15197, _T_15199) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15201 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15202 = eq(_T_15201, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15203 = or(_T_15202, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15204 = and(_T_15200, _T_15203) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15205 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15206 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15207 = eq(_T_15206, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15208 = and(_T_15205, _T_15207) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15209 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15210 = eq(_T_15209, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15211 = or(_T_15210, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15212 = and(_T_15208, _T_15211) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15213 = or(_T_15204, _T_15212) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][13] <= _T_15213 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15214 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15215 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15216 = eq(_T_15215, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15217 = and(_T_15214, _T_15216) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15218 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15219 = eq(_T_15218, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15220 = or(_T_15219, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15221 = and(_T_15217, _T_15220) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15222 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15223 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15224 = eq(_T_15223, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15225 = and(_T_15222, _T_15224) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15226 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15227 = eq(_T_15226, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15228 = or(_T_15227, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15229 = and(_T_15225, _T_15228) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15230 = or(_T_15221, _T_15229) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][14] <= _T_15230 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15231 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15232 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15233 = eq(_T_15232, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15234 = and(_T_15231, _T_15233) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15235 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15236 = eq(_T_15235, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15237 = or(_T_15236, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15238 = and(_T_15234, _T_15237) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15239 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15240 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15241 = eq(_T_15240, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15242 = and(_T_15239, _T_15241) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15243 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15244 = eq(_T_15243, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15245 = or(_T_15244, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15246 = and(_T_15242, _T_15245) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15247 = or(_T_15238, _T_15246) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][14][15] <= _T_15247 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15248 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15249 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15250 = eq(_T_15249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15251 = and(_T_15248, _T_15250) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15252 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15253 = eq(_T_15252, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15254 = or(_T_15253, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15255 = and(_T_15251, _T_15254) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15256 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15257 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15258 = eq(_T_15257, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15259 = and(_T_15256, _T_15258) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15260 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15261 = eq(_T_15260, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15262 = or(_T_15261, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15263 = and(_T_15259, _T_15262) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15264 = or(_T_15255, _T_15263) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][0] <= _T_15264 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15265 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15266 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15267 = eq(_T_15266, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15268 = and(_T_15265, _T_15267) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15269 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15270 = eq(_T_15269, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15271 = or(_T_15270, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15272 = and(_T_15268, _T_15271) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15273 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15274 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15275 = eq(_T_15274, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15276 = and(_T_15273, _T_15275) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15277 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15278 = eq(_T_15277, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15279 = or(_T_15278, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15280 = and(_T_15276, _T_15279) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15281 = or(_T_15272, _T_15280) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][1] <= _T_15281 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15282 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15283 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15284 = eq(_T_15283, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15285 = and(_T_15282, _T_15284) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15286 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15287 = eq(_T_15286, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15288 = or(_T_15287, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15289 = and(_T_15285, _T_15288) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15290 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15291 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15292 = eq(_T_15291, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15293 = and(_T_15290, _T_15292) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15294 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15295 = eq(_T_15294, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15296 = or(_T_15295, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15297 = and(_T_15293, _T_15296) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15298 = or(_T_15289, _T_15297) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][2] <= _T_15298 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15299 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15300 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15301 = eq(_T_15300, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15302 = and(_T_15299, _T_15301) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15303 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15304 = eq(_T_15303, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15305 = or(_T_15304, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15306 = and(_T_15302, _T_15305) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15307 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15308 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15309 = eq(_T_15308, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15310 = and(_T_15307, _T_15309) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15311 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15312 = eq(_T_15311, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15313 = or(_T_15312, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15314 = and(_T_15310, _T_15313) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15315 = or(_T_15306, _T_15314) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][3] <= _T_15315 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15316 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15317 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15318 = eq(_T_15317, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15319 = and(_T_15316, _T_15318) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15320 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15321 = eq(_T_15320, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15322 = or(_T_15321, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15323 = and(_T_15319, _T_15322) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15324 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15325 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15326 = eq(_T_15325, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15327 = and(_T_15324, _T_15326) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15328 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15329 = eq(_T_15328, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15330 = or(_T_15329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15331 = and(_T_15327, _T_15330) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15332 = or(_T_15323, _T_15331) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][4] <= _T_15332 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15333 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15334 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15335 = eq(_T_15334, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15336 = and(_T_15333, _T_15335) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15337 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15338 = eq(_T_15337, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15339 = or(_T_15338, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15340 = and(_T_15336, _T_15339) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15341 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15342 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15343 = eq(_T_15342, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15344 = and(_T_15341, _T_15343) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15345 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15346 = eq(_T_15345, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15347 = or(_T_15346, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15348 = and(_T_15344, _T_15347) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15349 = or(_T_15340, _T_15348) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][5] <= _T_15349 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15350 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15351 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15352 = eq(_T_15351, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15353 = and(_T_15350, _T_15352) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15354 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15355 = eq(_T_15354, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15356 = or(_T_15355, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15357 = and(_T_15353, _T_15356) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15358 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15359 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15360 = eq(_T_15359, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15361 = and(_T_15358, _T_15360) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15362 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15363 = eq(_T_15362, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15364 = or(_T_15363, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15365 = and(_T_15361, _T_15364) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15366 = or(_T_15357, _T_15365) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][6] <= _T_15366 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15367 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15368 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15369 = eq(_T_15368, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15370 = and(_T_15367, _T_15369) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15371 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15372 = eq(_T_15371, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15373 = or(_T_15372, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15374 = and(_T_15370, _T_15373) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15375 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15376 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15377 = eq(_T_15376, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15378 = and(_T_15375, _T_15377) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15379 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15380 = eq(_T_15379, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15381 = or(_T_15380, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15382 = and(_T_15378, _T_15381) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15383 = or(_T_15374, _T_15382) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][7] <= _T_15383 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15384 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15385 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15386 = eq(_T_15385, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15387 = and(_T_15384, _T_15386) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15388 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15389 = eq(_T_15388, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15390 = or(_T_15389, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15391 = and(_T_15387, _T_15390) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15392 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15393 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15394 = eq(_T_15393, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15395 = and(_T_15392, _T_15394) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15396 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15397 = eq(_T_15396, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15398 = or(_T_15397, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15399 = and(_T_15395, _T_15398) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15400 = or(_T_15391, _T_15399) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][8] <= _T_15400 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15401 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15402 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15403 = eq(_T_15402, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15404 = and(_T_15401, _T_15403) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15405 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15406 = eq(_T_15405, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15407 = or(_T_15406, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15408 = and(_T_15404, _T_15407) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15409 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15410 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15411 = eq(_T_15410, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15412 = and(_T_15409, _T_15411) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15413 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15414 = eq(_T_15413, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15415 = or(_T_15414, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15416 = and(_T_15412, _T_15415) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15417 = or(_T_15408, _T_15416) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][9] <= _T_15417 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15418 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15419 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15420 = eq(_T_15419, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15421 = and(_T_15418, _T_15420) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15422 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15423 = eq(_T_15422, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15424 = or(_T_15423, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15425 = and(_T_15421, _T_15424) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15426 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15427 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15428 = eq(_T_15427, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15429 = and(_T_15426, _T_15428) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15430 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15431 = eq(_T_15430, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15432 = or(_T_15431, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15433 = and(_T_15429, _T_15432) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15434 = or(_T_15425, _T_15433) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][10] <= _T_15434 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15435 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15436 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15437 = eq(_T_15436, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15438 = and(_T_15435, _T_15437) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15439 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15440 = eq(_T_15439, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15441 = or(_T_15440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15442 = and(_T_15438, _T_15441) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15443 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15444 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15445 = eq(_T_15444, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15446 = and(_T_15443, _T_15445) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15447 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15448 = eq(_T_15447, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15449 = or(_T_15448, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15450 = and(_T_15446, _T_15449) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15451 = or(_T_15442, _T_15450) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][11] <= _T_15451 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15452 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15453 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15454 = eq(_T_15453, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15455 = and(_T_15452, _T_15454) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15456 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15457 = eq(_T_15456, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15458 = or(_T_15457, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15459 = and(_T_15455, _T_15458) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15460 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15461 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15462 = eq(_T_15461, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15463 = and(_T_15460, _T_15462) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15464 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15465 = eq(_T_15464, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15466 = or(_T_15465, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15467 = and(_T_15463, _T_15466) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15468 = or(_T_15459, _T_15467) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][12] <= _T_15468 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15469 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15470 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15471 = eq(_T_15470, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15472 = and(_T_15469, _T_15471) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15473 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15474 = eq(_T_15473, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15475 = or(_T_15474, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15476 = and(_T_15472, _T_15475) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15477 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15478 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15479 = eq(_T_15478, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15480 = and(_T_15477, _T_15479) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15481 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15482 = eq(_T_15481, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15483 = or(_T_15482, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15484 = and(_T_15480, _T_15483) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15485 = or(_T_15476, _T_15484) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][13] <= _T_15485 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15486 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15487 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15488 = eq(_T_15487, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15489 = and(_T_15486, _T_15488) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15490 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15491 = eq(_T_15490, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15492 = or(_T_15491, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15493 = and(_T_15489, _T_15492) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15494 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15495 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15496 = eq(_T_15495, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15497 = and(_T_15494, _T_15496) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15498 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15499 = eq(_T_15498, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15500 = or(_T_15499, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15501 = and(_T_15497, _T_15500) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15502 = or(_T_15493, _T_15501) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][14] <= _T_15502 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15503 = bits(bht_wr_en0, 0, 0) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15504 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15505 = eq(_T_15504, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15506 = and(_T_15503, _T_15505) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15507 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15508 = eq(_T_15507, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15509 = or(_T_15508, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15510 = and(_T_15506, _T_15509) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15511 = bits(bht_wr_en2, 0, 0) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15512 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15513 = eq(_T_15512, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15514 = and(_T_15511, _T_15513) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15515 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15516 = eq(_T_15515, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15517 = or(_T_15516, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15518 = and(_T_15514, _T_15517) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15519 = or(_T_15510, _T_15518) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[0][15][15] <= _T_15519 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15520 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15521 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15522 = eq(_T_15521, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15523 = and(_T_15520, _T_15522) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15524 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15525 = eq(_T_15524, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15526 = or(_T_15525, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15527 = and(_T_15523, _T_15526) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15528 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15529 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15530 = eq(_T_15529, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15531 = and(_T_15528, _T_15530) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15532 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15533 = eq(_T_15532, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15534 = or(_T_15533, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15535 = and(_T_15531, _T_15534) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15536 = or(_T_15527, _T_15535) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][0] <= _T_15536 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15537 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15538 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15539 = eq(_T_15538, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15540 = and(_T_15537, _T_15539) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15541 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15542 = eq(_T_15541, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15543 = or(_T_15542, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15544 = and(_T_15540, _T_15543) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15545 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15546 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15547 = eq(_T_15546, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15548 = and(_T_15545, _T_15547) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15549 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15550 = eq(_T_15549, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15551 = or(_T_15550, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15552 = and(_T_15548, _T_15551) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15553 = or(_T_15544, _T_15552) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][1] <= _T_15553 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15554 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15555 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15556 = eq(_T_15555, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15557 = and(_T_15554, _T_15556) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15558 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15559 = eq(_T_15558, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15560 = or(_T_15559, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15561 = and(_T_15557, _T_15560) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15562 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15563 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15564 = eq(_T_15563, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15565 = and(_T_15562, _T_15564) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15566 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15567 = eq(_T_15566, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15568 = or(_T_15567, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15569 = and(_T_15565, _T_15568) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15570 = or(_T_15561, _T_15569) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][2] <= _T_15570 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15571 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15572 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15573 = eq(_T_15572, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15574 = and(_T_15571, _T_15573) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15575 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15576 = eq(_T_15575, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15577 = or(_T_15576, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15578 = and(_T_15574, _T_15577) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15579 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15580 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15581 = eq(_T_15580, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15582 = and(_T_15579, _T_15581) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15583 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15584 = eq(_T_15583, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15585 = or(_T_15584, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15586 = and(_T_15582, _T_15585) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15587 = or(_T_15578, _T_15586) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][3] <= _T_15587 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15588 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15589 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15590 = eq(_T_15589, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15591 = and(_T_15588, _T_15590) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15592 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15593 = eq(_T_15592, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15594 = or(_T_15593, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15595 = and(_T_15591, _T_15594) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15596 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15597 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15598 = eq(_T_15597, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15599 = and(_T_15596, _T_15598) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15600 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15601 = eq(_T_15600, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15602 = or(_T_15601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15603 = and(_T_15599, _T_15602) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15604 = or(_T_15595, _T_15603) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][4] <= _T_15604 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15605 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15606 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15607 = eq(_T_15606, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15608 = and(_T_15605, _T_15607) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15609 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15610 = eq(_T_15609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15611 = or(_T_15610, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15612 = and(_T_15608, _T_15611) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15613 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15614 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15615 = eq(_T_15614, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15616 = and(_T_15613, _T_15615) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15617 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15618 = eq(_T_15617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15619 = or(_T_15618, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15620 = and(_T_15616, _T_15619) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15621 = or(_T_15612, _T_15620) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][5] <= _T_15621 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15622 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15623 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15624 = eq(_T_15623, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15625 = and(_T_15622, _T_15624) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15626 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15627 = eq(_T_15626, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15628 = or(_T_15627, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15629 = and(_T_15625, _T_15628) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15630 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15631 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15632 = eq(_T_15631, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15633 = and(_T_15630, _T_15632) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15634 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15635 = eq(_T_15634, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15636 = or(_T_15635, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15637 = and(_T_15633, _T_15636) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15638 = or(_T_15629, _T_15637) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][6] <= _T_15638 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15639 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15640 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15641 = eq(_T_15640, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15642 = and(_T_15639, _T_15641) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15643 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15644 = eq(_T_15643, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15645 = or(_T_15644, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15646 = and(_T_15642, _T_15645) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15647 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15648 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15649 = eq(_T_15648, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15650 = and(_T_15647, _T_15649) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15651 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15652 = eq(_T_15651, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15653 = or(_T_15652, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15654 = and(_T_15650, _T_15653) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15655 = or(_T_15646, _T_15654) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][7] <= _T_15655 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15656 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15657 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15658 = eq(_T_15657, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15659 = and(_T_15656, _T_15658) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15660 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15661 = eq(_T_15660, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15662 = or(_T_15661, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15663 = and(_T_15659, _T_15662) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15664 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15665 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15666 = eq(_T_15665, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15667 = and(_T_15664, _T_15666) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15668 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15669 = eq(_T_15668, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15670 = or(_T_15669, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15671 = and(_T_15667, _T_15670) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15672 = or(_T_15663, _T_15671) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][8] <= _T_15672 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15673 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15674 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15675 = eq(_T_15674, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15676 = and(_T_15673, _T_15675) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15677 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15678 = eq(_T_15677, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15679 = or(_T_15678, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15680 = and(_T_15676, _T_15679) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15681 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15682 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15683 = eq(_T_15682, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15684 = and(_T_15681, _T_15683) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15685 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15686 = eq(_T_15685, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15687 = or(_T_15686, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15688 = and(_T_15684, _T_15687) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15689 = or(_T_15680, _T_15688) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][9] <= _T_15689 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15690 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15691 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15692 = eq(_T_15691, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15693 = and(_T_15690, _T_15692) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15694 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15695 = eq(_T_15694, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15696 = or(_T_15695, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15697 = and(_T_15693, _T_15696) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15698 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15699 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15700 = eq(_T_15699, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15701 = and(_T_15698, _T_15700) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15702 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15703 = eq(_T_15702, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15704 = or(_T_15703, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15705 = and(_T_15701, _T_15704) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15706 = or(_T_15697, _T_15705) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][10] <= _T_15706 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15707 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15708 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15709 = eq(_T_15708, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15710 = and(_T_15707, _T_15709) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15711 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15712 = eq(_T_15711, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15713 = or(_T_15712, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15714 = and(_T_15710, _T_15713) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15715 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15716 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15717 = eq(_T_15716, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15718 = and(_T_15715, _T_15717) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15719 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15720 = eq(_T_15719, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15721 = or(_T_15720, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15722 = and(_T_15718, _T_15721) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15723 = or(_T_15714, _T_15722) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][11] <= _T_15723 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15724 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15725 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15726 = eq(_T_15725, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15727 = and(_T_15724, _T_15726) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15728 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15729 = eq(_T_15728, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15730 = or(_T_15729, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15731 = and(_T_15727, _T_15730) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15732 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15733 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15734 = eq(_T_15733, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15735 = and(_T_15732, _T_15734) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15736 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15737 = eq(_T_15736, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15738 = or(_T_15737, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15739 = and(_T_15735, _T_15738) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15740 = or(_T_15731, _T_15739) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][12] <= _T_15740 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15741 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15742 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15743 = eq(_T_15742, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15744 = and(_T_15741, _T_15743) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15745 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15746 = eq(_T_15745, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15747 = or(_T_15746, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15748 = and(_T_15744, _T_15747) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15749 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15750 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15751 = eq(_T_15750, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15752 = and(_T_15749, _T_15751) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15753 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15754 = eq(_T_15753, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15755 = or(_T_15754, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15756 = and(_T_15752, _T_15755) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15757 = or(_T_15748, _T_15756) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][13] <= _T_15757 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15758 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15759 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15760 = eq(_T_15759, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15761 = and(_T_15758, _T_15760) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15762 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15763 = eq(_T_15762, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15764 = or(_T_15763, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15765 = and(_T_15761, _T_15764) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15766 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15767 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15768 = eq(_T_15767, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15769 = and(_T_15766, _T_15768) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15770 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15771 = eq(_T_15770, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15772 = or(_T_15771, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15773 = and(_T_15769, _T_15772) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15774 = or(_T_15765, _T_15773) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][14] <= _T_15774 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15775 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15776 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15777 = eq(_T_15776, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15778 = and(_T_15775, _T_15777) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15779 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15780 = eq(_T_15779, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15781 = or(_T_15780, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15782 = and(_T_15778, _T_15781) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15783 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15784 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15785 = eq(_T_15784, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15786 = and(_T_15783, _T_15785) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15787 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15788 = eq(_T_15787, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15789 = or(_T_15788, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15790 = and(_T_15786, _T_15789) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15791 = or(_T_15782, _T_15790) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][0][15] <= _T_15791 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15792 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15793 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15794 = eq(_T_15793, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15795 = and(_T_15792, _T_15794) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15796 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15797 = eq(_T_15796, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15798 = or(_T_15797, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15799 = and(_T_15795, _T_15798) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15800 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15801 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15802 = eq(_T_15801, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15803 = and(_T_15800, _T_15802) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15804 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15805 = eq(_T_15804, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15806 = or(_T_15805, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15807 = and(_T_15803, _T_15806) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15808 = or(_T_15799, _T_15807) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][0] <= _T_15808 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15809 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15810 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15811 = eq(_T_15810, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15812 = and(_T_15809, _T_15811) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15813 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15814 = eq(_T_15813, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15815 = or(_T_15814, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15816 = and(_T_15812, _T_15815) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15817 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15818 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15819 = eq(_T_15818, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15820 = and(_T_15817, _T_15819) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15821 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15822 = eq(_T_15821, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15823 = or(_T_15822, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15824 = and(_T_15820, _T_15823) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15825 = or(_T_15816, _T_15824) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][1] <= _T_15825 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15826 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15827 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15828 = eq(_T_15827, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15829 = and(_T_15826, _T_15828) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15830 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15831 = eq(_T_15830, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15832 = or(_T_15831, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15833 = and(_T_15829, _T_15832) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15834 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15835 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15836 = eq(_T_15835, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15837 = and(_T_15834, _T_15836) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15838 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15839 = eq(_T_15838, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15840 = or(_T_15839, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15841 = and(_T_15837, _T_15840) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15842 = or(_T_15833, _T_15841) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][2] <= _T_15842 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15843 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15844 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15845 = eq(_T_15844, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15846 = and(_T_15843, _T_15845) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15847 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15848 = eq(_T_15847, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15849 = or(_T_15848, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15850 = and(_T_15846, _T_15849) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15851 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15852 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15853 = eq(_T_15852, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15854 = and(_T_15851, _T_15853) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15855 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15856 = eq(_T_15855, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15857 = or(_T_15856, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15858 = and(_T_15854, _T_15857) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15859 = or(_T_15850, _T_15858) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][3] <= _T_15859 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15860 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15861 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15862 = eq(_T_15861, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15863 = and(_T_15860, _T_15862) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15864 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15865 = eq(_T_15864, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15866 = or(_T_15865, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15867 = and(_T_15863, _T_15866) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15868 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15869 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15870 = eq(_T_15869, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15871 = and(_T_15868, _T_15870) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15872 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15873 = eq(_T_15872, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15874 = or(_T_15873, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15875 = and(_T_15871, _T_15874) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15876 = or(_T_15867, _T_15875) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][4] <= _T_15876 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15877 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15878 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15879 = eq(_T_15878, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15880 = and(_T_15877, _T_15879) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15881 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15882 = eq(_T_15881, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15883 = or(_T_15882, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15884 = and(_T_15880, _T_15883) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15885 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15886 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15887 = eq(_T_15886, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15888 = and(_T_15885, _T_15887) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15889 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15890 = eq(_T_15889, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15891 = or(_T_15890, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15892 = and(_T_15888, _T_15891) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15893 = or(_T_15884, _T_15892) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][5] <= _T_15893 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15894 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15895 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15896 = eq(_T_15895, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15897 = and(_T_15894, _T_15896) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15898 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15899 = eq(_T_15898, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15900 = or(_T_15899, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15901 = and(_T_15897, _T_15900) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15902 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15903 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15904 = eq(_T_15903, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15905 = and(_T_15902, _T_15904) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15906 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15907 = eq(_T_15906, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15908 = or(_T_15907, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15909 = and(_T_15905, _T_15908) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15910 = or(_T_15901, _T_15909) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][6] <= _T_15910 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15911 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15912 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15913 = eq(_T_15912, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15914 = and(_T_15911, _T_15913) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15915 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15916 = eq(_T_15915, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15917 = or(_T_15916, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15918 = and(_T_15914, _T_15917) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15919 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15920 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15921 = eq(_T_15920, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15922 = and(_T_15919, _T_15921) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15923 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15924 = eq(_T_15923, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15925 = or(_T_15924, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15926 = and(_T_15922, _T_15925) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15927 = or(_T_15918, _T_15926) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][7] <= _T_15927 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15928 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15929 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15930 = eq(_T_15929, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15931 = and(_T_15928, _T_15930) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15932 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15933 = eq(_T_15932, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15934 = or(_T_15933, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15935 = and(_T_15931, _T_15934) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15936 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15937 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15938 = eq(_T_15937, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15939 = and(_T_15936, _T_15938) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15940 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15941 = eq(_T_15940, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15942 = or(_T_15941, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15943 = and(_T_15939, _T_15942) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15944 = or(_T_15935, _T_15943) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][8] <= _T_15944 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15945 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15946 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15947 = eq(_T_15946, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15948 = and(_T_15945, _T_15947) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15949 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15950 = eq(_T_15949, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15951 = or(_T_15950, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15952 = and(_T_15948, _T_15951) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15953 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15954 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15955 = eq(_T_15954, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15956 = and(_T_15953, _T_15955) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15957 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15958 = eq(_T_15957, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15959 = or(_T_15958, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15960 = and(_T_15956, _T_15959) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15961 = or(_T_15952, _T_15960) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][9] <= _T_15961 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15962 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15963 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15964 = eq(_T_15963, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15965 = and(_T_15962, _T_15964) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15966 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15967 = eq(_T_15966, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15968 = or(_T_15967, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15969 = and(_T_15965, _T_15968) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15970 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15971 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15972 = eq(_T_15971, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15973 = and(_T_15970, _T_15972) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15974 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15975 = eq(_T_15974, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15976 = or(_T_15975, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15977 = and(_T_15973, _T_15976) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15978 = or(_T_15969, _T_15977) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][10] <= _T_15978 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15979 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15980 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15981 = eq(_T_15980, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15982 = and(_T_15979, _T_15981) @[el2_ifu_bp_ctl.scala 460:45] + node _T_15983 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_15984 = eq(_T_15983, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_15985 = or(_T_15984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_15986 = and(_T_15982, _T_15985) @[el2_ifu_bp_ctl.scala 460:110] + node _T_15987 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_15988 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_15989 = eq(_T_15988, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_15990 = and(_T_15987, _T_15989) @[el2_ifu_bp_ctl.scala 461:22] + node _T_15991 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_15992 = eq(_T_15991, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_15993 = or(_T_15992, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_15994 = and(_T_15990, _T_15993) @[el2_ifu_bp_ctl.scala 461:87] + node _T_15995 = or(_T_15986, _T_15994) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][11] <= _T_15995 @[el2_ifu_bp_ctl.scala 460:27] + node _T_15996 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_15997 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_15998 = eq(_T_15997, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_15999 = and(_T_15996, _T_15998) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16000 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16001 = eq(_T_16000, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16002 = or(_T_16001, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16003 = and(_T_15999, _T_16002) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16004 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16005 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16006 = eq(_T_16005, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16007 = and(_T_16004, _T_16006) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16008 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16009 = eq(_T_16008, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16010 = or(_T_16009, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16011 = and(_T_16007, _T_16010) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16012 = or(_T_16003, _T_16011) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][12] <= _T_16012 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16013 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16014 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16015 = eq(_T_16014, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16016 = and(_T_16013, _T_16015) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16017 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16018 = eq(_T_16017, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16019 = or(_T_16018, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16020 = and(_T_16016, _T_16019) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16021 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16022 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16023 = eq(_T_16022, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16024 = and(_T_16021, _T_16023) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16025 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16026 = eq(_T_16025, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16027 = or(_T_16026, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16028 = and(_T_16024, _T_16027) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16029 = or(_T_16020, _T_16028) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][13] <= _T_16029 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16030 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16031 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16032 = eq(_T_16031, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16033 = and(_T_16030, _T_16032) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16034 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16035 = eq(_T_16034, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16036 = or(_T_16035, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16037 = and(_T_16033, _T_16036) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16038 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16039 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16040 = eq(_T_16039, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16041 = and(_T_16038, _T_16040) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16042 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16043 = eq(_T_16042, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16044 = or(_T_16043, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16045 = and(_T_16041, _T_16044) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16046 = or(_T_16037, _T_16045) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][14] <= _T_16046 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16047 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16048 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16049 = eq(_T_16048, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16050 = and(_T_16047, _T_16049) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16051 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16052 = eq(_T_16051, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16053 = or(_T_16052, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16054 = and(_T_16050, _T_16053) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16055 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16056 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16057 = eq(_T_16056, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16058 = and(_T_16055, _T_16057) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16059 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16060 = eq(_T_16059, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16061 = or(_T_16060, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16062 = and(_T_16058, _T_16061) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16063 = or(_T_16054, _T_16062) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][1][15] <= _T_16063 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16064 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16065 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16066 = eq(_T_16065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16067 = and(_T_16064, _T_16066) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16068 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16069 = eq(_T_16068, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16070 = or(_T_16069, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16071 = and(_T_16067, _T_16070) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16072 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16073 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16074 = eq(_T_16073, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16075 = and(_T_16072, _T_16074) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16076 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16077 = eq(_T_16076, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16078 = or(_T_16077, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16079 = and(_T_16075, _T_16078) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16080 = or(_T_16071, _T_16079) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][0] <= _T_16080 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16081 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16082 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16083 = eq(_T_16082, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16084 = and(_T_16081, _T_16083) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16085 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16086 = eq(_T_16085, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16087 = or(_T_16086, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16088 = and(_T_16084, _T_16087) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16089 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16090 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16091 = eq(_T_16090, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16092 = and(_T_16089, _T_16091) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16093 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16094 = eq(_T_16093, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16095 = or(_T_16094, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16096 = and(_T_16092, _T_16095) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16097 = or(_T_16088, _T_16096) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][1] <= _T_16097 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16098 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16099 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16100 = eq(_T_16099, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16101 = and(_T_16098, _T_16100) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16102 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16103 = eq(_T_16102, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16104 = or(_T_16103, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16105 = and(_T_16101, _T_16104) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16106 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16107 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16108 = eq(_T_16107, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16109 = and(_T_16106, _T_16108) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16110 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16111 = eq(_T_16110, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16112 = or(_T_16111, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16113 = and(_T_16109, _T_16112) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16114 = or(_T_16105, _T_16113) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][2] <= _T_16114 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16115 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16116 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16117 = eq(_T_16116, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16118 = and(_T_16115, _T_16117) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16119 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16120 = eq(_T_16119, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16121 = or(_T_16120, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16122 = and(_T_16118, _T_16121) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16123 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16124 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16125 = eq(_T_16124, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16126 = and(_T_16123, _T_16125) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16127 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16128 = eq(_T_16127, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16129 = or(_T_16128, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16130 = and(_T_16126, _T_16129) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16131 = or(_T_16122, _T_16130) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][3] <= _T_16131 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16132 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16133 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16134 = eq(_T_16133, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16135 = and(_T_16132, _T_16134) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16136 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16137 = eq(_T_16136, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16138 = or(_T_16137, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16139 = and(_T_16135, _T_16138) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16140 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16141 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16142 = eq(_T_16141, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16143 = and(_T_16140, _T_16142) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16144 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16145 = eq(_T_16144, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16146 = or(_T_16145, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16147 = and(_T_16143, _T_16146) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16148 = or(_T_16139, _T_16147) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][4] <= _T_16148 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16149 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16150 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16151 = eq(_T_16150, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16152 = and(_T_16149, _T_16151) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16153 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16154 = eq(_T_16153, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16155 = or(_T_16154, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16156 = and(_T_16152, _T_16155) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16157 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16158 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16159 = eq(_T_16158, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16160 = and(_T_16157, _T_16159) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16161 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16162 = eq(_T_16161, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16163 = or(_T_16162, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16164 = and(_T_16160, _T_16163) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16165 = or(_T_16156, _T_16164) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][5] <= _T_16165 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16166 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16167 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16168 = eq(_T_16167, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16169 = and(_T_16166, _T_16168) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16170 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16171 = eq(_T_16170, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16172 = or(_T_16171, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16173 = and(_T_16169, _T_16172) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16174 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16175 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16176 = eq(_T_16175, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16177 = and(_T_16174, _T_16176) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16178 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16179 = eq(_T_16178, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16180 = or(_T_16179, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16181 = and(_T_16177, _T_16180) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16182 = or(_T_16173, _T_16181) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][6] <= _T_16182 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16183 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16184 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16185 = eq(_T_16184, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16186 = and(_T_16183, _T_16185) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16187 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16188 = eq(_T_16187, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16189 = or(_T_16188, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16190 = and(_T_16186, _T_16189) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16191 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16192 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16193 = eq(_T_16192, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16194 = and(_T_16191, _T_16193) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16195 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16196 = eq(_T_16195, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16197 = or(_T_16196, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16198 = and(_T_16194, _T_16197) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16199 = or(_T_16190, _T_16198) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][7] <= _T_16199 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16200 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16201 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16202 = eq(_T_16201, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16203 = and(_T_16200, _T_16202) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16204 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16205 = eq(_T_16204, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16206 = or(_T_16205, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16207 = and(_T_16203, _T_16206) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16208 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16209 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16210 = eq(_T_16209, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16211 = and(_T_16208, _T_16210) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16212 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16213 = eq(_T_16212, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16214 = or(_T_16213, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16215 = and(_T_16211, _T_16214) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16216 = or(_T_16207, _T_16215) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][8] <= _T_16216 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16217 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16218 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16219 = eq(_T_16218, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16220 = and(_T_16217, _T_16219) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16221 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16222 = eq(_T_16221, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16223 = or(_T_16222, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16224 = and(_T_16220, _T_16223) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16225 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16226 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16227 = eq(_T_16226, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16228 = and(_T_16225, _T_16227) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16229 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16230 = eq(_T_16229, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16231 = or(_T_16230, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16232 = and(_T_16228, _T_16231) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16233 = or(_T_16224, _T_16232) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][9] <= _T_16233 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16234 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16235 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16236 = eq(_T_16235, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16237 = and(_T_16234, _T_16236) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16238 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16239 = eq(_T_16238, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16240 = or(_T_16239, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16241 = and(_T_16237, _T_16240) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16242 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16243 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16244 = eq(_T_16243, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16245 = and(_T_16242, _T_16244) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16246 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16247 = eq(_T_16246, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16248 = or(_T_16247, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16249 = and(_T_16245, _T_16248) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16250 = or(_T_16241, _T_16249) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][10] <= _T_16250 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16251 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16252 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16253 = eq(_T_16252, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16254 = and(_T_16251, _T_16253) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16255 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16256 = eq(_T_16255, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16257 = or(_T_16256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16258 = and(_T_16254, _T_16257) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16259 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16260 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16261 = eq(_T_16260, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16262 = and(_T_16259, _T_16261) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16263 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16264 = eq(_T_16263, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16265 = or(_T_16264, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16266 = and(_T_16262, _T_16265) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16267 = or(_T_16258, _T_16266) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][11] <= _T_16267 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16268 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16269 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16270 = eq(_T_16269, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16271 = and(_T_16268, _T_16270) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16272 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16273 = eq(_T_16272, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16274 = or(_T_16273, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16275 = and(_T_16271, _T_16274) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16276 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16277 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16278 = eq(_T_16277, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16279 = and(_T_16276, _T_16278) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16280 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16281 = eq(_T_16280, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16282 = or(_T_16281, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16283 = and(_T_16279, _T_16282) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16284 = or(_T_16275, _T_16283) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][12] <= _T_16284 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16285 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16286 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16287 = eq(_T_16286, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16288 = and(_T_16285, _T_16287) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16289 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16290 = eq(_T_16289, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16291 = or(_T_16290, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16292 = and(_T_16288, _T_16291) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16293 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16294 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16295 = eq(_T_16294, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16296 = and(_T_16293, _T_16295) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16297 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16298 = eq(_T_16297, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16299 = or(_T_16298, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16300 = and(_T_16296, _T_16299) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16301 = or(_T_16292, _T_16300) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][13] <= _T_16301 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16302 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16303 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16304 = eq(_T_16303, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16305 = and(_T_16302, _T_16304) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16306 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16307 = eq(_T_16306, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16308 = or(_T_16307, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16309 = and(_T_16305, _T_16308) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16310 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16311 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16312 = eq(_T_16311, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16313 = and(_T_16310, _T_16312) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16314 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16315 = eq(_T_16314, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16316 = or(_T_16315, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16317 = and(_T_16313, _T_16316) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16318 = or(_T_16309, _T_16317) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][14] <= _T_16318 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16319 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16320 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16321 = eq(_T_16320, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16322 = and(_T_16319, _T_16321) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16323 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16324 = eq(_T_16323, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16325 = or(_T_16324, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16326 = and(_T_16322, _T_16325) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16327 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16328 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16329 = eq(_T_16328, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16330 = and(_T_16327, _T_16329) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16331 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16332 = eq(_T_16331, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16333 = or(_T_16332, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16334 = and(_T_16330, _T_16333) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16335 = or(_T_16326, _T_16334) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][2][15] <= _T_16335 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16336 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16337 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16338 = eq(_T_16337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16339 = and(_T_16336, _T_16338) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16340 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16341 = eq(_T_16340, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16342 = or(_T_16341, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16343 = and(_T_16339, _T_16342) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16344 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16345 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16346 = eq(_T_16345, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16347 = and(_T_16344, _T_16346) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16348 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16349 = eq(_T_16348, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16350 = or(_T_16349, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16351 = and(_T_16347, _T_16350) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16352 = or(_T_16343, _T_16351) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][0] <= _T_16352 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16353 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16354 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16355 = eq(_T_16354, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16356 = and(_T_16353, _T_16355) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16357 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16358 = eq(_T_16357, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16359 = or(_T_16358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16360 = and(_T_16356, _T_16359) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16361 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16362 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16363 = eq(_T_16362, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16364 = and(_T_16361, _T_16363) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16365 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16366 = eq(_T_16365, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16367 = or(_T_16366, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16368 = and(_T_16364, _T_16367) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16369 = or(_T_16360, _T_16368) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][1] <= _T_16369 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16370 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16371 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16372 = eq(_T_16371, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16373 = and(_T_16370, _T_16372) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16374 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16375 = eq(_T_16374, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16376 = or(_T_16375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16377 = and(_T_16373, _T_16376) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16378 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16379 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16380 = eq(_T_16379, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16381 = and(_T_16378, _T_16380) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16382 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16383 = eq(_T_16382, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16384 = or(_T_16383, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16385 = and(_T_16381, _T_16384) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16386 = or(_T_16377, _T_16385) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][2] <= _T_16386 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16387 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16388 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16389 = eq(_T_16388, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16390 = and(_T_16387, _T_16389) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16391 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16392 = eq(_T_16391, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16393 = or(_T_16392, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16394 = and(_T_16390, _T_16393) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16395 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16396 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16397 = eq(_T_16396, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16398 = and(_T_16395, _T_16397) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16399 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16400 = eq(_T_16399, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16401 = or(_T_16400, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16402 = and(_T_16398, _T_16401) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16403 = or(_T_16394, _T_16402) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][3] <= _T_16403 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16404 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16405 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16406 = eq(_T_16405, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16407 = and(_T_16404, _T_16406) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16408 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16409 = eq(_T_16408, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16410 = or(_T_16409, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16411 = and(_T_16407, _T_16410) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16412 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16413 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16414 = eq(_T_16413, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16415 = and(_T_16412, _T_16414) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16416 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16417 = eq(_T_16416, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16418 = or(_T_16417, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16419 = and(_T_16415, _T_16418) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16420 = or(_T_16411, _T_16419) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][4] <= _T_16420 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16421 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16422 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16423 = eq(_T_16422, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16424 = and(_T_16421, _T_16423) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16425 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16426 = eq(_T_16425, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16427 = or(_T_16426, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16428 = and(_T_16424, _T_16427) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16429 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16430 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16431 = eq(_T_16430, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16432 = and(_T_16429, _T_16431) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16433 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16434 = eq(_T_16433, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16435 = or(_T_16434, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16436 = and(_T_16432, _T_16435) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16437 = or(_T_16428, _T_16436) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][5] <= _T_16437 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16438 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16439 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16440 = eq(_T_16439, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16441 = and(_T_16438, _T_16440) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16442 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16443 = eq(_T_16442, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16444 = or(_T_16443, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16445 = and(_T_16441, _T_16444) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16446 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16447 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16448 = eq(_T_16447, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16449 = and(_T_16446, _T_16448) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16450 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16451 = eq(_T_16450, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16452 = or(_T_16451, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16453 = and(_T_16449, _T_16452) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16454 = or(_T_16445, _T_16453) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][6] <= _T_16454 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16455 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16456 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16457 = eq(_T_16456, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16458 = and(_T_16455, _T_16457) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16459 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16460 = eq(_T_16459, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16461 = or(_T_16460, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16462 = and(_T_16458, _T_16461) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16463 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16464 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16465 = eq(_T_16464, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16466 = and(_T_16463, _T_16465) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16467 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16468 = eq(_T_16467, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16469 = or(_T_16468, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16470 = and(_T_16466, _T_16469) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16471 = or(_T_16462, _T_16470) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][7] <= _T_16471 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16472 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16473 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16474 = eq(_T_16473, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16475 = and(_T_16472, _T_16474) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16476 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16477 = eq(_T_16476, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16478 = or(_T_16477, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16479 = and(_T_16475, _T_16478) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16480 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16481 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16482 = eq(_T_16481, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16483 = and(_T_16480, _T_16482) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16484 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16485 = eq(_T_16484, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16486 = or(_T_16485, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16487 = and(_T_16483, _T_16486) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16488 = or(_T_16479, _T_16487) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][8] <= _T_16488 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16489 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16490 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16491 = eq(_T_16490, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16492 = and(_T_16489, _T_16491) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16493 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16494 = eq(_T_16493, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16495 = or(_T_16494, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16496 = and(_T_16492, _T_16495) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16497 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16498 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16499 = eq(_T_16498, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16500 = and(_T_16497, _T_16499) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16501 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16502 = eq(_T_16501, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16503 = or(_T_16502, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16504 = and(_T_16500, _T_16503) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16505 = or(_T_16496, _T_16504) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][9] <= _T_16505 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16506 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16507 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16508 = eq(_T_16507, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16509 = and(_T_16506, _T_16508) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16510 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16511 = eq(_T_16510, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16512 = or(_T_16511, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16513 = and(_T_16509, _T_16512) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16514 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16515 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16516 = eq(_T_16515, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16517 = and(_T_16514, _T_16516) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16518 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16519 = eq(_T_16518, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16520 = or(_T_16519, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16521 = and(_T_16517, _T_16520) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16522 = or(_T_16513, _T_16521) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][10] <= _T_16522 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16523 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16524 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16525 = eq(_T_16524, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16526 = and(_T_16523, _T_16525) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16527 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16528 = eq(_T_16527, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16529 = or(_T_16528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16530 = and(_T_16526, _T_16529) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16531 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16532 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16533 = eq(_T_16532, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16534 = and(_T_16531, _T_16533) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16535 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16536 = eq(_T_16535, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16537 = or(_T_16536, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16538 = and(_T_16534, _T_16537) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16539 = or(_T_16530, _T_16538) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][11] <= _T_16539 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16540 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16541 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16542 = eq(_T_16541, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16543 = and(_T_16540, _T_16542) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16544 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16545 = eq(_T_16544, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16546 = or(_T_16545, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16547 = and(_T_16543, _T_16546) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16548 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16549 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16550 = eq(_T_16549, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16551 = and(_T_16548, _T_16550) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16552 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16553 = eq(_T_16552, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16554 = or(_T_16553, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16555 = and(_T_16551, _T_16554) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16556 = or(_T_16547, _T_16555) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][12] <= _T_16556 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16557 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16558 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16559 = eq(_T_16558, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16560 = and(_T_16557, _T_16559) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16561 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16562 = eq(_T_16561, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16563 = or(_T_16562, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16564 = and(_T_16560, _T_16563) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16565 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16566 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16567 = eq(_T_16566, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16568 = and(_T_16565, _T_16567) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16569 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16570 = eq(_T_16569, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16571 = or(_T_16570, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16572 = and(_T_16568, _T_16571) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16573 = or(_T_16564, _T_16572) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][13] <= _T_16573 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16574 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16575 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16576 = eq(_T_16575, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16577 = and(_T_16574, _T_16576) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16578 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16579 = eq(_T_16578, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16580 = or(_T_16579, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16581 = and(_T_16577, _T_16580) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16582 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16583 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16584 = eq(_T_16583, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16585 = and(_T_16582, _T_16584) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16586 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16587 = eq(_T_16586, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16588 = or(_T_16587, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16589 = and(_T_16585, _T_16588) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16590 = or(_T_16581, _T_16589) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][14] <= _T_16590 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16591 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16592 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16593 = eq(_T_16592, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16594 = and(_T_16591, _T_16593) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16595 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16596 = eq(_T_16595, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16597 = or(_T_16596, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16598 = and(_T_16594, _T_16597) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16599 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16600 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16601 = eq(_T_16600, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16602 = and(_T_16599, _T_16601) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16603 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16604 = eq(_T_16603, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16605 = or(_T_16604, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16606 = and(_T_16602, _T_16605) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16607 = or(_T_16598, _T_16606) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][3][15] <= _T_16607 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16608 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16609 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16610 = eq(_T_16609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16611 = and(_T_16608, _T_16610) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16612 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16613 = eq(_T_16612, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16614 = or(_T_16613, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16615 = and(_T_16611, _T_16614) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16616 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16617 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16618 = eq(_T_16617, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16619 = and(_T_16616, _T_16618) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16620 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16621 = eq(_T_16620, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16622 = or(_T_16621, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16623 = and(_T_16619, _T_16622) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16624 = or(_T_16615, _T_16623) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][0] <= _T_16624 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16625 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16626 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16627 = eq(_T_16626, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16628 = and(_T_16625, _T_16627) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16629 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16630 = eq(_T_16629, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16631 = or(_T_16630, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16632 = and(_T_16628, _T_16631) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16633 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16634 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16635 = eq(_T_16634, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16636 = and(_T_16633, _T_16635) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16637 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16638 = eq(_T_16637, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16639 = or(_T_16638, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16640 = and(_T_16636, _T_16639) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16641 = or(_T_16632, _T_16640) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][1] <= _T_16641 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16642 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16643 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16644 = eq(_T_16643, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16645 = and(_T_16642, _T_16644) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16646 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16647 = eq(_T_16646, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16648 = or(_T_16647, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16649 = and(_T_16645, _T_16648) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16650 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16651 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16652 = eq(_T_16651, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16653 = and(_T_16650, _T_16652) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16654 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16655 = eq(_T_16654, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16656 = or(_T_16655, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16657 = and(_T_16653, _T_16656) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16658 = or(_T_16649, _T_16657) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][2] <= _T_16658 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16659 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16660 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16661 = eq(_T_16660, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16662 = and(_T_16659, _T_16661) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16663 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16664 = eq(_T_16663, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16665 = or(_T_16664, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16666 = and(_T_16662, _T_16665) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16667 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16668 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16669 = eq(_T_16668, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16670 = and(_T_16667, _T_16669) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16671 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16672 = eq(_T_16671, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16673 = or(_T_16672, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16674 = and(_T_16670, _T_16673) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16675 = or(_T_16666, _T_16674) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][3] <= _T_16675 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16676 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16677 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16678 = eq(_T_16677, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16679 = and(_T_16676, _T_16678) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16680 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16681 = eq(_T_16680, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16682 = or(_T_16681, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16683 = and(_T_16679, _T_16682) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16684 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16685 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16686 = eq(_T_16685, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16687 = and(_T_16684, _T_16686) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16688 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16689 = eq(_T_16688, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16690 = or(_T_16689, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16691 = and(_T_16687, _T_16690) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16692 = or(_T_16683, _T_16691) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][4] <= _T_16692 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16693 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16694 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16695 = eq(_T_16694, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16696 = and(_T_16693, _T_16695) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16697 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16698 = eq(_T_16697, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16699 = or(_T_16698, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16700 = and(_T_16696, _T_16699) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16701 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16702 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16703 = eq(_T_16702, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16704 = and(_T_16701, _T_16703) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16705 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16706 = eq(_T_16705, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16707 = or(_T_16706, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16708 = and(_T_16704, _T_16707) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16709 = or(_T_16700, _T_16708) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][5] <= _T_16709 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16710 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16711 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16712 = eq(_T_16711, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16713 = and(_T_16710, _T_16712) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16714 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16715 = eq(_T_16714, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16716 = or(_T_16715, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16717 = and(_T_16713, _T_16716) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16718 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16719 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16720 = eq(_T_16719, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16721 = and(_T_16718, _T_16720) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16722 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16723 = eq(_T_16722, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16724 = or(_T_16723, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16725 = and(_T_16721, _T_16724) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16726 = or(_T_16717, _T_16725) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][6] <= _T_16726 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16727 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16728 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16729 = eq(_T_16728, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16730 = and(_T_16727, _T_16729) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16731 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16732 = eq(_T_16731, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16733 = or(_T_16732, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16734 = and(_T_16730, _T_16733) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16735 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16736 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16737 = eq(_T_16736, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16738 = and(_T_16735, _T_16737) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16739 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16740 = eq(_T_16739, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16741 = or(_T_16740, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16742 = and(_T_16738, _T_16741) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16743 = or(_T_16734, _T_16742) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][7] <= _T_16743 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16744 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16745 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16746 = eq(_T_16745, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16747 = and(_T_16744, _T_16746) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16748 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16749 = eq(_T_16748, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16750 = or(_T_16749, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16751 = and(_T_16747, _T_16750) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16752 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16753 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16754 = eq(_T_16753, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16755 = and(_T_16752, _T_16754) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16756 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16757 = eq(_T_16756, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16758 = or(_T_16757, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16759 = and(_T_16755, _T_16758) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16760 = or(_T_16751, _T_16759) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][8] <= _T_16760 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16761 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16762 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16763 = eq(_T_16762, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16764 = and(_T_16761, _T_16763) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16765 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16766 = eq(_T_16765, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16767 = or(_T_16766, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16768 = and(_T_16764, _T_16767) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16769 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16770 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16771 = eq(_T_16770, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16772 = and(_T_16769, _T_16771) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16773 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16774 = eq(_T_16773, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16775 = or(_T_16774, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16776 = and(_T_16772, _T_16775) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16777 = or(_T_16768, _T_16776) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][9] <= _T_16777 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16778 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16779 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16780 = eq(_T_16779, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16781 = and(_T_16778, _T_16780) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16782 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16783 = eq(_T_16782, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16784 = or(_T_16783, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16785 = and(_T_16781, _T_16784) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16786 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16787 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16788 = eq(_T_16787, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16789 = and(_T_16786, _T_16788) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16790 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16791 = eq(_T_16790, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16792 = or(_T_16791, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16793 = and(_T_16789, _T_16792) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16794 = or(_T_16785, _T_16793) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][10] <= _T_16794 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16795 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16796 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16797 = eq(_T_16796, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16798 = and(_T_16795, _T_16797) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16799 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16800 = eq(_T_16799, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16801 = or(_T_16800, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16802 = and(_T_16798, _T_16801) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16803 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16804 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16805 = eq(_T_16804, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16806 = and(_T_16803, _T_16805) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16807 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16808 = eq(_T_16807, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16809 = or(_T_16808, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16810 = and(_T_16806, _T_16809) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16811 = or(_T_16802, _T_16810) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][11] <= _T_16811 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16812 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16813 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16814 = eq(_T_16813, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16815 = and(_T_16812, _T_16814) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16816 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16817 = eq(_T_16816, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16818 = or(_T_16817, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16819 = and(_T_16815, _T_16818) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16820 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16821 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16822 = eq(_T_16821, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16823 = and(_T_16820, _T_16822) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16824 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16825 = eq(_T_16824, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16826 = or(_T_16825, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16827 = and(_T_16823, _T_16826) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16828 = or(_T_16819, _T_16827) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][12] <= _T_16828 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16829 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16830 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16831 = eq(_T_16830, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16832 = and(_T_16829, _T_16831) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16833 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16834 = eq(_T_16833, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16835 = or(_T_16834, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16836 = and(_T_16832, _T_16835) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16837 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16838 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16839 = eq(_T_16838, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16840 = and(_T_16837, _T_16839) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16841 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16842 = eq(_T_16841, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16843 = or(_T_16842, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16844 = and(_T_16840, _T_16843) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16845 = or(_T_16836, _T_16844) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][13] <= _T_16845 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16846 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16847 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16848 = eq(_T_16847, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16849 = and(_T_16846, _T_16848) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16850 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16851 = eq(_T_16850, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16852 = or(_T_16851, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16853 = and(_T_16849, _T_16852) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16854 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16855 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16856 = eq(_T_16855, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16857 = and(_T_16854, _T_16856) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16858 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16859 = eq(_T_16858, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16860 = or(_T_16859, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16861 = and(_T_16857, _T_16860) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16862 = or(_T_16853, _T_16861) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][14] <= _T_16862 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16863 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16864 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16865 = eq(_T_16864, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16866 = and(_T_16863, _T_16865) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16867 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16868 = eq(_T_16867, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16869 = or(_T_16868, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16870 = and(_T_16866, _T_16869) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16871 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16872 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16873 = eq(_T_16872, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16874 = and(_T_16871, _T_16873) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16875 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16876 = eq(_T_16875, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16877 = or(_T_16876, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16878 = and(_T_16874, _T_16877) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16879 = or(_T_16870, _T_16878) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][4][15] <= _T_16879 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16880 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16881 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16882 = eq(_T_16881, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16883 = and(_T_16880, _T_16882) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16884 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16885 = eq(_T_16884, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16886 = or(_T_16885, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16887 = and(_T_16883, _T_16886) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16888 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16889 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16890 = eq(_T_16889, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16891 = and(_T_16888, _T_16890) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16892 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16893 = eq(_T_16892, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16894 = or(_T_16893, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16895 = and(_T_16891, _T_16894) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16896 = or(_T_16887, _T_16895) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][0] <= _T_16896 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16897 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16898 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16899 = eq(_T_16898, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16900 = and(_T_16897, _T_16899) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16901 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16902 = eq(_T_16901, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16903 = or(_T_16902, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16904 = and(_T_16900, _T_16903) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16905 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16906 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16907 = eq(_T_16906, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16908 = and(_T_16905, _T_16907) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16909 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16910 = eq(_T_16909, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16911 = or(_T_16910, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16912 = and(_T_16908, _T_16911) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16913 = or(_T_16904, _T_16912) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][1] <= _T_16913 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16914 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16915 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16916 = eq(_T_16915, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16917 = and(_T_16914, _T_16916) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16918 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16919 = eq(_T_16918, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16920 = or(_T_16919, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16921 = and(_T_16917, _T_16920) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16922 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16923 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16924 = eq(_T_16923, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16925 = and(_T_16922, _T_16924) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16926 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16927 = eq(_T_16926, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16928 = or(_T_16927, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16929 = and(_T_16925, _T_16928) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16930 = or(_T_16921, _T_16929) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][2] <= _T_16930 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16931 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16932 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16933 = eq(_T_16932, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16934 = and(_T_16931, _T_16933) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16935 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16936 = eq(_T_16935, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16937 = or(_T_16936, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16938 = and(_T_16934, _T_16937) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16939 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16940 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16941 = eq(_T_16940, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16942 = and(_T_16939, _T_16941) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16943 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16944 = eq(_T_16943, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16945 = or(_T_16944, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16946 = and(_T_16942, _T_16945) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16947 = or(_T_16938, _T_16946) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][3] <= _T_16947 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16948 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16949 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16950 = eq(_T_16949, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16951 = and(_T_16948, _T_16950) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16952 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16953 = eq(_T_16952, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16954 = or(_T_16953, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16955 = and(_T_16951, _T_16954) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16956 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16957 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16958 = eq(_T_16957, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16959 = and(_T_16956, _T_16958) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16960 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16961 = eq(_T_16960, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16962 = or(_T_16961, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16963 = and(_T_16959, _T_16962) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16964 = or(_T_16955, _T_16963) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][4] <= _T_16964 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16965 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16966 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16967 = eq(_T_16966, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16968 = and(_T_16965, _T_16967) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16969 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16970 = eq(_T_16969, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16971 = or(_T_16970, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16972 = and(_T_16968, _T_16971) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16973 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16974 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16975 = eq(_T_16974, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16976 = and(_T_16973, _T_16975) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16977 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16978 = eq(_T_16977, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16979 = or(_T_16978, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16980 = and(_T_16976, _T_16979) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16981 = or(_T_16972, _T_16980) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][5] <= _T_16981 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16982 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_16983 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_16984 = eq(_T_16983, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_16985 = and(_T_16982, _T_16984) @[el2_ifu_bp_ctl.scala 460:45] + node _T_16986 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_16987 = eq(_T_16986, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_16988 = or(_T_16987, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_16989 = and(_T_16985, _T_16988) @[el2_ifu_bp_ctl.scala 460:110] + node _T_16990 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_16991 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_16992 = eq(_T_16991, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_16993 = and(_T_16990, _T_16992) @[el2_ifu_bp_ctl.scala 461:22] + node _T_16994 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_16995 = eq(_T_16994, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_16996 = or(_T_16995, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_16997 = and(_T_16993, _T_16996) @[el2_ifu_bp_ctl.scala 461:87] + node _T_16998 = or(_T_16989, _T_16997) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][6] <= _T_16998 @[el2_ifu_bp_ctl.scala 460:27] + node _T_16999 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17000 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17001 = eq(_T_17000, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17002 = and(_T_16999, _T_17001) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17003 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17004 = eq(_T_17003, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17005 = or(_T_17004, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17006 = and(_T_17002, _T_17005) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17007 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17008 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17009 = eq(_T_17008, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17010 = and(_T_17007, _T_17009) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17011 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17012 = eq(_T_17011, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17013 = or(_T_17012, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17014 = and(_T_17010, _T_17013) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17015 = or(_T_17006, _T_17014) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][7] <= _T_17015 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17016 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17017 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17018 = eq(_T_17017, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17019 = and(_T_17016, _T_17018) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17020 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17021 = eq(_T_17020, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17022 = or(_T_17021, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17023 = and(_T_17019, _T_17022) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17024 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17025 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17026 = eq(_T_17025, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17027 = and(_T_17024, _T_17026) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17028 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17029 = eq(_T_17028, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17030 = or(_T_17029, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17031 = and(_T_17027, _T_17030) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17032 = or(_T_17023, _T_17031) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][8] <= _T_17032 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17033 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17034 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17035 = eq(_T_17034, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17036 = and(_T_17033, _T_17035) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17037 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17038 = eq(_T_17037, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17039 = or(_T_17038, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17040 = and(_T_17036, _T_17039) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17041 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17042 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17043 = eq(_T_17042, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17044 = and(_T_17041, _T_17043) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17045 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17046 = eq(_T_17045, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17047 = or(_T_17046, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17048 = and(_T_17044, _T_17047) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17049 = or(_T_17040, _T_17048) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][9] <= _T_17049 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17050 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17051 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17052 = eq(_T_17051, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17053 = and(_T_17050, _T_17052) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17054 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17055 = eq(_T_17054, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17056 = or(_T_17055, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17057 = and(_T_17053, _T_17056) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17058 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17059 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17060 = eq(_T_17059, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17061 = and(_T_17058, _T_17060) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17062 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17063 = eq(_T_17062, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17064 = or(_T_17063, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17065 = and(_T_17061, _T_17064) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17066 = or(_T_17057, _T_17065) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][10] <= _T_17066 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17067 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17068 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17069 = eq(_T_17068, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17070 = and(_T_17067, _T_17069) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17071 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17072 = eq(_T_17071, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17073 = or(_T_17072, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17074 = and(_T_17070, _T_17073) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17075 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17076 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17077 = eq(_T_17076, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17078 = and(_T_17075, _T_17077) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17079 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17080 = eq(_T_17079, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17081 = or(_T_17080, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17082 = and(_T_17078, _T_17081) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17083 = or(_T_17074, _T_17082) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][11] <= _T_17083 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17084 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17085 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17086 = eq(_T_17085, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17087 = and(_T_17084, _T_17086) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17088 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17089 = eq(_T_17088, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17090 = or(_T_17089, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17091 = and(_T_17087, _T_17090) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17092 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17093 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17094 = eq(_T_17093, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17095 = and(_T_17092, _T_17094) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17096 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17097 = eq(_T_17096, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17098 = or(_T_17097, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17099 = and(_T_17095, _T_17098) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17100 = or(_T_17091, _T_17099) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][12] <= _T_17100 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17101 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17102 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17103 = eq(_T_17102, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17104 = and(_T_17101, _T_17103) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17105 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17106 = eq(_T_17105, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17107 = or(_T_17106, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17108 = and(_T_17104, _T_17107) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17109 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17110 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17111 = eq(_T_17110, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17112 = and(_T_17109, _T_17111) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17113 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17114 = eq(_T_17113, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17115 = or(_T_17114, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17116 = and(_T_17112, _T_17115) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17117 = or(_T_17108, _T_17116) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][13] <= _T_17117 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17118 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17119 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17120 = eq(_T_17119, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17121 = and(_T_17118, _T_17120) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17122 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17123 = eq(_T_17122, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17124 = or(_T_17123, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17125 = and(_T_17121, _T_17124) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17126 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17127 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17128 = eq(_T_17127, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17129 = and(_T_17126, _T_17128) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17130 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17131 = eq(_T_17130, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17132 = or(_T_17131, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17133 = and(_T_17129, _T_17132) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17134 = or(_T_17125, _T_17133) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][14] <= _T_17134 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17135 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17136 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17137 = eq(_T_17136, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17138 = and(_T_17135, _T_17137) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17139 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17140 = eq(_T_17139, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17141 = or(_T_17140, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17142 = and(_T_17138, _T_17141) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17143 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17144 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17145 = eq(_T_17144, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17146 = and(_T_17143, _T_17145) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17147 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17148 = eq(_T_17147, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17149 = or(_T_17148, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17150 = and(_T_17146, _T_17149) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17151 = or(_T_17142, _T_17150) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][5][15] <= _T_17151 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17152 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17153 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17154 = eq(_T_17153, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17155 = and(_T_17152, _T_17154) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17156 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17157 = eq(_T_17156, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17158 = or(_T_17157, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17159 = and(_T_17155, _T_17158) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17160 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17161 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17162 = eq(_T_17161, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17163 = and(_T_17160, _T_17162) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17164 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17165 = eq(_T_17164, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17166 = or(_T_17165, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17167 = and(_T_17163, _T_17166) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17168 = or(_T_17159, _T_17167) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][0] <= _T_17168 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17169 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17170 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17171 = eq(_T_17170, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17172 = and(_T_17169, _T_17171) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17173 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17174 = eq(_T_17173, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17175 = or(_T_17174, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17176 = and(_T_17172, _T_17175) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17177 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17178 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17179 = eq(_T_17178, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17180 = and(_T_17177, _T_17179) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17181 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17182 = eq(_T_17181, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17183 = or(_T_17182, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17184 = and(_T_17180, _T_17183) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17185 = or(_T_17176, _T_17184) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][1] <= _T_17185 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17186 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17187 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17188 = eq(_T_17187, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17189 = and(_T_17186, _T_17188) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17190 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17191 = eq(_T_17190, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17192 = or(_T_17191, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17193 = and(_T_17189, _T_17192) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17194 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17195 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17196 = eq(_T_17195, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17197 = and(_T_17194, _T_17196) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17198 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17199 = eq(_T_17198, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17200 = or(_T_17199, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17201 = and(_T_17197, _T_17200) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17202 = or(_T_17193, _T_17201) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][2] <= _T_17202 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17203 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17204 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17205 = eq(_T_17204, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17206 = and(_T_17203, _T_17205) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17207 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17208 = eq(_T_17207, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17209 = or(_T_17208, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17210 = and(_T_17206, _T_17209) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17211 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17212 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17213 = eq(_T_17212, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17214 = and(_T_17211, _T_17213) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17215 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17216 = eq(_T_17215, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17217 = or(_T_17216, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17218 = and(_T_17214, _T_17217) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17219 = or(_T_17210, _T_17218) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][3] <= _T_17219 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17220 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17221 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17222 = eq(_T_17221, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17223 = and(_T_17220, _T_17222) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17224 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17225 = eq(_T_17224, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17226 = or(_T_17225, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17227 = and(_T_17223, _T_17226) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17228 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17229 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17230 = eq(_T_17229, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17231 = and(_T_17228, _T_17230) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17232 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17233 = eq(_T_17232, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17234 = or(_T_17233, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17235 = and(_T_17231, _T_17234) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17236 = or(_T_17227, _T_17235) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][4] <= _T_17236 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17237 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17238 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17239 = eq(_T_17238, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17240 = and(_T_17237, _T_17239) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17241 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17242 = eq(_T_17241, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17243 = or(_T_17242, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17244 = and(_T_17240, _T_17243) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17245 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17246 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17247 = eq(_T_17246, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17248 = and(_T_17245, _T_17247) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17249 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17250 = eq(_T_17249, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17251 = or(_T_17250, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17252 = and(_T_17248, _T_17251) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17253 = or(_T_17244, _T_17252) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][5] <= _T_17253 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17254 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17255 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17256 = eq(_T_17255, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17257 = and(_T_17254, _T_17256) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17258 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17259 = eq(_T_17258, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17260 = or(_T_17259, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17261 = and(_T_17257, _T_17260) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17262 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17263 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17264 = eq(_T_17263, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17265 = and(_T_17262, _T_17264) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17266 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17267 = eq(_T_17266, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17268 = or(_T_17267, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17269 = and(_T_17265, _T_17268) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17270 = or(_T_17261, _T_17269) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][6] <= _T_17270 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17271 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17272 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17273 = eq(_T_17272, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17274 = and(_T_17271, _T_17273) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17275 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17276 = eq(_T_17275, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17277 = or(_T_17276, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17278 = and(_T_17274, _T_17277) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17279 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17280 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17281 = eq(_T_17280, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17282 = and(_T_17279, _T_17281) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17283 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17284 = eq(_T_17283, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17285 = or(_T_17284, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17286 = and(_T_17282, _T_17285) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17287 = or(_T_17278, _T_17286) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][7] <= _T_17287 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17288 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17289 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17290 = eq(_T_17289, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17291 = and(_T_17288, _T_17290) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17292 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17293 = eq(_T_17292, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17294 = or(_T_17293, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17295 = and(_T_17291, _T_17294) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17296 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17297 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17298 = eq(_T_17297, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17299 = and(_T_17296, _T_17298) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17300 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17301 = eq(_T_17300, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17302 = or(_T_17301, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17303 = and(_T_17299, _T_17302) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17304 = or(_T_17295, _T_17303) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][8] <= _T_17304 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17305 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17306 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17307 = eq(_T_17306, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17308 = and(_T_17305, _T_17307) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17309 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17310 = eq(_T_17309, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17311 = or(_T_17310, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17312 = and(_T_17308, _T_17311) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17313 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17314 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17315 = eq(_T_17314, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17316 = and(_T_17313, _T_17315) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17317 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17318 = eq(_T_17317, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17319 = or(_T_17318, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17320 = and(_T_17316, _T_17319) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17321 = or(_T_17312, _T_17320) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][9] <= _T_17321 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17322 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17323 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17324 = eq(_T_17323, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17325 = and(_T_17322, _T_17324) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17326 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17327 = eq(_T_17326, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17328 = or(_T_17327, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17329 = and(_T_17325, _T_17328) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17330 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17331 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17332 = eq(_T_17331, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17333 = and(_T_17330, _T_17332) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17334 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17335 = eq(_T_17334, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17336 = or(_T_17335, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17337 = and(_T_17333, _T_17336) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17338 = or(_T_17329, _T_17337) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][10] <= _T_17338 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17339 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17340 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17341 = eq(_T_17340, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17342 = and(_T_17339, _T_17341) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17343 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17344 = eq(_T_17343, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17345 = or(_T_17344, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17346 = and(_T_17342, _T_17345) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17347 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17348 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17349 = eq(_T_17348, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17350 = and(_T_17347, _T_17349) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17351 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17352 = eq(_T_17351, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17353 = or(_T_17352, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17354 = and(_T_17350, _T_17353) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17355 = or(_T_17346, _T_17354) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][11] <= _T_17355 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17356 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17357 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17358 = eq(_T_17357, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17359 = and(_T_17356, _T_17358) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17360 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17361 = eq(_T_17360, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17362 = or(_T_17361, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17363 = and(_T_17359, _T_17362) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17364 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17365 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17366 = eq(_T_17365, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17367 = and(_T_17364, _T_17366) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17368 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17369 = eq(_T_17368, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17370 = or(_T_17369, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17371 = and(_T_17367, _T_17370) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17372 = or(_T_17363, _T_17371) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][12] <= _T_17372 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17373 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17374 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17375 = eq(_T_17374, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17376 = and(_T_17373, _T_17375) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17377 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17378 = eq(_T_17377, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17379 = or(_T_17378, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17380 = and(_T_17376, _T_17379) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17381 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17382 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17383 = eq(_T_17382, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17384 = and(_T_17381, _T_17383) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17385 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17386 = eq(_T_17385, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17387 = or(_T_17386, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17388 = and(_T_17384, _T_17387) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17389 = or(_T_17380, _T_17388) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][13] <= _T_17389 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17390 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17391 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17392 = eq(_T_17391, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17393 = and(_T_17390, _T_17392) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17394 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17395 = eq(_T_17394, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17396 = or(_T_17395, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17397 = and(_T_17393, _T_17396) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17398 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17399 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17400 = eq(_T_17399, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17401 = and(_T_17398, _T_17400) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17402 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17403 = eq(_T_17402, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17404 = or(_T_17403, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17405 = and(_T_17401, _T_17404) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17406 = or(_T_17397, _T_17405) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][14] <= _T_17406 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17407 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17408 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17409 = eq(_T_17408, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17410 = and(_T_17407, _T_17409) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17411 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17412 = eq(_T_17411, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17413 = or(_T_17412, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17414 = and(_T_17410, _T_17413) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17415 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17416 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17417 = eq(_T_17416, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17418 = and(_T_17415, _T_17417) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17419 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17420 = eq(_T_17419, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17421 = or(_T_17420, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17422 = and(_T_17418, _T_17421) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17423 = or(_T_17414, _T_17422) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][6][15] <= _T_17423 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17424 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17425 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17426 = eq(_T_17425, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17427 = and(_T_17424, _T_17426) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17428 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17429 = eq(_T_17428, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17430 = or(_T_17429, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17431 = and(_T_17427, _T_17430) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17432 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17433 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17434 = eq(_T_17433, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17435 = and(_T_17432, _T_17434) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17436 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17437 = eq(_T_17436, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17438 = or(_T_17437, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17439 = and(_T_17435, _T_17438) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17440 = or(_T_17431, _T_17439) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][0] <= _T_17440 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17441 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17442 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17443 = eq(_T_17442, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17444 = and(_T_17441, _T_17443) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17445 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17446 = eq(_T_17445, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17447 = or(_T_17446, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17448 = and(_T_17444, _T_17447) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17449 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17450 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17451 = eq(_T_17450, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17452 = and(_T_17449, _T_17451) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17453 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17454 = eq(_T_17453, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17455 = or(_T_17454, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17456 = and(_T_17452, _T_17455) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17457 = or(_T_17448, _T_17456) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][1] <= _T_17457 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17458 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17459 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17460 = eq(_T_17459, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17461 = and(_T_17458, _T_17460) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17462 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17463 = eq(_T_17462, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17464 = or(_T_17463, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17465 = and(_T_17461, _T_17464) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17466 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17467 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17468 = eq(_T_17467, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17469 = and(_T_17466, _T_17468) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17470 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17471 = eq(_T_17470, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17472 = or(_T_17471, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17473 = and(_T_17469, _T_17472) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17474 = or(_T_17465, _T_17473) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][2] <= _T_17474 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17475 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17476 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17477 = eq(_T_17476, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17478 = and(_T_17475, _T_17477) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17479 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17480 = eq(_T_17479, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17481 = or(_T_17480, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17482 = and(_T_17478, _T_17481) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17483 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17484 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17485 = eq(_T_17484, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17486 = and(_T_17483, _T_17485) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17487 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17488 = eq(_T_17487, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17489 = or(_T_17488, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17490 = and(_T_17486, _T_17489) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17491 = or(_T_17482, _T_17490) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][3] <= _T_17491 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17492 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17493 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17494 = eq(_T_17493, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17495 = and(_T_17492, _T_17494) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17496 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17497 = eq(_T_17496, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17498 = or(_T_17497, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17499 = and(_T_17495, _T_17498) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17500 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17501 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17502 = eq(_T_17501, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17503 = and(_T_17500, _T_17502) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17504 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17505 = eq(_T_17504, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17506 = or(_T_17505, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17507 = and(_T_17503, _T_17506) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17508 = or(_T_17499, _T_17507) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][4] <= _T_17508 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17509 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17510 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17511 = eq(_T_17510, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17512 = and(_T_17509, _T_17511) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17513 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17514 = eq(_T_17513, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17515 = or(_T_17514, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17516 = and(_T_17512, _T_17515) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17517 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17518 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17519 = eq(_T_17518, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17520 = and(_T_17517, _T_17519) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17521 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17522 = eq(_T_17521, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17523 = or(_T_17522, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17524 = and(_T_17520, _T_17523) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17525 = or(_T_17516, _T_17524) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][5] <= _T_17525 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17526 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17527 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17528 = eq(_T_17527, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17529 = and(_T_17526, _T_17528) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17530 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17531 = eq(_T_17530, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17532 = or(_T_17531, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17533 = and(_T_17529, _T_17532) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17534 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17535 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17536 = eq(_T_17535, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17537 = and(_T_17534, _T_17536) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17538 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17539 = eq(_T_17538, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17540 = or(_T_17539, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17541 = and(_T_17537, _T_17540) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17542 = or(_T_17533, _T_17541) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][6] <= _T_17542 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17543 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17544 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17545 = eq(_T_17544, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17546 = and(_T_17543, _T_17545) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17547 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17548 = eq(_T_17547, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17549 = or(_T_17548, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17550 = and(_T_17546, _T_17549) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17551 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17552 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17553 = eq(_T_17552, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17554 = and(_T_17551, _T_17553) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17555 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17556 = eq(_T_17555, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17557 = or(_T_17556, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17558 = and(_T_17554, _T_17557) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17559 = or(_T_17550, _T_17558) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][7] <= _T_17559 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17560 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17561 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17562 = eq(_T_17561, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17563 = and(_T_17560, _T_17562) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17564 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17565 = eq(_T_17564, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17566 = or(_T_17565, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17567 = and(_T_17563, _T_17566) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17568 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17569 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17570 = eq(_T_17569, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17571 = and(_T_17568, _T_17570) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17572 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17573 = eq(_T_17572, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17574 = or(_T_17573, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17575 = and(_T_17571, _T_17574) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17576 = or(_T_17567, _T_17575) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][8] <= _T_17576 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17577 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17578 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17579 = eq(_T_17578, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17580 = and(_T_17577, _T_17579) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17581 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17582 = eq(_T_17581, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17583 = or(_T_17582, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17584 = and(_T_17580, _T_17583) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17585 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17586 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17587 = eq(_T_17586, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17588 = and(_T_17585, _T_17587) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17589 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17590 = eq(_T_17589, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17591 = or(_T_17590, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17592 = and(_T_17588, _T_17591) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17593 = or(_T_17584, _T_17592) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][9] <= _T_17593 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17594 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17595 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17596 = eq(_T_17595, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17597 = and(_T_17594, _T_17596) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17598 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17599 = eq(_T_17598, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17600 = or(_T_17599, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17601 = and(_T_17597, _T_17600) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17602 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17603 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17604 = eq(_T_17603, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17605 = and(_T_17602, _T_17604) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17606 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17607 = eq(_T_17606, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17608 = or(_T_17607, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17609 = and(_T_17605, _T_17608) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17610 = or(_T_17601, _T_17609) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][10] <= _T_17610 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17611 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17612 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17613 = eq(_T_17612, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17614 = and(_T_17611, _T_17613) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17615 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17616 = eq(_T_17615, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17617 = or(_T_17616, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17618 = and(_T_17614, _T_17617) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17619 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17620 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17621 = eq(_T_17620, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17622 = and(_T_17619, _T_17621) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17623 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17624 = eq(_T_17623, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17625 = or(_T_17624, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17626 = and(_T_17622, _T_17625) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17627 = or(_T_17618, _T_17626) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][11] <= _T_17627 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17628 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17629 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17630 = eq(_T_17629, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17631 = and(_T_17628, _T_17630) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17632 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17633 = eq(_T_17632, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17634 = or(_T_17633, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17635 = and(_T_17631, _T_17634) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17636 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17637 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17638 = eq(_T_17637, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17639 = and(_T_17636, _T_17638) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17640 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17641 = eq(_T_17640, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17642 = or(_T_17641, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17643 = and(_T_17639, _T_17642) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17644 = or(_T_17635, _T_17643) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][12] <= _T_17644 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17645 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17646 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17647 = eq(_T_17646, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17648 = and(_T_17645, _T_17647) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17649 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17650 = eq(_T_17649, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17651 = or(_T_17650, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17652 = and(_T_17648, _T_17651) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17653 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17654 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17655 = eq(_T_17654, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17656 = and(_T_17653, _T_17655) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17657 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17658 = eq(_T_17657, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17659 = or(_T_17658, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17660 = and(_T_17656, _T_17659) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17661 = or(_T_17652, _T_17660) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][13] <= _T_17661 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17662 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17663 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17664 = eq(_T_17663, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17665 = and(_T_17662, _T_17664) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17666 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17667 = eq(_T_17666, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17668 = or(_T_17667, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17669 = and(_T_17665, _T_17668) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17670 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17671 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17672 = eq(_T_17671, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17673 = and(_T_17670, _T_17672) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17674 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17675 = eq(_T_17674, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17676 = or(_T_17675, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17677 = and(_T_17673, _T_17676) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17678 = or(_T_17669, _T_17677) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][14] <= _T_17678 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17679 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17680 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17681 = eq(_T_17680, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17682 = and(_T_17679, _T_17681) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17683 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17684 = eq(_T_17683, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17685 = or(_T_17684, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17686 = and(_T_17682, _T_17685) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17687 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17688 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17689 = eq(_T_17688, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17690 = and(_T_17687, _T_17689) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17691 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17692 = eq(_T_17691, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17693 = or(_T_17692, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17694 = and(_T_17690, _T_17693) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17695 = or(_T_17686, _T_17694) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][7][15] <= _T_17695 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17696 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17697 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17698 = eq(_T_17697, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17699 = and(_T_17696, _T_17698) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17700 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17701 = eq(_T_17700, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17702 = or(_T_17701, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17703 = and(_T_17699, _T_17702) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17704 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17705 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17706 = eq(_T_17705, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17707 = and(_T_17704, _T_17706) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17708 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17709 = eq(_T_17708, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17710 = or(_T_17709, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17711 = and(_T_17707, _T_17710) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17712 = or(_T_17703, _T_17711) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][0] <= _T_17712 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17713 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17714 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17715 = eq(_T_17714, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17716 = and(_T_17713, _T_17715) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17717 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17718 = eq(_T_17717, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17719 = or(_T_17718, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17720 = and(_T_17716, _T_17719) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17721 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17722 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17723 = eq(_T_17722, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17724 = and(_T_17721, _T_17723) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17725 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17726 = eq(_T_17725, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17727 = or(_T_17726, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17728 = and(_T_17724, _T_17727) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17729 = or(_T_17720, _T_17728) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][1] <= _T_17729 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17730 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17731 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17732 = eq(_T_17731, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17733 = and(_T_17730, _T_17732) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17734 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17735 = eq(_T_17734, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17736 = or(_T_17735, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17737 = and(_T_17733, _T_17736) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17738 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17739 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17740 = eq(_T_17739, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17741 = and(_T_17738, _T_17740) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17742 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17743 = eq(_T_17742, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17744 = or(_T_17743, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17745 = and(_T_17741, _T_17744) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17746 = or(_T_17737, _T_17745) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][2] <= _T_17746 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17747 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17748 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17749 = eq(_T_17748, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17750 = and(_T_17747, _T_17749) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17751 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17752 = eq(_T_17751, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17753 = or(_T_17752, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17754 = and(_T_17750, _T_17753) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17755 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17756 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17757 = eq(_T_17756, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17758 = and(_T_17755, _T_17757) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17759 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17760 = eq(_T_17759, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17761 = or(_T_17760, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17762 = and(_T_17758, _T_17761) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17763 = or(_T_17754, _T_17762) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][3] <= _T_17763 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17764 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17765 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17766 = eq(_T_17765, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17767 = and(_T_17764, _T_17766) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17768 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17769 = eq(_T_17768, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17770 = or(_T_17769, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17771 = and(_T_17767, _T_17770) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17772 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17773 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17774 = eq(_T_17773, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17775 = and(_T_17772, _T_17774) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17776 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17777 = eq(_T_17776, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17778 = or(_T_17777, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17779 = and(_T_17775, _T_17778) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17780 = or(_T_17771, _T_17779) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][4] <= _T_17780 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17781 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17782 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17783 = eq(_T_17782, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17784 = and(_T_17781, _T_17783) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17785 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17786 = eq(_T_17785, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17787 = or(_T_17786, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17788 = and(_T_17784, _T_17787) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17789 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17790 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17791 = eq(_T_17790, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17792 = and(_T_17789, _T_17791) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17793 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17794 = eq(_T_17793, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17795 = or(_T_17794, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17796 = and(_T_17792, _T_17795) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17797 = or(_T_17788, _T_17796) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][5] <= _T_17797 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17798 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17799 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17800 = eq(_T_17799, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17801 = and(_T_17798, _T_17800) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17802 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17803 = eq(_T_17802, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17804 = or(_T_17803, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17805 = and(_T_17801, _T_17804) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17806 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17807 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17808 = eq(_T_17807, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17809 = and(_T_17806, _T_17808) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17810 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17811 = eq(_T_17810, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17812 = or(_T_17811, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17813 = and(_T_17809, _T_17812) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17814 = or(_T_17805, _T_17813) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][6] <= _T_17814 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17815 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17816 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17817 = eq(_T_17816, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17818 = and(_T_17815, _T_17817) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17819 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17820 = eq(_T_17819, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17821 = or(_T_17820, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17822 = and(_T_17818, _T_17821) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17823 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17824 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17825 = eq(_T_17824, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17826 = and(_T_17823, _T_17825) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17827 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17828 = eq(_T_17827, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17829 = or(_T_17828, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17830 = and(_T_17826, _T_17829) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17831 = or(_T_17822, _T_17830) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][7] <= _T_17831 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17832 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17833 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17834 = eq(_T_17833, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17835 = and(_T_17832, _T_17834) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17836 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17837 = eq(_T_17836, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17838 = or(_T_17837, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17839 = and(_T_17835, _T_17838) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17840 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17841 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17842 = eq(_T_17841, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17843 = and(_T_17840, _T_17842) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17844 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17845 = eq(_T_17844, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17846 = or(_T_17845, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17847 = and(_T_17843, _T_17846) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17848 = or(_T_17839, _T_17847) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][8] <= _T_17848 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17849 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17850 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17851 = eq(_T_17850, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17852 = and(_T_17849, _T_17851) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17853 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17854 = eq(_T_17853, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17855 = or(_T_17854, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17856 = and(_T_17852, _T_17855) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17857 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17858 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17859 = eq(_T_17858, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17860 = and(_T_17857, _T_17859) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17861 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17862 = eq(_T_17861, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17863 = or(_T_17862, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17864 = and(_T_17860, _T_17863) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17865 = or(_T_17856, _T_17864) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][9] <= _T_17865 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17866 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17867 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17868 = eq(_T_17867, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17869 = and(_T_17866, _T_17868) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17870 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17871 = eq(_T_17870, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17872 = or(_T_17871, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17873 = and(_T_17869, _T_17872) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17874 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17875 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17876 = eq(_T_17875, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17877 = and(_T_17874, _T_17876) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17878 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17879 = eq(_T_17878, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17880 = or(_T_17879, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17881 = and(_T_17877, _T_17880) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17882 = or(_T_17873, _T_17881) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][10] <= _T_17882 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17883 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17884 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17885 = eq(_T_17884, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17886 = and(_T_17883, _T_17885) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17887 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17888 = eq(_T_17887, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17889 = or(_T_17888, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17890 = and(_T_17886, _T_17889) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17891 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17892 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17893 = eq(_T_17892, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17894 = and(_T_17891, _T_17893) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17895 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17896 = eq(_T_17895, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17897 = or(_T_17896, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17898 = and(_T_17894, _T_17897) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17899 = or(_T_17890, _T_17898) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][11] <= _T_17899 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17900 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17901 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17902 = eq(_T_17901, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17903 = and(_T_17900, _T_17902) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17904 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17905 = eq(_T_17904, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17906 = or(_T_17905, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17907 = and(_T_17903, _T_17906) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17908 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17909 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17910 = eq(_T_17909, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17911 = and(_T_17908, _T_17910) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17912 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17913 = eq(_T_17912, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17914 = or(_T_17913, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17915 = and(_T_17911, _T_17914) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17916 = or(_T_17907, _T_17915) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][12] <= _T_17916 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17917 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17918 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17919 = eq(_T_17918, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17920 = and(_T_17917, _T_17919) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17921 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17922 = eq(_T_17921, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17923 = or(_T_17922, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17924 = and(_T_17920, _T_17923) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17925 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17926 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17927 = eq(_T_17926, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17928 = and(_T_17925, _T_17927) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17929 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17930 = eq(_T_17929, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17931 = or(_T_17930, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17932 = and(_T_17928, _T_17931) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17933 = or(_T_17924, _T_17932) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][13] <= _T_17933 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17934 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17935 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17936 = eq(_T_17935, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17937 = and(_T_17934, _T_17936) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17938 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17939 = eq(_T_17938, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17940 = or(_T_17939, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17941 = and(_T_17937, _T_17940) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17942 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17943 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17944 = eq(_T_17943, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17945 = and(_T_17942, _T_17944) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17946 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17947 = eq(_T_17946, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17948 = or(_T_17947, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17949 = and(_T_17945, _T_17948) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17950 = or(_T_17941, _T_17949) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][14] <= _T_17950 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17951 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17952 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17953 = eq(_T_17952, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17954 = and(_T_17951, _T_17953) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17955 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17956 = eq(_T_17955, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17957 = or(_T_17956, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17958 = and(_T_17954, _T_17957) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17959 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17960 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17961 = eq(_T_17960, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17962 = and(_T_17959, _T_17961) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17963 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17964 = eq(_T_17963, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17965 = or(_T_17964, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17966 = and(_T_17962, _T_17965) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17967 = or(_T_17958, _T_17966) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][8][15] <= _T_17967 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17968 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17969 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17970 = eq(_T_17969, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17971 = and(_T_17968, _T_17970) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17972 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17973 = eq(_T_17972, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17974 = or(_T_17973, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17975 = and(_T_17971, _T_17974) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17976 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17977 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17978 = eq(_T_17977, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17979 = and(_T_17976, _T_17978) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17980 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17981 = eq(_T_17980, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17982 = or(_T_17981, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_17983 = and(_T_17979, _T_17982) @[el2_ifu_bp_ctl.scala 461:87] + node _T_17984 = or(_T_17975, _T_17983) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][0] <= _T_17984 @[el2_ifu_bp_ctl.scala 460:27] + node _T_17985 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_17986 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_17987 = eq(_T_17986, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_17988 = and(_T_17985, _T_17987) @[el2_ifu_bp_ctl.scala 460:45] + node _T_17989 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_17990 = eq(_T_17989, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_17991 = or(_T_17990, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_17992 = and(_T_17988, _T_17991) @[el2_ifu_bp_ctl.scala 460:110] + node _T_17993 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_17994 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_17995 = eq(_T_17994, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_17996 = and(_T_17993, _T_17995) @[el2_ifu_bp_ctl.scala 461:22] + node _T_17997 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_17998 = eq(_T_17997, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_17999 = or(_T_17998, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18000 = and(_T_17996, _T_17999) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18001 = or(_T_17992, _T_18000) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][1] <= _T_18001 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18002 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18003 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18004 = eq(_T_18003, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18005 = and(_T_18002, _T_18004) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18006 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18007 = eq(_T_18006, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18008 = or(_T_18007, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18009 = and(_T_18005, _T_18008) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18010 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18011 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18012 = eq(_T_18011, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18013 = and(_T_18010, _T_18012) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18014 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18015 = eq(_T_18014, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18016 = or(_T_18015, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18017 = and(_T_18013, _T_18016) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18018 = or(_T_18009, _T_18017) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][2] <= _T_18018 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18019 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18020 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18021 = eq(_T_18020, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18022 = and(_T_18019, _T_18021) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18023 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18024 = eq(_T_18023, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18025 = or(_T_18024, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18026 = and(_T_18022, _T_18025) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18027 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18028 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18029 = eq(_T_18028, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18030 = and(_T_18027, _T_18029) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18031 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18032 = eq(_T_18031, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18033 = or(_T_18032, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18034 = and(_T_18030, _T_18033) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18035 = or(_T_18026, _T_18034) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][3] <= _T_18035 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18036 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18037 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18038 = eq(_T_18037, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18039 = and(_T_18036, _T_18038) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18040 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18041 = eq(_T_18040, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18042 = or(_T_18041, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18043 = and(_T_18039, _T_18042) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18044 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18045 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18046 = eq(_T_18045, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18047 = and(_T_18044, _T_18046) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18048 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18049 = eq(_T_18048, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18050 = or(_T_18049, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18051 = and(_T_18047, _T_18050) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18052 = or(_T_18043, _T_18051) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][4] <= _T_18052 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18053 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18054 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18055 = eq(_T_18054, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18056 = and(_T_18053, _T_18055) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18057 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18058 = eq(_T_18057, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18059 = or(_T_18058, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18060 = and(_T_18056, _T_18059) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18061 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18062 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18063 = eq(_T_18062, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18064 = and(_T_18061, _T_18063) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18065 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18066 = eq(_T_18065, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18067 = or(_T_18066, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18068 = and(_T_18064, _T_18067) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18069 = or(_T_18060, _T_18068) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][5] <= _T_18069 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18070 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18071 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18072 = eq(_T_18071, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18073 = and(_T_18070, _T_18072) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18074 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18075 = eq(_T_18074, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18076 = or(_T_18075, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18077 = and(_T_18073, _T_18076) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18078 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18079 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18080 = eq(_T_18079, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18081 = and(_T_18078, _T_18080) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18082 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18083 = eq(_T_18082, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18084 = or(_T_18083, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18085 = and(_T_18081, _T_18084) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18086 = or(_T_18077, _T_18085) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][6] <= _T_18086 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18087 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18088 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18089 = eq(_T_18088, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18090 = and(_T_18087, _T_18089) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18091 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18092 = eq(_T_18091, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18093 = or(_T_18092, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18094 = and(_T_18090, _T_18093) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18095 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18096 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18097 = eq(_T_18096, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18098 = and(_T_18095, _T_18097) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18099 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18100 = eq(_T_18099, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18101 = or(_T_18100, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18102 = and(_T_18098, _T_18101) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18103 = or(_T_18094, _T_18102) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][7] <= _T_18103 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18104 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18105 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18106 = eq(_T_18105, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18107 = and(_T_18104, _T_18106) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18108 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18109 = eq(_T_18108, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18110 = or(_T_18109, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18111 = and(_T_18107, _T_18110) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18112 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18113 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18114 = eq(_T_18113, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18115 = and(_T_18112, _T_18114) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18116 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18117 = eq(_T_18116, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18118 = or(_T_18117, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18119 = and(_T_18115, _T_18118) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18120 = or(_T_18111, _T_18119) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][8] <= _T_18120 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18121 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18122 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18123 = eq(_T_18122, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18124 = and(_T_18121, _T_18123) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18125 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18126 = eq(_T_18125, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18127 = or(_T_18126, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18128 = and(_T_18124, _T_18127) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18129 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18130 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18131 = eq(_T_18130, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18132 = and(_T_18129, _T_18131) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18133 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18134 = eq(_T_18133, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18135 = or(_T_18134, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18136 = and(_T_18132, _T_18135) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18137 = or(_T_18128, _T_18136) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][9] <= _T_18137 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18138 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18139 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18140 = eq(_T_18139, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18141 = and(_T_18138, _T_18140) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18142 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18143 = eq(_T_18142, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18144 = or(_T_18143, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18145 = and(_T_18141, _T_18144) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18146 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18147 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18148 = eq(_T_18147, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18149 = and(_T_18146, _T_18148) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18150 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18151 = eq(_T_18150, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18152 = or(_T_18151, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18153 = and(_T_18149, _T_18152) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18154 = or(_T_18145, _T_18153) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][10] <= _T_18154 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18155 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18156 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18157 = eq(_T_18156, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18158 = and(_T_18155, _T_18157) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18159 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18160 = eq(_T_18159, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18161 = or(_T_18160, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18162 = and(_T_18158, _T_18161) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18163 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18164 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18165 = eq(_T_18164, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18166 = and(_T_18163, _T_18165) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18167 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18168 = eq(_T_18167, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18169 = or(_T_18168, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18170 = and(_T_18166, _T_18169) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18171 = or(_T_18162, _T_18170) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][11] <= _T_18171 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18172 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18173 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18174 = eq(_T_18173, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18175 = and(_T_18172, _T_18174) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18176 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18177 = eq(_T_18176, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18178 = or(_T_18177, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18179 = and(_T_18175, _T_18178) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18180 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18181 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18182 = eq(_T_18181, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18183 = and(_T_18180, _T_18182) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18184 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18185 = eq(_T_18184, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18186 = or(_T_18185, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18187 = and(_T_18183, _T_18186) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18188 = or(_T_18179, _T_18187) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][12] <= _T_18188 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18189 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18190 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18191 = eq(_T_18190, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18192 = and(_T_18189, _T_18191) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18193 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18194 = eq(_T_18193, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18195 = or(_T_18194, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18196 = and(_T_18192, _T_18195) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18197 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18198 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18199 = eq(_T_18198, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18200 = and(_T_18197, _T_18199) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18201 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18202 = eq(_T_18201, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18203 = or(_T_18202, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18204 = and(_T_18200, _T_18203) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18205 = or(_T_18196, _T_18204) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][13] <= _T_18205 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18206 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18207 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18208 = eq(_T_18207, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18209 = and(_T_18206, _T_18208) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18210 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18211 = eq(_T_18210, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18212 = or(_T_18211, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18213 = and(_T_18209, _T_18212) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18214 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18215 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18216 = eq(_T_18215, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18217 = and(_T_18214, _T_18216) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18218 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18219 = eq(_T_18218, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18220 = or(_T_18219, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18221 = and(_T_18217, _T_18220) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18222 = or(_T_18213, _T_18221) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][14] <= _T_18222 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18223 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18224 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18225 = eq(_T_18224, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18226 = and(_T_18223, _T_18225) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18227 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18228 = eq(_T_18227, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18229 = or(_T_18228, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18230 = and(_T_18226, _T_18229) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18231 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18232 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18233 = eq(_T_18232, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18234 = and(_T_18231, _T_18233) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18235 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18236 = eq(_T_18235, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18237 = or(_T_18236, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18238 = and(_T_18234, _T_18237) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18239 = or(_T_18230, _T_18238) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][9][15] <= _T_18239 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18240 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18241 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18242 = eq(_T_18241, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18243 = and(_T_18240, _T_18242) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18244 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18245 = eq(_T_18244, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18246 = or(_T_18245, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18247 = and(_T_18243, _T_18246) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18248 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18249 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18250 = eq(_T_18249, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18251 = and(_T_18248, _T_18250) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18252 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18253 = eq(_T_18252, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18254 = or(_T_18253, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18255 = and(_T_18251, _T_18254) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18256 = or(_T_18247, _T_18255) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][0] <= _T_18256 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18257 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18258 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18259 = eq(_T_18258, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18260 = and(_T_18257, _T_18259) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18261 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18262 = eq(_T_18261, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18263 = or(_T_18262, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18264 = and(_T_18260, _T_18263) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18265 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18266 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18267 = eq(_T_18266, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18268 = and(_T_18265, _T_18267) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18269 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18270 = eq(_T_18269, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18271 = or(_T_18270, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18272 = and(_T_18268, _T_18271) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18273 = or(_T_18264, _T_18272) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][1] <= _T_18273 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18274 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18275 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18276 = eq(_T_18275, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18277 = and(_T_18274, _T_18276) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18278 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18279 = eq(_T_18278, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18280 = or(_T_18279, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18281 = and(_T_18277, _T_18280) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18282 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18283 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18284 = eq(_T_18283, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18285 = and(_T_18282, _T_18284) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18286 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18287 = eq(_T_18286, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18288 = or(_T_18287, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18289 = and(_T_18285, _T_18288) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18290 = or(_T_18281, _T_18289) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][2] <= _T_18290 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18291 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18292 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18293 = eq(_T_18292, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18294 = and(_T_18291, _T_18293) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18295 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18296 = eq(_T_18295, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18297 = or(_T_18296, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18298 = and(_T_18294, _T_18297) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18299 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18300 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18301 = eq(_T_18300, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18302 = and(_T_18299, _T_18301) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18303 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18304 = eq(_T_18303, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18305 = or(_T_18304, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18306 = and(_T_18302, _T_18305) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18307 = or(_T_18298, _T_18306) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][3] <= _T_18307 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18308 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18309 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18310 = eq(_T_18309, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18311 = and(_T_18308, _T_18310) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18312 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18313 = eq(_T_18312, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18314 = or(_T_18313, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18315 = and(_T_18311, _T_18314) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18316 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18317 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18318 = eq(_T_18317, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18319 = and(_T_18316, _T_18318) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18320 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18321 = eq(_T_18320, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18322 = or(_T_18321, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18323 = and(_T_18319, _T_18322) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18324 = or(_T_18315, _T_18323) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][4] <= _T_18324 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18325 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18326 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18327 = eq(_T_18326, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18328 = and(_T_18325, _T_18327) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18329 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18330 = eq(_T_18329, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18331 = or(_T_18330, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18332 = and(_T_18328, _T_18331) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18333 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18334 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18335 = eq(_T_18334, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18336 = and(_T_18333, _T_18335) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18337 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18338 = eq(_T_18337, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18339 = or(_T_18338, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18340 = and(_T_18336, _T_18339) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18341 = or(_T_18332, _T_18340) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][5] <= _T_18341 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18342 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18343 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18344 = eq(_T_18343, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18345 = and(_T_18342, _T_18344) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18346 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18347 = eq(_T_18346, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18348 = or(_T_18347, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18349 = and(_T_18345, _T_18348) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18350 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18351 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18352 = eq(_T_18351, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18353 = and(_T_18350, _T_18352) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18354 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18355 = eq(_T_18354, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18356 = or(_T_18355, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18357 = and(_T_18353, _T_18356) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18358 = or(_T_18349, _T_18357) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][6] <= _T_18358 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18359 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18360 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18361 = eq(_T_18360, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18362 = and(_T_18359, _T_18361) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18363 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18364 = eq(_T_18363, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18365 = or(_T_18364, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18366 = and(_T_18362, _T_18365) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18367 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18368 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18369 = eq(_T_18368, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18370 = and(_T_18367, _T_18369) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18371 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18372 = eq(_T_18371, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18373 = or(_T_18372, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18374 = and(_T_18370, _T_18373) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18375 = or(_T_18366, _T_18374) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][7] <= _T_18375 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18376 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18377 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18378 = eq(_T_18377, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18379 = and(_T_18376, _T_18378) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18380 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18381 = eq(_T_18380, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18382 = or(_T_18381, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18383 = and(_T_18379, _T_18382) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18384 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18385 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18386 = eq(_T_18385, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18387 = and(_T_18384, _T_18386) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18388 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18389 = eq(_T_18388, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18390 = or(_T_18389, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18391 = and(_T_18387, _T_18390) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18392 = or(_T_18383, _T_18391) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][8] <= _T_18392 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18393 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18394 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18395 = eq(_T_18394, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18396 = and(_T_18393, _T_18395) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18397 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18398 = eq(_T_18397, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18399 = or(_T_18398, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18400 = and(_T_18396, _T_18399) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18401 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18402 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18403 = eq(_T_18402, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18404 = and(_T_18401, _T_18403) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18405 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18406 = eq(_T_18405, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18407 = or(_T_18406, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18408 = and(_T_18404, _T_18407) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18409 = or(_T_18400, _T_18408) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][9] <= _T_18409 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18410 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18411 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18412 = eq(_T_18411, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18413 = and(_T_18410, _T_18412) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18414 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18415 = eq(_T_18414, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18416 = or(_T_18415, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18417 = and(_T_18413, _T_18416) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18418 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18419 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18420 = eq(_T_18419, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18421 = and(_T_18418, _T_18420) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18422 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18423 = eq(_T_18422, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18424 = or(_T_18423, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18425 = and(_T_18421, _T_18424) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18426 = or(_T_18417, _T_18425) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][10] <= _T_18426 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18427 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18428 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18429 = eq(_T_18428, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18430 = and(_T_18427, _T_18429) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18431 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18432 = eq(_T_18431, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18433 = or(_T_18432, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18434 = and(_T_18430, _T_18433) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18435 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18436 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18437 = eq(_T_18436, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18438 = and(_T_18435, _T_18437) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18439 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18440 = eq(_T_18439, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18441 = or(_T_18440, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18442 = and(_T_18438, _T_18441) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18443 = or(_T_18434, _T_18442) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][11] <= _T_18443 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18444 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18445 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18446 = eq(_T_18445, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18447 = and(_T_18444, _T_18446) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18448 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18449 = eq(_T_18448, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18450 = or(_T_18449, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18451 = and(_T_18447, _T_18450) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18452 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18453 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18454 = eq(_T_18453, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18455 = and(_T_18452, _T_18454) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18456 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18457 = eq(_T_18456, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18458 = or(_T_18457, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18459 = and(_T_18455, _T_18458) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18460 = or(_T_18451, _T_18459) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][12] <= _T_18460 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18461 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18462 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18463 = eq(_T_18462, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18464 = and(_T_18461, _T_18463) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18465 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18466 = eq(_T_18465, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18467 = or(_T_18466, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18468 = and(_T_18464, _T_18467) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18469 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18470 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18471 = eq(_T_18470, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18472 = and(_T_18469, _T_18471) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18473 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18474 = eq(_T_18473, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18475 = or(_T_18474, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18476 = and(_T_18472, _T_18475) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18477 = or(_T_18468, _T_18476) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][13] <= _T_18477 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18478 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18479 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18480 = eq(_T_18479, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18481 = and(_T_18478, _T_18480) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18482 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18483 = eq(_T_18482, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18484 = or(_T_18483, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18485 = and(_T_18481, _T_18484) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18486 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18487 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18488 = eq(_T_18487, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18489 = and(_T_18486, _T_18488) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18490 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18491 = eq(_T_18490, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18492 = or(_T_18491, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18493 = and(_T_18489, _T_18492) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18494 = or(_T_18485, _T_18493) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][14] <= _T_18494 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18495 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18496 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18497 = eq(_T_18496, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18498 = and(_T_18495, _T_18497) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18499 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18500 = eq(_T_18499, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18501 = or(_T_18500, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18502 = and(_T_18498, _T_18501) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18503 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18504 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18505 = eq(_T_18504, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18506 = and(_T_18503, _T_18505) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18507 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18508 = eq(_T_18507, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18509 = or(_T_18508, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18510 = and(_T_18506, _T_18509) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18511 = or(_T_18502, _T_18510) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][10][15] <= _T_18511 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18512 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18513 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18514 = eq(_T_18513, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18515 = and(_T_18512, _T_18514) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18516 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18517 = eq(_T_18516, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18518 = or(_T_18517, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18519 = and(_T_18515, _T_18518) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18520 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18521 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18522 = eq(_T_18521, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18523 = and(_T_18520, _T_18522) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18524 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18525 = eq(_T_18524, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18526 = or(_T_18525, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18527 = and(_T_18523, _T_18526) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18528 = or(_T_18519, _T_18527) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][0] <= _T_18528 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18529 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18530 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18531 = eq(_T_18530, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18532 = and(_T_18529, _T_18531) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18533 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18534 = eq(_T_18533, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18535 = or(_T_18534, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18536 = and(_T_18532, _T_18535) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18537 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18538 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18539 = eq(_T_18538, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18540 = and(_T_18537, _T_18539) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18541 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18542 = eq(_T_18541, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18543 = or(_T_18542, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18544 = and(_T_18540, _T_18543) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18545 = or(_T_18536, _T_18544) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][1] <= _T_18545 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18546 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18547 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18548 = eq(_T_18547, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18549 = and(_T_18546, _T_18548) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18550 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18551 = eq(_T_18550, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18552 = or(_T_18551, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18553 = and(_T_18549, _T_18552) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18554 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18555 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18556 = eq(_T_18555, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18557 = and(_T_18554, _T_18556) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18558 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18559 = eq(_T_18558, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18560 = or(_T_18559, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18561 = and(_T_18557, _T_18560) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18562 = or(_T_18553, _T_18561) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][2] <= _T_18562 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18563 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18564 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18565 = eq(_T_18564, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18566 = and(_T_18563, _T_18565) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18567 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18568 = eq(_T_18567, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18569 = or(_T_18568, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18570 = and(_T_18566, _T_18569) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18571 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18572 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18573 = eq(_T_18572, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18574 = and(_T_18571, _T_18573) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18575 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18576 = eq(_T_18575, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18577 = or(_T_18576, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18578 = and(_T_18574, _T_18577) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18579 = or(_T_18570, _T_18578) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][3] <= _T_18579 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18580 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18581 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18582 = eq(_T_18581, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18583 = and(_T_18580, _T_18582) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18584 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18585 = eq(_T_18584, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18586 = or(_T_18585, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18587 = and(_T_18583, _T_18586) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18588 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18589 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18590 = eq(_T_18589, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18591 = and(_T_18588, _T_18590) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18592 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18593 = eq(_T_18592, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18594 = or(_T_18593, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18595 = and(_T_18591, _T_18594) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18596 = or(_T_18587, _T_18595) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][4] <= _T_18596 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18597 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18598 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18599 = eq(_T_18598, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18600 = and(_T_18597, _T_18599) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18601 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18602 = eq(_T_18601, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18603 = or(_T_18602, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18604 = and(_T_18600, _T_18603) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18605 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18606 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18607 = eq(_T_18606, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18608 = and(_T_18605, _T_18607) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18609 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18610 = eq(_T_18609, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18611 = or(_T_18610, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18612 = and(_T_18608, _T_18611) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18613 = or(_T_18604, _T_18612) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][5] <= _T_18613 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18614 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18615 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18616 = eq(_T_18615, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18617 = and(_T_18614, _T_18616) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18618 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18619 = eq(_T_18618, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18620 = or(_T_18619, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18621 = and(_T_18617, _T_18620) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18622 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18623 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18624 = eq(_T_18623, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18625 = and(_T_18622, _T_18624) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18626 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18627 = eq(_T_18626, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18628 = or(_T_18627, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18629 = and(_T_18625, _T_18628) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18630 = or(_T_18621, _T_18629) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][6] <= _T_18630 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18631 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18632 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18633 = eq(_T_18632, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18634 = and(_T_18631, _T_18633) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18635 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18636 = eq(_T_18635, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18637 = or(_T_18636, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18638 = and(_T_18634, _T_18637) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18639 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18640 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18641 = eq(_T_18640, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18642 = and(_T_18639, _T_18641) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18643 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18644 = eq(_T_18643, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18645 = or(_T_18644, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18646 = and(_T_18642, _T_18645) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18647 = or(_T_18638, _T_18646) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][7] <= _T_18647 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18648 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18649 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18650 = eq(_T_18649, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18651 = and(_T_18648, _T_18650) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18652 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18653 = eq(_T_18652, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18654 = or(_T_18653, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18655 = and(_T_18651, _T_18654) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18656 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18657 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18658 = eq(_T_18657, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18659 = and(_T_18656, _T_18658) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18660 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18661 = eq(_T_18660, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18662 = or(_T_18661, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18663 = and(_T_18659, _T_18662) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18664 = or(_T_18655, _T_18663) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][8] <= _T_18664 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18665 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18666 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18667 = eq(_T_18666, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18668 = and(_T_18665, _T_18667) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18669 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18670 = eq(_T_18669, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18671 = or(_T_18670, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18672 = and(_T_18668, _T_18671) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18673 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18674 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18675 = eq(_T_18674, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18676 = and(_T_18673, _T_18675) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18677 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18678 = eq(_T_18677, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18679 = or(_T_18678, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18680 = and(_T_18676, _T_18679) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18681 = or(_T_18672, _T_18680) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][9] <= _T_18681 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18682 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18683 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18684 = eq(_T_18683, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18685 = and(_T_18682, _T_18684) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18686 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18687 = eq(_T_18686, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18688 = or(_T_18687, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18689 = and(_T_18685, _T_18688) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18690 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18691 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18692 = eq(_T_18691, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18693 = and(_T_18690, _T_18692) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18694 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18695 = eq(_T_18694, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18696 = or(_T_18695, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18697 = and(_T_18693, _T_18696) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18698 = or(_T_18689, _T_18697) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][10] <= _T_18698 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18699 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18700 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18701 = eq(_T_18700, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18702 = and(_T_18699, _T_18701) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18703 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18704 = eq(_T_18703, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18705 = or(_T_18704, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18706 = and(_T_18702, _T_18705) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18707 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18708 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18709 = eq(_T_18708, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18710 = and(_T_18707, _T_18709) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18711 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18712 = eq(_T_18711, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18713 = or(_T_18712, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18714 = and(_T_18710, _T_18713) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18715 = or(_T_18706, _T_18714) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][11] <= _T_18715 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18716 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18717 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18718 = eq(_T_18717, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18719 = and(_T_18716, _T_18718) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18720 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18721 = eq(_T_18720, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18722 = or(_T_18721, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18723 = and(_T_18719, _T_18722) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18724 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18725 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18726 = eq(_T_18725, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18727 = and(_T_18724, _T_18726) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18728 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18729 = eq(_T_18728, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18730 = or(_T_18729, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18731 = and(_T_18727, _T_18730) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18732 = or(_T_18723, _T_18731) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][12] <= _T_18732 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18733 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18734 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18735 = eq(_T_18734, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18736 = and(_T_18733, _T_18735) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18737 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18738 = eq(_T_18737, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18739 = or(_T_18738, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18740 = and(_T_18736, _T_18739) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18741 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18742 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18743 = eq(_T_18742, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18744 = and(_T_18741, _T_18743) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18745 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18746 = eq(_T_18745, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18747 = or(_T_18746, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18748 = and(_T_18744, _T_18747) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18749 = or(_T_18740, _T_18748) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][13] <= _T_18749 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18750 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18751 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18752 = eq(_T_18751, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18753 = and(_T_18750, _T_18752) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18754 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18755 = eq(_T_18754, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18756 = or(_T_18755, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18757 = and(_T_18753, _T_18756) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18758 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18759 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18760 = eq(_T_18759, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18761 = and(_T_18758, _T_18760) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18762 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18763 = eq(_T_18762, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18764 = or(_T_18763, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18765 = and(_T_18761, _T_18764) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18766 = or(_T_18757, _T_18765) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][14] <= _T_18766 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18767 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18768 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18769 = eq(_T_18768, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18770 = and(_T_18767, _T_18769) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18771 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18772 = eq(_T_18771, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18773 = or(_T_18772, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18774 = and(_T_18770, _T_18773) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18775 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18776 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18777 = eq(_T_18776, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18778 = and(_T_18775, _T_18777) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18779 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18780 = eq(_T_18779, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18781 = or(_T_18780, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18782 = and(_T_18778, _T_18781) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18783 = or(_T_18774, _T_18782) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][11][15] <= _T_18783 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18784 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18785 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18786 = eq(_T_18785, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18787 = and(_T_18784, _T_18786) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18788 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18789 = eq(_T_18788, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18790 = or(_T_18789, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18791 = and(_T_18787, _T_18790) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18792 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18793 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18794 = eq(_T_18793, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18795 = and(_T_18792, _T_18794) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18796 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18797 = eq(_T_18796, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18798 = or(_T_18797, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18799 = and(_T_18795, _T_18798) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18800 = or(_T_18791, _T_18799) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][0] <= _T_18800 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18801 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18802 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18803 = eq(_T_18802, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18804 = and(_T_18801, _T_18803) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18805 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18806 = eq(_T_18805, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18807 = or(_T_18806, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18808 = and(_T_18804, _T_18807) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18809 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18810 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18811 = eq(_T_18810, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18812 = and(_T_18809, _T_18811) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18813 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18814 = eq(_T_18813, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18815 = or(_T_18814, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18816 = and(_T_18812, _T_18815) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18817 = or(_T_18808, _T_18816) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][1] <= _T_18817 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18818 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18819 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18820 = eq(_T_18819, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18821 = and(_T_18818, _T_18820) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18822 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18823 = eq(_T_18822, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18824 = or(_T_18823, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18825 = and(_T_18821, _T_18824) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18826 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18827 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18828 = eq(_T_18827, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18829 = and(_T_18826, _T_18828) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18830 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18831 = eq(_T_18830, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18832 = or(_T_18831, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18833 = and(_T_18829, _T_18832) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18834 = or(_T_18825, _T_18833) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][2] <= _T_18834 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18835 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18836 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18837 = eq(_T_18836, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18838 = and(_T_18835, _T_18837) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18839 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18840 = eq(_T_18839, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18841 = or(_T_18840, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18842 = and(_T_18838, _T_18841) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18843 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18844 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18845 = eq(_T_18844, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18846 = and(_T_18843, _T_18845) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18847 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18848 = eq(_T_18847, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18849 = or(_T_18848, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18850 = and(_T_18846, _T_18849) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18851 = or(_T_18842, _T_18850) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][3] <= _T_18851 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18852 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18853 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18854 = eq(_T_18853, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18855 = and(_T_18852, _T_18854) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18856 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18857 = eq(_T_18856, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18858 = or(_T_18857, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18859 = and(_T_18855, _T_18858) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18860 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18861 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18862 = eq(_T_18861, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18863 = and(_T_18860, _T_18862) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18864 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18865 = eq(_T_18864, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18866 = or(_T_18865, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18867 = and(_T_18863, _T_18866) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18868 = or(_T_18859, _T_18867) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][4] <= _T_18868 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18869 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18870 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18871 = eq(_T_18870, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18872 = and(_T_18869, _T_18871) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18873 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18874 = eq(_T_18873, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18875 = or(_T_18874, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18876 = and(_T_18872, _T_18875) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18877 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18878 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18879 = eq(_T_18878, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18880 = and(_T_18877, _T_18879) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18881 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18882 = eq(_T_18881, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18883 = or(_T_18882, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18884 = and(_T_18880, _T_18883) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18885 = or(_T_18876, _T_18884) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][5] <= _T_18885 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18886 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18887 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18888 = eq(_T_18887, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18889 = and(_T_18886, _T_18888) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18890 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18891 = eq(_T_18890, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18892 = or(_T_18891, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18893 = and(_T_18889, _T_18892) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18894 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18895 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18896 = eq(_T_18895, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18897 = and(_T_18894, _T_18896) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18898 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18899 = eq(_T_18898, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18900 = or(_T_18899, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18901 = and(_T_18897, _T_18900) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18902 = or(_T_18893, _T_18901) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][6] <= _T_18902 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18903 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18904 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18905 = eq(_T_18904, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18906 = and(_T_18903, _T_18905) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18907 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18908 = eq(_T_18907, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18909 = or(_T_18908, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18910 = and(_T_18906, _T_18909) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18911 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18912 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18913 = eq(_T_18912, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18914 = and(_T_18911, _T_18913) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18915 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18916 = eq(_T_18915, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18917 = or(_T_18916, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18918 = and(_T_18914, _T_18917) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18919 = or(_T_18910, _T_18918) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][7] <= _T_18919 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18920 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18921 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18922 = eq(_T_18921, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18923 = and(_T_18920, _T_18922) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18924 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18925 = eq(_T_18924, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18926 = or(_T_18925, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18927 = and(_T_18923, _T_18926) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18928 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18929 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18930 = eq(_T_18929, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18931 = and(_T_18928, _T_18930) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18932 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18933 = eq(_T_18932, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18934 = or(_T_18933, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18935 = and(_T_18931, _T_18934) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18936 = or(_T_18927, _T_18935) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][8] <= _T_18936 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18937 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18938 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18939 = eq(_T_18938, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18940 = and(_T_18937, _T_18939) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18941 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18942 = eq(_T_18941, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18943 = or(_T_18942, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18944 = and(_T_18940, _T_18943) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18945 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18946 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18947 = eq(_T_18946, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18948 = and(_T_18945, _T_18947) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18949 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18950 = eq(_T_18949, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18951 = or(_T_18950, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18952 = and(_T_18948, _T_18951) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18953 = or(_T_18944, _T_18952) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][9] <= _T_18953 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18954 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18955 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18956 = eq(_T_18955, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18957 = and(_T_18954, _T_18956) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18958 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18959 = eq(_T_18958, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18960 = or(_T_18959, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18961 = and(_T_18957, _T_18960) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18962 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18963 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18964 = eq(_T_18963, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18965 = and(_T_18962, _T_18964) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18966 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18967 = eq(_T_18966, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18968 = or(_T_18967, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18969 = and(_T_18965, _T_18968) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18970 = or(_T_18961, _T_18969) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][10] <= _T_18970 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18971 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18972 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18973 = eq(_T_18972, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18974 = and(_T_18971, _T_18973) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18975 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18976 = eq(_T_18975, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18977 = or(_T_18976, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18978 = and(_T_18974, _T_18977) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18979 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18980 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18981 = eq(_T_18980, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18982 = and(_T_18979, _T_18981) @[el2_ifu_bp_ctl.scala 461:22] + node _T_18983 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_18984 = eq(_T_18983, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_18985 = or(_T_18984, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_18986 = and(_T_18982, _T_18985) @[el2_ifu_bp_ctl.scala 461:87] + node _T_18987 = or(_T_18978, _T_18986) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][11] <= _T_18987 @[el2_ifu_bp_ctl.scala 460:27] + node _T_18988 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_18989 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_18990 = eq(_T_18989, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_18991 = and(_T_18988, _T_18990) @[el2_ifu_bp_ctl.scala 460:45] + node _T_18992 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_18993 = eq(_T_18992, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_18994 = or(_T_18993, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_18995 = and(_T_18991, _T_18994) @[el2_ifu_bp_ctl.scala 460:110] + node _T_18996 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_18997 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_18998 = eq(_T_18997, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_18999 = and(_T_18996, _T_18998) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19000 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19001 = eq(_T_19000, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19002 = or(_T_19001, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19003 = and(_T_18999, _T_19002) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19004 = or(_T_18995, _T_19003) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][12] <= _T_19004 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19005 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19006 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19007 = eq(_T_19006, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19008 = and(_T_19005, _T_19007) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19009 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19010 = eq(_T_19009, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19011 = or(_T_19010, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19012 = and(_T_19008, _T_19011) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19013 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19014 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19015 = eq(_T_19014, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19016 = and(_T_19013, _T_19015) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19017 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19018 = eq(_T_19017, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19019 = or(_T_19018, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19020 = and(_T_19016, _T_19019) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19021 = or(_T_19012, _T_19020) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][13] <= _T_19021 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19022 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19023 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19024 = eq(_T_19023, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19025 = and(_T_19022, _T_19024) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19026 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19027 = eq(_T_19026, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19028 = or(_T_19027, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19029 = and(_T_19025, _T_19028) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19030 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19031 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19032 = eq(_T_19031, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19033 = and(_T_19030, _T_19032) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19034 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19035 = eq(_T_19034, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19036 = or(_T_19035, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19037 = and(_T_19033, _T_19036) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19038 = or(_T_19029, _T_19037) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][14] <= _T_19038 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19039 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19040 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19041 = eq(_T_19040, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19042 = and(_T_19039, _T_19041) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19043 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19044 = eq(_T_19043, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19045 = or(_T_19044, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19046 = and(_T_19042, _T_19045) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19047 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19048 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19049 = eq(_T_19048, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19050 = and(_T_19047, _T_19049) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19051 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19052 = eq(_T_19051, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19053 = or(_T_19052, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19054 = and(_T_19050, _T_19053) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19055 = or(_T_19046, _T_19054) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][12][15] <= _T_19055 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19056 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19057 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19058 = eq(_T_19057, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19059 = and(_T_19056, _T_19058) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19060 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19061 = eq(_T_19060, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19062 = or(_T_19061, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19063 = and(_T_19059, _T_19062) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19064 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19065 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19066 = eq(_T_19065, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19067 = and(_T_19064, _T_19066) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19068 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19069 = eq(_T_19068, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19070 = or(_T_19069, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19071 = and(_T_19067, _T_19070) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19072 = or(_T_19063, _T_19071) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][0] <= _T_19072 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19073 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19074 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19075 = eq(_T_19074, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19076 = and(_T_19073, _T_19075) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19077 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19078 = eq(_T_19077, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19079 = or(_T_19078, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19080 = and(_T_19076, _T_19079) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19081 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19082 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19083 = eq(_T_19082, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19084 = and(_T_19081, _T_19083) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19085 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19086 = eq(_T_19085, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19087 = or(_T_19086, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19088 = and(_T_19084, _T_19087) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19089 = or(_T_19080, _T_19088) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][1] <= _T_19089 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19090 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19091 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19092 = eq(_T_19091, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19093 = and(_T_19090, _T_19092) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19094 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19095 = eq(_T_19094, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19096 = or(_T_19095, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19097 = and(_T_19093, _T_19096) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19098 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19099 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19100 = eq(_T_19099, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19101 = and(_T_19098, _T_19100) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19102 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19103 = eq(_T_19102, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19104 = or(_T_19103, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19105 = and(_T_19101, _T_19104) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19106 = or(_T_19097, _T_19105) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][2] <= _T_19106 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19107 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19108 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19109 = eq(_T_19108, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19110 = and(_T_19107, _T_19109) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19111 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19112 = eq(_T_19111, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19113 = or(_T_19112, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19114 = and(_T_19110, _T_19113) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19115 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19116 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19117 = eq(_T_19116, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19118 = and(_T_19115, _T_19117) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19119 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19120 = eq(_T_19119, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19121 = or(_T_19120, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19122 = and(_T_19118, _T_19121) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19123 = or(_T_19114, _T_19122) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][3] <= _T_19123 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19124 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19125 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19126 = eq(_T_19125, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19127 = and(_T_19124, _T_19126) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19128 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19129 = eq(_T_19128, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19130 = or(_T_19129, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19131 = and(_T_19127, _T_19130) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19132 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19133 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19134 = eq(_T_19133, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19135 = and(_T_19132, _T_19134) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19136 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19137 = eq(_T_19136, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19138 = or(_T_19137, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19139 = and(_T_19135, _T_19138) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19140 = or(_T_19131, _T_19139) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][4] <= _T_19140 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19141 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19142 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19143 = eq(_T_19142, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19144 = and(_T_19141, _T_19143) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19145 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19146 = eq(_T_19145, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19147 = or(_T_19146, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19148 = and(_T_19144, _T_19147) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19149 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19150 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19151 = eq(_T_19150, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19152 = and(_T_19149, _T_19151) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19153 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19154 = eq(_T_19153, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19155 = or(_T_19154, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19156 = and(_T_19152, _T_19155) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19157 = or(_T_19148, _T_19156) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][5] <= _T_19157 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19158 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19159 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19160 = eq(_T_19159, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19161 = and(_T_19158, _T_19160) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19162 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19163 = eq(_T_19162, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19164 = or(_T_19163, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19165 = and(_T_19161, _T_19164) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19166 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19167 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19168 = eq(_T_19167, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19169 = and(_T_19166, _T_19168) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19170 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19171 = eq(_T_19170, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19172 = or(_T_19171, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19173 = and(_T_19169, _T_19172) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19174 = or(_T_19165, _T_19173) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][6] <= _T_19174 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19175 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19176 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19177 = eq(_T_19176, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19178 = and(_T_19175, _T_19177) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19179 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19180 = eq(_T_19179, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19181 = or(_T_19180, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19182 = and(_T_19178, _T_19181) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19183 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19184 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19185 = eq(_T_19184, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19186 = and(_T_19183, _T_19185) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19187 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19188 = eq(_T_19187, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19189 = or(_T_19188, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19190 = and(_T_19186, _T_19189) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19191 = or(_T_19182, _T_19190) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][7] <= _T_19191 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19192 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19193 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19194 = eq(_T_19193, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19195 = and(_T_19192, _T_19194) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19196 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19197 = eq(_T_19196, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19198 = or(_T_19197, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19199 = and(_T_19195, _T_19198) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19200 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19201 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19202 = eq(_T_19201, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19203 = and(_T_19200, _T_19202) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19204 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19205 = eq(_T_19204, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19206 = or(_T_19205, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19207 = and(_T_19203, _T_19206) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19208 = or(_T_19199, _T_19207) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][8] <= _T_19208 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19209 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19210 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19211 = eq(_T_19210, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19212 = and(_T_19209, _T_19211) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19213 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19214 = eq(_T_19213, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19215 = or(_T_19214, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19216 = and(_T_19212, _T_19215) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19217 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19218 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19219 = eq(_T_19218, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19220 = and(_T_19217, _T_19219) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19221 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19222 = eq(_T_19221, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19223 = or(_T_19222, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19224 = and(_T_19220, _T_19223) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19225 = or(_T_19216, _T_19224) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][9] <= _T_19225 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19226 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19227 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19228 = eq(_T_19227, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19229 = and(_T_19226, _T_19228) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19230 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19231 = eq(_T_19230, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19232 = or(_T_19231, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19233 = and(_T_19229, _T_19232) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19234 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19235 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19236 = eq(_T_19235, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19237 = and(_T_19234, _T_19236) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19238 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19239 = eq(_T_19238, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19240 = or(_T_19239, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19241 = and(_T_19237, _T_19240) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19242 = or(_T_19233, _T_19241) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][10] <= _T_19242 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19243 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19244 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19245 = eq(_T_19244, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19246 = and(_T_19243, _T_19245) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19247 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19248 = eq(_T_19247, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19249 = or(_T_19248, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19250 = and(_T_19246, _T_19249) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19251 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19252 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19253 = eq(_T_19252, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19254 = and(_T_19251, _T_19253) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19255 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19256 = eq(_T_19255, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19257 = or(_T_19256, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19258 = and(_T_19254, _T_19257) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19259 = or(_T_19250, _T_19258) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][11] <= _T_19259 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19260 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19261 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19262 = eq(_T_19261, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19263 = and(_T_19260, _T_19262) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19264 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19265 = eq(_T_19264, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19266 = or(_T_19265, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19267 = and(_T_19263, _T_19266) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19268 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19269 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19270 = eq(_T_19269, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19271 = and(_T_19268, _T_19270) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19272 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19273 = eq(_T_19272, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19274 = or(_T_19273, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19275 = and(_T_19271, _T_19274) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19276 = or(_T_19267, _T_19275) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][12] <= _T_19276 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19277 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19278 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19279 = eq(_T_19278, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19280 = and(_T_19277, _T_19279) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19281 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19282 = eq(_T_19281, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19283 = or(_T_19282, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19284 = and(_T_19280, _T_19283) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19285 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19286 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19287 = eq(_T_19286, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19288 = and(_T_19285, _T_19287) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19289 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19290 = eq(_T_19289, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19291 = or(_T_19290, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19292 = and(_T_19288, _T_19291) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19293 = or(_T_19284, _T_19292) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][13] <= _T_19293 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19294 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19295 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19296 = eq(_T_19295, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19297 = and(_T_19294, _T_19296) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19298 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19299 = eq(_T_19298, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19300 = or(_T_19299, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19301 = and(_T_19297, _T_19300) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19302 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19303 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19304 = eq(_T_19303, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19305 = and(_T_19302, _T_19304) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19306 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19307 = eq(_T_19306, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19308 = or(_T_19307, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19309 = and(_T_19305, _T_19308) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19310 = or(_T_19301, _T_19309) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][14] <= _T_19310 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19311 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19312 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19313 = eq(_T_19312, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19314 = and(_T_19311, _T_19313) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19315 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19316 = eq(_T_19315, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19317 = or(_T_19316, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19318 = and(_T_19314, _T_19317) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19319 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19320 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19321 = eq(_T_19320, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19322 = and(_T_19319, _T_19321) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19323 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19324 = eq(_T_19323, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19325 = or(_T_19324, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19326 = and(_T_19322, _T_19325) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19327 = or(_T_19318, _T_19326) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][13][15] <= _T_19327 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19328 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19329 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19330 = eq(_T_19329, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19331 = and(_T_19328, _T_19330) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19332 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19333 = eq(_T_19332, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19334 = or(_T_19333, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19335 = and(_T_19331, _T_19334) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19336 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19337 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19338 = eq(_T_19337, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19339 = and(_T_19336, _T_19338) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19340 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19341 = eq(_T_19340, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19342 = or(_T_19341, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19343 = and(_T_19339, _T_19342) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19344 = or(_T_19335, _T_19343) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][0] <= _T_19344 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19345 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19346 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19347 = eq(_T_19346, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19348 = and(_T_19345, _T_19347) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19349 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19350 = eq(_T_19349, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19351 = or(_T_19350, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19352 = and(_T_19348, _T_19351) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19353 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19354 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19355 = eq(_T_19354, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19356 = and(_T_19353, _T_19355) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19357 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19358 = eq(_T_19357, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19359 = or(_T_19358, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19360 = and(_T_19356, _T_19359) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19361 = or(_T_19352, _T_19360) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][1] <= _T_19361 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19362 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19363 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19364 = eq(_T_19363, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19365 = and(_T_19362, _T_19364) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19366 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19367 = eq(_T_19366, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19368 = or(_T_19367, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19369 = and(_T_19365, _T_19368) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19370 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19371 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19372 = eq(_T_19371, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19373 = and(_T_19370, _T_19372) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19374 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19375 = eq(_T_19374, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19376 = or(_T_19375, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19377 = and(_T_19373, _T_19376) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19378 = or(_T_19369, _T_19377) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][2] <= _T_19378 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19379 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19380 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19381 = eq(_T_19380, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19382 = and(_T_19379, _T_19381) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19383 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19384 = eq(_T_19383, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19385 = or(_T_19384, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19386 = and(_T_19382, _T_19385) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19387 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19388 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19389 = eq(_T_19388, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19390 = and(_T_19387, _T_19389) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19391 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19392 = eq(_T_19391, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19393 = or(_T_19392, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19394 = and(_T_19390, _T_19393) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19395 = or(_T_19386, _T_19394) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][3] <= _T_19395 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19396 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19397 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19398 = eq(_T_19397, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19399 = and(_T_19396, _T_19398) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19400 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19401 = eq(_T_19400, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19402 = or(_T_19401, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19403 = and(_T_19399, _T_19402) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19404 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19405 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19406 = eq(_T_19405, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19407 = and(_T_19404, _T_19406) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19408 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19409 = eq(_T_19408, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19410 = or(_T_19409, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19411 = and(_T_19407, _T_19410) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19412 = or(_T_19403, _T_19411) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][4] <= _T_19412 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19413 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19414 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19415 = eq(_T_19414, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19416 = and(_T_19413, _T_19415) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19417 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19418 = eq(_T_19417, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19419 = or(_T_19418, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19420 = and(_T_19416, _T_19419) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19421 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19422 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19423 = eq(_T_19422, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19424 = and(_T_19421, _T_19423) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19425 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19426 = eq(_T_19425, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19427 = or(_T_19426, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19428 = and(_T_19424, _T_19427) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19429 = or(_T_19420, _T_19428) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][5] <= _T_19429 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19430 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19431 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19432 = eq(_T_19431, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19433 = and(_T_19430, _T_19432) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19434 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19435 = eq(_T_19434, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19436 = or(_T_19435, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19437 = and(_T_19433, _T_19436) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19438 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19439 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19440 = eq(_T_19439, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19441 = and(_T_19438, _T_19440) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19442 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19443 = eq(_T_19442, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19444 = or(_T_19443, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19445 = and(_T_19441, _T_19444) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19446 = or(_T_19437, _T_19445) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][6] <= _T_19446 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19447 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19448 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19449 = eq(_T_19448, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19450 = and(_T_19447, _T_19449) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19451 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19452 = eq(_T_19451, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19453 = or(_T_19452, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19454 = and(_T_19450, _T_19453) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19455 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19456 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19457 = eq(_T_19456, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19458 = and(_T_19455, _T_19457) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19459 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19460 = eq(_T_19459, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19461 = or(_T_19460, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19462 = and(_T_19458, _T_19461) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19463 = or(_T_19454, _T_19462) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][7] <= _T_19463 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19464 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19465 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19466 = eq(_T_19465, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19467 = and(_T_19464, _T_19466) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19468 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19469 = eq(_T_19468, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19470 = or(_T_19469, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19471 = and(_T_19467, _T_19470) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19472 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19473 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19474 = eq(_T_19473, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19475 = and(_T_19472, _T_19474) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19476 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19477 = eq(_T_19476, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19478 = or(_T_19477, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19479 = and(_T_19475, _T_19478) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19480 = or(_T_19471, _T_19479) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][8] <= _T_19480 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19481 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19482 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19483 = eq(_T_19482, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19484 = and(_T_19481, _T_19483) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19485 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19486 = eq(_T_19485, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19487 = or(_T_19486, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19488 = and(_T_19484, _T_19487) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19489 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19490 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19491 = eq(_T_19490, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19492 = and(_T_19489, _T_19491) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19493 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19494 = eq(_T_19493, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19495 = or(_T_19494, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19496 = and(_T_19492, _T_19495) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19497 = or(_T_19488, _T_19496) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][9] <= _T_19497 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19498 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19499 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19500 = eq(_T_19499, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19501 = and(_T_19498, _T_19500) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19502 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19503 = eq(_T_19502, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19504 = or(_T_19503, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19505 = and(_T_19501, _T_19504) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19506 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19507 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19508 = eq(_T_19507, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19509 = and(_T_19506, _T_19508) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19510 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19511 = eq(_T_19510, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19512 = or(_T_19511, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19513 = and(_T_19509, _T_19512) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19514 = or(_T_19505, _T_19513) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][10] <= _T_19514 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19515 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19516 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19517 = eq(_T_19516, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19518 = and(_T_19515, _T_19517) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19519 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19520 = eq(_T_19519, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19521 = or(_T_19520, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19522 = and(_T_19518, _T_19521) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19523 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19524 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19525 = eq(_T_19524, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19526 = and(_T_19523, _T_19525) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19527 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19528 = eq(_T_19527, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19529 = or(_T_19528, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19530 = and(_T_19526, _T_19529) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19531 = or(_T_19522, _T_19530) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][11] <= _T_19531 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19532 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19533 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19534 = eq(_T_19533, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19535 = and(_T_19532, _T_19534) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19536 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19537 = eq(_T_19536, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19538 = or(_T_19537, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19539 = and(_T_19535, _T_19538) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19540 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19541 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19542 = eq(_T_19541, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19543 = and(_T_19540, _T_19542) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19544 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19545 = eq(_T_19544, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19546 = or(_T_19545, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19547 = and(_T_19543, _T_19546) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19548 = or(_T_19539, _T_19547) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][12] <= _T_19548 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19549 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19550 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19551 = eq(_T_19550, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19552 = and(_T_19549, _T_19551) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19553 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19554 = eq(_T_19553, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19555 = or(_T_19554, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19556 = and(_T_19552, _T_19555) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19557 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19558 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19559 = eq(_T_19558, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19560 = and(_T_19557, _T_19559) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19561 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19562 = eq(_T_19561, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19563 = or(_T_19562, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19564 = and(_T_19560, _T_19563) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19565 = or(_T_19556, _T_19564) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][13] <= _T_19565 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19566 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19567 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19568 = eq(_T_19567, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19569 = and(_T_19566, _T_19568) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19570 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19571 = eq(_T_19570, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19572 = or(_T_19571, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19573 = and(_T_19569, _T_19572) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19574 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19575 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19576 = eq(_T_19575, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19577 = and(_T_19574, _T_19576) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19578 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19579 = eq(_T_19578, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19580 = or(_T_19579, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19581 = and(_T_19577, _T_19580) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19582 = or(_T_19573, _T_19581) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][14] <= _T_19582 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19583 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19584 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19585 = eq(_T_19584, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19586 = and(_T_19583, _T_19585) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19587 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19588 = eq(_T_19587, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19589 = or(_T_19588, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19590 = and(_T_19586, _T_19589) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19591 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19592 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19593 = eq(_T_19592, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19594 = and(_T_19591, _T_19593) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19595 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19596 = eq(_T_19595, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19597 = or(_T_19596, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19598 = and(_T_19594, _T_19597) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19599 = or(_T_19590, _T_19598) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][14][15] <= _T_19599 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19600 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19601 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19602 = eq(_T_19601, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19603 = and(_T_19600, _T_19602) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19604 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19605 = eq(_T_19604, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19606 = or(_T_19605, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19607 = and(_T_19603, _T_19606) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19608 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19609 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19610 = eq(_T_19609, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19611 = and(_T_19608, _T_19610) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19612 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19613 = eq(_T_19612, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19614 = or(_T_19613, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19615 = and(_T_19611, _T_19614) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19616 = or(_T_19607, _T_19615) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][0] <= _T_19616 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19617 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19618 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19619 = eq(_T_19618, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19620 = and(_T_19617, _T_19619) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19621 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19622 = eq(_T_19621, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19623 = or(_T_19622, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19624 = and(_T_19620, _T_19623) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19625 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19626 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19627 = eq(_T_19626, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19628 = and(_T_19625, _T_19627) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19629 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19630 = eq(_T_19629, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19631 = or(_T_19630, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19632 = and(_T_19628, _T_19631) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19633 = or(_T_19624, _T_19632) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][1] <= _T_19633 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19634 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19635 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19636 = eq(_T_19635, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19637 = and(_T_19634, _T_19636) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19638 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19639 = eq(_T_19638, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19640 = or(_T_19639, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19641 = and(_T_19637, _T_19640) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19642 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19643 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19644 = eq(_T_19643, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19645 = and(_T_19642, _T_19644) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19646 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19647 = eq(_T_19646, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19648 = or(_T_19647, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19649 = and(_T_19645, _T_19648) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19650 = or(_T_19641, _T_19649) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][2] <= _T_19650 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19651 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19652 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19653 = eq(_T_19652, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19654 = and(_T_19651, _T_19653) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19655 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19656 = eq(_T_19655, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19657 = or(_T_19656, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19658 = and(_T_19654, _T_19657) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19659 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19660 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19661 = eq(_T_19660, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19662 = and(_T_19659, _T_19661) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19663 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19664 = eq(_T_19663, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19665 = or(_T_19664, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19666 = and(_T_19662, _T_19665) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19667 = or(_T_19658, _T_19666) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][3] <= _T_19667 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19668 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19669 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19670 = eq(_T_19669, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19671 = and(_T_19668, _T_19670) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19672 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19673 = eq(_T_19672, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19674 = or(_T_19673, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19675 = and(_T_19671, _T_19674) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19676 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19677 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19678 = eq(_T_19677, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19679 = and(_T_19676, _T_19678) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19680 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19681 = eq(_T_19680, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19682 = or(_T_19681, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19683 = and(_T_19679, _T_19682) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19684 = or(_T_19675, _T_19683) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][4] <= _T_19684 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19685 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19686 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19687 = eq(_T_19686, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19688 = and(_T_19685, _T_19687) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19689 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19690 = eq(_T_19689, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19691 = or(_T_19690, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19692 = and(_T_19688, _T_19691) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19693 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19694 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19695 = eq(_T_19694, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19696 = and(_T_19693, _T_19695) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19697 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19698 = eq(_T_19697, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19699 = or(_T_19698, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19700 = and(_T_19696, _T_19699) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19701 = or(_T_19692, _T_19700) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][5] <= _T_19701 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19702 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19703 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19704 = eq(_T_19703, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19705 = and(_T_19702, _T_19704) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19706 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19707 = eq(_T_19706, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19708 = or(_T_19707, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19709 = and(_T_19705, _T_19708) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19710 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19711 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19712 = eq(_T_19711, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19713 = and(_T_19710, _T_19712) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19714 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19715 = eq(_T_19714, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19716 = or(_T_19715, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19717 = and(_T_19713, _T_19716) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19718 = or(_T_19709, _T_19717) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][6] <= _T_19718 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19719 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19720 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19721 = eq(_T_19720, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19722 = and(_T_19719, _T_19721) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19723 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19724 = eq(_T_19723, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19725 = or(_T_19724, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19726 = and(_T_19722, _T_19725) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19727 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19728 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19729 = eq(_T_19728, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19730 = and(_T_19727, _T_19729) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19731 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19732 = eq(_T_19731, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19733 = or(_T_19732, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19734 = and(_T_19730, _T_19733) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19735 = or(_T_19726, _T_19734) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][7] <= _T_19735 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19736 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19737 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19738 = eq(_T_19737, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19739 = and(_T_19736, _T_19738) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19740 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19741 = eq(_T_19740, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19742 = or(_T_19741, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19743 = and(_T_19739, _T_19742) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19744 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19745 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19746 = eq(_T_19745, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19747 = and(_T_19744, _T_19746) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19748 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19749 = eq(_T_19748, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19750 = or(_T_19749, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19751 = and(_T_19747, _T_19750) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19752 = or(_T_19743, _T_19751) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][8] <= _T_19752 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19753 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19754 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19755 = eq(_T_19754, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19756 = and(_T_19753, _T_19755) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19757 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19758 = eq(_T_19757, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19759 = or(_T_19758, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19760 = and(_T_19756, _T_19759) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19761 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19762 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19763 = eq(_T_19762, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19764 = and(_T_19761, _T_19763) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19765 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19766 = eq(_T_19765, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19767 = or(_T_19766, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19768 = and(_T_19764, _T_19767) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19769 = or(_T_19760, _T_19768) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][9] <= _T_19769 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19770 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19771 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19772 = eq(_T_19771, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19773 = and(_T_19770, _T_19772) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19774 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19775 = eq(_T_19774, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19776 = or(_T_19775, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19777 = and(_T_19773, _T_19776) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19778 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19779 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19780 = eq(_T_19779, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19781 = and(_T_19778, _T_19780) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19782 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19783 = eq(_T_19782, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19784 = or(_T_19783, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19785 = and(_T_19781, _T_19784) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19786 = or(_T_19777, _T_19785) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][10] <= _T_19786 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19787 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19788 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19789 = eq(_T_19788, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19790 = and(_T_19787, _T_19789) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19791 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19792 = eq(_T_19791, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19793 = or(_T_19792, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19794 = and(_T_19790, _T_19793) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19795 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19796 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19797 = eq(_T_19796, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19798 = and(_T_19795, _T_19797) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19799 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19800 = eq(_T_19799, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19801 = or(_T_19800, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19802 = and(_T_19798, _T_19801) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19803 = or(_T_19794, _T_19802) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][11] <= _T_19803 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19804 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19805 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19806 = eq(_T_19805, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19807 = and(_T_19804, _T_19806) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19808 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19809 = eq(_T_19808, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19810 = or(_T_19809, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19811 = and(_T_19807, _T_19810) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19812 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19813 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19814 = eq(_T_19813, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19815 = and(_T_19812, _T_19814) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19816 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19817 = eq(_T_19816, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19818 = or(_T_19817, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19819 = and(_T_19815, _T_19818) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19820 = or(_T_19811, _T_19819) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][12] <= _T_19820 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19821 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19822 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19823 = eq(_T_19822, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19824 = and(_T_19821, _T_19823) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19825 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19826 = eq(_T_19825, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19827 = or(_T_19826, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19828 = and(_T_19824, _T_19827) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19829 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19830 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19831 = eq(_T_19830, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19832 = and(_T_19829, _T_19831) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19833 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19834 = eq(_T_19833, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19835 = or(_T_19834, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19836 = and(_T_19832, _T_19835) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19837 = or(_T_19828, _T_19836) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][13] <= _T_19837 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19838 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19839 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19840 = eq(_T_19839, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19841 = and(_T_19838, _T_19840) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19842 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19843 = eq(_T_19842, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19844 = or(_T_19843, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19845 = and(_T_19841, _T_19844) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19846 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19847 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19848 = eq(_T_19847, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19849 = and(_T_19846, _T_19848) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19850 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19851 = eq(_T_19850, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19852 = or(_T_19851, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19853 = and(_T_19849, _T_19852) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19854 = or(_T_19845, _T_19853) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][14] <= _T_19854 @[el2_ifu_bp_ctl.scala 460:27] + node _T_19855 = bits(bht_wr_en0, 1, 1) @[el2_ifu_bp_ctl.scala 460:41] + node _T_19856 = bits(bht_wr_addr0, 3, 0) @[el2_ifu_bp_ctl.scala 460:60] + node _T_19857 = eq(_T_19856, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:97] + node _T_19858 = and(_T_19855, _T_19857) @[el2_ifu_bp_ctl.scala 460:45] + node _T_19859 = bits(bht_wr_addr0, 7, 4) @[el2_ifu_bp_ctl.scala 460:126] + node _T_19860 = eq(_T_19859, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 460:186] + node _T_19861 = or(_T_19860, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 460:199] + node _T_19862 = and(_T_19858, _T_19861) @[el2_ifu_bp_ctl.scala 460:110] + node _T_19863 = bits(bht_wr_en2, 1, 1) @[el2_ifu_bp_ctl.scala 461:18] + node _T_19864 = bits(bht_wr_addr2, 3, 0) @[el2_ifu_bp_ctl.scala 461:37] + node _T_19865 = eq(_T_19864, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:74] + node _T_19866 = and(_T_19863, _T_19865) @[el2_ifu_bp_ctl.scala 461:22] + node _T_19867 = bits(bht_wr_addr2, 7, 4) @[el2_ifu_bp_ctl.scala 461:103] + node _T_19868 = eq(_T_19867, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 461:163] + node _T_19869 = or(_T_19868, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 461:176] + node _T_19870 = and(_T_19866, _T_19869) @[el2_ifu_bp_ctl.scala 461:87] + node _T_19871 = or(_T_19862, _T_19870) @[el2_ifu_bp_ctl.scala 460:223] + bht_bank_sel[1][15][15] <= _T_19871 @[el2_ifu_bp_ctl.scala 460:27] + wire bht_bank_rd_data_out : UInt<2>[256][2] @[el2_ifu_bp_ctl.scala 465:34] reg _T_19872 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][1] : @[Reg.scala 28:19] - _T_19872 <= bht_bank_wr_data_0_0_1 @[Reg.scala 28:23] + when bht_bank_sel[0][0][0] : @[Reg.scala 28:19] + _T_19872 <= bht_bank_wr_data_0_0_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][1] <= _T_19872 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][0] <= _T_19872 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19873 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][2] : @[Reg.scala 28:19] - _T_19873 <= bht_bank_wr_data_0_0_2 @[Reg.scala 28:23] + when bht_bank_sel[0][0][1] : @[Reg.scala 28:19] + _T_19873 <= bht_bank_wr_data_0_0_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][2] <= _T_19873 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][1] <= _T_19873 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19874 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][3] : @[Reg.scala 28:19] - _T_19874 <= bht_bank_wr_data_0_0_3 @[Reg.scala 28:23] + when bht_bank_sel[0][0][2] : @[Reg.scala 28:19] + _T_19874 <= bht_bank_wr_data_0_0_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][3] <= _T_19874 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][2] <= _T_19874 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19875 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][4] : @[Reg.scala 28:19] - _T_19875 <= bht_bank_wr_data_0_0_4 @[Reg.scala 28:23] + when bht_bank_sel[0][0][3] : @[Reg.scala 28:19] + _T_19875 <= bht_bank_wr_data_0_0_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][4] <= _T_19875 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][3] <= _T_19875 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19876 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][5] : @[Reg.scala 28:19] - _T_19876 <= bht_bank_wr_data_0_0_5 @[Reg.scala 28:23] + when bht_bank_sel[0][0][4] : @[Reg.scala 28:19] + _T_19876 <= bht_bank_wr_data_0_0_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][5] <= _T_19876 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][4] <= _T_19876 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19877 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][6] : @[Reg.scala 28:19] - _T_19877 <= bht_bank_wr_data_0_0_6 @[Reg.scala 28:23] + when bht_bank_sel[0][0][5] : @[Reg.scala 28:19] + _T_19877 <= bht_bank_wr_data_0_0_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][6] <= _T_19877 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][5] <= _T_19877 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19878 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][7] : @[Reg.scala 28:19] - _T_19878 <= bht_bank_wr_data_0_0_7 @[Reg.scala 28:23] + when bht_bank_sel[0][0][6] : @[Reg.scala 28:19] + _T_19878 <= bht_bank_wr_data_0_0_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][7] <= _T_19878 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][6] <= _T_19878 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19879 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][8] : @[Reg.scala 28:19] - _T_19879 <= bht_bank_wr_data_0_0_8 @[Reg.scala 28:23] + when bht_bank_sel[0][0][7] : @[Reg.scala 28:19] + _T_19879 <= bht_bank_wr_data_0_0_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][8] <= _T_19879 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][7] <= _T_19879 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19880 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][9] : @[Reg.scala 28:19] - _T_19880 <= bht_bank_wr_data_0_0_9 @[Reg.scala 28:23] + when bht_bank_sel[0][0][8] : @[Reg.scala 28:19] + _T_19880 <= bht_bank_wr_data_0_0_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][9] <= _T_19880 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][8] <= _T_19880 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19881 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][10] : @[Reg.scala 28:19] - _T_19881 <= bht_bank_wr_data_0_0_10 @[Reg.scala 28:23] + when bht_bank_sel[0][0][9] : @[Reg.scala 28:19] + _T_19881 <= bht_bank_wr_data_0_0_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][10] <= _T_19881 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][9] <= _T_19881 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19882 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][11] : @[Reg.scala 28:19] - _T_19882 <= bht_bank_wr_data_0_0_11 @[Reg.scala 28:23] + when bht_bank_sel[0][0][10] : @[Reg.scala 28:19] + _T_19882 <= bht_bank_wr_data_0_0_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][11] <= _T_19882 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][10] <= _T_19882 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19883 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][12] : @[Reg.scala 28:19] - _T_19883 <= bht_bank_wr_data_0_0_12 @[Reg.scala 28:23] + when bht_bank_sel[0][0][11] : @[Reg.scala 28:19] + _T_19883 <= bht_bank_wr_data_0_0_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][12] <= _T_19883 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][11] <= _T_19883 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19884 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][13] : @[Reg.scala 28:19] - _T_19884 <= bht_bank_wr_data_0_0_13 @[Reg.scala 28:23] + when bht_bank_sel[0][0][12] : @[Reg.scala 28:19] + _T_19884 <= bht_bank_wr_data_0_0_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][13] <= _T_19884 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][12] <= _T_19884 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19885 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][0][14] : @[Reg.scala 28:19] - _T_19885 <= bht_bank_wr_data_0_0_14 @[Reg.scala 28:23] + when bht_bank_sel[0][0][13] : @[Reg.scala 28:19] + _T_19885 <= bht_bank_wr_data_0_0_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][14] <= _T_19885 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][13] <= _T_19885 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19886 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][0][14] : @[Reg.scala 28:19] + _T_19886 <= bht_bank_wr_data_0_0_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][14] <= _T_19886 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19887 : UInt, rvclkhdr_522.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][0][15] : @[Reg.scala 28:19] - _T_19886 <= bht_bank_wr_data_0_0_15 @[Reg.scala 28:23] + _T_19887 <= bht_bank_wr_data_0_0_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][15] <= _T_19886 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19887 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][0] : @[Reg.scala 28:19] - _T_19887 <= bht_bank_wr_data_0_1_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][16] <= _T_19887 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][15] <= _T_19887 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19888 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][1] : @[Reg.scala 28:19] - _T_19888 <= bht_bank_wr_data_0_1_1 @[Reg.scala 28:23] + when bht_bank_sel[0][1][0] : @[Reg.scala 28:19] + _T_19888 <= bht_bank_wr_data_0_1_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][17] <= _T_19888 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][16] <= _T_19888 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19889 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][2] : @[Reg.scala 28:19] - _T_19889 <= bht_bank_wr_data_0_1_2 @[Reg.scala 28:23] + when bht_bank_sel[0][1][1] : @[Reg.scala 28:19] + _T_19889 <= bht_bank_wr_data_0_1_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][18] <= _T_19889 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][17] <= _T_19889 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19890 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][3] : @[Reg.scala 28:19] - _T_19890 <= bht_bank_wr_data_0_1_3 @[Reg.scala 28:23] + when bht_bank_sel[0][1][2] : @[Reg.scala 28:19] + _T_19890 <= bht_bank_wr_data_0_1_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][19] <= _T_19890 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][18] <= _T_19890 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19891 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][4] : @[Reg.scala 28:19] - _T_19891 <= bht_bank_wr_data_0_1_4 @[Reg.scala 28:23] + when bht_bank_sel[0][1][3] : @[Reg.scala 28:19] + _T_19891 <= bht_bank_wr_data_0_1_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][20] <= _T_19891 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][19] <= _T_19891 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19892 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][5] : @[Reg.scala 28:19] - _T_19892 <= bht_bank_wr_data_0_1_5 @[Reg.scala 28:23] + when bht_bank_sel[0][1][4] : @[Reg.scala 28:19] + _T_19892 <= bht_bank_wr_data_0_1_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][21] <= _T_19892 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][20] <= _T_19892 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19893 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][6] : @[Reg.scala 28:19] - _T_19893 <= bht_bank_wr_data_0_1_6 @[Reg.scala 28:23] + when bht_bank_sel[0][1][5] : @[Reg.scala 28:19] + _T_19893 <= bht_bank_wr_data_0_1_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][22] <= _T_19893 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][21] <= _T_19893 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19894 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][7] : @[Reg.scala 28:19] - _T_19894 <= bht_bank_wr_data_0_1_7 @[Reg.scala 28:23] + when bht_bank_sel[0][1][6] : @[Reg.scala 28:19] + _T_19894 <= bht_bank_wr_data_0_1_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][23] <= _T_19894 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][22] <= _T_19894 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19895 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][8] : @[Reg.scala 28:19] - _T_19895 <= bht_bank_wr_data_0_1_8 @[Reg.scala 28:23] + when bht_bank_sel[0][1][7] : @[Reg.scala 28:19] + _T_19895 <= bht_bank_wr_data_0_1_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][24] <= _T_19895 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][23] <= _T_19895 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19896 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][9] : @[Reg.scala 28:19] - _T_19896 <= bht_bank_wr_data_0_1_9 @[Reg.scala 28:23] + when bht_bank_sel[0][1][8] : @[Reg.scala 28:19] + _T_19896 <= bht_bank_wr_data_0_1_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][25] <= _T_19896 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][24] <= _T_19896 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19897 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][10] : @[Reg.scala 28:19] - _T_19897 <= bht_bank_wr_data_0_1_10 @[Reg.scala 28:23] + when bht_bank_sel[0][1][9] : @[Reg.scala 28:19] + _T_19897 <= bht_bank_wr_data_0_1_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][26] <= _T_19897 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][25] <= _T_19897 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19898 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][11] : @[Reg.scala 28:19] - _T_19898 <= bht_bank_wr_data_0_1_11 @[Reg.scala 28:23] + when bht_bank_sel[0][1][10] : @[Reg.scala 28:19] + _T_19898 <= bht_bank_wr_data_0_1_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][27] <= _T_19898 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][26] <= _T_19898 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19899 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][12] : @[Reg.scala 28:19] - _T_19899 <= bht_bank_wr_data_0_1_12 @[Reg.scala 28:23] + when bht_bank_sel[0][1][11] : @[Reg.scala 28:19] + _T_19899 <= bht_bank_wr_data_0_1_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][28] <= _T_19899 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][27] <= _T_19899 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19900 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][13] : @[Reg.scala 28:19] - _T_19900 <= bht_bank_wr_data_0_1_13 @[Reg.scala 28:23] + when bht_bank_sel[0][1][12] : @[Reg.scala 28:19] + _T_19900 <= bht_bank_wr_data_0_1_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][29] <= _T_19900 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][28] <= _T_19900 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19901 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][1][14] : @[Reg.scala 28:19] - _T_19901 <= bht_bank_wr_data_0_1_14 @[Reg.scala 28:23] + when bht_bank_sel[0][1][13] : @[Reg.scala 28:19] + _T_19901 <= bht_bank_wr_data_0_1_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][30] <= _T_19901 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][29] <= _T_19901 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19902 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][1][14] : @[Reg.scala 28:19] + _T_19902 <= bht_bank_wr_data_0_1_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][30] <= _T_19902 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19903 : UInt, rvclkhdr_523.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][1][15] : @[Reg.scala 28:19] - _T_19902 <= bht_bank_wr_data_0_1_15 @[Reg.scala 28:23] + _T_19903 <= bht_bank_wr_data_0_1_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][31] <= _T_19902 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19903 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][0] : @[Reg.scala 28:19] - _T_19903 <= bht_bank_wr_data_0_2_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][32] <= _T_19903 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][31] <= _T_19903 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19904 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][1] : @[Reg.scala 28:19] - _T_19904 <= bht_bank_wr_data_0_2_1 @[Reg.scala 28:23] + when bht_bank_sel[0][2][0] : @[Reg.scala 28:19] + _T_19904 <= bht_bank_wr_data_0_2_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][33] <= _T_19904 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][32] <= _T_19904 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19905 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][2] : @[Reg.scala 28:19] - _T_19905 <= bht_bank_wr_data_0_2_2 @[Reg.scala 28:23] + when bht_bank_sel[0][2][1] : @[Reg.scala 28:19] + _T_19905 <= bht_bank_wr_data_0_2_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][34] <= _T_19905 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][33] <= _T_19905 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19906 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][3] : @[Reg.scala 28:19] - _T_19906 <= bht_bank_wr_data_0_2_3 @[Reg.scala 28:23] + when bht_bank_sel[0][2][2] : @[Reg.scala 28:19] + _T_19906 <= bht_bank_wr_data_0_2_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][35] <= _T_19906 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][34] <= _T_19906 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19907 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][4] : @[Reg.scala 28:19] - _T_19907 <= bht_bank_wr_data_0_2_4 @[Reg.scala 28:23] + when bht_bank_sel[0][2][3] : @[Reg.scala 28:19] + _T_19907 <= bht_bank_wr_data_0_2_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][36] <= _T_19907 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][35] <= _T_19907 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19908 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][5] : @[Reg.scala 28:19] - _T_19908 <= bht_bank_wr_data_0_2_5 @[Reg.scala 28:23] + when bht_bank_sel[0][2][4] : @[Reg.scala 28:19] + _T_19908 <= bht_bank_wr_data_0_2_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][37] <= _T_19908 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][36] <= _T_19908 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19909 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][6] : @[Reg.scala 28:19] - _T_19909 <= bht_bank_wr_data_0_2_6 @[Reg.scala 28:23] + when bht_bank_sel[0][2][5] : @[Reg.scala 28:19] + _T_19909 <= bht_bank_wr_data_0_2_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][38] <= _T_19909 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][37] <= _T_19909 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19910 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][7] : @[Reg.scala 28:19] - _T_19910 <= bht_bank_wr_data_0_2_7 @[Reg.scala 28:23] + when bht_bank_sel[0][2][6] : @[Reg.scala 28:19] + _T_19910 <= bht_bank_wr_data_0_2_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][39] <= _T_19910 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][38] <= _T_19910 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19911 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][8] : @[Reg.scala 28:19] - _T_19911 <= bht_bank_wr_data_0_2_8 @[Reg.scala 28:23] + when bht_bank_sel[0][2][7] : @[Reg.scala 28:19] + _T_19911 <= bht_bank_wr_data_0_2_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][40] <= _T_19911 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][39] <= _T_19911 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19912 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][9] : @[Reg.scala 28:19] - _T_19912 <= bht_bank_wr_data_0_2_9 @[Reg.scala 28:23] + when bht_bank_sel[0][2][8] : @[Reg.scala 28:19] + _T_19912 <= bht_bank_wr_data_0_2_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][41] <= _T_19912 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][40] <= _T_19912 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19913 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][10] : @[Reg.scala 28:19] - _T_19913 <= bht_bank_wr_data_0_2_10 @[Reg.scala 28:23] + when bht_bank_sel[0][2][9] : @[Reg.scala 28:19] + _T_19913 <= bht_bank_wr_data_0_2_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][42] <= _T_19913 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][41] <= _T_19913 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19914 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][11] : @[Reg.scala 28:19] - _T_19914 <= bht_bank_wr_data_0_2_11 @[Reg.scala 28:23] + when bht_bank_sel[0][2][10] : @[Reg.scala 28:19] + _T_19914 <= bht_bank_wr_data_0_2_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][43] <= _T_19914 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][42] <= _T_19914 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19915 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][12] : @[Reg.scala 28:19] - _T_19915 <= bht_bank_wr_data_0_2_12 @[Reg.scala 28:23] + when bht_bank_sel[0][2][11] : @[Reg.scala 28:19] + _T_19915 <= bht_bank_wr_data_0_2_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][44] <= _T_19915 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][43] <= _T_19915 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19916 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][13] : @[Reg.scala 28:19] - _T_19916 <= bht_bank_wr_data_0_2_13 @[Reg.scala 28:23] + when bht_bank_sel[0][2][12] : @[Reg.scala 28:19] + _T_19916 <= bht_bank_wr_data_0_2_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][45] <= _T_19916 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][44] <= _T_19916 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19917 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][2][14] : @[Reg.scala 28:19] - _T_19917 <= bht_bank_wr_data_0_2_14 @[Reg.scala 28:23] + when bht_bank_sel[0][2][13] : @[Reg.scala 28:19] + _T_19917 <= bht_bank_wr_data_0_2_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][46] <= _T_19917 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][45] <= _T_19917 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19918 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][2][14] : @[Reg.scala 28:19] + _T_19918 <= bht_bank_wr_data_0_2_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][46] <= _T_19918 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19919 : UInt, rvclkhdr_524.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][2][15] : @[Reg.scala 28:19] - _T_19918 <= bht_bank_wr_data_0_2_15 @[Reg.scala 28:23] + _T_19919 <= bht_bank_wr_data_0_2_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][47] <= _T_19918 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19919 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][0] : @[Reg.scala 28:19] - _T_19919 <= bht_bank_wr_data_0_3_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][48] <= _T_19919 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][47] <= _T_19919 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19920 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][1] : @[Reg.scala 28:19] - _T_19920 <= bht_bank_wr_data_0_3_1 @[Reg.scala 28:23] + when bht_bank_sel[0][3][0] : @[Reg.scala 28:19] + _T_19920 <= bht_bank_wr_data_0_3_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][49] <= _T_19920 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][48] <= _T_19920 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19921 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][2] : @[Reg.scala 28:19] - _T_19921 <= bht_bank_wr_data_0_3_2 @[Reg.scala 28:23] + when bht_bank_sel[0][3][1] : @[Reg.scala 28:19] + _T_19921 <= bht_bank_wr_data_0_3_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][50] <= _T_19921 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][49] <= _T_19921 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19922 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][3] : @[Reg.scala 28:19] - _T_19922 <= bht_bank_wr_data_0_3_3 @[Reg.scala 28:23] + when bht_bank_sel[0][3][2] : @[Reg.scala 28:19] + _T_19922 <= bht_bank_wr_data_0_3_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][51] <= _T_19922 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][50] <= _T_19922 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19923 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][4] : @[Reg.scala 28:19] - _T_19923 <= bht_bank_wr_data_0_3_4 @[Reg.scala 28:23] + when bht_bank_sel[0][3][3] : @[Reg.scala 28:19] + _T_19923 <= bht_bank_wr_data_0_3_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][52] <= _T_19923 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][51] <= _T_19923 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19924 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][5] : @[Reg.scala 28:19] - _T_19924 <= bht_bank_wr_data_0_3_5 @[Reg.scala 28:23] + when bht_bank_sel[0][3][4] : @[Reg.scala 28:19] + _T_19924 <= bht_bank_wr_data_0_3_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][53] <= _T_19924 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][52] <= _T_19924 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19925 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][6] : @[Reg.scala 28:19] - _T_19925 <= bht_bank_wr_data_0_3_6 @[Reg.scala 28:23] + when bht_bank_sel[0][3][5] : @[Reg.scala 28:19] + _T_19925 <= bht_bank_wr_data_0_3_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][54] <= _T_19925 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][53] <= _T_19925 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19926 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][7] : @[Reg.scala 28:19] - _T_19926 <= bht_bank_wr_data_0_3_7 @[Reg.scala 28:23] + when bht_bank_sel[0][3][6] : @[Reg.scala 28:19] + _T_19926 <= bht_bank_wr_data_0_3_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][55] <= _T_19926 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][54] <= _T_19926 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19927 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][8] : @[Reg.scala 28:19] - _T_19927 <= bht_bank_wr_data_0_3_8 @[Reg.scala 28:23] + when bht_bank_sel[0][3][7] : @[Reg.scala 28:19] + _T_19927 <= bht_bank_wr_data_0_3_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][56] <= _T_19927 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][55] <= _T_19927 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19928 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][9] : @[Reg.scala 28:19] - _T_19928 <= bht_bank_wr_data_0_3_9 @[Reg.scala 28:23] + when bht_bank_sel[0][3][8] : @[Reg.scala 28:19] + _T_19928 <= bht_bank_wr_data_0_3_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][57] <= _T_19928 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][56] <= _T_19928 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19929 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][10] : @[Reg.scala 28:19] - _T_19929 <= bht_bank_wr_data_0_3_10 @[Reg.scala 28:23] + when bht_bank_sel[0][3][9] : @[Reg.scala 28:19] + _T_19929 <= bht_bank_wr_data_0_3_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][58] <= _T_19929 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][57] <= _T_19929 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19930 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][11] : @[Reg.scala 28:19] - _T_19930 <= bht_bank_wr_data_0_3_11 @[Reg.scala 28:23] + when bht_bank_sel[0][3][10] : @[Reg.scala 28:19] + _T_19930 <= bht_bank_wr_data_0_3_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][59] <= _T_19930 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][58] <= _T_19930 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19931 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][12] : @[Reg.scala 28:19] - _T_19931 <= bht_bank_wr_data_0_3_12 @[Reg.scala 28:23] + when bht_bank_sel[0][3][11] : @[Reg.scala 28:19] + _T_19931 <= bht_bank_wr_data_0_3_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][60] <= _T_19931 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][59] <= _T_19931 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19932 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][13] : @[Reg.scala 28:19] - _T_19932 <= bht_bank_wr_data_0_3_13 @[Reg.scala 28:23] + when bht_bank_sel[0][3][12] : @[Reg.scala 28:19] + _T_19932 <= bht_bank_wr_data_0_3_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][61] <= _T_19932 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][60] <= _T_19932 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19933 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][3][14] : @[Reg.scala 28:19] - _T_19933 <= bht_bank_wr_data_0_3_14 @[Reg.scala 28:23] + when bht_bank_sel[0][3][13] : @[Reg.scala 28:19] + _T_19933 <= bht_bank_wr_data_0_3_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][62] <= _T_19933 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][61] <= _T_19933 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19934 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][3][14] : @[Reg.scala 28:19] + _T_19934 <= bht_bank_wr_data_0_3_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][62] <= _T_19934 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19935 : UInt, rvclkhdr_525.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][3][15] : @[Reg.scala 28:19] - _T_19934 <= bht_bank_wr_data_0_3_15 @[Reg.scala 28:23] + _T_19935 <= bht_bank_wr_data_0_3_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][63] <= _T_19934 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19935 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][0] : @[Reg.scala 28:19] - _T_19935 <= bht_bank_wr_data_0_4_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][64] <= _T_19935 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][63] <= _T_19935 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19936 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][1] : @[Reg.scala 28:19] - _T_19936 <= bht_bank_wr_data_0_4_1 @[Reg.scala 28:23] + when bht_bank_sel[0][4][0] : @[Reg.scala 28:19] + _T_19936 <= bht_bank_wr_data_0_4_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][65] <= _T_19936 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][64] <= _T_19936 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19937 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][2] : @[Reg.scala 28:19] - _T_19937 <= bht_bank_wr_data_0_4_2 @[Reg.scala 28:23] + when bht_bank_sel[0][4][1] : @[Reg.scala 28:19] + _T_19937 <= bht_bank_wr_data_0_4_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][66] <= _T_19937 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][65] <= _T_19937 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19938 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][3] : @[Reg.scala 28:19] - _T_19938 <= bht_bank_wr_data_0_4_3 @[Reg.scala 28:23] + when bht_bank_sel[0][4][2] : @[Reg.scala 28:19] + _T_19938 <= bht_bank_wr_data_0_4_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][67] <= _T_19938 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][66] <= _T_19938 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19939 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][4] : @[Reg.scala 28:19] - _T_19939 <= bht_bank_wr_data_0_4_4 @[Reg.scala 28:23] + when bht_bank_sel[0][4][3] : @[Reg.scala 28:19] + _T_19939 <= bht_bank_wr_data_0_4_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][68] <= _T_19939 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][67] <= _T_19939 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19940 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][5] : @[Reg.scala 28:19] - _T_19940 <= bht_bank_wr_data_0_4_5 @[Reg.scala 28:23] + when bht_bank_sel[0][4][4] : @[Reg.scala 28:19] + _T_19940 <= bht_bank_wr_data_0_4_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][69] <= _T_19940 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][68] <= _T_19940 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19941 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][6] : @[Reg.scala 28:19] - _T_19941 <= bht_bank_wr_data_0_4_6 @[Reg.scala 28:23] + when bht_bank_sel[0][4][5] : @[Reg.scala 28:19] + _T_19941 <= bht_bank_wr_data_0_4_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][70] <= _T_19941 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][69] <= _T_19941 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19942 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][7] : @[Reg.scala 28:19] - _T_19942 <= bht_bank_wr_data_0_4_7 @[Reg.scala 28:23] + when bht_bank_sel[0][4][6] : @[Reg.scala 28:19] + _T_19942 <= bht_bank_wr_data_0_4_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][71] <= _T_19942 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][70] <= _T_19942 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19943 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][8] : @[Reg.scala 28:19] - _T_19943 <= bht_bank_wr_data_0_4_8 @[Reg.scala 28:23] + when bht_bank_sel[0][4][7] : @[Reg.scala 28:19] + _T_19943 <= bht_bank_wr_data_0_4_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][72] <= _T_19943 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][71] <= _T_19943 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19944 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][9] : @[Reg.scala 28:19] - _T_19944 <= bht_bank_wr_data_0_4_9 @[Reg.scala 28:23] + when bht_bank_sel[0][4][8] : @[Reg.scala 28:19] + _T_19944 <= bht_bank_wr_data_0_4_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][73] <= _T_19944 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][72] <= _T_19944 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19945 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][10] : @[Reg.scala 28:19] - _T_19945 <= bht_bank_wr_data_0_4_10 @[Reg.scala 28:23] + when bht_bank_sel[0][4][9] : @[Reg.scala 28:19] + _T_19945 <= bht_bank_wr_data_0_4_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][74] <= _T_19945 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][73] <= _T_19945 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19946 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][11] : @[Reg.scala 28:19] - _T_19946 <= bht_bank_wr_data_0_4_11 @[Reg.scala 28:23] + when bht_bank_sel[0][4][10] : @[Reg.scala 28:19] + _T_19946 <= bht_bank_wr_data_0_4_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][75] <= _T_19946 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][74] <= _T_19946 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19947 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][12] : @[Reg.scala 28:19] - _T_19947 <= bht_bank_wr_data_0_4_12 @[Reg.scala 28:23] + when bht_bank_sel[0][4][11] : @[Reg.scala 28:19] + _T_19947 <= bht_bank_wr_data_0_4_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][76] <= _T_19947 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][75] <= _T_19947 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19948 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][13] : @[Reg.scala 28:19] - _T_19948 <= bht_bank_wr_data_0_4_13 @[Reg.scala 28:23] + when bht_bank_sel[0][4][12] : @[Reg.scala 28:19] + _T_19948 <= bht_bank_wr_data_0_4_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][77] <= _T_19948 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][76] <= _T_19948 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19949 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][4][14] : @[Reg.scala 28:19] - _T_19949 <= bht_bank_wr_data_0_4_14 @[Reg.scala 28:23] + when bht_bank_sel[0][4][13] : @[Reg.scala 28:19] + _T_19949 <= bht_bank_wr_data_0_4_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][78] <= _T_19949 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][77] <= _T_19949 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19950 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][4][14] : @[Reg.scala 28:19] + _T_19950 <= bht_bank_wr_data_0_4_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][78] <= _T_19950 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19951 : UInt, rvclkhdr_526.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][4][15] : @[Reg.scala 28:19] - _T_19950 <= bht_bank_wr_data_0_4_15 @[Reg.scala 28:23] + _T_19951 <= bht_bank_wr_data_0_4_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][79] <= _T_19950 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19951 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][0] : @[Reg.scala 28:19] - _T_19951 <= bht_bank_wr_data_0_5_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][80] <= _T_19951 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][79] <= _T_19951 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19952 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][1] : @[Reg.scala 28:19] - _T_19952 <= bht_bank_wr_data_0_5_1 @[Reg.scala 28:23] + when bht_bank_sel[0][5][0] : @[Reg.scala 28:19] + _T_19952 <= bht_bank_wr_data_0_5_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][81] <= _T_19952 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][80] <= _T_19952 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19953 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][2] : @[Reg.scala 28:19] - _T_19953 <= bht_bank_wr_data_0_5_2 @[Reg.scala 28:23] + when bht_bank_sel[0][5][1] : @[Reg.scala 28:19] + _T_19953 <= bht_bank_wr_data_0_5_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][82] <= _T_19953 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][81] <= _T_19953 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19954 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][3] : @[Reg.scala 28:19] - _T_19954 <= bht_bank_wr_data_0_5_3 @[Reg.scala 28:23] + when bht_bank_sel[0][5][2] : @[Reg.scala 28:19] + _T_19954 <= bht_bank_wr_data_0_5_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][83] <= _T_19954 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][82] <= _T_19954 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19955 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][4] : @[Reg.scala 28:19] - _T_19955 <= bht_bank_wr_data_0_5_4 @[Reg.scala 28:23] + when bht_bank_sel[0][5][3] : @[Reg.scala 28:19] + _T_19955 <= bht_bank_wr_data_0_5_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][84] <= _T_19955 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][83] <= _T_19955 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19956 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][5] : @[Reg.scala 28:19] - _T_19956 <= bht_bank_wr_data_0_5_5 @[Reg.scala 28:23] + when bht_bank_sel[0][5][4] : @[Reg.scala 28:19] + _T_19956 <= bht_bank_wr_data_0_5_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][85] <= _T_19956 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][84] <= _T_19956 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19957 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][6] : @[Reg.scala 28:19] - _T_19957 <= bht_bank_wr_data_0_5_6 @[Reg.scala 28:23] + when bht_bank_sel[0][5][5] : @[Reg.scala 28:19] + _T_19957 <= bht_bank_wr_data_0_5_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][86] <= _T_19957 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][85] <= _T_19957 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19958 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][7] : @[Reg.scala 28:19] - _T_19958 <= bht_bank_wr_data_0_5_7 @[Reg.scala 28:23] + when bht_bank_sel[0][5][6] : @[Reg.scala 28:19] + _T_19958 <= bht_bank_wr_data_0_5_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][87] <= _T_19958 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][86] <= _T_19958 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19959 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][8] : @[Reg.scala 28:19] - _T_19959 <= bht_bank_wr_data_0_5_8 @[Reg.scala 28:23] + when bht_bank_sel[0][5][7] : @[Reg.scala 28:19] + _T_19959 <= bht_bank_wr_data_0_5_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][88] <= _T_19959 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][87] <= _T_19959 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19960 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][9] : @[Reg.scala 28:19] - _T_19960 <= bht_bank_wr_data_0_5_9 @[Reg.scala 28:23] + when bht_bank_sel[0][5][8] : @[Reg.scala 28:19] + _T_19960 <= bht_bank_wr_data_0_5_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][89] <= _T_19960 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][88] <= _T_19960 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19961 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][10] : @[Reg.scala 28:19] - _T_19961 <= bht_bank_wr_data_0_5_10 @[Reg.scala 28:23] + when bht_bank_sel[0][5][9] : @[Reg.scala 28:19] + _T_19961 <= bht_bank_wr_data_0_5_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][90] <= _T_19961 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][89] <= _T_19961 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19962 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][11] : @[Reg.scala 28:19] - _T_19962 <= bht_bank_wr_data_0_5_11 @[Reg.scala 28:23] + when bht_bank_sel[0][5][10] : @[Reg.scala 28:19] + _T_19962 <= bht_bank_wr_data_0_5_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][91] <= _T_19962 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][90] <= _T_19962 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19963 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][12] : @[Reg.scala 28:19] - _T_19963 <= bht_bank_wr_data_0_5_12 @[Reg.scala 28:23] + when bht_bank_sel[0][5][11] : @[Reg.scala 28:19] + _T_19963 <= bht_bank_wr_data_0_5_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][92] <= _T_19963 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][91] <= _T_19963 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19964 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][13] : @[Reg.scala 28:19] - _T_19964 <= bht_bank_wr_data_0_5_13 @[Reg.scala 28:23] + when bht_bank_sel[0][5][12] : @[Reg.scala 28:19] + _T_19964 <= bht_bank_wr_data_0_5_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][93] <= _T_19964 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][92] <= _T_19964 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19965 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][5][14] : @[Reg.scala 28:19] - _T_19965 <= bht_bank_wr_data_0_5_14 @[Reg.scala 28:23] + when bht_bank_sel[0][5][13] : @[Reg.scala 28:19] + _T_19965 <= bht_bank_wr_data_0_5_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][94] <= _T_19965 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][93] <= _T_19965 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19966 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][5][14] : @[Reg.scala 28:19] + _T_19966 <= bht_bank_wr_data_0_5_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][94] <= _T_19966 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19967 : UInt, rvclkhdr_527.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][5][15] : @[Reg.scala 28:19] - _T_19966 <= bht_bank_wr_data_0_5_15 @[Reg.scala 28:23] + _T_19967 <= bht_bank_wr_data_0_5_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][95] <= _T_19966 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19967 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][0] : @[Reg.scala 28:19] - _T_19967 <= bht_bank_wr_data_0_6_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][96] <= _T_19967 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][95] <= _T_19967 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19968 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][1] : @[Reg.scala 28:19] - _T_19968 <= bht_bank_wr_data_0_6_1 @[Reg.scala 28:23] + when bht_bank_sel[0][6][0] : @[Reg.scala 28:19] + _T_19968 <= bht_bank_wr_data_0_6_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][97] <= _T_19968 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][96] <= _T_19968 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19969 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][2] : @[Reg.scala 28:19] - _T_19969 <= bht_bank_wr_data_0_6_2 @[Reg.scala 28:23] + when bht_bank_sel[0][6][1] : @[Reg.scala 28:19] + _T_19969 <= bht_bank_wr_data_0_6_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][98] <= _T_19969 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][97] <= _T_19969 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19970 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][3] : @[Reg.scala 28:19] - _T_19970 <= bht_bank_wr_data_0_6_3 @[Reg.scala 28:23] + when bht_bank_sel[0][6][2] : @[Reg.scala 28:19] + _T_19970 <= bht_bank_wr_data_0_6_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][99] <= _T_19970 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][98] <= _T_19970 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19971 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][4] : @[Reg.scala 28:19] - _T_19971 <= bht_bank_wr_data_0_6_4 @[Reg.scala 28:23] + when bht_bank_sel[0][6][3] : @[Reg.scala 28:19] + _T_19971 <= bht_bank_wr_data_0_6_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][100] <= _T_19971 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][99] <= _T_19971 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19972 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][5] : @[Reg.scala 28:19] - _T_19972 <= bht_bank_wr_data_0_6_5 @[Reg.scala 28:23] + when bht_bank_sel[0][6][4] : @[Reg.scala 28:19] + _T_19972 <= bht_bank_wr_data_0_6_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][101] <= _T_19972 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][100] <= _T_19972 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19973 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][6] : @[Reg.scala 28:19] - _T_19973 <= bht_bank_wr_data_0_6_6 @[Reg.scala 28:23] + when bht_bank_sel[0][6][5] : @[Reg.scala 28:19] + _T_19973 <= bht_bank_wr_data_0_6_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][102] <= _T_19973 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][101] <= _T_19973 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19974 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][7] : @[Reg.scala 28:19] - _T_19974 <= bht_bank_wr_data_0_6_7 @[Reg.scala 28:23] + when bht_bank_sel[0][6][6] : @[Reg.scala 28:19] + _T_19974 <= bht_bank_wr_data_0_6_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][103] <= _T_19974 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][102] <= _T_19974 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19975 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][8] : @[Reg.scala 28:19] - _T_19975 <= bht_bank_wr_data_0_6_8 @[Reg.scala 28:23] + when bht_bank_sel[0][6][7] : @[Reg.scala 28:19] + _T_19975 <= bht_bank_wr_data_0_6_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][104] <= _T_19975 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][103] <= _T_19975 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19976 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][9] : @[Reg.scala 28:19] - _T_19976 <= bht_bank_wr_data_0_6_9 @[Reg.scala 28:23] + when bht_bank_sel[0][6][8] : @[Reg.scala 28:19] + _T_19976 <= bht_bank_wr_data_0_6_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][105] <= _T_19976 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][104] <= _T_19976 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19977 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][10] : @[Reg.scala 28:19] - _T_19977 <= bht_bank_wr_data_0_6_10 @[Reg.scala 28:23] + when bht_bank_sel[0][6][9] : @[Reg.scala 28:19] + _T_19977 <= bht_bank_wr_data_0_6_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][106] <= _T_19977 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][105] <= _T_19977 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19978 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][11] : @[Reg.scala 28:19] - _T_19978 <= bht_bank_wr_data_0_6_11 @[Reg.scala 28:23] + when bht_bank_sel[0][6][10] : @[Reg.scala 28:19] + _T_19978 <= bht_bank_wr_data_0_6_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][107] <= _T_19978 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][106] <= _T_19978 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19979 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][12] : @[Reg.scala 28:19] - _T_19979 <= bht_bank_wr_data_0_6_12 @[Reg.scala 28:23] + when bht_bank_sel[0][6][11] : @[Reg.scala 28:19] + _T_19979 <= bht_bank_wr_data_0_6_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][108] <= _T_19979 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][107] <= _T_19979 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19980 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][13] : @[Reg.scala 28:19] - _T_19980 <= bht_bank_wr_data_0_6_13 @[Reg.scala 28:23] + when bht_bank_sel[0][6][12] : @[Reg.scala 28:19] + _T_19980 <= bht_bank_wr_data_0_6_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][109] <= _T_19980 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][108] <= _T_19980 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19981 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][6][14] : @[Reg.scala 28:19] - _T_19981 <= bht_bank_wr_data_0_6_14 @[Reg.scala 28:23] + when bht_bank_sel[0][6][13] : @[Reg.scala 28:19] + _T_19981 <= bht_bank_wr_data_0_6_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][110] <= _T_19981 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][109] <= _T_19981 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19982 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][6][14] : @[Reg.scala 28:19] + _T_19982 <= bht_bank_wr_data_0_6_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][110] <= _T_19982 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19983 : UInt, rvclkhdr_528.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][6][15] : @[Reg.scala 28:19] - _T_19982 <= bht_bank_wr_data_0_6_15 @[Reg.scala 28:23] + _T_19983 <= bht_bank_wr_data_0_6_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][111] <= _T_19982 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19983 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][0] : @[Reg.scala 28:19] - _T_19983 <= bht_bank_wr_data_0_7_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][112] <= _T_19983 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][111] <= _T_19983 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19984 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][1] : @[Reg.scala 28:19] - _T_19984 <= bht_bank_wr_data_0_7_1 @[Reg.scala 28:23] + when bht_bank_sel[0][7][0] : @[Reg.scala 28:19] + _T_19984 <= bht_bank_wr_data_0_7_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][113] <= _T_19984 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][112] <= _T_19984 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19985 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][2] : @[Reg.scala 28:19] - _T_19985 <= bht_bank_wr_data_0_7_2 @[Reg.scala 28:23] + when bht_bank_sel[0][7][1] : @[Reg.scala 28:19] + _T_19985 <= bht_bank_wr_data_0_7_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][114] <= _T_19985 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][113] <= _T_19985 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19986 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][3] : @[Reg.scala 28:19] - _T_19986 <= bht_bank_wr_data_0_7_3 @[Reg.scala 28:23] + when bht_bank_sel[0][7][2] : @[Reg.scala 28:19] + _T_19986 <= bht_bank_wr_data_0_7_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][115] <= _T_19986 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][114] <= _T_19986 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19987 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][4] : @[Reg.scala 28:19] - _T_19987 <= bht_bank_wr_data_0_7_4 @[Reg.scala 28:23] + when bht_bank_sel[0][7][3] : @[Reg.scala 28:19] + _T_19987 <= bht_bank_wr_data_0_7_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][116] <= _T_19987 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][115] <= _T_19987 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19988 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][5] : @[Reg.scala 28:19] - _T_19988 <= bht_bank_wr_data_0_7_5 @[Reg.scala 28:23] + when bht_bank_sel[0][7][4] : @[Reg.scala 28:19] + _T_19988 <= bht_bank_wr_data_0_7_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][117] <= _T_19988 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][116] <= _T_19988 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19989 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][6] : @[Reg.scala 28:19] - _T_19989 <= bht_bank_wr_data_0_7_6 @[Reg.scala 28:23] + when bht_bank_sel[0][7][5] : @[Reg.scala 28:19] + _T_19989 <= bht_bank_wr_data_0_7_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][118] <= _T_19989 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][117] <= _T_19989 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19990 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][7] : @[Reg.scala 28:19] - _T_19990 <= bht_bank_wr_data_0_7_7 @[Reg.scala 28:23] + when bht_bank_sel[0][7][6] : @[Reg.scala 28:19] + _T_19990 <= bht_bank_wr_data_0_7_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][119] <= _T_19990 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][118] <= _T_19990 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19991 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][8] : @[Reg.scala 28:19] - _T_19991 <= bht_bank_wr_data_0_7_8 @[Reg.scala 28:23] + when bht_bank_sel[0][7][7] : @[Reg.scala 28:19] + _T_19991 <= bht_bank_wr_data_0_7_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][120] <= _T_19991 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][119] <= _T_19991 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19992 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][9] : @[Reg.scala 28:19] - _T_19992 <= bht_bank_wr_data_0_7_9 @[Reg.scala 28:23] + when bht_bank_sel[0][7][8] : @[Reg.scala 28:19] + _T_19992 <= bht_bank_wr_data_0_7_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][121] <= _T_19992 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][120] <= _T_19992 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19993 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][10] : @[Reg.scala 28:19] - _T_19993 <= bht_bank_wr_data_0_7_10 @[Reg.scala 28:23] + when bht_bank_sel[0][7][9] : @[Reg.scala 28:19] + _T_19993 <= bht_bank_wr_data_0_7_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][122] <= _T_19993 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][121] <= _T_19993 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19994 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][11] : @[Reg.scala 28:19] - _T_19994 <= bht_bank_wr_data_0_7_11 @[Reg.scala 28:23] + when bht_bank_sel[0][7][10] : @[Reg.scala 28:19] + _T_19994 <= bht_bank_wr_data_0_7_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][123] <= _T_19994 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][122] <= _T_19994 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19995 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][12] : @[Reg.scala 28:19] - _T_19995 <= bht_bank_wr_data_0_7_12 @[Reg.scala 28:23] + when bht_bank_sel[0][7][11] : @[Reg.scala 28:19] + _T_19995 <= bht_bank_wr_data_0_7_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][124] <= _T_19995 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][123] <= _T_19995 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19996 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][13] : @[Reg.scala 28:19] - _T_19996 <= bht_bank_wr_data_0_7_13 @[Reg.scala 28:23] + when bht_bank_sel[0][7][12] : @[Reg.scala 28:19] + _T_19996 <= bht_bank_wr_data_0_7_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][125] <= _T_19996 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][124] <= _T_19996 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19997 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][7][14] : @[Reg.scala 28:19] - _T_19997 <= bht_bank_wr_data_0_7_14 @[Reg.scala 28:23] + when bht_bank_sel[0][7][13] : @[Reg.scala 28:19] + _T_19997 <= bht_bank_wr_data_0_7_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][126] <= _T_19997 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][125] <= _T_19997 @[el2_ifu_bp_ctl.scala 467:39] reg _T_19998 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][7][14] : @[Reg.scala 28:19] + _T_19998 <= bht_bank_wr_data_0_7_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][126] <= _T_19998 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_19999 : UInt, rvclkhdr_529.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][7][15] : @[Reg.scala 28:19] - _T_19998 <= bht_bank_wr_data_0_7_15 @[Reg.scala 28:23] + _T_19999 <= bht_bank_wr_data_0_7_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][127] <= _T_19998 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_19999 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][0] : @[Reg.scala 28:19] - _T_19999 <= bht_bank_wr_data_0_8_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][128] <= _T_19999 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][127] <= _T_19999 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20000 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][1] : @[Reg.scala 28:19] - _T_20000 <= bht_bank_wr_data_0_8_1 @[Reg.scala 28:23] + when bht_bank_sel[0][8][0] : @[Reg.scala 28:19] + _T_20000 <= bht_bank_wr_data_0_8_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][129] <= _T_20000 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][128] <= _T_20000 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20001 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][2] : @[Reg.scala 28:19] - _T_20001 <= bht_bank_wr_data_0_8_2 @[Reg.scala 28:23] + when bht_bank_sel[0][8][1] : @[Reg.scala 28:19] + _T_20001 <= bht_bank_wr_data_0_8_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][130] <= _T_20001 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][129] <= _T_20001 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20002 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][3] : @[Reg.scala 28:19] - _T_20002 <= bht_bank_wr_data_0_8_3 @[Reg.scala 28:23] + when bht_bank_sel[0][8][2] : @[Reg.scala 28:19] + _T_20002 <= bht_bank_wr_data_0_8_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][131] <= _T_20002 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][130] <= _T_20002 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20003 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][4] : @[Reg.scala 28:19] - _T_20003 <= bht_bank_wr_data_0_8_4 @[Reg.scala 28:23] + when bht_bank_sel[0][8][3] : @[Reg.scala 28:19] + _T_20003 <= bht_bank_wr_data_0_8_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][132] <= _T_20003 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][131] <= _T_20003 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20004 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][5] : @[Reg.scala 28:19] - _T_20004 <= bht_bank_wr_data_0_8_5 @[Reg.scala 28:23] + when bht_bank_sel[0][8][4] : @[Reg.scala 28:19] + _T_20004 <= bht_bank_wr_data_0_8_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][133] <= _T_20004 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][132] <= _T_20004 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20005 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][6] : @[Reg.scala 28:19] - _T_20005 <= bht_bank_wr_data_0_8_6 @[Reg.scala 28:23] + when bht_bank_sel[0][8][5] : @[Reg.scala 28:19] + _T_20005 <= bht_bank_wr_data_0_8_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][134] <= _T_20005 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][133] <= _T_20005 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20006 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][7] : @[Reg.scala 28:19] - _T_20006 <= bht_bank_wr_data_0_8_7 @[Reg.scala 28:23] + when bht_bank_sel[0][8][6] : @[Reg.scala 28:19] + _T_20006 <= bht_bank_wr_data_0_8_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][135] <= _T_20006 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][134] <= _T_20006 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20007 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][8] : @[Reg.scala 28:19] - _T_20007 <= bht_bank_wr_data_0_8_8 @[Reg.scala 28:23] + when bht_bank_sel[0][8][7] : @[Reg.scala 28:19] + _T_20007 <= bht_bank_wr_data_0_8_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][136] <= _T_20007 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][135] <= _T_20007 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20008 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][9] : @[Reg.scala 28:19] - _T_20008 <= bht_bank_wr_data_0_8_9 @[Reg.scala 28:23] + when bht_bank_sel[0][8][8] : @[Reg.scala 28:19] + _T_20008 <= bht_bank_wr_data_0_8_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][137] <= _T_20008 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][136] <= _T_20008 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20009 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][10] : @[Reg.scala 28:19] - _T_20009 <= bht_bank_wr_data_0_8_10 @[Reg.scala 28:23] + when bht_bank_sel[0][8][9] : @[Reg.scala 28:19] + _T_20009 <= bht_bank_wr_data_0_8_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][138] <= _T_20009 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][137] <= _T_20009 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20010 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][11] : @[Reg.scala 28:19] - _T_20010 <= bht_bank_wr_data_0_8_11 @[Reg.scala 28:23] + when bht_bank_sel[0][8][10] : @[Reg.scala 28:19] + _T_20010 <= bht_bank_wr_data_0_8_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][139] <= _T_20010 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][138] <= _T_20010 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20011 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][12] : @[Reg.scala 28:19] - _T_20011 <= bht_bank_wr_data_0_8_12 @[Reg.scala 28:23] + when bht_bank_sel[0][8][11] : @[Reg.scala 28:19] + _T_20011 <= bht_bank_wr_data_0_8_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][140] <= _T_20011 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][139] <= _T_20011 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20012 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][13] : @[Reg.scala 28:19] - _T_20012 <= bht_bank_wr_data_0_8_13 @[Reg.scala 28:23] + when bht_bank_sel[0][8][12] : @[Reg.scala 28:19] + _T_20012 <= bht_bank_wr_data_0_8_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][141] <= _T_20012 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][140] <= _T_20012 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20013 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][8][14] : @[Reg.scala 28:19] - _T_20013 <= bht_bank_wr_data_0_8_14 @[Reg.scala 28:23] + when bht_bank_sel[0][8][13] : @[Reg.scala 28:19] + _T_20013 <= bht_bank_wr_data_0_8_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][142] <= _T_20013 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][141] <= _T_20013 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20014 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][8][14] : @[Reg.scala 28:19] + _T_20014 <= bht_bank_wr_data_0_8_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][142] <= _T_20014 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20015 : UInt, rvclkhdr_530.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][8][15] : @[Reg.scala 28:19] - _T_20014 <= bht_bank_wr_data_0_8_15 @[Reg.scala 28:23] + _T_20015 <= bht_bank_wr_data_0_8_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][143] <= _T_20014 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20015 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][0] : @[Reg.scala 28:19] - _T_20015 <= bht_bank_wr_data_0_9_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][144] <= _T_20015 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][143] <= _T_20015 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20016 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][1] : @[Reg.scala 28:19] - _T_20016 <= bht_bank_wr_data_0_9_1 @[Reg.scala 28:23] + when bht_bank_sel[0][9][0] : @[Reg.scala 28:19] + _T_20016 <= bht_bank_wr_data_0_9_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][145] <= _T_20016 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][144] <= _T_20016 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20017 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][2] : @[Reg.scala 28:19] - _T_20017 <= bht_bank_wr_data_0_9_2 @[Reg.scala 28:23] + when bht_bank_sel[0][9][1] : @[Reg.scala 28:19] + _T_20017 <= bht_bank_wr_data_0_9_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][146] <= _T_20017 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][145] <= _T_20017 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20018 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][3] : @[Reg.scala 28:19] - _T_20018 <= bht_bank_wr_data_0_9_3 @[Reg.scala 28:23] + when bht_bank_sel[0][9][2] : @[Reg.scala 28:19] + _T_20018 <= bht_bank_wr_data_0_9_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][147] <= _T_20018 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][146] <= _T_20018 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20019 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][4] : @[Reg.scala 28:19] - _T_20019 <= bht_bank_wr_data_0_9_4 @[Reg.scala 28:23] + when bht_bank_sel[0][9][3] : @[Reg.scala 28:19] + _T_20019 <= bht_bank_wr_data_0_9_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][148] <= _T_20019 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][147] <= _T_20019 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20020 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][5] : @[Reg.scala 28:19] - _T_20020 <= bht_bank_wr_data_0_9_5 @[Reg.scala 28:23] + when bht_bank_sel[0][9][4] : @[Reg.scala 28:19] + _T_20020 <= bht_bank_wr_data_0_9_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][149] <= _T_20020 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][148] <= _T_20020 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20021 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][6] : @[Reg.scala 28:19] - _T_20021 <= bht_bank_wr_data_0_9_6 @[Reg.scala 28:23] + when bht_bank_sel[0][9][5] : @[Reg.scala 28:19] + _T_20021 <= bht_bank_wr_data_0_9_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][150] <= _T_20021 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][149] <= _T_20021 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20022 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][7] : @[Reg.scala 28:19] - _T_20022 <= bht_bank_wr_data_0_9_7 @[Reg.scala 28:23] + when bht_bank_sel[0][9][6] : @[Reg.scala 28:19] + _T_20022 <= bht_bank_wr_data_0_9_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][151] <= _T_20022 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][150] <= _T_20022 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20023 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][8] : @[Reg.scala 28:19] - _T_20023 <= bht_bank_wr_data_0_9_8 @[Reg.scala 28:23] + when bht_bank_sel[0][9][7] : @[Reg.scala 28:19] + _T_20023 <= bht_bank_wr_data_0_9_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][152] <= _T_20023 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][151] <= _T_20023 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20024 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][9] : @[Reg.scala 28:19] - _T_20024 <= bht_bank_wr_data_0_9_9 @[Reg.scala 28:23] + when bht_bank_sel[0][9][8] : @[Reg.scala 28:19] + _T_20024 <= bht_bank_wr_data_0_9_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][153] <= _T_20024 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][152] <= _T_20024 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20025 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][10] : @[Reg.scala 28:19] - _T_20025 <= bht_bank_wr_data_0_9_10 @[Reg.scala 28:23] + when bht_bank_sel[0][9][9] : @[Reg.scala 28:19] + _T_20025 <= bht_bank_wr_data_0_9_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][154] <= _T_20025 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][153] <= _T_20025 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20026 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][11] : @[Reg.scala 28:19] - _T_20026 <= bht_bank_wr_data_0_9_11 @[Reg.scala 28:23] + when bht_bank_sel[0][9][10] : @[Reg.scala 28:19] + _T_20026 <= bht_bank_wr_data_0_9_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][155] <= _T_20026 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][154] <= _T_20026 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20027 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][12] : @[Reg.scala 28:19] - _T_20027 <= bht_bank_wr_data_0_9_12 @[Reg.scala 28:23] + when bht_bank_sel[0][9][11] : @[Reg.scala 28:19] + _T_20027 <= bht_bank_wr_data_0_9_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][156] <= _T_20027 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][155] <= _T_20027 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20028 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][13] : @[Reg.scala 28:19] - _T_20028 <= bht_bank_wr_data_0_9_13 @[Reg.scala 28:23] + when bht_bank_sel[0][9][12] : @[Reg.scala 28:19] + _T_20028 <= bht_bank_wr_data_0_9_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][157] <= _T_20028 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][156] <= _T_20028 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20029 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][9][14] : @[Reg.scala 28:19] - _T_20029 <= bht_bank_wr_data_0_9_14 @[Reg.scala 28:23] + when bht_bank_sel[0][9][13] : @[Reg.scala 28:19] + _T_20029 <= bht_bank_wr_data_0_9_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][158] <= _T_20029 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][157] <= _T_20029 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20030 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][9][14] : @[Reg.scala 28:19] + _T_20030 <= bht_bank_wr_data_0_9_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][158] <= _T_20030 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20031 : UInt, rvclkhdr_531.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][9][15] : @[Reg.scala 28:19] - _T_20030 <= bht_bank_wr_data_0_9_15 @[Reg.scala 28:23] + _T_20031 <= bht_bank_wr_data_0_9_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][159] <= _T_20030 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20031 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][0] : @[Reg.scala 28:19] - _T_20031 <= bht_bank_wr_data_0_10_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][160] <= _T_20031 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][159] <= _T_20031 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20032 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][1] : @[Reg.scala 28:19] - _T_20032 <= bht_bank_wr_data_0_10_1 @[Reg.scala 28:23] + when bht_bank_sel[0][10][0] : @[Reg.scala 28:19] + _T_20032 <= bht_bank_wr_data_0_10_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][161] <= _T_20032 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][160] <= _T_20032 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20033 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][2] : @[Reg.scala 28:19] - _T_20033 <= bht_bank_wr_data_0_10_2 @[Reg.scala 28:23] + when bht_bank_sel[0][10][1] : @[Reg.scala 28:19] + _T_20033 <= bht_bank_wr_data_0_10_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][162] <= _T_20033 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][161] <= _T_20033 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20034 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][3] : @[Reg.scala 28:19] - _T_20034 <= bht_bank_wr_data_0_10_3 @[Reg.scala 28:23] + when bht_bank_sel[0][10][2] : @[Reg.scala 28:19] + _T_20034 <= bht_bank_wr_data_0_10_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][163] <= _T_20034 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][162] <= _T_20034 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20035 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][4] : @[Reg.scala 28:19] - _T_20035 <= bht_bank_wr_data_0_10_4 @[Reg.scala 28:23] + when bht_bank_sel[0][10][3] : @[Reg.scala 28:19] + _T_20035 <= bht_bank_wr_data_0_10_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][164] <= _T_20035 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][163] <= _T_20035 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20036 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][5] : @[Reg.scala 28:19] - _T_20036 <= bht_bank_wr_data_0_10_5 @[Reg.scala 28:23] + when bht_bank_sel[0][10][4] : @[Reg.scala 28:19] + _T_20036 <= bht_bank_wr_data_0_10_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][165] <= _T_20036 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][164] <= _T_20036 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20037 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][6] : @[Reg.scala 28:19] - _T_20037 <= bht_bank_wr_data_0_10_6 @[Reg.scala 28:23] + when bht_bank_sel[0][10][5] : @[Reg.scala 28:19] + _T_20037 <= bht_bank_wr_data_0_10_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][166] <= _T_20037 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][165] <= _T_20037 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20038 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][7] : @[Reg.scala 28:19] - _T_20038 <= bht_bank_wr_data_0_10_7 @[Reg.scala 28:23] + when bht_bank_sel[0][10][6] : @[Reg.scala 28:19] + _T_20038 <= bht_bank_wr_data_0_10_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][167] <= _T_20038 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][166] <= _T_20038 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20039 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][8] : @[Reg.scala 28:19] - _T_20039 <= bht_bank_wr_data_0_10_8 @[Reg.scala 28:23] + when bht_bank_sel[0][10][7] : @[Reg.scala 28:19] + _T_20039 <= bht_bank_wr_data_0_10_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][168] <= _T_20039 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][167] <= _T_20039 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20040 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][9] : @[Reg.scala 28:19] - _T_20040 <= bht_bank_wr_data_0_10_9 @[Reg.scala 28:23] + when bht_bank_sel[0][10][8] : @[Reg.scala 28:19] + _T_20040 <= bht_bank_wr_data_0_10_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][169] <= _T_20040 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][168] <= _T_20040 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20041 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][10] : @[Reg.scala 28:19] - _T_20041 <= bht_bank_wr_data_0_10_10 @[Reg.scala 28:23] + when bht_bank_sel[0][10][9] : @[Reg.scala 28:19] + _T_20041 <= bht_bank_wr_data_0_10_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][170] <= _T_20041 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][169] <= _T_20041 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20042 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][11] : @[Reg.scala 28:19] - _T_20042 <= bht_bank_wr_data_0_10_11 @[Reg.scala 28:23] + when bht_bank_sel[0][10][10] : @[Reg.scala 28:19] + _T_20042 <= bht_bank_wr_data_0_10_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][171] <= _T_20042 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][170] <= _T_20042 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20043 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][12] : @[Reg.scala 28:19] - _T_20043 <= bht_bank_wr_data_0_10_12 @[Reg.scala 28:23] + when bht_bank_sel[0][10][11] : @[Reg.scala 28:19] + _T_20043 <= bht_bank_wr_data_0_10_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][172] <= _T_20043 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][171] <= _T_20043 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20044 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][13] : @[Reg.scala 28:19] - _T_20044 <= bht_bank_wr_data_0_10_13 @[Reg.scala 28:23] + when bht_bank_sel[0][10][12] : @[Reg.scala 28:19] + _T_20044 <= bht_bank_wr_data_0_10_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][173] <= _T_20044 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][172] <= _T_20044 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20045 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][10][14] : @[Reg.scala 28:19] - _T_20045 <= bht_bank_wr_data_0_10_14 @[Reg.scala 28:23] + when bht_bank_sel[0][10][13] : @[Reg.scala 28:19] + _T_20045 <= bht_bank_wr_data_0_10_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][174] <= _T_20045 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][173] <= _T_20045 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20046 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][10][14] : @[Reg.scala 28:19] + _T_20046 <= bht_bank_wr_data_0_10_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][174] <= _T_20046 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20047 : UInt, rvclkhdr_532.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][10][15] : @[Reg.scala 28:19] - _T_20046 <= bht_bank_wr_data_0_10_15 @[Reg.scala 28:23] + _T_20047 <= bht_bank_wr_data_0_10_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][175] <= _T_20046 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20047 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][0] : @[Reg.scala 28:19] - _T_20047 <= bht_bank_wr_data_0_11_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][176] <= _T_20047 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][175] <= _T_20047 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20048 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][1] : @[Reg.scala 28:19] - _T_20048 <= bht_bank_wr_data_0_11_1 @[Reg.scala 28:23] + when bht_bank_sel[0][11][0] : @[Reg.scala 28:19] + _T_20048 <= bht_bank_wr_data_0_11_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][177] <= _T_20048 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][176] <= _T_20048 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20049 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][2] : @[Reg.scala 28:19] - _T_20049 <= bht_bank_wr_data_0_11_2 @[Reg.scala 28:23] + when bht_bank_sel[0][11][1] : @[Reg.scala 28:19] + _T_20049 <= bht_bank_wr_data_0_11_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][178] <= _T_20049 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][177] <= _T_20049 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20050 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][3] : @[Reg.scala 28:19] - _T_20050 <= bht_bank_wr_data_0_11_3 @[Reg.scala 28:23] + when bht_bank_sel[0][11][2] : @[Reg.scala 28:19] + _T_20050 <= bht_bank_wr_data_0_11_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][179] <= _T_20050 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][178] <= _T_20050 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20051 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][4] : @[Reg.scala 28:19] - _T_20051 <= bht_bank_wr_data_0_11_4 @[Reg.scala 28:23] + when bht_bank_sel[0][11][3] : @[Reg.scala 28:19] + _T_20051 <= bht_bank_wr_data_0_11_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][180] <= _T_20051 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][179] <= _T_20051 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20052 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][5] : @[Reg.scala 28:19] - _T_20052 <= bht_bank_wr_data_0_11_5 @[Reg.scala 28:23] + when bht_bank_sel[0][11][4] : @[Reg.scala 28:19] + _T_20052 <= bht_bank_wr_data_0_11_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][181] <= _T_20052 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][180] <= _T_20052 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20053 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][6] : @[Reg.scala 28:19] - _T_20053 <= bht_bank_wr_data_0_11_6 @[Reg.scala 28:23] + when bht_bank_sel[0][11][5] : @[Reg.scala 28:19] + _T_20053 <= bht_bank_wr_data_0_11_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][182] <= _T_20053 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][181] <= _T_20053 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20054 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][7] : @[Reg.scala 28:19] - _T_20054 <= bht_bank_wr_data_0_11_7 @[Reg.scala 28:23] + when bht_bank_sel[0][11][6] : @[Reg.scala 28:19] + _T_20054 <= bht_bank_wr_data_0_11_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][183] <= _T_20054 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][182] <= _T_20054 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20055 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][8] : @[Reg.scala 28:19] - _T_20055 <= bht_bank_wr_data_0_11_8 @[Reg.scala 28:23] + when bht_bank_sel[0][11][7] : @[Reg.scala 28:19] + _T_20055 <= bht_bank_wr_data_0_11_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][184] <= _T_20055 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][183] <= _T_20055 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20056 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][9] : @[Reg.scala 28:19] - _T_20056 <= bht_bank_wr_data_0_11_9 @[Reg.scala 28:23] + when bht_bank_sel[0][11][8] : @[Reg.scala 28:19] + _T_20056 <= bht_bank_wr_data_0_11_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][185] <= _T_20056 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][184] <= _T_20056 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20057 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][10] : @[Reg.scala 28:19] - _T_20057 <= bht_bank_wr_data_0_11_10 @[Reg.scala 28:23] + when bht_bank_sel[0][11][9] : @[Reg.scala 28:19] + _T_20057 <= bht_bank_wr_data_0_11_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][186] <= _T_20057 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][185] <= _T_20057 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20058 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][11] : @[Reg.scala 28:19] - _T_20058 <= bht_bank_wr_data_0_11_11 @[Reg.scala 28:23] + when bht_bank_sel[0][11][10] : @[Reg.scala 28:19] + _T_20058 <= bht_bank_wr_data_0_11_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][187] <= _T_20058 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][186] <= _T_20058 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20059 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][12] : @[Reg.scala 28:19] - _T_20059 <= bht_bank_wr_data_0_11_12 @[Reg.scala 28:23] + when bht_bank_sel[0][11][11] : @[Reg.scala 28:19] + _T_20059 <= bht_bank_wr_data_0_11_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][188] <= _T_20059 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][187] <= _T_20059 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20060 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][13] : @[Reg.scala 28:19] - _T_20060 <= bht_bank_wr_data_0_11_13 @[Reg.scala 28:23] + when bht_bank_sel[0][11][12] : @[Reg.scala 28:19] + _T_20060 <= bht_bank_wr_data_0_11_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][189] <= _T_20060 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][188] <= _T_20060 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20061 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][11][14] : @[Reg.scala 28:19] - _T_20061 <= bht_bank_wr_data_0_11_14 @[Reg.scala 28:23] + when bht_bank_sel[0][11][13] : @[Reg.scala 28:19] + _T_20061 <= bht_bank_wr_data_0_11_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][190] <= _T_20061 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][189] <= _T_20061 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20062 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][11][14] : @[Reg.scala 28:19] + _T_20062 <= bht_bank_wr_data_0_11_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][190] <= _T_20062 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20063 : UInt, rvclkhdr_533.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][11][15] : @[Reg.scala 28:19] - _T_20062 <= bht_bank_wr_data_0_11_15 @[Reg.scala 28:23] + _T_20063 <= bht_bank_wr_data_0_11_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][191] <= _T_20062 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20063 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][0] : @[Reg.scala 28:19] - _T_20063 <= bht_bank_wr_data_0_12_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][192] <= _T_20063 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][191] <= _T_20063 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20064 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][1] : @[Reg.scala 28:19] - _T_20064 <= bht_bank_wr_data_0_12_1 @[Reg.scala 28:23] + when bht_bank_sel[0][12][0] : @[Reg.scala 28:19] + _T_20064 <= bht_bank_wr_data_0_12_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][193] <= _T_20064 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][192] <= _T_20064 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20065 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][2] : @[Reg.scala 28:19] - _T_20065 <= bht_bank_wr_data_0_12_2 @[Reg.scala 28:23] + when bht_bank_sel[0][12][1] : @[Reg.scala 28:19] + _T_20065 <= bht_bank_wr_data_0_12_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][194] <= _T_20065 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][193] <= _T_20065 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20066 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][3] : @[Reg.scala 28:19] - _T_20066 <= bht_bank_wr_data_0_12_3 @[Reg.scala 28:23] + when bht_bank_sel[0][12][2] : @[Reg.scala 28:19] + _T_20066 <= bht_bank_wr_data_0_12_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][195] <= _T_20066 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][194] <= _T_20066 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20067 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][4] : @[Reg.scala 28:19] - _T_20067 <= bht_bank_wr_data_0_12_4 @[Reg.scala 28:23] + when bht_bank_sel[0][12][3] : @[Reg.scala 28:19] + _T_20067 <= bht_bank_wr_data_0_12_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][196] <= _T_20067 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][195] <= _T_20067 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20068 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][5] : @[Reg.scala 28:19] - _T_20068 <= bht_bank_wr_data_0_12_5 @[Reg.scala 28:23] + when bht_bank_sel[0][12][4] : @[Reg.scala 28:19] + _T_20068 <= bht_bank_wr_data_0_12_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][197] <= _T_20068 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][196] <= _T_20068 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20069 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][6] : @[Reg.scala 28:19] - _T_20069 <= bht_bank_wr_data_0_12_6 @[Reg.scala 28:23] + when bht_bank_sel[0][12][5] : @[Reg.scala 28:19] + _T_20069 <= bht_bank_wr_data_0_12_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][198] <= _T_20069 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][197] <= _T_20069 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20070 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][7] : @[Reg.scala 28:19] - _T_20070 <= bht_bank_wr_data_0_12_7 @[Reg.scala 28:23] + when bht_bank_sel[0][12][6] : @[Reg.scala 28:19] + _T_20070 <= bht_bank_wr_data_0_12_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][199] <= _T_20070 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][198] <= _T_20070 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20071 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][8] : @[Reg.scala 28:19] - _T_20071 <= bht_bank_wr_data_0_12_8 @[Reg.scala 28:23] + when bht_bank_sel[0][12][7] : @[Reg.scala 28:19] + _T_20071 <= bht_bank_wr_data_0_12_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][200] <= _T_20071 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][199] <= _T_20071 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20072 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][9] : @[Reg.scala 28:19] - _T_20072 <= bht_bank_wr_data_0_12_9 @[Reg.scala 28:23] + when bht_bank_sel[0][12][8] : @[Reg.scala 28:19] + _T_20072 <= bht_bank_wr_data_0_12_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][201] <= _T_20072 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][200] <= _T_20072 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20073 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][10] : @[Reg.scala 28:19] - _T_20073 <= bht_bank_wr_data_0_12_10 @[Reg.scala 28:23] + when bht_bank_sel[0][12][9] : @[Reg.scala 28:19] + _T_20073 <= bht_bank_wr_data_0_12_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][202] <= _T_20073 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][201] <= _T_20073 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20074 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][11] : @[Reg.scala 28:19] - _T_20074 <= bht_bank_wr_data_0_12_11 @[Reg.scala 28:23] + when bht_bank_sel[0][12][10] : @[Reg.scala 28:19] + _T_20074 <= bht_bank_wr_data_0_12_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][203] <= _T_20074 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][202] <= _T_20074 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20075 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][12] : @[Reg.scala 28:19] - _T_20075 <= bht_bank_wr_data_0_12_12 @[Reg.scala 28:23] + when bht_bank_sel[0][12][11] : @[Reg.scala 28:19] + _T_20075 <= bht_bank_wr_data_0_12_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][204] <= _T_20075 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][203] <= _T_20075 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20076 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][13] : @[Reg.scala 28:19] - _T_20076 <= bht_bank_wr_data_0_12_13 @[Reg.scala 28:23] + when bht_bank_sel[0][12][12] : @[Reg.scala 28:19] + _T_20076 <= bht_bank_wr_data_0_12_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][205] <= _T_20076 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][204] <= _T_20076 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20077 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][12][14] : @[Reg.scala 28:19] - _T_20077 <= bht_bank_wr_data_0_12_14 @[Reg.scala 28:23] + when bht_bank_sel[0][12][13] : @[Reg.scala 28:19] + _T_20077 <= bht_bank_wr_data_0_12_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][206] <= _T_20077 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][205] <= _T_20077 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20078 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][12][14] : @[Reg.scala 28:19] + _T_20078 <= bht_bank_wr_data_0_12_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][206] <= _T_20078 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20079 : UInt, rvclkhdr_534.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][12][15] : @[Reg.scala 28:19] - _T_20078 <= bht_bank_wr_data_0_12_15 @[Reg.scala 28:23] + _T_20079 <= bht_bank_wr_data_0_12_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][207] <= _T_20078 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20079 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][0] : @[Reg.scala 28:19] - _T_20079 <= bht_bank_wr_data_0_13_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][208] <= _T_20079 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][207] <= _T_20079 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20080 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][1] : @[Reg.scala 28:19] - _T_20080 <= bht_bank_wr_data_0_13_1 @[Reg.scala 28:23] + when bht_bank_sel[0][13][0] : @[Reg.scala 28:19] + _T_20080 <= bht_bank_wr_data_0_13_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][209] <= _T_20080 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][208] <= _T_20080 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20081 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][2] : @[Reg.scala 28:19] - _T_20081 <= bht_bank_wr_data_0_13_2 @[Reg.scala 28:23] + when bht_bank_sel[0][13][1] : @[Reg.scala 28:19] + _T_20081 <= bht_bank_wr_data_0_13_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][210] <= _T_20081 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][209] <= _T_20081 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20082 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][3] : @[Reg.scala 28:19] - _T_20082 <= bht_bank_wr_data_0_13_3 @[Reg.scala 28:23] + when bht_bank_sel[0][13][2] : @[Reg.scala 28:19] + _T_20082 <= bht_bank_wr_data_0_13_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][211] <= _T_20082 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][210] <= _T_20082 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20083 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][4] : @[Reg.scala 28:19] - _T_20083 <= bht_bank_wr_data_0_13_4 @[Reg.scala 28:23] + when bht_bank_sel[0][13][3] : @[Reg.scala 28:19] + _T_20083 <= bht_bank_wr_data_0_13_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][212] <= _T_20083 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][211] <= _T_20083 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20084 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][5] : @[Reg.scala 28:19] - _T_20084 <= bht_bank_wr_data_0_13_5 @[Reg.scala 28:23] + when bht_bank_sel[0][13][4] : @[Reg.scala 28:19] + _T_20084 <= bht_bank_wr_data_0_13_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][213] <= _T_20084 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][212] <= _T_20084 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20085 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][6] : @[Reg.scala 28:19] - _T_20085 <= bht_bank_wr_data_0_13_6 @[Reg.scala 28:23] + when bht_bank_sel[0][13][5] : @[Reg.scala 28:19] + _T_20085 <= bht_bank_wr_data_0_13_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][214] <= _T_20085 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][213] <= _T_20085 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20086 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][7] : @[Reg.scala 28:19] - _T_20086 <= bht_bank_wr_data_0_13_7 @[Reg.scala 28:23] + when bht_bank_sel[0][13][6] : @[Reg.scala 28:19] + _T_20086 <= bht_bank_wr_data_0_13_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][215] <= _T_20086 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][214] <= _T_20086 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20087 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][8] : @[Reg.scala 28:19] - _T_20087 <= bht_bank_wr_data_0_13_8 @[Reg.scala 28:23] + when bht_bank_sel[0][13][7] : @[Reg.scala 28:19] + _T_20087 <= bht_bank_wr_data_0_13_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][216] <= _T_20087 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][215] <= _T_20087 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20088 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][9] : @[Reg.scala 28:19] - _T_20088 <= bht_bank_wr_data_0_13_9 @[Reg.scala 28:23] + when bht_bank_sel[0][13][8] : @[Reg.scala 28:19] + _T_20088 <= bht_bank_wr_data_0_13_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][217] <= _T_20088 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][216] <= _T_20088 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20089 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][10] : @[Reg.scala 28:19] - _T_20089 <= bht_bank_wr_data_0_13_10 @[Reg.scala 28:23] + when bht_bank_sel[0][13][9] : @[Reg.scala 28:19] + _T_20089 <= bht_bank_wr_data_0_13_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][218] <= _T_20089 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][217] <= _T_20089 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20090 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][11] : @[Reg.scala 28:19] - _T_20090 <= bht_bank_wr_data_0_13_11 @[Reg.scala 28:23] + when bht_bank_sel[0][13][10] : @[Reg.scala 28:19] + _T_20090 <= bht_bank_wr_data_0_13_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][219] <= _T_20090 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][218] <= _T_20090 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20091 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][12] : @[Reg.scala 28:19] - _T_20091 <= bht_bank_wr_data_0_13_12 @[Reg.scala 28:23] + when bht_bank_sel[0][13][11] : @[Reg.scala 28:19] + _T_20091 <= bht_bank_wr_data_0_13_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][220] <= _T_20091 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][219] <= _T_20091 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20092 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][13] : @[Reg.scala 28:19] - _T_20092 <= bht_bank_wr_data_0_13_13 @[Reg.scala 28:23] + when bht_bank_sel[0][13][12] : @[Reg.scala 28:19] + _T_20092 <= bht_bank_wr_data_0_13_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][221] <= _T_20092 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][220] <= _T_20092 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20093 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][13][14] : @[Reg.scala 28:19] - _T_20093 <= bht_bank_wr_data_0_13_14 @[Reg.scala 28:23] + when bht_bank_sel[0][13][13] : @[Reg.scala 28:19] + _T_20093 <= bht_bank_wr_data_0_13_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][222] <= _T_20093 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][221] <= _T_20093 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20094 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][13][14] : @[Reg.scala 28:19] + _T_20094 <= bht_bank_wr_data_0_13_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][222] <= _T_20094 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20095 : UInt, rvclkhdr_535.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][13][15] : @[Reg.scala 28:19] - _T_20094 <= bht_bank_wr_data_0_13_15 @[Reg.scala 28:23] + _T_20095 <= bht_bank_wr_data_0_13_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][223] <= _T_20094 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20095 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][0] : @[Reg.scala 28:19] - _T_20095 <= bht_bank_wr_data_0_14_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][224] <= _T_20095 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][223] <= _T_20095 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20096 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][1] : @[Reg.scala 28:19] - _T_20096 <= bht_bank_wr_data_0_14_1 @[Reg.scala 28:23] + when bht_bank_sel[0][14][0] : @[Reg.scala 28:19] + _T_20096 <= bht_bank_wr_data_0_14_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][225] <= _T_20096 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][224] <= _T_20096 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20097 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][2] : @[Reg.scala 28:19] - _T_20097 <= bht_bank_wr_data_0_14_2 @[Reg.scala 28:23] + when bht_bank_sel[0][14][1] : @[Reg.scala 28:19] + _T_20097 <= bht_bank_wr_data_0_14_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][226] <= _T_20097 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][225] <= _T_20097 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20098 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][3] : @[Reg.scala 28:19] - _T_20098 <= bht_bank_wr_data_0_14_3 @[Reg.scala 28:23] + when bht_bank_sel[0][14][2] : @[Reg.scala 28:19] + _T_20098 <= bht_bank_wr_data_0_14_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][227] <= _T_20098 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][226] <= _T_20098 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20099 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][4] : @[Reg.scala 28:19] - _T_20099 <= bht_bank_wr_data_0_14_4 @[Reg.scala 28:23] + when bht_bank_sel[0][14][3] : @[Reg.scala 28:19] + _T_20099 <= bht_bank_wr_data_0_14_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][228] <= _T_20099 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][227] <= _T_20099 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20100 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][5] : @[Reg.scala 28:19] - _T_20100 <= bht_bank_wr_data_0_14_5 @[Reg.scala 28:23] + when bht_bank_sel[0][14][4] : @[Reg.scala 28:19] + _T_20100 <= bht_bank_wr_data_0_14_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][229] <= _T_20100 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][228] <= _T_20100 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20101 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][6] : @[Reg.scala 28:19] - _T_20101 <= bht_bank_wr_data_0_14_6 @[Reg.scala 28:23] + when bht_bank_sel[0][14][5] : @[Reg.scala 28:19] + _T_20101 <= bht_bank_wr_data_0_14_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][230] <= _T_20101 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][229] <= _T_20101 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20102 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][7] : @[Reg.scala 28:19] - _T_20102 <= bht_bank_wr_data_0_14_7 @[Reg.scala 28:23] + when bht_bank_sel[0][14][6] : @[Reg.scala 28:19] + _T_20102 <= bht_bank_wr_data_0_14_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][231] <= _T_20102 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][230] <= _T_20102 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20103 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][8] : @[Reg.scala 28:19] - _T_20103 <= bht_bank_wr_data_0_14_8 @[Reg.scala 28:23] + when bht_bank_sel[0][14][7] : @[Reg.scala 28:19] + _T_20103 <= bht_bank_wr_data_0_14_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][232] <= _T_20103 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][231] <= _T_20103 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20104 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][9] : @[Reg.scala 28:19] - _T_20104 <= bht_bank_wr_data_0_14_9 @[Reg.scala 28:23] + when bht_bank_sel[0][14][8] : @[Reg.scala 28:19] + _T_20104 <= bht_bank_wr_data_0_14_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][233] <= _T_20104 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][232] <= _T_20104 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20105 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][10] : @[Reg.scala 28:19] - _T_20105 <= bht_bank_wr_data_0_14_10 @[Reg.scala 28:23] + when bht_bank_sel[0][14][9] : @[Reg.scala 28:19] + _T_20105 <= bht_bank_wr_data_0_14_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][234] <= _T_20105 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][233] <= _T_20105 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20106 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][11] : @[Reg.scala 28:19] - _T_20106 <= bht_bank_wr_data_0_14_11 @[Reg.scala 28:23] + when bht_bank_sel[0][14][10] : @[Reg.scala 28:19] + _T_20106 <= bht_bank_wr_data_0_14_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][235] <= _T_20106 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][234] <= _T_20106 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20107 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][12] : @[Reg.scala 28:19] - _T_20107 <= bht_bank_wr_data_0_14_12 @[Reg.scala 28:23] + when bht_bank_sel[0][14][11] : @[Reg.scala 28:19] + _T_20107 <= bht_bank_wr_data_0_14_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][236] <= _T_20107 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][235] <= _T_20107 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20108 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][13] : @[Reg.scala 28:19] - _T_20108 <= bht_bank_wr_data_0_14_13 @[Reg.scala 28:23] + when bht_bank_sel[0][14][12] : @[Reg.scala 28:19] + _T_20108 <= bht_bank_wr_data_0_14_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][237] <= _T_20108 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][236] <= _T_20108 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20109 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][14][14] : @[Reg.scala 28:19] - _T_20109 <= bht_bank_wr_data_0_14_14 @[Reg.scala 28:23] + when bht_bank_sel[0][14][13] : @[Reg.scala 28:19] + _T_20109 <= bht_bank_wr_data_0_14_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][238] <= _T_20109 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][237] <= _T_20109 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20110 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][14][14] : @[Reg.scala 28:19] + _T_20110 <= bht_bank_wr_data_0_14_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][238] <= _T_20110 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20111 : UInt, rvclkhdr_536.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][14][15] : @[Reg.scala 28:19] - _T_20110 <= bht_bank_wr_data_0_14_15 @[Reg.scala 28:23] + _T_20111 <= bht_bank_wr_data_0_14_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][239] <= _T_20110 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20111 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][0] : @[Reg.scala 28:19] - _T_20111 <= bht_bank_wr_data_0_15_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][240] <= _T_20111 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][239] <= _T_20111 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20112 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][1] : @[Reg.scala 28:19] - _T_20112 <= bht_bank_wr_data_0_15_1 @[Reg.scala 28:23] + when bht_bank_sel[0][15][0] : @[Reg.scala 28:19] + _T_20112 <= bht_bank_wr_data_0_15_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][241] <= _T_20112 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][240] <= _T_20112 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20113 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][2] : @[Reg.scala 28:19] - _T_20113 <= bht_bank_wr_data_0_15_2 @[Reg.scala 28:23] + when bht_bank_sel[0][15][1] : @[Reg.scala 28:19] + _T_20113 <= bht_bank_wr_data_0_15_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][242] <= _T_20113 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][241] <= _T_20113 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20114 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][3] : @[Reg.scala 28:19] - _T_20114 <= bht_bank_wr_data_0_15_3 @[Reg.scala 28:23] + when bht_bank_sel[0][15][2] : @[Reg.scala 28:19] + _T_20114 <= bht_bank_wr_data_0_15_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][243] <= _T_20114 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][242] <= _T_20114 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20115 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][4] : @[Reg.scala 28:19] - _T_20115 <= bht_bank_wr_data_0_15_4 @[Reg.scala 28:23] + when bht_bank_sel[0][15][3] : @[Reg.scala 28:19] + _T_20115 <= bht_bank_wr_data_0_15_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][244] <= _T_20115 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][243] <= _T_20115 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20116 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][5] : @[Reg.scala 28:19] - _T_20116 <= bht_bank_wr_data_0_15_5 @[Reg.scala 28:23] + when bht_bank_sel[0][15][4] : @[Reg.scala 28:19] + _T_20116 <= bht_bank_wr_data_0_15_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][245] <= _T_20116 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][244] <= _T_20116 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20117 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][6] : @[Reg.scala 28:19] - _T_20117 <= bht_bank_wr_data_0_15_6 @[Reg.scala 28:23] + when bht_bank_sel[0][15][5] : @[Reg.scala 28:19] + _T_20117 <= bht_bank_wr_data_0_15_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][246] <= _T_20117 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][245] <= _T_20117 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20118 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][7] : @[Reg.scala 28:19] - _T_20118 <= bht_bank_wr_data_0_15_7 @[Reg.scala 28:23] + when bht_bank_sel[0][15][6] : @[Reg.scala 28:19] + _T_20118 <= bht_bank_wr_data_0_15_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][247] <= _T_20118 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][246] <= _T_20118 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20119 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][8] : @[Reg.scala 28:19] - _T_20119 <= bht_bank_wr_data_0_15_8 @[Reg.scala 28:23] + when bht_bank_sel[0][15][7] : @[Reg.scala 28:19] + _T_20119 <= bht_bank_wr_data_0_15_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][248] <= _T_20119 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][247] <= _T_20119 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20120 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][9] : @[Reg.scala 28:19] - _T_20120 <= bht_bank_wr_data_0_15_9 @[Reg.scala 28:23] + when bht_bank_sel[0][15][8] : @[Reg.scala 28:19] + _T_20120 <= bht_bank_wr_data_0_15_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][249] <= _T_20120 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][248] <= _T_20120 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20121 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][10] : @[Reg.scala 28:19] - _T_20121 <= bht_bank_wr_data_0_15_10 @[Reg.scala 28:23] + when bht_bank_sel[0][15][9] : @[Reg.scala 28:19] + _T_20121 <= bht_bank_wr_data_0_15_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][250] <= _T_20121 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][249] <= _T_20121 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20122 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][11] : @[Reg.scala 28:19] - _T_20122 <= bht_bank_wr_data_0_15_11 @[Reg.scala 28:23] + when bht_bank_sel[0][15][10] : @[Reg.scala 28:19] + _T_20122 <= bht_bank_wr_data_0_15_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][251] <= _T_20122 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][250] <= _T_20122 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20123 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][12] : @[Reg.scala 28:19] - _T_20123 <= bht_bank_wr_data_0_15_12 @[Reg.scala 28:23] + when bht_bank_sel[0][15][11] : @[Reg.scala 28:19] + _T_20123 <= bht_bank_wr_data_0_15_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][252] <= _T_20123 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][251] <= _T_20123 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20124 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][13] : @[Reg.scala 28:19] - _T_20124 <= bht_bank_wr_data_0_15_13 @[Reg.scala 28:23] + when bht_bank_sel[0][15][12] : @[Reg.scala 28:19] + _T_20124 <= bht_bank_wr_data_0_15_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][253] <= _T_20124 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][252] <= _T_20124 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20125 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[0][15][14] : @[Reg.scala 28:19] - _T_20125 <= bht_bank_wr_data_0_15_14 @[Reg.scala 28:23] + when bht_bank_sel[0][15][13] : @[Reg.scala 28:19] + _T_20125 <= bht_bank_wr_data_0_15_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][254] <= _T_20125 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][253] <= _T_20125 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20126 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[0][15][14] : @[Reg.scala 28:19] + _T_20126 <= bht_bank_wr_data_0_15_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[0][254] <= _T_20126 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20127 : UInt, rvclkhdr_537.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[0][15][15] : @[Reg.scala 28:19] - _T_20126 <= bht_bank_wr_data_0_15_15 @[Reg.scala 28:23] + _T_20127 <= bht_bank_wr_data_0_15_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[0][255] <= _T_20126 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20127 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][0] : @[Reg.scala 28:19] - _T_20127 <= bht_bank_wr_data_1_0_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][0] <= _T_20127 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[0][255] <= _T_20127 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20128 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][1] : @[Reg.scala 28:19] - _T_20128 <= bht_bank_wr_data_1_0_1 @[Reg.scala 28:23] + when bht_bank_sel[1][0][0] : @[Reg.scala 28:19] + _T_20128 <= bht_bank_wr_data_1_0_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][1] <= _T_20128 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][0] <= _T_20128 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20129 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][2] : @[Reg.scala 28:19] - _T_20129 <= bht_bank_wr_data_1_0_2 @[Reg.scala 28:23] + when bht_bank_sel[1][0][1] : @[Reg.scala 28:19] + _T_20129 <= bht_bank_wr_data_1_0_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][2] <= _T_20129 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][1] <= _T_20129 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20130 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][3] : @[Reg.scala 28:19] - _T_20130 <= bht_bank_wr_data_1_0_3 @[Reg.scala 28:23] + when bht_bank_sel[1][0][2] : @[Reg.scala 28:19] + _T_20130 <= bht_bank_wr_data_1_0_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][3] <= _T_20130 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][2] <= _T_20130 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20131 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][4] : @[Reg.scala 28:19] - _T_20131 <= bht_bank_wr_data_1_0_4 @[Reg.scala 28:23] + when bht_bank_sel[1][0][3] : @[Reg.scala 28:19] + _T_20131 <= bht_bank_wr_data_1_0_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][4] <= _T_20131 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][3] <= _T_20131 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20132 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][5] : @[Reg.scala 28:19] - _T_20132 <= bht_bank_wr_data_1_0_5 @[Reg.scala 28:23] + when bht_bank_sel[1][0][4] : @[Reg.scala 28:19] + _T_20132 <= bht_bank_wr_data_1_0_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][5] <= _T_20132 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][4] <= _T_20132 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20133 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][6] : @[Reg.scala 28:19] - _T_20133 <= bht_bank_wr_data_1_0_6 @[Reg.scala 28:23] + when bht_bank_sel[1][0][5] : @[Reg.scala 28:19] + _T_20133 <= bht_bank_wr_data_1_0_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][6] <= _T_20133 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][5] <= _T_20133 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20134 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][7] : @[Reg.scala 28:19] - _T_20134 <= bht_bank_wr_data_1_0_7 @[Reg.scala 28:23] + when bht_bank_sel[1][0][6] : @[Reg.scala 28:19] + _T_20134 <= bht_bank_wr_data_1_0_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][7] <= _T_20134 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][6] <= _T_20134 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20135 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][8] : @[Reg.scala 28:19] - _T_20135 <= bht_bank_wr_data_1_0_8 @[Reg.scala 28:23] + when bht_bank_sel[1][0][7] : @[Reg.scala 28:19] + _T_20135 <= bht_bank_wr_data_1_0_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][8] <= _T_20135 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][7] <= _T_20135 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20136 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][9] : @[Reg.scala 28:19] - _T_20136 <= bht_bank_wr_data_1_0_9 @[Reg.scala 28:23] + when bht_bank_sel[1][0][8] : @[Reg.scala 28:19] + _T_20136 <= bht_bank_wr_data_1_0_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][9] <= _T_20136 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][8] <= _T_20136 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20137 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][10] : @[Reg.scala 28:19] - _T_20137 <= bht_bank_wr_data_1_0_10 @[Reg.scala 28:23] + when bht_bank_sel[1][0][9] : @[Reg.scala 28:19] + _T_20137 <= bht_bank_wr_data_1_0_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][10] <= _T_20137 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][9] <= _T_20137 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20138 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][11] : @[Reg.scala 28:19] - _T_20138 <= bht_bank_wr_data_1_0_11 @[Reg.scala 28:23] + when bht_bank_sel[1][0][10] : @[Reg.scala 28:19] + _T_20138 <= bht_bank_wr_data_1_0_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][11] <= _T_20138 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][10] <= _T_20138 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20139 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][12] : @[Reg.scala 28:19] - _T_20139 <= bht_bank_wr_data_1_0_12 @[Reg.scala 28:23] + when bht_bank_sel[1][0][11] : @[Reg.scala 28:19] + _T_20139 <= bht_bank_wr_data_1_0_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][12] <= _T_20139 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][11] <= _T_20139 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20140 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][13] : @[Reg.scala 28:19] - _T_20140 <= bht_bank_wr_data_1_0_13 @[Reg.scala 28:23] + when bht_bank_sel[1][0][12] : @[Reg.scala 28:19] + _T_20140 <= bht_bank_wr_data_1_0_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][13] <= _T_20140 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][12] <= _T_20140 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20141 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][0][14] : @[Reg.scala 28:19] - _T_20141 <= bht_bank_wr_data_1_0_14 @[Reg.scala 28:23] + when bht_bank_sel[1][0][13] : @[Reg.scala 28:19] + _T_20141 <= bht_bank_wr_data_1_0_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][14] <= _T_20141 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][13] <= _T_20141 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20142 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][0][14] : @[Reg.scala 28:19] + _T_20142 <= bht_bank_wr_data_1_0_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][14] <= _T_20142 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20143 : UInt, rvclkhdr_538.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][0][15] : @[Reg.scala 28:19] - _T_20142 <= bht_bank_wr_data_1_0_15 @[Reg.scala 28:23] + _T_20143 <= bht_bank_wr_data_1_0_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][15] <= _T_20142 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20143 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][0] : @[Reg.scala 28:19] - _T_20143 <= bht_bank_wr_data_1_1_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][16] <= _T_20143 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][15] <= _T_20143 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20144 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][1] : @[Reg.scala 28:19] - _T_20144 <= bht_bank_wr_data_1_1_1 @[Reg.scala 28:23] + when bht_bank_sel[1][1][0] : @[Reg.scala 28:19] + _T_20144 <= bht_bank_wr_data_1_1_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][17] <= _T_20144 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][16] <= _T_20144 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20145 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][2] : @[Reg.scala 28:19] - _T_20145 <= bht_bank_wr_data_1_1_2 @[Reg.scala 28:23] + when bht_bank_sel[1][1][1] : @[Reg.scala 28:19] + _T_20145 <= bht_bank_wr_data_1_1_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][18] <= _T_20145 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][17] <= _T_20145 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20146 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][3] : @[Reg.scala 28:19] - _T_20146 <= bht_bank_wr_data_1_1_3 @[Reg.scala 28:23] + when bht_bank_sel[1][1][2] : @[Reg.scala 28:19] + _T_20146 <= bht_bank_wr_data_1_1_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][19] <= _T_20146 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][18] <= _T_20146 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20147 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][4] : @[Reg.scala 28:19] - _T_20147 <= bht_bank_wr_data_1_1_4 @[Reg.scala 28:23] + when bht_bank_sel[1][1][3] : @[Reg.scala 28:19] + _T_20147 <= bht_bank_wr_data_1_1_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][20] <= _T_20147 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][19] <= _T_20147 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20148 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][5] : @[Reg.scala 28:19] - _T_20148 <= bht_bank_wr_data_1_1_5 @[Reg.scala 28:23] + when bht_bank_sel[1][1][4] : @[Reg.scala 28:19] + _T_20148 <= bht_bank_wr_data_1_1_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][21] <= _T_20148 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][20] <= _T_20148 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20149 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][6] : @[Reg.scala 28:19] - _T_20149 <= bht_bank_wr_data_1_1_6 @[Reg.scala 28:23] + when bht_bank_sel[1][1][5] : @[Reg.scala 28:19] + _T_20149 <= bht_bank_wr_data_1_1_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][22] <= _T_20149 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][21] <= _T_20149 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20150 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][7] : @[Reg.scala 28:19] - _T_20150 <= bht_bank_wr_data_1_1_7 @[Reg.scala 28:23] + when bht_bank_sel[1][1][6] : @[Reg.scala 28:19] + _T_20150 <= bht_bank_wr_data_1_1_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][23] <= _T_20150 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][22] <= _T_20150 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20151 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][8] : @[Reg.scala 28:19] - _T_20151 <= bht_bank_wr_data_1_1_8 @[Reg.scala 28:23] + when bht_bank_sel[1][1][7] : @[Reg.scala 28:19] + _T_20151 <= bht_bank_wr_data_1_1_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][24] <= _T_20151 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][23] <= _T_20151 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20152 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][9] : @[Reg.scala 28:19] - _T_20152 <= bht_bank_wr_data_1_1_9 @[Reg.scala 28:23] + when bht_bank_sel[1][1][8] : @[Reg.scala 28:19] + _T_20152 <= bht_bank_wr_data_1_1_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][25] <= _T_20152 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][24] <= _T_20152 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20153 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][10] : @[Reg.scala 28:19] - _T_20153 <= bht_bank_wr_data_1_1_10 @[Reg.scala 28:23] + when bht_bank_sel[1][1][9] : @[Reg.scala 28:19] + _T_20153 <= bht_bank_wr_data_1_1_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][26] <= _T_20153 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][25] <= _T_20153 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20154 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][11] : @[Reg.scala 28:19] - _T_20154 <= bht_bank_wr_data_1_1_11 @[Reg.scala 28:23] + when bht_bank_sel[1][1][10] : @[Reg.scala 28:19] + _T_20154 <= bht_bank_wr_data_1_1_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][27] <= _T_20154 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][26] <= _T_20154 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20155 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][12] : @[Reg.scala 28:19] - _T_20155 <= bht_bank_wr_data_1_1_12 @[Reg.scala 28:23] + when bht_bank_sel[1][1][11] : @[Reg.scala 28:19] + _T_20155 <= bht_bank_wr_data_1_1_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][28] <= _T_20155 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][27] <= _T_20155 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20156 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][13] : @[Reg.scala 28:19] - _T_20156 <= bht_bank_wr_data_1_1_13 @[Reg.scala 28:23] + when bht_bank_sel[1][1][12] : @[Reg.scala 28:19] + _T_20156 <= bht_bank_wr_data_1_1_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][29] <= _T_20156 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][28] <= _T_20156 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20157 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][1][14] : @[Reg.scala 28:19] - _T_20157 <= bht_bank_wr_data_1_1_14 @[Reg.scala 28:23] + when bht_bank_sel[1][1][13] : @[Reg.scala 28:19] + _T_20157 <= bht_bank_wr_data_1_1_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][30] <= _T_20157 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][29] <= _T_20157 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20158 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][1][14] : @[Reg.scala 28:19] + _T_20158 <= bht_bank_wr_data_1_1_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][30] <= _T_20158 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20159 : UInt, rvclkhdr_539.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][1][15] : @[Reg.scala 28:19] - _T_20158 <= bht_bank_wr_data_1_1_15 @[Reg.scala 28:23] + _T_20159 <= bht_bank_wr_data_1_1_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][31] <= _T_20158 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20159 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][0] : @[Reg.scala 28:19] - _T_20159 <= bht_bank_wr_data_1_2_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][32] <= _T_20159 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][31] <= _T_20159 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20160 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][1] : @[Reg.scala 28:19] - _T_20160 <= bht_bank_wr_data_1_2_1 @[Reg.scala 28:23] + when bht_bank_sel[1][2][0] : @[Reg.scala 28:19] + _T_20160 <= bht_bank_wr_data_1_2_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][33] <= _T_20160 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][32] <= _T_20160 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20161 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][2] : @[Reg.scala 28:19] - _T_20161 <= bht_bank_wr_data_1_2_2 @[Reg.scala 28:23] + when bht_bank_sel[1][2][1] : @[Reg.scala 28:19] + _T_20161 <= bht_bank_wr_data_1_2_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][34] <= _T_20161 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][33] <= _T_20161 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20162 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][3] : @[Reg.scala 28:19] - _T_20162 <= bht_bank_wr_data_1_2_3 @[Reg.scala 28:23] + when bht_bank_sel[1][2][2] : @[Reg.scala 28:19] + _T_20162 <= bht_bank_wr_data_1_2_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][35] <= _T_20162 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][34] <= _T_20162 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20163 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][4] : @[Reg.scala 28:19] - _T_20163 <= bht_bank_wr_data_1_2_4 @[Reg.scala 28:23] + when bht_bank_sel[1][2][3] : @[Reg.scala 28:19] + _T_20163 <= bht_bank_wr_data_1_2_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][36] <= _T_20163 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][35] <= _T_20163 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20164 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][5] : @[Reg.scala 28:19] - _T_20164 <= bht_bank_wr_data_1_2_5 @[Reg.scala 28:23] + when bht_bank_sel[1][2][4] : @[Reg.scala 28:19] + _T_20164 <= bht_bank_wr_data_1_2_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][37] <= _T_20164 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][36] <= _T_20164 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20165 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][6] : @[Reg.scala 28:19] - _T_20165 <= bht_bank_wr_data_1_2_6 @[Reg.scala 28:23] + when bht_bank_sel[1][2][5] : @[Reg.scala 28:19] + _T_20165 <= bht_bank_wr_data_1_2_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][38] <= _T_20165 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][37] <= _T_20165 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20166 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][7] : @[Reg.scala 28:19] - _T_20166 <= bht_bank_wr_data_1_2_7 @[Reg.scala 28:23] + when bht_bank_sel[1][2][6] : @[Reg.scala 28:19] + _T_20166 <= bht_bank_wr_data_1_2_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][39] <= _T_20166 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][38] <= _T_20166 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20167 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][8] : @[Reg.scala 28:19] - _T_20167 <= bht_bank_wr_data_1_2_8 @[Reg.scala 28:23] + when bht_bank_sel[1][2][7] : @[Reg.scala 28:19] + _T_20167 <= bht_bank_wr_data_1_2_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][40] <= _T_20167 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][39] <= _T_20167 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20168 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][9] : @[Reg.scala 28:19] - _T_20168 <= bht_bank_wr_data_1_2_9 @[Reg.scala 28:23] + when bht_bank_sel[1][2][8] : @[Reg.scala 28:19] + _T_20168 <= bht_bank_wr_data_1_2_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][41] <= _T_20168 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][40] <= _T_20168 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20169 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][10] : @[Reg.scala 28:19] - _T_20169 <= bht_bank_wr_data_1_2_10 @[Reg.scala 28:23] + when bht_bank_sel[1][2][9] : @[Reg.scala 28:19] + _T_20169 <= bht_bank_wr_data_1_2_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][42] <= _T_20169 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][41] <= _T_20169 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20170 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][11] : @[Reg.scala 28:19] - _T_20170 <= bht_bank_wr_data_1_2_11 @[Reg.scala 28:23] + when bht_bank_sel[1][2][10] : @[Reg.scala 28:19] + _T_20170 <= bht_bank_wr_data_1_2_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][43] <= _T_20170 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][42] <= _T_20170 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20171 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][12] : @[Reg.scala 28:19] - _T_20171 <= bht_bank_wr_data_1_2_12 @[Reg.scala 28:23] + when bht_bank_sel[1][2][11] : @[Reg.scala 28:19] + _T_20171 <= bht_bank_wr_data_1_2_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][44] <= _T_20171 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][43] <= _T_20171 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20172 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][13] : @[Reg.scala 28:19] - _T_20172 <= bht_bank_wr_data_1_2_13 @[Reg.scala 28:23] + when bht_bank_sel[1][2][12] : @[Reg.scala 28:19] + _T_20172 <= bht_bank_wr_data_1_2_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][45] <= _T_20172 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][44] <= _T_20172 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20173 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][2][14] : @[Reg.scala 28:19] - _T_20173 <= bht_bank_wr_data_1_2_14 @[Reg.scala 28:23] + when bht_bank_sel[1][2][13] : @[Reg.scala 28:19] + _T_20173 <= bht_bank_wr_data_1_2_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][46] <= _T_20173 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][45] <= _T_20173 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20174 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][2][14] : @[Reg.scala 28:19] + _T_20174 <= bht_bank_wr_data_1_2_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][46] <= _T_20174 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20175 : UInt, rvclkhdr_540.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][2][15] : @[Reg.scala 28:19] - _T_20174 <= bht_bank_wr_data_1_2_15 @[Reg.scala 28:23] + _T_20175 <= bht_bank_wr_data_1_2_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][47] <= _T_20174 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20175 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][0] : @[Reg.scala 28:19] - _T_20175 <= bht_bank_wr_data_1_3_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][48] <= _T_20175 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][47] <= _T_20175 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20176 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][1] : @[Reg.scala 28:19] - _T_20176 <= bht_bank_wr_data_1_3_1 @[Reg.scala 28:23] + when bht_bank_sel[1][3][0] : @[Reg.scala 28:19] + _T_20176 <= bht_bank_wr_data_1_3_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][49] <= _T_20176 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][48] <= _T_20176 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20177 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][2] : @[Reg.scala 28:19] - _T_20177 <= bht_bank_wr_data_1_3_2 @[Reg.scala 28:23] + when bht_bank_sel[1][3][1] : @[Reg.scala 28:19] + _T_20177 <= bht_bank_wr_data_1_3_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][50] <= _T_20177 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][49] <= _T_20177 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20178 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][3] : @[Reg.scala 28:19] - _T_20178 <= bht_bank_wr_data_1_3_3 @[Reg.scala 28:23] + when bht_bank_sel[1][3][2] : @[Reg.scala 28:19] + _T_20178 <= bht_bank_wr_data_1_3_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][51] <= _T_20178 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][50] <= _T_20178 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20179 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][4] : @[Reg.scala 28:19] - _T_20179 <= bht_bank_wr_data_1_3_4 @[Reg.scala 28:23] + when bht_bank_sel[1][3][3] : @[Reg.scala 28:19] + _T_20179 <= bht_bank_wr_data_1_3_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][52] <= _T_20179 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][51] <= _T_20179 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20180 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][5] : @[Reg.scala 28:19] - _T_20180 <= bht_bank_wr_data_1_3_5 @[Reg.scala 28:23] + when bht_bank_sel[1][3][4] : @[Reg.scala 28:19] + _T_20180 <= bht_bank_wr_data_1_3_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][53] <= _T_20180 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][52] <= _T_20180 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20181 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][6] : @[Reg.scala 28:19] - _T_20181 <= bht_bank_wr_data_1_3_6 @[Reg.scala 28:23] + when bht_bank_sel[1][3][5] : @[Reg.scala 28:19] + _T_20181 <= bht_bank_wr_data_1_3_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][54] <= _T_20181 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][53] <= _T_20181 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20182 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][7] : @[Reg.scala 28:19] - _T_20182 <= bht_bank_wr_data_1_3_7 @[Reg.scala 28:23] + when bht_bank_sel[1][3][6] : @[Reg.scala 28:19] + _T_20182 <= bht_bank_wr_data_1_3_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][55] <= _T_20182 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][54] <= _T_20182 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20183 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][8] : @[Reg.scala 28:19] - _T_20183 <= bht_bank_wr_data_1_3_8 @[Reg.scala 28:23] + when bht_bank_sel[1][3][7] : @[Reg.scala 28:19] + _T_20183 <= bht_bank_wr_data_1_3_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][56] <= _T_20183 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][55] <= _T_20183 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20184 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][9] : @[Reg.scala 28:19] - _T_20184 <= bht_bank_wr_data_1_3_9 @[Reg.scala 28:23] + when bht_bank_sel[1][3][8] : @[Reg.scala 28:19] + _T_20184 <= bht_bank_wr_data_1_3_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][57] <= _T_20184 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][56] <= _T_20184 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20185 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][10] : @[Reg.scala 28:19] - _T_20185 <= bht_bank_wr_data_1_3_10 @[Reg.scala 28:23] + when bht_bank_sel[1][3][9] : @[Reg.scala 28:19] + _T_20185 <= bht_bank_wr_data_1_3_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][58] <= _T_20185 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][57] <= _T_20185 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20186 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][11] : @[Reg.scala 28:19] - _T_20186 <= bht_bank_wr_data_1_3_11 @[Reg.scala 28:23] + when bht_bank_sel[1][3][10] : @[Reg.scala 28:19] + _T_20186 <= bht_bank_wr_data_1_3_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][59] <= _T_20186 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][58] <= _T_20186 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20187 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][12] : @[Reg.scala 28:19] - _T_20187 <= bht_bank_wr_data_1_3_12 @[Reg.scala 28:23] + when bht_bank_sel[1][3][11] : @[Reg.scala 28:19] + _T_20187 <= bht_bank_wr_data_1_3_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][60] <= _T_20187 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][59] <= _T_20187 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20188 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][13] : @[Reg.scala 28:19] - _T_20188 <= bht_bank_wr_data_1_3_13 @[Reg.scala 28:23] + when bht_bank_sel[1][3][12] : @[Reg.scala 28:19] + _T_20188 <= bht_bank_wr_data_1_3_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][61] <= _T_20188 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][60] <= _T_20188 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20189 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][3][14] : @[Reg.scala 28:19] - _T_20189 <= bht_bank_wr_data_1_3_14 @[Reg.scala 28:23] + when bht_bank_sel[1][3][13] : @[Reg.scala 28:19] + _T_20189 <= bht_bank_wr_data_1_3_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][62] <= _T_20189 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][61] <= _T_20189 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20190 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][3][14] : @[Reg.scala 28:19] + _T_20190 <= bht_bank_wr_data_1_3_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][62] <= _T_20190 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20191 : UInt, rvclkhdr_541.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][3][15] : @[Reg.scala 28:19] - _T_20190 <= bht_bank_wr_data_1_3_15 @[Reg.scala 28:23] + _T_20191 <= bht_bank_wr_data_1_3_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][63] <= _T_20190 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20191 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][0] : @[Reg.scala 28:19] - _T_20191 <= bht_bank_wr_data_1_4_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][64] <= _T_20191 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][63] <= _T_20191 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20192 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][1] : @[Reg.scala 28:19] - _T_20192 <= bht_bank_wr_data_1_4_1 @[Reg.scala 28:23] + when bht_bank_sel[1][4][0] : @[Reg.scala 28:19] + _T_20192 <= bht_bank_wr_data_1_4_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][65] <= _T_20192 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][64] <= _T_20192 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20193 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][2] : @[Reg.scala 28:19] - _T_20193 <= bht_bank_wr_data_1_4_2 @[Reg.scala 28:23] + when bht_bank_sel[1][4][1] : @[Reg.scala 28:19] + _T_20193 <= bht_bank_wr_data_1_4_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][66] <= _T_20193 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][65] <= _T_20193 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20194 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][3] : @[Reg.scala 28:19] - _T_20194 <= bht_bank_wr_data_1_4_3 @[Reg.scala 28:23] + when bht_bank_sel[1][4][2] : @[Reg.scala 28:19] + _T_20194 <= bht_bank_wr_data_1_4_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][67] <= _T_20194 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][66] <= _T_20194 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20195 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][4] : @[Reg.scala 28:19] - _T_20195 <= bht_bank_wr_data_1_4_4 @[Reg.scala 28:23] + when bht_bank_sel[1][4][3] : @[Reg.scala 28:19] + _T_20195 <= bht_bank_wr_data_1_4_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][68] <= _T_20195 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][67] <= _T_20195 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20196 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][5] : @[Reg.scala 28:19] - _T_20196 <= bht_bank_wr_data_1_4_5 @[Reg.scala 28:23] + when bht_bank_sel[1][4][4] : @[Reg.scala 28:19] + _T_20196 <= bht_bank_wr_data_1_4_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][69] <= _T_20196 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][68] <= _T_20196 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20197 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][6] : @[Reg.scala 28:19] - _T_20197 <= bht_bank_wr_data_1_4_6 @[Reg.scala 28:23] + when bht_bank_sel[1][4][5] : @[Reg.scala 28:19] + _T_20197 <= bht_bank_wr_data_1_4_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][70] <= _T_20197 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][69] <= _T_20197 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20198 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][7] : @[Reg.scala 28:19] - _T_20198 <= bht_bank_wr_data_1_4_7 @[Reg.scala 28:23] + when bht_bank_sel[1][4][6] : @[Reg.scala 28:19] + _T_20198 <= bht_bank_wr_data_1_4_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][71] <= _T_20198 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][70] <= _T_20198 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20199 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][8] : @[Reg.scala 28:19] - _T_20199 <= bht_bank_wr_data_1_4_8 @[Reg.scala 28:23] + when bht_bank_sel[1][4][7] : @[Reg.scala 28:19] + _T_20199 <= bht_bank_wr_data_1_4_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][72] <= _T_20199 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][71] <= _T_20199 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20200 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][9] : @[Reg.scala 28:19] - _T_20200 <= bht_bank_wr_data_1_4_9 @[Reg.scala 28:23] + when bht_bank_sel[1][4][8] : @[Reg.scala 28:19] + _T_20200 <= bht_bank_wr_data_1_4_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][73] <= _T_20200 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][72] <= _T_20200 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20201 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][10] : @[Reg.scala 28:19] - _T_20201 <= bht_bank_wr_data_1_4_10 @[Reg.scala 28:23] + when bht_bank_sel[1][4][9] : @[Reg.scala 28:19] + _T_20201 <= bht_bank_wr_data_1_4_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][74] <= _T_20201 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][73] <= _T_20201 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20202 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][11] : @[Reg.scala 28:19] - _T_20202 <= bht_bank_wr_data_1_4_11 @[Reg.scala 28:23] + when bht_bank_sel[1][4][10] : @[Reg.scala 28:19] + _T_20202 <= bht_bank_wr_data_1_4_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][75] <= _T_20202 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][74] <= _T_20202 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20203 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][12] : @[Reg.scala 28:19] - _T_20203 <= bht_bank_wr_data_1_4_12 @[Reg.scala 28:23] + when bht_bank_sel[1][4][11] : @[Reg.scala 28:19] + _T_20203 <= bht_bank_wr_data_1_4_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][76] <= _T_20203 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][75] <= _T_20203 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20204 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][13] : @[Reg.scala 28:19] - _T_20204 <= bht_bank_wr_data_1_4_13 @[Reg.scala 28:23] + when bht_bank_sel[1][4][12] : @[Reg.scala 28:19] + _T_20204 <= bht_bank_wr_data_1_4_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][77] <= _T_20204 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][76] <= _T_20204 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20205 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][4][14] : @[Reg.scala 28:19] - _T_20205 <= bht_bank_wr_data_1_4_14 @[Reg.scala 28:23] + when bht_bank_sel[1][4][13] : @[Reg.scala 28:19] + _T_20205 <= bht_bank_wr_data_1_4_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][78] <= _T_20205 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][77] <= _T_20205 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20206 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][4][14] : @[Reg.scala 28:19] + _T_20206 <= bht_bank_wr_data_1_4_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][78] <= _T_20206 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20207 : UInt, rvclkhdr_542.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][4][15] : @[Reg.scala 28:19] - _T_20206 <= bht_bank_wr_data_1_4_15 @[Reg.scala 28:23] + _T_20207 <= bht_bank_wr_data_1_4_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][79] <= _T_20206 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20207 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][0] : @[Reg.scala 28:19] - _T_20207 <= bht_bank_wr_data_1_5_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][80] <= _T_20207 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][79] <= _T_20207 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20208 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][1] : @[Reg.scala 28:19] - _T_20208 <= bht_bank_wr_data_1_5_1 @[Reg.scala 28:23] + when bht_bank_sel[1][5][0] : @[Reg.scala 28:19] + _T_20208 <= bht_bank_wr_data_1_5_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][81] <= _T_20208 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][80] <= _T_20208 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20209 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][2] : @[Reg.scala 28:19] - _T_20209 <= bht_bank_wr_data_1_5_2 @[Reg.scala 28:23] + when bht_bank_sel[1][5][1] : @[Reg.scala 28:19] + _T_20209 <= bht_bank_wr_data_1_5_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][82] <= _T_20209 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][81] <= _T_20209 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20210 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][3] : @[Reg.scala 28:19] - _T_20210 <= bht_bank_wr_data_1_5_3 @[Reg.scala 28:23] + when bht_bank_sel[1][5][2] : @[Reg.scala 28:19] + _T_20210 <= bht_bank_wr_data_1_5_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][83] <= _T_20210 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][82] <= _T_20210 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20211 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][4] : @[Reg.scala 28:19] - _T_20211 <= bht_bank_wr_data_1_5_4 @[Reg.scala 28:23] + when bht_bank_sel[1][5][3] : @[Reg.scala 28:19] + _T_20211 <= bht_bank_wr_data_1_5_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][84] <= _T_20211 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][83] <= _T_20211 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20212 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][5] : @[Reg.scala 28:19] - _T_20212 <= bht_bank_wr_data_1_5_5 @[Reg.scala 28:23] + when bht_bank_sel[1][5][4] : @[Reg.scala 28:19] + _T_20212 <= bht_bank_wr_data_1_5_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][85] <= _T_20212 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][84] <= _T_20212 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20213 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][6] : @[Reg.scala 28:19] - _T_20213 <= bht_bank_wr_data_1_5_6 @[Reg.scala 28:23] + when bht_bank_sel[1][5][5] : @[Reg.scala 28:19] + _T_20213 <= bht_bank_wr_data_1_5_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][86] <= _T_20213 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][85] <= _T_20213 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20214 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][7] : @[Reg.scala 28:19] - _T_20214 <= bht_bank_wr_data_1_5_7 @[Reg.scala 28:23] + when bht_bank_sel[1][5][6] : @[Reg.scala 28:19] + _T_20214 <= bht_bank_wr_data_1_5_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][87] <= _T_20214 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][86] <= _T_20214 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20215 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][8] : @[Reg.scala 28:19] - _T_20215 <= bht_bank_wr_data_1_5_8 @[Reg.scala 28:23] + when bht_bank_sel[1][5][7] : @[Reg.scala 28:19] + _T_20215 <= bht_bank_wr_data_1_5_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][88] <= _T_20215 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][87] <= _T_20215 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20216 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][9] : @[Reg.scala 28:19] - _T_20216 <= bht_bank_wr_data_1_5_9 @[Reg.scala 28:23] + when bht_bank_sel[1][5][8] : @[Reg.scala 28:19] + _T_20216 <= bht_bank_wr_data_1_5_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][89] <= _T_20216 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][88] <= _T_20216 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20217 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][10] : @[Reg.scala 28:19] - _T_20217 <= bht_bank_wr_data_1_5_10 @[Reg.scala 28:23] + when bht_bank_sel[1][5][9] : @[Reg.scala 28:19] + _T_20217 <= bht_bank_wr_data_1_5_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][90] <= _T_20217 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][89] <= _T_20217 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20218 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][11] : @[Reg.scala 28:19] - _T_20218 <= bht_bank_wr_data_1_5_11 @[Reg.scala 28:23] + when bht_bank_sel[1][5][10] : @[Reg.scala 28:19] + _T_20218 <= bht_bank_wr_data_1_5_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][91] <= _T_20218 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][90] <= _T_20218 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20219 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][12] : @[Reg.scala 28:19] - _T_20219 <= bht_bank_wr_data_1_5_12 @[Reg.scala 28:23] + when bht_bank_sel[1][5][11] : @[Reg.scala 28:19] + _T_20219 <= bht_bank_wr_data_1_5_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][92] <= _T_20219 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][91] <= _T_20219 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20220 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][13] : @[Reg.scala 28:19] - _T_20220 <= bht_bank_wr_data_1_5_13 @[Reg.scala 28:23] + when bht_bank_sel[1][5][12] : @[Reg.scala 28:19] + _T_20220 <= bht_bank_wr_data_1_5_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][93] <= _T_20220 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][92] <= _T_20220 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20221 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][5][14] : @[Reg.scala 28:19] - _T_20221 <= bht_bank_wr_data_1_5_14 @[Reg.scala 28:23] + when bht_bank_sel[1][5][13] : @[Reg.scala 28:19] + _T_20221 <= bht_bank_wr_data_1_5_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][94] <= _T_20221 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][93] <= _T_20221 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20222 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][5][14] : @[Reg.scala 28:19] + _T_20222 <= bht_bank_wr_data_1_5_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][94] <= _T_20222 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20223 : UInt, rvclkhdr_543.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][5][15] : @[Reg.scala 28:19] - _T_20222 <= bht_bank_wr_data_1_5_15 @[Reg.scala 28:23] + _T_20223 <= bht_bank_wr_data_1_5_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][95] <= _T_20222 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20223 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][0] : @[Reg.scala 28:19] - _T_20223 <= bht_bank_wr_data_1_6_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][96] <= _T_20223 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][95] <= _T_20223 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20224 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][1] : @[Reg.scala 28:19] - _T_20224 <= bht_bank_wr_data_1_6_1 @[Reg.scala 28:23] + when bht_bank_sel[1][6][0] : @[Reg.scala 28:19] + _T_20224 <= bht_bank_wr_data_1_6_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][97] <= _T_20224 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][96] <= _T_20224 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20225 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][2] : @[Reg.scala 28:19] - _T_20225 <= bht_bank_wr_data_1_6_2 @[Reg.scala 28:23] + when bht_bank_sel[1][6][1] : @[Reg.scala 28:19] + _T_20225 <= bht_bank_wr_data_1_6_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][98] <= _T_20225 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][97] <= _T_20225 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20226 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][3] : @[Reg.scala 28:19] - _T_20226 <= bht_bank_wr_data_1_6_3 @[Reg.scala 28:23] + when bht_bank_sel[1][6][2] : @[Reg.scala 28:19] + _T_20226 <= bht_bank_wr_data_1_6_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][99] <= _T_20226 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][98] <= _T_20226 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20227 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][4] : @[Reg.scala 28:19] - _T_20227 <= bht_bank_wr_data_1_6_4 @[Reg.scala 28:23] + when bht_bank_sel[1][6][3] : @[Reg.scala 28:19] + _T_20227 <= bht_bank_wr_data_1_6_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][100] <= _T_20227 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][99] <= _T_20227 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20228 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][5] : @[Reg.scala 28:19] - _T_20228 <= bht_bank_wr_data_1_6_5 @[Reg.scala 28:23] + when bht_bank_sel[1][6][4] : @[Reg.scala 28:19] + _T_20228 <= bht_bank_wr_data_1_6_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][101] <= _T_20228 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][100] <= _T_20228 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20229 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][6] : @[Reg.scala 28:19] - _T_20229 <= bht_bank_wr_data_1_6_6 @[Reg.scala 28:23] + when bht_bank_sel[1][6][5] : @[Reg.scala 28:19] + _T_20229 <= bht_bank_wr_data_1_6_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][102] <= _T_20229 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][101] <= _T_20229 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20230 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][7] : @[Reg.scala 28:19] - _T_20230 <= bht_bank_wr_data_1_6_7 @[Reg.scala 28:23] + when bht_bank_sel[1][6][6] : @[Reg.scala 28:19] + _T_20230 <= bht_bank_wr_data_1_6_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][103] <= _T_20230 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][102] <= _T_20230 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20231 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][8] : @[Reg.scala 28:19] - _T_20231 <= bht_bank_wr_data_1_6_8 @[Reg.scala 28:23] + when bht_bank_sel[1][6][7] : @[Reg.scala 28:19] + _T_20231 <= bht_bank_wr_data_1_6_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][104] <= _T_20231 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][103] <= _T_20231 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20232 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][9] : @[Reg.scala 28:19] - _T_20232 <= bht_bank_wr_data_1_6_9 @[Reg.scala 28:23] + when bht_bank_sel[1][6][8] : @[Reg.scala 28:19] + _T_20232 <= bht_bank_wr_data_1_6_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][105] <= _T_20232 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][104] <= _T_20232 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20233 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][10] : @[Reg.scala 28:19] - _T_20233 <= bht_bank_wr_data_1_6_10 @[Reg.scala 28:23] + when bht_bank_sel[1][6][9] : @[Reg.scala 28:19] + _T_20233 <= bht_bank_wr_data_1_6_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][106] <= _T_20233 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][105] <= _T_20233 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20234 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][11] : @[Reg.scala 28:19] - _T_20234 <= bht_bank_wr_data_1_6_11 @[Reg.scala 28:23] + when bht_bank_sel[1][6][10] : @[Reg.scala 28:19] + _T_20234 <= bht_bank_wr_data_1_6_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][107] <= _T_20234 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][106] <= _T_20234 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20235 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][12] : @[Reg.scala 28:19] - _T_20235 <= bht_bank_wr_data_1_6_12 @[Reg.scala 28:23] + when bht_bank_sel[1][6][11] : @[Reg.scala 28:19] + _T_20235 <= bht_bank_wr_data_1_6_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][108] <= _T_20235 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][107] <= _T_20235 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20236 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][13] : @[Reg.scala 28:19] - _T_20236 <= bht_bank_wr_data_1_6_13 @[Reg.scala 28:23] + when bht_bank_sel[1][6][12] : @[Reg.scala 28:19] + _T_20236 <= bht_bank_wr_data_1_6_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][109] <= _T_20236 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][108] <= _T_20236 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20237 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][6][14] : @[Reg.scala 28:19] - _T_20237 <= bht_bank_wr_data_1_6_14 @[Reg.scala 28:23] + when bht_bank_sel[1][6][13] : @[Reg.scala 28:19] + _T_20237 <= bht_bank_wr_data_1_6_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][110] <= _T_20237 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][109] <= _T_20237 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20238 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][6][14] : @[Reg.scala 28:19] + _T_20238 <= bht_bank_wr_data_1_6_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][110] <= _T_20238 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20239 : UInt, rvclkhdr_544.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][6][15] : @[Reg.scala 28:19] - _T_20238 <= bht_bank_wr_data_1_6_15 @[Reg.scala 28:23] + _T_20239 <= bht_bank_wr_data_1_6_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][111] <= _T_20238 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20239 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][0] : @[Reg.scala 28:19] - _T_20239 <= bht_bank_wr_data_1_7_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][112] <= _T_20239 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][111] <= _T_20239 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20240 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][1] : @[Reg.scala 28:19] - _T_20240 <= bht_bank_wr_data_1_7_1 @[Reg.scala 28:23] + when bht_bank_sel[1][7][0] : @[Reg.scala 28:19] + _T_20240 <= bht_bank_wr_data_1_7_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][113] <= _T_20240 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][112] <= _T_20240 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20241 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][2] : @[Reg.scala 28:19] - _T_20241 <= bht_bank_wr_data_1_7_2 @[Reg.scala 28:23] + when bht_bank_sel[1][7][1] : @[Reg.scala 28:19] + _T_20241 <= bht_bank_wr_data_1_7_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][114] <= _T_20241 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][113] <= _T_20241 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20242 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][3] : @[Reg.scala 28:19] - _T_20242 <= bht_bank_wr_data_1_7_3 @[Reg.scala 28:23] + when bht_bank_sel[1][7][2] : @[Reg.scala 28:19] + _T_20242 <= bht_bank_wr_data_1_7_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][115] <= _T_20242 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][114] <= _T_20242 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20243 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][4] : @[Reg.scala 28:19] - _T_20243 <= bht_bank_wr_data_1_7_4 @[Reg.scala 28:23] + when bht_bank_sel[1][7][3] : @[Reg.scala 28:19] + _T_20243 <= bht_bank_wr_data_1_7_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][116] <= _T_20243 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][115] <= _T_20243 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20244 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][5] : @[Reg.scala 28:19] - _T_20244 <= bht_bank_wr_data_1_7_5 @[Reg.scala 28:23] + when bht_bank_sel[1][7][4] : @[Reg.scala 28:19] + _T_20244 <= bht_bank_wr_data_1_7_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][117] <= _T_20244 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][116] <= _T_20244 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20245 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][6] : @[Reg.scala 28:19] - _T_20245 <= bht_bank_wr_data_1_7_6 @[Reg.scala 28:23] + when bht_bank_sel[1][7][5] : @[Reg.scala 28:19] + _T_20245 <= bht_bank_wr_data_1_7_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][118] <= _T_20245 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][117] <= _T_20245 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20246 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][7] : @[Reg.scala 28:19] - _T_20246 <= bht_bank_wr_data_1_7_7 @[Reg.scala 28:23] + when bht_bank_sel[1][7][6] : @[Reg.scala 28:19] + _T_20246 <= bht_bank_wr_data_1_7_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][119] <= _T_20246 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][118] <= _T_20246 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20247 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][8] : @[Reg.scala 28:19] - _T_20247 <= bht_bank_wr_data_1_7_8 @[Reg.scala 28:23] + when bht_bank_sel[1][7][7] : @[Reg.scala 28:19] + _T_20247 <= bht_bank_wr_data_1_7_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][120] <= _T_20247 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][119] <= _T_20247 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20248 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][9] : @[Reg.scala 28:19] - _T_20248 <= bht_bank_wr_data_1_7_9 @[Reg.scala 28:23] + when bht_bank_sel[1][7][8] : @[Reg.scala 28:19] + _T_20248 <= bht_bank_wr_data_1_7_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][121] <= _T_20248 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][120] <= _T_20248 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20249 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][10] : @[Reg.scala 28:19] - _T_20249 <= bht_bank_wr_data_1_7_10 @[Reg.scala 28:23] + when bht_bank_sel[1][7][9] : @[Reg.scala 28:19] + _T_20249 <= bht_bank_wr_data_1_7_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][122] <= _T_20249 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][121] <= _T_20249 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20250 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][11] : @[Reg.scala 28:19] - _T_20250 <= bht_bank_wr_data_1_7_11 @[Reg.scala 28:23] + when bht_bank_sel[1][7][10] : @[Reg.scala 28:19] + _T_20250 <= bht_bank_wr_data_1_7_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][123] <= _T_20250 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][122] <= _T_20250 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20251 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][12] : @[Reg.scala 28:19] - _T_20251 <= bht_bank_wr_data_1_7_12 @[Reg.scala 28:23] + when bht_bank_sel[1][7][11] : @[Reg.scala 28:19] + _T_20251 <= bht_bank_wr_data_1_7_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][124] <= _T_20251 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][123] <= _T_20251 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20252 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][13] : @[Reg.scala 28:19] - _T_20252 <= bht_bank_wr_data_1_7_13 @[Reg.scala 28:23] + when bht_bank_sel[1][7][12] : @[Reg.scala 28:19] + _T_20252 <= bht_bank_wr_data_1_7_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][125] <= _T_20252 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][124] <= _T_20252 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20253 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][7][14] : @[Reg.scala 28:19] - _T_20253 <= bht_bank_wr_data_1_7_14 @[Reg.scala 28:23] + when bht_bank_sel[1][7][13] : @[Reg.scala 28:19] + _T_20253 <= bht_bank_wr_data_1_7_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][126] <= _T_20253 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][125] <= _T_20253 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20254 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][7][14] : @[Reg.scala 28:19] + _T_20254 <= bht_bank_wr_data_1_7_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][126] <= _T_20254 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20255 : UInt, rvclkhdr_545.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][7][15] : @[Reg.scala 28:19] - _T_20254 <= bht_bank_wr_data_1_7_15 @[Reg.scala 28:23] + _T_20255 <= bht_bank_wr_data_1_7_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][127] <= _T_20254 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20255 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][0] : @[Reg.scala 28:19] - _T_20255 <= bht_bank_wr_data_1_8_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][128] <= _T_20255 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][127] <= _T_20255 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20256 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][1] : @[Reg.scala 28:19] - _T_20256 <= bht_bank_wr_data_1_8_1 @[Reg.scala 28:23] + when bht_bank_sel[1][8][0] : @[Reg.scala 28:19] + _T_20256 <= bht_bank_wr_data_1_8_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][129] <= _T_20256 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][128] <= _T_20256 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20257 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][2] : @[Reg.scala 28:19] - _T_20257 <= bht_bank_wr_data_1_8_2 @[Reg.scala 28:23] + when bht_bank_sel[1][8][1] : @[Reg.scala 28:19] + _T_20257 <= bht_bank_wr_data_1_8_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][130] <= _T_20257 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][129] <= _T_20257 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20258 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][3] : @[Reg.scala 28:19] - _T_20258 <= bht_bank_wr_data_1_8_3 @[Reg.scala 28:23] + when bht_bank_sel[1][8][2] : @[Reg.scala 28:19] + _T_20258 <= bht_bank_wr_data_1_8_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][131] <= _T_20258 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][130] <= _T_20258 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20259 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][4] : @[Reg.scala 28:19] - _T_20259 <= bht_bank_wr_data_1_8_4 @[Reg.scala 28:23] + when bht_bank_sel[1][8][3] : @[Reg.scala 28:19] + _T_20259 <= bht_bank_wr_data_1_8_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][132] <= _T_20259 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][131] <= _T_20259 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20260 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][5] : @[Reg.scala 28:19] - _T_20260 <= bht_bank_wr_data_1_8_5 @[Reg.scala 28:23] + when bht_bank_sel[1][8][4] : @[Reg.scala 28:19] + _T_20260 <= bht_bank_wr_data_1_8_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][133] <= _T_20260 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][132] <= _T_20260 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20261 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][6] : @[Reg.scala 28:19] - _T_20261 <= bht_bank_wr_data_1_8_6 @[Reg.scala 28:23] + when bht_bank_sel[1][8][5] : @[Reg.scala 28:19] + _T_20261 <= bht_bank_wr_data_1_8_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][134] <= _T_20261 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][133] <= _T_20261 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20262 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][7] : @[Reg.scala 28:19] - _T_20262 <= bht_bank_wr_data_1_8_7 @[Reg.scala 28:23] + when bht_bank_sel[1][8][6] : @[Reg.scala 28:19] + _T_20262 <= bht_bank_wr_data_1_8_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][135] <= _T_20262 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][134] <= _T_20262 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20263 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][8] : @[Reg.scala 28:19] - _T_20263 <= bht_bank_wr_data_1_8_8 @[Reg.scala 28:23] + when bht_bank_sel[1][8][7] : @[Reg.scala 28:19] + _T_20263 <= bht_bank_wr_data_1_8_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][136] <= _T_20263 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][135] <= _T_20263 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20264 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][9] : @[Reg.scala 28:19] - _T_20264 <= bht_bank_wr_data_1_8_9 @[Reg.scala 28:23] + when bht_bank_sel[1][8][8] : @[Reg.scala 28:19] + _T_20264 <= bht_bank_wr_data_1_8_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][137] <= _T_20264 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][136] <= _T_20264 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20265 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][10] : @[Reg.scala 28:19] - _T_20265 <= bht_bank_wr_data_1_8_10 @[Reg.scala 28:23] + when bht_bank_sel[1][8][9] : @[Reg.scala 28:19] + _T_20265 <= bht_bank_wr_data_1_8_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][138] <= _T_20265 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][137] <= _T_20265 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20266 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][11] : @[Reg.scala 28:19] - _T_20266 <= bht_bank_wr_data_1_8_11 @[Reg.scala 28:23] + when bht_bank_sel[1][8][10] : @[Reg.scala 28:19] + _T_20266 <= bht_bank_wr_data_1_8_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][139] <= _T_20266 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][138] <= _T_20266 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20267 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][12] : @[Reg.scala 28:19] - _T_20267 <= bht_bank_wr_data_1_8_12 @[Reg.scala 28:23] + when bht_bank_sel[1][8][11] : @[Reg.scala 28:19] + _T_20267 <= bht_bank_wr_data_1_8_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][140] <= _T_20267 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][139] <= _T_20267 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20268 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][13] : @[Reg.scala 28:19] - _T_20268 <= bht_bank_wr_data_1_8_13 @[Reg.scala 28:23] + when bht_bank_sel[1][8][12] : @[Reg.scala 28:19] + _T_20268 <= bht_bank_wr_data_1_8_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][141] <= _T_20268 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][140] <= _T_20268 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20269 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][8][14] : @[Reg.scala 28:19] - _T_20269 <= bht_bank_wr_data_1_8_14 @[Reg.scala 28:23] + when bht_bank_sel[1][8][13] : @[Reg.scala 28:19] + _T_20269 <= bht_bank_wr_data_1_8_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][142] <= _T_20269 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][141] <= _T_20269 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20270 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][8][14] : @[Reg.scala 28:19] + _T_20270 <= bht_bank_wr_data_1_8_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][142] <= _T_20270 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20271 : UInt, rvclkhdr_546.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][8][15] : @[Reg.scala 28:19] - _T_20270 <= bht_bank_wr_data_1_8_15 @[Reg.scala 28:23] + _T_20271 <= bht_bank_wr_data_1_8_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][143] <= _T_20270 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20271 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][0] : @[Reg.scala 28:19] - _T_20271 <= bht_bank_wr_data_1_9_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][144] <= _T_20271 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][143] <= _T_20271 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20272 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][1] : @[Reg.scala 28:19] - _T_20272 <= bht_bank_wr_data_1_9_1 @[Reg.scala 28:23] + when bht_bank_sel[1][9][0] : @[Reg.scala 28:19] + _T_20272 <= bht_bank_wr_data_1_9_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][145] <= _T_20272 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][144] <= _T_20272 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20273 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][2] : @[Reg.scala 28:19] - _T_20273 <= bht_bank_wr_data_1_9_2 @[Reg.scala 28:23] + when bht_bank_sel[1][9][1] : @[Reg.scala 28:19] + _T_20273 <= bht_bank_wr_data_1_9_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][146] <= _T_20273 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][145] <= _T_20273 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20274 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][3] : @[Reg.scala 28:19] - _T_20274 <= bht_bank_wr_data_1_9_3 @[Reg.scala 28:23] + when bht_bank_sel[1][9][2] : @[Reg.scala 28:19] + _T_20274 <= bht_bank_wr_data_1_9_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][147] <= _T_20274 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][146] <= _T_20274 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20275 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][4] : @[Reg.scala 28:19] - _T_20275 <= bht_bank_wr_data_1_9_4 @[Reg.scala 28:23] + when bht_bank_sel[1][9][3] : @[Reg.scala 28:19] + _T_20275 <= bht_bank_wr_data_1_9_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][148] <= _T_20275 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][147] <= _T_20275 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20276 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][5] : @[Reg.scala 28:19] - _T_20276 <= bht_bank_wr_data_1_9_5 @[Reg.scala 28:23] + when bht_bank_sel[1][9][4] : @[Reg.scala 28:19] + _T_20276 <= bht_bank_wr_data_1_9_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][149] <= _T_20276 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][148] <= _T_20276 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20277 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][6] : @[Reg.scala 28:19] - _T_20277 <= bht_bank_wr_data_1_9_6 @[Reg.scala 28:23] + when bht_bank_sel[1][9][5] : @[Reg.scala 28:19] + _T_20277 <= bht_bank_wr_data_1_9_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][150] <= _T_20277 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][149] <= _T_20277 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20278 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][7] : @[Reg.scala 28:19] - _T_20278 <= bht_bank_wr_data_1_9_7 @[Reg.scala 28:23] + when bht_bank_sel[1][9][6] : @[Reg.scala 28:19] + _T_20278 <= bht_bank_wr_data_1_9_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][151] <= _T_20278 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][150] <= _T_20278 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20279 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][8] : @[Reg.scala 28:19] - _T_20279 <= bht_bank_wr_data_1_9_8 @[Reg.scala 28:23] + when bht_bank_sel[1][9][7] : @[Reg.scala 28:19] + _T_20279 <= bht_bank_wr_data_1_9_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][152] <= _T_20279 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][151] <= _T_20279 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20280 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][9] : @[Reg.scala 28:19] - _T_20280 <= bht_bank_wr_data_1_9_9 @[Reg.scala 28:23] + when bht_bank_sel[1][9][8] : @[Reg.scala 28:19] + _T_20280 <= bht_bank_wr_data_1_9_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][153] <= _T_20280 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][152] <= _T_20280 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20281 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][10] : @[Reg.scala 28:19] - _T_20281 <= bht_bank_wr_data_1_9_10 @[Reg.scala 28:23] + when bht_bank_sel[1][9][9] : @[Reg.scala 28:19] + _T_20281 <= bht_bank_wr_data_1_9_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][154] <= _T_20281 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][153] <= _T_20281 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20282 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][11] : @[Reg.scala 28:19] - _T_20282 <= bht_bank_wr_data_1_9_11 @[Reg.scala 28:23] + when bht_bank_sel[1][9][10] : @[Reg.scala 28:19] + _T_20282 <= bht_bank_wr_data_1_9_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][155] <= _T_20282 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][154] <= _T_20282 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20283 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][12] : @[Reg.scala 28:19] - _T_20283 <= bht_bank_wr_data_1_9_12 @[Reg.scala 28:23] + when bht_bank_sel[1][9][11] : @[Reg.scala 28:19] + _T_20283 <= bht_bank_wr_data_1_9_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][156] <= _T_20283 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][155] <= _T_20283 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20284 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][13] : @[Reg.scala 28:19] - _T_20284 <= bht_bank_wr_data_1_9_13 @[Reg.scala 28:23] + when bht_bank_sel[1][9][12] : @[Reg.scala 28:19] + _T_20284 <= bht_bank_wr_data_1_9_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][157] <= _T_20284 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][156] <= _T_20284 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20285 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][9][14] : @[Reg.scala 28:19] - _T_20285 <= bht_bank_wr_data_1_9_14 @[Reg.scala 28:23] + when bht_bank_sel[1][9][13] : @[Reg.scala 28:19] + _T_20285 <= bht_bank_wr_data_1_9_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][158] <= _T_20285 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][157] <= _T_20285 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20286 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][9][14] : @[Reg.scala 28:19] + _T_20286 <= bht_bank_wr_data_1_9_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][158] <= _T_20286 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20287 : UInt, rvclkhdr_547.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][9][15] : @[Reg.scala 28:19] - _T_20286 <= bht_bank_wr_data_1_9_15 @[Reg.scala 28:23] + _T_20287 <= bht_bank_wr_data_1_9_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][159] <= _T_20286 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20287 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][0] : @[Reg.scala 28:19] - _T_20287 <= bht_bank_wr_data_1_10_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][160] <= _T_20287 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][159] <= _T_20287 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20288 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][1] : @[Reg.scala 28:19] - _T_20288 <= bht_bank_wr_data_1_10_1 @[Reg.scala 28:23] + when bht_bank_sel[1][10][0] : @[Reg.scala 28:19] + _T_20288 <= bht_bank_wr_data_1_10_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][161] <= _T_20288 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][160] <= _T_20288 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20289 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][2] : @[Reg.scala 28:19] - _T_20289 <= bht_bank_wr_data_1_10_2 @[Reg.scala 28:23] + when bht_bank_sel[1][10][1] : @[Reg.scala 28:19] + _T_20289 <= bht_bank_wr_data_1_10_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][162] <= _T_20289 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][161] <= _T_20289 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20290 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][3] : @[Reg.scala 28:19] - _T_20290 <= bht_bank_wr_data_1_10_3 @[Reg.scala 28:23] + when bht_bank_sel[1][10][2] : @[Reg.scala 28:19] + _T_20290 <= bht_bank_wr_data_1_10_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][163] <= _T_20290 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][162] <= _T_20290 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20291 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][4] : @[Reg.scala 28:19] - _T_20291 <= bht_bank_wr_data_1_10_4 @[Reg.scala 28:23] + when bht_bank_sel[1][10][3] : @[Reg.scala 28:19] + _T_20291 <= bht_bank_wr_data_1_10_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][164] <= _T_20291 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][163] <= _T_20291 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20292 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][5] : @[Reg.scala 28:19] - _T_20292 <= bht_bank_wr_data_1_10_5 @[Reg.scala 28:23] + when bht_bank_sel[1][10][4] : @[Reg.scala 28:19] + _T_20292 <= bht_bank_wr_data_1_10_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][165] <= _T_20292 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][164] <= _T_20292 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20293 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][6] : @[Reg.scala 28:19] - _T_20293 <= bht_bank_wr_data_1_10_6 @[Reg.scala 28:23] + when bht_bank_sel[1][10][5] : @[Reg.scala 28:19] + _T_20293 <= bht_bank_wr_data_1_10_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][166] <= _T_20293 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][165] <= _T_20293 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20294 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][7] : @[Reg.scala 28:19] - _T_20294 <= bht_bank_wr_data_1_10_7 @[Reg.scala 28:23] + when bht_bank_sel[1][10][6] : @[Reg.scala 28:19] + _T_20294 <= bht_bank_wr_data_1_10_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][167] <= _T_20294 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][166] <= _T_20294 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20295 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][8] : @[Reg.scala 28:19] - _T_20295 <= bht_bank_wr_data_1_10_8 @[Reg.scala 28:23] + when bht_bank_sel[1][10][7] : @[Reg.scala 28:19] + _T_20295 <= bht_bank_wr_data_1_10_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][168] <= _T_20295 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][167] <= _T_20295 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20296 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][9] : @[Reg.scala 28:19] - _T_20296 <= bht_bank_wr_data_1_10_9 @[Reg.scala 28:23] + when bht_bank_sel[1][10][8] : @[Reg.scala 28:19] + _T_20296 <= bht_bank_wr_data_1_10_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][169] <= _T_20296 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][168] <= _T_20296 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20297 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][10] : @[Reg.scala 28:19] - _T_20297 <= bht_bank_wr_data_1_10_10 @[Reg.scala 28:23] + when bht_bank_sel[1][10][9] : @[Reg.scala 28:19] + _T_20297 <= bht_bank_wr_data_1_10_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][170] <= _T_20297 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][169] <= _T_20297 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20298 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][11] : @[Reg.scala 28:19] - _T_20298 <= bht_bank_wr_data_1_10_11 @[Reg.scala 28:23] + when bht_bank_sel[1][10][10] : @[Reg.scala 28:19] + _T_20298 <= bht_bank_wr_data_1_10_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][171] <= _T_20298 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][170] <= _T_20298 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20299 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][12] : @[Reg.scala 28:19] - _T_20299 <= bht_bank_wr_data_1_10_12 @[Reg.scala 28:23] + when bht_bank_sel[1][10][11] : @[Reg.scala 28:19] + _T_20299 <= bht_bank_wr_data_1_10_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][172] <= _T_20299 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][171] <= _T_20299 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20300 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][13] : @[Reg.scala 28:19] - _T_20300 <= bht_bank_wr_data_1_10_13 @[Reg.scala 28:23] + when bht_bank_sel[1][10][12] : @[Reg.scala 28:19] + _T_20300 <= bht_bank_wr_data_1_10_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][173] <= _T_20300 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][172] <= _T_20300 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20301 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][10][14] : @[Reg.scala 28:19] - _T_20301 <= bht_bank_wr_data_1_10_14 @[Reg.scala 28:23] + when bht_bank_sel[1][10][13] : @[Reg.scala 28:19] + _T_20301 <= bht_bank_wr_data_1_10_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][174] <= _T_20301 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][173] <= _T_20301 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20302 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][10][14] : @[Reg.scala 28:19] + _T_20302 <= bht_bank_wr_data_1_10_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][174] <= _T_20302 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20303 : UInt, rvclkhdr_548.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][10][15] : @[Reg.scala 28:19] - _T_20302 <= bht_bank_wr_data_1_10_15 @[Reg.scala 28:23] + _T_20303 <= bht_bank_wr_data_1_10_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][175] <= _T_20302 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20303 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][0] : @[Reg.scala 28:19] - _T_20303 <= bht_bank_wr_data_1_11_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][176] <= _T_20303 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][175] <= _T_20303 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20304 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][1] : @[Reg.scala 28:19] - _T_20304 <= bht_bank_wr_data_1_11_1 @[Reg.scala 28:23] + when bht_bank_sel[1][11][0] : @[Reg.scala 28:19] + _T_20304 <= bht_bank_wr_data_1_11_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][177] <= _T_20304 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][176] <= _T_20304 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20305 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][2] : @[Reg.scala 28:19] - _T_20305 <= bht_bank_wr_data_1_11_2 @[Reg.scala 28:23] + when bht_bank_sel[1][11][1] : @[Reg.scala 28:19] + _T_20305 <= bht_bank_wr_data_1_11_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][178] <= _T_20305 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][177] <= _T_20305 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20306 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][3] : @[Reg.scala 28:19] - _T_20306 <= bht_bank_wr_data_1_11_3 @[Reg.scala 28:23] + when bht_bank_sel[1][11][2] : @[Reg.scala 28:19] + _T_20306 <= bht_bank_wr_data_1_11_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][179] <= _T_20306 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][178] <= _T_20306 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20307 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][4] : @[Reg.scala 28:19] - _T_20307 <= bht_bank_wr_data_1_11_4 @[Reg.scala 28:23] + when bht_bank_sel[1][11][3] : @[Reg.scala 28:19] + _T_20307 <= bht_bank_wr_data_1_11_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][180] <= _T_20307 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][179] <= _T_20307 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20308 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][5] : @[Reg.scala 28:19] - _T_20308 <= bht_bank_wr_data_1_11_5 @[Reg.scala 28:23] + when bht_bank_sel[1][11][4] : @[Reg.scala 28:19] + _T_20308 <= bht_bank_wr_data_1_11_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][181] <= _T_20308 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][180] <= _T_20308 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20309 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][6] : @[Reg.scala 28:19] - _T_20309 <= bht_bank_wr_data_1_11_6 @[Reg.scala 28:23] + when bht_bank_sel[1][11][5] : @[Reg.scala 28:19] + _T_20309 <= bht_bank_wr_data_1_11_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][182] <= _T_20309 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][181] <= _T_20309 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20310 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][7] : @[Reg.scala 28:19] - _T_20310 <= bht_bank_wr_data_1_11_7 @[Reg.scala 28:23] + when bht_bank_sel[1][11][6] : @[Reg.scala 28:19] + _T_20310 <= bht_bank_wr_data_1_11_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][183] <= _T_20310 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][182] <= _T_20310 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20311 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][8] : @[Reg.scala 28:19] - _T_20311 <= bht_bank_wr_data_1_11_8 @[Reg.scala 28:23] + when bht_bank_sel[1][11][7] : @[Reg.scala 28:19] + _T_20311 <= bht_bank_wr_data_1_11_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][184] <= _T_20311 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][183] <= _T_20311 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20312 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][9] : @[Reg.scala 28:19] - _T_20312 <= bht_bank_wr_data_1_11_9 @[Reg.scala 28:23] + when bht_bank_sel[1][11][8] : @[Reg.scala 28:19] + _T_20312 <= bht_bank_wr_data_1_11_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][185] <= _T_20312 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][184] <= _T_20312 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20313 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][10] : @[Reg.scala 28:19] - _T_20313 <= bht_bank_wr_data_1_11_10 @[Reg.scala 28:23] + when bht_bank_sel[1][11][9] : @[Reg.scala 28:19] + _T_20313 <= bht_bank_wr_data_1_11_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][186] <= _T_20313 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][185] <= _T_20313 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20314 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][11] : @[Reg.scala 28:19] - _T_20314 <= bht_bank_wr_data_1_11_11 @[Reg.scala 28:23] + when bht_bank_sel[1][11][10] : @[Reg.scala 28:19] + _T_20314 <= bht_bank_wr_data_1_11_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][187] <= _T_20314 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][186] <= _T_20314 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20315 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][12] : @[Reg.scala 28:19] - _T_20315 <= bht_bank_wr_data_1_11_12 @[Reg.scala 28:23] + when bht_bank_sel[1][11][11] : @[Reg.scala 28:19] + _T_20315 <= bht_bank_wr_data_1_11_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][188] <= _T_20315 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][187] <= _T_20315 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20316 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][13] : @[Reg.scala 28:19] - _T_20316 <= bht_bank_wr_data_1_11_13 @[Reg.scala 28:23] + when bht_bank_sel[1][11][12] : @[Reg.scala 28:19] + _T_20316 <= bht_bank_wr_data_1_11_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][189] <= _T_20316 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][188] <= _T_20316 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20317 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][11][14] : @[Reg.scala 28:19] - _T_20317 <= bht_bank_wr_data_1_11_14 @[Reg.scala 28:23] + when bht_bank_sel[1][11][13] : @[Reg.scala 28:19] + _T_20317 <= bht_bank_wr_data_1_11_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][190] <= _T_20317 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][189] <= _T_20317 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20318 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][11][14] : @[Reg.scala 28:19] + _T_20318 <= bht_bank_wr_data_1_11_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][190] <= _T_20318 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20319 : UInt, rvclkhdr_549.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][11][15] : @[Reg.scala 28:19] - _T_20318 <= bht_bank_wr_data_1_11_15 @[Reg.scala 28:23] + _T_20319 <= bht_bank_wr_data_1_11_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][191] <= _T_20318 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20319 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][0] : @[Reg.scala 28:19] - _T_20319 <= bht_bank_wr_data_1_12_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][192] <= _T_20319 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][191] <= _T_20319 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20320 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][1] : @[Reg.scala 28:19] - _T_20320 <= bht_bank_wr_data_1_12_1 @[Reg.scala 28:23] + when bht_bank_sel[1][12][0] : @[Reg.scala 28:19] + _T_20320 <= bht_bank_wr_data_1_12_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][193] <= _T_20320 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][192] <= _T_20320 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20321 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][2] : @[Reg.scala 28:19] - _T_20321 <= bht_bank_wr_data_1_12_2 @[Reg.scala 28:23] + when bht_bank_sel[1][12][1] : @[Reg.scala 28:19] + _T_20321 <= bht_bank_wr_data_1_12_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][194] <= _T_20321 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][193] <= _T_20321 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20322 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][3] : @[Reg.scala 28:19] - _T_20322 <= bht_bank_wr_data_1_12_3 @[Reg.scala 28:23] + when bht_bank_sel[1][12][2] : @[Reg.scala 28:19] + _T_20322 <= bht_bank_wr_data_1_12_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][195] <= _T_20322 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][194] <= _T_20322 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20323 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][4] : @[Reg.scala 28:19] - _T_20323 <= bht_bank_wr_data_1_12_4 @[Reg.scala 28:23] + when bht_bank_sel[1][12][3] : @[Reg.scala 28:19] + _T_20323 <= bht_bank_wr_data_1_12_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][196] <= _T_20323 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][195] <= _T_20323 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20324 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][5] : @[Reg.scala 28:19] - _T_20324 <= bht_bank_wr_data_1_12_5 @[Reg.scala 28:23] + when bht_bank_sel[1][12][4] : @[Reg.scala 28:19] + _T_20324 <= bht_bank_wr_data_1_12_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][197] <= _T_20324 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][196] <= _T_20324 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20325 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][6] : @[Reg.scala 28:19] - _T_20325 <= bht_bank_wr_data_1_12_6 @[Reg.scala 28:23] + when bht_bank_sel[1][12][5] : @[Reg.scala 28:19] + _T_20325 <= bht_bank_wr_data_1_12_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][198] <= _T_20325 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][197] <= _T_20325 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20326 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][7] : @[Reg.scala 28:19] - _T_20326 <= bht_bank_wr_data_1_12_7 @[Reg.scala 28:23] + when bht_bank_sel[1][12][6] : @[Reg.scala 28:19] + _T_20326 <= bht_bank_wr_data_1_12_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][199] <= _T_20326 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][198] <= _T_20326 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20327 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][8] : @[Reg.scala 28:19] - _T_20327 <= bht_bank_wr_data_1_12_8 @[Reg.scala 28:23] + when bht_bank_sel[1][12][7] : @[Reg.scala 28:19] + _T_20327 <= bht_bank_wr_data_1_12_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][200] <= _T_20327 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][199] <= _T_20327 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20328 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][9] : @[Reg.scala 28:19] - _T_20328 <= bht_bank_wr_data_1_12_9 @[Reg.scala 28:23] + when bht_bank_sel[1][12][8] : @[Reg.scala 28:19] + _T_20328 <= bht_bank_wr_data_1_12_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][201] <= _T_20328 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][200] <= _T_20328 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20329 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][10] : @[Reg.scala 28:19] - _T_20329 <= bht_bank_wr_data_1_12_10 @[Reg.scala 28:23] + when bht_bank_sel[1][12][9] : @[Reg.scala 28:19] + _T_20329 <= bht_bank_wr_data_1_12_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][202] <= _T_20329 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][201] <= _T_20329 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20330 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][11] : @[Reg.scala 28:19] - _T_20330 <= bht_bank_wr_data_1_12_11 @[Reg.scala 28:23] + when bht_bank_sel[1][12][10] : @[Reg.scala 28:19] + _T_20330 <= bht_bank_wr_data_1_12_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][203] <= _T_20330 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][202] <= _T_20330 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20331 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][12] : @[Reg.scala 28:19] - _T_20331 <= bht_bank_wr_data_1_12_12 @[Reg.scala 28:23] + when bht_bank_sel[1][12][11] : @[Reg.scala 28:19] + _T_20331 <= bht_bank_wr_data_1_12_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][204] <= _T_20331 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][203] <= _T_20331 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20332 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][13] : @[Reg.scala 28:19] - _T_20332 <= bht_bank_wr_data_1_12_13 @[Reg.scala 28:23] + when bht_bank_sel[1][12][12] : @[Reg.scala 28:19] + _T_20332 <= bht_bank_wr_data_1_12_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][205] <= _T_20332 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][204] <= _T_20332 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20333 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][12][14] : @[Reg.scala 28:19] - _T_20333 <= bht_bank_wr_data_1_12_14 @[Reg.scala 28:23] + when bht_bank_sel[1][12][13] : @[Reg.scala 28:19] + _T_20333 <= bht_bank_wr_data_1_12_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][206] <= _T_20333 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][205] <= _T_20333 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20334 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][12][14] : @[Reg.scala 28:19] + _T_20334 <= bht_bank_wr_data_1_12_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][206] <= _T_20334 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20335 : UInt, rvclkhdr_550.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][12][15] : @[Reg.scala 28:19] - _T_20334 <= bht_bank_wr_data_1_12_15 @[Reg.scala 28:23] + _T_20335 <= bht_bank_wr_data_1_12_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][207] <= _T_20334 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20335 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][0] : @[Reg.scala 28:19] - _T_20335 <= bht_bank_wr_data_1_13_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][208] <= _T_20335 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][207] <= _T_20335 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20336 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][1] : @[Reg.scala 28:19] - _T_20336 <= bht_bank_wr_data_1_13_1 @[Reg.scala 28:23] + when bht_bank_sel[1][13][0] : @[Reg.scala 28:19] + _T_20336 <= bht_bank_wr_data_1_13_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][209] <= _T_20336 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][208] <= _T_20336 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20337 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][2] : @[Reg.scala 28:19] - _T_20337 <= bht_bank_wr_data_1_13_2 @[Reg.scala 28:23] + when bht_bank_sel[1][13][1] : @[Reg.scala 28:19] + _T_20337 <= bht_bank_wr_data_1_13_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][210] <= _T_20337 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][209] <= _T_20337 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20338 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][3] : @[Reg.scala 28:19] - _T_20338 <= bht_bank_wr_data_1_13_3 @[Reg.scala 28:23] + when bht_bank_sel[1][13][2] : @[Reg.scala 28:19] + _T_20338 <= bht_bank_wr_data_1_13_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][211] <= _T_20338 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][210] <= _T_20338 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20339 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][4] : @[Reg.scala 28:19] - _T_20339 <= bht_bank_wr_data_1_13_4 @[Reg.scala 28:23] + when bht_bank_sel[1][13][3] : @[Reg.scala 28:19] + _T_20339 <= bht_bank_wr_data_1_13_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][212] <= _T_20339 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][211] <= _T_20339 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20340 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][5] : @[Reg.scala 28:19] - _T_20340 <= bht_bank_wr_data_1_13_5 @[Reg.scala 28:23] + when bht_bank_sel[1][13][4] : @[Reg.scala 28:19] + _T_20340 <= bht_bank_wr_data_1_13_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][213] <= _T_20340 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][212] <= _T_20340 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20341 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][6] : @[Reg.scala 28:19] - _T_20341 <= bht_bank_wr_data_1_13_6 @[Reg.scala 28:23] + when bht_bank_sel[1][13][5] : @[Reg.scala 28:19] + _T_20341 <= bht_bank_wr_data_1_13_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][214] <= _T_20341 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][213] <= _T_20341 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20342 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][7] : @[Reg.scala 28:19] - _T_20342 <= bht_bank_wr_data_1_13_7 @[Reg.scala 28:23] + when bht_bank_sel[1][13][6] : @[Reg.scala 28:19] + _T_20342 <= bht_bank_wr_data_1_13_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][215] <= _T_20342 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][214] <= _T_20342 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20343 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][8] : @[Reg.scala 28:19] - _T_20343 <= bht_bank_wr_data_1_13_8 @[Reg.scala 28:23] + when bht_bank_sel[1][13][7] : @[Reg.scala 28:19] + _T_20343 <= bht_bank_wr_data_1_13_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][216] <= _T_20343 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][215] <= _T_20343 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20344 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][9] : @[Reg.scala 28:19] - _T_20344 <= bht_bank_wr_data_1_13_9 @[Reg.scala 28:23] + when bht_bank_sel[1][13][8] : @[Reg.scala 28:19] + _T_20344 <= bht_bank_wr_data_1_13_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][217] <= _T_20344 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][216] <= _T_20344 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20345 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][10] : @[Reg.scala 28:19] - _T_20345 <= bht_bank_wr_data_1_13_10 @[Reg.scala 28:23] + when bht_bank_sel[1][13][9] : @[Reg.scala 28:19] + _T_20345 <= bht_bank_wr_data_1_13_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][218] <= _T_20345 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][217] <= _T_20345 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20346 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][11] : @[Reg.scala 28:19] - _T_20346 <= bht_bank_wr_data_1_13_11 @[Reg.scala 28:23] + when bht_bank_sel[1][13][10] : @[Reg.scala 28:19] + _T_20346 <= bht_bank_wr_data_1_13_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][219] <= _T_20346 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][218] <= _T_20346 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20347 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][12] : @[Reg.scala 28:19] - _T_20347 <= bht_bank_wr_data_1_13_12 @[Reg.scala 28:23] + when bht_bank_sel[1][13][11] : @[Reg.scala 28:19] + _T_20347 <= bht_bank_wr_data_1_13_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][220] <= _T_20347 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][219] <= _T_20347 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20348 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][13] : @[Reg.scala 28:19] - _T_20348 <= bht_bank_wr_data_1_13_13 @[Reg.scala 28:23] + when bht_bank_sel[1][13][12] : @[Reg.scala 28:19] + _T_20348 <= bht_bank_wr_data_1_13_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][221] <= _T_20348 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][220] <= _T_20348 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20349 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][13][14] : @[Reg.scala 28:19] - _T_20349 <= bht_bank_wr_data_1_13_14 @[Reg.scala 28:23] + when bht_bank_sel[1][13][13] : @[Reg.scala 28:19] + _T_20349 <= bht_bank_wr_data_1_13_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][222] <= _T_20349 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][221] <= _T_20349 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20350 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][13][14] : @[Reg.scala 28:19] + _T_20350 <= bht_bank_wr_data_1_13_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][222] <= _T_20350 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20351 : UInt, rvclkhdr_551.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][13][15] : @[Reg.scala 28:19] - _T_20350 <= bht_bank_wr_data_1_13_15 @[Reg.scala 28:23] + _T_20351 <= bht_bank_wr_data_1_13_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][223] <= _T_20350 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20351 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][0] : @[Reg.scala 28:19] - _T_20351 <= bht_bank_wr_data_1_14_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][224] <= _T_20351 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][223] <= _T_20351 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20352 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][1] : @[Reg.scala 28:19] - _T_20352 <= bht_bank_wr_data_1_14_1 @[Reg.scala 28:23] + when bht_bank_sel[1][14][0] : @[Reg.scala 28:19] + _T_20352 <= bht_bank_wr_data_1_14_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][225] <= _T_20352 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][224] <= _T_20352 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20353 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][2] : @[Reg.scala 28:19] - _T_20353 <= bht_bank_wr_data_1_14_2 @[Reg.scala 28:23] + when bht_bank_sel[1][14][1] : @[Reg.scala 28:19] + _T_20353 <= bht_bank_wr_data_1_14_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][226] <= _T_20353 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][225] <= _T_20353 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20354 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][3] : @[Reg.scala 28:19] - _T_20354 <= bht_bank_wr_data_1_14_3 @[Reg.scala 28:23] + when bht_bank_sel[1][14][2] : @[Reg.scala 28:19] + _T_20354 <= bht_bank_wr_data_1_14_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][227] <= _T_20354 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][226] <= _T_20354 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20355 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][4] : @[Reg.scala 28:19] - _T_20355 <= bht_bank_wr_data_1_14_4 @[Reg.scala 28:23] + when bht_bank_sel[1][14][3] : @[Reg.scala 28:19] + _T_20355 <= bht_bank_wr_data_1_14_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][228] <= _T_20355 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][227] <= _T_20355 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20356 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][5] : @[Reg.scala 28:19] - _T_20356 <= bht_bank_wr_data_1_14_5 @[Reg.scala 28:23] + when bht_bank_sel[1][14][4] : @[Reg.scala 28:19] + _T_20356 <= bht_bank_wr_data_1_14_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][229] <= _T_20356 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][228] <= _T_20356 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20357 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][6] : @[Reg.scala 28:19] - _T_20357 <= bht_bank_wr_data_1_14_6 @[Reg.scala 28:23] + when bht_bank_sel[1][14][5] : @[Reg.scala 28:19] + _T_20357 <= bht_bank_wr_data_1_14_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][230] <= _T_20357 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][229] <= _T_20357 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20358 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][7] : @[Reg.scala 28:19] - _T_20358 <= bht_bank_wr_data_1_14_7 @[Reg.scala 28:23] + when bht_bank_sel[1][14][6] : @[Reg.scala 28:19] + _T_20358 <= bht_bank_wr_data_1_14_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][231] <= _T_20358 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][230] <= _T_20358 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20359 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][8] : @[Reg.scala 28:19] - _T_20359 <= bht_bank_wr_data_1_14_8 @[Reg.scala 28:23] + when bht_bank_sel[1][14][7] : @[Reg.scala 28:19] + _T_20359 <= bht_bank_wr_data_1_14_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][232] <= _T_20359 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][231] <= _T_20359 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20360 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][9] : @[Reg.scala 28:19] - _T_20360 <= bht_bank_wr_data_1_14_9 @[Reg.scala 28:23] + when bht_bank_sel[1][14][8] : @[Reg.scala 28:19] + _T_20360 <= bht_bank_wr_data_1_14_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][233] <= _T_20360 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][232] <= _T_20360 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20361 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][10] : @[Reg.scala 28:19] - _T_20361 <= bht_bank_wr_data_1_14_10 @[Reg.scala 28:23] + when bht_bank_sel[1][14][9] : @[Reg.scala 28:19] + _T_20361 <= bht_bank_wr_data_1_14_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][234] <= _T_20361 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][233] <= _T_20361 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20362 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][11] : @[Reg.scala 28:19] - _T_20362 <= bht_bank_wr_data_1_14_11 @[Reg.scala 28:23] + when bht_bank_sel[1][14][10] : @[Reg.scala 28:19] + _T_20362 <= bht_bank_wr_data_1_14_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][235] <= _T_20362 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][234] <= _T_20362 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20363 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][12] : @[Reg.scala 28:19] - _T_20363 <= bht_bank_wr_data_1_14_12 @[Reg.scala 28:23] + when bht_bank_sel[1][14][11] : @[Reg.scala 28:19] + _T_20363 <= bht_bank_wr_data_1_14_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][236] <= _T_20363 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][235] <= _T_20363 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20364 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][13] : @[Reg.scala 28:19] - _T_20364 <= bht_bank_wr_data_1_14_13 @[Reg.scala 28:23] + when bht_bank_sel[1][14][12] : @[Reg.scala 28:19] + _T_20364 <= bht_bank_wr_data_1_14_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][237] <= _T_20364 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][236] <= _T_20364 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20365 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][14][14] : @[Reg.scala 28:19] - _T_20365 <= bht_bank_wr_data_1_14_14 @[Reg.scala 28:23] + when bht_bank_sel[1][14][13] : @[Reg.scala 28:19] + _T_20365 <= bht_bank_wr_data_1_14_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][238] <= _T_20365 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][237] <= _T_20365 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20366 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][14][14] : @[Reg.scala 28:19] + _T_20366 <= bht_bank_wr_data_1_14_14 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][238] <= _T_20366 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20367 : UInt, rvclkhdr_552.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when bht_bank_sel[1][14][15] : @[Reg.scala 28:19] - _T_20366 <= bht_bank_wr_data_1_14_15 @[Reg.scala 28:23] + _T_20367 <= bht_bank_wr_data_1_14_15 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][239] <= _T_20366 @[el2_ifu_bp_ctl.scala 462:39] - reg _T_20367 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][0] : @[Reg.scala 28:19] - _T_20367 <= bht_bank_wr_data_1_15_0 @[Reg.scala 28:23] - skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][240] <= _T_20367 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][239] <= _T_20367 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20368 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][1] : @[Reg.scala 28:19] - _T_20368 <= bht_bank_wr_data_1_15_1 @[Reg.scala 28:23] + when bht_bank_sel[1][15][0] : @[Reg.scala 28:19] + _T_20368 <= bht_bank_wr_data_1_15_0 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][241] <= _T_20368 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][240] <= _T_20368 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20369 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][2] : @[Reg.scala 28:19] - _T_20369 <= bht_bank_wr_data_1_15_2 @[Reg.scala 28:23] + when bht_bank_sel[1][15][1] : @[Reg.scala 28:19] + _T_20369 <= bht_bank_wr_data_1_15_1 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][242] <= _T_20369 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][241] <= _T_20369 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20370 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][3] : @[Reg.scala 28:19] - _T_20370 <= bht_bank_wr_data_1_15_3 @[Reg.scala 28:23] + when bht_bank_sel[1][15][2] : @[Reg.scala 28:19] + _T_20370 <= bht_bank_wr_data_1_15_2 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][243] <= _T_20370 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][242] <= _T_20370 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20371 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][4] : @[Reg.scala 28:19] - _T_20371 <= bht_bank_wr_data_1_15_4 @[Reg.scala 28:23] + when bht_bank_sel[1][15][3] : @[Reg.scala 28:19] + _T_20371 <= bht_bank_wr_data_1_15_3 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][244] <= _T_20371 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][243] <= _T_20371 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20372 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][5] : @[Reg.scala 28:19] - _T_20372 <= bht_bank_wr_data_1_15_5 @[Reg.scala 28:23] + when bht_bank_sel[1][15][4] : @[Reg.scala 28:19] + _T_20372 <= bht_bank_wr_data_1_15_4 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][245] <= _T_20372 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][244] <= _T_20372 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20373 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][6] : @[Reg.scala 28:19] - _T_20373 <= bht_bank_wr_data_1_15_6 @[Reg.scala 28:23] + when bht_bank_sel[1][15][5] : @[Reg.scala 28:19] + _T_20373 <= bht_bank_wr_data_1_15_5 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][246] <= _T_20373 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][245] <= _T_20373 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20374 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][7] : @[Reg.scala 28:19] - _T_20374 <= bht_bank_wr_data_1_15_7 @[Reg.scala 28:23] + when bht_bank_sel[1][15][6] : @[Reg.scala 28:19] + _T_20374 <= bht_bank_wr_data_1_15_6 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][247] <= _T_20374 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][246] <= _T_20374 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20375 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][8] : @[Reg.scala 28:19] - _T_20375 <= bht_bank_wr_data_1_15_8 @[Reg.scala 28:23] + when bht_bank_sel[1][15][7] : @[Reg.scala 28:19] + _T_20375 <= bht_bank_wr_data_1_15_7 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][248] <= _T_20375 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][247] <= _T_20375 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20376 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][9] : @[Reg.scala 28:19] - _T_20376 <= bht_bank_wr_data_1_15_9 @[Reg.scala 28:23] + when bht_bank_sel[1][15][8] : @[Reg.scala 28:19] + _T_20376 <= bht_bank_wr_data_1_15_8 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][249] <= _T_20376 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][248] <= _T_20376 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20377 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][10] : @[Reg.scala 28:19] - _T_20377 <= bht_bank_wr_data_1_15_10 @[Reg.scala 28:23] + when bht_bank_sel[1][15][9] : @[Reg.scala 28:19] + _T_20377 <= bht_bank_wr_data_1_15_9 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][250] <= _T_20377 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][249] <= _T_20377 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20378 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][11] : @[Reg.scala 28:19] - _T_20378 <= bht_bank_wr_data_1_15_11 @[Reg.scala 28:23] + when bht_bank_sel[1][15][10] : @[Reg.scala 28:19] + _T_20378 <= bht_bank_wr_data_1_15_10 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][251] <= _T_20378 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][250] <= _T_20378 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20379 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][12] : @[Reg.scala 28:19] - _T_20379 <= bht_bank_wr_data_1_15_12 @[Reg.scala 28:23] + when bht_bank_sel[1][15][11] : @[Reg.scala 28:19] + _T_20379 <= bht_bank_wr_data_1_15_11 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][252] <= _T_20379 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][251] <= _T_20379 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20380 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][13] : @[Reg.scala 28:19] - _T_20380 <= bht_bank_wr_data_1_15_13 @[Reg.scala 28:23] + when bht_bank_sel[1][15][12] : @[Reg.scala 28:19] + _T_20380 <= bht_bank_wr_data_1_15_12 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][253] <= _T_20380 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][252] <= _T_20380 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20381 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][14] : @[Reg.scala 28:19] - _T_20381 <= bht_bank_wr_data_1_15_14 @[Reg.scala 28:23] + when bht_bank_sel[1][15][13] : @[Reg.scala 28:19] + _T_20381 <= bht_bank_wr_data_1_15_13 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][254] <= _T_20381 @[el2_ifu_bp_ctl.scala 462:39] + bht_bank_rd_data_out[1][253] <= _T_20381 @[el2_ifu_bp_ctl.scala 467:39] reg _T_20382 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when bht_bank_sel[1][15][15] : @[Reg.scala 28:19] - _T_20382 <= bht_bank_wr_data_1_15_15 @[Reg.scala 28:23] + when bht_bank_sel[1][15][14] : @[Reg.scala 28:19] + _T_20382 <= bht_bank_wr_data_1_15_14 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bht_bank_rd_data_out[1][255] <= _T_20382 @[el2_ifu_bp_ctl.scala 462:39] - node _T_20383 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20384 = bits(_T_20383, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20385 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20386 = bits(_T_20385, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20387 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20388 = bits(_T_20387, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20389 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20390 = bits(_T_20389, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20391 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20392 = bits(_T_20391, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20393 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20394 = bits(_T_20393, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20395 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20396 = bits(_T_20395, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20397 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20398 = bits(_T_20397, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20399 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20400 = bits(_T_20399, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20401 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20402 = bits(_T_20401, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20403 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20404 = bits(_T_20403, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20405 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20406 = bits(_T_20405, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20407 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20408 = bits(_T_20407, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20409 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20410 = bits(_T_20409, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20411 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20412 = bits(_T_20411, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20413 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20414 = bits(_T_20413, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20415 = eq(bht_rd_addr_hashed_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20416 = bits(_T_20415, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20417 = eq(bht_rd_addr_hashed_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20418 = bits(_T_20417, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20419 = eq(bht_rd_addr_hashed_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20420 = bits(_T_20419, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20421 = eq(bht_rd_addr_hashed_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20422 = bits(_T_20421, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20423 = eq(bht_rd_addr_hashed_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20424 = bits(_T_20423, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20425 = eq(bht_rd_addr_hashed_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20426 = bits(_T_20425, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20427 = eq(bht_rd_addr_hashed_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20428 = bits(_T_20427, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20429 = eq(bht_rd_addr_hashed_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20430 = bits(_T_20429, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20431 = eq(bht_rd_addr_hashed_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20432 = bits(_T_20431, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20433 = eq(bht_rd_addr_hashed_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20434 = bits(_T_20433, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20435 = eq(bht_rd_addr_hashed_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20436 = bits(_T_20435, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20437 = eq(bht_rd_addr_hashed_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20438 = bits(_T_20437, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20439 = eq(bht_rd_addr_hashed_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20440 = bits(_T_20439, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20441 = eq(bht_rd_addr_hashed_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20442 = bits(_T_20441, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20443 = eq(bht_rd_addr_hashed_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20444 = bits(_T_20443, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20445 = eq(bht_rd_addr_hashed_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20446 = bits(_T_20445, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20447 = eq(bht_rd_addr_hashed_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20448 = bits(_T_20447, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20449 = eq(bht_rd_addr_hashed_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20450 = bits(_T_20449, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20451 = eq(bht_rd_addr_hashed_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20452 = bits(_T_20451, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20453 = eq(bht_rd_addr_hashed_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20454 = bits(_T_20453, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20455 = eq(bht_rd_addr_hashed_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20456 = bits(_T_20455, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20457 = eq(bht_rd_addr_hashed_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20458 = bits(_T_20457, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20459 = eq(bht_rd_addr_hashed_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20460 = bits(_T_20459, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20461 = eq(bht_rd_addr_hashed_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20462 = bits(_T_20461, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20463 = eq(bht_rd_addr_hashed_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20464 = bits(_T_20463, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20465 = eq(bht_rd_addr_hashed_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20466 = bits(_T_20465, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20467 = eq(bht_rd_addr_hashed_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20468 = bits(_T_20467, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20469 = eq(bht_rd_addr_hashed_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20470 = bits(_T_20469, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20471 = eq(bht_rd_addr_hashed_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20472 = bits(_T_20471, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20473 = eq(bht_rd_addr_hashed_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20474 = bits(_T_20473, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20475 = eq(bht_rd_addr_hashed_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20476 = bits(_T_20475, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20477 = eq(bht_rd_addr_hashed_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20478 = bits(_T_20477, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20479 = eq(bht_rd_addr_hashed_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20480 = bits(_T_20479, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20481 = eq(bht_rd_addr_hashed_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20482 = bits(_T_20481, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20483 = eq(bht_rd_addr_hashed_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20484 = bits(_T_20483, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20485 = eq(bht_rd_addr_hashed_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20486 = bits(_T_20485, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20487 = eq(bht_rd_addr_hashed_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20488 = bits(_T_20487, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20489 = eq(bht_rd_addr_hashed_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20490 = bits(_T_20489, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20491 = eq(bht_rd_addr_hashed_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20492 = bits(_T_20491, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20493 = eq(bht_rd_addr_hashed_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20494 = bits(_T_20493, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20495 = eq(bht_rd_addr_hashed_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20496 = bits(_T_20495, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20497 = eq(bht_rd_addr_hashed_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20498 = bits(_T_20497, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20499 = eq(bht_rd_addr_hashed_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20500 = bits(_T_20499, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20501 = eq(bht_rd_addr_hashed_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20502 = bits(_T_20501, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20503 = eq(bht_rd_addr_hashed_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20504 = bits(_T_20503, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20505 = eq(bht_rd_addr_hashed_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20506 = bits(_T_20505, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20507 = eq(bht_rd_addr_hashed_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20508 = bits(_T_20507, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20509 = eq(bht_rd_addr_hashed_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20510 = bits(_T_20509, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20511 = eq(bht_rd_addr_hashed_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20512 = bits(_T_20511, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20513 = eq(bht_rd_addr_hashed_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20514 = bits(_T_20513, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20515 = eq(bht_rd_addr_hashed_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20516 = bits(_T_20515, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20517 = eq(bht_rd_addr_hashed_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20518 = bits(_T_20517, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20519 = eq(bht_rd_addr_hashed_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20520 = bits(_T_20519, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20521 = eq(bht_rd_addr_hashed_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20522 = bits(_T_20521, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20523 = eq(bht_rd_addr_hashed_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20524 = bits(_T_20523, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20525 = eq(bht_rd_addr_hashed_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20526 = bits(_T_20525, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20527 = eq(bht_rd_addr_hashed_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20528 = bits(_T_20527, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20529 = eq(bht_rd_addr_hashed_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20530 = bits(_T_20529, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20531 = eq(bht_rd_addr_hashed_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20532 = bits(_T_20531, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20533 = eq(bht_rd_addr_hashed_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20534 = bits(_T_20533, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20535 = eq(bht_rd_addr_hashed_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20536 = bits(_T_20535, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20537 = eq(bht_rd_addr_hashed_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20538 = bits(_T_20537, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20539 = eq(bht_rd_addr_hashed_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20540 = bits(_T_20539, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20541 = eq(bht_rd_addr_hashed_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20542 = bits(_T_20541, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20543 = eq(bht_rd_addr_hashed_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20544 = bits(_T_20543, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20545 = eq(bht_rd_addr_hashed_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20546 = bits(_T_20545, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20547 = eq(bht_rd_addr_hashed_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20548 = bits(_T_20547, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20549 = eq(bht_rd_addr_hashed_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20550 = bits(_T_20549, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20551 = eq(bht_rd_addr_hashed_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20552 = bits(_T_20551, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20553 = eq(bht_rd_addr_hashed_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20554 = bits(_T_20553, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20555 = eq(bht_rd_addr_hashed_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20556 = bits(_T_20555, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20557 = eq(bht_rd_addr_hashed_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20558 = bits(_T_20557, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20559 = eq(bht_rd_addr_hashed_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20560 = bits(_T_20559, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20561 = eq(bht_rd_addr_hashed_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20562 = bits(_T_20561, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20563 = eq(bht_rd_addr_hashed_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20564 = bits(_T_20563, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20565 = eq(bht_rd_addr_hashed_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20566 = bits(_T_20565, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20567 = eq(bht_rd_addr_hashed_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20568 = bits(_T_20567, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20569 = eq(bht_rd_addr_hashed_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20570 = bits(_T_20569, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20571 = eq(bht_rd_addr_hashed_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20572 = bits(_T_20571, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20573 = eq(bht_rd_addr_hashed_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20574 = bits(_T_20573, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20575 = eq(bht_rd_addr_hashed_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20576 = bits(_T_20575, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20577 = eq(bht_rd_addr_hashed_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20578 = bits(_T_20577, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20579 = eq(bht_rd_addr_hashed_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20580 = bits(_T_20579, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20581 = eq(bht_rd_addr_hashed_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20582 = bits(_T_20581, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20583 = eq(bht_rd_addr_hashed_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20584 = bits(_T_20583, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20585 = eq(bht_rd_addr_hashed_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20586 = bits(_T_20585, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20587 = eq(bht_rd_addr_hashed_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20588 = bits(_T_20587, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20589 = eq(bht_rd_addr_hashed_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20590 = bits(_T_20589, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20591 = eq(bht_rd_addr_hashed_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20592 = bits(_T_20591, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20593 = eq(bht_rd_addr_hashed_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20594 = bits(_T_20593, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20595 = eq(bht_rd_addr_hashed_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20596 = bits(_T_20595, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20597 = eq(bht_rd_addr_hashed_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20598 = bits(_T_20597, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20599 = eq(bht_rd_addr_hashed_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20600 = bits(_T_20599, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20601 = eq(bht_rd_addr_hashed_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20602 = bits(_T_20601, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20603 = eq(bht_rd_addr_hashed_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20604 = bits(_T_20603, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20605 = eq(bht_rd_addr_hashed_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20606 = bits(_T_20605, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20607 = eq(bht_rd_addr_hashed_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20608 = bits(_T_20607, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20609 = eq(bht_rd_addr_hashed_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20610 = bits(_T_20609, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20611 = eq(bht_rd_addr_hashed_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20612 = bits(_T_20611, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20613 = eq(bht_rd_addr_hashed_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20614 = bits(_T_20613, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20615 = eq(bht_rd_addr_hashed_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20616 = bits(_T_20615, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20617 = eq(bht_rd_addr_hashed_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20618 = bits(_T_20617, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20619 = eq(bht_rd_addr_hashed_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20620 = bits(_T_20619, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20621 = eq(bht_rd_addr_hashed_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20622 = bits(_T_20621, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20623 = eq(bht_rd_addr_hashed_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20624 = bits(_T_20623, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20625 = eq(bht_rd_addr_hashed_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20626 = bits(_T_20625, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20627 = eq(bht_rd_addr_hashed_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20628 = bits(_T_20627, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20629 = eq(bht_rd_addr_hashed_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20630 = bits(_T_20629, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20631 = eq(bht_rd_addr_hashed_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20632 = bits(_T_20631, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20633 = eq(bht_rd_addr_hashed_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20634 = bits(_T_20633, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20635 = eq(bht_rd_addr_hashed_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20636 = bits(_T_20635, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20637 = eq(bht_rd_addr_hashed_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20638 = bits(_T_20637, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20639 = eq(bht_rd_addr_hashed_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20640 = bits(_T_20639, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20641 = eq(bht_rd_addr_hashed_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20642 = bits(_T_20641, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20643 = eq(bht_rd_addr_hashed_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20644 = bits(_T_20643, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20645 = eq(bht_rd_addr_hashed_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20646 = bits(_T_20645, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20647 = eq(bht_rd_addr_hashed_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20648 = bits(_T_20647, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20649 = eq(bht_rd_addr_hashed_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20650 = bits(_T_20649, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20651 = eq(bht_rd_addr_hashed_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20652 = bits(_T_20651, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20653 = eq(bht_rd_addr_hashed_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20654 = bits(_T_20653, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20655 = eq(bht_rd_addr_hashed_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20656 = bits(_T_20655, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20657 = eq(bht_rd_addr_hashed_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20658 = bits(_T_20657, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20659 = eq(bht_rd_addr_hashed_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20660 = bits(_T_20659, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20661 = eq(bht_rd_addr_hashed_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20662 = bits(_T_20661, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20663 = eq(bht_rd_addr_hashed_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20664 = bits(_T_20663, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20665 = eq(bht_rd_addr_hashed_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20666 = bits(_T_20665, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20667 = eq(bht_rd_addr_hashed_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20668 = bits(_T_20667, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20669 = eq(bht_rd_addr_hashed_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20670 = bits(_T_20669, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20671 = eq(bht_rd_addr_hashed_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20672 = bits(_T_20671, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20673 = eq(bht_rd_addr_hashed_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20674 = bits(_T_20673, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20675 = eq(bht_rd_addr_hashed_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20676 = bits(_T_20675, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20677 = eq(bht_rd_addr_hashed_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20678 = bits(_T_20677, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20679 = eq(bht_rd_addr_hashed_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20680 = bits(_T_20679, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20681 = eq(bht_rd_addr_hashed_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20682 = bits(_T_20681, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20683 = eq(bht_rd_addr_hashed_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20684 = bits(_T_20683, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20685 = eq(bht_rd_addr_hashed_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20686 = bits(_T_20685, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20687 = eq(bht_rd_addr_hashed_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20688 = bits(_T_20687, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20689 = eq(bht_rd_addr_hashed_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20690 = bits(_T_20689, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20691 = eq(bht_rd_addr_hashed_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20692 = bits(_T_20691, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20693 = eq(bht_rd_addr_hashed_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20694 = bits(_T_20693, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20695 = eq(bht_rd_addr_hashed_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20696 = bits(_T_20695, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20697 = eq(bht_rd_addr_hashed_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20698 = bits(_T_20697, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20699 = eq(bht_rd_addr_hashed_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20700 = bits(_T_20699, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20701 = eq(bht_rd_addr_hashed_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20702 = bits(_T_20701, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20703 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20704 = bits(_T_20703, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20705 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20706 = bits(_T_20705, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20707 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20708 = bits(_T_20707, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20709 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20710 = bits(_T_20709, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20711 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20712 = bits(_T_20711, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20713 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20714 = bits(_T_20713, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20715 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20716 = bits(_T_20715, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20717 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20718 = bits(_T_20717, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20719 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20720 = bits(_T_20719, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20721 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20722 = bits(_T_20721, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20723 = eq(bht_rd_addr_hashed_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20724 = bits(_T_20723, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20725 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20726 = bits(_T_20725, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20727 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20728 = bits(_T_20727, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20729 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20730 = bits(_T_20729, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20731 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20732 = bits(_T_20731, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20733 = eq(bht_rd_addr_hashed_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20734 = bits(_T_20733, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20735 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20736 = bits(_T_20735, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20737 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20738 = bits(_T_20737, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20739 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20740 = bits(_T_20739, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20741 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20742 = bits(_T_20741, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20743 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20744 = bits(_T_20743, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20745 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20746 = bits(_T_20745, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20747 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20748 = bits(_T_20747, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20749 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20750 = bits(_T_20749, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20751 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20752 = bits(_T_20751, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20753 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20754 = bits(_T_20753, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20755 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20756 = bits(_T_20755, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20757 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20758 = bits(_T_20757, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20759 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20760 = bits(_T_20759, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20761 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20762 = bits(_T_20761, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20763 = eq(bht_rd_addr_hashed_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20764 = bits(_T_20763, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20765 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20766 = bits(_T_20765, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20767 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20768 = bits(_T_20767, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20769 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20770 = bits(_T_20769, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20771 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20772 = bits(_T_20771, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20773 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20774 = bits(_T_20773, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20775 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20776 = bits(_T_20775, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20777 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20778 = bits(_T_20777, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20779 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20780 = bits(_T_20779, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20781 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20782 = bits(_T_20781, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20783 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20784 = bits(_T_20783, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20785 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20786 = bits(_T_20785, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20787 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20788 = bits(_T_20787, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20789 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20790 = bits(_T_20789, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20791 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20792 = bits(_T_20791, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20793 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20794 = bits(_T_20793, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20795 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20796 = bits(_T_20795, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20797 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20798 = bits(_T_20797, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20799 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20800 = bits(_T_20799, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20801 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20802 = bits(_T_20801, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20803 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20804 = bits(_T_20803, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20805 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20806 = bits(_T_20805, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20807 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20808 = bits(_T_20807, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20809 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20810 = bits(_T_20809, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20811 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20812 = bits(_T_20811, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20813 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20814 = bits(_T_20813, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20815 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20816 = bits(_T_20815, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20817 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20818 = bits(_T_20817, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20819 = eq(bht_rd_addr_hashed_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20820 = bits(_T_20819, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20821 = eq(bht_rd_addr_hashed_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20822 = bits(_T_20821, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20823 = eq(bht_rd_addr_hashed_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20824 = bits(_T_20823, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20825 = eq(bht_rd_addr_hashed_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20826 = bits(_T_20825, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20827 = eq(bht_rd_addr_hashed_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20828 = bits(_T_20827, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20829 = eq(bht_rd_addr_hashed_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20830 = bits(_T_20829, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20831 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20832 = bits(_T_20831, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20833 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20834 = bits(_T_20833, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20835 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20836 = bits(_T_20835, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20837 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20838 = bits(_T_20837, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20839 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20840 = bits(_T_20839, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20841 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20842 = bits(_T_20841, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20843 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20844 = bits(_T_20843, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20845 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20846 = bits(_T_20845, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20847 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20848 = bits(_T_20847, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20849 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20850 = bits(_T_20849, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20851 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20852 = bits(_T_20851, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20853 = eq(bht_rd_addr_hashed_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20854 = bits(_T_20853, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20855 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20856 = bits(_T_20855, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20857 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20858 = bits(_T_20857, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20859 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20860 = bits(_T_20859, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20861 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20862 = bits(_T_20861, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20863 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20864 = bits(_T_20863, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20865 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20866 = bits(_T_20865, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20867 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20868 = bits(_T_20867, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20869 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20870 = bits(_T_20869, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20871 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20872 = bits(_T_20871, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20873 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20874 = bits(_T_20873, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20875 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20876 = bits(_T_20875, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20877 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20878 = bits(_T_20877, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20879 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20880 = bits(_T_20879, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20881 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20882 = bits(_T_20881, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20883 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20884 = bits(_T_20883, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20885 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20886 = bits(_T_20885, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20887 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20888 = bits(_T_20887, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20889 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20890 = bits(_T_20889, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20891 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20892 = bits(_T_20891, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20893 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 466:79] - node _T_20894 = bits(_T_20893, 0, 0) @[el2_ifu_bp_ctl.scala 466:87] - node _T_20895 = mux(_T_20384, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20896 = mux(_T_20386, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20897 = mux(_T_20388, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20898 = mux(_T_20390, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20899 = mux(_T_20392, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20900 = mux(_T_20394, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20901 = mux(_T_20396, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20902 = mux(_T_20398, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20903 = mux(_T_20400, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20904 = mux(_T_20402, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20905 = mux(_T_20404, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20906 = mux(_T_20406, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20907 = mux(_T_20408, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20908 = mux(_T_20410, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20909 = mux(_T_20412, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20910 = mux(_T_20414, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20911 = mux(_T_20416, bht_bank_rd_data_out[0][16], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20912 = mux(_T_20418, bht_bank_rd_data_out[0][17], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20913 = mux(_T_20420, bht_bank_rd_data_out[0][18], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20914 = mux(_T_20422, bht_bank_rd_data_out[0][19], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20915 = mux(_T_20424, bht_bank_rd_data_out[0][20], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20916 = mux(_T_20426, bht_bank_rd_data_out[0][21], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20917 = mux(_T_20428, bht_bank_rd_data_out[0][22], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20918 = mux(_T_20430, bht_bank_rd_data_out[0][23], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20919 = mux(_T_20432, bht_bank_rd_data_out[0][24], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20920 = mux(_T_20434, bht_bank_rd_data_out[0][25], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20921 = mux(_T_20436, bht_bank_rd_data_out[0][26], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20922 = mux(_T_20438, bht_bank_rd_data_out[0][27], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20923 = mux(_T_20440, bht_bank_rd_data_out[0][28], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20924 = mux(_T_20442, bht_bank_rd_data_out[0][29], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20925 = mux(_T_20444, bht_bank_rd_data_out[0][30], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20926 = mux(_T_20446, bht_bank_rd_data_out[0][31], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20927 = mux(_T_20448, bht_bank_rd_data_out[0][32], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20928 = mux(_T_20450, bht_bank_rd_data_out[0][33], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20929 = mux(_T_20452, bht_bank_rd_data_out[0][34], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20930 = mux(_T_20454, bht_bank_rd_data_out[0][35], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20931 = mux(_T_20456, bht_bank_rd_data_out[0][36], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20932 = mux(_T_20458, bht_bank_rd_data_out[0][37], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20933 = mux(_T_20460, bht_bank_rd_data_out[0][38], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20934 = mux(_T_20462, bht_bank_rd_data_out[0][39], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20935 = mux(_T_20464, bht_bank_rd_data_out[0][40], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20936 = mux(_T_20466, bht_bank_rd_data_out[0][41], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20937 = mux(_T_20468, bht_bank_rd_data_out[0][42], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20938 = mux(_T_20470, bht_bank_rd_data_out[0][43], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20939 = mux(_T_20472, bht_bank_rd_data_out[0][44], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20940 = mux(_T_20474, bht_bank_rd_data_out[0][45], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20941 = mux(_T_20476, bht_bank_rd_data_out[0][46], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20942 = mux(_T_20478, bht_bank_rd_data_out[0][47], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20943 = mux(_T_20480, bht_bank_rd_data_out[0][48], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20944 = mux(_T_20482, bht_bank_rd_data_out[0][49], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20945 = mux(_T_20484, bht_bank_rd_data_out[0][50], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20946 = mux(_T_20486, bht_bank_rd_data_out[0][51], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20947 = mux(_T_20488, bht_bank_rd_data_out[0][52], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20948 = mux(_T_20490, bht_bank_rd_data_out[0][53], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20949 = mux(_T_20492, bht_bank_rd_data_out[0][54], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20950 = mux(_T_20494, bht_bank_rd_data_out[0][55], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20951 = mux(_T_20496, bht_bank_rd_data_out[0][56], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20952 = mux(_T_20498, bht_bank_rd_data_out[0][57], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20953 = mux(_T_20500, bht_bank_rd_data_out[0][58], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20954 = mux(_T_20502, bht_bank_rd_data_out[0][59], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20955 = mux(_T_20504, bht_bank_rd_data_out[0][60], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20956 = mux(_T_20506, bht_bank_rd_data_out[0][61], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20957 = mux(_T_20508, bht_bank_rd_data_out[0][62], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20958 = mux(_T_20510, bht_bank_rd_data_out[0][63], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20959 = mux(_T_20512, bht_bank_rd_data_out[0][64], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20960 = mux(_T_20514, bht_bank_rd_data_out[0][65], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20961 = mux(_T_20516, bht_bank_rd_data_out[0][66], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20962 = mux(_T_20518, bht_bank_rd_data_out[0][67], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20963 = mux(_T_20520, bht_bank_rd_data_out[0][68], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20964 = mux(_T_20522, bht_bank_rd_data_out[0][69], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20965 = mux(_T_20524, bht_bank_rd_data_out[0][70], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20966 = mux(_T_20526, bht_bank_rd_data_out[0][71], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20967 = mux(_T_20528, bht_bank_rd_data_out[0][72], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20968 = mux(_T_20530, bht_bank_rd_data_out[0][73], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20969 = mux(_T_20532, bht_bank_rd_data_out[0][74], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20970 = mux(_T_20534, bht_bank_rd_data_out[0][75], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20971 = mux(_T_20536, bht_bank_rd_data_out[0][76], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20972 = mux(_T_20538, bht_bank_rd_data_out[0][77], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20973 = mux(_T_20540, bht_bank_rd_data_out[0][78], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20974 = mux(_T_20542, bht_bank_rd_data_out[0][79], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20975 = mux(_T_20544, bht_bank_rd_data_out[0][80], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20976 = mux(_T_20546, bht_bank_rd_data_out[0][81], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20977 = mux(_T_20548, bht_bank_rd_data_out[0][82], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20978 = mux(_T_20550, bht_bank_rd_data_out[0][83], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20979 = mux(_T_20552, bht_bank_rd_data_out[0][84], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20980 = mux(_T_20554, bht_bank_rd_data_out[0][85], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20981 = mux(_T_20556, bht_bank_rd_data_out[0][86], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20982 = mux(_T_20558, bht_bank_rd_data_out[0][87], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20983 = mux(_T_20560, bht_bank_rd_data_out[0][88], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20984 = mux(_T_20562, bht_bank_rd_data_out[0][89], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20985 = mux(_T_20564, bht_bank_rd_data_out[0][90], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20986 = mux(_T_20566, bht_bank_rd_data_out[0][91], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20987 = mux(_T_20568, bht_bank_rd_data_out[0][92], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20988 = mux(_T_20570, bht_bank_rd_data_out[0][93], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20989 = mux(_T_20572, bht_bank_rd_data_out[0][94], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20990 = mux(_T_20574, bht_bank_rd_data_out[0][95], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20991 = mux(_T_20576, bht_bank_rd_data_out[0][96], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20992 = mux(_T_20578, bht_bank_rd_data_out[0][97], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20993 = mux(_T_20580, bht_bank_rd_data_out[0][98], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20994 = mux(_T_20582, bht_bank_rd_data_out[0][99], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20995 = mux(_T_20584, bht_bank_rd_data_out[0][100], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20996 = mux(_T_20586, bht_bank_rd_data_out[0][101], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20997 = mux(_T_20588, bht_bank_rd_data_out[0][102], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20998 = mux(_T_20590, bht_bank_rd_data_out[0][103], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_20999 = mux(_T_20592, bht_bank_rd_data_out[0][104], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21000 = mux(_T_20594, bht_bank_rd_data_out[0][105], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21001 = mux(_T_20596, bht_bank_rd_data_out[0][106], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21002 = mux(_T_20598, bht_bank_rd_data_out[0][107], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21003 = mux(_T_20600, bht_bank_rd_data_out[0][108], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21004 = mux(_T_20602, bht_bank_rd_data_out[0][109], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21005 = mux(_T_20604, bht_bank_rd_data_out[0][110], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21006 = mux(_T_20606, bht_bank_rd_data_out[0][111], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21007 = mux(_T_20608, bht_bank_rd_data_out[0][112], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21008 = mux(_T_20610, bht_bank_rd_data_out[0][113], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21009 = mux(_T_20612, bht_bank_rd_data_out[0][114], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21010 = mux(_T_20614, bht_bank_rd_data_out[0][115], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21011 = mux(_T_20616, bht_bank_rd_data_out[0][116], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21012 = mux(_T_20618, bht_bank_rd_data_out[0][117], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21013 = mux(_T_20620, bht_bank_rd_data_out[0][118], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21014 = mux(_T_20622, bht_bank_rd_data_out[0][119], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21015 = mux(_T_20624, bht_bank_rd_data_out[0][120], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21016 = mux(_T_20626, bht_bank_rd_data_out[0][121], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21017 = mux(_T_20628, bht_bank_rd_data_out[0][122], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21018 = mux(_T_20630, bht_bank_rd_data_out[0][123], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21019 = mux(_T_20632, bht_bank_rd_data_out[0][124], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21020 = mux(_T_20634, bht_bank_rd_data_out[0][125], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21021 = mux(_T_20636, bht_bank_rd_data_out[0][126], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21022 = mux(_T_20638, bht_bank_rd_data_out[0][127], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21023 = mux(_T_20640, bht_bank_rd_data_out[0][128], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21024 = mux(_T_20642, bht_bank_rd_data_out[0][129], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21025 = mux(_T_20644, bht_bank_rd_data_out[0][130], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21026 = mux(_T_20646, bht_bank_rd_data_out[0][131], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21027 = mux(_T_20648, bht_bank_rd_data_out[0][132], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21028 = mux(_T_20650, bht_bank_rd_data_out[0][133], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21029 = mux(_T_20652, bht_bank_rd_data_out[0][134], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21030 = mux(_T_20654, bht_bank_rd_data_out[0][135], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21031 = mux(_T_20656, bht_bank_rd_data_out[0][136], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21032 = mux(_T_20658, bht_bank_rd_data_out[0][137], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21033 = mux(_T_20660, bht_bank_rd_data_out[0][138], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21034 = mux(_T_20662, bht_bank_rd_data_out[0][139], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21035 = mux(_T_20664, bht_bank_rd_data_out[0][140], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21036 = mux(_T_20666, bht_bank_rd_data_out[0][141], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21037 = mux(_T_20668, bht_bank_rd_data_out[0][142], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21038 = mux(_T_20670, bht_bank_rd_data_out[0][143], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21039 = mux(_T_20672, bht_bank_rd_data_out[0][144], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21040 = mux(_T_20674, bht_bank_rd_data_out[0][145], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21041 = mux(_T_20676, bht_bank_rd_data_out[0][146], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21042 = mux(_T_20678, bht_bank_rd_data_out[0][147], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21043 = mux(_T_20680, bht_bank_rd_data_out[0][148], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21044 = mux(_T_20682, bht_bank_rd_data_out[0][149], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21045 = mux(_T_20684, bht_bank_rd_data_out[0][150], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21046 = mux(_T_20686, bht_bank_rd_data_out[0][151], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21047 = mux(_T_20688, bht_bank_rd_data_out[0][152], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21048 = mux(_T_20690, bht_bank_rd_data_out[0][153], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21049 = mux(_T_20692, bht_bank_rd_data_out[0][154], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21050 = mux(_T_20694, bht_bank_rd_data_out[0][155], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21051 = mux(_T_20696, bht_bank_rd_data_out[0][156], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21052 = mux(_T_20698, bht_bank_rd_data_out[0][157], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21053 = mux(_T_20700, bht_bank_rd_data_out[0][158], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21054 = mux(_T_20702, bht_bank_rd_data_out[0][159], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21055 = mux(_T_20704, bht_bank_rd_data_out[0][160], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21056 = mux(_T_20706, bht_bank_rd_data_out[0][161], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21057 = mux(_T_20708, bht_bank_rd_data_out[0][162], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21058 = mux(_T_20710, bht_bank_rd_data_out[0][163], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21059 = mux(_T_20712, bht_bank_rd_data_out[0][164], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21060 = mux(_T_20714, bht_bank_rd_data_out[0][165], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21061 = mux(_T_20716, bht_bank_rd_data_out[0][166], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21062 = mux(_T_20718, bht_bank_rd_data_out[0][167], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21063 = mux(_T_20720, bht_bank_rd_data_out[0][168], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21064 = mux(_T_20722, bht_bank_rd_data_out[0][169], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21065 = mux(_T_20724, bht_bank_rd_data_out[0][170], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21066 = mux(_T_20726, bht_bank_rd_data_out[0][171], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21067 = mux(_T_20728, bht_bank_rd_data_out[0][172], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21068 = mux(_T_20730, bht_bank_rd_data_out[0][173], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21069 = mux(_T_20732, bht_bank_rd_data_out[0][174], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21070 = mux(_T_20734, bht_bank_rd_data_out[0][175], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21071 = mux(_T_20736, bht_bank_rd_data_out[0][176], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21072 = mux(_T_20738, bht_bank_rd_data_out[0][177], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21073 = mux(_T_20740, bht_bank_rd_data_out[0][178], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21074 = mux(_T_20742, bht_bank_rd_data_out[0][179], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21075 = mux(_T_20744, bht_bank_rd_data_out[0][180], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21076 = mux(_T_20746, bht_bank_rd_data_out[0][181], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21077 = mux(_T_20748, bht_bank_rd_data_out[0][182], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21078 = mux(_T_20750, bht_bank_rd_data_out[0][183], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21079 = mux(_T_20752, bht_bank_rd_data_out[0][184], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21080 = mux(_T_20754, bht_bank_rd_data_out[0][185], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21081 = mux(_T_20756, bht_bank_rd_data_out[0][186], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21082 = mux(_T_20758, bht_bank_rd_data_out[0][187], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21083 = mux(_T_20760, bht_bank_rd_data_out[0][188], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21084 = mux(_T_20762, bht_bank_rd_data_out[0][189], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21085 = mux(_T_20764, bht_bank_rd_data_out[0][190], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21086 = mux(_T_20766, bht_bank_rd_data_out[0][191], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21087 = mux(_T_20768, bht_bank_rd_data_out[0][192], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21088 = mux(_T_20770, bht_bank_rd_data_out[0][193], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21089 = mux(_T_20772, bht_bank_rd_data_out[0][194], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21090 = mux(_T_20774, bht_bank_rd_data_out[0][195], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21091 = mux(_T_20776, bht_bank_rd_data_out[0][196], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21092 = mux(_T_20778, bht_bank_rd_data_out[0][197], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21093 = mux(_T_20780, bht_bank_rd_data_out[0][198], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21094 = mux(_T_20782, bht_bank_rd_data_out[0][199], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21095 = mux(_T_20784, bht_bank_rd_data_out[0][200], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21096 = mux(_T_20786, bht_bank_rd_data_out[0][201], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21097 = mux(_T_20788, bht_bank_rd_data_out[0][202], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21098 = mux(_T_20790, bht_bank_rd_data_out[0][203], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21099 = mux(_T_20792, bht_bank_rd_data_out[0][204], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21100 = mux(_T_20794, bht_bank_rd_data_out[0][205], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21101 = mux(_T_20796, bht_bank_rd_data_out[0][206], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21102 = mux(_T_20798, bht_bank_rd_data_out[0][207], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21103 = mux(_T_20800, bht_bank_rd_data_out[0][208], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21104 = mux(_T_20802, bht_bank_rd_data_out[0][209], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21105 = mux(_T_20804, bht_bank_rd_data_out[0][210], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21106 = mux(_T_20806, bht_bank_rd_data_out[0][211], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21107 = mux(_T_20808, bht_bank_rd_data_out[0][212], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21108 = mux(_T_20810, bht_bank_rd_data_out[0][213], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21109 = mux(_T_20812, bht_bank_rd_data_out[0][214], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21110 = mux(_T_20814, bht_bank_rd_data_out[0][215], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21111 = mux(_T_20816, bht_bank_rd_data_out[0][216], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21112 = mux(_T_20818, bht_bank_rd_data_out[0][217], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21113 = mux(_T_20820, bht_bank_rd_data_out[0][218], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21114 = mux(_T_20822, bht_bank_rd_data_out[0][219], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21115 = mux(_T_20824, bht_bank_rd_data_out[0][220], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21116 = mux(_T_20826, bht_bank_rd_data_out[0][221], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21117 = mux(_T_20828, bht_bank_rd_data_out[0][222], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21118 = mux(_T_20830, bht_bank_rd_data_out[0][223], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21119 = mux(_T_20832, bht_bank_rd_data_out[0][224], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21120 = mux(_T_20834, bht_bank_rd_data_out[0][225], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21121 = mux(_T_20836, bht_bank_rd_data_out[0][226], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21122 = mux(_T_20838, bht_bank_rd_data_out[0][227], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21123 = mux(_T_20840, bht_bank_rd_data_out[0][228], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21124 = mux(_T_20842, bht_bank_rd_data_out[0][229], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21125 = mux(_T_20844, bht_bank_rd_data_out[0][230], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21126 = mux(_T_20846, bht_bank_rd_data_out[0][231], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21127 = mux(_T_20848, bht_bank_rd_data_out[0][232], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21128 = mux(_T_20850, bht_bank_rd_data_out[0][233], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21129 = mux(_T_20852, bht_bank_rd_data_out[0][234], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21130 = mux(_T_20854, bht_bank_rd_data_out[0][235], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21131 = mux(_T_20856, bht_bank_rd_data_out[0][236], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21132 = mux(_T_20858, bht_bank_rd_data_out[0][237], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21133 = mux(_T_20860, bht_bank_rd_data_out[0][238], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21134 = mux(_T_20862, bht_bank_rd_data_out[0][239], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21135 = mux(_T_20864, bht_bank_rd_data_out[0][240], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21136 = mux(_T_20866, bht_bank_rd_data_out[0][241], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21137 = mux(_T_20868, bht_bank_rd_data_out[0][242], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21138 = mux(_T_20870, bht_bank_rd_data_out[0][243], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21139 = mux(_T_20872, bht_bank_rd_data_out[0][244], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21140 = mux(_T_20874, bht_bank_rd_data_out[0][245], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21141 = mux(_T_20876, bht_bank_rd_data_out[0][246], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21142 = mux(_T_20878, bht_bank_rd_data_out[0][247], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21143 = mux(_T_20880, bht_bank_rd_data_out[0][248], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21144 = mux(_T_20882, bht_bank_rd_data_out[0][249], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21145 = mux(_T_20884, bht_bank_rd_data_out[0][250], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21146 = mux(_T_20886, bht_bank_rd_data_out[0][251], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21147 = mux(_T_20888, bht_bank_rd_data_out[0][252], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21148 = mux(_T_20890, bht_bank_rd_data_out[0][253], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21149 = mux(_T_20892, bht_bank_rd_data_out[0][254], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21150 = mux(_T_20894, bht_bank_rd_data_out[0][255], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21151 = or(_T_20895, _T_20896) @[Mux.scala 27:72] - node _T_21152 = or(_T_21151, _T_20897) @[Mux.scala 27:72] + bht_bank_rd_data_out[1][254] <= _T_20382 @[el2_ifu_bp_ctl.scala 467:39] + reg _T_20383 : UInt, rvclkhdr_553.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when bht_bank_sel[1][15][15] : @[Reg.scala 28:19] + _T_20383 <= bht_bank_wr_data_1_15_15 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + bht_bank_rd_data_out[1][255] <= _T_20383 @[el2_ifu_bp_ctl.scala 467:39] + node _T_20384 = eq(bht_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20385 = bits(_T_20384, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20386 = eq(bht_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20387 = bits(_T_20386, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20388 = eq(bht_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20389 = bits(_T_20388, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20390 = eq(bht_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20391 = bits(_T_20390, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20392 = eq(bht_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20393 = bits(_T_20392, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20394 = eq(bht_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20395 = bits(_T_20394, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20396 = eq(bht_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20397 = bits(_T_20396, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20398 = eq(bht_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20399 = bits(_T_20398, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20400 = eq(bht_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20401 = bits(_T_20400, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20402 = eq(bht_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20403 = bits(_T_20402, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20404 = eq(bht_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20405 = bits(_T_20404, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20406 = eq(bht_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20407 = bits(_T_20406, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20408 = eq(bht_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20409 = bits(_T_20408, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20410 = eq(bht_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20411 = bits(_T_20410, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20412 = eq(bht_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20413 = bits(_T_20412, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20414 = eq(bht_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20415 = bits(_T_20414, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20416 = eq(bht_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20417 = bits(_T_20416, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20418 = eq(bht_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20419 = bits(_T_20418, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20420 = eq(bht_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20421 = bits(_T_20420, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20422 = eq(bht_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20423 = bits(_T_20422, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20424 = eq(bht_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20425 = bits(_T_20424, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20426 = eq(bht_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20427 = bits(_T_20426, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20428 = eq(bht_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20429 = bits(_T_20428, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20430 = eq(bht_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20431 = bits(_T_20430, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20432 = eq(bht_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20433 = bits(_T_20432, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20434 = eq(bht_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20435 = bits(_T_20434, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20436 = eq(bht_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20437 = bits(_T_20436, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20438 = eq(bht_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20439 = bits(_T_20438, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20440 = eq(bht_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20441 = bits(_T_20440, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20442 = eq(bht_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20443 = bits(_T_20442, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20444 = eq(bht_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20445 = bits(_T_20444, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20446 = eq(bht_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20447 = bits(_T_20446, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20448 = eq(bht_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20449 = bits(_T_20448, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20450 = eq(bht_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20451 = bits(_T_20450, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20452 = eq(bht_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20453 = bits(_T_20452, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20454 = eq(bht_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20455 = bits(_T_20454, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20456 = eq(bht_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20457 = bits(_T_20456, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20458 = eq(bht_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20459 = bits(_T_20458, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20460 = eq(bht_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20461 = bits(_T_20460, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20462 = eq(bht_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20463 = bits(_T_20462, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20464 = eq(bht_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20465 = bits(_T_20464, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20466 = eq(bht_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20467 = bits(_T_20466, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20468 = eq(bht_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20469 = bits(_T_20468, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20470 = eq(bht_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20471 = bits(_T_20470, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20472 = eq(bht_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20473 = bits(_T_20472, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20474 = eq(bht_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20475 = bits(_T_20474, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20476 = eq(bht_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20477 = bits(_T_20476, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20478 = eq(bht_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20479 = bits(_T_20478, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20480 = eq(bht_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20481 = bits(_T_20480, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20482 = eq(bht_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20483 = bits(_T_20482, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20484 = eq(bht_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20485 = bits(_T_20484, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20486 = eq(bht_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20487 = bits(_T_20486, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20488 = eq(bht_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20489 = bits(_T_20488, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20490 = eq(bht_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20491 = bits(_T_20490, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20492 = eq(bht_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20493 = bits(_T_20492, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20494 = eq(bht_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20495 = bits(_T_20494, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20496 = eq(bht_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20497 = bits(_T_20496, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20498 = eq(bht_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20499 = bits(_T_20498, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20500 = eq(bht_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20501 = bits(_T_20500, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20502 = eq(bht_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20503 = bits(_T_20502, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20504 = eq(bht_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20505 = bits(_T_20504, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20506 = eq(bht_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20507 = bits(_T_20506, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20508 = eq(bht_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20509 = bits(_T_20508, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20510 = eq(bht_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20511 = bits(_T_20510, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20512 = eq(bht_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20513 = bits(_T_20512, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20514 = eq(bht_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20515 = bits(_T_20514, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20516 = eq(bht_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20517 = bits(_T_20516, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20518 = eq(bht_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20519 = bits(_T_20518, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20520 = eq(bht_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20521 = bits(_T_20520, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20522 = eq(bht_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20523 = bits(_T_20522, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20524 = eq(bht_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20525 = bits(_T_20524, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20526 = eq(bht_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20527 = bits(_T_20526, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20528 = eq(bht_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20529 = bits(_T_20528, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20530 = eq(bht_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20531 = bits(_T_20530, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20532 = eq(bht_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20533 = bits(_T_20532, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20534 = eq(bht_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20535 = bits(_T_20534, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20536 = eq(bht_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20537 = bits(_T_20536, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20538 = eq(bht_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20539 = bits(_T_20538, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20540 = eq(bht_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20541 = bits(_T_20540, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20542 = eq(bht_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20543 = bits(_T_20542, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20544 = eq(bht_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20545 = bits(_T_20544, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20546 = eq(bht_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20547 = bits(_T_20546, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20548 = eq(bht_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20549 = bits(_T_20548, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20550 = eq(bht_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20551 = bits(_T_20550, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20552 = eq(bht_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20553 = bits(_T_20552, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20554 = eq(bht_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20555 = bits(_T_20554, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20556 = eq(bht_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20557 = bits(_T_20556, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20558 = eq(bht_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20559 = bits(_T_20558, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20560 = eq(bht_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20561 = bits(_T_20560, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20562 = eq(bht_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20563 = bits(_T_20562, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20564 = eq(bht_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20565 = bits(_T_20564, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20566 = eq(bht_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20567 = bits(_T_20566, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20568 = eq(bht_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20569 = bits(_T_20568, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20570 = eq(bht_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20571 = bits(_T_20570, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20572 = eq(bht_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20573 = bits(_T_20572, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20574 = eq(bht_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20575 = bits(_T_20574, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20576 = eq(bht_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20577 = bits(_T_20576, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20578 = eq(bht_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20579 = bits(_T_20578, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20580 = eq(bht_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20581 = bits(_T_20580, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20582 = eq(bht_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20583 = bits(_T_20582, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20584 = eq(bht_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20585 = bits(_T_20584, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20586 = eq(bht_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20587 = bits(_T_20586, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20588 = eq(bht_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20589 = bits(_T_20588, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20590 = eq(bht_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20591 = bits(_T_20590, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20592 = eq(bht_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20593 = bits(_T_20592, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20594 = eq(bht_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20595 = bits(_T_20594, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20596 = eq(bht_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20597 = bits(_T_20596, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20598 = eq(bht_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20599 = bits(_T_20598, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20600 = eq(bht_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20601 = bits(_T_20600, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20602 = eq(bht_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20603 = bits(_T_20602, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20604 = eq(bht_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20605 = bits(_T_20604, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20606 = eq(bht_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20607 = bits(_T_20606, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20608 = eq(bht_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20609 = bits(_T_20608, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20610 = eq(bht_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20611 = bits(_T_20610, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20612 = eq(bht_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20613 = bits(_T_20612, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20614 = eq(bht_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20615 = bits(_T_20614, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20616 = eq(bht_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20617 = bits(_T_20616, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20618 = eq(bht_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20619 = bits(_T_20618, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20620 = eq(bht_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20621 = bits(_T_20620, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20622 = eq(bht_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20623 = bits(_T_20622, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20624 = eq(bht_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20625 = bits(_T_20624, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20626 = eq(bht_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20627 = bits(_T_20626, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20628 = eq(bht_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20629 = bits(_T_20628, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20630 = eq(bht_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20631 = bits(_T_20630, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20632 = eq(bht_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20633 = bits(_T_20632, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20634 = eq(bht_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20635 = bits(_T_20634, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20636 = eq(bht_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20637 = bits(_T_20636, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20638 = eq(bht_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20639 = bits(_T_20638, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20640 = eq(bht_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20641 = bits(_T_20640, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20642 = eq(bht_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20643 = bits(_T_20642, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20644 = eq(bht_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20645 = bits(_T_20644, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20646 = eq(bht_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20647 = bits(_T_20646, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20648 = eq(bht_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20649 = bits(_T_20648, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20650 = eq(bht_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20651 = bits(_T_20650, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20652 = eq(bht_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20653 = bits(_T_20652, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20654 = eq(bht_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20655 = bits(_T_20654, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20656 = eq(bht_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20657 = bits(_T_20656, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20658 = eq(bht_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20659 = bits(_T_20658, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20660 = eq(bht_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20661 = bits(_T_20660, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20662 = eq(bht_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20663 = bits(_T_20662, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20664 = eq(bht_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20665 = bits(_T_20664, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20666 = eq(bht_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20667 = bits(_T_20666, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20668 = eq(bht_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20669 = bits(_T_20668, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20670 = eq(bht_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20671 = bits(_T_20670, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20672 = eq(bht_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20673 = bits(_T_20672, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20674 = eq(bht_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20675 = bits(_T_20674, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20676 = eq(bht_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20677 = bits(_T_20676, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20678 = eq(bht_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20679 = bits(_T_20678, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20680 = eq(bht_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20681 = bits(_T_20680, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20682 = eq(bht_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20683 = bits(_T_20682, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20684 = eq(bht_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20685 = bits(_T_20684, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20686 = eq(bht_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20687 = bits(_T_20686, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20688 = eq(bht_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20689 = bits(_T_20688, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20690 = eq(bht_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20691 = bits(_T_20690, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20692 = eq(bht_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20693 = bits(_T_20692, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20694 = eq(bht_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20695 = bits(_T_20694, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20696 = eq(bht_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20697 = bits(_T_20696, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20698 = eq(bht_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20699 = bits(_T_20698, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20700 = eq(bht_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20701 = bits(_T_20700, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20702 = eq(bht_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20703 = bits(_T_20702, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20704 = eq(bht_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20705 = bits(_T_20704, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20706 = eq(bht_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20707 = bits(_T_20706, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20708 = eq(bht_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20709 = bits(_T_20708, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20710 = eq(bht_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20711 = bits(_T_20710, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20712 = eq(bht_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20713 = bits(_T_20712, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20714 = eq(bht_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20715 = bits(_T_20714, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20716 = eq(bht_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20717 = bits(_T_20716, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20718 = eq(bht_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20719 = bits(_T_20718, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20720 = eq(bht_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20721 = bits(_T_20720, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20722 = eq(bht_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20723 = bits(_T_20722, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20724 = eq(bht_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20725 = bits(_T_20724, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20726 = eq(bht_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20727 = bits(_T_20726, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20728 = eq(bht_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20729 = bits(_T_20728, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20730 = eq(bht_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20731 = bits(_T_20730, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20732 = eq(bht_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20733 = bits(_T_20732, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20734 = eq(bht_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20735 = bits(_T_20734, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20736 = eq(bht_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20737 = bits(_T_20736, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20738 = eq(bht_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20739 = bits(_T_20738, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20740 = eq(bht_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20741 = bits(_T_20740, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20742 = eq(bht_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20743 = bits(_T_20742, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20744 = eq(bht_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20745 = bits(_T_20744, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20746 = eq(bht_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20747 = bits(_T_20746, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20748 = eq(bht_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20749 = bits(_T_20748, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20750 = eq(bht_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20751 = bits(_T_20750, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20752 = eq(bht_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20753 = bits(_T_20752, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20754 = eq(bht_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20755 = bits(_T_20754, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20756 = eq(bht_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20757 = bits(_T_20756, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20758 = eq(bht_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20759 = bits(_T_20758, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20760 = eq(bht_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20761 = bits(_T_20760, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20762 = eq(bht_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20763 = bits(_T_20762, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20764 = eq(bht_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20765 = bits(_T_20764, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20766 = eq(bht_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20767 = bits(_T_20766, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20768 = eq(bht_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20769 = bits(_T_20768, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20770 = eq(bht_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20771 = bits(_T_20770, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20772 = eq(bht_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20773 = bits(_T_20772, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20774 = eq(bht_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20775 = bits(_T_20774, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20776 = eq(bht_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20777 = bits(_T_20776, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20778 = eq(bht_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20779 = bits(_T_20778, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20780 = eq(bht_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20781 = bits(_T_20780, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20782 = eq(bht_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20783 = bits(_T_20782, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20784 = eq(bht_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20785 = bits(_T_20784, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20786 = eq(bht_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20787 = bits(_T_20786, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20788 = eq(bht_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20789 = bits(_T_20788, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20790 = eq(bht_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20791 = bits(_T_20790, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20792 = eq(bht_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20793 = bits(_T_20792, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20794 = eq(bht_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20795 = bits(_T_20794, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20796 = eq(bht_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20797 = bits(_T_20796, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20798 = eq(bht_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20799 = bits(_T_20798, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20800 = eq(bht_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20801 = bits(_T_20800, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20802 = eq(bht_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20803 = bits(_T_20802, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20804 = eq(bht_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20805 = bits(_T_20804, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20806 = eq(bht_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20807 = bits(_T_20806, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20808 = eq(bht_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20809 = bits(_T_20808, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20810 = eq(bht_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20811 = bits(_T_20810, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20812 = eq(bht_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20813 = bits(_T_20812, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20814 = eq(bht_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20815 = bits(_T_20814, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20816 = eq(bht_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20817 = bits(_T_20816, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20818 = eq(bht_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20819 = bits(_T_20818, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20820 = eq(bht_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20821 = bits(_T_20820, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20822 = eq(bht_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20823 = bits(_T_20822, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20824 = eq(bht_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20825 = bits(_T_20824, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20826 = eq(bht_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20827 = bits(_T_20826, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20828 = eq(bht_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20829 = bits(_T_20828, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20830 = eq(bht_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20831 = bits(_T_20830, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20832 = eq(bht_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20833 = bits(_T_20832, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20834 = eq(bht_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20835 = bits(_T_20834, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20836 = eq(bht_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20837 = bits(_T_20836, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20838 = eq(bht_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20839 = bits(_T_20838, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20840 = eq(bht_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20841 = bits(_T_20840, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20842 = eq(bht_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20843 = bits(_T_20842, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20844 = eq(bht_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20845 = bits(_T_20844, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20846 = eq(bht_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20847 = bits(_T_20846, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20848 = eq(bht_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20849 = bits(_T_20848, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20850 = eq(bht_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20851 = bits(_T_20850, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20852 = eq(bht_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20853 = bits(_T_20852, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20854 = eq(bht_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20855 = bits(_T_20854, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20856 = eq(bht_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20857 = bits(_T_20856, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20858 = eq(bht_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20859 = bits(_T_20858, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20860 = eq(bht_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20861 = bits(_T_20860, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20862 = eq(bht_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20863 = bits(_T_20862, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20864 = eq(bht_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20865 = bits(_T_20864, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20866 = eq(bht_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20867 = bits(_T_20866, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20868 = eq(bht_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20869 = bits(_T_20868, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20870 = eq(bht_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20871 = bits(_T_20870, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20872 = eq(bht_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20873 = bits(_T_20872, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20874 = eq(bht_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20875 = bits(_T_20874, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20876 = eq(bht_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20877 = bits(_T_20876, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20878 = eq(bht_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20879 = bits(_T_20878, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20880 = eq(bht_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20881 = bits(_T_20880, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20882 = eq(bht_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20883 = bits(_T_20882, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20884 = eq(bht_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20885 = bits(_T_20884, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20886 = eq(bht_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20887 = bits(_T_20886, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20888 = eq(bht_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20889 = bits(_T_20888, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20890 = eq(bht_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20891 = bits(_T_20890, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20892 = eq(bht_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20893 = bits(_T_20892, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20894 = eq(bht_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 471:79] + node _T_20895 = bits(_T_20894, 0, 0) @[el2_ifu_bp_ctl.scala 471:87] + node _T_20896 = mux(_T_20385, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20897 = mux(_T_20387, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20898 = mux(_T_20389, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20899 = mux(_T_20391, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20900 = mux(_T_20393, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20901 = mux(_T_20395, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20902 = mux(_T_20397, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20903 = mux(_T_20399, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20904 = mux(_T_20401, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20905 = mux(_T_20403, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20906 = mux(_T_20405, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20907 = mux(_T_20407, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20908 = mux(_T_20409, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20909 = mux(_T_20411, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20910 = mux(_T_20413, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20911 = mux(_T_20415, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20912 = mux(_T_20417, bht_bank_rd_data_out[0][16], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20913 = mux(_T_20419, bht_bank_rd_data_out[0][17], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20914 = mux(_T_20421, bht_bank_rd_data_out[0][18], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20915 = mux(_T_20423, bht_bank_rd_data_out[0][19], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20916 = mux(_T_20425, bht_bank_rd_data_out[0][20], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20917 = mux(_T_20427, bht_bank_rd_data_out[0][21], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20918 = mux(_T_20429, bht_bank_rd_data_out[0][22], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20919 = mux(_T_20431, bht_bank_rd_data_out[0][23], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20920 = mux(_T_20433, bht_bank_rd_data_out[0][24], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20921 = mux(_T_20435, bht_bank_rd_data_out[0][25], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20922 = mux(_T_20437, bht_bank_rd_data_out[0][26], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20923 = mux(_T_20439, bht_bank_rd_data_out[0][27], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20924 = mux(_T_20441, bht_bank_rd_data_out[0][28], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20925 = mux(_T_20443, bht_bank_rd_data_out[0][29], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20926 = mux(_T_20445, bht_bank_rd_data_out[0][30], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20927 = mux(_T_20447, bht_bank_rd_data_out[0][31], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20928 = mux(_T_20449, bht_bank_rd_data_out[0][32], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20929 = mux(_T_20451, bht_bank_rd_data_out[0][33], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20930 = mux(_T_20453, bht_bank_rd_data_out[0][34], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20931 = mux(_T_20455, bht_bank_rd_data_out[0][35], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20932 = mux(_T_20457, bht_bank_rd_data_out[0][36], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20933 = mux(_T_20459, bht_bank_rd_data_out[0][37], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20934 = mux(_T_20461, bht_bank_rd_data_out[0][38], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20935 = mux(_T_20463, bht_bank_rd_data_out[0][39], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20936 = mux(_T_20465, bht_bank_rd_data_out[0][40], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20937 = mux(_T_20467, bht_bank_rd_data_out[0][41], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20938 = mux(_T_20469, bht_bank_rd_data_out[0][42], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20939 = mux(_T_20471, bht_bank_rd_data_out[0][43], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20940 = mux(_T_20473, bht_bank_rd_data_out[0][44], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20941 = mux(_T_20475, bht_bank_rd_data_out[0][45], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20942 = mux(_T_20477, bht_bank_rd_data_out[0][46], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20943 = mux(_T_20479, bht_bank_rd_data_out[0][47], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20944 = mux(_T_20481, bht_bank_rd_data_out[0][48], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20945 = mux(_T_20483, bht_bank_rd_data_out[0][49], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20946 = mux(_T_20485, bht_bank_rd_data_out[0][50], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20947 = mux(_T_20487, bht_bank_rd_data_out[0][51], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20948 = mux(_T_20489, bht_bank_rd_data_out[0][52], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20949 = mux(_T_20491, bht_bank_rd_data_out[0][53], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20950 = mux(_T_20493, bht_bank_rd_data_out[0][54], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20951 = mux(_T_20495, bht_bank_rd_data_out[0][55], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20952 = mux(_T_20497, bht_bank_rd_data_out[0][56], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20953 = mux(_T_20499, bht_bank_rd_data_out[0][57], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20954 = mux(_T_20501, bht_bank_rd_data_out[0][58], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20955 = mux(_T_20503, bht_bank_rd_data_out[0][59], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20956 = mux(_T_20505, bht_bank_rd_data_out[0][60], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20957 = mux(_T_20507, bht_bank_rd_data_out[0][61], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20958 = mux(_T_20509, bht_bank_rd_data_out[0][62], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20959 = mux(_T_20511, bht_bank_rd_data_out[0][63], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20960 = mux(_T_20513, bht_bank_rd_data_out[0][64], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20961 = mux(_T_20515, bht_bank_rd_data_out[0][65], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20962 = mux(_T_20517, bht_bank_rd_data_out[0][66], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20963 = mux(_T_20519, bht_bank_rd_data_out[0][67], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20964 = mux(_T_20521, bht_bank_rd_data_out[0][68], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20965 = mux(_T_20523, bht_bank_rd_data_out[0][69], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20966 = mux(_T_20525, bht_bank_rd_data_out[0][70], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20967 = mux(_T_20527, bht_bank_rd_data_out[0][71], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20968 = mux(_T_20529, bht_bank_rd_data_out[0][72], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20969 = mux(_T_20531, bht_bank_rd_data_out[0][73], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20970 = mux(_T_20533, bht_bank_rd_data_out[0][74], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20971 = mux(_T_20535, bht_bank_rd_data_out[0][75], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20972 = mux(_T_20537, bht_bank_rd_data_out[0][76], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20973 = mux(_T_20539, bht_bank_rd_data_out[0][77], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20974 = mux(_T_20541, bht_bank_rd_data_out[0][78], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20975 = mux(_T_20543, bht_bank_rd_data_out[0][79], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20976 = mux(_T_20545, bht_bank_rd_data_out[0][80], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20977 = mux(_T_20547, bht_bank_rd_data_out[0][81], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20978 = mux(_T_20549, bht_bank_rd_data_out[0][82], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20979 = mux(_T_20551, bht_bank_rd_data_out[0][83], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20980 = mux(_T_20553, bht_bank_rd_data_out[0][84], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20981 = mux(_T_20555, bht_bank_rd_data_out[0][85], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20982 = mux(_T_20557, bht_bank_rd_data_out[0][86], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20983 = mux(_T_20559, bht_bank_rd_data_out[0][87], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20984 = mux(_T_20561, bht_bank_rd_data_out[0][88], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20985 = mux(_T_20563, bht_bank_rd_data_out[0][89], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20986 = mux(_T_20565, bht_bank_rd_data_out[0][90], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20987 = mux(_T_20567, bht_bank_rd_data_out[0][91], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20988 = mux(_T_20569, bht_bank_rd_data_out[0][92], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20989 = mux(_T_20571, bht_bank_rd_data_out[0][93], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20990 = mux(_T_20573, bht_bank_rd_data_out[0][94], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20991 = mux(_T_20575, bht_bank_rd_data_out[0][95], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20992 = mux(_T_20577, bht_bank_rd_data_out[0][96], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20993 = mux(_T_20579, bht_bank_rd_data_out[0][97], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20994 = mux(_T_20581, bht_bank_rd_data_out[0][98], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20995 = mux(_T_20583, bht_bank_rd_data_out[0][99], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20996 = mux(_T_20585, bht_bank_rd_data_out[0][100], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20997 = mux(_T_20587, bht_bank_rd_data_out[0][101], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20998 = mux(_T_20589, bht_bank_rd_data_out[0][102], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20999 = mux(_T_20591, bht_bank_rd_data_out[0][103], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21000 = mux(_T_20593, bht_bank_rd_data_out[0][104], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21001 = mux(_T_20595, bht_bank_rd_data_out[0][105], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21002 = mux(_T_20597, bht_bank_rd_data_out[0][106], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21003 = mux(_T_20599, bht_bank_rd_data_out[0][107], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21004 = mux(_T_20601, bht_bank_rd_data_out[0][108], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21005 = mux(_T_20603, bht_bank_rd_data_out[0][109], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21006 = mux(_T_20605, bht_bank_rd_data_out[0][110], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21007 = mux(_T_20607, bht_bank_rd_data_out[0][111], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21008 = mux(_T_20609, bht_bank_rd_data_out[0][112], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21009 = mux(_T_20611, bht_bank_rd_data_out[0][113], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21010 = mux(_T_20613, bht_bank_rd_data_out[0][114], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21011 = mux(_T_20615, bht_bank_rd_data_out[0][115], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21012 = mux(_T_20617, bht_bank_rd_data_out[0][116], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21013 = mux(_T_20619, bht_bank_rd_data_out[0][117], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21014 = mux(_T_20621, bht_bank_rd_data_out[0][118], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21015 = mux(_T_20623, bht_bank_rd_data_out[0][119], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21016 = mux(_T_20625, bht_bank_rd_data_out[0][120], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21017 = mux(_T_20627, bht_bank_rd_data_out[0][121], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21018 = mux(_T_20629, bht_bank_rd_data_out[0][122], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21019 = mux(_T_20631, bht_bank_rd_data_out[0][123], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21020 = mux(_T_20633, bht_bank_rd_data_out[0][124], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21021 = mux(_T_20635, bht_bank_rd_data_out[0][125], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21022 = mux(_T_20637, bht_bank_rd_data_out[0][126], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21023 = mux(_T_20639, bht_bank_rd_data_out[0][127], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21024 = mux(_T_20641, bht_bank_rd_data_out[0][128], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21025 = mux(_T_20643, bht_bank_rd_data_out[0][129], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21026 = mux(_T_20645, bht_bank_rd_data_out[0][130], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21027 = mux(_T_20647, bht_bank_rd_data_out[0][131], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21028 = mux(_T_20649, bht_bank_rd_data_out[0][132], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21029 = mux(_T_20651, bht_bank_rd_data_out[0][133], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21030 = mux(_T_20653, bht_bank_rd_data_out[0][134], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21031 = mux(_T_20655, bht_bank_rd_data_out[0][135], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21032 = mux(_T_20657, bht_bank_rd_data_out[0][136], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21033 = mux(_T_20659, bht_bank_rd_data_out[0][137], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21034 = mux(_T_20661, bht_bank_rd_data_out[0][138], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21035 = mux(_T_20663, bht_bank_rd_data_out[0][139], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21036 = mux(_T_20665, bht_bank_rd_data_out[0][140], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21037 = mux(_T_20667, bht_bank_rd_data_out[0][141], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21038 = mux(_T_20669, bht_bank_rd_data_out[0][142], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21039 = mux(_T_20671, bht_bank_rd_data_out[0][143], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21040 = mux(_T_20673, bht_bank_rd_data_out[0][144], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21041 = mux(_T_20675, bht_bank_rd_data_out[0][145], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21042 = mux(_T_20677, bht_bank_rd_data_out[0][146], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21043 = mux(_T_20679, bht_bank_rd_data_out[0][147], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21044 = mux(_T_20681, bht_bank_rd_data_out[0][148], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21045 = mux(_T_20683, bht_bank_rd_data_out[0][149], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21046 = mux(_T_20685, bht_bank_rd_data_out[0][150], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21047 = mux(_T_20687, bht_bank_rd_data_out[0][151], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21048 = mux(_T_20689, bht_bank_rd_data_out[0][152], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21049 = mux(_T_20691, bht_bank_rd_data_out[0][153], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21050 = mux(_T_20693, bht_bank_rd_data_out[0][154], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21051 = mux(_T_20695, bht_bank_rd_data_out[0][155], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21052 = mux(_T_20697, bht_bank_rd_data_out[0][156], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21053 = mux(_T_20699, bht_bank_rd_data_out[0][157], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21054 = mux(_T_20701, bht_bank_rd_data_out[0][158], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21055 = mux(_T_20703, bht_bank_rd_data_out[0][159], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21056 = mux(_T_20705, bht_bank_rd_data_out[0][160], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21057 = mux(_T_20707, bht_bank_rd_data_out[0][161], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21058 = mux(_T_20709, bht_bank_rd_data_out[0][162], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21059 = mux(_T_20711, bht_bank_rd_data_out[0][163], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21060 = mux(_T_20713, bht_bank_rd_data_out[0][164], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21061 = mux(_T_20715, bht_bank_rd_data_out[0][165], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21062 = mux(_T_20717, bht_bank_rd_data_out[0][166], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21063 = mux(_T_20719, bht_bank_rd_data_out[0][167], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21064 = mux(_T_20721, bht_bank_rd_data_out[0][168], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21065 = mux(_T_20723, bht_bank_rd_data_out[0][169], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21066 = mux(_T_20725, bht_bank_rd_data_out[0][170], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21067 = mux(_T_20727, bht_bank_rd_data_out[0][171], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21068 = mux(_T_20729, bht_bank_rd_data_out[0][172], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21069 = mux(_T_20731, bht_bank_rd_data_out[0][173], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21070 = mux(_T_20733, bht_bank_rd_data_out[0][174], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21071 = mux(_T_20735, bht_bank_rd_data_out[0][175], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21072 = mux(_T_20737, bht_bank_rd_data_out[0][176], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21073 = mux(_T_20739, bht_bank_rd_data_out[0][177], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21074 = mux(_T_20741, bht_bank_rd_data_out[0][178], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21075 = mux(_T_20743, bht_bank_rd_data_out[0][179], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21076 = mux(_T_20745, bht_bank_rd_data_out[0][180], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21077 = mux(_T_20747, bht_bank_rd_data_out[0][181], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21078 = mux(_T_20749, bht_bank_rd_data_out[0][182], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21079 = mux(_T_20751, bht_bank_rd_data_out[0][183], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21080 = mux(_T_20753, bht_bank_rd_data_out[0][184], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21081 = mux(_T_20755, bht_bank_rd_data_out[0][185], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21082 = mux(_T_20757, bht_bank_rd_data_out[0][186], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21083 = mux(_T_20759, bht_bank_rd_data_out[0][187], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21084 = mux(_T_20761, bht_bank_rd_data_out[0][188], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21085 = mux(_T_20763, bht_bank_rd_data_out[0][189], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21086 = mux(_T_20765, bht_bank_rd_data_out[0][190], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21087 = mux(_T_20767, bht_bank_rd_data_out[0][191], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21088 = mux(_T_20769, bht_bank_rd_data_out[0][192], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21089 = mux(_T_20771, bht_bank_rd_data_out[0][193], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21090 = mux(_T_20773, bht_bank_rd_data_out[0][194], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21091 = mux(_T_20775, bht_bank_rd_data_out[0][195], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21092 = mux(_T_20777, bht_bank_rd_data_out[0][196], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21093 = mux(_T_20779, bht_bank_rd_data_out[0][197], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21094 = mux(_T_20781, bht_bank_rd_data_out[0][198], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21095 = mux(_T_20783, bht_bank_rd_data_out[0][199], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21096 = mux(_T_20785, bht_bank_rd_data_out[0][200], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21097 = mux(_T_20787, bht_bank_rd_data_out[0][201], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21098 = mux(_T_20789, bht_bank_rd_data_out[0][202], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21099 = mux(_T_20791, bht_bank_rd_data_out[0][203], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21100 = mux(_T_20793, bht_bank_rd_data_out[0][204], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21101 = mux(_T_20795, bht_bank_rd_data_out[0][205], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21102 = mux(_T_20797, bht_bank_rd_data_out[0][206], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21103 = mux(_T_20799, bht_bank_rd_data_out[0][207], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21104 = mux(_T_20801, bht_bank_rd_data_out[0][208], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21105 = mux(_T_20803, bht_bank_rd_data_out[0][209], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21106 = mux(_T_20805, bht_bank_rd_data_out[0][210], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21107 = mux(_T_20807, bht_bank_rd_data_out[0][211], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21108 = mux(_T_20809, bht_bank_rd_data_out[0][212], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21109 = mux(_T_20811, bht_bank_rd_data_out[0][213], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21110 = mux(_T_20813, bht_bank_rd_data_out[0][214], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21111 = mux(_T_20815, bht_bank_rd_data_out[0][215], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21112 = mux(_T_20817, bht_bank_rd_data_out[0][216], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21113 = mux(_T_20819, bht_bank_rd_data_out[0][217], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21114 = mux(_T_20821, bht_bank_rd_data_out[0][218], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21115 = mux(_T_20823, bht_bank_rd_data_out[0][219], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21116 = mux(_T_20825, bht_bank_rd_data_out[0][220], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21117 = mux(_T_20827, bht_bank_rd_data_out[0][221], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21118 = mux(_T_20829, bht_bank_rd_data_out[0][222], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21119 = mux(_T_20831, bht_bank_rd_data_out[0][223], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21120 = mux(_T_20833, bht_bank_rd_data_out[0][224], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21121 = mux(_T_20835, bht_bank_rd_data_out[0][225], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21122 = mux(_T_20837, bht_bank_rd_data_out[0][226], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21123 = mux(_T_20839, bht_bank_rd_data_out[0][227], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21124 = mux(_T_20841, bht_bank_rd_data_out[0][228], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21125 = mux(_T_20843, bht_bank_rd_data_out[0][229], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21126 = mux(_T_20845, bht_bank_rd_data_out[0][230], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21127 = mux(_T_20847, bht_bank_rd_data_out[0][231], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21128 = mux(_T_20849, bht_bank_rd_data_out[0][232], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21129 = mux(_T_20851, bht_bank_rd_data_out[0][233], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21130 = mux(_T_20853, bht_bank_rd_data_out[0][234], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21131 = mux(_T_20855, bht_bank_rd_data_out[0][235], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21132 = mux(_T_20857, bht_bank_rd_data_out[0][236], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21133 = mux(_T_20859, bht_bank_rd_data_out[0][237], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21134 = mux(_T_20861, bht_bank_rd_data_out[0][238], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21135 = mux(_T_20863, bht_bank_rd_data_out[0][239], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21136 = mux(_T_20865, bht_bank_rd_data_out[0][240], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21137 = mux(_T_20867, bht_bank_rd_data_out[0][241], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21138 = mux(_T_20869, bht_bank_rd_data_out[0][242], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21139 = mux(_T_20871, bht_bank_rd_data_out[0][243], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21140 = mux(_T_20873, bht_bank_rd_data_out[0][244], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21141 = mux(_T_20875, bht_bank_rd_data_out[0][245], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21142 = mux(_T_20877, bht_bank_rd_data_out[0][246], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21143 = mux(_T_20879, bht_bank_rd_data_out[0][247], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21144 = mux(_T_20881, bht_bank_rd_data_out[0][248], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21145 = mux(_T_20883, bht_bank_rd_data_out[0][249], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21146 = mux(_T_20885, bht_bank_rd_data_out[0][250], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21147 = mux(_T_20887, bht_bank_rd_data_out[0][251], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21148 = mux(_T_20889, bht_bank_rd_data_out[0][252], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21149 = mux(_T_20891, bht_bank_rd_data_out[0][253], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21150 = mux(_T_20893, bht_bank_rd_data_out[0][254], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21151 = mux(_T_20895, bht_bank_rd_data_out[0][255], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21152 = or(_T_20896, _T_20897) @[Mux.scala 27:72] node _T_21153 = or(_T_21152, _T_20898) @[Mux.scala 27:72] node _T_21154 = or(_T_21153, _T_20899) @[Mux.scala 27:72] node _T_21155 = or(_T_21154, _T_20900) @[Mux.scala 27:72] @@ -58067,779 +58132,779 @@ circuit el2_ifu : node _T_21403 = or(_T_21402, _T_21148) @[Mux.scala 27:72] node _T_21404 = or(_T_21403, _T_21149) @[Mux.scala 27:72] node _T_21405 = or(_T_21404, _T_21150) @[Mux.scala 27:72] - wire _T_21406 : UInt<2> @[Mux.scala 27:72] - _T_21406 <= _T_21405 @[Mux.scala 27:72] - bht_bank0_rd_data_f <= _T_21406 @[el2_ifu_bp_ctl.scala 466:23] - node _T_21407 = eq(bht_rd_addr_hashed_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21408 = bits(_T_21407, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21409 = eq(bht_rd_addr_hashed_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21410 = bits(_T_21409, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21411 = eq(bht_rd_addr_hashed_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21412 = bits(_T_21411, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21413 = eq(bht_rd_addr_hashed_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21414 = bits(_T_21413, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21415 = eq(bht_rd_addr_hashed_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21416 = bits(_T_21415, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21417 = eq(bht_rd_addr_hashed_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21418 = bits(_T_21417, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21419 = eq(bht_rd_addr_hashed_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21420 = bits(_T_21419, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21421 = eq(bht_rd_addr_hashed_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21422 = bits(_T_21421, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21423 = eq(bht_rd_addr_hashed_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21424 = bits(_T_21423, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21425 = eq(bht_rd_addr_hashed_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21426 = bits(_T_21425, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21427 = eq(bht_rd_addr_hashed_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21428 = bits(_T_21427, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21429 = eq(bht_rd_addr_hashed_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21430 = bits(_T_21429, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21431 = eq(bht_rd_addr_hashed_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21432 = bits(_T_21431, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21433 = eq(bht_rd_addr_hashed_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21434 = bits(_T_21433, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21435 = eq(bht_rd_addr_hashed_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21436 = bits(_T_21435, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21437 = eq(bht_rd_addr_hashed_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21438 = bits(_T_21437, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21439 = eq(bht_rd_addr_hashed_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21440 = bits(_T_21439, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21441 = eq(bht_rd_addr_hashed_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21442 = bits(_T_21441, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21443 = eq(bht_rd_addr_hashed_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21444 = bits(_T_21443, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21445 = eq(bht_rd_addr_hashed_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21446 = bits(_T_21445, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21447 = eq(bht_rd_addr_hashed_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21448 = bits(_T_21447, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21449 = eq(bht_rd_addr_hashed_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21450 = bits(_T_21449, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21451 = eq(bht_rd_addr_hashed_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21452 = bits(_T_21451, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21453 = eq(bht_rd_addr_hashed_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21454 = bits(_T_21453, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21455 = eq(bht_rd_addr_hashed_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21456 = bits(_T_21455, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21457 = eq(bht_rd_addr_hashed_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21458 = bits(_T_21457, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21459 = eq(bht_rd_addr_hashed_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21460 = bits(_T_21459, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21461 = eq(bht_rd_addr_hashed_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21462 = bits(_T_21461, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21463 = eq(bht_rd_addr_hashed_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21464 = bits(_T_21463, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21465 = eq(bht_rd_addr_hashed_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21466 = bits(_T_21465, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21467 = eq(bht_rd_addr_hashed_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21468 = bits(_T_21467, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21469 = eq(bht_rd_addr_hashed_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21470 = bits(_T_21469, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21471 = eq(bht_rd_addr_hashed_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21472 = bits(_T_21471, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21473 = eq(bht_rd_addr_hashed_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21474 = bits(_T_21473, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21475 = eq(bht_rd_addr_hashed_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21476 = bits(_T_21475, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21477 = eq(bht_rd_addr_hashed_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21478 = bits(_T_21477, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21479 = eq(bht_rd_addr_hashed_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21480 = bits(_T_21479, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21481 = eq(bht_rd_addr_hashed_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21482 = bits(_T_21481, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21483 = eq(bht_rd_addr_hashed_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21484 = bits(_T_21483, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21485 = eq(bht_rd_addr_hashed_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21486 = bits(_T_21485, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21487 = eq(bht_rd_addr_hashed_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21488 = bits(_T_21487, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21489 = eq(bht_rd_addr_hashed_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21490 = bits(_T_21489, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21491 = eq(bht_rd_addr_hashed_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21492 = bits(_T_21491, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21493 = eq(bht_rd_addr_hashed_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21494 = bits(_T_21493, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21495 = eq(bht_rd_addr_hashed_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21496 = bits(_T_21495, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21497 = eq(bht_rd_addr_hashed_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21498 = bits(_T_21497, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21499 = eq(bht_rd_addr_hashed_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21500 = bits(_T_21499, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21501 = eq(bht_rd_addr_hashed_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21502 = bits(_T_21501, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21503 = eq(bht_rd_addr_hashed_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21504 = bits(_T_21503, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21505 = eq(bht_rd_addr_hashed_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21506 = bits(_T_21505, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21507 = eq(bht_rd_addr_hashed_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21508 = bits(_T_21507, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21509 = eq(bht_rd_addr_hashed_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21510 = bits(_T_21509, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21511 = eq(bht_rd_addr_hashed_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21512 = bits(_T_21511, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21513 = eq(bht_rd_addr_hashed_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21514 = bits(_T_21513, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21515 = eq(bht_rd_addr_hashed_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21516 = bits(_T_21515, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21517 = eq(bht_rd_addr_hashed_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21518 = bits(_T_21517, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21519 = eq(bht_rd_addr_hashed_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21520 = bits(_T_21519, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21521 = eq(bht_rd_addr_hashed_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21522 = bits(_T_21521, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21523 = eq(bht_rd_addr_hashed_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21524 = bits(_T_21523, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21525 = eq(bht_rd_addr_hashed_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21526 = bits(_T_21525, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21527 = eq(bht_rd_addr_hashed_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21528 = bits(_T_21527, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21529 = eq(bht_rd_addr_hashed_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21530 = bits(_T_21529, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21531 = eq(bht_rd_addr_hashed_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21532 = bits(_T_21531, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21533 = eq(bht_rd_addr_hashed_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21534 = bits(_T_21533, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21535 = eq(bht_rd_addr_hashed_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21536 = bits(_T_21535, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21537 = eq(bht_rd_addr_hashed_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21538 = bits(_T_21537, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21539 = eq(bht_rd_addr_hashed_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21540 = bits(_T_21539, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21541 = eq(bht_rd_addr_hashed_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21542 = bits(_T_21541, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21543 = eq(bht_rd_addr_hashed_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21544 = bits(_T_21543, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21545 = eq(bht_rd_addr_hashed_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21546 = bits(_T_21545, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21547 = eq(bht_rd_addr_hashed_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21548 = bits(_T_21547, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21549 = eq(bht_rd_addr_hashed_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21550 = bits(_T_21549, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21551 = eq(bht_rd_addr_hashed_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21552 = bits(_T_21551, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21553 = eq(bht_rd_addr_hashed_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21554 = bits(_T_21553, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21555 = eq(bht_rd_addr_hashed_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21556 = bits(_T_21555, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21557 = eq(bht_rd_addr_hashed_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21558 = bits(_T_21557, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21559 = eq(bht_rd_addr_hashed_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21560 = bits(_T_21559, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21561 = eq(bht_rd_addr_hashed_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21562 = bits(_T_21561, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21563 = eq(bht_rd_addr_hashed_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21564 = bits(_T_21563, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21565 = eq(bht_rd_addr_hashed_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21566 = bits(_T_21565, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21567 = eq(bht_rd_addr_hashed_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21568 = bits(_T_21567, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21569 = eq(bht_rd_addr_hashed_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21570 = bits(_T_21569, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21571 = eq(bht_rd_addr_hashed_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21572 = bits(_T_21571, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21573 = eq(bht_rd_addr_hashed_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21574 = bits(_T_21573, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21575 = eq(bht_rd_addr_hashed_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21576 = bits(_T_21575, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21577 = eq(bht_rd_addr_hashed_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21578 = bits(_T_21577, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21579 = eq(bht_rd_addr_hashed_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21580 = bits(_T_21579, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21581 = eq(bht_rd_addr_hashed_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21582 = bits(_T_21581, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21583 = eq(bht_rd_addr_hashed_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21584 = bits(_T_21583, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21585 = eq(bht_rd_addr_hashed_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21586 = bits(_T_21585, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21587 = eq(bht_rd_addr_hashed_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21588 = bits(_T_21587, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21589 = eq(bht_rd_addr_hashed_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21590 = bits(_T_21589, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21591 = eq(bht_rd_addr_hashed_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21592 = bits(_T_21591, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21593 = eq(bht_rd_addr_hashed_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21594 = bits(_T_21593, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21595 = eq(bht_rd_addr_hashed_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21596 = bits(_T_21595, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21597 = eq(bht_rd_addr_hashed_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21598 = bits(_T_21597, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21599 = eq(bht_rd_addr_hashed_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21600 = bits(_T_21599, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21601 = eq(bht_rd_addr_hashed_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21602 = bits(_T_21601, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21603 = eq(bht_rd_addr_hashed_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21604 = bits(_T_21603, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21605 = eq(bht_rd_addr_hashed_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21606 = bits(_T_21605, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21607 = eq(bht_rd_addr_hashed_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21608 = bits(_T_21607, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21609 = eq(bht_rd_addr_hashed_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21610 = bits(_T_21609, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21611 = eq(bht_rd_addr_hashed_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21612 = bits(_T_21611, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21613 = eq(bht_rd_addr_hashed_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21614 = bits(_T_21613, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21615 = eq(bht_rd_addr_hashed_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21616 = bits(_T_21615, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21617 = eq(bht_rd_addr_hashed_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21618 = bits(_T_21617, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21619 = eq(bht_rd_addr_hashed_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21620 = bits(_T_21619, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21621 = eq(bht_rd_addr_hashed_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21622 = bits(_T_21621, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21623 = eq(bht_rd_addr_hashed_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21624 = bits(_T_21623, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21625 = eq(bht_rd_addr_hashed_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21626 = bits(_T_21625, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21627 = eq(bht_rd_addr_hashed_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21628 = bits(_T_21627, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21629 = eq(bht_rd_addr_hashed_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21630 = bits(_T_21629, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21631 = eq(bht_rd_addr_hashed_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21632 = bits(_T_21631, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21633 = eq(bht_rd_addr_hashed_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21634 = bits(_T_21633, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21635 = eq(bht_rd_addr_hashed_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21636 = bits(_T_21635, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21637 = eq(bht_rd_addr_hashed_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21638 = bits(_T_21637, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21639 = eq(bht_rd_addr_hashed_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21640 = bits(_T_21639, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21641 = eq(bht_rd_addr_hashed_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21642 = bits(_T_21641, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21643 = eq(bht_rd_addr_hashed_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21644 = bits(_T_21643, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21645 = eq(bht_rd_addr_hashed_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21646 = bits(_T_21645, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21647 = eq(bht_rd_addr_hashed_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21648 = bits(_T_21647, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21649 = eq(bht_rd_addr_hashed_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21650 = bits(_T_21649, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21651 = eq(bht_rd_addr_hashed_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21652 = bits(_T_21651, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21653 = eq(bht_rd_addr_hashed_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21654 = bits(_T_21653, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21655 = eq(bht_rd_addr_hashed_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21656 = bits(_T_21655, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21657 = eq(bht_rd_addr_hashed_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21658 = bits(_T_21657, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21659 = eq(bht_rd_addr_hashed_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21660 = bits(_T_21659, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21661 = eq(bht_rd_addr_hashed_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21662 = bits(_T_21661, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21663 = eq(bht_rd_addr_hashed_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21664 = bits(_T_21663, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21665 = eq(bht_rd_addr_hashed_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21666 = bits(_T_21665, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21667 = eq(bht_rd_addr_hashed_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21668 = bits(_T_21667, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21669 = eq(bht_rd_addr_hashed_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21670 = bits(_T_21669, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21671 = eq(bht_rd_addr_hashed_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21672 = bits(_T_21671, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21673 = eq(bht_rd_addr_hashed_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21674 = bits(_T_21673, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21675 = eq(bht_rd_addr_hashed_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21676 = bits(_T_21675, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21677 = eq(bht_rd_addr_hashed_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21678 = bits(_T_21677, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21679 = eq(bht_rd_addr_hashed_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21680 = bits(_T_21679, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21681 = eq(bht_rd_addr_hashed_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21682 = bits(_T_21681, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21683 = eq(bht_rd_addr_hashed_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21684 = bits(_T_21683, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21685 = eq(bht_rd_addr_hashed_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21686 = bits(_T_21685, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21687 = eq(bht_rd_addr_hashed_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21688 = bits(_T_21687, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21689 = eq(bht_rd_addr_hashed_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21690 = bits(_T_21689, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21691 = eq(bht_rd_addr_hashed_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21692 = bits(_T_21691, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21693 = eq(bht_rd_addr_hashed_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21694 = bits(_T_21693, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21695 = eq(bht_rd_addr_hashed_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21696 = bits(_T_21695, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21697 = eq(bht_rd_addr_hashed_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21698 = bits(_T_21697, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21699 = eq(bht_rd_addr_hashed_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21700 = bits(_T_21699, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21701 = eq(bht_rd_addr_hashed_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21702 = bits(_T_21701, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21703 = eq(bht_rd_addr_hashed_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21704 = bits(_T_21703, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21705 = eq(bht_rd_addr_hashed_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21706 = bits(_T_21705, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21707 = eq(bht_rd_addr_hashed_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21708 = bits(_T_21707, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21709 = eq(bht_rd_addr_hashed_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21710 = bits(_T_21709, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21711 = eq(bht_rd_addr_hashed_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21712 = bits(_T_21711, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21713 = eq(bht_rd_addr_hashed_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21714 = bits(_T_21713, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21715 = eq(bht_rd_addr_hashed_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21716 = bits(_T_21715, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21717 = eq(bht_rd_addr_hashed_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21718 = bits(_T_21717, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21719 = eq(bht_rd_addr_hashed_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21720 = bits(_T_21719, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21721 = eq(bht_rd_addr_hashed_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21722 = bits(_T_21721, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21723 = eq(bht_rd_addr_hashed_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21724 = bits(_T_21723, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21725 = eq(bht_rd_addr_hashed_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21726 = bits(_T_21725, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21727 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21728 = bits(_T_21727, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21729 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21730 = bits(_T_21729, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21731 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21732 = bits(_T_21731, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21733 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21734 = bits(_T_21733, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21735 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21736 = bits(_T_21735, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21737 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21738 = bits(_T_21737, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21739 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21740 = bits(_T_21739, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21741 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21742 = bits(_T_21741, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21743 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21744 = bits(_T_21743, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21745 = eq(bht_rd_addr_hashed_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21746 = bits(_T_21745, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21747 = eq(bht_rd_addr_hashed_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21748 = bits(_T_21747, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21749 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21750 = bits(_T_21749, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21751 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21752 = bits(_T_21751, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21753 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21754 = bits(_T_21753, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21755 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21756 = bits(_T_21755, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21757 = eq(bht_rd_addr_hashed_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21758 = bits(_T_21757, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21759 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21760 = bits(_T_21759, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21761 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21762 = bits(_T_21761, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21763 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21764 = bits(_T_21763, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21765 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21766 = bits(_T_21765, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21767 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21768 = bits(_T_21767, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21769 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21770 = bits(_T_21769, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21771 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21772 = bits(_T_21771, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21773 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21774 = bits(_T_21773, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21775 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21776 = bits(_T_21775, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21777 = eq(bht_rd_addr_hashed_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21778 = bits(_T_21777, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21779 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21780 = bits(_T_21779, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21781 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21782 = bits(_T_21781, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21783 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21784 = bits(_T_21783, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21785 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21786 = bits(_T_21785, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21787 = eq(bht_rd_addr_hashed_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21788 = bits(_T_21787, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21789 = eq(bht_rd_addr_hashed_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21790 = bits(_T_21789, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21791 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21792 = bits(_T_21791, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21793 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21794 = bits(_T_21793, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21795 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21796 = bits(_T_21795, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21797 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21798 = bits(_T_21797, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21799 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21800 = bits(_T_21799, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21801 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21802 = bits(_T_21801, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21803 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21804 = bits(_T_21803, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21805 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21806 = bits(_T_21805, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21807 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21808 = bits(_T_21807, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21809 = eq(bht_rd_addr_hashed_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21810 = bits(_T_21809, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21811 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21812 = bits(_T_21811, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21813 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21814 = bits(_T_21813, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21815 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21816 = bits(_T_21815, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21817 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21818 = bits(_T_21817, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21819 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21820 = bits(_T_21819, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21821 = eq(bht_rd_addr_hashed_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21822 = bits(_T_21821, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21823 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21824 = bits(_T_21823, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21825 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21826 = bits(_T_21825, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21827 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21828 = bits(_T_21827, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21829 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21830 = bits(_T_21829, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21831 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21832 = bits(_T_21831, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21833 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21834 = bits(_T_21833, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21835 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21836 = bits(_T_21835, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21837 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21838 = bits(_T_21837, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21839 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21840 = bits(_T_21839, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21841 = eq(bht_rd_addr_hashed_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21842 = bits(_T_21841, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21843 = eq(bht_rd_addr_hashed_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21844 = bits(_T_21843, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21845 = eq(bht_rd_addr_hashed_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21846 = bits(_T_21845, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21847 = eq(bht_rd_addr_hashed_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21848 = bits(_T_21847, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21849 = eq(bht_rd_addr_hashed_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21850 = bits(_T_21849, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21851 = eq(bht_rd_addr_hashed_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21852 = bits(_T_21851, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21853 = eq(bht_rd_addr_hashed_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21854 = bits(_T_21853, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21855 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21856 = bits(_T_21855, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21857 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21858 = bits(_T_21857, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21859 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21860 = bits(_T_21859, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21861 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21862 = bits(_T_21861, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21863 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21864 = bits(_T_21863, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21865 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21866 = bits(_T_21865, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21867 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21868 = bits(_T_21867, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21869 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21870 = bits(_T_21869, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21871 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21872 = bits(_T_21871, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21873 = eq(bht_rd_addr_hashed_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21874 = bits(_T_21873, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21875 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21876 = bits(_T_21875, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21877 = eq(bht_rd_addr_hashed_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21878 = bits(_T_21877, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21879 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21880 = bits(_T_21879, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21881 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21882 = bits(_T_21881, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21883 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21884 = bits(_T_21883, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21885 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21886 = bits(_T_21885, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21887 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21888 = bits(_T_21887, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21889 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21890 = bits(_T_21889, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21891 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21892 = bits(_T_21891, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21893 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21894 = bits(_T_21893, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21895 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21896 = bits(_T_21895, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21897 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21898 = bits(_T_21897, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21899 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21900 = bits(_T_21899, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21901 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21902 = bits(_T_21901, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21903 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21904 = bits(_T_21903, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21905 = eq(bht_rd_addr_hashed_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21906 = bits(_T_21905, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21907 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21908 = bits(_T_21907, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21909 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21910 = bits(_T_21909, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21911 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21912 = bits(_T_21911, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21913 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21914 = bits(_T_21913, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21915 = eq(bht_rd_addr_hashed_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21916 = bits(_T_21915, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21917 = eq(bht_rd_addr_hashed_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 467:79] - node _T_21918 = bits(_T_21917, 0, 0) @[el2_ifu_bp_ctl.scala 467:87] - node _T_21919 = mux(_T_21408, bht_bank_rd_data_out[1][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21920 = mux(_T_21410, bht_bank_rd_data_out[1][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21921 = mux(_T_21412, bht_bank_rd_data_out[1][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21922 = mux(_T_21414, bht_bank_rd_data_out[1][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21923 = mux(_T_21416, bht_bank_rd_data_out[1][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21924 = mux(_T_21418, bht_bank_rd_data_out[1][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21925 = mux(_T_21420, bht_bank_rd_data_out[1][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21926 = mux(_T_21422, bht_bank_rd_data_out[1][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21927 = mux(_T_21424, bht_bank_rd_data_out[1][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21928 = mux(_T_21426, bht_bank_rd_data_out[1][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21929 = mux(_T_21428, bht_bank_rd_data_out[1][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21930 = mux(_T_21430, bht_bank_rd_data_out[1][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21931 = mux(_T_21432, bht_bank_rd_data_out[1][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21932 = mux(_T_21434, bht_bank_rd_data_out[1][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21933 = mux(_T_21436, bht_bank_rd_data_out[1][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21934 = mux(_T_21438, bht_bank_rd_data_out[1][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21935 = mux(_T_21440, bht_bank_rd_data_out[1][16], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21936 = mux(_T_21442, bht_bank_rd_data_out[1][17], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21937 = mux(_T_21444, bht_bank_rd_data_out[1][18], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21938 = mux(_T_21446, bht_bank_rd_data_out[1][19], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21939 = mux(_T_21448, bht_bank_rd_data_out[1][20], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21940 = mux(_T_21450, bht_bank_rd_data_out[1][21], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21941 = mux(_T_21452, bht_bank_rd_data_out[1][22], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21942 = mux(_T_21454, bht_bank_rd_data_out[1][23], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21943 = mux(_T_21456, bht_bank_rd_data_out[1][24], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21944 = mux(_T_21458, bht_bank_rd_data_out[1][25], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21945 = mux(_T_21460, bht_bank_rd_data_out[1][26], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21946 = mux(_T_21462, bht_bank_rd_data_out[1][27], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21947 = mux(_T_21464, bht_bank_rd_data_out[1][28], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21948 = mux(_T_21466, bht_bank_rd_data_out[1][29], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21949 = mux(_T_21468, bht_bank_rd_data_out[1][30], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21950 = mux(_T_21470, bht_bank_rd_data_out[1][31], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21951 = mux(_T_21472, bht_bank_rd_data_out[1][32], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21952 = mux(_T_21474, bht_bank_rd_data_out[1][33], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21953 = mux(_T_21476, bht_bank_rd_data_out[1][34], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21954 = mux(_T_21478, bht_bank_rd_data_out[1][35], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21955 = mux(_T_21480, bht_bank_rd_data_out[1][36], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21956 = mux(_T_21482, bht_bank_rd_data_out[1][37], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21957 = mux(_T_21484, bht_bank_rd_data_out[1][38], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21958 = mux(_T_21486, bht_bank_rd_data_out[1][39], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21959 = mux(_T_21488, bht_bank_rd_data_out[1][40], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21960 = mux(_T_21490, bht_bank_rd_data_out[1][41], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21961 = mux(_T_21492, bht_bank_rd_data_out[1][42], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21962 = mux(_T_21494, bht_bank_rd_data_out[1][43], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21963 = mux(_T_21496, bht_bank_rd_data_out[1][44], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21964 = mux(_T_21498, bht_bank_rd_data_out[1][45], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21965 = mux(_T_21500, bht_bank_rd_data_out[1][46], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21966 = mux(_T_21502, bht_bank_rd_data_out[1][47], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21967 = mux(_T_21504, bht_bank_rd_data_out[1][48], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21968 = mux(_T_21506, bht_bank_rd_data_out[1][49], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21969 = mux(_T_21508, bht_bank_rd_data_out[1][50], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21970 = mux(_T_21510, bht_bank_rd_data_out[1][51], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21971 = mux(_T_21512, bht_bank_rd_data_out[1][52], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21972 = mux(_T_21514, bht_bank_rd_data_out[1][53], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21973 = mux(_T_21516, bht_bank_rd_data_out[1][54], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21974 = mux(_T_21518, bht_bank_rd_data_out[1][55], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21975 = mux(_T_21520, bht_bank_rd_data_out[1][56], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21976 = mux(_T_21522, bht_bank_rd_data_out[1][57], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21977 = mux(_T_21524, bht_bank_rd_data_out[1][58], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21978 = mux(_T_21526, bht_bank_rd_data_out[1][59], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21979 = mux(_T_21528, bht_bank_rd_data_out[1][60], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21980 = mux(_T_21530, bht_bank_rd_data_out[1][61], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21981 = mux(_T_21532, bht_bank_rd_data_out[1][62], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21982 = mux(_T_21534, bht_bank_rd_data_out[1][63], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21983 = mux(_T_21536, bht_bank_rd_data_out[1][64], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21984 = mux(_T_21538, bht_bank_rd_data_out[1][65], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21985 = mux(_T_21540, bht_bank_rd_data_out[1][66], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21986 = mux(_T_21542, bht_bank_rd_data_out[1][67], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21987 = mux(_T_21544, bht_bank_rd_data_out[1][68], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21988 = mux(_T_21546, bht_bank_rd_data_out[1][69], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21989 = mux(_T_21548, bht_bank_rd_data_out[1][70], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21990 = mux(_T_21550, bht_bank_rd_data_out[1][71], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21991 = mux(_T_21552, bht_bank_rd_data_out[1][72], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21992 = mux(_T_21554, bht_bank_rd_data_out[1][73], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21993 = mux(_T_21556, bht_bank_rd_data_out[1][74], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21994 = mux(_T_21558, bht_bank_rd_data_out[1][75], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21995 = mux(_T_21560, bht_bank_rd_data_out[1][76], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21996 = mux(_T_21562, bht_bank_rd_data_out[1][77], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21997 = mux(_T_21564, bht_bank_rd_data_out[1][78], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21998 = mux(_T_21566, bht_bank_rd_data_out[1][79], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21999 = mux(_T_21568, bht_bank_rd_data_out[1][80], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22000 = mux(_T_21570, bht_bank_rd_data_out[1][81], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22001 = mux(_T_21572, bht_bank_rd_data_out[1][82], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22002 = mux(_T_21574, bht_bank_rd_data_out[1][83], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22003 = mux(_T_21576, bht_bank_rd_data_out[1][84], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22004 = mux(_T_21578, bht_bank_rd_data_out[1][85], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22005 = mux(_T_21580, bht_bank_rd_data_out[1][86], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22006 = mux(_T_21582, bht_bank_rd_data_out[1][87], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22007 = mux(_T_21584, bht_bank_rd_data_out[1][88], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22008 = mux(_T_21586, bht_bank_rd_data_out[1][89], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22009 = mux(_T_21588, bht_bank_rd_data_out[1][90], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22010 = mux(_T_21590, bht_bank_rd_data_out[1][91], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22011 = mux(_T_21592, bht_bank_rd_data_out[1][92], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22012 = mux(_T_21594, bht_bank_rd_data_out[1][93], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22013 = mux(_T_21596, bht_bank_rd_data_out[1][94], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22014 = mux(_T_21598, bht_bank_rd_data_out[1][95], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22015 = mux(_T_21600, bht_bank_rd_data_out[1][96], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22016 = mux(_T_21602, bht_bank_rd_data_out[1][97], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22017 = mux(_T_21604, bht_bank_rd_data_out[1][98], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22018 = mux(_T_21606, bht_bank_rd_data_out[1][99], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22019 = mux(_T_21608, bht_bank_rd_data_out[1][100], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22020 = mux(_T_21610, bht_bank_rd_data_out[1][101], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22021 = mux(_T_21612, bht_bank_rd_data_out[1][102], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22022 = mux(_T_21614, bht_bank_rd_data_out[1][103], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22023 = mux(_T_21616, bht_bank_rd_data_out[1][104], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22024 = mux(_T_21618, bht_bank_rd_data_out[1][105], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22025 = mux(_T_21620, bht_bank_rd_data_out[1][106], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22026 = mux(_T_21622, bht_bank_rd_data_out[1][107], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22027 = mux(_T_21624, bht_bank_rd_data_out[1][108], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22028 = mux(_T_21626, bht_bank_rd_data_out[1][109], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22029 = mux(_T_21628, bht_bank_rd_data_out[1][110], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22030 = mux(_T_21630, bht_bank_rd_data_out[1][111], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22031 = mux(_T_21632, bht_bank_rd_data_out[1][112], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22032 = mux(_T_21634, bht_bank_rd_data_out[1][113], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22033 = mux(_T_21636, bht_bank_rd_data_out[1][114], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22034 = mux(_T_21638, bht_bank_rd_data_out[1][115], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22035 = mux(_T_21640, bht_bank_rd_data_out[1][116], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22036 = mux(_T_21642, bht_bank_rd_data_out[1][117], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22037 = mux(_T_21644, bht_bank_rd_data_out[1][118], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22038 = mux(_T_21646, bht_bank_rd_data_out[1][119], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22039 = mux(_T_21648, bht_bank_rd_data_out[1][120], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22040 = mux(_T_21650, bht_bank_rd_data_out[1][121], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22041 = mux(_T_21652, bht_bank_rd_data_out[1][122], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22042 = mux(_T_21654, bht_bank_rd_data_out[1][123], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22043 = mux(_T_21656, bht_bank_rd_data_out[1][124], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22044 = mux(_T_21658, bht_bank_rd_data_out[1][125], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22045 = mux(_T_21660, bht_bank_rd_data_out[1][126], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22046 = mux(_T_21662, bht_bank_rd_data_out[1][127], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22047 = mux(_T_21664, bht_bank_rd_data_out[1][128], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22048 = mux(_T_21666, bht_bank_rd_data_out[1][129], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22049 = mux(_T_21668, bht_bank_rd_data_out[1][130], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22050 = mux(_T_21670, bht_bank_rd_data_out[1][131], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22051 = mux(_T_21672, bht_bank_rd_data_out[1][132], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22052 = mux(_T_21674, bht_bank_rd_data_out[1][133], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22053 = mux(_T_21676, bht_bank_rd_data_out[1][134], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22054 = mux(_T_21678, bht_bank_rd_data_out[1][135], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22055 = mux(_T_21680, bht_bank_rd_data_out[1][136], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22056 = mux(_T_21682, bht_bank_rd_data_out[1][137], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22057 = mux(_T_21684, bht_bank_rd_data_out[1][138], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22058 = mux(_T_21686, bht_bank_rd_data_out[1][139], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22059 = mux(_T_21688, bht_bank_rd_data_out[1][140], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22060 = mux(_T_21690, bht_bank_rd_data_out[1][141], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22061 = mux(_T_21692, bht_bank_rd_data_out[1][142], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22062 = mux(_T_21694, bht_bank_rd_data_out[1][143], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22063 = mux(_T_21696, bht_bank_rd_data_out[1][144], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22064 = mux(_T_21698, bht_bank_rd_data_out[1][145], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22065 = mux(_T_21700, bht_bank_rd_data_out[1][146], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22066 = mux(_T_21702, bht_bank_rd_data_out[1][147], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22067 = mux(_T_21704, bht_bank_rd_data_out[1][148], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22068 = mux(_T_21706, bht_bank_rd_data_out[1][149], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22069 = mux(_T_21708, bht_bank_rd_data_out[1][150], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22070 = mux(_T_21710, bht_bank_rd_data_out[1][151], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22071 = mux(_T_21712, bht_bank_rd_data_out[1][152], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22072 = mux(_T_21714, bht_bank_rd_data_out[1][153], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22073 = mux(_T_21716, bht_bank_rd_data_out[1][154], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22074 = mux(_T_21718, bht_bank_rd_data_out[1][155], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22075 = mux(_T_21720, bht_bank_rd_data_out[1][156], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22076 = mux(_T_21722, bht_bank_rd_data_out[1][157], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22077 = mux(_T_21724, bht_bank_rd_data_out[1][158], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22078 = mux(_T_21726, bht_bank_rd_data_out[1][159], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22079 = mux(_T_21728, bht_bank_rd_data_out[1][160], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22080 = mux(_T_21730, bht_bank_rd_data_out[1][161], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22081 = mux(_T_21732, bht_bank_rd_data_out[1][162], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22082 = mux(_T_21734, bht_bank_rd_data_out[1][163], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22083 = mux(_T_21736, bht_bank_rd_data_out[1][164], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22084 = mux(_T_21738, bht_bank_rd_data_out[1][165], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22085 = mux(_T_21740, bht_bank_rd_data_out[1][166], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22086 = mux(_T_21742, bht_bank_rd_data_out[1][167], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22087 = mux(_T_21744, bht_bank_rd_data_out[1][168], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22088 = mux(_T_21746, bht_bank_rd_data_out[1][169], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22089 = mux(_T_21748, bht_bank_rd_data_out[1][170], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22090 = mux(_T_21750, bht_bank_rd_data_out[1][171], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22091 = mux(_T_21752, bht_bank_rd_data_out[1][172], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22092 = mux(_T_21754, bht_bank_rd_data_out[1][173], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22093 = mux(_T_21756, bht_bank_rd_data_out[1][174], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22094 = mux(_T_21758, bht_bank_rd_data_out[1][175], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22095 = mux(_T_21760, bht_bank_rd_data_out[1][176], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22096 = mux(_T_21762, bht_bank_rd_data_out[1][177], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22097 = mux(_T_21764, bht_bank_rd_data_out[1][178], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22098 = mux(_T_21766, bht_bank_rd_data_out[1][179], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22099 = mux(_T_21768, bht_bank_rd_data_out[1][180], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22100 = mux(_T_21770, bht_bank_rd_data_out[1][181], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22101 = mux(_T_21772, bht_bank_rd_data_out[1][182], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22102 = mux(_T_21774, bht_bank_rd_data_out[1][183], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22103 = mux(_T_21776, bht_bank_rd_data_out[1][184], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22104 = mux(_T_21778, bht_bank_rd_data_out[1][185], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22105 = mux(_T_21780, bht_bank_rd_data_out[1][186], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22106 = mux(_T_21782, bht_bank_rd_data_out[1][187], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22107 = mux(_T_21784, bht_bank_rd_data_out[1][188], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22108 = mux(_T_21786, bht_bank_rd_data_out[1][189], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22109 = mux(_T_21788, bht_bank_rd_data_out[1][190], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22110 = mux(_T_21790, bht_bank_rd_data_out[1][191], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22111 = mux(_T_21792, bht_bank_rd_data_out[1][192], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22112 = mux(_T_21794, bht_bank_rd_data_out[1][193], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22113 = mux(_T_21796, bht_bank_rd_data_out[1][194], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22114 = mux(_T_21798, bht_bank_rd_data_out[1][195], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22115 = mux(_T_21800, bht_bank_rd_data_out[1][196], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22116 = mux(_T_21802, bht_bank_rd_data_out[1][197], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22117 = mux(_T_21804, bht_bank_rd_data_out[1][198], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22118 = mux(_T_21806, bht_bank_rd_data_out[1][199], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22119 = mux(_T_21808, bht_bank_rd_data_out[1][200], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22120 = mux(_T_21810, bht_bank_rd_data_out[1][201], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22121 = mux(_T_21812, bht_bank_rd_data_out[1][202], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22122 = mux(_T_21814, bht_bank_rd_data_out[1][203], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22123 = mux(_T_21816, bht_bank_rd_data_out[1][204], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22124 = mux(_T_21818, bht_bank_rd_data_out[1][205], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22125 = mux(_T_21820, bht_bank_rd_data_out[1][206], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22126 = mux(_T_21822, bht_bank_rd_data_out[1][207], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22127 = mux(_T_21824, bht_bank_rd_data_out[1][208], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22128 = mux(_T_21826, bht_bank_rd_data_out[1][209], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22129 = mux(_T_21828, bht_bank_rd_data_out[1][210], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22130 = mux(_T_21830, bht_bank_rd_data_out[1][211], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22131 = mux(_T_21832, bht_bank_rd_data_out[1][212], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22132 = mux(_T_21834, bht_bank_rd_data_out[1][213], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22133 = mux(_T_21836, bht_bank_rd_data_out[1][214], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22134 = mux(_T_21838, bht_bank_rd_data_out[1][215], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22135 = mux(_T_21840, bht_bank_rd_data_out[1][216], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22136 = mux(_T_21842, bht_bank_rd_data_out[1][217], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22137 = mux(_T_21844, bht_bank_rd_data_out[1][218], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22138 = mux(_T_21846, bht_bank_rd_data_out[1][219], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22139 = mux(_T_21848, bht_bank_rd_data_out[1][220], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22140 = mux(_T_21850, bht_bank_rd_data_out[1][221], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22141 = mux(_T_21852, bht_bank_rd_data_out[1][222], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22142 = mux(_T_21854, bht_bank_rd_data_out[1][223], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22143 = mux(_T_21856, bht_bank_rd_data_out[1][224], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22144 = mux(_T_21858, bht_bank_rd_data_out[1][225], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22145 = mux(_T_21860, bht_bank_rd_data_out[1][226], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22146 = mux(_T_21862, bht_bank_rd_data_out[1][227], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22147 = mux(_T_21864, bht_bank_rd_data_out[1][228], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22148 = mux(_T_21866, bht_bank_rd_data_out[1][229], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22149 = mux(_T_21868, bht_bank_rd_data_out[1][230], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22150 = mux(_T_21870, bht_bank_rd_data_out[1][231], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22151 = mux(_T_21872, bht_bank_rd_data_out[1][232], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22152 = mux(_T_21874, bht_bank_rd_data_out[1][233], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22153 = mux(_T_21876, bht_bank_rd_data_out[1][234], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22154 = mux(_T_21878, bht_bank_rd_data_out[1][235], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22155 = mux(_T_21880, bht_bank_rd_data_out[1][236], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22156 = mux(_T_21882, bht_bank_rd_data_out[1][237], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22157 = mux(_T_21884, bht_bank_rd_data_out[1][238], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22158 = mux(_T_21886, bht_bank_rd_data_out[1][239], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22159 = mux(_T_21888, bht_bank_rd_data_out[1][240], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22160 = mux(_T_21890, bht_bank_rd_data_out[1][241], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22161 = mux(_T_21892, bht_bank_rd_data_out[1][242], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22162 = mux(_T_21894, bht_bank_rd_data_out[1][243], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22163 = mux(_T_21896, bht_bank_rd_data_out[1][244], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22164 = mux(_T_21898, bht_bank_rd_data_out[1][245], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22165 = mux(_T_21900, bht_bank_rd_data_out[1][246], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22166 = mux(_T_21902, bht_bank_rd_data_out[1][247], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22167 = mux(_T_21904, bht_bank_rd_data_out[1][248], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22168 = mux(_T_21906, bht_bank_rd_data_out[1][249], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22169 = mux(_T_21908, bht_bank_rd_data_out[1][250], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22170 = mux(_T_21910, bht_bank_rd_data_out[1][251], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22171 = mux(_T_21912, bht_bank_rd_data_out[1][252], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22172 = mux(_T_21914, bht_bank_rd_data_out[1][253], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22173 = mux(_T_21916, bht_bank_rd_data_out[1][254], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22174 = mux(_T_21918, bht_bank_rd_data_out[1][255], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22175 = or(_T_21919, _T_21920) @[Mux.scala 27:72] - node _T_22176 = or(_T_22175, _T_21921) @[Mux.scala 27:72] + node _T_21406 = or(_T_21405, _T_21151) @[Mux.scala 27:72] + wire _T_21407 : UInt<2> @[Mux.scala 27:72] + _T_21407 <= _T_21406 @[Mux.scala 27:72] + bht_bank0_rd_data_f <= _T_21407 @[el2_ifu_bp_ctl.scala 471:23] + node _T_21408 = eq(bht_rd_addr_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21409 = bits(_T_21408, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21410 = eq(bht_rd_addr_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21411 = bits(_T_21410, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21412 = eq(bht_rd_addr_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21413 = bits(_T_21412, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21414 = eq(bht_rd_addr_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21415 = bits(_T_21414, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21416 = eq(bht_rd_addr_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21417 = bits(_T_21416, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21418 = eq(bht_rd_addr_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21419 = bits(_T_21418, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21420 = eq(bht_rd_addr_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21421 = bits(_T_21420, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21422 = eq(bht_rd_addr_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21423 = bits(_T_21422, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21424 = eq(bht_rd_addr_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21425 = bits(_T_21424, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21426 = eq(bht_rd_addr_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21427 = bits(_T_21426, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21428 = eq(bht_rd_addr_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21429 = bits(_T_21428, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21430 = eq(bht_rd_addr_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21431 = bits(_T_21430, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21432 = eq(bht_rd_addr_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21433 = bits(_T_21432, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21434 = eq(bht_rd_addr_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21435 = bits(_T_21434, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21436 = eq(bht_rd_addr_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21437 = bits(_T_21436, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21438 = eq(bht_rd_addr_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21439 = bits(_T_21438, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21440 = eq(bht_rd_addr_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21441 = bits(_T_21440, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21442 = eq(bht_rd_addr_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21443 = bits(_T_21442, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21444 = eq(bht_rd_addr_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21445 = bits(_T_21444, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21446 = eq(bht_rd_addr_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21447 = bits(_T_21446, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21448 = eq(bht_rd_addr_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21449 = bits(_T_21448, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21450 = eq(bht_rd_addr_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21451 = bits(_T_21450, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21452 = eq(bht_rd_addr_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21453 = bits(_T_21452, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21454 = eq(bht_rd_addr_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21455 = bits(_T_21454, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21456 = eq(bht_rd_addr_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21457 = bits(_T_21456, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21458 = eq(bht_rd_addr_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21459 = bits(_T_21458, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21460 = eq(bht_rd_addr_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21461 = bits(_T_21460, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21462 = eq(bht_rd_addr_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21463 = bits(_T_21462, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21464 = eq(bht_rd_addr_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21465 = bits(_T_21464, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21466 = eq(bht_rd_addr_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21467 = bits(_T_21466, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21468 = eq(bht_rd_addr_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21469 = bits(_T_21468, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21470 = eq(bht_rd_addr_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21471 = bits(_T_21470, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21472 = eq(bht_rd_addr_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21473 = bits(_T_21472, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21474 = eq(bht_rd_addr_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21475 = bits(_T_21474, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21476 = eq(bht_rd_addr_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21477 = bits(_T_21476, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21478 = eq(bht_rd_addr_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21479 = bits(_T_21478, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21480 = eq(bht_rd_addr_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21481 = bits(_T_21480, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21482 = eq(bht_rd_addr_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21483 = bits(_T_21482, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21484 = eq(bht_rd_addr_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21485 = bits(_T_21484, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21486 = eq(bht_rd_addr_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21487 = bits(_T_21486, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21488 = eq(bht_rd_addr_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21489 = bits(_T_21488, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21490 = eq(bht_rd_addr_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21491 = bits(_T_21490, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21492 = eq(bht_rd_addr_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21493 = bits(_T_21492, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21494 = eq(bht_rd_addr_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21495 = bits(_T_21494, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21496 = eq(bht_rd_addr_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21497 = bits(_T_21496, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21498 = eq(bht_rd_addr_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21499 = bits(_T_21498, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21500 = eq(bht_rd_addr_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21501 = bits(_T_21500, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21502 = eq(bht_rd_addr_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21503 = bits(_T_21502, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21504 = eq(bht_rd_addr_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21505 = bits(_T_21504, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21506 = eq(bht_rd_addr_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21507 = bits(_T_21506, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21508 = eq(bht_rd_addr_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21509 = bits(_T_21508, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21510 = eq(bht_rd_addr_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21511 = bits(_T_21510, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21512 = eq(bht_rd_addr_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21513 = bits(_T_21512, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21514 = eq(bht_rd_addr_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21515 = bits(_T_21514, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21516 = eq(bht_rd_addr_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21517 = bits(_T_21516, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21518 = eq(bht_rd_addr_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21519 = bits(_T_21518, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21520 = eq(bht_rd_addr_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21521 = bits(_T_21520, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21522 = eq(bht_rd_addr_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21523 = bits(_T_21522, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21524 = eq(bht_rd_addr_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21525 = bits(_T_21524, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21526 = eq(bht_rd_addr_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21527 = bits(_T_21526, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21528 = eq(bht_rd_addr_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21529 = bits(_T_21528, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21530 = eq(bht_rd_addr_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21531 = bits(_T_21530, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21532 = eq(bht_rd_addr_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21533 = bits(_T_21532, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21534 = eq(bht_rd_addr_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21535 = bits(_T_21534, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21536 = eq(bht_rd_addr_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21537 = bits(_T_21536, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21538 = eq(bht_rd_addr_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21539 = bits(_T_21538, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21540 = eq(bht_rd_addr_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21541 = bits(_T_21540, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21542 = eq(bht_rd_addr_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21543 = bits(_T_21542, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21544 = eq(bht_rd_addr_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21545 = bits(_T_21544, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21546 = eq(bht_rd_addr_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21547 = bits(_T_21546, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21548 = eq(bht_rd_addr_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21549 = bits(_T_21548, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21550 = eq(bht_rd_addr_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21551 = bits(_T_21550, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21552 = eq(bht_rd_addr_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21553 = bits(_T_21552, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21554 = eq(bht_rd_addr_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21555 = bits(_T_21554, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21556 = eq(bht_rd_addr_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21557 = bits(_T_21556, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21558 = eq(bht_rd_addr_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21559 = bits(_T_21558, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21560 = eq(bht_rd_addr_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21561 = bits(_T_21560, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21562 = eq(bht_rd_addr_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21563 = bits(_T_21562, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21564 = eq(bht_rd_addr_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21565 = bits(_T_21564, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21566 = eq(bht_rd_addr_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21567 = bits(_T_21566, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21568 = eq(bht_rd_addr_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21569 = bits(_T_21568, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21570 = eq(bht_rd_addr_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21571 = bits(_T_21570, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21572 = eq(bht_rd_addr_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21573 = bits(_T_21572, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21574 = eq(bht_rd_addr_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21575 = bits(_T_21574, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21576 = eq(bht_rd_addr_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21577 = bits(_T_21576, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21578 = eq(bht_rd_addr_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21579 = bits(_T_21578, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21580 = eq(bht_rd_addr_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21581 = bits(_T_21580, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21582 = eq(bht_rd_addr_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21583 = bits(_T_21582, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21584 = eq(bht_rd_addr_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21585 = bits(_T_21584, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21586 = eq(bht_rd_addr_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21587 = bits(_T_21586, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21588 = eq(bht_rd_addr_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21589 = bits(_T_21588, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21590 = eq(bht_rd_addr_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21591 = bits(_T_21590, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21592 = eq(bht_rd_addr_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21593 = bits(_T_21592, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21594 = eq(bht_rd_addr_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21595 = bits(_T_21594, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21596 = eq(bht_rd_addr_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21597 = bits(_T_21596, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21598 = eq(bht_rd_addr_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21599 = bits(_T_21598, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21600 = eq(bht_rd_addr_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21601 = bits(_T_21600, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21602 = eq(bht_rd_addr_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21603 = bits(_T_21602, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21604 = eq(bht_rd_addr_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21605 = bits(_T_21604, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21606 = eq(bht_rd_addr_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21607 = bits(_T_21606, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21608 = eq(bht_rd_addr_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21609 = bits(_T_21608, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21610 = eq(bht_rd_addr_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21611 = bits(_T_21610, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21612 = eq(bht_rd_addr_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21613 = bits(_T_21612, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21614 = eq(bht_rd_addr_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21615 = bits(_T_21614, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21616 = eq(bht_rd_addr_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21617 = bits(_T_21616, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21618 = eq(bht_rd_addr_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21619 = bits(_T_21618, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21620 = eq(bht_rd_addr_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21621 = bits(_T_21620, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21622 = eq(bht_rd_addr_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21623 = bits(_T_21622, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21624 = eq(bht_rd_addr_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21625 = bits(_T_21624, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21626 = eq(bht_rd_addr_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21627 = bits(_T_21626, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21628 = eq(bht_rd_addr_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21629 = bits(_T_21628, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21630 = eq(bht_rd_addr_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21631 = bits(_T_21630, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21632 = eq(bht_rd_addr_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21633 = bits(_T_21632, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21634 = eq(bht_rd_addr_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21635 = bits(_T_21634, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21636 = eq(bht_rd_addr_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21637 = bits(_T_21636, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21638 = eq(bht_rd_addr_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21639 = bits(_T_21638, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21640 = eq(bht_rd_addr_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21641 = bits(_T_21640, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21642 = eq(bht_rd_addr_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21643 = bits(_T_21642, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21644 = eq(bht_rd_addr_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21645 = bits(_T_21644, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21646 = eq(bht_rd_addr_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21647 = bits(_T_21646, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21648 = eq(bht_rd_addr_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21649 = bits(_T_21648, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21650 = eq(bht_rd_addr_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21651 = bits(_T_21650, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21652 = eq(bht_rd_addr_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21653 = bits(_T_21652, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21654 = eq(bht_rd_addr_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21655 = bits(_T_21654, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21656 = eq(bht_rd_addr_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21657 = bits(_T_21656, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21658 = eq(bht_rd_addr_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21659 = bits(_T_21658, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21660 = eq(bht_rd_addr_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21661 = bits(_T_21660, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21662 = eq(bht_rd_addr_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21663 = bits(_T_21662, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21664 = eq(bht_rd_addr_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21665 = bits(_T_21664, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21666 = eq(bht_rd_addr_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21667 = bits(_T_21666, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21668 = eq(bht_rd_addr_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21669 = bits(_T_21668, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21670 = eq(bht_rd_addr_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21671 = bits(_T_21670, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21672 = eq(bht_rd_addr_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21673 = bits(_T_21672, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21674 = eq(bht_rd_addr_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21675 = bits(_T_21674, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21676 = eq(bht_rd_addr_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21677 = bits(_T_21676, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21678 = eq(bht_rd_addr_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21679 = bits(_T_21678, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21680 = eq(bht_rd_addr_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21681 = bits(_T_21680, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21682 = eq(bht_rd_addr_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21683 = bits(_T_21682, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21684 = eq(bht_rd_addr_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21685 = bits(_T_21684, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21686 = eq(bht_rd_addr_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21687 = bits(_T_21686, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21688 = eq(bht_rd_addr_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21689 = bits(_T_21688, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21690 = eq(bht_rd_addr_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21691 = bits(_T_21690, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21692 = eq(bht_rd_addr_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21693 = bits(_T_21692, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21694 = eq(bht_rd_addr_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21695 = bits(_T_21694, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21696 = eq(bht_rd_addr_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21697 = bits(_T_21696, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21698 = eq(bht_rd_addr_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21699 = bits(_T_21698, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21700 = eq(bht_rd_addr_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21701 = bits(_T_21700, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21702 = eq(bht_rd_addr_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21703 = bits(_T_21702, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21704 = eq(bht_rd_addr_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21705 = bits(_T_21704, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21706 = eq(bht_rd_addr_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21707 = bits(_T_21706, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21708 = eq(bht_rd_addr_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21709 = bits(_T_21708, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21710 = eq(bht_rd_addr_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21711 = bits(_T_21710, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21712 = eq(bht_rd_addr_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21713 = bits(_T_21712, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21714 = eq(bht_rd_addr_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21715 = bits(_T_21714, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21716 = eq(bht_rd_addr_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21717 = bits(_T_21716, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21718 = eq(bht_rd_addr_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21719 = bits(_T_21718, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21720 = eq(bht_rd_addr_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21721 = bits(_T_21720, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21722 = eq(bht_rd_addr_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21723 = bits(_T_21722, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21724 = eq(bht_rd_addr_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21725 = bits(_T_21724, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21726 = eq(bht_rd_addr_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21727 = bits(_T_21726, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21728 = eq(bht_rd_addr_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21729 = bits(_T_21728, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21730 = eq(bht_rd_addr_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21731 = bits(_T_21730, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21732 = eq(bht_rd_addr_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21733 = bits(_T_21732, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21734 = eq(bht_rd_addr_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21735 = bits(_T_21734, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21736 = eq(bht_rd_addr_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21737 = bits(_T_21736, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21738 = eq(bht_rd_addr_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21739 = bits(_T_21738, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21740 = eq(bht_rd_addr_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21741 = bits(_T_21740, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21742 = eq(bht_rd_addr_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21743 = bits(_T_21742, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21744 = eq(bht_rd_addr_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21745 = bits(_T_21744, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21746 = eq(bht_rd_addr_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21747 = bits(_T_21746, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21748 = eq(bht_rd_addr_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21749 = bits(_T_21748, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21750 = eq(bht_rd_addr_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21751 = bits(_T_21750, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21752 = eq(bht_rd_addr_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21753 = bits(_T_21752, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21754 = eq(bht_rd_addr_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21755 = bits(_T_21754, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21756 = eq(bht_rd_addr_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21757 = bits(_T_21756, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21758 = eq(bht_rd_addr_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21759 = bits(_T_21758, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21760 = eq(bht_rd_addr_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21761 = bits(_T_21760, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21762 = eq(bht_rd_addr_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21763 = bits(_T_21762, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21764 = eq(bht_rd_addr_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21765 = bits(_T_21764, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21766 = eq(bht_rd_addr_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21767 = bits(_T_21766, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21768 = eq(bht_rd_addr_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21769 = bits(_T_21768, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21770 = eq(bht_rd_addr_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21771 = bits(_T_21770, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21772 = eq(bht_rd_addr_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21773 = bits(_T_21772, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21774 = eq(bht_rd_addr_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21775 = bits(_T_21774, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21776 = eq(bht_rd_addr_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21777 = bits(_T_21776, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21778 = eq(bht_rd_addr_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21779 = bits(_T_21778, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21780 = eq(bht_rd_addr_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21781 = bits(_T_21780, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21782 = eq(bht_rd_addr_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21783 = bits(_T_21782, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21784 = eq(bht_rd_addr_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21785 = bits(_T_21784, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21786 = eq(bht_rd_addr_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21787 = bits(_T_21786, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21788 = eq(bht_rd_addr_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21789 = bits(_T_21788, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21790 = eq(bht_rd_addr_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21791 = bits(_T_21790, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21792 = eq(bht_rd_addr_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21793 = bits(_T_21792, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21794 = eq(bht_rd_addr_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21795 = bits(_T_21794, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21796 = eq(bht_rd_addr_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21797 = bits(_T_21796, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21798 = eq(bht_rd_addr_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21799 = bits(_T_21798, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21800 = eq(bht_rd_addr_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21801 = bits(_T_21800, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21802 = eq(bht_rd_addr_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21803 = bits(_T_21802, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21804 = eq(bht_rd_addr_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21805 = bits(_T_21804, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21806 = eq(bht_rd_addr_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21807 = bits(_T_21806, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21808 = eq(bht_rd_addr_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21809 = bits(_T_21808, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21810 = eq(bht_rd_addr_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21811 = bits(_T_21810, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21812 = eq(bht_rd_addr_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21813 = bits(_T_21812, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21814 = eq(bht_rd_addr_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21815 = bits(_T_21814, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21816 = eq(bht_rd_addr_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21817 = bits(_T_21816, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21818 = eq(bht_rd_addr_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21819 = bits(_T_21818, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21820 = eq(bht_rd_addr_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21821 = bits(_T_21820, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21822 = eq(bht_rd_addr_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21823 = bits(_T_21822, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21824 = eq(bht_rd_addr_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21825 = bits(_T_21824, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21826 = eq(bht_rd_addr_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21827 = bits(_T_21826, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21828 = eq(bht_rd_addr_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21829 = bits(_T_21828, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21830 = eq(bht_rd_addr_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21831 = bits(_T_21830, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21832 = eq(bht_rd_addr_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21833 = bits(_T_21832, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21834 = eq(bht_rd_addr_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21835 = bits(_T_21834, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21836 = eq(bht_rd_addr_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21837 = bits(_T_21836, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21838 = eq(bht_rd_addr_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21839 = bits(_T_21838, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21840 = eq(bht_rd_addr_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21841 = bits(_T_21840, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21842 = eq(bht_rd_addr_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21843 = bits(_T_21842, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21844 = eq(bht_rd_addr_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21845 = bits(_T_21844, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21846 = eq(bht_rd_addr_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21847 = bits(_T_21846, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21848 = eq(bht_rd_addr_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21849 = bits(_T_21848, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21850 = eq(bht_rd_addr_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21851 = bits(_T_21850, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21852 = eq(bht_rd_addr_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21853 = bits(_T_21852, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21854 = eq(bht_rd_addr_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21855 = bits(_T_21854, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21856 = eq(bht_rd_addr_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21857 = bits(_T_21856, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21858 = eq(bht_rd_addr_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21859 = bits(_T_21858, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21860 = eq(bht_rd_addr_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21861 = bits(_T_21860, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21862 = eq(bht_rd_addr_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21863 = bits(_T_21862, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21864 = eq(bht_rd_addr_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21865 = bits(_T_21864, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21866 = eq(bht_rd_addr_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21867 = bits(_T_21866, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21868 = eq(bht_rd_addr_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21869 = bits(_T_21868, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21870 = eq(bht_rd_addr_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21871 = bits(_T_21870, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21872 = eq(bht_rd_addr_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21873 = bits(_T_21872, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21874 = eq(bht_rd_addr_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21875 = bits(_T_21874, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21876 = eq(bht_rd_addr_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21877 = bits(_T_21876, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21878 = eq(bht_rd_addr_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21879 = bits(_T_21878, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21880 = eq(bht_rd_addr_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21881 = bits(_T_21880, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21882 = eq(bht_rd_addr_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21883 = bits(_T_21882, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21884 = eq(bht_rd_addr_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21885 = bits(_T_21884, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21886 = eq(bht_rd_addr_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21887 = bits(_T_21886, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21888 = eq(bht_rd_addr_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21889 = bits(_T_21888, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21890 = eq(bht_rd_addr_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21891 = bits(_T_21890, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21892 = eq(bht_rd_addr_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21893 = bits(_T_21892, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21894 = eq(bht_rd_addr_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21895 = bits(_T_21894, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21896 = eq(bht_rd_addr_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21897 = bits(_T_21896, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21898 = eq(bht_rd_addr_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21899 = bits(_T_21898, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21900 = eq(bht_rd_addr_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21901 = bits(_T_21900, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21902 = eq(bht_rd_addr_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21903 = bits(_T_21902, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21904 = eq(bht_rd_addr_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21905 = bits(_T_21904, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21906 = eq(bht_rd_addr_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21907 = bits(_T_21906, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21908 = eq(bht_rd_addr_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21909 = bits(_T_21908, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21910 = eq(bht_rd_addr_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21911 = bits(_T_21910, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21912 = eq(bht_rd_addr_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21913 = bits(_T_21912, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21914 = eq(bht_rd_addr_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21915 = bits(_T_21914, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21916 = eq(bht_rd_addr_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21917 = bits(_T_21916, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21918 = eq(bht_rd_addr_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 472:79] + node _T_21919 = bits(_T_21918, 0, 0) @[el2_ifu_bp_ctl.scala 472:87] + node _T_21920 = mux(_T_21409, bht_bank_rd_data_out[1][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21921 = mux(_T_21411, bht_bank_rd_data_out[1][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21922 = mux(_T_21413, bht_bank_rd_data_out[1][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21923 = mux(_T_21415, bht_bank_rd_data_out[1][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21924 = mux(_T_21417, bht_bank_rd_data_out[1][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21925 = mux(_T_21419, bht_bank_rd_data_out[1][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21926 = mux(_T_21421, bht_bank_rd_data_out[1][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21927 = mux(_T_21423, bht_bank_rd_data_out[1][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21928 = mux(_T_21425, bht_bank_rd_data_out[1][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21929 = mux(_T_21427, bht_bank_rd_data_out[1][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21930 = mux(_T_21429, bht_bank_rd_data_out[1][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21931 = mux(_T_21431, bht_bank_rd_data_out[1][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21932 = mux(_T_21433, bht_bank_rd_data_out[1][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21933 = mux(_T_21435, bht_bank_rd_data_out[1][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21934 = mux(_T_21437, bht_bank_rd_data_out[1][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21935 = mux(_T_21439, bht_bank_rd_data_out[1][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21936 = mux(_T_21441, bht_bank_rd_data_out[1][16], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21937 = mux(_T_21443, bht_bank_rd_data_out[1][17], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21938 = mux(_T_21445, bht_bank_rd_data_out[1][18], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21939 = mux(_T_21447, bht_bank_rd_data_out[1][19], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21940 = mux(_T_21449, bht_bank_rd_data_out[1][20], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21941 = mux(_T_21451, bht_bank_rd_data_out[1][21], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21942 = mux(_T_21453, bht_bank_rd_data_out[1][22], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21943 = mux(_T_21455, bht_bank_rd_data_out[1][23], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21944 = mux(_T_21457, bht_bank_rd_data_out[1][24], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21945 = mux(_T_21459, bht_bank_rd_data_out[1][25], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21946 = mux(_T_21461, bht_bank_rd_data_out[1][26], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21947 = mux(_T_21463, bht_bank_rd_data_out[1][27], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21948 = mux(_T_21465, bht_bank_rd_data_out[1][28], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21949 = mux(_T_21467, bht_bank_rd_data_out[1][29], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21950 = mux(_T_21469, bht_bank_rd_data_out[1][30], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21951 = mux(_T_21471, bht_bank_rd_data_out[1][31], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21952 = mux(_T_21473, bht_bank_rd_data_out[1][32], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21953 = mux(_T_21475, bht_bank_rd_data_out[1][33], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21954 = mux(_T_21477, bht_bank_rd_data_out[1][34], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21955 = mux(_T_21479, bht_bank_rd_data_out[1][35], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21956 = mux(_T_21481, bht_bank_rd_data_out[1][36], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21957 = mux(_T_21483, bht_bank_rd_data_out[1][37], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21958 = mux(_T_21485, bht_bank_rd_data_out[1][38], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21959 = mux(_T_21487, bht_bank_rd_data_out[1][39], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21960 = mux(_T_21489, bht_bank_rd_data_out[1][40], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21961 = mux(_T_21491, bht_bank_rd_data_out[1][41], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21962 = mux(_T_21493, bht_bank_rd_data_out[1][42], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21963 = mux(_T_21495, bht_bank_rd_data_out[1][43], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21964 = mux(_T_21497, bht_bank_rd_data_out[1][44], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21965 = mux(_T_21499, bht_bank_rd_data_out[1][45], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21966 = mux(_T_21501, bht_bank_rd_data_out[1][46], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21967 = mux(_T_21503, bht_bank_rd_data_out[1][47], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21968 = mux(_T_21505, bht_bank_rd_data_out[1][48], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21969 = mux(_T_21507, bht_bank_rd_data_out[1][49], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21970 = mux(_T_21509, bht_bank_rd_data_out[1][50], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21971 = mux(_T_21511, bht_bank_rd_data_out[1][51], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21972 = mux(_T_21513, bht_bank_rd_data_out[1][52], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21973 = mux(_T_21515, bht_bank_rd_data_out[1][53], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21974 = mux(_T_21517, bht_bank_rd_data_out[1][54], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21975 = mux(_T_21519, bht_bank_rd_data_out[1][55], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21976 = mux(_T_21521, bht_bank_rd_data_out[1][56], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21977 = mux(_T_21523, bht_bank_rd_data_out[1][57], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21978 = mux(_T_21525, bht_bank_rd_data_out[1][58], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21979 = mux(_T_21527, bht_bank_rd_data_out[1][59], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21980 = mux(_T_21529, bht_bank_rd_data_out[1][60], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21981 = mux(_T_21531, bht_bank_rd_data_out[1][61], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21982 = mux(_T_21533, bht_bank_rd_data_out[1][62], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21983 = mux(_T_21535, bht_bank_rd_data_out[1][63], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21984 = mux(_T_21537, bht_bank_rd_data_out[1][64], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21985 = mux(_T_21539, bht_bank_rd_data_out[1][65], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21986 = mux(_T_21541, bht_bank_rd_data_out[1][66], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21987 = mux(_T_21543, bht_bank_rd_data_out[1][67], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21988 = mux(_T_21545, bht_bank_rd_data_out[1][68], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21989 = mux(_T_21547, bht_bank_rd_data_out[1][69], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21990 = mux(_T_21549, bht_bank_rd_data_out[1][70], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21991 = mux(_T_21551, bht_bank_rd_data_out[1][71], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21992 = mux(_T_21553, bht_bank_rd_data_out[1][72], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21993 = mux(_T_21555, bht_bank_rd_data_out[1][73], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21994 = mux(_T_21557, bht_bank_rd_data_out[1][74], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21995 = mux(_T_21559, bht_bank_rd_data_out[1][75], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21996 = mux(_T_21561, bht_bank_rd_data_out[1][76], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21997 = mux(_T_21563, bht_bank_rd_data_out[1][77], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21998 = mux(_T_21565, bht_bank_rd_data_out[1][78], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21999 = mux(_T_21567, bht_bank_rd_data_out[1][79], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22000 = mux(_T_21569, bht_bank_rd_data_out[1][80], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22001 = mux(_T_21571, bht_bank_rd_data_out[1][81], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22002 = mux(_T_21573, bht_bank_rd_data_out[1][82], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22003 = mux(_T_21575, bht_bank_rd_data_out[1][83], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22004 = mux(_T_21577, bht_bank_rd_data_out[1][84], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22005 = mux(_T_21579, bht_bank_rd_data_out[1][85], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22006 = mux(_T_21581, bht_bank_rd_data_out[1][86], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22007 = mux(_T_21583, bht_bank_rd_data_out[1][87], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22008 = mux(_T_21585, bht_bank_rd_data_out[1][88], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22009 = mux(_T_21587, bht_bank_rd_data_out[1][89], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22010 = mux(_T_21589, bht_bank_rd_data_out[1][90], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22011 = mux(_T_21591, bht_bank_rd_data_out[1][91], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22012 = mux(_T_21593, bht_bank_rd_data_out[1][92], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22013 = mux(_T_21595, bht_bank_rd_data_out[1][93], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22014 = mux(_T_21597, bht_bank_rd_data_out[1][94], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22015 = mux(_T_21599, bht_bank_rd_data_out[1][95], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22016 = mux(_T_21601, bht_bank_rd_data_out[1][96], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22017 = mux(_T_21603, bht_bank_rd_data_out[1][97], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22018 = mux(_T_21605, bht_bank_rd_data_out[1][98], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22019 = mux(_T_21607, bht_bank_rd_data_out[1][99], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22020 = mux(_T_21609, bht_bank_rd_data_out[1][100], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22021 = mux(_T_21611, bht_bank_rd_data_out[1][101], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22022 = mux(_T_21613, bht_bank_rd_data_out[1][102], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22023 = mux(_T_21615, bht_bank_rd_data_out[1][103], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22024 = mux(_T_21617, bht_bank_rd_data_out[1][104], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22025 = mux(_T_21619, bht_bank_rd_data_out[1][105], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22026 = mux(_T_21621, bht_bank_rd_data_out[1][106], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22027 = mux(_T_21623, bht_bank_rd_data_out[1][107], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22028 = mux(_T_21625, bht_bank_rd_data_out[1][108], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22029 = mux(_T_21627, bht_bank_rd_data_out[1][109], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22030 = mux(_T_21629, bht_bank_rd_data_out[1][110], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22031 = mux(_T_21631, bht_bank_rd_data_out[1][111], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22032 = mux(_T_21633, bht_bank_rd_data_out[1][112], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22033 = mux(_T_21635, bht_bank_rd_data_out[1][113], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22034 = mux(_T_21637, bht_bank_rd_data_out[1][114], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22035 = mux(_T_21639, bht_bank_rd_data_out[1][115], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22036 = mux(_T_21641, bht_bank_rd_data_out[1][116], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22037 = mux(_T_21643, bht_bank_rd_data_out[1][117], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22038 = mux(_T_21645, bht_bank_rd_data_out[1][118], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22039 = mux(_T_21647, bht_bank_rd_data_out[1][119], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22040 = mux(_T_21649, bht_bank_rd_data_out[1][120], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22041 = mux(_T_21651, bht_bank_rd_data_out[1][121], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22042 = mux(_T_21653, bht_bank_rd_data_out[1][122], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22043 = mux(_T_21655, bht_bank_rd_data_out[1][123], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22044 = mux(_T_21657, bht_bank_rd_data_out[1][124], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22045 = mux(_T_21659, bht_bank_rd_data_out[1][125], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22046 = mux(_T_21661, bht_bank_rd_data_out[1][126], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22047 = mux(_T_21663, bht_bank_rd_data_out[1][127], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22048 = mux(_T_21665, bht_bank_rd_data_out[1][128], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22049 = mux(_T_21667, bht_bank_rd_data_out[1][129], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22050 = mux(_T_21669, bht_bank_rd_data_out[1][130], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22051 = mux(_T_21671, bht_bank_rd_data_out[1][131], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22052 = mux(_T_21673, bht_bank_rd_data_out[1][132], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22053 = mux(_T_21675, bht_bank_rd_data_out[1][133], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22054 = mux(_T_21677, bht_bank_rd_data_out[1][134], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22055 = mux(_T_21679, bht_bank_rd_data_out[1][135], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22056 = mux(_T_21681, bht_bank_rd_data_out[1][136], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22057 = mux(_T_21683, bht_bank_rd_data_out[1][137], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22058 = mux(_T_21685, bht_bank_rd_data_out[1][138], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22059 = mux(_T_21687, bht_bank_rd_data_out[1][139], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22060 = mux(_T_21689, bht_bank_rd_data_out[1][140], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22061 = mux(_T_21691, bht_bank_rd_data_out[1][141], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22062 = mux(_T_21693, bht_bank_rd_data_out[1][142], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22063 = mux(_T_21695, bht_bank_rd_data_out[1][143], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22064 = mux(_T_21697, bht_bank_rd_data_out[1][144], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22065 = mux(_T_21699, bht_bank_rd_data_out[1][145], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22066 = mux(_T_21701, bht_bank_rd_data_out[1][146], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22067 = mux(_T_21703, bht_bank_rd_data_out[1][147], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22068 = mux(_T_21705, bht_bank_rd_data_out[1][148], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22069 = mux(_T_21707, bht_bank_rd_data_out[1][149], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22070 = mux(_T_21709, bht_bank_rd_data_out[1][150], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22071 = mux(_T_21711, bht_bank_rd_data_out[1][151], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22072 = mux(_T_21713, bht_bank_rd_data_out[1][152], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22073 = mux(_T_21715, bht_bank_rd_data_out[1][153], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22074 = mux(_T_21717, bht_bank_rd_data_out[1][154], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22075 = mux(_T_21719, bht_bank_rd_data_out[1][155], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22076 = mux(_T_21721, bht_bank_rd_data_out[1][156], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22077 = mux(_T_21723, bht_bank_rd_data_out[1][157], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22078 = mux(_T_21725, bht_bank_rd_data_out[1][158], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22079 = mux(_T_21727, bht_bank_rd_data_out[1][159], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22080 = mux(_T_21729, bht_bank_rd_data_out[1][160], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22081 = mux(_T_21731, bht_bank_rd_data_out[1][161], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22082 = mux(_T_21733, bht_bank_rd_data_out[1][162], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22083 = mux(_T_21735, bht_bank_rd_data_out[1][163], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22084 = mux(_T_21737, bht_bank_rd_data_out[1][164], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22085 = mux(_T_21739, bht_bank_rd_data_out[1][165], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22086 = mux(_T_21741, bht_bank_rd_data_out[1][166], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22087 = mux(_T_21743, bht_bank_rd_data_out[1][167], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22088 = mux(_T_21745, bht_bank_rd_data_out[1][168], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22089 = mux(_T_21747, bht_bank_rd_data_out[1][169], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22090 = mux(_T_21749, bht_bank_rd_data_out[1][170], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22091 = mux(_T_21751, bht_bank_rd_data_out[1][171], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22092 = mux(_T_21753, bht_bank_rd_data_out[1][172], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22093 = mux(_T_21755, bht_bank_rd_data_out[1][173], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22094 = mux(_T_21757, bht_bank_rd_data_out[1][174], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22095 = mux(_T_21759, bht_bank_rd_data_out[1][175], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22096 = mux(_T_21761, bht_bank_rd_data_out[1][176], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22097 = mux(_T_21763, bht_bank_rd_data_out[1][177], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22098 = mux(_T_21765, bht_bank_rd_data_out[1][178], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22099 = mux(_T_21767, bht_bank_rd_data_out[1][179], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22100 = mux(_T_21769, bht_bank_rd_data_out[1][180], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22101 = mux(_T_21771, bht_bank_rd_data_out[1][181], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22102 = mux(_T_21773, bht_bank_rd_data_out[1][182], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22103 = mux(_T_21775, bht_bank_rd_data_out[1][183], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22104 = mux(_T_21777, bht_bank_rd_data_out[1][184], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22105 = mux(_T_21779, bht_bank_rd_data_out[1][185], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22106 = mux(_T_21781, bht_bank_rd_data_out[1][186], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22107 = mux(_T_21783, bht_bank_rd_data_out[1][187], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22108 = mux(_T_21785, bht_bank_rd_data_out[1][188], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22109 = mux(_T_21787, bht_bank_rd_data_out[1][189], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22110 = mux(_T_21789, bht_bank_rd_data_out[1][190], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22111 = mux(_T_21791, bht_bank_rd_data_out[1][191], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22112 = mux(_T_21793, bht_bank_rd_data_out[1][192], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22113 = mux(_T_21795, bht_bank_rd_data_out[1][193], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22114 = mux(_T_21797, bht_bank_rd_data_out[1][194], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22115 = mux(_T_21799, bht_bank_rd_data_out[1][195], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22116 = mux(_T_21801, bht_bank_rd_data_out[1][196], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22117 = mux(_T_21803, bht_bank_rd_data_out[1][197], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22118 = mux(_T_21805, bht_bank_rd_data_out[1][198], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22119 = mux(_T_21807, bht_bank_rd_data_out[1][199], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22120 = mux(_T_21809, bht_bank_rd_data_out[1][200], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22121 = mux(_T_21811, bht_bank_rd_data_out[1][201], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22122 = mux(_T_21813, bht_bank_rd_data_out[1][202], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22123 = mux(_T_21815, bht_bank_rd_data_out[1][203], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22124 = mux(_T_21817, bht_bank_rd_data_out[1][204], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22125 = mux(_T_21819, bht_bank_rd_data_out[1][205], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22126 = mux(_T_21821, bht_bank_rd_data_out[1][206], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22127 = mux(_T_21823, bht_bank_rd_data_out[1][207], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22128 = mux(_T_21825, bht_bank_rd_data_out[1][208], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22129 = mux(_T_21827, bht_bank_rd_data_out[1][209], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22130 = mux(_T_21829, bht_bank_rd_data_out[1][210], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22131 = mux(_T_21831, bht_bank_rd_data_out[1][211], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22132 = mux(_T_21833, bht_bank_rd_data_out[1][212], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22133 = mux(_T_21835, bht_bank_rd_data_out[1][213], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22134 = mux(_T_21837, bht_bank_rd_data_out[1][214], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22135 = mux(_T_21839, bht_bank_rd_data_out[1][215], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22136 = mux(_T_21841, bht_bank_rd_data_out[1][216], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22137 = mux(_T_21843, bht_bank_rd_data_out[1][217], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22138 = mux(_T_21845, bht_bank_rd_data_out[1][218], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22139 = mux(_T_21847, bht_bank_rd_data_out[1][219], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22140 = mux(_T_21849, bht_bank_rd_data_out[1][220], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22141 = mux(_T_21851, bht_bank_rd_data_out[1][221], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22142 = mux(_T_21853, bht_bank_rd_data_out[1][222], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22143 = mux(_T_21855, bht_bank_rd_data_out[1][223], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22144 = mux(_T_21857, bht_bank_rd_data_out[1][224], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22145 = mux(_T_21859, bht_bank_rd_data_out[1][225], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22146 = mux(_T_21861, bht_bank_rd_data_out[1][226], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22147 = mux(_T_21863, bht_bank_rd_data_out[1][227], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22148 = mux(_T_21865, bht_bank_rd_data_out[1][228], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22149 = mux(_T_21867, bht_bank_rd_data_out[1][229], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22150 = mux(_T_21869, bht_bank_rd_data_out[1][230], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22151 = mux(_T_21871, bht_bank_rd_data_out[1][231], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22152 = mux(_T_21873, bht_bank_rd_data_out[1][232], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22153 = mux(_T_21875, bht_bank_rd_data_out[1][233], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22154 = mux(_T_21877, bht_bank_rd_data_out[1][234], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22155 = mux(_T_21879, bht_bank_rd_data_out[1][235], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22156 = mux(_T_21881, bht_bank_rd_data_out[1][236], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22157 = mux(_T_21883, bht_bank_rd_data_out[1][237], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22158 = mux(_T_21885, bht_bank_rd_data_out[1][238], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22159 = mux(_T_21887, bht_bank_rd_data_out[1][239], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22160 = mux(_T_21889, bht_bank_rd_data_out[1][240], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22161 = mux(_T_21891, bht_bank_rd_data_out[1][241], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22162 = mux(_T_21893, bht_bank_rd_data_out[1][242], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22163 = mux(_T_21895, bht_bank_rd_data_out[1][243], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22164 = mux(_T_21897, bht_bank_rd_data_out[1][244], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22165 = mux(_T_21899, bht_bank_rd_data_out[1][245], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22166 = mux(_T_21901, bht_bank_rd_data_out[1][246], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22167 = mux(_T_21903, bht_bank_rd_data_out[1][247], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22168 = mux(_T_21905, bht_bank_rd_data_out[1][248], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22169 = mux(_T_21907, bht_bank_rd_data_out[1][249], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22170 = mux(_T_21909, bht_bank_rd_data_out[1][250], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22171 = mux(_T_21911, bht_bank_rd_data_out[1][251], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22172 = mux(_T_21913, bht_bank_rd_data_out[1][252], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22173 = mux(_T_21915, bht_bank_rd_data_out[1][253], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22174 = mux(_T_21917, bht_bank_rd_data_out[1][254], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22175 = mux(_T_21919, bht_bank_rd_data_out[1][255], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22176 = or(_T_21920, _T_21921) @[Mux.scala 27:72] node _T_22177 = or(_T_22176, _T_21922) @[Mux.scala 27:72] node _T_22178 = or(_T_22177, _T_21923) @[Mux.scala 27:72] node _T_22179 = or(_T_22178, _T_21924) @[Mux.scala 27:72] @@ -59093,779 +59158,779 @@ circuit el2_ifu : node _T_22427 = or(_T_22426, _T_22172) @[Mux.scala 27:72] node _T_22428 = or(_T_22427, _T_22173) @[Mux.scala 27:72] node _T_22429 = or(_T_22428, _T_22174) @[Mux.scala 27:72] - wire _T_22430 : UInt<2> @[Mux.scala 27:72] - _T_22430 <= _T_22429 @[Mux.scala 27:72] - bht_bank1_rd_data_f <= _T_22430 @[el2_ifu_bp_ctl.scala 467:23] - node _T_22431 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22432 = bits(_T_22431, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22433 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22434 = bits(_T_22433, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22435 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22436 = bits(_T_22435, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22437 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22438 = bits(_T_22437, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22439 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22440 = bits(_T_22439, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22441 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22442 = bits(_T_22441, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22443 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22444 = bits(_T_22443, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22445 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22446 = bits(_T_22445, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22447 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22448 = bits(_T_22447, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22449 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22450 = bits(_T_22449, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22451 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22452 = bits(_T_22451, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22453 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22454 = bits(_T_22453, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22455 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22456 = bits(_T_22455, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22457 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22458 = bits(_T_22457, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22459 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22460 = bits(_T_22459, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22461 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22462 = bits(_T_22461, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22463 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22464 = bits(_T_22463, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22465 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22466 = bits(_T_22465, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22467 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22468 = bits(_T_22467, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22469 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22470 = bits(_T_22469, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22471 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22472 = bits(_T_22471, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22473 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22474 = bits(_T_22473, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22475 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22476 = bits(_T_22475, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22477 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22478 = bits(_T_22477, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22479 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22480 = bits(_T_22479, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22481 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22482 = bits(_T_22481, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22483 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22484 = bits(_T_22483, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22485 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22486 = bits(_T_22485, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22487 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22488 = bits(_T_22487, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22489 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22490 = bits(_T_22489, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22491 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22492 = bits(_T_22491, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22493 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22494 = bits(_T_22493, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22495 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22496 = bits(_T_22495, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22497 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22498 = bits(_T_22497, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22499 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22500 = bits(_T_22499, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22501 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22502 = bits(_T_22501, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22503 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22504 = bits(_T_22503, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22505 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22506 = bits(_T_22505, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22507 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22508 = bits(_T_22507, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22509 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22510 = bits(_T_22509, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22511 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22512 = bits(_T_22511, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22513 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22514 = bits(_T_22513, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22515 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22516 = bits(_T_22515, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22517 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22518 = bits(_T_22517, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22519 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22520 = bits(_T_22519, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22521 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22522 = bits(_T_22521, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22523 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22524 = bits(_T_22523, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22525 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22526 = bits(_T_22525, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22527 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22528 = bits(_T_22527, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22529 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22530 = bits(_T_22529, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22531 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22532 = bits(_T_22531, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22533 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22534 = bits(_T_22533, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22535 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22536 = bits(_T_22535, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22537 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22538 = bits(_T_22537, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22539 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22540 = bits(_T_22539, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22541 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22542 = bits(_T_22541, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22543 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22544 = bits(_T_22543, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22545 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22546 = bits(_T_22545, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22547 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22548 = bits(_T_22547, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22549 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22550 = bits(_T_22549, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22551 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22552 = bits(_T_22551, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22553 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22554 = bits(_T_22553, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22555 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22556 = bits(_T_22555, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22557 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22558 = bits(_T_22557, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22559 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22560 = bits(_T_22559, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22561 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22562 = bits(_T_22561, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22563 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22564 = bits(_T_22563, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22565 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22566 = bits(_T_22565, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22567 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22568 = bits(_T_22567, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22569 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22570 = bits(_T_22569, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22571 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22572 = bits(_T_22571, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22573 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22574 = bits(_T_22573, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22575 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22576 = bits(_T_22575, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22577 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22578 = bits(_T_22577, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22579 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22580 = bits(_T_22579, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22581 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22582 = bits(_T_22581, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22583 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22584 = bits(_T_22583, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22585 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22586 = bits(_T_22585, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22587 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22588 = bits(_T_22587, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22589 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22590 = bits(_T_22589, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22591 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22592 = bits(_T_22591, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22593 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22594 = bits(_T_22593, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22595 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22596 = bits(_T_22595, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22597 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22598 = bits(_T_22597, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22599 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22600 = bits(_T_22599, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22601 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22602 = bits(_T_22601, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22603 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22604 = bits(_T_22603, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22605 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22606 = bits(_T_22605, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22607 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22608 = bits(_T_22607, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22609 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22610 = bits(_T_22609, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22611 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22612 = bits(_T_22611, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22613 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22614 = bits(_T_22613, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22615 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22616 = bits(_T_22615, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22617 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22618 = bits(_T_22617, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22619 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22620 = bits(_T_22619, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22621 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22622 = bits(_T_22621, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22623 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22624 = bits(_T_22623, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22625 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22626 = bits(_T_22625, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22627 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22628 = bits(_T_22627, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22629 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22630 = bits(_T_22629, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22631 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22632 = bits(_T_22631, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22633 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22634 = bits(_T_22633, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22635 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22636 = bits(_T_22635, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22637 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22638 = bits(_T_22637, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22639 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22640 = bits(_T_22639, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22641 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22642 = bits(_T_22641, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22643 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22644 = bits(_T_22643, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22645 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22646 = bits(_T_22645, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22647 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22648 = bits(_T_22647, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22649 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22650 = bits(_T_22649, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22651 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22652 = bits(_T_22651, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22653 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22654 = bits(_T_22653, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22655 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22656 = bits(_T_22655, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22657 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22658 = bits(_T_22657, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22659 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22660 = bits(_T_22659, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22661 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22662 = bits(_T_22661, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22663 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22664 = bits(_T_22663, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22665 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22666 = bits(_T_22665, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22667 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22668 = bits(_T_22667, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22669 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22670 = bits(_T_22669, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22671 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22672 = bits(_T_22671, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22673 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22674 = bits(_T_22673, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22675 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22676 = bits(_T_22675, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22677 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22678 = bits(_T_22677, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22679 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22680 = bits(_T_22679, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22681 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22682 = bits(_T_22681, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22683 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22684 = bits(_T_22683, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22685 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22686 = bits(_T_22685, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22687 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22688 = bits(_T_22687, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22689 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22690 = bits(_T_22689, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22691 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22692 = bits(_T_22691, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22693 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22694 = bits(_T_22693, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22695 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22696 = bits(_T_22695, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22697 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22698 = bits(_T_22697, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22699 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22700 = bits(_T_22699, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22701 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22702 = bits(_T_22701, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22703 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22704 = bits(_T_22703, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22705 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22706 = bits(_T_22705, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22707 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22708 = bits(_T_22707, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22709 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22710 = bits(_T_22709, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22711 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22712 = bits(_T_22711, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22713 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22714 = bits(_T_22713, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22715 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22716 = bits(_T_22715, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22717 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22718 = bits(_T_22717, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22719 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22720 = bits(_T_22719, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22721 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22722 = bits(_T_22721, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22723 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22724 = bits(_T_22723, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22725 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22726 = bits(_T_22725, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22727 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22728 = bits(_T_22727, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22729 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22730 = bits(_T_22729, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22731 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22732 = bits(_T_22731, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22733 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22734 = bits(_T_22733, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22735 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22736 = bits(_T_22735, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22737 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22738 = bits(_T_22737, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22739 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22740 = bits(_T_22739, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22741 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22742 = bits(_T_22741, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22743 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22744 = bits(_T_22743, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22745 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22746 = bits(_T_22745, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22747 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22748 = bits(_T_22747, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22749 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22750 = bits(_T_22749, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22751 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22752 = bits(_T_22751, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22753 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22754 = bits(_T_22753, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22755 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22756 = bits(_T_22755, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22757 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22758 = bits(_T_22757, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22759 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22760 = bits(_T_22759, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22761 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22762 = bits(_T_22761, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22763 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22764 = bits(_T_22763, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22765 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22766 = bits(_T_22765, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22767 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22768 = bits(_T_22767, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22769 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22770 = bits(_T_22769, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22771 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22772 = bits(_T_22771, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22773 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22774 = bits(_T_22773, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22775 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22776 = bits(_T_22775, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22777 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22778 = bits(_T_22777, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22779 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22780 = bits(_T_22779, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22781 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22782 = bits(_T_22781, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22783 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22784 = bits(_T_22783, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22785 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22786 = bits(_T_22785, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22787 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22788 = bits(_T_22787, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22789 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22790 = bits(_T_22789, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22791 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22792 = bits(_T_22791, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22793 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22794 = bits(_T_22793, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22795 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22796 = bits(_T_22795, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22797 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22798 = bits(_T_22797, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22799 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22800 = bits(_T_22799, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22801 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22802 = bits(_T_22801, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22803 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22804 = bits(_T_22803, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22805 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22806 = bits(_T_22805, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22807 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22808 = bits(_T_22807, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22809 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22810 = bits(_T_22809, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22811 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22812 = bits(_T_22811, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22813 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22814 = bits(_T_22813, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22815 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22816 = bits(_T_22815, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22817 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22818 = bits(_T_22817, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22819 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22820 = bits(_T_22819, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22821 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22822 = bits(_T_22821, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22823 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22824 = bits(_T_22823, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22825 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22826 = bits(_T_22825, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22827 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22828 = bits(_T_22827, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22829 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22830 = bits(_T_22829, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22831 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22832 = bits(_T_22831, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22833 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22834 = bits(_T_22833, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22835 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22836 = bits(_T_22835, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22837 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22838 = bits(_T_22837, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22839 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22840 = bits(_T_22839, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22841 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22842 = bits(_T_22841, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22843 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22844 = bits(_T_22843, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22845 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22846 = bits(_T_22845, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22847 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22848 = bits(_T_22847, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22849 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22850 = bits(_T_22849, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22851 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22852 = bits(_T_22851, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22853 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22854 = bits(_T_22853, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22855 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22856 = bits(_T_22855, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22857 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22858 = bits(_T_22857, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22859 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22860 = bits(_T_22859, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22861 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22862 = bits(_T_22861, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22863 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22864 = bits(_T_22863, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22865 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22866 = bits(_T_22865, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22867 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22868 = bits(_T_22867, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22869 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22870 = bits(_T_22869, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22871 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22872 = bits(_T_22871, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22873 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22874 = bits(_T_22873, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22875 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22876 = bits(_T_22875, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22877 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22878 = bits(_T_22877, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22879 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22880 = bits(_T_22879, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22881 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22882 = bits(_T_22881, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22883 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22884 = bits(_T_22883, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22885 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22886 = bits(_T_22885, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22887 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22888 = bits(_T_22887, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22889 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22890 = bits(_T_22889, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22891 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22892 = bits(_T_22891, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22893 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22894 = bits(_T_22893, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22895 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22896 = bits(_T_22895, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22897 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22898 = bits(_T_22897, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22899 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22900 = bits(_T_22899, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22901 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22902 = bits(_T_22901, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22903 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22904 = bits(_T_22903, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22905 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22906 = bits(_T_22905, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22907 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22908 = bits(_T_22907, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22909 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22910 = bits(_T_22909, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22911 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22912 = bits(_T_22911, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22913 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22914 = bits(_T_22913, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22915 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22916 = bits(_T_22915, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22917 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22918 = bits(_T_22917, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22919 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22920 = bits(_T_22919, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22921 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22922 = bits(_T_22921, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22923 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22924 = bits(_T_22923, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22925 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22926 = bits(_T_22925, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22927 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22928 = bits(_T_22927, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22929 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22930 = bits(_T_22929, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22931 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22932 = bits(_T_22931, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22933 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22934 = bits(_T_22933, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22935 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22936 = bits(_T_22935, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22937 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22938 = bits(_T_22937, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22939 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22940 = bits(_T_22939, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22941 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 468:85] - node _T_22942 = bits(_T_22941, 0, 0) @[el2_ifu_bp_ctl.scala 468:93] - node _T_22943 = mux(_T_22432, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22944 = mux(_T_22434, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22945 = mux(_T_22436, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22946 = mux(_T_22438, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22947 = mux(_T_22440, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22948 = mux(_T_22442, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22949 = mux(_T_22444, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22950 = mux(_T_22446, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22951 = mux(_T_22448, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22952 = mux(_T_22450, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22953 = mux(_T_22452, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22954 = mux(_T_22454, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22955 = mux(_T_22456, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22956 = mux(_T_22458, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22957 = mux(_T_22460, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22958 = mux(_T_22462, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22959 = mux(_T_22464, bht_bank_rd_data_out[0][16], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22960 = mux(_T_22466, bht_bank_rd_data_out[0][17], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22961 = mux(_T_22468, bht_bank_rd_data_out[0][18], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22962 = mux(_T_22470, bht_bank_rd_data_out[0][19], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22963 = mux(_T_22472, bht_bank_rd_data_out[0][20], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22964 = mux(_T_22474, bht_bank_rd_data_out[0][21], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22965 = mux(_T_22476, bht_bank_rd_data_out[0][22], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22966 = mux(_T_22478, bht_bank_rd_data_out[0][23], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22967 = mux(_T_22480, bht_bank_rd_data_out[0][24], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22968 = mux(_T_22482, bht_bank_rd_data_out[0][25], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22969 = mux(_T_22484, bht_bank_rd_data_out[0][26], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22970 = mux(_T_22486, bht_bank_rd_data_out[0][27], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22971 = mux(_T_22488, bht_bank_rd_data_out[0][28], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22972 = mux(_T_22490, bht_bank_rd_data_out[0][29], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22973 = mux(_T_22492, bht_bank_rd_data_out[0][30], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22974 = mux(_T_22494, bht_bank_rd_data_out[0][31], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22975 = mux(_T_22496, bht_bank_rd_data_out[0][32], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22976 = mux(_T_22498, bht_bank_rd_data_out[0][33], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22977 = mux(_T_22500, bht_bank_rd_data_out[0][34], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22978 = mux(_T_22502, bht_bank_rd_data_out[0][35], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22979 = mux(_T_22504, bht_bank_rd_data_out[0][36], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22980 = mux(_T_22506, bht_bank_rd_data_out[0][37], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22981 = mux(_T_22508, bht_bank_rd_data_out[0][38], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22982 = mux(_T_22510, bht_bank_rd_data_out[0][39], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22983 = mux(_T_22512, bht_bank_rd_data_out[0][40], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22984 = mux(_T_22514, bht_bank_rd_data_out[0][41], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22985 = mux(_T_22516, bht_bank_rd_data_out[0][42], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22986 = mux(_T_22518, bht_bank_rd_data_out[0][43], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22987 = mux(_T_22520, bht_bank_rd_data_out[0][44], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22988 = mux(_T_22522, bht_bank_rd_data_out[0][45], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22989 = mux(_T_22524, bht_bank_rd_data_out[0][46], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22990 = mux(_T_22526, bht_bank_rd_data_out[0][47], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22991 = mux(_T_22528, bht_bank_rd_data_out[0][48], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22992 = mux(_T_22530, bht_bank_rd_data_out[0][49], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22993 = mux(_T_22532, bht_bank_rd_data_out[0][50], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22994 = mux(_T_22534, bht_bank_rd_data_out[0][51], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22995 = mux(_T_22536, bht_bank_rd_data_out[0][52], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22996 = mux(_T_22538, bht_bank_rd_data_out[0][53], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22997 = mux(_T_22540, bht_bank_rd_data_out[0][54], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22998 = mux(_T_22542, bht_bank_rd_data_out[0][55], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22999 = mux(_T_22544, bht_bank_rd_data_out[0][56], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23000 = mux(_T_22546, bht_bank_rd_data_out[0][57], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23001 = mux(_T_22548, bht_bank_rd_data_out[0][58], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23002 = mux(_T_22550, bht_bank_rd_data_out[0][59], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23003 = mux(_T_22552, bht_bank_rd_data_out[0][60], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23004 = mux(_T_22554, bht_bank_rd_data_out[0][61], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23005 = mux(_T_22556, bht_bank_rd_data_out[0][62], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23006 = mux(_T_22558, bht_bank_rd_data_out[0][63], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23007 = mux(_T_22560, bht_bank_rd_data_out[0][64], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23008 = mux(_T_22562, bht_bank_rd_data_out[0][65], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23009 = mux(_T_22564, bht_bank_rd_data_out[0][66], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23010 = mux(_T_22566, bht_bank_rd_data_out[0][67], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23011 = mux(_T_22568, bht_bank_rd_data_out[0][68], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23012 = mux(_T_22570, bht_bank_rd_data_out[0][69], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23013 = mux(_T_22572, bht_bank_rd_data_out[0][70], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23014 = mux(_T_22574, bht_bank_rd_data_out[0][71], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23015 = mux(_T_22576, bht_bank_rd_data_out[0][72], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23016 = mux(_T_22578, bht_bank_rd_data_out[0][73], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23017 = mux(_T_22580, bht_bank_rd_data_out[0][74], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23018 = mux(_T_22582, bht_bank_rd_data_out[0][75], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23019 = mux(_T_22584, bht_bank_rd_data_out[0][76], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23020 = mux(_T_22586, bht_bank_rd_data_out[0][77], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23021 = mux(_T_22588, bht_bank_rd_data_out[0][78], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23022 = mux(_T_22590, bht_bank_rd_data_out[0][79], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23023 = mux(_T_22592, bht_bank_rd_data_out[0][80], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23024 = mux(_T_22594, bht_bank_rd_data_out[0][81], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23025 = mux(_T_22596, bht_bank_rd_data_out[0][82], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23026 = mux(_T_22598, bht_bank_rd_data_out[0][83], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23027 = mux(_T_22600, bht_bank_rd_data_out[0][84], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23028 = mux(_T_22602, bht_bank_rd_data_out[0][85], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23029 = mux(_T_22604, bht_bank_rd_data_out[0][86], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23030 = mux(_T_22606, bht_bank_rd_data_out[0][87], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23031 = mux(_T_22608, bht_bank_rd_data_out[0][88], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23032 = mux(_T_22610, bht_bank_rd_data_out[0][89], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23033 = mux(_T_22612, bht_bank_rd_data_out[0][90], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23034 = mux(_T_22614, bht_bank_rd_data_out[0][91], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23035 = mux(_T_22616, bht_bank_rd_data_out[0][92], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23036 = mux(_T_22618, bht_bank_rd_data_out[0][93], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23037 = mux(_T_22620, bht_bank_rd_data_out[0][94], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23038 = mux(_T_22622, bht_bank_rd_data_out[0][95], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23039 = mux(_T_22624, bht_bank_rd_data_out[0][96], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23040 = mux(_T_22626, bht_bank_rd_data_out[0][97], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23041 = mux(_T_22628, bht_bank_rd_data_out[0][98], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23042 = mux(_T_22630, bht_bank_rd_data_out[0][99], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23043 = mux(_T_22632, bht_bank_rd_data_out[0][100], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23044 = mux(_T_22634, bht_bank_rd_data_out[0][101], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23045 = mux(_T_22636, bht_bank_rd_data_out[0][102], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23046 = mux(_T_22638, bht_bank_rd_data_out[0][103], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23047 = mux(_T_22640, bht_bank_rd_data_out[0][104], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23048 = mux(_T_22642, bht_bank_rd_data_out[0][105], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23049 = mux(_T_22644, bht_bank_rd_data_out[0][106], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23050 = mux(_T_22646, bht_bank_rd_data_out[0][107], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23051 = mux(_T_22648, bht_bank_rd_data_out[0][108], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23052 = mux(_T_22650, bht_bank_rd_data_out[0][109], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23053 = mux(_T_22652, bht_bank_rd_data_out[0][110], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23054 = mux(_T_22654, bht_bank_rd_data_out[0][111], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23055 = mux(_T_22656, bht_bank_rd_data_out[0][112], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23056 = mux(_T_22658, bht_bank_rd_data_out[0][113], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23057 = mux(_T_22660, bht_bank_rd_data_out[0][114], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23058 = mux(_T_22662, bht_bank_rd_data_out[0][115], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23059 = mux(_T_22664, bht_bank_rd_data_out[0][116], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23060 = mux(_T_22666, bht_bank_rd_data_out[0][117], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23061 = mux(_T_22668, bht_bank_rd_data_out[0][118], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23062 = mux(_T_22670, bht_bank_rd_data_out[0][119], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23063 = mux(_T_22672, bht_bank_rd_data_out[0][120], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23064 = mux(_T_22674, bht_bank_rd_data_out[0][121], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23065 = mux(_T_22676, bht_bank_rd_data_out[0][122], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23066 = mux(_T_22678, bht_bank_rd_data_out[0][123], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23067 = mux(_T_22680, bht_bank_rd_data_out[0][124], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23068 = mux(_T_22682, bht_bank_rd_data_out[0][125], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23069 = mux(_T_22684, bht_bank_rd_data_out[0][126], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23070 = mux(_T_22686, bht_bank_rd_data_out[0][127], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23071 = mux(_T_22688, bht_bank_rd_data_out[0][128], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23072 = mux(_T_22690, bht_bank_rd_data_out[0][129], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23073 = mux(_T_22692, bht_bank_rd_data_out[0][130], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23074 = mux(_T_22694, bht_bank_rd_data_out[0][131], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23075 = mux(_T_22696, bht_bank_rd_data_out[0][132], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23076 = mux(_T_22698, bht_bank_rd_data_out[0][133], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23077 = mux(_T_22700, bht_bank_rd_data_out[0][134], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23078 = mux(_T_22702, bht_bank_rd_data_out[0][135], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23079 = mux(_T_22704, bht_bank_rd_data_out[0][136], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23080 = mux(_T_22706, bht_bank_rd_data_out[0][137], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23081 = mux(_T_22708, bht_bank_rd_data_out[0][138], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23082 = mux(_T_22710, bht_bank_rd_data_out[0][139], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23083 = mux(_T_22712, bht_bank_rd_data_out[0][140], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23084 = mux(_T_22714, bht_bank_rd_data_out[0][141], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23085 = mux(_T_22716, bht_bank_rd_data_out[0][142], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23086 = mux(_T_22718, bht_bank_rd_data_out[0][143], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23087 = mux(_T_22720, bht_bank_rd_data_out[0][144], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23088 = mux(_T_22722, bht_bank_rd_data_out[0][145], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23089 = mux(_T_22724, bht_bank_rd_data_out[0][146], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23090 = mux(_T_22726, bht_bank_rd_data_out[0][147], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23091 = mux(_T_22728, bht_bank_rd_data_out[0][148], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23092 = mux(_T_22730, bht_bank_rd_data_out[0][149], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23093 = mux(_T_22732, bht_bank_rd_data_out[0][150], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23094 = mux(_T_22734, bht_bank_rd_data_out[0][151], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23095 = mux(_T_22736, bht_bank_rd_data_out[0][152], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23096 = mux(_T_22738, bht_bank_rd_data_out[0][153], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23097 = mux(_T_22740, bht_bank_rd_data_out[0][154], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23098 = mux(_T_22742, bht_bank_rd_data_out[0][155], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23099 = mux(_T_22744, bht_bank_rd_data_out[0][156], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23100 = mux(_T_22746, bht_bank_rd_data_out[0][157], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23101 = mux(_T_22748, bht_bank_rd_data_out[0][158], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23102 = mux(_T_22750, bht_bank_rd_data_out[0][159], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23103 = mux(_T_22752, bht_bank_rd_data_out[0][160], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23104 = mux(_T_22754, bht_bank_rd_data_out[0][161], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23105 = mux(_T_22756, bht_bank_rd_data_out[0][162], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23106 = mux(_T_22758, bht_bank_rd_data_out[0][163], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23107 = mux(_T_22760, bht_bank_rd_data_out[0][164], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23108 = mux(_T_22762, bht_bank_rd_data_out[0][165], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23109 = mux(_T_22764, bht_bank_rd_data_out[0][166], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23110 = mux(_T_22766, bht_bank_rd_data_out[0][167], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23111 = mux(_T_22768, bht_bank_rd_data_out[0][168], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23112 = mux(_T_22770, bht_bank_rd_data_out[0][169], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23113 = mux(_T_22772, bht_bank_rd_data_out[0][170], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23114 = mux(_T_22774, bht_bank_rd_data_out[0][171], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23115 = mux(_T_22776, bht_bank_rd_data_out[0][172], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23116 = mux(_T_22778, bht_bank_rd_data_out[0][173], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23117 = mux(_T_22780, bht_bank_rd_data_out[0][174], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23118 = mux(_T_22782, bht_bank_rd_data_out[0][175], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23119 = mux(_T_22784, bht_bank_rd_data_out[0][176], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23120 = mux(_T_22786, bht_bank_rd_data_out[0][177], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23121 = mux(_T_22788, bht_bank_rd_data_out[0][178], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23122 = mux(_T_22790, bht_bank_rd_data_out[0][179], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23123 = mux(_T_22792, bht_bank_rd_data_out[0][180], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23124 = mux(_T_22794, bht_bank_rd_data_out[0][181], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23125 = mux(_T_22796, bht_bank_rd_data_out[0][182], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23126 = mux(_T_22798, bht_bank_rd_data_out[0][183], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23127 = mux(_T_22800, bht_bank_rd_data_out[0][184], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23128 = mux(_T_22802, bht_bank_rd_data_out[0][185], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23129 = mux(_T_22804, bht_bank_rd_data_out[0][186], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23130 = mux(_T_22806, bht_bank_rd_data_out[0][187], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23131 = mux(_T_22808, bht_bank_rd_data_out[0][188], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23132 = mux(_T_22810, bht_bank_rd_data_out[0][189], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23133 = mux(_T_22812, bht_bank_rd_data_out[0][190], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23134 = mux(_T_22814, bht_bank_rd_data_out[0][191], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23135 = mux(_T_22816, bht_bank_rd_data_out[0][192], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23136 = mux(_T_22818, bht_bank_rd_data_out[0][193], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23137 = mux(_T_22820, bht_bank_rd_data_out[0][194], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23138 = mux(_T_22822, bht_bank_rd_data_out[0][195], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23139 = mux(_T_22824, bht_bank_rd_data_out[0][196], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23140 = mux(_T_22826, bht_bank_rd_data_out[0][197], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23141 = mux(_T_22828, bht_bank_rd_data_out[0][198], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23142 = mux(_T_22830, bht_bank_rd_data_out[0][199], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23143 = mux(_T_22832, bht_bank_rd_data_out[0][200], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23144 = mux(_T_22834, bht_bank_rd_data_out[0][201], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23145 = mux(_T_22836, bht_bank_rd_data_out[0][202], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23146 = mux(_T_22838, bht_bank_rd_data_out[0][203], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23147 = mux(_T_22840, bht_bank_rd_data_out[0][204], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23148 = mux(_T_22842, bht_bank_rd_data_out[0][205], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23149 = mux(_T_22844, bht_bank_rd_data_out[0][206], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23150 = mux(_T_22846, bht_bank_rd_data_out[0][207], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23151 = mux(_T_22848, bht_bank_rd_data_out[0][208], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23152 = mux(_T_22850, bht_bank_rd_data_out[0][209], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23153 = mux(_T_22852, bht_bank_rd_data_out[0][210], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23154 = mux(_T_22854, bht_bank_rd_data_out[0][211], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23155 = mux(_T_22856, bht_bank_rd_data_out[0][212], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23156 = mux(_T_22858, bht_bank_rd_data_out[0][213], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23157 = mux(_T_22860, bht_bank_rd_data_out[0][214], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23158 = mux(_T_22862, bht_bank_rd_data_out[0][215], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23159 = mux(_T_22864, bht_bank_rd_data_out[0][216], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23160 = mux(_T_22866, bht_bank_rd_data_out[0][217], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23161 = mux(_T_22868, bht_bank_rd_data_out[0][218], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23162 = mux(_T_22870, bht_bank_rd_data_out[0][219], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23163 = mux(_T_22872, bht_bank_rd_data_out[0][220], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23164 = mux(_T_22874, bht_bank_rd_data_out[0][221], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23165 = mux(_T_22876, bht_bank_rd_data_out[0][222], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23166 = mux(_T_22878, bht_bank_rd_data_out[0][223], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23167 = mux(_T_22880, bht_bank_rd_data_out[0][224], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23168 = mux(_T_22882, bht_bank_rd_data_out[0][225], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23169 = mux(_T_22884, bht_bank_rd_data_out[0][226], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23170 = mux(_T_22886, bht_bank_rd_data_out[0][227], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23171 = mux(_T_22888, bht_bank_rd_data_out[0][228], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23172 = mux(_T_22890, bht_bank_rd_data_out[0][229], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23173 = mux(_T_22892, bht_bank_rd_data_out[0][230], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23174 = mux(_T_22894, bht_bank_rd_data_out[0][231], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23175 = mux(_T_22896, bht_bank_rd_data_out[0][232], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23176 = mux(_T_22898, bht_bank_rd_data_out[0][233], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23177 = mux(_T_22900, bht_bank_rd_data_out[0][234], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23178 = mux(_T_22902, bht_bank_rd_data_out[0][235], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23179 = mux(_T_22904, bht_bank_rd_data_out[0][236], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23180 = mux(_T_22906, bht_bank_rd_data_out[0][237], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23181 = mux(_T_22908, bht_bank_rd_data_out[0][238], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23182 = mux(_T_22910, bht_bank_rd_data_out[0][239], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23183 = mux(_T_22912, bht_bank_rd_data_out[0][240], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23184 = mux(_T_22914, bht_bank_rd_data_out[0][241], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23185 = mux(_T_22916, bht_bank_rd_data_out[0][242], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23186 = mux(_T_22918, bht_bank_rd_data_out[0][243], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23187 = mux(_T_22920, bht_bank_rd_data_out[0][244], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23188 = mux(_T_22922, bht_bank_rd_data_out[0][245], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23189 = mux(_T_22924, bht_bank_rd_data_out[0][246], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23190 = mux(_T_22926, bht_bank_rd_data_out[0][247], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23191 = mux(_T_22928, bht_bank_rd_data_out[0][248], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23192 = mux(_T_22930, bht_bank_rd_data_out[0][249], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23193 = mux(_T_22932, bht_bank_rd_data_out[0][250], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23194 = mux(_T_22934, bht_bank_rd_data_out[0][251], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23195 = mux(_T_22936, bht_bank_rd_data_out[0][252], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23196 = mux(_T_22938, bht_bank_rd_data_out[0][253], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23197 = mux(_T_22940, bht_bank_rd_data_out[0][254], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23198 = mux(_T_22942, bht_bank_rd_data_out[0][255], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23199 = or(_T_22943, _T_22944) @[Mux.scala 27:72] - node _T_23200 = or(_T_23199, _T_22945) @[Mux.scala 27:72] + node _T_22430 = or(_T_22429, _T_22175) @[Mux.scala 27:72] + wire _T_22431 : UInt<2> @[Mux.scala 27:72] + _T_22431 <= _T_22430 @[Mux.scala 27:72] + bht_bank1_rd_data_f <= _T_22431 @[el2_ifu_bp_ctl.scala 472:23] + node _T_22432 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h00")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22433 = bits(_T_22432, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22434 = eq(bht_rd_addr_hashed_p1_f, UInt<1>("h01")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22435 = bits(_T_22434, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22436 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h02")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22437 = bits(_T_22436, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22438 = eq(bht_rd_addr_hashed_p1_f, UInt<2>("h03")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22439 = bits(_T_22438, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22440 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h04")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22441 = bits(_T_22440, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22442 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h05")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22443 = bits(_T_22442, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22444 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h06")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22445 = bits(_T_22444, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22446 = eq(bht_rd_addr_hashed_p1_f, UInt<3>("h07")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22447 = bits(_T_22446, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22448 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h08")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22449 = bits(_T_22448, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22450 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h09")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22451 = bits(_T_22450, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22452 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22453 = bits(_T_22452, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22454 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22455 = bits(_T_22454, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22456 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22457 = bits(_T_22456, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22458 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22459 = bits(_T_22458, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22460 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22461 = bits(_T_22460, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22462 = eq(bht_rd_addr_hashed_p1_f, UInt<4>("h0f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22463 = bits(_T_22462, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22464 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h010")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22465 = bits(_T_22464, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22466 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h011")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22467 = bits(_T_22466, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22468 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h012")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22469 = bits(_T_22468, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22470 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h013")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22471 = bits(_T_22470, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22472 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h014")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22473 = bits(_T_22472, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22474 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h015")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22475 = bits(_T_22474, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22476 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h016")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22477 = bits(_T_22476, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22478 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h017")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22479 = bits(_T_22478, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22480 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h018")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22481 = bits(_T_22480, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22482 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h019")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22483 = bits(_T_22482, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22484 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22485 = bits(_T_22484, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22486 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22487 = bits(_T_22486, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22488 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22489 = bits(_T_22488, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22490 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22491 = bits(_T_22490, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22492 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22493 = bits(_T_22492, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22494 = eq(bht_rd_addr_hashed_p1_f, UInt<5>("h01f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22495 = bits(_T_22494, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22496 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h020")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22497 = bits(_T_22496, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22498 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h021")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22499 = bits(_T_22498, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22500 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h022")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22501 = bits(_T_22500, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22502 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h023")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22503 = bits(_T_22502, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22504 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h024")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22505 = bits(_T_22504, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22506 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h025")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22507 = bits(_T_22506, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22508 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h026")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22509 = bits(_T_22508, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22510 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h027")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22511 = bits(_T_22510, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22512 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h028")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22513 = bits(_T_22512, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22514 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h029")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22515 = bits(_T_22514, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22516 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22517 = bits(_T_22516, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22518 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22519 = bits(_T_22518, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22520 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22521 = bits(_T_22520, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22522 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22523 = bits(_T_22522, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22524 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22525 = bits(_T_22524, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22526 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h02f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22527 = bits(_T_22526, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22528 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h030")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22529 = bits(_T_22528, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22530 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h031")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22531 = bits(_T_22530, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22532 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h032")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22533 = bits(_T_22532, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22534 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h033")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22535 = bits(_T_22534, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22536 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h034")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22537 = bits(_T_22536, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22538 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h035")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22539 = bits(_T_22538, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22540 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h036")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22541 = bits(_T_22540, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22542 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h037")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22543 = bits(_T_22542, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22544 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h038")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22545 = bits(_T_22544, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22546 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h039")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22547 = bits(_T_22546, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22548 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22549 = bits(_T_22548, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22550 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22551 = bits(_T_22550, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22552 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22553 = bits(_T_22552, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22554 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22555 = bits(_T_22554, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22556 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22557 = bits(_T_22556, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22558 = eq(bht_rd_addr_hashed_p1_f, UInt<6>("h03f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22559 = bits(_T_22558, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22560 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h040")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22561 = bits(_T_22560, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22562 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h041")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22563 = bits(_T_22562, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22564 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h042")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22565 = bits(_T_22564, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22566 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h043")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22567 = bits(_T_22566, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22568 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h044")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22569 = bits(_T_22568, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22570 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h045")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22571 = bits(_T_22570, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22572 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h046")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22573 = bits(_T_22572, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22574 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h047")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22575 = bits(_T_22574, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22576 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h048")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22577 = bits(_T_22576, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22578 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h049")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22579 = bits(_T_22578, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22580 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22581 = bits(_T_22580, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22582 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22583 = bits(_T_22582, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22584 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22585 = bits(_T_22584, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22586 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22587 = bits(_T_22586, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22588 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22589 = bits(_T_22588, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22590 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h04f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22591 = bits(_T_22590, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22592 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h050")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22593 = bits(_T_22592, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22594 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h051")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22595 = bits(_T_22594, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22596 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h052")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22597 = bits(_T_22596, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22598 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h053")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22599 = bits(_T_22598, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22600 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h054")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22601 = bits(_T_22600, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22602 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h055")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22603 = bits(_T_22602, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22604 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h056")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22605 = bits(_T_22604, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22606 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h057")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22607 = bits(_T_22606, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22608 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h058")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22609 = bits(_T_22608, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22610 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h059")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22611 = bits(_T_22610, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22612 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22613 = bits(_T_22612, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22614 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22615 = bits(_T_22614, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22616 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22617 = bits(_T_22616, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22618 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22619 = bits(_T_22618, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22620 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22621 = bits(_T_22620, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22622 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h05f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22623 = bits(_T_22622, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22624 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h060")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22625 = bits(_T_22624, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22626 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h061")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22627 = bits(_T_22626, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22628 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h062")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22629 = bits(_T_22628, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22630 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h063")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22631 = bits(_T_22630, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22632 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h064")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22633 = bits(_T_22632, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22634 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h065")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22635 = bits(_T_22634, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22636 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h066")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22637 = bits(_T_22636, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22638 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h067")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22639 = bits(_T_22638, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22640 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h068")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22641 = bits(_T_22640, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22642 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h069")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22643 = bits(_T_22642, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22644 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22645 = bits(_T_22644, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22646 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22647 = bits(_T_22646, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22648 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22649 = bits(_T_22648, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22650 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22651 = bits(_T_22650, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22652 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22653 = bits(_T_22652, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22654 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h06f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22655 = bits(_T_22654, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22656 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h070")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22657 = bits(_T_22656, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22658 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h071")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22659 = bits(_T_22658, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22660 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h072")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22661 = bits(_T_22660, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22662 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h073")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22663 = bits(_T_22662, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22664 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h074")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22665 = bits(_T_22664, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22666 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h075")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22667 = bits(_T_22666, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22668 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h076")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22669 = bits(_T_22668, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22670 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h077")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22671 = bits(_T_22670, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22672 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h078")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22673 = bits(_T_22672, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22674 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h079")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22675 = bits(_T_22674, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22676 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22677 = bits(_T_22676, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22678 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22679 = bits(_T_22678, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22680 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22681 = bits(_T_22680, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22682 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22683 = bits(_T_22682, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22684 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22685 = bits(_T_22684, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22686 = eq(bht_rd_addr_hashed_p1_f, UInt<7>("h07f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22687 = bits(_T_22686, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22688 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h080")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22689 = bits(_T_22688, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22690 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h081")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22691 = bits(_T_22690, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22692 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h082")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22693 = bits(_T_22692, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22694 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h083")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22695 = bits(_T_22694, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22696 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h084")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22697 = bits(_T_22696, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22698 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h085")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22699 = bits(_T_22698, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22700 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h086")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22701 = bits(_T_22700, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22702 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h087")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22703 = bits(_T_22702, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22704 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h088")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22705 = bits(_T_22704, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22706 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h089")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22707 = bits(_T_22706, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22708 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22709 = bits(_T_22708, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22710 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22711 = bits(_T_22710, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22712 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22713 = bits(_T_22712, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22714 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22715 = bits(_T_22714, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22716 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22717 = bits(_T_22716, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22718 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h08f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22719 = bits(_T_22718, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22720 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h090")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22721 = bits(_T_22720, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22722 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h091")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22723 = bits(_T_22722, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22724 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h092")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22725 = bits(_T_22724, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22726 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h093")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22727 = bits(_T_22726, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22728 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h094")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22729 = bits(_T_22728, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22730 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h095")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22731 = bits(_T_22730, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22732 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h096")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22733 = bits(_T_22732, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22734 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h097")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22735 = bits(_T_22734, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22736 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h098")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22737 = bits(_T_22736, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22738 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h099")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22739 = bits(_T_22738, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22740 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09a")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22741 = bits(_T_22740, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22742 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09b")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22743 = bits(_T_22742, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22744 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09c")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22745 = bits(_T_22744, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22746 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09d")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22747 = bits(_T_22746, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22748 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09e")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22749 = bits(_T_22748, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22750 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h09f")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22751 = bits(_T_22750, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22752 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22753 = bits(_T_22752, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22754 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22755 = bits(_T_22754, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22756 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22757 = bits(_T_22756, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22758 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22759 = bits(_T_22758, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22760 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22761 = bits(_T_22760, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22762 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22763 = bits(_T_22762, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22764 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22765 = bits(_T_22764, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22766 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22767 = bits(_T_22766, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22768 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22769 = bits(_T_22768, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22770 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0a9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22771 = bits(_T_22770, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22772 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0aa")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22773 = bits(_T_22772, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22774 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ab")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22775 = bits(_T_22774, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22776 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ac")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22777 = bits(_T_22776, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22778 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ad")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22779 = bits(_T_22778, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22780 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ae")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22781 = bits(_T_22780, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22782 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0af")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22783 = bits(_T_22782, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22784 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22785 = bits(_T_22784, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22786 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22787 = bits(_T_22786, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22788 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22789 = bits(_T_22788, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22790 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22791 = bits(_T_22790, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22792 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22793 = bits(_T_22792, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22794 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22795 = bits(_T_22794, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22796 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22797 = bits(_T_22796, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22798 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22799 = bits(_T_22798, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22800 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22801 = bits(_T_22800, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22802 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0b9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22803 = bits(_T_22802, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22804 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ba")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22805 = bits(_T_22804, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22806 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bb")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22807 = bits(_T_22806, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22808 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bc")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22809 = bits(_T_22808, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22810 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bd")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22811 = bits(_T_22810, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22812 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0be")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22813 = bits(_T_22812, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22814 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0bf")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22815 = bits(_T_22814, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22816 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22817 = bits(_T_22816, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22818 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22819 = bits(_T_22818, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22820 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22821 = bits(_T_22820, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22822 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22823 = bits(_T_22822, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22824 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22825 = bits(_T_22824, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22826 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22827 = bits(_T_22826, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22828 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22829 = bits(_T_22828, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22830 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22831 = bits(_T_22830, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22832 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22833 = bits(_T_22832, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22834 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0c9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22835 = bits(_T_22834, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22836 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ca")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22837 = bits(_T_22836, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22838 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cb")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22839 = bits(_T_22838, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22840 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cc")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22841 = bits(_T_22840, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22842 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cd")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22843 = bits(_T_22842, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22844 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ce")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22845 = bits(_T_22844, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22846 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0cf")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22847 = bits(_T_22846, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22848 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22849 = bits(_T_22848, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22850 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22851 = bits(_T_22850, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22852 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22853 = bits(_T_22852, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22854 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22855 = bits(_T_22854, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22856 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22857 = bits(_T_22856, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22858 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22859 = bits(_T_22858, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22860 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22861 = bits(_T_22860, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22862 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22863 = bits(_T_22862, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22864 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22865 = bits(_T_22864, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22866 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0d9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22867 = bits(_T_22866, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22868 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0da")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22869 = bits(_T_22868, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22870 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0db")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22871 = bits(_T_22870, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22872 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0dc")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22873 = bits(_T_22872, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22874 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0dd")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22875 = bits(_T_22874, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22876 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0de")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22877 = bits(_T_22876, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22878 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0df")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22879 = bits(_T_22878, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22880 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22881 = bits(_T_22880, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22882 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22883 = bits(_T_22882, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22884 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22885 = bits(_T_22884, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22886 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22887 = bits(_T_22886, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22888 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22889 = bits(_T_22888, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22890 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22891 = bits(_T_22890, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22892 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22893 = bits(_T_22892, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22894 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22895 = bits(_T_22894, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22896 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22897 = bits(_T_22896, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22898 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0e9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22899 = bits(_T_22898, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22900 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ea")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22901 = bits(_T_22900, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22902 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0eb")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22903 = bits(_T_22902, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22904 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ec")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22905 = bits(_T_22904, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22906 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ed")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22907 = bits(_T_22906, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22908 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ee")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22909 = bits(_T_22908, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22910 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ef")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22911 = bits(_T_22910, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22912 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f0")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22913 = bits(_T_22912, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22914 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f1")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22915 = bits(_T_22914, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22916 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f2")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22917 = bits(_T_22916, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22918 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f3")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22919 = bits(_T_22918, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22920 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f4")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22921 = bits(_T_22920, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22922 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f5")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22923 = bits(_T_22922, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22924 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f6")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22925 = bits(_T_22924, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22926 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f7")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22927 = bits(_T_22926, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22928 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f8")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22929 = bits(_T_22928, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22930 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0f9")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22931 = bits(_T_22930, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22932 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fa")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22933 = bits(_T_22932, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22934 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fb")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22935 = bits(_T_22934, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22936 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fc")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22937 = bits(_T_22936, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22938 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fd")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22939 = bits(_T_22938, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22940 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0fe")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22941 = bits(_T_22940, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22942 = eq(bht_rd_addr_hashed_p1_f, UInt<8>("h0ff")) @[el2_ifu_bp_ctl.scala 473:85] + node _T_22943 = bits(_T_22942, 0, 0) @[el2_ifu_bp_ctl.scala 473:93] + node _T_22944 = mux(_T_22433, bht_bank_rd_data_out[0][0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22945 = mux(_T_22435, bht_bank_rd_data_out[0][1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22946 = mux(_T_22437, bht_bank_rd_data_out[0][2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22947 = mux(_T_22439, bht_bank_rd_data_out[0][3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22948 = mux(_T_22441, bht_bank_rd_data_out[0][4], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22949 = mux(_T_22443, bht_bank_rd_data_out[0][5], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22950 = mux(_T_22445, bht_bank_rd_data_out[0][6], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22951 = mux(_T_22447, bht_bank_rd_data_out[0][7], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22952 = mux(_T_22449, bht_bank_rd_data_out[0][8], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22953 = mux(_T_22451, bht_bank_rd_data_out[0][9], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22954 = mux(_T_22453, bht_bank_rd_data_out[0][10], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22955 = mux(_T_22455, bht_bank_rd_data_out[0][11], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22956 = mux(_T_22457, bht_bank_rd_data_out[0][12], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22957 = mux(_T_22459, bht_bank_rd_data_out[0][13], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22958 = mux(_T_22461, bht_bank_rd_data_out[0][14], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22959 = mux(_T_22463, bht_bank_rd_data_out[0][15], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22960 = mux(_T_22465, bht_bank_rd_data_out[0][16], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22961 = mux(_T_22467, bht_bank_rd_data_out[0][17], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22962 = mux(_T_22469, bht_bank_rd_data_out[0][18], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22963 = mux(_T_22471, bht_bank_rd_data_out[0][19], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22964 = mux(_T_22473, bht_bank_rd_data_out[0][20], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22965 = mux(_T_22475, bht_bank_rd_data_out[0][21], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22966 = mux(_T_22477, bht_bank_rd_data_out[0][22], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22967 = mux(_T_22479, bht_bank_rd_data_out[0][23], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22968 = mux(_T_22481, bht_bank_rd_data_out[0][24], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22969 = mux(_T_22483, bht_bank_rd_data_out[0][25], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22970 = mux(_T_22485, bht_bank_rd_data_out[0][26], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22971 = mux(_T_22487, bht_bank_rd_data_out[0][27], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22972 = mux(_T_22489, bht_bank_rd_data_out[0][28], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22973 = mux(_T_22491, bht_bank_rd_data_out[0][29], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22974 = mux(_T_22493, bht_bank_rd_data_out[0][30], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22975 = mux(_T_22495, bht_bank_rd_data_out[0][31], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22976 = mux(_T_22497, bht_bank_rd_data_out[0][32], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22977 = mux(_T_22499, bht_bank_rd_data_out[0][33], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22978 = mux(_T_22501, bht_bank_rd_data_out[0][34], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22979 = mux(_T_22503, bht_bank_rd_data_out[0][35], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22980 = mux(_T_22505, bht_bank_rd_data_out[0][36], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22981 = mux(_T_22507, bht_bank_rd_data_out[0][37], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22982 = mux(_T_22509, bht_bank_rd_data_out[0][38], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22983 = mux(_T_22511, bht_bank_rd_data_out[0][39], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22984 = mux(_T_22513, bht_bank_rd_data_out[0][40], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22985 = mux(_T_22515, bht_bank_rd_data_out[0][41], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22986 = mux(_T_22517, bht_bank_rd_data_out[0][42], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22987 = mux(_T_22519, bht_bank_rd_data_out[0][43], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22988 = mux(_T_22521, bht_bank_rd_data_out[0][44], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22989 = mux(_T_22523, bht_bank_rd_data_out[0][45], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22990 = mux(_T_22525, bht_bank_rd_data_out[0][46], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22991 = mux(_T_22527, bht_bank_rd_data_out[0][47], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22992 = mux(_T_22529, bht_bank_rd_data_out[0][48], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22993 = mux(_T_22531, bht_bank_rd_data_out[0][49], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22994 = mux(_T_22533, bht_bank_rd_data_out[0][50], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22995 = mux(_T_22535, bht_bank_rd_data_out[0][51], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22996 = mux(_T_22537, bht_bank_rd_data_out[0][52], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22997 = mux(_T_22539, bht_bank_rd_data_out[0][53], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22998 = mux(_T_22541, bht_bank_rd_data_out[0][54], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_22999 = mux(_T_22543, bht_bank_rd_data_out[0][55], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23000 = mux(_T_22545, bht_bank_rd_data_out[0][56], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23001 = mux(_T_22547, bht_bank_rd_data_out[0][57], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23002 = mux(_T_22549, bht_bank_rd_data_out[0][58], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23003 = mux(_T_22551, bht_bank_rd_data_out[0][59], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23004 = mux(_T_22553, bht_bank_rd_data_out[0][60], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23005 = mux(_T_22555, bht_bank_rd_data_out[0][61], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23006 = mux(_T_22557, bht_bank_rd_data_out[0][62], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23007 = mux(_T_22559, bht_bank_rd_data_out[0][63], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23008 = mux(_T_22561, bht_bank_rd_data_out[0][64], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23009 = mux(_T_22563, bht_bank_rd_data_out[0][65], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23010 = mux(_T_22565, bht_bank_rd_data_out[0][66], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23011 = mux(_T_22567, bht_bank_rd_data_out[0][67], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23012 = mux(_T_22569, bht_bank_rd_data_out[0][68], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23013 = mux(_T_22571, bht_bank_rd_data_out[0][69], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23014 = mux(_T_22573, bht_bank_rd_data_out[0][70], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23015 = mux(_T_22575, bht_bank_rd_data_out[0][71], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23016 = mux(_T_22577, bht_bank_rd_data_out[0][72], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23017 = mux(_T_22579, bht_bank_rd_data_out[0][73], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23018 = mux(_T_22581, bht_bank_rd_data_out[0][74], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23019 = mux(_T_22583, bht_bank_rd_data_out[0][75], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23020 = mux(_T_22585, bht_bank_rd_data_out[0][76], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23021 = mux(_T_22587, bht_bank_rd_data_out[0][77], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23022 = mux(_T_22589, bht_bank_rd_data_out[0][78], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23023 = mux(_T_22591, bht_bank_rd_data_out[0][79], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23024 = mux(_T_22593, bht_bank_rd_data_out[0][80], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23025 = mux(_T_22595, bht_bank_rd_data_out[0][81], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23026 = mux(_T_22597, bht_bank_rd_data_out[0][82], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23027 = mux(_T_22599, bht_bank_rd_data_out[0][83], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23028 = mux(_T_22601, bht_bank_rd_data_out[0][84], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23029 = mux(_T_22603, bht_bank_rd_data_out[0][85], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23030 = mux(_T_22605, bht_bank_rd_data_out[0][86], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23031 = mux(_T_22607, bht_bank_rd_data_out[0][87], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23032 = mux(_T_22609, bht_bank_rd_data_out[0][88], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23033 = mux(_T_22611, bht_bank_rd_data_out[0][89], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23034 = mux(_T_22613, bht_bank_rd_data_out[0][90], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23035 = mux(_T_22615, bht_bank_rd_data_out[0][91], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23036 = mux(_T_22617, bht_bank_rd_data_out[0][92], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23037 = mux(_T_22619, bht_bank_rd_data_out[0][93], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23038 = mux(_T_22621, bht_bank_rd_data_out[0][94], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23039 = mux(_T_22623, bht_bank_rd_data_out[0][95], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23040 = mux(_T_22625, bht_bank_rd_data_out[0][96], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23041 = mux(_T_22627, bht_bank_rd_data_out[0][97], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23042 = mux(_T_22629, bht_bank_rd_data_out[0][98], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23043 = mux(_T_22631, bht_bank_rd_data_out[0][99], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23044 = mux(_T_22633, bht_bank_rd_data_out[0][100], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23045 = mux(_T_22635, bht_bank_rd_data_out[0][101], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23046 = mux(_T_22637, bht_bank_rd_data_out[0][102], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23047 = mux(_T_22639, bht_bank_rd_data_out[0][103], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23048 = mux(_T_22641, bht_bank_rd_data_out[0][104], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23049 = mux(_T_22643, bht_bank_rd_data_out[0][105], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23050 = mux(_T_22645, bht_bank_rd_data_out[0][106], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23051 = mux(_T_22647, bht_bank_rd_data_out[0][107], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23052 = mux(_T_22649, bht_bank_rd_data_out[0][108], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23053 = mux(_T_22651, bht_bank_rd_data_out[0][109], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23054 = mux(_T_22653, bht_bank_rd_data_out[0][110], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23055 = mux(_T_22655, bht_bank_rd_data_out[0][111], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23056 = mux(_T_22657, bht_bank_rd_data_out[0][112], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23057 = mux(_T_22659, bht_bank_rd_data_out[0][113], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23058 = mux(_T_22661, bht_bank_rd_data_out[0][114], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23059 = mux(_T_22663, bht_bank_rd_data_out[0][115], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23060 = mux(_T_22665, bht_bank_rd_data_out[0][116], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23061 = mux(_T_22667, bht_bank_rd_data_out[0][117], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23062 = mux(_T_22669, bht_bank_rd_data_out[0][118], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23063 = mux(_T_22671, bht_bank_rd_data_out[0][119], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23064 = mux(_T_22673, bht_bank_rd_data_out[0][120], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23065 = mux(_T_22675, bht_bank_rd_data_out[0][121], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23066 = mux(_T_22677, bht_bank_rd_data_out[0][122], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23067 = mux(_T_22679, bht_bank_rd_data_out[0][123], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23068 = mux(_T_22681, bht_bank_rd_data_out[0][124], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23069 = mux(_T_22683, bht_bank_rd_data_out[0][125], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23070 = mux(_T_22685, bht_bank_rd_data_out[0][126], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23071 = mux(_T_22687, bht_bank_rd_data_out[0][127], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23072 = mux(_T_22689, bht_bank_rd_data_out[0][128], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23073 = mux(_T_22691, bht_bank_rd_data_out[0][129], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23074 = mux(_T_22693, bht_bank_rd_data_out[0][130], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23075 = mux(_T_22695, bht_bank_rd_data_out[0][131], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23076 = mux(_T_22697, bht_bank_rd_data_out[0][132], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23077 = mux(_T_22699, bht_bank_rd_data_out[0][133], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23078 = mux(_T_22701, bht_bank_rd_data_out[0][134], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23079 = mux(_T_22703, bht_bank_rd_data_out[0][135], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23080 = mux(_T_22705, bht_bank_rd_data_out[0][136], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23081 = mux(_T_22707, bht_bank_rd_data_out[0][137], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23082 = mux(_T_22709, bht_bank_rd_data_out[0][138], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23083 = mux(_T_22711, bht_bank_rd_data_out[0][139], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23084 = mux(_T_22713, bht_bank_rd_data_out[0][140], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23085 = mux(_T_22715, bht_bank_rd_data_out[0][141], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23086 = mux(_T_22717, bht_bank_rd_data_out[0][142], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23087 = mux(_T_22719, bht_bank_rd_data_out[0][143], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23088 = mux(_T_22721, bht_bank_rd_data_out[0][144], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23089 = mux(_T_22723, bht_bank_rd_data_out[0][145], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23090 = mux(_T_22725, bht_bank_rd_data_out[0][146], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23091 = mux(_T_22727, bht_bank_rd_data_out[0][147], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23092 = mux(_T_22729, bht_bank_rd_data_out[0][148], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23093 = mux(_T_22731, bht_bank_rd_data_out[0][149], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23094 = mux(_T_22733, bht_bank_rd_data_out[0][150], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23095 = mux(_T_22735, bht_bank_rd_data_out[0][151], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23096 = mux(_T_22737, bht_bank_rd_data_out[0][152], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23097 = mux(_T_22739, bht_bank_rd_data_out[0][153], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23098 = mux(_T_22741, bht_bank_rd_data_out[0][154], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23099 = mux(_T_22743, bht_bank_rd_data_out[0][155], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23100 = mux(_T_22745, bht_bank_rd_data_out[0][156], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23101 = mux(_T_22747, bht_bank_rd_data_out[0][157], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23102 = mux(_T_22749, bht_bank_rd_data_out[0][158], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23103 = mux(_T_22751, bht_bank_rd_data_out[0][159], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23104 = mux(_T_22753, bht_bank_rd_data_out[0][160], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23105 = mux(_T_22755, bht_bank_rd_data_out[0][161], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23106 = mux(_T_22757, bht_bank_rd_data_out[0][162], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23107 = mux(_T_22759, bht_bank_rd_data_out[0][163], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23108 = mux(_T_22761, bht_bank_rd_data_out[0][164], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23109 = mux(_T_22763, bht_bank_rd_data_out[0][165], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23110 = mux(_T_22765, bht_bank_rd_data_out[0][166], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23111 = mux(_T_22767, bht_bank_rd_data_out[0][167], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23112 = mux(_T_22769, bht_bank_rd_data_out[0][168], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23113 = mux(_T_22771, bht_bank_rd_data_out[0][169], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23114 = mux(_T_22773, bht_bank_rd_data_out[0][170], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23115 = mux(_T_22775, bht_bank_rd_data_out[0][171], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23116 = mux(_T_22777, bht_bank_rd_data_out[0][172], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23117 = mux(_T_22779, bht_bank_rd_data_out[0][173], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23118 = mux(_T_22781, bht_bank_rd_data_out[0][174], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23119 = mux(_T_22783, bht_bank_rd_data_out[0][175], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23120 = mux(_T_22785, bht_bank_rd_data_out[0][176], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23121 = mux(_T_22787, bht_bank_rd_data_out[0][177], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23122 = mux(_T_22789, bht_bank_rd_data_out[0][178], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23123 = mux(_T_22791, bht_bank_rd_data_out[0][179], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23124 = mux(_T_22793, bht_bank_rd_data_out[0][180], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23125 = mux(_T_22795, bht_bank_rd_data_out[0][181], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23126 = mux(_T_22797, bht_bank_rd_data_out[0][182], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23127 = mux(_T_22799, bht_bank_rd_data_out[0][183], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23128 = mux(_T_22801, bht_bank_rd_data_out[0][184], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23129 = mux(_T_22803, bht_bank_rd_data_out[0][185], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23130 = mux(_T_22805, bht_bank_rd_data_out[0][186], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23131 = mux(_T_22807, bht_bank_rd_data_out[0][187], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23132 = mux(_T_22809, bht_bank_rd_data_out[0][188], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23133 = mux(_T_22811, bht_bank_rd_data_out[0][189], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23134 = mux(_T_22813, bht_bank_rd_data_out[0][190], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23135 = mux(_T_22815, bht_bank_rd_data_out[0][191], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23136 = mux(_T_22817, bht_bank_rd_data_out[0][192], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23137 = mux(_T_22819, bht_bank_rd_data_out[0][193], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23138 = mux(_T_22821, bht_bank_rd_data_out[0][194], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23139 = mux(_T_22823, bht_bank_rd_data_out[0][195], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23140 = mux(_T_22825, bht_bank_rd_data_out[0][196], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23141 = mux(_T_22827, bht_bank_rd_data_out[0][197], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23142 = mux(_T_22829, bht_bank_rd_data_out[0][198], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23143 = mux(_T_22831, bht_bank_rd_data_out[0][199], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23144 = mux(_T_22833, bht_bank_rd_data_out[0][200], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23145 = mux(_T_22835, bht_bank_rd_data_out[0][201], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23146 = mux(_T_22837, bht_bank_rd_data_out[0][202], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23147 = mux(_T_22839, bht_bank_rd_data_out[0][203], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23148 = mux(_T_22841, bht_bank_rd_data_out[0][204], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23149 = mux(_T_22843, bht_bank_rd_data_out[0][205], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23150 = mux(_T_22845, bht_bank_rd_data_out[0][206], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23151 = mux(_T_22847, bht_bank_rd_data_out[0][207], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23152 = mux(_T_22849, bht_bank_rd_data_out[0][208], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23153 = mux(_T_22851, bht_bank_rd_data_out[0][209], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23154 = mux(_T_22853, bht_bank_rd_data_out[0][210], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23155 = mux(_T_22855, bht_bank_rd_data_out[0][211], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23156 = mux(_T_22857, bht_bank_rd_data_out[0][212], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23157 = mux(_T_22859, bht_bank_rd_data_out[0][213], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23158 = mux(_T_22861, bht_bank_rd_data_out[0][214], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23159 = mux(_T_22863, bht_bank_rd_data_out[0][215], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23160 = mux(_T_22865, bht_bank_rd_data_out[0][216], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23161 = mux(_T_22867, bht_bank_rd_data_out[0][217], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23162 = mux(_T_22869, bht_bank_rd_data_out[0][218], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23163 = mux(_T_22871, bht_bank_rd_data_out[0][219], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23164 = mux(_T_22873, bht_bank_rd_data_out[0][220], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23165 = mux(_T_22875, bht_bank_rd_data_out[0][221], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23166 = mux(_T_22877, bht_bank_rd_data_out[0][222], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23167 = mux(_T_22879, bht_bank_rd_data_out[0][223], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23168 = mux(_T_22881, bht_bank_rd_data_out[0][224], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23169 = mux(_T_22883, bht_bank_rd_data_out[0][225], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23170 = mux(_T_22885, bht_bank_rd_data_out[0][226], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23171 = mux(_T_22887, bht_bank_rd_data_out[0][227], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23172 = mux(_T_22889, bht_bank_rd_data_out[0][228], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23173 = mux(_T_22891, bht_bank_rd_data_out[0][229], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23174 = mux(_T_22893, bht_bank_rd_data_out[0][230], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23175 = mux(_T_22895, bht_bank_rd_data_out[0][231], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23176 = mux(_T_22897, bht_bank_rd_data_out[0][232], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23177 = mux(_T_22899, bht_bank_rd_data_out[0][233], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23178 = mux(_T_22901, bht_bank_rd_data_out[0][234], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23179 = mux(_T_22903, bht_bank_rd_data_out[0][235], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23180 = mux(_T_22905, bht_bank_rd_data_out[0][236], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23181 = mux(_T_22907, bht_bank_rd_data_out[0][237], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23182 = mux(_T_22909, bht_bank_rd_data_out[0][238], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23183 = mux(_T_22911, bht_bank_rd_data_out[0][239], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23184 = mux(_T_22913, bht_bank_rd_data_out[0][240], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23185 = mux(_T_22915, bht_bank_rd_data_out[0][241], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23186 = mux(_T_22917, bht_bank_rd_data_out[0][242], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23187 = mux(_T_22919, bht_bank_rd_data_out[0][243], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23188 = mux(_T_22921, bht_bank_rd_data_out[0][244], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23189 = mux(_T_22923, bht_bank_rd_data_out[0][245], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23190 = mux(_T_22925, bht_bank_rd_data_out[0][246], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23191 = mux(_T_22927, bht_bank_rd_data_out[0][247], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23192 = mux(_T_22929, bht_bank_rd_data_out[0][248], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23193 = mux(_T_22931, bht_bank_rd_data_out[0][249], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23194 = mux(_T_22933, bht_bank_rd_data_out[0][250], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23195 = mux(_T_22935, bht_bank_rd_data_out[0][251], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23196 = mux(_T_22937, bht_bank_rd_data_out[0][252], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23197 = mux(_T_22939, bht_bank_rd_data_out[0][253], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23198 = mux(_T_22941, bht_bank_rd_data_out[0][254], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23199 = mux(_T_22943, bht_bank_rd_data_out[0][255], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_23200 = or(_T_22944, _T_22945) @[Mux.scala 27:72] node _T_23201 = or(_T_23200, _T_22946) @[Mux.scala 27:72] node _T_23202 = or(_T_23201, _T_22947) @[Mux.scala 27:72] node _T_23203 = or(_T_23202, _T_22948) @[Mux.scala 27:72] @@ -60119,9 +60184,10 @@ circuit el2_ifu : node _T_23451 = or(_T_23450, _T_23196) @[Mux.scala 27:72] node _T_23452 = or(_T_23451, _T_23197) @[Mux.scala 27:72] node _T_23453 = or(_T_23452, _T_23198) @[Mux.scala 27:72] - wire _T_23454 : UInt<2> @[Mux.scala 27:72] - _T_23454 <= _T_23453 @[Mux.scala 27:72] - bht_bank0_rd_data_p1_f <= _T_23454 @[el2_ifu_bp_ctl.scala 468:26] + node _T_23454 = or(_T_23453, _T_23199) @[Mux.scala 27:72] + wire _T_23455 : UInt<2> @[Mux.scala 27:72] + _T_23455 <= _T_23454 @[Mux.scala 27:72] + bht_bank0_rd_data_p1_f <= _T_23455 @[el2_ifu_bp_ctl.scala 473:26] extmodule gated_latch_648 : output Q : Clock @@ -62407,23 +62473,23 @@ circuit el2_ifu : module el2_ifu_aln_ctl : input clock : Clock input reset : AsyncReset - output io : {flip scan_mode : UInt<1>, flip active_clk : Clock, flip ifu_async_error_start : UInt<1>, flip iccm_rd_ecc_double_err : UInt<1>, flip ic_access_fault_f : UInt<1>, flip ic_access_fault_type_f : UInt<2>, flip ifu_bp_fghr_f : UInt<8>, flip ifu_bp_btb_target_f : UInt<31>, flip ifu_bp_poffset_f : UInt<12>, flip ifu_bp_hist0_f : UInt<2>, flip ifu_bp_hist1_f : UInt<2>, flip ifu_bp_pc4_f : UInt<2>, flip ifu_bp_way_f : UInt<2>, flip ifu_bp_valid_f : UInt<2>, flip ifu_bp_ret_f : UInt<2>, flip exu_flush_final : UInt<1>, flip dec_i0_decode_d : UInt<1>, flip ifu_fetch_data_f : UInt<32>, flip ifu_fetch_val : UInt<2>, flip ifu_fetch_pc : UInt<31>, ifu_i0_valid : UInt<1>, ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, ifu_fb_consume1 : UInt<1>, ifu_fb_consume2 : UInt<1>, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, ifu_pmu_instr_aligned : UInt<1>, ifu_i0_cinst : UInt<16>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}} + output io : {flip scan_mode : UInt<1>, flip active_clk : Clock, flip ifu_async_error_start : UInt<1>, flip iccm_rd_ecc_double_err : UInt<1>, flip ic_access_fault_f : UInt<1>, flip ic_access_fault_type_f : UInt<2>, flip ifu_bp_fghr_f : UInt<8>, flip ifu_bp_btb_target_f : UInt<31>, flip ifu_bp_poffset_f : UInt<12>, flip ifu_bp_hist0_f : UInt<2>, flip ifu_bp_hist1_f : UInt<2>, flip ifu_bp_pc4_f : UInt<2>, flip ifu_bp_way_f : UInt<2>, flip ifu_bp_valid_f : UInt<2>, flip ifu_bp_ret_f : UInt<2>, flip exu_flush_final : UInt<1>, dec_aln : {aln_dec : {flip dec_i0_decode_d : UInt<1>, ifu_i0_cinst : UInt<16>}, aln_ib : {ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, ifu_i0_valid : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}}, ifu_pmu_instr_aligned : UInt<1>}, flip ifu_fetch_data_f : UInt<32>, flip ifu_fetch_val : UInt<2>, flip ifu_fetch_pc : UInt<31>, ifu_fb_consume1 : UInt<1>, ifu_fb_consume2 : UInt<1>} - io.ifu_i0_valid <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 47:19] - io.ifu_i0_icaf <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 48:18] - io.ifu_i0_icaf_type <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 49:23] - io.ifu_i0_icaf_f1 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 50:21] - io.ifu_i0_dbecc <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 51:19] - io.ifu_i0_instr <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 52:19] - io.ifu_i0_pc <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 53:16] - io.ifu_i0_pc4 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 54:17] - io.ifu_fb_consume1 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 55:22] - io.ifu_fb_consume2 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 56:22] - io.ifu_i0_bp_index <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 57:22] - io.ifu_i0_bp_fghr <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 58:21] - io.ifu_i0_bp_btag <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 59:21] - io.ifu_pmu_instr_aligned <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 60:28] - io.ifu_i0_cinst <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 61:19] + io.dec_aln.aln_ib.ifu_i0_valid <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 57:34] + io.dec_aln.aln_ib.ifu_i0_icaf <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 58:33] + io.dec_aln.aln_ib.ifu_i0_icaf_type <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 59:38] + io.dec_aln.aln_ib.ifu_i0_icaf_f1 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 60:36] + io.dec_aln.aln_ib.ifu_i0_dbecc <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 61:34] + io.dec_aln.aln_ib.ifu_i0_instr <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 62:34] + io.dec_aln.aln_ib.ifu_i0_pc <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 63:31] + io.dec_aln.aln_ib.ifu_i0_pc4 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 64:32] + io.ifu_fb_consume1 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 65:22] + io.ifu_fb_consume2 <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 66:22] + io.dec_aln.aln_ib.ifu_i0_bp_index <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 67:37] + io.dec_aln.aln_ib.ifu_i0_bp_fghr <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 68:36] + io.dec_aln.aln_ib.ifu_i0_bp_btag <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 69:36] + io.dec_aln.ifu_pmu_instr_aligned <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 70:36] + io.dec_aln.aln_dec.ifu_i0_cinst <= UInt<1>("h00") @[el2_ifu_aln_ctl.scala 71:35] wire error_stall_in : UInt<1> error_stall_in <= UInt<1>("h00") wire alignval : UInt<2> @@ -62522,30 +62588,30 @@ circuit el2_ifu : shift_2B <= UInt<1>("h00") wire f0_shift_2B : UInt<1> f0_shift_2B <= UInt<1>("h00") - node _T = or(error_stall, io.ifu_async_error_start) @[el2_ifu_aln_ctl.scala 126:34] - node _T_1 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 126:64] - node _T_2 = and(_T, _T_1) @[el2_ifu_aln_ctl.scala 126:62] - error_stall_in <= _T_2 @[el2_ifu_aln_ctl.scala 126:18] - reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 128:51] - _T_3 <= error_stall_in @[el2_ifu_aln_ctl.scala 128:51] - error_stall <= _T_3 @[el2_ifu_aln_ctl.scala 128:15] - reg wrptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 129:48] - wrptr <= wrptr_in @[el2_ifu_aln_ctl.scala 129:48] - reg rdptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 130:48] - rdptr <= rdptr_in @[el2_ifu_aln_ctl.scala 130:48] - reg f2val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 132:48] - f2val <= f2val_in @[el2_ifu_aln_ctl.scala 132:48] - reg f1val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 133:48] - f1val <= f1val_in @[el2_ifu_aln_ctl.scala 133:48] - reg f0val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 134:48] - f0val <= f0val_in @[el2_ifu_aln_ctl.scala 134:48] - reg q2off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 136:48] - q2off <= q2off_in @[el2_ifu_aln_ctl.scala 136:48] - reg q1off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 137:48] - q1off <= q1off_in @[el2_ifu_aln_ctl.scala 137:48] - reg q0off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 138:48] - q0off <= q0off_in @[el2_ifu_aln_ctl.scala 138:48] - node _T_4 = bits(f2_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 140:47] + node _T = or(error_stall, io.ifu_async_error_start) @[el2_ifu_aln_ctl.scala 136:34] + node _T_1 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 136:64] + node _T_2 = and(_T, _T_1) @[el2_ifu_aln_ctl.scala 136:62] + error_stall_in <= _T_2 @[el2_ifu_aln_ctl.scala 136:18] + reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 138:51] + _T_3 <= error_stall_in @[el2_ifu_aln_ctl.scala 138:51] + error_stall <= _T_3 @[el2_ifu_aln_ctl.scala 138:15] + reg wrptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 139:48] + wrptr <= wrptr_in @[el2_ifu_aln_ctl.scala 139:48] + reg rdptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 140:48] + rdptr <= rdptr_in @[el2_ifu_aln_ctl.scala 140:48] + reg f2val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 142:48] + f2val <= f2val_in @[el2_ifu_aln_ctl.scala 142:48] + reg f1val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 143:48] + f1val <= f1val_in @[el2_ifu_aln_ctl.scala 143:48] + reg f0val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 144:48] + f0val <= f0val_in @[el2_ifu_aln_ctl.scala 144:48] + reg q2off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 146:48] + q2off <= q2off_in @[el2_ifu_aln_ctl.scala 146:48] + reg q1off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 147:48] + q1off <= q1off_in @[el2_ifu_aln_ctl.scala 147:48] + reg q0off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_aln_ctl.scala 148:48] + q0off <= q0off_in @[el2_ifu_aln_ctl.scala 148:48] + node _T_4 = bits(f2_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 150:47] inst rvclkhdr of rvclkhdr_648 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -62554,7 +62620,7 @@ circuit el2_ifu : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg f2pc : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] f2pc <= io.ifu_fetch_pc @[el2_lib.scala 514:16] - node _T_5 = bits(f1_shift_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 141:45] + node _T_5 = bits(f1_shift_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 151:45] inst rvclkhdr_1 of rvclkhdr_649 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -62563,7 +62629,7 @@ circuit el2_ifu : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg f1pc : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] f1pc <= f1pc_in @[el2_lib.scala 514:16] - node _T_6 = bits(f0_shift_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 142:45] + node _T_6 = bits(f0_shift_wr_en, 0, 0) @[el2_ifu_aln_ctl.scala 152:45] inst rvclkhdr_2 of rvclkhdr_650 @[el2_lib.scala 508:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -62572,7 +62638,7 @@ circuit el2_ifu : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg f0pc : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] f0pc <= f0pc_in @[el2_lib.scala 514:16] - node _T_7 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 144:36] + node _T_7 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 154:36] inst rvclkhdr_3 of rvclkhdr_651 @[el2_lib.scala 508:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -62581,8 +62647,8 @@ circuit el2_ifu : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_8 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_8 <= brdata_in @[el2_lib.scala 514:16] - brdata2 <= _T_8 @[el2_ifu_aln_ctl.scala 144:11] - node _T_9 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 145:36] + brdata2 <= _T_8 @[el2_ifu_aln_ctl.scala 154:11] + node _T_9 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 155:36] inst rvclkhdr_4 of rvclkhdr_652 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -62591,8 +62657,8 @@ circuit el2_ifu : rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_10 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_10 <= brdata_in @[el2_lib.scala 514:16] - brdata1 <= _T_10 @[el2_ifu_aln_ctl.scala 145:11] - node _T_11 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 146:36] + brdata1 <= _T_10 @[el2_ifu_aln_ctl.scala 155:11] + node _T_11 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 156:36] inst rvclkhdr_5 of rvclkhdr_653 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset @@ -62601,8 +62667,8 @@ circuit el2_ifu : rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_12 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_12 <= brdata_in @[el2_lib.scala 514:16] - brdata0 <= _T_12 @[el2_ifu_aln_ctl.scala 146:11] - node _T_13 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 148:37] + brdata0 <= _T_12 @[el2_ifu_aln_ctl.scala 156:11] + node _T_13 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 158:37] inst rvclkhdr_6 of rvclkhdr_654 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset @@ -62611,8 +62677,8 @@ circuit el2_ifu : rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_14 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_14 <= misc_data_in @[el2_lib.scala 514:16] - misc2 <= _T_14 @[el2_ifu_aln_ctl.scala 148:9] - node _T_15 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 149:37] + misc2 <= _T_14 @[el2_ifu_aln_ctl.scala 158:9] + node _T_15 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 159:37] inst rvclkhdr_7 of rvclkhdr_655 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset @@ -62621,8 +62687,8 @@ circuit el2_ifu : rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_16 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_16 <= misc_data_in @[el2_lib.scala 514:16] - misc1 <= _T_16 @[el2_ifu_aln_ctl.scala 149:9] - node _T_17 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 150:37] + misc1 <= _T_16 @[el2_ifu_aln_ctl.scala 159:9] + node _T_17 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 160:37] inst rvclkhdr_8 of rvclkhdr_656 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset @@ -62631,8 +62697,8 @@ circuit el2_ifu : rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_18 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_18 <= misc_data_in @[el2_lib.scala 514:16] - misc0 <= _T_18 @[el2_ifu_aln_ctl.scala 150:9] - node _T_19 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 152:41] + misc0 <= _T_18 @[el2_ifu_aln_ctl.scala 160:9] + node _T_19 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 162:41] inst rvclkhdr_9 of rvclkhdr_657 @[el2_lib.scala 508:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset @@ -62641,8 +62707,8 @@ circuit el2_ifu : rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_20 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_20 <= io.ifu_fetch_data_f @[el2_lib.scala 514:16] - q2 <= _T_20 @[el2_ifu_aln_ctl.scala 152:6] - node _T_21 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 153:41] + q2 <= _T_20 @[el2_ifu_aln_ctl.scala 162:6] + node _T_21 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 163:41] inst rvclkhdr_10 of rvclkhdr_658 @[el2_lib.scala 508:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset @@ -62651,8 +62717,8 @@ circuit el2_ifu : rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_22 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_22 <= io.ifu_fetch_data_f @[el2_lib.scala 514:16] - q1 <= _T_22 @[el2_ifu_aln_ctl.scala 153:6] - node _T_23 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 154:41] + q1 <= _T_22 @[el2_ifu_aln_ctl.scala 163:6] + node _T_23 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 164:41] inst rvclkhdr_11 of rvclkhdr_659 @[el2_lib.scala 508:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset @@ -62661,66 +62727,66 @@ circuit el2_ifu : rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_24 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_24 <= io.ifu_fetch_data_f @[el2_lib.scala 514:16] - q0 <= _T_24 @[el2_ifu_aln_ctl.scala 154:6] - f2_wr_en <= fetch_to_f2 @[el2_ifu_aln_ctl.scala 156:18] - node _T_25 = or(fetch_to_f1, shift_f2_f1) @[el2_ifu_aln_ctl.scala 157:33] - node _T_26 = or(_T_25, f1_shift_2B) @[el2_ifu_aln_ctl.scala 157:47] - f1_shift_wr_en <= _T_26 @[el2_ifu_aln_ctl.scala 157:18] - node _T_27 = or(fetch_to_f0, shift_f2_f0) @[el2_ifu_aln_ctl.scala 158:33] - node _T_28 = or(_T_27, shift_f1_f0) @[el2_ifu_aln_ctl.scala 158:47] - node _T_29 = or(_T_28, shift_2B) @[el2_ifu_aln_ctl.scala 158:61] - node _T_30 = or(_T_29, shift_4B) @[el2_ifu_aln_ctl.scala 158:72] - f0_shift_wr_en <= _T_30 @[el2_ifu_aln_ctl.scala 158:18] - node _T_31 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 160:24] - node _T_32 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 160:39] - node _T_33 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 160:54] + q0 <= _T_24 @[el2_ifu_aln_ctl.scala 164:6] + f2_wr_en <= fetch_to_f2 @[el2_ifu_aln_ctl.scala 166:18] + node _T_25 = or(fetch_to_f1, shift_f2_f1) @[el2_ifu_aln_ctl.scala 167:33] + node _T_26 = or(_T_25, f1_shift_2B) @[el2_ifu_aln_ctl.scala 167:47] + f1_shift_wr_en <= _T_26 @[el2_ifu_aln_ctl.scala 167:18] + node _T_27 = or(fetch_to_f0, shift_f2_f0) @[el2_ifu_aln_ctl.scala 168:33] + node _T_28 = or(_T_27, shift_f1_f0) @[el2_ifu_aln_ctl.scala 168:47] + node _T_29 = or(_T_28, shift_2B) @[el2_ifu_aln_ctl.scala 168:61] + node _T_30 = or(_T_29, shift_4B) @[el2_ifu_aln_ctl.scala 168:72] + f0_shift_wr_en <= _T_30 @[el2_ifu_aln_ctl.scala 168:18] + node _T_31 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 170:24] + node _T_32 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 170:39] + node _T_33 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 170:54] node _T_34 = cat(_T_31, _T_32) @[Cat.scala 29:58] node qren = cat(_T_34, _T_33) @[Cat.scala 29:58] - node _T_35 = eq(wrptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 161:21] - node _T_36 = and(_T_35, ifvalid) @[el2_ifu_aln_ctl.scala 161:29] - node _T_37 = eq(wrptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 161:46] - node _T_38 = and(_T_37, ifvalid) @[el2_ifu_aln_ctl.scala 161:54] - node _T_39 = eq(wrptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 161:71] - node _T_40 = and(_T_39, ifvalid) @[el2_ifu_aln_ctl.scala 161:79] + node _T_35 = eq(wrptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 171:21] + node _T_36 = and(_T_35, ifvalid) @[el2_ifu_aln_ctl.scala 171:29] + node _T_37 = eq(wrptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 171:46] + node _T_38 = and(_T_37, ifvalid) @[el2_ifu_aln_ctl.scala 171:54] + node _T_39 = eq(wrptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 171:71] + node _T_40 = and(_T_39, ifvalid) @[el2_ifu_aln_ctl.scala 171:79] node _T_41 = cat(_T_36, _T_38) @[Cat.scala 29:58] node _T_42 = cat(_T_41, _T_40) @[Cat.scala 29:58] - qwen <= _T_42 @[el2_ifu_aln_ctl.scala 161:8] - node _T_43 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 163:30] - node _T_44 = and(_T_43, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 163:34] - node _T_45 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 163:57] - node _T_46 = and(_T_44, _T_45) @[el2_ifu_aln_ctl.scala 163:55] - node _T_47 = bits(_T_46, 0, 0) @[el2_ifu_aln_ctl.scala 163:78] - node _T_48 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 164:10] - node _T_49 = and(_T_48, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 164:14] - node _T_50 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 164:37] - node _T_51 = and(_T_49, _T_50) @[el2_ifu_aln_ctl.scala 164:35] - node _T_52 = bits(_T_51, 0, 0) @[el2_ifu_aln_ctl.scala 164:58] - node _T_53 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 165:10] - node _T_54 = and(_T_53, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 165:14] - node _T_55 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 165:37] - node _T_56 = and(_T_54, _T_55) @[el2_ifu_aln_ctl.scala 165:35] - node _T_57 = bits(_T_56, 0, 0) @[el2_ifu_aln_ctl.scala 165:58] - node _T_58 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 166:10] - node _T_59 = and(_T_58, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 166:14] - node _T_60 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 166:37] - node _T_61 = and(_T_59, _T_60) @[el2_ifu_aln_ctl.scala 166:35] - node _T_62 = bits(_T_61, 0, 0) @[el2_ifu_aln_ctl.scala 166:58] - node _T_63 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 167:10] - node _T_64 = and(_T_63, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 167:14] - node _T_65 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 167:37] - node _T_66 = and(_T_64, _T_65) @[el2_ifu_aln_ctl.scala 167:35] - node _T_67 = bits(_T_66, 0, 0) @[el2_ifu_aln_ctl.scala 167:58] - node _T_68 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 168:10] - node _T_69 = and(_T_68, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 168:14] - node _T_70 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 168:37] - node _T_71 = and(_T_69, _T_70) @[el2_ifu_aln_ctl.scala 168:35] - node _T_72 = bits(_T_71, 0, 0) @[el2_ifu_aln_ctl.scala 168:58] - node _T_73 = eq(io.ifu_fb_consume1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 169:6] - node _T_74 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 169:28] - node _T_75 = and(_T_73, _T_74) @[el2_ifu_aln_ctl.scala 169:26] - node _T_76 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 169:50] - node _T_77 = and(_T_75, _T_76) @[el2_ifu_aln_ctl.scala 169:48] - node _T_78 = bits(_T_77, 0, 0) @[el2_ifu_aln_ctl.scala 169:71] + qwen <= _T_42 @[el2_ifu_aln_ctl.scala 171:8] + node _T_43 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 173:30] + node _T_44 = and(_T_43, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 173:34] + node _T_45 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 173:57] + node _T_46 = and(_T_44, _T_45) @[el2_ifu_aln_ctl.scala 173:55] + node _T_47 = bits(_T_46, 0, 0) @[el2_ifu_aln_ctl.scala 173:78] + node _T_48 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 174:10] + node _T_49 = and(_T_48, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 174:14] + node _T_50 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 174:37] + node _T_51 = and(_T_49, _T_50) @[el2_ifu_aln_ctl.scala 174:35] + node _T_52 = bits(_T_51, 0, 0) @[el2_ifu_aln_ctl.scala 174:58] + node _T_53 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 175:10] + node _T_54 = and(_T_53, io.ifu_fb_consume1) @[el2_ifu_aln_ctl.scala 175:14] + node _T_55 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 175:37] + node _T_56 = and(_T_54, _T_55) @[el2_ifu_aln_ctl.scala 175:35] + node _T_57 = bits(_T_56, 0, 0) @[el2_ifu_aln_ctl.scala 175:58] + node _T_58 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 176:10] + node _T_59 = and(_T_58, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 176:14] + node _T_60 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 176:37] + node _T_61 = and(_T_59, _T_60) @[el2_ifu_aln_ctl.scala 176:35] + node _T_62 = bits(_T_61, 0, 0) @[el2_ifu_aln_ctl.scala 176:58] + node _T_63 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 177:10] + node _T_64 = and(_T_63, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 177:14] + node _T_65 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 177:37] + node _T_66 = and(_T_64, _T_65) @[el2_ifu_aln_ctl.scala 177:35] + node _T_67 = bits(_T_66, 0, 0) @[el2_ifu_aln_ctl.scala 177:58] + node _T_68 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 178:10] + node _T_69 = and(_T_68, io.ifu_fb_consume2) @[el2_ifu_aln_ctl.scala 178:14] + node _T_70 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 178:37] + node _T_71 = and(_T_69, _T_70) @[el2_ifu_aln_ctl.scala 178:35] + node _T_72 = bits(_T_71, 0, 0) @[el2_ifu_aln_ctl.scala 178:58] + node _T_73 = eq(io.ifu_fb_consume1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 179:6] + node _T_74 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 179:28] + node _T_75 = and(_T_73, _T_74) @[el2_ifu_aln_ctl.scala 179:26] + node _T_76 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 179:50] + node _T_77 = and(_T_75, _T_76) @[el2_ifu_aln_ctl.scala 179:48] + node _T_78 = bits(_T_77, 0, 0) @[el2_ifu_aln_ctl.scala 179:71] node _T_79 = mux(_T_47, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_80 = mux(_T_52, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_81 = mux(_T_57, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -62736,23 +62802,23 @@ circuit el2_ifu : node _T_91 = or(_T_90, _T_85) @[Mux.scala 27:72] wire _T_92 : UInt @[Mux.scala 27:72] _T_92 <= _T_91 @[Mux.scala 27:72] - rdptr_in <= _T_92 @[el2_ifu_aln_ctl.scala 163:12] - node _T_93 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 171:30] - node _T_94 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 171:36] - node _T_95 = and(_T_93, _T_94) @[el2_ifu_aln_ctl.scala 171:34] - node _T_96 = bits(_T_95, 0, 0) @[el2_ifu_aln_ctl.scala 171:57] - node _T_97 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 172:10] - node _T_98 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 172:16] - node _T_99 = and(_T_97, _T_98) @[el2_ifu_aln_ctl.scala 172:14] - node _T_100 = bits(_T_99, 0, 0) @[el2_ifu_aln_ctl.scala 172:37] - node _T_101 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 173:10] - node _T_102 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 173:16] - node _T_103 = and(_T_101, _T_102) @[el2_ifu_aln_ctl.scala 173:14] - node _T_104 = bits(_T_103, 0, 0) @[el2_ifu_aln_ctl.scala 173:37] - node _T_105 = eq(ifvalid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 174:6] - node _T_106 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 174:17] - node _T_107 = and(_T_105, _T_106) @[el2_ifu_aln_ctl.scala 174:15] - node _T_108 = bits(_T_107, 0, 0) @[el2_ifu_aln_ctl.scala 174:38] + rdptr_in <= _T_92 @[el2_ifu_aln_ctl.scala 173:12] + node _T_93 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 181:30] + node _T_94 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 181:36] + node _T_95 = and(_T_93, _T_94) @[el2_ifu_aln_ctl.scala 181:34] + node _T_96 = bits(_T_95, 0, 0) @[el2_ifu_aln_ctl.scala 181:57] + node _T_97 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 182:10] + node _T_98 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 182:16] + node _T_99 = and(_T_97, _T_98) @[el2_ifu_aln_ctl.scala 182:14] + node _T_100 = bits(_T_99, 0, 0) @[el2_ifu_aln_ctl.scala 182:37] + node _T_101 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 183:10] + node _T_102 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 183:16] + node _T_103 = and(_T_101, _T_102) @[el2_ifu_aln_ctl.scala 183:14] + node _T_104 = bits(_T_103, 0, 0) @[el2_ifu_aln_ctl.scala 183:37] + node _T_105 = eq(ifvalid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 184:6] + node _T_106 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 184:17] + node _T_107 = and(_T_105, _T_106) @[el2_ifu_aln_ctl.scala 184:15] + node _T_108 = bits(_T_107, 0, 0) @[el2_ifu_aln_ctl.scala 184:38] node _T_109 = mux(_T_96, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_110 = mux(_T_100, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_111 = mux(_T_104, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -62762,24 +62828,24 @@ circuit el2_ifu : node _T_115 = or(_T_114, _T_112) @[Mux.scala 27:72] wire _T_116 : UInt @[Mux.scala 27:72] _T_116 <= _T_115 @[Mux.scala 27:72] - wrptr_in <= _T_116 @[el2_ifu_aln_ctl.scala 171:12] - node _T_117 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 176:31] - node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 176:26] - node _T_119 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 176:43] - node _T_120 = and(_T_118, _T_119) @[el2_ifu_aln_ctl.scala 176:35] - node _T_121 = bits(_T_120, 0, 0) @[el2_ifu_aln_ctl.scala 176:52] - node _T_122 = or(q2off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 176:74] - node _T_123 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 177:11] - node _T_124 = eq(_T_123, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 177:6] - node _T_125 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 177:23] - node _T_126 = and(_T_124, _T_125) @[el2_ifu_aln_ctl.scala 177:15] - node _T_127 = bits(_T_126, 0, 0) @[el2_ifu_aln_ctl.scala 177:32] - node _T_128 = or(q2off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 177:54] - node _T_129 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 178:11] - node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 178:6] - node _T_131 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 178:23] - node _T_132 = and(_T_130, _T_131) @[el2_ifu_aln_ctl.scala 178:15] - node _T_133 = bits(_T_132, 0, 0) @[el2_ifu_aln_ctl.scala 178:32] + wrptr_in <= _T_116 @[el2_ifu_aln_ctl.scala 181:12] + node _T_117 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 186:31] + node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 186:26] + node _T_119 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 186:43] + node _T_120 = and(_T_118, _T_119) @[el2_ifu_aln_ctl.scala 186:35] + node _T_121 = bits(_T_120, 0, 0) @[el2_ifu_aln_ctl.scala 186:52] + node _T_122 = or(q2off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 186:74] + node _T_123 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 187:11] + node _T_124 = eq(_T_123, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 187:6] + node _T_125 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 187:23] + node _T_126 = and(_T_124, _T_125) @[el2_ifu_aln_ctl.scala 187:15] + node _T_127 = bits(_T_126, 0, 0) @[el2_ifu_aln_ctl.scala 187:32] + node _T_128 = or(q2off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 187:54] + node _T_129 = bits(qwen, 2, 2) @[el2_ifu_aln_ctl.scala 188:11] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 188:6] + node _T_131 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 188:23] + node _T_132 = and(_T_130, _T_131) @[el2_ifu_aln_ctl.scala 188:15] + node _T_133 = bits(_T_132, 0, 0) @[el2_ifu_aln_ctl.scala 188:32] node _T_134 = mux(_T_121, _T_122, UInt<1>("h00")) @[Mux.scala 27:72] node _T_135 = mux(_T_127, _T_128, UInt<1>("h00")) @[Mux.scala 27:72] node _T_136 = mux(_T_133, q2off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62787,24 +62853,24 @@ circuit el2_ifu : node _T_138 = or(_T_137, _T_136) @[Mux.scala 27:72] wire _T_139 : UInt @[Mux.scala 27:72] _T_139 <= _T_138 @[Mux.scala 27:72] - q2off_in <= _T_139 @[el2_ifu_aln_ctl.scala 176:12] - node _T_140 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 180:31] - node _T_141 = eq(_T_140, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 180:26] - node _T_142 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 180:43] - node _T_143 = and(_T_141, _T_142) @[el2_ifu_aln_ctl.scala 180:35] - node _T_144 = bits(_T_143, 0, 0) @[el2_ifu_aln_ctl.scala 180:52] - node _T_145 = or(q1off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 180:74] - node _T_146 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 181:11] - node _T_147 = eq(_T_146, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 181:6] - node _T_148 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 181:23] - node _T_149 = and(_T_147, _T_148) @[el2_ifu_aln_ctl.scala 181:15] - node _T_150 = bits(_T_149, 0, 0) @[el2_ifu_aln_ctl.scala 181:32] - node _T_151 = or(q1off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 181:54] - node _T_152 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 182:11] - node _T_153 = eq(_T_152, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 182:6] - node _T_154 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 182:23] - node _T_155 = and(_T_153, _T_154) @[el2_ifu_aln_ctl.scala 182:15] - node _T_156 = bits(_T_155, 0, 0) @[el2_ifu_aln_ctl.scala 182:32] + q2off_in <= _T_139 @[el2_ifu_aln_ctl.scala 186:12] + node _T_140 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 190:31] + node _T_141 = eq(_T_140, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 190:26] + node _T_142 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 190:43] + node _T_143 = and(_T_141, _T_142) @[el2_ifu_aln_ctl.scala 190:35] + node _T_144 = bits(_T_143, 0, 0) @[el2_ifu_aln_ctl.scala 190:52] + node _T_145 = or(q1off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 190:74] + node _T_146 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 191:11] + node _T_147 = eq(_T_146, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 191:6] + node _T_148 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 191:23] + node _T_149 = and(_T_147, _T_148) @[el2_ifu_aln_ctl.scala 191:15] + node _T_150 = bits(_T_149, 0, 0) @[el2_ifu_aln_ctl.scala 191:32] + node _T_151 = or(q1off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 191:54] + node _T_152 = bits(qwen, 1, 1) @[el2_ifu_aln_ctl.scala 192:11] + node _T_153 = eq(_T_152, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 192:6] + node _T_154 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 192:23] + node _T_155 = and(_T_153, _T_154) @[el2_ifu_aln_ctl.scala 192:15] + node _T_156 = bits(_T_155, 0, 0) @[el2_ifu_aln_ctl.scala 192:32] node _T_157 = mux(_T_144, _T_145, UInt<1>("h00")) @[Mux.scala 27:72] node _T_158 = mux(_T_150, _T_151, UInt<1>("h00")) @[Mux.scala 27:72] node _T_159 = mux(_T_156, q1off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62812,24 +62878,24 @@ circuit el2_ifu : node _T_161 = or(_T_160, _T_159) @[Mux.scala 27:72] wire _T_162 : UInt @[Mux.scala 27:72] _T_162 <= _T_161 @[Mux.scala 27:72] - q1off_in <= _T_162 @[el2_ifu_aln_ctl.scala 180:12] - node _T_163 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 184:31] - node _T_164 = eq(_T_163, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 184:26] - node _T_165 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 184:43] - node _T_166 = and(_T_164, _T_165) @[el2_ifu_aln_ctl.scala 184:35] - node _T_167 = bits(_T_166, 0, 0) @[el2_ifu_aln_ctl.scala 184:52] - node _T_168 = or(q0off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 184:76] - node _T_169 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 185:31] - node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 185:26] - node _T_171 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 185:43] - node _T_172 = and(_T_170, _T_171) @[el2_ifu_aln_ctl.scala 185:35] - node _T_173 = bits(_T_172, 0, 0) @[el2_ifu_aln_ctl.scala 185:52] - node _T_174 = or(q0off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 185:76] - node _T_175 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 186:31] - node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 186:26] - node _T_177 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 186:43] - node _T_178 = and(_T_176, _T_177) @[el2_ifu_aln_ctl.scala 186:35] - node _T_179 = bits(_T_178, 0, 0) @[el2_ifu_aln_ctl.scala 186:52] + q1off_in <= _T_162 @[el2_ifu_aln_ctl.scala 190:12] + node _T_163 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 194:31] + node _T_164 = eq(_T_163, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 194:26] + node _T_165 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 194:43] + node _T_166 = and(_T_164, _T_165) @[el2_ifu_aln_ctl.scala 194:35] + node _T_167 = bits(_T_166, 0, 0) @[el2_ifu_aln_ctl.scala 194:52] + node _T_168 = or(q0off, f0_shift_2B) @[el2_ifu_aln_ctl.scala 194:76] + node _T_169 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 195:31] + node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 195:26] + node _T_171 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 195:43] + node _T_172 = and(_T_170, _T_171) @[el2_ifu_aln_ctl.scala 195:35] + node _T_173 = bits(_T_172, 0, 0) @[el2_ifu_aln_ctl.scala 195:52] + node _T_174 = or(q0off, f1_shift_2B) @[el2_ifu_aln_ctl.scala 195:76] + node _T_175 = bits(qwen, 0, 0) @[el2_ifu_aln_ctl.scala 196:31] + node _T_176 = eq(_T_175, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 196:26] + node _T_177 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 196:43] + node _T_178 = and(_T_176, _T_177) @[el2_ifu_aln_ctl.scala 196:35] + node _T_179 = bits(_T_178, 0, 0) @[el2_ifu_aln_ctl.scala 196:52] node _T_180 = mux(_T_167, _T_168, UInt<1>("h00")) @[Mux.scala 27:72] node _T_181 = mux(_T_173, _T_174, UInt<1>("h00")) @[Mux.scala 27:72] node _T_182 = mux(_T_179, q0off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62837,10 +62903,10 @@ circuit el2_ifu : node _T_184 = or(_T_183, _T_182) @[Mux.scala 27:72] wire _T_185 : UInt @[Mux.scala 27:72] _T_185 <= _T_184 @[Mux.scala 27:72] - q0off_in <= _T_185 @[el2_ifu_aln_ctl.scala 184:12] - node _T_186 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 188:31] - node _T_187 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 189:11] - node _T_188 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 190:11] + q0off_in <= _T_185 @[el2_ifu_aln_ctl.scala 194:12] + node _T_186 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 198:31] + node _T_187 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 199:11] + node _T_188 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 200:11] node _T_189 = mux(_T_186, q0off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_190 = mux(_T_187, q1off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_191 = mux(_T_188, q2off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62848,9 +62914,9 @@ circuit el2_ifu : node _T_193 = or(_T_192, _T_191) @[Mux.scala 27:72] wire q0ptr : UInt @[Mux.scala 27:72] q0ptr <= _T_193 @[Mux.scala 27:72] - node _T_194 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 192:32] - node _T_195 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 192:57] - node _T_196 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 192:83] + node _T_194 = eq(rdptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 202:32] + node _T_195 = eq(rdptr, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 202:57] + node _T_196 = eq(rdptr, UInt<2>("h02")) @[el2_ifu_aln_ctl.scala 202:83] node _T_197 = mux(_T_194, q1off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_198 = mux(_T_195, q2off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_199 = mux(_T_196, q0off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62858,24 +62924,24 @@ circuit el2_ifu : node _T_201 = or(_T_200, _T_199) @[Mux.scala 27:72] wire q1ptr : UInt @[Mux.scala 27:72] q1ptr <= _T_201 @[Mux.scala 27:72] - node _T_202 = eq(q0ptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 194:26] + node _T_202 = eq(q0ptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 204:26] node q0sel = cat(q0ptr, _T_202) @[Cat.scala 29:58] - node _T_203 = eq(q1ptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 196:26] + node _T_203 = eq(q1ptr, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 206:26] node q1sel = cat(q1ptr, _T_203) @[Cat.scala 29:58] node _T_204 = cat(io.ifu_bp_btb_target_f, io.ifu_bp_poffset_f) @[Cat.scala 29:58] node _T_205 = cat(_T_204, io.ifu_bp_fghr_f) @[Cat.scala 29:58] node _T_206 = cat(io.iccm_rd_ecc_double_err, io.ic_access_fault_f) @[Cat.scala 29:58] node _T_207 = cat(_T_206, io.ic_access_fault_type_f) @[Cat.scala 29:58] node _T_208 = cat(_T_207, _T_205) @[Cat.scala 29:58] - misc_data_in <= _T_208 @[el2_ifu_aln_ctl.scala 198:16] - node _T_209 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 201:31] - node _T_210 = bits(_T_209, 0, 0) @[el2_ifu_aln_ctl.scala 201:41] + misc_data_in <= _T_208 @[el2_ifu_aln_ctl.scala 208:16] + node _T_209 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 211:31] + node _T_210 = bits(_T_209, 0, 0) @[el2_ifu_aln_ctl.scala 211:41] node _T_211 = cat(misc1, misc0) @[Cat.scala 29:58] - node _T_212 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 202:9] - node _T_213 = bits(_T_212, 0, 0) @[el2_ifu_aln_ctl.scala 202:19] + node _T_212 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 212:9] + node _T_213 = bits(_T_212, 0, 0) @[el2_ifu_aln_ctl.scala 212:19] node _T_214 = cat(misc2, misc1) @[Cat.scala 29:58] - node _T_215 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 203:9] - node _T_216 = bits(_T_215, 0, 0) @[el2_ifu_aln_ctl.scala 203:19] + node _T_215 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 213:9] + node _T_216 = bits(_T_215, 0, 0) @[el2_ifu_aln_ctl.scala 213:19] node _T_217 = cat(misc0, misc2) @[Cat.scala 29:58] node _T_218 = mux(_T_210, _T_211, UInt<1>("h00")) @[Mux.scala 27:72] node _T_219 = mux(_T_213, _T_214, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62884,34 +62950,34 @@ circuit el2_ifu : node _T_222 = or(_T_221, _T_220) @[Mux.scala 27:72] wire misceff : UInt<110> @[Mux.scala 27:72] misceff <= _T_222 @[Mux.scala 27:72] - node misc1eff = bits(misceff, 109, 55) @[el2_ifu_aln_ctl.scala 205:25] - node misc0eff = bits(misceff, 54, 0) @[el2_ifu_aln_ctl.scala 206:25] - node f1dbecc = bits(misc1eff, 54, 54) @[el2_ifu_aln_ctl.scala 209:25] - node _T_223 = bits(misc1eff, 53, 53) @[el2_ifu_aln_ctl.scala 210:21] - f1icaf <= _T_223 @[el2_ifu_aln_ctl.scala 210:10] - node f1ictype = bits(misc1eff, 52, 51) @[el2_ifu_aln_ctl.scala 211:26] - node f1prett = bits(misc1eff, 50, 20) @[el2_ifu_aln_ctl.scala 212:25] - node f1poffset = bits(misc1eff, 19, 8) @[el2_ifu_aln_ctl.scala 213:27] - node f1fghr = bits(misc1eff, 7, 0) @[el2_ifu_aln_ctl.scala 214:24] - node f0dbecc = bits(misc0eff, 54, 54) @[el2_ifu_aln_ctl.scala 216:25] - node _T_224 = bits(misc0eff, 53, 53) @[el2_ifu_aln_ctl.scala 217:21] - f0icaf <= _T_224 @[el2_ifu_aln_ctl.scala 217:10] - node f0ictype = bits(misc0eff, 52, 51) @[el2_ifu_aln_ctl.scala 218:26] - node f0prett = bits(misc0eff, 50, 20) @[el2_ifu_aln_ctl.scala 219:25] - node f0poffset = bits(misc0eff, 19, 8) @[el2_ifu_aln_ctl.scala 220:27] - node f0fghr = bits(misc0eff, 7, 0) @[el2_ifu_aln_ctl.scala 221:24] - node _T_225 = bits(io.ifu_bp_hist1_f, 1, 1) @[el2_ifu_aln_ctl.scala 223:37] - node _T_226 = bits(io.ifu_bp_hist0_f, 1, 1) @[el2_ifu_aln_ctl.scala 223:58] - node _T_227 = bits(io.ifu_bp_pc4_f, 1, 1) @[el2_ifu_aln_ctl.scala 223:77] - node _T_228 = bits(io.ifu_bp_way_f, 1, 1) @[el2_ifu_aln_ctl.scala 223:96] - node _T_229 = bits(io.ifu_bp_valid_f, 1, 1) @[el2_ifu_aln_ctl.scala 223:117] - node _T_230 = bits(io.ifu_bp_ret_f, 1, 1) @[el2_ifu_aln_ctl.scala 224:20] - node _T_231 = bits(io.ifu_bp_hist1_f, 0, 0) @[el2_ifu_aln_ctl.scala 224:42] - node _T_232 = bits(io.ifu_bp_hist0_f, 0, 0) @[el2_ifu_aln_ctl.scala 224:63] - node _T_233 = bits(io.ifu_bp_pc4_f, 0, 0) @[el2_ifu_aln_ctl.scala 224:82] - node _T_234 = bits(io.ifu_bp_way_f, 0, 0) @[el2_ifu_aln_ctl.scala 224:101] - node _T_235 = bits(io.ifu_bp_valid_f, 0, 0) @[el2_ifu_aln_ctl.scala 225:22] - node _T_236 = bits(io.ifu_bp_ret_f, 0, 0) @[el2_ifu_aln_ctl.scala 225:41] + node misc1eff = bits(misceff, 109, 55) @[el2_ifu_aln_ctl.scala 215:25] + node misc0eff = bits(misceff, 54, 0) @[el2_ifu_aln_ctl.scala 216:25] + node f1dbecc = bits(misc1eff, 54, 54) @[el2_ifu_aln_ctl.scala 219:25] + node _T_223 = bits(misc1eff, 53, 53) @[el2_ifu_aln_ctl.scala 220:21] + f1icaf <= _T_223 @[el2_ifu_aln_ctl.scala 220:10] + node f1ictype = bits(misc1eff, 52, 51) @[el2_ifu_aln_ctl.scala 221:26] + node f1prett = bits(misc1eff, 50, 20) @[el2_ifu_aln_ctl.scala 222:25] + node f1poffset = bits(misc1eff, 19, 8) @[el2_ifu_aln_ctl.scala 223:27] + node f1fghr = bits(misc1eff, 7, 0) @[el2_ifu_aln_ctl.scala 224:24] + node f0dbecc = bits(misc0eff, 54, 54) @[el2_ifu_aln_ctl.scala 226:25] + node _T_224 = bits(misc0eff, 53, 53) @[el2_ifu_aln_ctl.scala 227:21] + f0icaf <= _T_224 @[el2_ifu_aln_ctl.scala 227:10] + node f0ictype = bits(misc0eff, 52, 51) @[el2_ifu_aln_ctl.scala 228:26] + node f0prett = bits(misc0eff, 50, 20) @[el2_ifu_aln_ctl.scala 229:25] + node f0poffset = bits(misc0eff, 19, 8) @[el2_ifu_aln_ctl.scala 230:27] + node f0fghr = bits(misc0eff, 7, 0) @[el2_ifu_aln_ctl.scala 231:24] + node _T_225 = bits(io.ifu_bp_hist1_f, 1, 1) @[el2_ifu_aln_ctl.scala 233:37] + node _T_226 = bits(io.ifu_bp_hist0_f, 1, 1) @[el2_ifu_aln_ctl.scala 233:58] + node _T_227 = bits(io.ifu_bp_pc4_f, 1, 1) @[el2_ifu_aln_ctl.scala 233:77] + node _T_228 = bits(io.ifu_bp_way_f, 1, 1) @[el2_ifu_aln_ctl.scala 233:96] + node _T_229 = bits(io.ifu_bp_valid_f, 1, 1) @[el2_ifu_aln_ctl.scala 233:117] + node _T_230 = bits(io.ifu_bp_ret_f, 1, 1) @[el2_ifu_aln_ctl.scala 234:20] + node _T_231 = bits(io.ifu_bp_hist1_f, 0, 0) @[el2_ifu_aln_ctl.scala 234:42] + node _T_232 = bits(io.ifu_bp_hist0_f, 0, 0) @[el2_ifu_aln_ctl.scala 234:63] + node _T_233 = bits(io.ifu_bp_pc4_f, 0, 0) @[el2_ifu_aln_ctl.scala 234:82] + node _T_234 = bits(io.ifu_bp_way_f, 0, 0) @[el2_ifu_aln_ctl.scala 234:101] + node _T_235 = bits(io.ifu_bp_valid_f, 0, 0) @[el2_ifu_aln_ctl.scala 235:22] + node _T_236 = bits(io.ifu_bp_ret_f, 0, 0) @[el2_ifu_aln_ctl.scala 235:41] node _T_237 = cat(_T_234, _T_235) @[Cat.scala 29:58] node _T_238 = cat(_T_237, _T_236) @[Cat.scala 29:58] node _T_239 = cat(_T_231, _T_232) @[Cat.scala 29:58] @@ -62923,15 +62989,15 @@ circuit el2_ifu : node _T_245 = cat(_T_244, _T_227) @[Cat.scala 29:58] node _T_246 = cat(_T_245, _T_243) @[Cat.scala 29:58] node _T_247 = cat(_T_246, _T_241) @[Cat.scala 29:58] - brdata_in <= _T_247 @[el2_ifu_aln_ctl.scala 223:13] - node _T_248 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 227:33] - node _T_249 = bits(_T_248, 0, 0) @[el2_ifu_aln_ctl.scala 227:37] + brdata_in <= _T_247 @[el2_ifu_aln_ctl.scala 233:13] + node _T_248 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 237:33] + node _T_249 = bits(_T_248, 0, 0) @[el2_ifu_aln_ctl.scala 237:37] node _T_250 = cat(brdata1, brdata0) @[Cat.scala 29:58] - node _T_251 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 228:9] - node _T_252 = bits(_T_251, 0, 0) @[el2_ifu_aln_ctl.scala 228:13] + node _T_251 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 238:9] + node _T_252 = bits(_T_251, 0, 0) @[el2_ifu_aln_ctl.scala 238:13] node _T_253 = cat(brdata2, brdata1) @[Cat.scala 29:58] - node _T_254 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 229:9] - node _T_255 = bits(_T_254, 0, 0) @[el2_ifu_aln_ctl.scala 229:13] + node _T_254 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 239:9] + node _T_255 = bits(_T_254, 0, 0) @[el2_ifu_aln_ctl.scala 239:13] node _T_256 = cat(brdata0, brdata2) @[Cat.scala 29:58] node _T_257 = mux(_T_249, _T_250, UInt<1>("h00")) @[Mux.scala 27:72] node _T_258 = mux(_T_252, _T_253, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62940,154 +63006,154 @@ circuit el2_ifu : node _T_261 = or(_T_260, _T_259) @[Mux.scala 27:72] wire brdataeff : UInt<24> @[Mux.scala 27:72] brdataeff <= _T_261 @[Mux.scala 27:72] - node brdata0eff = bits(brdataeff, 11, 0) @[el2_ifu_aln_ctl.scala 231:43] - node brdata1eff = bits(brdataeff, 23, 12) @[el2_ifu_aln_ctl.scala 231:61] - node _T_262 = bits(q0sel, 0, 0) @[el2_ifu_aln_ctl.scala 233:37] - node _T_263 = bits(_T_262, 0, 0) @[el2_ifu_aln_ctl.scala 233:41] - node _T_264 = bits(q0sel, 1, 1) @[el2_ifu_aln_ctl.scala 233:68] - node _T_265 = bits(_T_264, 0, 0) @[el2_ifu_aln_ctl.scala 233:72] - node _T_266 = bits(brdata0eff, 11, 6) @[el2_ifu_aln_ctl.scala 233:92] + node brdata0eff = bits(brdataeff, 11, 0) @[el2_ifu_aln_ctl.scala 241:43] + node brdata1eff = bits(brdataeff, 23, 12) @[el2_ifu_aln_ctl.scala 241:61] + node _T_262 = bits(q0sel, 0, 0) @[el2_ifu_aln_ctl.scala 243:37] + node _T_263 = bits(_T_262, 0, 0) @[el2_ifu_aln_ctl.scala 243:41] + node _T_264 = bits(q0sel, 1, 1) @[el2_ifu_aln_ctl.scala 243:68] + node _T_265 = bits(_T_264, 0, 0) @[el2_ifu_aln_ctl.scala 243:72] + node _T_266 = bits(brdata0eff, 11, 6) @[el2_ifu_aln_ctl.scala 243:92] node _T_267 = mux(_T_263, brdata0eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_268 = mux(_T_265, _T_266, UInt<1>("h00")) @[Mux.scala 27:72] node _T_269 = or(_T_267, _T_268) @[Mux.scala 27:72] wire brdata0final : UInt<12> @[Mux.scala 27:72] brdata0final <= _T_269 @[Mux.scala 27:72] - node _T_270 = bits(q1sel, 0, 0) @[el2_ifu_aln_ctl.scala 234:37] - node _T_271 = bits(_T_270, 0, 0) @[el2_ifu_aln_ctl.scala 234:41] - node _T_272 = bits(q1sel, 1, 1) @[el2_ifu_aln_ctl.scala 234:68] - node _T_273 = bits(_T_272, 0, 0) @[el2_ifu_aln_ctl.scala 234:72] - node _T_274 = bits(brdata1eff, 11, 6) @[el2_ifu_aln_ctl.scala 234:92] + node _T_270 = bits(q1sel, 0, 0) @[el2_ifu_aln_ctl.scala 244:37] + node _T_271 = bits(_T_270, 0, 0) @[el2_ifu_aln_ctl.scala 244:41] + node _T_272 = bits(q1sel, 1, 1) @[el2_ifu_aln_ctl.scala 244:68] + node _T_273 = bits(_T_272, 0, 0) @[el2_ifu_aln_ctl.scala 244:72] + node _T_274 = bits(brdata1eff, 11, 6) @[el2_ifu_aln_ctl.scala 244:92] node _T_275 = mux(_T_271, brdata1eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_276 = mux(_T_273, _T_274, UInt<1>("h00")) @[Mux.scala 27:72] node _T_277 = or(_T_275, _T_276) @[Mux.scala 27:72] wire brdata1final : UInt<12> @[Mux.scala 27:72] brdata1final <= _T_277 @[Mux.scala 27:72] - node _T_278 = bits(brdata0final, 6, 6) @[el2_ifu_aln_ctl.scala 236:31] - node _T_279 = bits(brdata0final, 0, 0) @[el2_ifu_aln_ctl.scala 236:47] + node _T_278 = bits(brdata0final, 6, 6) @[el2_ifu_aln_ctl.scala 246:31] + node _T_279 = bits(brdata0final, 0, 0) @[el2_ifu_aln_ctl.scala 246:47] node f0ret = cat(_T_278, _T_279) @[Cat.scala 29:58] - node _T_280 = bits(brdata0final, 7, 7) @[el2_ifu_aln_ctl.scala 237:33] - node _T_281 = bits(brdata0final, 1, 1) @[el2_ifu_aln_ctl.scala 237:49] + node _T_280 = bits(brdata0final, 7, 7) @[el2_ifu_aln_ctl.scala 247:33] + node _T_281 = bits(brdata0final, 1, 1) @[el2_ifu_aln_ctl.scala 247:49] node f0brend = cat(_T_280, _T_281) @[Cat.scala 29:58] - node _T_282 = bits(brdata0final, 8, 8) @[el2_ifu_aln_ctl.scala 238:31] - node _T_283 = bits(brdata0final, 2, 2) @[el2_ifu_aln_ctl.scala 238:47] + node _T_282 = bits(brdata0final, 8, 8) @[el2_ifu_aln_ctl.scala 248:31] + node _T_283 = bits(brdata0final, 2, 2) @[el2_ifu_aln_ctl.scala 248:47] node f0way = cat(_T_282, _T_283) @[Cat.scala 29:58] - node _T_284 = bits(brdata0final, 9, 9) @[el2_ifu_aln_ctl.scala 239:31] - node _T_285 = bits(brdata0final, 3, 3) @[el2_ifu_aln_ctl.scala 239:47] + node _T_284 = bits(brdata0final, 9, 9) @[el2_ifu_aln_ctl.scala 249:31] + node _T_285 = bits(brdata0final, 3, 3) @[el2_ifu_aln_ctl.scala 249:47] node f0pc4 = cat(_T_284, _T_285) @[Cat.scala 29:58] - node _T_286 = bits(brdata0final, 10, 10) @[el2_ifu_aln_ctl.scala 240:33] - node _T_287 = bits(brdata0final, 4, 4) @[el2_ifu_aln_ctl.scala 240:50] + node _T_286 = bits(brdata0final, 10, 10) @[el2_ifu_aln_ctl.scala 250:33] + node _T_287 = bits(brdata0final, 4, 4) @[el2_ifu_aln_ctl.scala 250:50] node f0hist0 = cat(_T_286, _T_287) @[Cat.scala 29:58] - node _T_288 = bits(brdata0final, 11, 11) @[el2_ifu_aln_ctl.scala 241:33] - node _T_289 = bits(brdata0final, 5, 5) @[el2_ifu_aln_ctl.scala 241:50] + node _T_288 = bits(brdata0final, 11, 11) @[el2_ifu_aln_ctl.scala 251:33] + node _T_289 = bits(brdata0final, 5, 5) @[el2_ifu_aln_ctl.scala 251:50] node f0hist1 = cat(_T_288, _T_289) @[Cat.scala 29:58] - node _T_290 = bits(brdata1final, 6, 6) @[el2_ifu_aln_ctl.scala 243:31] - node _T_291 = bits(brdata1final, 0, 0) @[el2_ifu_aln_ctl.scala 243:47] + node _T_290 = bits(brdata1final, 6, 6) @[el2_ifu_aln_ctl.scala 253:31] + node _T_291 = bits(brdata1final, 0, 0) @[el2_ifu_aln_ctl.scala 253:47] node f1ret = cat(_T_290, _T_291) @[Cat.scala 29:58] - node _T_292 = bits(brdata1final, 7, 7) @[el2_ifu_aln_ctl.scala 244:33] - node _T_293 = bits(brdata1final, 1, 1) @[el2_ifu_aln_ctl.scala 244:49] + node _T_292 = bits(brdata1final, 7, 7) @[el2_ifu_aln_ctl.scala 254:33] + node _T_293 = bits(brdata1final, 1, 1) @[el2_ifu_aln_ctl.scala 254:49] node f1brend = cat(_T_292, _T_293) @[Cat.scala 29:58] - node _T_294 = bits(brdata1final, 8, 8) @[el2_ifu_aln_ctl.scala 245:31] - node _T_295 = bits(brdata1final, 2, 2) @[el2_ifu_aln_ctl.scala 245:47] + node _T_294 = bits(brdata1final, 8, 8) @[el2_ifu_aln_ctl.scala 255:31] + node _T_295 = bits(brdata1final, 2, 2) @[el2_ifu_aln_ctl.scala 255:47] node f1way = cat(_T_294, _T_295) @[Cat.scala 29:58] - node _T_296 = bits(brdata1final, 9, 9) @[el2_ifu_aln_ctl.scala 246:31] - node _T_297 = bits(brdata1final, 3, 3) @[el2_ifu_aln_ctl.scala 246:47] + node _T_296 = bits(brdata1final, 9, 9) @[el2_ifu_aln_ctl.scala 256:31] + node _T_297 = bits(brdata1final, 3, 3) @[el2_ifu_aln_ctl.scala 256:47] node f1pc4 = cat(_T_296, _T_297) @[Cat.scala 29:58] - node _T_298 = bits(brdata1final, 10, 10) @[el2_ifu_aln_ctl.scala 247:33] - node _T_299 = bits(brdata1final, 4, 4) @[el2_ifu_aln_ctl.scala 247:50] + node _T_298 = bits(brdata1final, 10, 10) @[el2_ifu_aln_ctl.scala 257:33] + node _T_299 = bits(brdata1final, 4, 4) @[el2_ifu_aln_ctl.scala 257:50] node f1hist0 = cat(_T_298, _T_299) @[Cat.scala 29:58] - node _T_300 = bits(brdata1final, 11, 11) @[el2_ifu_aln_ctl.scala 248:33] - node _T_301 = bits(brdata1final, 5, 5) @[el2_ifu_aln_ctl.scala 248:50] + node _T_300 = bits(brdata1final, 11, 11) @[el2_ifu_aln_ctl.scala 258:33] + node _T_301 = bits(brdata1final, 5, 5) @[el2_ifu_aln_ctl.scala 258:50] node f1hist1 = cat(_T_300, _T_301) @[Cat.scala 29:58] - node _T_302 = bits(f2val, 0, 0) @[el2_ifu_aln_ctl.scala 251:20] - f2_valid <= _T_302 @[el2_ifu_aln_ctl.scala 251:12] - node _T_303 = bits(sf1val, 0, 0) @[el2_ifu_aln_ctl.scala 252:22] - sf1_valid <= _T_303 @[el2_ifu_aln_ctl.scala 252:13] - node _T_304 = bits(sf0val, 0, 0) @[el2_ifu_aln_ctl.scala 253:22] - sf0_valid <= _T_304 @[el2_ifu_aln_ctl.scala 253:13] - node _T_305 = bits(sf0val, 0, 0) @[el2_ifu_aln_ctl.scala 255:28] - node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 255:21] - node _T_307 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 255:39] - node consume_fb0 = and(_T_306, _T_307) @[el2_ifu_aln_ctl.scala 255:32] - node _T_308 = bits(sf1val, 0, 0) @[el2_ifu_aln_ctl.scala 256:28] - node _T_309 = eq(_T_308, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 256:21] - node _T_310 = bits(f1val, 0, 0) @[el2_ifu_aln_ctl.scala 256:39] - node consume_fb1 = and(_T_309, _T_310) @[el2_ifu_aln_ctl.scala 256:32] - node _T_311 = eq(consume_fb1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 258:39] - node _T_312 = and(consume_fb0, _T_311) @[el2_ifu_aln_ctl.scala 258:37] - node _T_313 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 258:54] - node _T_314 = and(_T_312, _T_313) @[el2_ifu_aln_ctl.scala 258:52] - io.ifu_fb_consume1 <= _T_314 @[el2_ifu_aln_ctl.scala 258:22] - node _T_315 = and(consume_fb0, consume_fb1) @[el2_ifu_aln_ctl.scala 259:37] - node _T_316 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 259:54] - node _T_317 = and(_T_315, _T_316) @[el2_ifu_aln_ctl.scala 259:52] - io.ifu_fb_consume2 <= _T_317 @[el2_ifu_aln_ctl.scala 259:22] - node _T_318 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_aln_ctl.scala 261:30] - ifvalid <= _T_318 @[el2_ifu_aln_ctl.scala 261:11] - node _T_319 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 263:18] - node _T_320 = and(_T_319, sf1_valid) @[el2_ifu_aln_ctl.scala 263:29] - shift_f1_f0 <= _T_320 @[el2_ifu_aln_ctl.scala 263:15] - node _T_321 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 264:18] - node _T_322 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 264:31] - node _T_323 = and(_T_321, _T_322) @[el2_ifu_aln_ctl.scala 264:29] - node _T_324 = and(_T_323, f2_valid) @[el2_ifu_aln_ctl.scala 264:42] - shift_f2_f0 <= _T_324 @[el2_ifu_aln_ctl.scala 264:15] - node _T_325 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 265:18] - node _T_326 = and(_T_325, sf1_valid) @[el2_ifu_aln_ctl.scala 265:29] - node _T_327 = and(_T_326, f2_valid) @[el2_ifu_aln_ctl.scala 265:42] - shift_f2_f1 <= _T_327 @[el2_ifu_aln_ctl.scala 265:15] - node _T_328 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 267:26] - node _T_329 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 267:39] - node _T_330 = and(_T_328, _T_329) @[el2_ifu_aln_ctl.scala 267:37] - node _T_331 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 267:52] - node _T_332 = and(_T_330, _T_331) @[el2_ifu_aln_ctl.scala 267:50] - node _T_333 = and(_T_332, ifvalid) @[el2_ifu_aln_ctl.scala 267:62] - fetch_to_f0 <= _T_333 @[el2_ifu_aln_ctl.scala 267:22] - node _T_334 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 268:26] - node _T_335 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 268:39] - node _T_336 = and(_T_334, _T_335) @[el2_ifu_aln_ctl.scala 268:37] - node _T_337 = and(_T_336, f2_valid) @[el2_ifu_aln_ctl.scala 268:50] - node _T_338 = and(_T_337, ifvalid) @[el2_ifu_aln_ctl.scala 268:62] - node _T_339 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 269:26] - node _T_340 = and(_T_339, sf1_valid) @[el2_ifu_aln_ctl.scala 269:37] - node _T_341 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 269:52] - node _T_342 = and(_T_340, _T_341) @[el2_ifu_aln_ctl.scala 269:50] - node _T_343 = and(_T_342, ifvalid) @[el2_ifu_aln_ctl.scala 269:62] - node _T_344 = or(_T_338, _T_343) @[el2_ifu_aln_ctl.scala 268:74] - node _T_345 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 270:39] - node _T_346 = and(sf0_valid, _T_345) @[el2_ifu_aln_ctl.scala 270:37] - node _T_347 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 270:52] - node _T_348 = and(_T_346, _T_347) @[el2_ifu_aln_ctl.scala 270:50] - node _T_349 = and(_T_348, ifvalid) @[el2_ifu_aln_ctl.scala 270:62] - node _T_350 = or(_T_344, _T_349) @[el2_ifu_aln_ctl.scala 269:74] - fetch_to_f1 <= _T_350 @[el2_ifu_aln_ctl.scala 268:22] - node _T_351 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 272:26] - node _T_352 = and(_T_351, sf1_valid) @[el2_ifu_aln_ctl.scala 272:37] - node _T_353 = and(_T_352, f2_valid) @[el2_ifu_aln_ctl.scala 272:50] - node _T_354 = and(_T_353, ifvalid) @[el2_ifu_aln_ctl.scala 272:62] - node _T_355 = and(sf0_valid, sf1_valid) @[el2_ifu_aln_ctl.scala 273:37] - node _T_356 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 273:52] - node _T_357 = and(_T_355, _T_356) @[el2_ifu_aln_ctl.scala 273:50] - node _T_358 = and(_T_357, ifvalid) @[el2_ifu_aln_ctl.scala 273:62] - node _T_359 = or(_T_354, _T_358) @[el2_ifu_aln_ctl.scala 272:74] - fetch_to_f2 <= _T_359 @[el2_ifu_aln_ctl.scala 272:22] - node _T_360 = add(f0pc, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 275:25] - node f0pc_plus1 = tail(_T_360, 1) @[el2_ifu_aln_ctl.scala 275:25] - node _T_361 = add(f1pc, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 277:25] - node f1pc_plus1 = tail(_T_361, 1) @[el2_ifu_aln_ctl.scala 277:25] + node _T_302 = bits(f2val, 0, 0) @[el2_ifu_aln_ctl.scala 261:20] + f2_valid <= _T_302 @[el2_ifu_aln_ctl.scala 261:12] + node _T_303 = bits(sf1val, 0, 0) @[el2_ifu_aln_ctl.scala 262:22] + sf1_valid <= _T_303 @[el2_ifu_aln_ctl.scala 262:13] + node _T_304 = bits(sf0val, 0, 0) @[el2_ifu_aln_ctl.scala 263:22] + sf0_valid <= _T_304 @[el2_ifu_aln_ctl.scala 263:13] + node _T_305 = bits(sf0val, 0, 0) @[el2_ifu_aln_ctl.scala 265:28] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 265:21] + node _T_307 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 265:39] + node consume_fb0 = and(_T_306, _T_307) @[el2_ifu_aln_ctl.scala 265:32] + node _T_308 = bits(sf1val, 0, 0) @[el2_ifu_aln_ctl.scala 266:28] + node _T_309 = eq(_T_308, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 266:21] + node _T_310 = bits(f1val, 0, 0) @[el2_ifu_aln_ctl.scala 266:39] + node consume_fb1 = and(_T_309, _T_310) @[el2_ifu_aln_ctl.scala 266:32] + node _T_311 = eq(consume_fb1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 268:39] + node _T_312 = and(consume_fb0, _T_311) @[el2_ifu_aln_ctl.scala 268:37] + node _T_313 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 268:54] + node _T_314 = and(_T_312, _T_313) @[el2_ifu_aln_ctl.scala 268:52] + io.ifu_fb_consume1 <= _T_314 @[el2_ifu_aln_ctl.scala 268:22] + node _T_315 = and(consume_fb0, consume_fb1) @[el2_ifu_aln_ctl.scala 269:37] + node _T_316 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 269:54] + node _T_317 = and(_T_315, _T_316) @[el2_ifu_aln_ctl.scala 269:52] + io.ifu_fb_consume2 <= _T_317 @[el2_ifu_aln_ctl.scala 269:22] + node _T_318 = bits(io.ifu_fetch_val, 0, 0) @[el2_ifu_aln_ctl.scala 271:30] + ifvalid <= _T_318 @[el2_ifu_aln_ctl.scala 271:11] + node _T_319 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 273:18] + node _T_320 = and(_T_319, sf1_valid) @[el2_ifu_aln_ctl.scala 273:29] + shift_f1_f0 <= _T_320 @[el2_ifu_aln_ctl.scala 273:15] + node _T_321 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 274:18] + node _T_322 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 274:31] + node _T_323 = and(_T_321, _T_322) @[el2_ifu_aln_ctl.scala 274:29] + node _T_324 = and(_T_323, f2_valid) @[el2_ifu_aln_ctl.scala 274:42] + shift_f2_f0 <= _T_324 @[el2_ifu_aln_ctl.scala 274:15] + node _T_325 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 275:18] + node _T_326 = and(_T_325, sf1_valid) @[el2_ifu_aln_ctl.scala 275:29] + node _T_327 = and(_T_326, f2_valid) @[el2_ifu_aln_ctl.scala 275:42] + shift_f2_f1 <= _T_327 @[el2_ifu_aln_ctl.scala 275:15] + node _T_328 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 277:26] + node _T_329 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 277:39] + node _T_330 = and(_T_328, _T_329) @[el2_ifu_aln_ctl.scala 277:37] + node _T_331 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 277:52] + node _T_332 = and(_T_330, _T_331) @[el2_ifu_aln_ctl.scala 277:50] + node _T_333 = and(_T_332, ifvalid) @[el2_ifu_aln_ctl.scala 277:62] + fetch_to_f0 <= _T_333 @[el2_ifu_aln_ctl.scala 277:22] + node _T_334 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 278:26] + node _T_335 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 278:39] + node _T_336 = and(_T_334, _T_335) @[el2_ifu_aln_ctl.scala 278:37] + node _T_337 = and(_T_336, f2_valid) @[el2_ifu_aln_ctl.scala 278:50] + node _T_338 = and(_T_337, ifvalid) @[el2_ifu_aln_ctl.scala 278:62] + node _T_339 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 279:26] + node _T_340 = and(_T_339, sf1_valid) @[el2_ifu_aln_ctl.scala 279:37] + node _T_341 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 279:52] + node _T_342 = and(_T_340, _T_341) @[el2_ifu_aln_ctl.scala 279:50] + node _T_343 = and(_T_342, ifvalid) @[el2_ifu_aln_ctl.scala 279:62] + node _T_344 = or(_T_338, _T_343) @[el2_ifu_aln_ctl.scala 278:74] + node _T_345 = eq(sf1_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 280:39] + node _T_346 = and(sf0_valid, _T_345) @[el2_ifu_aln_ctl.scala 280:37] + node _T_347 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 280:52] + node _T_348 = and(_T_346, _T_347) @[el2_ifu_aln_ctl.scala 280:50] + node _T_349 = and(_T_348, ifvalid) @[el2_ifu_aln_ctl.scala 280:62] + node _T_350 = or(_T_344, _T_349) @[el2_ifu_aln_ctl.scala 279:74] + fetch_to_f1 <= _T_350 @[el2_ifu_aln_ctl.scala 278:22] + node _T_351 = eq(sf0_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 282:26] + node _T_352 = and(_T_351, sf1_valid) @[el2_ifu_aln_ctl.scala 282:37] + node _T_353 = and(_T_352, f2_valid) @[el2_ifu_aln_ctl.scala 282:50] + node _T_354 = and(_T_353, ifvalid) @[el2_ifu_aln_ctl.scala 282:62] + node _T_355 = and(sf0_valid, sf1_valid) @[el2_ifu_aln_ctl.scala 283:37] + node _T_356 = eq(f2_valid, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 283:52] + node _T_357 = and(_T_355, _T_356) @[el2_ifu_aln_ctl.scala 283:50] + node _T_358 = and(_T_357, ifvalid) @[el2_ifu_aln_ctl.scala 283:62] + node _T_359 = or(_T_354, _T_358) @[el2_ifu_aln_ctl.scala 282:74] + fetch_to_f2 <= _T_359 @[el2_ifu_aln_ctl.scala 282:22] + node _T_360 = add(f0pc, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 285:25] + node f0pc_plus1 = tail(_T_360, 1) @[el2_ifu_aln_ctl.scala 285:25] + node _T_361 = add(f1pc, UInt<1>("h01")) @[el2_ifu_aln_ctl.scala 287:25] + node f1pc_plus1 = tail(_T_361, 1) @[el2_ifu_aln_ctl.scala 287:25] node _T_362 = bits(f1_shift_2B, 0, 0) @[Bitwise.scala 72:15] node _T_363 = mux(_T_362, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_364 = and(_T_363, f1pc_plus1) @[el2_ifu_aln_ctl.scala 279:38] - node _T_365 = eq(f1_shift_2B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 279:64] + node _T_364 = and(_T_363, f1pc_plus1) @[el2_ifu_aln_ctl.scala 289:38] + node _T_365 = eq(f1_shift_2B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 289:64] node _T_366 = bits(_T_365, 0, 0) @[Bitwise.scala 72:15] node _T_367 = mux(_T_366, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_368 = and(_T_367, f1pc) @[el2_ifu_aln_ctl.scala 279:78] - node sf1pc = or(_T_364, _T_368) @[el2_ifu_aln_ctl.scala 279:52] - node _T_369 = bits(fetch_to_f1, 0, 0) @[el2_ifu_aln_ctl.scala 281:36] - node _T_370 = bits(shift_f2_f1, 0, 0) @[el2_ifu_aln_ctl.scala 282:17] - node _T_371 = eq(fetch_to_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 283:6] - node _T_372 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 283:21] - node _T_373 = and(_T_371, _T_372) @[el2_ifu_aln_ctl.scala 283:19] - node _T_374 = bits(_T_373, 0, 0) @[el2_ifu_aln_ctl.scala 283:35] + node _T_368 = and(_T_367, f1pc) @[el2_ifu_aln_ctl.scala 289:78] + node sf1pc = or(_T_364, _T_368) @[el2_ifu_aln_ctl.scala 289:52] + node _T_369 = bits(fetch_to_f1, 0, 0) @[el2_ifu_aln_ctl.scala 291:36] + node _T_370 = bits(shift_f2_f1, 0, 0) @[el2_ifu_aln_ctl.scala 292:17] + node _T_371 = eq(fetch_to_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 293:6] + node _T_372 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 293:21] + node _T_373 = and(_T_371, _T_372) @[el2_ifu_aln_ctl.scala 293:19] + node _T_374 = bits(_T_373, 0, 0) @[el2_ifu_aln_ctl.scala 293:35] node _T_375 = mux(_T_369, io.ifu_fetch_pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_376 = mux(_T_370, f2pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_377 = mux(_T_374, sf1pc, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63095,16 +63161,16 @@ circuit el2_ifu : node _T_379 = or(_T_378, _T_377) @[Mux.scala 27:72] wire _T_380 : UInt @[Mux.scala 27:72] _T_380 <= _T_379 @[Mux.scala 27:72] - f1pc_in <= _T_380 @[el2_ifu_aln_ctl.scala 281:11] - node _T_381 = bits(fetch_to_f0, 0, 0) @[el2_ifu_aln_ctl.scala 285:36] - node _T_382 = bits(shift_f2_f0, 0, 0) @[el2_ifu_aln_ctl.scala 286:36] - node _T_383 = bits(shift_f1_f0, 0, 0) @[el2_ifu_aln_ctl.scala 287:36] - node _T_384 = eq(fetch_to_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 288:24] - node _T_385 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 288:39] - node _T_386 = and(_T_384, _T_385) @[el2_ifu_aln_ctl.scala 288:37] - node _T_387 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 288:54] - node _T_388 = and(_T_386, _T_387) @[el2_ifu_aln_ctl.scala 288:52] - node _T_389 = bits(_T_388, 0, 0) @[el2_ifu_aln_ctl.scala 288:68] + f1pc_in <= _T_380 @[el2_ifu_aln_ctl.scala 291:11] + node _T_381 = bits(fetch_to_f0, 0, 0) @[el2_ifu_aln_ctl.scala 295:36] + node _T_382 = bits(shift_f2_f0, 0, 0) @[el2_ifu_aln_ctl.scala 296:36] + node _T_383 = bits(shift_f1_f0, 0, 0) @[el2_ifu_aln_ctl.scala 297:36] + node _T_384 = eq(fetch_to_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 298:24] + node _T_385 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 298:39] + node _T_386 = and(_T_384, _T_385) @[el2_ifu_aln_ctl.scala 298:37] + node _T_387 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 298:54] + node _T_388 = and(_T_386, _T_387) @[el2_ifu_aln_ctl.scala 298:52] + node _T_389 = bits(_T_388, 0, 0) @[el2_ifu_aln_ctl.scala 298:68] node _T_390 = mux(_T_381, io.ifu_fetch_pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_391 = mux(_T_382, f2pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_392 = mux(_T_383, sf1pc, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63114,48 +63180,48 @@ circuit el2_ifu : node _T_396 = or(_T_395, _T_393) @[Mux.scala 27:72] wire _T_397 : UInt @[Mux.scala 27:72] _T_397 <= _T_396 @[Mux.scala 27:72] - f0pc_in <= _T_397 @[el2_ifu_aln_ctl.scala 285:11] - node _T_398 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 290:40] - node _T_399 = and(fetch_to_f2, _T_398) @[el2_ifu_aln_ctl.scala 290:38] - node _T_400 = bits(_T_399, 0, 0) @[el2_ifu_aln_ctl.scala 290:61] - node _T_401 = eq(fetch_to_f2, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 291:25] - node _T_402 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 291:40] - node _T_403 = and(_T_401, _T_402) @[el2_ifu_aln_ctl.scala 291:38] - node _T_404 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 291:55] - node _T_405 = and(_T_403, _T_404) @[el2_ifu_aln_ctl.scala 291:53] - node _T_406 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 291:70] - node _T_407 = and(_T_405, _T_406) @[el2_ifu_aln_ctl.scala 291:68] - node _T_408 = bits(_T_407, 0, 0) @[el2_ifu_aln_ctl.scala 291:91] + f0pc_in <= _T_397 @[el2_ifu_aln_ctl.scala 295:11] + node _T_398 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 300:40] + node _T_399 = and(fetch_to_f2, _T_398) @[el2_ifu_aln_ctl.scala 300:38] + node _T_400 = bits(_T_399, 0, 0) @[el2_ifu_aln_ctl.scala 300:61] + node _T_401 = eq(fetch_to_f2, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 301:25] + node _T_402 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 301:40] + node _T_403 = and(_T_401, _T_402) @[el2_ifu_aln_ctl.scala 301:38] + node _T_404 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 301:55] + node _T_405 = and(_T_403, _T_404) @[el2_ifu_aln_ctl.scala 301:53] + node _T_406 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 301:70] + node _T_407 = and(_T_405, _T_406) @[el2_ifu_aln_ctl.scala 301:68] + node _T_408 = bits(_T_407, 0, 0) @[el2_ifu_aln_ctl.scala 301:91] node _T_409 = mux(_T_400, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_410 = mux(_T_408, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_411 = or(_T_409, _T_410) @[Mux.scala 27:72] wire _T_412 : UInt @[Mux.scala 27:72] _T_412 <= _T_411 @[Mux.scala 27:72] - f2val_in <= _T_412 @[el2_ifu_aln_ctl.scala 290:12] - node _T_413 = bits(f1_shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 293:35] - node _T_414 = bits(f1val, 1, 1) @[el2_ifu_aln_ctl.scala 293:48] - node _T_415 = bits(f1_shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 293:66] - node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 293:53] + f2val_in <= _T_412 @[el2_ifu_aln_ctl.scala 300:12] + node _T_413 = bits(f1_shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 303:35] + node _T_414 = bits(f1val, 1, 1) @[el2_ifu_aln_ctl.scala 303:48] + node _T_415 = bits(f1_shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 303:66] + node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 303:53] node _T_417 = mux(_T_413, _T_414, UInt<1>("h00")) @[Mux.scala 27:72] node _T_418 = mux(_T_416, f1val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_419 = or(_T_417, _T_418) @[Mux.scala 27:72] wire _T_420 : UInt @[Mux.scala 27:72] _T_420 <= _T_419 @[Mux.scala 27:72] - sf1val <= _T_420 @[el2_ifu_aln_ctl.scala 293:10] - node _T_421 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 295:71] - node _T_422 = and(fetch_to_f1, _T_421) @[el2_ifu_aln_ctl.scala 295:39] - node _T_423 = bits(_T_422, 0, 0) @[el2_ifu_aln_ctl.scala 295:92] - node _T_424 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 296:71] - node _T_425 = and(shift_f2_f1, _T_424) @[el2_ifu_aln_ctl.scala 296:54] - node _T_426 = bits(_T_425, 0, 0) @[el2_ifu_aln_ctl.scala 296:92] - node _T_427 = eq(fetch_to_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 297:26] - node _T_428 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 297:41] - node _T_429 = and(_T_427, _T_428) @[el2_ifu_aln_ctl.scala 297:39] - node _T_430 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 297:56] - node _T_431 = and(_T_429, _T_430) @[el2_ifu_aln_ctl.scala 297:54] - node _T_432 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 297:71] - node _T_433 = and(_T_431, _T_432) @[el2_ifu_aln_ctl.scala 297:69] - node _T_434 = bits(_T_433, 0, 0) @[el2_ifu_aln_ctl.scala 297:92] + sf1val <= _T_420 @[el2_ifu_aln_ctl.scala 303:10] + node _T_421 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 305:71] + node _T_422 = and(fetch_to_f1, _T_421) @[el2_ifu_aln_ctl.scala 305:39] + node _T_423 = bits(_T_422, 0, 0) @[el2_ifu_aln_ctl.scala 305:92] + node _T_424 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 306:71] + node _T_425 = and(shift_f2_f1, _T_424) @[el2_ifu_aln_ctl.scala 306:54] + node _T_426 = bits(_T_425, 0, 0) @[el2_ifu_aln_ctl.scala 306:92] + node _T_427 = eq(fetch_to_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 307:26] + node _T_428 = eq(shift_f2_f1, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 307:41] + node _T_429 = and(_T_427, _T_428) @[el2_ifu_aln_ctl.scala 307:39] + node _T_430 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 307:56] + node _T_431 = and(_T_429, _T_430) @[el2_ifu_aln_ctl.scala 307:54] + node _T_432 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 307:71] + node _T_433 = and(_T_431, _T_432) @[el2_ifu_aln_ctl.scala 307:69] + node _T_434 = bits(_T_433, 0, 0) @[el2_ifu_aln_ctl.scala 307:92] node _T_435 = mux(_T_423, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_436 = mux(_T_426, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_437 = mux(_T_434, sf1val, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63163,37 +63229,37 @@ circuit el2_ifu : node _T_439 = or(_T_438, _T_437) @[Mux.scala 27:72] wire _T_440 : UInt @[Mux.scala 27:72] _T_440 <= _T_439 @[Mux.scala 27:72] - f1val_in <= _T_440 @[el2_ifu_aln_ctl.scala 295:12] - node _T_441 = bits(shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 299:32] - node _T_442 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 299:54] + f1val_in <= _T_440 @[el2_ifu_aln_ctl.scala 305:12] + node _T_441 = bits(shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 309:32] + node _T_442 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 309:54] node _T_443 = cat(UInt<1>("h00"), _T_442) @[Cat.scala 29:58] - node _T_444 = eq(shift_2B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 300:18] - node _T_445 = eq(shift_4B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 300:30] - node _T_446 = and(_T_444, _T_445) @[el2_ifu_aln_ctl.scala 300:28] - node _T_447 = bits(_T_446, 0, 0) @[el2_ifu_aln_ctl.scala 300:41] + node _T_444 = eq(shift_2B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 310:18] + node _T_445 = eq(shift_4B, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 310:30] + node _T_446 = and(_T_444, _T_445) @[el2_ifu_aln_ctl.scala 310:28] + node _T_447 = bits(_T_446, 0, 0) @[el2_ifu_aln_ctl.scala 310:41] node _T_448 = mux(_T_441, _T_443, UInt<1>("h00")) @[Mux.scala 27:72] node _T_449 = mux(_T_447, f0val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_450 = or(_T_448, _T_449) @[Mux.scala 27:72] wire _T_451 : UInt @[Mux.scala 27:72] _T_451 <= _T_450 @[Mux.scala 27:72] - sf0val <= _T_451 @[el2_ifu_aln_ctl.scala 299:10] - node _T_452 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 302:71] - node _T_453 = and(fetch_to_f0, _T_452) @[el2_ifu_aln_ctl.scala 302:38] - node _T_454 = bits(_T_453, 0, 0) @[el2_ifu_aln_ctl.scala 302:92] - node _T_455 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 303:71] - node _T_456 = and(shift_f2_f0, _T_455) @[el2_ifu_aln_ctl.scala 303:54] - node _T_457 = bits(_T_456, 0, 0) @[el2_ifu_aln_ctl.scala 303:92] - node _T_458 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 304:71] - node _T_459 = and(shift_f1_f0, _T_458) @[el2_ifu_aln_ctl.scala 304:69] - node _T_460 = bits(_T_459, 0, 0) @[el2_ifu_aln_ctl.scala 304:92] - node _T_461 = eq(fetch_to_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 305:26] - node _T_462 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 305:41] - node _T_463 = and(_T_461, _T_462) @[el2_ifu_aln_ctl.scala 305:39] - node _T_464 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 305:56] - node _T_465 = and(_T_463, _T_464) @[el2_ifu_aln_ctl.scala 305:54] - node _T_466 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 305:71] - node _T_467 = and(_T_465, _T_466) @[el2_ifu_aln_ctl.scala 305:69] - node _T_468 = bits(_T_467, 0, 0) @[el2_ifu_aln_ctl.scala 305:92] + sf0val <= _T_451 @[el2_ifu_aln_ctl.scala 309:10] + node _T_452 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 312:71] + node _T_453 = and(fetch_to_f0, _T_452) @[el2_ifu_aln_ctl.scala 312:38] + node _T_454 = bits(_T_453, 0, 0) @[el2_ifu_aln_ctl.scala 312:92] + node _T_455 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 313:71] + node _T_456 = and(shift_f2_f0, _T_455) @[el2_ifu_aln_ctl.scala 313:54] + node _T_457 = bits(_T_456, 0, 0) @[el2_ifu_aln_ctl.scala 313:92] + node _T_458 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 314:71] + node _T_459 = and(shift_f1_f0, _T_458) @[el2_ifu_aln_ctl.scala 314:69] + node _T_460 = bits(_T_459, 0, 0) @[el2_ifu_aln_ctl.scala 314:92] + node _T_461 = eq(fetch_to_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 315:26] + node _T_462 = eq(shift_f2_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 315:41] + node _T_463 = and(_T_461, _T_462) @[el2_ifu_aln_ctl.scala 315:39] + node _T_464 = eq(shift_f1_f0, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 315:56] + node _T_465 = and(_T_463, _T_464) @[el2_ifu_aln_ctl.scala 315:54] + node _T_466 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 315:71] + node _T_467 = and(_T_465, _T_466) @[el2_ifu_aln_ctl.scala 315:69] + node _T_468 = bits(_T_467, 0, 0) @[el2_ifu_aln_ctl.scala 315:92] node _T_469 = mux(_T_454, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_470 = mux(_T_457, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_471 = mux(_T_460, sf1val, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63203,15 +63269,15 @@ circuit el2_ifu : node _T_475 = or(_T_474, _T_472) @[Mux.scala 27:72] wire _T_476 : UInt @[Mux.scala 27:72] _T_476 <= _T_475 @[Mux.scala 27:72] - f0val_in <= _T_476 @[el2_ifu_aln_ctl.scala 302:12] - node _T_477 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 307:28] - node _T_478 = bits(_T_477, 0, 0) @[el2_ifu_aln_ctl.scala 307:32] + f0val_in <= _T_476 @[el2_ifu_aln_ctl.scala 312:12] + node _T_477 = bits(qren, 0, 0) @[el2_ifu_aln_ctl.scala 317:28] + node _T_478 = bits(_T_477, 0, 0) @[el2_ifu_aln_ctl.scala 317:32] node _T_479 = cat(q1, q0) @[Cat.scala 29:58] - node _T_480 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 308:9] - node _T_481 = bits(_T_480, 0, 0) @[el2_ifu_aln_ctl.scala 308:13] + node _T_480 = bits(qren, 1, 1) @[el2_ifu_aln_ctl.scala 318:9] + node _T_481 = bits(_T_480, 0, 0) @[el2_ifu_aln_ctl.scala 318:13] node _T_482 = cat(q2, q1) @[Cat.scala 29:58] - node _T_483 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 309:9] - node _T_484 = bits(_T_483, 0, 0) @[el2_ifu_aln_ctl.scala 309:13] + node _T_483 = bits(qren, 2, 2) @[el2_ifu_aln_ctl.scala 319:9] + node _T_484 = bits(_T_483, 0, 0) @[el2_ifu_aln_ctl.scala 319:13] node _T_485 = cat(q0, q2) @[Cat.scala 29:58] node _T_486 = mux(_T_478, _T_479, UInt<1>("h00")) @[Mux.scala 27:72] node _T_487 = mux(_T_481, _T_482, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63220,263 +63286,263 @@ circuit el2_ifu : node _T_490 = or(_T_489, _T_488) @[Mux.scala 27:72] wire qeff : UInt<64> @[Mux.scala 27:72] qeff <= _T_490 @[Mux.scala 27:72] - node q1eff = bits(qeff, 63, 32) @[el2_ifu_aln_ctl.scala 310:29] - node q0eff = bits(qeff, 31, 0) @[el2_ifu_aln_ctl.scala 310:42] - node _T_491 = bits(q0sel, 0, 0) @[el2_ifu_aln_ctl.scala 312:29] - node _T_492 = bits(_T_491, 0, 0) @[el2_ifu_aln_ctl.scala 312:33] - node _T_493 = bits(q0sel, 1, 1) @[el2_ifu_aln_ctl.scala 312:53] - node _T_494 = bits(_T_493, 0, 0) @[el2_ifu_aln_ctl.scala 312:57] - node _T_495 = bits(q0eff, 31, 16) @[el2_ifu_aln_ctl.scala 312:70] + node q1eff = bits(qeff, 63, 32) @[el2_ifu_aln_ctl.scala 320:29] + node q0eff = bits(qeff, 31, 0) @[el2_ifu_aln_ctl.scala 320:42] + node _T_491 = bits(q0sel, 0, 0) @[el2_ifu_aln_ctl.scala 322:29] + node _T_492 = bits(_T_491, 0, 0) @[el2_ifu_aln_ctl.scala 322:33] + node _T_493 = bits(q0sel, 1, 1) @[el2_ifu_aln_ctl.scala 322:53] + node _T_494 = bits(_T_493, 0, 0) @[el2_ifu_aln_ctl.scala 322:57] + node _T_495 = bits(q0eff, 31, 16) @[el2_ifu_aln_ctl.scala 322:70] node _T_496 = mux(_T_492, q0eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_497 = mux(_T_494, _T_495, UInt<1>("h00")) @[Mux.scala 27:72] node _T_498 = or(_T_496, _T_497) @[Mux.scala 27:72] wire _T_499 : UInt<32> @[Mux.scala 27:72] _T_499 <= _T_498 @[Mux.scala 27:72] - q0final <= _T_499 @[el2_ifu_aln_ctl.scala 312:11] - node _T_500 = bits(q1sel, 0, 0) @[el2_ifu_aln_ctl.scala 314:29] - node _T_501 = bits(_T_500, 0, 0) @[el2_ifu_aln_ctl.scala 314:33] - node _T_502 = bits(q1eff, 15, 0) @[el2_ifu_aln_ctl.scala 314:46] - node _T_503 = bits(q1sel, 1, 1) @[el2_ifu_aln_ctl.scala 314:59] - node _T_504 = bits(_T_503, 0, 0) @[el2_ifu_aln_ctl.scala 314:63] - node _T_505 = bits(q1eff, 31, 16) @[el2_ifu_aln_ctl.scala 314:76] + q0final <= _T_499 @[el2_ifu_aln_ctl.scala 322:11] + node _T_500 = bits(q1sel, 0, 0) @[el2_ifu_aln_ctl.scala 324:29] + node _T_501 = bits(_T_500, 0, 0) @[el2_ifu_aln_ctl.scala 324:33] + node _T_502 = bits(q1eff, 15, 0) @[el2_ifu_aln_ctl.scala 324:46] + node _T_503 = bits(q1sel, 1, 1) @[el2_ifu_aln_ctl.scala 324:59] + node _T_504 = bits(_T_503, 0, 0) @[el2_ifu_aln_ctl.scala 324:63] + node _T_505 = bits(q1eff, 31, 16) @[el2_ifu_aln_ctl.scala 324:76] node _T_506 = mux(_T_501, _T_502, UInt<1>("h00")) @[Mux.scala 27:72] node _T_507 = mux(_T_504, _T_505, UInt<1>("h00")) @[Mux.scala 27:72] node _T_508 = or(_T_506, _T_507) @[Mux.scala 27:72] wire _T_509 : UInt<16> @[Mux.scala 27:72] _T_509 <= _T_508 @[Mux.scala 27:72] - q1final <= _T_509 @[el2_ifu_aln_ctl.scala 314:11] - node _T_510 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 316:34] - node _T_511 = bits(_T_510, 0, 0) @[el2_ifu_aln_ctl.scala 316:38] - node _T_512 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 316:64] - node _T_513 = not(_T_512) @[el2_ifu_aln_ctl.scala 316:58] - node _T_514 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 316:75] - node _T_515 = and(_T_513, _T_514) @[el2_ifu_aln_ctl.scala 316:68] - node _T_516 = bits(_T_515, 0, 0) @[el2_ifu_aln_ctl.scala 316:80] - node _T_517 = bits(q1final, 15, 0) @[el2_ifu_aln_ctl.scala 316:101] - node _T_518 = bits(q0final, 15, 0) @[el2_ifu_aln_ctl.scala 316:115] + q1final <= _T_509 @[el2_ifu_aln_ctl.scala 324:11] + node _T_510 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 326:34] + node _T_511 = bits(_T_510, 0, 0) @[el2_ifu_aln_ctl.scala 326:38] + node _T_512 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 326:64] + node _T_513 = not(_T_512) @[el2_ifu_aln_ctl.scala 326:58] + node _T_514 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 326:75] + node _T_515 = and(_T_513, _T_514) @[el2_ifu_aln_ctl.scala 326:68] + node _T_516 = bits(_T_515, 0, 0) @[el2_ifu_aln_ctl.scala 326:80] + node _T_517 = bits(q1final, 15, 0) @[el2_ifu_aln_ctl.scala 326:101] + node _T_518 = bits(q0final, 15, 0) @[el2_ifu_aln_ctl.scala 326:115] node _T_519 = cat(_T_517, _T_518) @[Cat.scala 29:58] node _T_520 = mux(_T_511, q0final, UInt<1>("h00")) @[Mux.scala 27:72] node _T_521 = mux(_T_516, _T_519, UInt<1>("h00")) @[Mux.scala 27:72] node _T_522 = or(_T_520, _T_521) @[Mux.scala 27:72] wire aligndata : UInt<32> @[Mux.scala 27:72] aligndata <= _T_522 @[Mux.scala 27:72] - node _T_523 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 318:30] - node _T_524 = bits(_T_523, 0, 0) @[el2_ifu_aln_ctl.scala 318:34] - node _T_525 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 318:54] - node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 318:48] - node _T_527 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 318:65] - node _T_528 = and(_T_526, _T_527) @[el2_ifu_aln_ctl.scala 318:58] - node _T_529 = bits(f1val, 0, 0) @[el2_ifu_aln_ctl.scala 318:82] + node _T_523 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 328:30] + node _T_524 = bits(_T_523, 0, 0) @[el2_ifu_aln_ctl.scala 328:34] + node _T_525 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 328:54] + node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 328:48] + node _T_527 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 328:65] + node _T_528 = and(_T_526, _T_527) @[el2_ifu_aln_ctl.scala 328:58] + node _T_529 = bits(f1val, 0, 0) @[el2_ifu_aln_ctl.scala 328:82] node _T_530 = cat(_T_529, UInt<1>("h01")) @[Cat.scala 29:58] node _T_531 = mux(_T_524, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_532 = mux(_T_528, _T_530, UInt<1>("h00")) @[Mux.scala 27:72] node _T_533 = or(_T_531, _T_532) @[Mux.scala 27:72] wire _T_534 : UInt<2> @[Mux.scala 27:72] _T_534 <= _T_533 @[Mux.scala 27:72] - alignval <= _T_534 @[el2_ifu_aln_ctl.scala 318:12] - node _T_535 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 320:34] - node _T_536 = bits(_T_535, 0, 0) @[el2_ifu_aln_ctl.scala 320:38] - node _T_537 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 320:63] - node _T_538 = not(_T_537) @[el2_ifu_aln_ctl.scala 320:57] - node _T_539 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 320:74] - node _T_540 = and(_T_538, _T_539) @[el2_ifu_aln_ctl.scala 320:67] - node _T_541 = bits(_T_540, 0, 0) @[el2_ifu_aln_ctl.scala 320:79] + alignval <= _T_534 @[el2_ifu_aln_ctl.scala 328:12] + node _T_535 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 330:34] + node _T_536 = bits(_T_535, 0, 0) @[el2_ifu_aln_ctl.scala 330:38] + node _T_537 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 330:63] + node _T_538 = not(_T_537) @[el2_ifu_aln_ctl.scala 330:57] + node _T_539 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 330:74] + node _T_540 = and(_T_538, _T_539) @[el2_ifu_aln_ctl.scala 330:67] + node _T_541 = bits(_T_540, 0, 0) @[el2_ifu_aln_ctl.scala 330:79] node _T_542 = cat(f1icaf, f0icaf) @[Cat.scala 29:58] node _T_543 = mux(_T_536, f0icaf, UInt<1>("h00")) @[Mux.scala 27:72] node _T_544 = mux(_T_541, _T_542, UInt<1>("h00")) @[Mux.scala 27:72] node _T_545 = or(_T_543, _T_544) @[Mux.scala 27:72] wire alignicaf : UInt<2> @[Mux.scala 27:72] alignicaf <= _T_545 @[Mux.scala 27:72] - node _T_546 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 322:35] - node _T_547 = bits(_T_546, 0, 0) @[el2_ifu_aln_ctl.scala 322:39] + node _T_546 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 332:35] + node _T_547 = bits(_T_546, 0, 0) @[el2_ifu_aln_ctl.scala 332:39] node _T_548 = bits(f0dbecc, 0, 0) @[Bitwise.scala 72:15] node _T_549 = mux(_T_548, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_550 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 322:73] - node _T_551 = eq(_T_550, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 322:67] - node _T_552 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 322:84] - node _T_553 = and(_T_551, _T_552) @[el2_ifu_aln_ctl.scala 322:77] - node _T_554 = bits(_T_553, 0, 0) @[el2_ifu_aln_ctl.scala 322:89] + node _T_550 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 332:73] + node _T_551 = eq(_T_550, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 332:67] + node _T_552 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 332:84] + node _T_553 = and(_T_551, _T_552) @[el2_ifu_aln_ctl.scala 332:77] + node _T_554 = bits(_T_553, 0, 0) @[el2_ifu_aln_ctl.scala 332:89] node _T_555 = cat(f1dbecc, f0dbecc) @[Cat.scala 29:58] node _T_556 = mux(_T_547, _T_549, UInt<1>("h00")) @[Mux.scala 27:72] node _T_557 = mux(_T_554, _T_555, UInt<1>("h00")) @[Mux.scala 27:72] node _T_558 = or(_T_556, _T_557) @[Mux.scala 27:72] wire aligndbecc : UInt<2> @[Mux.scala 27:72] aligndbecc <= _T_558 @[Mux.scala 27:72] - node _T_559 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 324:35] - node _T_560 = bits(_T_559, 0, 0) @[el2_ifu_aln_ctl.scala 324:45] - node _T_561 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 324:65] - node _T_562 = eq(_T_561, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 324:59] - node _T_563 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 324:76] - node _T_564 = and(_T_562, _T_563) @[el2_ifu_aln_ctl.scala 324:69] - node _T_565 = bits(_T_564, 0, 0) @[el2_ifu_aln_ctl.scala 324:81] - node _T_566 = bits(f1brend, 0, 0) @[el2_ifu_aln_ctl.scala 324:100] - node _T_567 = bits(f0brend, 0, 0) @[el2_ifu_aln_ctl.scala 324:111] + node _T_559 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 334:35] + node _T_560 = bits(_T_559, 0, 0) @[el2_ifu_aln_ctl.scala 334:45] + node _T_561 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 334:65] + node _T_562 = eq(_T_561, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 334:59] + node _T_563 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 334:76] + node _T_564 = and(_T_562, _T_563) @[el2_ifu_aln_ctl.scala 334:69] + node _T_565 = bits(_T_564, 0, 0) @[el2_ifu_aln_ctl.scala 334:81] + node _T_566 = bits(f1brend, 0, 0) @[el2_ifu_aln_ctl.scala 334:100] + node _T_567 = bits(f0brend, 0, 0) @[el2_ifu_aln_ctl.scala 334:111] node _T_568 = cat(_T_566, _T_567) @[Cat.scala 29:58] node _T_569 = mux(_T_560, f0brend, UInt<1>("h00")) @[Mux.scala 27:72] node _T_570 = mux(_T_565, _T_568, UInt<1>("h00")) @[Mux.scala 27:72] node _T_571 = or(_T_569, _T_570) @[Mux.scala 27:72] wire alignbrend : UInt<2> @[Mux.scala 27:72] alignbrend <= _T_571 @[Mux.scala 27:72] - node _T_572 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 326:33] - node _T_573 = bits(_T_572, 0, 0) @[el2_ifu_aln_ctl.scala 326:43] - node _T_574 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 326:61] - node _T_575 = eq(_T_574, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 326:55] - node _T_576 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 326:72] - node _T_577 = and(_T_575, _T_576) @[el2_ifu_aln_ctl.scala 326:65] - node _T_578 = bits(_T_577, 0, 0) @[el2_ifu_aln_ctl.scala 326:77] - node _T_579 = bits(f1pc4, 0, 0) @[el2_ifu_aln_ctl.scala 326:94] - node _T_580 = bits(f0pc4, 0, 0) @[el2_ifu_aln_ctl.scala 326:103] + node _T_572 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 336:33] + node _T_573 = bits(_T_572, 0, 0) @[el2_ifu_aln_ctl.scala 336:43] + node _T_574 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 336:61] + node _T_575 = eq(_T_574, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 336:55] + node _T_576 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 336:72] + node _T_577 = and(_T_575, _T_576) @[el2_ifu_aln_ctl.scala 336:65] + node _T_578 = bits(_T_577, 0, 0) @[el2_ifu_aln_ctl.scala 336:77] + node _T_579 = bits(f1pc4, 0, 0) @[el2_ifu_aln_ctl.scala 336:94] + node _T_580 = bits(f0pc4, 0, 0) @[el2_ifu_aln_ctl.scala 336:103] node _T_581 = cat(_T_579, _T_580) @[Cat.scala 29:58] node _T_582 = mux(_T_573, f0pc4, UInt<1>("h00")) @[Mux.scala 27:72] node _T_583 = mux(_T_578, _T_581, UInt<1>("h00")) @[Mux.scala 27:72] node _T_584 = or(_T_582, _T_583) @[Mux.scala 27:72] wire alignpc4 : UInt<2> @[Mux.scala 27:72] alignpc4 <= _T_584 @[Mux.scala 27:72] - node _T_585 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 328:33] - node _T_586 = bits(_T_585, 0, 0) @[el2_ifu_aln_ctl.scala 328:43] - node _T_587 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 328:61] - node _T_588 = eq(_T_587, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 328:55] - node _T_589 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 328:72] - node _T_590 = and(_T_588, _T_589) @[el2_ifu_aln_ctl.scala 328:65] - node _T_591 = bits(_T_590, 0, 0) @[el2_ifu_aln_ctl.scala 328:77] - node _T_592 = bits(f1ret, 0, 0) @[el2_ifu_aln_ctl.scala 328:94] - node _T_593 = bits(f0ret, 0, 0) @[el2_ifu_aln_ctl.scala 328:103] + node _T_585 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 338:33] + node _T_586 = bits(_T_585, 0, 0) @[el2_ifu_aln_ctl.scala 338:43] + node _T_587 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 338:61] + node _T_588 = eq(_T_587, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 338:55] + node _T_589 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 338:72] + node _T_590 = and(_T_588, _T_589) @[el2_ifu_aln_ctl.scala 338:65] + node _T_591 = bits(_T_590, 0, 0) @[el2_ifu_aln_ctl.scala 338:77] + node _T_592 = bits(f1ret, 0, 0) @[el2_ifu_aln_ctl.scala 338:94] + node _T_593 = bits(f0ret, 0, 0) @[el2_ifu_aln_ctl.scala 338:103] node _T_594 = cat(_T_592, _T_593) @[Cat.scala 29:58] node _T_595 = mux(_T_586, f0ret, UInt<1>("h00")) @[Mux.scala 27:72] node _T_596 = mux(_T_591, _T_594, UInt<1>("h00")) @[Mux.scala 27:72] node _T_597 = or(_T_595, _T_596) @[Mux.scala 27:72] wire alignret : UInt<2> @[Mux.scala 27:72] alignret <= _T_597 @[Mux.scala 27:72] - node _T_598 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 330:33] - node _T_599 = bits(_T_598, 0, 0) @[el2_ifu_aln_ctl.scala 330:43] - node _T_600 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 330:61] - node _T_601 = eq(_T_600, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 330:55] - node _T_602 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 330:72] - node _T_603 = and(_T_601, _T_602) @[el2_ifu_aln_ctl.scala 330:65] - node _T_604 = bits(_T_603, 0, 0) @[el2_ifu_aln_ctl.scala 330:77] - node _T_605 = bits(f1way, 0, 0) @[el2_ifu_aln_ctl.scala 330:94] - node _T_606 = bits(f0way, 0, 0) @[el2_ifu_aln_ctl.scala 330:103] + node _T_598 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 340:33] + node _T_599 = bits(_T_598, 0, 0) @[el2_ifu_aln_ctl.scala 340:43] + node _T_600 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 340:61] + node _T_601 = eq(_T_600, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 340:55] + node _T_602 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 340:72] + node _T_603 = and(_T_601, _T_602) @[el2_ifu_aln_ctl.scala 340:65] + node _T_604 = bits(_T_603, 0, 0) @[el2_ifu_aln_ctl.scala 340:77] + node _T_605 = bits(f1way, 0, 0) @[el2_ifu_aln_ctl.scala 340:94] + node _T_606 = bits(f0way, 0, 0) @[el2_ifu_aln_ctl.scala 340:103] node _T_607 = cat(_T_605, _T_606) @[Cat.scala 29:58] node _T_608 = mux(_T_599, f0way, UInt<1>("h00")) @[Mux.scala 27:72] node _T_609 = mux(_T_604, _T_607, UInt<1>("h00")) @[Mux.scala 27:72] node _T_610 = or(_T_608, _T_609) @[Mux.scala 27:72] wire alignway : UInt<2> @[Mux.scala 27:72] alignway <= _T_610 @[Mux.scala 27:72] - node _T_611 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 332:35] - node _T_612 = bits(_T_611, 0, 0) @[el2_ifu_aln_ctl.scala 332:45] - node _T_613 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 332:65] - node _T_614 = eq(_T_613, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 332:59] - node _T_615 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 332:76] - node _T_616 = and(_T_614, _T_615) @[el2_ifu_aln_ctl.scala 332:69] - node _T_617 = bits(_T_616, 0, 0) @[el2_ifu_aln_ctl.scala 332:81] - node _T_618 = bits(f1hist1, 0, 0) @[el2_ifu_aln_ctl.scala 332:100] - node _T_619 = bits(f0hist1, 0, 0) @[el2_ifu_aln_ctl.scala 332:111] + node _T_611 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 342:35] + node _T_612 = bits(_T_611, 0, 0) @[el2_ifu_aln_ctl.scala 342:45] + node _T_613 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 342:65] + node _T_614 = eq(_T_613, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 342:59] + node _T_615 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 342:76] + node _T_616 = and(_T_614, _T_615) @[el2_ifu_aln_ctl.scala 342:69] + node _T_617 = bits(_T_616, 0, 0) @[el2_ifu_aln_ctl.scala 342:81] + node _T_618 = bits(f1hist1, 0, 0) @[el2_ifu_aln_ctl.scala 342:100] + node _T_619 = bits(f0hist1, 0, 0) @[el2_ifu_aln_ctl.scala 342:111] node _T_620 = cat(_T_618, _T_619) @[Cat.scala 29:58] node _T_621 = mux(_T_612, f0hist1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_622 = mux(_T_617, _T_620, UInt<1>("h00")) @[Mux.scala 27:72] node _T_623 = or(_T_621, _T_622) @[Mux.scala 27:72] wire alignhist1 : UInt<2> @[Mux.scala 27:72] alignhist1 <= _T_623 @[Mux.scala 27:72] - node _T_624 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 334:35] - node _T_625 = bits(_T_624, 0, 0) @[el2_ifu_aln_ctl.scala 334:45] - node _T_626 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 334:65] - node _T_627 = eq(_T_626, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 334:59] - node _T_628 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 334:76] - node _T_629 = and(_T_627, _T_628) @[el2_ifu_aln_ctl.scala 334:69] - node _T_630 = bits(_T_629, 0, 0) @[el2_ifu_aln_ctl.scala 334:81] - node _T_631 = bits(f1hist0, 0, 0) @[el2_ifu_aln_ctl.scala 334:100] - node _T_632 = bits(f0hist0, 0, 0) @[el2_ifu_aln_ctl.scala 334:111] + node _T_624 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 344:35] + node _T_625 = bits(_T_624, 0, 0) @[el2_ifu_aln_ctl.scala 344:45] + node _T_626 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 344:65] + node _T_627 = eq(_T_626, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 344:59] + node _T_628 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 344:76] + node _T_629 = and(_T_627, _T_628) @[el2_ifu_aln_ctl.scala 344:69] + node _T_630 = bits(_T_629, 0, 0) @[el2_ifu_aln_ctl.scala 344:81] + node _T_631 = bits(f1hist0, 0, 0) @[el2_ifu_aln_ctl.scala 344:100] + node _T_632 = bits(f0hist0, 0, 0) @[el2_ifu_aln_ctl.scala 344:111] node _T_633 = cat(_T_631, _T_632) @[Cat.scala 29:58] node _T_634 = mux(_T_625, f0hist0, UInt<1>("h00")) @[Mux.scala 27:72] node _T_635 = mux(_T_630, _T_633, UInt<1>("h00")) @[Mux.scala 27:72] node _T_636 = or(_T_634, _T_635) @[Mux.scala 27:72] wire alignhist0 : UInt<2> @[Mux.scala 27:72] alignhist0 <= _T_636 @[Mux.scala 27:72] - node _T_637 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 336:27] - node _T_638 = eq(_T_637, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 336:21] - node _T_639 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 336:38] - node alignfromf1 = and(_T_638, _T_639) @[el2_ifu_aln_ctl.scala 336:31] - node _T_640 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 338:33] - node _T_641 = bits(_T_640, 0, 0) @[el2_ifu_aln_ctl.scala 338:43] - node _T_642 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 338:67] - node _T_643 = eq(_T_642, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 338:61] - node _T_644 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 338:78] - node _T_645 = and(_T_643, _T_644) @[el2_ifu_aln_ctl.scala 338:71] - node _T_646 = bits(_T_645, 0, 0) @[el2_ifu_aln_ctl.scala 338:83] + node _T_637 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 346:27] + node _T_638 = eq(_T_637, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 346:21] + node _T_639 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 346:38] + node alignfromf1 = and(_T_638, _T_639) @[el2_ifu_aln_ctl.scala 346:31] + node _T_640 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 348:33] + node _T_641 = bits(_T_640, 0, 0) @[el2_ifu_aln_ctl.scala 348:43] + node _T_642 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 348:67] + node _T_643 = eq(_T_642, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 348:61] + node _T_644 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 348:78] + node _T_645 = and(_T_643, _T_644) @[el2_ifu_aln_ctl.scala 348:71] + node _T_646 = bits(_T_645, 0, 0) @[el2_ifu_aln_ctl.scala 348:83] node _T_647 = mux(_T_641, f0pc_plus1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_648 = mux(_T_646, f1pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_649 = or(_T_647, _T_648) @[Mux.scala 27:72] wire secondpc : UInt @[Mux.scala 27:72] secondpc <= _T_649 @[Mux.scala 27:72] - io.ifu_i0_pc <= f0pc @[el2_ifu_aln_ctl.scala 340:16] - io.ifu_i0_pc4 <= first4B @[el2_ifu_aln_ctl.scala 344:17] - node _T_650 = bits(aligndata, 15, 0) @[el2_ifu_aln_ctl.scala 346:31] - io.ifu_i0_cinst <= _T_650 @[el2_ifu_aln_ctl.scala 346:19] - node _T_651 = bits(aligndata, 1, 0) @[el2_ifu_aln_ctl.scala 348:23] - node _T_652 = eq(_T_651, UInt<2>("h03")) @[el2_ifu_aln_ctl.scala 348:29] - first4B <= _T_652 @[el2_ifu_aln_ctl.scala 348:11] - node first2B = not(first4B) @[el2_ifu_aln_ctl.scala 350:17] - node _T_653 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 352:40] - node _T_654 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 352:58] - node _T_655 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 352:71] - node _T_656 = bits(alignval, 0, 0) @[el2_ifu_aln_ctl.scala 352:89] + io.dec_aln.aln_ib.ifu_i0_pc <= f0pc @[el2_ifu_aln_ctl.scala 350:31] + io.dec_aln.aln_ib.ifu_i0_pc4 <= first4B @[el2_ifu_aln_ctl.scala 354:32] + node _T_650 = bits(aligndata, 15, 0) @[el2_ifu_aln_ctl.scala 356:47] + io.dec_aln.aln_dec.ifu_i0_cinst <= _T_650 @[el2_ifu_aln_ctl.scala 356:35] + node _T_651 = bits(aligndata, 1, 0) @[el2_ifu_aln_ctl.scala 358:23] + node _T_652 = eq(_T_651, UInt<2>("h03")) @[el2_ifu_aln_ctl.scala 358:29] + first4B <= _T_652 @[el2_ifu_aln_ctl.scala 358:11] + node first2B = not(first4B) @[el2_ifu_aln_ctl.scala 360:17] + node _T_653 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 362:55] + node _T_654 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 362:73] + node _T_655 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 362:86] + node _T_656 = bits(alignval, 0, 0) @[el2_ifu_aln_ctl.scala 362:104] node _T_657 = mux(_T_653, _T_654, UInt<1>("h00")) @[Mux.scala 27:72] node _T_658 = mux(_T_655, _T_656, UInt<1>("h00")) @[Mux.scala 27:72] node _T_659 = or(_T_657, _T_658) @[Mux.scala 27:72] wire _T_660 : UInt<1> @[Mux.scala 27:72] _T_660 <= _T_659 @[Mux.scala 27:72] - io.ifu_i0_valid <= _T_660 @[el2_ifu_aln_ctl.scala 352:19] - node _T_661 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 354:39] - node _T_662 = orr(alignicaf) @[el2_ifu_aln_ctl.scala 354:59] - node _T_663 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 354:72] - node _T_664 = bits(alignicaf, 0, 0) @[el2_ifu_aln_ctl.scala 354:91] + io.dec_aln.aln_ib.ifu_i0_valid <= _T_660 @[el2_ifu_aln_ctl.scala 362:34] + node _T_661 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 364:54] + node _T_662 = orr(alignicaf) @[el2_ifu_aln_ctl.scala 364:74] + node _T_663 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 364:87] + node _T_664 = bits(alignicaf, 0, 0) @[el2_ifu_aln_ctl.scala 364:106] node _T_665 = mux(_T_661, _T_662, UInt<1>("h00")) @[Mux.scala 27:72] node _T_666 = mux(_T_663, _T_664, UInt<1>("h00")) @[Mux.scala 27:72] node _T_667 = or(_T_665, _T_666) @[Mux.scala 27:72] wire _T_668 : UInt<1> @[Mux.scala 27:72] _T_668 <= _T_667 @[Mux.scala 27:72] - io.ifu_i0_icaf <= _T_668 @[el2_ifu_aln_ctl.scala 354:18] - node _T_669 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 356:47] - node _T_670 = eq(_T_669, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 356:41] - node _T_671 = and(first4B, _T_670) @[el2_ifu_aln_ctl.scala 356:39] - node _T_672 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 356:58] - node _T_673 = and(_T_671, _T_672) @[el2_ifu_aln_ctl.scala 356:51] - node _T_674 = bits(alignicaf, 0, 0) @[el2_ifu_aln_ctl.scala 356:74] - node _T_675 = eq(_T_674, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 356:64] - node _T_676 = and(_T_673, _T_675) @[el2_ifu_aln_ctl.scala 356:62] - node _T_677 = bits(aligndbecc, 0, 0) @[el2_ifu_aln_ctl.scala 356:91] - node _T_678 = eq(_T_677, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 356:80] - node _T_679 = and(_T_676, _T_678) @[el2_ifu_aln_ctl.scala 356:78] - node _T_680 = bits(_T_679, 0, 0) @[el2_ifu_aln_ctl.scala 356:96] - node _T_681 = mux(_T_680, f1ictype, f0ictype) @[el2_ifu_aln_ctl.scala 356:29] - io.ifu_i0_icaf_type <= _T_681 @[el2_ifu_aln_ctl.scala 356:23] - node _T_682 = bits(alignicaf, 1, 1) @[el2_ifu_aln_ctl.scala 358:27] - node _T_683 = bits(aligndbecc, 1, 1) @[el2_ifu_aln_ctl.scala 358:43] - node icaf_eff = or(_T_682, _T_683) @[el2_ifu_aln_ctl.scala 358:31] - node _T_684 = and(first4B, icaf_eff) @[el2_ifu_aln_ctl.scala 360:32] - node _T_685 = and(_T_684, alignfromf1) @[el2_ifu_aln_ctl.scala 360:43] - io.ifu_i0_icaf_f1 <= _T_685 @[el2_ifu_aln_ctl.scala 360:21] - node _T_686 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 362:40] - node _T_687 = orr(aligndbecc) @[el2_ifu_aln_ctl.scala 362:59] - node _T_688 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 362:72] - node _T_689 = bits(aligndbecc, 0, 0) @[el2_ifu_aln_ctl.scala 362:90] + io.dec_aln.aln_ib.ifu_i0_icaf <= _T_668 @[el2_ifu_aln_ctl.scala 364:33] + node _T_669 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 366:62] + node _T_670 = eq(_T_669, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 366:56] + node _T_671 = and(first4B, _T_670) @[el2_ifu_aln_ctl.scala 366:54] + node _T_672 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 366:73] + node _T_673 = and(_T_671, _T_672) @[el2_ifu_aln_ctl.scala 366:66] + node _T_674 = bits(alignicaf, 0, 0) @[el2_ifu_aln_ctl.scala 366:89] + node _T_675 = eq(_T_674, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 366:79] + node _T_676 = and(_T_673, _T_675) @[el2_ifu_aln_ctl.scala 366:77] + node _T_677 = bits(aligndbecc, 0, 0) @[el2_ifu_aln_ctl.scala 366:106] + node _T_678 = eq(_T_677, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 366:95] + node _T_679 = and(_T_676, _T_678) @[el2_ifu_aln_ctl.scala 366:93] + node _T_680 = bits(_T_679, 0, 0) @[el2_ifu_aln_ctl.scala 366:111] + node _T_681 = mux(_T_680, f1ictype, f0ictype) @[el2_ifu_aln_ctl.scala 366:44] + io.dec_aln.aln_ib.ifu_i0_icaf_type <= _T_681 @[el2_ifu_aln_ctl.scala 366:38] + node _T_682 = bits(alignicaf, 1, 1) @[el2_ifu_aln_ctl.scala 368:27] + node _T_683 = bits(aligndbecc, 1, 1) @[el2_ifu_aln_ctl.scala 368:43] + node icaf_eff = or(_T_682, _T_683) @[el2_ifu_aln_ctl.scala 368:31] + node _T_684 = and(first4B, icaf_eff) @[el2_ifu_aln_ctl.scala 370:47] + node _T_685 = and(_T_684, alignfromf1) @[el2_ifu_aln_ctl.scala 370:58] + io.dec_aln.aln_ib.ifu_i0_icaf_f1 <= _T_685 @[el2_ifu_aln_ctl.scala 370:36] + node _T_686 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 372:55] + node _T_687 = orr(aligndbecc) @[el2_ifu_aln_ctl.scala 372:74] + node _T_688 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 372:87] + node _T_689 = bits(aligndbecc, 0, 0) @[el2_ifu_aln_ctl.scala 372:105] node _T_690 = mux(_T_686, _T_687, UInt<1>("h00")) @[Mux.scala 27:72] node _T_691 = mux(_T_688, _T_689, UInt<1>("h00")) @[Mux.scala 27:72] node _T_692 = or(_T_690, _T_691) @[Mux.scala 27:72] wire _T_693 : UInt<1> @[Mux.scala 27:72] _T_693 <= _T_692 @[Mux.scala 27:72] - io.ifu_i0_dbecc <= _T_693 @[el2_ifu_aln_ctl.scala 362:19] - inst decompressed of el2_ifu_compress_ctl @[el2_ifu_aln_ctl.scala 366:28] + io.dec_aln.aln_ib.ifu_i0_dbecc <= _T_693 @[el2_ifu_aln_ctl.scala 372:34] + inst decompressed of el2_ifu_compress_ctl @[el2_ifu_aln_ctl.scala 376:28] decompressed.clock <= clock decompressed.reset <= reset - node _T_694 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 368:40] - node _T_695 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 368:66] + node _T_694 = bits(first4B, 0, 0) @[el2_ifu_aln_ctl.scala 378:55] + node _T_695 = bits(first2B, 0, 0) @[el2_ifu_aln_ctl.scala 378:81] node _T_696 = mux(_T_694, aligndata, UInt<1>("h00")) @[Mux.scala 27:72] node _T_697 = mux(_T_695, decompressed.io.dout, UInt<1>("h00")) @[Mux.scala 27:72] node _T_698 = or(_T_696, _T_697) @[Mux.scala 27:72] wire _T_699 : UInt<32> @[Mux.scala 27:72] _T_699 <= _T_698 @[Mux.scala 27:72] - io.ifu_i0_instr <= _T_699 @[el2_ifu_aln_ctl.scala 368:19] + io.dec_aln.aln_ib.ifu_i0_instr <= _T_699 @[el2_ifu_aln_ctl.scala 378:34] node _T_700 = bits(f0pc, 8, 1) @[el2_lib.scala 191:13] node _T_701 = bits(f0pc, 16, 9) @[el2_lib.scala 191:51] node _T_702 = xor(_T_700, _T_701) @[el2_lib.scala 191:47] @@ -63505,114 +63571,114 @@ circuit el2_ifu : _T_716[2] <= _T_715 @[el2_lib.scala 182:24] node _T_717 = xor(_T_716[0], _T_716[1]) @[el2_lib.scala 182:111] node secondbrtag_hash = xor(_T_717, _T_716[2]) @[el2_lib.scala 182:111] - node _T_718 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 378:42] - node _T_719 = and(first2B, _T_718) @[el2_ifu_aln_ctl.scala 378:30] - node _T_720 = bits(alignbrend, 1, 1) @[el2_ifu_aln_ctl.scala 378:70] - node _T_721 = and(first4B, _T_720) @[el2_ifu_aln_ctl.scala 378:58] - node _T_722 = or(_T_719, _T_721) @[el2_ifu_aln_ctl.scala 378:47] - node _T_723 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 378:96] - node _T_724 = and(first4B, _T_723) @[el2_ifu_aln_ctl.scala 378:86] - node _T_725 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 378:112] - node _T_726 = and(_T_724, _T_725) @[el2_ifu_aln_ctl.scala 378:100] - node _T_727 = or(_T_722, _T_726) @[el2_ifu_aln_ctl.scala 378:75] - io.i0_brp.valid <= _T_727 @[el2_ifu_aln_ctl.scala 378:19] - node _T_728 = bits(alignret, 0, 0) @[el2_ifu_aln_ctl.scala 380:44] - node _T_729 = and(first2B, _T_728) @[el2_ifu_aln_ctl.scala 380:34] - node _T_730 = bits(alignret, 1, 1) @[el2_ifu_aln_ctl.scala 380:70] - node _T_731 = and(first4B, _T_730) @[el2_ifu_aln_ctl.scala 380:60] - node _T_732 = or(_T_729, _T_731) @[el2_ifu_aln_ctl.scala 380:49] - io.i0_brp.bits.ret <= _T_732 @[el2_ifu_aln_ctl.scala 380:22] - node _T_733 = bits(alignpc4, 0, 0) @[el2_ifu_aln_ctl.scala 382:39] - node _T_734 = and(first2B, _T_733) @[el2_ifu_aln_ctl.scala 382:29] - node _T_735 = bits(alignpc4, 1, 1) @[el2_ifu_aln_ctl.scala 382:65] - node _T_736 = and(first4B, _T_735) @[el2_ifu_aln_ctl.scala 382:55] - node i0_brp_pc4 = or(_T_734, _T_736) @[el2_ifu_aln_ctl.scala 382:44] - node _T_737 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 384:50] - node _T_738 = or(first2B, _T_737) @[el2_ifu_aln_ctl.scala 384:38] - node _T_739 = bits(_T_738, 0, 0) @[el2_ifu_aln_ctl.scala 384:55] - node _T_740 = bits(alignway, 0, 0) @[el2_ifu_aln_ctl.scala 384:71] - node _T_741 = bits(alignway, 1, 1) @[el2_ifu_aln_ctl.scala 384:85] - node _T_742 = mux(_T_739, _T_740, _T_741) @[el2_ifu_aln_ctl.scala 384:28] - io.i0_brp.bits.way <= _T_742 @[el2_ifu_aln_ctl.scala 384:22] - node _T_743 = bits(alignhist1, 0, 0) @[el2_ifu_aln_ctl.scala 386:51] - node _T_744 = and(first2B, _T_743) @[el2_ifu_aln_ctl.scala 386:39] - node _T_745 = bits(alignhist1, 1, 1) @[el2_ifu_aln_ctl.scala 386:79] - node _T_746 = and(first4B, _T_745) @[el2_ifu_aln_ctl.scala 386:67] - node _T_747 = or(_T_744, _T_746) @[el2_ifu_aln_ctl.scala 386:56] - node _T_748 = bits(alignhist0, 0, 0) @[el2_ifu_aln_ctl.scala 387:26] - node _T_749 = and(first2B, _T_748) @[el2_ifu_aln_ctl.scala 387:14] - node _T_750 = bits(alignhist0, 1, 1) @[el2_ifu_aln_ctl.scala 387:54] - node _T_751 = and(first4B, _T_750) @[el2_ifu_aln_ctl.scala 387:42] - node _T_752 = or(_T_749, _T_751) @[el2_ifu_aln_ctl.scala 387:31] + node _T_718 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 388:57] + node _T_719 = and(first2B, _T_718) @[el2_ifu_aln_ctl.scala 388:45] + node _T_720 = bits(alignbrend, 1, 1) @[el2_ifu_aln_ctl.scala 388:85] + node _T_721 = and(first4B, _T_720) @[el2_ifu_aln_ctl.scala 388:73] + node _T_722 = or(_T_719, _T_721) @[el2_ifu_aln_ctl.scala 388:62] + node _T_723 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 388:111] + node _T_724 = and(first4B, _T_723) @[el2_ifu_aln_ctl.scala 388:101] + node _T_725 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 388:127] + node _T_726 = and(_T_724, _T_725) @[el2_ifu_aln_ctl.scala 388:115] + node _T_727 = or(_T_722, _T_726) @[el2_ifu_aln_ctl.scala 388:90] + io.dec_aln.aln_ib.i0_brp.valid <= _T_727 @[el2_ifu_aln_ctl.scala 388:34] + node _T_728 = bits(alignret, 0, 0) @[el2_ifu_aln_ctl.scala 390:59] + node _T_729 = and(first2B, _T_728) @[el2_ifu_aln_ctl.scala 390:49] + node _T_730 = bits(alignret, 1, 1) @[el2_ifu_aln_ctl.scala 390:85] + node _T_731 = and(first4B, _T_730) @[el2_ifu_aln_ctl.scala 390:75] + node _T_732 = or(_T_729, _T_731) @[el2_ifu_aln_ctl.scala 390:64] + io.dec_aln.aln_ib.i0_brp.bits.ret <= _T_732 @[el2_ifu_aln_ctl.scala 390:37] + node _T_733 = bits(alignpc4, 0, 0) @[el2_ifu_aln_ctl.scala 392:39] + node _T_734 = and(first2B, _T_733) @[el2_ifu_aln_ctl.scala 392:29] + node _T_735 = bits(alignpc4, 1, 1) @[el2_ifu_aln_ctl.scala 392:65] + node _T_736 = and(first4B, _T_735) @[el2_ifu_aln_ctl.scala 392:55] + node i0_brp_pc4 = or(_T_734, _T_736) @[el2_ifu_aln_ctl.scala 392:44] + node _T_737 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 394:65] + node _T_738 = or(first2B, _T_737) @[el2_ifu_aln_ctl.scala 394:53] + node _T_739 = bits(_T_738, 0, 0) @[el2_ifu_aln_ctl.scala 394:70] + node _T_740 = bits(alignway, 0, 0) @[el2_ifu_aln_ctl.scala 394:86] + node _T_741 = bits(alignway, 1, 1) @[el2_ifu_aln_ctl.scala 394:100] + node _T_742 = mux(_T_739, _T_740, _T_741) @[el2_ifu_aln_ctl.scala 394:43] + io.dec_aln.aln_ib.i0_brp.bits.way <= _T_742 @[el2_ifu_aln_ctl.scala 394:37] + node _T_743 = bits(alignhist1, 0, 0) @[el2_ifu_aln_ctl.scala 396:66] + node _T_744 = and(first2B, _T_743) @[el2_ifu_aln_ctl.scala 396:54] + node _T_745 = bits(alignhist1, 1, 1) @[el2_ifu_aln_ctl.scala 396:94] + node _T_746 = and(first4B, _T_745) @[el2_ifu_aln_ctl.scala 396:82] + node _T_747 = or(_T_744, _T_746) @[el2_ifu_aln_ctl.scala 396:71] + node _T_748 = bits(alignhist0, 0, 0) @[el2_ifu_aln_ctl.scala 397:26] + node _T_749 = and(first2B, _T_748) @[el2_ifu_aln_ctl.scala 397:14] + node _T_750 = bits(alignhist0, 1, 1) @[el2_ifu_aln_ctl.scala 397:54] + node _T_751 = and(first4B, _T_750) @[el2_ifu_aln_ctl.scala 397:42] + node _T_752 = or(_T_749, _T_751) @[el2_ifu_aln_ctl.scala 397:31] node _T_753 = cat(_T_747, _T_752) @[Cat.scala 29:58] - io.i0_brp.bits.hist <= _T_753 @[el2_ifu_aln_ctl.scala 386:23] - node i0_ends_f1 = and(first4B, alignfromf1) @[el2_ifu_aln_ctl.scala 389:28] - node _T_754 = bits(i0_ends_f1, 0, 0) @[el2_ifu_aln_ctl.scala 390:44] - node _T_755 = mux(_T_754, f1poffset, f0poffset) @[el2_ifu_aln_ctl.scala 390:32] - io.i0_brp.bits.toffset <= _T_755 @[el2_ifu_aln_ctl.scala 390:26] - node _T_756 = bits(i0_ends_f1, 0, 0) @[el2_ifu_aln_ctl.scala 392:42] - node _T_757 = mux(_T_756, f1prett, f0prett) @[el2_ifu_aln_ctl.scala 392:30] - io.i0_brp.bits.prett <= _T_757 @[el2_ifu_aln_ctl.scala 392:24] - node _T_758 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 394:56] - node _T_759 = and(first4B, _T_758) @[el2_ifu_aln_ctl.scala 394:46] - node _T_760 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 394:72] - node _T_761 = and(_T_759, _T_760) @[el2_ifu_aln_ctl.scala 394:60] - io.i0_brp.bits.br_start_error <= _T_761 @[el2_ifu_aln_ctl.scala 394:34] - node _T_762 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 396:62] - node _T_763 = or(first2B, _T_762) @[el2_ifu_aln_ctl.scala 396:50] - node _T_764 = bits(_T_763, 0, 0) @[el2_ifu_aln_ctl.scala 396:67] - node _T_765 = bits(f0pc, 0, 0) @[el2_ifu_aln_ctl.scala 396:82] - node _T_766 = bits(secondpc, 0, 0) @[el2_ifu_aln_ctl.scala 396:95] - node _T_767 = mux(_T_764, _T_765, _T_766) @[el2_ifu_aln_ctl.scala 396:40] - io.i0_brp.bits.bank <= _T_767 @[el2_ifu_aln_ctl.scala 396:34] - node _T_768 = and(io.i0_brp.valid, i0_brp_pc4) @[el2_ifu_aln_ctl.scala 398:47] - node _T_769 = and(_T_768, first2B) @[el2_ifu_aln_ctl.scala 398:61] - node _T_770 = eq(i0_brp_pc4, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 398:94] - node _T_771 = and(io.i0_brp.valid, _T_770) @[el2_ifu_aln_ctl.scala 398:92] - node _T_772 = and(_T_771, first4B) @[el2_ifu_aln_ctl.scala 398:106] - node _T_773 = or(_T_769, _T_772) @[el2_ifu_aln_ctl.scala 398:73] - io.i0_brp.bits.br_error <= _T_773 @[el2_ifu_aln_ctl.scala 398:27] - node _T_774 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 400:50] - node _T_775 = or(first2B, _T_774) @[el2_ifu_aln_ctl.scala 400:38] - node _T_776 = bits(_T_775, 0, 0) @[el2_ifu_aln_ctl.scala 400:55] - node _T_777 = mux(_T_776, firstpc_hash, secondpc_hash) @[el2_ifu_aln_ctl.scala 400:28] - io.ifu_i0_bp_index <= _T_777 @[el2_ifu_aln_ctl.scala 400:22] - node _T_778 = and(first4B, alignfromf1) @[el2_ifu_aln_ctl.scala 402:37] - node _T_779 = bits(_T_778, 0, 0) @[el2_ifu_aln_ctl.scala 402:52] - node _T_780 = mux(_T_779, f1fghr, f0fghr) @[el2_ifu_aln_ctl.scala 402:27] - io.ifu_i0_bp_fghr <= _T_780 @[el2_ifu_aln_ctl.scala 402:21] - node _T_781 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 404:49] - node _T_782 = or(first2B, _T_781) @[el2_ifu_aln_ctl.scala 404:37] - node _T_783 = bits(_T_782, 0, 0) @[el2_ifu_aln_ctl.scala 404:54] - node _T_784 = mux(_T_783, firstbrtag_hash, secondbrtag_hash) @[el2_ifu_aln_ctl.scala 404:27] - io.ifu_i0_bp_btag <= _T_784 @[el2_ifu_aln_ctl.scala 404:21] - decompressed.io.din <= aligndata @[el2_ifu_aln_ctl.scala 406:23] - node _T_785 = not(error_stall) @[el2_ifu_aln_ctl.scala 408:39] - node i0_shift = and(io.dec_i0_decode_d, _T_785) @[el2_ifu_aln_ctl.scala 408:37] - io.ifu_pmu_instr_aligned <= i0_shift @[el2_ifu_aln_ctl.scala 410:28] - node _T_786 = and(i0_shift, first2B) @[el2_ifu_aln_ctl.scala 412:24] - shift_2B <= _T_786 @[el2_ifu_aln_ctl.scala 412:12] - node _T_787 = and(i0_shift, first4B) @[el2_ifu_aln_ctl.scala 413:24] - shift_4B <= _T_787 @[el2_ifu_aln_ctl.scala 413:12] - node _T_788 = bits(shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 415:37] - node _T_789 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 415:52] - node _T_790 = bits(shift_4B, 0, 0) @[el2_ifu_aln_ctl.scala 415:66] - node _T_791 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 415:82] - node _T_792 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 415:94] - node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 415:88] - node _T_794 = and(_T_791, _T_793) @[el2_ifu_aln_ctl.scala 415:86] + io.dec_aln.aln_ib.i0_brp.bits.hist <= _T_753 @[el2_ifu_aln_ctl.scala 396:38] + node i0_ends_f1 = and(first4B, alignfromf1) @[el2_ifu_aln_ctl.scala 399:28] + node _T_754 = bits(i0_ends_f1, 0, 0) @[el2_ifu_aln_ctl.scala 400:59] + node _T_755 = mux(_T_754, f1poffset, f0poffset) @[el2_ifu_aln_ctl.scala 400:47] + io.dec_aln.aln_ib.i0_brp.bits.toffset <= _T_755 @[el2_ifu_aln_ctl.scala 400:41] + node _T_756 = bits(i0_ends_f1, 0, 0) @[el2_ifu_aln_ctl.scala 402:57] + node _T_757 = mux(_T_756, f1prett, f0prett) @[el2_ifu_aln_ctl.scala 402:45] + io.dec_aln.aln_ib.i0_brp.bits.prett <= _T_757 @[el2_ifu_aln_ctl.scala 402:39] + node _T_758 = bits(alignval, 1, 1) @[el2_ifu_aln_ctl.scala 404:71] + node _T_759 = and(first4B, _T_758) @[el2_ifu_aln_ctl.scala 404:61] + node _T_760 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 404:87] + node _T_761 = and(_T_759, _T_760) @[el2_ifu_aln_ctl.scala 404:75] + io.dec_aln.aln_ib.i0_brp.bits.br_start_error <= _T_761 @[el2_ifu_aln_ctl.scala 404:49] + node _T_762 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 406:77] + node _T_763 = or(first2B, _T_762) @[el2_ifu_aln_ctl.scala 406:65] + node _T_764 = bits(_T_763, 0, 0) @[el2_ifu_aln_ctl.scala 406:82] + node _T_765 = bits(f0pc, 0, 0) @[el2_ifu_aln_ctl.scala 406:97] + node _T_766 = bits(secondpc, 0, 0) @[el2_ifu_aln_ctl.scala 406:110] + node _T_767 = mux(_T_764, _T_765, _T_766) @[el2_ifu_aln_ctl.scala 406:55] + io.dec_aln.aln_ib.i0_brp.bits.bank <= _T_767 @[el2_ifu_aln_ctl.scala 406:49] + node _T_768 = and(io.dec_aln.aln_ib.i0_brp.valid, i0_brp_pc4) @[el2_ifu_aln_ctl.scala 408:77] + node _T_769 = and(_T_768, first2B) @[el2_ifu_aln_ctl.scala 408:91] + node _T_770 = eq(i0_brp_pc4, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 408:139] + node _T_771 = and(io.dec_aln.aln_ib.i0_brp.valid, _T_770) @[el2_ifu_aln_ctl.scala 408:137] + node _T_772 = and(_T_771, first4B) @[el2_ifu_aln_ctl.scala 408:151] + node _T_773 = or(_T_769, _T_772) @[el2_ifu_aln_ctl.scala 408:103] + io.dec_aln.aln_ib.i0_brp.bits.br_error <= _T_773 @[el2_ifu_aln_ctl.scala 408:42] + node _T_774 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 410:65] + node _T_775 = or(first2B, _T_774) @[el2_ifu_aln_ctl.scala 410:53] + node _T_776 = bits(_T_775, 0, 0) @[el2_ifu_aln_ctl.scala 410:70] + node _T_777 = mux(_T_776, firstpc_hash, secondpc_hash) @[el2_ifu_aln_ctl.scala 410:43] + io.dec_aln.aln_ib.ifu_i0_bp_index <= _T_777 @[el2_ifu_aln_ctl.scala 410:37] + node _T_778 = and(first4B, alignfromf1) @[el2_ifu_aln_ctl.scala 412:52] + node _T_779 = bits(_T_778, 0, 0) @[el2_ifu_aln_ctl.scala 412:67] + node _T_780 = mux(_T_779, f1fghr, f0fghr) @[el2_ifu_aln_ctl.scala 412:42] + io.dec_aln.aln_ib.ifu_i0_bp_fghr <= _T_780 @[el2_ifu_aln_ctl.scala 412:36] + node _T_781 = bits(alignbrend, 0, 0) @[el2_ifu_aln_ctl.scala 414:64] + node _T_782 = or(first2B, _T_781) @[el2_ifu_aln_ctl.scala 414:52] + node _T_783 = bits(_T_782, 0, 0) @[el2_ifu_aln_ctl.scala 414:69] + node _T_784 = mux(_T_783, firstbrtag_hash, secondbrtag_hash) @[el2_ifu_aln_ctl.scala 414:42] + io.dec_aln.aln_ib.ifu_i0_bp_btag <= _T_784 @[el2_ifu_aln_ctl.scala 414:36] + decompressed.io.din <= aligndata @[el2_ifu_aln_ctl.scala 416:23] + node _T_785 = not(error_stall) @[el2_ifu_aln_ctl.scala 418:55] + node i0_shift = and(io.dec_aln.aln_dec.dec_i0_decode_d, _T_785) @[el2_ifu_aln_ctl.scala 418:53] + io.dec_aln.ifu_pmu_instr_aligned <= i0_shift @[el2_ifu_aln_ctl.scala 420:36] + node _T_786 = and(i0_shift, first2B) @[el2_ifu_aln_ctl.scala 422:24] + shift_2B <= _T_786 @[el2_ifu_aln_ctl.scala 422:12] + node _T_787 = and(i0_shift, first4B) @[el2_ifu_aln_ctl.scala 423:24] + shift_4B <= _T_787 @[el2_ifu_aln_ctl.scala 423:12] + node _T_788 = bits(shift_2B, 0, 0) @[el2_ifu_aln_ctl.scala 425:37] + node _T_789 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 425:52] + node _T_790 = bits(shift_4B, 0, 0) @[el2_ifu_aln_ctl.scala 425:66] + node _T_791 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 425:82] + node _T_792 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 425:94] + node _T_793 = eq(_T_792, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 425:88] + node _T_794 = and(_T_791, _T_793) @[el2_ifu_aln_ctl.scala 425:86] node _T_795 = mux(_T_788, _T_789, UInt<1>("h00")) @[Mux.scala 27:72] node _T_796 = mux(_T_790, _T_794, UInt<1>("h00")) @[Mux.scala 27:72] node _T_797 = or(_T_795, _T_796) @[Mux.scala 27:72] wire _T_798 : UInt<1> @[Mux.scala 27:72] _T_798 <= _T_797 @[Mux.scala 27:72] - f0_shift_2B <= _T_798 @[el2_ifu_aln_ctl.scala 415:15] - node _T_799 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 416:24] - node _T_800 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 416:36] - node _T_801 = eq(_T_800, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 416:30] - node _T_802 = and(_T_799, _T_801) @[el2_ifu_aln_ctl.scala 416:28] - node _T_803 = and(_T_802, shift_4B) @[el2_ifu_aln_ctl.scala 416:40] - f1_shift_2B <= _T_803 @[el2_ifu_aln_ctl.scala 416:15] + f0_shift_2B <= _T_798 @[el2_ifu_aln_ctl.scala 425:15] + node _T_799 = bits(f0val, 0, 0) @[el2_ifu_aln_ctl.scala 426:24] + node _T_800 = bits(f0val, 1, 1) @[el2_ifu_aln_ctl.scala 426:36] + node _T_801 = eq(_T_800, UInt<1>("h00")) @[el2_ifu_aln_ctl.scala 426:30] + node _T_802 = and(_T_799, _T_801) @[el2_ifu_aln_ctl.scala 426:28] + node _T_803 = and(_T_802, shift_4B) @[el2_ifu_aln_ctl.scala 426:40] + f1_shift_2B <= _T_803 @[el2_ifu_aln_ctl.scala 426:15] extmodule gated_latch_660 : output Q : Clock @@ -63641,7 +63707,7 @@ circuit el2_ifu : module el2_ifu_ifc_ctl : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip ic_hit_f : UInt<1>, flip ifu_ic_mb_empty : UInt<1>, flip ifu_fb_consume1 : UInt<1>, flip ifu_fb_consume2 : UInt<1>, flip dec_tlu_flush_noredir_wb : UInt<1>, flip exu_flush_final : UInt<1>, flip exu_flush_path_final : UInt<31>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_btb_target_f : UInt<31>, flip ic_dma_active : UInt<1>, flip ic_write_stall : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifc_fetch_addr_f : UInt<31>, ifc_fetch_addr_bf : UInt<31>, ifc_fetch_req_f : UInt<1>, ifu_pmu_fetch_stall : UInt<1>, ifc_fetch_uncacheable_bf : UInt<1>, ifc_fetch_req_bf : UInt<1>, ifc_fetch_req_bf_raw : UInt<1>, ifc_iccm_access_bf : UInt<1>, ifc_region_acc_fault_bf : UInt<1>, ifc_dma_access_ok : UInt<1>} + output io : {flip free_clk : Clock, flip active_clk : Clock, flip scan_mode : UInt<1>, flip ic_hit_f : UInt<1>, flip ifu_ic_mb_empty : UInt<1>, flip ifu_fb_consume1 : UInt<1>, flip ifu_fb_consume2 : UInt<1>, exu_ifc : {flip exu_flush_final : UInt<1>, flip exu_flush_path_final : UInt<31>}, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_btb_target_f : UInt<31>, flip ic_dma_active : UInt<1>, flip ic_write_stall : UInt<1>, flip dma_iccm_stall_any : UInt<1>, dec_ifc : {flip dec_tlu_flush_noredir_wb : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifu_pmu_fetch_stall : UInt<1>}, ifc_fetch_addr_f : UInt<31>, ifc_fetch_addr_bf : UInt<31>, ifc_fetch_req_f : UInt<1>, ifc_fetch_uncacheable_bf : UInt<1>, ifc_fetch_req_bf : UInt<1>, ifc_fetch_req_bf_raw : UInt<1>, ifc_iccm_access_bf : UInt<1>, ifc_region_acc_fault_bf : UInt<1>, ifc_dma_access_ok : UInt<1>} wire fetch_addr_bf : UInt<31> fetch_addr_bf <= UInt<1>("h00") @@ -63685,32 +63751,32 @@ circuit el2_ifu : state <= UInt<1>("h00") wire dma_iccm_stall_any_f : UInt<1> dma_iccm_stall_any_f <= UInt<1>("h00") - node dma_stall = or(io.ic_dma_active, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctl.scala 62:36] - reg _T : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 63:58] - _T <= io.dma_iccm_stall_any @[el2_ifu_ifc_ctl.scala 63:58] - dma_iccm_stall_any_f <= _T @[el2_ifu_ifc_ctl.scala 63:24] - reg _T_1 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 65:44] - _T_1 <= miss_f @[el2_ifu_ifc_ctl.scala 65:44] - miss_a <= _T_1 @[el2_ifu_ifc_ctl.scala 65:10] - node _T_2 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 67:26] - node _T_3 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 67:49] - node _T_4 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 67:71] - node _T_5 = or(_T_3, _T_4) @[el2_ifu_ifc_ctl.scala 67:69] - node sel_last_addr_bf = and(_T_2, _T_5) @[el2_ifu_ifc_ctl.scala 67:46] - node _T_6 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 68:26] - node _T_7 = and(_T_6, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 68:46] - node _T_8 = and(_T_7, io.ifu_bp_hit_taken_f) @[el2_ifu_ifc_ctl.scala 68:67] - node sel_btb_addr_bf = and(_T_8, io.ic_hit_f) @[el2_ifu_ifc_ctl.scala 68:92] - node _T_9 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 69:26] - node _T_10 = and(_T_9, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 69:46] - node _T_11 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 69:69] - node _T_12 = and(_T_10, _T_11) @[el2_ifu_ifc_ctl.scala 69:67] - node sel_next_addr_bf = and(_T_12, io.ic_hit_f) @[el2_ifu_ifc_ctl.scala 69:92] - node _T_13 = bits(io.exu_flush_final, 0, 0) @[el2_ifu_ifc_ctl.scala 72:56] - node _T_14 = bits(sel_last_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 73:22] - node _T_15 = bits(sel_btb_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 74:21] - node _T_16 = bits(sel_next_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 75:22] - node _T_17 = mux(_T_13, io.exu_flush_path_final, UInt<1>("h00")) @[Mux.scala 27:72] + node dma_stall = or(io.ic_dma_active, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctl.scala 70:36] + reg _T : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 71:58] + _T <= io.dma_iccm_stall_any @[el2_ifu_ifc_ctl.scala 71:58] + dma_iccm_stall_any_f <= _T @[el2_ifu_ifc_ctl.scala 71:24] + reg _T_1 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 73:44] + _T_1 <= miss_f @[el2_ifu_ifc_ctl.scala 73:44] + miss_a <= _T_1 @[el2_ifu_ifc_ctl.scala 73:10] + node _T_2 = eq(io.exu_ifc.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 75:26] + node _T_3 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 75:57] + node _T_4 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 75:79] + node _T_5 = or(_T_3, _T_4) @[el2_ifu_ifc_ctl.scala 75:77] + node sel_last_addr_bf = and(_T_2, _T_5) @[el2_ifu_ifc_ctl.scala 75:54] + node _T_6 = eq(io.exu_ifc.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 76:26] + node _T_7 = and(_T_6, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 76:54] + node _T_8 = and(_T_7, io.ifu_bp_hit_taken_f) @[el2_ifu_ifc_ctl.scala 76:75] + node sel_btb_addr_bf = and(_T_8, io.ic_hit_f) @[el2_ifu_ifc_ctl.scala 76:100] + node _T_9 = eq(io.exu_ifc.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 77:26] + node _T_10 = and(_T_9, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 77:54] + node _T_11 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 77:77] + node _T_12 = and(_T_10, _T_11) @[el2_ifu_ifc_ctl.scala 77:75] + node sel_next_addr_bf = and(_T_12, io.ic_hit_f) @[el2_ifu_ifc_ctl.scala 77:100] + node _T_13 = bits(io.exu_ifc.exu_flush_final, 0, 0) @[el2_ifu_ifc_ctl.scala 80:64] + node _T_14 = bits(sel_last_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 81:26] + node _T_15 = bits(sel_btb_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 82:25] + node _T_16 = bits(sel_next_addr_bf, 0, 0) @[el2_ifu_ifc_ctl.scala 83:26] + node _T_17 = mux(_T_13, io.exu_ifc.exu_flush_path_final, UInt<1>("h00")) @[Mux.scala 27:72] node _T_18 = mux(_T_14, io.ifc_fetch_addr_f, UInt<1>("h00")) @[Mux.scala 27:72] node _T_19 = mux(_T_15, io.ifu_bp_btb_target_f, UInt<1>("h00")) @[Mux.scala 27:72] node _T_20 = mux(_T_16, fetch_addr_next, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63719,121 +63785,121 @@ circuit el2_ifu : node _T_23 = or(_T_22, _T_20) @[Mux.scala 27:72] wire _T_24 : UInt<31> @[Mux.scala 27:72] _T_24 <= _T_23 @[Mux.scala 27:72] - io.ifc_fetch_addr_bf <= _T_24 @[el2_ifu_ifc_ctl.scala 72:24] - node _T_25 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_ifc_ctl.scala 77:42] - node _T_26 = add(_T_25, UInt<1>("h01")) @[el2_ifu_ifc_ctl.scala 77:48] - node address_upper = tail(_T_26, 1) @[el2_ifu_ifc_ctl.scala 77:48] - node _T_27 = bits(address_upper, 4, 4) @[el2_ifu_ifc_ctl.scala 78:39] - node _T_28 = bits(io.ifc_fetch_addr_f, 5, 5) @[el2_ifu_ifc_ctl.scala 78:84] - node _T_29 = xor(_T_27, _T_28) @[el2_ifu_ifc_ctl.scala 78:63] - node _T_30 = eq(_T_29, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 78:24] - node _T_31 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_ifc_ctl.scala 78:130] - node _T_32 = and(_T_30, _T_31) @[el2_ifu_ifc_ctl.scala 78:109] - fetch_addr_next_0 <= _T_32 @[el2_ifu_ifc_ctl.scala 78:21] + io.ifc_fetch_addr_bf <= _T_24 @[el2_ifu_ifc_ctl.scala 80:24] + node _T_25 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_ifc_ctl.scala 85:42] + node _T_26 = add(_T_25, UInt<1>("h01")) @[el2_ifu_ifc_ctl.scala 85:48] + node address_upper = tail(_T_26, 1) @[el2_ifu_ifc_ctl.scala 85:48] + node _T_27 = bits(address_upper, 4, 4) @[el2_ifu_ifc_ctl.scala 86:39] + node _T_28 = bits(io.ifc_fetch_addr_f, 5, 5) @[el2_ifu_ifc_ctl.scala 86:84] + node _T_29 = xor(_T_27, _T_28) @[el2_ifu_ifc_ctl.scala 86:63] + node _T_30 = eq(_T_29, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 86:24] + node _T_31 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_ifc_ctl.scala 86:130] + node _T_32 = and(_T_30, _T_31) @[el2_ifu_ifc_ctl.scala 86:109] + fetch_addr_next_0 <= _T_32 @[el2_ifu_ifc_ctl.scala 86:21] node _T_33 = cat(address_upper, fetch_addr_next_0) @[Cat.scala 29:58] - fetch_addr_next <= _T_33 @[el2_ifu_ifc_ctl.scala 80:19] - node _T_34 = not(idle) @[el2_ifu_ifc_ctl.scala 82:30] - io.ifc_fetch_req_bf_raw <= _T_34 @[el2_ifu_ifc_ctl.scala 82:27] - node _T_35 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 84:91] - node _T_36 = eq(_T_35, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 84:70] - node _T_37 = and(fb_full_f_ns, _T_36) @[el2_ifu_ifc_ctl.scala 84:68] - node _T_38 = eq(_T_37, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 84:53] - node _T_39 = and(io.ifc_fetch_req_bf_raw, _T_38) @[el2_ifu_ifc_ctl.scala 84:51] - node _T_40 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 85:5] - node _T_41 = and(_T_39, _T_40) @[el2_ifu_ifc_ctl.scala 84:114] - node _T_42 = eq(io.ic_write_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 85:18] - node _T_43 = and(_T_41, _T_42) @[el2_ifu_ifc_ctl.scala 85:16] - node _T_44 = eq(io.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 85:39] - node _T_45 = and(_T_43, _T_44) @[el2_ifu_ifc_ctl.scala 85:37] - io.ifc_fetch_req_bf <= _T_45 @[el2_ifu_ifc_ctl.scala 84:23] - node _T_46 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 87:37] - fetch_bf_en <= _T_46 @[el2_ifu_ifc_ctl.scala 87:15] - node _T_47 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 89:34] - node _T_48 = and(io.ifc_fetch_req_f, _T_47) @[el2_ifu_ifc_ctl.scala 89:32] - node _T_49 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 89:49] - node _T_50 = and(_T_48, _T_49) @[el2_ifu_ifc_ctl.scala 89:47] - miss_f <= _T_50 @[el2_ifu_ifc_ctl.scala 89:10] - node _T_51 = or(io.ifu_ic_mb_empty, io.exu_flush_final) @[el2_ifu_ifc_ctl.scala 91:39] - node _T_52 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 91:63] - node _T_53 = and(_T_51, _T_52) @[el2_ifu_ifc_ctl.scala 91:61] - node _T_54 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 91:76] - node _T_55 = and(_T_53, _T_54) @[el2_ifu_ifc_ctl.scala 91:74] - node _T_56 = eq(miss_a, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 91:86] - node _T_57 = and(_T_55, _T_56) @[el2_ifu_ifc_ctl.scala 91:84] - mb_empty_mod <= _T_57 @[el2_ifu_ifc_ctl.scala 91:16] - node _T_58 = and(io.exu_flush_final, io.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctl.scala 93:35] - goto_idle <= _T_58 @[el2_ifu_ifc_ctl.scala 93:13] - node _T_59 = eq(io.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 95:38] - node _T_60 = and(io.exu_flush_final, _T_59) @[el2_ifu_ifc_ctl.scala 95:36] - node _T_61 = and(_T_60, idle) @[el2_ifu_ifc_ctl.scala 95:67] - leave_idle <= _T_61 @[el2_ifu_ifc_ctl.scala 95:14] - node _T_62 = bits(state, 1, 1) @[el2_ifu_ifc_ctl.scala 97:29] - node _T_63 = eq(_T_62, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 97:23] - node _T_64 = bits(state, 0, 0) @[el2_ifu_ifc_ctl.scala 97:40] - node _T_65 = and(_T_63, _T_64) @[el2_ifu_ifc_ctl.scala 97:33] - node _T_66 = and(_T_65, miss_f) @[el2_ifu_ifc_ctl.scala 97:44] - node _T_67 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 97:55] - node _T_68 = and(_T_66, _T_67) @[el2_ifu_ifc_ctl.scala 97:53] - node _T_69 = bits(state, 1, 1) @[el2_ifu_ifc_ctl.scala 98:11] - node _T_70 = eq(mb_empty_mod, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 98:17] - node _T_71 = and(_T_69, _T_70) @[el2_ifu_ifc_ctl.scala 98:15] - node _T_72 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 98:33] - node _T_73 = and(_T_71, _T_72) @[el2_ifu_ifc_ctl.scala 98:31] - node next_state_1 = or(_T_68, _T_73) @[el2_ifu_ifc_ctl.scala 97:67] - node _T_74 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 100:23] - node _T_75 = and(_T_74, leave_idle) @[el2_ifu_ifc_ctl.scala 100:34] - node _T_76 = bits(state, 0, 0) @[el2_ifu_ifc_ctl.scala 100:56] - node _T_77 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 100:62] - node _T_78 = and(_T_76, _T_77) @[el2_ifu_ifc_ctl.scala 100:60] - node next_state_0 = or(_T_75, _T_78) @[el2_ifu_ifc_ctl.scala 100:48] + fetch_addr_next <= _T_33 @[el2_ifu_ifc_ctl.scala 88:19] + node _T_34 = not(idle) @[el2_ifu_ifc_ctl.scala 90:30] + io.ifc_fetch_req_bf_raw <= _T_34 @[el2_ifu_ifc_ctl.scala 90:27] + node _T_35 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 92:91] + node _T_36 = eq(_T_35, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 92:70] + node _T_37 = and(fb_full_f_ns, _T_36) @[el2_ifu_ifc_ctl.scala 92:68] + node _T_38 = eq(_T_37, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 92:53] + node _T_39 = and(io.ifc_fetch_req_bf_raw, _T_38) @[el2_ifu_ifc_ctl.scala 92:51] + node _T_40 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 93:5] + node _T_41 = and(_T_39, _T_40) @[el2_ifu_ifc_ctl.scala 92:114] + node _T_42 = eq(io.ic_write_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 93:18] + node _T_43 = and(_T_41, _T_42) @[el2_ifu_ifc_ctl.scala 93:16] + node _T_44 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 93:39] + node _T_45 = and(_T_43, _T_44) @[el2_ifu_ifc_ctl.scala 93:37] + io.ifc_fetch_req_bf <= _T_45 @[el2_ifu_ifc_ctl.scala 92:23] + node _T_46 = or(io.exu_ifc.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 95:45] + fetch_bf_en <= _T_46 @[el2_ifu_ifc_ctl.scala 95:15] + node _T_47 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 97:34] + node _T_48 = and(io.ifc_fetch_req_f, _T_47) @[el2_ifu_ifc_ctl.scala 97:32] + node _T_49 = eq(io.exu_ifc.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 97:49] + node _T_50 = and(_T_48, _T_49) @[el2_ifu_ifc_ctl.scala 97:47] + miss_f <= _T_50 @[el2_ifu_ifc_ctl.scala 97:10] + node _T_51 = or(io.ifu_ic_mb_empty, io.exu_ifc.exu_flush_final) @[el2_ifu_ifc_ctl.scala 99:39] + node _T_52 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 99:71] + node _T_53 = and(_T_51, _T_52) @[el2_ifu_ifc_ctl.scala 99:69] + node _T_54 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 99:84] + node _T_55 = and(_T_53, _T_54) @[el2_ifu_ifc_ctl.scala 99:82] + node _T_56 = eq(miss_a, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 99:94] + node _T_57 = and(_T_55, _T_56) @[el2_ifu_ifc_ctl.scala 99:92] + mb_empty_mod <= _T_57 @[el2_ifu_ifc_ctl.scala 99:16] + node _T_58 = and(io.exu_ifc.exu_flush_final, io.dec_ifc.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctl.scala 101:43] + goto_idle <= _T_58 @[el2_ifu_ifc_ctl.scala 101:13] + node _T_59 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 103:46] + node _T_60 = and(io.exu_ifc.exu_flush_final, _T_59) @[el2_ifu_ifc_ctl.scala 103:44] + node _T_61 = and(_T_60, idle) @[el2_ifu_ifc_ctl.scala 103:83] + leave_idle <= _T_61 @[el2_ifu_ifc_ctl.scala 103:14] + node _T_62 = bits(state, 1, 1) @[el2_ifu_ifc_ctl.scala 105:29] + node _T_63 = eq(_T_62, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 105:23] + node _T_64 = bits(state, 0, 0) @[el2_ifu_ifc_ctl.scala 105:40] + node _T_65 = and(_T_63, _T_64) @[el2_ifu_ifc_ctl.scala 105:33] + node _T_66 = and(_T_65, miss_f) @[el2_ifu_ifc_ctl.scala 105:44] + node _T_67 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 105:55] + node _T_68 = and(_T_66, _T_67) @[el2_ifu_ifc_ctl.scala 105:53] + node _T_69 = bits(state, 1, 1) @[el2_ifu_ifc_ctl.scala 106:11] + node _T_70 = eq(mb_empty_mod, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 106:17] + node _T_71 = and(_T_69, _T_70) @[el2_ifu_ifc_ctl.scala 106:15] + node _T_72 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 106:33] + node _T_73 = and(_T_71, _T_72) @[el2_ifu_ifc_ctl.scala 106:31] + node next_state_1 = or(_T_68, _T_73) @[el2_ifu_ifc_ctl.scala 105:67] + node _T_74 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 108:23] + node _T_75 = and(_T_74, leave_idle) @[el2_ifu_ifc_ctl.scala 108:34] + node _T_76 = bits(state, 0, 0) @[el2_ifu_ifc_ctl.scala 108:56] + node _T_77 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 108:62] + node _T_78 = and(_T_76, _T_77) @[el2_ifu_ifc_ctl.scala 108:60] + node next_state_0 = or(_T_75, _T_78) @[el2_ifu_ifc_ctl.scala 108:48] node _T_79 = cat(next_state_1, next_state_0) @[Cat.scala 29:58] - reg _T_80 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 102:45] - _T_80 <= _T_79 @[el2_ifu_ifc_ctl.scala 102:45] - state <= _T_80 @[el2_ifu_ifc_ctl.scala 102:9] - flush_fb <= io.exu_flush_final @[el2_ifu_ifc_ctl.scala 104:12] - node _T_81 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 106:38] - node _T_82 = and(io.ifu_fb_consume1, _T_81) @[el2_ifu_ifc_ctl.scala 106:36] - node _T_83 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 106:61] - node _T_84 = or(_T_83, miss_f) @[el2_ifu_ifc_ctl.scala 106:81] - node _T_85 = and(_T_82, _T_84) @[el2_ifu_ifc_ctl.scala 106:58] - node _T_86 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 107:25] - node _T_87 = or(_T_85, _T_86) @[el2_ifu_ifc_ctl.scala 106:92] - fb_right <= _T_87 @[el2_ifu_ifc_ctl.scala 106:12] - node _T_88 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 109:39] - node _T_89 = or(_T_88, miss_f) @[el2_ifu_ifc_ctl.scala 109:59] - node _T_90 = and(io.ifu_fb_consume2, _T_89) @[el2_ifu_ifc_ctl.scala 109:36] - fb_right2 <= _T_90 @[el2_ifu_ifc_ctl.scala 109:13] - node _T_91 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[el2_ifu_ifc_ctl.scala 110:56] - node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 110:35] - node _T_93 = and(io.ifc_fetch_req_f, _T_92) @[el2_ifu_ifc_ctl.scala 110:33] - node _T_94 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 110:80] - node _T_95 = and(_T_93, _T_94) @[el2_ifu_ifc_ctl.scala 110:78] - fb_left <= _T_95 @[el2_ifu_ifc_ctl.scala 110:11] - node _T_96 = bits(flush_fb, 0, 0) @[el2_ifu_ifc_ctl.scala 112:37] - node _T_97 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 113:6] - node _T_98 = and(_T_97, fb_right) @[el2_ifu_ifc_ctl.scala 113:16] - node _T_99 = bits(_T_98, 0, 0) @[el2_ifu_ifc_ctl.scala 113:28] - node _T_100 = bits(fb_write_f, 3, 1) @[el2_ifu_ifc_ctl.scala 113:62] + reg _T_80 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 110:45] + _T_80 <= _T_79 @[el2_ifu_ifc_ctl.scala 110:45] + state <= _T_80 @[el2_ifu_ifc_ctl.scala 110:9] + flush_fb <= io.exu_ifc.exu_flush_final @[el2_ifu_ifc_ctl.scala 112:12] + node _T_81 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 114:38] + node _T_82 = and(io.ifu_fb_consume1, _T_81) @[el2_ifu_ifc_ctl.scala 114:36] + node _T_83 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 114:61] + node _T_84 = or(_T_83, miss_f) @[el2_ifu_ifc_ctl.scala 114:81] + node _T_85 = and(_T_82, _T_84) @[el2_ifu_ifc_ctl.scala 114:58] + node _T_86 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 115:25] + node _T_87 = or(_T_85, _T_86) @[el2_ifu_ifc_ctl.scala 114:92] + fb_right <= _T_87 @[el2_ifu_ifc_ctl.scala 114:12] + node _T_88 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 117:39] + node _T_89 = or(_T_88, miss_f) @[el2_ifu_ifc_ctl.scala 117:59] + node _T_90 = and(io.ifu_fb_consume2, _T_89) @[el2_ifu_ifc_ctl.scala 117:36] + fb_right2 <= _T_90 @[el2_ifu_ifc_ctl.scala 117:13] + node _T_91 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[el2_ifu_ifc_ctl.scala 118:56] + node _T_92 = eq(_T_91, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 118:35] + node _T_93 = and(io.ifc_fetch_req_f, _T_92) @[el2_ifu_ifc_ctl.scala 118:33] + node _T_94 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 118:80] + node _T_95 = and(_T_93, _T_94) @[el2_ifu_ifc_ctl.scala 118:78] + fb_left <= _T_95 @[el2_ifu_ifc_ctl.scala 118:11] + node _T_96 = bits(flush_fb, 0, 0) @[el2_ifu_ifc_ctl.scala 120:37] + node _T_97 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 121:6] + node _T_98 = and(_T_97, fb_right) @[el2_ifu_ifc_ctl.scala 121:16] + node _T_99 = bits(_T_98, 0, 0) @[el2_ifu_ifc_ctl.scala 121:28] + node _T_100 = bits(fb_write_f, 3, 1) @[el2_ifu_ifc_ctl.scala 121:62] node _T_101 = cat(UInt<1>("h00"), _T_100) @[Cat.scala 29:58] - node _T_102 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 114:6] - node _T_103 = and(_T_102, fb_right2) @[el2_ifu_ifc_ctl.scala 114:16] - node _T_104 = bits(_T_103, 0, 0) @[el2_ifu_ifc_ctl.scala 114:29] - node _T_105 = bits(fb_write_f, 3, 2) @[el2_ifu_ifc_ctl.scala 114:63] + node _T_102 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 122:6] + node _T_103 = and(_T_102, fb_right2) @[el2_ifu_ifc_ctl.scala 122:16] + node _T_104 = bits(_T_103, 0, 0) @[el2_ifu_ifc_ctl.scala 122:29] + node _T_105 = bits(fb_write_f, 3, 2) @[el2_ifu_ifc_ctl.scala 122:63] node _T_106 = cat(UInt<2>("h00"), _T_105) @[Cat.scala 29:58] - node _T_107 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 115:6] - node _T_108 = and(_T_107, fb_left) @[el2_ifu_ifc_ctl.scala 115:16] - node _T_109 = bits(_T_108, 0, 0) @[el2_ifu_ifc_ctl.scala 115:27] - node _T_110 = bits(fb_write_f, 2, 0) @[el2_ifu_ifc_ctl.scala 115:51] + node _T_107 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 123:6] + node _T_108 = and(_T_107, fb_left) @[el2_ifu_ifc_ctl.scala 123:16] + node _T_109 = bits(_T_108, 0, 0) @[el2_ifu_ifc_ctl.scala 123:27] + node _T_110 = bits(fb_write_f, 2, 0) @[el2_ifu_ifc_ctl.scala 123:51] node _T_111 = cat(_T_110, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_112 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 116:6] - node _T_113 = eq(fb_right, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 116:18] - node _T_114 = and(_T_112, _T_113) @[el2_ifu_ifc_ctl.scala 116:16] - node _T_115 = eq(fb_right2, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 116:30] - node _T_116 = and(_T_114, _T_115) @[el2_ifu_ifc_ctl.scala 116:28] - node _T_117 = eq(fb_left, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 116:43] - node _T_118 = and(_T_116, _T_117) @[el2_ifu_ifc_ctl.scala 116:41] - node _T_119 = bits(_T_118, 0, 0) @[el2_ifu_ifc_ctl.scala 116:53] - node _T_120 = bits(fb_write_f, 3, 0) @[el2_ifu_ifc_ctl.scala 116:73] + node _T_112 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 124:6] + node _T_113 = eq(fb_right, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 124:18] + node _T_114 = and(_T_112, _T_113) @[el2_ifu_ifc_ctl.scala 124:16] + node _T_115 = eq(fb_right2, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 124:30] + node _T_116 = and(_T_114, _T_115) @[el2_ifu_ifc_ctl.scala 124:28] + node _T_117 = eq(fb_left, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 124:43] + node _T_118 = and(_T_116, _T_117) @[el2_ifu_ifc_ctl.scala 124:41] + node _T_119 = bits(_T_118, 0, 0) @[el2_ifu_ifc_ctl.scala 124:53] + node _T_120 = bits(fb_write_f, 3, 0) @[el2_ifu_ifc_ctl.scala 124:73] node _T_121 = mux(_T_96, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_122 = mux(_T_99, _T_101, UInt<1>("h00")) @[Mux.scala 27:72] node _T_123 = mux(_T_104, _T_106, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63845,58 +63911,58 @@ circuit el2_ifu : node _T_129 = or(_T_128, _T_125) @[Mux.scala 27:72] wire _T_130 : UInt<4> @[Mux.scala 27:72] _T_130 <= _T_129 @[Mux.scala 27:72] - fb_write_ns <= _T_130 @[el2_ifu_ifc_ctl.scala 112:15] - node _T_131 = eq(state, UInt<2>("h00")) @[el2_ifu_ifc_ctl.scala 119:17] - idle <= _T_131 @[el2_ifu_ifc_ctl.scala 119:8] - node _T_132 = eq(state, UInt<2>("h03")) @[el2_ifu_ifc_ctl.scala 120:16] - wfm <= _T_132 @[el2_ifu_ifc_ctl.scala 120:7] - node _T_133 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctl.scala 122:30] - fb_full_f_ns <= _T_133 @[el2_ifu_ifc_ctl.scala 122:16] - reg fb_full_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 123:52] - fb_full_f <= fb_full_f_ns @[el2_ifu_ifc_ctl.scala 123:52] - reg _T_134 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 124:50] - _T_134 <= fb_write_ns @[el2_ifu_ifc_ctl.scala 124:50] - fb_write_f <= _T_134 @[el2_ifu_ifc_ctl.scala 124:14] - node _T_135 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 127:40] - node _T_136 = or(_T_135, io.exu_flush_final) @[el2_ifu_ifc_ctl.scala 127:61] - node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 127:19] - node _T_138 = and(fb_full_f, _T_137) @[el2_ifu_ifc_ctl.scala 127:17] - node _T_139 = or(_T_138, dma_stall) @[el2_ifu_ifc_ctl.scala 127:84] - node _T_140 = and(io.ifc_fetch_req_bf_raw, _T_139) @[el2_ifu_ifc_ctl.scala 126:60] - node _T_141 = or(wfm, _T_140) @[el2_ifu_ifc_ctl.scala 126:33] - io.ifu_pmu_fetch_stall <= _T_141 @[el2_ifu_ifc_ctl.scala 126:26] + fb_write_ns <= _T_130 @[el2_ifu_ifc_ctl.scala 120:15] + node _T_131 = eq(state, UInt<2>("h00")) @[el2_ifu_ifc_ctl.scala 127:17] + idle <= _T_131 @[el2_ifu_ifc_ctl.scala 127:8] + node _T_132 = eq(state, UInt<2>("h03")) @[el2_ifu_ifc_ctl.scala 128:16] + wfm <= _T_132 @[el2_ifu_ifc_ctl.scala 128:7] + node _T_133 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctl.scala 130:30] + fb_full_f_ns <= _T_133 @[el2_ifu_ifc_ctl.scala 130:16] + reg fb_full_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 131:52] + fb_full_f <= fb_full_f_ns @[el2_ifu_ifc_ctl.scala 131:52] + reg _T_134 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 132:50] + _T_134 <= fb_write_ns @[el2_ifu_ifc_ctl.scala 132:50] + fb_write_f <= _T_134 @[el2_ifu_ifc_ctl.scala 132:14] + node _T_135 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 135:40] + node _T_136 = or(_T_135, io.exu_ifc.exu_flush_final) @[el2_ifu_ifc_ctl.scala 135:61] + node _T_137 = eq(_T_136, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 135:19] + node _T_138 = and(fb_full_f, _T_137) @[el2_ifu_ifc_ctl.scala 135:17] + node _T_139 = or(_T_138, dma_stall) @[el2_ifu_ifc_ctl.scala 135:92] + node _T_140 = and(io.ifc_fetch_req_bf_raw, _T_139) @[el2_ifu_ifc_ctl.scala 134:68] + node _T_141 = or(wfm, _T_140) @[el2_ifu_ifc_ctl.scala 134:41] + io.dec_ifc.ifu_pmu_fetch_stall <= _T_141 @[el2_ifu_ifc_ctl.scala 134:34] node _T_142 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] node _T_143 = bits(_T_142, 31, 28) @[el2_lib.scala 224:25] node iccm_acc_in_region_bf = eq(_T_143, UInt<4>("h0e")) @[el2_lib.scala 224:47] node _T_144 = bits(_T_142, 31, 16) @[el2_lib.scala 227:14] node iccm_acc_in_range_bf = eq(_T_144, UInt<16>("h0ee00")) @[el2_lib.scala 227:29] - io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[el2_ifu_ifc_ctl.scala 132:25] - node _T_145 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 133:30] - node _T_146 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 134:39] - node _T_147 = eq(_T_146, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 134:18] - node _T_148 = and(fb_full_f, _T_147) @[el2_ifu_ifc_ctl.scala 134:16] - node _T_149 = or(_T_145, _T_148) @[el2_ifu_ifc_ctl.scala 133:53] - node _T_150 = eq(io.ifc_fetch_req_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 135:13] - node _T_151 = and(wfm, _T_150) @[el2_ifu_ifc_ctl.scala 135:11] - node _T_152 = or(_T_149, _T_151) @[el2_ifu_ifc_ctl.scala 134:62] - node _T_153 = or(_T_152, idle) @[el2_ifu_ifc_ctl.scala 135:35] - node _T_154 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 135:46] - node _T_155 = and(_T_153, _T_154) @[el2_ifu_ifc_ctl.scala 135:44] - node _T_156 = or(_T_155, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctl.scala 135:67] - io.ifc_dma_access_ok <= _T_156 @[el2_ifu_ifc_ctl.scala 133:24] - node _T_157 = eq(iccm_acc_in_range_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 137:33] - node _T_158 = and(_T_157, iccm_acc_in_region_bf) @[el2_ifu_ifc_ctl.scala 137:55] - io.ifc_region_acc_fault_bf <= _T_158 @[el2_ifu_ifc_ctl.scala 137:30] - node _T_159 = bits(io.ifc_fetch_addr_bf, 30, 27) @[el2_ifu_ifc_ctl.scala 138:78] + io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[el2_ifu_ifc_ctl.scala 140:25] + node _T_145 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 141:30] + node _T_146 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctl.scala 142:39] + node _T_147 = eq(_T_146, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 142:18] + node _T_148 = and(fb_full_f, _T_147) @[el2_ifu_ifc_ctl.scala 142:16] + node _T_149 = or(_T_145, _T_148) @[el2_ifu_ifc_ctl.scala 141:53] + node _T_150 = eq(io.ifc_fetch_req_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 143:13] + node _T_151 = and(wfm, _T_150) @[el2_ifu_ifc_ctl.scala 143:11] + node _T_152 = or(_T_149, _T_151) @[el2_ifu_ifc_ctl.scala 142:62] + node _T_153 = or(_T_152, idle) @[el2_ifu_ifc_ctl.scala 143:35] + node _T_154 = eq(io.exu_ifc.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 143:46] + node _T_155 = and(_T_153, _T_154) @[el2_ifu_ifc_ctl.scala 143:44] + node _T_156 = or(_T_155, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctl.scala 143:75] + io.ifc_dma_access_ok <= _T_156 @[el2_ifu_ifc_ctl.scala 141:24] + node _T_157 = eq(iccm_acc_in_range_bf, UInt<1>("h00")) @[el2_ifu_ifc_ctl.scala 145:33] + node _T_158 = and(_T_157, iccm_acc_in_region_bf) @[el2_ifu_ifc_ctl.scala 145:55] + io.ifc_region_acc_fault_bf <= _T_158 @[el2_ifu_ifc_ctl.scala 145:30] + node _T_159 = bits(io.ifc_fetch_addr_bf, 30, 27) @[el2_ifu_ifc_ctl.scala 146:86] node _T_160 = cat(_T_159, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_161 = dshr(io.dec_tlu_mrac_ff, _T_160) @[el2_ifu_ifc_ctl.scala 138:53] - node _T_162 = bits(_T_161, 0, 0) @[el2_ifu_ifc_ctl.scala 138:53] - node _T_163 = not(_T_162) @[el2_ifu_ifc_ctl.scala 138:34] - io.ifc_fetch_uncacheable_bf <= _T_163 @[el2_ifu_ifc_ctl.scala 138:31] - reg _T_164 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 140:57] - _T_164 <= io.ifc_fetch_req_bf @[el2_ifu_ifc_ctl.scala 140:57] - io.ifc_fetch_req_f <= _T_164 @[el2_ifu_ifc_ctl.scala 140:22] - node _T_165 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 142:73] + node _T_161 = dshr(io.dec_ifc.dec_tlu_mrac_ff, _T_160) @[el2_ifu_ifc_ctl.scala 146:61] + node _T_162 = bits(_T_161, 0, 0) @[el2_ifu_ifc_ctl.scala 146:61] + node _T_163 = not(_T_162) @[el2_ifu_ifc_ctl.scala 146:34] + io.ifc_fetch_uncacheable_bf <= _T_163 @[el2_ifu_ifc_ctl.scala 146:31] + reg _T_164 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctl.scala 148:57] + _T_164 <= io.ifc_fetch_req_bf @[el2_ifu_ifc_ctl.scala 148:57] + io.ifc_fetch_req_f <= _T_164 @[el2_ifu_ifc_ctl.scala 148:22] + node _T_165 = or(io.exu_ifc.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctl.scala 150:81] inst rvclkhdr of rvclkhdr_660 @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -63905,227 +63971,233 @@ circuit el2_ifu : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_166 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_166 <= io.ifc_fetch_addr_bf @[el2_lib.scala 514:16] - io.ifc_fetch_addr_f <= _T_166 @[el2_ifu_ifc_ctl.scala 142:23] + io.ifc_fetch_addr_f <= _T_166 @[el2_ifu_ifc_ctl.scala 150:23] module el2_ifu : input clock : Clock input reset : AsyncReset - output io : {flip free_clk : Clock, flip active_clk : Clock, flip dec_i0_decode_d : UInt<1>, flip exu_flush_final : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_flush_noredir_wb : UInt<1>, flip exu_flush_path_final : UInt<31>, flip dec_tlu_mrac_ff : UInt<32>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, flip dec_tlu_force_halt : UInt<1>, ifu_axi_awvalid : UInt<1>, ifu_axi_awid : UInt<3>, ifu_axi_awaddr : UInt<32>, ifu_axi_awregion : UInt<4>, ifu_axi_awlen : UInt<8>, ifu_axi_awsize : UInt<3>, ifu_axi_awburst : UInt<2>, ifu_axi_awlock : UInt<1>, ifu_axi_awcache : UInt<4>, ifu_axi_awprot : UInt<3>, ifu_axi_awqos : UInt<4>, ifu_axi_wvalid : UInt<1>, ifu_axi_wdata : UInt<64>, ifu_axi_wstrb : UInt<8>, ifu_axi_wlast : UInt<1>, ifu_axi_bready : UInt<1>, ifu_axi_arvalid : UInt<1>, flip ifu_axi_arready : UInt<1>, ifu_axi_arid : UInt<3>, ifu_axi_araddr : UInt<32>, ifu_axi_arregion : UInt<4>, ifu_axi_arlen : UInt<8>, ifu_axi_arsize : UInt<3>, ifu_axi_arburst : UInt<2>, ifu_axi_arlock : UInt<1>, ifu_axi_arcache : UInt<4>, ifu_axi_arprot : UInt<3>, ifu_axi_arqos : UInt<4>, flip ifu_axi_rvalid : UInt<1>, ifu_axi_rready : UInt<1>, flip ifu_axi_rid : UInt<3>, flip ifu_axi_rdata : UInt<64>, flip ifu_axi_rresp : UInt<2>, flip ifu_bus_clk_en : UInt<1>, flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>, flip dma_iccm_stall_any : UInt<1>, iccm_dma_ecc_error : UInt<1>, iccm_dma_rvalid : UInt<1>, iccm_dma_rdata : UInt<64>, iccm_dma_rtag : UInt<3>, iccm_ready : UInt<1>, ifu_pmu_instr_aligned : UInt<1>, ifu_pmu_fetch_stall : UInt<1>, ifu_ic_error_start : UInt<1>, ic_rw_addr : UInt<31>, ic_wr_en : UInt<2>, ic_rd_en : UInt<1>, ic_wr_data : UInt<71>[2], flip ic_rd_data : UInt<64>, flip ic_debug_rd_data : UInt<71>, flip ictag_debug_rd_data : UInt<26>, ic_debug_wr_data : UInt<71>, ifu_ic_debug_rd_data : UInt<71>, flip ic_eccerr : UInt<2>, flip ic_parerr : UInt<2>, ic_premux_data : UInt<64>, ic_sel_premux_data : UInt<1>, ic_debug_addr : UInt<10>, ic_debug_rd_en : UInt<1>, ic_debug_wr_en : UInt<1>, ic_debug_tag_array : UInt<1>, ic_debug_way : UInt<2>, ic_tag_valid : UInt<2>, flip ic_rd_hit : UInt<2>, flip ic_tag_perr : UInt<1>, iccm_rw_addr : UInt<15>, iccm_wren : UInt<1>, iccm_rden : UInt<1>, iccm_wr_data : UInt<78>, iccm_wr_size : UInt<3>, flip iccm_rd_data : UInt<64>, flip iccm_rd_data_ecc : UInt<78>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_valid : UInt<1>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, iccm_dma_sb_error : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, ifu_miss_state_idle : UInt<1>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, flip exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip exu_mp_eghr : UInt<8>, flip exu_mp_fghr : UInt<8>, flip exu_mp_index : UInt<8>, flip exu_mp_btag : UInt<5>, flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip exu_i0_br_fghr_r : UInt<8>, flip exu_i0_br_index_r : UInt<8>, flip dec_tlu_flush_lower_wb : UInt<1>, ifu_i0_cinst : UInt<16>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, ifu_ic_debug_rd_data_valid : UInt<1>, iccm_buf_correct_ecc : UInt<1>, iccm_correction_state : UInt<1>, flip scan_mode : UInt<1>} + output io : {flip free_clk : Clock, flip active_clk : Clock, ifu_dec : {dec_aln : {aln_dec : {flip dec_i0_decode_d : UInt<1>, ifu_i0_cinst : UInt<16>}, aln_ib : {ifu_i0_icaf : UInt<1>, ifu_i0_icaf_type : UInt<2>, ifu_i0_icaf_f1 : UInt<1>, ifu_i0_dbecc : UInt<1>, ifu_i0_bp_index : UInt<8>, ifu_i0_bp_fghr : UInt<8>, ifu_i0_bp_btag : UInt<5>, ifu_i0_valid : UInt<1>, ifu_i0_instr : UInt<32>, ifu_i0_pc : UInt<31>, ifu_i0_pc4 : UInt<1>, i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}}, ifu_pmu_instr_aligned : UInt<1>}, dec_mem_ctrl : {flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}, dec_ifc : {flip dec_tlu_flush_noredir_wb : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifu_pmu_fetch_stall : UInt<1>}, dec_bp : {flip dec_tlu_br0_r_pkt : {valid : UInt<1>, bits : {hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, way : UInt<1>, middle : UInt<1>}}, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_flush_leak_one_wb : UInt<1>, flip dec_tlu_bpred_disable : UInt<1>}}, exu_ifu : {exu_bp : {flip exu_i0_br_fghr_r : UInt<8>, flip exu_i0_br_index_r : UInt<8>, flip exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip exu_mp_eghr : UInt<8>, flip exu_mp_fghr : UInt<8>, flip exu_mp_index : UInt<8>, flip exu_mp_btag : UInt<5>, flip exu_flush_final : UInt<1>}, exu_ifc : {flip exu_flush_final : UInt<1>, flip exu_flush_path_final : UInt<31>}}, ifu : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip ifu_bus_clk_en : UInt<1>, flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>, flip dma_iccm_stall_any : UInt<1>, iccm_dma_ecc_error : UInt<1>, iccm_dma_rvalid : UInt<1>, iccm_dma_rdata : UInt<64>, iccm_dma_rtag : UInt<3>, iccm_ready : UInt<1>, ic_rw_addr : UInt<31>, ic_wr_en : UInt<2>, ic_rd_en : UInt<1>, ic_wr_data : UInt<71>[2], flip ic_rd_data : UInt<64>, flip ic_debug_rd_data : UInt<71>, flip ictag_debug_rd_data : UInt<26>, ic_debug_wr_data : UInt<71>, flip ic_eccerr : UInt<2>, flip ic_parerr : UInt<2>, ic_premux_data : UInt<64>, ic_sel_premux_data : UInt<1>, ic_debug_addr : UInt<10>, ic_debug_rd_en : UInt<1>, ic_debug_wr_en : UInt<1>, ic_debug_tag_array : UInt<1>, ic_debug_way : UInt<2>, ic_tag_valid : UInt<2>, flip ic_rd_hit : UInt<2>, flip ic_tag_perr : UInt<1>, iccm_rw_addr : UInt<15>, iccm_wren : UInt<1>, iccm_rden : UInt<1>, iccm_wr_data : UInt<78>, iccm_wr_size : UInt<3>, flip iccm_rd_data : UInt<64>, flip iccm_rd_data_ecc : UInt<78>, iccm_dma_sb_error : UInt<1>, iccm_buf_correct_ecc : UInt<1>, iccm_correction_state : UInt<1>, flip scan_mode : UInt<1>} - inst mem_ctl_ch of el2_ifu_mem_ctl @[el2_ifu.scala 146:26] + inst mem_ctl_ch of el2_ifu_mem_ctl @[el2_ifu.scala 82:26] mem_ctl_ch.clock <= clock mem_ctl_ch.reset <= reset - inst bp_ctl_ch of el2_ifu_bp_ctl @[el2_ifu.scala 147:25] + inst bp_ctl_ch of el2_ifu_bp_ctl @[el2_ifu.scala 83:25] bp_ctl_ch.clock <= clock bp_ctl_ch.reset <= reset - inst aln_ctl_ch of el2_ifu_aln_ctl @[el2_ifu.scala 148:26] + inst aln_ctl_ch of el2_ifu_aln_ctl @[el2_ifu.scala 84:26] aln_ctl_ch.clock <= clock aln_ctl_ch.reset <= reset - inst ifc_ctl_ch of el2_ifu_ifc_ctl @[el2_ifu.scala 149:26] + inst ifc_ctl_ch of el2_ifu_ifc_ctl @[el2_ifu.scala 85:26] ifc_ctl_ch.clock <= clock ifc_ctl_ch.reset <= reset - ifc_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 151:28] - ifc_ctl_ch.io.free_clk <= io.free_clk @[el2_ifu.scala 152:26] - ifc_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 153:27] - ifc_ctl_ch.io.ic_hit_f <= mem_ctl_ch.io.ic_hit_f @[el2_ifu.scala 154:26] - ifc_ctl_ch.io.ifu_fb_consume1 <= aln_ctl_ch.io.ifu_fb_consume1 @[el2_ifu.scala 155:33] - ifc_ctl_ch.io.ifu_fb_consume2 <= aln_ctl_ch.io.ifu_fb_consume2 @[el2_ifu.scala 156:33] - ifc_ctl_ch.io.dec_tlu_flush_noredir_wb <= io.dec_tlu_flush_noredir_wb @[el2_ifu.scala 157:42] - ifc_ctl_ch.io.exu_flush_final <= io.exu_flush_final @[el2_ifu.scala 158:33] - ifc_ctl_ch.io.exu_flush_path_final <= io.exu_flush_path_final @[el2_ifu.scala 159:38] - ifc_ctl_ch.io.ifu_bp_hit_taken_f <= bp_ctl_ch.io.ifu_bp_hit_taken_f @[el2_ifu.scala 160:36] - ifc_ctl_ch.io.ifu_bp_btb_target_f <= bp_ctl_ch.io.ifu_bp_btb_target_f @[el2_ifu.scala 161:37] - ifc_ctl_ch.io.ic_dma_active <= mem_ctl_ch.io.ic_dma_active @[el2_ifu.scala 162:31] - ifc_ctl_ch.io.ic_write_stall <= mem_ctl_ch.io.ic_write_stall @[el2_ifu.scala 163:32] - ifc_ctl_ch.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_ifu.scala 164:36] - ifc_ctl_ch.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[el2_ifu.scala 165:33] - ifc_ctl_ch.io.ifu_ic_mb_empty <= mem_ctl_ch.io.ifu_ic_mb_empty @[el2_ifu.scala 166:33] - aln_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 171:27] - aln_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 172:28] - aln_ctl_ch.io.ifu_async_error_start <= mem_ctl_ch.io.ifu_async_error_start @[el2_ifu.scala 173:39] - aln_ctl_ch.io.iccm_rd_ecc_double_err <= mem_ctl_ch.io.iccm_rd_ecc_double_err @[el2_ifu.scala 174:40] - aln_ctl_ch.io.ic_access_fault_f <= mem_ctl_ch.io.ic_access_fault_f @[el2_ifu.scala 175:35] - aln_ctl_ch.io.ic_access_fault_type_f <= mem_ctl_ch.io.ic_access_fault_type_f @[el2_ifu.scala 176:40] - aln_ctl_ch.io.ifu_bp_fghr_f <= bp_ctl_ch.io.ifu_bp_fghr_f @[el2_ifu.scala 177:31] - aln_ctl_ch.io.ifu_bp_btb_target_f <= bp_ctl_ch.io.ifu_bp_btb_target_f @[el2_ifu.scala 178:37] - aln_ctl_ch.io.ifu_bp_poffset_f <= bp_ctl_ch.io.ifu_bp_poffset_f @[el2_ifu.scala 179:34] - aln_ctl_ch.io.ifu_bp_hist0_f <= bp_ctl_ch.io.ifu_bp_hist0_f @[el2_ifu.scala 180:32] - aln_ctl_ch.io.ifu_bp_hist1_f <= bp_ctl_ch.io.ifu_bp_hist1_f @[el2_ifu.scala 181:32] - aln_ctl_ch.io.ifu_bp_pc4_f <= bp_ctl_ch.io.ifu_bp_pc4_f @[el2_ifu.scala 182:30] - aln_ctl_ch.io.ifu_bp_way_f <= bp_ctl_ch.io.ifu_bp_way_f @[el2_ifu.scala 183:30] - aln_ctl_ch.io.ifu_bp_valid_f <= bp_ctl_ch.io.ifu_bp_valid_f @[el2_ifu.scala 184:32] - aln_ctl_ch.io.ifu_bp_ret_f <= bp_ctl_ch.io.ifu_bp_ret_f @[el2_ifu.scala 185:30] - aln_ctl_ch.io.exu_flush_final <= io.exu_flush_final @[el2_ifu.scala 186:33] - aln_ctl_ch.io.dec_i0_decode_d <= io.dec_i0_decode_d @[el2_ifu.scala 187:33] - aln_ctl_ch.io.ifu_fetch_data_f <= mem_ctl_ch.io.ic_data_f @[el2_ifu.scala 188:34] - aln_ctl_ch.io.ifu_fetch_val <= mem_ctl_ch.io.ifu_fetch_val @[el2_ifu.scala 189:31] - aln_ctl_ch.io.ifu_fetch_pc <= ifc_ctl_ch.io.ifc_fetch_addr_f @[el2_ifu.scala 190:30] - bp_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 193:26] - bp_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 194:27] - bp_ctl_ch.io.ic_hit_f <= mem_ctl_ch.io.ic_hit_f @[el2_ifu.scala 195:25] - bp_ctl_ch.io.ifc_fetch_addr_f <= ifc_ctl_ch.io.ifc_fetch_addr_f @[el2_ifu.scala 196:33] - bp_ctl_ch.io.ifc_fetch_req_f <= ifc_ctl_ch.io.ifc_fetch_req_f @[el2_ifu.scala 197:32] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.bits.middle <= io.dec_tlu_br0_r_pkt.bits.middle @[el2_ifu.scala 198:34] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.bits.way <= io.dec_tlu_br0_r_pkt.bits.way @[el2_ifu.scala 198:34] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.bits.br_start_error <= io.dec_tlu_br0_r_pkt.bits.br_start_error @[el2_ifu.scala 198:34] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.bits.br_error <= io.dec_tlu_br0_r_pkt.bits.br_error @[el2_ifu.scala 198:34] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.bits.hist <= io.dec_tlu_br0_r_pkt.bits.hist @[el2_ifu.scala 198:34] - bp_ctl_ch.io.dec_tlu_br0_r_pkt.valid <= io.dec_tlu_br0_r_pkt.valid @[el2_ifu.scala 198:34] - bp_ctl_ch.io.exu_i0_br_fghr_r <= io.exu_i0_br_fghr_r @[el2_ifu.scala 199:33] - bp_ctl_ch.io.exu_i0_br_index_r <= io.exu_i0_br_index_r @[el2_ifu.scala 200:34] - bp_ctl_ch.io.dec_tlu_flush_lower_wb <= io.dec_tlu_flush_lower_wb @[el2_ifu.scala 201:39] - bp_ctl_ch.io.dec_tlu_flush_leak_one_wb <= io.dec_tlu_flush_leak_one_wb @[el2_ifu.scala 202:42] - bp_ctl_ch.io.dec_tlu_bpred_disable <= io.dec_tlu_bpred_disable @[el2_ifu.scala 203:38] - bp_ctl_ch.io.exu_mp_pkt.bits.way <= io.exu_mp_pkt.bits.way @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.pja <= io.exu_mp_pkt.bits.pja @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.pret <= io.exu_mp_pkt.bits.pret @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.pcall <= io.exu_mp_pkt.bits.pcall @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.prett <= io.exu_mp_pkt.bits.prett @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.br_start_error <= io.exu_mp_pkt.bits.br_start_error @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.br_error <= io.exu_mp_pkt.bits.br_error @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.toffset <= io.exu_mp_pkt.bits.toffset @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.hist <= io.exu_mp_pkt.bits.hist @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.pc4 <= io.exu_mp_pkt.bits.pc4 @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.boffset <= io.exu_mp_pkt.bits.boffset @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.ataken <= io.exu_mp_pkt.bits.ataken @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.bits.misp <= io.exu_mp_pkt.bits.misp @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_pkt.valid <= io.exu_mp_pkt.valid @[el2_ifu.scala 204:27] - bp_ctl_ch.io.exu_mp_eghr <= io.exu_mp_eghr @[el2_ifu.scala 205:28] - bp_ctl_ch.io.exu_mp_fghr <= io.exu_mp_fghr @[el2_ifu.scala 206:28] - bp_ctl_ch.io.exu_mp_index <= io.exu_mp_index @[el2_ifu.scala 207:29] - bp_ctl_ch.io.exu_mp_btag <= io.exu_mp_btag @[el2_ifu.scala 208:28] - bp_ctl_ch.io.exu_flush_final <= io.exu_flush_final @[el2_ifu.scala 209:32] - mem_ctl_ch.io.free_clk <= io.free_clk @[el2_ifu.scala 212:26] - mem_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 213:28] - mem_ctl_ch.io.exu_flush_final <= io.exu_flush_final @[el2_ifu.scala 214:33] - mem_ctl_ch.io.dec_tlu_flush_lower_wb <= io.dec_tlu_flush_lower_wb @[el2_ifu.scala 215:40] - mem_ctl_ch.io.dec_tlu_flush_err_wb <= io.dec_tlu_flush_err_wb @[el2_ifu.scala 216:38] - mem_ctl_ch.io.dec_tlu_i0_commit_cmt <= io.dec_tlu_i0_commit_cmt @[el2_ifu.scala 217:39] - mem_ctl_ch.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[el2_ifu.scala 218:36] - mem_ctl_ch.io.ifc_fetch_addr_bf <= ifc_ctl_ch.io.ifc_fetch_addr_bf @[el2_ifu.scala 219:35] - mem_ctl_ch.io.ifc_fetch_uncacheable_bf <= ifc_ctl_ch.io.ifc_fetch_uncacheable_bf @[el2_ifu.scala 220:42] - mem_ctl_ch.io.ifc_fetch_req_bf <= ifc_ctl_ch.io.ifc_fetch_req_bf @[el2_ifu.scala 221:34] - mem_ctl_ch.io.ifc_fetch_req_bf_raw <= ifc_ctl_ch.io.ifc_fetch_req_bf_raw @[el2_ifu.scala 222:38] - mem_ctl_ch.io.ifc_iccm_access_bf <= ifc_ctl_ch.io.ifc_iccm_access_bf @[el2_ifu.scala 223:36] - mem_ctl_ch.io.ifc_region_acc_fault_bf <= ifc_ctl_ch.io.ifc_region_acc_fault_bf @[el2_ifu.scala 224:41] - mem_ctl_ch.io.ifc_dma_access_ok <= ifc_ctl_ch.io.ifc_dma_access_ok @[el2_ifu.scala 225:35] - mem_ctl_ch.io.dec_tlu_fence_i_wb <= io.dec_tlu_fence_i_wb @[el2_ifu.scala 226:36] - mem_ctl_ch.io.ifu_bp_hit_taken_f <= bp_ctl_ch.io.ifu_bp_hit_taken_f @[el2_ifu.scala 227:36] - mem_ctl_ch.io.ifu_bp_inst_mask_f <= bp_ctl_ch.io.ifu_bp_inst_mask_f @[el2_ifu.scala 228:36] - mem_ctl_ch.io.ifu_axi_arready <= io.ifu_axi_arready @[el2_ifu.scala 229:33] - mem_ctl_ch.io.ifu_axi_rvalid <= io.ifu_axi_rvalid @[el2_ifu.scala 230:32] - mem_ctl_ch.io.ifu_axi_rid <= io.ifu_axi_rid @[el2_ifu.scala 231:29] - mem_ctl_ch.io.ifu_axi_rdata <= io.ifu_axi_rdata @[el2_ifu.scala 232:31] - mem_ctl_ch.io.ifu_axi_rresp <= io.ifu_axi_rresp @[el2_ifu.scala 233:31] - mem_ctl_ch.io.ifu_bus_clk_en <= io.ifu_bus_clk_en @[el2_ifu.scala 234:32] - mem_ctl_ch.io.dma_iccm_req <= io.dma_iccm_req @[el2_ifu.scala 235:30] - mem_ctl_ch.io.dma_mem_addr <= io.dma_mem_addr @[el2_ifu.scala 236:30] - mem_ctl_ch.io.dma_mem_sz <= io.dma_mem_sz @[el2_ifu.scala 237:28] - mem_ctl_ch.io.dma_mem_write <= io.dma_mem_write @[el2_ifu.scala 238:31] - mem_ctl_ch.io.dma_mem_wdata <= io.dma_mem_wdata @[el2_ifu.scala 239:31] - mem_ctl_ch.io.dma_mem_tag <= io.dma_mem_tag @[el2_ifu.scala 240:29] - mem_ctl_ch.io.ic_rd_data <= io.ic_rd_data @[el2_ifu.scala 241:28] - mem_ctl_ch.io.ic_debug_rd_data <= io.ic_debug_rd_data @[el2_ifu.scala 242:34] - mem_ctl_ch.io.ictag_debug_rd_data <= io.ictag_debug_rd_data @[el2_ifu.scala 243:37] - mem_ctl_ch.io.ic_eccerr <= io.ic_eccerr @[el2_ifu.scala 244:27] - mem_ctl_ch.io.ic_parerr <= io.ic_parerr @[el2_ifu.scala 245:27] - mem_ctl_ch.io.ic_rd_hit <= io.ic_rd_hit @[el2_ifu.scala 246:27] - mem_ctl_ch.io.ic_tag_perr <= io.ic_tag_perr @[el2_ifu.scala 247:29] - mem_ctl_ch.io.iccm_rd_data <= io.iccm_rd_data @[el2_ifu.scala 248:30] - mem_ctl_ch.io.iccm_rd_data_ecc <= io.iccm_rd_data_ecc @[el2_ifu.scala 249:34] - mem_ctl_ch.io.ifu_fetch_val <= mem_ctl_ch.io.ic_fetch_val_f @[el2_ifu.scala 250:31] - mem_ctl_ch.io.dec_tlu_ic_diag_pkt.icache_wr_valid <= io.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_ifu.scala 251:37] - mem_ctl_ch.io.dec_tlu_ic_diag_pkt.icache_rd_valid <= io.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_ifu.scala 251:37] - mem_ctl_ch.io.dec_tlu_ic_diag_pkt.icache_dicawics <= io.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_ifu.scala 251:37] - mem_ctl_ch.io.dec_tlu_ic_diag_pkt.icache_wrdata <= io.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_ifu.scala 251:37] - mem_ctl_ch.io.dec_tlu_core_ecc_disable <= io.dec_tlu_core_ecc_disable @[el2_ifu.scala 252:42] - mem_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 253:27] - io.ifu_axi_awvalid <= mem_ctl_ch.io.ifu_axi_awvalid @[el2_ifu.scala 256:22] - io.ifu_axi_awid <= mem_ctl_ch.io.ifu_axi_awid @[el2_ifu.scala 257:19] - io.ifu_axi_awaddr <= mem_ctl_ch.io.ifu_axi_awaddr @[el2_ifu.scala 258:21] - io.ifu_axi_awregion <= mem_ctl_ch.io.ifu_axi_awregion @[el2_ifu.scala 259:23] - io.ifu_axi_awlen <= mem_ctl_ch.io.ifu_axi_awlen @[el2_ifu.scala 260:20] - io.ifu_axi_awsize <= mem_ctl_ch.io.ifu_axi_awsize @[el2_ifu.scala 261:21] - io.ifu_axi_awburst <= mem_ctl_ch.io.ifu_axi_awburst @[el2_ifu.scala 262:22] - io.ifu_axi_awlock <= mem_ctl_ch.io.ifu_axi_awlock @[el2_ifu.scala 263:21] - io.ifu_axi_awcache <= mem_ctl_ch.io.ifu_axi_awcache @[el2_ifu.scala 264:22] - io.ifu_axi_awprot <= mem_ctl_ch.io.ifu_axi_awprot @[el2_ifu.scala 265:21] - io.ifu_axi_awqos <= mem_ctl_ch.io.ifu_axi_awqos @[el2_ifu.scala 266:20] - io.ifu_axi_wvalid <= mem_ctl_ch.io.ifu_axi_wvalid @[el2_ifu.scala 267:21] - io.ifu_axi_wdata <= mem_ctl_ch.io.ifu_axi_wdata @[el2_ifu.scala 268:20] - io.ifu_axi_wstrb <= mem_ctl_ch.io.ifu_axi_wstrb @[el2_ifu.scala 269:20] - io.ifu_axi_wlast <= mem_ctl_ch.io.ifu_axi_wlast @[el2_ifu.scala 270:20] - io.ifu_axi_bready <= mem_ctl_ch.io.ifu_axi_bready @[el2_ifu.scala 271:21] - io.ifu_axi_arvalid <= mem_ctl_ch.io.ifu_axi_arvalid @[el2_ifu.scala 273:22] - io.ifu_axi_arid <= mem_ctl_ch.io.ifu_axi_arid @[el2_ifu.scala 274:19] - io.ifu_axi_araddr <= mem_ctl_ch.io.ifu_axi_araddr @[el2_ifu.scala 275:21] - io.ifu_axi_arregion <= mem_ctl_ch.io.ifu_axi_arregion @[el2_ifu.scala 276:23] - io.ifu_axi_arlen <= mem_ctl_ch.io.ifu_axi_arlen @[el2_ifu.scala 277:20] - io.ifu_axi_arsize <= mem_ctl_ch.io.ifu_axi_arsize @[el2_ifu.scala 278:21] - io.ifu_axi_arburst <= mem_ctl_ch.io.ifu_axi_arburst @[el2_ifu.scala 279:22] - io.ifu_axi_arlock <= mem_ctl_ch.io.ifu_axi_arlock @[el2_ifu.scala 280:21] - io.ifu_axi_arcache <= mem_ctl_ch.io.ifu_axi_arcache @[el2_ifu.scala 281:22] - io.ifu_axi_arprot <= mem_ctl_ch.io.ifu_axi_arprot @[el2_ifu.scala 282:21] - io.ifu_axi_arqos <= mem_ctl_ch.io.ifu_axi_arqos @[el2_ifu.scala 283:20] - io.ifu_axi_rready <= mem_ctl_ch.io.ifu_axi_rready @[el2_ifu.scala 284:21] - io.iccm_dma_ecc_error <= mem_ctl_ch.io.iccm_dma_ecc_error @[el2_ifu.scala 285:25] - io.iccm_dma_rvalid <= mem_ctl_ch.io.iccm_dma_rvalid @[el2_ifu.scala 286:22] - io.iccm_dma_rdata <= mem_ctl_ch.io.iccm_dma_rdata @[el2_ifu.scala 287:21] - io.iccm_dma_rtag <= mem_ctl_ch.io.iccm_dma_rtag @[el2_ifu.scala 288:20] - io.iccm_ready <= mem_ctl_ch.io.iccm_ready @[el2_ifu.scala 289:17] - io.ifu_pmu_instr_aligned <= aln_ctl_ch.io.ifu_pmu_instr_aligned @[el2_ifu.scala 290:28] - io.ifu_pmu_fetch_stall <= ifc_ctl_ch.io.ifu_pmu_fetch_stall @[el2_ifu.scala 291:26] - io.ifu_ic_error_start <= mem_ctl_ch.io.ic_error_start @[el2_ifu.scala 292:25] - io.ic_rw_addr <= mem_ctl_ch.io.ic_rw_addr @[el2_ifu.scala 294:17] - io.ic_wr_en <= mem_ctl_ch.io.ic_wr_en @[el2_ifu.scala 295:15] - io.ic_rd_en <= mem_ctl_ch.io.ic_rd_en @[el2_ifu.scala 296:15] - io.ic_wr_data[0] <= mem_ctl_ch.io.ic_wr_data[0] @[el2_ifu.scala 297:17] - io.ic_wr_data[1] <= mem_ctl_ch.io.ic_wr_data[1] @[el2_ifu.scala 297:17] - io.ic_debug_wr_data <= mem_ctl_ch.io.ic_debug_wr_data @[el2_ifu.scala 298:23] - io.ifu_ic_debug_rd_data <= mem_ctl_ch.io.ifu_ic_debug_rd_data @[el2_ifu.scala 299:27] - io.ic_sel_premux_data <= mem_ctl_ch.io.ic_sel_premux_data @[el2_ifu.scala 300:25] - io.ic_debug_addr <= mem_ctl_ch.io.ic_debug_addr @[el2_ifu.scala 301:20] - io.ic_debug_rd_en <= mem_ctl_ch.io.ic_debug_rd_en @[el2_ifu.scala 302:21] - io.ic_debug_wr_en <= mem_ctl_ch.io.ic_debug_wr_en @[el2_ifu.scala 303:21] - io.ic_debug_tag_array <= mem_ctl_ch.io.ic_debug_tag_array @[el2_ifu.scala 304:25] - io.ic_debug_way <= mem_ctl_ch.io.ic_debug_way @[el2_ifu.scala 305:19] - io.ic_tag_valid <= mem_ctl_ch.io.ic_tag_valid @[el2_ifu.scala 306:19] - io.iccm_rw_addr <= mem_ctl_ch.io.iccm_rw_addr @[el2_ifu.scala 307:19] - io.iccm_wren <= mem_ctl_ch.io.iccm_wren @[el2_ifu.scala 308:16] - io.iccm_rden <= mem_ctl_ch.io.iccm_rden @[el2_ifu.scala 309:16] - io.iccm_wr_data <= mem_ctl_ch.io.iccm_wr_data @[el2_ifu.scala 310:19] - io.iccm_wr_size <= mem_ctl_ch.io.iccm_wr_size @[el2_ifu.scala 311:19] - io.ifu_iccm_rd_ecc_single_err <= mem_ctl_ch.io.iccm_rd_ecc_single_err @[el2_ifu.scala 312:33] - io.ifu_pmu_ic_miss <= mem_ctl_ch.io.ifu_pmu_ic_miss @[el2_ifu.scala 314:22] - io.ifu_pmu_ic_hit <= mem_ctl_ch.io.ifu_pmu_ic_hit @[el2_ifu.scala 315:21] - io.ifu_pmu_bus_error <= mem_ctl_ch.io.ifu_pmu_bus_error @[el2_ifu.scala 316:24] - io.ifu_pmu_bus_busy <= mem_ctl_ch.io.ifu_pmu_bus_busy @[el2_ifu.scala 317:23] - io.ifu_pmu_bus_trxn <= mem_ctl_ch.io.ifu_pmu_bus_trxn @[el2_ifu.scala 318:23] - io.ifu_i0_icaf <= aln_ctl_ch.io.ifu_i0_icaf @[el2_ifu.scala 320:18] - io.ifu_i0_icaf_type <= aln_ctl_ch.io.ifu_i0_icaf_type @[el2_ifu.scala 321:23] - io.ifu_i0_valid <= aln_ctl_ch.io.ifu_i0_valid @[el2_ifu.scala 322:19] - io.ifu_i0_icaf_f1 <= aln_ctl_ch.io.ifu_i0_icaf_f1 @[el2_ifu.scala 323:21] - io.ifu_i0_dbecc <= aln_ctl_ch.io.ifu_i0_dbecc @[el2_ifu.scala 324:19] - io.iccm_dma_sb_error <= mem_ctl_ch.io.iccm_dma_sb_error @[el2_ifu.scala 325:24] - io.ifu_i0_instr <= aln_ctl_ch.io.ifu_i0_instr @[el2_ifu.scala 326:19] - io.ifu_i0_pc <= aln_ctl_ch.io.ifu_i0_pc @[el2_ifu.scala 327:16] - io.ifu_i0_pc4 <= aln_ctl_ch.io.ifu_i0_pc4 @[el2_ifu.scala 328:17] - io.ifu_miss_state_idle <= mem_ctl_ch.io.ifu_miss_state_idle @[el2_ifu.scala 329:26] - io.i0_brp.bits.ret <= aln_ctl_ch.io.i0_brp.bits.ret @[el2_ifu.scala 331:13] - io.i0_brp.bits.way <= aln_ctl_ch.io.i0_brp.bits.way @[el2_ifu.scala 331:13] - io.i0_brp.bits.prett <= aln_ctl_ch.io.i0_brp.bits.prett @[el2_ifu.scala 331:13] - io.i0_brp.bits.bank <= aln_ctl_ch.io.i0_brp.bits.bank @[el2_ifu.scala 331:13] - io.i0_brp.bits.br_start_error <= aln_ctl_ch.io.i0_brp.bits.br_start_error @[el2_ifu.scala 331:13] - io.i0_brp.bits.br_error <= aln_ctl_ch.io.i0_brp.bits.br_error @[el2_ifu.scala 331:13] - io.i0_brp.bits.hist <= aln_ctl_ch.io.i0_brp.bits.hist @[el2_ifu.scala 331:13] - io.i0_brp.bits.toffset <= aln_ctl_ch.io.i0_brp.bits.toffset @[el2_ifu.scala 331:13] - io.i0_brp.valid <= aln_ctl_ch.io.i0_brp.valid @[el2_ifu.scala 331:13] - io.ifu_i0_bp_index <= aln_ctl_ch.io.ifu_i0_bp_index @[el2_ifu.scala 332:22] - io.ifu_i0_bp_fghr <= aln_ctl_ch.io.ifu_i0_bp_fghr @[el2_ifu.scala 333:21] - io.ifu_i0_bp_btag <= aln_ctl_ch.io.ifu_i0_bp_btag @[el2_ifu.scala 334:21] - io.ifu_i0_cinst <= aln_ctl_ch.io.ifu_i0_cinst @[el2_ifu.scala 335:19] - io.ifu_ic_debug_rd_data_valid <= mem_ctl_ch.io.ifu_ic_debug_rd_data_valid @[el2_ifu.scala 336:33] - io.iccm_buf_correct_ecc <= mem_ctl_ch.io.iccm_buf_correct_ecc @[el2_ifu.scala 337:27] - io.iccm_correction_state <= mem_ctl_ch.io.iccm_correction_state @[el2_ifu.scala 338:28] - io.ic_premux_data <= mem_ctl_ch.io.ic_premux_data @[el2_ifu.scala 339:21] + ifc_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 88:28] + ifc_ctl_ch.io.free_clk <= io.free_clk @[el2_ifu.scala 89:26] + ifc_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 90:27] + ifc_ctl_ch.io.ic_hit_f <= mem_ctl_ch.io.ic_hit_f @[el2_ifu.scala 91:26] + ifc_ctl_ch.io.ifu_fb_consume1 <= aln_ctl_ch.io.ifu_fb_consume1 @[el2_ifu.scala 92:33] + ifc_ctl_ch.io.ifu_fb_consume2 <= aln_ctl_ch.io.ifu_fb_consume2 @[el2_ifu.scala 93:33] + io.ifu_dec.dec_ifc.ifu_pmu_fetch_stall <= ifc_ctl_ch.io.dec_ifc.ifu_pmu_fetch_stall @[el2_ifu.scala 94:25] + ifc_ctl_ch.io.dec_ifc.dec_tlu_mrac_ff <= io.ifu_dec.dec_ifc.dec_tlu_mrac_ff @[el2_ifu.scala 94:25] + ifc_ctl_ch.io.dec_ifc.dec_tlu_flush_noredir_wb <= io.ifu_dec.dec_ifc.dec_tlu_flush_noredir_wb @[el2_ifu.scala 94:25] + ifc_ctl_ch.io.exu_ifc.exu_flush_path_final <= io.exu_ifu.exu_ifc.exu_flush_path_final @[el2_ifu.scala 95:25] + ifc_ctl_ch.io.exu_ifc.exu_flush_final <= io.exu_ifu.exu_ifc.exu_flush_final @[el2_ifu.scala 95:25] + ifc_ctl_ch.io.ifu_bp_hit_taken_f <= bp_ctl_ch.io.ifu_bp_hit_taken_f @[el2_ifu.scala 96:36] + ifc_ctl_ch.io.ifu_bp_btb_target_f <= bp_ctl_ch.io.ifu_bp_btb_target_f @[el2_ifu.scala 97:37] + ifc_ctl_ch.io.ic_dma_active <= mem_ctl_ch.io.ic_dma_active @[el2_ifu.scala 98:31] + ifc_ctl_ch.io.ic_write_stall <= mem_ctl_ch.io.ic_write_stall @[el2_ifu.scala 99:32] + ifc_ctl_ch.io.dma_iccm_stall_any <= io.dma_iccm_stall_any @[el2_ifu.scala 100:36] + ifc_ctl_ch.io.ifu_ic_mb_empty <= mem_ctl_ch.io.ifu_ic_mb_empty @[el2_ifu.scala 101:33] + aln_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 104:27] + aln_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 105:28] + aln_ctl_ch.io.ifu_async_error_start <= mem_ctl_ch.io.ifu_async_error_start @[el2_ifu.scala 106:39] + aln_ctl_ch.io.iccm_rd_ecc_double_err <= mem_ctl_ch.io.iccm_rd_ecc_double_err @[el2_ifu.scala 107:40] + aln_ctl_ch.io.ic_access_fault_f <= mem_ctl_ch.io.ic_access_fault_f @[el2_ifu.scala 108:35] + aln_ctl_ch.io.ic_access_fault_type_f <= mem_ctl_ch.io.ic_access_fault_type_f @[el2_ifu.scala 109:40] + aln_ctl_ch.io.ifu_bp_fghr_f <= bp_ctl_ch.io.ifu_bp_fghr_f @[el2_ifu.scala 110:31] + aln_ctl_ch.io.ifu_bp_btb_target_f <= bp_ctl_ch.io.ifu_bp_btb_target_f @[el2_ifu.scala 111:37] + aln_ctl_ch.io.ifu_bp_poffset_f <= bp_ctl_ch.io.ifu_bp_poffset_f @[el2_ifu.scala 112:34] + aln_ctl_ch.io.ifu_bp_hist0_f <= bp_ctl_ch.io.ifu_bp_hist0_f @[el2_ifu.scala 113:32] + aln_ctl_ch.io.ifu_bp_hist1_f <= bp_ctl_ch.io.ifu_bp_hist1_f @[el2_ifu.scala 114:32] + aln_ctl_ch.io.ifu_bp_pc4_f <= bp_ctl_ch.io.ifu_bp_pc4_f @[el2_ifu.scala 115:30] + aln_ctl_ch.io.ifu_bp_way_f <= bp_ctl_ch.io.ifu_bp_way_f @[el2_ifu.scala 116:30] + aln_ctl_ch.io.ifu_bp_valid_f <= bp_ctl_ch.io.ifu_bp_valid_f @[el2_ifu.scala 117:32] + aln_ctl_ch.io.ifu_bp_ret_f <= bp_ctl_ch.io.ifu_bp_ret_f @[el2_ifu.scala 118:30] + aln_ctl_ch.io.exu_flush_final <= io.exu_ifu.exu_ifc.exu_flush_final @[el2_ifu.scala 119:33] + io.ifu_dec.dec_aln.ifu_pmu_instr_aligned <= aln_ctl_ch.io.dec_aln.ifu_pmu_instr_aligned @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.ret <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.ret @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.way <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.way @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.prett <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.prett @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.bank <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.bank @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.br_start_error <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.br_start_error @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.br_error <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.br_error @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.hist <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.hist @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.bits.toffset <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.bits.toffset @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.i0_brp.valid <= aln_ctl_ch.io.dec_aln.aln_ib.i0_brp.valid @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_pc4 <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_pc4 @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_pc <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_pc @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_instr <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_instr @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_valid <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_valid @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_btag <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_bp_btag @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_fghr <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_bp_fghr @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_bp_index <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_bp_index @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_dbecc <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_dbecc @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf_f1 <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_icaf_f1 @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf_type <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_icaf_type @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_ib.ifu_i0_icaf <= aln_ctl_ch.io.dec_aln.aln_ib.ifu_i0_icaf @[el2_ifu.scala 120:25] + io.ifu_dec.dec_aln.aln_dec.ifu_i0_cinst <= aln_ctl_ch.io.dec_aln.aln_dec.ifu_i0_cinst @[el2_ifu.scala 120:25] + aln_ctl_ch.io.dec_aln.aln_dec.dec_i0_decode_d <= io.ifu_dec.dec_aln.aln_dec.dec_i0_decode_d @[el2_ifu.scala 120:25] + aln_ctl_ch.io.ifu_fetch_data_f <= mem_ctl_ch.io.ic_data_f @[el2_ifu.scala 121:34] + aln_ctl_ch.io.ifu_fetch_val <= mem_ctl_ch.io.ifu_fetch_val @[el2_ifu.scala 122:31] + aln_ctl_ch.io.ifu_fetch_pc <= ifc_ctl_ch.io.ifc_fetch_addr_f @[el2_ifu.scala 123:30] + bp_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 126:26] + bp_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 127:27] + bp_ctl_ch.io.ic_hit_f <= mem_ctl_ch.io.ic_hit_f @[el2_ifu.scala 128:25] + bp_ctl_ch.io.ifc_fetch_addr_f <= ifc_ctl_ch.io.ifc_fetch_addr_f @[el2_ifu.scala 129:33] + bp_ctl_ch.io.ifc_fetch_req_f <= ifc_ctl_ch.io.ifc_fetch_req_f @[el2_ifu.scala 130:32] + bp_ctl_ch.io.dec_bp.dec_tlu_bpred_disable <= io.ifu_dec.dec_bp.dec_tlu_bpred_disable @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_flush_leak_one_wb <= io.ifu_dec.dec_bp.dec_tlu_flush_leak_one_wb @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_flush_lower_wb <= io.ifu_dec.dec_bp.dec_tlu_flush_lower_wb @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.bits.middle <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.middle @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.bits.way <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.way @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.bits.br_start_error <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.br_start_error @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.bits.br_error <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.br_error @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.bits.hist <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.bits.hist @[el2_ifu.scala 131:23] + bp_ctl_ch.io.dec_bp.dec_tlu_br0_r_pkt.valid <= io.ifu_dec.dec_bp.dec_tlu_br0_r_pkt.valid @[el2_ifu.scala 131:23] + bp_ctl_ch.io.exu_bp.exu_flush_final <= io.exu_ifu.exu_bp.exu_flush_final @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_btag <= io.exu_ifu.exu_bp.exu_mp_btag @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_index <= io.exu_ifu.exu_bp.exu_mp_index @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_fghr <= io.exu_ifu.exu_bp.exu_mp_fghr @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_eghr <= io.exu_ifu.exu_bp.exu_mp_eghr @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.way <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.way @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.pja <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.pja @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.pret <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.pret @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.pcall <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.pcall @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.prett <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.prett @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.br_start_error <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.br_start_error @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.br_error <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.br_error @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.toffset <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.toffset @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.hist <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.hist @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.pc4 <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.pc4 @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.boffset <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.boffset @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.ataken <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.ataken @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.bits.misp <= io.exu_ifu.exu_bp.exu_mp_pkt.bits.misp @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_mp_pkt.valid <= io.exu_ifu.exu_bp.exu_mp_pkt.valid @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_i0_br_index_r <= io.exu_ifu.exu_bp.exu_i0_br_index_r @[el2_ifu.scala 132:23] + bp_ctl_ch.io.exu_bp.exu_i0_br_fghr_r <= io.exu_ifu.exu_bp.exu_i0_br_fghr_r @[el2_ifu.scala 132:23] + mem_ctl_ch.io.free_clk <= io.free_clk @[el2_ifu.scala 135:26] + mem_ctl_ch.io.active_clk <= io.active_clk @[el2_ifu.scala 136:28] + mem_ctl_ch.io.exu_flush_final <= io.exu_ifu.exu_ifc.exu_flush_final @[el2_ifu.scala 137:33] + io.ifu_dec.dec_mem_ctrl.ifu_miss_state_idle <= mem_ctl_ch.io.dec_mem_ctrl.ifu_miss_state_idle @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_ic_debug_rd_data_valid <= mem_ctl_ch.io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_ic_debug_rd_data <= mem_ctl_ch.io.dec_mem_ctrl.ifu_ic_debug_rd_data @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err <= mem_ctl_ch.io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_ic_error_start <= mem_ctl_ch.io.dec_mem_ctrl.ifu_ic_error_start @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_trxn <= mem_ctl_ch.io.dec_mem_ctrl.ifu_pmu_bus_trxn @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_busy <= mem_ctl_ch.io.dec_mem_ctrl.ifu_pmu_bus_busy @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_pmu_bus_error <= mem_ctl_ch.io.dec_mem_ctrl.ifu_pmu_bus_error @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_pmu_ic_hit <= mem_ctl_ch.io.dec_mem_ctrl.ifu_pmu_ic_hit @[el2_ifu.scala 138:30] + io.ifu_dec.dec_mem_ctrl.ifu_pmu_ic_miss <= mem_ctl_ch.io.dec_mem_ctrl.ifu_pmu_ic_miss @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_core_ecc_disable <= io.ifu_dec.dec_mem_ctrl.dec_tlu_core_ecc_disable @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid <= io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid <= io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics <= io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata <= io.ifu_dec.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_fence_i_wb <= io.ifu_dec.dec_mem_ctrl.dec_tlu_fence_i_wb @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_force_halt <= io.ifu_dec.dec_mem_ctrl.dec_tlu_force_halt @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_i0_commit_cmt <= io.ifu_dec.dec_mem_ctrl.dec_tlu_i0_commit_cmt @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_flush_err_wb <= io.ifu_dec.dec_mem_ctrl.dec_tlu_flush_err_wb @[el2_ifu.scala 138:30] + mem_ctl_ch.io.dec_mem_ctrl.dec_tlu_flush_lower_wb <= io.ifu_dec.dec_mem_ctrl.dec_tlu_flush_lower_wb @[el2_ifu.scala 138:30] + mem_ctl_ch.io.ifc_fetch_addr_bf <= ifc_ctl_ch.io.ifc_fetch_addr_bf @[el2_ifu.scala 139:35] + mem_ctl_ch.io.ifc_fetch_uncacheable_bf <= ifc_ctl_ch.io.ifc_fetch_uncacheable_bf @[el2_ifu.scala 140:42] + mem_ctl_ch.io.ifc_fetch_req_bf <= ifc_ctl_ch.io.ifc_fetch_req_bf @[el2_ifu.scala 141:34] + mem_ctl_ch.io.ifc_fetch_req_bf_raw <= ifc_ctl_ch.io.ifc_fetch_req_bf_raw @[el2_ifu.scala 142:38] + mem_ctl_ch.io.ifc_iccm_access_bf <= ifc_ctl_ch.io.ifc_iccm_access_bf @[el2_ifu.scala 143:36] + mem_ctl_ch.io.ifc_region_acc_fault_bf <= ifc_ctl_ch.io.ifc_region_acc_fault_bf @[el2_ifu.scala 144:41] + mem_ctl_ch.io.ifc_dma_access_ok <= ifc_ctl_ch.io.ifc_dma_access_ok @[el2_ifu.scala 145:35] + mem_ctl_ch.io.ifu_bp_hit_taken_f <= bp_ctl_ch.io.ifu_bp_hit_taken_f @[el2_ifu.scala 146:36] + mem_ctl_ch.io.ifu_bp_inst_mask_f <= bp_ctl_ch.io.ifu_bp_inst_mask_f @[el2_ifu.scala 147:36] + mem_ctl_ch.io.ifu_axi.r.bits.last <= io.ifu.r.bits.last @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.r.bits.resp <= io.ifu.r.bits.resp @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.r.bits.data <= io.ifu.r.bits.data @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.r.bits.id <= io.ifu.r.bits.id @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.r.valid <= io.ifu.r.valid @[el2_ifu.scala 148:25] + io.ifu.r.ready <= mem_ctl_ch.io.ifu_axi.r.ready @[el2_ifu.scala 148:25] + io.ifu.ar.bits.qos <= mem_ctl_ch.io.ifu_axi.ar.bits.qos @[el2_ifu.scala 148:25] + io.ifu.ar.bits.prot <= mem_ctl_ch.io.ifu_axi.ar.bits.prot @[el2_ifu.scala 148:25] + io.ifu.ar.bits.cache <= mem_ctl_ch.io.ifu_axi.ar.bits.cache @[el2_ifu.scala 148:25] + io.ifu.ar.bits.lock <= mem_ctl_ch.io.ifu_axi.ar.bits.lock @[el2_ifu.scala 148:25] + io.ifu.ar.bits.burst <= mem_ctl_ch.io.ifu_axi.ar.bits.burst @[el2_ifu.scala 148:25] + io.ifu.ar.bits.size <= mem_ctl_ch.io.ifu_axi.ar.bits.size @[el2_ifu.scala 148:25] + io.ifu.ar.bits.len <= mem_ctl_ch.io.ifu_axi.ar.bits.len @[el2_ifu.scala 148:25] + io.ifu.ar.bits.region <= mem_ctl_ch.io.ifu_axi.ar.bits.region @[el2_ifu.scala 148:25] + io.ifu.ar.bits.addr <= mem_ctl_ch.io.ifu_axi.ar.bits.addr @[el2_ifu.scala 148:25] + io.ifu.ar.bits.id <= mem_ctl_ch.io.ifu_axi.ar.bits.id @[el2_ifu.scala 148:25] + io.ifu.ar.valid <= mem_ctl_ch.io.ifu_axi.ar.valid @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.ar.ready <= io.ifu.ar.ready @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.b.bits.id <= io.ifu.b.bits.id @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.b.bits.resp <= io.ifu.b.bits.resp @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.b.valid <= io.ifu.b.valid @[el2_ifu.scala 148:25] + io.ifu.b.ready <= mem_ctl_ch.io.ifu_axi.b.ready @[el2_ifu.scala 148:25] + io.ifu.w.bits.last <= mem_ctl_ch.io.ifu_axi.w.bits.last @[el2_ifu.scala 148:25] + io.ifu.w.bits.strb <= mem_ctl_ch.io.ifu_axi.w.bits.strb @[el2_ifu.scala 148:25] + io.ifu.w.bits.data <= mem_ctl_ch.io.ifu_axi.w.bits.data @[el2_ifu.scala 148:25] + io.ifu.w.valid <= mem_ctl_ch.io.ifu_axi.w.valid @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.w.ready <= io.ifu.w.ready @[el2_ifu.scala 148:25] + io.ifu.aw.bits.qos <= mem_ctl_ch.io.ifu_axi.aw.bits.qos @[el2_ifu.scala 148:25] + io.ifu.aw.bits.prot <= mem_ctl_ch.io.ifu_axi.aw.bits.prot @[el2_ifu.scala 148:25] + io.ifu.aw.bits.cache <= mem_ctl_ch.io.ifu_axi.aw.bits.cache @[el2_ifu.scala 148:25] + io.ifu.aw.bits.lock <= mem_ctl_ch.io.ifu_axi.aw.bits.lock @[el2_ifu.scala 148:25] + io.ifu.aw.bits.burst <= mem_ctl_ch.io.ifu_axi.aw.bits.burst @[el2_ifu.scala 148:25] + io.ifu.aw.bits.size <= mem_ctl_ch.io.ifu_axi.aw.bits.size @[el2_ifu.scala 148:25] + io.ifu.aw.bits.len <= mem_ctl_ch.io.ifu_axi.aw.bits.len @[el2_ifu.scala 148:25] + io.ifu.aw.bits.region <= mem_ctl_ch.io.ifu_axi.aw.bits.region @[el2_ifu.scala 148:25] + io.ifu.aw.bits.addr <= mem_ctl_ch.io.ifu_axi.aw.bits.addr @[el2_ifu.scala 148:25] + io.ifu.aw.bits.id <= mem_ctl_ch.io.ifu_axi.aw.bits.id @[el2_ifu.scala 148:25] + io.ifu.aw.valid <= mem_ctl_ch.io.ifu_axi.aw.valid @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_axi.aw.ready <= io.ifu.aw.ready @[el2_ifu.scala 148:25] + mem_ctl_ch.io.ifu_bus_clk_en <= io.ifu_bus_clk_en @[el2_ifu.scala 149:32] + mem_ctl_ch.io.dma_iccm_req <= io.dma_iccm_req @[el2_ifu.scala 150:30] + mem_ctl_ch.io.dma_mem_addr <= io.dma_mem_addr @[el2_ifu.scala 151:30] + mem_ctl_ch.io.dma_mem_sz <= io.dma_mem_sz @[el2_ifu.scala 152:28] + mem_ctl_ch.io.dma_mem_write <= io.dma_mem_write @[el2_ifu.scala 153:31] + mem_ctl_ch.io.dma_mem_wdata <= io.dma_mem_wdata @[el2_ifu.scala 154:31] + mem_ctl_ch.io.dma_mem_tag <= io.dma_mem_tag @[el2_ifu.scala 155:29] + mem_ctl_ch.io.ic_rd_data <= io.ic_rd_data @[el2_ifu.scala 156:28] + mem_ctl_ch.io.ic_debug_rd_data <= io.ic_debug_rd_data @[el2_ifu.scala 157:34] + mem_ctl_ch.io.ictag_debug_rd_data <= io.ictag_debug_rd_data @[el2_ifu.scala 158:37] + mem_ctl_ch.io.ic_eccerr <= io.ic_eccerr @[el2_ifu.scala 159:27] + mem_ctl_ch.io.ic_parerr <= io.ic_parerr @[el2_ifu.scala 160:27] + mem_ctl_ch.io.ic_rd_hit <= io.ic_rd_hit @[el2_ifu.scala 161:27] + mem_ctl_ch.io.ic_tag_perr <= io.ic_tag_perr @[el2_ifu.scala 162:29] + mem_ctl_ch.io.iccm_rd_data <= io.iccm_rd_data @[el2_ifu.scala 163:30] + mem_ctl_ch.io.iccm_rd_data_ecc <= io.iccm_rd_data_ecc @[el2_ifu.scala 164:34] + mem_ctl_ch.io.ifu_fetch_val <= mem_ctl_ch.io.ic_fetch_val_f @[el2_ifu.scala 165:31] + mem_ctl_ch.io.scan_mode <= io.scan_mode @[el2_ifu.scala 166:27] + io.iccm_dma_ecc_error <= mem_ctl_ch.io.iccm_dma_ecc_error @[el2_ifu.scala 169:25] + io.iccm_dma_rvalid <= mem_ctl_ch.io.iccm_dma_rvalid @[el2_ifu.scala 170:22] + io.iccm_dma_rdata <= mem_ctl_ch.io.iccm_dma_rdata @[el2_ifu.scala 171:21] + io.iccm_dma_rtag <= mem_ctl_ch.io.iccm_dma_rtag @[el2_ifu.scala 172:20] + io.iccm_ready <= mem_ctl_ch.io.iccm_ready @[el2_ifu.scala 173:17] + io.ic_rw_addr <= mem_ctl_ch.io.ic_rw_addr @[el2_ifu.scala 176:17] + io.ic_wr_en <= mem_ctl_ch.io.ic_wr_en @[el2_ifu.scala 177:15] + io.ic_rd_en <= mem_ctl_ch.io.ic_rd_en @[el2_ifu.scala 178:15] + io.ic_wr_data[0] <= mem_ctl_ch.io.ic_wr_data[0] @[el2_ifu.scala 179:17] + io.ic_wr_data[1] <= mem_ctl_ch.io.ic_wr_data[1] @[el2_ifu.scala 179:17] + io.ic_debug_wr_data <= mem_ctl_ch.io.ic_debug_wr_data @[el2_ifu.scala 180:23] + io.ic_sel_premux_data <= mem_ctl_ch.io.ic_sel_premux_data @[el2_ifu.scala 181:25] + io.ic_debug_addr <= mem_ctl_ch.io.ic_debug_addr @[el2_ifu.scala 182:20] + io.ic_debug_rd_en <= mem_ctl_ch.io.ic_debug_rd_en @[el2_ifu.scala 183:21] + io.ic_debug_wr_en <= mem_ctl_ch.io.ic_debug_wr_en @[el2_ifu.scala 184:21] + io.ic_debug_tag_array <= mem_ctl_ch.io.ic_debug_tag_array @[el2_ifu.scala 185:25] + io.ic_debug_way <= mem_ctl_ch.io.ic_debug_way @[el2_ifu.scala 186:19] + io.ic_tag_valid <= mem_ctl_ch.io.ic_tag_valid @[el2_ifu.scala 187:19] + io.iccm_rw_addr <= mem_ctl_ch.io.iccm_rw_addr @[el2_ifu.scala 188:19] + io.iccm_wren <= mem_ctl_ch.io.iccm_wren @[el2_ifu.scala 189:16] + io.iccm_rden <= mem_ctl_ch.io.iccm_rden @[el2_ifu.scala 190:16] + io.iccm_wr_data <= mem_ctl_ch.io.iccm_wr_data @[el2_ifu.scala 191:19] + io.iccm_wr_size <= mem_ctl_ch.io.iccm_wr_size @[el2_ifu.scala 192:19] + io.iccm_dma_sb_error <= mem_ctl_ch.io.iccm_dma_sb_error @[el2_ifu.scala 195:24] + io.iccm_buf_correct_ecc <= mem_ctl_ch.io.iccm_buf_correct_ecc @[el2_ifu.scala 198:27] + io.iccm_correction_state <= mem_ctl_ch.io.iccm_correction_state @[el2_ifu.scala 199:28] + io.ic_premux_data <= mem_ctl_ch.io.ic_premux_data @[el2_ifu.scala 200:21] diff --git a/el2_ifu.v b/el2_ifu.v index 18b7d440..db0a2175 100644 --- a/el2_ifu.v +++ b/el2_ifu.v @@ -25,10 +25,26 @@ module el2_ifu_mem_ctl( input io_free_clk, input io_active_clk, input io_exu_flush_final, - input io_dec_tlu_flush_lower_wb, - input io_dec_tlu_flush_err_wb, - input io_dec_tlu_i0_commit_cmt, - input io_dec_tlu_force_halt, + input io_dec_mem_ctrl_dec_tlu_flush_lower_wb, + input io_dec_mem_ctrl_dec_tlu_flush_err_wb, + input io_dec_mem_ctrl_dec_tlu_i0_commit_cmt, + input io_dec_mem_ctrl_dec_tlu_force_halt, + input io_dec_mem_ctrl_dec_tlu_fence_i_wb, + input [70:0] io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata, + input [16:0] io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics, + input io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid, + input io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid, + input io_dec_mem_ctrl_dec_tlu_core_ecc_disable, + output io_dec_mem_ctrl_ifu_pmu_ic_miss, + output io_dec_mem_ctrl_ifu_pmu_ic_hit, + output io_dec_mem_ctrl_ifu_pmu_bus_error, + output io_dec_mem_ctrl_ifu_pmu_bus_busy, + output io_dec_mem_ctrl_ifu_pmu_bus_trxn, + output io_dec_mem_ctrl_ifu_ic_error_start, + output io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err, + output [70:0] io_dec_mem_ctrl_ifu_ic_debug_rd_data, + output io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid, + output io_dec_mem_ctrl_ifu_miss_state_idle, input [30:0] io_ifc_fetch_addr_bf, input io_ifc_fetch_uncacheable_bf, input io_ifc_fetch_req_bf, @@ -36,14 +52,18 @@ module el2_ifu_mem_ctl( input io_ifc_iccm_access_bf, input io_ifc_region_acc_fault_bf, input io_ifc_dma_access_ok, - input io_dec_tlu_fence_i_wb, input io_ifu_bp_hit_taken_f, input io_ifu_bp_inst_mask_f, - input io_ifu_axi_arready, - input io_ifu_axi_rvalid, - input [2:0] io_ifu_axi_rid, - input [63:0] io_ifu_axi_rdata, - input [1:0] io_ifu_axi_rresp, + input io_ifu_axi_ar_ready, + output io_ifu_axi_ar_valid, + output [2:0] io_ifu_axi_ar_bits_id, + output [31:0] io_ifu_axi_ar_bits_addr, + output [3:0] io_ifu_axi_ar_bits_region, + output io_ifu_axi_r_ready, + input io_ifu_axi_r_valid, + input [2:0] io_ifu_axi_r_bits_id, + input [63:0] io_ifu_axi_r_bits_data, + input [1:0] io_ifu_axi_r_bits_resp, input io_ifu_bus_clk_en, input io_dma_iccm_req, input [31:0] io_dma_mem_addr, @@ -60,24 +80,9 @@ module el2_ifu_mem_ctl( input [63:0] io_iccm_rd_data, input [77:0] io_iccm_rd_data_ecc, input [1:0] io_ifu_fetch_val, - input [70:0] io_dec_tlu_ic_diag_pkt_icache_wrdata, - input [16:0] io_dec_tlu_ic_diag_pkt_icache_dicawics, - input io_dec_tlu_ic_diag_pkt_icache_rd_valid, - input io_dec_tlu_ic_diag_pkt_icache_wr_valid, - output io_ifu_miss_state_idle, output io_ifu_ic_mb_empty, output io_ic_dma_active, output io_ic_write_stall, - output io_ifu_pmu_ic_miss, - output io_ifu_pmu_ic_hit, - output io_ifu_pmu_bus_error, - output io_ifu_pmu_bus_busy, - output io_ifu_pmu_bus_trxn, - output io_ifu_axi_arvalid, - output [2:0] io_ifu_axi_arid, - output [31:0] io_ifu_axi_araddr, - output [3:0] io_ifu_axi_arregion, - output io_ifu_axi_rready, output io_iccm_dma_ecc_error, output io_iccm_dma_rvalid, output [63:0] io_iccm_dma_rdata, @@ -89,7 +94,6 @@ module el2_ifu_mem_ctl( output [70:0] io_ic_wr_data_0, output [70:0] io_ic_wr_data_1, output [70:0] io_ic_debug_wr_data, - output [70:0] io_ifu_ic_debug_rd_data, output [9:0] io_ic_debug_addr, output io_ic_debug_rd_en, output io_ic_debug_wr_en, @@ -104,17 +108,13 @@ module el2_ifu_mem_ctl( output io_ic_hit_f, output io_ic_access_fault_f, output [1:0] io_ic_access_fault_type_f, - output io_iccm_rd_ecc_single_err, output io_iccm_rd_ecc_double_err, - output io_ic_error_start, output io_ifu_async_error_start, output io_iccm_dma_sb_error, output [1:0] io_ic_fetch_val_f, output [31:0] io_ic_data_f, output [63:0] io_ic_premux_data, output io_ic_sel_premux_data, - input io_dec_tlu_core_ecc_disable, - output io_ifu_ic_debug_rd_data_valid, output io_iccm_buf_correct_ecc, output io_iccm_correction_state, input io_scan_mode @@ -571,14 +571,14 @@ module el2_ifu_mem_ctl( reg [31:0] _RAND_448; reg [31:0] _RAND_449; reg [31:0] _RAND_450; - reg [63:0] _RAND_451; - reg [31:0] _RAND_452; + reg [31:0] _RAND_451; + reg [63:0] _RAND_452; reg [31:0] _RAND_453; reg [31:0] _RAND_454; reg [31:0] _RAND_455; - reg [63:0] _RAND_456; + reg [31:0] _RAND_456; reg [31:0] _RAND_457; - reg [31:0] _RAND_458; + reg [63:0] _RAND_458; reg [31:0] _RAND_459; reg [31:0] _RAND_460; reg [31:0] _RAND_461; @@ -591,6 +591,8 @@ module el2_ifu_mem_ctl( reg [31:0] _RAND_468; reg [31:0] _RAND_469; reg [31:0] _RAND_470; + reg [31:0] _RAND_471; + reg [31:0] _RAND_472; `endif // RANDOMIZE_REG_INIT wire rvclkhdr_io_l1clk; // @[el2_lib.scala 483:22] wire rvclkhdr_io_clk; // @[el2_lib.scala 483:22] @@ -968,332 +970,330 @@ module el2_ifu_mem_ctl( wire rvclkhdr_93_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_93_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_93_io_scan_mode; // @[el2_lib.scala 483:22] - reg flush_final_f; // @[el2_ifu_mem_ctl.scala 187:30] - reg ifc_fetch_req_f_raw; // @[el2_ifu_mem_ctl.scala 323:36] - wire _T_319 = ~io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 324:44] - wire ifc_fetch_req_f = ifc_fetch_req_f_raw & _T_319; // @[el2_ifu_mem_ctl.scala 324:42] - wire _T = io_ifc_fetch_req_bf_raw | ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 188:53] + reg flush_final_f; // @[el2_ifu_mem_ctl.scala 201:53] + reg ifc_fetch_req_f_raw; // @[el2_ifu_mem_ctl.scala 337:61] + wire _T_319 = ~io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 338:44] + wire ifc_fetch_req_f = ifc_fetch_req_f_raw & _T_319; // @[el2_ifu_mem_ctl.scala 338:42] + wire _T = io_ifc_fetch_req_bf_raw | ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 202:53] reg [2:0] miss_state; // @[Reg.scala 27:20] - wire miss_pending = miss_state != 3'h0; // @[el2_ifu_mem_ctl.scala 255:30] - wire _T_1 = _T | miss_pending; // @[el2_ifu_mem_ctl.scala 188:71] - wire _T_2 = _T_1 | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 188:86] - reg scnd_miss_req_q; // @[el2_ifu_mem_ctl.scala 553:52] - wire scnd_miss_req = scnd_miss_req_q & _T_319; // @[el2_ifu_mem_ctl.scala 555:36] - wire debug_c1_clken = io_ic_debug_rd_en | io_ic_debug_wr_en; // @[el2_ifu_mem_ctl.scala 189:42] + wire miss_pending = miss_state != 3'h0; // @[el2_ifu_mem_ctl.scala 269:30] + wire _T_1 = _T | miss_pending; // @[el2_ifu_mem_ctl.scala 202:71] + wire _T_2 = _T_1 | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 202:86] + reg scnd_miss_req_q; // @[el2_ifu_mem_ctl.scala 571:52] + wire scnd_miss_req = scnd_miss_req_q & _T_319; // @[el2_ifu_mem_ctl.scala 573:36] + wire debug_c1_clken = io_ic_debug_rd_en | io_ic_debug_wr_en; // @[el2_ifu_mem_ctl.scala 203:42] wire [3:0] ic_fetch_val_int_f = {2'h0,io_ic_fetch_val_f}; // @[Cat.scala 29:58] - reg [30:0] ifu_fetch_addr_int_f; // @[el2_ifu_mem_ctl.scala 310:63] - wire [4:0] _GEN_437 = {{1'd0}, ic_fetch_val_int_f}; // @[el2_ifu_mem_ctl.scala 671:53] - wire [4:0] ic_fetch_val_shift_right = _GEN_437 << ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 671:53] - wire [1:0] _GEN_438 = {{1'd0}, _T_319}; // @[el2_ifu_mem_ctl.scala 674:91] - wire [1:0] _T_3079 = ic_fetch_val_shift_right[3:2] & _GEN_438; // @[el2_ifu_mem_ctl.scala 674:91] - reg ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 325:60] - wire fetch_req_iccm_f = ifc_fetch_req_f & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 277:46] - wire [1:0] _GEN_439 = {{1'd0}, fetch_req_iccm_f}; // @[el2_ifu_mem_ctl.scala 674:113] - wire [1:0] _T_3080 = _T_3079 & _GEN_439; // @[el2_ifu_mem_ctl.scala 674:113] - reg iccm_dma_rvalid_in; // @[el2_ifu_mem_ctl.scala 660:59] - wire [1:0] _GEN_440 = {{1'd0}, iccm_dma_rvalid_in}; // @[el2_ifu_mem_ctl.scala 674:130] - wire [1:0] _T_3081 = _T_3080 | _GEN_440; // @[el2_ifu_mem_ctl.scala 674:130] - wire _T_3082 = ~io_dec_tlu_core_ecc_disable; // @[el2_ifu_mem_ctl.scala 674:154] - wire [1:0] _GEN_441 = {{1'd0}, _T_3082}; // @[el2_ifu_mem_ctl.scala 674:152] - wire [1:0] _T_3083 = _T_3081 & _GEN_441; // @[el2_ifu_mem_ctl.scala 674:152] - wire [1:0] _T_3072 = ic_fetch_val_shift_right[1:0] & _GEN_438; // @[el2_ifu_mem_ctl.scala 674:91] - wire [1:0] _T_3073 = _T_3072 & _GEN_439; // @[el2_ifu_mem_ctl.scala 674:113] - wire [1:0] _T_3074 = _T_3073 | _GEN_440; // @[el2_ifu_mem_ctl.scala 674:130] - wire [1:0] _T_3076 = _T_3074 & _GEN_441; // @[el2_ifu_mem_ctl.scala 674:152] - wire [3:0] iccm_ecc_word_enable = {_T_3083,_T_3076}; // @[Cat.scala 29:58] - wire _T_3183 = ^io_iccm_rd_data_ecc[31:0]; // @[el2_lib.scala 333:30] - wire _T_3184 = ^io_iccm_rd_data_ecc[38:32]; // @[el2_lib.scala 333:44] - wire _T_3185 = _T_3183 ^ _T_3184; // @[el2_lib.scala 333:35] - wire [5:0] _T_3193 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[29],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[27],io_iccm_rd_data_ecc[26]}; // @[el2_lib.scala 333:76] - wire _T_3194 = ^_T_3193; // @[el2_lib.scala 333:83] - wire _T_3195 = io_iccm_rd_data_ecc[37] ^ _T_3194; // @[el2_lib.scala 333:71] - wire [6:0] _T_3202 = {io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],io_iccm_rd_data_ecc[15],io_iccm_rd_data_ecc[14],io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[12],io_iccm_rd_data_ecc[11]}; // @[el2_lib.scala 333:103] - wire [14:0] _T_3210 = {io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[18],_T_3202}; // @[el2_lib.scala 333:103] - wire _T_3211 = ^_T_3210; // @[el2_lib.scala 333:110] - wire _T_3212 = io_iccm_rd_data_ecc[36] ^ _T_3211; // @[el2_lib.scala 333:98] - wire [6:0] _T_3219 = {io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[7],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[5],io_iccm_rd_data_ecc[4]}; // @[el2_lib.scala 333:130] - wire [14:0] _T_3227 = {io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[18],_T_3219}; // @[el2_lib.scala 333:130] - wire _T_3228 = ^_T_3227; // @[el2_lib.scala 333:137] - wire _T_3229 = io_iccm_rd_data_ecc[35] ^ _T_3228; // @[el2_lib.scala 333:125] - wire [8:0] _T_3238 = {io_iccm_rd_data_ecc[15],io_iccm_rd_data_ecc[14],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[7],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[2],io_iccm_rd_data_ecc[1]}; // @[el2_lib.scala 333:157] - wire [17:0] _T_3247 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[29],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],_T_3238}; // @[el2_lib.scala 333:157] - wire _T_3248 = ^_T_3247; // @[el2_lib.scala 333:164] - wire _T_3249 = io_iccm_rd_data_ecc[34] ^ _T_3248; // @[el2_lib.scala 333:152] - wire [8:0] _T_3258 = {io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[12],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[5],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[2],io_iccm_rd_data_ecc[0]}; // @[el2_lib.scala 333:184] - wire [17:0] _T_3267 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[27],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],_T_3258}; // @[el2_lib.scala 333:184] - wire _T_3268 = ^_T_3267; // @[el2_lib.scala 333:191] - wire _T_3269 = io_iccm_rd_data_ecc[33] ^ _T_3268; // @[el2_lib.scala 333:179] - wire [8:0] _T_3278 = {io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[11],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[4],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[1],io_iccm_rd_data_ecc[0]}; // @[el2_lib.scala 333:211] - wire [17:0] _T_3287 = {io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[26],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[15],_T_3278}; // @[el2_lib.scala 333:211] - wire _T_3288 = ^_T_3287; // @[el2_lib.scala 333:218] - wire _T_3289 = io_iccm_rd_data_ecc[32] ^ _T_3288; // @[el2_lib.scala 333:206] - wire [6:0] _T_3295 = {_T_3185,_T_3195,_T_3212,_T_3229,_T_3249,_T_3269,_T_3289}; // @[Cat.scala 29:58] - wire _T_3296 = _T_3295 != 7'h0; // @[el2_lib.scala 334:44] - wire _T_3297 = iccm_ecc_word_enable[0] & _T_3296; // @[el2_lib.scala 334:32] - wire _T_3299 = _T_3297 & _T_3295[6]; // @[el2_lib.scala 334:53] - wire _T_3568 = ^io_iccm_rd_data_ecc[70:39]; // @[el2_lib.scala 333:30] - wire _T_3569 = ^io_iccm_rd_data_ecc[77:71]; // @[el2_lib.scala 333:44] - wire _T_3570 = _T_3568 ^ _T_3569; // @[el2_lib.scala 333:35] - wire [5:0] _T_3578 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[68],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[66],io_iccm_rd_data_ecc[65]}; // @[el2_lib.scala 333:76] - wire _T_3579 = ^_T_3578; // @[el2_lib.scala 333:83] - wire _T_3580 = io_iccm_rd_data_ecc[76] ^ _T_3579; // @[el2_lib.scala 333:71] - wire [6:0] _T_3587 = {io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],io_iccm_rd_data_ecc[54],io_iccm_rd_data_ecc[53],io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[51],io_iccm_rd_data_ecc[50]}; // @[el2_lib.scala 333:103] - wire [14:0] _T_3595 = {io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[57],_T_3587}; // @[el2_lib.scala 333:103] - wire _T_3596 = ^_T_3595; // @[el2_lib.scala 333:110] - wire _T_3597 = io_iccm_rd_data_ecc[75] ^ _T_3596; // @[el2_lib.scala 333:98] - wire [6:0] _T_3604 = {io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[46],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[44],io_iccm_rd_data_ecc[43]}; // @[el2_lib.scala 333:130] - wire [14:0] _T_3612 = {io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[57],_T_3604}; // @[el2_lib.scala 333:130] - wire _T_3613 = ^_T_3612; // @[el2_lib.scala 333:137] - wire _T_3614 = io_iccm_rd_data_ecc[74] ^ _T_3613; // @[el2_lib.scala 333:125] - wire [8:0] _T_3623 = {io_iccm_rd_data_ecc[54],io_iccm_rd_data_ecc[53],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[46],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[41],io_iccm_rd_data_ecc[40]}; // @[el2_lib.scala 333:157] - wire [17:0] _T_3632 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[68],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],_T_3623}; // @[el2_lib.scala 333:157] - wire _T_3633 = ^_T_3632; // @[el2_lib.scala 333:164] - wire _T_3634 = io_iccm_rd_data_ecc[73] ^ _T_3633; // @[el2_lib.scala 333:152] - wire [8:0] _T_3643 = {io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[51],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[44],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[41],io_iccm_rd_data_ecc[39]}; // @[el2_lib.scala 333:184] - wire [17:0] _T_3652 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[66],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],_T_3643}; // @[el2_lib.scala 333:184] - wire _T_3653 = ^_T_3652; // @[el2_lib.scala 333:191] - wire _T_3654 = io_iccm_rd_data_ecc[72] ^ _T_3653; // @[el2_lib.scala 333:179] - wire [8:0] _T_3663 = {io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[50],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[43],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[40],io_iccm_rd_data_ecc[39]}; // @[el2_lib.scala 333:211] - wire [17:0] _T_3672 = {io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[65],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[54],_T_3663}; // @[el2_lib.scala 333:211] - wire _T_3673 = ^_T_3672; // @[el2_lib.scala 333:218] - wire _T_3674 = io_iccm_rd_data_ecc[71] ^ _T_3673; // @[el2_lib.scala 333:206] - wire [6:0] _T_3680 = {_T_3570,_T_3580,_T_3597,_T_3614,_T_3634,_T_3654,_T_3674}; // @[Cat.scala 29:58] - wire _T_3681 = _T_3680 != 7'h0; // @[el2_lib.scala 334:44] - wire _T_3682 = iccm_ecc_word_enable[1] & _T_3681; // @[el2_lib.scala 334:32] - wire _T_3684 = _T_3682 & _T_3680[6]; // @[el2_lib.scala 334:53] - wire [1:0] iccm_single_ecc_error = {_T_3299,_T_3684}; // @[Cat.scala 29:58] - wire _T_3 = |iccm_single_ecc_error; // @[el2_ifu_mem_ctl.scala 192:52] - reg dma_iccm_req_f; // @[el2_ifu_mem_ctl.scala 637:51] - wire _T_6 = io_iccm_rd_ecc_single_err | io_ic_error_start; // @[el2_ifu_mem_ctl.scala 193:57] + reg [30:0] ifu_fetch_addr_int_f; // @[el2_ifu_mem_ctl.scala 324:63] + wire [4:0] _GEN_435 = {{1'd0}, ic_fetch_val_int_f}; // @[el2_ifu_mem_ctl.scala 689:53] + wire [4:0] ic_fetch_val_shift_right = _GEN_435 << ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 689:53] + wire _T_3129 = |ic_fetch_val_shift_right[3:2]; // @[el2_ifu_mem_ctl.scala 692:91] + wire _T_3131 = _T_3129 & _T_319; // @[el2_ifu_mem_ctl.scala 692:95] + reg ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 339:60] + wire fetch_req_iccm_f = ifc_fetch_req_f & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 291:46] + wire _T_3132 = _T_3131 & fetch_req_iccm_f; // @[el2_ifu_mem_ctl.scala 692:117] + reg iccm_dma_rvalid_in; // @[el2_ifu_mem_ctl.scala 678:59] + wire _T_3133 = _T_3132 | iccm_dma_rvalid_in; // @[el2_ifu_mem_ctl.scala 692:134] + wire _T_3134 = ~io_dec_mem_ctrl_dec_tlu_core_ecc_disable; // @[el2_ifu_mem_ctl.scala 692:158] + wire _T_3135 = _T_3133 & _T_3134; // @[el2_ifu_mem_ctl.scala 692:156] + wire _T_3121 = |ic_fetch_val_shift_right[1:0]; // @[el2_ifu_mem_ctl.scala 692:91] + wire _T_3123 = _T_3121 & _T_319; // @[el2_ifu_mem_ctl.scala 692:95] + wire _T_3124 = _T_3123 & fetch_req_iccm_f; // @[el2_ifu_mem_ctl.scala 692:117] + wire _T_3125 = _T_3124 | iccm_dma_rvalid_in; // @[el2_ifu_mem_ctl.scala 692:134] + wire _T_3127 = _T_3125 & _T_3134; // @[el2_ifu_mem_ctl.scala 692:156] + wire [1:0] iccm_ecc_word_enable = {_T_3135,_T_3127}; // @[Cat.scala 29:58] + wire _T_3620 = ^io_iccm_rd_data_ecc[70:39]; // @[el2_lib.scala 333:30] + wire _T_3621 = ^io_iccm_rd_data_ecc[77:71]; // @[el2_lib.scala 333:44] + wire _T_3622 = _T_3620 ^ _T_3621; // @[el2_lib.scala 333:35] + wire [5:0] _T_3630 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[68],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[66],io_iccm_rd_data_ecc[65]}; // @[el2_lib.scala 333:76] + wire _T_3631 = ^_T_3630; // @[el2_lib.scala 333:83] + wire _T_3632 = io_iccm_rd_data_ecc[76] ^ _T_3631; // @[el2_lib.scala 333:71] + wire [6:0] _T_3639 = {io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],io_iccm_rd_data_ecc[54],io_iccm_rd_data_ecc[53],io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[51],io_iccm_rd_data_ecc[50]}; // @[el2_lib.scala 333:103] + wire [14:0] _T_3647 = {io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[57],_T_3639}; // @[el2_lib.scala 333:103] + wire _T_3648 = ^_T_3647; // @[el2_lib.scala 333:110] + wire _T_3649 = io_iccm_rd_data_ecc[75] ^ _T_3648; // @[el2_lib.scala 333:98] + wire [6:0] _T_3656 = {io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[46],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[44],io_iccm_rd_data_ecc[43]}; // @[el2_lib.scala 333:130] + wire [14:0] _T_3664 = {io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[57],_T_3656}; // @[el2_lib.scala 333:130] + wire _T_3665 = ^_T_3664; // @[el2_lib.scala 333:137] + wire _T_3666 = io_iccm_rd_data_ecc[74] ^ _T_3665; // @[el2_lib.scala 333:125] + wire [8:0] _T_3675 = {io_iccm_rd_data_ecc[54],io_iccm_rd_data_ecc[53],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[46],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[41],io_iccm_rd_data_ecc[40]}; // @[el2_lib.scala 333:157] + wire [17:0] _T_3684 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[68],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[61],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],_T_3675}; // @[el2_lib.scala 333:157] + wire _T_3685 = ^_T_3684; // @[el2_lib.scala 333:164] + wire _T_3686 = io_iccm_rd_data_ecc[73] ^ _T_3685; // @[el2_lib.scala 333:152] + wire [8:0] _T_3695 = {io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[51],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[48],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[44],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[41],io_iccm_rd_data_ecc[39]}; // @[el2_lib.scala 333:184] + wire [17:0] _T_3704 = {io_iccm_rd_data_ecc[70],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[66],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[63],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[59],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[55],_T_3695}; // @[el2_lib.scala 333:184] + wire _T_3705 = ^_T_3704; // @[el2_lib.scala 333:191] + wire _T_3706 = io_iccm_rd_data_ecc[72] ^ _T_3705; // @[el2_lib.scala 333:179] + wire [8:0] _T_3715 = {io_iccm_rd_data_ecc[52],io_iccm_rd_data_ecc[50],io_iccm_rd_data_ecc[49],io_iccm_rd_data_ecc[47],io_iccm_rd_data_ecc[45],io_iccm_rd_data_ecc[43],io_iccm_rd_data_ecc[42],io_iccm_rd_data_ecc[40],io_iccm_rd_data_ecc[39]}; // @[el2_lib.scala 333:211] + wire [17:0] _T_3724 = {io_iccm_rd_data_ecc[69],io_iccm_rd_data_ecc[67],io_iccm_rd_data_ecc[65],io_iccm_rd_data_ecc[64],io_iccm_rd_data_ecc[62],io_iccm_rd_data_ecc[60],io_iccm_rd_data_ecc[58],io_iccm_rd_data_ecc[56],io_iccm_rd_data_ecc[54],_T_3715}; // @[el2_lib.scala 333:211] + wire _T_3725 = ^_T_3724; // @[el2_lib.scala 333:218] + wire _T_3726 = io_iccm_rd_data_ecc[71] ^ _T_3725; // @[el2_lib.scala 333:206] + wire [6:0] _T_3732 = {_T_3622,_T_3632,_T_3649,_T_3666,_T_3686,_T_3706,_T_3726}; // @[Cat.scala 29:58] + wire _T_3733 = _T_3732 != 7'h0; // @[el2_lib.scala 334:44] + wire _T_3734 = iccm_ecc_word_enable[1] & _T_3733; // @[el2_lib.scala 334:32] + wire _T_3736 = _T_3734 & _T_3732[6]; // @[el2_lib.scala 334:53] + wire _T_3235 = ^io_iccm_rd_data_ecc[31:0]; // @[el2_lib.scala 333:30] + wire _T_3236 = ^io_iccm_rd_data_ecc[38:32]; // @[el2_lib.scala 333:44] + wire _T_3237 = _T_3235 ^ _T_3236; // @[el2_lib.scala 333:35] + wire [5:0] _T_3245 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[29],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[27],io_iccm_rd_data_ecc[26]}; // @[el2_lib.scala 333:76] + wire _T_3246 = ^_T_3245; // @[el2_lib.scala 333:83] + wire _T_3247 = io_iccm_rd_data_ecc[37] ^ _T_3246; // @[el2_lib.scala 333:71] + wire [6:0] _T_3254 = {io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],io_iccm_rd_data_ecc[15],io_iccm_rd_data_ecc[14],io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[12],io_iccm_rd_data_ecc[11]}; // @[el2_lib.scala 333:103] + wire [14:0] _T_3262 = {io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[18],_T_3254}; // @[el2_lib.scala 333:103] + wire _T_3263 = ^_T_3262; // @[el2_lib.scala 333:110] + wire _T_3264 = io_iccm_rd_data_ecc[36] ^ _T_3263; // @[el2_lib.scala 333:98] + wire [6:0] _T_3271 = {io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[7],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[5],io_iccm_rd_data_ecc[4]}; // @[el2_lib.scala 333:130] + wire [14:0] _T_3279 = {io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[18],_T_3271}; // @[el2_lib.scala 333:130] + wire _T_3280 = ^_T_3279; // @[el2_lib.scala 333:137] + wire _T_3281 = io_iccm_rd_data_ecc[35] ^ _T_3280; // @[el2_lib.scala 333:125] + wire [8:0] _T_3290 = {io_iccm_rd_data_ecc[15],io_iccm_rd_data_ecc[14],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[7],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[2],io_iccm_rd_data_ecc[1]}; // @[el2_lib.scala 333:157] + wire [17:0] _T_3299 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[29],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[22],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],_T_3290}; // @[el2_lib.scala 333:157] + wire _T_3300 = ^_T_3299; // @[el2_lib.scala 333:164] + wire _T_3301 = io_iccm_rd_data_ecc[34] ^ _T_3300; // @[el2_lib.scala 333:152] + wire [8:0] _T_3310 = {io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[12],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[9],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[5],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[2],io_iccm_rd_data_ecc[0]}; // @[el2_lib.scala 333:184] + wire [17:0] _T_3319 = {io_iccm_rd_data_ecc[31],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[27],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[24],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[20],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[16],_T_3310}; // @[el2_lib.scala 333:184] + wire _T_3320 = ^_T_3319; // @[el2_lib.scala 333:191] + wire _T_3321 = io_iccm_rd_data_ecc[33] ^ _T_3320; // @[el2_lib.scala 333:179] + wire [8:0] _T_3330 = {io_iccm_rd_data_ecc[13],io_iccm_rd_data_ecc[11],io_iccm_rd_data_ecc[10],io_iccm_rd_data_ecc[8],io_iccm_rd_data_ecc[6],io_iccm_rd_data_ecc[4],io_iccm_rd_data_ecc[3],io_iccm_rd_data_ecc[1],io_iccm_rd_data_ecc[0]}; // @[el2_lib.scala 333:211] + wire [17:0] _T_3339 = {io_iccm_rd_data_ecc[30],io_iccm_rd_data_ecc[28],io_iccm_rd_data_ecc[26],io_iccm_rd_data_ecc[25],io_iccm_rd_data_ecc[23],io_iccm_rd_data_ecc[21],io_iccm_rd_data_ecc[19],io_iccm_rd_data_ecc[17],io_iccm_rd_data_ecc[15],_T_3330}; // @[el2_lib.scala 333:211] + wire _T_3340 = ^_T_3339; // @[el2_lib.scala 333:218] + wire _T_3341 = io_iccm_rd_data_ecc[32] ^ _T_3340; // @[el2_lib.scala 333:206] + wire [6:0] _T_3347 = {_T_3237,_T_3247,_T_3264,_T_3281,_T_3301,_T_3321,_T_3341}; // @[Cat.scala 29:58] + wire _T_3348 = _T_3347 != 7'h0; // @[el2_lib.scala 334:44] + wire _T_3349 = iccm_ecc_word_enable[0] & _T_3348; // @[el2_lib.scala 334:32] + wire _T_3351 = _T_3349 & _T_3347[6]; // @[el2_lib.scala 334:53] + wire [1:0] iccm_single_ecc_error = {_T_3736,_T_3351}; // @[Cat.scala 29:58] + wire _T_3 = |iccm_single_ecc_error; // @[el2_ifu_mem_ctl.scala 206:52] + reg dma_iccm_req_f; // @[el2_ifu_mem_ctl.scala 655:51] + wire _T_6 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[el2_ifu_mem_ctl.scala 207:74] reg [2:0] perr_state; // @[Reg.scala 27:20] - wire _T_7 = perr_state == 3'h4; // @[el2_ifu_mem_ctl.scala 194:54] - wire iccm_correct_ecc = perr_state == 3'h3; // @[el2_ifu_mem_ctl.scala 480:34] - wire _T_8 = iccm_correct_ecc | _T_7; // @[el2_ifu_mem_ctl.scala 194:40] + wire _T_7 = perr_state == 3'h4; // @[el2_ifu_mem_ctl.scala 208:54] + wire iccm_correct_ecc = perr_state == 3'h3; // @[el2_ifu_mem_ctl.scala 498:34] + wire _T_8 = iccm_correct_ecc | _T_7; // @[el2_ifu_mem_ctl.scala 208:40] reg [1:0] err_stop_state; // @[Reg.scala 27:20] - wire _T_9 = err_stop_state == 2'h3; // @[el2_ifu_mem_ctl.scala 194:90] - wire _T_10 = _T_8 | _T_9; // @[el2_ifu_mem_ctl.scala 194:72] - wire _T_2476 = 2'h0 == err_stop_state; // @[Conditional.scala 37:30] - wire _T_2481 = 2'h1 == err_stop_state; // @[Conditional.scala 37:30] - wire _T_2501 = io_ifu_fetch_val == 2'h3; // @[el2_ifu_mem_ctl.scala 530:48] - wire two_byte_instr = io_ic_data_f[1:0] != 2'h3; // @[el2_ifu_mem_ctl.scala 393:42] - wire _T_2503 = io_ifu_fetch_val[0] & two_byte_instr; // @[el2_ifu_mem_ctl.scala 530:79] - wire _T_2504 = _T_2501 | _T_2503; // @[el2_ifu_mem_ctl.scala 530:56] - wire _T_2505 = io_exu_flush_final | io_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 530:122] - wire _T_2506 = ~_T_2505; // @[el2_ifu_mem_ctl.scala 530:101] - wire _T_2507 = _T_2504 & _T_2506; // @[el2_ifu_mem_ctl.scala 530:99] - wire _T_2508 = 2'h2 == err_stop_state; // @[Conditional.scala 37:30] - wire _T_2522 = io_ifu_fetch_val[0] & _T_319; // @[el2_ifu_mem_ctl.scala 537:45] - wire _T_2523 = ~io_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 537:69] - wire _T_2524 = _T_2522 & _T_2523; // @[el2_ifu_mem_ctl.scala 537:67] - wire _T_2525 = 2'h3 == err_stop_state; // @[Conditional.scala 37:30] - wire _GEN_38 = _T_2508 ? _T_2524 : _T_2525; // @[Conditional.scala 39:67] - wire _GEN_42 = _T_2481 ? _T_2507 : _GEN_38; // @[Conditional.scala 39:67] - wire err_stop_fetch = _T_2476 ? 1'h0 : _GEN_42; // @[Conditional.scala 40:58] - wire _T_11 = _T_10 | err_stop_fetch; // @[el2_ifu_mem_ctl.scala 194:112] - wire _T_13 = io_ifu_axi_rvalid & io_ifu_bus_clk_en; // @[el2_ifu_mem_ctl.scala 196:44] - wire _T_14 = _T_13 & io_ifu_axi_rready; // @[el2_ifu_mem_ctl.scala 196:65] - wire _T_227 = |io_ic_rd_hit; // @[el2_ifu_mem_ctl.scala 285:37] - wire _T_228 = ~_T_227; // @[el2_ifu_mem_ctl.scala 285:23] - reg reset_all_tags; // @[el2_ifu_mem_ctl.scala 706:53] - wire _T_229 = _T_228 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 285:41] - wire _T_207 = ~ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 276:48] - wire _T_208 = ifc_fetch_req_f & _T_207; // @[el2_ifu_mem_ctl.scala 276:46] - reg ifc_region_acc_fault_final_f; // @[el2_ifu_mem_ctl.scala 327:71] - wire _T_209 = ~ifc_region_acc_fault_final_f; // @[el2_ifu_mem_ctl.scala 276:69] - wire fetch_req_icache_f = _T_208 & _T_209; // @[el2_ifu_mem_ctl.scala 276:67] - wire _T_230 = _T_229 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 285:59] - wire _T_231 = ~miss_pending; // @[el2_ifu_mem_ctl.scala 285:82] - wire _T_232 = _T_230 & _T_231; // @[el2_ifu_mem_ctl.scala 285:80] - wire _T_233 = _T_232 | scnd_miss_req; // @[el2_ifu_mem_ctl.scala 285:97] - wire ic_act_miss_f = _T_233 & _T_209; // @[el2_ifu_mem_ctl.scala 285:114] - reg ifu_bus_rvalid_unq_ff; // @[el2_ifu_mem_ctl.scala 580:56] - reg bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 552:61] - wire ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 594:49] - wire bus_ifu_wr_en_ff = ifu_bus_rvalid_ff & miss_pending; // @[el2_ifu_mem_ctl.scala 621:41] - reg uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 312:62] - reg [2:0] bus_data_beat_count; // @[el2_ifu_mem_ctl.scala 602:56] - wire _T_2622 = bus_data_beat_count == 3'h1; // @[el2_ifu_mem_ctl.scala 619:69] - wire _T_2623 = &bus_data_beat_count; // @[el2_ifu_mem_ctl.scala 619:101] - wire bus_last_data_beat = uncacheable_miss_ff ? _T_2622 : _T_2623; // @[el2_ifu_mem_ctl.scala 619:28] - wire _T_2574 = bus_ifu_wr_en_ff & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 598:68] - wire _T_2575 = ic_act_miss_f | _T_2574; // @[el2_ifu_mem_ctl.scala 598:48] - wire bus_reset_data_beat_cnt = _T_2575 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 598:91] - wire _T_2571 = ~bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 597:50] - wire _T_2572 = bus_ifu_wr_en_ff & _T_2571; // @[el2_ifu_mem_ctl.scala 597:48] - wire _T_2573 = ~io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 597:72] - wire bus_inc_data_beat_cnt = _T_2572 & _T_2573; // @[el2_ifu_mem_ctl.scala 597:70] - wire [2:0] _T_2579 = bus_data_beat_count + 3'h1; // @[el2_ifu_mem_ctl.scala 601:115] - wire [2:0] _T_2581 = bus_inc_data_beat_cnt ? _T_2579 : 3'h0; // @[Mux.scala 27:72] - wire _T_2576 = ~bus_inc_data_beat_cnt; // @[el2_ifu_mem_ctl.scala 599:32] - wire _T_2577 = ~bus_reset_data_beat_cnt; // @[el2_ifu_mem_ctl.scala 599:57] - wire bus_hold_data_beat_cnt = _T_2576 & _T_2577; // @[el2_ifu_mem_ctl.scala 599:55] - wire [2:0] _T_2582 = bus_hold_data_beat_cnt ? bus_data_beat_count : 3'h0; // @[Mux.scala 27:72] - wire [2:0] bus_new_data_beat_count = _T_2581 | _T_2582; // @[Mux.scala 27:72] - wire _T_15 = &bus_new_data_beat_count; // @[el2_ifu_mem_ctl.scala 196:112] - wire _T_16 = _T_14 & _T_15; // @[el2_ifu_mem_ctl.scala 196:85] - wire _T_17 = ~uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 197:5] - wire _T_18 = _T_16 & _T_17; // @[el2_ifu_mem_ctl.scala 196:118] - wire _T_19 = miss_state == 3'h5; // @[el2_ifu_mem_ctl.scala 197:41] + wire _T_9 = err_stop_state == 2'h3; // @[el2_ifu_mem_ctl.scala 208:90] + wire _T_10 = _T_8 | _T_9; // @[el2_ifu_mem_ctl.scala 208:72] + wire _T_2526 = 2'h0 == err_stop_state; // @[Conditional.scala 37:30] + wire _T_2531 = 2'h1 == err_stop_state; // @[Conditional.scala 37:30] + wire _T_2551 = io_ifu_fetch_val == 2'h3; // @[el2_ifu_mem_ctl.scala 548:48] + wire two_byte_instr = io_ic_data_f[1:0] != 2'h3; // @[el2_ifu_mem_ctl.scala 413:42] + wire _T_2553 = io_ifu_fetch_val[0] & two_byte_instr; // @[el2_ifu_mem_ctl.scala 548:79] + wire _T_2554 = _T_2551 | _T_2553; // @[el2_ifu_mem_ctl.scala 548:56] + wire _T_2555 = io_exu_flush_final | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 548:122] + wire _T_2556 = ~_T_2555; // @[el2_ifu_mem_ctl.scala 548:101] + wire _T_2557 = _T_2554 & _T_2556; // @[el2_ifu_mem_ctl.scala 548:99] + wire _T_2558 = 2'h2 == err_stop_state; // @[Conditional.scala 37:30] + wire _T_2572 = io_ifu_fetch_val[0] & _T_319; // @[el2_ifu_mem_ctl.scala 555:45] + wire _T_2573 = ~io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 555:69] + wire _T_2574 = _T_2572 & _T_2573; // @[el2_ifu_mem_ctl.scala 555:67] + wire _T_2575 = 2'h3 == err_stop_state; // @[Conditional.scala 37:30] + wire _GEN_37 = _T_2558 ? _T_2574 : _T_2575; // @[Conditional.scala 39:67] + wire _GEN_41 = _T_2531 ? _T_2557 : _GEN_37; // @[Conditional.scala 39:67] + wire err_stop_fetch = _T_2526 ? 1'h0 : _GEN_41; // @[Conditional.scala 40:58] + wire _T_11 = _T_10 | err_stop_fetch; // @[el2_ifu_mem_ctl.scala 208:112] + wire _T_13 = io_ifu_axi_r_valid & io_ifu_bus_clk_en; // @[el2_ifu_mem_ctl.scala 210:44] + wire _T_14 = _T_13 & io_ifu_axi_r_ready; // @[el2_ifu_mem_ctl.scala 210:65] + wire _T_227 = |io_ic_rd_hit; // @[el2_ifu_mem_ctl.scala 299:37] + wire _T_228 = ~_T_227; // @[el2_ifu_mem_ctl.scala 299:23] + reg reset_all_tags; // @[el2_ifu_mem_ctl.scala 724:53] + wire _T_229 = _T_228 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 299:41] + wire _T_207 = ~ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 290:48] + wire _T_208 = ifc_fetch_req_f & _T_207; // @[el2_ifu_mem_ctl.scala 290:46] + reg ifc_region_acc_fault_final_f; // @[el2_ifu_mem_ctl.scala 341:71] + wire _T_209 = ~ifc_region_acc_fault_final_f; // @[el2_ifu_mem_ctl.scala 290:69] + wire fetch_req_icache_f = _T_208 & _T_209; // @[el2_ifu_mem_ctl.scala 290:67] + wire _T_230 = _T_229 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 299:59] + wire _T_231 = ~miss_pending; // @[el2_ifu_mem_ctl.scala 299:82] + wire _T_232 = _T_230 & _T_231; // @[el2_ifu_mem_ctl.scala 299:80] + wire _T_233 = _T_232 | scnd_miss_req; // @[el2_ifu_mem_ctl.scala 299:97] + wire ic_act_miss_f = _T_233 & _T_209; // @[el2_ifu_mem_ctl.scala 299:114] + reg ifu_bus_rvalid_unq_ff; // @[el2_ifu_mem_ctl.scala 598:56] + reg bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 570:61] + wire ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 612:49] + wire bus_ifu_wr_en_ff = ifu_bus_rvalid_ff & miss_pending; // @[el2_ifu_mem_ctl.scala 639:41] + reg uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 326:62] + reg [2:0] bus_data_beat_count; // @[el2_ifu_mem_ctl.scala 620:56] + wire _T_2672 = bus_data_beat_count == 3'h1; // @[el2_ifu_mem_ctl.scala 637:69] + wire _T_2673 = &bus_data_beat_count; // @[el2_ifu_mem_ctl.scala 637:101] + wire bus_last_data_beat = uncacheable_miss_ff ? _T_2672 : _T_2673; // @[el2_ifu_mem_ctl.scala 637:28] + wire _T_2624 = bus_ifu_wr_en_ff & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 616:68] + wire _T_2625 = ic_act_miss_f | _T_2624; // @[el2_ifu_mem_ctl.scala 616:48] + wire bus_reset_data_beat_cnt = _T_2625 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 616:91] + wire _T_2621 = ~bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 615:50] + wire _T_2622 = bus_ifu_wr_en_ff & _T_2621; // @[el2_ifu_mem_ctl.scala 615:48] + wire _T_2623 = ~io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 615:72] + wire bus_inc_data_beat_cnt = _T_2622 & _T_2623; // @[el2_ifu_mem_ctl.scala 615:70] + wire [2:0] _T_2629 = bus_data_beat_count + 3'h1; // @[el2_ifu_mem_ctl.scala 619:115] + wire [2:0] _T_2631 = bus_inc_data_beat_cnt ? _T_2629 : 3'h0; // @[Mux.scala 27:72] + wire _T_2626 = ~bus_inc_data_beat_cnt; // @[el2_ifu_mem_ctl.scala 617:32] + wire _T_2627 = ~bus_reset_data_beat_cnt; // @[el2_ifu_mem_ctl.scala 617:57] + wire bus_hold_data_beat_cnt = _T_2626 & _T_2627; // @[el2_ifu_mem_ctl.scala 617:55] + wire [2:0] _T_2632 = bus_hold_data_beat_cnt ? bus_data_beat_count : 3'h0; // @[Mux.scala 27:72] + wire [2:0] bus_new_data_beat_count = _T_2631 | _T_2632; // @[Mux.scala 27:72] + wire _T_15 = &bus_new_data_beat_count; // @[el2_ifu_mem_ctl.scala 210:112] + wire _T_16 = _T_14 & _T_15; // @[el2_ifu_mem_ctl.scala 210:85] + wire _T_17 = ~uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 211:5] + wire _T_18 = _T_16 & _T_17; // @[el2_ifu_mem_ctl.scala 210:118] + wire _T_19 = miss_state == 3'h5; // @[el2_ifu_mem_ctl.scala 211:41] wire _T_24 = 3'h0 == miss_state; // @[Conditional.scala 37:30] - wire _T_26 = ic_act_miss_f & _T_319; // @[el2_ifu_mem_ctl.scala 203:43] - wire [2:0] _T_28 = _T_26 ? 3'h1 : 3'h2; // @[el2_ifu_mem_ctl.scala 203:27] + wire _T_26 = ic_act_miss_f & _T_319; // @[el2_ifu_mem_ctl.scala 217:43] + wire [2:0] _T_28 = _T_26 ? 3'h1 : 3'h2; // @[el2_ifu_mem_ctl.scala 217:27] wire _T_31 = 3'h1 == miss_state; // @[Conditional.scala 37:30] - wire [4:0] byp_fetch_index = ifu_fetch_addr_int_f[4:0]; // @[el2_ifu_mem_ctl.scala 430:45] - wire _T_2106 = byp_fetch_index[4:2] == 3'h0; // @[el2_ifu_mem_ctl.scala 451:127] - reg [7:0] ic_miss_buff_data_valid; // @[el2_ifu_mem_ctl.scala 407:60] - wire _T_2137 = _T_2106 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2110 = byp_fetch_index[4:2] == 3'h1; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2138 = _T_2110 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] - wire _T_2145 = _T_2137 | _T_2138; // @[Mux.scala 27:72] - wire _T_2114 = byp_fetch_index[4:2] == 3'h2; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2139 = _T_2114 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] - wire _T_2146 = _T_2145 | _T_2139; // @[Mux.scala 27:72] - wire _T_2118 = byp_fetch_index[4:2] == 3'h3; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2140 = _T_2118 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] - wire _T_2147 = _T_2146 | _T_2140; // @[Mux.scala 27:72] - wire _T_2122 = byp_fetch_index[4:2] == 3'h4; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2141 = _T_2122 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] - wire _T_2148 = _T_2147 | _T_2141; // @[Mux.scala 27:72] - wire _T_2126 = byp_fetch_index[4:2] == 3'h5; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2142 = _T_2126 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] - wire _T_2149 = _T_2148 | _T_2142; // @[Mux.scala 27:72] - wire _T_2130 = byp_fetch_index[4:2] == 3'h6; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2143 = _T_2130 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] - wire _T_2150 = _T_2149 | _T_2143; // @[Mux.scala 27:72] - wire _T_2134 = byp_fetch_index[4:2] == 3'h7; // @[el2_ifu_mem_ctl.scala 451:127] - wire _T_2144 = _T_2134 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] - wire ic_miss_buff_data_valid_bypass_index = _T_2150 | _T_2144; // @[Mux.scala 27:72] - wire _T_2192 = ~byp_fetch_index[1]; // @[el2_ifu_mem_ctl.scala 453:69] - wire _T_2193 = ic_miss_buff_data_valid_bypass_index & _T_2192; // @[el2_ifu_mem_ctl.scala 453:67] - wire _T_2195 = ~byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 453:91] - wire _T_2196 = _T_2193 & _T_2195; // @[el2_ifu_mem_ctl.scala 453:89] - wire _T_2201 = _T_2193 & byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 454:65] - wire _T_2202 = _T_2196 | _T_2201; // @[el2_ifu_mem_ctl.scala 453:112] - wire _T_2204 = ic_miss_buff_data_valid_bypass_index & byp_fetch_index[1]; // @[el2_ifu_mem_ctl.scala 455:43] - wire _T_2207 = _T_2204 & _T_2195; // @[el2_ifu_mem_ctl.scala 455:65] - wire _T_2208 = _T_2202 | _T_2207; // @[el2_ifu_mem_ctl.scala 454:88] - wire _T_2212 = _T_2204 & byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 456:65] - wire [2:0] byp_fetch_index_inc = ifu_fetch_addr_int_f[4:2] + 3'h1; // @[el2_ifu_mem_ctl.scala 433:75] - wire _T_2152 = byp_fetch_index_inc == 3'h0; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2176 = _T_2152 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2155 = byp_fetch_index_inc == 3'h1; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2177 = _T_2155 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] - wire _T_2184 = _T_2176 | _T_2177; // @[Mux.scala 27:72] - wire _T_2158 = byp_fetch_index_inc == 3'h2; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2178 = _T_2158 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] - wire _T_2185 = _T_2184 | _T_2178; // @[Mux.scala 27:72] - wire _T_2161 = byp_fetch_index_inc == 3'h3; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2179 = _T_2161 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] - wire _T_2186 = _T_2185 | _T_2179; // @[Mux.scala 27:72] - wire _T_2164 = byp_fetch_index_inc == 3'h4; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2180 = _T_2164 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] - wire _T_2187 = _T_2186 | _T_2180; // @[Mux.scala 27:72] - wire _T_2167 = byp_fetch_index_inc == 3'h5; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2181 = _T_2167 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] - wire _T_2188 = _T_2187 | _T_2181; // @[Mux.scala 27:72] - wire _T_2170 = byp_fetch_index_inc == 3'h6; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2182 = _T_2170 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] - wire _T_2189 = _T_2188 | _T_2182; // @[Mux.scala 27:72] - wire _T_2173 = byp_fetch_index_inc == 3'h7; // @[el2_ifu_mem_ctl.scala 452:110] - wire _T_2183 = _T_2173 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] - wire ic_miss_buff_data_valid_inc_bypass_index = _T_2189 | _T_2183; // @[Mux.scala 27:72] - wire _T_2213 = _T_2212 & ic_miss_buff_data_valid_inc_bypass_index; // @[el2_ifu_mem_ctl.scala 456:87] - wire _T_2214 = _T_2208 | _T_2213; // @[el2_ifu_mem_ctl.scala 455:88] - wire _T_2218 = ic_miss_buff_data_valid_bypass_index & _T_2134; // @[el2_ifu_mem_ctl.scala 457:43] - wire miss_buff_hit_unq_f = _T_2214 | _T_2218; // @[el2_ifu_mem_ctl.scala 456:131] - wire _T_2234 = miss_state == 3'h4; // @[el2_ifu_mem_ctl.scala 462:55] - wire _T_2235 = miss_state == 3'h1; // @[el2_ifu_mem_ctl.scala 462:87] - wire _T_2236 = _T_2234 | _T_2235; // @[el2_ifu_mem_ctl.scala 462:74] - wire crit_byp_hit_f = miss_buff_hit_unq_f & _T_2236; // @[el2_ifu_mem_ctl.scala 462:41] - wire _T_2219 = miss_state == 3'h6; // @[el2_ifu_mem_ctl.scala 459:30] - reg [30:0] imb_ff; // @[el2_ifu_mem_ctl.scala 313:49] - wire miss_wrap_f = imb_ff[5] != ifu_fetch_addr_int_f[5]; // @[el2_ifu_mem_ctl.scala 450:51] - wire _T_2220 = ~miss_wrap_f; // @[el2_ifu_mem_ctl.scala 459:68] - wire _T_2221 = miss_buff_hit_unq_f & _T_2220; // @[el2_ifu_mem_ctl.scala 459:66] - wire stream_hit_f = _T_2219 & _T_2221; // @[el2_ifu_mem_ctl.scala 459:43] - wire _T_215 = crit_byp_hit_f | stream_hit_f; // @[el2_ifu_mem_ctl.scala 280:35] - wire _T_216 = _T_215 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 280:52] - wire ic_byp_hit_f = _T_216 & miss_pending; // @[el2_ifu_mem_ctl.scala 280:73] - reg last_data_recieved_ff; // @[el2_ifu_mem_ctl.scala 604:58] - wire last_beat = bus_last_data_beat & bus_ifu_wr_en_ff; // @[el2_ifu_mem_ctl.scala 631:35] - wire _T_32 = bus_ifu_wr_en_ff & last_beat; // @[el2_ifu_mem_ctl.scala 207:113] - wire _T_33 = last_data_recieved_ff | _T_32; // @[el2_ifu_mem_ctl.scala 207:93] - wire _T_34 = ic_byp_hit_f & _T_33; // @[el2_ifu_mem_ctl.scala 207:67] - wire _T_35 = _T_34 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 207:127] - wire _T_36 = io_dec_tlu_force_halt | _T_35; // @[el2_ifu_mem_ctl.scala 207:51] - wire _T_38 = ~last_data_recieved_ff; // @[el2_ifu_mem_ctl.scala 208:30] - wire _T_39 = ic_byp_hit_f & _T_38; // @[el2_ifu_mem_ctl.scala 208:27] - wire _T_40 = _T_39 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 208:53] - wire _T_42 = ~ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 209:16] - wire _T_44 = _T_42 & _T_319; // @[el2_ifu_mem_ctl.scala 209:30] - wire _T_46 = _T_44 & _T_32; // @[el2_ifu_mem_ctl.scala 209:52] - wire _T_47 = _T_46 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 209:85] - wire _T_51 = _T_32 & _T_17; // @[el2_ifu_mem_ctl.scala 210:49] - wire _T_54 = ic_byp_hit_f & _T_319; // @[el2_ifu_mem_ctl.scala 211:33] - wire _T_56 = ~_T_32; // @[el2_ifu_mem_ctl.scala 211:57] - wire _T_57 = _T_54 & _T_56; // @[el2_ifu_mem_ctl.scala 211:55] - wire ifu_bp_hit_taken_q_f = io_ifu_bp_hit_taken_f & io_ic_hit_f; // @[el2_ifu_mem_ctl.scala 199:52] - wire _T_58 = ~ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 211:91] - wire _T_59 = _T_57 & _T_58; // @[el2_ifu_mem_ctl.scala 211:89] - wire _T_61 = _T_59 & _T_17; // @[el2_ifu_mem_ctl.scala 211:113] - wire _T_64 = bus_ifu_wr_en_ff & _T_319; // @[el2_ifu_mem_ctl.scala 212:39] - wire _T_67 = _T_64 & _T_56; // @[el2_ifu_mem_ctl.scala 212:61] - wire _T_69 = _T_67 & _T_58; // @[el2_ifu_mem_ctl.scala 212:95] - wire _T_71 = _T_69 & _T_17; // @[el2_ifu_mem_ctl.scala 212:119] - wire _T_79 = _T_46 & _T_17; // @[el2_ifu_mem_ctl.scala 213:100] - wire _T_81 = io_exu_flush_final | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 214:44] - wire _T_84 = _T_81 & _T_56; // @[el2_ifu_mem_ctl.scala 214:68] - wire [2:0] _T_86 = _T_84 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 214:22] - wire [2:0] _T_87 = _T_79 ? 3'h0 : _T_86; // @[el2_ifu_mem_ctl.scala 213:20] - wire [2:0] _T_88 = _T_71 ? 3'h6 : _T_87; // @[el2_ifu_mem_ctl.scala 212:20] - wire [2:0] _T_89 = _T_61 ? 3'h6 : _T_88; // @[el2_ifu_mem_ctl.scala 211:18] - wire [2:0] _T_90 = _T_51 ? 3'h0 : _T_89; // @[el2_ifu_mem_ctl.scala 210:16] - wire [2:0] _T_91 = _T_47 ? 3'h4 : _T_90; // @[el2_ifu_mem_ctl.scala 209:14] - wire [2:0] _T_92 = _T_40 ? 3'h3 : _T_91; // @[el2_ifu_mem_ctl.scala 208:12] - wire [2:0] _T_93 = _T_36 ? 3'h0 : _T_92; // @[el2_ifu_mem_ctl.scala 207:27] + wire [4:0] byp_fetch_index = ifu_fetch_addr_int_f[4:0]; // @[el2_ifu_mem_ctl.scala 450:45] + wire _T_2155 = byp_fetch_index[4:2] == 3'h0; // @[el2_ifu_mem_ctl.scala 471:127] + reg [7:0] ic_miss_buff_data_valid; // @[el2_ifu_mem_ctl.scala 427:60] + wire _T_2186 = _T_2155 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] + wire _T_2159 = byp_fetch_index[4:2] == 3'h1; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2187 = _T_2159 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] + wire _T_2194 = _T_2186 | _T_2187; // @[Mux.scala 27:72] + wire _T_2163 = byp_fetch_index[4:2] == 3'h2; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2188 = _T_2163 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] + wire _T_2195 = _T_2194 | _T_2188; // @[Mux.scala 27:72] + wire _T_2167 = byp_fetch_index[4:2] == 3'h3; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2189 = _T_2167 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] + wire _T_2196 = _T_2195 | _T_2189; // @[Mux.scala 27:72] + wire _T_2171 = byp_fetch_index[4:2] == 3'h4; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2190 = _T_2171 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] + wire _T_2197 = _T_2196 | _T_2190; // @[Mux.scala 27:72] + wire _T_2175 = byp_fetch_index[4:2] == 3'h5; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2191 = _T_2175 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] + wire _T_2198 = _T_2197 | _T_2191; // @[Mux.scala 27:72] + wire _T_2179 = byp_fetch_index[4:2] == 3'h6; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2192 = _T_2179 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] + wire _T_2199 = _T_2198 | _T_2192; // @[Mux.scala 27:72] + wire _T_2183 = byp_fetch_index[4:2] == 3'h7; // @[el2_ifu_mem_ctl.scala 471:127] + wire _T_2193 = _T_2183 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] + wire ic_miss_buff_data_valid_bypass_index = _T_2199 | _T_2193; // @[Mux.scala 27:72] + wire _T_2241 = ~byp_fetch_index[1]; // @[el2_ifu_mem_ctl.scala 473:69] + wire _T_2242 = ic_miss_buff_data_valid_bypass_index & _T_2241; // @[el2_ifu_mem_ctl.scala 473:67] + wire _T_2244 = ~byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 473:91] + wire _T_2245 = _T_2242 & _T_2244; // @[el2_ifu_mem_ctl.scala 473:89] + wire _T_2250 = _T_2242 & byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 474:65] + wire _T_2251 = _T_2245 | _T_2250; // @[el2_ifu_mem_ctl.scala 473:112] + wire _T_2253 = ic_miss_buff_data_valid_bypass_index & byp_fetch_index[1]; // @[el2_ifu_mem_ctl.scala 475:43] + wire _T_2256 = _T_2253 & _T_2244; // @[el2_ifu_mem_ctl.scala 475:65] + wire _T_2257 = _T_2251 | _T_2256; // @[el2_ifu_mem_ctl.scala 474:88] + wire _T_2261 = _T_2253 & byp_fetch_index[0]; // @[el2_ifu_mem_ctl.scala 476:65] + wire [2:0] byp_fetch_index_inc = ifu_fetch_addr_int_f[4:2] + 3'h1; // @[el2_ifu_mem_ctl.scala 453:75] + wire _T_2201 = byp_fetch_index_inc == 3'h0; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2225 = _T_2201 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] + wire _T_2204 = byp_fetch_index_inc == 3'h1; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2226 = _T_2204 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] + wire _T_2233 = _T_2225 | _T_2226; // @[Mux.scala 27:72] + wire _T_2207 = byp_fetch_index_inc == 3'h2; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2227 = _T_2207 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] + wire _T_2234 = _T_2233 | _T_2227; // @[Mux.scala 27:72] + wire _T_2210 = byp_fetch_index_inc == 3'h3; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2228 = _T_2210 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] + wire _T_2235 = _T_2234 | _T_2228; // @[Mux.scala 27:72] + wire _T_2213 = byp_fetch_index_inc == 3'h4; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2229 = _T_2213 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] + wire _T_2236 = _T_2235 | _T_2229; // @[Mux.scala 27:72] + wire _T_2216 = byp_fetch_index_inc == 3'h5; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2230 = _T_2216 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] + wire _T_2237 = _T_2236 | _T_2230; // @[Mux.scala 27:72] + wire _T_2219 = byp_fetch_index_inc == 3'h6; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2231 = _T_2219 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] + wire _T_2238 = _T_2237 | _T_2231; // @[Mux.scala 27:72] + wire _T_2222 = byp_fetch_index_inc == 3'h7; // @[el2_ifu_mem_ctl.scala 472:110] + wire _T_2232 = _T_2222 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] + wire ic_miss_buff_data_valid_inc_bypass_index = _T_2238 | _T_2232; // @[Mux.scala 27:72] + wire _T_2262 = _T_2261 & ic_miss_buff_data_valid_inc_bypass_index; // @[el2_ifu_mem_ctl.scala 476:87] + wire _T_2263 = _T_2257 | _T_2262; // @[el2_ifu_mem_ctl.scala 475:88] + wire _T_2267 = ic_miss_buff_data_valid_bypass_index & _T_2183; // @[el2_ifu_mem_ctl.scala 477:43] + wire miss_buff_hit_unq_f = _T_2263 | _T_2267; // @[el2_ifu_mem_ctl.scala 476:131] + wire _T_2283 = miss_state == 3'h4; // @[el2_ifu_mem_ctl.scala 482:55] + wire _T_2284 = miss_state == 3'h1; // @[el2_ifu_mem_ctl.scala 482:87] + wire _T_2285 = _T_2283 | _T_2284; // @[el2_ifu_mem_ctl.scala 482:74] + wire crit_byp_hit_f = miss_buff_hit_unq_f & _T_2285; // @[el2_ifu_mem_ctl.scala 482:41] + wire _T_2268 = miss_state == 3'h6; // @[el2_ifu_mem_ctl.scala 479:30] + reg [30:0] imb_ff; // @[el2_ifu_mem_ctl.scala 327:49] + wire miss_wrap_f = imb_ff[5] != ifu_fetch_addr_int_f[5]; // @[el2_ifu_mem_ctl.scala 470:51] + wire _T_2269 = ~miss_wrap_f; // @[el2_ifu_mem_ctl.scala 479:68] + wire _T_2270 = miss_buff_hit_unq_f & _T_2269; // @[el2_ifu_mem_ctl.scala 479:66] + wire stream_hit_f = _T_2268 & _T_2270; // @[el2_ifu_mem_ctl.scala 479:43] + wire _T_215 = crit_byp_hit_f | stream_hit_f; // @[el2_ifu_mem_ctl.scala 294:35] + wire _T_216 = _T_215 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 294:52] + wire ic_byp_hit_f = _T_216 & miss_pending; // @[el2_ifu_mem_ctl.scala 294:73] + reg last_data_recieved_ff; // @[el2_ifu_mem_ctl.scala 622:58] + wire last_beat = bus_last_data_beat & bus_ifu_wr_en_ff; // @[el2_ifu_mem_ctl.scala 649:35] + wire _T_32 = bus_ifu_wr_en_ff & last_beat; // @[el2_ifu_mem_ctl.scala 221:126] + wire _T_33 = last_data_recieved_ff | _T_32; // @[el2_ifu_mem_ctl.scala 221:106] + wire _T_34 = ic_byp_hit_f & _T_33; // @[el2_ifu_mem_ctl.scala 221:80] + wire _T_35 = _T_34 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 221:140] + wire _T_36 = io_dec_mem_ctrl_dec_tlu_force_halt | _T_35; // @[el2_ifu_mem_ctl.scala 221:64] + wire _T_38 = ~last_data_recieved_ff; // @[el2_ifu_mem_ctl.scala 222:30] + wire _T_39 = ic_byp_hit_f & _T_38; // @[el2_ifu_mem_ctl.scala 222:27] + wire _T_40 = _T_39 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 222:53] + wire _T_42 = ~ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 223:16] + wire _T_44 = _T_42 & _T_319; // @[el2_ifu_mem_ctl.scala 223:30] + wire _T_46 = _T_44 & _T_32; // @[el2_ifu_mem_ctl.scala 223:52] + wire _T_47 = _T_46 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 223:85] + wire _T_51 = _T_32 & _T_17; // @[el2_ifu_mem_ctl.scala 224:49] + wire _T_54 = ic_byp_hit_f & _T_319; // @[el2_ifu_mem_ctl.scala 225:33] + wire _T_56 = ~_T_32; // @[el2_ifu_mem_ctl.scala 225:57] + wire _T_57 = _T_54 & _T_56; // @[el2_ifu_mem_ctl.scala 225:55] + wire ifu_bp_hit_taken_q_f = io_ifu_bp_hit_taken_f & io_ic_hit_f; // @[el2_ifu_mem_ctl.scala 213:52] + wire _T_58 = ~ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 225:91] + wire _T_59 = _T_57 & _T_58; // @[el2_ifu_mem_ctl.scala 225:89] + wire _T_61 = _T_59 & _T_17; // @[el2_ifu_mem_ctl.scala 225:113] + wire _T_64 = bus_ifu_wr_en_ff & _T_319; // @[el2_ifu_mem_ctl.scala 226:39] + wire _T_67 = _T_64 & _T_56; // @[el2_ifu_mem_ctl.scala 226:61] + wire _T_69 = _T_67 & _T_58; // @[el2_ifu_mem_ctl.scala 226:95] + wire _T_71 = _T_69 & _T_17; // @[el2_ifu_mem_ctl.scala 226:119] + wire _T_79 = _T_46 & _T_17; // @[el2_ifu_mem_ctl.scala 227:100] + wire _T_81 = io_exu_flush_final | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 228:44] + wire _T_84 = _T_81 & _T_56; // @[el2_ifu_mem_ctl.scala 228:68] + wire [2:0] _T_86 = _T_84 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 228:22] + wire [2:0] _T_87 = _T_79 ? 3'h0 : _T_86; // @[el2_ifu_mem_ctl.scala 227:20] + wire [2:0] _T_88 = _T_71 ? 3'h6 : _T_87; // @[el2_ifu_mem_ctl.scala 226:20] + wire [2:0] _T_89 = _T_61 ? 3'h6 : _T_88; // @[el2_ifu_mem_ctl.scala 225:18] + wire [2:0] _T_90 = _T_51 ? 3'h0 : _T_89; // @[el2_ifu_mem_ctl.scala 224:16] + wire [2:0] _T_91 = _T_47 ? 3'h4 : _T_90; // @[el2_ifu_mem_ctl.scala 223:14] + wire [2:0] _T_92 = _T_40 ? 3'h3 : _T_91; // @[el2_ifu_mem_ctl.scala 222:12] + wire [2:0] _T_93 = _T_36 ? 3'h0 : _T_92; // @[el2_ifu_mem_ctl.scala 221:27] wire _T_102 = 3'h4 == miss_state; // @[Conditional.scala 37:30] wire _T_106 = 3'h6 == miss_state; // @[Conditional.scala 37:30] - wire _T_2231 = byp_fetch_index[4:1] == 4'hf; // @[el2_ifu_mem_ctl.scala 461:60] - wire _T_2232 = _T_2231 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 461:94] - wire stream_eol_f = _T_2232 & stream_hit_f; // @[el2_ifu_mem_ctl.scala 461:112] - wire _T_108 = _T_81 | stream_eol_f; // @[el2_ifu_mem_ctl.scala 222:72] - wire _T_111 = _T_108 & _T_56; // @[el2_ifu_mem_ctl.scala 222:87] - wire _T_113 = _T_111 & _T_2573; // @[el2_ifu_mem_ctl.scala 222:122] - wire [2:0] _T_115 = _T_113 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 222:27] + wire _T_2280 = byp_fetch_index[4:1] == 4'hf; // @[el2_ifu_mem_ctl.scala 481:60] + wire _T_2281 = _T_2280 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 481:94] + wire stream_eol_f = _T_2281 & stream_hit_f; // @[el2_ifu_mem_ctl.scala 481:112] + wire _T_108 = _T_81 | stream_eol_f; // @[el2_ifu_mem_ctl.scala 236:72] + wire _T_111 = _T_108 & _T_56; // @[el2_ifu_mem_ctl.scala 236:87] + wire _T_113 = _T_111 & _T_2623; // @[el2_ifu_mem_ctl.scala 236:122] + wire [2:0] _T_115 = _T_113 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 236:27] wire _T_121 = 3'h3 == miss_state; // @[Conditional.scala 37:30] - wire _T_124 = io_exu_flush_final & _T_56; // @[el2_ifu_mem_ctl.scala 226:48] - wire _T_126 = _T_124 & _T_2573; // @[el2_ifu_mem_ctl.scala 226:82] - wire [2:0] _T_128 = _T_126 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 226:27] + wire _T_124 = io_exu_flush_final & _T_56; // @[el2_ifu_mem_ctl.scala 240:48] + wire _T_126 = _T_124 & _T_2623; // @[el2_ifu_mem_ctl.scala 240:82] + wire [2:0] _T_128 = _T_126 ? 3'h2 : 3'h0; // @[el2_ifu_mem_ctl.scala 240:27] wire _T_132 = 3'h2 == miss_state; // @[Conditional.scala 37:30] - wire _T_236 = io_ic_rd_hit == 2'h0; // @[el2_ifu_mem_ctl.scala 286:28] - wire _T_237 = _T_236 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 286:42] - wire _T_238 = _T_237 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 286:60] - wire _T_239 = miss_state == 3'h2; // @[el2_ifu_mem_ctl.scala 286:94] - wire _T_240 = _T_238 & _T_239; // @[el2_ifu_mem_ctl.scala 286:81] - wire _T_243 = imb_ff[30:5] != ifu_fetch_addr_int_f[30:5]; // @[el2_ifu_mem_ctl.scala 287:39] - wire _T_244 = _T_240 & _T_243; // @[el2_ifu_mem_ctl.scala 286:111] - wire _T_246 = _T_244 & _T_17; // @[el2_ifu_mem_ctl.scala 287:91] - reg sel_mb_addr_ff; // @[el2_ifu_mem_ctl.scala 341:51] - wire _T_247 = ~sel_mb_addr_ff; // @[el2_ifu_mem_ctl.scala 287:116] - wire _T_248 = _T_246 & _T_247; // @[el2_ifu_mem_ctl.scala 287:114] - wire ic_miss_under_miss_f = _T_248 & _T_209; // @[el2_ifu_mem_ctl.scala 287:132] - wire _T_135 = ic_miss_under_miss_f & _T_56; // @[el2_ifu_mem_ctl.scala 230:50] - wire _T_137 = _T_135 & _T_2573; // @[el2_ifu_mem_ctl.scala 230:84] - wire _T_256 = _T_230 & _T_239; // @[el2_ifu_mem_ctl.scala 288:85] - wire _T_259 = imb_ff[30:5] == ifu_fetch_addr_int_f[30:5]; // @[el2_ifu_mem_ctl.scala 289:39] - wire _T_260 = _T_259 | uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 289:91] - wire ic_ignore_2nd_miss_f = _T_256 & _T_260; // @[el2_ifu_mem_ctl.scala 288:117] - wire _T_141 = ic_ignore_2nd_miss_f & _T_56; // @[el2_ifu_mem_ctl.scala 231:35] - wire _T_143 = _T_141 & _T_2573; // @[el2_ifu_mem_ctl.scala 231:69] - wire [2:0] _T_145 = _T_143 ? 3'h7 : 3'h0; // @[el2_ifu_mem_ctl.scala 231:12] - wire [2:0] _T_146 = _T_137 ? 3'h5 : _T_145; // @[el2_ifu_mem_ctl.scala 230:27] + wire _T_236 = io_ic_rd_hit == 2'h0; // @[el2_ifu_mem_ctl.scala 300:28] + wire _T_237 = _T_236 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 300:42] + wire _T_238 = _T_237 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 300:60] + wire _T_239 = miss_state == 3'h2; // @[el2_ifu_mem_ctl.scala 300:94] + wire _T_240 = _T_238 & _T_239; // @[el2_ifu_mem_ctl.scala 300:81] + wire _T_243 = imb_ff[30:5] != ifu_fetch_addr_int_f[30:5]; // @[el2_ifu_mem_ctl.scala 301:39] + wire _T_244 = _T_240 & _T_243; // @[el2_ifu_mem_ctl.scala 300:111] + wire _T_246 = _T_244 & _T_17; // @[el2_ifu_mem_ctl.scala 301:91] + reg sel_mb_addr_ff; // @[el2_ifu_mem_ctl.scala 355:51] + wire _T_247 = ~sel_mb_addr_ff; // @[el2_ifu_mem_ctl.scala 301:116] + wire _T_248 = _T_246 & _T_247; // @[el2_ifu_mem_ctl.scala 301:114] + wire ic_miss_under_miss_f = _T_248 & _T_209; // @[el2_ifu_mem_ctl.scala 301:132] + wire _T_135 = ic_miss_under_miss_f & _T_56; // @[el2_ifu_mem_ctl.scala 244:50] + wire _T_137 = _T_135 & _T_2623; // @[el2_ifu_mem_ctl.scala 244:84] + wire _T_256 = _T_230 & _T_239; // @[el2_ifu_mem_ctl.scala 302:85] + wire _T_259 = imb_ff[30:5] == ifu_fetch_addr_int_f[30:5]; // @[el2_ifu_mem_ctl.scala 303:39] + wire _T_260 = _T_259 | uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 303:91] + wire ic_ignore_2nd_miss_f = _T_256 & _T_260; // @[el2_ifu_mem_ctl.scala 302:117] + wire _T_141 = ic_ignore_2nd_miss_f & _T_56; // @[el2_ifu_mem_ctl.scala 245:35] + wire _T_143 = _T_141 & _T_2623; // @[el2_ifu_mem_ctl.scala 245:69] + wire [2:0] _T_145 = _T_143 ? 3'h7 : 3'h0; // @[el2_ifu_mem_ctl.scala 245:12] + wire [2:0] _T_146 = _T_137 ? 3'h5 : _T_145; // @[el2_ifu_mem_ctl.scala 244:27] wire _T_151 = 3'h5 == miss_state; // @[Conditional.scala 37:30] - wire [2:0] _T_154 = _T_32 ? 3'h0 : 3'h2; // @[el2_ifu_mem_ctl.scala 236:12] - wire [2:0] _T_155 = io_exu_flush_final ? _T_154 : 3'h1; // @[el2_ifu_mem_ctl.scala 235:62] - wire [2:0] _T_156 = io_dec_tlu_force_halt ? 3'h0 : _T_155; // @[el2_ifu_mem_ctl.scala 235:27] + wire [2:0] _T_154 = _T_32 ? 3'h0 : 3'h2; // @[el2_ifu_mem_ctl.scala 250:12] + wire [2:0] _T_155 = io_exu_flush_final ? _T_154 : 3'h1; // @[el2_ifu_mem_ctl.scala 249:75] + wire [2:0] _T_156 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_155; // @[el2_ifu_mem_ctl.scala 249:27] wire _T_160 = 3'h7 == miss_state; // @[Conditional.scala 37:30] - wire [2:0] _T_164 = io_exu_flush_final ? _T_154 : 3'h0; // @[el2_ifu_mem_ctl.scala 240:62] - wire [2:0] _T_165 = io_dec_tlu_force_halt ? 3'h0 : _T_164; // @[el2_ifu_mem_ctl.scala 240:27] + wire [2:0] _T_164 = io_exu_flush_final ? _T_154 : 3'h0; // @[el2_ifu_mem_ctl.scala 254:75] + wire [2:0] _T_165 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_164; // @[el2_ifu_mem_ctl.scala 254:27] wire [2:0] _GEN_0 = _T_160 ? _T_165 : 3'h0; // @[Conditional.scala 39:67] wire [2:0] _GEN_2 = _T_151 ? _T_156 : _GEN_0; // @[Conditional.scala 39:67] wire [2:0] _GEN_4 = _T_132 ? _T_146 : _GEN_2; // @[Conditional.scala 39:67] @@ -1302,28 +1302,28 @@ module el2_ifu_mem_ctl( wire [2:0] _GEN_10 = _T_102 ? 3'h0 : _GEN_8; // @[Conditional.scala 39:67] wire [2:0] _GEN_12 = _T_31 ? _T_93 : _GEN_10; // @[Conditional.scala 39:67] wire [2:0] miss_nxtstate = _T_24 ? _T_28 : _GEN_12; // @[Conditional.scala 40:58] - wire _T_20 = miss_nxtstate == 3'h5; // @[el2_ifu_mem_ctl.scala 197:73] - wire _T_21 = _T_19 | _T_20; // @[el2_ifu_mem_ctl.scala 197:57] - wire _T_22 = _T_18 & _T_21; // @[el2_ifu_mem_ctl.scala 197:26] - wire _T_30 = ic_act_miss_f & _T_2573; // @[el2_ifu_mem_ctl.scala 204:38] - wire _T_94 = io_dec_tlu_force_halt | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 215:46] - wire _T_95 = _T_94 | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 215:67] - wire _T_96 = _T_95 | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 215:82] - wire _T_98 = _T_96 | _T_32; // @[el2_ifu_mem_ctl.scala 215:105] - wire _T_100 = bus_ifu_wr_en_ff & _T_17; // @[el2_ifu_mem_ctl.scala 215:158] - wire _T_101 = _T_98 | _T_100; // @[el2_ifu_mem_ctl.scala 215:138] - wire _T_103 = io_exu_flush_final | flush_final_f; // @[el2_ifu_mem_ctl.scala 219:43] - wire _T_104 = _T_103 | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 219:59] - wire _T_105 = _T_104 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 219:74] - wire _T_119 = _T_108 | _T_32; // @[el2_ifu_mem_ctl.scala 223:84] - wire _T_120 = _T_119 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 223:118] - wire _T_130 = io_exu_flush_final | _T_32; // @[el2_ifu_mem_ctl.scala 227:43] - wire _T_131 = _T_130 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 227:76] - wire _T_148 = _T_32 | ic_miss_under_miss_f; // @[el2_ifu_mem_ctl.scala 232:55] - wire _T_149 = _T_148 | ic_ignore_2nd_miss_f; // @[el2_ifu_mem_ctl.scala 232:78] - wire _T_150 = _T_149 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 232:101] - wire _T_158 = _T_32 | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 237:55] - wire _T_159 = _T_158 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 237:76] + wire _T_20 = miss_nxtstate == 3'h5; // @[el2_ifu_mem_ctl.scala 211:73] + wire _T_21 = _T_19 | _T_20; // @[el2_ifu_mem_ctl.scala 211:57] + wire _T_22 = _T_18 & _T_21; // @[el2_ifu_mem_ctl.scala 211:26] + wire _T_30 = ic_act_miss_f & _T_2623; // @[el2_ifu_mem_ctl.scala 218:38] + wire _T_94 = io_dec_mem_ctrl_dec_tlu_force_halt | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 229:59] + wire _T_95 = _T_94 | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 229:80] + wire _T_96 = _T_95 | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 229:95] + wire _T_98 = _T_96 | _T_32; // @[el2_ifu_mem_ctl.scala 229:118] + wire _T_100 = bus_ifu_wr_en_ff & _T_17; // @[el2_ifu_mem_ctl.scala 229:171] + wire _T_101 = _T_98 | _T_100; // @[el2_ifu_mem_ctl.scala 229:151] + wire _T_103 = io_exu_flush_final | flush_final_f; // @[el2_ifu_mem_ctl.scala 233:43] + wire _T_104 = _T_103 | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 233:59] + wire _T_105 = _T_104 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 233:74] + wire _T_119 = _T_108 | _T_32; // @[el2_ifu_mem_ctl.scala 237:84] + wire _T_120 = _T_119 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 237:118] + wire _T_130 = io_exu_flush_final | _T_32; // @[el2_ifu_mem_ctl.scala 241:43] + wire _T_131 = _T_130 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 241:76] + wire _T_148 = _T_32 | ic_miss_under_miss_f; // @[el2_ifu_mem_ctl.scala 246:55] + wire _T_149 = _T_148 | ic_ignore_2nd_miss_f; // @[el2_ifu_mem_ctl.scala 246:78] + wire _T_150 = _T_149 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 246:101] + wire _T_158 = _T_32 | io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 251:55] + wire _T_159 = _T_158 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 251:76] wire _GEN_1 = _T_160 & _T_159; // @[Conditional.scala 39:67] wire _GEN_3 = _T_151 ? _T_159 : _GEN_1; // @[Conditional.scala 39:67] wire _GEN_5 = _T_132 ? _T_150 : _GEN_3; // @[Conditional.scala 39:67] @@ -1332,3754 +1332,3759 @@ module el2_ifu_mem_ctl( wire _GEN_11 = _T_102 ? _T_105 : _GEN_9; // @[Conditional.scala 39:67] wire _GEN_13 = _T_31 ? _T_101 : _GEN_11; // @[Conditional.scala 39:67] wire miss_state_en = _T_24 ? _T_30 : _GEN_13; // @[Conditional.scala 40:58] - wire _T_174 = ~flush_final_f; // @[el2_ifu_mem_ctl.scala 256:95] - wire _T_175 = _T_2234 & _T_174; // @[el2_ifu_mem_ctl.scala 256:93] - wire crit_wd_byp_ok_ff = _T_2235 | _T_175; // @[el2_ifu_mem_ctl.scala 256:58] - wire _T_178 = miss_pending & _T_56; // @[el2_ifu_mem_ctl.scala 257:36] - wire _T_180 = _T_2234 & io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 257:106] - wire _T_181 = ~_T_180; // @[el2_ifu_mem_ctl.scala 257:72] - wire _T_182 = _T_178 & _T_181; // @[el2_ifu_mem_ctl.scala 257:70] - wire _T_184 = _T_2234 & crit_byp_hit_f; // @[el2_ifu_mem_ctl.scala 258:57] - wire _T_185 = ~_T_184; // @[el2_ifu_mem_ctl.scala 258:23] - wire _T_186 = _T_182 & _T_185; // @[el2_ifu_mem_ctl.scala 257:128] - wire _T_187 = _T_186 | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 258:77] - wire _T_188 = miss_nxtstate == 3'h4; // @[el2_ifu_mem_ctl.scala 259:36] - wire _T_189 = miss_pending & _T_188; // @[el2_ifu_mem_ctl.scala 259:19] - wire sel_hold_imb = _T_187 | _T_189; // @[el2_ifu_mem_ctl.scala 258:93] - wire _T_191 = _T_19 | ic_miss_under_miss_f; // @[el2_ifu_mem_ctl.scala 261:57] - wire sel_hold_imb_scnd = _T_191 & _T_174; // @[el2_ifu_mem_ctl.scala 261:81] - reg way_status_mb_scnd_ff; // @[el2_ifu_mem_ctl.scala 269:64] - reg [6:0] ifu_ic_rw_int_addr_ff; // @[el2_ifu_mem_ctl.scala 738:14] - wire _T_4619 = ifu_ic_rw_int_addr_ff == 7'h0; // @[el2_ifu_mem_ctl.scala 734:80] + wire _T_174 = ~flush_final_f; // @[el2_ifu_mem_ctl.scala 270:95] + wire _T_175 = _T_2283 & _T_174; // @[el2_ifu_mem_ctl.scala 270:93] + wire crit_wd_byp_ok_ff = _T_2284 | _T_175; // @[el2_ifu_mem_ctl.scala 270:58] + wire _T_178 = miss_pending & _T_56; // @[el2_ifu_mem_ctl.scala 271:36] + wire _T_180 = _T_2283 & io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 271:106] + wire _T_181 = ~_T_180; // @[el2_ifu_mem_ctl.scala 271:72] + wire _T_182 = _T_178 & _T_181; // @[el2_ifu_mem_ctl.scala 271:70] + wire _T_184 = _T_2283 & crit_byp_hit_f; // @[el2_ifu_mem_ctl.scala 272:57] + wire _T_185 = ~_T_184; // @[el2_ifu_mem_ctl.scala 272:23] + wire _T_186 = _T_182 & _T_185; // @[el2_ifu_mem_ctl.scala 271:128] + wire _T_187 = _T_186 | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 272:77] + wire _T_188 = miss_nxtstate == 3'h4; // @[el2_ifu_mem_ctl.scala 273:36] + wire _T_189 = miss_pending & _T_188; // @[el2_ifu_mem_ctl.scala 273:19] + wire sel_hold_imb = _T_187 | _T_189; // @[el2_ifu_mem_ctl.scala 272:93] + wire _T_191 = _T_19 | ic_miss_under_miss_f; // @[el2_ifu_mem_ctl.scala 275:57] + wire sel_hold_imb_scnd = _T_191 & _T_174; // @[el2_ifu_mem_ctl.scala 275:81] + reg way_status_mb_scnd_ff; // @[el2_ifu_mem_ctl.scala 283:64] + reg [6:0] ifu_ic_rw_int_addr_ff; // @[el2_ifu_mem_ctl.scala 756:14] + wire _T_4671 = ifu_ic_rw_int_addr_ff == 7'h0; // @[el2_ifu_mem_ctl.scala 752:80] reg way_status_out_0; // @[Reg.scala 27:20] - wire _T_4747 = _T_4619 & way_status_out_0; // @[Mux.scala 27:72] - wire _T_4620 = ifu_ic_rw_int_addr_ff == 7'h1; // @[el2_ifu_mem_ctl.scala 734:80] + wire _T_4799 = _T_4671 & way_status_out_0; // @[Mux.scala 27:72] + wire _T_4672 = ifu_ic_rw_int_addr_ff == 7'h1; // @[el2_ifu_mem_ctl.scala 752:80] reg way_status_out_1; // @[Reg.scala 27:20] - wire _T_4748 = _T_4620 & way_status_out_1; // @[Mux.scala 27:72] - wire _T_4875 = _T_4747 | _T_4748; // @[Mux.scala 27:72] - wire _T_4621 = ifu_ic_rw_int_addr_ff == 7'h2; // @[el2_ifu_mem_ctl.scala 734:80] + wire _T_4800 = _T_4672 & way_status_out_1; // @[Mux.scala 27:72] + wire _T_4927 = _T_4799 | _T_4800; // @[Mux.scala 27:72] + wire _T_4673 = ifu_ic_rw_int_addr_ff == 7'h2; // @[el2_ifu_mem_ctl.scala 752:80] reg way_status_out_2; // @[Reg.scala 27:20] - wire _T_4749 = _T_4621 & way_status_out_2; // @[Mux.scala 27:72] - wire _T_4876 = _T_4875 | _T_4749; // @[Mux.scala 27:72] - wire _T_4622 = ifu_ic_rw_int_addr_ff == 7'h3; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_3; // @[Reg.scala 27:20] - wire _T_4750 = _T_4622 & way_status_out_3; // @[Mux.scala 27:72] - wire _T_4877 = _T_4876 | _T_4750; // @[Mux.scala 27:72] - wire _T_4623 = ifu_ic_rw_int_addr_ff == 7'h4; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_4; // @[Reg.scala 27:20] - wire _T_4751 = _T_4623 & way_status_out_4; // @[Mux.scala 27:72] - wire _T_4878 = _T_4877 | _T_4751; // @[Mux.scala 27:72] - wire _T_4624 = ifu_ic_rw_int_addr_ff == 7'h5; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_5; // @[Reg.scala 27:20] - wire _T_4752 = _T_4624 & way_status_out_5; // @[Mux.scala 27:72] - wire _T_4879 = _T_4878 | _T_4752; // @[Mux.scala 27:72] - wire _T_4625 = ifu_ic_rw_int_addr_ff == 7'h6; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_6; // @[Reg.scala 27:20] - wire _T_4753 = _T_4625 & way_status_out_6; // @[Mux.scala 27:72] - wire _T_4880 = _T_4879 | _T_4753; // @[Mux.scala 27:72] - wire _T_4626 = ifu_ic_rw_int_addr_ff == 7'h7; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_7; // @[Reg.scala 27:20] - wire _T_4754 = _T_4626 & way_status_out_7; // @[Mux.scala 27:72] - wire _T_4881 = _T_4880 | _T_4754; // @[Mux.scala 27:72] - wire _T_4627 = ifu_ic_rw_int_addr_ff == 7'h8; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_8; // @[Reg.scala 27:20] - wire _T_4755 = _T_4627 & way_status_out_8; // @[Mux.scala 27:72] - wire _T_4882 = _T_4881 | _T_4755; // @[Mux.scala 27:72] - wire _T_4628 = ifu_ic_rw_int_addr_ff == 7'h9; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_9; // @[Reg.scala 27:20] - wire _T_4756 = _T_4628 & way_status_out_9; // @[Mux.scala 27:72] - wire _T_4883 = _T_4882 | _T_4756; // @[Mux.scala 27:72] - wire _T_4629 = ifu_ic_rw_int_addr_ff == 7'ha; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_10; // @[Reg.scala 27:20] - wire _T_4757 = _T_4629 & way_status_out_10; // @[Mux.scala 27:72] - wire _T_4884 = _T_4883 | _T_4757; // @[Mux.scala 27:72] - wire _T_4630 = ifu_ic_rw_int_addr_ff == 7'hb; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_11; // @[Reg.scala 27:20] - wire _T_4758 = _T_4630 & way_status_out_11; // @[Mux.scala 27:72] - wire _T_4885 = _T_4884 | _T_4758; // @[Mux.scala 27:72] - wire _T_4631 = ifu_ic_rw_int_addr_ff == 7'hc; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_12; // @[Reg.scala 27:20] - wire _T_4759 = _T_4631 & way_status_out_12; // @[Mux.scala 27:72] - wire _T_4886 = _T_4885 | _T_4759; // @[Mux.scala 27:72] - wire _T_4632 = ifu_ic_rw_int_addr_ff == 7'hd; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_13; // @[Reg.scala 27:20] - wire _T_4760 = _T_4632 & way_status_out_13; // @[Mux.scala 27:72] - wire _T_4887 = _T_4886 | _T_4760; // @[Mux.scala 27:72] - wire _T_4633 = ifu_ic_rw_int_addr_ff == 7'he; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_14; // @[Reg.scala 27:20] - wire _T_4761 = _T_4633 & way_status_out_14; // @[Mux.scala 27:72] - wire _T_4888 = _T_4887 | _T_4761; // @[Mux.scala 27:72] - wire _T_4634 = ifu_ic_rw_int_addr_ff == 7'hf; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_15; // @[Reg.scala 27:20] - wire _T_4762 = _T_4634 & way_status_out_15; // @[Mux.scala 27:72] - wire _T_4889 = _T_4888 | _T_4762; // @[Mux.scala 27:72] - wire _T_4635 = ifu_ic_rw_int_addr_ff == 7'h10; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_16; // @[Reg.scala 27:20] - wire _T_4763 = _T_4635 & way_status_out_16; // @[Mux.scala 27:72] - wire _T_4890 = _T_4889 | _T_4763; // @[Mux.scala 27:72] - wire _T_4636 = ifu_ic_rw_int_addr_ff == 7'h11; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_17; // @[Reg.scala 27:20] - wire _T_4764 = _T_4636 & way_status_out_17; // @[Mux.scala 27:72] - wire _T_4891 = _T_4890 | _T_4764; // @[Mux.scala 27:72] - wire _T_4637 = ifu_ic_rw_int_addr_ff == 7'h12; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_18; // @[Reg.scala 27:20] - wire _T_4765 = _T_4637 & way_status_out_18; // @[Mux.scala 27:72] - wire _T_4892 = _T_4891 | _T_4765; // @[Mux.scala 27:72] - wire _T_4638 = ifu_ic_rw_int_addr_ff == 7'h13; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_19; // @[Reg.scala 27:20] - wire _T_4766 = _T_4638 & way_status_out_19; // @[Mux.scala 27:72] - wire _T_4893 = _T_4892 | _T_4766; // @[Mux.scala 27:72] - wire _T_4639 = ifu_ic_rw_int_addr_ff == 7'h14; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_20; // @[Reg.scala 27:20] - wire _T_4767 = _T_4639 & way_status_out_20; // @[Mux.scala 27:72] - wire _T_4894 = _T_4893 | _T_4767; // @[Mux.scala 27:72] - wire _T_4640 = ifu_ic_rw_int_addr_ff == 7'h15; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_21; // @[Reg.scala 27:20] - wire _T_4768 = _T_4640 & way_status_out_21; // @[Mux.scala 27:72] - wire _T_4895 = _T_4894 | _T_4768; // @[Mux.scala 27:72] - wire _T_4641 = ifu_ic_rw_int_addr_ff == 7'h16; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_22; // @[Reg.scala 27:20] - wire _T_4769 = _T_4641 & way_status_out_22; // @[Mux.scala 27:72] - wire _T_4896 = _T_4895 | _T_4769; // @[Mux.scala 27:72] - wire _T_4642 = ifu_ic_rw_int_addr_ff == 7'h17; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_23; // @[Reg.scala 27:20] - wire _T_4770 = _T_4642 & way_status_out_23; // @[Mux.scala 27:72] - wire _T_4897 = _T_4896 | _T_4770; // @[Mux.scala 27:72] - wire _T_4643 = ifu_ic_rw_int_addr_ff == 7'h18; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_24; // @[Reg.scala 27:20] - wire _T_4771 = _T_4643 & way_status_out_24; // @[Mux.scala 27:72] - wire _T_4898 = _T_4897 | _T_4771; // @[Mux.scala 27:72] - wire _T_4644 = ifu_ic_rw_int_addr_ff == 7'h19; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_25; // @[Reg.scala 27:20] - wire _T_4772 = _T_4644 & way_status_out_25; // @[Mux.scala 27:72] - wire _T_4899 = _T_4898 | _T_4772; // @[Mux.scala 27:72] - wire _T_4645 = ifu_ic_rw_int_addr_ff == 7'h1a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_26; // @[Reg.scala 27:20] - wire _T_4773 = _T_4645 & way_status_out_26; // @[Mux.scala 27:72] - wire _T_4900 = _T_4899 | _T_4773; // @[Mux.scala 27:72] - wire _T_4646 = ifu_ic_rw_int_addr_ff == 7'h1b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_27; // @[Reg.scala 27:20] - wire _T_4774 = _T_4646 & way_status_out_27; // @[Mux.scala 27:72] - wire _T_4901 = _T_4900 | _T_4774; // @[Mux.scala 27:72] - wire _T_4647 = ifu_ic_rw_int_addr_ff == 7'h1c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_28; // @[Reg.scala 27:20] - wire _T_4775 = _T_4647 & way_status_out_28; // @[Mux.scala 27:72] - wire _T_4902 = _T_4901 | _T_4775; // @[Mux.scala 27:72] - wire _T_4648 = ifu_ic_rw_int_addr_ff == 7'h1d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_29; // @[Reg.scala 27:20] - wire _T_4776 = _T_4648 & way_status_out_29; // @[Mux.scala 27:72] - wire _T_4903 = _T_4902 | _T_4776; // @[Mux.scala 27:72] - wire _T_4649 = ifu_ic_rw_int_addr_ff == 7'h1e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_30; // @[Reg.scala 27:20] - wire _T_4777 = _T_4649 & way_status_out_30; // @[Mux.scala 27:72] - wire _T_4904 = _T_4903 | _T_4777; // @[Mux.scala 27:72] - wire _T_4650 = ifu_ic_rw_int_addr_ff == 7'h1f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_31; // @[Reg.scala 27:20] - wire _T_4778 = _T_4650 & way_status_out_31; // @[Mux.scala 27:72] - wire _T_4905 = _T_4904 | _T_4778; // @[Mux.scala 27:72] - wire _T_4651 = ifu_ic_rw_int_addr_ff == 7'h20; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_32; // @[Reg.scala 27:20] - wire _T_4779 = _T_4651 & way_status_out_32; // @[Mux.scala 27:72] - wire _T_4906 = _T_4905 | _T_4779; // @[Mux.scala 27:72] - wire _T_4652 = ifu_ic_rw_int_addr_ff == 7'h21; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_33; // @[Reg.scala 27:20] - wire _T_4780 = _T_4652 & way_status_out_33; // @[Mux.scala 27:72] - wire _T_4907 = _T_4906 | _T_4780; // @[Mux.scala 27:72] - wire _T_4653 = ifu_ic_rw_int_addr_ff == 7'h22; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_34; // @[Reg.scala 27:20] - wire _T_4781 = _T_4653 & way_status_out_34; // @[Mux.scala 27:72] - wire _T_4908 = _T_4907 | _T_4781; // @[Mux.scala 27:72] - wire _T_4654 = ifu_ic_rw_int_addr_ff == 7'h23; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_35; // @[Reg.scala 27:20] - wire _T_4782 = _T_4654 & way_status_out_35; // @[Mux.scala 27:72] - wire _T_4909 = _T_4908 | _T_4782; // @[Mux.scala 27:72] - wire _T_4655 = ifu_ic_rw_int_addr_ff == 7'h24; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_36; // @[Reg.scala 27:20] - wire _T_4783 = _T_4655 & way_status_out_36; // @[Mux.scala 27:72] - wire _T_4910 = _T_4909 | _T_4783; // @[Mux.scala 27:72] - wire _T_4656 = ifu_ic_rw_int_addr_ff == 7'h25; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_37; // @[Reg.scala 27:20] - wire _T_4784 = _T_4656 & way_status_out_37; // @[Mux.scala 27:72] - wire _T_4911 = _T_4910 | _T_4784; // @[Mux.scala 27:72] - wire _T_4657 = ifu_ic_rw_int_addr_ff == 7'h26; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_38; // @[Reg.scala 27:20] - wire _T_4785 = _T_4657 & way_status_out_38; // @[Mux.scala 27:72] - wire _T_4912 = _T_4911 | _T_4785; // @[Mux.scala 27:72] - wire _T_4658 = ifu_ic_rw_int_addr_ff == 7'h27; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_39; // @[Reg.scala 27:20] - wire _T_4786 = _T_4658 & way_status_out_39; // @[Mux.scala 27:72] - wire _T_4913 = _T_4912 | _T_4786; // @[Mux.scala 27:72] - wire _T_4659 = ifu_ic_rw_int_addr_ff == 7'h28; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_40; // @[Reg.scala 27:20] - wire _T_4787 = _T_4659 & way_status_out_40; // @[Mux.scala 27:72] - wire _T_4914 = _T_4913 | _T_4787; // @[Mux.scala 27:72] - wire _T_4660 = ifu_ic_rw_int_addr_ff == 7'h29; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_41; // @[Reg.scala 27:20] - wire _T_4788 = _T_4660 & way_status_out_41; // @[Mux.scala 27:72] - wire _T_4915 = _T_4914 | _T_4788; // @[Mux.scala 27:72] - wire _T_4661 = ifu_ic_rw_int_addr_ff == 7'h2a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_42; // @[Reg.scala 27:20] - wire _T_4789 = _T_4661 & way_status_out_42; // @[Mux.scala 27:72] - wire _T_4916 = _T_4915 | _T_4789; // @[Mux.scala 27:72] - wire _T_4662 = ifu_ic_rw_int_addr_ff == 7'h2b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_43; // @[Reg.scala 27:20] - wire _T_4790 = _T_4662 & way_status_out_43; // @[Mux.scala 27:72] - wire _T_4917 = _T_4916 | _T_4790; // @[Mux.scala 27:72] - wire _T_4663 = ifu_ic_rw_int_addr_ff == 7'h2c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_44; // @[Reg.scala 27:20] - wire _T_4791 = _T_4663 & way_status_out_44; // @[Mux.scala 27:72] - wire _T_4918 = _T_4917 | _T_4791; // @[Mux.scala 27:72] - wire _T_4664 = ifu_ic_rw_int_addr_ff == 7'h2d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_45; // @[Reg.scala 27:20] - wire _T_4792 = _T_4664 & way_status_out_45; // @[Mux.scala 27:72] - wire _T_4919 = _T_4918 | _T_4792; // @[Mux.scala 27:72] - wire _T_4665 = ifu_ic_rw_int_addr_ff == 7'h2e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_46; // @[Reg.scala 27:20] - wire _T_4793 = _T_4665 & way_status_out_46; // @[Mux.scala 27:72] - wire _T_4920 = _T_4919 | _T_4793; // @[Mux.scala 27:72] - wire _T_4666 = ifu_ic_rw_int_addr_ff == 7'h2f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_47; // @[Reg.scala 27:20] - wire _T_4794 = _T_4666 & way_status_out_47; // @[Mux.scala 27:72] - wire _T_4921 = _T_4920 | _T_4794; // @[Mux.scala 27:72] - wire _T_4667 = ifu_ic_rw_int_addr_ff == 7'h30; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_48; // @[Reg.scala 27:20] - wire _T_4795 = _T_4667 & way_status_out_48; // @[Mux.scala 27:72] - wire _T_4922 = _T_4921 | _T_4795; // @[Mux.scala 27:72] - wire _T_4668 = ifu_ic_rw_int_addr_ff == 7'h31; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_49; // @[Reg.scala 27:20] - wire _T_4796 = _T_4668 & way_status_out_49; // @[Mux.scala 27:72] - wire _T_4923 = _T_4922 | _T_4796; // @[Mux.scala 27:72] - wire _T_4669 = ifu_ic_rw_int_addr_ff == 7'h32; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_50; // @[Reg.scala 27:20] - wire _T_4797 = _T_4669 & way_status_out_50; // @[Mux.scala 27:72] - wire _T_4924 = _T_4923 | _T_4797; // @[Mux.scala 27:72] - wire _T_4670 = ifu_ic_rw_int_addr_ff == 7'h33; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_51; // @[Reg.scala 27:20] - wire _T_4798 = _T_4670 & way_status_out_51; // @[Mux.scala 27:72] - wire _T_4925 = _T_4924 | _T_4798; // @[Mux.scala 27:72] - wire _T_4671 = ifu_ic_rw_int_addr_ff == 7'h34; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_52; // @[Reg.scala 27:20] - wire _T_4799 = _T_4671 & way_status_out_52; // @[Mux.scala 27:72] - wire _T_4926 = _T_4925 | _T_4799; // @[Mux.scala 27:72] - wire _T_4672 = ifu_ic_rw_int_addr_ff == 7'h35; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_53; // @[Reg.scala 27:20] - wire _T_4800 = _T_4672 & way_status_out_53; // @[Mux.scala 27:72] - wire _T_4927 = _T_4926 | _T_4800; // @[Mux.scala 27:72] - wire _T_4673 = ifu_ic_rw_int_addr_ff == 7'h36; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_54; // @[Reg.scala 27:20] - wire _T_4801 = _T_4673 & way_status_out_54; // @[Mux.scala 27:72] + wire _T_4801 = _T_4673 & way_status_out_2; // @[Mux.scala 27:72] wire _T_4928 = _T_4927 | _T_4801; // @[Mux.scala 27:72] - wire _T_4674 = ifu_ic_rw_int_addr_ff == 7'h37; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_55; // @[Reg.scala 27:20] - wire _T_4802 = _T_4674 & way_status_out_55; // @[Mux.scala 27:72] + wire _T_4674 = ifu_ic_rw_int_addr_ff == 7'h3; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_3; // @[Reg.scala 27:20] + wire _T_4802 = _T_4674 & way_status_out_3; // @[Mux.scala 27:72] wire _T_4929 = _T_4928 | _T_4802; // @[Mux.scala 27:72] - wire _T_4675 = ifu_ic_rw_int_addr_ff == 7'h38; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_56; // @[Reg.scala 27:20] - wire _T_4803 = _T_4675 & way_status_out_56; // @[Mux.scala 27:72] + wire _T_4675 = ifu_ic_rw_int_addr_ff == 7'h4; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_4; // @[Reg.scala 27:20] + wire _T_4803 = _T_4675 & way_status_out_4; // @[Mux.scala 27:72] wire _T_4930 = _T_4929 | _T_4803; // @[Mux.scala 27:72] - wire _T_4676 = ifu_ic_rw_int_addr_ff == 7'h39; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_57; // @[Reg.scala 27:20] - wire _T_4804 = _T_4676 & way_status_out_57; // @[Mux.scala 27:72] + wire _T_4676 = ifu_ic_rw_int_addr_ff == 7'h5; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_5; // @[Reg.scala 27:20] + wire _T_4804 = _T_4676 & way_status_out_5; // @[Mux.scala 27:72] wire _T_4931 = _T_4930 | _T_4804; // @[Mux.scala 27:72] - wire _T_4677 = ifu_ic_rw_int_addr_ff == 7'h3a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_58; // @[Reg.scala 27:20] - wire _T_4805 = _T_4677 & way_status_out_58; // @[Mux.scala 27:72] + wire _T_4677 = ifu_ic_rw_int_addr_ff == 7'h6; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_6; // @[Reg.scala 27:20] + wire _T_4805 = _T_4677 & way_status_out_6; // @[Mux.scala 27:72] wire _T_4932 = _T_4931 | _T_4805; // @[Mux.scala 27:72] - wire _T_4678 = ifu_ic_rw_int_addr_ff == 7'h3b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_59; // @[Reg.scala 27:20] - wire _T_4806 = _T_4678 & way_status_out_59; // @[Mux.scala 27:72] + wire _T_4678 = ifu_ic_rw_int_addr_ff == 7'h7; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_7; // @[Reg.scala 27:20] + wire _T_4806 = _T_4678 & way_status_out_7; // @[Mux.scala 27:72] wire _T_4933 = _T_4932 | _T_4806; // @[Mux.scala 27:72] - wire _T_4679 = ifu_ic_rw_int_addr_ff == 7'h3c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_60; // @[Reg.scala 27:20] - wire _T_4807 = _T_4679 & way_status_out_60; // @[Mux.scala 27:72] + wire _T_4679 = ifu_ic_rw_int_addr_ff == 7'h8; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_8; // @[Reg.scala 27:20] + wire _T_4807 = _T_4679 & way_status_out_8; // @[Mux.scala 27:72] wire _T_4934 = _T_4933 | _T_4807; // @[Mux.scala 27:72] - wire _T_4680 = ifu_ic_rw_int_addr_ff == 7'h3d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_61; // @[Reg.scala 27:20] - wire _T_4808 = _T_4680 & way_status_out_61; // @[Mux.scala 27:72] + wire _T_4680 = ifu_ic_rw_int_addr_ff == 7'h9; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_9; // @[Reg.scala 27:20] + wire _T_4808 = _T_4680 & way_status_out_9; // @[Mux.scala 27:72] wire _T_4935 = _T_4934 | _T_4808; // @[Mux.scala 27:72] - wire _T_4681 = ifu_ic_rw_int_addr_ff == 7'h3e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_62; // @[Reg.scala 27:20] - wire _T_4809 = _T_4681 & way_status_out_62; // @[Mux.scala 27:72] + wire _T_4681 = ifu_ic_rw_int_addr_ff == 7'ha; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_10; // @[Reg.scala 27:20] + wire _T_4809 = _T_4681 & way_status_out_10; // @[Mux.scala 27:72] wire _T_4936 = _T_4935 | _T_4809; // @[Mux.scala 27:72] - wire _T_4682 = ifu_ic_rw_int_addr_ff == 7'h3f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_63; // @[Reg.scala 27:20] - wire _T_4810 = _T_4682 & way_status_out_63; // @[Mux.scala 27:72] + wire _T_4682 = ifu_ic_rw_int_addr_ff == 7'hb; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_11; // @[Reg.scala 27:20] + wire _T_4810 = _T_4682 & way_status_out_11; // @[Mux.scala 27:72] wire _T_4937 = _T_4936 | _T_4810; // @[Mux.scala 27:72] - wire _T_4683 = ifu_ic_rw_int_addr_ff == 7'h40; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_64; // @[Reg.scala 27:20] - wire _T_4811 = _T_4683 & way_status_out_64; // @[Mux.scala 27:72] + wire _T_4683 = ifu_ic_rw_int_addr_ff == 7'hc; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_12; // @[Reg.scala 27:20] + wire _T_4811 = _T_4683 & way_status_out_12; // @[Mux.scala 27:72] wire _T_4938 = _T_4937 | _T_4811; // @[Mux.scala 27:72] - wire _T_4684 = ifu_ic_rw_int_addr_ff == 7'h41; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_65; // @[Reg.scala 27:20] - wire _T_4812 = _T_4684 & way_status_out_65; // @[Mux.scala 27:72] + wire _T_4684 = ifu_ic_rw_int_addr_ff == 7'hd; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_13; // @[Reg.scala 27:20] + wire _T_4812 = _T_4684 & way_status_out_13; // @[Mux.scala 27:72] wire _T_4939 = _T_4938 | _T_4812; // @[Mux.scala 27:72] - wire _T_4685 = ifu_ic_rw_int_addr_ff == 7'h42; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_66; // @[Reg.scala 27:20] - wire _T_4813 = _T_4685 & way_status_out_66; // @[Mux.scala 27:72] + wire _T_4685 = ifu_ic_rw_int_addr_ff == 7'he; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_14; // @[Reg.scala 27:20] + wire _T_4813 = _T_4685 & way_status_out_14; // @[Mux.scala 27:72] wire _T_4940 = _T_4939 | _T_4813; // @[Mux.scala 27:72] - wire _T_4686 = ifu_ic_rw_int_addr_ff == 7'h43; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_67; // @[Reg.scala 27:20] - wire _T_4814 = _T_4686 & way_status_out_67; // @[Mux.scala 27:72] + wire _T_4686 = ifu_ic_rw_int_addr_ff == 7'hf; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_15; // @[Reg.scala 27:20] + wire _T_4814 = _T_4686 & way_status_out_15; // @[Mux.scala 27:72] wire _T_4941 = _T_4940 | _T_4814; // @[Mux.scala 27:72] - wire _T_4687 = ifu_ic_rw_int_addr_ff == 7'h44; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_68; // @[Reg.scala 27:20] - wire _T_4815 = _T_4687 & way_status_out_68; // @[Mux.scala 27:72] + wire _T_4687 = ifu_ic_rw_int_addr_ff == 7'h10; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_16; // @[Reg.scala 27:20] + wire _T_4815 = _T_4687 & way_status_out_16; // @[Mux.scala 27:72] wire _T_4942 = _T_4941 | _T_4815; // @[Mux.scala 27:72] - wire _T_4688 = ifu_ic_rw_int_addr_ff == 7'h45; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_69; // @[Reg.scala 27:20] - wire _T_4816 = _T_4688 & way_status_out_69; // @[Mux.scala 27:72] + wire _T_4688 = ifu_ic_rw_int_addr_ff == 7'h11; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_17; // @[Reg.scala 27:20] + wire _T_4816 = _T_4688 & way_status_out_17; // @[Mux.scala 27:72] wire _T_4943 = _T_4942 | _T_4816; // @[Mux.scala 27:72] - wire _T_4689 = ifu_ic_rw_int_addr_ff == 7'h46; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_70; // @[Reg.scala 27:20] - wire _T_4817 = _T_4689 & way_status_out_70; // @[Mux.scala 27:72] + wire _T_4689 = ifu_ic_rw_int_addr_ff == 7'h12; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_18; // @[Reg.scala 27:20] + wire _T_4817 = _T_4689 & way_status_out_18; // @[Mux.scala 27:72] wire _T_4944 = _T_4943 | _T_4817; // @[Mux.scala 27:72] - wire _T_4690 = ifu_ic_rw_int_addr_ff == 7'h47; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_71; // @[Reg.scala 27:20] - wire _T_4818 = _T_4690 & way_status_out_71; // @[Mux.scala 27:72] + wire _T_4690 = ifu_ic_rw_int_addr_ff == 7'h13; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_19; // @[Reg.scala 27:20] + wire _T_4818 = _T_4690 & way_status_out_19; // @[Mux.scala 27:72] wire _T_4945 = _T_4944 | _T_4818; // @[Mux.scala 27:72] - wire _T_4691 = ifu_ic_rw_int_addr_ff == 7'h48; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_72; // @[Reg.scala 27:20] - wire _T_4819 = _T_4691 & way_status_out_72; // @[Mux.scala 27:72] + wire _T_4691 = ifu_ic_rw_int_addr_ff == 7'h14; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_20; // @[Reg.scala 27:20] + wire _T_4819 = _T_4691 & way_status_out_20; // @[Mux.scala 27:72] wire _T_4946 = _T_4945 | _T_4819; // @[Mux.scala 27:72] - wire _T_4692 = ifu_ic_rw_int_addr_ff == 7'h49; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_73; // @[Reg.scala 27:20] - wire _T_4820 = _T_4692 & way_status_out_73; // @[Mux.scala 27:72] + wire _T_4692 = ifu_ic_rw_int_addr_ff == 7'h15; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_21; // @[Reg.scala 27:20] + wire _T_4820 = _T_4692 & way_status_out_21; // @[Mux.scala 27:72] wire _T_4947 = _T_4946 | _T_4820; // @[Mux.scala 27:72] - wire _T_4693 = ifu_ic_rw_int_addr_ff == 7'h4a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_74; // @[Reg.scala 27:20] - wire _T_4821 = _T_4693 & way_status_out_74; // @[Mux.scala 27:72] + wire _T_4693 = ifu_ic_rw_int_addr_ff == 7'h16; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_22; // @[Reg.scala 27:20] + wire _T_4821 = _T_4693 & way_status_out_22; // @[Mux.scala 27:72] wire _T_4948 = _T_4947 | _T_4821; // @[Mux.scala 27:72] - wire _T_4694 = ifu_ic_rw_int_addr_ff == 7'h4b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_75; // @[Reg.scala 27:20] - wire _T_4822 = _T_4694 & way_status_out_75; // @[Mux.scala 27:72] + wire _T_4694 = ifu_ic_rw_int_addr_ff == 7'h17; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_23; // @[Reg.scala 27:20] + wire _T_4822 = _T_4694 & way_status_out_23; // @[Mux.scala 27:72] wire _T_4949 = _T_4948 | _T_4822; // @[Mux.scala 27:72] - wire _T_4695 = ifu_ic_rw_int_addr_ff == 7'h4c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_76; // @[Reg.scala 27:20] - wire _T_4823 = _T_4695 & way_status_out_76; // @[Mux.scala 27:72] + wire _T_4695 = ifu_ic_rw_int_addr_ff == 7'h18; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_24; // @[Reg.scala 27:20] + wire _T_4823 = _T_4695 & way_status_out_24; // @[Mux.scala 27:72] wire _T_4950 = _T_4949 | _T_4823; // @[Mux.scala 27:72] - wire _T_4696 = ifu_ic_rw_int_addr_ff == 7'h4d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_77; // @[Reg.scala 27:20] - wire _T_4824 = _T_4696 & way_status_out_77; // @[Mux.scala 27:72] + wire _T_4696 = ifu_ic_rw_int_addr_ff == 7'h19; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_25; // @[Reg.scala 27:20] + wire _T_4824 = _T_4696 & way_status_out_25; // @[Mux.scala 27:72] wire _T_4951 = _T_4950 | _T_4824; // @[Mux.scala 27:72] - wire _T_4697 = ifu_ic_rw_int_addr_ff == 7'h4e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_78; // @[Reg.scala 27:20] - wire _T_4825 = _T_4697 & way_status_out_78; // @[Mux.scala 27:72] + wire _T_4697 = ifu_ic_rw_int_addr_ff == 7'h1a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_26; // @[Reg.scala 27:20] + wire _T_4825 = _T_4697 & way_status_out_26; // @[Mux.scala 27:72] wire _T_4952 = _T_4951 | _T_4825; // @[Mux.scala 27:72] - wire _T_4698 = ifu_ic_rw_int_addr_ff == 7'h4f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_79; // @[Reg.scala 27:20] - wire _T_4826 = _T_4698 & way_status_out_79; // @[Mux.scala 27:72] + wire _T_4698 = ifu_ic_rw_int_addr_ff == 7'h1b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_27; // @[Reg.scala 27:20] + wire _T_4826 = _T_4698 & way_status_out_27; // @[Mux.scala 27:72] wire _T_4953 = _T_4952 | _T_4826; // @[Mux.scala 27:72] - wire _T_4699 = ifu_ic_rw_int_addr_ff == 7'h50; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_80; // @[Reg.scala 27:20] - wire _T_4827 = _T_4699 & way_status_out_80; // @[Mux.scala 27:72] + wire _T_4699 = ifu_ic_rw_int_addr_ff == 7'h1c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_28; // @[Reg.scala 27:20] + wire _T_4827 = _T_4699 & way_status_out_28; // @[Mux.scala 27:72] wire _T_4954 = _T_4953 | _T_4827; // @[Mux.scala 27:72] - wire _T_4700 = ifu_ic_rw_int_addr_ff == 7'h51; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_81; // @[Reg.scala 27:20] - wire _T_4828 = _T_4700 & way_status_out_81; // @[Mux.scala 27:72] + wire _T_4700 = ifu_ic_rw_int_addr_ff == 7'h1d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_29; // @[Reg.scala 27:20] + wire _T_4828 = _T_4700 & way_status_out_29; // @[Mux.scala 27:72] wire _T_4955 = _T_4954 | _T_4828; // @[Mux.scala 27:72] - wire _T_4701 = ifu_ic_rw_int_addr_ff == 7'h52; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_82; // @[Reg.scala 27:20] - wire _T_4829 = _T_4701 & way_status_out_82; // @[Mux.scala 27:72] + wire _T_4701 = ifu_ic_rw_int_addr_ff == 7'h1e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_30; // @[Reg.scala 27:20] + wire _T_4829 = _T_4701 & way_status_out_30; // @[Mux.scala 27:72] wire _T_4956 = _T_4955 | _T_4829; // @[Mux.scala 27:72] - wire _T_4702 = ifu_ic_rw_int_addr_ff == 7'h53; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_83; // @[Reg.scala 27:20] - wire _T_4830 = _T_4702 & way_status_out_83; // @[Mux.scala 27:72] + wire _T_4702 = ifu_ic_rw_int_addr_ff == 7'h1f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_31; // @[Reg.scala 27:20] + wire _T_4830 = _T_4702 & way_status_out_31; // @[Mux.scala 27:72] wire _T_4957 = _T_4956 | _T_4830; // @[Mux.scala 27:72] - wire _T_4703 = ifu_ic_rw_int_addr_ff == 7'h54; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_84; // @[Reg.scala 27:20] - wire _T_4831 = _T_4703 & way_status_out_84; // @[Mux.scala 27:72] + wire _T_4703 = ifu_ic_rw_int_addr_ff == 7'h20; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_32; // @[Reg.scala 27:20] + wire _T_4831 = _T_4703 & way_status_out_32; // @[Mux.scala 27:72] wire _T_4958 = _T_4957 | _T_4831; // @[Mux.scala 27:72] - wire _T_4704 = ifu_ic_rw_int_addr_ff == 7'h55; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_85; // @[Reg.scala 27:20] - wire _T_4832 = _T_4704 & way_status_out_85; // @[Mux.scala 27:72] + wire _T_4704 = ifu_ic_rw_int_addr_ff == 7'h21; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_33; // @[Reg.scala 27:20] + wire _T_4832 = _T_4704 & way_status_out_33; // @[Mux.scala 27:72] wire _T_4959 = _T_4958 | _T_4832; // @[Mux.scala 27:72] - wire _T_4705 = ifu_ic_rw_int_addr_ff == 7'h56; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_86; // @[Reg.scala 27:20] - wire _T_4833 = _T_4705 & way_status_out_86; // @[Mux.scala 27:72] + wire _T_4705 = ifu_ic_rw_int_addr_ff == 7'h22; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_34; // @[Reg.scala 27:20] + wire _T_4833 = _T_4705 & way_status_out_34; // @[Mux.scala 27:72] wire _T_4960 = _T_4959 | _T_4833; // @[Mux.scala 27:72] - wire _T_4706 = ifu_ic_rw_int_addr_ff == 7'h57; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_87; // @[Reg.scala 27:20] - wire _T_4834 = _T_4706 & way_status_out_87; // @[Mux.scala 27:72] + wire _T_4706 = ifu_ic_rw_int_addr_ff == 7'h23; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_35; // @[Reg.scala 27:20] + wire _T_4834 = _T_4706 & way_status_out_35; // @[Mux.scala 27:72] wire _T_4961 = _T_4960 | _T_4834; // @[Mux.scala 27:72] - wire _T_4707 = ifu_ic_rw_int_addr_ff == 7'h58; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_88; // @[Reg.scala 27:20] - wire _T_4835 = _T_4707 & way_status_out_88; // @[Mux.scala 27:72] + wire _T_4707 = ifu_ic_rw_int_addr_ff == 7'h24; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_36; // @[Reg.scala 27:20] + wire _T_4835 = _T_4707 & way_status_out_36; // @[Mux.scala 27:72] wire _T_4962 = _T_4961 | _T_4835; // @[Mux.scala 27:72] - wire _T_4708 = ifu_ic_rw_int_addr_ff == 7'h59; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_89; // @[Reg.scala 27:20] - wire _T_4836 = _T_4708 & way_status_out_89; // @[Mux.scala 27:72] + wire _T_4708 = ifu_ic_rw_int_addr_ff == 7'h25; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_37; // @[Reg.scala 27:20] + wire _T_4836 = _T_4708 & way_status_out_37; // @[Mux.scala 27:72] wire _T_4963 = _T_4962 | _T_4836; // @[Mux.scala 27:72] - wire _T_4709 = ifu_ic_rw_int_addr_ff == 7'h5a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_90; // @[Reg.scala 27:20] - wire _T_4837 = _T_4709 & way_status_out_90; // @[Mux.scala 27:72] + wire _T_4709 = ifu_ic_rw_int_addr_ff == 7'h26; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_38; // @[Reg.scala 27:20] + wire _T_4837 = _T_4709 & way_status_out_38; // @[Mux.scala 27:72] wire _T_4964 = _T_4963 | _T_4837; // @[Mux.scala 27:72] - wire _T_4710 = ifu_ic_rw_int_addr_ff == 7'h5b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_91; // @[Reg.scala 27:20] - wire _T_4838 = _T_4710 & way_status_out_91; // @[Mux.scala 27:72] + wire _T_4710 = ifu_ic_rw_int_addr_ff == 7'h27; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_39; // @[Reg.scala 27:20] + wire _T_4838 = _T_4710 & way_status_out_39; // @[Mux.scala 27:72] wire _T_4965 = _T_4964 | _T_4838; // @[Mux.scala 27:72] - wire _T_4711 = ifu_ic_rw_int_addr_ff == 7'h5c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_92; // @[Reg.scala 27:20] - wire _T_4839 = _T_4711 & way_status_out_92; // @[Mux.scala 27:72] + wire _T_4711 = ifu_ic_rw_int_addr_ff == 7'h28; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_40; // @[Reg.scala 27:20] + wire _T_4839 = _T_4711 & way_status_out_40; // @[Mux.scala 27:72] wire _T_4966 = _T_4965 | _T_4839; // @[Mux.scala 27:72] - wire _T_4712 = ifu_ic_rw_int_addr_ff == 7'h5d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_93; // @[Reg.scala 27:20] - wire _T_4840 = _T_4712 & way_status_out_93; // @[Mux.scala 27:72] + wire _T_4712 = ifu_ic_rw_int_addr_ff == 7'h29; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_41; // @[Reg.scala 27:20] + wire _T_4840 = _T_4712 & way_status_out_41; // @[Mux.scala 27:72] wire _T_4967 = _T_4966 | _T_4840; // @[Mux.scala 27:72] - wire _T_4713 = ifu_ic_rw_int_addr_ff == 7'h5e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_94; // @[Reg.scala 27:20] - wire _T_4841 = _T_4713 & way_status_out_94; // @[Mux.scala 27:72] + wire _T_4713 = ifu_ic_rw_int_addr_ff == 7'h2a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_42; // @[Reg.scala 27:20] + wire _T_4841 = _T_4713 & way_status_out_42; // @[Mux.scala 27:72] wire _T_4968 = _T_4967 | _T_4841; // @[Mux.scala 27:72] - wire _T_4714 = ifu_ic_rw_int_addr_ff == 7'h5f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_95; // @[Reg.scala 27:20] - wire _T_4842 = _T_4714 & way_status_out_95; // @[Mux.scala 27:72] + wire _T_4714 = ifu_ic_rw_int_addr_ff == 7'h2b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_43; // @[Reg.scala 27:20] + wire _T_4842 = _T_4714 & way_status_out_43; // @[Mux.scala 27:72] wire _T_4969 = _T_4968 | _T_4842; // @[Mux.scala 27:72] - wire _T_4715 = ifu_ic_rw_int_addr_ff == 7'h60; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_96; // @[Reg.scala 27:20] - wire _T_4843 = _T_4715 & way_status_out_96; // @[Mux.scala 27:72] + wire _T_4715 = ifu_ic_rw_int_addr_ff == 7'h2c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_44; // @[Reg.scala 27:20] + wire _T_4843 = _T_4715 & way_status_out_44; // @[Mux.scala 27:72] wire _T_4970 = _T_4969 | _T_4843; // @[Mux.scala 27:72] - wire _T_4716 = ifu_ic_rw_int_addr_ff == 7'h61; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_97; // @[Reg.scala 27:20] - wire _T_4844 = _T_4716 & way_status_out_97; // @[Mux.scala 27:72] + wire _T_4716 = ifu_ic_rw_int_addr_ff == 7'h2d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_45; // @[Reg.scala 27:20] + wire _T_4844 = _T_4716 & way_status_out_45; // @[Mux.scala 27:72] wire _T_4971 = _T_4970 | _T_4844; // @[Mux.scala 27:72] - wire _T_4717 = ifu_ic_rw_int_addr_ff == 7'h62; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_98; // @[Reg.scala 27:20] - wire _T_4845 = _T_4717 & way_status_out_98; // @[Mux.scala 27:72] + wire _T_4717 = ifu_ic_rw_int_addr_ff == 7'h2e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_46; // @[Reg.scala 27:20] + wire _T_4845 = _T_4717 & way_status_out_46; // @[Mux.scala 27:72] wire _T_4972 = _T_4971 | _T_4845; // @[Mux.scala 27:72] - wire _T_4718 = ifu_ic_rw_int_addr_ff == 7'h63; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_99; // @[Reg.scala 27:20] - wire _T_4846 = _T_4718 & way_status_out_99; // @[Mux.scala 27:72] + wire _T_4718 = ifu_ic_rw_int_addr_ff == 7'h2f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_47; // @[Reg.scala 27:20] + wire _T_4846 = _T_4718 & way_status_out_47; // @[Mux.scala 27:72] wire _T_4973 = _T_4972 | _T_4846; // @[Mux.scala 27:72] - wire _T_4719 = ifu_ic_rw_int_addr_ff == 7'h64; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_100; // @[Reg.scala 27:20] - wire _T_4847 = _T_4719 & way_status_out_100; // @[Mux.scala 27:72] + wire _T_4719 = ifu_ic_rw_int_addr_ff == 7'h30; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_48; // @[Reg.scala 27:20] + wire _T_4847 = _T_4719 & way_status_out_48; // @[Mux.scala 27:72] wire _T_4974 = _T_4973 | _T_4847; // @[Mux.scala 27:72] - wire _T_4720 = ifu_ic_rw_int_addr_ff == 7'h65; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_101; // @[Reg.scala 27:20] - wire _T_4848 = _T_4720 & way_status_out_101; // @[Mux.scala 27:72] + wire _T_4720 = ifu_ic_rw_int_addr_ff == 7'h31; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_49; // @[Reg.scala 27:20] + wire _T_4848 = _T_4720 & way_status_out_49; // @[Mux.scala 27:72] wire _T_4975 = _T_4974 | _T_4848; // @[Mux.scala 27:72] - wire _T_4721 = ifu_ic_rw_int_addr_ff == 7'h66; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_102; // @[Reg.scala 27:20] - wire _T_4849 = _T_4721 & way_status_out_102; // @[Mux.scala 27:72] + wire _T_4721 = ifu_ic_rw_int_addr_ff == 7'h32; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_50; // @[Reg.scala 27:20] + wire _T_4849 = _T_4721 & way_status_out_50; // @[Mux.scala 27:72] wire _T_4976 = _T_4975 | _T_4849; // @[Mux.scala 27:72] - wire _T_4722 = ifu_ic_rw_int_addr_ff == 7'h67; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_103; // @[Reg.scala 27:20] - wire _T_4850 = _T_4722 & way_status_out_103; // @[Mux.scala 27:72] + wire _T_4722 = ifu_ic_rw_int_addr_ff == 7'h33; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_51; // @[Reg.scala 27:20] + wire _T_4850 = _T_4722 & way_status_out_51; // @[Mux.scala 27:72] wire _T_4977 = _T_4976 | _T_4850; // @[Mux.scala 27:72] - wire _T_4723 = ifu_ic_rw_int_addr_ff == 7'h68; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_104; // @[Reg.scala 27:20] - wire _T_4851 = _T_4723 & way_status_out_104; // @[Mux.scala 27:72] + wire _T_4723 = ifu_ic_rw_int_addr_ff == 7'h34; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_52; // @[Reg.scala 27:20] + wire _T_4851 = _T_4723 & way_status_out_52; // @[Mux.scala 27:72] wire _T_4978 = _T_4977 | _T_4851; // @[Mux.scala 27:72] - wire _T_4724 = ifu_ic_rw_int_addr_ff == 7'h69; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_105; // @[Reg.scala 27:20] - wire _T_4852 = _T_4724 & way_status_out_105; // @[Mux.scala 27:72] + wire _T_4724 = ifu_ic_rw_int_addr_ff == 7'h35; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_53; // @[Reg.scala 27:20] + wire _T_4852 = _T_4724 & way_status_out_53; // @[Mux.scala 27:72] wire _T_4979 = _T_4978 | _T_4852; // @[Mux.scala 27:72] - wire _T_4725 = ifu_ic_rw_int_addr_ff == 7'h6a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_106; // @[Reg.scala 27:20] - wire _T_4853 = _T_4725 & way_status_out_106; // @[Mux.scala 27:72] + wire _T_4725 = ifu_ic_rw_int_addr_ff == 7'h36; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_54; // @[Reg.scala 27:20] + wire _T_4853 = _T_4725 & way_status_out_54; // @[Mux.scala 27:72] wire _T_4980 = _T_4979 | _T_4853; // @[Mux.scala 27:72] - wire _T_4726 = ifu_ic_rw_int_addr_ff == 7'h6b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_107; // @[Reg.scala 27:20] - wire _T_4854 = _T_4726 & way_status_out_107; // @[Mux.scala 27:72] + wire _T_4726 = ifu_ic_rw_int_addr_ff == 7'h37; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_55; // @[Reg.scala 27:20] + wire _T_4854 = _T_4726 & way_status_out_55; // @[Mux.scala 27:72] wire _T_4981 = _T_4980 | _T_4854; // @[Mux.scala 27:72] - wire _T_4727 = ifu_ic_rw_int_addr_ff == 7'h6c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_108; // @[Reg.scala 27:20] - wire _T_4855 = _T_4727 & way_status_out_108; // @[Mux.scala 27:72] + wire _T_4727 = ifu_ic_rw_int_addr_ff == 7'h38; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_56; // @[Reg.scala 27:20] + wire _T_4855 = _T_4727 & way_status_out_56; // @[Mux.scala 27:72] wire _T_4982 = _T_4981 | _T_4855; // @[Mux.scala 27:72] - wire _T_4728 = ifu_ic_rw_int_addr_ff == 7'h6d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_109; // @[Reg.scala 27:20] - wire _T_4856 = _T_4728 & way_status_out_109; // @[Mux.scala 27:72] + wire _T_4728 = ifu_ic_rw_int_addr_ff == 7'h39; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_57; // @[Reg.scala 27:20] + wire _T_4856 = _T_4728 & way_status_out_57; // @[Mux.scala 27:72] wire _T_4983 = _T_4982 | _T_4856; // @[Mux.scala 27:72] - wire _T_4729 = ifu_ic_rw_int_addr_ff == 7'h6e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_110; // @[Reg.scala 27:20] - wire _T_4857 = _T_4729 & way_status_out_110; // @[Mux.scala 27:72] + wire _T_4729 = ifu_ic_rw_int_addr_ff == 7'h3a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_58; // @[Reg.scala 27:20] + wire _T_4857 = _T_4729 & way_status_out_58; // @[Mux.scala 27:72] wire _T_4984 = _T_4983 | _T_4857; // @[Mux.scala 27:72] - wire _T_4730 = ifu_ic_rw_int_addr_ff == 7'h6f; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_111; // @[Reg.scala 27:20] - wire _T_4858 = _T_4730 & way_status_out_111; // @[Mux.scala 27:72] + wire _T_4730 = ifu_ic_rw_int_addr_ff == 7'h3b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_59; // @[Reg.scala 27:20] + wire _T_4858 = _T_4730 & way_status_out_59; // @[Mux.scala 27:72] wire _T_4985 = _T_4984 | _T_4858; // @[Mux.scala 27:72] - wire _T_4731 = ifu_ic_rw_int_addr_ff == 7'h70; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_112; // @[Reg.scala 27:20] - wire _T_4859 = _T_4731 & way_status_out_112; // @[Mux.scala 27:72] + wire _T_4731 = ifu_ic_rw_int_addr_ff == 7'h3c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_60; // @[Reg.scala 27:20] + wire _T_4859 = _T_4731 & way_status_out_60; // @[Mux.scala 27:72] wire _T_4986 = _T_4985 | _T_4859; // @[Mux.scala 27:72] - wire _T_4732 = ifu_ic_rw_int_addr_ff == 7'h71; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_113; // @[Reg.scala 27:20] - wire _T_4860 = _T_4732 & way_status_out_113; // @[Mux.scala 27:72] + wire _T_4732 = ifu_ic_rw_int_addr_ff == 7'h3d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_61; // @[Reg.scala 27:20] + wire _T_4860 = _T_4732 & way_status_out_61; // @[Mux.scala 27:72] wire _T_4987 = _T_4986 | _T_4860; // @[Mux.scala 27:72] - wire _T_4733 = ifu_ic_rw_int_addr_ff == 7'h72; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_114; // @[Reg.scala 27:20] - wire _T_4861 = _T_4733 & way_status_out_114; // @[Mux.scala 27:72] + wire _T_4733 = ifu_ic_rw_int_addr_ff == 7'h3e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_62; // @[Reg.scala 27:20] + wire _T_4861 = _T_4733 & way_status_out_62; // @[Mux.scala 27:72] wire _T_4988 = _T_4987 | _T_4861; // @[Mux.scala 27:72] - wire _T_4734 = ifu_ic_rw_int_addr_ff == 7'h73; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_115; // @[Reg.scala 27:20] - wire _T_4862 = _T_4734 & way_status_out_115; // @[Mux.scala 27:72] + wire _T_4734 = ifu_ic_rw_int_addr_ff == 7'h3f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_63; // @[Reg.scala 27:20] + wire _T_4862 = _T_4734 & way_status_out_63; // @[Mux.scala 27:72] wire _T_4989 = _T_4988 | _T_4862; // @[Mux.scala 27:72] - wire _T_4735 = ifu_ic_rw_int_addr_ff == 7'h74; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_116; // @[Reg.scala 27:20] - wire _T_4863 = _T_4735 & way_status_out_116; // @[Mux.scala 27:72] + wire _T_4735 = ifu_ic_rw_int_addr_ff == 7'h40; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_64; // @[Reg.scala 27:20] + wire _T_4863 = _T_4735 & way_status_out_64; // @[Mux.scala 27:72] wire _T_4990 = _T_4989 | _T_4863; // @[Mux.scala 27:72] - wire _T_4736 = ifu_ic_rw_int_addr_ff == 7'h75; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_117; // @[Reg.scala 27:20] - wire _T_4864 = _T_4736 & way_status_out_117; // @[Mux.scala 27:72] + wire _T_4736 = ifu_ic_rw_int_addr_ff == 7'h41; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_65; // @[Reg.scala 27:20] + wire _T_4864 = _T_4736 & way_status_out_65; // @[Mux.scala 27:72] wire _T_4991 = _T_4990 | _T_4864; // @[Mux.scala 27:72] - wire _T_4737 = ifu_ic_rw_int_addr_ff == 7'h76; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_118; // @[Reg.scala 27:20] - wire _T_4865 = _T_4737 & way_status_out_118; // @[Mux.scala 27:72] + wire _T_4737 = ifu_ic_rw_int_addr_ff == 7'h42; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_66; // @[Reg.scala 27:20] + wire _T_4865 = _T_4737 & way_status_out_66; // @[Mux.scala 27:72] wire _T_4992 = _T_4991 | _T_4865; // @[Mux.scala 27:72] - wire _T_4738 = ifu_ic_rw_int_addr_ff == 7'h77; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_119; // @[Reg.scala 27:20] - wire _T_4866 = _T_4738 & way_status_out_119; // @[Mux.scala 27:72] + wire _T_4738 = ifu_ic_rw_int_addr_ff == 7'h43; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_67; // @[Reg.scala 27:20] + wire _T_4866 = _T_4738 & way_status_out_67; // @[Mux.scala 27:72] wire _T_4993 = _T_4992 | _T_4866; // @[Mux.scala 27:72] - wire _T_4739 = ifu_ic_rw_int_addr_ff == 7'h78; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_120; // @[Reg.scala 27:20] - wire _T_4867 = _T_4739 & way_status_out_120; // @[Mux.scala 27:72] + wire _T_4739 = ifu_ic_rw_int_addr_ff == 7'h44; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_68; // @[Reg.scala 27:20] + wire _T_4867 = _T_4739 & way_status_out_68; // @[Mux.scala 27:72] wire _T_4994 = _T_4993 | _T_4867; // @[Mux.scala 27:72] - wire _T_4740 = ifu_ic_rw_int_addr_ff == 7'h79; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_121; // @[Reg.scala 27:20] - wire _T_4868 = _T_4740 & way_status_out_121; // @[Mux.scala 27:72] + wire _T_4740 = ifu_ic_rw_int_addr_ff == 7'h45; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_69; // @[Reg.scala 27:20] + wire _T_4868 = _T_4740 & way_status_out_69; // @[Mux.scala 27:72] wire _T_4995 = _T_4994 | _T_4868; // @[Mux.scala 27:72] - wire _T_4741 = ifu_ic_rw_int_addr_ff == 7'h7a; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_122; // @[Reg.scala 27:20] - wire _T_4869 = _T_4741 & way_status_out_122; // @[Mux.scala 27:72] + wire _T_4741 = ifu_ic_rw_int_addr_ff == 7'h46; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_70; // @[Reg.scala 27:20] + wire _T_4869 = _T_4741 & way_status_out_70; // @[Mux.scala 27:72] wire _T_4996 = _T_4995 | _T_4869; // @[Mux.scala 27:72] - wire _T_4742 = ifu_ic_rw_int_addr_ff == 7'h7b; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_123; // @[Reg.scala 27:20] - wire _T_4870 = _T_4742 & way_status_out_123; // @[Mux.scala 27:72] + wire _T_4742 = ifu_ic_rw_int_addr_ff == 7'h47; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_71; // @[Reg.scala 27:20] + wire _T_4870 = _T_4742 & way_status_out_71; // @[Mux.scala 27:72] wire _T_4997 = _T_4996 | _T_4870; // @[Mux.scala 27:72] - wire _T_4743 = ifu_ic_rw_int_addr_ff == 7'h7c; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_124; // @[Reg.scala 27:20] - wire _T_4871 = _T_4743 & way_status_out_124; // @[Mux.scala 27:72] + wire _T_4743 = ifu_ic_rw_int_addr_ff == 7'h48; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_72; // @[Reg.scala 27:20] + wire _T_4871 = _T_4743 & way_status_out_72; // @[Mux.scala 27:72] wire _T_4998 = _T_4997 | _T_4871; // @[Mux.scala 27:72] - wire _T_4744 = ifu_ic_rw_int_addr_ff == 7'h7d; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_125; // @[Reg.scala 27:20] - wire _T_4872 = _T_4744 & way_status_out_125; // @[Mux.scala 27:72] + wire _T_4744 = ifu_ic_rw_int_addr_ff == 7'h49; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_73; // @[Reg.scala 27:20] + wire _T_4872 = _T_4744 & way_status_out_73; // @[Mux.scala 27:72] wire _T_4999 = _T_4998 | _T_4872; // @[Mux.scala 27:72] - wire _T_4745 = ifu_ic_rw_int_addr_ff == 7'h7e; // @[el2_ifu_mem_ctl.scala 734:80] - reg way_status_out_126; // @[Reg.scala 27:20] - wire _T_4873 = _T_4745 & way_status_out_126; // @[Mux.scala 27:72] + wire _T_4745 = ifu_ic_rw_int_addr_ff == 7'h4a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_74; // @[Reg.scala 27:20] + wire _T_4873 = _T_4745 & way_status_out_74; // @[Mux.scala 27:72] wire _T_5000 = _T_4999 | _T_4873; // @[Mux.scala 27:72] - wire _T_4746 = ifu_ic_rw_int_addr_ff == 7'h7f; // @[el2_ifu_mem_ctl.scala 734:80] + wire _T_4746 = ifu_ic_rw_int_addr_ff == 7'h4b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_75; // @[Reg.scala 27:20] + wire _T_4874 = _T_4746 & way_status_out_75; // @[Mux.scala 27:72] + wire _T_5001 = _T_5000 | _T_4874; // @[Mux.scala 27:72] + wire _T_4747 = ifu_ic_rw_int_addr_ff == 7'h4c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_76; // @[Reg.scala 27:20] + wire _T_4875 = _T_4747 & way_status_out_76; // @[Mux.scala 27:72] + wire _T_5002 = _T_5001 | _T_4875; // @[Mux.scala 27:72] + wire _T_4748 = ifu_ic_rw_int_addr_ff == 7'h4d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_77; // @[Reg.scala 27:20] + wire _T_4876 = _T_4748 & way_status_out_77; // @[Mux.scala 27:72] + wire _T_5003 = _T_5002 | _T_4876; // @[Mux.scala 27:72] + wire _T_4749 = ifu_ic_rw_int_addr_ff == 7'h4e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_78; // @[Reg.scala 27:20] + wire _T_4877 = _T_4749 & way_status_out_78; // @[Mux.scala 27:72] + wire _T_5004 = _T_5003 | _T_4877; // @[Mux.scala 27:72] + wire _T_4750 = ifu_ic_rw_int_addr_ff == 7'h4f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_79; // @[Reg.scala 27:20] + wire _T_4878 = _T_4750 & way_status_out_79; // @[Mux.scala 27:72] + wire _T_5005 = _T_5004 | _T_4878; // @[Mux.scala 27:72] + wire _T_4751 = ifu_ic_rw_int_addr_ff == 7'h50; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_80; // @[Reg.scala 27:20] + wire _T_4879 = _T_4751 & way_status_out_80; // @[Mux.scala 27:72] + wire _T_5006 = _T_5005 | _T_4879; // @[Mux.scala 27:72] + wire _T_4752 = ifu_ic_rw_int_addr_ff == 7'h51; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_81; // @[Reg.scala 27:20] + wire _T_4880 = _T_4752 & way_status_out_81; // @[Mux.scala 27:72] + wire _T_5007 = _T_5006 | _T_4880; // @[Mux.scala 27:72] + wire _T_4753 = ifu_ic_rw_int_addr_ff == 7'h52; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_82; // @[Reg.scala 27:20] + wire _T_4881 = _T_4753 & way_status_out_82; // @[Mux.scala 27:72] + wire _T_5008 = _T_5007 | _T_4881; // @[Mux.scala 27:72] + wire _T_4754 = ifu_ic_rw_int_addr_ff == 7'h53; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_83; // @[Reg.scala 27:20] + wire _T_4882 = _T_4754 & way_status_out_83; // @[Mux.scala 27:72] + wire _T_5009 = _T_5008 | _T_4882; // @[Mux.scala 27:72] + wire _T_4755 = ifu_ic_rw_int_addr_ff == 7'h54; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_84; // @[Reg.scala 27:20] + wire _T_4883 = _T_4755 & way_status_out_84; // @[Mux.scala 27:72] + wire _T_5010 = _T_5009 | _T_4883; // @[Mux.scala 27:72] + wire _T_4756 = ifu_ic_rw_int_addr_ff == 7'h55; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_85; // @[Reg.scala 27:20] + wire _T_4884 = _T_4756 & way_status_out_85; // @[Mux.scala 27:72] + wire _T_5011 = _T_5010 | _T_4884; // @[Mux.scala 27:72] + wire _T_4757 = ifu_ic_rw_int_addr_ff == 7'h56; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_86; // @[Reg.scala 27:20] + wire _T_4885 = _T_4757 & way_status_out_86; // @[Mux.scala 27:72] + wire _T_5012 = _T_5011 | _T_4885; // @[Mux.scala 27:72] + wire _T_4758 = ifu_ic_rw_int_addr_ff == 7'h57; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_87; // @[Reg.scala 27:20] + wire _T_4886 = _T_4758 & way_status_out_87; // @[Mux.scala 27:72] + wire _T_5013 = _T_5012 | _T_4886; // @[Mux.scala 27:72] + wire _T_4759 = ifu_ic_rw_int_addr_ff == 7'h58; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_88; // @[Reg.scala 27:20] + wire _T_4887 = _T_4759 & way_status_out_88; // @[Mux.scala 27:72] + wire _T_5014 = _T_5013 | _T_4887; // @[Mux.scala 27:72] + wire _T_4760 = ifu_ic_rw_int_addr_ff == 7'h59; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_89; // @[Reg.scala 27:20] + wire _T_4888 = _T_4760 & way_status_out_89; // @[Mux.scala 27:72] + wire _T_5015 = _T_5014 | _T_4888; // @[Mux.scala 27:72] + wire _T_4761 = ifu_ic_rw_int_addr_ff == 7'h5a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_90; // @[Reg.scala 27:20] + wire _T_4889 = _T_4761 & way_status_out_90; // @[Mux.scala 27:72] + wire _T_5016 = _T_5015 | _T_4889; // @[Mux.scala 27:72] + wire _T_4762 = ifu_ic_rw_int_addr_ff == 7'h5b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_91; // @[Reg.scala 27:20] + wire _T_4890 = _T_4762 & way_status_out_91; // @[Mux.scala 27:72] + wire _T_5017 = _T_5016 | _T_4890; // @[Mux.scala 27:72] + wire _T_4763 = ifu_ic_rw_int_addr_ff == 7'h5c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_92; // @[Reg.scala 27:20] + wire _T_4891 = _T_4763 & way_status_out_92; // @[Mux.scala 27:72] + wire _T_5018 = _T_5017 | _T_4891; // @[Mux.scala 27:72] + wire _T_4764 = ifu_ic_rw_int_addr_ff == 7'h5d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_93; // @[Reg.scala 27:20] + wire _T_4892 = _T_4764 & way_status_out_93; // @[Mux.scala 27:72] + wire _T_5019 = _T_5018 | _T_4892; // @[Mux.scala 27:72] + wire _T_4765 = ifu_ic_rw_int_addr_ff == 7'h5e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_94; // @[Reg.scala 27:20] + wire _T_4893 = _T_4765 & way_status_out_94; // @[Mux.scala 27:72] + wire _T_5020 = _T_5019 | _T_4893; // @[Mux.scala 27:72] + wire _T_4766 = ifu_ic_rw_int_addr_ff == 7'h5f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_95; // @[Reg.scala 27:20] + wire _T_4894 = _T_4766 & way_status_out_95; // @[Mux.scala 27:72] + wire _T_5021 = _T_5020 | _T_4894; // @[Mux.scala 27:72] + wire _T_4767 = ifu_ic_rw_int_addr_ff == 7'h60; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_96; // @[Reg.scala 27:20] + wire _T_4895 = _T_4767 & way_status_out_96; // @[Mux.scala 27:72] + wire _T_5022 = _T_5021 | _T_4895; // @[Mux.scala 27:72] + wire _T_4768 = ifu_ic_rw_int_addr_ff == 7'h61; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_97; // @[Reg.scala 27:20] + wire _T_4896 = _T_4768 & way_status_out_97; // @[Mux.scala 27:72] + wire _T_5023 = _T_5022 | _T_4896; // @[Mux.scala 27:72] + wire _T_4769 = ifu_ic_rw_int_addr_ff == 7'h62; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_98; // @[Reg.scala 27:20] + wire _T_4897 = _T_4769 & way_status_out_98; // @[Mux.scala 27:72] + wire _T_5024 = _T_5023 | _T_4897; // @[Mux.scala 27:72] + wire _T_4770 = ifu_ic_rw_int_addr_ff == 7'h63; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_99; // @[Reg.scala 27:20] + wire _T_4898 = _T_4770 & way_status_out_99; // @[Mux.scala 27:72] + wire _T_5025 = _T_5024 | _T_4898; // @[Mux.scala 27:72] + wire _T_4771 = ifu_ic_rw_int_addr_ff == 7'h64; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_100; // @[Reg.scala 27:20] + wire _T_4899 = _T_4771 & way_status_out_100; // @[Mux.scala 27:72] + wire _T_5026 = _T_5025 | _T_4899; // @[Mux.scala 27:72] + wire _T_4772 = ifu_ic_rw_int_addr_ff == 7'h65; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_101; // @[Reg.scala 27:20] + wire _T_4900 = _T_4772 & way_status_out_101; // @[Mux.scala 27:72] + wire _T_5027 = _T_5026 | _T_4900; // @[Mux.scala 27:72] + wire _T_4773 = ifu_ic_rw_int_addr_ff == 7'h66; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_102; // @[Reg.scala 27:20] + wire _T_4901 = _T_4773 & way_status_out_102; // @[Mux.scala 27:72] + wire _T_5028 = _T_5027 | _T_4901; // @[Mux.scala 27:72] + wire _T_4774 = ifu_ic_rw_int_addr_ff == 7'h67; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_103; // @[Reg.scala 27:20] + wire _T_4902 = _T_4774 & way_status_out_103; // @[Mux.scala 27:72] + wire _T_5029 = _T_5028 | _T_4902; // @[Mux.scala 27:72] + wire _T_4775 = ifu_ic_rw_int_addr_ff == 7'h68; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_104; // @[Reg.scala 27:20] + wire _T_4903 = _T_4775 & way_status_out_104; // @[Mux.scala 27:72] + wire _T_5030 = _T_5029 | _T_4903; // @[Mux.scala 27:72] + wire _T_4776 = ifu_ic_rw_int_addr_ff == 7'h69; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_105; // @[Reg.scala 27:20] + wire _T_4904 = _T_4776 & way_status_out_105; // @[Mux.scala 27:72] + wire _T_5031 = _T_5030 | _T_4904; // @[Mux.scala 27:72] + wire _T_4777 = ifu_ic_rw_int_addr_ff == 7'h6a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_106; // @[Reg.scala 27:20] + wire _T_4905 = _T_4777 & way_status_out_106; // @[Mux.scala 27:72] + wire _T_5032 = _T_5031 | _T_4905; // @[Mux.scala 27:72] + wire _T_4778 = ifu_ic_rw_int_addr_ff == 7'h6b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_107; // @[Reg.scala 27:20] + wire _T_4906 = _T_4778 & way_status_out_107; // @[Mux.scala 27:72] + wire _T_5033 = _T_5032 | _T_4906; // @[Mux.scala 27:72] + wire _T_4779 = ifu_ic_rw_int_addr_ff == 7'h6c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_108; // @[Reg.scala 27:20] + wire _T_4907 = _T_4779 & way_status_out_108; // @[Mux.scala 27:72] + wire _T_5034 = _T_5033 | _T_4907; // @[Mux.scala 27:72] + wire _T_4780 = ifu_ic_rw_int_addr_ff == 7'h6d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_109; // @[Reg.scala 27:20] + wire _T_4908 = _T_4780 & way_status_out_109; // @[Mux.scala 27:72] + wire _T_5035 = _T_5034 | _T_4908; // @[Mux.scala 27:72] + wire _T_4781 = ifu_ic_rw_int_addr_ff == 7'h6e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_110; // @[Reg.scala 27:20] + wire _T_4909 = _T_4781 & way_status_out_110; // @[Mux.scala 27:72] + wire _T_5036 = _T_5035 | _T_4909; // @[Mux.scala 27:72] + wire _T_4782 = ifu_ic_rw_int_addr_ff == 7'h6f; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_111; // @[Reg.scala 27:20] + wire _T_4910 = _T_4782 & way_status_out_111; // @[Mux.scala 27:72] + wire _T_5037 = _T_5036 | _T_4910; // @[Mux.scala 27:72] + wire _T_4783 = ifu_ic_rw_int_addr_ff == 7'h70; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_112; // @[Reg.scala 27:20] + wire _T_4911 = _T_4783 & way_status_out_112; // @[Mux.scala 27:72] + wire _T_5038 = _T_5037 | _T_4911; // @[Mux.scala 27:72] + wire _T_4784 = ifu_ic_rw_int_addr_ff == 7'h71; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_113; // @[Reg.scala 27:20] + wire _T_4912 = _T_4784 & way_status_out_113; // @[Mux.scala 27:72] + wire _T_5039 = _T_5038 | _T_4912; // @[Mux.scala 27:72] + wire _T_4785 = ifu_ic_rw_int_addr_ff == 7'h72; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_114; // @[Reg.scala 27:20] + wire _T_4913 = _T_4785 & way_status_out_114; // @[Mux.scala 27:72] + wire _T_5040 = _T_5039 | _T_4913; // @[Mux.scala 27:72] + wire _T_4786 = ifu_ic_rw_int_addr_ff == 7'h73; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_115; // @[Reg.scala 27:20] + wire _T_4914 = _T_4786 & way_status_out_115; // @[Mux.scala 27:72] + wire _T_5041 = _T_5040 | _T_4914; // @[Mux.scala 27:72] + wire _T_4787 = ifu_ic_rw_int_addr_ff == 7'h74; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_116; // @[Reg.scala 27:20] + wire _T_4915 = _T_4787 & way_status_out_116; // @[Mux.scala 27:72] + wire _T_5042 = _T_5041 | _T_4915; // @[Mux.scala 27:72] + wire _T_4788 = ifu_ic_rw_int_addr_ff == 7'h75; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_117; // @[Reg.scala 27:20] + wire _T_4916 = _T_4788 & way_status_out_117; // @[Mux.scala 27:72] + wire _T_5043 = _T_5042 | _T_4916; // @[Mux.scala 27:72] + wire _T_4789 = ifu_ic_rw_int_addr_ff == 7'h76; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_118; // @[Reg.scala 27:20] + wire _T_4917 = _T_4789 & way_status_out_118; // @[Mux.scala 27:72] + wire _T_5044 = _T_5043 | _T_4917; // @[Mux.scala 27:72] + wire _T_4790 = ifu_ic_rw_int_addr_ff == 7'h77; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_119; // @[Reg.scala 27:20] + wire _T_4918 = _T_4790 & way_status_out_119; // @[Mux.scala 27:72] + wire _T_5045 = _T_5044 | _T_4918; // @[Mux.scala 27:72] + wire _T_4791 = ifu_ic_rw_int_addr_ff == 7'h78; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_120; // @[Reg.scala 27:20] + wire _T_4919 = _T_4791 & way_status_out_120; // @[Mux.scala 27:72] + wire _T_5046 = _T_5045 | _T_4919; // @[Mux.scala 27:72] + wire _T_4792 = ifu_ic_rw_int_addr_ff == 7'h79; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_121; // @[Reg.scala 27:20] + wire _T_4920 = _T_4792 & way_status_out_121; // @[Mux.scala 27:72] + wire _T_5047 = _T_5046 | _T_4920; // @[Mux.scala 27:72] + wire _T_4793 = ifu_ic_rw_int_addr_ff == 7'h7a; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_122; // @[Reg.scala 27:20] + wire _T_4921 = _T_4793 & way_status_out_122; // @[Mux.scala 27:72] + wire _T_5048 = _T_5047 | _T_4921; // @[Mux.scala 27:72] + wire _T_4794 = ifu_ic_rw_int_addr_ff == 7'h7b; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_123; // @[Reg.scala 27:20] + wire _T_4922 = _T_4794 & way_status_out_123; // @[Mux.scala 27:72] + wire _T_5049 = _T_5048 | _T_4922; // @[Mux.scala 27:72] + wire _T_4795 = ifu_ic_rw_int_addr_ff == 7'h7c; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_124; // @[Reg.scala 27:20] + wire _T_4923 = _T_4795 & way_status_out_124; // @[Mux.scala 27:72] + wire _T_5050 = _T_5049 | _T_4923; // @[Mux.scala 27:72] + wire _T_4796 = ifu_ic_rw_int_addr_ff == 7'h7d; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_125; // @[Reg.scala 27:20] + wire _T_4924 = _T_4796 & way_status_out_125; // @[Mux.scala 27:72] + wire _T_5051 = _T_5050 | _T_4924; // @[Mux.scala 27:72] + wire _T_4797 = ifu_ic_rw_int_addr_ff == 7'h7e; // @[el2_ifu_mem_ctl.scala 752:80] + reg way_status_out_126; // @[Reg.scala 27:20] + wire _T_4925 = _T_4797 & way_status_out_126; // @[Mux.scala 27:72] + wire _T_5052 = _T_5051 | _T_4925; // @[Mux.scala 27:72] + wire _T_4798 = ifu_ic_rw_int_addr_ff == 7'h7f; // @[el2_ifu_mem_ctl.scala 752:80] reg way_status_out_127; // @[Reg.scala 27:20] - wire _T_4874 = _T_4746 & way_status_out_127; // @[Mux.scala 27:72] - wire way_status = _T_5000 | _T_4874; // @[Mux.scala 27:72] - wire _T_195 = ~reset_all_tags; // @[el2_ifu_mem_ctl.scala 264:96] + wire _T_4926 = _T_4798 & way_status_out_127; // @[Mux.scala 27:72] + wire way_status = _T_5052 | _T_4926; // @[Mux.scala 27:72] + wire _T_195 = ~reset_all_tags; // @[el2_ifu_mem_ctl.scala 278:96] wire [1:0] _T_197 = _T_195 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_198 = _T_197 & io_ic_tag_valid; // @[el2_ifu_mem_ctl.scala 264:113] - reg [1:0] tagv_mb_scnd_ff; // @[el2_ifu_mem_ctl.scala 270:58] - reg uncacheable_miss_scnd_ff; // @[el2_ifu_mem_ctl.scala 266:67] - reg [30:0] imb_scnd_ff; // @[el2_ifu_mem_ctl.scala 268:54] + wire [1:0] _T_198 = _T_197 & io_ic_tag_valid; // @[el2_ifu_mem_ctl.scala 278:113] + reg [1:0] tagv_mb_scnd_ff; // @[el2_ifu_mem_ctl.scala 284:58] + reg uncacheable_miss_scnd_ff; // @[el2_ifu_mem_ctl.scala 280:67] + reg [30:0] imb_scnd_ff; // @[el2_ifu_mem_ctl.scala 282:54] wire [2:0] _T_206 = bus_ifu_wr_en_ff ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - reg [2:0] ifu_bus_rid_ff; // @[el2_ifu_mem_ctl.scala 584:46] - wire [2:0] ic_wr_addr_bits_hi_3 = ifu_bus_rid_ff & _T_206; // @[el2_ifu_mem_ctl.scala 273:45] - wire _T_212 = _T_231 | _T_239; // @[el2_ifu_mem_ctl.scala 278:59] - wire _T_214 = _T_212 | _T_2219; // @[el2_ifu_mem_ctl.scala 278:91] - wire ic_iccm_hit_f = fetch_req_iccm_f & _T_214; // @[el2_ifu_mem_ctl.scala 278:41] - wire _T_219 = _T_227 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 284:39] - wire _T_221 = _T_219 & _T_195; // @[el2_ifu_mem_ctl.scala 284:60] - wire _T_225 = _T_221 & _T_212; // @[el2_ifu_mem_ctl.scala 284:78] - wire ic_act_hit_f = _T_225 & _T_247; // @[el2_ifu_mem_ctl.scala 284:126] - wire _T_262 = ic_act_hit_f | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 291:31] - wire _T_263 = _T_262 | ic_iccm_hit_f; // @[el2_ifu_mem_ctl.scala 291:46] - wire _T_264 = ifc_region_acc_fault_final_f & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 291:94] - wire _T_268 = sel_hold_imb ? uncacheable_miss_ff : io_ifc_fetch_uncacheable_bf; // @[el2_ifu_mem_ctl.scala 292:84] - wire uncacheable_miss_in = scnd_miss_req ? uncacheable_miss_scnd_ff : _T_268; // @[el2_ifu_mem_ctl.scala 292:32] - wire _T_274 = imb_ff[11:5] == imb_scnd_ff[11:5]; // @[el2_ifu_mem_ctl.scala 295:79] - wire _T_275 = _T_274 & scnd_miss_req; // @[el2_ifu_mem_ctl.scala 295:135] - reg [1:0] ifu_bus_rresp_ff; // @[el2_ifu_mem_ctl.scala 582:51] - wire _T_2643 = |ifu_bus_rresp_ff; // @[el2_ifu_mem_ctl.scala 627:48] - wire _T_2644 = _T_2643 & ifu_bus_rvalid_ff; // @[el2_ifu_mem_ctl.scala 627:52] - wire bus_ifu_wr_data_error_ff = _T_2644 & miss_pending; // @[el2_ifu_mem_ctl.scala 627:73] - reg ifu_wr_data_comb_err_ff; // @[el2_ifu_mem_ctl.scala 369:61] - wire ifu_wr_cumulative_err_data = bus_ifu_wr_data_error_ff | ifu_wr_data_comb_err_ff; // @[el2_ifu_mem_ctl.scala 368:55] - wire _T_276 = ~ifu_wr_cumulative_err_data; // @[el2_ifu_mem_ctl.scala 295:153] - wire scnd_miss_index_match = _T_275 & _T_276; // @[el2_ifu_mem_ctl.scala 295:151] - wire _T_277 = ~scnd_miss_index_match; // @[el2_ifu_mem_ctl.scala 298:47] - wire _T_278 = scnd_miss_req & _T_277; // @[el2_ifu_mem_ctl.scala 298:45] - wire _T_280 = scnd_miss_req & scnd_miss_index_match; // @[el2_ifu_mem_ctl.scala 299:26] - reg way_status_mb_ff; // @[el2_ifu_mem_ctl.scala 319:59] - wire _T_9704 = ~way_status_mb_ff; // @[el2_ifu_mem_ctl.scala 790:33] - reg [1:0] tagv_mb_ff; // @[el2_ifu_mem_ctl.scala 320:53] - wire _T_9706 = _T_9704 & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 790:51] - wire _T_9708 = _T_9706 & tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 790:67] - wire _T_9710 = ~tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 790:86] - wire replace_way_mb_any_0 = _T_9708 | _T_9710; // @[el2_ifu_mem_ctl.scala 790:84] + reg [2:0] ifu_bus_rid_ff; // @[el2_ifu_mem_ctl.scala 602:46] + wire [2:0] ic_wr_addr_bits_hi_3 = ifu_bus_rid_ff & _T_206; // @[el2_ifu_mem_ctl.scala 287:45] + wire _T_212 = _T_231 | _T_239; // @[el2_ifu_mem_ctl.scala 292:59] + wire _T_214 = _T_212 | _T_2268; // @[el2_ifu_mem_ctl.scala 292:91] + wire ic_iccm_hit_f = fetch_req_iccm_f & _T_214; // @[el2_ifu_mem_ctl.scala 292:41] + wire _T_219 = _T_227 & fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 298:39] + wire _T_221 = _T_219 & _T_195; // @[el2_ifu_mem_ctl.scala 298:60] + wire _T_225 = _T_221 & _T_212; // @[el2_ifu_mem_ctl.scala 298:78] + wire ic_act_hit_f = _T_225 & _T_247; // @[el2_ifu_mem_ctl.scala 298:126] + wire _T_262 = ic_act_hit_f | ic_byp_hit_f; // @[el2_ifu_mem_ctl.scala 305:31] + wire _T_263 = _T_262 | ic_iccm_hit_f; // @[el2_ifu_mem_ctl.scala 305:46] + wire _T_264 = ifc_region_acc_fault_final_f & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 305:94] + wire _T_268 = sel_hold_imb ? uncacheable_miss_ff : io_ifc_fetch_uncacheable_bf; // @[el2_ifu_mem_ctl.scala 306:84] + wire uncacheable_miss_in = scnd_miss_req ? uncacheable_miss_scnd_ff : _T_268; // @[el2_ifu_mem_ctl.scala 306:32] + wire _T_274 = imb_ff[11:5] == imb_scnd_ff[11:5]; // @[el2_ifu_mem_ctl.scala 309:79] + wire _T_275 = _T_274 & scnd_miss_req; // @[el2_ifu_mem_ctl.scala 309:135] + reg [1:0] ifu_bus_rresp_ff; // @[el2_ifu_mem_ctl.scala 600:51] + wire _T_2693 = |ifu_bus_rresp_ff; // @[el2_ifu_mem_ctl.scala 645:48] + wire _T_2694 = _T_2693 & ifu_bus_rvalid_ff; // @[el2_ifu_mem_ctl.scala 645:52] + wire bus_ifu_wr_data_error_ff = _T_2694 & miss_pending; // @[el2_ifu_mem_ctl.scala 645:73] + reg ifu_wr_data_comb_err_ff; // @[el2_ifu_mem_ctl.scala 383:61] + wire ifu_wr_cumulative_err_data = bus_ifu_wr_data_error_ff | ifu_wr_data_comb_err_ff; // @[el2_ifu_mem_ctl.scala 382:55] + wire _T_276 = ~ifu_wr_cumulative_err_data; // @[el2_ifu_mem_ctl.scala 309:153] + wire scnd_miss_index_match = _T_275 & _T_276; // @[el2_ifu_mem_ctl.scala 309:151] + wire _T_277 = ~scnd_miss_index_match; // @[el2_ifu_mem_ctl.scala 312:47] + wire _T_278 = scnd_miss_req & _T_277; // @[el2_ifu_mem_ctl.scala 312:45] + wire _T_280 = scnd_miss_req & scnd_miss_index_match; // @[el2_ifu_mem_ctl.scala 313:26] + reg way_status_mb_ff; // @[el2_ifu_mem_ctl.scala 333:59] + wire _T_9756 = ~way_status_mb_ff; // @[el2_ifu_mem_ctl.scala 808:33] + reg [1:0] tagv_mb_ff; // @[el2_ifu_mem_ctl.scala 334:53] + wire _T_9758 = _T_9756 & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 808:51] + wire _T_9760 = _T_9758 & tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 808:67] + wire _T_9762 = ~tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 808:86] + wire replace_way_mb_any_0 = _T_9760 | _T_9762; // @[el2_ifu_mem_ctl.scala 808:84] wire [1:0] _T_287 = scnd_miss_index_match ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_9713 = way_status_mb_ff & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 791:50] - wire _T_9715 = _T_9713 & tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 791:66] - wire _T_9717 = ~tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 791:85] - wire _T_9719 = _T_9717 & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 791:100] - wire replace_way_mb_any_1 = _T_9715 | _T_9719; // @[el2_ifu_mem_ctl.scala 791:83] + wire _T_9765 = way_status_mb_ff & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 809:50] + wire _T_9767 = _T_9765 & tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 809:66] + wire _T_9769 = ~tagv_mb_ff[1]; // @[el2_ifu_mem_ctl.scala 809:85] + wire _T_9771 = _T_9769 & tagv_mb_ff[0]; // @[el2_ifu_mem_ctl.scala 809:100] + wire replace_way_mb_any_1 = _T_9767 | _T_9771; // @[el2_ifu_mem_ctl.scala 809:83] wire [1:0] _T_288 = {replace_way_mb_any_1,replace_way_mb_any_0}; // @[Cat.scala 29:58] - wire [1:0] _T_289 = _T_287 & _T_288; // @[el2_ifu_mem_ctl.scala 303:110] - wire [1:0] _T_290 = tagv_mb_scnd_ff | _T_289; // @[el2_ifu_mem_ctl.scala 303:62] - wire [1:0] _T_295 = io_ic_tag_valid & _T_197; // @[el2_ifu_mem_ctl.scala 304:56] - wire _T_297 = ~scnd_miss_req_q; // @[el2_ifu_mem_ctl.scala 307:36] - wire _T_298 = miss_pending & _T_297; // @[el2_ifu_mem_ctl.scala 307:34] - reg reset_ic_ff; // @[el2_ifu_mem_ctl.scala 308:25] - wire _T_299 = reset_all_tags | reset_ic_ff; // @[el2_ifu_mem_ctl.scala 307:72] - wire reset_ic_in = _T_298 & _T_299; // @[el2_ifu_mem_ctl.scala 307:53] - reg fetch_uncacheable_ff; // @[el2_ifu_mem_ctl.scala 309:37] - reg [25:0] miss_addr; // @[el2_ifu_mem_ctl.scala 318:48] - wire _T_309 = io_ifu_bus_clk_en | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 317:57] - wire _T_315 = _T_2234 & flush_final_f; // @[el2_ifu_mem_ctl.scala 322:87] - wire _T_316 = ~_T_315; // @[el2_ifu_mem_ctl.scala 322:55] - wire _T_317 = io_ifc_fetch_req_bf & _T_316; // @[el2_ifu_mem_ctl.scala 322:53] - wire _T_2226 = ~_T_2221; // @[el2_ifu_mem_ctl.scala 460:46] - wire _T_2227 = _T_2219 & _T_2226; // @[el2_ifu_mem_ctl.scala 460:44] - wire stream_miss_f = _T_2227 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 460:84] - wire _T_318 = ~stream_miss_f; // @[el2_ifu_mem_ctl.scala 322:106] - reg ifc_region_acc_fault_f; // @[el2_ifu_mem_ctl.scala 328:68] - reg [2:0] bus_rd_addr_count; // @[el2_ifu_mem_ctl.scala 609:55] + wire [1:0] _T_289 = _T_287 & _T_288; // @[el2_ifu_mem_ctl.scala 317:110] + wire [1:0] _T_290 = tagv_mb_scnd_ff | _T_289; // @[el2_ifu_mem_ctl.scala 317:62] + wire [1:0] _T_295 = io_ic_tag_valid & _T_197; // @[el2_ifu_mem_ctl.scala 318:56] + wire _T_297 = ~scnd_miss_req_q; // @[el2_ifu_mem_ctl.scala 321:36] + wire _T_298 = miss_pending & _T_297; // @[el2_ifu_mem_ctl.scala 321:34] + reg reset_ic_ff; // @[el2_ifu_mem_ctl.scala 322:48] + wire _T_299 = reset_all_tags | reset_ic_ff; // @[el2_ifu_mem_ctl.scala 321:72] + wire reset_ic_in = _T_298 & _T_299; // @[el2_ifu_mem_ctl.scala 321:53] + reg fetch_uncacheable_ff; // @[el2_ifu_mem_ctl.scala 323:62] + reg [25:0] miss_addr; // @[el2_ifu_mem_ctl.scala 332:48] + wire _T_309 = io_ifu_bus_clk_en | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 331:57] + wire _T_315 = _T_2283 & flush_final_f; // @[el2_ifu_mem_ctl.scala 336:87] + wire _T_316 = ~_T_315; // @[el2_ifu_mem_ctl.scala 336:55] + wire _T_317 = io_ifc_fetch_req_bf & _T_316; // @[el2_ifu_mem_ctl.scala 336:53] + wire _T_2275 = ~_T_2270; // @[el2_ifu_mem_ctl.scala 480:46] + wire _T_2276 = _T_2268 & _T_2275; // @[el2_ifu_mem_ctl.scala 480:44] + wire stream_miss_f = _T_2276 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 480:84] + wire _T_318 = ~stream_miss_f; // @[el2_ifu_mem_ctl.scala 336:106] + reg ifc_region_acc_fault_f; // @[el2_ifu_mem_ctl.scala 342:68] + reg [2:0] bus_rd_addr_count; // @[el2_ifu_mem_ctl.scala 627:55] wire [28:0] ifu_ic_req_addr_f = {miss_addr,bus_rd_addr_count}; // @[Cat.scala 29:58] - wire _T_325 = _T_239 | _T_2219; // @[el2_ifu_mem_ctl.scala 330:55] - wire _T_328 = _T_325 & _T_56; // @[el2_ifu_mem_ctl.scala 330:82] - wire _T_2240 = ~ifu_bus_rid_ff[0]; // @[el2_ifu_mem_ctl.scala 465:55] - wire [2:0] other_tag = {ifu_bus_rid_ff[2:1],_T_2240}; // @[Cat.scala 29:58] - wire _T_2241 = other_tag == 3'h0; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2265 = _T_2241 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2244 = other_tag == 3'h1; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2266 = _T_2244 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] - wire _T_2273 = _T_2265 | _T_2266; // @[Mux.scala 27:72] - wire _T_2247 = other_tag == 3'h2; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2267 = _T_2247 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] - wire _T_2274 = _T_2273 | _T_2267; // @[Mux.scala 27:72] - wire _T_2250 = other_tag == 3'h3; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2268 = _T_2250 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] - wire _T_2275 = _T_2274 | _T_2268; // @[Mux.scala 27:72] - wire _T_2253 = other_tag == 3'h4; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2269 = _T_2253 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] - wire _T_2276 = _T_2275 | _T_2269; // @[Mux.scala 27:72] - wire _T_2256 = other_tag == 3'h5; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2270 = _T_2256 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] - wire _T_2277 = _T_2276 | _T_2270; // @[Mux.scala 27:72] - wire _T_2259 = other_tag == 3'h6; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2271 = _T_2259 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] - wire _T_2278 = _T_2277 | _T_2271; // @[Mux.scala 27:72] - wire _T_2262 = other_tag == 3'h7; // @[el2_ifu_mem_ctl.scala 466:81] - wire _T_2272 = _T_2262 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] - wire second_half_available = _T_2278 | _T_2272; // @[Mux.scala 27:72] - wire write_ic_16_bytes = second_half_available & bus_ifu_wr_en_ff; // @[el2_ifu_mem_ctl.scala 467:46] - wire _T_332 = miss_pending & write_ic_16_bytes; // @[el2_ifu_mem_ctl.scala 334:35] - wire _T_334 = _T_332 & _T_17; // @[el2_ifu_mem_ctl.scala 334:55] - reg ic_act_miss_f_delayed; // @[el2_ifu_mem_ctl.scala 624:61] - wire _T_2637 = ic_act_miss_f_delayed & _T_2235; // @[el2_ifu_mem_ctl.scala 625:53] - wire reset_tag_valid_for_miss = _T_2637 & _T_17; // @[el2_ifu_mem_ctl.scala 625:84] - wire sel_mb_addr = _T_334 | reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 334:79] + wire _T_325 = _T_239 | _T_2268; // @[el2_ifu_mem_ctl.scala 344:55] + wire _T_328 = _T_325 & _T_56; // @[el2_ifu_mem_ctl.scala 344:82] + wire _T_2289 = ~ifu_bus_rid_ff[0]; // @[el2_ifu_mem_ctl.scala 485:55] + wire [2:0] other_tag = {ifu_bus_rid_ff[2:1],_T_2289}; // @[Cat.scala 29:58] + wire _T_2290 = other_tag == 3'h0; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2314 = _T_2290 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] + wire _T_2293 = other_tag == 3'h1; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2315 = _T_2293 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] + wire _T_2322 = _T_2314 | _T_2315; // @[Mux.scala 27:72] + wire _T_2296 = other_tag == 3'h2; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2316 = _T_2296 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] + wire _T_2323 = _T_2322 | _T_2316; // @[Mux.scala 27:72] + wire _T_2299 = other_tag == 3'h3; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2317 = _T_2299 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] + wire _T_2324 = _T_2323 | _T_2317; // @[Mux.scala 27:72] + wire _T_2302 = other_tag == 3'h4; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2318 = _T_2302 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] + wire _T_2325 = _T_2324 | _T_2318; // @[Mux.scala 27:72] + wire _T_2305 = other_tag == 3'h5; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2319 = _T_2305 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] + wire _T_2326 = _T_2325 | _T_2319; // @[Mux.scala 27:72] + wire _T_2308 = other_tag == 3'h6; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2320 = _T_2308 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] + wire _T_2327 = _T_2326 | _T_2320; // @[Mux.scala 27:72] + wire _T_2311 = other_tag == 3'h7; // @[el2_ifu_mem_ctl.scala 486:81] + wire _T_2321 = _T_2311 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] + wire second_half_available = _T_2327 | _T_2321; // @[Mux.scala 27:72] + wire write_ic_16_bytes = second_half_available & bus_ifu_wr_en_ff; // @[el2_ifu_mem_ctl.scala 487:46] + wire _T_332 = miss_pending & write_ic_16_bytes; // @[el2_ifu_mem_ctl.scala 348:35] + wire _T_334 = _T_332 & _T_17; // @[el2_ifu_mem_ctl.scala 348:55] + reg ic_act_miss_f_delayed; // @[el2_ifu_mem_ctl.scala 642:61] + wire _T_2687 = ic_act_miss_f_delayed & _T_2284; // @[el2_ifu_mem_ctl.scala 643:53] + wire reset_tag_valid_for_miss = _T_2687 & _T_17; // @[el2_ifu_mem_ctl.scala 643:84] + wire sel_mb_addr = _T_334 | reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 348:79] wire [30:0] _T_338 = {imb_ff[30:5],ic_wr_addr_bits_hi_3,imb_ff[1:0]}; // @[Cat.scala 29:58] - wire _T_339 = ~sel_mb_addr; // @[el2_ifu_mem_ctl.scala 336:37] + wire _T_339 = ~sel_mb_addr; // @[el2_ifu_mem_ctl.scala 350:37] wire [30:0] _T_340 = sel_mb_addr ? _T_338 : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_341 = _T_339 ? io_ifc_fetch_addr_bf : 31'h0; // @[Mux.scala 27:72] wire [30:0] ifu_ic_rw_int_addr = _T_340 | _T_341; // @[Mux.scala 27:72] - wire _T_346 = _T_334 & last_beat; // @[el2_ifu_mem_ctl.scala 338:84] - wire _T_2631 = ~_T_2643; // @[el2_ifu_mem_ctl.scala 622:84] - wire _T_2632 = _T_100 & _T_2631; // @[el2_ifu_mem_ctl.scala 622:82] - wire bus_ifu_wr_en_ff_q = _T_2632 & write_ic_16_bytes; // @[el2_ifu_mem_ctl.scala 622:108] - wire sel_mb_status_addr = _T_346 & bus_ifu_wr_en_ff_q; // @[el2_ifu_mem_ctl.scala 338:96] - wire [30:0] ifu_status_wr_addr = sel_mb_status_addr ? _T_338 : ifu_fetch_addr_int_f; // @[el2_ifu_mem_ctl.scala 339:31] - reg [63:0] ifu_bus_rdata_ff; // @[el2_ifu_mem_ctl.scala 583:48] - wire [6:0] _T_569 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[60],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[58],ifu_bus_rdata_ff[57]}; // @[el2_lib.scala 416:13] - wire _T_570 = ^_T_569; // @[el2_lib.scala 416:20] - wire [6:0] _T_576 = {ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31],ifu_bus_rdata_ff[30],ifu_bus_rdata_ff[29],ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[27],ifu_bus_rdata_ff[26]}; // @[el2_lib.scala 416:30] - wire [7:0] _T_583 = {ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[33]}; // @[el2_lib.scala 416:30] - wire [14:0] _T_584 = {ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[33],_T_576}; // @[el2_lib.scala 416:30] - wire [7:0] _T_591 = {ifu_bus_rdata_ff[48],ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[45],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[43],ifu_bus_rdata_ff[42],ifu_bus_rdata_ff[41]}; // @[el2_lib.scala 416:30] - wire [30:0] _T_600 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_591,_T_584}; // @[el2_lib.scala 416:30] - wire _T_601 = ^_T_600; // @[el2_lib.scala 416:37] - wire [6:0] _T_607 = {ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[15],ifu_bus_rdata_ff[14],ifu_bus_rdata_ff[13],ifu_bus_rdata_ff[12],ifu_bus_rdata_ff[11]}; // @[el2_lib.scala 416:47] - wire [14:0] _T_615 = {ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[18],_T_607}; // @[el2_lib.scala 416:47] - wire [30:0] _T_631 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_591,_T_615}; // @[el2_lib.scala 416:47] - wire _T_632 = ^_T_631; // @[el2_lib.scala 416:54] - wire [6:0] _T_638 = {ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[7],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[5],ifu_bus_rdata_ff[4]}; // @[el2_lib.scala 416:64] - wire [14:0] _T_646 = {ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[18],_T_638}; // @[el2_lib.scala 416:64] - wire [30:0] _T_662 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_583,_T_646}; // @[el2_lib.scala 416:64] - wire _T_663 = ^_T_662; // @[el2_lib.scala 416:71] - wire [7:0] _T_670 = {ifu_bus_rdata_ff[14],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[7],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[2],ifu_bus_rdata_ff[1]}; // @[el2_lib.scala 416:81] - wire [16:0] _T_679 = {ifu_bus_rdata_ff[30],ifu_bus_rdata_ff[29],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[15],_T_670}; // @[el2_lib.scala 416:81] - wire [8:0] _T_687 = {ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[45],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31]}; // @[el2_lib.scala 416:81] - wire [17:0] _T_696 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[60],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[48],_T_687}; // @[el2_lib.scala 416:81] - wire [34:0] _T_697 = {_T_696,_T_679}; // @[el2_lib.scala 416:81] - wire _T_698 = ^_T_697; // @[el2_lib.scala 416:88] - wire [7:0] _T_705 = {ifu_bus_rdata_ff[12],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[5],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[2],ifu_bus_rdata_ff[0]}; // @[el2_lib.scala 416:98] - wire [16:0] _T_714 = {ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[27],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[13],_T_705}; // @[el2_lib.scala 416:98] - wire [8:0] _T_722 = {ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[43],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31]}; // @[el2_lib.scala 416:98] - wire [17:0] _T_731 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[58],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[48],_T_722}; // @[el2_lib.scala 416:98] - wire [34:0] _T_732 = {_T_731,_T_714}; // @[el2_lib.scala 416:98] - wire _T_733 = ^_T_732; // @[el2_lib.scala 416:105] - wire [7:0] _T_740 = {ifu_bus_rdata_ff[11],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[4],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[1],ifu_bus_rdata_ff[0]}; // @[el2_lib.scala 416:115] - wire [16:0] _T_749 = {ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[26],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[15],ifu_bus_rdata_ff[13],_T_740}; // @[el2_lib.scala 416:115] - wire [8:0] _T_757 = {ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[42],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[30]}; // @[el2_lib.scala 416:115] - wire [17:0] _T_766 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[57],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[48],_T_757}; // @[el2_lib.scala 416:115] - wire [34:0] _T_767 = {_T_766,_T_749}; // @[el2_lib.scala 416:115] - wire _T_768 = ^_T_767; // @[el2_lib.scala 416:122] - wire [3:0] _T_2281 = {ifu_bus_rid_ff[2:1],_T_2240,1'h1}; // @[Cat.scala 29:58] - wire _T_2282 = _T_2281 == 4'h0; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_0; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2329 = _T_2282 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_2285 = _T_2281 == 4'h1; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_1; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2330 = _T_2285 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2345 = _T_2329 | _T_2330; // @[Mux.scala 27:72] - wire _T_2288 = _T_2281 == 4'h2; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_2; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2331 = _T_2288 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2346 = _T_2345 | _T_2331; // @[Mux.scala 27:72] - wire _T_2291 = _T_2281 == 4'h3; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_3; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2332 = _T_2291 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2347 = _T_2346 | _T_2332; // @[Mux.scala 27:72] - wire _T_2294 = _T_2281 == 4'h4; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_4; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2333 = _T_2294 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2348 = _T_2347 | _T_2333; // @[Mux.scala 27:72] - wire _T_2297 = _T_2281 == 4'h5; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_5; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2334 = _T_2297 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2349 = _T_2348 | _T_2334; // @[Mux.scala 27:72] - wire _T_2300 = _T_2281 == 4'h6; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_6; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2335 = _T_2300 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2350 = _T_2349 | _T_2335; // @[Mux.scala 27:72] - wire _T_2303 = _T_2281 == 4'h7; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_7; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2336 = _T_2303 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2351 = _T_2350 | _T_2336; // @[Mux.scala 27:72] - wire _T_2306 = _T_2281 == 4'h8; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_8; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2337 = _T_2306 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2352 = _T_2351 | _T_2337; // @[Mux.scala 27:72] - wire _T_2309 = _T_2281 == 4'h9; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_9; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2338 = _T_2309 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2353 = _T_2352 | _T_2338; // @[Mux.scala 27:72] - wire _T_2312 = _T_2281 == 4'ha; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_10; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2339 = _T_2312 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2354 = _T_2353 | _T_2339; // @[Mux.scala 27:72] - wire _T_2315 = _T_2281 == 4'hb; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_11; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2340 = _T_2315 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2355 = _T_2354 | _T_2340; // @[Mux.scala 27:72] - wire _T_2318 = _T_2281 == 4'hc; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_12; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2341 = _T_2318 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2356 = _T_2355 | _T_2341; // @[Mux.scala 27:72] - wire _T_2321 = _T_2281 == 4'hd; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_13; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2342 = _T_2321 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2357 = _T_2356 | _T_2342; // @[Mux.scala 27:72] - wire _T_2324 = _T_2281 == 4'he; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_14; // @[el2_ifu_mem_ctl.scala 403:65] - wire [31:0] _T_2343 = _T_2324 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2358 = _T_2357 | _T_2343; // @[Mux.scala 27:72] - wire _T_2327 = _T_2281 == 4'hf; // @[el2_ifu_mem_ctl.scala 468:89] - reg [31:0] ic_miss_buff_data_15; // @[el2_ifu_mem_ctl.scala 404:67] - wire [31:0] _T_2344 = _T_2327 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2359 = _T_2358 | _T_2344; // @[Mux.scala 27:72] - wire [3:0] _T_2361 = {ifu_bus_rid_ff[2:1],_T_2240,1'h0}; // @[Cat.scala 29:58] - wire _T_2362 = _T_2361 == 4'h0; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2409 = _T_2362 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_2365 = _T_2361 == 4'h1; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2410 = _T_2365 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2425 = _T_2409 | _T_2410; // @[Mux.scala 27:72] - wire _T_2368 = _T_2361 == 4'h2; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2411 = _T_2368 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2426 = _T_2425 | _T_2411; // @[Mux.scala 27:72] - wire _T_2371 = _T_2361 == 4'h3; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2412 = _T_2371 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2427 = _T_2426 | _T_2412; // @[Mux.scala 27:72] - wire _T_2374 = _T_2361 == 4'h4; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2413 = _T_2374 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2428 = _T_2427 | _T_2413; // @[Mux.scala 27:72] - wire _T_2377 = _T_2361 == 4'h5; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2414 = _T_2377 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2429 = _T_2428 | _T_2414; // @[Mux.scala 27:72] - wire _T_2380 = _T_2361 == 4'h6; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2415 = _T_2380 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2430 = _T_2429 | _T_2415; // @[Mux.scala 27:72] - wire _T_2383 = _T_2361 == 4'h7; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2416 = _T_2383 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2431 = _T_2430 | _T_2416; // @[Mux.scala 27:72] - wire _T_2386 = _T_2361 == 4'h8; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2417 = _T_2386 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2432 = _T_2431 | _T_2417; // @[Mux.scala 27:72] - wire _T_2389 = _T_2361 == 4'h9; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2418 = _T_2389 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2433 = _T_2432 | _T_2418; // @[Mux.scala 27:72] - wire _T_2392 = _T_2361 == 4'ha; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2419 = _T_2392 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2434 = _T_2433 | _T_2419; // @[Mux.scala 27:72] - wire _T_2395 = _T_2361 == 4'hb; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2420 = _T_2395 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2435 = _T_2434 | _T_2420; // @[Mux.scala 27:72] - wire _T_2398 = _T_2361 == 4'hc; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2421 = _T_2398 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2436 = _T_2435 | _T_2421; // @[Mux.scala 27:72] - wire _T_2401 = _T_2361 == 4'hd; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2422 = _T_2401 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2437 = _T_2436 | _T_2422; // @[Mux.scala 27:72] - wire _T_2404 = _T_2361 == 4'he; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2423 = _T_2404 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2438 = _T_2437 | _T_2423; // @[Mux.scala 27:72] - wire _T_2407 = _T_2361 == 4'hf; // @[el2_ifu_mem_ctl.scala 469:66] - wire [31:0] _T_2424 = _T_2407 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2439 = _T_2438 | _T_2424; // @[Mux.scala 27:72] - wire [63:0] ic_miss_buff_half = {_T_2359,_T_2439}; // @[Cat.scala 29:58] - wire [6:0] _T_991 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[61],ic_miss_buff_half[60],ic_miss_buff_half[59],ic_miss_buff_half[58],ic_miss_buff_half[57]}; // @[el2_lib.scala 416:13] - wire _T_992 = ^_T_991; // @[el2_lib.scala 416:20] - wire [6:0] _T_998 = {ic_miss_buff_half[32],ic_miss_buff_half[31],ic_miss_buff_half[30],ic_miss_buff_half[29],ic_miss_buff_half[28],ic_miss_buff_half[27],ic_miss_buff_half[26]}; // @[el2_lib.scala 416:30] - wire [7:0] _T_1005 = {ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[34],ic_miss_buff_half[33]}; // @[el2_lib.scala 416:30] - wire [14:0] _T_1006 = {ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[34],ic_miss_buff_half[33],_T_998}; // @[el2_lib.scala 416:30] - wire [7:0] _T_1013 = {ic_miss_buff_half[48],ic_miss_buff_half[47],ic_miss_buff_half[46],ic_miss_buff_half[45],ic_miss_buff_half[44],ic_miss_buff_half[43],ic_miss_buff_half[42],ic_miss_buff_half[41]}; // @[el2_lib.scala 416:30] - wire [30:0] _T_1022 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1013,_T_1006}; // @[el2_lib.scala 416:30] - wire _T_1023 = ^_T_1022; // @[el2_lib.scala 416:37] - wire [6:0] _T_1029 = {ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[15],ic_miss_buff_half[14],ic_miss_buff_half[13],ic_miss_buff_half[12],ic_miss_buff_half[11]}; // @[el2_lib.scala 416:47] - wire [14:0] _T_1037 = {ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[19],ic_miss_buff_half[18],_T_1029}; // @[el2_lib.scala 416:47] - wire [30:0] _T_1053 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1013,_T_1037}; // @[el2_lib.scala 416:47] - wire _T_1054 = ^_T_1053; // @[el2_lib.scala 416:54] - wire [6:0] _T_1060 = {ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[8],ic_miss_buff_half[7],ic_miss_buff_half[6],ic_miss_buff_half[5],ic_miss_buff_half[4]}; // @[el2_lib.scala 416:64] - wire [14:0] _T_1068 = {ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[19],ic_miss_buff_half[18],_T_1060}; // @[el2_lib.scala 416:64] - wire [30:0] _T_1084 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1005,_T_1068}; // @[el2_lib.scala 416:64] - wire _T_1085 = ^_T_1084; // @[el2_lib.scala 416:71] - wire [7:0] _T_1092 = {ic_miss_buff_half[14],ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[8],ic_miss_buff_half[7],ic_miss_buff_half[3],ic_miss_buff_half[2],ic_miss_buff_half[1]}; // @[el2_lib.scala 416:81] - wire [16:0] _T_1101 = {ic_miss_buff_half[30],ic_miss_buff_half[29],ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[15],_T_1092}; // @[el2_lib.scala 416:81] - wire [8:0] _T_1109 = {ic_miss_buff_half[47],ic_miss_buff_half[46],ic_miss_buff_half[45],ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[32],ic_miss_buff_half[31]}; // @[el2_lib.scala 416:81] - wire [17:0] _T_1118 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[61],ic_miss_buff_half[60],ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[48],_T_1109}; // @[el2_lib.scala 416:81] - wire [34:0] _T_1119 = {_T_1118,_T_1101}; // @[el2_lib.scala 416:81] - wire _T_1120 = ^_T_1119; // @[el2_lib.scala 416:88] - wire [7:0] _T_1127 = {ic_miss_buff_half[12],ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[6],ic_miss_buff_half[5],ic_miss_buff_half[3],ic_miss_buff_half[2],ic_miss_buff_half[0]}; // @[el2_lib.scala 416:98] - wire [16:0] _T_1136 = {ic_miss_buff_half[28],ic_miss_buff_half[27],ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[13],_T_1127}; // @[el2_lib.scala 416:98] - wire [8:0] _T_1144 = {ic_miss_buff_half[47],ic_miss_buff_half[44],ic_miss_buff_half[43],ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[32],ic_miss_buff_half[31]}; // @[el2_lib.scala 416:98] - wire [17:0] _T_1153 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[59],ic_miss_buff_half[58],ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[48],_T_1144}; // @[el2_lib.scala 416:98] - wire [34:0] _T_1154 = {_T_1153,_T_1136}; // @[el2_lib.scala 416:98] - wire _T_1155 = ^_T_1154; // @[el2_lib.scala 416:105] - wire [7:0] _T_1162 = {ic_miss_buff_half[11],ic_miss_buff_half[10],ic_miss_buff_half[8],ic_miss_buff_half[6],ic_miss_buff_half[4],ic_miss_buff_half[3],ic_miss_buff_half[1],ic_miss_buff_half[0]}; // @[el2_lib.scala 416:115] - wire [16:0] _T_1171 = {ic_miss_buff_half[28],ic_miss_buff_half[26],ic_miss_buff_half[25],ic_miss_buff_half[23],ic_miss_buff_half[21],ic_miss_buff_half[19],ic_miss_buff_half[17],ic_miss_buff_half[15],ic_miss_buff_half[13],_T_1162}; // @[el2_lib.scala 416:115] - wire [8:0] _T_1179 = {ic_miss_buff_half[46],ic_miss_buff_half[44],ic_miss_buff_half[42],ic_miss_buff_half[40],ic_miss_buff_half[38],ic_miss_buff_half[36],ic_miss_buff_half[34],ic_miss_buff_half[32],ic_miss_buff_half[30]}; // @[el2_lib.scala 416:115] - wire [17:0] _T_1188 = {ic_miss_buff_half[63],ic_miss_buff_half[61],ic_miss_buff_half[59],ic_miss_buff_half[57],ic_miss_buff_half[56],ic_miss_buff_half[54],ic_miss_buff_half[52],ic_miss_buff_half[50],ic_miss_buff_half[48],_T_1179}; // @[el2_lib.scala 416:115] - wire [34:0] _T_1189 = {_T_1188,_T_1171}; // @[el2_lib.scala 416:115] - wire _T_1190 = ^_T_1189; // @[el2_lib.scala 416:122] - wire [70:0] _T_1235 = {_T_570,_T_601,_T_632,_T_663,_T_698,_T_733,_T_768,ifu_bus_rdata_ff}; // @[Cat.scala 29:58] - wire [70:0] _T_1234 = {_T_992,_T_1023,_T_1054,_T_1085,_T_1120,_T_1155,_T_1190,_T_2359,_T_2439}; // @[Cat.scala 29:58] - wire [141:0] _T_1236 = {_T_570,_T_601,_T_632,_T_663,_T_698,_T_733,_T_768,ifu_bus_rdata_ff,_T_1234}; // @[Cat.scala 29:58] - wire [141:0] _T_1239 = {_T_992,_T_1023,_T_1054,_T_1085,_T_1120,_T_1155,_T_1190,_T_2359,_T_2439,_T_1235}; // @[Cat.scala 29:58] - wire [141:0] ic_wr_16bytes_data = ifu_bus_rid_ff[0] ? _T_1236 : _T_1239; // @[el2_ifu_mem_ctl.scala 360:28] - wire _T_1198 = |io_ic_eccerr; // @[el2_ifu_mem_ctl.scala 350:56] - wire _T_1199 = _T_1198 & ic_act_hit_f; // @[el2_ifu_mem_ctl.scala 350:83] - wire [4:0] bypass_index = imb_ff[4:0]; // @[el2_ifu_mem_ctl.scala 415:28] - wire _T_1399 = bypass_index[4:2] == 3'h0; // @[el2_ifu_mem_ctl.scala 417:114] - wire bus_ifu_wr_en = _T_13 & miss_pending; // @[el2_ifu_mem_ctl.scala 620:35] - wire _T_1284 = io_ifu_axi_rid == 3'h0; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_0 = bus_ifu_wr_en & _T_1284; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1325 = ~ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 406:118] - wire _T_1326 = ic_miss_buff_data_valid[0] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_0 = write_fill_data_0 | _T_1326; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1422 = _T_1399 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] - wire _T_1402 = bypass_index[4:2] == 3'h1; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1285 = io_ifu_axi_rid == 3'h1; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_1 = bus_ifu_wr_en & _T_1285; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1329 = ic_miss_buff_data_valid[1] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_1 = write_fill_data_1 | _T_1329; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1423 = _T_1402 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] - wire _T_1430 = _T_1422 | _T_1423; // @[Mux.scala 27:72] - wire _T_1405 = bypass_index[4:2] == 3'h2; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1286 = io_ifu_axi_rid == 3'h2; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_2 = bus_ifu_wr_en & _T_1286; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1332 = ic_miss_buff_data_valid[2] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_2 = write_fill_data_2 | _T_1332; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1424 = _T_1405 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] - wire _T_1431 = _T_1430 | _T_1424; // @[Mux.scala 27:72] - wire _T_1408 = bypass_index[4:2] == 3'h3; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1287 = io_ifu_axi_rid == 3'h3; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_3 = bus_ifu_wr_en & _T_1287; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1335 = ic_miss_buff_data_valid[3] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_3 = write_fill_data_3 | _T_1335; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1425 = _T_1408 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] - wire _T_1432 = _T_1431 | _T_1425; // @[Mux.scala 27:72] - wire _T_1411 = bypass_index[4:2] == 3'h4; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1288 = io_ifu_axi_rid == 3'h4; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_4 = bus_ifu_wr_en & _T_1288; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1338 = ic_miss_buff_data_valid[4] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_4 = write_fill_data_4 | _T_1338; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1426 = _T_1411 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] - wire _T_1433 = _T_1432 | _T_1426; // @[Mux.scala 27:72] - wire _T_1414 = bypass_index[4:2] == 3'h5; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1289 = io_ifu_axi_rid == 3'h5; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_5 = bus_ifu_wr_en & _T_1289; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1341 = ic_miss_buff_data_valid[5] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_5 = write_fill_data_5 | _T_1341; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1427 = _T_1414 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] - wire _T_1434 = _T_1433 | _T_1427; // @[Mux.scala 27:72] - wire _T_1417 = bypass_index[4:2] == 3'h6; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1290 = io_ifu_axi_rid == 3'h6; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_6 = bus_ifu_wr_en & _T_1290; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1344 = ic_miss_buff_data_valid[6] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_6 = write_fill_data_6 | _T_1344; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1428 = _T_1417 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] - wire _T_1435 = _T_1434 | _T_1428; // @[Mux.scala 27:72] - wire _T_1420 = bypass_index[4:2] == 3'h7; // @[el2_ifu_mem_ctl.scala 417:114] - wire _T_1291 = io_ifu_axi_rid == 3'h7; // @[el2_ifu_mem_ctl.scala 399:91] - wire write_fill_data_7 = bus_ifu_wr_en & _T_1291; // @[el2_ifu_mem_ctl.scala 399:73] - wire _T_1347 = ic_miss_buff_data_valid[7] & _T_1325; // @[el2_ifu_mem_ctl.scala 406:116] - wire ic_miss_buff_data_valid_in_7 = write_fill_data_7 | _T_1347; // @[el2_ifu_mem_ctl.scala 406:88] - wire _T_1429 = _T_1420 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] - wire bypass_valid_value_check = _T_1435 | _T_1429; // @[Mux.scala 27:72] - wire _T_1438 = ~bypass_index[1]; // @[el2_ifu_mem_ctl.scala 418:58] - wire _T_1439 = bypass_valid_value_check & _T_1438; // @[el2_ifu_mem_ctl.scala 418:56] - wire _T_1441 = ~bypass_index[0]; // @[el2_ifu_mem_ctl.scala 418:77] - wire _T_1442 = _T_1439 & _T_1441; // @[el2_ifu_mem_ctl.scala 418:75] - wire _T_1447 = _T_1439 & bypass_index[0]; // @[el2_ifu_mem_ctl.scala 419:75] - wire _T_1448 = _T_1442 | _T_1447; // @[el2_ifu_mem_ctl.scala 418:95] - wire _T_1450 = bypass_valid_value_check & bypass_index[1]; // @[el2_ifu_mem_ctl.scala 420:56] - wire _T_1453 = _T_1450 & _T_1441; // @[el2_ifu_mem_ctl.scala 420:74] - wire _T_1454 = _T_1448 | _T_1453; // @[el2_ifu_mem_ctl.scala 419:94] - wire _T_1458 = _T_1450 & bypass_index[0]; // @[el2_ifu_mem_ctl.scala 421:51] - wire [2:0] bypass_index_5_3_inc = bypass_index[4:2] + 3'h1; // @[el2_ifu_mem_ctl.scala 416:70] - wire _T_1459 = bypass_index_5_3_inc == 3'h0; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1475 = _T_1459 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] - wire _T_1461 = bypass_index_5_3_inc == 3'h1; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1476 = _T_1461 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] - wire _T_1483 = _T_1475 | _T_1476; // @[Mux.scala 27:72] - wire _T_1463 = bypass_index_5_3_inc == 3'h2; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1477 = _T_1463 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] - wire _T_1484 = _T_1483 | _T_1477; // @[Mux.scala 27:72] - wire _T_1465 = bypass_index_5_3_inc == 3'h3; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1478 = _T_1465 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] - wire _T_1485 = _T_1484 | _T_1478; // @[Mux.scala 27:72] - wire _T_1467 = bypass_index_5_3_inc == 3'h4; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1479 = _T_1467 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] - wire _T_1486 = _T_1485 | _T_1479; // @[Mux.scala 27:72] - wire _T_1469 = bypass_index_5_3_inc == 3'h5; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1480 = _T_1469 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] - wire _T_1487 = _T_1486 | _T_1480; // @[Mux.scala 27:72] - wire _T_1471 = bypass_index_5_3_inc == 3'h6; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1481 = _T_1471 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] - wire _T_1488 = _T_1487 | _T_1481; // @[Mux.scala 27:72] - wire _T_1473 = bypass_index_5_3_inc == 3'h7; // @[el2_ifu_mem_ctl.scala 421:132] - wire _T_1482 = _T_1473 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] + wire _T_346 = _T_334 & last_beat; // @[el2_ifu_mem_ctl.scala 352:85] + wire _T_2681 = ~_T_2693; // @[el2_ifu_mem_ctl.scala 640:84] + wire _T_2682 = _T_100 & _T_2681; // @[el2_ifu_mem_ctl.scala 640:82] + wire bus_ifu_wr_en_ff_q = _T_2682 & write_ic_16_bytes; // @[el2_ifu_mem_ctl.scala 640:108] + wire _T_347 = _T_346 & bus_ifu_wr_en_ff_q; // @[el2_ifu_mem_ctl.scala 352:97] + wire sel_mb_status_addr = _T_347 | reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 352:119] + wire [30:0] ifu_status_wr_addr = sel_mb_status_addr ? _T_338 : ifu_fetch_addr_int_f; // @[el2_ifu_mem_ctl.scala 353:31] + reg [63:0] ifu_bus_rdata_ff; // @[el2_ifu_mem_ctl.scala 601:48] + wire [6:0] _T_570 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[60],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[58],ifu_bus_rdata_ff[57]}; // @[el2_lib.scala 416:13] + wire _T_571 = ^_T_570; // @[el2_lib.scala 416:20] + wire [6:0] _T_577 = {ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31],ifu_bus_rdata_ff[30],ifu_bus_rdata_ff[29],ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[27],ifu_bus_rdata_ff[26]}; // @[el2_lib.scala 416:30] + wire [7:0] _T_584 = {ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[33]}; // @[el2_lib.scala 416:30] + wire [14:0] _T_585 = {ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[33],_T_577}; // @[el2_lib.scala 416:30] + wire [7:0] _T_592 = {ifu_bus_rdata_ff[48],ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[45],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[43],ifu_bus_rdata_ff[42],ifu_bus_rdata_ff[41]}; // @[el2_lib.scala 416:30] + wire [30:0] _T_601 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_592,_T_585}; // @[el2_lib.scala 416:30] + wire _T_602 = ^_T_601; // @[el2_lib.scala 416:37] + wire [6:0] _T_608 = {ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[15],ifu_bus_rdata_ff[14],ifu_bus_rdata_ff[13],ifu_bus_rdata_ff[12],ifu_bus_rdata_ff[11]}; // @[el2_lib.scala 416:47] + wire [14:0] _T_616 = {ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[18],_T_608}; // @[el2_lib.scala 416:47] + wire [30:0] _T_632 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_592,_T_616}; // @[el2_lib.scala 416:47] + wire _T_633 = ^_T_632; // @[el2_lib.scala 416:54] + wire [6:0] _T_639 = {ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[7],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[5],ifu_bus_rdata_ff[4]}; // @[el2_lib.scala 416:64] + wire [14:0] _T_647 = {ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[18],_T_639}; // @[el2_lib.scala 416:64] + wire [30:0] _T_663 = {ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[49],_T_584,_T_647}; // @[el2_lib.scala 416:64] + wire _T_664 = ^_T_663; // @[el2_lib.scala 416:71] + wire [7:0] _T_671 = {ifu_bus_rdata_ff[14],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[7],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[2],ifu_bus_rdata_ff[1]}; // @[el2_lib.scala 416:81] + wire [16:0] _T_680 = {ifu_bus_rdata_ff[30],ifu_bus_rdata_ff[29],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[22],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[15],_T_671}; // @[el2_lib.scala 416:81] + wire [8:0] _T_688 = {ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[45],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[37],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31]}; // @[el2_lib.scala 416:81] + wire [17:0] _T_697 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[60],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[53],ifu_bus_rdata_ff[48],_T_688}; // @[el2_lib.scala 416:81] + wire [34:0] _T_698 = {_T_697,_T_680}; // @[el2_lib.scala 416:81] + wire _T_699 = ^_T_698; // @[el2_lib.scala 416:88] + wire [7:0] _T_706 = {ifu_bus_rdata_ff[12],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[9],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[5],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[2],ifu_bus_rdata_ff[0]}; // @[el2_lib.scala 416:98] + wire [16:0] _T_715 = {ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[27],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[24],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[20],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[16],ifu_bus_rdata_ff[13],_T_706}; // @[el2_lib.scala 416:98] + wire [8:0] _T_723 = {ifu_bus_rdata_ff[47],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[43],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[39],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[35],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31]}; // @[el2_lib.scala 416:98] + wire [17:0] _T_732 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[58],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[55],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[51],ifu_bus_rdata_ff[48],_T_723}; // @[el2_lib.scala 416:98] + wire [34:0] _T_733 = {_T_732,_T_715}; // @[el2_lib.scala 416:98] + wire _T_734 = ^_T_733; // @[el2_lib.scala 416:105] + wire [7:0] _T_741 = {ifu_bus_rdata_ff[11],ifu_bus_rdata_ff[10],ifu_bus_rdata_ff[8],ifu_bus_rdata_ff[6],ifu_bus_rdata_ff[4],ifu_bus_rdata_ff[3],ifu_bus_rdata_ff[1],ifu_bus_rdata_ff[0]}; // @[el2_lib.scala 416:115] + wire [16:0] _T_750 = {ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[26],ifu_bus_rdata_ff[25],ifu_bus_rdata_ff[23],ifu_bus_rdata_ff[21],ifu_bus_rdata_ff[19],ifu_bus_rdata_ff[17],ifu_bus_rdata_ff[15],ifu_bus_rdata_ff[13],_T_741}; // @[el2_lib.scala 416:115] + wire [8:0] _T_758 = {ifu_bus_rdata_ff[46],ifu_bus_rdata_ff[44],ifu_bus_rdata_ff[42],ifu_bus_rdata_ff[40],ifu_bus_rdata_ff[38],ifu_bus_rdata_ff[36],ifu_bus_rdata_ff[34],ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[30]}; // @[el2_lib.scala 416:115] + wire [17:0] _T_767 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[57],ifu_bus_rdata_ff[56],ifu_bus_rdata_ff[54],ifu_bus_rdata_ff[52],ifu_bus_rdata_ff[50],ifu_bus_rdata_ff[48],_T_758}; // @[el2_lib.scala 416:115] + wire [34:0] _T_768 = {_T_767,_T_750}; // @[el2_lib.scala 416:115] + wire _T_769 = ^_T_768; // @[el2_lib.scala 416:122] + wire [3:0] _T_2330 = {ifu_bus_rid_ff[2:1],_T_2289,1'h1}; // @[Cat.scala 29:58] + wire _T_2331 = _T_2330 == 4'h0; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_0; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2378 = _T_2331 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] + wire _T_2334 = _T_2330 == 4'h1; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_1; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2379 = _T_2334 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2394 = _T_2378 | _T_2379; // @[Mux.scala 27:72] + wire _T_2337 = _T_2330 == 4'h2; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_2; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2380 = _T_2337 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2395 = _T_2394 | _T_2380; // @[Mux.scala 27:72] + wire _T_2340 = _T_2330 == 4'h3; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_3; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2381 = _T_2340 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2396 = _T_2395 | _T_2381; // @[Mux.scala 27:72] + wire _T_2343 = _T_2330 == 4'h4; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_4; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2382 = _T_2343 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2397 = _T_2396 | _T_2382; // @[Mux.scala 27:72] + wire _T_2346 = _T_2330 == 4'h5; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_5; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2383 = _T_2346 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2398 = _T_2397 | _T_2383; // @[Mux.scala 27:72] + wire _T_2349 = _T_2330 == 4'h6; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_6; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2384 = _T_2349 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2399 = _T_2398 | _T_2384; // @[Mux.scala 27:72] + wire _T_2352 = _T_2330 == 4'h7; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_7; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2385 = _T_2352 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2400 = _T_2399 | _T_2385; // @[Mux.scala 27:72] + wire _T_2355 = _T_2330 == 4'h8; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_8; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2386 = _T_2355 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2401 = _T_2400 | _T_2386; // @[Mux.scala 27:72] + wire _T_2358 = _T_2330 == 4'h9; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_9; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2387 = _T_2358 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2402 = _T_2401 | _T_2387; // @[Mux.scala 27:72] + wire _T_2361 = _T_2330 == 4'ha; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_10; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2388 = _T_2361 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2403 = _T_2402 | _T_2388; // @[Mux.scala 27:72] + wire _T_2364 = _T_2330 == 4'hb; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_11; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2389 = _T_2364 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2404 = _T_2403 | _T_2389; // @[Mux.scala 27:72] + wire _T_2367 = _T_2330 == 4'hc; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_12; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2390 = _T_2367 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2405 = _T_2404 | _T_2390; // @[Mux.scala 27:72] + wire _T_2370 = _T_2330 == 4'hd; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_13; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2391 = _T_2370 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2406 = _T_2405 | _T_2391; // @[Mux.scala 27:72] + wire _T_2373 = _T_2330 == 4'he; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_14; // @[el2_ifu_mem_ctl.scala 423:65] + wire [31:0] _T_2392 = _T_2373 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2407 = _T_2406 | _T_2392; // @[Mux.scala 27:72] + wire _T_2376 = _T_2330 == 4'hf; // @[el2_ifu_mem_ctl.scala 488:89] + reg [31:0] ic_miss_buff_data_15; // @[el2_ifu_mem_ctl.scala 424:67] + wire [31:0] _T_2393 = _T_2376 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2408 = _T_2407 | _T_2393; // @[Mux.scala 27:72] + wire [3:0] _T_2410 = {ifu_bus_rid_ff[2:1],_T_2289,1'h0}; // @[Cat.scala 29:58] + wire _T_2411 = _T_2410 == 4'h0; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2458 = _T_2411 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] + wire _T_2414 = _T_2410 == 4'h1; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2459 = _T_2414 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2474 = _T_2458 | _T_2459; // @[Mux.scala 27:72] + wire _T_2417 = _T_2410 == 4'h2; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2460 = _T_2417 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2475 = _T_2474 | _T_2460; // @[Mux.scala 27:72] + wire _T_2420 = _T_2410 == 4'h3; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2461 = _T_2420 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2476 = _T_2475 | _T_2461; // @[Mux.scala 27:72] + wire _T_2423 = _T_2410 == 4'h4; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2462 = _T_2423 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2477 = _T_2476 | _T_2462; // @[Mux.scala 27:72] + wire _T_2426 = _T_2410 == 4'h5; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2463 = _T_2426 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2478 = _T_2477 | _T_2463; // @[Mux.scala 27:72] + wire _T_2429 = _T_2410 == 4'h6; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2464 = _T_2429 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2479 = _T_2478 | _T_2464; // @[Mux.scala 27:72] + wire _T_2432 = _T_2410 == 4'h7; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2465 = _T_2432 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2480 = _T_2479 | _T_2465; // @[Mux.scala 27:72] + wire _T_2435 = _T_2410 == 4'h8; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2466 = _T_2435 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2481 = _T_2480 | _T_2466; // @[Mux.scala 27:72] + wire _T_2438 = _T_2410 == 4'h9; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2467 = _T_2438 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2482 = _T_2481 | _T_2467; // @[Mux.scala 27:72] + wire _T_2441 = _T_2410 == 4'ha; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2468 = _T_2441 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2483 = _T_2482 | _T_2468; // @[Mux.scala 27:72] + wire _T_2444 = _T_2410 == 4'hb; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2469 = _T_2444 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2484 = _T_2483 | _T_2469; // @[Mux.scala 27:72] + wire _T_2447 = _T_2410 == 4'hc; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2470 = _T_2447 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2485 = _T_2484 | _T_2470; // @[Mux.scala 27:72] + wire _T_2450 = _T_2410 == 4'hd; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2471 = _T_2450 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2486 = _T_2485 | _T_2471; // @[Mux.scala 27:72] + wire _T_2453 = _T_2410 == 4'he; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2472 = _T_2453 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2487 = _T_2486 | _T_2472; // @[Mux.scala 27:72] + wire _T_2456 = _T_2410 == 4'hf; // @[el2_ifu_mem_ctl.scala 489:66] + wire [31:0] _T_2473 = _T_2456 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2488 = _T_2487 | _T_2473; // @[Mux.scala 27:72] + wire [63:0] ic_miss_buff_half = {_T_2408,_T_2488}; // @[Cat.scala 29:58] + wire [6:0] _T_992 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[61],ic_miss_buff_half[60],ic_miss_buff_half[59],ic_miss_buff_half[58],ic_miss_buff_half[57]}; // @[el2_lib.scala 416:13] + wire _T_993 = ^_T_992; // @[el2_lib.scala 416:20] + wire [6:0] _T_999 = {ic_miss_buff_half[32],ic_miss_buff_half[31],ic_miss_buff_half[30],ic_miss_buff_half[29],ic_miss_buff_half[28],ic_miss_buff_half[27],ic_miss_buff_half[26]}; // @[el2_lib.scala 416:30] + wire [7:0] _T_1006 = {ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[34],ic_miss_buff_half[33]}; // @[el2_lib.scala 416:30] + wire [14:0] _T_1007 = {ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[34],ic_miss_buff_half[33],_T_999}; // @[el2_lib.scala 416:30] + wire [7:0] _T_1014 = {ic_miss_buff_half[48],ic_miss_buff_half[47],ic_miss_buff_half[46],ic_miss_buff_half[45],ic_miss_buff_half[44],ic_miss_buff_half[43],ic_miss_buff_half[42],ic_miss_buff_half[41]}; // @[el2_lib.scala 416:30] + wire [30:0] _T_1023 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1014,_T_1007}; // @[el2_lib.scala 416:30] + wire _T_1024 = ^_T_1023; // @[el2_lib.scala 416:37] + wire [6:0] _T_1030 = {ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[15],ic_miss_buff_half[14],ic_miss_buff_half[13],ic_miss_buff_half[12],ic_miss_buff_half[11]}; // @[el2_lib.scala 416:47] + wire [14:0] _T_1038 = {ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[19],ic_miss_buff_half[18],_T_1030}; // @[el2_lib.scala 416:47] + wire [30:0] _T_1054 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1014,_T_1038}; // @[el2_lib.scala 416:47] + wire _T_1055 = ^_T_1054; // @[el2_lib.scala 416:54] + wire [6:0] _T_1061 = {ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[8],ic_miss_buff_half[7],ic_miss_buff_half[6],ic_miss_buff_half[5],ic_miss_buff_half[4]}; // @[el2_lib.scala 416:64] + wire [14:0] _T_1069 = {ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[19],ic_miss_buff_half[18],_T_1061}; // @[el2_lib.scala 416:64] + wire [30:0] _T_1085 = {ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[50],ic_miss_buff_half[49],_T_1006,_T_1069}; // @[el2_lib.scala 416:64] + wire _T_1086 = ^_T_1085; // @[el2_lib.scala 416:71] + wire [7:0] _T_1093 = {ic_miss_buff_half[14],ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[8],ic_miss_buff_half[7],ic_miss_buff_half[3],ic_miss_buff_half[2],ic_miss_buff_half[1]}; // @[el2_lib.scala 416:81] + wire [16:0] _T_1102 = {ic_miss_buff_half[30],ic_miss_buff_half[29],ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[23],ic_miss_buff_half[22],ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[15],_T_1093}; // @[el2_lib.scala 416:81] + wire [8:0] _T_1110 = {ic_miss_buff_half[47],ic_miss_buff_half[46],ic_miss_buff_half[45],ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[38],ic_miss_buff_half[37],ic_miss_buff_half[32],ic_miss_buff_half[31]}; // @[el2_lib.scala 416:81] + wire [17:0] _T_1119 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[61],ic_miss_buff_half[60],ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[54],ic_miss_buff_half[53],ic_miss_buff_half[48],_T_1110}; // @[el2_lib.scala 416:81] + wire [34:0] _T_1120 = {_T_1119,_T_1102}; // @[el2_lib.scala 416:81] + wire _T_1121 = ^_T_1120; // @[el2_lib.scala 416:88] + wire [7:0] _T_1128 = {ic_miss_buff_half[12],ic_miss_buff_half[10],ic_miss_buff_half[9],ic_miss_buff_half[6],ic_miss_buff_half[5],ic_miss_buff_half[3],ic_miss_buff_half[2],ic_miss_buff_half[0]}; // @[el2_lib.scala 416:98] + wire [16:0] _T_1137 = {ic_miss_buff_half[28],ic_miss_buff_half[27],ic_miss_buff_half[25],ic_miss_buff_half[24],ic_miss_buff_half[21],ic_miss_buff_half[20],ic_miss_buff_half[17],ic_miss_buff_half[16],ic_miss_buff_half[13],_T_1128}; // @[el2_lib.scala 416:98] + wire [8:0] _T_1145 = {ic_miss_buff_half[47],ic_miss_buff_half[44],ic_miss_buff_half[43],ic_miss_buff_half[40],ic_miss_buff_half[39],ic_miss_buff_half[36],ic_miss_buff_half[35],ic_miss_buff_half[32],ic_miss_buff_half[31]}; // @[el2_lib.scala 416:98] + wire [17:0] _T_1154 = {ic_miss_buff_half[63],ic_miss_buff_half[62],ic_miss_buff_half[59],ic_miss_buff_half[58],ic_miss_buff_half[56],ic_miss_buff_half[55],ic_miss_buff_half[52],ic_miss_buff_half[51],ic_miss_buff_half[48],_T_1145}; // @[el2_lib.scala 416:98] + wire [34:0] _T_1155 = {_T_1154,_T_1137}; // @[el2_lib.scala 416:98] + wire _T_1156 = ^_T_1155; // @[el2_lib.scala 416:105] + wire [7:0] _T_1163 = {ic_miss_buff_half[11],ic_miss_buff_half[10],ic_miss_buff_half[8],ic_miss_buff_half[6],ic_miss_buff_half[4],ic_miss_buff_half[3],ic_miss_buff_half[1],ic_miss_buff_half[0]}; // @[el2_lib.scala 416:115] + wire [16:0] _T_1172 = {ic_miss_buff_half[28],ic_miss_buff_half[26],ic_miss_buff_half[25],ic_miss_buff_half[23],ic_miss_buff_half[21],ic_miss_buff_half[19],ic_miss_buff_half[17],ic_miss_buff_half[15],ic_miss_buff_half[13],_T_1163}; // @[el2_lib.scala 416:115] + wire [8:0] _T_1180 = {ic_miss_buff_half[46],ic_miss_buff_half[44],ic_miss_buff_half[42],ic_miss_buff_half[40],ic_miss_buff_half[38],ic_miss_buff_half[36],ic_miss_buff_half[34],ic_miss_buff_half[32],ic_miss_buff_half[30]}; // @[el2_lib.scala 416:115] + wire [17:0] _T_1189 = {ic_miss_buff_half[63],ic_miss_buff_half[61],ic_miss_buff_half[59],ic_miss_buff_half[57],ic_miss_buff_half[56],ic_miss_buff_half[54],ic_miss_buff_half[52],ic_miss_buff_half[50],ic_miss_buff_half[48],_T_1180}; // @[el2_lib.scala 416:115] + wire [34:0] _T_1190 = {_T_1189,_T_1172}; // @[el2_lib.scala 416:115] + wire _T_1191 = ^_T_1190; // @[el2_lib.scala 416:122] + wire [70:0] _T_1236 = {_T_571,_T_602,_T_633,_T_664,_T_699,_T_734,_T_769,ifu_bus_rdata_ff}; // @[Cat.scala 29:58] + wire [70:0] _T_1235 = {_T_993,_T_1024,_T_1055,_T_1086,_T_1121,_T_1156,_T_1191,_T_2408,_T_2488}; // @[Cat.scala 29:58] + wire [141:0] _T_1237 = {_T_571,_T_602,_T_633,_T_664,_T_699,_T_734,_T_769,ifu_bus_rdata_ff,_T_1235}; // @[Cat.scala 29:58] + wire [141:0] _T_1240 = {_T_993,_T_1024,_T_1055,_T_1086,_T_1121,_T_1156,_T_1191,_T_2408,_T_2488,_T_1236}; // @[Cat.scala 29:58] + wire [141:0] ic_wr_16bytes_data = ifu_bus_rid_ff[0] ? _T_1237 : _T_1240; // @[el2_ifu_mem_ctl.scala 374:28] + wire _T_1199 = |io_ic_eccerr; // @[el2_ifu_mem_ctl.scala 364:73] + wire _T_1200 = _T_1199 & ic_act_hit_f; // @[el2_ifu_mem_ctl.scala 364:100] + wire [4:0] bypass_index = imb_ff[4:0]; // @[el2_ifu_mem_ctl.scala 435:28] + wire _T_1404 = bypass_index[4:2] == 3'h0; // @[el2_ifu_mem_ctl.scala 437:114] + wire bus_ifu_wr_en = _T_13 & miss_pending; // @[el2_ifu_mem_ctl.scala 638:35] + wire _T_1289 = io_ifu_axi_r_bits_id == 3'h0; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_0 = bus_ifu_wr_en & _T_1289; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1330 = ~ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 426:118] + wire _T_1331 = ic_miss_buff_data_valid[0] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_0 = write_fill_data_0 | _T_1331; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1427 = _T_1404 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] + wire _T_1407 = bypass_index[4:2] == 3'h1; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1290 = io_ifu_axi_r_bits_id == 3'h1; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_1 = bus_ifu_wr_en & _T_1290; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1334 = ic_miss_buff_data_valid[1] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_1 = write_fill_data_1 | _T_1334; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1428 = _T_1407 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] + wire _T_1435 = _T_1427 | _T_1428; // @[Mux.scala 27:72] + wire _T_1410 = bypass_index[4:2] == 3'h2; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1291 = io_ifu_axi_r_bits_id == 3'h2; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_2 = bus_ifu_wr_en & _T_1291; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1337 = ic_miss_buff_data_valid[2] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_2 = write_fill_data_2 | _T_1337; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1429 = _T_1410 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] + wire _T_1436 = _T_1435 | _T_1429; // @[Mux.scala 27:72] + wire _T_1413 = bypass_index[4:2] == 3'h3; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1292 = io_ifu_axi_r_bits_id == 3'h3; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_3 = bus_ifu_wr_en & _T_1292; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1340 = ic_miss_buff_data_valid[3] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_3 = write_fill_data_3 | _T_1340; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1430 = _T_1413 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] + wire _T_1437 = _T_1436 | _T_1430; // @[Mux.scala 27:72] + wire _T_1416 = bypass_index[4:2] == 3'h4; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1293 = io_ifu_axi_r_bits_id == 3'h4; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_4 = bus_ifu_wr_en & _T_1293; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1343 = ic_miss_buff_data_valid[4] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_4 = write_fill_data_4 | _T_1343; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1431 = _T_1416 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] + wire _T_1438 = _T_1437 | _T_1431; // @[Mux.scala 27:72] + wire _T_1419 = bypass_index[4:2] == 3'h5; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1294 = io_ifu_axi_r_bits_id == 3'h5; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_5 = bus_ifu_wr_en & _T_1294; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1346 = ic_miss_buff_data_valid[5] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_5 = write_fill_data_5 | _T_1346; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1432 = _T_1419 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] + wire _T_1439 = _T_1438 | _T_1432; // @[Mux.scala 27:72] + wire _T_1422 = bypass_index[4:2] == 3'h6; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1295 = io_ifu_axi_r_bits_id == 3'h6; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_6 = bus_ifu_wr_en & _T_1295; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1349 = ic_miss_buff_data_valid[6] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_6 = write_fill_data_6 | _T_1349; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1433 = _T_1422 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] + wire _T_1440 = _T_1439 | _T_1433; // @[Mux.scala 27:72] + wire _T_1425 = bypass_index[4:2] == 3'h7; // @[el2_ifu_mem_ctl.scala 437:114] + wire _T_1296 = io_ifu_axi_r_bits_id == 3'h7; // @[el2_ifu_mem_ctl.scala 419:91] + wire write_fill_data_7 = bus_ifu_wr_en & _T_1296; // @[el2_ifu_mem_ctl.scala 419:73] + wire _T_1352 = ic_miss_buff_data_valid[7] & _T_1330; // @[el2_ifu_mem_ctl.scala 426:116] + wire ic_miss_buff_data_valid_in_7 = write_fill_data_7 | _T_1352; // @[el2_ifu_mem_ctl.scala 426:88] + wire _T_1434 = _T_1425 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] + wire bypass_valid_value_check = _T_1440 | _T_1434; // @[Mux.scala 27:72] + wire _T_1443 = ~bypass_index[1]; // @[el2_ifu_mem_ctl.scala 438:58] + wire _T_1444 = bypass_valid_value_check & _T_1443; // @[el2_ifu_mem_ctl.scala 438:56] + wire _T_1446 = ~bypass_index[0]; // @[el2_ifu_mem_ctl.scala 438:77] + wire _T_1447 = _T_1444 & _T_1446; // @[el2_ifu_mem_ctl.scala 438:75] + wire _T_1452 = _T_1444 & bypass_index[0]; // @[el2_ifu_mem_ctl.scala 439:75] + wire _T_1453 = _T_1447 | _T_1452; // @[el2_ifu_mem_ctl.scala 438:95] + wire _T_1455 = bypass_valid_value_check & bypass_index[1]; // @[el2_ifu_mem_ctl.scala 440:56] + wire _T_1458 = _T_1455 & _T_1446; // @[el2_ifu_mem_ctl.scala 440:74] + wire _T_1459 = _T_1453 | _T_1458; // @[el2_ifu_mem_ctl.scala 439:94] + wire _T_1463 = _T_1455 & bypass_index[0]; // @[el2_ifu_mem_ctl.scala 441:51] + wire [2:0] bypass_index_5_3_inc = bypass_index[4:2] + 3'h1; // @[el2_ifu_mem_ctl.scala 436:70] + wire _T_1464 = bypass_index_5_3_inc == 3'h0; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1480 = _T_1464 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] + wire _T_1466 = bypass_index_5_3_inc == 3'h1; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1481 = _T_1466 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] + wire _T_1488 = _T_1480 | _T_1481; // @[Mux.scala 27:72] + wire _T_1468 = bypass_index_5_3_inc == 3'h2; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1482 = _T_1468 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] wire _T_1489 = _T_1488 | _T_1482; // @[Mux.scala 27:72] - wire _T_1491 = _T_1458 & _T_1489; // @[el2_ifu_mem_ctl.scala 421:69] - wire _T_1492 = _T_1454 | _T_1491; // @[el2_ifu_mem_ctl.scala 420:94] - wire [4:0] _GEN_446 = {{2'd0}, bypass_index[4:2]}; // @[el2_ifu_mem_ctl.scala 422:95] - wire _T_1495 = _GEN_446 == 5'h1f; // @[el2_ifu_mem_ctl.scala 422:95] - wire _T_1496 = bypass_valid_value_check & _T_1495; // @[el2_ifu_mem_ctl.scala 422:56] - wire bypass_data_ready_in = _T_1492 | _T_1496; // @[el2_ifu_mem_ctl.scala 421:181] - wire _T_1497 = bypass_data_ready_in & crit_wd_byp_ok_ff; // @[el2_ifu_mem_ctl.scala 426:53] - wire _T_1498 = _T_1497 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 426:73] - wire _T_1500 = _T_1498 & _T_319; // @[el2_ifu_mem_ctl.scala 426:96] - wire _T_1502 = _T_1500 & _T_58; // @[el2_ifu_mem_ctl.scala 426:118] - wire _T_1504 = crit_wd_byp_ok_ff & _T_17; // @[el2_ifu_mem_ctl.scala 427:73] - wire _T_1506 = _T_1504 & _T_319; // @[el2_ifu_mem_ctl.scala 427:96] - wire _T_1508 = _T_1506 & _T_58; // @[el2_ifu_mem_ctl.scala 427:118] - wire _T_1509 = _T_1502 | _T_1508; // @[el2_ifu_mem_ctl.scala 426:143] - reg ic_crit_wd_rdy_new_ff; // @[el2_ifu_mem_ctl.scala 429:58] - wire _T_1510 = ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff; // @[el2_ifu_mem_ctl.scala 428:54] - wire _T_1511 = ~fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 428:76] - wire _T_1512 = _T_1510 & _T_1511; // @[el2_ifu_mem_ctl.scala 428:74] - wire _T_1514 = _T_1512 & _T_319; // @[el2_ifu_mem_ctl.scala 428:96] - wire ic_crit_wd_rdy_new_in = _T_1509 | _T_1514; // @[el2_ifu_mem_ctl.scala 427:143] - wire ic_crit_wd_rdy = ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff; // @[el2_ifu_mem_ctl.scala 630:43] - wire _T_1251 = ic_crit_wd_rdy | _T_2219; // @[el2_ifu_mem_ctl.scala 373:38] - wire _T_1253 = _T_1251 | _T_2235; // @[el2_ifu_mem_ctl.scala 373:64] - wire _T_1254 = ~_T_1253; // @[el2_ifu_mem_ctl.scala 373:21] - wire _T_1255 = ~fetch_req_iccm_f; // @[el2_ifu_mem_ctl.scala 373:98] - wire sel_ic_data = _T_1254 & _T_1255; // @[el2_ifu_mem_ctl.scala 373:96] - wire _T_2442 = io_ic_tag_perr & sel_ic_data; // @[el2_ifu_mem_ctl.scala 473:44] - wire _T_1608 = ifu_fetch_addr_int_f[1] & ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 440:31] - reg [7:0] ic_miss_buff_data_error; // @[el2_ifu_mem_ctl.scala 412:60] - wire _T_1552 = _T_1399 & ic_miss_buff_data_error[0]; // @[Mux.scala 27:72] - wire _T_1553 = _T_1402 & ic_miss_buff_data_error[1]; // @[Mux.scala 27:72] - wire _T_1560 = _T_1552 | _T_1553; // @[Mux.scala 27:72] - wire _T_1554 = _T_1405 & ic_miss_buff_data_error[2]; // @[Mux.scala 27:72] - wire _T_1561 = _T_1560 | _T_1554; // @[Mux.scala 27:72] - wire _T_1555 = _T_1408 & ic_miss_buff_data_error[3]; // @[Mux.scala 27:72] - wire _T_1562 = _T_1561 | _T_1555; // @[Mux.scala 27:72] - wire _T_1556 = _T_1411 & ic_miss_buff_data_error[4]; // @[Mux.scala 27:72] - wire _T_1563 = _T_1562 | _T_1556; // @[Mux.scala 27:72] - wire _T_1557 = _T_1414 & ic_miss_buff_data_error[5]; // @[Mux.scala 27:72] - wire _T_1564 = _T_1563 | _T_1557; // @[Mux.scala 27:72] - wire _T_1558 = _T_1417 & ic_miss_buff_data_error[6]; // @[Mux.scala 27:72] - wire _T_1565 = _T_1564 | _T_1558; // @[Mux.scala 27:72] - wire _T_1559 = _T_1420 & ic_miss_buff_data_error[7]; // @[Mux.scala 27:72] - wire ic_miss_buff_data_error_bypass = _T_1565 | _T_1559; // @[Mux.scala 27:72] - wire _T_1591 = _T_2152 & ic_miss_buff_data_error[0]; // @[Mux.scala 27:72] - wire _T_1592 = _T_2155 & ic_miss_buff_data_error[1]; // @[Mux.scala 27:72] - wire _T_1599 = _T_1591 | _T_1592; // @[Mux.scala 27:72] - wire _T_1593 = _T_2158 & ic_miss_buff_data_error[2]; // @[Mux.scala 27:72] - wire _T_1600 = _T_1599 | _T_1593; // @[Mux.scala 27:72] - wire _T_1594 = _T_2161 & ic_miss_buff_data_error[3]; // @[Mux.scala 27:72] - wire _T_1601 = _T_1600 | _T_1594; // @[Mux.scala 27:72] - wire _T_1595 = _T_2164 & ic_miss_buff_data_error[4]; // @[Mux.scala 27:72] - wire _T_1602 = _T_1601 | _T_1595; // @[Mux.scala 27:72] - wire _T_1596 = _T_2167 & ic_miss_buff_data_error[5]; // @[Mux.scala 27:72] - wire _T_1603 = _T_1602 | _T_1596; // @[Mux.scala 27:72] - wire _T_1597 = _T_2170 & ic_miss_buff_data_error[6]; // @[Mux.scala 27:72] - wire _T_1604 = _T_1603 | _T_1597; // @[Mux.scala 27:72] - wire _T_1598 = _T_2173 & ic_miss_buff_data_error[7]; // @[Mux.scala 27:72] - wire ic_miss_buff_data_error_bypass_inc = _T_1604 | _T_1598; // @[Mux.scala 27:72] - wire _T_1609 = ic_miss_buff_data_error_bypass | ic_miss_buff_data_error_bypass_inc; // @[el2_ifu_mem_ctl.scala 442:70] - wire ifu_byp_data_err_new = _T_1608 ? ic_miss_buff_data_error_bypass : _T_1609; // @[el2_ifu_mem_ctl.scala 440:56] - wire ifc_bus_acc_fault_f = ic_byp_hit_f & ifu_byp_data_err_new; // @[el2_ifu_mem_ctl.scala 384:42] - wire _T_2443 = ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f; // @[el2_ifu_mem_ctl.scala 473:91] - wire _T_2444 = ~_T_2443; // @[el2_ifu_mem_ctl.scala 473:60] - wire ic_rd_parity_final_err = _T_2442 & _T_2444; // @[el2_ifu_mem_ctl.scala 473:58] - reg ic_debug_ict_array_sel_ff; // @[el2_ifu_mem_ctl.scala 838:63] + wire _T_1470 = bypass_index_5_3_inc == 3'h3; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1483 = _T_1470 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] + wire _T_1490 = _T_1489 | _T_1483; // @[Mux.scala 27:72] + wire _T_1472 = bypass_index_5_3_inc == 3'h4; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1484 = _T_1472 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] + wire _T_1491 = _T_1490 | _T_1484; // @[Mux.scala 27:72] + wire _T_1474 = bypass_index_5_3_inc == 3'h5; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1485 = _T_1474 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] + wire _T_1492 = _T_1491 | _T_1485; // @[Mux.scala 27:72] + wire _T_1476 = bypass_index_5_3_inc == 3'h6; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1486 = _T_1476 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] + wire _T_1493 = _T_1492 | _T_1486; // @[Mux.scala 27:72] + wire _T_1478 = bypass_index_5_3_inc == 3'h7; // @[el2_ifu_mem_ctl.scala 441:132] + wire _T_1487 = _T_1478 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] + wire _T_1494 = _T_1493 | _T_1487; // @[Mux.scala 27:72] + wire _T_1496 = _T_1463 & _T_1494; // @[el2_ifu_mem_ctl.scala 441:69] + wire _T_1497 = _T_1459 | _T_1496; // @[el2_ifu_mem_ctl.scala 440:94] + wire [4:0] _GEN_436 = {{2'd0}, bypass_index[4:2]}; // @[el2_ifu_mem_ctl.scala 442:95] + wire _T_1500 = _GEN_436 == 5'h1f; // @[el2_ifu_mem_ctl.scala 442:95] + wire _T_1501 = bypass_valid_value_check & _T_1500; // @[el2_ifu_mem_ctl.scala 442:56] + wire bypass_data_ready_in = _T_1497 | _T_1501; // @[el2_ifu_mem_ctl.scala 441:181] + wire _T_1502 = bypass_data_ready_in & crit_wd_byp_ok_ff; // @[el2_ifu_mem_ctl.scala 446:53] + wire _T_1503 = _T_1502 & uncacheable_miss_ff; // @[el2_ifu_mem_ctl.scala 446:73] + wire _T_1505 = _T_1503 & _T_319; // @[el2_ifu_mem_ctl.scala 446:96] + wire _T_1507 = _T_1505 & _T_58; // @[el2_ifu_mem_ctl.scala 446:118] + wire _T_1509 = crit_wd_byp_ok_ff & _T_17; // @[el2_ifu_mem_ctl.scala 447:73] + wire _T_1511 = _T_1509 & _T_319; // @[el2_ifu_mem_ctl.scala 447:96] + wire _T_1513 = _T_1511 & _T_58; // @[el2_ifu_mem_ctl.scala 447:118] + wire _T_1514 = _T_1507 | _T_1513; // @[el2_ifu_mem_ctl.scala 446:143] + reg ic_crit_wd_rdy_new_ff; // @[el2_ifu_mem_ctl.scala 449:58] + wire _T_1515 = ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff; // @[el2_ifu_mem_ctl.scala 448:54] + wire _T_1516 = ~fetch_req_icache_f; // @[el2_ifu_mem_ctl.scala 448:76] + wire _T_1517 = _T_1515 & _T_1516; // @[el2_ifu_mem_ctl.scala 448:74] + wire _T_1519 = _T_1517 & _T_319; // @[el2_ifu_mem_ctl.scala 448:96] + wire ic_crit_wd_rdy_new_in = _T_1514 | _T_1519; // @[el2_ifu_mem_ctl.scala 447:143] + wire ic_crit_wd_rdy = ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff; // @[el2_ifu_mem_ctl.scala 648:43] + wire _T_1252 = ic_crit_wd_rdy | _T_2268; // @[el2_ifu_mem_ctl.scala 387:38] + wire _T_1254 = _T_1252 | _T_2284; // @[el2_ifu_mem_ctl.scala 387:64] + wire _T_1255 = ~_T_1254; // @[el2_ifu_mem_ctl.scala 387:21] + wire _T_1256 = ~fetch_req_iccm_f; // @[el2_ifu_mem_ctl.scala 387:98] + wire sel_ic_data = _T_1255 & _T_1256; // @[el2_ifu_mem_ctl.scala 387:96] + wire _T_2491 = io_ic_tag_perr & sel_ic_data; // @[el2_ifu_mem_ctl.scala 491:44] + wire _T_1612 = ~ifu_fetch_addr_int_f[1]; // @[el2_ifu_mem_ctl.scala 458:30] + wire _T_1614 = ~ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 458:57] + wire _T_1615 = _T_1612 & _T_1614; // @[el2_ifu_mem_ctl.scala 458:55] + reg [7:0] ic_miss_buff_data_error; // @[el2_ifu_mem_ctl.scala 432:60] + wire [7:0] _T_1617 = ic_miss_buff_data_error >> byp_fetch_index[4:2]; // @[el2_ifu_mem_ctl.scala 458:107] + wire _T_1619 = _T_1615 & _T_1617[0]; // @[el2_ifu_mem_ctl.scala 458:82] + wire _T_1623 = _T_1612 & ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 459:33] + wire _T_1627 = _T_1623 & _T_1617[0]; // @[el2_ifu_mem_ctl.scala 459:60] + wire _T_1628 = _T_1619 | _T_1627; // @[el2_ifu_mem_ctl.scala 458:151] + wire _T_1637 = _T_1628 | _T_1627; // @[el2_ifu_mem_ctl.scala 459:129] + wire _T_1641 = ifu_fetch_addr_int_f[1] & _T_1614; // @[el2_ifu_mem_ctl.scala 461:33] + wire _T_1645 = _T_1641 & _T_1617[0]; // @[el2_ifu_mem_ctl.scala 461:60] + wire _T_1646 = _T_1637 | _T_1645; // @[el2_ifu_mem_ctl.scala 460:129] + wire _T_1649 = ifu_fetch_addr_int_f[1] & ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 462:32] + wire [7:0] _T_1654 = ic_miss_buff_data_error >> byp_fetch_index_inc; // @[el2_ifu_mem_ctl.scala 463:32] + wire _T_1656 = _T_1617[0] | _T_1654[0]; // @[el2_ifu_mem_ctl.scala 462:127] + wire _T_1657 = _T_1649 & _T_1656; // @[el2_ifu_mem_ctl.scala 462:58] + wire ifu_byp_data_err_new = _T_1646 | _T_1657; // @[el2_ifu_mem_ctl.scala 461:129] + wire ifc_bus_acc_fault_f = ic_byp_hit_f & ifu_byp_data_err_new; // @[el2_ifu_mem_ctl.scala 404:42] + wire _T_2492 = ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f; // @[el2_ifu_mem_ctl.scala 491:91] + wire _T_2493 = ~_T_2492; // @[el2_ifu_mem_ctl.scala 491:60] + wire ic_rd_parity_final_err = _T_2491 & _T_2493; // @[el2_ifu_mem_ctl.scala 491:58] + reg ic_debug_ict_array_sel_ff; // @[el2_ifu_mem_ctl.scala 856:63] reg ic_tag_valid_out_1_0; // @[Reg.scala 27:20] - wire _T_9322 = _T_4619 & ic_tag_valid_out_1_0; // @[el2_ifu_mem_ctl.scala 765:10] + wire _T_9374 = _T_4671 & ic_tag_valid_out_1_0; // @[el2_ifu_mem_ctl.scala 783:10] reg ic_tag_valid_out_1_1; // @[Reg.scala 27:20] - wire _T_9324 = _T_4620 & ic_tag_valid_out_1_1; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9577 = _T_9322 | _T_9324; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9376 = _T_4672 & ic_tag_valid_out_1_1; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9629 = _T_9374 | _T_9376; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_2; // @[Reg.scala 27:20] - wire _T_9326 = _T_4621 & ic_tag_valid_out_1_2; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9578 = _T_9577 | _T_9326; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9378 = _T_4673 & ic_tag_valid_out_1_2; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9630 = _T_9629 | _T_9378; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_3; // @[Reg.scala 27:20] - wire _T_9328 = _T_4622 & ic_tag_valid_out_1_3; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9579 = _T_9578 | _T_9328; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9380 = _T_4674 & ic_tag_valid_out_1_3; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9631 = _T_9630 | _T_9380; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_4; // @[Reg.scala 27:20] - wire _T_9330 = _T_4623 & ic_tag_valid_out_1_4; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9580 = _T_9579 | _T_9330; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9382 = _T_4675 & ic_tag_valid_out_1_4; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9632 = _T_9631 | _T_9382; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_5; // @[Reg.scala 27:20] - wire _T_9332 = _T_4624 & ic_tag_valid_out_1_5; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9581 = _T_9580 | _T_9332; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9384 = _T_4676 & ic_tag_valid_out_1_5; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9633 = _T_9632 | _T_9384; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_6; // @[Reg.scala 27:20] - wire _T_9334 = _T_4625 & ic_tag_valid_out_1_6; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9582 = _T_9581 | _T_9334; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9386 = _T_4677 & ic_tag_valid_out_1_6; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9634 = _T_9633 | _T_9386; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_7; // @[Reg.scala 27:20] - wire _T_9336 = _T_4626 & ic_tag_valid_out_1_7; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9583 = _T_9582 | _T_9336; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9388 = _T_4678 & ic_tag_valid_out_1_7; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9635 = _T_9634 | _T_9388; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_8; // @[Reg.scala 27:20] - wire _T_9338 = _T_4627 & ic_tag_valid_out_1_8; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9584 = _T_9583 | _T_9338; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9390 = _T_4679 & ic_tag_valid_out_1_8; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9636 = _T_9635 | _T_9390; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_9; // @[Reg.scala 27:20] - wire _T_9340 = _T_4628 & ic_tag_valid_out_1_9; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9585 = _T_9584 | _T_9340; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9392 = _T_4680 & ic_tag_valid_out_1_9; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9637 = _T_9636 | _T_9392; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_10; // @[Reg.scala 27:20] - wire _T_9342 = _T_4629 & ic_tag_valid_out_1_10; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9586 = _T_9585 | _T_9342; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9394 = _T_4681 & ic_tag_valid_out_1_10; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9638 = _T_9637 | _T_9394; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_11; // @[Reg.scala 27:20] - wire _T_9344 = _T_4630 & ic_tag_valid_out_1_11; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9587 = _T_9586 | _T_9344; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9396 = _T_4682 & ic_tag_valid_out_1_11; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9639 = _T_9638 | _T_9396; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_12; // @[Reg.scala 27:20] - wire _T_9346 = _T_4631 & ic_tag_valid_out_1_12; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9588 = _T_9587 | _T_9346; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9398 = _T_4683 & ic_tag_valid_out_1_12; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9640 = _T_9639 | _T_9398; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_13; // @[Reg.scala 27:20] - wire _T_9348 = _T_4632 & ic_tag_valid_out_1_13; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9589 = _T_9588 | _T_9348; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9400 = _T_4684 & ic_tag_valid_out_1_13; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9641 = _T_9640 | _T_9400; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_14; // @[Reg.scala 27:20] - wire _T_9350 = _T_4633 & ic_tag_valid_out_1_14; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9590 = _T_9589 | _T_9350; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9402 = _T_4685 & ic_tag_valid_out_1_14; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9642 = _T_9641 | _T_9402; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_15; // @[Reg.scala 27:20] - wire _T_9352 = _T_4634 & ic_tag_valid_out_1_15; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9591 = _T_9590 | _T_9352; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9404 = _T_4686 & ic_tag_valid_out_1_15; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9643 = _T_9642 | _T_9404; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_16; // @[Reg.scala 27:20] - wire _T_9354 = _T_4635 & ic_tag_valid_out_1_16; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9592 = _T_9591 | _T_9354; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9406 = _T_4687 & ic_tag_valid_out_1_16; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9644 = _T_9643 | _T_9406; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_17; // @[Reg.scala 27:20] - wire _T_9356 = _T_4636 & ic_tag_valid_out_1_17; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9593 = _T_9592 | _T_9356; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9408 = _T_4688 & ic_tag_valid_out_1_17; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9645 = _T_9644 | _T_9408; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_18; // @[Reg.scala 27:20] - wire _T_9358 = _T_4637 & ic_tag_valid_out_1_18; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9594 = _T_9593 | _T_9358; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9410 = _T_4689 & ic_tag_valid_out_1_18; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9646 = _T_9645 | _T_9410; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_19; // @[Reg.scala 27:20] - wire _T_9360 = _T_4638 & ic_tag_valid_out_1_19; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9595 = _T_9594 | _T_9360; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9412 = _T_4690 & ic_tag_valid_out_1_19; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9647 = _T_9646 | _T_9412; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_20; // @[Reg.scala 27:20] - wire _T_9362 = _T_4639 & ic_tag_valid_out_1_20; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9596 = _T_9595 | _T_9362; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9414 = _T_4691 & ic_tag_valid_out_1_20; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9648 = _T_9647 | _T_9414; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_21; // @[Reg.scala 27:20] - wire _T_9364 = _T_4640 & ic_tag_valid_out_1_21; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9597 = _T_9596 | _T_9364; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9416 = _T_4692 & ic_tag_valid_out_1_21; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9649 = _T_9648 | _T_9416; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_22; // @[Reg.scala 27:20] - wire _T_9366 = _T_4641 & ic_tag_valid_out_1_22; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9598 = _T_9597 | _T_9366; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9418 = _T_4693 & ic_tag_valid_out_1_22; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9650 = _T_9649 | _T_9418; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_23; // @[Reg.scala 27:20] - wire _T_9368 = _T_4642 & ic_tag_valid_out_1_23; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9599 = _T_9598 | _T_9368; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9420 = _T_4694 & ic_tag_valid_out_1_23; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9651 = _T_9650 | _T_9420; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_24; // @[Reg.scala 27:20] - wire _T_9370 = _T_4643 & ic_tag_valid_out_1_24; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9600 = _T_9599 | _T_9370; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9422 = _T_4695 & ic_tag_valid_out_1_24; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9652 = _T_9651 | _T_9422; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_25; // @[Reg.scala 27:20] - wire _T_9372 = _T_4644 & ic_tag_valid_out_1_25; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9601 = _T_9600 | _T_9372; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9424 = _T_4696 & ic_tag_valid_out_1_25; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9653 = _T_9652 | _T_9424; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_26; // @[Reg.scala 27:20] - wire _T_9374 = _T_4645 & ic_tag_valid_out_1_26; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9602 = _T_9601 | _T_9374; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9426 = _T_4697 & ic_tag_valid_out_1_26; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9654 = _T_9653 | _T_9426; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_27; // @[Reg.scala 27:20] - wire _T_9376 = _T_4646 & ic_tag_valid_out_1_27; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9603 = _T_9602 | _T_9376; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9428 = _T_4698 & ic_tag_valid_out_1_27; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9655 = _T_9654 | _T_9428; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_28; // @[Reg.scala 27:20] - wire _T_9378 = _T_4647 & ic_tag_valid_out_1_28; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9604 = _T_9603 | _T_9378; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9430 = _T_4699 & ic_tag_valid_out_1_28; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9656 = _T_9655 | _T_9430; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_29; // @[Reg.scala 27:20] - wire _T_9380 = _T_4648 & ic_tag_valid_out_1_29; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9605 = _T_9604 | _T_9380; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9432 = _T_4700 & ic_tag_valid_out_1_29; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9657 = _T_9656 | _T_9432; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_30; // @[Reg.scala 27:20] - wire _T_9382 = _T_4649 & ic_tag_valid_out_1_30; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9606 = _T_9605 | _T_9382; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9434 = _T_4701 & ic_tag_valid_out_1_30; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9658 = _T_9657 | _T_9434; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_31; // @[Reg.scala 27:20] - wire _T_9384 = _T_4650 & ic_tag_valid_out_1_31; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9607 = _T_9606 | _T_9384; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9436 = _T_4702 & ic_tag_valid_out_1_31; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9659 = _T_9658 | _T_9436; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_32; // @[Reg.scala 27:20] - wire _T_9386 = _T_4651 & ic_tag_valid_out_1_32; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9608 = _T_9607 | _T_9386; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9438 = _T_4703 & ic_tag_valid_out_1_32; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9660 = _T_9659 | _T_9438; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_33; // @[Reg.scala 27:20] - wire _T_9388 = _T_4652 & ic_tag_valid_out_1_33; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9609 = _T_9608 | _T_9388; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9440 = _T_4704 & ic_tag_valid_out_1_33; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9661 = _T_9660 | _T_9440; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_34; // @[Reg.scala 27:20] - wire _T_9390 = _T_4653 & ic_tag_valid_out_1_34; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9610 = _T_9609 | _T_9390; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9442 = _T_4705 & ic_tag_valid_out_1_34; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9662 = _T_9661 | _T_9442; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_35; // @[Reg.scala 27:20] - wire _T_9392 = _T_4654 & ic_tag_valid_out_1_35; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9611 = _T_9610 | _T_9392; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9444 = _T_4706 & ic_tag_valid_out_1_35; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9663 = _T_9662 | _T_9444; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_36; // @[Reg.scala 27:20] - wire _T_9394 = _T_4655 & ic_tag_valid_out_1_36; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9612 = _T_9611 | _T_9394; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9446 = _T_4707 & ic_tag_valid_out_1_36; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9664 = _T_9663 | _T_9446; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_37; // @[Reg.scala 27:20] - wire _T_9396 = _T_4656 & ic_tag_valid_out_1_37; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9613 = _T_9612 | _T_9396; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9448 = _T_4708 & ic_tag_valid_out_1_37; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9665 = _T_9664 | _T_9448; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_38; // @[Reg.scala 27:20] - wire _T_9398 = _T_4657 & ic_tag_valid_out_1_38; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9614 = _T_9613 | _T_9398; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9450 = _T_4709 & ic_tag_valid_out_1_38; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9666 = _T_9665 | _T_9450; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_39; // @[Reg.scala 27:20] - wire _T_9400 = _T_4658 & ic_tag_valid_out_1_39; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9615 = _T_9614 | _T_9400; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9452 = _T_4710 & ic_tag_valid_out_1_39; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9667 = _T_9666 | _T_9452; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_40; // @[Reg.scala 27:20] - wire _T_9402 = _T_4659 & ic_tag_valid_out_1_40; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9616 = _T_9615 | _T_9402; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9454 = _T_4711 & ic_tag_valid_out_1_40; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9668 = _T_9667 | _T_9454; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_41; // @[Reg.scala 27:20] - wire _T_9404 = _T_4660 & ic_tag_valid_out_1_41; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9617 = _T_9616 | _T_9404; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9456 = _T_4712 & ic_tag_valid_out_1_41; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9669 = _T_9668 | _T_9456; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_42; // @[Reg.scala 27:20] - wire _T_9406 = _T_4661 & ic_tag_valid_out_1_42; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9618 = _T_9617 | _T_9406; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9458 = _T_4713 & ic_tag_valid_out_1_42; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9670 = _T_9669 | _T_9458; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_43; // @[Reg.scala 27:20] - wire _T_9408 = _T_4662 & ic_tag_valid_out_1_43; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9619 = _T_9618 | _T_9408; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9460 = _T_4714 & ic_tag_valid_out_1_43; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9671 = _T_9670 | _T_9460; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_44; // @[Reg.scala 27:20] - wire _T_9410 = _T_4663 & ic_tag_valid_out_1_44; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9620 = _T_9619 | _T_9410; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9462 = _T_4715 & ic_tag_valid_out_1_44; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9672 = _T_9671 | _T_9462; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_45; // @[Reg.scala 27:20] - wire _T_9412 = _T_4664 & ic_tag_valid_out_1_45; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9621 = _T_9620 | _T_9412; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9464 = _T_4716 & ic_tag_valid_out_1_45; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9673 = _T_9672 | _T_9464; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_46; // @[Reg.scala 27:20] - wire _T_9414 = _T_4665 & ic_tag_valid_out_1_46; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9622 = _T_9621 | _T_9414; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9466 = _T_4717 & ic_tag_valid_out_1_46; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9674 = _T_9673 | _T_9466; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_47; // @[Reg.scala 27:20] - wire _T_9416 = _T_4666 & ic_tag_valid_out_1_47; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9623 = _T_9622 | _T_9416; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9468 = _T_4718 & ic_tag_valid_out_1_47; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9675 = _T_9674 | _T_9468; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_48; // @[Reg.scala 27:20] - wire _T_9418 = _T_4667 & ic_tag_valid_out_1_48; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9624 = _T_9623 | _T_9418; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9470 = _T_4719 & ic_tag_valid_out_1_48; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9676 = _T_9675 | _T_9470; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_49; // @[Reg.scala 27:20] - wire _T_9420 = _T_4668 & ic_tag_valid_out_1_49; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9625 = _T_9624 | _T_9420; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9472 = _T_4720 & ic_tag_valid_out_1_49; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9677 = _T_9676 | _T_9472; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_50; // @[Reg.scala 27:20] - wire _T_9422 = _T_4669 & ic_tag_valid_out_1_50; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9626 = _T_9625 | _T_9422; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9474 = _T_4721 & ic_tag_valid_out_1_50; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9678 = _T_9677 | _T_9474; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_51; // @[Reg.scala 27:20] - wire _T_9424 = _T_4670 & ic_tag_valid_out_1_51; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9627 = _T_9626 | _T_9424; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9476 = _T_4722 & ic_tag_valid_out_1_51; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9679 = _T_9678 | _T_9476; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_52; // @[Reg.scala 27:20] - wire _T_9426 = _T_4671 & ic_tag_valid_out_1_52; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9628 = _T_9627 | _T_9426; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9478 = _T_4723 & ic_tag_valid_out_1_52; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9680 = _T_9679 | _T_9478; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_53; // @[Reg.scala 27:20] - wire _T_9428 = _T_4672 & ic_tag_valid_out_1_53; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9629 = _T_9628 | _T_9428; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9480 = _T_4724 & ic_tag_valid_out_1_53; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9681 = _T_9680 | _T_9480; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_54; // @[Reg.scala 27:20] - wire _T_9430 = _T_4673 & ic_tag_valid_out_1_54; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9630 = _T_9629 | _T_9430; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9482 = _T_4725 & ic_tag_valid_out_1_54; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9682 = _T_9681 | _T_9482; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_55; // @[Reg.scala 27:20] - wire _T_9432 = _T_4674 & ic_tag_valid_out_1_55; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9631 = _T_9630 | _T_9432; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9484 = _T_4726 & ic_tag_valid_out_1_55; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9683 = _T_9682 | _T_9484; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_56; // @[Reg.scala 27:20] - wire _T_9434 = _T_4675 & ic_tag_valid_out_1_56; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9632 = _T_9631 | _T_9434; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9486 = _T_4727 & ic_tag_valid_out_1_56; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9684 = _T_9683 | _T_9486; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_57; // @[Reg.scala 27:20] - wire _T_9436 = _T_4676 & ic_tag_valid_out_1_57; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9633 = _T_9632 | _T_9436; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9488 = _T_4728 & ic_tag_valid_out_1_57; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9685 = _T_9684 | _T_9488; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_58; // @[Reg.scala 27:20] - wire _T_9438 = _T_4677 & ic_tag_valid_out_1_58; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9634 = _T_9633 | _T_9438; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9490 = _T_4729 & ic_tag_valid_out_1_58; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9686 = _T_9685 | _T_9490; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_59; // @[Reg.scala 27:20] - wire _T_9440 = _T_4678 & ic_tag_valid_out_1_59; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9635 = _T_9634 | _T_9440; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9492 = _T_4730 & ic_tag_valid_out_1_59; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9687 = _T_9686 | _T_9492; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_60; // @[Reg.scala 27:20] - wire _T_9442 = _T_4679 & ic_tag_valid_out_1_60; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9636 = _T_9635 | _T_9442; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9494 = _T_4731 & ic_tag_valid_out_1_60; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9688 = _T_9687 | _T_9494; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_61; // @[Reg.scala 27:20] - wire _T_9444 = _T_4680 & ic_tag_valid_out_1_61; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9637 = _T_9636 | _T_9444; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9496 = _T_4732 & ic_tag_valid_out_1_61; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9689 = _T_9688 | _T_9496; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_62; // @[Reg.scala 27:20] - wire _T_9446 = _T_4681 & ic_tag_valid_out_1_62; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9638 = _T_9637 | _T_9446; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9498 = _T_4733 & ic_tag_valid_out_1_62; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9690 = _T_9689 | _T_9498; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_63; // @[Reg.scala 27:20] - wire _T_9448 = _T_4682 & ic_tag_valid_out_1_63; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9639 = _T_9638 | _T_9448; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9500 = _T_4734 & ic_tag_valid_out_1_63; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9691 = _T_9690 | _T_9500; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_64; // @[Reg.scala 27:20] - wire _T_9450 = _T_4683 & ic_tag_valid_out_1_64; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9640 = _T_9639 | _T_9450; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9502 = _T_4735 & ic_tag_valid_out_1_64; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9692 = _T_9691 | _T_9502; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_65; // @[Reg.scala 27:20] - wire _T_9452 = _T_4684 & ic_tag_valid_out_1_65; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9641 = _T_9640 | _T_9452; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9504 = _T_4736 & ic_tag_valid_out_1_65; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9693 = _T_9692 | _T_9504; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_66; // @[Reg.scala 27:20] - wire _T_9454 = _T_4685 & ic_tag_valid_out_1_66; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9642 = _T_9641 | _T_9454; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9506 = _T_4737 & ic_tag_valid_out_1_66; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9694 = _T_9693 | _T_9506; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_67; // @[Reg.scala 27:20] - wire _T_9456 = _T_4686 & ic_tag_valid_out_1_67; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9643 = _T_9642 | _T_9456; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9508 = _T_4738 & ic_tag_valid_out_1_67; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9695 = _T_9694 | _T_9508; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_68; // @[Reg.scala 27:20] - wire _T_9458 = _T_4687 & ic_tag_valid_out_1_68; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9644 = _T_9643 | _T_9458; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9510 = _T_4739 & ic_tag_valid_out_1_68; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9696 = _T_9695 | _T_9510; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_69; // @[Reg.scala 27:20] - wire _T_9460 = _T_4688 & ic_tag_valid_out_1_69; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9645 = _T_9644 | _T_9460; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9512 = _T_4740 & ic_tag_valid_out_1_69; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9697 = _T_9696 | _T_9512; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_70; // @[Reg.scala 27:20] - wire _T_9462 = _T_4689 & ic_tag_valid_out_1_70; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9646 = _T_9645 | _T_9462; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9514 = _T_4741 & ic_tag_valid_out_1_70; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9698 = _T_9697 | _T_9514; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_71; // @[Reg.scala 27:20] - wire _T_9464 = _T_4690 & ic_tag_valid_out_1_71; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9647 = _T_9646 | _T_9464; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9516 = _T_4742 & ic_tag_valid_out_1_71; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9699 = _T_9698 | _T_9516; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_72; // @[Reg.scala 27:20] - wire _T_9466 = _T_4691 & ic_tag_valid_out_1_72; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9648 = _T_9647 | _T_9466; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9518 = _T_4743 & ic_tag_valid_out_1_72; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9700 = _T_9699 | _T_9518; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_73; // @[Reg.scala 27:20] - wire _T_9468 = _T_4692 & ic_tag_valid_out_1_73; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9649 = _T_9648 | _T_9468; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9520 = _T_4744 & ic_tag_valid_out_1_73; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9701 = _T_9700 | _T_9520; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_74; // @[Reg.scala 27:20] - wire _T_9470 = _T_4693 & ic_tag_valid_out_1_74; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9650 = _T_9649 | _T_9470; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9522 = _T_4745 & ic_tag_valid_out_1_74; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9702 = _T_9701 | _T_9522; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_75; // @[Reg.scala 27:20] - wire _T_9472 = _T_4694 & ic_tag_valid_out_1_75; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9651 = _T_9650 | _T_9472; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9524 = _T_4746 & ic_tag_valid_out_1_75; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9703 = _T_9702 | _T_9524; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_76; // @[Reg.scala 27:20] - wire _T_9474 = _T_4695 & ic_tag_valid_out_1_76; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9652 = _T_9651 | _T_9474; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9526 = _T_4747 & ic_tag_valid_out_1_76; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9704 = _T_9703 | _T_9526; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_77; // @[Reg.scala 27:20] - wire _T_9476 = _T_4696 & ic_tag_valid_out_1_77; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9653 = _T_9652 | _T_9476; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9528 = _T_4748 & ic_tag_valid_out_1_77; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9705 = _T_9704 | _T_9528; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_78; // @[Reg.scala 27:20] - wire _T_9478 = _T_4697 & ic_tag_valid_out_1_78; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9654 = _T_9653 | _T_9478; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9530 = _T_4749 & ic_tag_valid_out_1_78; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9706 = _T_9705 | _T_9530; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_79; // @[Reg.scala 27:20] - wire _T_9480 = _T_4698 & ic_tag_valid_out_1_79; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9655 = _T_9654 | _T_9480; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9532 = _T_4750 & ic_tag_valid_out_1_79; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9707 = _T_9706 | _T_9532; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_80; // @[Reg.scala 27:20] - wire _T_9482 = _T_4699 & ic_tag_valid_out_1_80; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9656 = _T_9655 | _T_9482; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9534 = _T_4751 & ic_tag_valid_out_1_80; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9708 = _T_9707 | _T_9534; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_81; // @[Reg.scala 27:20] - wire _T_9484 = _T_4700 & ic_tag_valid_out_1_81; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9657 = _T_9656 | _T_9484; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9536 = _T_4752 & ic_tag_valid_out_1_81; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9709 = _T_9708 | _T_9536; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_82; // @[Reg.scala 27:20] - wire _T_9486 = _T_4701 & ic_tag_valid_out_1_82; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9658 = _T_9657 | _T_9486; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9538 = _T_4753 & ic_tag_valid_out_1_82; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9710 = _T_9709 | _T_9538; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_83; // @[Reg.scala 27:20] - wire _T_9488 = _T_4702 & ic_tag_valid_out_1_83; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9659 = _T_9658 | _T_9488; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9540 = _T_4754 & ic_tag_valid_out_1_83; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9711 = _T_9710 | _T_9540; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_84; // @[Reg.scala 27:20] - wire _T_9490 = _T_4703 & ic_tag_valid_out_1_84; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9660 = _T_9659 | _T_9490; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9542 = _T_4755 & ic_tag_valid_out_1_84; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9712 = _T_9711 | _T_9542; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_85; // @[Reg.scala 27:20] - wire _T_9492 = _T_4704 & ic_tag_valid_out_1_85; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9661 = _T_9660 | _T_9492; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9544 = _T_4756 & ic_tag_valid_out_1_85; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9713 = _T_9712 | _T_9544; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_86; // @[Reg.scala 27:20] - wire _T_9494 = _T_4705 & ic_tag_valid_out_1_86; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9662 = _T_9661 | _T_9494; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9546 = _T_4757 & ic_tag_valid_out_1_86; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9714 = _T_9713 | _T_9546; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_87; // @[Reg.scala 27:20] - wire _T_9496 = _T_4706 & ic_tag_valid_out_1_87; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9663 = _T_9662 | _T_9496; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9548 = _T_4758 & ic_tag_valid_out_1_87; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9715 = _T_9714 | _T_9548; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_88; // @[Reg.scala 27:20] - wire _T_9498 = _T_4707 & ic_tag_valid_out_1_88; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9664 = _T_9663 | _T_9498; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9550 = _T_4759 & ic_tag_valid_out_1_88; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9716 = _T_9715 | _T_9550; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_89; // @[Reg.scala 27:20] - wire _T_9500 = _T_4708 & ic_tag_valid_out_1_89; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9665 = _T_9664 | _T_9500; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9552 = _T_4760 & ic_tag_valid_out_1_89; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9717 = _T_9716 | _T_9552; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_90; // @[Reg.scala 27:20] - wire _T_9502 = _T_4709 & ic_tag_valid_out_1_90; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9666 = _T_9665 | _T_9502; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9554 = _T_4761 & ic_tag_valid_out_1_90; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9718 = _T_9717 | _T_9554; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_91; // @[Reg.scala 27:20] - wire _T_9504 = _T_4710 & ic_tag_valid_out_1_91; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9667 = _T_9666 | _T_9504; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9556 = _T_4762 & ic_tag_valid_out_1_91; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9719 = _T_9718 | _T_9556; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_92; // @[Reg.scala 27:20] - wire _T_9506 = _T_4711 & ic_tag_valid_out_1_92; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9668 = _T_9667 | _T_9506; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9558 = _T_4763 & ic_tag_valid_out_1_92; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9720 = _T_9719 | _T_9558; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_93; // @[Reg.scala 27:20] - wire _T_9508 = _T_4712 & ic_tag_valid_out_1_93; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9669 = _T_9668 | _T_9508; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9560 = _T_4764 & ic_tag_valid_out_1_93; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9721 = _T_9720 | _T_9560; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_94; // @[Reg.scala 27:20] - wire _T_9510 = _T_4713 & ic_tag_valid_out_1_94; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9670 = _T_9669 | _T_9510; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9562 = _T_4765 & ic_tag_valid_out_1_94; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9722 = _T_9721 | _T_9562; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_95; // @[Reg.scala 27:20] - wire _T_9512 = _T_4714 & ic_tag_valid_out_1_95; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9671 = _T_9670 | _T_9512; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9564 = _T_4766 & ic_tag_valid_out_1_95; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9723 = _T_9722 | _T_9564; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_96; // @[Reg.scala 27:20] - wire _T_9514 = _T_4715 & ic_tag_valid_out_1_96; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9672 = _T_9671 | _T_9514; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9566 = _T_4767 & ic_tag_valid_out_1_96; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9724 = _T_9723 | _T_9566; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_97; // @[Reg.scala 27:20] - wire _T_9516 = _T_4716 & ic_tag_valid_out_1_97; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9673 = _T_9672 | _T_9516; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9568 = _T_4768 & ic_tag_valid_out_1_97; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9725 = _T_9724 | _T_9568; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_98; // @[Reg.scala 27:20] - wire _T_9518 = _T_4717 & ic_tag_valid_out_1_98; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9674 = _T_9673 | _T_9518; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9570 = _T_4769 & ic_tag_valid_out_1_98; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9726 = _T_9725 | _T_9570; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_99; // @[Reg.scala 27:20] - wire _T_9520 = _T_4718 & ic_tag_valid_out_1_99; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9675 = _T_9674 | _T_9520; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9572 = _T_4770 & ic_tag_valid_out_1_99; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9727 = _T_9726 | _T_9572; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_100; // @[Reg.scala 27:20] - wire _T_9522 = _T_4719 & ic_tag_valid_out_1_100; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9676 = _T_9675 | _T_9522; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9574 = _T_4771 & ic_tag_valid_out_1_100; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9728 = _T_9727 | _T_9574; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_101; // @[Reg.scala 27:20] - wire _T_9524 = _T_4720 & ic_tag_valid_out_1_101; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9677 = _T_9676 | _T_9524; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9576 = _T_4772 & ic_tag_valid_out_1_101; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9729 = _T_9728 | _T_9576; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_102; // @[Reg.scala 27:20] - wire _T_9526 = _T_4721 & ic_tag_valid_out_1_102; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9678 = _T_9677 | _T_9526; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9578 = _T_4773 & ic_tag_valid_out_1_102; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9730 = _T_9729 | _T_9578; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_103; // @[Reg.scala 27:20] - wire _T_9528 = _T_4722 & ic_tag_valid_out_1_103; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9679 = _T_9678 | _T_9528; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9580 = _T_4774 & ic_tag_valid_out_1_103; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9731 = _T_9730 | _T_9580; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_104; // @[Reg.scala 27:20] - wire _T_9530 = _T_4723 & ic_tag_valid_out_1_104; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9680 = _T_9679 | _T_9530; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9582 = _T_4775 & ic_tag_valid_out_1_104; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9732 = _T_9731 | _T_9582; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_105; // @[Reg.scala 27:20] - wire _T_9532 = _T_4724 & ic_tag_valid_out_1_105; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9681 = _T_9680 | _T_9532; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9584 = _T_4776 & ic_tag_valid_out_1_105; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9733 = _T_9732 | _T_9584; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_106; // @[Reg.scala 27:20] - wire _T_9534 = _T_4725 & ic_tag_valid_out_1_106; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9682 = _T_9681 | _T_9534; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9586 = _T_4777 & ic_tag_valid_out_1_106; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9734 = _T_9733 | _T_9586; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_107; // @[Reg.scala 27:20] - wire _T_9536 = _T_4726 & ic_tag_valid_out_1_107; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9683 = _T_9682 | _T_9536; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9588 = _T_4778 & ic_tag_valid_out_1_107; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9735 = _T_9734 | _T_9588; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_108; // @[Reg.scala 27:20] - wire _T_9538 = _T_4727 & ic_tag_valid_out_1_108; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9684 = _T_9683 | _T_9538; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9590 = _T_4779 & ic_tag_valid_out_1_108; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9736 = _T_9735 | _T_9590; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_109; // @[Reg.scala 27:20] - wire _T_9540 = _T_4728 & ic_tag_valid_out_1_109; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9685 = _T_9684 | _T_9540; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9592 = _T_4780 & ic_tag_valid_out_1_109; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9737 = _T_9736 | _T_9592; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_110; // @[Reg.scala 27:20] - wire _T_9542 = _T_4729 & ic_tag_valid_out_1_110; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9686 = _T_9685 | _T_9542; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9594 = _T_4781 & ic_tag_valid_out_1_110; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9738 = _T_9737 | _T_9594; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_111; // @[Reg.scala 27:20] - wire _T_9544 = _T_4730 & ic_tag_valid_out_1_111; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9687 = _T_9686 | _T_9544; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9596 = _T_4782 & ic_tag_valid_out_1_111; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9739 = _T_9738 | _T_9596; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_112; // @[Reg.scala 27:20] - wire _T_9546 = _T_4731 & ic_tag_valid_out_1_112; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9688 = _T_9687 | _T_9546; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9598 = _T_4783 & ic_tag_valid_out_1_112; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9740 = _T_9739 | _T_9598; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_113; // @[Reg.scala 27:20] - wire _T_9548 = _T_4732 & ic_tag_valid_out_1_113; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9689 = _T_9688 | _T_9548; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9600 = _T_4784 & ic_tag_valid_out_1_113; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9741 = _T_9740 | _T_9600; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_114; // @[Reg.scala 27:20] - wire _T_9550 = _T_4733 & ic_tag_valid_out_1_114; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9690 = _T_9689 | _T_9550; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9602 = _T_4785 & ic_tag_valid_out_1_114; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9742 = _T_9741 | _T_9602; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_115; // @[Reg.scala 27:20] - wire _T_9552 = _T_4734 & ic_tag_valid_out_1_115; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9691 = _T_9690 | _T_9552; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9604 = _T_4786 & ic_tag_valid_out_1_115; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9743 = _T_9742 | _T_9604; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_116; // @[Reg.scala 27:20] - wire _T_9554 = _T_4735 & ic_tag_valid_out_1_116; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9692 = _T_9691 | _T_9554; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9606 = _T_4787 & ic_tag_valid_out_1_116; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9744 = _T_9743 | _T_9606; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_117; // @[Reg.scala 27:20] - wire _T_9556 = _T_4736 & ic_tag_valid_out_1_117; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9693 = _T_9692 | _T_9556; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9608 = _T_4788 & ic_tag_valid_out_1_117; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9745 = _T_9744 | _T_9608; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_118; // @[Reg.scala 27:20] - wire _T_9558 = _T_4737 & ic_tag_valid_out_1_118; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9694 = _T_9693 | _T_9558; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9610 = _T_4789 & ic_tag_valid_out_1_118; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9746 = _T_9745 | _T_9610; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_119; // @[Reg.scala 27:20] - wire _T_9560 = _T_4738 & ic_tag_valid_out_1_119; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9695 = _T_9694 | _T_9560; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9612 = _T_4790 & ic_tag_valid_out_1_119; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9747 = _T_9746 | _T_9612; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_120; // @[Reg.scala 27:20] - wire _T_9562 = _T_4739 & ic_tag_valid_out_1_120; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9696 = _T_9695 | _T_9562; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9614 = _T_4791 & ic_tag_valid_out_1_120; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9748 = _T_9747 | _T_9614; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_121; // @[Reg.scala 27:20] - wire _T_9564 = _T_4740 & ic_tag_valid_out_1_121; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9697 = _T_9696 | _T_9564; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9616 = _T_4792 & ic_tag_valid_out_1_121; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9749 = _T_9748 | _T_9616; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_122; // @[Reg.scala 27:20] - wire _T_9566 = _T_4741 & ic_tag_valid_out_1_122; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9698 = _T_9697 | _T_9566; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9618 = _T_4793 & ic_tag_valid_out_1_122; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9750 = _T_9749 | _T_9618; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_123; // @[Reg.scala 27:20] - wire _T_9568 = _T_4742 & ic_tag_valid_out_1_123; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9699 = _T_9698 | _T_9568; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9620 = _T_4794 & ic_tag_valid_out_1_123; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9751 = _T_9750 | _T_9620; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_124; // @[Reg.scala 27:20] - wire _T_9570 = _T_4743 & ic_tag_valid_out_1_124; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9700 = _T_9699 | _T_9570; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9622 = _T_4795 & ic_tag_valid_out_1_124; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9752 = _T_9751 | _T_9622; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_125; // @[Reg.scala 27:20] - wire _T_9572 = _T_4744 & ic_tag_valid_out_1_125; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9701 = _T_9700 | _T_9572; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9624 = _T_4796 & ic_tag_valid_out_1_125; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9753 = _T_9752 | _T_9624; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_126; // @[Reg.scala 27:20] - wire _T_9574 = _T_4745 & ic_tag_valid_out_1_126; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9702 = _T_9701 | _T_9574; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9626 = _T_4797 & ic_tag_valid_out_1_126; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9754 = _T_9753 | _T_9626; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_1_127; // @[Reg.scala 27:20] - wire _T_9576 = _T_4746 & ic_tag_valid_out_1_127; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9703 = _T_9702 | _T_9576; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9628 = _T_4798 & ic_tag_valid_out_1_127; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9755 = _T_9754 | _T_9628; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_0; // @[Reg.scala 27:20] - wire _T_8939 = _T_4619 & ic_tag_valid_out_0_0; // @[el2_ifu_mem_ctl.scala 765:10] + wire _T_8991 = _T_4671 & ic_tag_valid_out_0_0; // @[el2_ifu_mem_ctl.scala 783:10] reg ic_tag_valid_out_0_1; // @[Reg.scala 27:20] - wire _T_8941 = _T_4620 & ic_tag_valid_out_0_1; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9194 = _T_8939 | _T_8941; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_8993 = _T_4672 & ic_tag_valid_out_0_1; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9246 = _T_8991 | _T_8993; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_2; // @[Reg.scala 27:20] - wire _T_8943 = _T_4621 & ic_tag_valid_out_0_2; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9195 = _T_9194 | _T_8943; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_8995 = _T_4673 & ic_tag_valid_out_0_2; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9247 = _T_9246 | _T_8995; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_3; // @[Reg.scala 27:20] - wire _T_8945 = _T_4622 & ic_tag_valid_out_0_3; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9196 = _T_9195 | _T_8945; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_8997 = _T_4674 & ic_tag_valid_out_0_3; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9248 = _T_9247 | _T_8997; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_4; // @[Reg.scala 27:20] - wire _T_8947 = _T_4623 & ic_tag_valid_out_0_4; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9197 = _T_9196 | _T_8947; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_8999 = _T_4675 & ic_tag_valid_out_0_4; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9249 = _T_9248 | _T_8999; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_5; // @[Reg.scala 27:20] - wire _T_8949 = _T_4624 & ic_tag_valid_out_0_5; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9198 = _T_9197 | _T_8949; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9001 = _T_4676 & ic_tag_valid_out_0_5; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9250 = _T_9249 | _T_9001; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_6; // @[Reg.scala 27:20] - wire _T_8951 = _T_4625 & ic_tag_valid_out_0_6; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9199 = _T_9198 | _T_8951; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9003 = _T_4677 & ic_tag_valid_out_0_6; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9251 = _T_9250 | _T_9003; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_7; // @[Reg.scala 27:20] - wire _T_8953 = _T_4626 & ic_tag_valid_out_0_7; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9200 = _T_9199 | _T_8953; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9005 = _T_4678 & ic_tag_valid_out_0_7; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9252 = _T_9251 | _T_9005; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_8; // @[Reg.scala 27:20] - wire _T_8955 = _T_4627 & ic_tag_valid_out_0_8; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9201 = _T_9200 | _T_8955; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9007 = _T_4679 & ic_tag_valid_out_0_8; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9253 = _T_9252 | _T_9007; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_9; // @[Reg.scala 27:20] - wire _T_8957 = _T_4628 & ic_tag_valid_out_0_9; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9202 = _T_9201 | _T_8957; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9009 = _T_4680 & ic_tag_valid_out_0_9; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9254 = _T_9253 | _T_9009; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_10; // @[Reg.scala 27:20] - wire _T_8959 = _T_4629 & ic_tag_valid_out_0_10; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9203 = _T_9202 | _T_8959; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9011 = _T_4681 & ic_tag_valid_out_0_10; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9255 = _T_9254 | _T_9011; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_11; // @[Reg.scala 27:20] - wire _T_8961 = _T_4630 & ic_tag_valid_out_0_11; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9204 = _T_9203 | _T_8961; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9013 = _T_4682 & ic_tag_valid_out_0_11; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9256 = _T_9255 | _T_9013; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_12; // @[Reg.scala 27:20] - wire _T_8963 = _T_4631 & ic_tag_valid_out_0_12; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9205 = _T_9204 | _T_8963; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9015 = _T_4683 & ic_tag_valid_out_0_12; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9257 = _T_9256 | _T_9015; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_13; // @[Reg.scala 27:20] - wire _T_8965 = _T_4632 & ic_tag_valid_out_0_13; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9206 = _T_9205 | _T_8965; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9017 = _T_4684 & ic_tag_valid_out_0_13; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9258 = _T_9257 | _T_9017; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_14; // @[Reg.scala 27:20] - wire _T_8967 = _T_4633 & ic_tag_valid_out_0_14; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9207 = _T_9206 | _T_8967; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9019 = _T_4685 & ic_tag_valid_out_0_14; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9259 = _T_9258 | _T_9019; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_15; // @[Reg.scala 27:20] - wire _T_8969 = _T_4634 & ic_tag_valid_out_0_15; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9208 = _T_9207 | _T_8969; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9021 = _T_4686 & ic_tag_valid_out_0_15; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9260 = _T_9259 | _T_9021; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_16; // @[Reg.scala 27:20] - wire _T_8971 = _T_4635 & ic_tag_valid_out_0_16; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9209 = _T_9208 | _T_8971; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9023 = _T_4687 & ic_tag_valid_out_0_16; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9261 = _T_9260 | _T_9023; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_17; // @[Reg.scala 27:20] - wire _T_8973 = _T_4636 & ic_tag_valid_out_0_17; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9210 = _T_9209 | _T_8973; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9025 = _T_4688 & ic_tag_valid_out_0_17; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9262 = _T_9261 | _T_9025; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_18; // @[Reg.scala 27:20] - wire _T_8975 = _T_4637 & ic_tag_valid_out_0_18; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9211 = _T_9210 | _T_8975; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9027 = _T_4689 & ic_tag_valid_out_0_18; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9263 = _T_9262 | _T_9027; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_19; // @[Reg.scala 27:20] - wire _T_8977 = _T_4638 & ic_tag_valid_out_0_19; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9212 = _T_9211 | _T_8977; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9029 = _T_4690 & ic_tag_valid_out_0_19; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9264 = _T_9263 | _T_9029; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_20; // @[Reg.scala 27:20] - wire _T_8979 = _T_4639 & ic_tag_valid_out_0_20; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9213 = _T_9212 | _T_8979; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9031 = _T_4691 & ic_tag_valid_out_0_20; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9265 = _T_9264 | _T_9031; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_21; // @[Reg.scala 27:20] - wire _T_8981 = _T_4640 & ic_tag_valid_out_0_21; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9214 = _T_9213 | _T_8981; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9033 = _T_4692 & ic_tag_valid_out_0_21; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9266 = _T_9265 | _T_9033; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_22; // @[Reg.scala 27:20] - wire _T_8983 = _T_4641 & ic_tag_valid_out_0_22; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9215 = _T_9214 | _T_8983; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9035 = _T_4693 & ic_tag_valid_out_0_22; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9267 = _T_9266 | _T_9035; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_23; // @[Reg.scala 27:20] - wire _T_8985 = _T_4642 & ic_tag_valid_out_0_23; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9216 = _T_9215 | _T_8985; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9037 = _T_4694 & ic_tag_valid_out_0_23; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9268 = _T_9267 | _T_9037; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_24; // @[Reg.scala 27:20] - wire _T_8987 = _T_4643 & ic_tag_valid_out_0_24; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9217 = _T_9216 | _T_8987; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9039 = _T_4695 & ic_tag_valid_out_0_24; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9269 = _T_9268 | _T_9039; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_25; // @[Reg.scala 27:20] - wire _T_8989 = _T_4644 & ic_tag_valid_out_0_25; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9218 = _T_9217 | _T_8989; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9041 = _T_4696 & ic_tag_valid_out_0_25; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9270 = _T_9269 | _T_9041; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_26; // @[Reg.scala 27:20] - wire _T_8991 = _T_4645 & ic_tag_valid_out_0_26; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9219 = _T_9218 | _T_8991; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9043 = _T_4697 & ic_tag_valid_out_0_26; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9271 = _T_9270 | _T_9043; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_27; // @[Reg.scala 27:20] - wire _T_8993 = _T_4646 & ic_tag_valid_out_0_27; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9220 = _T_9219 | _T_8993; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9045 = _T_4698 & ic_tag_valid_out_0_27; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9272 = _T_9271 | _T_9045; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_28; // @[Reg.scala 27:20] - wire _T_8995 = _T_4647 & ic_tag_valid_out_0_28; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9221 = _T_9220 | _T_8995; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9047 = _T_4699 & ic_tag_valid_out_0_28; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9273 = _T_9272 | _T_9047; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_29; // @[Reg.scala 27:20] - wire _T_8997 = _T_4648 & ic_tag_valid_out_0_29; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9222 = _T_9221 | _T_8997; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9049 = _T_4700 & ic_tag_valid_out_0_29; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9274 = _T_9273 | _T_9049; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_30; // @[Reg.scala 27:20] - wire _T_8999 = _T_4649 & ic_tag_valid_out_0_30; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9223 = _T_9222 | _T_8999; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9051 = _T_4701 & ic_tag_valid_out_0_30; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9275 = _T_9274 | _T_9051; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_31; // @[Reg.scala 27:20] - wire _T_9001 = _T_4650 & ic_tag_valid_out_0_31; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9224 = _T_9223 | _T_9001; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9053 = _T_4702 & ic_tag_valid_out_0_31; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9276 = _T_9275 | _T_9053; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_32; // @[Reg.scala 27:20] - wire _T_9003 = _T_4651 & ic_tag_valid_out_0_32; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9225 = _T_9224 | _T_9003; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9055 = _T_4703 & ic_tag_valid_out_0_32; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9277 = _T_9276 | _T_9055; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_33; // @[Reg.scala 27:20] - wire _T_9005 = _T_4652 & ic_tag_valid_out_0_33; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9226 = _T_9225 | _T_9005; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9057 = _T_4704 & ic_tag_valid_out_0_33; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9278 = _T_9277 | _T_9057; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_34; // @[Reg.scala 27:20] - wire _T_9007 = _T_4653 & ic_tag_valid_out_0_34; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9227 = _T_9226 | _T_9007; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9059 = _T_4705 & ic_tag_valid_out_0_34; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9279 = _T_9278 | _T_9059; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_35; // @[Reg.scala 27:20] - wire _T_9009 = _T_4654 & ic_tag_valid_out_0_35; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9228 = _T_9227 | _T_9009; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9061 = _T_4706 & ic_tag_valid_out_0_35; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9280 = _T_9279 | _T_9061; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_36; // @[Reg.scala 27:20] - wire _T_9011 = _T_4655 & ic_tag_valid_out_0_36; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9229 = _T_9228 | _T_9011; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9063 = _T_4707 & ic_tag_valid_out_0_36; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9281 = _T_9280 | _T_9063; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_37; // @[Reg.scala 27:20] - wire _T_9013 = _T_4656 & ic_tag_valid_out_0_37; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9230 = _T_9229 | _T_9013; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9065 = _T_4708 & ic_tag_valid_out_0_37; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9282 = _T_9281 | _T_9065; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_38; // @[Reg.scala 27:20] - wire _T_9015 = _T_4657 & ic_tag_valid_out_0_38; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9231 = _T_9230 | _T_9015; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9067 = _T_4709 & ic_tag_valid_out_0_38; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9283 = _T_9282 | _T_9067; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_39; // @[Reg.scala 27:20] - wire _T_9017 = _T_4658 & ic_tag_valid_out_0_39; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9232 = _T_9231 | _T_9017; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9069 = _T_4710 & ic_tag_valid_out_0_39; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9284 = _T_9283 | _T_9069; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_40; // @[Reg.scala 27:20] - wire _T_9019 = _T_4659 & ic_tag_valid_out_0_40; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9233 = _T_9232 | _T_9019; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9071 = _T_4711 & ic_tag_valid_out_0_40; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9285 = _T_9284 | _T_9071; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_41; // @[Reg.scala 27:20] - wire _T_9021 = _T_4660 & ic_tag_valid_out_0_41; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9234 = _T_9233 | _T_9021; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9073 = _T_4712 & ic_tag_valid_out_0_41; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9286 = _T_9285 | _T_9073; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_42; // @[Reg.scala 27:20] - wire _T_9023 = _T_4661 & ic_tag_valid_out_0_42; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9235 = _T_9234 | _T_9023; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9075 = _T_4713 & ic_tag_valid_out_0_42; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9287 = _T_9286 | _T_9075; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_43; // @[Reg.scala 27:20] - wire _T_9025 = _T_4662 & ic_tag_valid_out_0_43; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9236 = _T_9235 | _T_9025; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9077 = _T_4714 & ic_tag_valid_out_0_43; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9288 = _T_9287 | _T_9077; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_44; // @[Reg.scala 27:20] - wire _T_9027 = _T_4663 & ic_tag_valid_out_0_44; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9237 = _T_9236 | _T_9027; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9079 = _T_4715 & ic_tag_valid_out_0_44; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9289 = _T_9288 | _T_9079; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_45; // @[Reg.scala 27:20] - wire _T_9029 = _T_4664 & ic_tag_valid_out_0_45; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9238 = _T_9237 | _T_9029; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9081 = _T_4716 & ic_tag_valid_out_0_45; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9290 = _T_9289 | _T_9081; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_46; // @[Reg.scala 27:20] - wire _T_9031 = _T_4665 & ic_tag_valid_out_0_46; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9239 = _T_9238 | _T_9031; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9083 = _T_4717 & ic_tag_valid_out_0_46; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9291 = _T_9290 | _T_9083; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_47; // @[Reg.scala 27:20] - wire _T_9033 = _T_4666 & ic_tag_valid_out_0_47; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9240 = _T_9239 | _T_9033; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9085 = _T_4718 & ic_tag_valid_out_0_47; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9292 = _T_9291 | _T_9085; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_48; // @[Reg.scala 27:20] - wire _T_9035 = _T_4667 & ic_tag_valid_out_0_48; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9241 = _T_9240 | _T_9035; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9087 = _T_4719 & ic_tag_valid_out_0_48; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9293 = _T_9292 | _T_9087; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_49; // @[Reg.scala 27:20] - wire _T_9037 = _T_4668 & ic_tag_valid_out_0_49; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9242 = _T_9241 | _T_9037; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9089 = _T_4720 & ic_tag_valid_out_0_49; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9294 = _T_9293 | _T_9089; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_50; // @[Reg.scala 27:20] - wire _T_9039 = _T_4669 & ic_tag_valid_out_0_50; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9243 = _T_9242 | _T_9039; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9091 = _T_4721 & ic_tag_valid_out_0_50; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9295 = _T_9294 | _T_9091; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_51; // @[Reg.scala 27:20] - wire _T_9041 = _T_4670 & ic_tag_valid_out_0_51; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9244 = _T_9243 | _T_9041; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9093 = _T_4722 & ic_tag_valid_out_0_51; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9296 = _T_9295 | _T_9093; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_52; // @[Reg.scala 27:20] - wire _T_9043 = _T_4671 & ic_tag_valid_out_0_52; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9245 = _T_9244 | _T_9043; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9095 = _T_4723 & ic_tag_valid_out_0_52; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9297 = _T_9296 | _T_9095; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_53; // @[Reg.scala 27:20] - wire _T_9045 = _T_4672 & ic_tag_valid_out_0_53; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9246 = _T_9245 | _T_9045; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9097 = _T_4724 & ic_tag_valid_out_0_53; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9298 = _T_9297 | _T_9097; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_54; // @[Reg.scala 27:20] - wire _T_9047 = _T_4673 & ic_tag_valid_out_0_54; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9247 = _T_9246 | _T_9047; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9099 = _T_4725 & ic_tag_valid_out_0_54; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9299 = _T_9298 | _T_9099; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_55; // @[Reg.scala 27:20] - wire _T_9049 = _T_4674 & ic_tag_valid_out_0_55; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9248 = _T_9247 | _T_9049; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9101 = _T_4726 & ic_tag_valid_out_0_55; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9300 = _T_9299 | _T_9101; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_56; // @[Reg.scala 27:20] - wire _T_9051 = _T_4675 & ic_tag_valid_out_0_56; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9249 = _T_9248 | _T_9051; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9103 = _T_4727 & ic_tag_valid_out_0_56; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9301 = _T_9300 | _T_9103; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_57; // @[Reg.scala 27:20] - wire _T_9053 = _T_4676 & ic_tag_valid_out_0_57; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9250 = _T_9249 | _T_9053; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9105 = _T_4728 & ic_tag_valid_out_0_57; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9302 = _T_9301 | _T_9105; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_58; // @[Reg.scala 27:20] - wire _T_9055 = _T_4677 & ic_tag_valid_out_0_58; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9251 = _T_9250 | _T_9055; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9107 = _T_4729 & ic_tag_valid_out_0_58; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9303 = _T_9302 | _T_9107; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_59; // @[Reg.scala 27:20] - wire _T_9057 = _T_4678 & ic_tag_valid_out_0_59; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9252 = _T_9251 | _T_9057; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9109 = _T_4730 & ic_tag_valid_out_0_59; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9304 = _T_9303 | _T_9109; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_60; // @[Reg.scala 27:20] - wire _T_9059 = _T_4679 & ic_tag_valid_out_0_60; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9253 = _T_9252 | _T_9059; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9111 = _T_4731 & ic_tag_valid_out_0_60; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9305 = _T_9304 | _T_9111; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_61; // @[Reg.scala 27:20] - wire _T_9061 = _T_4680 & ic_tag_valid_out_0_61; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9254 = _T_9253 | _T_9061; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9113 = _T_4732 & ic_tag_valid_out_0_61; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9306 = _T_9305 | _T_9113; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_62; // @[Reg.scala 27:20] - wire _T_9063 = _T_4681 & ic_tag_valid_out_0_62; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9255 = _T_9254 | _T_9063; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9115 = _T_4733 & ic_tag_valid_out_0_62; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9307 = _T_9306 | _T_9115; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_63; // @[Reg.scala 27:20] - wire _T_9065 = _T_4682 & ic_tag_valid_out_0_63; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9256 = _T_9255 | _T_9065; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9117 = _T_4734 & ic_tag_valid_out_0_63; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9308 = _T_9307 | _T_9117; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_64; // @[Reg.scala 27:20] - wire _T_9067 = _T_4683 & ic_tag_valid_out_0_64; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9257 = _T_9256 | _T_9067; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9119 = _T_4735 & ic_tag_valid_out_0_64; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9309 = _T_9308 | _T_9119; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_65; // @[Reg.scala 27:20] - wire _T_9069 = _T_4684 & ic_tag_valid_out_0_65; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9258 = _T_9257 | _T_9069; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9121 = _T_4736 & ic_tag_valid_out_0_65; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9310 = _T_9309 | _T_9121; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_66; // @[Reg.scala 27:20] - wire _T_9071 = _T_4685 & ic_tag_valid_out_0_66; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9259 = _T_9258 | _T_9071; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9123 = _T_4737 & ic_tag_valid_out_0_66; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9311 = _T_9310 | _T_9123; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_67; // @[Reg.scala 27:20] - wire _T_9073 = _T_4686 & ic_tag_valid_out_0_67; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9260 = _T_9259 | _T_9073; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9125 = _T_4738 & ic_tag_valid_out_0_67; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9312 = _T_9311 | _T_9125; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_68; // @[Reg.scala 27:20] - wire _T_9075 = _T_4687 & ic_tag_valid_out_0_68; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9261 = _T_9260 | _T_9075; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9127 = _T_4739 & ic_tag_valid_out_0_68; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9313 = _T_9312 | _T_9127; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_69; // @[Reg.scala 27:20] - wire _T_9077 = _T_4688 & ic_tag_valid_out_0_69; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9262 = _T_9261 | _T_9077; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9129 = _T_4740 & ic_tag_valid_out_0_69; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9314 = _T_9313 | _T_9129; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_70; // @[Reg.scala 27:20] - wire _T_9079 = _T_4689 & ic_tag_valid_out_0_70; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9263 = _T_9262 | _T_9079; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9131 = _T_4741 & ic_tag_valid_out_0_70; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9315 = _T_9314 | _T_9131; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_71; // @[Reg.scala 27:20] - wire _T_9081 = _T_4690 & ic_tag_valid_out_0_71; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9264 = _T_9263 | _T_9081; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9133 = _T_4742 & ic_tag_valid_out_0_71; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9316 = _T_9315 | _T_9133; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_72; // @[Reg.scala 27:20] - wire _T_9083 = _T_4691 & ic_tag_valid_out_0_72; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9265 = _T_9264 | _T_9083; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9135 = _T_4743 & ic_tag_valid_out_0_72; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9317 = _T_9316 | _T_9135; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_73; // @[Reg.scala 27:20] - wire _T_9085 = _T_4692 & ic_tag_valid_out_0_73; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9266 = _T_9265 | _T_9085; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9137 = _T_4744 & ic_tag_valid_out_0_73; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9318 = _T_9317 | _T_9137; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_74; // @[Reg.scala 27:20] - wire _T_9087 = _T_4693 & ic_tag_valid_out_0_74; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9267 = _T_9266 | _T_9087; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9139 = _T_4745 & ic_tag_valid_out_0_74; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9319 = _T_9318 | _T_9139; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_75; // @[Reg.scala 27:20] - wire _T_9089 = _T_4694 & ic_tag_valid_out_0_75; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9268 = _T_9267 | _T_9089; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9141 = _T_4746 & ic_tag_valid_out_0_75; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9320 = _T_9319 | _T_9141; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_76; // @[Reg.scala 27:20] - wire _T_9091 = _T_4695 & ic_tag_valid_out_0_76; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9269 = _T_9268 | _T_9091; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9143 = _T_4747 & ic_tag_valid_out_0_76; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9321 = _T_9320 | _T_9143; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_77; // @[Reg.scala 27:20] - wire _T_9093 = _T_4696 & ic_tag_valid_out_0_77; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9270 = _T_9269 | _T_9093; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9145 = _T_4748 & ic_tag_valid_out_0_77; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9322 = _T_9321 | _T_9145; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_78; // @[Reg.scala 27:20] - wire _T_9095 = _T_4697 & ic_tag_valid_out_0_78; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9271 = _T_9270 | _T_9095; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9147 = _T_4749 & ic_tag_valid_out_0_78; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9323 = _T_9322 | _T_9147; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_79; // @[Reg.scala 27:20] - wire _T_9097 = _T_4698 & ic_tag_valid_out_0_79; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9272 = _T_9271 | _T_9097; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9149 = _T_4750 & ic_tag_valid_out_0_79; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9324 = _T_9323 | _T_9149; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_80; // @[Reg.scala 27:20] - wire _T_9099 = _T_4699 & ic_tag_valid_out_0_80; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9273 = _T_9272 | _T_9099; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9151 = _T_4751 & ic_tag_valid_out_0_80; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9325 = _T_9324 | _T_9151; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_81; // @[Reg.scala 27:20] - wire _T_9101 = _T_4700 & ic_tag_valid_out_0_81; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9274 = _T_9273 | _T_9101; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9153 = _T_4752 & ic_tag_valid_out_0_81; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9326 = _T_9325 | _T_9153; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_82; // @[Reg.scala 27:20] - wire _T_9103 = _T_4701 & ic_tag_valid_out_0_82; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9275 = _T_9274 | _T_9103; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9155 = _T_4753 & ic_tag_valid_out_0_82; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9327 = _T_9326 | _T_9155; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_83; // @[Reg.scala 27:20] - wire _T_9105 = _T_4702 & ic_tag_valid_out_0_83; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9276 = _T_9275 | _T_9105; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9157 = _T_4754 & ic_tag_valid_out_0_83; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9328 = _T_9327 | _T_9157; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_84; // @[Reg.scala 27:20] - wire _T_9107 = _T_4703 & ic_tag_valid_out_0_84; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9277 = _T_9276 | _T_9107; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9159 = _T_4755 & ic_tag_valid_out_0_84; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9329 = _T_9328 | _T_9159; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_85; // @[Reg.scala 27:20] - wire _T_9109 = _T_4704 & ic_tag_valid_out_0_85; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9278 = _T_9277 | _T_9109; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9161 = _T_4756 & ic_tag_valid_out_0_85; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9330 = _T_9329 | _T_9161; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_86; // @[Reg.scala 27:20] - wire _T_9111 = _T_4705 & ic_tag_valid_out_0_86; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9279 = _T_9278 | _T_9111; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9163 = _T_4757 & ic_tag_valid_out_0_86; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9331 = _T_9330 | _T_9163; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_87; // @[Reg.scala 27:20] - wire _T_9113 = _T_4706 & ic_tag_valid_out_0_87; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9280 = _T_9279 | _T_9113; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9165 = _T_4758 & ic_tag_valid_out_0_87; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9332 = _T_9331 | _T_9165; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_88; // @[Reg.scala 27:20] - wire _T_9115 = _T_4707 & ic_tag_valid_out_0_88; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9281 = _T_9280 | _T_9115; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9167 = _T_4759 & ic_tag_valid_out_0_88; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9333 = _T_9332 | _T_9167; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_89; // @[Reg.scala 27:20] - wire _T_9117 = _T_4708 & ic_tag_valid_out_0_89; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9282 = _T_9281 | _T_9117; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9169 = _T_4760 & ic_tag_valid_out_0_89; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9334 = _T_9333 | _T_9169; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_90; // @[Reg.scala 27:20] - wire _T_9119 = _T_4709 & ic_tag_valid_out_0_90; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9283 = _T_9282 | _T_9119; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9171 = _T_4761 & ic_tag_valid_out_0_90; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9335 = _T_9334 | _T_9171; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_91; // @[Reg.scala 27:20] - wire _T_9121 = _T_4710 & ic_tag_valid_out_0_91; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9284 = _T_9283 | _T_9121; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9173 = _T_4762 & ic_tag_valid_out_0_91; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9336 = _T_9335 | _T_9173; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_92; // @[Reg.scala 27:20] - wire _T_9123 = _T_4711 & ic_tag_valid_out_0_92; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9285 = _T_9284 | _T_9123; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9175 = _T_4763 & ic_tag_valid_out_0_92; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9337 = _T_9336 | _T_9175; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_93; // @[Reg.scala 27:20] - wire _T_9125 = _T_4712 & ic_tag_valid_out_0_93; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9286 = _T_9285 | _T_9125; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9177 = _T_4764 & ic_tag_valid_out_0_93; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9338 = _T_9337 | _T_9177; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_94; // @[Reg.scala 27:20] - wire _T_9127 = _T_4713 & ic_tag_valid_out_0_94; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9287 = _T_9286 | _T_9127; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9179 = _T_4765 & ic_tag_valid_out_0_94; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9339 = _T_9338 | _T_9179; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_95; // @[Reg.scala 27:20] - wire _T_9129 = _T_4714 & ic_tag_valid_out_0_95; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9288 = _T_9287 | _T_9129; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9181 = _T_4766 & ic_tag_valid_out_0_95; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9340 = _T_9339 | _T_9181; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_96; // @[Reg.scala 27:20] - wire _T_9131 = _T_4715 & ic_tag_valid_out_0_96; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9289 = _T_9288 | _T_9131; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9183 = _T_4767 & ic_tag_valid_out_0_96; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9341 = _T_9340 | _T_9183; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_97; // @[Reg.scala 27:20] - wire _T_9133 = _T_4716 & ic_tag_valid_out_0_97; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9290 = _T_9289 | _T_9133; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9185 = _T_4768 & ic_tag_valid_out_0_97; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9342 = _T_9341 | _T_9185; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_98; // @[Reg.scala 27:20] - wire _T_9135 = _T_4717 & ic_tag_valid_out_0_98; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9291 = _T_9290 | _T_9135; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9187 = _T_4769 & ic_tag_valid_out_0_98; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9343 = _T_9342 | _T_9187; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_99; // @[Reg.scala 27:20] - wire _T_9137 = _T_4718 & ic_tag_valid_out_0_99; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9292 = _T_9291 | _T_9137; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9189 = _T_4770 & ic_tag_valid_out_0_99; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9344 = _T_9343 | _T_9189; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_100; // @[Reg.scala 27:20] - wire _T_9139 = _T_4719 & ic_tag_valid_out_0_100; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9293 = _T_9292 | _T_9139; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9191 = _T_4771 & ic_tag_valid_out_0_100; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9345 = _T_9344 | _T_9191; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_101; // @[Reg.scala 27:20] - wire _T_9141 = _T_4720 & ic_tag_valid_out_0_101; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9294 = _T_9293 | _T_9141; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9193 = _T_4772 & ic_tag_valid_out_0_101; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9346 = _T_9345 | _T_9193; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_102; // @[Reg.scala 27:20] - wire _T_9143 = _T_4721 & ic_tag_valid_out_0_102; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9295 = _T_9294 | _T_9143; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9195 = _T_4773 & ic_tag_valid_out_0_102; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9347 = _T_9346 | _T_9195; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_103; // @[Reg.scala 27:20] - wire _T_9145 = _T_4722 & ic_tag_valid_out_0_103; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9296 = _T_9295 | _T_9145; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9197 = _T_4774 & ic_tag_valid_out_0_103; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9348 = _T_9347 | _T_9197; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_104; // @[Reg.scala 27:20] - wire _T_9147 = _T_4723 & ic_tag_valid_out_0_104; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9297 = _T_9296 | _T_9147; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9199 = _T_4775 & ic_tag_valid_out_0_104; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9349 = _T_9348 | _T_9199; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_105; // @[Reg.scala 27:20] - wire _T_9149 = _T_4724 & ic_tag_valid_out_0_105; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9298 = _T_9297 | _T_9149; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9201 = _T_4776 & ic_tag_valid_out_0_105; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9350 = _T_9349 | _T_9201; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_106; // @[Reg.scala 27:20] - wire _T_9151 = _T_4725 & ic_tag_valid_out_0_106; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9299 = _T_9298 | _T_9151; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9203 = _T_4777 & ic_tag_valid_out_0_106; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9351 = _T_9350 | _T_9203; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_107; // @[Reg.scala 27:20] - wire _T_9153 = _T_4726 & ic_tag_valid_out_0_107; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9300 = _T_9299 | _T_9153; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9205 = _T_4778 & ic_tag_valid_out_0_107; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9352 = _T_9351 | _T_9205; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_108; // @[Reg.scala 27:20] - wire _T_9155 = _T_4727 & ic_tag_valid_out_0_108; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9301 = _T_9300 | _T_9155; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9207 = _T_4779 & ic_tag_valid_out_0_108; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9353 = _T_9352 | _T_9207; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_109; // @[Reg.scala 27:20] - wire _T_9157 = _T_4728 & ic_tag_valid_out_0_109; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9302 = _T_9301 | _T_9157; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9209 = _T_4780 & ic_tag_valid_out_0_109; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9354 = _T_9353 | _T_9209; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_110; // @[Reg.scala 27:20] - wire _T_9159 = _T_4729 & ic_tag_valid_out_0_110; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9303 = _T_9302 | _T_9159; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9211 = _T_4781 & ic_tag_valid_out_0_110; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9355 = _T_9354 | _T_9211; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_111; // @[Reg.scala 27:20] - wire _T_9161 = _T_4730 & ic_tag_valid_out_0_111; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9304 = _T_9303 | _T_9161; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9213 = _T_4782 & ic_tag_valid_out_0_111; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9356 = _T_9355 | _T_9213; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_112; // @[Reg.scala 27:20] - wire _T_9163 = _T_4731 & ic_tag_valid_out_0_112; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9305 = _T_9304 | _T_9163; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9215 = _T_4783 & ic_tag_valid_out_0_112; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9357 = _T_9356 | _T_9215; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_113; // @[Reg.scala 27:20] - wire _T_9165 = _T_4732 & ic_tag_valid_out_0_113; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9306 = _T_9305 | _T_9165; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9217 = _T_4784 & ic_tag_valid_out_0_113; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9358 = _T_9357 | _T_9217; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_114; // @[Reg.scala 27:20] - wire _T_9167 = _T_4733 & ic_tag_valid_out_0_114; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9307 = _T_9306 | _T_9167; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9219 = _T_4785 & ic_tag_valid_out_0_114; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9359 = _T_9358 | _T_9219; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_115; // @[Reg.scala 27:20] - wire _T_9169 = _T_4734 & ic_tag_valid_out_0_115; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9308 = _T_9307 | _T_9169; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9221 = _T_4786 & ic_tag_valid_out_0_115; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9360 = _T_9359 | _T_9221; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_116; // @[Reg.scala 27:20] - wire _T_9171 = _T_4735 & ic_tag_valid_out_0_116; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9309 = _T_9308 | _T_9171; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9223 = _T_4787 & ic_tag_valid_out_0_116; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9361 = _T_9360 | _T_9223; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_117; // @[Reg.scala 27:20] - wire _T_9173 = _T_4736 & ic_tag_valid_out_0_117; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9310 = _T_9309 | _T_9173; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9225 = _T_4788 & ic_tag_valid_out_0_117; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9362 = _T_9361 | _T_9225; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_118; // @[Reg.scala 27:20] - wire _T_9175 = _T_4737 & ic_tag_valid_out_0_118; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9311 = _T_9310 | _T_9175; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9227 = _T_4789 & ic_tag_valid_out_0_118; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9363 = _T_9362 | _T_9227; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_119; // @[Reg.scala 27:20] - wire _T_9177 = _T_4738 & ic_tag_valid_out_0_119; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9312 = _T_9311 | _T_9177; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9229 = _T_4790 & ic_tag_valid_out_0_119; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9364 = _T_9363 | _T_9229; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_120; // @[Reg.scala 27:20] - wire _T_9179 = _T_4739 & ic_tag_valid_out_0_120; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9313 = _T_9312 | _T_9179; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9231 = _T_4791 & ic_tag_valid_out_0_120; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9365 = _T_9364 | _T_9231; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_121; // @[Reg.scala 27:20] - wire _T_9181 = _T_4740 & ic_tag_valid_out_0_121; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9314 = _T_9313 | _T_9181; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9233 = _T_4792 & ic_tag_valid_out_0_121; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9366 = _T_9365 | _T_9233; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_122; // @[Reg.scala 27:20] - wire _T_9183 = _T_4741 & ic_tag_valid_out_0_122; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9315 = _T_9314 | _T_9183; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9235 = _T_4793 & ic_tag_valid_out_0_122; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9367 = _T_9366 | _T_9235; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_123; // @[Reg.scala 27:20] - wire _T_9185 = _T_4742 & ic_tag_valid_out_0_123; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9316 = _T_9315 | _T_9185; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9237 = _T_4794 & ic_tag_valid_out_0_123; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9368 = _T_9367 | _T_9237; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_124; // @[Reg.scala 27:20] - wire _T_9187 = _T_4743 & ic_tag_valid_out_0_124; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9317 = _T_9316 | _T_9187; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9239 = _T_4795 & ic_tag_valid_out_0_124; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9369 = _T_9368 | _T_9239; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_125; // @[Reg.scala 27:20] - wire _T_9189 = _T_4744 & ic_tag_valid_out_0_125; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9318 = _T_9317 | _T_9189; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9241 = _T_4796 & ic_tag_valid_out_0_125; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9370 = _T_9369 | _T_9241; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_126; // @[Reg.scala 27:20] - wire _T_9191 = _T_4745 & ic_tag_valid_out_0_126; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9319 = _T_9318 | _T_9191; // @[el2_ifu_mem_ctl.scala 765:91] + wire _T_9243 = _T_4797 & ic_tag_valid_out_0_126; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9371 = _T_9370 | _T_9243; // @[el2_ifu_mem_ctl.scala 783:91] reg ic_tag_valid_out_0_127; // @[Reg.scala 27:20] - wire _T_9193 = _T_4746 & ic_tag_valid_out_0_127; // @[el2_ifu_mem_ctl.scala 765:10] - wire _T_9320 = _T_9319 | _T_9193; // @[el2_ifu_mem_ctl.scala 765:91] - wire [1:0] ic_tag_valid_unq = {_T_9703,_T_9320}; // @[Cat.scala 29:58] - reg [1:0] ic_debug_way_ff; // @[el2_ifu_mem_ctl.scala 837:53] - reg ic_debug_rd_en_ff; // @[el2_ifu_mem_ctl.scala 839:54] - wire [1:0] _T_9743 = ic_debug_rd_en_ff ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_9744 = ic_debug_way_ff & _T_9743; // @[el2_ifu_mem_ctl.scala 820:67] - wire [1:0] _T_9745 = ic_tag_valid_unq & _T_9744; // @[el2_ifu_mem_ctl.scala 820:48] - wire ic_debug_tag_val_rd_out = |_T_9745; // @[el2_ifu_mem_ctl.scala 820:115] - wire [65:0] _T_1210 = {2'h0,io_ictag_debug_rd_data[25:21],32'h0,io_ictag_debug_rd_data[20:0],1'h0,way_status,3'h0,ic_debug_tag_val_rd_out}; // @[Cat.scala 29:58] - reg [70:0] _T_1211; // @[el2_ifu_mem_ctl.scala 356:63] - wire _T_1249 = ~ifu_byp_data_err_new; // @[el2_ifu_mem_ctl.scala 372:98] - wire sel_byp_data = _T_1253 & _T_1249; // @[el2_ifu_mem_ctl.scala 372:96] - wire [63:0] _T_1260 = fetch_req_iccm_f ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] - wire [63:0] _T_1261 = _T_1260 & io_iccm_rd_data; // @[el2_ifu_mem_ctl.scala 379:69] - wire [63:0] _T_1263 = sel_byp_data ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] - wire _T_2099 = ~ifu_fetch_addr_int_f[0]; // @[el2_ifu_mem_ctl.scala 448:31] - wire _T_1612 = ~ifu_fetch_addr_int_f[1]; // @[el2_ifu_mem_ctl.scala 444:38] + wire _T_9245 = _T_4798 & ic_tag_valid_out_0_127; // @[el2_ifu_mem_ctl.scala 783:10] + wire _T_9372 = _T_9371 | _T_9245; // @[el2_ifu_mem_ctl.scala 783:91] + wire [1:0] ic_tag_valid_unq = {_T_9755,_T_9372}; // @[Cat.scala 29:58] + reg [1:0] ic_debug_way_ff; // @[el2_ifu_mem_ctl.scala 855:53] + reg ic_debug_rd_en_ff; // @[el2_ifu_mem_ctl.scala 857:54] + wire [1:0] _T_9795 = ic_debug_rd_en_ff ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire [1:0] _T_9796 = ic_debug_way_ff & _T_9795; // @[el2_ifu_mem_ctl.scala 838:67] + wire [1:0] _T_9797 = ic_tag_valid_unq & _T_9796; // @[el2_ifu_mem_ctl.scala 838:48] + wire ic_debug_tag_val_rd_out = |_T_9797; // @[el2_ifu_mem_ctl.scala 838:115] + wire [70:0] _T_1211 = {2'h0,io_ictag_debug_rd_data[25:21],32'h0,io_ictag_debug_rd_data[20:0],6'h0,way_status,3'h0,ic_debug_tag_val_rd_out}; // @[Cat.scala 29:58] + reg [70:0] _T_1212; // @[el2_ifu_mem_ctl.scala 370:76] + wire _T_1250 = ~ifu_byp_data_err_new; // @[el2_ifu_mem_ctl.scala 386:98] + wire sel_byp_data = _T_1254 & _T_1250; // @[el2_ifu_mem_ctl.scala 386:96] + wire _T_1257 = sel_byp_data | fetch_req_iccm_f; // @[el2_ifu_mem_ctl.scala 391:46] + wire final_data_sel1_0 = _T_1257 | sel_ic_data; // @[el2_ifu_mem_ctl.scala 391:62] + wire [63:0] _T_1263 = final_data_sel1_0 ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] + wire [63:0] ic_final_data = _T_1263 & io_ic_rd_data; // @[el2_ifu_mem_ctl.scala 395:92] + wire [63:0] _T_1265 = fetch_req_iccm_f ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] + wire [63:0] _T_1266 = _T_1265 & io_iccm_rd_data; // @[el2_ifu_mem_ctl.scala 399:69] + wire [63:0] _T_1268 = sel_byp_data ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] wire [3:0] byp_fetch_index_inc_0 = {byp_fetch_index_inc,1'h0}; // @[Cat.scala 29:58] - wire _T_1613 = byp_fetch_index_inc_0 == 4'h0; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1661 = _T_1613 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] - wire _T_1616 = byp_fetch_index_inc_0 == 4'h1; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1662 = _T_1616 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1677 = _T_1661 | _T_1662; // @[Mux.scala 27:72] - wire _T_1619 = byp_fetch_index_inc_0 == 4'h2; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1663 = _T_1619 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1678 = _T_1677 | _T_1663; // @[Mux.scala 27:72] - wire _T_1622 = byp_fetch_index_inc_0 == 4'h3; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1664 = _T_1622 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1679 = _T_1678 | _T_1664; // @[Mux.scala 27:72] - wire _T_1625 = byp_fetch_index_inc_0 == 4'h4; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1665 = _T_1625 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1680 = _T_1679 | _T_1665; // @[Mux.scala 27:72] - wire _T_1628 = byp_fetch_index_inc_0 == 4'h5; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1666 = _T_1628 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1681 = _T_1680 | _T_1666; // @[Mux.scala 27:72] - wire _T_1631 = byp_fetch_index_inc_0 == 4'h6; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1667 = _T_1631 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1682 = _T_1681 | _T_1667; // @[Mux.scala 27:72] - wire _T_1634 = byp_fetch_index_inc_0 == 4'h7; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1668 = _T_1634 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1683 = _T_1682 | _T_1668; // @[Mux.scala 27:72] - wire _T_1637 = byp_fetch_index_inc_0 == 4'h8; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1669 = _T_1637 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1684 = _T_1683 | _T_1669; // @[Mux.scala 27:72] - wire _T_1640 = byp_fetch_index_inc_0 == 4'h9; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1670 = _T_1640 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1685 = _T_1684 | _T_1670; // @[Mux.scala 27:72] - wire _T_1643 = byp_fetch_index_inc_0 == 4'ha; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1671 = _T_1643 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1686 = _T_1685 | _T_1671; // @[Mux.scala 27:72] - wire _T_1646 = byp_fetch_index_inc_0 == 4'hb; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1672 = _T_1646 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1687 = _T_1686 | _T_1672; // @[Mux.scala 27:72] - wire _T_1649 = byp_fetch_index_inc_0 == 4'hc; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1673 = _T_1649 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1688 = _T_1687 | _T_1673; // @[Mux.scala 27:72] - wire _T_1652 = byp_fetch_index_inc_0 == 4'hd; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1674 = _T_1652 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1689 = _T_1688 | _T_1674; // @[Mux.scala 27:72] - wire _T_1655 = byp_fetch_index_inc_0 == 4'he; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1675 = _T_1655 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1690 = _T_1689 | _T_1675; // @[Mux.scala 27:72] - wire _T_1658 = byp_fetch_index_inc_0 == 4'hf; // @[el2_ifu_mem_ctl.scala 445:73] - wire [15:0] _T_1676 = _T_1658 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1691 = _T_1690 | _T_1676; // @[Mux.scala 27:72] + wire _T_1662 = byp_fetch_index_inc_0 == 4'h0; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1710 = _T_1662 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] + wire _T_1665 = byp_fetch_index_inc_0 == 4'h1; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1711 = _T_1665 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1726 = _T_1710 | _T_1711; // @[Mux.scala 27:72] + wire _T_1668 = byp_fetch_index_inc_0 == 4'h2; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1712 = _T_1668 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1727 = _T_1726 | _T_1712; // @[Mux.scala 27:72] + wire _T_1671 = byp_fetch_index_inc_0 == 4'h3; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1713 = _T_1671 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1728 = _T_1727 | _T_1713; // @[Mux.scala 27:72] + wire _T_1674 = byp_fetch_index_inc_0 == 4'h4; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1714 = _T_1674 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1729 = _T_1728 | _T_1714; // @[Mux.scala 27:72] + wire _T_1677 = byp_fetch_index_inc_0 == 4'h5; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1715 = _T_1677 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1730 = _T_1729 | _T_1715; // @[Mux.scala 27:72] + wire _T_1680 = byp_fetch_index_inc_0 == 4'h6; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1716 = _T_1680 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1731 = _T_1730 | _T_1716; // @[Mux.scala 27:72] + wire _T_1683 = byp_fetch_index_inc_0 == 4'h7; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1717 = _T_1683 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1732 = _T_1731 | _T_1717; // @[Mux.scala 27:72] + wire _T_1686 = byp_fetch_index_inc_0 == 4'h8; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1718 = _T_1686 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1733 = _T_1732 | _T_1718; // @[Mux.scala 27:72] + wire _T_1689 = byp_fetch_index_inc_0 == 4'h9; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1719 = _T_1689 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1734 = _T_1733 | _T_1719; // @[Mux.scala 27:72] + wire _T_1692 = byp_fetch_index_inc_0 == 4'ha; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1720 = _T_1692 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1735 = _T_1734 | _T_1720; // @[Mux.scala 27:72] + wire _T_1695 = byp_fetch_index_inc_0 == 4'hb; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1721 = _T_1695 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1736 = _T_1735 | _T_1721; // @[Mux.scala 27:72] + wire _T_1698 = byp_fetch_index_inc_0 == 4'hc; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1722 = _T_1698 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1737 = _T_1736 | _T_1722; // @[Mux.scala 27:72] + wire _T_1701 = byp_fetch_index_inc_0 == 4'hd; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1723 = _T_1701 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1738 = _T_1737 | _T_1723; // @[Mux.scala 27:72] + wire _T_1704 = byp_fetch_index_inc_0 == 4'he; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1724 = _T_1704 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1739 = _T_1738 | _T_1724; // @[Mux.scala 27:72] + wire _T_1707 = byp_fetch_index_inc_0 == 4'hf; // @[el2_ifu_mem_ctl.scala 465:73] + wire [15:0] _T_1725 = _T_1707 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1740 = _T_1739 | _T_1725; // @[Mux.scala 27:72] wire [3:0] byp_fetch_index_1 = {ifu_fetch_addr_int_f[4:2],1'h1}; // @[Cat.scala 29:58] - wire _T_1693 = byp_fetch_index_1 == 4'h0; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1741 = _T_1693 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_1696 = byp_fetch_index_1 == 4'h1; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1742 = _T_1696 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1757 = _T_1741 | _T_1742; // @[Mux.scala 27:72] - wire _T_1699 = byp_fetch_index_1 == 4'h2; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1743 = _T_1699 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1758 = _T_1757 | _T_1743; // @[Mux.scala 27:72] - wire _T_1702 = byp_fetch_index_1 == 4'h3; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1744 = _T_1702 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1759 = _T_1758 | _T_1744; // @[Mux.scala 27:72] - wire _T_1705 = byp_fetch_index_1 == 4'h4; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1745 = _T_1705 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1760 = _T_1759 | _T_1745; // @[Mux.scala 27:72] - wire _T_1708 = byp_fetch_index_1 == 4'h5; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1746 = _T_1708 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1761 = _T_1760 | _T_1746; // @[Mux.scala 27:72] - wire _T_1711 = byp_fetch_index_1 == 4'h6; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1747 = _T_1711 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1762 = _T_1761 | _T_1747; // @[Mux.scala 27:72] - wire _T_1714 = byp_fetch_index_1 == 4'h7; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1748 = _T_1714 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1763 = _T_1762 | _T_1748; // @[Mux.scala 27:72] - wire _T_1717 = byp_fetch_index_1 == 4'h8; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1749 = _T_1717 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1764 = _T_1763 | _T_1749; // @[Mux.scala 27:72] - wire _T_1720 = byp_fetch_index_1 == 4'h9; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1750 = _T_1720 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1765 = _T_1764 | _T_1750; // @[Mux.scala 27:72] - wire _T_1723 = byp_fetch_index_1 == 4'ha; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1751 = _T_1723 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1766 = _T_1765 | _T_1751; // @[Mux.scala 27:72] - wire _T_1726 = byp_fetch_index_1 == 4'hb; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1752 = _T_1726 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1767 = _T_1766 | _T_1752; // @[Mux.scala 27:72] - wire _T_1729 = byp_fetch_index_1 == 4'hc; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1753 = _T_1729 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1768 = _T_1767 | _T_1753; // @[Mux.scala 27:72] - wire _T_1732 = byp_fetch_index_1 == 4'hd; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1754 = _T_1732 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1769 = _T_1768 | _T_1754; // @[Mux.scala 27:72] - wire _T_1735 = byp_fetch_index_1 == 4'he; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1755 = _T_1735 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1770 = _T_1769 | _T_1755; // @[Mux.scala 27:72] - wire _T_1738 = byp_fetch_index_1 == 4'hf; // @[el2_ifu_mem_ctl.scala 445:179] - wire [31:0] _T_1756 = _T_1738 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1771 = _T_1770 | _T_1756; // @[Mux.scala 27:72] + wire _T_1742 = byp_fetch_index_1 == 4'h0; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1790 = _T_1742 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] + wire _T_1745 = byp_fetch_index_1 == 4'h1; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1791 = _T_1745 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1806 = _T_1790 | _T_1791; // @[Mux.scala 27:72] + wire _T_1748 = byp_fetch_index_1 == 4'h2; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1792 = _T_1748 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1807 = _T_1806 | _T_1792; // @[Mux.scala 27:72] + wire _T_1751 = byp_fetch_index_1 == 4'h3; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1793 = _T_1751 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1808 = _T_1807 | _T_1793; // @[Mux.scala 27:72] + wire _T_1754 = byp_fetch_index_1 == 4'h4; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1794 = _T_1754 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1809 = _T_1808 | _T_1794; // @[Mux.scala 27:72] + wire _T_1757 = byp_fetch_index_1 == 4'h5; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1795 = _T_1757 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1810 = _T_1809 | _T_1795; // @[Mux.scala 27:72] + wire _T_1760 = byp_fetch_index_1 == 4'h6; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1796 = _T_1760 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1811 = _T_1810 | _T_1796; // @[Mux.scala 27:72] + wire _T_1763 = byp_fetch_index_1 == 4'h7; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1797 = _T_1763 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1812 = _T_1811 | _T_1797; // @[Mux.scala 27:72] + wire _T_1766 = byp_fetch_index_1 == 4'h8; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1798 = _T_1766 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1813 = _T_1812 | _T_1798; // @[Mux.scala 27:72] + wire _T_1769 = byp_fetch_index_1 == 4'h9; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1799 = _T_1769 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1814 = _T_1813 | _T_1799; // @[Mux.scala 27:72] + wire _T_1772 = byp_fetch_index_1 == 4'ha; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1800 = _T_1772 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1815 = _T_1814 | _T_1800; // @[Mux.scala 27:72] + wire _T_1775 = byp_fetch_index_1 == 4'hb; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1801 = _T_1775 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1816 = _T_1815 | _T_1801; // @[Mux.scala 27:72] + wire _T_1778 = byp_fetch_index_1 == 4'hc; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1802 = _T_1778 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1817 = _T_1816 | _T_1802; // @[Mux.scala 27:72] + wire _T_1781 = byp_fetch_index_1 == 4'hd; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1803 = _T_1781 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1818 = _T_1817 | _T_1803; // @[Mux.scala 27:72] + wire _T_1784 = byp_fetch_index_1 == 4'he; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1804 = _T_1784 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1819 = _T_1818 | _T_1804; // @[Mux.scala 27:72] + wire _T_1787 = byp_fetch_index_1 == 4'hf; // @[el2_ifu_mem_ctl.scala 465:179] + wire [31:0] _T_1805 = _T_1787 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1820 = _T_1819 | _T_1805; // @[Mux.scala 27:72] wire [3:0] byp_fetch_index_0 = {ifu_fetch_addr_int_f[4:2],1'h0}; // @[Cat.scala 29:58] - wire _T_1773 = byp_fetch_index_0 == 4'h0; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1821 = _T_1773 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_1776 = byp_fetch_index_0 == 4'h1; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1822 = _T_1776 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1837 = _T_1821 | _T_1822; // @[Mux.scala 27:72] - wire _T_1779 = byp_fetch_index_0 == 4'h2; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1823 = _T_1779 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1838 = _T_1837 | _T_1823; // @[Mux.scala 27:72] - wire _T_1782 = byp_fetch_index_0 == 4'h3; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1824 = _T_1782 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1839 = _T_1838 | _T_1824; // @[Mux.scala 27:72] - wire _T_1785 = byp_fetch_index_0 == 4'h4; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1825 = _T_1785 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1840 = _T_1839 | _T_1825; // @[Mux.scala 27:72] - wire _T_1788 = byp_fetch_index_0 == 4'h5; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1826 = _T_1788 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1841 = _T_1840 | _T_1826; // @[Mux.scala 27:72] - wire _T_1791 = byp_fetch_index_0 == 4'h6; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1827 = _T_1791 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1842 = _T_1841 | _T_1827; // @[Mux.scala 27:72] - wire _T_1794 = byp_fetch_index_0 == 4'h7; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1828 = _T_1794 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1843 = _T_1842 | _T_1828; // @[Mux.scala 27:72] - wire _T_1797 = byp_fetch_index_0 == 4'h8; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1829 = _T_1797 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1844 = _T_1843 | _T_1829; // @[Mux.scala 27:72] - wire _T_1800 = byp_fetch_index_0 == 4'h9; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1830 = _T_1800 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1845 = _T_1844 | _T_1830; // @[Mux.scala 27:72] - wire _T_1803 = byp_fetch_index_0 == 4'ha; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1831 = _T_1803 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1846 = _T_1845 | _T_1831; // @[Mux.scala 27:72] - wire _T_1806 = byp_fetch_index_0 == 4'hb; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1832 = _T_1806 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1847 = _T_1846 | _T_1832; // @[Mux.scala 27:72] - wire _T_1809 = byp_fetch_index_0 == 4'hc; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1833 = _T_1809 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1848 = _T_1847 | _T_1833; // @[Mux.scala 27:72] - wire _T_1812 = byp_fetch_index_0 == 4'hd; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1834 = _T_1812 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1849 = _T_1848 | _T_1834; // @[Mux.scala 27:72] - wire _T_1815 = byp_fetch_index_0 == 4'he; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1835 = _T_1815 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1850 = _T_1849 | _T_1835; // @[Mux.scala 27:72] - wire _T_1818 = byp_fetch_index_0 == 4'hf; // @[el2_ifu_mem_ctl.scala 445:285] - wire [31:0] _T_1836 = _T_1818 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1851 = _T_1850 | _T_1836; // @[Mux.scala 27:72] - wire [79:0] _T_1854 = {_T_1691,_T_1771,_T_1851}; // @[Cat.scala 29:58] + wire _T_1822 = byp_fetch_index_0 == 4'h0; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1870 = _T_1822 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] + wire _T_1825 = byp_fetch_index_0 == 4'h1; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1871 = _T_1825 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1886 = _T_1870 | _T_1871; // @[Mux.scala 27:72] + wire _T_1828 = byp_fetch_index_0 == 4'h2; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1872 = _T_1828 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1887 = _T_1886 | _T_1872; // @[Mux.scala 27:72] + wire _T_1831 = byp_fetch_index_0 == 4'h3; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1873 = _T_1831 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1888 = _T_1887 | _T_1873; // @[Mux.scala 27:72] + wire _T_1834 = byp_fetch_index_0 == 4'h4; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1874 = _T_1834 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1889 = _T_1888 | _T_1874; // @[Mux.scala 27:72] + wire _T_1837 = byp_fetch_index_0 == 4'h5; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1875 = _T_1837 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1890 = _T_1889 | _T_1875; // @[Mux.scala 27:72] + wire _T_1840 = byp_fetch_index_0 == 4'h6; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1876 = _T_1840 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1891 = _T_1890 | _T_1876; // @[Mux.scala 27:72] + wire _T_1843 = byp_fetch_index_0 == 4'h7; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1877 = _T_1843 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1892 = _T_1891 | _T_1877; // @[Mux.scala 27:72] + wire _T_1846 = byp_fetch_index_0 == 4'h8; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1878 = _T_1846 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1893 = _T_1892 | _T_1878; // @[Mux.scala 27:72] + wire _T_1849 = byp_fetch_index_0 == 4'h9; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1879 = _T_1849 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1894 = _T_1893 | _T_1879; // @[Mux.scala 27:72] + wire _T_1852 = byp_fetch_index_0 == 4'ha; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1880 = _T_1852 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1895 = _T_1894 | _T_1880; // @[Mux.scala 27:72] + wire _T_1855 = byp_fetch_index_0 == 4'hb; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1881 = _T_1855 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1896 = _T_1895 | _T_1881; // @[Mux.scala 27:72] + wire _T_1858 = byp_fetch_index_0 == 4'hc; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1882 = _T_1858 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1897 = _T_1896 | _T_1882; // @[Mux.scala 27:72] + wire _T_1861 = byp_fetch_index_0 == 4'hd; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1883 = _T_1861 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1898 = _T_1897 | _T_1883; // @[Mux.scala 27:72] + wire _T_1864 = byp_fetch_index_0 == 4'he; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1884 = _T_1864 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1899 = _T_1898 | _T_1884; // @[Mux.scala 27:72] + wire _T_1867 = byp_fetch_index_0 == 4'hf; // @[el2_ifu_mem_ctl.scala 465:285] + wire [31:0] _T_1885 = _T_1867 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1900 = _T_1899 | _T_1885; // @[Mux.scala 27:72] + wire [79:0] _T_1903 = {_T_1740,_T_1820,_T_1900}; // @[Cat.scala 29:58] wire [3:0] byp_fetch_index_inc_1 = {byp_fetch_index_inc,1'h1}; // @[Cat.scala 29:58] - wire _T_1855 = byp_fetch_index_inc_1 == 4'h0; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1903 = _T_1855 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] - wire _T_1858 = byp_fetch_index_inc_1 == 4'h1; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1904 = _T_1858 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1919 = _T_1903 | _T_1904; // @[Mux.scala 27:72] - wire _T_1861 = byp_fetch_index_inc_1 == 4'h2; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1905 = _T_1861 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1920 = _T_1919 | _T_1905; // @[Mux.scala 27:72] - wire _T_1864 = byp_fetch_index_inc_1 == 4'h3; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1906 = _T_1864 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1921 = _T_1920 | _T_1906; // @[Mux.scala 27:72] - wire _T_1867 = byp_fetch_index_inc_1 == 4'h4; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1907 = _T_1867 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1922 = _T_1921 | _T_1907; // @[Mux.scala 27:72] - wire _T_1870 = byp_fetch_index_inc_1 == 4'h5; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1908 = _T_1870 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1923 = _T_1922 | _T_1908; // @[Mux.scala 27:72] - wire _T_1873 = byp_fetch_index_inc_1 == 4'h6; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1909 = _T_1873 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1924 = _T_1923 | _T_1909; // @[Mux.scala 27:72] - wire _T_1876 = byp_fetch_index_inc_1 == 4'h7; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1910 = _T_1876 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1925 = _T_1924 | _T_1910; // @[Mux.scala 27:72] - wire _T_1879 = byp_fetch_index_inc_1 == 4'h8; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1911 = _T_1879 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1926 = _T_1925 | _T_1911; // @[Mux.scala 27:72] - wire _T_1882 = byp_fetch_index_inc_1 == 4'h9; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1912 = _T_1882 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1927 = _T_1926 | _T_1912; // @[Mux.scala 27:72] - wire _T_1885 = byp_fetch_index_inc_1 == 4'ha; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1913 = _T_1885 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1928 = _T_1927 | _T_1913; // @[Mux.scala 27:72] - wire _T_1888 = byp_fetch_index_inc_1 == 4'hb; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1914 = _T_1888 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1929 = _T_1928 | _T_1914; // @[Mux.scala 27:72] - wire _T_1891 = byp_fetch_index_inc_1 == 4'hc; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1915 = _T_1891 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1930 = _T_1929 | _T_1915; // @[Mux.scala 27:72] - wire _T_1894 = byp_fetch_index_inc_1 == 4'hd; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1916 = _T_1894 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1931 = _T_1930 | _T_1916; // @[Mux.scala 27:72] - wire _T_1897 = byp_fetch_index_inc_1 == 4'he; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1917 = _T_1897 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1932 = _T_1931 | _T_1917; // @[Mux.scala 27:72] - wire _T_1900 = byp_fetch_index_inc_1 == 4'hf; // @[el2_ifu_mem_ctl.scala 446:73] - wire [15:0] _T_1918 = _T_1900 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_1933 = _T_1932 | _T_1918; // @[Mux.scala 27:72] - wire [31:0] _T_1983 = _T_1613 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1984 = _T_1616 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1999 = _T_1983 | _T_1984; // @[Mux.scala 27:72] - wire [31:0] _T_1985 = _T_1619 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2000 = _T_1999 | _T_1985; // @[Mux.scala 27:72] - wire [31:0] _T_1986 = _T_1622 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2001 = _T_2000 | _T_1986; // @[Mux.scala 27:72] - wire [31:0] _T_1987 = _T_1625 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2002 = _T_2001 | _T_1987; // @[Mux.scala 27:72] - wire [31:0] _T_1988 = _T_1628 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2003 = _T_2002 | _T_1988; // @[Mux.scala 27:72] - wire [31:0] _T_1989 = _T_1631 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2004 = _T_2003 | _T_1989; // @[Mux.scala 27:72] - wire [31:0] _T_1990 = _T_1634 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2005 = _T_2004 | _T_1990; // @[Mux.scala 27:72] - wire [31:0] _T_1991 = _T_1637 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2006 = _T_2005 | _T_1991; // @[Mux.scala 27:72] - wire [31:0] _T_1992 = _T_1640 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2007 = _T_2006 | _T_1992; // @[Mux.scala 27:72] - wire [31:0] _T_1993 = _T_1643 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2008 = _T_2007 | _T_1993; // @[Mux.scala 27:72] - wire [31:0] _T_1994 = _T_1646 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2009 = _T_2008 | _T_1994; // @[Mux.scala 27:72] - wire [31:0] _T_1995 = _T_1649 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2010 = _T_2009 | _T_1995; // @[Mux.scala 27:72] - wire [31:0] _T_1996 = _T_1652 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2011 = _T_2010 | _T_1996; // @[Mux.scala 27:72] - wire [31:0] _T_1997 = _T_1655 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2012 = _T_2011 | _T_1997; // @[Mux.scala 27:72] - wire [31:0] _T_1998 = _T_1658 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2013 = _T_2012 | _T_1998; // @[Mux.scala 27:72] - wire [79:0] _T_2096 = {_T_1933,_T_2013,_T_1771}; // @[Cat.scala 29:58] - wire [79:0] ic_byp_data_only_pre_new = _T_1612 ? _T_1854 : _T_2096; // @[el2_ifu_mem_ctl.scala 444:37] - wire [79:0] _T_2101 = {16'h0,ic_byp_data_only_pre_new[79:16]}; // @[Cat.scala 29:58] - wire [79:0] ic_byp_data_only_new = _T_2099 ? ic_byp_data_only_pre_new : _T_2101; // @[el2_ifu_mem_ctl.scala 448:30] - wire [79:0] _GEN_447 = {{16'd0}, _T_1263}; // @[el2_ifu_mem_ctl.scala 379:114] - wire [79:0] _T_1264 = _GEN_447 & ic_byp_data_only_new; // @[el2_ifu_mem_ctl.scala 379:114] - wire [79:0] _GEN_448 = {{16'd0}, _T_1261}; // @[el2_ifu_mem_ctl.scala 379:88] - wire [79:0] ic_premux_data_temp = _GEN_448 | _T_1264; // @[el2_ifu_mem_ctl.scala 379:88] - wire fetch_req_f_qual = io_ic_hit_f & _T_319; // @[el2_ifu_mem_ctl.scala 386:38] - wire [1:0] _T_1273 = ifc_region_acc_fault_f ? 2'h2 : 2'h0; // @[el2_ifu_mem_ctl.scala 390:8] - wire _T_1275 = fetch_req_f_qual & io_ifu_bp_inst_mask_f; // @[el2_ifu_mem_ctl.scala 392:45] - wire _T_1277 = byp_fetch_index == 5'h1f; // @[el2_ifu_mem_ctl.scala 392:80] - wire _T_1278 = ~_T_1277; // @[el2_ifu_mem_ctl.scala 392:71] - wire _T_1279 = _T_1275 & _T_1278; // @[el2_ifu_mem_ctl.scala 392:69] - wire _T_1280 = err_stop_state != 2'h2; // @[el2_ifu_mem_ctl.scala 392:131] - wire _T_1281 = _T_1279 & _T_1280; // @[el2_ifu_mem_ctl.scala 392:114] - wire [6:0] _T_1353 = {ic_miss_buff_data_valid_in_7,ic_miss_buff_data_valid_in_6,ic_miss_buff_data_valid_in_5,ic_miss_buff_data_valid_in_4,ic_miss_buff_data_valid_in_3,ic_miss_buff_data_valid_in_2,ic_miss_buff_data_valid_in_1}; // @[Cat.scala 29:58] - wire _T_1359 = ic_miss_buff_data_error[0] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire _T_2640 = |io_ifu_axi_rresp; // @[el2_ifu_mem_ctl.scala 626:47] - wire _T_2641 = _T_2640 & _T_13; // @[el2_ifu_mem_ctl.scala 626:50] - wire bus_ifu_wr_data_error = _T_2641 & miss_pending; // @[el2_ifu_mem_ctl.scala 626:68] - wire ic_miss_buff_data_error_in_0 = write_fill_data_0 ? bus_ifu_wr_data_error : _T_1359; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1363 = ic_miss_buff_data_error[1] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_1 = write_fill_data_1 ? bus_ifu_wr_data_error : _T_1363; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1367 = ic_miss_buff_data_error[2] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_2 = write_fill_data_2 ? bus_ifu_wr_data_error : _T_1367; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1371 = ic_miss_buff_data_error[3] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_3 = write_fill_data_3 ? bus_ifu_wr_data_error : _T_1371; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1375 = ic_miss_buff_data_error[4] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_4 = write_fill_data_4 ? bus_ifu_wr_data_error : _T_1375; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1379 = ic_miss_buff_data_error[5] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_5 = write_fill_data_5 ? bus_ifu_wr_data_error : _T_1379; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1383 = ic_miss_buff_data_error[6] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_6 = write_fill_data_6 ? bus_ifu_wr_data_error : _T_1383; // @[el2_ifu_mem_ctl.scala 410:72] - wire _T_1387 = ic_miss_buff_data_error[7] & _T_1325; // @[el2_ifu_mem_ctl.scala 411:32] - wire ic_miss_buff_data_error_in_7 = write_fill_data_7 ? bus_ifu_wr_data_error : _T_1387; // @[el2_ifu_mem_ctl.scala 410:72] - wire [6:0] _T_1393 = {ic_miss_buff_data_error_in_7,ic_miss_buff_data_error_in_6,ic_miss_buff_data_error_in_5,ic_miss_buff_data_error_in_4,ic_miss_buff_data_error_in_3,ic_miss_buff_data_error_in_2,ic_miss_buff_data_error_in_1}; // @[Cat.scala 29:58] + wire _T_1904 = byp_fetch_index_inc_1 == 4'h0; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1952 = _T_1904 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] + wire _T_1907 = byp_fetch_index_inc_1 == 4'h1; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1953 = _T_1907 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1968 = _T_1952 | _T_1953; // @[Mux.scala 27:72] + wire _T_1910 = byp_fetch_index_inc_1 == 4'h2; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1954 = _T_1910 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1969 = _T_1968 | _T_1954; // @[Mux.scala 27:72] + wire _T_1913 = byp_fetch_index_inc_1 == 4'h3; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1955 = _T_1913 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1970 = _T_1969 | _T_1955; // @[Mux.scala 27:72] + wire _T_1916 = byp_fetch_index_inc_1 == 4'h4; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1956 = _T_1916 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1971 = _T_1970 | _T_1956; // @[Mux.scala 27:72] + wire _T_1919 = byp_fetch_index_inc_1 == 4'h5; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1957 = _T_1919 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1972 = _T_1971 | _T_1957; // @[Mux.scala 27:72] + wire _T_1922 = byp_fetch_index_inc_1 == 4'h6; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1958 = _T_1922 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1973 = _T_1972 | _T_1958; // @[Mux.scala 27:72] + wire _T_1925 = byp_fetch_index_inc_1 == 4'h7; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1959 = _T_1925 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1974 = _T_1973 | _T_1959; // @[Mux.scala 27:72] + wire _T_1928 = byp_fetch_index_inc_1 == 4'h8; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1960 = _T_1928 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1975 = _T_1974 | _T_1960; // @[Mux.scala 27:72] + wire _T_1931 = byp_fetch_index_inc_1 == 4'h9; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1961 = _T_1931 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1976 = _T_1975 | _T_1961; // @[Mux.scala 27:72] + wire _T_1934 = byp_fetch_index_inc_1 == 4'ha; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1962 = _T_1934 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1977 = _T_1976 | _T_1962; // @[Mux.scala 27:72] + wire _T_1937 = byp_fetch_index_inc_1 == 4'hb; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1963 = _T_1937 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1978 = _T_1977 | _T_1963; // @[Mux.scala 27:72] + wire _T_1940 = byp_fetch_index_inc_1 == 4'hc; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1964 = _T_1940 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1979 = _T_1978 | _T_1964; // @[Mux.scala 27:72] + wire _T_1943 = byp_fetch_index_inc_1 == 4'hd; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1965 = _T_1943 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1980 = _T_1979 | _T_1965; // @[Mux.scala 27:72] + wire _T_1946 = byp_fetch_index_inc_1 == 4'he; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1966 = _T_1946 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1981 = _T_1980 | _T_1966; // @[Mux.scala 27:72] + wire _T_1949 = byp_fetch_index_inc_1 == 4'hf; // @[el2_ifu_mem_ctl.scala 466:73] + wire [15:0] _T_1967 = _T_1949 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_1982 = _T_1981 | _T_1967; // @[Mux.scala 27:72] + wire [31:0] _T_2032 = _T_1662 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2033 = _T_1665 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2048 = _T_2032 | _T_2033; // @[Mux.scala 27:72] + wire [31:0] _T_2034 = _T_1668 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2049 = _T_2048 | _T_2034; // @[Mux.scala 27:72] + wire [31:0] _T_2035 = _T_1671 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2050 = _T_2049 | _T_2035; // @[Mux.scala 27:72] + wire [31:0] _T_2036 = _T_1674 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2051 = _T_2050 | _T_2036; // @[Mux.scala 27:72] + wire [31:0] _T_2037 = _T_1677 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2052 = _T_2051 | _T_2037; // @[Mux.scala 27:72] + wire [31:0] _T_2038 = _T_1680 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2053 = _T_2052 | _T_2038; // @[Mux.scala 27:72] + wire [31:0] _T_2039 = _T_1683 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2054 = _T_2053 | _T_2039; // @[Mux.scala 27:72] + wire [31:0] _T_2040 = _T_1686 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2055 = _T_2054 | _T_2040; // @[Mux.scala 27:72] + wire [31:0] _T_2041 = _T_1689 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2056 = _T_2055 | _T_2041; // @[Mux.scala 27:72] + wire [31:0] _T_2042 = _T_1692 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2057 = _T_2056 | _T_2042; // @[Mux.scala 27:72] + wire [31:0] _T_2043 = _T_1695 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2058 = _T_2057 | _T_2043; // @[Mux.scala 27:72] + wire [31:0] _T_2044 = _T_1698 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2059 = _T_2058 | _T_2044; // @[Mux.scala 27:72] + wire [31:0] _T_2045 = _T_1701 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2060 = _T_2059 | _T_2045; // @[Mux.scala 27:72] + wire [31:0] _T_2046 = _T_1704 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2061 = _T_2060 | _T_2046; // @[Mux.scala 27:72] + wire [31:0] _T_2047 = _T_1707 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2062 = _T_2061 | _T_2047; // @[Mux.scala 27:72] + wire [79:0] _T_2145 = {_T_1982,_T_2062,_T_1820}; // @[Cat.scala 29:58] + wire [79:0] ic_byp_data_only_pre_new = _T_1612 ? _T_1903 : _T_2145; // @[el2_ifu_mem_ctl.scala 464:37] + wire [79:0] _T_2150 = {16'h0,ic_byp_data_only_pre_new[79:16]}; // @[Cat.scala 29:58] + wire [79:0] ic_byp_data_only_new = _T_1614 ? ic_byp_data_only_pre_new : _T_2150; // @[el2_ifu_mem_ctl.scala 468:30] + wire [79:0] _GEN_437 = {{16'd0}, _T_1268}; // @[el2_ifu_mem_ctl.scala 399:114] + wire [79:0] _T_1269 = _GEN_437 & ic_byp_data_only_new; // @[el2_ifu_mem_ctl.scala 399:114] + wire [79:0] _GEN_438 = {{16'd0}, _T_1266}; // @[el2_ifu_mem_ctl.scala 399:88] + wire [79:0] ic_premux_data_temp = _GEN_438 | _T_1269; // @[el2_ifu_mem_ctl.scala 399:88] + wire fetch_req_f_qual = io_ic_hit_f & _T_319; // @[el2_ifu_mem_ctl.scala 406:38] + reg ifc_region_acc_fault_memory_f; // @[el2_ifu_mem_ctl.scala 870:66] + wire [1:0] _T_1277 = ifc_region_acc_fault_memory_f ? 2'h3 : 2'h0; // @[el2_ifu_mem_ctl.scala 411:10] + wire [1:0] _T_1278 = ifc_region_acc_fault_f ? 2'h2 : _T_1277; // @[el2_ifu_mem_ctl.scala 410:8] + wire _T_1280 = fetch_req_f_qual & io_ifu_bp_inst_mask_f; // @[el2_ifu_mem_ctl.scala 412:45] + wire _T_1282 = byp_fetch_index == 5'h1f; // @[el2_ifu_mem_ctl.scala 412:80] + wire _T_1283 = ~_T_1282; // @[el2_ifu_mem_ctl.scala 412:71] + wire _T_1284 = _T_1280 & _T_1283; // @[el2_ifu_mem_ctl.scala 412:69] + wire _T_1285 = err_stop_state != 2'h2; // @[el2_ifu_mem_ctl.scala 412:131] + wire _T_1286 = _T_1284 & _T_1285; // @[el2_ifu_mem_ctl.scala 412:114] + wire [6:0] _T_1358 = {ic_miss_buff_data_valid_in_7,ic_miss_buff_data_valid_in_6,ic_miss_buff_data_valid_in_5,ic_miss_buff_data_valid_in_4,ic_miss_buff_data_valid_in_3,ic_miss_buff_data_valid_in_2,ic_miss_buff_data_valid_in_1}; // @[Cat.scala 29:58] + wire _T_1364 = ic_miss_buff_data_error[0] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire _T_2690 = |io_ifu_axi_r_bits_resp; // @[el2_ifu_mem_ctl.scala 644:47] + wire _T_2691 = _T_2690 & _T_13; // @[el2_ifu_mem_ctl.scala 644:50] + wire bus_ifu_wr_data_error = _T_2691 & miss_pending; // @[el2_ifu_mem_ctl.scala 644:68] + wire ic_miss_buff_data_error_in_0 = write_fill_data_0 ? bus_ifu_wr_data_error : _T_1364; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1368 = ic_miss_buff_data_error[1] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_1 = write_fill_data_1 ? bus_ifu_wr_data_error : _T_1368; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1372 = ic_miss_buff_data_error[2] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_2 = write_fill_data_2 ? bus_ifu_wr_data_error : _T_1372; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1376 = ic_miss_buff_data_error[3] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_3 = write_fill_data_3 ? bus_ifu_wr_data_error : _T_1376; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1380 = ic_miss_buff_data_error[4] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_4 = write_fill_data_4 ? bus_ifu_wr_data_error : _T_1380; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1384 = ic_miss_buff_data_error[5] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_5 = write_fill_data_5 ? bus_ifu_wr_data_error : _T_1384; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1388 = ic_miss_buff_data_error[6] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_6 = write_fill_data_6 ? bus_ifu_wr_data_error : _T_1388; // @[el2_ifu_mem_ctl.scala 430:72] + wire _T_1392 = ic_miss_buff_data_error[7] & _T_1330; // @[el2_ifu_mem_ctl.scala 431:32] + wire ic_miss_buff_data_error_in_7 = write_fill_data_7 ? bus_ifu_wr_data_error : _T_1392; // @[el2_ifu_mem_ctl.scala 430:72] + wire [6:0] _T_1398 = {ic_miss_buff_data_error_in_7,ic_miss_buff_data_error_in_6,ic_miss_buff_data_error_in_5,ic_miss_buff_data_error_in_4,ic_miss_buff_data_error_in_3,ic_miss_buff_data_error_in_2,ic_miss_buff_data_error_in_1}; // @[Cat.scala 29:58] reg [6:0] perr_ic_index_ff; // @[Reg.scala 27:20] - wire _T_2451 = 3'h0 == perr_state; // @[Conditional.scala 37:30] - wire _T_2459 = _T_6 & _T_319; // @[el2_ifu_mem_ctl.scala 493:65] - wire _T_2460 = _T_2459 | io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 493:88] - wire _T_2462 = _T_2460 & _T_2573; // @[el2_ifu_mem_ctl.scala 493:112] - wire _T_2463 = 3'h1 == perr_state; // @[Conditional.scala 37:30] - wire _T_2464 = io_dec_tlu_flush_lower_wb | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 498:50] - wire _T_2466 = 3'h2 == perr_state; // @[Conditional.scala 37:30] - wire _T_2472 = 3'h4 == perr_state; // @[Conditional.scala 37:30] - wire _T_2474 = 3'h3 == perr_state; // @[Conditional.scala 37:30] - wire _GEN_22 = _T_2472 | _T_2474; // @[Conditional.scala 39:67] - wire _GEN_24 = _T_2466 ? _T_2464 : _GEN_22; // @[Conditional.scala 39:67] - wire _GEN_26 = _T_2463 ? _T_2464 : _GEN_24; // @[Conditional.scala 39:67] - wire perr_state_en = _T_2451 ? _T_2462 : _GEN_26; // @[Conditional.scala 40:58] - wire perr_sb_write_status = _T_2451 & perr_state_en; // @[Conditional.scala 40:58] - wire _T_2465 = io_dec_tlu_flush_lower_wb & io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 499:56] - wire _GEN_27 = _T_2463 & _T_2465; // @[Conditional.scala 39:67] - wire perr_sel_invalidate = _T_2451 ? 1'h0 : _GEN_27; // @[Conditional.scala 40:58] + wire _T_2500 = 3'h0 == perr_state; // @[Conditional.scala 37:30] + wire _T_2508 = _T_6 & _T_319; // @[el2_ifu_mem_ctl.scala 511:82] + wire _T_2509 = _T_2508 | io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 511:105] + wire _T_2511 = _T_2509 & _T_2623; // @[el2_ifu_mem_ctl.scala 511:129] + wire _T_2512 = 3'h1 == perr_state; // @[Conditional.scala 37:30] + wire _T_2513 = io_dec_mem_ctrl_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 516:63] + wire _T_2515 = 3'h2 == perr_state; // @[Conditional.scala 37:30] + wire _T_2522 = 3'h4 == perr_state; // @[Conditional.scala 37:30] + wire _T_2524 = 3'h3 == perr_state; // @[Conditional.scala 37:30] + wire _GEN_21 = _T_2522 | _T_2524; // @[Conditional.scala 39:67] + wire _GEN_23 = _T_2515 ? _T_2513 : _GEN_21; // @[Conditional.scala 39:67] + wire _GEN_25 = _T_2512 ? _T_2513 : _GEN_23; // @[Conditional.scala 39:67] + wire perr_state_en = _T_2500 ? _T_2511 : _GEN_25; // @[Conditional.scala 40:58] + wire perr_sb_write_status = _T_2500 & perr_state_en; // @[Conditional.scala 40:58] + wire _T_2514 = io_dec_mem_ctrl_dec_tlu_flush_lower_wb & io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[el2_ifu_mem_ctl.scala 517:69] + wire _GEN_26 = _T_2512 & _T_2514; // @[Conditional.scala 39:67] + wire perr_sel_invalidate = _T_2500 ? 1'h0 : _GEN_26; // @[Conditional.scala 40:58] wire [1:0] perr_err_inv_way = perr_sel_invalidate ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - reg dma_sb_err_state_ff; // @[el2_ifu_mem_ctl.scala 484:58] - wire _T_2448 = ~dma_sb_err_state_ff; // @[el2_ifu_mem_ctl.scala 483:49] - wire _T_2453 = io_ic_error_start & _T_319; // @[el2_ifu_mem_ctl.scala 492:87] - wire _T_2467 = io_dec_tlu_flush_err_wb & io_dec_tlu_flush_lower_wb; // @[el2_ifu_mem_ctl.scala 502:54] - wire _T_2468 = _T_2467 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 502:84] - wire _T_2477 = perr_state == 3'h2; // @[el2_ifu_mem_ctl.scala 523:66] - wire _T_2478 = io_dec_tlu_flush_err_wb & _T_2477; // @[el2_ifu_mem_ctl.scala 523:52] - wire _T_2480 = _T_2478 & _T_2573; // @[el2_ifu_mem_ctl.scala 523:81] - wire _T_2482 = io_dec_tlu_flush_lower_wb | io_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 526:59] - wire _T_2483 = _T_2482 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 526:86] - wire _T_2497 = _T_2482 | io_ifu_fetch_val[0]; // @[el2_ifu_mem_ctl.scala 529:81] - wire _T_2498 = _T_2497 | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 529:103] - wire _T_2499 = _T_2498 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 529:126] - wire _T_2519 = _T_2497 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 536:103] - wire _T_2526 = ~io_dec_tlu_flush_err_wb; // @[el2_ifu_mem_ctl.scala 541:62] - wire _T_2527 = io_dec_tlu_flush_lower_wb & _T_2526; // @[el2_ifu_mem_ctl.scala 541:60] - wire _T_2528 = _T_2527 | io_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 541:88] - wire _T_2529 = _T_2528 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 541:115] - wire _GEN_34 = _T_2525 & _T_2483; // @[Conditional.scala 39:67] - wire _GEN_37 = _T_2508 ? _T_2519 : _GEN_34; // @[Conditional.scala 39:67] - wire _GEN_39 = _T_2508 | _T_2525; // @[Conditional.scala 39:67] - wire _GEN_41 = _T_2481 ? _T_2499 : _GEN_37; // @[Conditional.scala 39:67] - wire _GEN_43 = _T_2481 | _GEN_39; // @[Conditional.scala 39:67] - wire err_stop_state_en = _T_2476 ? _T_2480 : _GEN_41; // @[Conditional.scala 40:58] - reg bus_cmd_req_hold; // @[el2_ifu_mem_ctl.scala 564:53] - wire _T_2541 = ic_act_miss_f | bus_cmd_req_hold; // @[el2_ifu_mem_ctl.scala 560:45] - reg ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 561:55] - wire _T_2542 = _T_2541 | ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 560:64] - wire _T_2544 = _T_2542 & _T_2573; // @[el2_ifu_mem_ctl.scala 560:85] + reg dma_sb_err_state_ff; // @[el2_ifu_mem_ctl.scala 502:58] + wire _T_2497 = ~dma_sb_err_state_ff; // @[el2_ifu_mem_ctl.scala 501:49] + wire _T_2502 = io_dec_mem_ctrl_ifu_ic_error_start & _T_319; // @[el2_ifu_mem_ctl.scala 510:104] + wire _T_2516 = ~io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[el2_ifu_mem_ctl.scala 520:30] + wire _T_2517 = _T_2516 & io_dec_mem_ctrl_dec_tlu_flush_lower_wb; // @[el2_ifu_mem_ctl.scala 520:68] + wire _T_2518 = _T_2517 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 520:111] + wire _T_2527 = perr_state == 3'h2; // @[el2_ifu_mem_ctl.scala 541:79] + wire _T_2528 = io_dec_mem_ctrl_dec_tlu_flush_err_wb & _T_2527; // @[el2_ifu_mem_ctl.scala 541:65] + wire _T_2530 = _T_2528 & _T_2623; // @[el2_ifu_mem_ctl.scala 541:94] + wire _T_2532 = io_dec_mem_ctrl_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 544:72] + wire _T_2533 = _T_2532 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 544:112] + wire _T_2547 = _T_2532 | io_ifu_fetch_val[0]; // @[el2_ifu_mem_ctl.scala 547:107] + wire _T_2548 = _T_2547 | ifu_bp_hit_taken_q_f; // @[el2_ifu_mem_ctl.scala 547:129] + wire _T_2549 = _T_2548 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 547:152] + wire _T_2569 = _T_2547 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 554:129] + wire _T_2577 = io_dec_mem_ctrl_dec_tlu_flush_lower_wb & _T_2516; // @[el2_ifu_mem_ctl.scala 559:73] + wire _T_2578 = _T_2577 | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu_mem_ctl.scala 559:114] + wire _T_2579 = _T_2578 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 559:154] + wire _GEN_33 = _T_2575 & _T_2533; // @[Conditional.scala 39:67] + wire _GEN_36 = _T_2558 ? _T_2569 : _GEN_33; // @[Conditional.scala 39:67] + wire _GEN_38 = _T_2558 | _T_2575; // @[Conditional.scala 39:67] + wire _GEN_40 = _T_2531 ? _T_2549 : _GEN_36; // @[Conditional.scala 39:67] + wire _GEN_42 = _T_2531 | _GEN_38; // @[Conditional.scala 39:67] + wire err_stop_state_en = _T_2526 ? _T_2530 : _GEN_40; // @[Conditional.scala 40:58] + reg bus_cmd_req_hold; // @[el2_ifu_mem_ctl.scala 582:53] + wire _T_2591 = ic_act_miss_f | bus_cmd_req_hold; // @[el2_ifu_mem_ctl.scala 578:45] + reg ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 579:55] + wire _T_2592 = _T_2591 | ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 578:64] + wire _T_2594 = _T_2592 & _T_2623; // @[el2_ifu_mem_ctl.scala 578:85] reg [2:0] bus_cmd_beat_count; // @[Reg.scala 27:20] - wire _T_2546 = bus_cmd_beat_count == 3'h7; // @[el2_ifu_mem_ctl.scala 560:133] - wire _T_2547 = _T_2546 & ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 560:164] - wire _T_2548 = _T_2547 & io_ifu_axi_arready; // @[el2_ifu_mem_ctl.scala 560:184] - wire _T_2549 = _T_2548 & miss_pending; // @[el2_ifu_mem_ctl.scala 560:204] - wire _T_2550 = ~_T_2549; // @[el2_ifu_mem_ctl.scala 560:112] - wire ifu_bus_arready = io_ifu_axi_arready & io_ifu_bus_clk_en; // @[el2_ifu_mem_ctl.scala 592:45] - wire _T_2567 = io_ifu_axi_arvalid & ifu_bus_arready; // @[el2_ifu_mem_ctl.scala 595:35] - wire _T_2568 = _T_2567 & miss_pending; // @[el2_ifu_mem_ctl.scala 595:53] - wire bus_cmd_sent = _T_2568 & _T_2573; // @[el2_ifu_mem_ctl.scala 595:68] - wire _T_2553 = ~bus_cmd_sent; // @[el2_ifu_mem_ctl.scala 563:61] - wire _T_2554 = _T_2541 & _T_2553; // @[el2_ifu_mem_ctl.scala 563:59] - wire [2:0] _T_2558 = ifu_bus_cmd_valid ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_2560 = {miss_addr,bus_rd_addr_count,3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2562 = ifu_bus_cmd_valid ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - reg ifu_bus_arready_unq_ff; // @[el2_ifu_mem_ctl.scala 579:57] - reg ifu_bus_arvalid_ff; // @[el2_ifu_mem_ctl.scala 581:53] - wire ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 593:51] - wire _T_2588 = ~scnd_miss_req; // @[el2_ifu_mem_ctl.scala 603:73] - wire _T_2589 = _T_2574 & _T_2588; // @[el2_ifu_mem_ctl.scala 603:71] - wire _T_2591 = last_data_recieved_ff & _T_1325; // @[el2_ifu_mem_ctl.scala 603:114] - wire [2:0] _T_2597 = bus_rd_addr_count + 3'h1; // @[el2_ifu_mem_ctl.scala 608:45] - wire _T_2601 = ifu_bus_cmd_valid & io_ifu_axi_arready; // @[el2_ifu_mem_ctl.scala 611:48] - wire _T_2602 = _T_2601 & miss_pending; // @[el2_ifu_mem_ctl.scala 611:68] - wire bus_inc_cmd_beat_cnt = _T_2602 & _T_2573; // @[el2_ifu_mem_ctl.scala 611:83] - wire bus_reset_cmd_beat_cnt_secondlast = ic_act_miss_f & uncacheable_miss_in; // @[el2_ifu_mem_ctl.scala 613:57] - wire _T_2606 = ~bus_inc_cmd_beat_cnt; // @[el2_ifu_mem_ctl.scala 614:31] - wire _T_2607 = ic_act_miss_f | scnd_miss_req; // @[el2_ifu_mem_ctl.scala 614:71] - wire _T_2608 = _T_2607 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 614:87] - wire _T_2609 = ~_T_2608; // @[el2_ifu_mem_ctl.scala 614:55] - wire bus_hold_cmd_beat_cnt = _T_2606 & _T_2609; // @[el2_ifu_mem_ctl.scala 614:53] - wire _T_2610 = bus_inc_cmd_beat_cnt | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 615:46] - wire bus_cmd_beat_en = _T_2610 | io_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 615:62] - wire [2:0] _T_2613 = bus_cmd_beat_count + 3'h1; // @[el2_ifu_mem_ctl.scala 617:46] - wire [2:0] _T_2615 = bus_reset_cmd_beat_cnt_secondlast ? 3'h6 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_2616 = bus_inc_cmd_beat_cnt ? _T_2613 : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_2617 = bus_hold_cmd_beat_cnt ? bus_cmd_beat_count : 3'h0; // @[Mux.scala 27:72] - wire [2:0] _T_2619 = _T_2615 | _T_2616; // @[Mux.scala 27:72] - wire [2:0] bus_new_cmd_beat_count = _T_2619 | _T_2617; // @[Mux.scala 27:72] - reg ifc_dma_access_ok_prev; // @[el2_ifu_mem_ctl.scala 629:62] - wire _T_2648 = ~iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 634:50] - wire _T_2649 = io_ifc_dma_access_ok & _T_2648; // @[el2_ifu_mem_ctl.scala 634:47] - wire _T_2650 = ~io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 634:70] - wire _T_2654 = _T_2649 & ifc_dma_access_ok_prev; // @[el2_ifu_mem_ctl.scala 635:72] - wire _T_2655 = perr_state == 3'h0; // @[el2_ifu_mem_ctl.scala 635:111] - wire _T_2656 = _T_2654 & _T_2655; // @[el2_ifu_mem_ctl.scala 635:97] - wire ifc_dma_access_q_ok = _T_2656 & _T_2650; // @[el2_ifu_mem_ctl.scala 635:127] - wire _T_2659 = ifc_dma_access_q_ok & io_dma_iccm_req; // @[el2_ifu_mem_ctl.scala 638:40] - wire _T_2660 = _T_2659 & io_dma_mem_write; // @[el2_ifu_mem_ctl.scala 638:58] - wire _T_2663 = ~io_dma_mem_write; // @[el2_ifu_mem_ctl.scala 639:60] - wire _T_2664 = _T_2659 & _T_2663; // @[el2_ifu_mem_ctl.scala 639:58] - wire _T_2665 = io_ifc_iccm_access_bf & io_ifc_fetch_req_bf; // @[el2_ifu_mem_ctl.scala 639:104] - wire [2:0] _T_2670 = io_dma_iccm_req ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire _T_2691 = io_dma_mem_wdata[32] ^ io_dma_mem_wdata[33]; // @[el2_lib.scala 259:74] - wire _T_2692 = _T_2691 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] - wire _T_2693 = _T_2692 ^ io_dma_mem_wdata[36]; // @[el2_lib.scala 259:74] - wire _T_2694 = _T_2693 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] - wire _T_2695 = _T_2694 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] - wire _T_2696 = _T_2695 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] - wire _T_2697 = _T_2696 ^ io_dma_mem_wdata[43]; // @[el2_lib.scala 259:74] - wire _T_2698 = _T_2697 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] - wire _T_2699 = _T_2698 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] - wire _T_2700 = _T_2699 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] - wire _T_2701 = _T_2700 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] - wire _T_2702 = _T_2701 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] - wire _T_2703 = _T_2702 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] - wire _T_2704 = _T_2703 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] - wire _T_2705 = _T_2704 ^ io_dma_mem_wdata[58]; // @[el2_lib.scala 259:74] - wire _T_2706 = _T_2705 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] - wire _T_2707 = _T_2706 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] - wire _T_2726 = io_dma_mem_wdata[32] ^ io_dma_mem_wdata[34]; // @[el2_lib.scala 259:74] - wire _T_2727 = _T_2726 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] - wire _T_2728 = _T_2727 ^ io_dma_mem_wdata[37]; // @[el2_lib.scala 259:74] - wire _T_2729 = _T_2728 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] - wire _T_2730 = _T_2729 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] - wire _T_2731 = _T_2730 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] - wire _T_2732 = _T_2731 ^ io_dma_mem_wdata[44]; // @[el2_lib.scala 259:74] - wire _T_2733 = _T_2732 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] - wire _T_2734 = _T_2733 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] - wire _T_2735 = _T_2734 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] - wire _T_2736 = _T_2735 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] - wire _T_2737 = _T_2736 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] - wire _T_2738 = _T_2737 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] - wire _T_2739 = _T_2738 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] - wire _T_2740 = _T_2739 ^ io_dma_mem_wdata[59]; // @[el2_lib.scala 259:74] - wire _T_2741 = _T_2740 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] - wire _T_2742 = _T_2741 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] - wire _T_2761 = io_dma_mem_wdata[33] ^ io_dma_mem_wdata[34]; // @[el2_lib.scala 259:74] - wire _T_2762 = _T_2761 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] - wire _T_2763 = _T_2762 ^ io_dma_mem_wdata[39]; // @[el2_lib.scala 259:74] - wire _T_2764 = _T_2763 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] - wire _T_2765 = _T_2764 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] - wire _T_2766 = _T_2765 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] - wire _T_2767 = _T_2766 ^ io_dma_mem_wdata[46]; // @[el2_lib.scala 259:74] - wire _T_2768 = _T_2767 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] - wire _T_2769 = _T_2768 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] - wire _T_2770 = _T_2769 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] - wire _T_2771 = _T_2770 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] - wire _T_2772 = _T_2771 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] - wire _T_2773 = _T_2772 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] - wire _T_2774 = _T_2773 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] - wire _T_2775 = _T_2774 ^ io_dma_mem_wdata[61]; // @[el2_lib.scala 259:74] - wire _T_2776 = _T_2775 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] - wire _T_2777 = _T_2776 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] - wire _T_2793 = io_dma_mem_wdata[36] ^ io_dma_mem_wdata[37]; // @[el2_lib.scala 259:74] - wire _T_2794 = _T_2793 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] - wire _T_2795 = _T_2794 ^ io_dma_mem_wdata[39]; // @[el2_lib.scala 259:74] - wire _T_2796 = _T_2795 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] - wire _T_2797 = _T_2796 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] - wire _T_2798 = _T_2797 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] - wire _T_2799 = _T_2798 ^ io_dma_mem_wdata[50]; // @[el2_lib.scala 259:74] - wire _T_2800 = _T_2799 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] - wire _T_2801 = _T_2800 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] - wire _T_2802 = _T_2801 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] - wire _T_2803 = _T_2802 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] - wire _T_2804 = _T_2803 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] - wire _T_2805 = _T_2804 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] - wire _T_2806 = _T_2805 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] - wire _T_2822 = io_dma_mem_wdata[43] ^ io_dma_mem_wdata[44]; // @[el2_lib.scala 259:74] - wire _T_2823 = _T_2822 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] - wire _T_2824 = _T_2823 ^ io_dma_mem_wdata[46]; // @[el2_lib.scala 259:74] - wire _T_2825 = _T_2824 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] - wire _T_2826 = _T_2825 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] - wire _T_2827 = _T_2826 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] - wire _T_2828 = _T_2827 ^ io_dma_mem_wdata[50]; // @[el2_lib.scala 259:74] - wire _T_2829 = _T_2828 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] - wire _T_2830 = _T_2829 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] - wire _T_2831 = _T_2830 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] - wire _T_2832 = _T_2831 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] - wire _T_2833 = _T_2832 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] - wire _T_2834 = _T_2833 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] - wire _T_2835 = _T_2834 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] - wire _T_2842 = io_dma_mem_wdata[58] ^ io_dma_mem_wdata[59]; // @[el2_lib.scala 259:74] - wire _T_2843 = _T_2842 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] - wire _T_2844 = _T_2843 ^ io_dma_mem_wdata[61]; // @[el2_lib.scala 259:74] - wire _T_2845 = _T_2844 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] - wire _T_2846 = _T_2845 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] - wire [5:0] _T_2851 = {_T_2846,_T_2835,_T_2806,_T_2777,_T_2742,_T_2707}; // @[Cat.scala 29:58] - wire _T_2852 = ^io_dma_mem_wdata[63:32]; // @[el2_lib.scala 267:13] - wire _T_2853 = ^_T_2851; // @[el2_lib.scala 267:23] - wire _T_2854 = _T_2852 ^ _T_2853; // @[el2_lib.scala 267:18] - wire _T_2875 = io_dma_mem_wdata[0] ^ io_dma_mem_wdata[1]; // @[el2_lib.scala 259:74] - wire _T_2876 = _T_2875 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] - wire _T_2877 = _T_2876 ^ io_dma_mem_wdata[4]; // @[el2_lib.scala 259:74] - wire _T_2878 = _T_2877 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] - wire _T_2879 = _T_2878 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] - wire _T_2880 = _T_2879 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] - wire _T_2881 = _T_2880 ^ io_dma_mem_wdata[11]; // @[el2_lib.scala 259:74] - wire _T_2882 = _T_2881 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] - wire _T_2883 = _T_2882 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] - wire _T_2884 = _T_2883 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] - wire _T_2885 = _T_2884 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] - wire _T_2886 = _T_2885 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] - wire _T_2887 = _T_2886 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] - wire _T_2888 = _T_2887 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] - wire _T_2889 = _T_2888 ^ io_dma_mem_wdata[26]; // @[el2_lib.scala 259:74] - wire _T_2890 = _T_2889 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] - wire _T_2891 = _T_2890 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] - wire _T_2910 = io_dma_mem_wdata[0] ^ io_dma_mem_wdata[2]; // @[el2_lib.scala 259:74] - wire _T_2911 = _T_2910 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] - wire _T_2912 = _T_2911 ^ io_dma_mem_wdata[5]; // @[el2_lib.scala 259:74] - wire _T_2913 = _T_2912 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] - wire _T_2914 = _T_2913 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] - wire _T_2915 = _T_2914 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] - wire _T_2916 = _T_2915 ^ io_dma_mem_wdata[12]; // @[el2_lib.scala 259:74] - wire _T_2917 = _T_2916 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] - wire _T_2918 = _T_2917 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] - wire _T_2919 = _T_2918 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] - wire _T_2920 = _T_2919 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] - wire _T_2921 = _T_2920 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] - wire _T_2922 = _T_2921 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] - wire _T_2923 = _T_2922 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] - wire _T_2924 = _T_2923 ^ io_dma_mem_wdata[27]; // @[el2_lib.scala 259:74] - wire _T_2925 = _T_2924 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] - wire _T_2926 = _T_2925 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] - wire _T_2945 = io_dma_mem_wdata[1] ^ io_dma_mem_wdata[2]; // @[el2_lib.scala 259:74] - wire _T_2946 = _T_2945 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] - wire _T_2947 = _T_2946 ^ io_dma_mem_wdata[7]; // @[el2_lib.scala 259:74] - wire _T_2948 = _T_2947 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] - wire _T_2949 = _T_2948 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] - wire _T_2950 = _T_2949 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] - wire _T_2951 = _T_2950 ^ io_dma_mem_wdata[14]; // @[el2_lib.scala 259:74] - wire _T_2952 = _T_2951 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] - wire _T_2953 = _T_2952 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] - wire _T_2954 = _T_2953 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] - wire _T_2955 = _T_2954 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] - wire _T_2956 = _T_2955 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] - wire _T_2957 = _T_2956 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] - wire _T_2958 = _T_2957 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] - wire _T_2959 = _T_2958 ^ io_dma_mem_wdata[29]; // @[el2_lib.scala 259:74] - wire _T_2960 = _T_2959 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] - wire _T_2961 = _T_2960 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] - wire _T_2977 = io_dma_mem_wdata[4] ^ io_dma_mem_wdata[5]; // @[el2_lib.scala 259:74] - wire _T_2978 = _T_2977 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] - wire _T_2979 = _T_2978 ^ io_dma_mem_wdata[7]; // @[el2_lib.scala 259:74] - wire _T_2980 = _T_2979 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] - wire _T_2981 = _T_2980 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] - wire _T_2982 = _T_2981 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] - wire _T_2983 = _T_2982 ^ io_dma_mem_wdata[18]; // @[el2_lib.scala 259:74] - wire _T_2984 = _T_2983 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] - wire _T_2985 = _T_2984 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] - wire _T_2986 = _T_2985 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] - wire _T_2987 = _T_2986 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] - wire _T_2988 = _T_2987 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] - wire _T_2989 = _T_2988 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] - wire _T_2990 = _T_2989 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] - wire _T_3006 = io_dma_mem_wdata[11] ^ io_dma_mem_wdata[12]; // @[el2_lib.scala 259:74] - wire _T_3007 = _T_3006 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] - wire _T_3008 = _T_3007 ^ io_dma_mem_wdata[14]; // @[el2_lib.scala 259:74] - wire _T_3009 = _T_3008 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] - wire _T_3010 = _T_3009 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] - wire _T_3011 = _T_3010 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] - wire _T_3012 = _T_3011 ^ io_dma_mem_wdata[18]; // @[el2_lib.scala 259:74] - wire _T_3013 = _T_3012 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] - wire _T_3014 = _T_3013 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] - wire _T_3015 = _T_3014 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] - wire _T_3016 = _T_3015 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] - wire _T_3017 = _T_3016 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] - wire _T_3018 = _T_3017 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] - wire _T_3019 = _T_3018 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] - wire _T_3026 = io_dma_mem_wdata[26] ^ io_dma_mem_wdata[27]; // @[el2_lib.scala 259:74] - wire _T_3027 = _T_3026 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] - wire _T_3028 = _T_3027 ^ io_dma_mem_wdata[29]; // @[el2_lib.scala 259:74] - wire _T_3029 = _T_3028 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] - wire _T_3030 = _T_3029 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] - wire [5:0] _T_3035 = {_T_3030,_T_3019,_T_2990,_T_2961,_T_2926,_T_2891}; // @[Cat.scala 29:58] - wire _T_3036 = ^io_dma_mem_wdata[31:0]; // @[el2_lib.scala 267:13] - wire _T_3037 = ^_T_3035; // @[el2_lib.scala 267:23] - wire _T_3038 = _T_3036 ^ _T_3037; // @[el2_lib.scala 267:18] - wire [6:0] _T_3039 = {_T_3038,_T_3030,_T_3019,_T_2990,_T_2961,_T_2926,_T_2891}; // @[Cat.scala 29:58] - wire [13:0] dma_mem_ecc = {_T_2854,_T_2846,_T_2835,_T_2806,_T_2777,_T_2742,_T_2707,_T_3039}; // @[Cat.scala 29:58] - wire _T_3041 = ~_T_2659; // @[el2_ifu_mem_ctl.scala 645:45] - wire _T_3042 = iccm_correct_ecc & _T_3041; // @[el2_ifu_mem_ctl.scala 645:43] + wire _T_2596 = bus_cmd_beat_count == 3'h7; // @[el2_ifu_mem_ctl.scala 578:146] + wire _T_2597 = _T_2596 & ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 578:177] + wire _T_2598 = _T_2597 & io_ifu_axi_ar_ready; // @[el2_ifu_mem_ctl.scala 578:197] + wire _T_2599 = _T_2598 & miss_pending; // @[el2_ifu_mem_ctl.scala 578:217] + wire _T_2600 = ~_T_2599; // @[el2_ifu_mem_ctl.scala 578:125] + wire ifu_bus_arready = io_ifu_axi_ar_ready & io_ifu_bus_clk_en; // @[el2_ifu_mem_ctl.scala 610:45] + wire _T_2617 = io_ifu_axi_ar_valid & ifu_bus_arready; // @[el2_ifu_mem_ctl.scala 613:35] + wire _T_2618 = _T_2617 & miss_pending; // @[el2_ifu_mem_ctl.scala 613:53] + wire bus_cmd_sent = _T_2618 & _T_2623; // @[el2_ifu_mem_ctl.scala 613:68] + wire _T_2603 = ~bus_cmd_sent; // @[el2_ifu_mem_ctl.scala 581:61] + wire _T_2604 = _T_2591 & _T_2603; // @[el2_ifu_mem_ctl.scala 581:59] + wire [2:0] _T_2608 = ifu_bus_cmd_valid ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_2610 = {miss_addr,bus_rd_addr_count,3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2612 = ifu_bus_cmd_valid ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] + reg ifu_bus_arready_unq_ff; // @[el2_ifu_mem_ctl.scala 597:57] + reg ifu_bus_arvalid_ff; // @[el2_ifu_mem_ctl.scala 599:53] + wire ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff; // @[el2_ifu_mem_ctl.scala 611:51] + wire _T_2638 = ~scnd_miss_req; // @[el2_ifu_mem_ctl.scala 621:73] + wire _T_2639 = _T_2624 & _T_2638; // @[el2_ifu_mem_ctl.scala 621:71] + wire _T_2641 = last_data_recieved_ff & _T_1330; // @[el2_ifu_mem_ctl.scala 621:114] + wire [2:0] _T_2647 = bus_rd_addr_count + 3'h1; // @[el2_ifu_mem_ctl.scala 626:45] + wire _T_2651 = ifu_bus_cmd_valid & io_ifu_axi_ar_ready; // @[el2_ifu_mem_ctl.scala 629:48] + wire _T_2652 = _T_2651 & miss_pending; // @[el2_ifu_mem_ctl.scala 629:68] + wire bus_inc_cmd_beat_cnt = _T_2652 & _T_2623; // @[el2_ifu_mem_ctl.scala 629:83] + wire bus_reset_cmd_beat_cnt_secondlast = ic_act_miss_f & uncacheable_miss_in; // @[el2_ifu_mem_ctl.scala 631:57] + wire _T_2656 = ~bus_inc_cmd_beat_cnt; // @[el2_ifu_mem_ctl.scala 632:31] + wire _T_2657 = ic_act_miss_f | scnd_miss_req; // @[el2_ifu_mem_ctl.scala 632:71] + wire _T_2658 = _T_2657 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 632:87] + wire _T_2659 = ~_T_2658; // @[el2_ifu_mem_ctl.scala 632:55] + wire bus_hold_cmd_beat_cnt = _T_2656 & _T_2659; // @[el2_ifu_mem_ctl.scala 632:53] + wire _T_2660 = bus_inc_cmd_beat_cnt | ic_act_miss_f; // @[el2_ifu_mem_ctl.scala 633:46] + wire bus_cmd_beat_en = _T_2660 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu_mem_ctl.scala 633:62] + wire [2:0] _T_2663 = bus_cmd_beat_count + 3'h1; // @[el2_ifu_mem_ctl.scala 635:46] + wire [2:0] _T_2665 = bus_reset_cmd_beat_cnt_secondlast ? 3'h6 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_2666 = bus_inc_cmd_beat_cnt ? _T_2663 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_2667 = bus_hold_cmd_beat_cnt ? bus_cmd_beat_count : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_2669 = _T_2665 | _T_2666; // @[Mux.scala 27:72] + wire [2:0] bus_new_cmd_beat_count = _T_2669 | _T_2667; // @[Mux.scala 27:72] + reg ifc_dma_access_ok_prev; // @[el2_ifu_mem_ctl.scala 647:62] + wire _T_2698 = ~iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 652:50] + wire _T_2699 = io_ifc_dma_access_ok & _T_2698; // @[el2_ifu_mem_ctl.scala 652:47] + wire _T_2700 = ~io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 652:70] + wire _T_2704 = _T_2699 & ifc_dma_access_ok_prev; // @[el2_ifu_mem_ctl.scala 653:72] + wire _T_2705 = perr_state == 3'h0; // @[el2_ifu_mem_ctl.scala 653:111] + wire _T_2706 = _T_2704 & _T_2705; // @[el2_ifu_mem_ctl.scala 653:97] + wire ifc_dma_access_q_ok = _T_2706 & _T_2700; // @[el2_ifu_mem_ctl.scala 653:127] + wire _T_2709 = ifc_dma_access_q_ok & io_dma_iccm_req; // @[el2_ifu_mem_ctl.scala 656:40] + wire _T_2710 = _T_2709 & io_dma_mem_write; // @[el2_ifu_mem_ctl.scala 656:58] + wire _T_2713 = ~io_dma_mem_write; // @[el2_ifu_mem_ctl.scala 657:60] + wire _T_2714 = _T_2709 & _T_2713; // @[el2_ifu_mem_ctl.scala 657:58] + wire _T_2715 = io_ifc_iccm_access_bf & io_ifc_fetch_req_bf; // @[el2_ifu_mem_ctl.scala 657:104] + wire [2:0] _T_2720 = io_dma_iccm_req ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire _T_2741 = io_dma_mem_wdata[32] ^ io_dma_mem_wdata[33]; // @[el2_lib.scala 259:74] + wire _T_2742 = _T_2741 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] + wire _T_2743 = _T_2742 ^ io_dma_mem_wdata[36]; // @[el2_lib.scala 259:74] + wire _T_2744 = _T_2743 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] + wire _T_2745 = _T_2744 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] + wire _T_2746 = _T_2745 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] + wire _T_2747 = _T_2746 ^ io_dma_mem_wdata[43]; // @[el2_lib.scala 259:74] + wire _T_2748 = _T_2747 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] + wire _T_2749 = _T_2748 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] + wire _T_2750 = _T_2749 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] + wire _T_2751 = _T_2750 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] + wire _T_2752 = _T_2751 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] + wire _T_2753 = _T_2752 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] + wire _T_2754 = _T_2753 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] + wire _T_2755 = _T_2754 ^ io_dma_mem_wdata[58]; // @[el2_lib.scala 259:74] + wire _T_2756 = _T_2755 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] + wire _T_2757 = _T_2756 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] + wire _T_2776 = io_dma_mem_wdata[32] ^ io_dma_mem_wdata[34]; // @[el2_lib.scala 259:74] + wire _T_2777 = _T_2776 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] + wire _T_2778 = _T_2777 ^ io_dma_mem_wdata[37]; // @[el2_lib.scala 259:74] + wire _T_2779 = _T_2778 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] + wire _T_2780 = _T_2779 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] + wire _T_2781 = _T_2780 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] + wire _T_2782 = _T_2781 ^ io_dma_mem_wdata[44]; // @[el2_lib.scala 259:74] + wire _T_2783 = _T_2782 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] + wire _T_2784 = _T_2783 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] + wire _T_2785 = _T_2784 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] + wire _T_2786 = _T_2785 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] + wire _T_2787 = _T_2786 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] + wire _T_2788 = _T_2787 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] + wire _T_2789 = _T_2788 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] + wire _T_2790 = _T_2789 ^ io_dma_mem_wdata[59]; // @[el2_lib.scala 259:74] + wire _T_2791 = _T_2790 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] + wire _T_2792 = _T_2791 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] + wire _T_2811 = io_dma_mem_wdata[33] ^ io_dma_mem_wdata[34]; // @[el2_lib.scala 259:74] + wire _T_2812 = _T_2811 ^ io_dma_mem_wdata[35]; // @[el2_lib.scala 259:74] + wire _T_2813 = _T_2812 ^ io_dma_mem_wdata[39]; // @[el2_lib.scala 259:74] + wire _T_2814 = _T_2813 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] + wire _T_2815 = _T_2814 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] + wire _T_2816 = _T_2815 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] + wire _T_2817 = _T_2816 ^ io_dma_mem_wdata[46]; // @[el2_lib.scala 259:74] + wire _T_2818 = _T_2817 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] + wire _T_2819 = _T_2818 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] + wire _T_2820 = _T_2819 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] + wire _T_2821 = _T_2820 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] + wire _T_2822 = _T_2821 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] + wire _T_2823 = _T_2822 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] + wire _T_2824 = _T_2823 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] + wire _T_2825 = _T_2824 ^ io_dma_mem_wdata[61]; // @[el2_lib.scala 259:74] + wire _T_2826 = _T_2825 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] + wire _T_2827 = _T_2826 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] + wire _T_2843 = io_dma_mem_wdata[36] ^ io_dma_mem_wdata[37]; // @[el2_lib.scala 259:74] + wire _T_2844 = _T_2843 ^ io_dma_mem_wdata[38]; // @[el2_lib.scala 259:74] + wire _T_2845 = _T_2844 ^ io_dma_mem_wdata[39]; // @[el2_lib.scala 259:74] + wire _T_2846 = _T_2845 ^ io_dma_mem_wdata[40]; // @[el2_lib.scala 259:74] + wire _T_2847 = _T_2846 ^ io_dma_mem_wdata[41]; // @[el2_lib.scala 259:74] + wire _T_2848 = _T_2847 ^ io_dma_mem_wdata[42]; // @[el2_lib.scala 259:74] + wire _T_2849 = _T_2848 ^ io_dma_mem_wdata[50]; // @[el2_lib.scala 259:74] + wire _T_2850 = _T_2849 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] + wire _T_2851 = _T_2850 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] + wire _T_2852 = _T_2851 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] + wire _T_2853 = _T_2852 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] + wire _T_2854 = _T_2853 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] + wire _T_2855 = _T_2854 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] + wire _T_2856 = _T_2855 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] + wire _T_2872 = io_dma_mem_wdata[43] ^ io_dma_mem_wdata[44]; // @[el2_lib.scala 259:74] + wire _T_2873 = _T_2872 ^ io_dma_mem_wdata[45]; // @[el2_lib.scala 259:74] + wire _T_2874 = _T_2873 ^ io_dma_mem_wdata[46]; // @[el2_lib.scala 259:74] + wire _T_2875 = _T_2874 ^ io_dma_mem_wdata[47]; // @[el2_lib.scala 259:74] + wire _T_2876 = _T_2875 ^ io_dma_mem_wdata[48]; // @[el2_lib.scala 259:74] + wire _T_2877 = _T_2876 ^ io_dma_mem_wdata[49]; // @[el2_lib.scala 259:74] + wire _T_2878 = _T_2877 ^ io_dma_mem_wdata[50]; // @[el2_lib.scala 259:74] + wire _T_2879 = _T_2878 ^ io_dma_mem_wdata[51]; // @[el2_lib.scala 259:74] + wire _T_2880 = _T_2879 ^ io_dma_mem_wdata[52]; // @[el2_lib.scala 259:74] + wire _T_2881 = _T_2880 ^ io_dma_mem_wdata[53]; // @[el2_lib.scala 259:74] + wire _T_2882 = _T_2881 ^ io_dma_mem_wdata[54]; // @[el2_lib.scala 259:74] + wire _T_2883 = _T_2882 ^ io_dma_mem_wdata[55]; // @[el2_lib.scala 259:74] + wire _T_2884 = _T_2883 ^ io_dma_mem_wdata[56]; // @[el2_lib.scala 259:74] + wire _T_2885 = _T_2884 ^ io_dma_mem_wdata[57]; // @[el2_lib.scala 259:74] + wire _T_2892 = io_dma_mem_wdata[58] ^ io_dma_mem_wdata[59]; // @[el2_lib.scala 259:74] + wire _T_2893 = _T_2892 ^ io_dma_mem_wdata[60]; // @[el2_lib.scala 259:74] + wire _T_2894 = _T_2893 ^ io_dma_mem_wdata[61]; // @[el2_lib.scala 259:74] + wire _T_2895 = _T_2894 ^ io_dma_mem_wdata[62]; // @[el2_lib.scala 259:74] + wire _T_2896 = _T_2895 ^ io_dma_mem_wdata[63]; // @[el2_lib.scala 259:74] + wire [5:0] _T_2901 = {_T_2896,_T_2885,_T_2856,_T_2827,_T_2792,_T_2757}; // @[Cat.scala 29:58] + wire _T_2902 = ^io_dma_mem_wdata[63:32]; // @[el2_lib.scala 267:13] + wire _T_2903 = ^_T_2901; // @[el2_lib.scala 267:23] + wire _T_2904 = _T_2902 ^ _T_2903; // @[el2_lib.scala 267:18] + wire _T_2925 = io_dma_mem_wdata[0] ^ io_dma_mem_wdata[1]; // @[el2_lib.scala 259:74] + wire _T_2926 = _T_2925 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] + wire _T_2927 = _T_2926 ^ io_dma_mem_wdata[4]; // @[el2_lib.scala 259:74] + wire _T_2928 = _T_2927 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] + wire _T_2929 = _T_2928 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] + wire _T_2930 = _T_2929 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] + wire _T_2931 = _T_2930 ^ io_dma_mem_wdata[11]; // @[el2_lib.scala 259:74] + wire _T_2932 = _T_2931 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] + wire _T_2933 = _T_2932 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] + wire _T_2934 = _T_2933 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] + wire _T_2935 = _T_2934 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] + wire _T_2936 = _T_2935 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] + wire _T_2937 = _T_2936 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] + wire _T_2938 = _T_2937 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] + wire _T_2939 = _T_2938 ^ io_dma_mem_wdata[26]; // @[el2_lib.scala 259:74] + wire _T_2940 = _T_2939 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] + wire _T_2941 = _T_2940 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] + wire _T_2960 = io_dma_mem_wdata[0] ^ io_dma_mem_wdata[2]; // @[el2_lib.scala 259:74] + wire _T_2961 = _T_2960 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] + wire _T_2962 = _T_2961 ^ io_dma_mem_wdata[5]; // @[el2_lib.scala 259:74] + wire _T_2963 = _T_2962 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] + wire _T_2964 = _T_2963 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] + wire _T_2965 = _T_2964 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] + wire _T_2966 = _T_2965 ^ io_dma_mem_wdata[12]; // @[el2_lib.scala 259:74] + wire _T_2967 = _T_2966 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] + wire _T_2968 = _T_2967 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] + wire _T_2969 = _T_2968 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] + wire _T_2970 = _T_2969 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] + wire _T_2971 = _T_2970 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] + wire _T_2972 = _T_2971 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] + wire _T_2973 = _T_2972 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] + wire _T_2974 = _T_2973 ^ io_dma_mem_wdata[27]; // @[el2_lib.scala 259:74] + wire _T_2975 = _T_2974 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] + wire _T_2976 = _T_2975 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] + wire _T_2995 = io_dma_mem_wdata[1] ^ io_dma_mem_wdata[2]; // @[el2_lib.scala 259:74] + wire _T_2996 = _T_2995 ^ io_dma_mem_wdata[3]; // @[el2_lib.scala 259:74] + wire _T_2997 = _T_2996 ^ io_dma_mem_wdata[7]; // @[el2_lib.scala 259:74] + wire _T_2998 = _T_2997 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] + wire _T_2999 = _T_2998 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] + wire _T_3000 = _T_2999 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] + wire _T_3001 = _T_3000 ^ io_dma_mem_wdata[14]; // @[el2_lib.scala 259:74] + wire _T_3002 = _T_3001 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] + wire _T_3003 = _T_3002 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] + wire _T_3004 = _T_3003 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] + wire _T_3005 = _T_3004 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] + wire _T_3006 = _T_3005 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] + wire _T_3007 = _T_3006 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] + wire _T_3008 = _T_3007 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] + wire _T_3009 = _T_3008 ^ io_dma_mem_wdata[29]; // @[el2_lib.scala 259:74] + wire _T_3010 = _T_3009 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] + wire _T_3011 = _T_3010 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] + wire _T_3027 = io_dma_mem_wdata[4] ^ io_dma_mem_wdata[5]; // @[el2_lib.scala 259:74] + wire _T_3028 = _T_3027 ^ io_dma_mem_wdata[6]; // @[el2_lib.scala 259:74] + wire _T_3029 = _T_3028 ^ io_dma_mem_wdata[7]; // @[el2_lib.scala 259:74] + wire _T_3030 = _T_3029 ^ io_dma_mem_wdata[8]; // @[el2_lib.scala 259:74] + wire _T_3031 = _T_3030 ^ io_dma_mem_wdata[9]; // @[el2_lib.scala 259:74] + wire _T_3032 = _T_3031 ^ io_dma_mem_wdata[10]; // @[el2_lib.scala 259:74] + wire _T_3033 = _T_3032 ^ io_dma_mem_wdata[18]; // @[el2_lib.scala 259:74] + wire _T_3034 = _T_3033 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] + wire _T_3035 = _T_3034 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] + wire _T_3036 = _T_3035 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] + wire _T_3037 = _T_3036 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] + wire _T_3038 = _T_3037 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] + wire _T_3039 = _T_3038 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] + wire _T_3040 = _T_3039 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] + wire _T_3056 = io_dma_mem_wdata[11] ^ io_dma_mem_wdata[12]; // @[el2_lib.scala 259:74] + wire _T_3057 = _T_3056 ^ io_dma_mem_wdata[13]; // @[el2_lib.scala 259:74] + wire _T_3058 = _T_3057 ^ io_dma_mem_wdata[14]; // @[el2_lib.scala 259:74] + wire _T_3059 = _T_3058 ^ io_dma_mem_wdata[15]; // @[el2_lib.scala 259:74] + wire _T_3060 = _T_3059 ^ io_dma_mem_wdata[16]; // @[el2_lib.scala 259:74] + wire _T_3061 = _T_3060 ^ io_dma_mem_wdata[17]; // @[el2_lib.scala 259:74] + wire _T_3062 = _T_3061 ^ io_dma_mem_wdata[18]; // @[el2_lib.scala 259:74] + wire _T_3063 = _T_3062 ^ io_dma_mem_wdata[19]; // @[el2_lib.scala 259:74] + wire _T_3064 = _T_3063 ^ io_dma_mem_wdata[20]; // @[el2_lib.scala 259:74] + wire _T_3065 = _T_3064 ^ io_dma_mem_wdata[21]; // @[el2_lib.scala 259:74] + wire _T_3066 = _T_3065 ^ io_dma_mem_wdata[22]; // @[el2_lib.scala 259:74] + wire _T_3067 = _T_3066 ^ io_dma_mem_wdata[23]; // @[el2_lib.scala 259:74] + wire _T_3068 = _T_3067 ^ io_dma_mem_wdata[24]; // @[el2_lib.scala 259:74] + wire _T_3069 = _T_3068 ^ io_dma_mem_wdata[25]; // @[el2_lib.scala 259:74] + wire _T_3076 = io_dma_mem_wdata[26] ^ io_dma_mem_wdata[27]; // @[el2_lib.scala 259:74] + wire _T_3077 = _T_3076 ^ io_dma_mem_wdata[28]; // @[el2_lib.scala 259:74] + wire _T_3078 = _T_3077 ^ io_dma_mem_wdata[29]; // @[el2_lib.scala 259:74] + wire _T_3079 = _T_3078 ^ io_dma_mem_wdata[30]; // @[el2_lib.scala 259:74] + wire _T_3080 = _T_3079 ^ io_dma_mem_wdata[31]; // @[el2_lib.scala 259:74] + wire [5:0] _T_3085 = {_T_3080,_T_3069,_T_3040,_T_3011,_T_2976,_T_2941}; // @[Cat.scala 29:58] + wire _T_3086 = ^io_dma_mem_wdata[31:0]; // @[el2_lib.scala 267:13] + wire _T_3087 = ^_T_3085; // @[el2_lib.scala 267:23] + wire _T_3088 = _T_3086 ^ _T_3087; // @[el2_lib.scala 267:18] + wire [6:0] _T_3089 = {_T_3088,_T_3080,_T_3069,_T_3040,_T_3011,_T_2976,_T_2941}; // @[Cat.scala 29:58] + wire [13:0] dma_mem_ecc = {_T_2904,_T_2896,_T_2885,_T_2856,_T_2827,_T_2792,_T_2757,_T_3089}; // @[Cat.scala 29:58] + wire _T_3091 = ~_T_2709; // @[el2_ifu_mem_ctl.scala 663:45] + wire _T_3092 = iccm_correct_ecc & _T_3091; // @[el2_ifu_mem_ctl.scala 663:43] reg [38:0] iccm_ecc_corr_data_ff; // @[Reg.scala 27:20] - wire [77:0] _T_3043 = {iccm_ecc_corr_data_ff,iccm_ecc_corr_data_ff}; // @[Cat.scala 29:58] - wire [77:0] _T_3050 = {dma_mem_ecc[13:7],io_dma_mem_wdata[63:32],dma_mem_ecc[6:0],io_dma_mem_wdata[31:0]}; // @[Cat.scala 29:58] - reg [1:0] dma_mem_addr_ff; // @[el2_ifu_mem_ctl.scala 659:53] - wire _T_3383 = _T_3295[5:0] == 6'h27; // @[el2_lib.scala 339:41] - wire _T_3381 = _T_3295[5:0] == 6'h26; // @[el2_lib.scala 339:41] - wire _T_3379 = _T_3295[5:0] == 6'h25; // @[el2_lib.scala 339:41] - wire _T_3377 = _T_3295[5:0] == 6'h24; // @[el2_lib.scala 339:41] - wire _T_3375 = _T_3295[5:0] == 6'h23; // @[el2_lib.scala 339:41] - wire _T_3373 = _T_3295[5:0] == 6'h22; // @[el2_lib.scala 339:41] - wire _T_3371 = _T_3295[5:0] == 6'h21; // @[el2_lib.scala 339:41] - wire _T_3369 = _T_3295[5:0] == 6'h20; // @[el2_lib.scala 339:41] - wire _T_3367 = _T_3295[5:0] == 6'h1f; // @[el2_lib.scala 339:41] - wire _T_3365 = _T_3295[5:0] == 6'h1e; // @[el2_lib.scala 339:41] - wire [9:0] _T_3441 = {_T_3383,_T_3381,_T_3379,_T_3377,_T_3375,_T_3373,_T_3371,_T_3369,_T_3367,_T_3365}; // @[el2_lib.scala 342:69] - wire _T_3363 = _T_3295[5:0] == 6'h1d; // @[el2_lib.scala 339:41] - wire _T_3361 = _T_3295[5:0] == 6'h1c; // @[el2_lib.scala 339:41] - wire _T_3359 = _T_3295[5:0] == 6'h1b; // @[el2_lib.scala 339:41] - wire _T_3357 = _T_3295[5:0] == 6'h1a; // @[el2_lib.scala 339:41] - wire _T_3355 = _T_3295[5:0] == 6'h19; // @[el2_lib.scala 339:41] - wire _T_3353 = _T_3295[5:0] == 6'h18; // @[el2_lib.scala 339:41] - wire _T_3351 = _T_3295[5:0] == 6'h17; // @[el2_lib.scala 339:41] - wire _T_3349 = _T_3295[5:0] == 6'h16; // @[el2_lib.scala 339:41] - wire _T_3347 = _T_3295[5:0] == 6'h15; // @[el2_lib.scala 339:41] - wire _T_3345 = _T_3295[5:0] == 6'h14; // @[el2_lib.scala 339:41] - wire [9:0] _T_3432 = {_T_3363,_T_3361,_T_3359,_T_3357,_T_3355,_T_3353,_T_3351,_T_3349,_T_3347,_T_3345}; // @[el2_lib.scala 342:69] - wire _T_3343 = _T_3295[5:0] == 6'h13; // @[el2_lib.scala 339:41] - wire _T_3341 = _T_3295[5:0] == 6'h12; // @[el2_lib.scala 339:41] - wire _T_3339 = _T_3295[5:0] == 6'h11; // @[el2_lib.scala 339:41] - wire _T_3337 = _T_3295[5:0] == 6'h10; // @[el2_lib.scala 339:41] - wire _T_3335 = _T_3295[5:0] == 6'hf; // @[el2_lib.scala 339:41] - wire _T_3333 = _T_3295[5:0] == 6'he; // @[el2_lib.scala 339:41] - wire _T_3331 = _T_3295[5:0] == 6'hd; // @[el2_lib.scala 339:41] - wire _T_3329 = _T_3295[5:0] == 6'hc; // @[el2_lib.scala 339:41] - wire _T_3327 = _T_3295[5:0] == 6'hb; // @[el2_lib.scala 339:41] - wire _T_3325 = _T_3295[5:0] == 6'ha; // @[el2_lib.scala 339:41] - wire [9:0] _T_3422 = {_T_3343,_T_3341,_T_3339,_T_3337,_T_3335,_T_3333,_T_3331,_T_3329,_T_3327,_T_3325}; // @[el2_lib.scala 342:69] - wire _T_3323 = _T_3295[5:0] == 6'h9; // @[el2_lib.scala 339:41] - wire _T_3321 = _T_3295[5:0] == 6'h8; // @[el2_lib.scala 339:41] - wire _T_3319 = _T_3295[5:0] == 6'h7; // @[el2_lib.scala 339:41] - wire _T_3317 = _T_3295[5:0] == 6'h6; // @[el2_lib.scala 339:41] - wire _T_3315 = _T_3295[5:0] == 6'h5; // @[el2_lib.scala 339:41] - wire _T_3313 = _T_3295[5:0] == 6'h4; // @[el2_lib.scala 339:41] - wire _T_3311 = _T_3295[5:0] == 6'h3; // @[el2_lib.scala 339:41] - wire _T_3309 = _T_3295[5:0] == 6'h2; // @[el2_lib.scala 339:41] - wire _T_3307 = _T_3295[5:0] == 6'h1; // @[el2_lib.scala 339:41] - wire [18:0] _T_3423 = {_T_3422,_T_3323,_T_3321,_T_3319,_T_3317,_T_3315,_T_3313,_T_3311,_T_3309,_T_3307}; // @[el2_lib.scala 342:69] - wire [38:0] _T_3443 = {_T_3441,_T_3432,_T_3423}; // @[el2_lib.scala 342:69] - wire [7:0] _T_3398 = {io_iccm_rd_data_ecc[35],io_iccm_rd_data_ecc[3:1],io_iccm_rd_data_ecc[34],io_iccm_rd_data_ecc[0],io_iccm_rd_data_ecc[33:32]}; // @[Cat.scala 29:58] - wire [38:0] _T_3404 = {io_iccm_rd_data_ecc[38],io_iccm_rd_data_ecc[31:26],io_iccm_rd_data_ecc[37],io_iccm_rd_data_ecc[25:11],io_iccm_rd_data_ecc[36],io_iccm_rd_data_ecc[10:4],_T_3398}; // @[Cat.scala 29:58] - wire [38:0] _T_3444 = _T_3443 ^ _T_3404; // @[el2_lib.scala 342:76] - wire [38:0] _T_3445 = _T_3299 ? _T_3444 : _T_3404; // @[el2_lib.scala 342:31] - wire [31:0] iccm_corrected_data_0 = {_T_3445[37:32],_T_3445[30:16],_T_3445[14:8],_T_3445[6:4],_T_3445[2]}; // @[Cat.scala 29:58] - wire _T_3768 = _T_3680[5:0] == 6'h27; // @[el2_lib.scala 339:41] - wire _T_3766 = _T_3680[5:0] == 6'h26; // @[el2_lib.scala 339:41] - wire _T_3764 = _T_3680[5:0] == 6'h25; // @[el2_lib.scala 339:41] - wire _T_3762 = _T_3680[5:0] == 6'h24; // @[el2_lib.scala 339:41] - wire _T_3760 = _T_3680[5:0] == 6'h23; // @[el2_lib.scala 339:41] - wire _T_3758 = _T_3680[5:0] == 6'h22; // @[el2_lib.scala 339:41] - wire _T_3756 = _T_3680[5:0] == 6'h21; // @[el2_lib.scala 339:41] - wire _T_3754 = _T_3680[5:0] == 6'h20; // @[el2_lib.scala 339:41] - wire _T_3752 = _T_3680[5:0] == 6'h1f; // @[el2_lib.scala 339:41] - wire _T_3750 = _T_3680[5:0] == 6'h1e; // @[el2_lib.scala 339:41] - wire [9:0] _T_3826 = {_T_3768,_T_3766,_T_3764,_T_3762,_T_3760,_T_3758,_T_3756,_T_3754,_T_3752,_T_3750}; // @[el2_lib.scala 342:69] - wire _T_3748 = _T_3680[5:0] == 6'h1d; // @[el2_lib.scala 339:41] - wire _T_3746 = _T_3680[5:0] == 6'h1c; // @[el2_lib.scala 339:41] - wire _T_3744 = _T_3680[5:0] == 6'h1b; // @[el2_lib.scala 339:41] - wire _T_3742 = _T_3680[5:0] == 6'h1a; // @[el2_lib.scala 339:41] - wire _T_3740 = _T_3680[5:0] == 6'h19; // @[el2_lib.scala 339:41] - wire _T_3738 = _T_3680[5:0] == 6'h18; // @[el2_lib.scala 339:41] - wire _T_3736 = _T_3680[5:0] == 6'h17; // @[el2_lib.scala 339:41] - wire _T_3734 = _T_3680[5:0] == 6'h16; // @[el2_lib.scala 339:41] - wire _T_3732 = _T_3680[5:0] == 6'h15; // @[el2_lib.scala 339:41] - wire _T_3730 = _T_3680[5:0] == 6'h14; // @[el2_lib.scala 339:41] - wire [9:0] _T_3817 = {_T_3748,_T_3746,_T_3744,_T_3742,_T_3740,_T_3738,_T_3736,_T_3734,_T_3732,_T_3730}; // @[el2_lib.scala 342:69] - wire _T_3728 = _T_3680[5:0] == 6'h13; // @[el2_lib.scala 339:41] - wire _T_3726 = _T_3680[5:0] == 6'h12; // @[el2_lib.scala 339:41] - wire _T_3724 = _T_3680[5:0] == 6'h11; // @[el2_lib.scala 339:41] - wire _T_3722 = _T_3680[5:0] == 6'h10; // @[el2_lib.scala 339:41] - wire _T_3720 = _T_3680[5:0] == 6'hf; // @[el2_lib.scala 339:41] - wire _T_3718 = _T_3680[5:0] == 6'he; // @[el2_lib.scala 339:41] - wire _T_3716 = _T_3680[5:0] == 6'hd; // @[el2_lib.scala 339:41] - wire _T_3714 = _T_3680[5:0] == 6'hc; // @[el2_lib.scala 339:41] - wire _T_3712 = _T_3680[5:0] == 6'hb; // @[el2_lib.scala 339:41] - wire _T_3710 = _T_3680[5:0] == 6'ha; // @[el2_lib.scala 339:41] - wire [9:0] _T_3807 = {_T_3728,_T_3726,_T_3724,_T_3722,_T_3720,_T_3718,_T_3716,_T_3714,_T_3712,_T_3710}; // @[el2_lib.scala 342:69] - wire _T_3708 = _T_3680[5:0] == 6'h9; // @[el2_lib.scala 339:41] - wire _T_3706 = _T_3680[5:0] == 6'h8; // @[el2_lib.scala 339:41] - wire _T_3704 = _T_3680[5:0] == 6'h7; // @[el2_lib.scala 339:41] - wire _T_3702 = _T_3680[5:0] == 6'h6; // @[el2_lib.scala 339:41] - wire _T_3700 = _T_3680[5:0] == 6'h5; // @[el2_lib.scala 339:41] - wire _T_3698 = _T_3680[5:0] == 6'h4; // @[el2_lib.scala 339:41] - wire _T_3696 = _T_3680[5:0] == 6'h3; // @[el2_lib.scala 339:41] - wire _T_3694 = _T_3680[5:0] == 6'h2; // @[el2_lib.scala 339:41] - wire _T_3692 = _T_3680[5:0] == 6'h1; // @[el2_lib.scala 339:41] - wire [18:0] _T_3808 = {_T_3807,_T_3708,_T_3706,_T_3704,_T_3702,_T_3700,_T_3698,_T_3696,_T_3694,_T_3692}; // @[el2_lib.scala 342:69] - wire [38:0] _T_3828 = {_T_3826,_T_3817,_T_3808}; // @[el2_lib.scala 342:69] - wire [7:0] _T_3783 = {io_iccm_rd_data_ecc[74],io_iccm_rd_data_ecc[42:40],io_iccm_rd_data_ecc[73],io_iccm_rd_data_ecc[39],io_iccm_rd_data_ecc[72:71]}; // @[Cat.scala 29:58] - wire [38:0] _T_3789 = {io_iccm_rd_data_ecc[77],io_iccm_rd_data_ecc[70:65],io_iccm_rd_data_ecc[76],io_iccm_rd_data_ecc[64:50],io_iccm_rd_data_ecc[75],io_iccm_rd_data_ecc[49:43],_T_3783}; // @[Cat.scala 29:58] - wire [38:0] _T_3829 = _T_3828 ^ _T_3789; // @[el2_lib.scala 342:76] - wire [38:0] _T_3830 = _T_3684 ? _T_3829 : _T_3789; // @[el2_lib.scala 342:31] - wire [31:0] iccm_corrected_data_1 = {_T_3830[37:32],_T_3830[30:16],_T_3830[14:8],_T_3830[6:4],_T_3830[2]}; // @[Cat.scala 29:58] - wire [31:0] iccm_dma_rdata_1_muxed = dma_mem_addr_ff[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[el2_ifu_mem_ctl.scala 651:35] - wire _T_3303 = ~_T_3295[6]; // @[el2_lib.scala 335:55] - wire _T_3304 = _T_3297 & _T_3303; // @[el2_lib.scala 335:53] - wire _T_3688 = ~_T_3680[6]; // @[el2_lib.scala 335:55] - wire _T_3689 = _T_3682 & _T_3688; // @[el2_lib.scala 335:53] - wire [1:0] iccm_double_ecc_error = {_T_3304,_T_3689}; // @[Cat.scala 29:58] - wire iccm_dma_ecc_error_in = |iccm_double_ecc_error; // @[el2_ifu_mem_ctl.scala 653:53] - wire [63:0] _T_3054 = {io_dma_mem_addr,io_dma_mem_addr}; // @[Cat.scala 29:58] - wire [63:0] _T_3055 = {iccm_dma_rdata_1_muxed,_T_3445[37:32],_T_3445[30:16],_T_3445[14:8],_T_3445[6:4],_T_3445[2]}; // @[Cat.scala 29:58] - reg [2:0] dma_mem_tag_ff; // @[el2_ifu_mem_ctl.scala 655:54] - reg [2:0] iccm_dma_rtag_temp; // @[el2_ifu_mem_ctl.scala 656:74] - reg iccm_dma_rvalid_temp; // @[el2_ifu_mem_ctl.scala 661:76] - reg [63:0] iccm_dma_rdata_temp; // @[el2_ifu_mem_ctl.scala 665:75] - wire _T_3060 = _T_2659 & _T_2648; // @[el2_ifu_mem_ctl.scala 668:65] - wire _T_3064 = _T_3041 & iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 669:50] + wire [77:0] _T_3093 = {iccm_ecc_corr_data_ff,iccm_ecc_corr_data_ff}; // @[Cat.scala 29:58] + wire [77:0] _T_3100 = {dma_mem_ecc[13:7],io_dma_mem_wdata[63:32],dma_mem_ecc[6:0],io_dma_mem_wdata[31:0]}; // @[Cat.scala 29:58] + reg [1:0] dma_mem_addr_ff; // @[el2_ifu_mem_ctl.scala 677:53] + wire _T_3435 = _T_3347[5:0] == 6'h27; // @[el2_lib.scala 339:41] + wire _T_3433 = _T_3347[5:0] == 6'h26; // @[el2_lib.scala 339:41] + wire _T_3431 = _T_3347[5:0] == 6'h25; // @[el2_lib.scala 339:41] + wire _T_3429 = _T_3347[5:0] == 6'h24; // @[el2_lib.scala 339:41] + wire _T_3427 = _T_3347[5:0] == 6'h23; // @[el2_lib.scala 339:41] + wire _T_3425 = _T_3347[5:0] == 6'h22; // @[el2_lib.scala 339:41] + wire _T_3423 = _T_3347[5:0] == 6'h21; // @[el2_lib.scala 339:41] + wire _T_3421 = _T_3347[5:0] == 6'h20; // @[el2_lib.scala 339:41] + wire _T_3419 = _T_3347[5:0] == 6'h1f; // @[el2_lib.scala 339:41] + wire _T_3417 = _T_3347[5:0] == 6'h1e; // @[el2_lib.scala 339:41] + wire [9:0] _T_3493 = {_T_3435,_T_3433,_T_3431,_T_3429,_T_3427,_T_3425,_T_3423,_T_3421,_T_3419,_T_3417}; // @[el2_lib.scala 342:69] + wire _T_3415 = _T_3347[5:0] == 6'h1d; // @[el2_lib.scala 339:41] + wire _T_3413 = _T_3347[5:0] == 6'h1c; // @[el2_lib.scala 339:41] + wire _T_3411 = _T_3347[5:0] == 6'h1b; // @[el2_lib.scala 339:41] + wire _T_3409 = _T_3347[5:0] == 6'h1a; // @[el2_lib.scala 339:41] + wire _T_3407 = _T_3347[5:0] == 6'h19; // @[el2_lib.scala 339:41] + wire _T_3405 = _T_3347[5:0] == 6'h18; // @[el2_lib.scala 339:41] + wire _T_3403 = _T_3347[5:0] == 6'h17; // @[el2_lib.scala 339:41] + wire _T_3401 = _T_3347[5:0] == 6'h16; // @[el2_lib.scala 339:41] + wire _T_3399 = _T_3347[5:0] == 6'h15; // @[el2_lib.scala 339:41] + wire _T_3397 = _T_3347[5:0] == 6'h14; // @[el2_lib.scala 339:41] + wire [9:0] _T_3484 = {_T_3415,_T_3413,_T_3411,_T_3409,_T_3407,_T_3405,_T_3403,_T_3401,_T_3399,_T_3397}; // @[el2_lib.scala 342:69] + wire _T_3395 = _T_3347[5:0] == 6'h13; // @[el2_lib.scala 339:41] + wire _T_3393 = _T_3347[5:0] == 6'h12; // @[el2_lib.scala 339:41] + wire _T_3391 = _T_3347[5:0] == 6'h11; // @[el2_lib.scala 339:41] + wire _T_3389 = _T_3347[5:0] == 6'h10; // @[el2_lib.scala 339:41] + wire _T_3387 = _T_3347[5:0] == 6'hf; // @[el2_lib.scala 339:41] + wire _T_3385 = _T_3347[5:0] == 6'he; // @[el2_lib.scala 339:41] + wire _T_3383 = _T_3347[5:0] == 6'hd; // @[el2_lib.scala 339:41] + wire _T_3381 = _T_3347[5:0] == 6'hc; // @[el2_lib.scala 339:41] + wire _T_3379 = _T_3347[5:0] == 6'hb; // @[el2_lib.scala 339:41] + wire _T_3377 = _T_3347[5:0] == 6'ha; // @[el2_lib.scala 339:41] + wire [9:0] _T_3474 = {_T_3395,_T_3393,_T_3391,_T_3389,_T_3387,_T_3385,_T_3383,_T_3381,_T_3379,_T_3377}; // @[el2_lib.scala 342:69] + wire _T_3375 = _T_3347[5:0] == 6'h9; // @[el2_lib.scala 339:41] + wire _T_3373 = _T_3347[5:0] == 6'h8; // @[el2_lib.scala 339:41] + wire _T_3371 = _T_3347[5:0] == 6'h7; // @[el2_lib.scala 339:41] + wire _T_3369 = _T_3347[5:0] == 6'h6; // @[el2_lib.scala 339:41] + wire _T_3367 = _T_3347[5:0] == 6'h5; // @[el2_lib.scala 339:41] + wire _T_3365 = _T_3347[5:0] == 6'h4; // @[el2_lib.scala 339:41] + wire _T_3363 = _T_3347[5:0] == 6'h3; // @[el2_lib.scala 339:41] + wire _T_3361 = _T_3347[5:0] == 6'h2; // @[el2_lib.scala 339:41] + wire _T_3359 = _T_3347[5:0] == 6'h1; // @[el2_lib.scala 339:41] + wire [18:0] _T_3475 = {_T_3474,_T_3375,_T_3373,_T_3371,_T_3369,_T_3367,_T_3365,_T_3363,_T_3361,_T_3359}; // @[el2_lib.scala 342:69] + wire [38:0] _T_3495 = {_T_3493,_T_3484,_T_3475}; // @[el2_lib.scala 342:69] + wire [7:0] _T_3450 = {io_iccm_rd_data_ecc[35],io_iccm_rd_data_ecc[3:1],io_iccm_rd_data_ecc[34],io_iccm_rd_data_ecc[0],io_iccm_rd_data_ecc[33:32]}; // @[Cat.scala 29:58] + wire [38:0] _T_3456 = {io_iccm_rd_data_ecc[38],io_iccm_rd_data_ecc[31:26],io_iccm_rd_data_ecc[37],io_iccm_rd_data_ecc[25:11],io_iccm_rd_data_ecc[36],io_iccm_rd_data_ecc[10:4],_T_3450}; // @[Cat.scala 29:58] + wire [38:0] _T_3496 = _T_3495 ^ _T_3456; // @[el2_lib.scala 342:76] + wire [38:0] _T_3497 = _T_3351 ? _T_3496 : _T_3456; // @[el2_lib.scala 342:31] + wire [31:0] iccm_corrected_data_0 = {_T_3497[37:32],_T_3497[30:16],_T_3497[14:8],_T_3497[6:4],_T_3497[2]}; // @[Cat.scala 29:58] + wire _T_3820 = _T_3732[5:0] == 6'h27; // @[el2_lib.scala 339:41] + wire _T_3818 = _T_3732[5:0] == 6'h26; // @[el2_lib.scala 339:41] + wire _T_3816 = _T_3732[5:0] == 6'h25; // @[el2_lib.scala 339:41] + wire _T_3814 = _T_3732[5:0] == 6'h24; // @[el2_lib.scala 339:41] + wire _T_3812 = _T_3732[5:0] == 6'h23; // @[el2_lib.scala 339:41] + wire _T_3810 = _T_3732[5:0] == 6'h22; // @[el2_lib.scala 339:41] + wire _T_3808 = _T_3732[5:0] == 6'h21; // @[el2_lib.scala 339:41] + wire _T_3806 = _T_3732[5:0] == 6'h20; // @[el2_lib.scala 339:41] + wire _T_3804 = _T_3732[5:0] == 6'h1f; // @[el2_lib.scala 339:41] + wire _T_3802 = _T_3732[5:0] == 6'h1e; // @[el2_lib.scala 339:41] + wire [9:0] _T_3878 = {_T_3820,_T_3818,_T_3816,_T_3814,_T_3812,_T_3810,_T_3808,_T_3806,_T_3804,_T_3802}; // @[el2_lib.scala 342:69] + wire _T_3800 = _T_3732[5:0] == 6'h1d; // @[el2_lib.scala 339:41] + wire _T_3798 = _T_3732[5:0] == 6'h1c; // @[el2_lib.scala 339:41] + wire _T_3796 = _T_3732[5:0] == 6'h1b; // @[el2_lib.scala 339:41] + wire _T_3794 = _T_3732[5:0] == 6'h1a; // @[el2_lib.scala 339:41] + wire _T_3792 = _T_3732[5:0] == 6'h19; // @[el2_lib.scala 339:41] + wire _T_3790 = _T_3732[5:0] == 6'h18; // @[el2_lib.scala 339:41] + wire _T_3788 = _T_3732[5:0] == 6'h17; // @[el2_lib.scala 339:41] + wire _T_3786 = _T_3732[5:0] == 6'h16; // @[el2_lib.scala 339:41] + wire _T_3784 = _T_3732[5:0] == 6'h15; // @[el2_lib.scala 339:41] + wire _T_3782 = _T_3732[5:0] == 6'h14; // @[el2_lib.scala 339:41] + wire [9:0] _T_3869 = {_T_3800,_T_3798,_T_3796,_T_3794,_T_3792,_T_3790,_T_3788,_T_3786,_T_3784,_T_3782}; // @[el2_lib.scala 342:69] + wire _T_3780 = _T_3732[5:0] == 6'h13; // @[el2_lib.scala 339:41] + wire _T_3778 = _T_3732[5:0] == 6'h12; // @[el2_lib.scala 339:41] + wire _T_3776 = _T_3732[5:0] == 6'h11; // @[el2_lib.scala 339:41] + wire _T_3774 = _T_3732[5:0] == 6'h10; // @[el2_lib.scala 339:41] + wire _T_3772 = _T_3732[5:0] == 6'hf; // @[el2_lib.scala 339:41] + wire _T_3770 = _T_3732[5:0] == 6'he; // @[el2_lib.scala 339:41] + wire _T_3768 = _T_3732[5:0] == 6'hd; // @[el2_lib.scala 339:41] + wire _T_3766 = _T_3732[5:0] == 6'hc; // @[el2_lib.scala 339:41] + wire _T_3764 = _T_3732[5:0] == 6'hb; // @[el2_lib.scala 339:41] + wire _T_3762 = _T_3732[5:0] == 6'ha; // @[el2_lib.scala 339:41] + wire [9:0] _T_3859 = {_T_3780,_T_3778,_T_3776,_T_3774,_T_3772,_T_3770,_T_3768,_T_3766,_T_3764,_T_3762}; // @[el2_lib.scala 342:69] + wire _T_3760 = _T_3732[5:0] == 6'h9; // @[el2_lib.scala 339:41] + wire _T_3758 = _T_3732[5:0] == 6'h8; // @[el2_lib.scala 339:41] + wire _T_3756 = _T_3732[5:0] == 6'h7; // @[el2_lib.scala 339:41] + wire _T_3754 = _T_3732[5:0] == 6'h6; // @[el2_lib.scala 339:41] + wire _T_3752 = _T_3732[5:0] == 6'h5; // @[el2_lib.scala 339:41] + wire _T_3750 = _T_3732[5:0] == 6'h4; // @[el2_lib.scala 339:41] + wire _T_3748 = _T_3732[5:0] == 6'h3; // @[el2_lib.scala 339:41] + wire _T_3746 = _T_3732[5:0] == 6'h2; // @[el2_lib.scala 339:41] + wire _T_3744 = _T_3732[5:0] == 6'h1; // @[el2_lib.scala 339:41] + wire [18:0] _T_3860 = {_T_3859,_T_3760,_T_3758,_T_3756,_T_3754,_T_3752,_T_3750,_T_3748,_T_3746,_T_3744}; // @[el2_lib.scala 342:69] + wire [38:0] _T_3880 = {_T_3878,_T_3869,_T_3860}; // @[el2_lib.scala 342:69] + wire [7:0] _T_3835 = {io_iccm_rd_data_ecc[74],io_iccm_rd_data_ecc[42:40],io_iccm_rd_data_ecc[73],io_iccm_rd_data_ecc[39],io_iccm_rd_data_ecc[72:71]}; // @[Cat.scala 29:58] + wire [38:0] _T_3841 = {io_iccm_rd_data_ecc[77],io_iccm_rd_data_ecc[70:65],io_iccm_rd_data_ecc[76],io_iccm_rd_data_ecc[64:50],io_iccm_rd_data_ecc[75],io_iccm_rd_data_ecc[49:43],_T_3835}; // @[Cat.scala 29:58] + wire [38:0] _T_3881 = _T_3880 ^ _T_3841; // @[el2_lib.scala 342:76] + wire [38:0] _T_3882 = _T_3736 ? _T_3881 : _T_3841; // @[el2_lib.scala 342:31] + wire [31:0] iccm_corrected_data_1 = {_T_3882[37:32],_T_3882[30:16],_T_3882[14:8],_T_3882[6:4],_T_3882[2]}; // @[Cat.scala 29:58] + wire [31:0] iccm_dma_rdata_1_muxed = dma_mem_addr_ff[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[el2_ifu_mem_ctl.scala 669:35] + wire _T_3740 = ~_T_3732[6]; // @[el2_lib.scala 335:55] + wire _T_3741 = _T_3734 & _T_3740; // @[el2_lib.scala 335:53] + wire _T_3355 = ~_T_3347[6]; // @[el2_lib.scala 335:55] + wire _T_3356 = _T_3349 & _T_3355; // @[el2_lib.scala 335:53] + wire [1:0] iccm_double_ecc_error = {_T_3741,_T_3356}; // @[Cat.scala 29:58] + wire iccm_dma_ecc_error_in = |iccm_double_ecc_error; // @[el2_ifu_mem_ctl.scala 671:53] + wire [63:0] _T_3104 = {io_dma_mem_addr,io_dma_mem_addr}; // @[Cat.scala 29:58] + wire [63:0] _T_3105 = {iccm_dma_rdata_1_muxed,_T_3497[37:32],_T_3497[30:16],_T_3497[14:8],_T_3497[6:4],_T_3497[2]}; // @[Cat.scala 29:58] + reg [2:0] dma_mem_tag_ff; // @[el2_ifu_mem_ctl.scala 673:54] + reg [2:0] iccm_dma_rtag_temp; // @[el2_ifu_mem_ctl.scala 674:74] + reg iccm_dma_rvalid_temp; // @[el2_ifu_mem_ctl.scala 679:76] + reg iccm_dma_ecc_error; // @[el2_ifu_mem_ctl.scala 681:74] + reg [63:0] iccm_dma_rdata_temp; // @[el2_ifu_mem_ctl.scala 683:75] + wire _T_3110 = _T_2709 & _T_2698; // @[el2_ifu_mem_ctl.scala 686:65] + wire _T_3114 = _T_3091 & iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 687:50] reg [13:0] iccm_ecc_corr_index_ff; // @[Reg.scala 27:20] - wire [14:0] _T_3065 = {iccm_ecc_corr_index_ff,1'h0}; // @[Cat.scala 29:58] - wire [14:0] _T_3067 = _T_3064 ? _T_3065 : io_ifc_fetch_addr_bf[14:0]; // @[el2_ifu_mem_ctl.scala 669:8] - wire _T_3457 = _T_3295 == 7'h40; // @[el2_lib.scala 345:62] - wire _T_3458 = _T_3445[38] ^ _T_3457; // @[el2_lib.scala 345:44] - wire [6:0] iccm_corrected_ecc_0 = {_T_3458,_T_3445[31],_T_3445[15],_T_3445[7],_T_3445[3],_T_3445[1:0]}; // @[Cat.scala 29:58] - wire _T_3842 = _T_3680 == 7'h40; // @[el2_lib.scala 345:62] - wire _T_3843 = _T_3830[38] ^ _T_3842; // @[el2_lib.scala 345:44] - wire [6:0] iccm_corrected_ecc_1 = {_T_3843,_T_3830[31],_T_3830[15],_T_3830[7],_T_3830[3],_T_3830[1:0]}; // @[Cat.scala 29:58] - wire _T_3859 = _T_3 & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 681:58] - wire [31:0] iccm_corrected_data_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[el2_ifu_mem_ctl.scala 683:38] - wire [6:0] iccm_corrected_ecc_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_ecc_0 : iccm_corrected_ecc_1; // @[el2_ifu_mem_ctl.scala 684:37] - reg iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 692:62] - wire _T_3867 = ~iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 686:76] - wire _T_3868 = io_iccm_rd_ecc_single_err & _T_3867; // @[el2_ifu_mem_ctl.scala 686:74] - wire _T_3870 = _T_3868 & _T_319; // @[el2_ifu_mem_ctl.scala 686:104] - wire iccm_ecc_write_status = _T_3870 | io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 686:127] - wire _T_3871 = io_iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 687:67] - reg [13:0] iccm_rw_addr_f; // @[el2_ifu_mem_ctl.scala 691:51] - wire [13:0] _T_3876 = iccm_rw_addr_f + 14'h1; // @[el2_ifu_mem_ctl.scala 690:102] - wire [38:0] _T_3880 = {iccm_corrected_ecc_f_mux,iccm_corrected_data_f_mux}; // @[Cat.scala 29:58] - wire _T_3885 = ~io_ifc_fetch_uncacheable_bf; // @[el2_ifu_mem_ctl.scala 695:41] - wire _T_3886 = io_ifc_fetch_req_bf & _T_3885; // @[el2_ifu_mem_ctl.scala 695:39] - wire _T_3887 = ~io_ifc_iccm_access_bf; // @[el2_ifu_mem_ctl.scala 695:72] - wire _T_3888 = _T_3886 & _T_3887; // @[el2_ifu_mem_ctl.scala 695:70] - wire _T_3890 = ~miss_state_en; // @[el2_ifu_mem_ctl.scala 696:34] - wire _T_3891 = _T_2219 & _T_3890; // @[el2_ifu_mem_ctl.scala 696:32] - wire _T_3894 = _T_2235 & _T_3890; // @[el2_ifu_mem_ctl.scala 697:37] - wire _T_3895 = _T_3891 | _T_3894; // @[el2_ifu_mem_ctl.scala 696:88] - wire _T_3896 = miss_state == 3'h7; // @[el2_ifu_mem_ctl.scala 698:19] - wire _T_3898 = _T_3896 & _T_3890; // @[el2_ifu_mem_ctl.scala 698:41] - wire _T_3899 = _T_3895 | _T_3898; // @[el2_ifu_mem_ctl.scala 697:88] - wire _T_3900 = miss_state == 3'h3; // @[el2_ifu_mem_ctl.scala 699:19] - wire _T_3902 = _T_3900 & _T_3890; // @[el2_ifu_mem_ctl.scala 699:35] - wire _T_3903 = _T_3899 | _T_3902; // @[el2_ifu_mem_ctl.scala 698:88] - wire _T_3906 = _T_2234 & _T_3890; // @[el2_ifu_mem_ctl.scala 700:38] - wire _T_3907 = _T_3903 | _T_3906; // @[el2_ifu_mem_ctl.scala 699:88] - wire _T_3909 = _T_2235 & miss_state_en; // @[el2_ifu_mem_ctl.scala 701:37] - wire _T_3910 = miss_nxtstate == 3'h3; // @[el2_ifu_mem_ctl.scala 701:71] - wire _T_3911 = _T_3909 & _T_3910; // @[el2_ifu_mem_ctl.scala 701:54] - wire _T_3912 = _T_3907 | _T_3911; // @[el2_ifu_mem_ctl.scala 700:57] - wire _T_3913 = ~_T_3912; // @[el2_ifu_mem_ctl.scala 696:5] - wire _T_3914 = _T_3888 & _T_3913; // @[el2_ifu_mem_ctl.scala 695:96] - wire _T_3915 = io_ifc_fetch_req_bf & io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 702:28] - wire _T_3917 = _T_3915 & _T_3885; // @[el2_ifu_mem_ctl.scala 702:50] - wire _T_3919 = _T_3917 & _T_3887; // @[el2_ifu_mem_ctl.scala 702:81] - wire [1:0] _T_3922 = write_ic_16_bytes ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_9728 = bus_ifu_wr_en_ff_q & replace_way_mb_any_1; // @[el2_ifu_mem_ctl.scala 797:74] - wire bus_wren_1 = _T_9728 & miss_pending; // @[el2_ifu_mem_ctl.scala 797:98] - wire _T_9727 = bus_ifu_wr_en_ff_q & replace_way_mb_any_0; // @[el2_ifu_mem_ctl.scala 797:74] - wire bus_wren_0 = _T_9727 & miss_pending; // @[el2_ifu_mem_ctl.scala 797:98] + wire [14:0] _T_3115 = {iccm_ecc_corr_index_ff,1'h0}; // @[Cat.scala 29:58] + wire [14:0] _T_3117 = _T_3114 ? _T_3115 : io_ifc_fetch_addr_bf[14:0]; // @[el2_ifu_mem_ctl.scala 687:8] + wire _T_3509 = _T_3347 == 7'h40; // @[el2_lib.scala 345:62] + wire _T_3510 = _T_3497[38] ^ _T_3509; // @[el2_lib.scala 345:44] + wire [6:0] iccm_corrected_ecc_0 = {_T_3510,_T_3497[31],_T_3497[15],_T_3497[7],_T_3497[3],_T_3497[1:0]}; // @[Cat.scala 29:58] + wire _T_3894 = _T_3732 == 7'h40; // @[el2_lib.scala 345:62] + wire _T_3895 = _T_3882[38] ^ _T_3894; // @[el2_lib.scala 345:44] + wire [6:0] iccm_corrected_ecc_1 = {_T_3895,_T_3882[31],_T_3882[15],_T_3882[7],_T_3882[3],_T_3882[1:0]}; // @[Cat.scala 29:58] + wire _T_3911 = _T_3 & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 699:75] + wire [31:0] iccm_corrected_data_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[el2_ifu_mem_ctl.scala 701:38] + wire [6:0] iccm_corrected_ecc_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_ecc_0 : iccm_corrected_ecc_1; // @[el2_ifu_mem_ctl.scala 702:37] + reg iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 710:62] + wire _T_3919 = ~iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 704:93] + wire _T_3920 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err & _T_3919; // @[el2_ifu_mem_ctl.scala 704:91] + wire _T_3922 = _T_3920 & _T_319; // @[el2_ifu_mem_ctl.scala 704:121] + wire iccm_ecc_write_status = _T_3922 | io_iccm_dma_sb_error; // @[el2_ifu_mem_ctl.scala 704:144] + wire _T_3923 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff; // @[el2_ifu_mem_ctl.scala 705:84] + reg [13:0] iccm_rw_addr_f; // @[el2_ifu_mem_ctl.scala 709:51] + wire [13:0] _T_3928 = iccm_rw_addr_f + 14'h1; // @[el2_ifu_mem_ctl.scala 708:102] + wire [38:0] _T_3932 = {iccm_corrected_ecc_f_mux,iccm_corrected_data_f_mux}; // @[Cat.scala 29:58] + wire _T_3937 = ~io_ifc_fetch_uncacheable_bf; // @[el2_ifu_mem_ctl.scala 713:41] + wire _T_3938 = io_ifc_fetch_req_bf & _T_3937; // @[el2_ifu_mem_ctl.scala 713:39] + wire _T_3939 = ~io_ifc_iccm_access_bf; // @[el2_ifu_mem_ctl.scala 713:72] + wire _T_3940 = _T_3938 & _T_3939; // @[el2_ifu_mem_ctl.scala 713:70] + wire _T_3942 = ~miss_state_en; // @[el2_ifu_mem_ctl.scala 714:34] + wire _T_3943 = _T_2268 & _T_3942; // @[el2_ifu_mem_ctl.scala 714:32] + wire _T_3946 = _T_2284 & _T_3942; // @[el2_ifu_mem_ctl.scala 715:37] + wire _T_3947 = _T_3943 | _T_3946; // @[el2_ifu_mem_ctl.scala 714:88] + wire _T_3948 = miss_state == 3'h7; // @[el2_ifu_mem_ctl.scala 716:19] + wire _T_3950 = _T_3948 & _T_3942; // @[el2_ifu_mem_ctl.scala 716:41] + wire _T_3951 = _T_3947 | _T_3950; // @[el2_ifu_mem_ctl.scala 715:88] + wire _T_3952 = miss_state == 3'h3; // @[el2_ifu_mem_ctl.scala 717:19] + wire _T_3954 = _T_3952 & _T_3942; // @[el2_ifu_mem_ctl.scala 717:35] + wire _T_3955 = _T_3951 | _T_3954; // @[el2_ifu_mem_ctl.scala 716:88] + wire _T_3958 = _T_2283 & _T_3942; // @[el2_ifu_mem_ctl.scala 718:38] + wire _T_3959 = _T_3955 | _T_3958; // @[el2_ifu_mem_ctl.scala 717:88] + wire _T_3961 = _T_2284 & miss_state_en; // @[el2_ifu_mem_ctl.scala 719:37] + wire _T_3962 = miss_nxtstate == 3'h3; // @[el2_ifu_mem_ctl.scala 719:71] + wire _T_3963 = _T_3961 & _T_3962; // @[el2_ifu_mem_ctl.scala 719:54] + wire _T_3964 = _T_3959 | _T_3963; // @[el2_ifu_mem_ctl.scala 718:57] + wire _T_3965 = ~_T_3964; // @[el2_ifu_mem_ctl.scala 714:5] + wire _T_3966 = _T_3940 & _T_3965; // @[el2_ifu_mem_ctl.scala 713:96] + wire _T_3967 = io_ifc_fetch_req_bf & io_exu_flush_final; // @[el2_ifu_mem_ctl.scala 720:28] + wire _T_3969 = _T_3967 & _T_3937; // @[el2_ifu_mem_ctl.scala 720:50] + wire _T_3971 = _T_3969 & _T_3939; // @[el2_ifu_mem_ctl.scala 720:81] + wire [1:0] _T_3974 = write_ic_16_bytes ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire _T_9780 = bus_ifu_wr_en_ff_q & replace_way_mb_any_1; // @[el2_ifu_mem_ctl.scala 815:74] + wire bus_wren_1 = _T_9780 & miss_pending; // @[el2_ifu_mem_ctl.scala 815:98] + wire _T_9779 = bus_ifu_wr_en_ff_q & replace_way_mb_any_0; // @[el2_ifu_mem_ctl.scala 815:74] + wire bus_wren_0 = _T_9779 & miss_pending; // @[el2_ifu_mem_ctl.scala 815:98] wire [1:0] bus_ic_wr_en = {bus_wren_1,bus_wren_0}; // @[Cat.scala 29:58] - wire _T_3928 = ~_T_108; // @[el2_ifu_mem_ctl.scala 705:106] - wire _T_3929 = _T_2219 & _T_3928; // @[el2_ifu_mem_ctl.scala 705:104] - wire _T_3930 = _T_2235 | _T_3929; // @[el2_ifu_mem_ctl.scala 705:77] - wire _T_3934 = ~_T_51; // @[el2_ifu_mem_ctl.scala 705:172] - wire _T_3935 = _T_3930 & _T_3934; // @[el2_ifu_mem_ctl.scala 705:170] - wire _T_3936 = ~_T_3935; // @[el2_ifu_mem_ctl.scala 705:44] - wire _T_3940 = reset_ic_in | reset_ic_ff; // @[el2_ifu_mem_ctl.scala 708:64] - wire _T_3941 = ~_T_3940; // @[el2_ifu_mem_ctl.scala 708:50] - wire _T_3942 = _T_276 & _T_3941; // @[el2_ifu_mem_ctl.scala 708:48] - wire _T_3943 = ~reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 708:81] - wire ic_valid = _T_3942 & _T_3943; // @[el2_ifu_mem_ctl.scala 708:79] - wire _T_3945 = debug_c1_clken & io_ic_debug_tag_array; // @[el2_ifu_mem_ctl.scala 709:82] - reg [6:0] ifu_status_wr_addr_ff; // @[el2_ifu_mem_ctl.scala 712:14] - wire _T_3948 = io_ic_debug_wr_en & io_ic_debug_tag_array; // @[el2_ifu_mem_ctl.scala 715:74] - wire _T_9725 = bus_ifu_wr_en_ff_q & last_beat; // @[el2_ifu_mem_ctl.scala 796:45] - wire way_status_wr_en = _T_9725 | ic_act_hit_f; // @[el2_ifu_mem_ctl.scala 796:58] - reg way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 717:14] - wire way_status_hit_new = io_ic_rd_hit[0]; // @[el2_ifu_mem_ctl.scala 792:41] - reg way_status_new_ff; // @[el2_ifu_mem_ctl.scala 723:14] - wire _T_3968 = ifu_status_wr_addr_ff[2:0] == 3'h0; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3969 = _T_3968 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3972 = ifu_status_wr_addr_ff[2:0] == 3'h1; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3973 = _T_3972 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3976 = ifu_status_wr_addr_ff[2:0] == 3'h2; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3977 = _T_3976 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3980 = ifu_status_wr_addr_ff[2:0] == 3'h3; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3981 = _T_3980 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3984 = ifu_status_wr_addr_ff[2:0] == 3'h4; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3985 = _T_3984 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3988 = ifu_status_wr_addr_ff[2:0] == 3'h5; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3989 = _T_3988 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3992 = ifu_status_wr_addr_ff[2:0] == 3'h6; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3993 = _T_3992 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_3996 = ifu_status_wr_addr_ff[2:0] == 3'h7; // @[el2_ifu_mem_ctl.scala 729:128] - wire _T_3997 = _T_3996 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 729:136] - wire _T_9731 = _T_100 & replace_way_mb_any_1; // @[el2_ifu_mem_ctl.scala 799:84] - wire _T_9732 = _T_9731 & miss_pending; // @[el2_ifu_mem_ctl.scala 799:108] - wire bus_wren_last_1 = _T_9732 & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 799:123] - wire wren_reset_miss_1 = replace_way_mb_any_1 & reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 800:84] - wire _T_9734 = bus_wren_last_1 | wren_reset_miss_1; // @[el2_ifu_mem_ctl.scala 801:73] - wire _T_9729 = _T_100 & replace_way_mb_any_0; // @[el2_ifu_mem_ctl.scala 799:84] - wire _T_9730 = _T_9729 & miss_pending; // @[el2_ifu_mem_ctl.scala 799:108] - wire bus_wren_last_0 = _T_9730 & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 799:123] - wire wren_reset_miss_0 = replace_way_mb_any_0 & reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 800:84] - wire _T_9733 = bus_wren_last_0 | wren_reset_miss_0; // @[el2_ifu_mem_ctl.scala 801:73] - wire [1:0] ifu_tag_wren = {_T_9734,_T_9733}; // @[Cat.scala 29:58] - wire [1:0] _T_9769 = _T_3948 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] ic_debug_tag_wr_en = _T_9769 & io_ic_debug_way; // @[el2_ifu_mem_ctl.scala 835:90] - reg [1:0] ifu_tag_wren_ff; // @[el2_ifu_mem_ctl.scala 744:14] - reg ic_valid_ff; // @[el2_ifu_mem_ctl.scala 748:14] - wire _T_5011 = ifu_ic_rw_int_addr_ff[6:5] == 2'h0; // @[el2_ifu_mem_ctl.scala 752:78] - wire _T_5013 = _T_5011 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5015 = perr_ic_index_ff[6:5] == 2'h0; // @[el2_ifu_mem_ctl.scala 753:70] - wire _T_5017 = _T_5015 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5018 = _T_5013 | _T_5017; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5019 = _T_5018 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire _T_5023 = _T_5011 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5027 = _T_5015 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5028 = _T_5023 | _T_5027; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5029 = _T_5028 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire [1:0] tag_valid_clken_0 = {_T_5029,_T_5019}; // @[Cat.scala 29:58] - wire _T_5031 = ifu_ic_rw_int_addr_ff[6:5] == 2'h1; // @[el2_ifu_mem_ctl.scala 752:78] - wire _T_5033 = _T_5031 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5035 = perr_ic_index_ff[6:5] == 2'h1; // @[el2_ifu_mem_ctl.scala 753:70] - wire _T_5037 = _T_5035 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5038 = _T_5033 | _T_5037; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5039 = _T_5038 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire _T_5043 = _T_5031 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5047 = _T_5035 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5048 = _T_5043 | _T_5047; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5049 = _T_5048 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire [1:0] tag_valid_clken_1 = {_T_5049,_T_5039}; // @[Cat.scala 29:58] - wire _T_5051 = ifu_ic_rw_int_addr_ff[6:5] == 2'h2; // @[el2_ifu_mem_ctl.scala 752:78] - wire _T_5053 = _T_5051 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5055 = perr_ic_index_ff[6:5] == 2'h2; // @[el2_ifu_mem_ctl.scala 753:70] - wire _T_5057 = _T_5055 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5058 = _T_5053 | _T_5057; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5059 = _T_5058 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire _T_5063 = _T_5051 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5067 = _T_5055 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5068 = _T_5063 | _T_5067; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5069 = _T_5068 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire [1:0] tag_valid_clken_2 = {_T_5069,_T_5059}; // @[Cat.scala 29:58] - wire _T_5071 = ifu_ic_rw_int_addr_ff[6:5] == 2'h3; // @[el2_ifu_mem_ctl.scala 752:78] - wire _T_5073 = _T_5071 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5075 = perr_ic_index_ff[6:5] == 2'h3; // @[el2_ifu_mem_ctl.scala 753:70] - wire _T_5077 = _T_5075 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5078 = _T_5073 | _T_5077; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5079 = _T_5078 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire _T_5083 = _T_5071 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 752:87] - wire _T_5087 = _T_5075 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 753:79] - wire _T_5088 = _T_5083 | _T_5087; // @[el2_ifu_mem_ctl.scala 752:109] - wire _T_5089 = _T_5088 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 753:102] - wire [1:0] tag_valid_clken_3 = {_T_5089,_T_5079}; // @[Cat.scala 29:58] - wire _T_5100 = ic_valid_ff & _T_195; // @[el2_ifu_mem_ctl.scala 761:97] - wire _T_5101 = ~perr_sel_invalidate; // @[el2_ifu_mem_ctl.scala 761:124] - wire _T_5102 = _T_5100 & _T_5101; // @[el2_ifu_mem_ctl.scala 761:122] - wire _T_5105 = _T_4619 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5106 = perr_ic_index_ff == 7'h0; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5108 = _T_5106 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5109 = _T_5105 | _T_5108; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5110 = _T_5109 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5120 = _T_4620 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5121 = perr_ic_index_ff == 7'h1; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5123 = _T_5121 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5124 = _T_5120 | _T_5123; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5125 = _T_5124 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5135 = _T_4621 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5136 = perr_ic_index_ff == 7'h2; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5138 = _T_5136 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5139 = _T_5135 | _T_5138; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5140 = _T_5139 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5150 = _T_4622 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5151 = perr_ic_index_ff == 7'h3; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5153 = _T_5151 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5154 = _T_5150 | _T_5153; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5155 = _T_5154 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5165 = _T_4623 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5166 = perr_ic_index_ff == 7'h4; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5168 = _T_5166 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5169 = _T_5165 | _T_5168; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5170 = _T_5169 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5180 = _T_4624 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5181 = perr_ic_index_ff == 7'h5; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5183 = _T_5181 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5184 = _T_5180 | _T_5183; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5185 = _T_5184 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5195 = _T_4625 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5196 = perr_ic_index_ff == 7'h6; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5198 = _T_5196 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5199 = _T_5195 | _T_5198; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5200 = _T_5199 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5210 = _T_4626 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5211 = perr_ic_index_ff == 7'h7; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5213 = _T_5211 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5214 = _T_5210 | _T_5213; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5215 = _T_5214 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5225 = _T_4627 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5226 = perr_ic_index_ff == 7'h8; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5228 = _T_5226 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5229 = _T_5225 | _T_5228; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5230 = _T_5229 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5240 = _T_4628 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5241 = perr_ic_index_ff == 7'h9; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5243 = _T_5241 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5244 = _T_5240 | _T_5243; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5245 = _T_5244 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5255 = _T_4629 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5256 = perr_ic_index_ff == 7'ha; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5258 = _T_5256 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5259 = _T_5255 | _T_5258; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5260 = _T_5259 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5270 = _T_4630 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5271 = perr_ic_index_ff == 7'hb; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5273 = _T_5271 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5274 = _T_5270 | _T_5273; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5275 = _T_5274 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5285 = _T_4631 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5286 = perr_ic_index_ff == 7'hc; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5288 = _T_5286 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5289 = _T_5285 | _T_5288; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5290 = _T_5289 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5300 = _T_4632 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5301 = perr_ic_index_ff == 7'hd; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5303 = _T_5301 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5304 = _T_5300 | _T_5303; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5305 = _T_5304 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5315 = _T_4633 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5316 = perr_ic_index_ff == 7'he; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5318 = _T_5316 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5319 = _T_5315 | _T_5318; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5320 = _T_5319 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5330 = _T_4634 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5331 = perr_ic_index_ff == 7'hf; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5333 = _T_5331 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5334 = _T_5330 | _T_5333; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5335 = _T_5334 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5345 = _T_4635 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5346 = perr_ic_index_ff == 7'h10; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5348 = _T_5346 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5349 = _T_5345 | _T_5348; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5350 = _T_5349 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5360 = _T_4636 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5361 = perr_ic_index_ff == 7'h11; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5363 = _T_5361 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5364 = _T_5360 | _T_5363; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5365 = _T_5364 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5375 = _T_4637 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5376 = perr_ic_index_ff == 7'h12; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5378 = _T_5376 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5379 = _T_5375 | _T_5378; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5380 = _T_5379 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5390 = _T_4638 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5391 = perr_ic_index_ff == 7'h13; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5393 = _T_5391 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5394 = _T_5390 | _T_5393; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5395 = _T_5394 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5405 = _T_4639 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5406 = perr_ic_index_ff == 7'h14; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5408 = _T_5406 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5409 = _T_5405 | _T_5408; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5410 = _T_5409 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5420 = _T_4640 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5421 = perr_ic_index_ff == 7'h15; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5423 = _T_5421 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5424 = _T_5420 | _T_5423; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5425 = _T_5424 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5435 = _T_4641 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5436 = perr_ic_index_ff == 7'h16; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5438 = _T_5436 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5439 = _T_5435 | _T_5438; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5440 = _T_5439 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5450 = _T_4642 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5451 = perr_ic_index_ff == 7'h17; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5453 = _T_5451 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5454 = _T_5450 | _T_5453; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5455 = _T_5454 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5465 = _T_4643 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5466 = perr_ic_index_ff == 7'h18; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5468 = _T_5466 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5469 = _T_5465 | _T_5468; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5470 = _T_5469 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5480 = _T_4644 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5481 = perr_ic_index_ff == 7'h19; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5483 = _T_5481 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5484 = _T_5480 | _T_5483; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5485 = _T_5484 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5495 = _T_4645 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5496 = perr_ic_index_ff == 7'h1a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5498 = _T_5496 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5499 = _T_5495 | _T_5498; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5500 = _T_5499 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5510 = _T_4646 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5511 = perr_ic_index_ff == 7'h1b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5513 = _T_5511 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5514 = _T_5510 | _T_5513; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5515 = _T_5514 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5525 = _T_4647 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5526 = perr_ic_index_ff == 7'h1c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5528 = _T_5526 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5529 = _T_5525 | _T_5528; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5530 = _T_5529 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5540 = _T_4648 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5541 = perr_ic_index_ff == 7'h1d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5543 = _T_5541 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5544 = _T_5540 | _T_5543; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5545 = _T_5544 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5555 = _T_4649 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5556 = perr_ic_index_ff == 7'h1e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5558 = _T_5556 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5559 = _T_5555 | _T_5558; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5560 = _T_5559 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5570 = _T_4650 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5571 = perr_ic_index_ff == 7'h1f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_5573 = _T_5571 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5574 = _T_5570 | _T_5573; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5575 = _T_5574 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5585 = _T_4619 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5588 = _T_5106 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5589 = _T_5585 | _T_5588; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5590 = _T_5589 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5600 = _T_4620 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5603 = _T_5121 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5604 = _T_5600 | _T_5603; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5605 = _T_5604 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5615 = _T_4621 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5618 = _T_5136 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5619 = _T_5615 | _T_5618; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5620 = _T_5619 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5630 = _T_4622 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5633 = _T_5151 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5634 = _T_5630 | _T_5633; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5635 = _T_5634 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5645 = _T_4623 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5648 = _T_5166 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5649 = _T_5645 | _T_5648; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5650 = _T_5649 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5660 = _T_4624 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5663 = _T_5181 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5664 = _T_5660 | _T_5663; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5665 = _T_5664 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5675 = _T_4625 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5678 = _T_5196 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5679 = _T_5675 | _T_5678; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5680 = _T_5679 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5690 = _T_4626 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5693 = _T_5211 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5694 = _T_5690 | _T_5693; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5695 = _T_5694 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5705 = _T_4627 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5708 = _T_5226 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5709 = _T_5705 | _T_5708; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5710 = _T_5709 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5720 = _T_4628 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5723 = _T_5241 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5724 = _T_5720 | _T_5723; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5725 = _T_5724 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5735 = _T_4629 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5738 = _T_5256 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5739 = _T_5735 | _T_5738; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5740 = _T_5739 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5750 = _T_4630 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5753 = _T_5271 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5754 = _T_5750 | _T_5753; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5755 = _T_5754 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5765 = _T_4631 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5768 = _T_5286 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5769 = _T_5765 | _T_5768; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5770 = _T_5769 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5780 = _T_4632 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5783 = _T_5301 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5784 = _T_5780 | _T_5783; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5785 = _T_5784 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5795 = _T_4633 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5798 = _T_5316 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5799 = _T_5795 | _T_5798; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5800 = _T_5799 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5810 = _T_4634 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5813 = _T_5331 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5814 = _T_5810 | _T_5813; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5815 = _T_5814 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5825 = _T_4635 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5828 = _T_5346 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5829 = _T_5825 | _T_5828; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5830 = _T_5829 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5840 = _T_4636 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5843 = _T_5361 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5844 = _T_5840 | _T_5843; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5845 = _T_5844 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5855 = _T_4637 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5858 = _T_5376 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5859 = _T_5855 | _T_5858; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5860 = _T_5859 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5870 = _T_4638 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5873 = _T_5391 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5874 = _T_5870 | _T_5873; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5875 = _T_5874 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5885 = _T_4639 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5888 = _T_5406 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5889 = _T_5885 | _T_5888; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5890 = _T_5889 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5900 = _T_4640 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5903 = _T_5421 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5904 = _T_5900 | _T_5903; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5905 = _T_5904 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5915 = _T_4641 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5918 = _T_5436 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5919 = _T_5915 | _T_5918; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5920 = _T_5919 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5930 = _T_4642 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5933 = _T_5451 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5934 = _T_5930 | _T_5933; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5935 = _T_5934 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5945 = _T_4643 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5948 = _T_5466 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5949 = _T_5945 | _T_5948; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5950 = _T_5949 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5960 = _T_4644 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5963 = _T_5481 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5964 = _T_5960 | _T_5963; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5965 = _T_5964 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5975 = _T_4645 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5978 = _T_5496 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5979 = _T_5975 | _T_5978; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5980 = _T_5979 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_5990 = _T_4646 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_5993 = _T_5511 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_5994 = _T_5990 | _T_5993; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_5995 = _T_5994 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6005 = _T_4647 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6008 = _T_5526 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6009 = _T_6005 | _T_6008; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6010 = _T_6009 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6020 = _T_4648 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6023 = _T_5541 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6024 = _T_6020 | _T_6023; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6025 = _T_6024 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6035 = _T_4649 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6038 = _T_5556 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6039 = _T_6035 | _T_6038; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6040 = _T_6039 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6050 = _T_4650 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6053 = _T_5571 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6054 = _T_6050 | _T_6053; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6055 = _T_6054 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6065 = _T_4651 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6066 = perr_ic_index_ff == 7'h20; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6068 = _T_6066 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6069 = _T_6065 | _T_6068; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6070 = _T_6069 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6080 = _T_4652 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6081 = perr_ic_index_ff == 7'h21; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6083 = _T_6081 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6084 = _T_6080 | _T_6083; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6085 = _T_6084 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6095 = _T_4653 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6096 = perr_ic_index_ff == 7'h22; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6098 = _T_6096 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6099 = _T_6095 | _T_6098; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6100 = _T_6099 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6110 = _T_4654 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6111 = perr_ic_index_ff == 7'h23; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6113 = _T_6111 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6114 = _T_6110 | _T_6113; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6115 = _T_6114 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6125 = _T_4655 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6126 = perr_ic_index_ff == 7'h24; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6128 = _T_6126 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6129 = _T_6125 | _T_6128; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6130 = _T_6129 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6140 = _T_4656 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6141 = perr_ic_index_ff == 7'h25; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6143 = _T_6141 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6144 = _T_6140 | _T_6143; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6145 = _T_6144 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6155 = _T_4657 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6156 = perr_ic_index_ff == 7'h26; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6158 = _T_6156 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6159 = _T_6155 | _T_6158; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6160 = _T_6159 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6170 = _T_4658 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6171 = perr_ic_index_ff == 7'h27; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6173 = _T_6171 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6174 = _T_6170 | _T_6173; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6175 = _T_6174 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6185 = _T_4659 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6186 = perr_ic_index_ff == 7'h28; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6188 = _T_6186 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6189 = _T_6185 | _T_6188; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6190 = _T_6189 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6200 = _T_4660 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6201 = perr_ic_index_ff == 7'h29; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6203 = _T_6201 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6204 = _T_6200 | _T_6203; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6205 = _T_6204 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6215 = _T_4661 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6216 = perr_ic_index_ff == 7'h2a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6218 = _T_6216 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6219 = _T_6215 | _T_6218; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6220 = _T_6219 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6230 = _T_4662 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6231 = perr_ic_index_ff == 7'h2b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6233 = _T_6231 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6234 = _T_6230 | _T_6233; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6235 = _T_6234 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6245 = _T_4663 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6246 = perr_ic_index_ff == 7'h2c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6248 = _T_6246 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6249 = _T_6245 | _T_6248; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6250 = _T_6249 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6260 = _T_4664 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6261 = perr_ic_index_ff == 7'h2d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6263 = _T_6261 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6264 = _T_6260 | _T_6263; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6265 = _T_6264 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6275 = _T_4665 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6276 = perr_ic_index_ff == 7'h2e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6278 = _T_6276 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6279 = _T_6275 | _T_6278; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6280 = _T_6279 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6290 = _T_4666 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6291 = perr_ic_index_ff == 7'h2f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6293 = _T_6291 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6294 = _T_6290 | _T_6293; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6295 = _T_6294 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6305 = _T_4667 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6306 = perr_ic_index_ff == 7'h30; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6308 = _T_6306 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6309 = _T_6305 | _T_6308; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6310 = _T_6309 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6320 = _T_4668 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6321 = perr_ic_index_ff == 7'h31; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6323 = _T_6321 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6324 = _T_6320 | _T_6323; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6325 = _T_6324 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6335 = _T_4669 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6336 = perr_ic_index_ff == 7'h32; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6338 = _T_6336 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6339 = _T_6335 | _T_6338; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6340 = _T_6339 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6350 = _T_4670 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6351 = perr_ic_index_ff == 7'h33; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6353 = _T_6351 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6354 = _T_6350 | _T_6353; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6355 = _T_6354 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6365 = _T_4671 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6366 = perr_ic_index_ff == 7'h34; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6368 = _T_6366 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6369 = _T_6365 | _T_6368; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6370 = _T_6369 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6380 = _T_4672 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6381 = perr_ic_index_ff == 7'h35; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6383 = _T_6381 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6384 = _T_6380 | _T_6383; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6385 = _T_6384 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6395 = _T_4673 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6396 = perr_ic_index_ff == 7'h36; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6398 = _T_6396 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6399 = _T_6395 | _T_6398; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6400 = _T_6399 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6410 = _T_4674 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6411 = perr_ic_index_ff == 7'h37; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6413 = _T_6411 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6414 = _T_6410 | _T_6413; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6415 = _T_6414 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6425 = _T_4675 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6426 = perr_ic_index_ff == 7'h38; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6428 = _T_6426 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6429 = _T_6425 | _T_6428; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6430 = _T_6429 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6440 = _T_4676 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6441 = perr_ic_index_ff == 7'h39; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6443 = _T_6441 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6444 = _T_6440 | _T_6443; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6445 = _T_6444 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6455 = _T_4677 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6456 = perr_ic_index_ff == 7'h3a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6458 = _T_6456 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6459 = _T_6455 | _T_6458; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6460 = _T_6459 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6470 = _T_4678 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6471 = perr_ic_index_ff == 7'h3b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6473 = _T_6471 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6474 = _T_6470 | _T_6473; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6475 = _T_6474 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6485 = _T_4679 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6486 = perr_ic_index_ff == 7'h3c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6488 = _T_6486 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6489 = _T_6485 | _T_6488; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6490 = _T_6489 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6500 = _T_4680 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6501 = perr_ic_index_ff == 7'h3d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6503 = _T_6501 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6504 = _T_6500 | _T_6503; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6505 = _T_6504 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6515 = _T_4681 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6516 = perr_ic_index_ff == 7'h3e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6518 = _T_6516 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6519 = _T_6515 | _T_6518; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6520 = _T_6519 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6530 = _T_4682 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6531 = perr_ic_index_ff == 7'h3f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_6533 = _T_6531 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6534 = _T_6530 | _T_6533; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6535 = _T_6534 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6545 = _T_4651 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6548 = _T_6066 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6549 = _T_6545 | _T_6548; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6550 = _T_6549 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6560 = _T_4652 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6563 = _T_6081 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6564 = _T_6560 | _T_6563; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6565 = _T_6564 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6575 = _T_4653 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6578 = _T_6096 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6579 = _T_6575 | _T_6578; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6580 = _T_6579 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6590 = _T_4654 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6593 = _T_6111 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6594 = _T_6590 | _T_6593; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6595 = _T_6594 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6605 = _T_4655 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6608 = _T_6126 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6609 = _T_6605 | _T_6608; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6610 = _T_6609 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6620 = _T_4656 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6623 = _T_6141 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6624 = _T_6620 | _T_6623; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6625 = _T_6624 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6635 = _T_4657 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6638 = _T_6156 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6639 = _T_6635 | _T_6638; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6640 = _T_6639 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6650 = _T_4658 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6653 = _T_6171 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6654 = _T_6650 | _T_6653; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6655 = _T_6654 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6665 = _T_4659 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6668 = _T_6186 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6669 = _T_6665 | _T_6668; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6670 = _T_6669 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6680 = _T_4660 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6683 = _T_6201 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6684 = _T_6680 | _T_6683; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6685 = _T_6684 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6695 = _T_4661 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6698 = _T_6216 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6699 = _T_6695 | _T_6698; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6700 = _T_6699 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6710 = _T_4662 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6713 = _T_6231 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6714 = _T_6710 | _T_6713; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6715 = _T_6714 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6725 = _T_4663 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6728 = _T_6246 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6729 = _T_6725 | _T_6728; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6730 = _T_6729 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6740 = _T_4664 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6743 = _T_6261 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6744 = _T_6740 | _T_6743; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6745 = _T_6744 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6755 = _T_4665 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6758 = _T_6276 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6759 = _T_6755 | _T_6758; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6760 = _T_6759 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6770 = _T_4666 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6773 = _T_6291 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6774 = _T_6770 | _T_6773; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6775 = _T_6774 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6785 = _T_4667 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6788 = _T_6306 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6789 = _T_6785 | _T_6788; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6790 = _T_6789 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6800 = _T_4668 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6803 = _T_6321 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6804 = _T_6800 | _T_6803; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6805 = _T_6804 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6815 = _T_4669 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6818 = _T_6336 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6819 = _T_6815 | _T_6818; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6820 = _T_6819 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6830 = _T_4670 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6833 = _T_6351 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6834 = _T_6830 | _T_6833; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6835 = _T_6834 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6845 = _T_4671 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6848 = _T_6366 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6849 = _T_6845 | _T_6848; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6850 = _T_6849 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6860 = _T_4672 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6863 = _T_6381 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6864 = _T_6860 | _T_6863; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6865 = _T_6864 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6875 = _T_4673 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6878 = _T_6396 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6879 = _T_6875 | _T_6878; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6880 = _T_6879 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6890 = _T_4674 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6893 = _T_6411 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6894 = _T_6890 | _T_6893; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6895 = _T_6894 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6905 = _T_4675 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6908 = _T_6426 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6909 = _T_6905 | _T_6908; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6910 = _T_6909 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6920 = _T_4676 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6923 = _T_6441 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6924 = _T_6920 | _T_6923; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6925 = _T_6924 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6935 = _T_4677 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6938 = _T_6456 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6939 = _T_6935 | _T_6938; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6940 = _T_6939 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6950 = _T_4678 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6953 = _T_6471 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6954 = _T_6950 | _T_6953; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6955 = _T_6954 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6965 = _T_4679 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6968 = _T_6486 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6969 = _T_6965 | _T_6968; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6970 = _T_6969 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6980 = _T_4680 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6983 = _T_6501 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6984 = _T_6980 | _T_6983; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_6985 = _T_6984 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_6995 = _T_4681 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_6998 = _T_6516 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_6999 = _T_6995 | _T_6998; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7000 = _T_6999 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7010 = _T_4682 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7013 = _T_6531 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7014 = _T_7010 | _T_7013; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7015 = _T_7014 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7025 = _T_4683 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7026 = perr_ic_index_ff == 7'h40; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7028 = _T_7026 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7029 = _T_7025 | _T_7028; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7030 = _T_7029 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7040 = _T_4684 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7041 = perr_ic_index_ff == 7'h41; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7043 = _T_7041 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7044 = _T_7040 | _T_7043; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7045 = _T_7044 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7055 = _T_4685 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7056 = perr_ic_index_ff == 7'h42; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7058 = _T_7056 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7059 = _T_7055 | _T_7058; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7060 = _T_7059 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7070 = _T_4686 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7071 = perr_ic_index_ff == 7'h43; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7073 = _T_7071 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7074 = _T_7070 | _T_7073; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7075 = _T_7074 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7085 = _T_4687 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7086 = perr_ic_index_ff == 7'h44; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7088 = _T_7086 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7089 = _T_7085 | _T_7088; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7090 = _T_7089 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7100 = _T_4688 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7101 = perr_ic_index_ff == 7'h45; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7103 = _T_7101 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7104 = _T_7100 | _T_7103; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7105 = _T_7104 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7115 = _T_4689 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7116 = perr_ic_index_ff == 7'h46; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7118 = _T_7116 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7119 = _T_7115 | _T_7118; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7120 = _T_7119 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7130 = _T_4690 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7131 = perr_ic_index_ff == 7'h47; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7133 = _T_7131 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7134 = _T_7130 | _T_7133; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7135 = _T_7134 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7145 = _T_4691 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7146 = perr_ic_index_ff == 7'h48; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7148 = _T_7146 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7149 = _T_7145 | _T_7148; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7150 = _T_7149 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7160 = _T_4692 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7161 = perr_ic_index_ff == 7'h49; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7163 = _T_7161 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7164 = _T_7160 | _T_7163; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7165 = _T_7164 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7175 = _T_4693 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7176 = perr_ic_index_ff == 7'h4a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7178 = _T_7176 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7179 = _T_7175 | _T_7178; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7180 = _T_7179 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7190 = _T_4694 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7191 = perr_ic_index_ff == 7'h4b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7193 = _T_7191 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7194 = _T_7190 | _T_7193; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7195 = _T_7194 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7205 = _T_4695 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7206 = perr_ic_index_ff == 7'h4c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7208 = _T_7206 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7209 = _T_7205 | _T_7208; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7210 = _T_7209 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7220 = _T_4696 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7221 = perr_ic_index_ff == 7'h4d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7223 = _T_7221 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7224 = _T_7220 | _T_7223; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7225 = _T_7224 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7235 = _T_4697 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7236 = perr_ic_index_ff == 7'h4e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7238 = _T_7236 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7239 = _T_7235 | _T_7238; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7240 = _T_7239 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7250 = _T_4698 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7251 = perr_ic_index_ff == 7'h4f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7253 = _T_7251 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7254 = _T_7250 | _T_7253; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7255 = _T_7254 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7265 = _T_4699 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7266 = perr_ic_index_ff == 7'h50; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7268 = _T_7266 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7269 = _T_7265 | _T_7268; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7270 = _T_7269 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7280 = _T_4700 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7281 = perr_ic_index_ff == 7'h51; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7283 = _T_7281 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7284 = _T_7280 | _T_7283; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7285 = _T_7284 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7295 = _T_4701 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7296 = perr_ic_index_ff == 7'h52; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7298 = _T_7296 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7299 = _T_7295 | _T_7298; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7300 = _T_7299 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7310 = _T_4702 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7311 = perr_ic_index_ff == 7'h53; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7313 = _T_7311 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7314 = _T_7310 | _T_7313; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7315 = _T_7314 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7325 = _T_4703 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7326 = perr_ic_index_ff == 7'h54; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7328 = _T_7326 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7329 = _T_7325 | _T_7328; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7330 = _T_7329 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7340 = _T_4704 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7341 = perr_ic_index_ff == 7'h55; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7343 = _T_7341 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7344 = _T_7340 | _T_7343; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7345 = _T_7344 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7355 = _T_4705 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7356 = perr_ic_index_ff == 7'h56; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7358 = _T_7356 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7359 = _T_7355 | _T_7358; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7360 = _T_7359 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7370 = _T_4706 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7371 = perr_ic_index_ff == 7'h57; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7373 = _T_7371 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7374 = _T_7370 | _T_7373; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7375 = _T_7374 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7385 = _T_4707 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7386 = perr_ic_index_ff == 7'h58; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7388 = _T_7386 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7389 = _T_7385 | _T_7388; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7390 = _T_7389 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7400 = _T_4708 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7401 = perr_ic_index_ff == 7'h59; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7403 = _T_7401 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7404 = _T_7400 | _T_7403; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7405 = _T_7404 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7415 = _T_4709 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7416 = perr_ic_index_ff == 7'h5a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7418 = _T_7416 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7419 = _T_7415 | _T_7418; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7420 = _T_7419 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7430 = _T_4710 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7431 = perr_ic_index_ff == 7'h5b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7433 = _T_7431 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7434 = _T_7430 | _T_7433; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7435 = _T_7434 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7445 = _T_4711 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7446 = perr_ic_index_ff == 7'h5c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7448 = _T_7446 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7449 = _T_7445 | _T_7448; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7450 = _T_7449 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7460 = _T_4712 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7461 = perr_ic_index_ff == 7'h5d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7463 = _T_7461 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7464 = _T_7460 | _T_7463; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7465 = _T_7464 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7475 = _T_4713 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7476 = perr_ic_index_ff == 7'h5e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7478 = _T_7476 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7479 = _T_7475 | _T_7478; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7480 = _T_7479 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7490 = _T_4714 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7491 = perr_ic_index_ff == 7'h5f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7493 = _T_7491 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7494 = _T_7490 | _T_7493; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7495 = _T_7494 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7505 = _T_4683 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7508 = _T_7026 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7509 = _T_7505 | _T_7508; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7510 = _T_7509 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7520 = _T_4684 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7523 = _T_7041 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7524 = _T_7520 | _T_7523; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7525 = _T_7524 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7535 = _T_4685 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7538 = _T_7056 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7539 = _T_7535 | _T_7538; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7540 = _T_7539 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7550 = _T_4686 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7553 = _T_7071 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7554 = _T_7550 | _T_7553; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7555 = _T_7554 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7565 = _T_4687 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7568 = _T_7086 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7569 = _T_7565 | _T_7568; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7570 = _T_7569 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7580 = _T_4688 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7583 = _T_7101 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7584 = _T_7580 | _T_7583; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7585 = _T_7584 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7595 = _T_4689 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7598 = _T_7116 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7599 = _T_7595 | _T_7598; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7600 = _T_7599 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7610 = _T_4690 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7613 = _T_7131 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7614 = _T_7610 | _T_7613; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7615 = _T_7614 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7625 = _T_4691 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7628 = _T_7146 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7629 = _T_7625 | _T_7628; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7630 = _T_7629 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7640 = _T_4692 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7643 = _T_7161 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7644 = _T_7640 | _T_7643; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7645 = _T_7644 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7655 = _T_4693 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7658 = _T_7176 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7659 = _T_7655 | _T_7658; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7660 = _T_7659 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7670 = _T_4694 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7673 = _T_7191 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7674 = _T_7670 | _T_7673; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7675 = _T_7674 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7685 = _T_4695 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7688 = _T_7206 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7689 = _T_7685 | _T_7688; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7690 = _T_7689 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7700 = _T_4696 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7703 = _T_7221 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7704 = _T_7700 | _T_7703; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7705 = _T_7704 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7715 = _T_4697 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7718 = _T_7236 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7719 = _T_7715 | _T_7718; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7720 = _T_7719 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7730 = _T_4698 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7733 = _T_7251 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7734 = _T_7730 | _T_7733; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7735 = _T_7734 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7745 = _T_4699 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7748 = _T_7266 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7749 = _T_7745 | _T_7748; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7750 = _T_7749 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7760 = _T_4700 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7763 = _T_7281 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7764 = _T_7760 | _T_7763; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7765 = _T_7764 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7775 = _T_4701 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7778 = _T_7296 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7779 = _T_7775 | _T_7778; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7780 = _T_7779 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7790 = _T_4702 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7793 = _T_7311 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7794 = _T_7790 | _T_7793; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7795 = _T_7794 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7805 = _T_4703 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7808 = _T_7326 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7809 = _T_7805 | _T_7808; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7810 = _T_7809 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7820 = _T_4704 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7823 = _T_7341 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7824 = _T_7820 | _T_7823; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7825 = _T_7824 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7835 = _T_4705 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7838 = _T_7356 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7839 = _T_7835 | _T_7838; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7840 = _T_7839 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7850 = _T_4706 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7853 = _T_7371 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7854 = _T_7850 | _T_7853; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7855 = _T_7854 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7865 = _T_4707 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7868 = _T_7386 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7869 = _T_7865 | _T_7868; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7870 = _T_7869 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7880 = _T_4708 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7883 = _T_7401 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7884 = _T_7880 | _T_7883; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7885 = _T_7884 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7895 = _T_4709 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7898 = _T_7416 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7899 = _T_7895 | _T_7898; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7900 = _T_7899 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7910 = _T_4710 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7913 = _T_7431 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7914 = _T_7910 | _T_7913; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7915 = _T_7914 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7925 = _T_4711 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7928 = _T_7446 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7929 = _T_7925 | _T_7928; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7930 = _T_7929 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7940 = _T_4712 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7943 = _T_7461 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7944 = _T_7940 | _T_7943; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7945 = _T_7944 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7955 = _T_4713 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7958 = _T_7476 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7959 = _T_7955 | _T_7958; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7960 = _T_7959 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7970 = _T_4714 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7973 = _T_7491 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7974 = _T_7970 | _T_7973; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7975 = _T_7974 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_7985 = _T_4715 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_7986 = perr_ic_index_ff == 7'h60; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_7988 = _T_7986 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_7989 = _T_7985 | _T_7988; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_7990 = _T_7989 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8000 = _T_4716 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8001 = perr_ic_index_ff == 7'h61; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8003 = _T_8001 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8004 = _T_8000 | _T_8003; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8005 = _T_8004 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8015 = _T_4717 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8016 = perr_ic_index_ff == 7'h62; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8018 = _T_8016 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8019 = _T_8015 | _T_8018; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8020 = _T_8019 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8030 = _T_4718 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8031 = perr_ic_index_ff == 7'h63; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8033 = _T_8031 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8034 = _T_8030 | _T_8033; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8035 = _T_8034 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8045 = _T_4719 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8046 = perr_ic_index_ff == 7'h64; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8048 = _T_8046 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8049 = _T_8045 | _T_8048; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8050 = _T_8049 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8060 = _T_4720 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8061 = perr_ic_index_ff == 7'h65; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8063 = _T_8061 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8064 = _T_8060 | _T_8063; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8065 = _T_8064 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8075 = _T_4721 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8076 = perr_ic_index_ff == 7'h66; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8078 = _T_8076 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8079 = _T_8075 | _T_8078; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8080 = _T_8079 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8090 = _T_4722 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8091 = perr_ic_index_ff == 7'h67; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8093 = _T_8091 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8094 = _T_8090 | _T_8093; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8095 = _T_8094 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8105 = _T_4723 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8106 = perr_ic_index_ff == 7'h68; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8108 = _T_8106 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8109 = _T_8105 | _T_8108; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8110 = _T_8109 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8120 = _T_4724 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8121 = perr_ic_index_ff == 7'h69; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8123 = _T_8121 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8124 = _T_8120 | _T_8123; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8125 = _T_8124 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8135 = _T_4725 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8136 = perr_ic_index_ff == 7'h6a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8138 = _T_8136 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8139 = _T_8135 | _T_8138; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8140 = _T_8139 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8150 = _T_4726 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8151 = perr_ic_index_ff == 7'h6b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8153 = _T_8151 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8154 = _T_8150 | _T_8153; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8155 = _T_8154 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8165 = _T_4727 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8166 = perr_ic_index_ff == 7'h6c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8168 = _T_8166 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8169 = _T_8165 | _T_8168; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8170 = _T_8169 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8180 = _T_4728 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8181 = perr_ic_index_ff == 7'h6d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8183 = _T_8181 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8184 = _T_8180 | _T_8183; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8185 = _T_8184 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8195 = _T_4729 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8196 = perr_ic_index_ff == 7'h6e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8198 = _T_8196 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8199 = _T_8195 | _T_8198; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8200 = _T_8199 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8210 = _T_4730 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8211 = perr_ic_index_ff == 7'h6f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8213 = _T_8211 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8214 = _T_8210 | _T_8213; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8215 = _T_8214 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8225 = _T_4731 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8226 = perr_ic_index_ff == 7'h70; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8228 = _T_8226 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8229 = _T_8225 | _T_8228; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8230 = _T_8229 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8240 = _T_4732 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8241 = perr_ic_index_ff == 7'h71; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8243 = _T_8241 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8244 = _T_8240 | _T_8243; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8245 = _T_8244 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8255 = _T_4733 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8256 = perr_ic_index_ff == 7'h72; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8258 = _T_8256 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8259 = _T_8255 | _T_8258; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8260 = _T_8259 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8270 = _T_4734 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8271 = perr_ic_index_ff == 7'h73; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8273 = _T_8271 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8274 = _T_8270 | _T_8273; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8275 = _T_8274 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8285 = _T_4735 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8286 = perr_ic_index_ff == 7'h74; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8288 = _T_8286 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8289 = _T_8285 | _T_8288; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8290 = _T_8289 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8300 = _T_4736 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8301 = perr_ic_index_ff == 7'h75; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8303 = _T_8301 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8304 = _T_8300 | _T_8303; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8305 = _T_8304 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8315 = _T_4737 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8316 = perr_ic_index_ff == 7'h76; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8318 = _T_8316 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8319 = _T_8315 | _T_8318; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8320 = _T_8319 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8330 = _T_4738 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8331 = perr_ic_index_ff == 7'h77; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8333 = _T_8331 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8334 = _T_8330 | _T_8333; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8335 = _T_8334 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8345 = _T_4739 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8346 = perr_ic_index_ff == 7'h78; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8348 = _T_8346 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8349 = _T_8345 | _T_8348; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8350 = _T_8349 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8360 = _T_4740 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8361 = perr_ic_index_ff == 7'h79; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8363 = _T_8361 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8364 = _T_8360 | _T_8363; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8365 = _T_8364 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8375 = _T_4741 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8376 = perr_ic_index_ff == 7'h7a; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8378 = _T_8376 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8379 = _T_8375 | _T_8378; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8380 = _T_8379 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8390 = _T_4742 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8391 = perr_ic_index_ff == 7'h7b; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8393 = _T_8391 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8394 = _T_8390 | _T_8393; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8395 = _T_8394 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8405 = _T_4743 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8406 = perr_ic_index_ff == 7'h7c; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8408 = _T_8406 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8409 = _T_8405 | _T_8408; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8410 = _T_8409 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8420 = _T_4744 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8421 = perr_ic_index_ff == 7'h7d; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8423 = _T_8421 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8424 = _T_8420 | _T_8423; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8425 = _T_8424 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8435 = _T_4745 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8436 = perr_ic_index_ff == 7'h7e; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8438 = _T_8436 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8439 = _T_8435 | _T_8438; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8440 = _T_8439 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8450 = _T_4746 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8451 = perr_ic_index_ff == 7'h7f; // @[el2_ifu_mem_ctl.scala 762:102] - wire _T_8453 = _T_8451 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8454 = _T_8450 | _T_8453; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8455 = _T_8454 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8465 = _T_4715 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8468 = _T_7986 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8469 = _T_8465 | _T_8468; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8470 = _T_8469 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8480 = _T_4716 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8483 = _T_8001 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8484 = _T_8480 | _T_8483; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8485 = _T_8484 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8495 = _T_4717 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8498 = _T_8016 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8499 = _T_8495 | _T_8498; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8500 = _T_8499 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8510 = _T_4718 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8513 = _T_8031 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8514 = _T_8510 | _T_8513; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8515 = _T_8514 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8525 = _T_4719 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8528 = _T_8046 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8529 = _T_8525 | _T_8528; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8530 = _T_8529 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8540 = _T_4720 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8543 = _T_8061 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8544 = _T_8540 | _T_8543; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8545 = _T_8544 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8555 = _T_4721 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8558 = _T_8076 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8559 = _T_8555 | _T_8558; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8560 = _T_8559 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8570 = _T_4722 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8573 = _T_8091 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8574 = _T_8570 | _T_8573; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8575 = _T_8574 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8585 = _T_4723 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8588 = _T_8106 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8589 = _T_8585 | _T_8588; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8590 = _T_8589 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8600 = _T_4724 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8603 = _T_8121 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8604 = _T_8600 | _T_8603; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8605 = _T_8604 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8615 = _T_4725 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8618 = _T_8136 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8619 = _T_8615 | _T_8618; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8620 = _T_8619 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8630 = _T_4726 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8633 = _T_8151 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8634 = _T_8630 | _T_8633; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8635 = _T_8634 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8645 = _T_4727 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8648 = _T_8166 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8649 = _T_8645 | _T_8648; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8650 = _T_8649 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8660 = _T_4728 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8663 = _T_8181 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8664 = _T_8660 | _T_8663; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8665 = _T_8664 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8675 = _T_4729 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8678 = _T_8196 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8679 = _T_8675 | _T_8678; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8680 = _T_8679 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8690 = _T_4730 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8693 = _T_8211 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8694 = _T_8690 | _T_8693; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8695 = _T_8694 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8705 = _T_4731 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8708 = _T_8226 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8709 = _T_8705 | _T_8708; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8710 = _T_8709 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8720 = _T_4732 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8723 = _T_8241 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8724 = _T_8720 | _T_8723; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8725 = _T_8724 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8735 = _T_4733 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8738 = _T_8256 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8739 = _T_8735 | _T_8738; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8740 = _T_8739 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8750 = _T_4734 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8753 = _T_8271 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8754 = _T_8750 | _T_8753; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8755 = _T_8754 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8765 = _T_4735 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8768 = _T_8286 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8769 = _T_8765 | _T_8768; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8770 = _T_8769 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8780 = _T_4736 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8783 = _T_8301 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8784 = _T_8780 | _T_8783; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8785 = _T_8784 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8795 = _T_4737 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8798 = _T_8316 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8799 = _T_8795 | _T_8798; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8800 = _T_8799 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8810 = _T_4738 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8813 = _T_8331 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8814 = _T_8810 | _T_8813; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8815 = _T_8814 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8825 = _T_4739 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8828 = _T_8346 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8829 = _T_8825 | _T_8828; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8830 = _T_8829 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8840 = _T_4740 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8843 = _T_8361 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8844 = _T_8840 | _T_8843; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8845 = _T_8844 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8855 = _T_4741 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8858 = _T_8376 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8859 = _T_8855 | _T_8858; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8860 = _T_8859 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8870 = _T_4742 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8873 = _T_8391 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8874 = _T_8870 | _T_8873; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8875 = _T_8874 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8885 = _T_4743 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8888 = _T_8406 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8889 = _T_8885 | _T_8888; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8890 = _T_8889 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8900 = _T_4744 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8903 = _T_8421 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8904 = _T_8900 | _T_8903; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8905 = _T_8904 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8915 = _T_4745 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8918 = _T_8436 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8919 = _T_8915 | _T_8918; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8920 = _T_8919 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_8930 = _T_4746 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 762:59] - wire _T_8933 = _T_8451 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 762:124] - wire _T_8934 = _T_8930 | _T_8933; // @[el2_ifu_mem_ctl.scala 762:81] - wire _T_8935 = _T_8934 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 762:147] - wire _T_9737 = ~fetch_uncacheable_ff; // @[el2_ifu_mem_ctl.scala 817:63] - wire _T_9738 = _T_9737 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 817:85] - wire [1:0] _T_9740 = _T_9738 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - reg _T_9747; // @[el2_ifu_mem_ctl.scala 822:57] - reg _T_9748; // @[el2_ifu_mem_ctl.scala 823:56] - reg _T_9749; // @[el2_ifu_mem_ctl.scala 824:59] - wire _T_9750 = ~ifu_bus_arready_ff; // @[el2_ifu_mem_ctl.scala 825:80] - wire _T_9751 = ifu_bus_arvalid_ff & _T_9750; // @[el2_ifu_mem_ctl.scala 825:78] - reg _T_9753; // @[el2_ifu_mem_ctl.scala 825:58] - reg _T_9754; // @[el2_ifu_mem_ctl.scala 826:58] - wire _T_9757 = io_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h3; // @[el2_ifu_mem_ctl.scala 833:71] - wire _T_9759 = io_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h2; // @[el2_ifu_mem_ctl.scala 833:124] - wire _T_9761 = io_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h1; // @[el2_ifu_mem_ctl.scala 834:50] - wire _T_9763 = io_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h0; // @[el2_ifu_mem_ctl.scala 834:103] - wire [3:0] _T_9766 = {_T_9757,_T_9759,_T_9761,_T_9763}; // @[Cat.scala 29:58] - reg _T_9775; // @[Reg.scala 27:20] + wire _T_3980 = ~_T_108; // @[el2_ifu_mem_ctl.scala 723:106] + wire _T_3981 = _T_2268 & _T_3980; // @[el2_ifu_mem_ctl.scala 723:104] + wire _T_3982 = _T_2284 | _T_3981; // @[el2_ifu_mem_ctl.scala 723:77] + wire _T_3986 = ~_T_51; // @[el2_ifu_mem_ctl.scala 723:172] + wire _T_3987 = _T_3982 & _T_3986; // @[el2_ifu_mem_ctl.scala 723:170] + wire _T_3988 = ~_T_3987; // @[el2_ifu_mem_ctl.scala 723:44] + wire _T_3992 = reset_ic_in | reset_ic_ff; // @[el2_ifu_mem_ctl.scala 726:64] + wire _T_3993 = ~_T_3992; // @[el2_ifu_mem_ctl.scala 726:50] + wire _T_3994 = _T_276 & _T_3993; // @[el2_ifu_mem_ctl.scala 726:48] + wire _T_3995 = ~reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 726:81] + wire ic_valid = _T_3994 & _T_3995; // @[el2_ifu_mem_ctl.scala 726:79] + wire _T_3997 = debug_c1_clken & io_ic_debug_tag_array; // @[el2_ifu_mem_ctl.scala 727:82] + reg [6:0] ifu_status_wr_addr_ff; // @[el2_ifu_mem_ctl.scala 730:14] + wire _T_4000 = io_ic_debug_wr_en & io_ic_debug_tag_array; // @[el2_ifu_mem_ctl.scala 733:74] + wire _T_9777 = bus_ifu_wr_en_ff_q & last_beat; // @[el2_ifu_mem_ctl.scala 814:45] + wire way_status_wr_en = _T_9777 | ic_act_hit_f; // @[el2_ifu_mem_ctl.scala 814:58] + reg way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 735:14] + wire way_status_hit_new = io_ic_rd_hit[0]; // @[el2_ifu_mem_ctl.scala 810:41] + reg way_status_new_ff; // @[el2_ifu_mem_ctl.scala 741:14] + wire _T_4020 = ifu_status_wr_addr_ff[2:0] == 3'h0; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4021 = _T_4020 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4024 = ifu_status_wr_addr_ff[2:0] == 3'h1; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4025 = _T_4024 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4028 = ifu_status_wr_addr_ff[2:0] == 3'h2; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4029 = _T_4028 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4032 = ifu_status_wr_addr_ff[2:0] == 3'h3; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4033 = _T_4032 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4036 = ifu_status_wr_addr_ff[2:0] == 3'h4; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4037 = _T_4036 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4040 = ifu_status_wr_addr_ff[2:0] == 3'h5; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4041 = _T_4040 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4044 = ifu_status_wr_addr_ff[2:0] == 3'h6; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4045 = _T_4044 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_4048 = ifu_status_wr_addr_ff[2:0] == 3'h7; // @[el2_ifu_mem_ctl.scala 747:128] + wire _T_4049 = _T_4048 & way_status_wr_en_ff; // @[el2_ifu_mem_ctl.scala 747:136] + wire _T_9783 = _T_100 & replace_way_mb_any_1; // @[el2_ifu_mem_ctl.scala 817:84] + wire _T_9784 = _T_9783 & miss_pending; // @[el2_ifu_mem_ctl.scala 817:108] + wire bus_wren_last_1 = _T_9784 & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 817:123] + wire wren_reset_miss_1 = replace_way_mb_any_1 & reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 818:84] + wire _T_9786 = bus_wren_last_1 | wren_reset_miss_1; // @[el2_ifu_mem_ctl.scala 819:73] + wire _T_9781 = _T_100 & replace_way_mb_any_0; // @[el2_ifu_mem_ctl.scala 817:84] + wire _T_9782 = _T_9781 & miss_pending; // @[el2_ifu_mem_ctl.scala 817:108] + wire bus_wren_last_0 = _T_9782 & bus_last_data_beat; // @[el2_ifu_mem_ctl.scala 817:123] + wire wren_reset_miss_0 = replace_way_mb_any_0 & reset_tag_valid_for_miss; // @[el2_ifu_mem_ctl.scala 818:84] + wire _T_9785 = bus_wren_last_0 | wren_reset_miss_0; // @[el2_ifu_mem_ctl.scala 819:73] + wire [1:0] ifu_tag_wren = {_T_9786,_T_9785}; // @[Cat.scala 29:58] + wire [1:0] _T_9821 = _T_4000 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire [1:0] ic_debug_tag_wr_en = _T_9821 & io_ic_debug_way; // @[el2_ifu_mem_ctl.scala 853:90] + reg [1:0] ifu_tag_wren_ff; // @[el2_ifu_mem_ctl.scala 762:14] + reg ic_valid_ff; // @[el2_ifu_mem_ctl.scala 766:14] + wire _T_5063 = ifu_ic_rw_int_addr_ff[6:5] == 2'h0; // @[el2_ifu_mem_ctl.scala 770:78] + wire _T_5065 = _T_5063 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5067 = perr_ic_index_ff[6:5] == 2'h0; // @[el2_ifu_mem_ctl.scala 771:70] + wire _T_5069 = _T_5067 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5070 = _T_5065 | _T_5069; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5071 = _T_5070 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire _T_5075 = _T_5063 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5079 = _T_5067 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5080 = _T_5075 | _T_5079; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5081 = _T_5080 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire [1:0] tag_valid_clken_0 = {_T_5081,_T_5071}; // @[Cat.scala 29:58] + wire _T_5083 = ifu_ic_rw_int_addr_ff[6:5] == 2'h1; // @[el2_ifu_mem_ctl.scala 770:78] + wire _T_5085 = _T_5083 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5087 = perr_ic_index_ff[6:5] == 2'h1; // @[el2_ifu_mem_ctl.scala 771:70] + wire _T_5089 = _T_5087 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5090 = _T_5085 | _T_5089; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5091 = _T_5090 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire _T_5095 = _T_5083 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5099 = _T_5087 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5100 = _T_5095 | _T_5099; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5101 = _T_5100 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire [1:0] tag_valid_clken_1 = {_T_5101,_T_5091}; // @[Cat.scala 29:58] + wire _T_5103 = ifu_ic_rw_int_addr_ff[6:5] == 2'h2; // @[el2_ifu_mem_ctl.scala 770:78] + wire _T_5105 = _T_5103 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5107 = perr_ic_index_ff[6:5] == 2'h2; // @[el2_ifu_mem_ctl.scala 771:70] + wire _T_5109 = _T_5107 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5110 = _T_5105 | _T_5109; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5111 = _T_5110 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire _T_5115 = _T_5103 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5119 = _T_5107 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5120 = _T_5115 | _T_5119; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5121 = _T_5120 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire [1:0] tag_valid_clken_2 = {_T_5121,_T_5111}; // @[Cat.scala 29:58] + wire _T_5123 = ifu_ic_rw_int_addr_ff[6:5] == 2'h3; // @[el2_ifu_mem_ctl.scala 770:78] + wire _T_5125 = _T_5123 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5127 = perr_ic_index_ff[6:5] == 2'h3; // @[el2_ifu_mem_ctl.scala 771:70] + wire _T_5129 = _T_5127 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5130 = _T_5125 | _T_5129; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5131 = _T_5130 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire _T_5135 = _T_5123 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 770:87] + wire _T_5139 = _T_5127 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 771:79] + wire _T_5140 = _T_5135 | _T_5139; // @[el2_ifu_mem_ctl.scala 770:109] + wire _T_5141 = _T_5140 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 771:102] + wire [1:0] tag_valid_clken_3 = {_T_5141,_T_5131}; // @[Cat.scala 29:58] + wire _T_5152 = ic_valid_ff & _T_195; // @[el2_ifu_mem_ctl.scala 779:97] + wire _T_5153 = ~perr_sel_invalidate; // @[el2_ifu_mem_ctl.scala 779:124] + wire _T_5154 = _T_5152 & _T_5153; // @[el2_ifu_mem_ctl.scala 779:122] + wire _T_5157 = _T_4671 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5158 = perr_ic_index_ff == 7'h0; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5160 = _T_5158 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5161 = _T_5157 | _T_5160; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5162 = _T_5161 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5172 = _T_4672 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5173 = perr_ic_index_ff == 7'h1; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5175 = _T_5173 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5176 = _T_5172 | _T_5175; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5177 = _T_5176 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5187 = _T_4673 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5188 = perr_ic_index_ff == 7'h2; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5190 = _T_5188 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5191 = _T_5187 | _T_5190; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5192 = _T_5191 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5202 = _T_4674 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5203 = perr_ic_index_ff == 7'h3; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5205 = _T_5203 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5206 = _T_5202 | _T_5205; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5207 = _T_5206 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5217 = _T_4675 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5218 = perr_ic_index_ff == 7'h4; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5220 = _T_5218 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5221 = _T_5217 | _T_5220; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5222 = _T_5221 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5232 = _T_4676 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5233 = perr_ic_index_ff == 7'h5; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5235 = _T_5233 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5236 = _T_5232 | _T_5235; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5237 = _T_5236 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5247 = _T_4677 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5248 = perr_ic_index_ff == 7'h6; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5250 = _T_5248 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5251 = _T_5247 | _T_5250; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5252 = _T_5251 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5262 = _T_4678 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5263 = perr_ic_index_ff == 7'h7; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5265 = _T_5263 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5266 = _T_5262 | _T_5265; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5267 = _T_5266 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5277 = _T_4679 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5278 = perr_ic_index_ff == 7'h8; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5280 = _T_5278 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5281 = _T_5277 | _T_5280; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5282 = _T_5281 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5292 = _T_4680 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5293 = perr_ic_index_ff == 7'h9; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5295 = _T_5293 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5296 = _T_5292 | _T_5295; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5297 = _T_5296 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5307 = _T_4681 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5308 = perr_ic_index_ff == 7'ha; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5310 = _T_5308 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5311 = _T_5307 | _T_5310; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5312 = _T_5311 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5322 = _T_4682 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5323 = perr_ic_index_ff == 7'hb; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5325 = _T_5323 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5326 = _T_5322 | _T_5325; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5327 = _T_5326 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5337 = _T_4683 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5338 = perr_ic_index_ff == 7'hc; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5340 = _T_5338 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5341 = _T_5337 | _T_5340; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5342 = _T_5341 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5352 = _T_4684 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5353 = perr_ic_index_ff == 7'hd; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5355 = _T_5353 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5356 = _T_5352 | _T_5355; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5357 = _T_5356 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5367 = _T_4685 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5368 = perr_ic_index_ff == 7'he; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5370 = _T_5368 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5371 = _T_5367 | _T_5370; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5372 = _T_5371 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5382 = _T_4686 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5383 = perr_ic_index_ff == 7'hf; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5385 = _T_5383 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5386 = _T_5382 | _T_5385; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5387 = _T_5386 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5397 = _T_4687 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5398 = perr_ic_index_ff == 7'h10; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5400 = _T_5398 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5401 = _T_5397 | _T_5400; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5402 = _T_5401 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5412 = _T_4688 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5413 = perr_ic_index_ff == 7'h11; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5415 = _T_5413 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5416 = _T_5412 | _T_5415; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5417 = _T_5416 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5427 = _T_4689 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5428 = perr_ic_index_ff == 7'h12; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5430 = _T_5428 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5431 = _T_5427 | _T_5430; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5432 = _T_5431 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5442 = _T_4690 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5443 = perr_ic_index_ff == 7'h13; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5445 = _T_5443 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5446 = _T_5442 | _T_5445; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5447 = _T_5446 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5457 = _T_4691 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5458 = perr_ic_index_ff == 7'h14; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5460 = _T_5458 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5461 = _T_5457 | _T_5460; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5462 = _T_5461 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5472 = _T_4692 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5473 = perr_ic_index_ff == 7'h15; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5475 = _T_5473 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5476 = _T_5472 | _T_5475; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5477 = _T_5476 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5487 = _T_4693 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5488 = perr_ic_index_ff == 7'h16; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5490 = _T_5488 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5491 = _T_5487 | _T_5490; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5492 = _T_5491 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5502 = _T_4694 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5503 = perr_ic_index_ff == 7'h17; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5505 = _T_5503 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5506 = _T_5502 | _T_5505; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5507 = _T_5506 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5517 = _T_4695 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5518 = perr_ic_index_ff == 7'h18; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5520 = _T_5518 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5521 = _T_5517 | _T_5520; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5522 = _T_5521 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5532 = _T_4696 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5533 = perr_ic_index_ff == 7'h19; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5535 = _T_5533 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5536 = _T_5532 | _T_5535; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5537 = _T_5536 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5547 = _T_4697 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5548 = perr_ic_index_ff == 7'h1a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5550 = _T_5548 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5551 = _T_5547 | _T_5550; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5552 = _T_5551 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5562 = _T_4698 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5563 = perr_ic_index_ff == 7'h1b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5565 = _T_5563 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5566 = _T_5562 | _T_5565; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5567 = _T_5566 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5577 = _T_4699 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5578 = perr_ic_index_ff == 7'h1c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5580 = _T_5578 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5581 = _T_5577 | _T_5580; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5582 = _T_5581 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5592 = _T_4700 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5593 = perr_ic_index_ff == 7'h1d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5595 = _T_5593 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5596 = _T_5592 | _T_5595; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5597 = _T_5596 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5607 = _T_4701 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5608 = perr_ic_index_ff == 7'h1e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5610 = _T_5608 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5611 = _T_5607 | _T_5610; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5612 = _T_5611 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5622 = _T_4702 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5623 = perr_ic_index_ff == 7'h1f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_5625 = _T_5623 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5626 = _T_5622 | _T_5625; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5627 = _T_5626 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5637 = _T_4671 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5640 = _T_5158 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5641 = _T_5637 | _T_5640; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5642 = _T_5641 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5652 = _T_4672 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5655 = _T_5173 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5656 = _T_5652 | _T_5655; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5657 = _T_5656 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5667 = _T_4673 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5670 = _T_5188 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5671 = _T_5667 | _T_5670; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5672 = _T_5671 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5682 = _T_4674 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5685 = _T_5203 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5686 = _T_5682 | _T_5685; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5687 = _T_5686 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5697 = _T_4675 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5700 = _T_5218 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5701 = _T_5697 | _T_5700; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5702 = _T_5701 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5712 = _T_4676 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5715 = _T_5233 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5716 = _T_5712 | _T_5715; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5717 = _T_5716 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5727 = _T_4677 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5730 = _T_5248 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5731 = _T_5727 | _T_5730; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5732 = _T_5731 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5742 = _T_4678 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5745 = _T_5263 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5746 = _T_5742 | _T_5745; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5747 = _T_5746 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5757 = _T_4679 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5760 = _T_5278 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5761 = _T_5757 | _T_5760; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5762 = _T_5761 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5772 = _T_4680 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5775 = _T_5293 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5776 = _T_5772 | _T_5775; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5777 = _T_5776 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5787 = _T_4681 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5790 = _T_5308 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5791 = _T_5787 | _T_5790; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5792 = _T_5791 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5802 = _T_4682 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5805 = _T_5323 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5806 = _T_5802 | _T_5805; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5807 = _T_5806 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5817 = _T_4683 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5820 = _T_5338 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5821 = _T_5817 | _T_5820; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5822 = _T_5821 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5832 = _T_4684 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5835 = _T_5353 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5836 = _T_5832 | _T_5835; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5837 = _T_5836 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5847 = _T_4685 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5850 = _T_5368 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5851 = _T_5847 | _T_5850; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5852 = _T_5851 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5862 = _T_4686 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5865 = _T_5383 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5866 = _T_5862 | _T_5865; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5867 = _T_5866 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5877 = _T_4687 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5880 = _T_5398 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5881 = _T_5877 | _T_5880; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5882 = _T_5881 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5892 = _T_4688 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5895 = _T_5413 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5896 = _T_5892 | _T_5895; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5897 = _T_5896 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5907 = _T_4689 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5910 = _T_5428 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5911 = _T_5907 | _T_5910; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5912 = _T_5911 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5922 = _T_4690 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5925 = _T_5443 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5926 = _T_5922 | _T_5925; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5927 = _T_5926 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5937 = _T_4691 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5940 = _T_5458 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5941 = _T_5937 | _T_5940; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5942 = _T_5941 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5952 = _T_4692 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5955 = _T_5473 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5956 = _T_5952 | _T_5955; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5957 = _T_5956 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5967 = _T_4693 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5970 = _T_5488 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5971 = _T_5967 | _T_5970; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5972 = _T_5971 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5982 = _T_4694 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_5985 = _T_5503 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_5986 = _T_5982 | _T_5985; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_5987 = _T_5986 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_5997 = _T_4695 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6000 = _T_5518 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6001 = _T_5997 | _T_6000; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6002 = _T_6001 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6012 = _T_4696 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6015 = _T_5533 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6016 = _T_6012 | _T_6015; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6017 = _T_6016 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6027 = _T_4697 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6030 = _T_5548 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6031 = _T_6027 | _T_6030; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6032 = _T_6031 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6042 = _T_4698 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6045 = _T_5563 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6046 = _T_6042 | _T_6045; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6047 = _T_6046 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6057 = _T_4699 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6060 = _T_5578 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6061 = _T_6057 | _T_6060; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6062 = _T_6061 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6072 = _T_4700 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6075 = _T_5593 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6076 = _T_6072 | _T_6075; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6077 = _T_6076 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6087 = _T_4701 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6090 = _T_5608 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6091 = _T_6087 | _T_6090; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6092 = _T_6091 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6102 = _T_4702 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6105 = _T_5623 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6106 = _T_6102 | _T_6105; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6107 = _T_6106 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6117 = _T_4703 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6118 = perr_ic_index_ff == 7'h20; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6120 = _T_6118 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6121 = _T_6117 | _T_6120; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6122 = _T_6121 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6132 = _T_4704 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6133 = perr_ic_index_ff == 7'h21; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6135 = _T_6133 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6136 = _T_6132 | _T_6135; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6137 = _T_6136 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6147 = _T_4705 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6148 = perr_ic_index_ff == 7'h22; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6150 = _T_6148 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6151 = _T_6147 | _T_6150; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6152 = _T_6151 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6162 = _T_4706 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6163 = perr_ic_index_ff == 7'h23; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6165 = _T_6163 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6166 = _T_6162 | _T_6165; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6167 = _T_6166 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6177 = _T_4707 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6178 = perr_ic_index_ff == 7'h24; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6180 = _T_6178 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6181 = _T_6177 | _T_6180; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6182 = _T_6181 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6192 = _T_4708 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6193 = perr_ic_index_ff == 7'h25; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6195 = _T_6193 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6196 = _T_6192 | _T_6195; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6197 = _T_6196 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6207 = _T_4709 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6208 = perr_ic_index_ff == 7'h26; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6210 = _T_6208 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6211 = _T_6207 | _T_6210; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6212 = _T_6211 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6222 = _T_4710 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6223 = perr_ic_index_ff == 7'h27; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6225 = _T_6223 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6226 = _T_6222 | _T_6225; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6227 = _T_6226 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6237 = _T_4711 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6238 = perr_ic_index_ff == 7'h28; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6240 = _T_6238 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6241 = _T_6237 | _T_6240; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6242 = _T_6241 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6252 = _T_4712 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6253 = perr_ic_index_ff == 7'h29; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6255 = _T_6253 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6256 = _T_6252 | _T_6255; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6257 = _T_6256 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6267 = _T_4713 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6268 = perr_ic_index_ff == 7'h2a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6270 = _T_6268 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6271 = _T_6267 | _T_6270; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6272 = _T_6271 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6282 = _T_4714 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6283 = perr_ic_index_ff == 7'h2b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6285 = _T_6283 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6286 = _T_6282 | _T_6285; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6287 = _T_6286 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6297 = _T_4715 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6298 = perr_ic_index_ff == 7'h2c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6300 = _T_6298 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6301 = _T_6297 | _T_6300; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6302 = _T_6301 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6312 = _T_4716 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6313 = perr_ic_index_ff == 7'h2d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6315 = _T_6313 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6316 = _T_6312 | _T_6315; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6317 = _T_6316 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6327 = _T_4717 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6328 = perr_ic_index_ff == 7'h2e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6330 = _T_6328 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6331 = _T_6327 | _T_6330; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6332 = _T_6331 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6342 = _T_4718 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6343 = perr_ic_index_ff == 7'h2f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6345 = _T_6343 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6346 = _T_6342 | _T_6345; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6347 = _T_6346 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6357 = _T_4719 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6358 = perr_ic_index_ff == 7'h30; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6360 = _T_6358 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6361 = _T_6357 | _T_6360; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6362 = _T_6361 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6372 = _T_4720 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6373 = perr_ic_index_ff == 7'h31; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6375 = _T_6373 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6376 = _T_6372 | _T_6375; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6377 = _T_6376 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6387 = _T_4721 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6388 = perr_ic_index_ff == 7'h32; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6390 = _T_6388 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6391 = _T_6387 | _T_6390; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6392 = _T_6391 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6402 = _T_4722 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6403 = perr_ic_index_ff == 7'h33; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6405 = _T_6403 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6406 = _T_6402 | _T_6405; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6407 = _T_6406 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6417 = _T_4723 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6418 = perr_ic_index_ff == 7'h34; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6420 = _T_6418 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6421 = _T_6417 | _T_6420; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6422 = _T_6421 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6432 = _T_4724 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6433 = perr_ic_index_ff == 7'h35; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6435 = _T_6433 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6436 = _T_6432 | _T_6435; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6437 = _T_6436 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6447 = _T_4725 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6448 = perr_ic_index_ff == 7'h36; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6450 = _T_6448 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6451 = _T_6447 | _T_6450; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6452 = _T_6451 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6462 = _T_4726 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6463 = perr_ic_index_ff == 7'h37; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6465 = _T_6463 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6466 = _T_6462 | _T_6465; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6467 = _T_6466 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6477 = _T_4727 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6478 = perr_ic_index_ff == 7'h38; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6480 = _T_6478 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6481 = _T_6477 | _T_6480; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6482 = _T_6481 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6492 = _T_4728 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6493 = perr_ic_index_ff == 7'h39; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6495 = _T_6493 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6496 = _T_6492 | _T_6495; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6497 = _T_6496 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6507 = _T_4729 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6508 = perr_ic_index_ff == 7'h3a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6510 = _T_6508 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6511 = _T_6507 | _T_6510; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6512 = _T_6511 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6522 = _T_4730 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6523 = perr_ic_index_ff == 7'h3b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6525 = _T_6523 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6526 = _T_6522 | _T_6525; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6527 = _T_6526 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6537 = _T_4731 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6538 = perr_ic_index_ff == 7'h3c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6540 = _T_6538 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6541 = _T_6537 | _T_6540; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6542 = _T_6541 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6552 = _T_4732 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6553 = perr_ic_index_ff == 7'h3d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6555 = _T_6553 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6556 = _T_6552 | _T_6555; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6557 = _T_6556 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6567 = _T_4733 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6568 = perr_ic_index_ff == 7'h3e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6570 = _T_6568 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6571 = _T_6567 | _T_6570; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6572 = _T_6571 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6582 = _T_4734 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6583 = perr_ic_index_ff == 7'h3f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_6585 = _T_6583 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6586 = _T_6582 | _T_6585; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6587 = _T_6586 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6597 = _T_4703 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6600 = _T_6118 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6601 = _T_6597 | _T_6600; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6602 = _T_6601 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6612 = _T_4704 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6615 = _T_6133 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6616 = _T_6612 | _T_6615; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6617 = _T_6616 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6627 = _T_4705 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6630 = _T_6148 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6631 = _T_6627 | _T_6630; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6632 = _T_6631 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6642 = _T_4706 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6645 = _T_6163 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6646 = _T_6642 | _T_6645; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6647 = _T_6646 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6657 = _T_4707 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6660 = _T_6178 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6661 = _T_6657 | _T_6660; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6662 = _T_6661 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6672 = _T_4708 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6675 = _T_6193 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6676 = _T_6672 | _T_6675; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6677 = _T_6676 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6687 = _T_4709 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6690 = _T_6208 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6691 = _T_6687 | _T_6690; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6692 = _T_6691 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6702 = _T_4710 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6705 = _T_6223 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6706 = _T_6702 | _T_6705; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6707 = _T_6706 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6717 = _T_4711 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6720 = _T_6238 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6721 = _T_6717 | _T_6720; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6722 = _T_6721 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6732 = _T_4712 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6735 = _T_6253 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6736 = _T_6732 | _T_6735; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6737 = _T_6736 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6747 = _T_4713 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6750 = _T_6268 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6751 = _T_6747 | _T_6750; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6752 = _T_6751 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6762 = _T_4714 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6765 = _T_6283 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6766 = _T_6762 | _T_6765; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6767 = _T_6766 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6777 = _T_4715 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6780 = _T_6298 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6781 = _T_6777 | _T_6780; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6782 = _T_6781 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6792 = _T_4716 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6795 = _T_6313 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6796 = _T_6792 | _T_6795; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6797 = _T_6796 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6807 = _T_4717 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6810 = _T_6328 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6811 = _T_6807 | _T_6810; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6812 = _T_6811 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6822 = _T_4718 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6825 = _T_6343 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6826 = _T_6822 | _T_6825; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6827 = _T_6826 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6837 = _T_4719 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6840 = _T_6358 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6841 = _T_6837 | _T_6840; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6842 = _T_6841 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6852 = _T_4720 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6855 = _T_6373 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6856 = _T_6852 | _T_6855; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6857 = _T_6856 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6867 = _T_4721 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6870 = _T_6388 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6871 = _T_6867 | _T_6870; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6872 = _T_6871 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6882 = _T_4722 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6885 = _T_6403 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6886 = _T_6882 | _T_6885; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6887 = _T_6886 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6897 = _T_4723 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6900 = _T_6418 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6901 = _T_6897 | _T_6900; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6902 = _T_6901 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6912 = _T_4724 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6915 = _T_6433 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6916 = _T_6912 | _T_6915; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6917 = _T_6916 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6927 = _T_4725 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6930 = _T_6448 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6931 = _T_6927 | _T_6930; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6932 = _T_6931 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6942 = _T_4726 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6945 = _T_6463 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6946 = _T_6942 | _T_6945; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6947 = _T_6946 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6957 = _T_4727 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6960 = _T_6478 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6961 = _T_6957 | _T_6960; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6962 = _T_6961 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6972 = _T_4728 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6975 = _T_6493 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6976 = _T_6972 | _T_6975; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6977 = _T_6976 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_6987 = _T_4729 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_6990 = _T_6508 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_6991 = _T_6987 | _T_6990; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_6992 = _T_6991 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7002 = _T_4730 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7005 = _T_6523 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7006 = _T_7002 | _T_7005; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7007 = _T_7006 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7017 = _T_4731 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7020 = _T_6538 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7021 = _T_7017 | _T_7020; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7022 = _T_7021 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7032 = _T_4732 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7035 = _T_6553 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7036 = _T_7032 | _T_7035; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7037 = _T_7036 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7047 = _T_4733 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7050 = _T_6568 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7051 = _T_7047 | _T_7050; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7052 = _T_7051 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7062 = _T_4734 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7065 = _T_6583 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7066 = _T_7062 | _T_7065; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7067 = _T_7066 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7077 = _T_4735 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7078 = perr_ic_index_ff == 7'h40; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7080 = _T_7078 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7081 = _T_7077 | _T_7080; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7082 = _T_7081 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7092 = _T_4736 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7093 = perr_ic_index_ff == 7'h41; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7095 = _T_7093 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7096 = _T_7092 | _T_7095; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7097 = _T_7096 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7107 = _T_4737 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7108 = perr_ic_index_ff == 7'h42; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7110 = _T_7108 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7111 = _T_7107 | _T_7110; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7112 = _T_7111 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7122 = _T_4738 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7123 = perr_ic_index_ff == 7'h43; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7125 = _T_7123 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7126 = _T_7122 | _T_7125; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7127 = _T_7126 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7137 = _T_4739 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7138 = perr_ic_index_ff == 7'h44; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7140 = _T_7138 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7141 = _T_7137 | _T_7140; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7142 = _T_7141 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7152 = _T_4740 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7153 = perr_ic_index_ff == 7'h45; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7155 = _T_7153 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7156 = _T_7152 | _T_7155; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7157 = _T_7156 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7167 = _T_4741 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7168 = perr_ic_index_ff == 7'h46; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7170 = _T_7168 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7171 = _T_7167 | _T_7170; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7172 = _T_7171 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7182 = _T_4742 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7183 = perr_ic_index_ff == 7'h47; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7185 = _T_7183 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7186 = _T_7182 | _T_7185; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7187 = _T_7186 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7197 = _T_4743 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7198 = perr_ic_index_ff == 7'h48; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7200 = _T_7198 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7201 = _T_7197 | _T_7200; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7202 = _T_7201 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7212 = _T_4744 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7213 = perr_ic_index_ff == 7'h49; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7215 = _T_7213 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7216 = _T_7212 | _T_7215; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7217 = _T_7216 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7227 = _T_4745 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7228 = perr_ic_index_ff == 7'h4a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7230 = _T_7228 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7231 = _T_7227 | _T_7230; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7232 = _T_7231 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7242 = _T_4746 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7243 = perr_ic_index_ff == 7'h4b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7245 = _T_7243 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7246 = _T_7242 | _T_7245; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7247 = _T_7246 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7257 = _T_4747 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7258 = perr_ic_index_ff == 7'h4c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7260 = _T_7258 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7261 = _T_7257 | _T_7260; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7262 = _T_7261 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7272 = _T_4748 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7273 = perr_ic_index_ff == 7'h4d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7275 = _T_7273 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7276 = _T_7272 | _T_7275; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7277 = _T_7276 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7287 = _T_4749 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7288 = perr_ic_index_ff == 7'h4e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7290 = _T_7288 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7291 = _T_7287 | _T_7290; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7292 = _T_7291 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7302 = _T_4750 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7303 = perr_ic_index_ff == 7'h4f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7305 = _T_7303 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7306 = _T_7302 | _T_7305; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7307 = _T_7306 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7317 = _T_4751 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7318 = perr_ic_index_ff == 7'h50; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7320 = _T_7318 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7321 = _T_7317 | _T_7320; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7322 = _T_7321 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7332 = _T_4752 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7333 = perr_ic_index_ff == 7'h51; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7335 = _T_7333 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7336 = _T_7332 | _T_7335; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7337 = _T_7336 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7347 = _T_4753 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7348 = perr_ic_index_ff == 7'h52; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7350 = _T_7348 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7351 = _T_7347 | _T_7350; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7352 = _T_7351 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7362 = _T_4754 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7363 = perr_ic_index_ff == 7'h53; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7365 = _T_7363 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7366 = _T_7362 | _T_7365; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7367 = _T_7366 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7377 = _T_4755 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7378 = perr_ic_index_ff == 7'h54; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7380 = _T_7378 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7381 = _T_7377 | _T_7380; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7382 = _T_7381 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7392 = _T_4756 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7393 = perr_ic_index_ff == 7'h55; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7395 = _T_7393 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7396 = _T_7392 | _T_7395; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7397 = _T_7396 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7407 = _T_4757 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7408 = perr_ic_index_ff == 7'h56; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7410 = _T_7408 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7411 = _T_7407 | _T_7410; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7412 = _T_7411 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7422 = _T_4758 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7423 = perr_ic_index_ff == 7'h57; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7425 = _T_7423 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7426 = _T_7422 | _T_7425; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7427 = _T_7426 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7437 = _T_4759 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7438 = perr_ic_index_ff == 7'h58; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7440 = _T_7438 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7441 = _T_7437 | _T_7440; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7442 = _T_7441 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7452 = _T_4760 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7453 = perr_ic_index_ff == 7'h59; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7455 = _T_7453 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7456 = _T_7452 | _T_7455; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7457 = _T_7456 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7467 = _T_4761 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7468 = perr_ic_index_ff == 7'h5a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7470 = _T_7468 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7471 = _T_7467 | _T_7470; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7472 = _T_7471 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7482 = _T_4762 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7483 = perr_ic_index_ff == 7'h5b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7485 = _T_7483 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7486 = _T_7482 | _T_7485; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7487 = _T_7486 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7497 = _T_4763 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7498 = perr_ic_index_ff == 7'h5c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7500 = _T_7498 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7501 = _T_7497 | _T_7500; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7502 = _T_7501 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7512 = _T_4764 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7513 = perr_ic_index_ff == 7'h5d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7515 = _T_7513 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7516 = _T_7512 | _T_7515; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7517 = _T_7516 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7527 = _T_4765 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7528 = perr_ic_index_ff == 7'h5e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7530 = _T_7528 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7531 = _T_7527 | _T_7530; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7532 = _T_7531 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7542 = _T_4766 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7543 = perr_ic_index_ff == 7'h5f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_7545 = _T_7543 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7546 = _T_7542 | _T_7545; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7547 = _T_7546 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7557 = _T_4735 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7560 = _T_7078 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7561 = _T_7557 | _T_7560; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7562 = _T_7561 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7572 = _T_4736 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7575 = _T_7093 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7576 = _T_7572 | _T_7575; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7577 = _T_7576 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7587 = _T_4737 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7590 = _T_7108 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7591 = _T_7587 | _T_7590; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7592 = _T_7591 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7602 = _T_4738 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7605 = _T_7123 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7606 = _T_7602 | _T_7605; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7607 = _T_7606 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7617 = _T_4739 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7620 = _T_7138 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7621 = _T_7617 | _T_7620; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7622 = _T_7621 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7632 = _T_4740 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7635 = _T_7153 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7636 = _T_7632 | _T_7635; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7637 = _T_7636 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7647 = _T_4741 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7650 = _T_7168 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7651 = _T_7647 | _T_7650; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7652 = _T_7651 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7662 = _T_4742 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7665 = _T_7183 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7666 = _T_7662 | _T_7665; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7667 = _T_7666 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7677 = _T_4743 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7680 = _T_7198 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7681 = _T_7677 | _T_7680; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7682 = _T_7681 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7692 = _T_4744 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7695 = _T_7213 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7696 = _T_7692 | _T_7695; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7697 = _T_7696 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7707 = _T_4745 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7710 = _T_7228 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7711 = _T_7707 | _T_7710; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7712 = _T_7711 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7722 = _T_4746 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7725 = _T_7243 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7726 = _T_7722 | _T_7725; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7727 = _T_7726 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7737 = _T_4747 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7740 = _T_7258 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7741 = _T_7737 | _T_7740; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7742 = _T_7741 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7752 = _T_4748 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7755 = _T_7273 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7756 = _T_7752 | _T_7755; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7757 = _T_7756 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7767 = _T_4749 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7770 = _T_7288 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7771 = _T_7767 | _T_7770; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7772 = _T_7771 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7782 = _T_4750 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7785 = _T_7303 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7786 = _T_7782 | _T_7785; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7787 = _T_7786 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7797 = _T_4751 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7800 = _T_7318 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7801 = _T_7797 | _T_7800; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7802 = _T_7801 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7812 = _T_4752 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7815 = _T_7333 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7816 = _T_7812 | _T_7815; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7817 = _T_7816 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7827 = _T_4753 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7830 = _T_7348 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7831 = _T_7827 | _T_7830; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7832 = _T_7831 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7842 = _T_4754 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7845 = _T_7363 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7846 = _T_7842 | _T_7845; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7847 = _T_7846 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7857 = _T_4755 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7860 = _T_7378 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7861 = _T_7857 | _T_7860; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7862 = _T_7861 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7872 = _T_4756 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7875 = _T_7393 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7876 = _T_7872 | _T_7875; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7877 = _T_7876 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7887 = _T_4757 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7890 = _T_7408 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7891 = _T_7887 | _T_7890; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7892 = _T_7891 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7902 = _T_4758 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7905 = _T_7423 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7906 = _T_7902 | _T_7905; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7907 = _T_7906 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7917 = _T_4759 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7920 = _T_7438 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7921 = _T_7917 | _T_7920; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7922 = _T_7921 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7932 = _T_4760 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7935 = _T_7453 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7936 = _T_7932 | _T_7935; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7937 = _T_7936 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7947 = _T_4761 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7950 = _T_7468 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7951 = _T_7947 | _T_7950; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7952 = _T_7951 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7962 = _T_4762 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7965 = _T_7483 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7966 = _T_7962 | _T_7965; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7967 = _T_7966 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7977 = _T_4763 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7980 = _T_7498 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7981 = _T_7977 | _T_7980; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7982 = _T_7981 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_7992 = _T_4764 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_7995 = _T_7513 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_7996 = _T_7992 | _T_7995; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_7997 = _T_7996 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8007 = _T_4765 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8010 = _T_7528 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8011 = _T_8007 | _T_8010; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8012 = _T_8011 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8022 = _T_4766 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8025 = _T_7543 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8026 = _T_8022 | _T_8025; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8027 = _T_8026 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8037 = _T_4767 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8038 = perr_ic_index_ff == 7'h60; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8040 = _T_8038 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8041 = _T_8037 | _T_8040; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8042 = _T_8041 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8052 = _T_4768 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8053 = perr_ic_index_ff == 7'h61; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8055 = _T_8053 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8056 = _T_8052 | _T_8055; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8057 = _T_8056 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8067 = _T_4769 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8068 = perr_ic_index_ff == 7'h62; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8070 = _T_8068 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8071 = _T_8067 | _T_8070; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8072 = _T_8071 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8082 = _T_4770 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8083 = perr_ic_index_ff == 7'h63; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8085 = _T_8083 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8086 = _T_8082 | _T_8085; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8087 = _T_8086 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8097 = _T_4771 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8098 = perr_ic_index_ff == 7'h64; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8100 = _T_8098 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8101 = _T_8097 | _T_8100; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8102 = _T_8101 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8112 = _T_4772 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8113 = perr_ic_index_ff == 7'h65; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8115 = _T_8113 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8116 = _T_8112 | _T_8115; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8117 = _T_8116 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8127 = _T_4773 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8128 = perr_ic_index_ff == 7'h66; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8130 = _T_8128 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8131 = _T_8127 | _T_8130; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8132 = _T_8131 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8142 = _T_4774 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8143 = perr_ic_index_ff == 7'h67; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8145 = _T_8143 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8146 = _T_8142 | _T_8145; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8147 = _T_8146 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8157 = _T_4775 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8158 = perr_ic_index_ff == 7'h68; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8160 = _T_8158 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8161 = _T_8157 | _T_8160; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8162 = _T_8161 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8172 = _T_4776 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8173 = perr_ic_index_ff == 7'h69; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8175 = _T_8173 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8176 = _T_8172 | _T_8175; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8177 = _T_8176 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8187 = _T_4777 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8188 = perr_ic_index_ff == 7'h6a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8190 = _T_8188 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8191 = _T_8187 | _T_8190; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8192 = _T_8191 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8202 = _T_4778 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8203 = perr_ic_index_ff == 7'h6b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8205 = _T_8203 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8206 = _T_8202 | _T_8205; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8207 = _T_8206 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8217 = _T_4779 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8218 = perr_ic_index_ff == 7'h6c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8220 = _T_8218 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8221 = _T_8217 | _T_8220; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8222 = _T_8221 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8232 = _T_4780 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8233 = perr_ic_index_ff == 7'h6d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8235 = _T_8233 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8236 = _T_8232 | _T_8235; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8237 = _T_8236 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8247 = _T_4781 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8248 = perr_ic_index_ff == 7'h6e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8250 = _T_8248 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8251 = _T_8247 | _T_8250; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8252 = _T_8251 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8262 = _T_4782 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8263 = perr_ic_index_ff == 7'h6f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8265 = _T_8263 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8266 = _T_8262 | _T_8265; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8267 = _T_8266 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8277 = _T_4783 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8278 = perr_ic_index_ff == 7'h70; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8280 = _T_8278 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8281 = _T_8277 | _T_8280; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8282 = _T_8281 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8292 = _T_4784 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8293 = perr_ic_index_ff == 7'h71; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8295 = _T_8293 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8296 = _T_8292 | _T_8295; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8297 = _T_8296 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8307 = _T_4785 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8308 = perr_ic_index_ff == 7'h72; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8310 = _T_8308 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8311 = _T_8307 | _T_8310; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8312 = _T_8311 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8322 = _T_4786 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8323 = perr_ic_index_ff == 7'h73; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8325 = _T_8323 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8326 = _T_8322 | _T_8325; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8327 = _T_8326 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8337 = _T_4787 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8338 = perr_ic_index_ff == 7'h74; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8340 = _T_8338 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8341 = _T_8337 | _T_8340; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8342 = _T_8341 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8352 = _T_4788 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8353 = perr_ic_index_ff == 7'h75; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8355 = _T_8353 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8356 = _T_8352 | _T_8355; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8357 = _T_8356 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8367 = _T_4789 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8368 = perr_ic_index_ff == 7'h76; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8370 = _T_8368 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8371 = _T_8367 | _T_8370; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8372 = _T_8371 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8382 = _T_4790 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8383 = perr_ic_index_ff == 7'h77; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8385 = _T_8383 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8386 = _T_8382 | _T_8385; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8387 = _T_8386 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8397 = _T_4791 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8398 = perr_ic_index_ff == 7'h78; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8400 = _T_8398 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8401 = _T_8397 | _T_8400; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8402 = _T_8401 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8412 = _T_4792 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8413 = perr_ic_index_ff == 7'h79; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8415 = _T_8413 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8416 = _T_8412 | _T_8415; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8417 = _T_8416 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8427 = _T_4793 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8428 = perr_ic_index_ff == 7'h7a; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8430 = _T_8428 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8431 = _T_8427 | _T_8430; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8432 = _T_8431 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8442 = _T_4794 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8443 = perr_ic_index_ff == 7'h7b; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8445 = _T_8443 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8446 = _T_8442 | _T_8445; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8447 = _T_8446 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8457 = _T_4795 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8458 = perr_ic_index_ff == 7'h7c; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8460 = _T_8458 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8461 = _T_8457 | _T_8460; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8462 = _T_8461 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8472 = _T_4796 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8473 = perr_ic_index_ff == 7'h7d; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8475 = _T_8473 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8476 = _T_8472 | _T_8475; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8477 = _T_8476 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8487 = _T_4797 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8488 = perr_ic_index_ff == 7'h7e; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8490 = _T_8488 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8491 = _T_8487 | _T_8490; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8492 = _T_8491 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8502 = _T_4798 & ifu_tag_wren_ff[0]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8503 = perr_ic_index_ff == 7'h7f; // @[el2_ifu_mem_ctl.scala 780:102] + wire _T_8505 = _T_8503 & perr_err_inv_way[0]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8506 = _T_8502 | _T_8505; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8507 = _T_8506 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8517 = _T_4767 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8520 = _T_8038 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8521 = _T_8517 | _T_8520; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8522 = _T_8521 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8532 = _T_4768 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8535 = _T_8053 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8536 = _T_8532 | _T_8535; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8537 = _T_8536 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8547 = _T_4769 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8550 = _T_8068 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8551 = _T_8547 | _T_8550; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8552 = _T_8551 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8562 = _T_4770 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8565 = _T_8083 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8566 = _T_8562 | _T_8565; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8567 = _T_8566 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8577 = _T_4771 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8580 = _T_8098 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8581 = _T_8577 | _T_8580; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8582 = _T_8581 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8592 = _T_4772 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8595 = _T_8113 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8596 = _T_8592 | _T_8595; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8597 = _T_8596 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8607 = _T_4773 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8610 = _T_8128 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8611 = _T_8607 | _T_8610; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8612 = _T_8611 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8622 = _T_4774 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8625 = _T_8143 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8626 = _T_8622 | _T_8625; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8627 = _T_8626 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8637 = _T_4775 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8640 = _T_8158 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8641 = _T_8637 | _T_8640; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8642 = _T_8641 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8652 = _T_4776 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8655 = _T_8173 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8656 = _T_8652 | _T_8655; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8657 = _T_8656 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8667 = _T_4777 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8670 = _T_8188 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8671 = _T_8667 | _T_8670; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8672 = _T_8671 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8682 = _T_4778 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8685 = _T_8203 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8686 = _T_8682 | _T_8685; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8687 = _T_8686 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8697 = _T_4779 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8700 = _T_8218 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8701 = _T_8697 | _T_8700; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8702 = _T_8701 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8712 = _T_4780 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8715 = _T_8233 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8716 = _T_8712 | _T_8715; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8717 = _T_8716 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8727 = _T_4781 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8730 = _T_8248 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8731 = _T_8727 | _T_8730; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8732 = _T_8731 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8742 = _T_4782 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8745 = _T_8263 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8746 = _T_8742 | _T_8745; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8747 = _T_8746 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8757 = _T_4783 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8760 = _T_8278 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8761 = _T_8757 | _T_8760; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8762 = _T_8761 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8772 = _T_4784 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8775 = _T_8293 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8776 = _T_8772 | _T_8775; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8777 = _T_8776 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8787 = _T_4785 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8790 = _T_8308 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8791 = _T_8787 | _T_8790; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8792 = _T_8791 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8802 = _T_4786 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8805 = _T_8323 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8806 = _T_8802 | _T_8805; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8807 = _T_8806 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8817 = _T_4787 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8820 = _T_8338 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8821 = _T_8817 | _T_8820; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8822 = _T_8821 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8832 = _T_4788 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8835 = _T_8353 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8836 = _T_8832 | _T_8835; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8837 = _T_8836 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8847 = _T_4789 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8850 = _T_8368 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8851 = _T_8847 | _T_8850; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8852 = _T_8851 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8862 = _T_4790 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8865 = _T_8383 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8866 = _T_8862 | _T_8865; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8867 = _T_8866 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8877 = _T_4791 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8880 = _T_8398 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8881 = _T_8877 | _T_8880; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8882 = _T_8881 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8892 = _T_4792 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8895 = _T_8413 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8896 = _T_8892 | _T_8895; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8897 = _T_8896 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8907 = _T_4793 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8910 = _T_8428 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8911 = _T_8907 | _T_8910; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8912 = _T_8911 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8922 = _T_4794 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8925 = _T_8443 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8926 = _T_8922 | _T_8925; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8927 = _T_8926 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8937 = _T_4795 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8940 = _T_8458 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8941 = _T_8937 | _T_8940; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8942 = _T_8941 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8952 = _T_4796 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8955 = _T_8473 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8956 = _T_8952 | _T_8955; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8957 = _T_8956 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8967 = _T_4797 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8970 = _T_8488 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8971 = _T_8967 | _T_8970; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8972 = _T_8971 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_8982 = _T_4798 & ifu_tag_wren_ff[1]; // @[el2_ifu_mem_ctl.scala 780:59] + wire _T_8985 = _T_8503 & perr_err_inv_way[1]; // @[el2_ifu_mem_ctl.scala 780:124] + wire _T_8986 = _T_8982 | _T_8985; // @[el2_ifu_mem_ctl.scala 780:81] + wire _T_8987 = _T_8986 | reset_all_tags; // @[el2_ifu_mem_ctl.scala 780:147] + wire _T_9789 = ~fetch_uncacheable_ff; // @[el2_ifu_mem_ctl.scala 835:63] + wire _T_9790 = _T_9789 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 835:85] + wire [1:0] _T_9792 = _T_9790 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + reg _T_9799; // @[el2_ifu_mem_ctl.scala 840:70] + reg _T_9800; // @[el2_ifu_mem_ctl.scala 841:69] + reg _T_9801; // @[el2_ifu_mem_ctl.scala 842:72] + wire _T_9802 = ~ifu_bus_arready_ff; // @[el2_ifu_mem_ctl.scala 843:93] + wire _T_9803 = ifu_bus_arvalid_ff & _T_9802; // @[el2_ifu_mem_ctl.scala 843:91] + reg _T_9805; // @[el2_ifu_mem_ctl.scala 843:71] + reg _T_9806; // @[el2_ifu_mem_ctl.scala 844:71] + wire _T_9809 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h3; // @[el2_ifu_mem_ctl.scala 851:84] + wire _T_9811 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h2; // @[el2_ifu_mem_ctl.scala 851:150] + wire _T_9813 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h1; // @[el2_ifu_mem_ctl.scala 852:63] + wire _T_9815 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h0; // @[el2_ifu_mem_ctl.scala 852:129] + wire [3:0] _T_9818 = {_T_9809,_T_9811,_T_9813,_T_9815}; // @[Cat.scala 29:58] + reg _T_9826; // @[el2_ifu_mem_ctl.scala 858:79] + wire [31:0] _T_9836 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_9837 = _T_9836 | 32'h7fffffff; // @[el2_ifu_mem_ctl.scala 860:65] + wire _T_9839 = _T_9837 == 32'h7fffffff; // @[el2_ifu_mem_ctl.scala 860:96] + wire [31:0] _T_9843 = _T_9836 | 32'h3fffffff; // @[el2_ifu_mem_ctl.scala 861:65] + wire _T_9845 = _T_9843 == 32'hffffffff; // @[el2_ifu_mem_ctl.scala 861:96] + wire _T_9847 = _T_9839 | _T_9845; // @[el2_ifu_mem_ctl.scala 860:162] + wire [31:0] _T_9849 = _T_9836 | 32'h1fffffff; // @[el2_ifu_mem_ctl.scala 862:65] + wire _T_9851 = _T_9849 == 32'hbfffffff; // @[el2_ifu_mem_ctl.scala 862:96] + wire _T_9853 = _T_9847 | _T_9851; // @[el2_ifu_mem_ctl.scala 861:162] + wire [31:0] _T_9855 = _T_9836 | 32'hfffffff; // @[el2_ifu_mem_ctl.scala 863:65] + wire _T_9857 = _T_9855 == 32'h8fffffff; // @[el2_ifu_mem_ctl.scala 863:96] + wire ifc_region_acc_okay = _T_9853 | _T_9857; // @[el2_ifu_mem_ctl.scala 862:162] + wire _T_9884 = ~ifc_region_acc_okay; // @[el2_ifu_mem_ctl.scala 868:65] + wire _T_9885 = _T_3939 & _T_9884; // @[el2_ifu_mem_ctl.scala 868:63] + wire ifc_region_acc_fault_memory_bf = _T_9885 & io_ifc_fetch_req_bf; // @[el2_ifu_mem_ctl.scala 868:86] rvclkhdr rvclkhdr ( // @[el2_lib.scala 483:22] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -5644,58 +5649,58 @@ module el2_ifu_mem_ctl( .io_en(rvclkhdr_93_io_en), .io_scan_mode(rvclkhdr_93_io_scan_mode) ); - assign io_ifu_miss_state_idle = miss_state == 3'h0; // @[el2_ifu_mem_ctl.scala 331:26] - assign io_ifu_ic_mb_empty = _T_328 | _T_231; // @[el2_ifu_mem_ctl.scala 330:22] - assign io_ic_dma_active = _T_11 | io_dec_tlu_flush_err_wb; // @[el2_ifu_mem_ctl.scala 194:20] - assign io_ic_write_stall = write_ic_16_bytes & _T_3936; // @[el2_ifu_mem_ctl.scala 705:21] - assign io_ifu_pmu_ic_miss = _T_9747; // @[el2_ifu_mem_ctl.scala 822:22] - assign io_ifu_pmu_ic_hit = _T_9748; // @[el2_ifu_mem_ctl.scala 823:21] - assign io_ifu_pmu_bus_error = _T_9749; // @[el2_ifu_mem_ctl.scala 824:24] - assign io_ifu_pmu_bus_busy = _T_9753; // @[el2_ifu_mem_ctl.scala 825:23] - assign io_ifu_pmu_bus_trxn = _T_9754; // @[el2_ifu_mem_ctl.scala 826:23] - assign io_ifu_axi_arvalid = ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 566:22] - assign io_ifu_axi_arid = bus_rd_addr_count & _T_2558; // @[el2_ifu_mem_ctl.scala 567:19] - assign io_ifu_axi_araddr = _T_2560 & _T_2562; // @[el2_ifu_mem_ctl.scala 568:21] - assign io_ifu_axi_arregion = ifu_ic_req_addr_f[28:25]; // @[el2_ifu_mem_ctl.scala 571:23] - assign io_ifu_axi_rready = 1'h1; // @[el2_ifu_mem_ctl.scala 573:21] - assign io_iccm_dma_ecc_error = |iccm_double_ecc_error; // @[el2_ifu_mem_ctl.scala 664:25] - assign io_iccm_dma_rvalid = iccm_dma_rvalid_temp; // @[el2_ifu_mem_ctl.scala 662:22] - assign io_iccm_dma_rdata = iccm_dma_rdata_temp; // @[el2_ifu_mem_ctl.scala 666:21] - assign io_iccm_dma_rtag = iccm_dma_rtag_temp; // @[el2_ifu_mem_ctl.scala 657:20] - assign io_iccm_ready = _T_2656 & _T_2650; // @[el2_ifu_mem_ctl.scala 636:17] - assign io_ic_rw_addr = _T_340 | _T_341; // @[el2_ifu_mem_ctl.scala 340:17] - assign io_ic_wr_en = bus_ic_wr_en & _T_3922; // @[el2_ifu_mem_ctl.scala 704:15] - assign io_ic_rd_en = _T_3914 | _T_3919; // @[el2_ifu_mem_ctl.scala 695:15] - assign io_ic_wr_data_0 = ic_wr_16bytes_data[70:0]; // @[el2_ifu_mem_ctl.scala 347:17] - assign io_ic_wr_data_1 = ic_wr_16bytes_data[141:71]; // @[el2_ifu_mem_ctl.scala 347:17] - assign io_ic_debug_wr_data = io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu_mem_ctl.scala 348:23] - assign io_ifu_ic_debug_rd_data = _T_1211; // @[el2_ifu_mem_ctl.scala 356:27] - assign io_ic_debug_addr = io_dec_tlu_ic_diag_pkt_icache_dicawics[9:0]; // @[el2_ifu_mem_ctl.scala 829:20] - assign io_ic_debug_rd_en = io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu_mem_ctl.scala 831:21] - assign io_ic_debug_wr_en = io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu_mem_ctl.scala 832:21] - assign io_ic_debug_tag_array = io_dec_tlu_ic_diag_pkt_icache_dicawics[16]; // @[el2_ifu_mem_ctl.scala 830:25] - assign io_ic_debug_way = _T_9766[1:0]; // @[el2_ifu_mem_ctl.scala 833:19] - assign io_ic_tag_valid = ic_tag_valid_unq & _T_9740; // @[el2_ifu_mem_ctl.scala 817:19] - assign io_iccm_rw_addr = _T_3060 ? io_dma_mem_addr[15:1] : _T_3067; // @[el2_ifu_mem_ctl.scala 668:19] - assign io_iccm_wren = _T_2660 | iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 638:16] - assign io_iccm_rden = _T_2664 | _T_2665; // @[el2_ifu_mem_ctl.scala 639:16] - assign io_iccm_wr_data = _T_3042 ? _T_3043 : _T_3050; // @[el2_ifu_mem_ctl.scala 645:19] - assign io_iccm_wr_size = _T_2670 & io_dma_mem_sz; // @[el2_ifu_mem_ctl.scala 641:19] - assign io_ic_hit_f = _T_263 | _T_264; // @[el2_ifu_mem_ctl.scala 291:15] - assign io_ic_access_fault_f = _T_2443 & _T_319; // @[el2_ifu_mem_ctl.scala 388:24] - assign io_ic_access_fault_type_f = io_iccm_rd_ecc_double_err ? 2'h1 : _T_1273; // @[el2_ifu_mem_ctl.scala 389:29] - assign io_iccm_rd_ecc_single_err = _T_3859 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 681:29] - assign io_iccm_rd_ecc_double_err = iccm_dma_ecc_error_in & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 682:29] - assign io_ic_error_start = _T_1199 | ic_rd_parity_final_err; // @[el2_ifu_mem_ctl.scala 350:21] - assign io_ifu_async_error_start = io_iccm_rd_ecc_single_err | io_ic_error_start; // @[el2_ifu_mem_ctl.scala 193:28] - assign io_iccm_dma_sb_error = _T_3 & dma_iccm_req_f; // @[el2_ifu_mem_ctl.scala 192:24] - assign io_ic_fetch_val_f = {_T_1281,fetch_req_f_qual}; // @[el2_ifu_mem_ctl.scala 392:21] - assign io_ic_data_f = io_ic_rd_data[31:0]; // @[el2_ifu_mem_ctl.scala 385:16] - assign io_ic_premux_data = ic_premux_data_temp[63:0]; // @[el2_ifu_mem_ctl.scala 382:21] - assign io_ic_sel_premux_data = fetch_req_iccm_f | sel_byp_data; // @[el2_ifu_mem_ctl.scala 383:25] - assign io_ifu_ic_debug_rd_data_valid = _T_9775; // @[el2_ifu_mem_ctl.scala 840:33] - assign io_iccm_buf_correct_ecc = iccm_correct_ecc & _T_2448; // @[el2_ifu_mem_ctl.scala 483:27] - assign io_iccm_correction_state = _T_2476 ? 1'h0 : _GEN_43; // @[el2_ifu_mem_ctl.scala 518:28 el2_ifu_mem_ctl.scala 531:32 el2_ifu_mem_ctl.scala 538:32 el2_ifu_mem_ctl.scala 545:32] + assign io_dec_mem_ctrl_ifu_pmu_ic_miss = _T_9799; // @[el2_ifu_mem_ctl.scala 840:35] + assign io_dec_mem_ctrl_ifu_pmu_ic_hit = _T_9800; // @[el2_ifu_mem_ctl.scala 841:34] + assign io_dec_mem_ctrl_ifu_pmu_bus_error = _T_9801; // @[el2_ifu_mem_ctl.scala 842:37] + assign io_dec_mem_ctrl_ifu_pmu_bus_busy = _T_9805; // @[el2_ifu_mem_ctl.scala 843:36] + assign io_dec_mem_ctrl_ifu_pmu_bus_trxn = _T_9806; // @[el2_ifu_mem_ctl.scala 844:36] + assign io_dec_mem_ctrl_ifu_ic_error_start = _T_1200 | ic_rd_parity_final_err; // @[el2_ifu_mem_ctl.scala 364:38] + assign io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err = _T_3911 & ifc_fetch_req_f; // @[el2_ifu_mem_ctl.scala 699:46] + assign io_dec_mem_ctrl_ifu_ic_debug_rd_data = _T_1212; // @[el2_ifu_mem_ctl.scala 370:40] + assign io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid = _T_9826; // @[el2_ifu_mem_ctl.scala 858:46] + assign io_dec_mem_ctrl_ifu_miss_state_idle = miss_state == 3'h0; // @[el2_ifu_mem_ctl.scala 345:39] + assign io_ifu_axi_ar_valid = ifu_bus_cmd_valid; // @[el2_ifu_mem_ctl.scala 584:23] + assign io_ifu_axi_ar_bits_id = bus_rd_addr_count & _T_2608; // @[el2_ifu_mem_ctl.scala 585:25] + assign io_ifu_axi_ar_bits_addr = _T_2610 & _T_2612; // @[el2_ifu_mem_ctl.scala 586:27] + assign io_ifu_axi_ar_bits_region = ifu_ic_req_addr_f[28:25]; // @[el2_ifu_mem_ctl.scala 589:29] + assign io_ifu_axi_r_ready = 1'h1; // @[el2_ifu_mem_ctl.scala 591:22] + assign io_ifu_ic_mb_empty = _T_328 | _T_231; // @[el2_ifu_mem_ctl.scala 344:22] + assign io_ic_dma_active = _T_11 | io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[el2_ifu_mem_ctl.scala 208:20] + assign io_ic_write_stall = write_ic_16_bytes & _T_3988; // @[el2_ifu_mem_ctl.scala 723:21] + assign io_iccm_dma_ecc_error = iccm_dma_ecc_error; // @[el2_ifu_mem_ctl.scala 682:25] + assign io_iccm_dma_rvalid = iccm_dma_rvalid_temp; // @[el2_ifu_mem_ctl.scala 680:22] + assign io_iccm_dma_rdata = iccm_dma_rdata_temp; // @[el2_ifu_mem_ctl.scala 684:21] + assign io_iccm_dma_rtag = iccm_dma_rtag_temp; // @[el2_ifu_mem_ctl.scala 675:20] + assign io_iccm_ready = _T_2706 & _T_2700; // @[el2_ifu_mem_ctl.scala 654:17] + assign io_ic_rw_addr = _T_340 | _T_341; // @[el2_ifu_mem_ctl.scala 354:17] + assign io_ic_wr_en = bus_ic_wr_en & _T_3974; // @[el2_ifu_mem_ctl.scala 722:15] + assign io_ic_rd_en = _T_3966 | _T_3971; // @[el2_ifu_mem_ctl.scala 713:15] + assign io_ic_wr_data_0 = ic_wr_16bytes_data[70:0]; // @[el2_ifu_mem_ctl.scala 361:17] + assign io_ic_wr_data_1 = ic_wr_16bytes_data[141:71]; // @[el2_ifu_mem_ctl.scala 361:17] + assign io_ic_debug_wr_data = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu_mem_ctl.scala 362:23] + assign io_ic_debug_addr = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[9:0]; // @[el2_ifu_mem_ctl.scala 847:20] + assign io_ic_debug_rd_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu_mem_ctl.scala 849:21] + assign io_ic_debug_wr_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu_mem_ctl.scala 850:21] + assign io_ic_debug_tag_array = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[16]; // @[el2_ifu_mem_ctl.scala 848:25] + assign io_ic_debug_way = _T_9818[1:0]; // @[el2_ifu_mem_ctl.scala 851:19] + assign io_ic_tag_valid = ic_tag_valid_unq & _T_9792; // @[el2_ifu_mem_ctl.scala 835:19] + assign io_iccm_rw_addr = _T_3110 ? io_dma_mem_addr[15:1] : _T_3117; // @[el2_ifu_mem_ctl.scala 686:19] + assign io_iccm_wren = _T_2710 | iccm_correct_ecc; // @[el2_ifu_mem_ctl.scala 656:16] + assign io_iccm_rden = _T_2714 | _T_2715; // @[el2_ifu_mem_ctl.scala 657:16] + assign io_iccm_wr_data = _T_3092 ? _T_3093 : _T_3100; // @[el2_ifu_mem_ctl.scala 663:19] + assign io_iccm_wr_size = _T_2720 & io_dma_mem_sz; // @[el2_ifu_mem_ctl.scala 659:19] + assign io_ic_hit_f = _T_263 | _T_264; // @[el2_ifu_mem_ctl.scala 305:15] + assign io_ic_access_fault_f = _T_2492 & _T_319; // @[el2_ifu_mem_ctl.scala 408:24] + assign io_ic_access_fault_type_f = io_iccm_rd_ecc_double_err ? 2'h1 : _T_1278; // @[el2_ifu_mem_ctl.scala 409:29] + assign io_iccm_rd_ecc_double_err = iccm_dma_ecc_error_in & ifc_iccm_access_f; // @[el2_ifu_mem_ctl.scala 700:29] + assign io_ifu_async_error_start = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[el2_ifu_mem_ctl.scala 207:28] + assign io_iccm_dma_sb_error = _T_3 & dma_iccm_req_f; // @[el2_ifu_mem_ctl.scala 206:24] + assign io_ic_fetch_val_f = {_T_1286,fetch_req_f_qual}; // @[el2_ifu_mem_ctl.scala 412:21] + assign io_ic_data_f = ic_final_data[31:0]; // @[el2_ifu_mem_ctl.scala 405:16] + assign io_ic_premux_data = ic_premux_data_temp[63:0]; // @[el2_ifu_mem_ctl.scala 402:21] + assign io_ic_sel_premux_data = fetch_req_iccm_f | sel_byp_data; // @[el2_ifu_mem_ctl.scala 403:25] + assign io_iccm_buf_correct_ecc = iccm_correct_ecc & _T_2497; // @[el2_ifu_mem_ctl.scala 501:27] + assign io_iccm_correction_state = _T_2526 ? 1'h0 : _GEN_42; // @[el2_ifu_mem_ctl.scala 536:28 el2_ifu_mem_ctl.scala 549:32 el2_ifu_mem_ctl.scala 556:32 el2_ifu_mem_ctl.scala 563:32] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_io_en = ic_debug_rd_en_ff; // @[el2_lib.scala 485:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] @@ -5706,205 +5711,205 @@ module el2_ifu_mem_ctl( assign rvclkhdr_2_io_en = _T_2 | scnd_miss_req; // @[el2_lib.scala 485:16] assign rvclkhdr_2_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_3_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_3_io_en = _T_309 | io_dec_tlu_force_halt; // @[el2_lib.scala 485:16] + assign rvclkhdr_3_io_en = _T_309 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_lib.scala 485:16] assign rvclkhdr_3_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_4_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_4_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_4_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_5_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_5_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_5_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_6_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_6_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_6_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_7_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_7_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_7_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_8_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_8_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_8_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_9_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_9_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_10_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_10_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_11_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_11_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_11_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_12_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_12_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_12_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_12_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_13_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_13_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_13_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_13_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_14_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_14_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_14_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_14_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_15_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_15_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_15_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_15_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_16_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_16_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_16_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_16_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_17_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_17_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_17_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_17_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_18_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_18_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_18_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_18_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_19_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_19_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_19_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_19_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_20_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_20_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_20_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_20_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_21_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_21_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_21_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_21_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_22_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_22_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_22_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_22_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_23_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_23_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_23_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_23_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_24_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_24_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_24_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_24_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_25_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_25_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_25_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_25_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_26_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_26_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_26_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_26_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_27_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_27_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_27_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_27_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_28_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_28_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_28_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_28_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_29_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_29_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_29_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_29_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_30_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_30_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_30_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_30_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_31_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_31_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_31_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_31_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_32_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_32_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_32_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_32_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_33_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_33_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_33_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_33_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_34_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_34_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_34_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_34_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_35_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_35_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_35_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_35_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_36_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_36_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_36_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_36_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_37_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_37_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_37_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_37_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_38_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_38_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_38_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_38_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_39_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_39_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_39_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_39_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_40_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_40_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_40_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_40_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_41_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_41_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_41_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_41_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_42_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_42_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_42_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_42_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_43_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_43_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_43_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_43_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_44_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_44_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_44_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_44_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_45_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_45_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_45_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_45_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_46_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_46_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_46_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_46_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_47_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_47_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_47_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_47_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_48_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_48_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_48_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_48_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_49_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_49_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_49_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_49_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_50_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_50_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_50_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_50_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_51_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_51_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_51_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_51_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_52_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_52_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_52_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_52_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_53_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_53_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_53_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_53_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_54_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_54_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_54_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_54_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_55_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_55_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_55_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_55_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_56_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_56_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_56_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_56_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_57_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_57_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_57_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_57_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_58_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_58_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_58_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_58_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_59_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_59_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_59_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_59_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_60_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_60_io_en = bus_ifu_wr_en & _T_1284; // @[el2_lib.scala 485:16] + assign rvclkhdr_60_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] assign rvclkhdr_60_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_61_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_61_io_en = bus_ifu_wr_en & _T_1285; // @[el2_lib.scala 485:16] + assign rvclkhdr_61_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] assign rvclkhdr_61_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_62_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_62_io_en = bus_ifu_wr_en & _T_1286; // @[el2_lib.scala 485:16] + assign rvclkhdr_62_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] assign rvclkhdr_62_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_63_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_63_io_en = bus_ifu_wr_en & _T_1287; // @[el2_lib.scala 485:16] + assign rvclkhdr_63_io_en = bus_ifu_wr_en & _T_1292; // @[el2_lib.scala 485:16] assign rvclkhdr_63_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_64_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_64_io_en = bus_ifu_wr_en & _T_1288; // @[el2_lib.scala 485:16] + assign rvclkhdr_64_io_en = bus_ifu_wr_en & _T_1293; // @[el2_lib.scala 485:16] assign rvclkhdr_64_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_65_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_65_io_en = bus_ifu_wr_en & _T_1289; // @[el2_lib.scala 485:16] + assign rvclkhdr_65_io_en = bus_ifu_wr_en & _T_1294; // @[el2_lib.scala 485:16] assign rvclkhdr_65_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_66_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_66_io_en = bus_ifu_wr_en & _T_1290; // @[el2_lib.scala 485:16] + assign rvclkhdr_66_io_en = bus_ifu_wr_en & _T_1295; // @[el2_lib.scala 485:16] assign rvclkhdr_66_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_67_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_67_io_en = bus_ifu_wr_en & _T_1291; // @[el2_lib.scala 485:16] + assign rvclkhdr_67_io_en = bus_ifu_wr_en & _T_1296; // @[el2_lib.scala 485:16] assign rvclkhdr_67_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_68_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_68_io_en = io_ifu_bus_clk_en; // @[el2_lib.scala 485:16] assign rvclkhdr_68_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_69_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_69_io_en = io_ifu_bus_clk_en | io_dec_tlu_force_halt; // @[el2_lib.scala 485:16] + assign rvclkhdr_69_io_en = io_ifu_bus_clk_en | io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_lib.scala 485:16] assign rvclkhdr_69_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_70_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_70_io_en = ifu_status_wr_addr_ff[6:3] == 4'h0; // @[el2_lib.scala 485:16] @@ -6898,63 +6903,67 @@ initial begin _RAND_441 = {1{`RANDOM}}; ic_debug_rd_en_ff = _RAND_441[0:0]; _RAND_442 = {3{`RANDOM}}; - _T_1211 = _RAND_442[70:0]; + _T_1212 = _RAND_442[70:0]; _RAND_443 = {1{`RANDOM}}; - perr_ic_index_ff = _RAND_443[6:0]; + ifc_region_acc_fault_memory_f = _RAND_443[0:0]; _RAND_444 = {1{`RANDOM}}; - dma_sb_err_state_ff = _RAND_444[0:0]; + perr_ic_index_ff = _RAND_444[6:0]; _RAND_445 = {1{`RANDOM}}; - bus_cmd_req_hold = _RAND_445[0:0]; + dma_sb_err_state_ff = _RAND_445[0:0]; _RAND_446 = {1{`RANDOM}}; - ifu_bus_cmd_valid = _RAND_446[0:0]; + bus_cmd_req_hold = _RAND_446[0:0]; _RAND_447 = {1{`RANDOM}}; - bus_cmd_beat_count = _RAND_447[2:0]; + ifu_bus_cmd_valid = _RAND_447[0:0]; _RAND_448 = {1{`RANDOM}}; - ifu_bus_arready_unq_ff = _RAND_448[0:0]; + bus_cmd_beat_count = _RAND_448[2:0]; _RAND_449 = {1{`RANDOM}}; - ifu_bus_arvalid_ff = _RAND_449[0:0]; + ifu_bus_arready_unq_ff = _RAND_449[0:0]; _RAND_450 = {1{`RANDOM}}; - ifc_dma_access_ok_prev = _RAND_450[0:0]; - _RAND_451 = {2{`RANDOM}}; - iccm_ecc_corr_data_ff = _RAND_451[38:0]; - _RAND_452 = {1{`RANDOM}}; - dma_mem_addr_ff = _RAND_452[1:0]; + ifu_bus_arvalid_ff = _RAND_450[0:0]; + _RAND_451 = {1{`RANDOM}}; + ifc_dma_access_ok_prev = _RAND_451[0:0]; + _RAND_452 = {2{`RANDOM}}; + iccm_ecc_corr_data_ff = _RAND_452[38:0]; _RAND_453 = {1{`RANDOM}}; - dma_mem_tag_ff = _RAND_453[2:0]; + dma_mem_addr_ff = _RAND_453[1:0]; _RAND_454 = {1{`RANDOM}}; - iccm_dma_rtag_temp = _RAND_454[2:0]; + dma_mem_tag_ff = _RAND_454[2:0]; _RAND_455 = {1{`RANDOM}}; - iccm_dma_rvalid_temp = _RAND_455[0:0]; - _RAND_456 = {2{`RANDOM}}; - iccm_dma_rdata_temp = _RAND_456[63:0]; + iccm_dma_rtag_temp = _RAND_455[2:0]; + _RAND_456 = {1{`RANDOM}}; + iccm_dma_rvalid_temp = _RAND_456[0:0]; _RAND_457 = {1{`RANDOM}}; - iccm_ecc_corr_index_ff = _RAND_457[13:0]; - _RAND_458 = {1{`RANDOM}}; - iccm_rd_ecc_single_err_ff = _RAND_458[0:0]; + iccm_dma_ecc_error = _RAND_457[0:0]; + _RAND_458 = {2{`RANDOM}}; + iccm_dma_rdata_temp = _RAND_458[63:0]; _RAND_459 = {1{`RANDOM}}; - iccm_rw_addr_f = _RAND_459[13:0]; + iccm_ecc_corr_index_ff = _RAND_459[13:0]; _RAND_460 = {1{`RANDOM}}; - ifu_status_wr_addr_ff = _RAND_460[6:0]; + iccm_rd_ecc_single_err_ff = _RAND_460[0:0]; _RAND_461 = {1{`RANDOM}}; - way_status_wr_en_ff = _RAND_461[0:0]; + iccm_rw_addr_f = _RAND_461[13:0]; _RAND_462 = {1{`RANDOM}}; - way_status_new_ff = _RAND_462[0:0]; + ifu_status_wr_addr_ff = _RAND_462[6:0]; _RAND_463 = {1{`RANDOM}}; - ifu_tag_wren_ff = _RAND_463[1:0]; + way_status_wr_en_ff = _RAND_463[0:0]; _RAND_464 = {1{`RANDOM}}; - ic_valid_ff = _RAND_464[0:0]; + way_status_new_ff = _RAND_464[0:0]; _RAND_465 = {1{`RANDOM}}; - _T_9747 = _RAND_465[0:0]; + ifu_tag_wren_ff = _RAND_465[1:0]; _RAND_466 = {1{`RANDOM}}; - _T_9748 = _RAND_466[0:0]; + ic_valid_ff = _RAND_466[0:0]; _RAND_467 = {1{`RANDOM}}; - _T_9749 = _RAND_467[0:0]; + _T_9799 = _RAND_467[0:0]; _RAND_468 = {1{`RANDOM}}; - _T_9753 = _RAND_468[0:0]; + _T_9800 = _RAND_468[0:0]; _RAND_469 = {1{`RANDOM}}; - _T_9754 = _RAND_469[0:0]; + _T_9801 = _RAND_469[0:0]; _RAND_470 = {1{`RANDOM}}; - _T_9775 = _RAND_470[0:0]; + _T_9805 = _RAND_470[0:0]; + _RAND_471 = {1{`RANDOM}}; + _T_9806 = _RAND_471[0:0]; + _RAND_472 = {1{`RANDOM}}; + _T_9826 = _RAND_472[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin flush_final_f = 1'h0; @@ -7007,6 +7016,9 @@ initial begin if (reset) begin ic_miss_buff_data_valid = 8'h0; end + if (reset) begin + imb_ff = 31'h0; + end if (reset) begin last_data_recieved_ff = 1'h0; end @@ -7427,6 +7439,9 @@ initial begin if (reset) begin tagv_mb_ff = 2'h0; end + if (reset) begin + reset_ic_ff = 1'h0; + end if (reset) begin fetch_uncacheable_ff = 1'h0; end @@ -8277,7 +8292,10 @@ initial begin ic_debug_rd_en_ff = 1'h0; end if (reset) begin - _T_1211 = 71'h0; + _T_1212 = 71'h0; + end + if (reset) begin + ifc_region_acc_fault_memory_f = 1'h0; end if (reset) begin perr_ic_index_ff = 7'h0; @@ -8318,6 +8336,9 @@ initial begin if (reset) begin iccm_dma_rvalid_temp = 1'h0; end + if (reset) begin + iccm_dma_ecc_error = 1'h0; + end if (reset) begin iccm_dma_rdata_temp = 64'h0; end @@ -8346,22 +8367,22 @@ initial begin ic_valid_ff = 1'h0; end if (reset) begin - _T_9747 = 1'h0; + _T_9799 = 1'h0; end if (reset) begin - _T_9748 = 1'h0; + _T_9800 = 1'h0; end if (reset) begin - _T_9749 = 1'h0; + _T_9801 = 1'h0; end if (reset) begin - _T_9753 = 1'h0; + _T_9805 = 1'h0; end if (reset) begin - _T_9754 = 1'h0; + _T_9806 = 1'h0; end if (reset) begin - _T_9775 = 1'h0; + _T_9826 = 1'h0; end `endif // RANDOMIZE end // initial @@ -8369,31 +8390,21 @@ end // initial `FIRRTL_AFTER_INITIAL `endif `endif // SYNTHESIS - always @(posedge rvclkhdr_2_io_l1clk) begin - if (scnd_miss_req) begin - imb_ff <= imb_scnd_ff; - end else if (!(sel_hold_imb)) begin - imb_ff <= io_ifc_fetch_addr_bf; - end - end - always @(posedge clock) begin - reset_ic_ff <= _T_298 & _T_299; - end - always @(posedge clock or posedge reset) begin + always @(posedge io_free_clk or posedge reset) begin if (reset) begin flush_final_f <= 1'h0; end else begin flush_final_f <= io_exu_flush_final; end end - always @(posedge clock or posedge reset) begin + always @(posedge io_active_clk or posedge reset) begin if (reset) begin ifc_fetch_req_f_raw <= 1'h0; end else begin ifc_fetch_req_f_raw <= _T_317 & _T_318; end end - always @(posedge clock or posedge reset) begin + always @(posedge io_free_clk or posedge reset) begin if (reset) begin miss_state <= 3'h0; end else if (miss_state_en) begin @@ -8446,7 +8457,7 @@ end // initial miss_state <= 3'h0; end end else if (_T_151) begin - if (io_dec_tlu_force_halt) begin + if (io_dec_mem_ctrl_dec_tlu_force_halt) begin miss_state <= 3'h0; end else if (io_exu_flush_final) begin if (_T_32) begin @@ -8458,7 +8469,7 @@ end // initial miss_state <= 3'h1; end end else if (_T_160) begin - if (io_dec_tlu_force_halt) begin + if (io_dec_mem_ctrl_dec_tlu_force_halt) begin miss_state <= 3'h0; end else if (io_exu_flush_final) begin if (_T_32) begin @@ -8499,7 +8510,7 @@ end // initial if (reset) begin iccm_dma_rvalid_in <= 1'h0; end else begin - iccm_dma_rvalid_in <= _T_2659 & _T_2663; + iccm_dma_rvalid_in <= _T_2709 & _T_2713; end end always @(posedge io_free_clk or posedge reset) begin @@ -8513,24 +8524,24 @@ end // initial if (reset) begin perr_state <= 3'h0; end else if (perr_state_en) begin - if (_T_2451) begin + if (_T_2500) begin if (io_iccm_dma_sb_error) begin perr_state <= 3'h4; - end else if (_T_2453) begin + end else if (_T_2502) begin perr_state <= 3'h1; end else begin perr_state <= 3'h2; end - end else if (_T_2463) begin + end else if (_T_2512) begin perr_state <= 3'h0; - end else if (_T_2466) begin - if (_T_2468) begin + end else if (_T_2515) begin + if (_T_2518) begin perr_state <= 3'h0; end else begin perr_state <= 3'h3; end - end else if (_T_2472) begin - if (io_dec_tlu_force_halt) begin + end else if (_T_2522) begin + if (io_dec_mem_ctrl_dec_tlu_force_halt) begin perr_state <= 3'h0; end else begin perr_state <= 3'h3; @@ -8544,30 +8555,30 @@ end // initial if (reset) begin err_stop_state <= 2'h0; end else if (err_stop_state_en) begin - if (_T_2476) begin + if (_T_2526) begin err_stop_state <= 2'h1; - end else if (_T_2481) begin - if (_T_2483) begin + end else if (_T_2531) begin + if (_T_2533) begin err_stop_state <= 2'h0; - end else if (_T_2504) begin + end else if (_T_2554) begin err_stop_state <= 2'h3; end else if (io_ifu_fetch_val[0]) begin err_stop_state <= 2'h2; end else begin err_stop_state <= 2'h1; end - end else if (_T_2508) begin - if (_T_2483) begin + end else if (_T_2558) begin + if (_T_2533) begin err_stop_state <= 2'h0; end else if (io_ifu_fetch_val[0]) begin err_stop_state <= 2'h3; end else begin err_stop_state <= 2'h2; end - end else if (_T_2525) begin - if (_T_2529) begin + end else if (_T_2575) begin + if (_T_2579) begin err_stop_state <= 2'h0; - end else if (io_dec_tlu_flush_err_wb) begin + end else if (io_dec_mem_ctrl_dec_tlu_flush_err_wb) begin err_stop_state <= 2'h1; end else begin err_stop_state <= 2'h3; @@ -8581,21 +8592,21 @@ end // initial if (reset) begin reset_all_tags <= 1'h0; end else begin - reset_all_tags <= io_dec_tlu_fence_i_wb; + reset_all_tags <= io_dec_mem_ctrl_dec_tlu_fence_i_wb; end end always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin if (reset) begin ifc_region_acc_fault_final_f <= 1'h0; end else begin - ifc_region_acc_fault_final_f <= io_ifc_region_acc_fault_bf; + ifc_region_acc_fault_final_f <= io_ifc_region_acc_fault_bf | ifc_region_acc_fault_memory_bf; end end always @(posedge rvclkhdr_68_io_l1clk or posedge reset) begin if (reset) begin ifu_bus_rvalid_unq_ff <= 1'h0; end else begin - ifu_bus_rvalid_unq_ff <= io_ifu_axi_rvalid; + ifu_bus_rvalid_unq_ff <= io_ifu_axi_r_valid; end end always @(posedge io_free_clk or posedge reset) begin @@ -8618,21 +8629,30 @@ end // initial if (reset) begin bus_data_beat_count <= 3'h0; end else begin - bus_data_beat_count <= _T_2581 | _T_2582; + bus_data_beat_count <= _T_2631 | _T_2632; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin ic_miss_buff_data_valid <= 8'h0; end else begin - ic_miss_buff_data_valid <= {_T_1353,ic_miss_buff_data_valid_in_0}; + ic_miss_buff_data_valid <= {_T_1358,ic_miss_buff_data_valid_in_0}; + end + end + always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin + if (reset) begin + imb_ff <= 31'h0; + end else if (scnd_miss_req) begin + imb_ff <= imb_scnd_ff; + end else if (!(sel_hold_imb)) begin + imb_ff <= io_ifc_fetch_addr_bf; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin last_data_recieved_ff <= 1'h0; end else begin - last_data_recieved_ff <= _T_2589 | _T_2591; + last_data_recieved_ff <= _T_2639 | _T_2641; end end always @(posedge io_free_clk or posedge reset) begin @@ -8652,7 +8672,7 @@ end // initial always @(posedge io_free_clk or posedge reset) begin if (reset) begin ifu_ic_rw_int_addr_ff <= 7'h0; - end else if (_T_3945) begin + end else if (_T_3997) begin ifu_ic_rw_int_addr_ff <= io_ic_debug_addr[9:3]; end else begin ifu_ic_rw_int_addr_ff <= ifu_ic_rw_int_addr[11:5]; @@ -8661,896 +8681,896 @@ end // initial always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_0 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_0 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_1 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_1 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_2 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_2 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_3 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_3 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_4 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_4 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_5 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_5 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_6 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_6 <= way_status_new_ff; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin way_status_out_7 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_7 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_8 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_8 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_9 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_9 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_10 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_10 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_11 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_11 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_12 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_12 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_13 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_13 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_14 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_14 <= way_status_new_ff; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin way_status_out_15 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_15 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_16 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_16 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_17 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_17 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_18 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_18 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_19 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_19 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_20 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_20 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_21 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_21 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_22 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_22 <= way_status_new_ff; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin way_status_out_23 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_23 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_24 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_24 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_25 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_25 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_26 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_26 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_27 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_27 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_28 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_28 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_29 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_29 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_30 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_30 <= way_status_new_ff; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin way_status_out_31 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_31 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_32 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_32 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_33 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_33 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_34 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_34 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_35 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_35 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_36 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_36 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_37 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_37 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_38 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_38 <= way_status_new_ff; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin way_status_out_39 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_39 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_40 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_40 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_41 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_41 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_42 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_42 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_43 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_43 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_44 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_44 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_45 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_45 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_46 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_46 <= way_status_new_ff; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin way_status_out_47 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_47 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_48 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_48 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_49 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_49 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_50 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_50 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_51 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_51 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_52 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_52 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_53 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_53 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_54 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_54 <= way_status_new_ff; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin way_status_out_55 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_55 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_56 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_56 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_57 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_57 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_58 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_58 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_59 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_59 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_60 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_60 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_61 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_61 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_62 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_62 <= way_status_new_ff; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin way_status_out_63 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_63 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_64 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_64 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_65 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_65 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_66 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_66 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_67 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_67 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_68 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_68 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_69 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_69 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_70 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_70 <= way_status_new_ff; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin way_status_out_71 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_71 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_72 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_72 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_73 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_73 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_74 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_74 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_75 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_75 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_76 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_76 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_77 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_77 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_78 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_78 <= way_status_new_ff; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin way_status_out_79 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_79 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_80 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_80 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_81 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_81 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_82 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_82 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_83 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_83 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_84 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_84 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_85 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_85 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_86 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_86 <= way_status_new_ff; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin way_status_out_87 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_87 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_88 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_88 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_89 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_89 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_90 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_90 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_91 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_91 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_92 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_92 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_93 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_93 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_94 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_94 <= way_status_new_ff; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin way_status_out_95 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_95 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_96 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_96 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_97 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_97 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_98 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_98 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_99 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_99 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_100 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_100 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_101 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_101 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_102 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_102 <= way_status_new_ff; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin way_status_out_103 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_103 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_104 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_104 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_105 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_105 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_106 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_106 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_107 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_107 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_108 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_108 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_109 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_109 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_110 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_110 <= way_status_new_ff; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin way_status_out_111 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_111 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_112 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_112 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_113 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_113 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_114 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_114 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_115 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_115 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_116 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_116 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_117 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_117 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_118 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_118 <= way_status_new_ff; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin way_status_out_119 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_119 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_120 <= 1'h0; - end else if (_T_3969) begin + end else if (_T_4021) begin way_status_out_120 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_121 <= 1'h0; - end else if (_T_3973) begin + end else if (_T_4025) begin way_status_out_121 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_122 <= 1'h0; - end else if (_T_3977) begin + end else if (_T_4029) begin way_status_out_122 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_123 <= 1'h0; - end else if (_T_3981) begin + end else if (_T_4033) begin way_status_out_123 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_124 <= 1'h0; - end else if (_T_3985) begin + end else if (_T_4037) begin way_status_out_124 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_125 <= 1'h0; - end else if (_T_3989) begin + end else if (_T_4041) begin way_status_out_125 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_126 <= 1'h0; - end else if (_T_3993) begin + end else if (_T_4045) begin way_status_out_126 <= way_status_new_ff; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin way_status_out_127 <= 1'h0; - end else if (_T_3997) begin + end else if (_T_4049) begin way_status_out_127 <= way_status_new_ff; end end @@ -9579,21 +9599,21 @@ end // initial if (reset) begin ifu_bus_rid_ff <= 3'h0; end else begin - ifu_bus_rid_ff <= io_ifu_axi_rid; + ifu_bus_rid_ff <= io_ifu_axi_r_bits_id; end end always @(posedge rvclkhdr_68_io_l1clk or posedge reset) begin if (reset) begin ifu_bus_rresp_ff <= 2'h0; end else begin - ifu_bus_rresp_ff <= io_ifu_axi_rresp; + ifu_bus_rresp_ff <= io_ifu_axi_r_bits_resp; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin ifu_wr_data_comb_err_ff <= 1'h0; end else begin - ifu_wr_data_comb_err_ff <= ifu_wr_cumulative_err_data & _T_2577; + ifu_wr_data_comb_err_ff <= ifu_wr_cumulative_err_data & _T_2627; end end always @(posedge rvclkhdr_2_io_l1clk or posedge reset) begin @@ -9616,7 +9636,14 @@ end // initial tagv_mb_ff <= _T_295; end end - always @(posedge clock or posedge reset) begin + always @(posedge io_free_clk or posedge reset) begin + if (reset) begin + reset_ic_ff <= 1'h0; + end else begin + reset_ic_ff <= _T_298 & _T_299; + end + end + always @(posedge io_active_clk or posedge reset) begin if (reset) begin fetch_uncacheable_ff <= 1'h0; end else begin @@ -9647,7 +9674,7 @@ end // initial end else if (scnd_miss_req_q) begin bus_rd_addr_count <= imb_scnd_ff[4:2]; end else if (bus_cmd_sent) begin - bus_rd_addr_count <= _T_2597; + bus_rd_addr_count <= _T_2647; end end always @(posedge io_free_clk or posedge reset) begin @@ -9661,133 +9688,133 @@ end // initial if (reset) begin ifu_bus_rdata_ff <= 64'h0; end else begin - ifu_bus_rdata_ff <= io_ifu_axi_rdata; + ifu_bus_rdata_ff <= io_ifu_axi_r_bits_data; end end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_0 <= 32'h0; end else begin - ic_miss_buff_data_0 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_0 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_1 <= 32'h0; end else begin - ic_miss_buff_data_1 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_1 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_2 <= 32'h0; end else begin - ic_miss_buff_data_2 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_2 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_3 <= 32'h0; end else begin - ic_miss_buff_data_3 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_3 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_4 <= 32'h0; end else begin - ic_miss_buff_data_4 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_4 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_5 <= 32'h0; end else begin - ic_miss_buff_data_5 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_5 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_31_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_6 <= 32'h0; end else begin - ic_miss_buff_data_6 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_6 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_31_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_7 <= 32'h0; end else begin - ic_miss_buff_data_7 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_7 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_40_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_8 <= 32'h0; end else begin - ic_miss_buff_data_8 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_8 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_40_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_9 <= 32'h0; end else begin - ic_miss_buff_data_9 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_9 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_49_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_10 <= 32'h0; end else begin - ic_miss_buff_data_10 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_10 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_49_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_11 <= 32'h0; end else begin - ic_miss_buff_data_11 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_11 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_58_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_12 <= 32'h0; end else begin - ic_miss_buff_data_12 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_12 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_58_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_13 <= 32'h0; end else begin - ic_miss_buff_data_13 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_13 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge rvclkhdr_67_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_14 <= 32'h0; end else begin - ic_miss_buff_data_14 <= io_ifu_axi_rdata[31:0]; + ic_miss_buff_data_14 <= io_ifu_axi_r_bits_data[31:0]; end end always @(posedge rvclkhdr_67_io_l1clk or posedge reset) begin if (reset) begin ic_miss_buff_data_15 <= 32'h0; end else begin - ic_miss_buff_data_15 <= io_ifu_axi_rdata[63:32]; + ic_miss_buff_data_15 <= io_ifu_axi_r_bits_data[63:32]; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin ic_crit_wd_rdy_new_ff <= 1'h0; end else begin - ic_crit_wd_rdy_new_ff <= _T_1509 | _T_1514; + ic_crit_wd_rdy_new_ff <= _T_1514 | _T_1519; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin ic_miss_buff_data_error <= 8'h0; end else begin - ic_miss_buff_data_error <= {_T_1393,ic_miss_buff_data_error_in_0}; + ic_miss_buff_data_error <= {_T_1398,ic_miss_buff_data_error_in_0}; end end always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin @@ -9800,1793 +9827,1793 @@ end // initial always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_0 <= 1'h0; - end else if (_T_5590) begin - ic_tag_valid_out_1_0 <= _T_5102; + end else if (_T_5642) begin + ic_tag_valid_out_1_0 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_1 <= 1'h0; - end else if (_T_5605) begin - ic_tag_valid_out_1_1 <= _T_5102; + end else if (_T_5657) begin + ic_tag_valid_out_1_1 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_2 <= 1'h0; - end else if (_T_5620) begin - ic_tag_valid_out_1_2 <= _T_5102; + end else if (_T_5672) begin + ic_tag_valid_out_1_2 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_3 <= 1'h0; - end else if (_T_5635) begin - ic_tag_valid_out_1_3 <= _T_5102; + end else if (_T_5687) begin + ic_tag_valid_out_1_3 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_4 <= 1'h0; - end else if (_T_5650) begin - ic_tag_valid_out_1_4 <= _T_5102; + end else if (_T_5702) begin + ic_tag_valid_out_1_4 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_5 <= 1'h0; - end else if (_T_5665) begin - ic_tag_valid_out_1_5 <= _T_5102; + end else if (_T_5717) begin + ic_tag_valid_out_1_5 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_6 <= 1'h0; - end else if (_T_5680) begin - ic_tag_valid_out_1_6 <= _T_5102; + end else if (_T_5732) begin + ic_tag_valid_out_1_6 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_7 <= 1'h0; - end else if (_T_5695) begin - ic_tag_valid_out_1_7 <= _T_5102; + end else if (_T_5747) begin + ic_tag_valid_out_1_7 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_8 <= 1'h0; - end else if (_T_5710) begin - ic_tag_valid_out_1_8 <= _T_5102; + end else if (_T_5762) begin + ic_tag_valid_out_1_8 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_9 <= 1'h0; - end else if (_T_5725) begin - ic_tag_valid_out_1_9 <= _T_5102; + end else if (_T_5777) begin + ic_tag_valid_out_1_9 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_10 <= 1'h0; - end else if (_T_5740) begin - ic_tag_valid_out_1_10 <= _T_5102; + end else if (_T_5792) begin + ic_tag_valid_out_1_10 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_11 <= 1'h0; - end else if (_T_5755) begin - ic_tag_valid_out_1_11 <= _T_5102; + end else if (_T_5807) begin + ic_tag_valid_out_1_11 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_12 <= 1'h0; - end else if (_T_5770) begin - ic_tag_valid_out_1_12 <= _T_5102; + end else if (_T_5822) begin + ic_tag_valid_out_1_12 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_13 <= 1'h0; - end else if (_T_5785) begin - ic_tag_valid_out_1_13 <= _T_5102; + end else if (_T_5837) begin + ic_tag_valid_out_1_13 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_14 <= 1'h0; - end else if (_T_5800) begin - ic_tag_valid_out_1_14 <= _T_5102; + end else if (_T_5852) begin + ic_tag_valid_out_1_14 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_15 <= 1'h0; - end else if (_T_5815) begin - ic_tag_valid_out_1_15 <= _T_5102; + end else if (_T_5867) begin + ic_tag_valid_out_1_15 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_16 <= 1'h0; - end else if (_T_5830) begin - ic_tag_valid_out_1_16 <= _T_5102; + end else if (_T_5882) begin + ic_tag_valid_out_1_16 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_17 <= 1'h0; - end else if (_T_5845) begin - ic_tag_valid_out_1_17 <= _T_5102; + end else if (_T_5897) begin + ic_tag_valid_out_1_17 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_18 <= 1'h0; - end else if (_T_5860) begin - ic_tag_valid_out_1_18 <= _T_5102; + end else if (_T_5912) begin + ic_tag_valid_out_1_18 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_19 <= 1'h0; - end else if (_T_5875) begin - ic_tag_valid_out_1_19 <= _T_5102; + end else if (_T_5927) begin + ic_tag_valid_out_1_19 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_20 <= 1'h0; - end else if (_T_5890) begin - ic_tag_valid_out_1_20 <= _T_5102; + end else if (_T_5942) begin + ic_tag_valid_out_1_20 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_21 <= 1'h0; - end else if (_T_5905) begin - ic_tag_valid_out_1_21 <= _T_5102; + end else if (_T_5957) begin + ic_tag_valid_out_1_21 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_22 <= 1'h0; - end else if (_T_5920) begin - ic_tag_valid_out_1_22 <= _T_5102; + end else if (_T_5972) begin + ic_tag_valid_out_1_22 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_23 <= 1'h0; - end else if (_T_5935) begin - ic_tag_valid_out_1_23 <= _T_5102; + end else if (_T_5987) begin + ic_tag_valid_out_1_23 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_24 <= 1'h0; - end else if (_T_5950) begin - ic_tag_valid_out_1_24 <= _T_5102; + end else if (_T_6002) begin + ic_tag_valid_out_1_24 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_25 <= 1'h0; - end else if (_T_5965) begin - ic_tag_valid_out_1_25 <= _T_5102; + end else if (_T_6017) begin + ic_tag_valid_out_1_25 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_26 <= 1'h0; - end else if (_T_5980) begin - ic_tag_valid_out_1_26 <= _T_5102; + end else if (_T_6032) begin + ic_tag_valid_out_1_26 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_27 <= 1'h0; - end else if (_T_5995) begin - ic_tag_valid_out_1_27 <= _T_5102; + end else if (_T_6047) begin + ic_tag_valid_out_1_27 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_28 <= 1'h0; - end else if (_T_6010) begin - ic_tag_valid_out_1_28 <= _T_5102; + end else if (_T_6062) begin + ic_tag_valid_out_1_28 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_29 <= 1'h0; - end else if (_T_6025) begin - ic_tag_valid_out_1_29 <= _T_5102; + end else if (_T_6077) begin + ic_tag_valid_out_1_29 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_30 <= 1'h0; - end else if (_T_6040) begin - ic_tag_valid_out_1_30 <= _T_5102; + end else if (_T_6092) begin + ic_tag_valid_out_1_30 <= _T_5154; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_31 <= 1'h0; - end else if (_T_6055) begin - ic_tag_valid_out_1_31 <= _T_5102; + end else if (_T_6107) begin + ic_tag_valid_out_1_31 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_32 <= 1'h0; - end else if (_T_6550) begin - ic_tag_valid_out_1_32 <= _T_5102; + end else if (_T_6602) begin + ic_tag_valid_out_1_32 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_33 <= 1'h0; - end else if (_T_6565) begin - ic_tag_valid_out_1_33 <= _T_5102; + end else if (_T_6617) begin + ic_tag_valid_out_1_33 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_34 <= 1'h0; - end else if (_T_6580) begin - ic_tag_valid_out_1_34 <= _T_5102; + end else if (_T_6632) begin + ic_tag_valid_out_1_34 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_35 <= 1'h0; - end else if (_T_6595) begin - ic_tag_valid_out_1_35 <= _T_5102; + end else if (_T_6647) begin + ic_tag_valid_out_1_35 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_36 <= 1'h0; - end else if (_T_6610) begin - ic_tag_valid_out_1_36 <= _T_5102; + end else if (_T_6662) begin + ic_tag_valid_out_1_36 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_37 <= 1'h0; - end else if (_T_6625) begin - ic_tag_valid_out_1_37 <= _T_5102; + end else if (_T_6677) begin + ic_tag_valid_out_1_37 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_38 <= 1'h0; - end else if (_T_6640) begin - ic_tag_valid_out_1_38 <= _T_5102; + end else if (_T_6692) begin + ic_tag_valid_out_1_38 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_39 <= 1'h0; - end else if (_T_6655) begin - ic_tag_valid_out_1_39 <= _T_5102; + end else if (_T_6707) begin + ic_tag_valid_out_1_39 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_40 <= 1'h0; - end else if (_T_6670) begin - ic_tag_valid_out_1_40 <= _T_5102; + end else if (_T_6722) begin + ic_tag_valid_out_1_40 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_41 <= 1'h0; - end else if (_T_6685) begin - ic_tag_valid_out_1_41 <= _T_5102; + end else if (_T_6737) begin + ic_tag_valid_out_1_41 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_42 <= 1'h0; - end else if (_T_6700) begin - ic_tag_valid_out_1_42 <= _T_5102; + end else if (_T_6752) begin + ic_tag_valid_out_1_42 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_43 <= 1'h0; - end else if (_T_6715) begin - ic_tag_valid_out_1_43 <= _T_5102; + end else if (_T_6767) begin + ic_tag_valid_out_1_43 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_44 <= 1'h0; - end else if (_T_6730) begin - ic_tag_valid_out_1_44 <= _T_5102; + end else if (_T_6782) begin + ic_tag_valid_out_1_44 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_45 <= 1'h0; - end else if (_T_6745) begin - ic_tag_valid_out_1_45 <= _T_5102; + end else if (_T_6797) begin + ic_tag_valid_out_1_45 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_46 <= 1'h0; - end else if (_T_6760) begin - ic_tag_valid_out_1_46 <= _T_5102; + end else if (_T_6812) begin + ic_tag_valid_out_1_46 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_47 <= 1'h0; - end else if (_T_6775) begin - ic_tag_valid_out_1_47 <= _T_5102; + end else if (_T_6827) begin + ic_tag_valid_out_1_47 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_48 <= 1'h0; - end else if (_T_6790) begin - ic_tag_valid_out_1_48 <= _T_5102; + end else if (_T_6842) begin + ic_tag_valid_out_1_48 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_49 <= 1'h0; - end else if (_T_6805) begin - ic_tag_valid_out_1_49 <= _T_5102; + end else if (_T_6857) begin + ic_tag_valid_out_1_49 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_50 <= 1'h0; - end else if (_T_6820) begin - ic_tag_valid_out_1_50 <= _T_5102; + end else if (_T_6872) begin + ic_tag_valid_out_1_50 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_51 <= 1'h0; - end else if (_T_6835) begin - ic_tag_valid_out_1_51 <= _T_5102; + end else if (_T_6887) begin + ic_tag_valid_out_1_51 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_52 <= 1'h0; - end else if (_T_6850) begin - ic_tag_valid_out_1_52 <= _T_5102; + end else if (_T_6902) begin + ic_tag_valid_out_1_52 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_53 <= 1'h0; - end else if (_T_6865) begin - ic_tag_valid_out_1_53 <= _T_5102; + end else if (_T_6917) begin + ic_tag_valid_out_1_53 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_54 <= 1'h0; - end else if (_T_6880) begin - ic_tag_valid_out_1_54 <= _T_5102; + end else if (_T_6932) begin + ic_tag_valid_out_1_54 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_55 <= 1'h0; - end else if (_T_6895) begin - ic_tag_valid_out_1_55 <= _T_5102; + end else if (_T_6947) begin + ic_tag_valid_out_1_55 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_56 <= 1'h0; - end else if (_T_6910) begin - ic_tag_valid_out_1_56 <= _T_5102; + end else if (_T_6962) begin + ic_tag_valid_out_1_56 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_57 <= 1'h0; - end else if (_T_6925) begin - ic_tag_valid_out_1_57 <= _T_5102; + end else if (_T_6977) begin + ic_tag_valid_out_1_57 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_58 <= 1'h0; - end else if (_T_6940) begin - ic_tag_valid_out_1_58 <= _T_5102; + end else if (_T_6992) begin + ic_tag_valid_out_1_58 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_59 <= 1'h0; - end else if (_T_6955) begin - ic_tag_valid_out_1_59 <= _T_5102; + end else if (_T_7007) begin + ic_tag_valid_out_1_59 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_60 <= 1'h0; - end else if (_T_6970) begin - ic_tag_valid_out_1_60 <= _T_5102; + end else if (_T_7022) begin + ic_tag_valid_out_1_60 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_61 <= 1'h0; - end else if (_T_6985) begin - ic_tag_valid_out_1_61 <= _T_5102; + end else if (_T_7037) begin + ic_tag_valid_out_1_61 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_62 <= 1'h0; - end else if (_T_7000) begin - ic_tag_valid_out_1_62 <= _T_5102; + end else if (_T_7052) begin + ic_tag_valid_out_1_62 <= _T_5154; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_63 <= 1'h0; - end else if (_T_7015) begin - ic_tag_valid_out_1_63 <= _T_5102; + end else if (_T_7067) begin + ic_tag_valid_out_1_63 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_64 <= 1'h0; - end else if (_T_7510) begin - ic_tag_valid_out_1_64 <= _T_5102; + end else if (_T_7562) begin + ic_tag_valid_out_1_64 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_65 <= 1'h0; - end else if (_T_7525) begin - ic_tag_valid_out_1_65 <= _T_5102; + end else if (_T_7577) begin + ic_tag_valid_out_1_65 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_66 <= 1'h0; - end else if (_T_7540) begin - ic_tag_valid_out_1_66 <= _T_5102; + end else if (_T_7592) begin + ic_tag_valid_out_1_66 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_67 <= 1'h0; - end else if (_T_7555) begin - ic_tag_valid_out_1_67 <= _T_5102; + end else if (_T_7607) begin + ic_tag_valid_out_1_67 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_68 <= 1'h0; - end else if (_T_7570) begin - ic_tag_valid_out_1_68 <= _T_5102; + end else if (_T_7622) begin + ic_tag_valid_out_1_68 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_69 <= 1'h0; - end else if (_T_7585) begin - ic_tag_valid_out_1_69 <= _T_5102; + end else if (_T_7637) begin + ic_tag_valid_out_1_69 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_70 <= 1'h0; - end else if (_T_7600) begin - ic_tag_valid_out_1_70 <= _T_5102; + end else if (_T_7652) begin + ic_tag_valid_out_1_70 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_71 <= 1'h0; - end else if (_T_7615) begin - ic_tag_valid_out_1_71 <= _T_5102; + end else if (_T_7667) begin + ic_tag_valid_out_1_71 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_72 <= 1'h0; - end else if (_T_7630) begin - ic_tag_valid_out_1_72 <= _T_5102; + end else if (_T_7682) begin + ic_tag_valid_out_1_72 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_73 <= 1'h0; - end else if (_T_7645) begin - ic_tag_valid_out_1_73 <= _T_5102; + end else if (_T_7697) begin + ic_tag_valid_out_1_73 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_74 <= 1'h0; - end else if (_T_7660) begin - ic_tag_valid_out_1_74 <= _T_5102; + end else if (_T_7712) begin + ic_tag_valid_out_1_74 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_75 <= 1'h0; - end else if (_T_7675) begin - ic_tag_valid_out_1_75 <= _T_5102; + end else if (_T_7727) begin + ic_tag_valid_out_1_75 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_76 <= 1'h0; - end else if (_T_7690) begin - ic_tag_valid_out_1_76 <= _T_5102; + end else if (_T_7742) begin + ic_tag_valid_out_1_76 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_77 <= 1'h0; - end else if (_T_7705) begin - ic_tag_valid_out_1_77 <= _T_5102; + end else if (_T_7757) begin + ic_tag_valid_out_1_77 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_78 <= 1'h0; - end else if (_T_7720) begin - ic_tag_valid_out_1_78 <= _T_5102; + end else if (_T_7772) begin + ic_tag_valid_out_1_78 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_79 <= 1'h0; - end else if (_T_7735) begin - ic_tag_valid_out_1_79 <= _T_5102; + end else if (_T_7787) begin + ic_tag_valid_out_1_79 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_80 <= 1'h0; - end else if (_T_7750) begin - ic_tag_valid_out_1_80 <= _T_5102; + end else if (_T_7802) begin + ic_tag_valid_out_1_80 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_81 <= 1'h0; - end else if (_T_7765) begin - ic_tag_valid_out_1_81 <= _T_5102; + end else if (_T_7817) begin + ic_tag_valid_out_1_81 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_82 <= 1'h0; - end else if (_T_7780) begin - ic_tag_valid_out_1_82 <= _T_5102; + end else if (_T_7832) begin + ic_tag_valid_out_1_82 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_83 <= 1'h0; - end else if (_T_7795) begin - ic_tag_valid_out_1_83 <= _T_5102; + end else if (_T_7847) begin + ic_tag_valid_out_1_83 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_84 <= 1'h0; - end else if (_T_7810) begin - ic_tag_valid_out_1_84 <= _T_5102; + end else if (_T_7862) begin + ic_tag_valid_out_1_84 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_85 <= 1'h0; - end else if (_T_7825) begin - ic_tag_valid_out_1_85 <= _T_5102; + end else if (_T_7877) begin + ic_tag_valid_out_1_85 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_86 <= 1'h0; - end else if (_T_7840) begin - ic_tag_valid_out_1_86 <= _T_5102; + end else if (_T_7892) begin + ic_tag_valid_out_1_86 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_87 <= 1'h0; - end else if (_T_7855) begin - ic_tag_valid_out_1_87 <= _T_5102; + end else if (_T_7907) begin + ic_tag_valid_out_1_87 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_88 <= 1'h0; - end else if (_T_7870) begin - ic_tag_valid_out_1_88 <= _T_5102; + end else if (_T_7922) begin + ic_tag_valid_out_1_88 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_89 <= 1'h0; - end else if (_T_7885) begin - ic_tag_valid_out_1_89 <= _T_5102; + end else if (_T_7937) begin + ic_tag_valid_out_1_89 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_90 <= 1'h0; - end else if (_T_7900) begin - ic_tag_valid_out_1_90 <= _T_5102; + end else if (_T_7952) begin + ic_tag_valid_out_1_90 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_91 <= 1'h0; - end else if (_T_7915) begin - ic_tag_valid_out_1_91 <= _T_5102; + end else if (_T_7967) begin + ic_tag_valid_out_1_91 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_92 <= 1'h0; - end else if (_T_7930) begin - ic_tag_valid_out_1_92 <= _T_5102; + end else if (_T_7982) begin + ic_tag_valid_out_1_92 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_93 <= 1'h0; - end else if (_T_7945) begin - ic_tag_valid_out_1_93 <= _T_5102; + end else if (_T_7997) begin + ic_tag_valid_out_1_93 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_94 <= 1'h0; - end else if (_T_7960) begin - ic_tag_valid_out_1_94 <= _T_5102; + end else if (_T_8012) begin + ic_tag_valid_out_1_94 <= _T_5154; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_95 <= 1'h0; - end else if (_T_7975) begin - ic_tag_valid_out_1_95 <= _T_5102; + end else if (_T_8027) begin + ic_tag_valid_out_1_95 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_96 <= 1'h0; - end else if (_T_8470) begin - ic_tag_valid_out_1_96 <= _T_5102; + end else if (_T_8522) begin + ic_tag_valid_out_1_96 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_97 <= 1'h0; - end else if (_T_8485) begin - ic_tag_valid_out_1_97 <= _T_5102; + end else if (_T_8537) begin + ic_tag_valid_out_1_97 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_98 <= 1'h0; - end else if (_T_8500) begin - ic_tag_valid_out_1_98 <= _T_5102; + end else if (_T_8552) begin + ic_tag_valid_out_1_98 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_99 <= 1'h0; - end else if (_T_8515) begin - ic_tag_valid_out_1_99 <= _T_5102; + end else if (_T_8567) begin + ic_tag_valid_out_1_99 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_100 <= 1'h0; - end else if (_T_8530) begin - ic_tag_valid_out_1_100 <= _T_5102; + end else if (_T_8582) begin + ic_tag_valid_out_1_100 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_101 <= 1'h0; - end else if (_T_8545) begin - ic_tag_valid_out_1_101 <= _T_5102; + end else if (_T_8597) begin + ic_tag_valid_out_1_101 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_102 <= 1'h0; - end else if (_T_8560) begin - ic_tag_valid_out_1_102 <= _T_5102; + end else if (_T_8612) begin + ic_tag_valid_out_1_102 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_103 <= 1'h0; - end else if (_T_8575) begin - ic_tag_valid_out_1_103 <= _T_5102; + end else if (_T_8627) begin + ic_tag_valid_out_1_103 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_104 <= 1'h0; - end else if (_T_8590) begin - ic_tag_valid_out_1_104 <= _T_5102; + end else if (_T_8642) begin + ic_tag_valid_out_1_104 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_105 <= 1'h0; - end else if (_T_8605) begin - ic_tag_valid_out_1_105 <= _T_5102; + end else if (_T_8657) begin + ic_tag_valid_out_1_105 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_106 <= 1'h0; - end else if (_T_8620) begin - ic_tag_valid_out_1_106 <= _T_5102; + end else if (_T_8672) begin + ic_tag_valid_out_1_106 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_107 <= 1'h0; - end else if (_T_8635) begin - ic_tag_valid_out_1_107 <= _T_5102; + end else if (_T_8687) begin + ic_tag_valid_out_1_107 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_108 <= 1'h0; - end else if (_T_8650) begin - ic_tag_valid_out_1_108 <= _T_5102; + end else if (_T_8702) begin + ic_tag_valid_out_1_108 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_109 <= 1'h0; - end else if (_T_8665) begin - ic_tag_valid_out_1_109 <= _T_5102; + end else if (_T_8717) begin + ic_tag_valid_out_1_109 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_110 <= 1'h0; - end else if (_T_8680) begin - ic_tag_valid_out_1_110 <= _T_5102; + end else if (_T_8732) begin + ic_tag_valid_out_1_110 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_111 <= 1'h0; - end else if (_T_8695) begin - ic_tag_valid_out_1_111 <= _T_5102; + end else if (_T_8747) begin + ic_tag_valid_out_1_111 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_112 <= 1'h0; - end else if (_T_8710) begin - ic_tag_valid_out_1_112 <= _T_5102; + end else if (_T_8762) begin + ic_tag_valid_out_1_112 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_113 <= 1'h0; - end else if (_T_8725) begin - ic_tag_valid_out_1_113 <= _T_5102; + end else if (_T_8777) begin + ic_tag_valid_out_1_113 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_114 <= 1'h0; - end else if (_T_8740) begin - ic_tag_valid_out_1_114 <= _T_5102; + end else if (_T_8792) begin + ic_tag_valid_out_1_114 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_115 <= 1'h0; - end else if (_T_8755) begin - ic_tag_valid_out_1_115 <= _T_5102; + end else if (_T_8807) begin + ic_tag_valid_out_1_115 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_116 <= 1'h0; - end else if (_T_8770) begin - ic_tag_valid_out_1_116 <= _T_5102; + end else if (_T_8822) begin + ic_tag_valid_out_1_116 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_117 <= 1'h0; - end else if (_T_8785) begin - ic_tag_valid_out_1_117 <= _T_5102; + end else if (_T_8837) begin + ic_tag_valid_out_1_117 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_118 <= 1'h0; - end else if (_T_8800) begin - ic_tag_valid_out_1_118 <= _T_5102; + end else if (_T_8852) begin + ic_tag_valid_out_1_118 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_119 <= 1'h0; - end else if (_T_8815) begin - ic_tag_valid_out_1_119 <= _T_5102; + end else if (_T_8867) begin + ic_tag_valid_out_1_119 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_120 <= 1'h0; - end else if (_T_8830) begin - ic_tag_valid_out_1_120 <= _T_5102; + end else if (_T_8882) begin + ic_tag_valid_out_1_120 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_121 <= 1'h0; - end else if (_T_8845) begin - ic_tag_valid_out_1_121 <= _T_5102; + end else if (_T_8897) begin + ic_tag_valid_out_1_121 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_122 <= 1'h0; - end else if (_T_8860) begin - ic_tag_valid_out_1_122 <= _T_5102; + end else if (_T_8912) begin + ic_tag_valid_out_1_122 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_123 <= 1'h0; - end else if (_T_8875) begin - ic_tag_valid_out_1_123 <= _T_5102; + end else if (_T_8927) begin + ic_tag_valid_out_1_123 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_124 <= 1'h0; - end else if (_T_8890) begin - ic_tag_valid_out_1_124 <= _T_5102; + end else if (_T_8942) begin + ic_tag_valid_out_1_124 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_125 <= 1'h0; - end else if (_T_8905) begin - ic_tag_valid_out_1_125 <= _T_5102; + end else if (_T_8957) begin + ic_tag_valid_out_1_125 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_126 <= 1'h0; - end else if (_T_8920) begin - ic_tag_valid_out_1_126 <= _T_5102; + end else if (_T_8972) begin + ic_tag_valid_out_1_126 <= _T_5154; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_1_127 <= 1'h0; - end else if (_T_8935) begin - ic_tag_valid_out_1_127 <= _T_5102; + end else if (_T_8987) begin + ic_tag_valid_out_1_127 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_0 <= 1'h0; - end else if (_T_5110) begin - ic_tag_valid_out_0_0 <= _T_5102; + end else if (_T_5162) begin + ic_tag_valid_out_0_0 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_1 <= 1'h0; - end else if (_T_5125) begin - ic_tag_valid_out_0_1 <= _T_5102; + end else if (_T_5177) begin + ic_tag_valid_out_0_1 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_2 <= 1'h0; - end else if (_T_5140) begin - ic_tag_valid_out_0_2 <= _T_5102; + end else if (_T_5192) begin + ic_tag_valid_out_0_2 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_3 <= 1'h0; - end else if (_T_5155) begin - ic_tag_valid_out_0_3 <= _T_5102; + end else if (_T_5207) begin + ic_tag_valid_out_0_3 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_4 <= 1'h0; - end else if (_T_5170) begin - ic_tag_valid_out_0_4 <= _T_5102; + end else if (_T_5222) begin + ic_tag_valid_out_0_4 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_5 <= 1'h0; - end else if (_T_5185) begin - ic_tag_valid_out_0_5 <= _T_5102; + end else if (_T_5237) begin + ic_tag_valid_out_0_5 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_6 <= 1'h0; - end else if (_T_5200) begin - ic_tag_valid_out_0_6 <= _T_5102; + end else if (_T_5252) begin + ic_tag_valid_out_0_6 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_7 <= 1'h0; - end else if (_T_5215) begin - ic_tag_valid_out_0_7 <= _T_5102; + end else if (_T_5267) begin + ic_tag_valid_out_0_7 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_8 <= 1'h0; - end else if (_T_5230) begin - ic_tag_valid_out_0_8 <= _T_5102; + end else if (_T_5282) begin + ic_tag_valid_out_0_8 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_9 <= 1'h0; - end else if (_T_5245) begin - ic_tag_valid_out_0_9 <= _T_5102; + end else if (_T_5297) begin + ic_tag_valid_out_0_9 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_10 <= 1'h0; - end else if (_T_5260) begin - ic_tag_valid_out_0_10 <= _T_5102; + end else if (_T_5312) begin + ic_tag_valid_out_0_10 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_11 <= 1'h0; - end else if (_T_5275) begin - ic_tag_valid_out_0_11 <= _T_5102; + end else if (_T_5327) begin + ic_tag_valid_out_0_11 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_12 <= 1'h0; - end else if (_T_5290) begin - ic_tag_valid_out_0_12 <= _T_5102; + end else if (_T_5342) begin + ic_tag_valid_out_0_12 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_13 <= 1'h0; - end else if (_T_5305) begin - ic_tag_valid_out_0_13 <= _T_5102; + end else if (_T_5357) begin + ic_tag_valid_out_0_13 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_14 <= 1'h0; - end else if (_T_5320) begin - ic_tag_valid_out_0_14 <= _T_5102; + end else if (_T_5372) begin + ic_tag_valid_out_0_14 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_15 <= 1'h0; - end else if (_T_5335) begin - ic_tag_valid_out_0_15 <= _T_5102; + end else if (_T_5387) begin + ic_tag_valid_out_0_15 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_16 <= 1'h0; - end else if (_T_5350) begin - ic_tag_valid_out_0_16 <= _T_5102; + end else if (_T_5402) begin + ic_tag_valid_out_0_16 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_17 <= 1'h0; - end else if (_T_5365) begin - ic_tag_valid_out_0_17 <= _T_5102; + end else if (_T_5417) begin + ic_tag_valid_out_0_17 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_18 <= 1'h0; - end else if (_T_5380) begin - ic_tag_valid_out_0_18 <= _T_5102; + end else if (_T_5432) begin + ic_tag_valid_out_0_18 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_19 <= 1'h0; - end else if (_T_5395) begin - ic_tag_valid_out_0_19 <= _T_5102; + end else if (_T_5447) begin + ic_tag_valid_out_0_19 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_20 <= 1'h0; - end else if (_T_5410) begin - ic_tag_valid_out_0_20 <= _T_5102; + end else if (_T_5462) begin + ic_tag_valid_out_0_20 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_21 <= 1'h0; - end else if (_T_5425) begin - ic_tag_valid_out_0_21 <= _T_5102; + end else if (_T_5477) begin + ic_tag_valid_out_0_21 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_22 <= 1'h0; - end else if (_T_5440) begin - ic_tag_valid_out_0_22 <= _T_5102; + end else if (_T_5492) begin + ic_tag_valid_out_0_22 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_23 <= 1'h0; - end else if (_T_5455) begin - ic_tag_valid_out_0_23 <= _T_5102; + end else if (_T_5507) begin + ic_tag_valid_out_0_23 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_24 <= 1'h0; - end else if (_T_5470) begin - ic_tag_valid_out_0_24 <= _T_5102; + end else if (_T_5522) begin + ic_tag_valid_out_0_24 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_25 <= 1'h0; - end else if (_T_5485) begin - ic_tag_valid_out_0_25 <= _T_5102; + end else if (_T_5537) begin + ic_tag_valid_out_0_25 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_26 <= 1'h0; - end else if (_T_5500) begin - ic_tag_valid_out_0_26 <= _T_5102; + end else if (_T_5552) begin + ic_tag_valid_out_0_26 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_27 <= 1'h0; - end else if (_T_5515) begin - ic_tag_valid_out_0_27 <= _T_5102; + end else if (_T_5567) begin + ic_tag_valid_out_0_27 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_28 <= 1'h0; - end else if (_T_5530) begin - ic_tag_valid_out_0_28 <= _T_5102; + end else if (_T_5582) begin + ic_tag_valid_out_0_28 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_29 <= 1'h0; - end else if (_T_5545) begin - ic_tag_valid_out_0_29 <= _T_5102; + end else if (_T_5597) begin + ic_tag_valid_out_0_29 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_30 <= 1'h0; - end else if (_T_5560) begin - ic_tag_valid_out_0_30 <= _T_5102; + end else if (_T_5612) begin + ic_tag_valid_out_0_30 <= _T_5154; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_31 <= 1'h0; - end else if (_T_5575) begin - ic_tag_valid_out_0_31 <= _T_5102; + end else if (_T_5627) begin + ic_tag_valid_out_0_31 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_32 <= 1'h0; - end else if (_T_6070) begin - ic_tag_valid_out_0_32 <= _T_5102; + end else if (_T_6122) begin + ic_tag_valid_out_0_32 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_33 <= 1'h0; - end else if (_T_6085) begin - ic_tag_valid_out_0_33 <= _T_5102; + end else if (_T_6137) begin + ic_tag_valid_out_0_33 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_34 <= 1'h0; - end else if (_T_6100) begin - ic_tag_valid_out_0_34 <= _T_5102; + end else if (_T_6152) begin + ic_tag_valid_out_0_34 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_35 <= 1'h0; - end else if (_T_6115) begin - ic_tag_valid_out_0_35 <= _T_5102; + end else if (_T_6167) begin + ic_tag_valid_out_0_35 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_36 <= 1'h0; - end else if (_T_6130) begin - ic_tag_valid_out_0_36 <= _T_5102; + end else if (_T_6182) begin + ic_tag_valid_out_0_36 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_37 <= 1'h0; - end else if (_T_6145) begin - ic_tag_valid_out_0_37 <= _T_5102; + end else if (_T_6197) begin + ic_tag_valid_out_0_37 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_38 <= 1'h0; - end else if (_T_6160) begin - ic_tag_valid_out_0_38 <= _T_5102; + end else if (_T_6212) begin + ic_tag_valid_out_0_38 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_39 <= 1'h0; - end else if (_T_6175) begin - ic_tag_valid_out_0_39 <= _T_5102; + end else if (_T_6227) begin + ic_tag_valid_out_0_39 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_40 <= 1'h0; - end else if (_T_6190) begin - ic_tag_valid_out_0_40 <= _T_5102; + end else if (_T_6242) begin + ic_tag_valid_out_0_40 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_41 <= 1'h0; - end else if (_T_6205) begin - ic_tag_valid_out_0_41 <= _T_5102; + end else if (_T_6257) begin + ic_tag_valid_out_0_41 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_42 <= 1'h0; - end else if (_T_6220) begin - ic_tag_valid_out_0_42 <= _T_5102; + end else if (_T_6272) begin + ic_tag_valid_out_0_42 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_43 <= 1'h0; - end else if (_T_6235) begin - ic_tag_valid_out_0_43 <= _T_5102; + end else if (_T_6287) begin + ic_tag_valid_out_0_43 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_44 <= 1'h0; - end else if (_T_6250) begin - ic_tag_valid_out_0_44 <= _T_5102; + end else if (_T_6302) begin + ic_tag_valid_out_0_44 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_45 <= 1'h0; - end else if (_T_6265) begin - ic_tag_valid_out_0_45 <= _T_5102; + end else if (_T_6317) begin + ic_tag_valid_out_0_45 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_46 <= 1'h0; - end else if (_T_6280) begin - ic_tag_valid_out_0_46 <= _T_5102; + end else if (_T_6332) begin + ic_tag_valid_out_0_46 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_47 <= 1'h0; - end else if (_T_6295) begin - ic_tag_valid_out_0_47 <= _T_5102; + end else if (_T_6347) begin + ic_tag_valid_out_0_47 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_48 <= 1'h0; - end else if (_T_6310) begin - ic_tag_valid_out_0_48 <= _T_5102; + end else if (_T_6362) begin + ic_tag_valid_out_0_48 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_49 <= 1'h0; - end else if (_T_6325) begin - ic_tag_valid_out_0_49 <= _T_5102; + end else if (_T_6377) begin + ic_tag_valid_out_0_49 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_50 <= 1'h0; - end else if (_T_6340) begin - ic_tag_valid_out_0_50 <= _T_5102; + end else if (_T_6392) begin + ic_tag_valid_out_0_50 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_51 <= 1'h0; - end else if (_T_6355) begin - ic_tag_valid_out_0_51 <= _T_5102; + end else if (_T_6407) begin + ic_tag_valid_out_0_51 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_52 <= 1'h0; - end else if (_T_6370) begin - ic_tag_valid_out_0_52 <= _T_5102; + end else if (_T_6422) begin + ic_tag_valid_out_0_52 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_53 <= 1'h0; - end else if (_T_6385) begin - ic_tag_valid_out_0_53 <= _T_5102; + end else if (_T_6437) begin + ic_tag_valid_out_0_53 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_54 <= 1'h0; - end else if (_T_6400) begin - ic_tag_valid_out_0_54 <= _T_5102; + end else if (_T_6452) begin + ic_tag_valid_out_0_54 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_55 <= 1'h0; - end else if (_T_6415) begin - ic_tag_valid_out_0_55 <= _T_5102; + end else if (_T_6467) begin + ic_tag_valid_out_0_55 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_56 <= 1'h0; - end else if (_T_6430) begin - ic_tag_valid_out_0_56 <= _T_5102; + end else if (_T_6482) begin + ic_tag_valid_out_0_56 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_57 <= 1'h0; - end else if (_T_6445) begin - ic_tag_valid_out_0_57 <= _T_5102; + end else if (_T_6497) begin + ic_tag_valid_out_0_57 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_58 <= 1'h0; - end else if (_T_6460) begin - ic_tag_valid_out_0_58 <= _T_5102; + end else if (_T_6512) begin + ic_tag_valid_out_0_58 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_59 <= 1'h0; - end else if (_T_6475) begin - ic_tag_valid_out_0_59 <= _T_5102; + end else if (_T_6527) begin + ic_tag_valid_out_0_59 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_60 <= 1'h0; - end else if (_T_6490) begin - ic_tag_valid_out_0_60 <= _T_5102; + end else if (_T_6542) begin + ic_tag_valid_out_0_60 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_61 <= 1'h0; - end else if (_T_6505) begin - ic_tag_valid_out_0_61 <= _T_5102; + end else if (_T_6557) begin + ic_tag_valid_out_0_61 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_62 <= 1'h0; - end else if (_T_6520) begin - ic_tag_valid_out_0_62 <= _T_5102; + end else if (_T_6572) begin + ic_tag_valid_out_0_62 <= _T_5154; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_63 <= 1'h0; - end else if (_T_6535) begin - ic_tag_valid_out_0_63 <= _T_5102; + end else if (_T_6587) begin + ic_tag_valid_out_0_63 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_64 <= 1'h0; - end else if (_T_7030) begin - ic_tag_valid_out_0_64 <= _T_5102; + end else if (_T_7082) begin + ic_tag_valid_out_0_64 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_65 <= 1'h0; - end else if (_T_7045) begin - ic_tag_valid_out_0_65 <= _T_5102; + end else if (_T_7097) begin + ic_tag_valid_out_0_65 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_66 <= 1'h0; - end else if (_T_7060) begin - ic_tag_valid_out_0_66 <= _T_5102; + end else if (_T_7112) begin + ic_tag_valid_out_0_66 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_67 <= 1'h0; - end else if (_T_7075) begin - ic_tag_valid_out_0_67 <= _T_5102; + end else if (_T_7127) begin + ic_tag_valid_out_0_67 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_68 <= 1'h0; - end else if (_T_7090) begin - ic_tag_valid_out_0_68 <= _T_5102; + end else if (_T_7142) begin + ic_tag_valid_out_0_68 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_69 <= 1'h0; - end else if (_T_7105) begin - ic_tag_valid_out_0_69 <= _T_5102; + end else if (_T_7157) begin + ic_tag_valid_out_0_69 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_70 <= 1'h0; - end else if (_T_7120) begin - ic_tag_valid_out_0_70 <= _T_5102; + end else if (_T_7172) begin + ic_tag_valid_out_0_70 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_71 <= 1'h0; - end else if (_T_7135) begin - ic_tag_valid_out_0_71 <= _T_5102; + end else if (_T_7187) begin + ic_tag_valid_out_0_71 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_72 <= 1'h0; - end else if (_T_7150) begin - ic_tag_valid_out_0_72 <= _T_5102; + end else if (_T_7202) begin + ic_tag_valid_out_0_72 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_73 <= 1'h0; - end else if (_T_7165) begin - ic_tag_valid_out_0_73 <= _T_5102; + end else if (_T_7217) begin + ic_tag_valid_out_0_73 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_74 <= 1'h0; - end else if (_T_7180) begin - ic_tag_valid_out_0_74 <= _T_5102; + end else if (_T_7232) begin + ic_tag_valid_out_0_74 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_75 <= 1'h0; - end else if (_T_7195) begin - ic_tag_valid_out_0_75 <= _T_5102; + end else if (_T_7247) begin + ic_tag_valid_out_0_75 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_76 <= 1'h0; - end else if (_T_7210) begin - ic_tag_valid_out_0_76 <= _T_5102; + end else if (_T_7262) begin + ic_tag_valid_out_0_76 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_77 <= 1'h0; - end else if (_T_7225) begin - ic_tag_valid_out_0_77 <= _T_5102; + end else if (_T_7277) begin + ic_tag_valid_out_0_77 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_78 <= 1'h0; - end else if (_T_7240) begin - ic_tag_valid_out_0_78 <= _T_5102; + end else if (_T_7292) begin + ic_tag_valid_out_0_78 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_79 <= 1'h0; - end else if (_T_7255) begin - ic_tag_valid_out_0_79 <= _T_5102; + end else if (_T_7307) begin + ic_tag_valid_out_0_79 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_80 <= 1'h0; - end else if (_T_7270) begin - ic_tag_valid_out_0_80 <= _T_5102; + end else if (_T_7322) begin + ic_tag_valid_out_0_80 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_81 <= 1'h0; - end else if (_T_7285) begin - ic_tag_valid_out_0_81 <= _T_5102; + end else if (_T_7337) begin + ic_tag_valid_out_0_81 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_82 <= 1'h0; - end else if (_T_7300) begin - ic_tag_valid_out_0_82 <= _T_5102; + end else if (_T_7352) begin + ic_tag_valid_out_0_82 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_83 <= 1'h0; - end else if (_T_7315) begin - ic_tag_valid_out_0_83 <= _T_5102; + end else if (_T_7367) begin + ic_tag_valid_out_0_83 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_84 <= 1'h0; - end else if (_T_7330) begin - ic_tag_valid_out_0_84 <= _T_5102; + end else if (_T_7382) begin + ic_tag_valid_out_0_84 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_85 <= 1'h0; - end else if (_T_7345) begin - ic_tag_valid_out_0_85 <= _T_5102; + end else if (_T_7397) begin + ic_tag_valid_out_0_85 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_86 <= 1'h0; - end else if (_T_7360) begin - ic_tag_valid_out_0_86 <= _T_5102; + end else if (_T_7412) begin + ic_tag_valid_out_0_86 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_87 <= 1'h0; - end else if (_T_7375) begin - ic_tag_valid_out_0_87 <= _T_5102; + end else if (_T_7427) begin + ic_tag_valid_out_0_87 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_88 <= 1'h0; - end else if (_T_7390) begin - ic_tag_valid_out_0_88 <= _T_5102; + end else if (_T_7442) begin + ic_tag_valid_out_0_88 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_89 <= 1'h0; - end else if (_T_7405) begin - ic_tag_valid_out_0_89 <= _T_5102; + end else if (_T_7457) begin + ic_tag_valid_out_0_89 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_90 <= 1'h0; - end else if (_T_7420) begin - ic_tag_valid_out_0_90 <= _T_5102; + end else if (_T_7472) begin + ic_tag_valid_out_0_90 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_91 <= 1'h0; - end else if (_T_7435) begin - ic_tag_valid_out_0_91 <= _T_5102; + end else if (_T_7487) begin + ic_tag_valid_out_0_91 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_92 <= 1'h0; - end else if (_T_7450) begin - ic_tag_valid_out_0_92 <= _T_5102; + end else if (_T_7502) begin + ic_tag_valid_out_0_92 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_93 <= 1'h0; - end else if (_T_7465) begin - ic_tag_valid_out_0_93 <= _T_5102; + end else if (_T_7517) begin + ic_tag_valid_out_0_93 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_94 <= 1'h0; - end else if (_T_7480) begin - ic_tag_valid_out_0_94 <= _T_5102; + end else if (_T_7532) begin + ic_tag_valid_out_0_94 <= _T_5154; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_95 <= 1'h0; - end else if (_T_7495) begin - ic_tag_valid_out_0_95 <= _T_5102; + end else if (_T_7547) begin + ic_tag_valid_out_0_95 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_96 <= 1'h0; - end else if (_T_7990) begin - ic_tag_valid_out_0_96 <= _T_5102; + end else if (_T_8042) begin + ic_tag_valid_out_0_96 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_97 <= 1'h0; - end else if (_T_8005) begin - ic_tag_valid_out_0_97 <= _T_5102; + end else if (_T_8057) begin + ic_tag_valid_out_0_97 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_98 <= 1'h0; - end else if (_T_8020) begin - ic_tag_valid_out_0_98 <= _T_5102; + end else if (_T_8072) begin + ic_tag_valid_out_0_98 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_99 <= 1'h0; - end else if (_T_8035) begin - ic_tag_valid_out_0_99 <= _T_5102; + end else if (_T_8087) begin + ic_tag_valid_out_0_99 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_100 <= 1'h0; - end else if (_T_8050) begin - ic_tag_valid_out_0_100 <= _T_5102; + end else if (_T_8102) begin + ic_tag_valid_out_0_100 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_101 <= 1'h0; - end else if (_T_8065) begin - ic_tag_valid_out_0_101 <= _T_5102; + end else if (_T_8117) begin + ic_tag_valid_out_0_101 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_102 <= 1'h0; - end else if (_T_8080) begin - ic_tag_valid_out_0_102 <= _T_5102; + end else if (_T_8132) begin + ic_tag_valid_out_0_102 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_103 <= 1'h0; - end else if (_T_8095) begin - ic_tag_valid_out_0_103 <= _T_5102; + end else if (_T_8147) begin + ic_tag_valid_out_0_103 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_104 <= 1'h0; - end else if (_T_8110) begin - ic_tag_valid_out_0_104 <= _T_5102; + end else if (_T_8162) begin + ic_tag_valid_out_0_104 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_105 <= 1'h0; - end else if (_T_8125) begin - ic_tag_valid_out_0_105 <= _T_5102; + end else if (_T_8177) begin + ic_tag_valid_out_0_105 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_106 <= 1'h0; - end else if (_T_8140) begin - ic_tag_valid_out_0_106 <= _T_5102; + end else if (_T_8192) begin + ic_tag_valid_out_0_106 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_107 <= 1'h0; - end else if (_T_8155) begin - ic_tag_valid_out_0_107 <= _T_5102; + end else if (_T_8207) begin + ic_tag_valid_out_0_107 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_108 <= 1'h0; - end else if (_T_8170) begin - ic_tag_valid_out_0_108 <= _T_5102; + end else if (_T_8222) begin + ic_tag_valid_out_0_108 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_109 <= 1'h0; - end else if (_T_8185) begin - ic_tag_valid_out_0_109 <= _T_5102; + end else if (_T_8237) begin + ic_tag_valid_out_0_109 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_110 <= 1'h0; - end else if (_T_8200) begin - ic_tag_valid_out_0_110 <= _T_5102; + end else if (_T_8252) begin + ic_tag_valid_out_0_110 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_111 <= 1'h0; - end else if (_T_8215) begin - ic_tag_valid_out_0_111 <= _T_5102; + end else if (_T_8267) begin + ic_tag_valid_out_0_111 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_112 <= 1'h0; - end else if (_T_8230) begin - ic_tag_valid_out_0_112 <= _T_5102; + end else if (_T_8282) begin + ic_tag_valid_out_0_112 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_113 <= 1'h0; - end else if (_T_8245) begin - ic_tag_valid_out_0_113 <= _T_5102; + end else if (_T_8297) begin + ic_tag_valid_out_0_113 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_114 <= 1'h0; - end else if (_T_8260) begin - ic_tag_valid_out_0_114 <= _T_5102; + end else if (_T_8312) begin + ic_tag_valid_out_0_114 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_115 <= 1'h0; - end else if (_T_8275) begin - ic_tag_valid_out_0_115 <= _T_5102; + end else if (_T_8327) begin + ic_tag_valid_out_0_115 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_116 <= 1'h0; - end else if (_T_8290) begin - ic_tag_valid_out_0_116 <= _T_5102; + end else if (_T_8342) begin + ic_tag_valid_out_0_116 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_117 <= 1'h0; - end else if (_T_8305) begin - ic_tag_valid_out_0_117 <= _T_5102; + end else if (_T_8357) begin + ic_tag_valid_out_0_117 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_118 <= 1'h0; - end else if (_T_8320) begin - ic_tag_valid_out_0_118 <= _T_5102; + end else if (_T_8372) begin + ic_tag_valid_out_0_118 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_119 <= 1'h0; - end else if (_T_8335) begin - ic_tag_valid_out_0_119 <= _T_5102; + end else if (_T_8387) begin + ic_tag_valid_out_0_119 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_120 <= 1'h0; - end else if (_T_8350) begin - ic_tag_valid_out_0_120 <= _T_5102; + end else if (_T_8402) begin + ic_tag_valid_out_0_120 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_121 <= 1'h0; - end else if (_T_8365) begin - ic_tag_valid_out_0_121 <= _T_5102; + end else if (_T_8417) begin + ic_tag_valid_out_0_121 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_122 <= 1'h0; - end else if (_T_8380) begin - ic_tag_valid_out_0_122 <= _T_5102; + end else if (_T_8432) begin + ic_tag_valid_out_0_122 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_123 <= 1'h0; - end else if (_T_8395) begin - ic_tag_valid_out_0_123 <= _T_5102; + end else if (_T_8447) begin + ic_tag_valid_out_0_123 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_124 <= 1'h0; - end else if (_T_8410) begin - ic_tag_valid_out_0_124 <= _T_5102; + end else if (_T_8462) begin + ic_tag_valid_out_0_124 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_125 <= 1'h0; - end else if (_T_8425) begin - ic_tag_valid_out_0_125 <= _T_5102; + end else if (_T_8477) begin + ic_tag_valid_out_0_125 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_126 <= 1'h0; - end else if (_T_8440) begin - ic_tag_valid_out_0_126 <= _T_5102; + end else if (_T_8492) begin + ic_tag_valid_out_0_126 <= _T_5154; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin ic_tag_valid_out_0_127 <= 1'h0; - end else if (_T_8455) begin - ic_tag_valid_out_0_127 <= _T_5102; + end else if (_T_8507) begin + ic_tag_valid_out_0_127 <= _T_5154; end end always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin @@ -11605,11 +11632,18 @@ end // initial end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin - _T_1211 <= 71'h0; + _T_1212 <= 71'h0; end else if (ic_debug_ict_array_sel_ff) begin - _T_1211 <= {{5'd0}, _T_1210}; + _T_1212 <= _T_1211; end else begin - _T_1211 <= io_ic_debug_rd_data; + _T_1212 <= io_ic_debug_rd_data; + end + end + always @(posedge io_free_clk or posedge reset) begin + if (reset) begin + ifc_region_acc_fault_memory_f <= 1'h0; + end else begin + ifc_region_acc_fault_memory_f <= _T_9885 & io_ifc_fetch_req_bf; end end always @(posedge io_active_clk or posedge reset) begin @@ -11630,14 +11664,14 @@ end // initial if (reset) begin bus_cmd_req_hold <= 1'h0; end else begin - bus_cmd_req_hold <= _T_2554 & _T_2573; + bus_cmd_req_hold <= _T_2604 & _T_2623; end end always @(posedge rvclkhdr_69_io_l1clk or posedge reset) begin if (reset) begin ifu_bus_cmd_valid <= 1'h0; end else begin - ifu_bus_cmd_valid <= _T_2544 & _T_2550; + ifu_bus_cmd_valid <= _T_2594 & _T_2600; end end always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin @@ -11651,28 +11685,28 @@ end // initial if (reset) begin ifu_bus_arready_unq_ff <= 1'h0; end else begin - ifu_bus_arready_unq_ff <= io_ifu_axi_arready; + ifu_bus_arready_unq_ff <= io_ifu_axi_ar_ready; end end always @(posedge rvclkhdr_68_io_l1clk or posedge reset) begin if (reset) begin ifu_bus_arvalid_ff <= 1'h0; end else begin - ifu_bus_arvalid_ff <= io_ifu_axi_arvalid; + ifu_bus_arvalid_ff <= io_ifu_axi_ar_valid; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin ifc_dma_access_ok_prev <= 1'h0; end else begin - ifc_dma_access_ok_prev <= _T_2649 & _T_2650; + ifc_dma_access_ok_prev <= _T_2699 & _T_2700; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin iccm_ecc_corr_data_ff <= 39'h0; end else if (iccm_ecc_write_status) begin - iccm_ecc_corr_data_ff <= _T_3880; + iccm_ecc_corr_data_ff <= _T_3932; end end always @(posedge io_free_clk or posedge reset) begin @@ -11703,13 +11737,20 @@ end // initial iccm_dma_rvalid_temp <= iccm_dma_rvalid_in; end end + always @(posedge io_free_clk or posedge reset) begin + if (reset) begin + iccm_dma_ecc_error <= 1'h0; + end else begin + iccm_dma_ecc_error <= |iccm_double_ecc_error; + end + end always @(posedge io_free_clk or posedge reset) begin if (reset) begin iccm_dma_rdata_temp <= 64'h0; end else if (iccm_dma_ecc_error_in) begin - iccm_dma_rdata_temp <= _T_3054; + iccm_dma_rdata_temp <= _T_3104; end else begin - iccm_dma_rdata_temp <= _T_3055; + iccm_dma_rdata_temp <= _T_3105; end end always @(posedge io_free_clk or posedge reset) begin @@ -11719,7 +11760,7 @@ end // initial if (iccm_single_ecc_error[0]) begin iccm_ecc_corr_index_ff <= iccm_rw_addr_f; end else begin - iccm_ecc_corr_index_ff <= _T_3876; + iccm_ecc_corr_index_ff <= _T_3928; end end end @@ -11727,7 +11768,7 @@ end // initial if (reset) begin iccm_rd_ecc_single_err_ff <= 1'h0; end else begin - iccm_rd_ecc_single_err_ff <= _T_3871 & _T_319; + iccm_rd_ecc_single_err_ff <= _T_3923 & _T_319; end end always @(posedge io_free_clk or posedge reset) begin @@ -11740,7 +11781,7 @@ end // initial always @(posedge io_free_clk or posedge reset) begin if (reset) begin ifu_status_wr_addr_ff <= 7'h0; - end else if (_T_3945) begin + end else if (_T_3997) begin ifu_status_wr_addr_ff <= io_ic_debug_addr[9:3]; end else begin ifu_status_wr_addr_ff <= ifu_status_wr_addr[11:5]; @@ -11750,15 +11791,15 @@ end // initial if (reset) begin way_status_wr_en_ff <= 1'h0; end else begin - way_status_wr_en_ff <= way_status_wr_en | _T_3948; + way_status_wr_en_ff <= way_status_wr_en | _T_4000; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin way_status_new_ff <= 1'h0; - end else if (_T_3948) begin + end else if (_T_4000) begin way_status_new_ff <= io_ic_debug_wr_data[4]; - end else if (_T_9725) begin + end else if (_T_9777) begin way_status_new_ff <= replace_way_mb_any_0; end else begin way_status_new_ff <= way_status_hit_new; @@ -11774,7 +11815,7 @@ end // initial always @(posedge io_free_clk or posedge reset) begin if (reset) begin ic_valid_ff <= 1'h0; - end else if (_T_3948) begin + end else if (_T_4000) begin ic_valid_ff <= io_ic_debug_wr_data[0]; end else begin ic_valid_ff <= ic_valid; @@ -11782,44 +11823,44 @@ end // initial end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_9747 <= 1'h0; + _T_9799 <= 1'h0; end else begin - _T_9747 <= _T_233 & _T_209; + _T_9799 <= _T_233 & _T_209; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_9748 <= 1'h0; + _T_9800 <= 1'h0; end else begin - _T_9748 <= _T_225 & _T_247; + _T_9800 <= _T_225 & _T_247; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_9749 <= 1'h0; + _T_9801 <= 1'h0; end else begin - _T_9749 <= ic_byp_hit_f & ifu_byp_data_err_new; + _T_9801 <= ic_byp_hit_f & ifu_byp_data_err_new; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_9753 <= 1'h0; + _T_9805 <= 1'h0; end else begin - _T_9753 <= _T_9751 & miss_pending; + _T_9805 <= _T_9803 & miss_pending; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_9754 <= 1'h0; + _T_9806 <= 1'h0; end else begin - _T_9754 <= _T_2568 & _T_2573; + _T_9806 <= _T_2618 & _T_2623; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin - _T_9775 <= 1'h0; - end else if (ic_debug_rd_en_ff) begin - _T_9775 <= ic_debug_rd_en_ff; + _T_9826 <= 1'h0; + end else begin + _T_9826 <= ic_debug_rd_en_ff; end end endmodule @@ -11830,32 +11871,32 @@ module el2_ifu_bp_ctl( input io_ic_hit_f, input [30:0] io_ifc_fetch_addr_f, input io_ifc_fetch_req_f, - input io_dec_tlu_br0_r_pkt_valid, - input [1:0] io_dec_tlu_br0_r_pkt_bits_hist, - input io_dec_tlu_br0_r_pkt_bits_br_error, - input io_dec_tlu_br0_r_pkt_bits_br_start_error, - input io_dec_tlu_br0_r_pkt_bits_way, - input io_dec_tlu_br0_r_pkt_bits_middle, - input [7:0] io_exu_i0_br_fghr_r, - input [7:0] io_exu_i0_br_index_r, - input io_dec_tlu_flush_lower_wb, - input io_dec_tlu_flush_leak_one_wb, - input io_dec_tlu_bpred_disable, - input io_exu_mp_pkt_bits_misp, - input io_exu_mp_pkt_bits_ataken, - input io_exu_mp_pkt_bits_boffset, - input io_exu_mp_pkt_bits_pc4, - input [1:0] io_exu_mp_pkt_bits_hist, - input [11:0] io_exu_mp_pkt_bits_toffset, - input io_exu_mp_pkt_bits_pcall, - input io_exu_mp_pkt_bits_pret, - input io_exu_mp_pkt_bits_pja, - input io_exu_mp_pkt_bits_way, - input [7:0] io_exu_mp_eghr, - input [7:0] io_exu_mp_fghr, - input [7:0] io_exu_mp_index, - input [4:0] io_exu_mp_btag, - input io_exu_flush_final, + input io_dec_bp_dec_tlu_br0_r_pkt_valid, + input [1:0] io_dec_bp_dec_tlu_br0_r_pkt_bits_hist, + input io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error, + input io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error, + input io_dec_bp_dec_tlu_br0_r_pkt_bits_way, + input io_dec_bp_dec_tlu_br0_r_pkt_bits_middle, + input io_dec_bp_dec_tlu_flush_lower_wb, + input io_dec_bp_dec_tlu_flush_leak_one_wb, + input io_dec_bp_dec_tlu_bpred_disable, + input [7:0] io_exu_bp_exu_i0_br_fghr_r, + input [7:0] io_exu_bp_exu_i0_br_index_r, + input io_exu_bp_exu_mp_pkt_bits_misp, + input io_exu_bp_exu_mp_pkt_bits_ataken, + input io_exu_bp_exu_mp_pkt_bits_boffset, + input io_exu_bp_exu_mp_pkt_bits_pc4, + input [1:0] io_exu_bp_exu_mp_pkt_bits_hist, + input [11:0] io_exu_bp_exu_mp_pkt_bits_toffset, + input io_exu_bp_exu_mp_pkt_bits_pcall, + input io_exu_bp_exu_mp_pkt_bits_pret, + input io_exu_bp_exu_mp_pkt_bits_pja, + input io_exu_bp_exu_mp_pkt_bits_way, + input [7:0] io_exu_bp_exu_mp_eghr, + input [7:0] io_exu_bp_exu_mp_fghr, + input [7:0] io_exu_bp_exu_mp_index, + input [4:0] io_exu_bp_exu_mp_btag, + input io_exu_bp_exu_flush_final, output io_ifu_bp_hit_taken_f, output [30:0] io_ifu_bp_btb_target_f, output io_ifu_bp_inst_mask_f, @@ -15126,7954 +15167,7960 @@ module el2_ifu_bp_ctl( wire rvclkhdr_553_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_553_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_553_io_scan_mode; // @[el2_lib.scala 483:22] - wire _T_40 = io_dec_tlu_flush_leak_one_wb & io_dec_tlu_flush_lower_wb; // @[el2_ifu_bp_ctl.scala 135:47] - reg leak_one_f_d1; // @[el2_ifu_bp_ctl.scala 129:56] - wire _T_41 = leak_one_f_d1 & io_dec_tlu_flush_lower_wb; // @[el2_ifu_bp_ctl.scala 135:93] - wire leak_one_f = _T_40 | _T_41; // @[el2_ifu_bp_ctl.scala 135:76] - wire _T = ~leak_one_f; // @[el2_ifu_bp_ctl.scala 72:51] - wire exu_mp_valid = io_exu_mp_pkt_bits_misp & _T; // @[el2_ifu_bp_ctl.scala 72:49] - wire dec_tlu_error_wb = io_dec_tlu_br0_r_pkt_bits_br_start_error | io_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu_bp_ctl.scala 94:50] + wire _T_40 = io_dec_bp_dec_tlu_flush_leak_one_wb & io_dec_bp_dec_tlu_flush_lower_wb; // @[el2_ifu_bp_ctl.scala 140:54] + reg leak_one_f_d1; // @[el2_ifu_bp_ctl.scala 134:56] + wire _T_41 = ~io_dec_bp_dec_tlu_flush_lower_wb; // @[el2_ifu_bp_ctl.scala 140:109] + wire _T_42 = leak_one_f_d1 & _T_41; // @[el2_ifu_bp_ctl.scala 140:107] + wire leak_one_f = _T_40 | _T_42; // @[el2_ifu_bp_ctl.scala 140:90] + wire _T = ~leak_one_f; // @[el2_ifu_bp_ctl.scala 77:58] + wire exu_mp_valid = io_exu_bp_exu_mp_pkt_bits_misp & _T; // @[el2_ifu_bp_ctl.scala 77:56] + wire dec_tlu_error_wb = io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error | io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu_bp_ctl.scala 99:50] wire [7:0] _T_4 = io_ifc_fetch_addr_f[8:1] ^ io_ifc_fetch_addr_f[16:9]; // @[el2_lib.scala 191:47] wire [7:0] btb_rd_addr_f = _T_4 ^ io_ifc_fetch_addr_f[24:17]; // @[el2_lib.scala 191:85] - wire [29:0] fetch_addr_p1_f = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_bp_ctl.scala 102:51] + wire [29:0] fetch_addr_p1_f = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_bp_ctl.scala 107:51] wire [30:0] _T_8 = {fetch_addr_p1_f,1'h0}; // @[Cat.scala 29:58] wire [7:0] _T_11 = _T_8[8:1] ^ _T_8[16:9]; // @[el2_lib.scala 191:47] wire [7:0] btb_rd_addr_p1_f = _T_11 ^ _T_8[24:17]; // @[el2_lib.scala 191:85] - wire _T_143 = ~io_ifc_fetch_addr_f[0]; // @[el2_ifu_bp_ctl.scala 186:40] - wire _T_2111 = btb_rd_addr_f == 8'h0; // @[el2_ifu_bp_ctl.scala 430:77] + wire _T_144 = ~io_ifc_fetch_addr_f[0]; // @[el2_ifu_bp_ctl.scala 191:40] + wire _T_2112 = btb_rd_addr_f == 8'h0; // @[el2_ifu_bp_ctl.scala 435:77] reg [21:0] btb_bank0_rd_data_way0_out_0; // @[el2_lib.scala 514:16] - wire [21:0] _T_2623 = _T_2111 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] - wire _T_2113 = btb_rd_addr_f == 8'h1; // @[el2_ifu_bp_ctl.scala 430:77] + wire [21:0] _T_2624 = _T_2112 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] + wire _T_2114 = btb_rd_addr_f == 8'h1; // @[el2_ifu_bp_ctl.scala 435:77] reg [21:0] btb_bank0_rd_data_way0_out_1; // @[el2_lib.scala 514:16] - wire [21:0] _T_2624 = _T_2113 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_2879 = _T_2623 | _T_2624; // @[Mux.scala 27:72] - wire _T_2115 = btb_rd_addr_f == 8'h2; // @[el2_ifu_bp_ctl.scala 430:77] + wire [21:0] _T_2625 = _T_2114 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_2880 = _T_2624 | _T_2625; // @[Mux.scala 27:72] + wire _T_2116 = btb_rd_addr_f == 8'h2; // @[el2_ifu_bp_ctl.scala 435:77] reg [21:0] btb_bank0_rd_data_way0_out_2; // @[el2_lib.scala 514:16] - wire [21:0] _T_2625 = _T_2115 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_2880 = _T_2879 | _T_2625; // @[Mux.scala 27:72] - wire _T_2117 = btb_rd_addr_f == 8'h3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_3; // @[el2_lib.scala 514:16] - wire [21:0] _T_2626 = _T_2117 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_2626 = _T_2116 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2881 = _T_2880 | _T_2626; // @[Mux.scala 27:72] - wire _T_2119 = btb_rd_addr_f == 8'h4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_4; // @[el2_lib.scala 514:16] - wire [21:0] _T_2627 = _T_2119 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] + wire _T_2118 = btb_rd_addr_f == 8'h3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_3; // @[el2_lib.scala 514:16] + wire [21:0] _T_2627 = _T_2118 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2882 = _T_2881 | _T_2627; // @[Mux.scala 27:72] - wire _T_2121 = btb_rd_addr_f == 8'h5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_5; // @[el2_lib.scala 514:16] - wire [21:0] _T_2628 = _T_2121 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] + wire _T_2120 = btb_rd_addr_f == 8'h4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_4; // @[el2_lib.scala 514:16] + wire [21:0] _T_2628 = _T_2120 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2883 = _T_2882 | _T_2628; // @[Mux.scala 27:72] - wire _T_2123 = btb_rd_addr_f == 8'h6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_6; // @[el2_lib.scala 514:16] - wire [21:0] _T_2629 = _T_2123 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] + wire _T_2122 = btb_rd_addr_f == 8'h5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_5; // @[el2_lib.scala 514:16] + wire [21:0] _T_2629 = _T_2122 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2884 = _T_2883 | _T_2629; // @[Mux.scala 27:72] - wire _T_2125 = btb_rd_addr_f == 8'h7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_7; // @[el2_lib.scala 514:16] - wire [21:0] _T_2630 = _T_2125 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] + wire _T_2124 = btb_rd_addr_f == 8'h6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_6; // @[el2_lib.scala 514:16] + wire [21:0] _T_2630 = _T_2124 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2885 = _T_2884 | _T_2630; // @[Mux.scala 27:72] - wire _T_2127 = btb_rd_addr_f == 8'h8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_8; // @[el2_lib.scala 514:16] - wire [21:0] _T_2631 = _T_2127 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] + wire _T_2126 = btb_rd_addr_f == 8'h7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_7; // @[el2_lib.scala 514:16] + wire [21:0] _T_2631 = _T_2126 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2886 = _T_2885 | _T_2631; // @[Mux.scala 27:72] - wire _T_2129 = btb_rd_addr_f == 8'h9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_9; // @[el2_lib.scala 514:16] - wire [21:0] _T_2632 = _T_2129 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] + wire _T_2128 = btb_rd_addr_f == 8'h8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_8; // @[el2_lib.scala 514:16] + wire [21:0] _T_2632 = _T_2128 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2887 = _T_2886 | _T_2632; // @[Mux.scala 27:72] - wire _T_2131 = btb_rd_addr_f == 8'ha; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_10; // @[el2_lib.scala 514:16] - wire [21:0] _T_2633 = _T_2131 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] + wire _T_2130 = btb_rd_addr_f == 8'h9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_9; // @[el2_lib.scala 514:16] + wire [21:0] _T_2633 = _T_2130 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2888 = _T_2887 | _T_2633; // @[Mux.scala 27:72] - wire _T_2133 = btb_rd_addr_f == 8'hb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_11; // @[el2_lib.scala 514:16] - wire [21:0] _T_2634 = _T_2133 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] + wire _T_2132 = btb_rd_addr_f == 8'ha; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_10; // @[el2_lib.scala 514:16] + wire [21:0] _T_2634 = _T_2132 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2889 = _T_2888 | _T_2634; // @[Mux.scala 27:72] - wire _T_2135 = btb_rd_addr_f == 8'hc; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_12; // @[el2_lib.scala 514:16] - wire [21:0] _T_2635 = _T_2135 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] + wire _T_2134 = btb_rd_addr_f == 8'hb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_11; // @[el2_lib.scala 514:16] + wire [21:0] _T_2635 = _T_2134 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2890 = _T_2889 | _T_2635; // @[Mux.scala 27:72] - wire _T_2137 = btb_rd_addr_f == 8'hd; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_13; // @[el2_lib.scala 514:16] - wire [21:0] _T_2636 = _T_2137 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire _T_2136 = btb_rd_addr_f == 8'hc; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_12; // @[el2_lib.scala 514:16] + wire [21:0] _T_2636 = _T_2136 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2891 = _T_2890 | _T_2636; // @[Mux.scala 27:72] - wire _T_2139 = btb_rd_addr_f == 8'he; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_14; // @[el2_lib.scala 514:16] - wire [21:0] _T_2637 = _T_2139 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire _T_2138 = btb_rd_addr_f == 8'hd; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_13; // @[el2_lib.scala 514:16] + wire [21:0] _T_2637 = _T_2138 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2892 = _T_2891 | _T_2637; // @[Mux.scala 27:72] - wire _T_2141 = btb_rd_addr_f == 8'hf; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_15; // @[el2_lib.scala 514:16] - wire [21:0] _T_2638 = _T_2141 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] + wire _T_2140 = btb_rd_addr_f == 8'he; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_14; // @[el2_lib.scala 514:16] + wire [21:0] _T_2638 = _T_2140 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2893 = _T_2892 | _T_2638; // @[Mux.scala 27:72] - wire _T_2143 = btb_rd_addr_f == 8'h10; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_16; // @[el2_lib.scala 514:16] - wire [21:0] _T_2639 = _T_2143 ? btb_bank0_rd_data_way0_out_16 : 22'h0; // @[Mux.scala 27:72] + wire _T_2142 = btb_rd_addr_f == 8'hf; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_15; // @[el2_lib.scala 514:16] + wire [21:0] _T_2639 = _T_2142 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2894 = _T_2893 | _T_2639; // @[Mux.scala 27:72] - wire _T_2145 = btb_rd_addr_f == 8'h11; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_17; // @[el2_lib.scala 514:16] - wire [21:0] _T_2640 = _T_2145 ? btb_bank0_rd_data_way0_out_17 : 22'h0; // @[Mux.scala 27:72] + wire _T_2144 = btb_rd_addr_f == 8'h10; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_16; // @[el2_lib.scala 514:16] + wire [21:0] _T_2640 = _T_2144 ? btb_bank0_rd_data_way0_out_16 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2895 = _T_2894 | _T_2640; // @[Mux.scala 27:72] - wire _T_2147 = btb_rd_addr_f == 8'h12; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_18; // @[el2_lib.scala 514:16] - wire [21:0] _T_2641 = _T_2147 ? btb_bank0_rd_data_way0_out_18 : 22'h0; // @[Mux.scala 27:72] + wire _T_2146 = btb_rd_addr_f == 8'h11; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_17; // @[el2_lib.scala 514:16] + wire [21:0] _T_2641 = _T_2146 ? btb_bank0_rd_data_way0_out_17 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2896 = _T_2895 | _T_2641; // @[Mux.scala 27:72] - wire _T_2149 = btb_rd_addr_f == 8'h13; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_19; // @[el2_lib.scala 514:16] - wire [21:0] _T_2642 = _T_2149 ? btb_bank0_rd_data_way0_out_19 : 22'h0; // @[Mux.scala 27:72] + wire _T_2148 = btb_rd_addr_f == 8'h12; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_18; // @[el2_lib.scala 514:16] + wire [21:0] _T_2642 = _T_2148 ? btb_bank0_rd_data_way0_out_18 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2897 = _T_2896 | _T_2642; // @[Mux.scala 27:72] - wire _T_2151 = btb_rd_addr_f == 8'h14; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_20; // @[el2_lib.scala 514:16] - wire [21:0] _T_2643 = _T_2151 ? btb_bank0_rd_data_way0_out_20 : 22'h0; // @[Mux.scala 27:72] + wire _T_2150 = btb_rd_addr_f == 8'h13; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_19; // @[el2_lib.scala 514:16] + wire [21:0] _T_2643 = _T_2150 ? btb_bank0_rd_data_way0_out_19 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2898 = _T_2897 | _T_2643; // @[Mux.scala 27:72] - wire _T_2153 = btb_rd_addr_f == 8'h15; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_21; // @[el2_lib.scala 514:16] - wire [21:0] _T_2644 = _T_2153 ? btb_bank0_rd_data_way0_out_21 : 22'h0; // @[Mux.scala 27:72] + wire _T_2152 = btb_rd_addr_f == 8'h14; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_20; // @[el2_lib.scala 514:16] + wire [21:0] _T_2644 = _T_2152 ? btb_bank0_rd_data_way0_out_20 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2899 = _T_2898 | _T_2644; // @[Mux.scala 27:72] - wire _T_2155 = btb_rd_addr_f == 8'h16; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_22; // @[el2_lib.scala 514:16] - wire [21:0] _T_2645 = _T_2155 ? btb_bank0_rd_data_way0_out_22 : 22'h0; // @[Mux.scala 27:72] + wire _T_2154 = btb_rd_addr_f == 8'h15; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_21; // @[el2_lib.scala 514:16] + wire [21:0] _T_2645 = _T_2154 ? btb_bank0_rd_data_way0_out_21 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2900 = _T_2899 | _T_2645; // @[Mux.scala 27:72] - wire _T_2157 = btb_rd_addr_f == 8'h17; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_23; // @[el2_lib.scala 514:16] - wire [21:0] _T_2646 = _T_2157 ? btb_bank0_rd_data_way0_out_23 : 22'h0; // @[Mux.scala 27:72] + wire _T_2156 = btb_rd_addr_f == 8'h16; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_22; // @[el2_lib.scala 514:16] + wire [21:0] _T_2646 = _T_2156 ? btb_bank0_rd_data_way0_out_22 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2901 = _T_2900 | _T_2646; // @[Mux.scala 27:72] - wire _T_2159 = btb_rd_addr_f == 8'h18; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_24; // @[el2_lib.scala 514:16] - wire [21:0] _T_2647 = _T_2159 ? btb_bank0_rd_data_way0_out_24 : 22'h0; // @[Mux.scala 27:72] + wire _T_2158 = btb_rd_addr_f == 8'h17; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_23; // @[el2_lib.scala 514:16] + wire [21:0] _T_2647 = _T_2158 ? btb_bank0_rd_data_way0_out_23 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2902 = _T_2901 | _T_2647; // @[Mux.scala 27:72] - wire _T_2161 = btb_rd_addr_f == 8'h19; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_25; // @[el2_lib.scala 514:16] - wire [21:0] _T_2648 = _T_2161 ? btb_bank0_rd_data_way0_out_25 : 22'h0; // @[Mux.scala 27:72] + wire _T_2160 = btb_rd_addr_f == 8'h18; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_24; // @[el2_lib.scala 514:16] + wire [21:0] _T_2648 = _T_2160 ? btb_bank0_rd_data_way0_out_24 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2903 = _T_2902 | _T_2648; // @[Mux.scala 27:72] - wire _T_2163 = btb_rd_addr_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_26; // @[el2_lib.scala 514:16] - wire [21:0] _T_2649 = _T_2163 ? btb_bank0_rd_data_way0_out_26 : 22'h0; // @[Mux.scala 27:72] + wire _T_2162 = btb_rd_addr_f == 8'h19; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_25; // @[el2_lib.scala 514:16] + wire [21:0] _T_2649 = _T_2162 ? btb_bank0_rd_data_way0_out_25 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2904 = _T_2903 | _T_2649; // @[Mux.scala 27:72] - wire _T_2165 = btb_rd_addr_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_27; // @[el2_lib.scala 514:16] - wire [21:0] _T_2650 = _T_2165 ? btb_bank0_rd_data_way0_out_27 : 22'h0; // @[Mux.scala 27:72] + wire _T_2164 = btb_rd_addr_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_26; // @[el2_lib.scala 514:16] + wire [21:0] _T_2650 = _T_2164 ? btb_bank0_rd_data_way0_out_26 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2905 = _T_2904 | _T_2650; // @[Mux.scala 27:72] - wire _T_2167 = btb_rd_addr_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_28; // @[el2_lib.scala 514:16] - wire [21:0] _T_2651 = _T_2167 ? btb_bank0_rd_data_way0_out_28 : 22'h0; // @[Mux.scala 27:72] + wire _T_2166 = btb_rd_addr_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_27; // @[el2_lib.scala 514:16] + wire [21:0] _T_2651 = _T_2166 ? btb_bank0_rd_data_way0_out_27 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2906 = _T_2905 | _T_2651; // @[Mux.scala 27:72] - wire _T_2169 = btb_rd_addr_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_29; // @[el2_lib.scala 514:16] - wire [21:0] _T_2652 = _T_2169 ? btb_bank0_rd_data_way0_out_29 : 22'h0; // @[Mux.scala 27:72] + wire _T_2168 = btb_rd_addr_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_28; // @[el2_lib.scala 514:16] + wire [21:0] _T_2652 = _T_2168 ? btb_bank0_rd_data_way0_out_28 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2907 = _T_2906 | _T_2652; // @[Mux.scala 27:72] - wire _T_2171 = btb_rd_addr_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_30; // @[el2_lib.scala 514:16] - wire [21:0] _T_2653 = _T_2171 ? btb_bank0_rd_data_way0_out_30 : 22'h0; // @[Mux.scala 27:72] + wire _T_2170 = btb_rd_addr_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_29; // @[el2_lib.scala 514:16] + wire [21:0] _T_2653 = _T_2170 ? btb_bank0_rd_data_way0_out_29 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2908 = _T_2907 | _T_2653; // @[Mux.scala 27:72] - wire _T_2173 = btb_rd_addr_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_31; // @[el2_lib.scala 514:16] - wire [21:0] _T_2654 = _T_2173 ? btb_bank0_rd_data_way0_out_31 : 22'h0; // @[Mux.scala 27:72] + wire _T_2172 = btb_rd_addr_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_30; // @[el2_lib.scala 514:16] + wire [21:0] _T_2654 = _T_2172 ? btb_bank0_rd_data_way0_out_30 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2909 = _T_2908 | _T_2654; // @[Mux.scala 27:72] - wire _T_2175 = btb_rd_addr_f == 8'h20; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_32; // @[el2_lib.scala 514:16] - wire [21:0] _T_2655 = _T_2175 ? btb_bank0_rd_data_way0_out_32 : 22'h0; // @[Mux.scala 27:72] + wire _T_2174 = btb_rd_addr_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_31; // @[el2_lib.scala 514:16] + wire [21:0] _T_2655 = _T_2174 ? btb_bank0_rd_data_way0_out_31 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2910 = _T_2909 | _T_2655; // @[Mux.scala 27:72] - wire _T_2177 = btb_rd_addr_f == 8'h21; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_33; // @[el2_lib.scala 514:16] - wire [21:0] _T_2656 = _T_2177 ? btb_bank0_rd_data_way0_out_33 : 22'h0; // @[Mux.scala 27:72] + wire _T_2176 = btb_rd_addr_f == 8'h20; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_32; // @[el2_lib.scala 514:16] + wire [21:0] _T_2656 = _T_2176 ? btb_bank0_rd_data_way0_out_32 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2911 = _T_2910 | _T_2656; // @[Mux.scala 27:72] - wire _T_2179 = btb_rd_addr_f == 8'h22; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_34; // @[el2_lib.scala 514:16] - wire [21:0] _T_2657 = _T_2179 ? btb_bank0_rd_data_way0_out_34 : 22'h0; // @[Mux.scala 27:72] + wire _T_2178 = btb_rd_addr_f == 8'h21; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_33; // @[el2_lib.scala 514:16] + wire [21:0] _T_2657 = _T_2178 ? btb_bank0_rd_data_way0_out_33 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2912 = _T_2911 | _T_2657; // @[Mux.scala 27:72] - wire _T_2181 = btb_rd_addr_f == 8'h23; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_35; // @[el2_lib.scala 514:16] - wire [21:0] _T_2658 = _T_2181 ? btb_bank0_rd_data_way0_out_35 : 22'h0; // @[Mux.scala 27:72] + wire _T_2180 = btb_rd_addr_f == 8'h22; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_34; // @[el2_lib.scala 514:16] + wire [21:0] _T_2658 = _T_2180 ? btb_bank0_rd_data_way0_out_34 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2913 = _T_2912 | _T_2658; // @[Mux.scala 27:72] - wire _T_2183 = btb_rd_addr_f == 8'h24; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_36; // @[el2_lib.scala 514:16] - wire [21:0] _T_2659 = _T_2183 ? btb_bank0_rd_data_way0_out_36 : 22'h0; // @[Mux.scala 27:72] + wire _T_2182 = btb_rd_addr_f == 8'h23; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_35; // @[el2_lib.scala 514:16] + wire [21:0] _T_2659 = _T_2182 ? btb_bank0_rd_data_way0_out_35 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2914 = _T_2913 | _T_2659; // @[Mux.scala 27:72] - wire _T_2185 = btb_rd_addr_f == 8'h25; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_37; // @[el2_lib.scala 514:16] - wire [21:0] _T_2660 = _T_2185 ? btb_bank0_rd_data_way0_out_37 : 22'h0; // @[Mux.scala 27:72] + wire _T_2184 = btb_rd_addr_f == 8'h24; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_36; // @[el2_lib.scala 514:16] + wire [21:0] _T_2660 = _T_2184 ? btb_bank0_rd_data_way0_out_36 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2915 = _T_2914 | _T_2660; // @[Mux.scala 27:72] - wire _T_2187 = btb_rd_addr_f == 8'h26; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_38; // @[el2_lib.scala 514:16] - wire [21:0] _T_2661 = _T_2187 ? btb_bank0_rd_data_way0_out_38 : 22'h0; // @[Mux.scala 27:72] + wire _T_2186 = btb_rd_addr_f == 8'h25; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_37; // @[el2_lib.scala 514:16] + wire [21:0] _T_2661 = _T_2186 ? btb_bank0_rd_data_way0_out_37 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2916 = _T_2915 | _T_2661; // @[Mux.scala 27:72] - wire _T_2189 = btb_rd_addr_f == 8'h27; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_39; // @[el2_lib.scala 514:16] - wire [21:0] _T_2662 = _T_2189 ? btb_bank0_rd_data_way0_out_39 : 22'h0; // @[Mux.scala 27:72] + wire _T_2188 = btb_rd_addr_f == 8'h26; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_38; // @[el2_lib.scala 514:16] + wire [21:0] _T_2662 = _T_2188 ? btb_bank0_rd_data_way0_out_38 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2917 = _T_2916 | _T_2662; // @[Mux.scala 27:72] - wire _T_2191 = btb_rd_addr_f == 8'h28; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_40; // @[el2_lib.scala 514:16] - wire [21:0] _T_2663 = _T_2191 ? btb_bank0_rd_data_way0_out_40 : 22'h0; // @[Mux.scala 27:72] + wire _T_2190 = btb_rd_addr_f == 8'h27; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_39; // @[el2_lib.scala 514:16] + wire [21:0] _T_2663 = _T_2190 ? btb_bank0_rd_data_way0_out_39 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2918 = _T_2917 | _T_2663; // @[Mux.scala 27:72] - wire _T_2193 = btb_rd_addr_f == 8'h29; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_41; // @[el2_lib.scala 514:16] - wire [21:0] _T_2664 = _T_2193 ? btb_bank0_rd_data_way0_out_41 : 22'h0; // @[Mux.scala 27:72] + wire _T_2192 = btb_rd_addr_f == 8'h28; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_40; // @[el2_lib.scala 514:16] + wire [21:0] _T_2664 = _T_2192 ? btb_bank0_rd_data_way0_out_40 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2919 = _T_2918 | _T_2664; // @[Mux.scala 27:72] - wire _T_2195 = btb_rd_addr_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_42; // @[el2_lib.scala 514:16] - wire [21:0] _T_2665 = _T_2195 ? btb_bank0_rd_data_way0_out_42 : 22'h0; // @[Mux.scala 27:72] + wire _T_2194 = btb_rd_addr_f == 8'h29; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_41; // @[el2_lib.scala 514:16] + wire [21:0] _T_2665 = _T_2194 ? btb_bank0_rd_data_way0_out_41 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2920 = _T_2919 | _T_2665; // @[Mux.scala 27:72] - wire _T_2197 = btb_rd_addr_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_43; // @[el2_lib.scala 514:16] - wire [21:0] _T_2666 = _T_2197 ? btb_bank0_rd_data_way0_out_43 : 22'h0; // @[Mux.scala 27:72] + wire _T_2196 = btb_rd_addr_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_42; // @[el2_lib.scala 514:16] + wire [21:0] _T_2666 = _T_2196 ? btb_bank0_rd_data_way0_out_42 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2921 = _T_2920 | _T_2666; // @[Mux.scala 27:72] - wire _T_2199 = btb_rd_addr_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_44; // @[el2_lib.scala 514:16] - wire [21:0] _T_2667 = _T_2199 ? btb_bank0_rd_data_way0_out_44 : 22'h0; // @[Mux.scala 27:72] + wire _T_2198 = btb_rd_addr_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_43; // @[el2_lib.scala 514:16] + wire [21:0] _T_2667 = _T_2198 ? btb_bank0_rd_data_way0_out_43 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2922 = _T_2921 | _T_2667; // @[Mux.scala 27:72] - wire _T_2201 = btb_rd_addr_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_45; // @[el2_lib.scala 514:16] - wire [21:0] _T_2668 = _T_2201 ? btb_bank0_rd_data_way0_out_45 : 22'h0; // @[Mux.scala 27:72] + wire _T_2200 = btb_rd_addr_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_44; // @[el2_lib.scala 514:16] + wire [21:0] _T_2668 = _T_2200 ? btb_bank0_rd_data_way0_out_44 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2923 = _T_2922 | _T_2668; // @[Mux.scala 27:72] - wire _T_2203 = btb_rd_addr_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_46; // @[el2_lib.scala 514:16] - wire [21:0] _T_2669 = _T_2203 ? btb_bank0_rd_data_way0_out_46 : 22'h0; // @[Mux.scala 27:72] + wire _T_2202 = btb_rd_addr_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_45; // @[el2_lib.scala 514:16] + wire [21:0] _T_2669 = _T_2202 ? btb_bank0_rd_data_way0_out_45 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2924 = _T_2923 | _T_2669; // @[Mux.scala 27:72] - wire _T_2205 = btb_rd_addr_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_47; // @[el2_lib.scala 514:16] - wire [21:0] _T_2670 = _T_2205 ? btb_bank0_rd_data_way0_out_47 : 22'h0; // @[Mux.scala 27:72] + wire _T_2204 = btb_rd_addr_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_46; // @[el2_lib.scala 514:16] + wire [21:0] _T_2670 = _T_2204 ? btb_bank0_rd_data_way0_out_46 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2925 = _T_2924 | _T_2670; // @[Mux.scala 27:72] - wire _T_2207 = btb_rd_addr_f == 8'h30; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_48; // @[el2_lib.scala 514:16] - wire [21:0] _T_2671 = _T_2207 ? btb_bank0_rd_data_way0_out_48 : 22'h0; // @[Mux.scala 27:72] + wire _T_2206 = btb_rd_addr_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_47; // @[el2_lib.scala 514:16] + wire [21:0] _T_2671 = _T_2206 ? btb_bank0_rd_data_way0_out_47 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2926 = _T_2925 | _T_2671; // @[Mux.scala 27:72] - wire _T_2209 = btb_rd_addr_f == 8'h31; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_49; // @[el2_lib.scala 514:16] - wire [21:0] _T_2672 = _T_2209 ? btb_bank0_rd_data_way0_out_49 : 22'h0; // @[Mux.scala 27:72] + wire _T_2208 = btb_rd_addr_f == 8'h30; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_48; // @[el2_lib.scala 514:16] + wire [21:0] _T_2672 = _T_2208 ? btb_bank0_rd_data_way0_out_48 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2927 = _T_2926 | _T_2672; // @[Mux.scala 27:72] - wire _T_2211 = btb_rd_addr_f == 8'h32; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_50; // @[el2_lib.scala 514:16] - wire [21:0] _T_2673 = _T_2211 ? btb_bank0_rd_data_way0_out_50 : 22'h0; // @[Mux.scala 27:72] + wire _T_2210 = btb_rd_addr_f == 8'h31; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_49; // @[el2_lib.scala 514:16] + wire [21:0] _T_2673 = _T_2210 ? btb_bank0_rd_data_way0_out_49 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2928 = _T_2927 | _T_2673; // @[Mux.scala 27:72] - wire _T_2213 = btb_rd_addr_f == 8'h33; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_51; // @[el2_lib.scala 514:16] - wire [21:0] _T_2674 = _T_2213 ? btb_bank0_rd_data_way0_out_51 : 22'h0; // @[Mux.scala 27:72] + wire _T_2212 = btb_rd_addr_f == 8'h32; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_50; // @[el2_lib.scala 514:16] + wire [21:0] _T_2674 = _T_2212 ? btb_bank0_rd_data_way0_out_50 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2929 = _T_2928 | _T_2674; // @[Mux.scala 27:72] - wire _T_2215 = btb_rd_addr_f == 8'h34; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_52; // @[el2_lib.scala 514:16] - wire [21:0] _T_2675 = _T_2215 ? btb_bank0_rd_data_way0_out_52 : 22'h0; // @[Mux.scala 27:72] + wire _T_2214 = btb_rd_addr_f == 8'h33; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_51; // @[el2_lib.scala 514:16] + wire [21:0] _T_2675 = _T_2214 ? btb_bank0_rd_data_way0_out_51 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2930 = _T_2929 | _T_2675; // @[Mux.scala 27:72] - wire _T_2217 = btb_rd_addr_f == 8'h35; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_53; // @[el2_lib.scala 514:16] - wire [21:0] _T_2676 = _T_2217 ? btb_bank0_rd_data_way0_out_53 : 22'h0; // @[Mux.scala 27:72] + wire _T_2216 = btb_rd_addr_f == 8'h34; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_52; // @[el2_lib.scala 514:16] + wire [21:0] _T_2676 = _T_2216 ? btb_bank0_rd_data_way0_out_52 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2931 = _T_2930 | _T_2676; // @[Mux.scala 27:72] - wire _T_2219 = btb_rd_addr_f == 8'h36; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_54; // @[el2_lib.scala 514:16] - wire [21:0] _T_2677 = _T_2219 ? btb_bank0_rd_data_way0_out_54 : 22'h0; // @[Mux.scala 27:72] + wire _T_2218 = btb_rd_addr_f == 8'h35; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_53; // @[el2_lib.scala 514:16] + wire [21:0] _T_2677 = _T_2218 ? btb_bank0_rd_data_way0_out_53 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2932 = _T_2931 | _T_2677; // @[Mux.scala 27:72] - wire _T_2221 = btb_rd_addr_f == 8'h37; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_55; // @[el2_lib.scala 514:16] - wire [21:0] _T_2678 = _T_2221 ? btb_bank0_rd_data_way0_out_55 : 22'h0; // @[Mux.scala 27:72] + wire _T_2220 = btb_rd_addr_f == 8'h36; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_54; // @[el2_lib.scala 514:16] + wire [21:0] _T_2678 = _T_2220 ? btb_bank0_rd_data_way0_out_54 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2933 = _T_2932 | _T_2678; // @[Mux.scala 27:72] - wire _T_2223 = btb_rd_addr_f == 8'h38; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_56; // @[el2_lib.scala 514:16] - wire [21:0] _T_2679 = _T_2223 ? btb_bank0_rd_data_way0_out_56 : 22'h0; // @[Mux.scala 27:72] + wire _T_2222 = btb_rd_addr_f == 8'h37; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_55; // @[el2_lib.scala 514:16] + wire [21:0] _T_2679 = _T_2222 ? btb_bank0_rd_data_way0_out_55 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2934 = _T_2933 | _T_2679; // @[Mux.scala 27:72] - wire _T_2225 = btb_rd_addr_f == 8'h39; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_57; // @[el2_lib.scala 514:16] - wire [21:0] _T_2680 = _T_2225 ? btb_bank0_rd_data_way0_out_57 : 22'h0; // @[Mux.scala 27:72] + wire _T_2224 = btb_rd_addr_f == 8'h38; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_56; // @[el2_lib.scala 514:16] + wire [21:0] _T_2680 = _T_2224 ? btb_bank0_rd_data_way0_out_56 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2935 = _T_2934 | _T_2680; // @[Mux.scala 27:72] - wire _T_2227 = btb_rd_addr_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_58; // @[el2_lib.scala 514:16] - wire [21:0] _T_2681 = _T_2227 ? btb_bank0_rd_data_way0_out_58 : 22'h0; // @[Mux.scala 27:72] + wire _T_2226 = btb_rd_addr_f == 8'h39; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_57; // @[el2_lib.scala 514:16] + wire [21:0] _T_2681 = _T_2226 ? btb_bank0_rd_data_way0_out_57 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2936 = _T_2935 | _T_2681; // @[Mux.scala 27:72] - wire _T_2229 = btb_rd_addr_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_59; // @[el2_lib.scala 514:16] - wire [21:0] _T_2682 = _T_2229 ? btb_bank0_rd_data_way0_out_59 : 22'h0; // @[Mux.scala 27:72] + wire _T_2228 = btb_rd_addr_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_58; // @[el2_lib.scala 514:16] + wire [21:0] _T_2682 = _T_2228 ? btb_bank0_rd_data_way0_out_58 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2937 = _T_2936 | _T_2682; // @[Mux.scala 27:72] - wire _T_2231 = btb_rd_addr_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_60; // @[el2_lib.scala 514:16] - wire [21:0] _T_2683 = _T_2231 ? btb_bank0_rd_data_way0_out_60 : 22'h0; // @[Mux.scala 27:72] + wire _T_2230 = btb_rd_addr_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_59; // @[el2_lib.scala 514:16] + wire [21:0] _T_2683 = _T_2230 ? btb_bank0_rd_data_way0_out_59 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2938 = _T_2937 | _T_2683; // @[Mux.scala 27:72] - wire _T_2233 = btb_rd_addr_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_61; // @[el2_lib.scala 514:16] - wire [21:0] _T_2684 = _T_2233 ? btb_bank0_rd_data_way0_out_61 : 22'h0; // @[Mux.scala 27:72] + wire _T_2232 = btb_rd_addr_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_60; // @[el2_lib.scala 514:16] + wire [21:0] _T_2684 = _T_2232 ? btb_bank0_rd_data_way0_out_60 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2939 = _T_2938 | _T_2684; // @[Mux.scala 27:72] - wire _T_2235 = btb_rd_addr_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_62; // @[el2_lib.scala 514:16] - wire [21:0] _T_2685 = _T_2235 ? btb_bank0_rd_data_way0_out_62 : 22'h0; // @[Mux.scala 27:72] + wire _T_2234 = btb_rd_addr_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_61; // @[el2_lib.scala 514:16] + wire [21:0] _T_2685 = _T_2234 ? btb_bank0_rd_data_way0_out_61 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2940 = _T_2939 | _T_2685; // @[Mux.scala 27:72] - wire _T_2237 = btb_rd_addr_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_63; // @[el2_lib.scala 514:16] - wire [21:0] _T_2686 = _T_2237 ? btb_bank0_rd_data_way0_out_63 : 22'h0; // @[Mux.scala 27:72] + wire _T_2236 = btb_rd_addr_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_62; // @[el2_lib.scala 514:16] + wire [21:0] _T_2686 = _T_2236 ? btb_bank0_rd_data_way0_out_62 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2941 = _T_2940 | _T_2686; // @[Mux.scala 27:72] - wire _T_2239 = btb_rd_addr_f == 8'h40; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_64; // @[el2_lib.scala 514:16] - wire [21:0] _T_2687 = _T_2239 ? btb_bank0_rd_data_way0_out_64 : 22'h0; // @[Mux.scala 27:72] + wire _T_2238 = btb_rd_addr_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_63; // @[el2_lib.scala 514:16] + wire [21:0] _T_2687 = _T_2238 ? btb_bank0_rd_data_way0_out_63 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2942 = _T_2941 | _T_2687; // @[Mux.scala 27:72] - wire _T_2241 = btb_rd_addr_f == 8'h41; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_65; // @[el2_lib.scala 514:16] - wire [21:0] _T_2688 = _T_2241 ? btb_bank0_rd_data_way0_out_65 : 22'h0; // @[Mux.scala 27:72] + wire _T_2240 = btb_rd_addr_f == 8'h40; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_64; // @[el2_lib.scala 514:16] + wire [21:0] _T_2688 = _T_2240 ? btb_bank0_rd_data_way0_out_64 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2943 = _T_2942 | _T_2688; // @[Mux.scala 27:72] - wire _T_2243 = btb_rd_addr_f == 8'h42; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_66; // @[el2_lib.scala 514:16] - wire [21:0] _T_2689 = _T_2243 ? btb_bank0_rd_data_way0_out_66 : 22'h0; // @[Mux.scala 27:72] + wire _T_2242 = btb_rd_addr_f == 8'h41; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_65; // @[el2_lib.scala 514:16] + wire [21:0] _T_2689 = _T_2242 ? btb_bank0_rd_data_way0_out_65 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2944 = _T_2943 | _T_2689; // @[Mux.scala 27:72] - wire _T_2245 = btb_rd_addr_f == 8'h43; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_67; // @[el2_lib.scala 514:16] - wire [21:0] _T_2690 = _T_2245 ? btb_bank0_rd_data_way0_out_67 : 22'h0; // @[Mux.scala 27:72] + wire _T_2244 = btb_rd_addr_f == 8'h42; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_66; // @[el2_lib.scala 514:16] + wire [21:0] _T_2690 = _T_2244 ? btb_bank0_rd_data_way0_out_66 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2945 = _T_2944 | _T_2690; // @[Mux.scala 27:72] - wire _T_2247 = btb_rd_addr_f == 8'h44; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_68; // @[el2_lib.scala 514:16] - wire [21:0] _T_2691 = _T_2247 ? btb_bank0_rd_data_way0_out_68 : 22'h0; // @[Mux.scala 27:72] + wire _T_2246 = btb_rd_addr_f == 8'h43; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_67; // @[el2_lib.scala 514:16] + wire [21:0] _T_2691 = _T_2246 ? btb_bank0_rd_data_way0_out_67 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2946 = _T_2945 | _T_2691; // @[Mux.scala 27:72] - wire _T_2249 = btb_rd_addr_f == 8'h45; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_69; // @[el2_lib.scala 514:16] - wire [21:0] _T_2692 = _T_2249 ? btb_bank0_rd_data_way0_out_69 : 22'h0; // @[Mux.scala 27:72] + wire _T_2248 = btb_rd_addr_f == 8'h44; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_68; // @[el2_lib.scala 514:16] + wire [21:0] _T_2692 = _T_2248 ? btb_bank0_rd_data_way0_out_68 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2947 = _T_2946 | _T_2692; // @[Mux.scala 27:72] - wire _T_2251 = btb_rd_addr_f == 8'h46; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_70; // @[el2_lib.scala 514:16] - wire [21:0] _T_2693 = _T_2251 ? btb_bank0_rd_data_way0_out_70 : 22'h0; // @[Mux.scala 27:72] + wire _T_2250 = btb_rd_addr_f == 8'h45; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_69; // @[el2_lib.scala 514:16] + wire [21:0] _T_2693 = _T_2250 ? btb_bank0_rd_data_way0_out_69 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2948 = _T_2947 | _T_2693; // @[Mux.scala 27:72] - wire _T_2253 = btb_rd_addr_f == 8'h47; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_71; // @[el2_lib.scala 514:16] - wire [21:0] _T_2694 = _T_2253 ? btb_bank0_rd_data_way0_out_71 : 22'h0; // @[Mux.scala 27:72] + wire _T_2252 = btb_rd_addr_f == 8'h46; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_70; // @[el2_lib.scala 514:16] + wire [21:0] _T_2694 = _T_2252 ? btb_bank0_rd_data_way0_out_70 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2949 = _T_2948 | _T_2694; // @[Mux.scala 27:72] - wire _T_2255 = btb_rd_addr_f == 8'h48; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_72; // @[el2_lib.scala 514:16] - wire [21:0] _T_2695 = _T_2255 ? btb_bank0_rd_data_way0_out_72 : 22'h0; // @[Mux.scala 27:72] + wire _T_2254 = btb_rd_addr_f == 8'h47; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_71; // @[el2_lib.scala 514:16] + wire [21:0] _T_2695 = _T_2254 ? btb_bank0_rd_data_way0_out_71 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2950 = _T_2949 | _T_2695; // @[Mux.scala 27:72] - wire _T_2257 = btb_rd_addr_f == 8'h49; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_73; // @[el2_lib.scala 514:16] - wire [21:0] _T_2696 = _T_2257 ? btb_bank0_rd_data_way0_out_73 : 22'h0; // @[Mux.scala 27:72] + wire _T_2256 = btb_rd_addr_f == 8'h48; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_72; // @[el2_lib.scala 514:16] + wire [21:0] _T_2696 = _T_2256 ? btb_bank0_rd_data_way0_out_72 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2951 = _T_2950 | _T_2696; // @[Mux.scala 27:72] - wire _T_2259 = btb_rd_addr_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_74; // @[el2_lib.scala 514:16] - wire [21:0] _T_2697 = _T_2259 ? btb_bank0_rd_data_way0_out_74 : 22'h0; // @[Mux.scala 27:72] + wire _T_2258 = btb_rd_addr_f == 8'h49; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_73; // @[el2_lib.scala 514:16] + wire [21:0] _T_2697 = _T_2258 ? btb_bank0_rd_data_way0_out_73 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2952 = _T_2951 | _T_2697; // @[Mux.scala 27:72] - wire _T_2261 = btb_rd_addr_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_75; // @[el2_lib.scala 514:16] - wire [21:0] _T_2698 = _T_2261 ? btb_bank0_rd_data_way0_out_75 : 22'h0; // @[Mux.scala 27:72] + wire _T_2260 = btb_rd_addr_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_74; // @[el2_lib.scala 514:16] + wire [21:0] _T_2698 = _T_2260 ? btb_bank0_rd_data_way0_out_74 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2953 = _T_2952 | _T_2698; // @[Mux.scala 27:72] - wire _T_2263 = btb_rd_addr_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_76; // @[el2_lib.scala 514:16] - wire [21:0] _T_2699 = _T_2263 ? btb_bank0_rd_data_way0_out_76 : 22'h0; // @[Mux.scala 27:72] + wire _T_2262 = btb_rd_addr_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_75; // @[el2_lib.scala 514:16] + wire [21:0] _T_2699 = _T_2262 ? btb_bank0_rd_data_way0_out_75 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2954 = _T_2953 | _T_2699; // @[Mux.scala 27:72] - wire _T_2265 = btb_rd_addr_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_77; // @[el2_lib.scala 514:16] - wire [21:0] _T_2700 = _T_2265 ? btb_bank0_rd_data_way0_out_77 : 22'h0; // @[Mux.scala 27:72] + wire _T_2264 = btb_rd_addr_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_76; // @[el2_lib.scala 514:16] + wire [21:0] _T_2700 = _T_2264 ? btb_bank0_rd_data_way0_out_76 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2955 = _T_2954 | _T_2700; // @[Mux.scala 27:72] - wire _T_2267 = btb_rd_addr_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_78; // @[el2_lib.scala 514:16] - wire [21:0] _T_2701 = _T_2267 ? btb_bank0_rd_data_way0_out_78 : 22'h0; // @[Mux.scala 27:72] + wire _T_2266 = btb_rd_addr_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_77; // @[el2_lib.scala 514:16] + wire [21:0] _T_2701 = _T_2266 ? btb_bank0_rd_data_way0_out_77 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2956 = _T_2955 | _T_2701; // @[Mux.scala 27:72] - wire _T_2269 = btb_rd_addr_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_79; // @[el2_lib.scala 514:16] - wire [21:0] _T_2702 = _T_2269 ? btb_bank0_rd_data_way0_out_79 : 22'h0; // @[Mux.scala 27:72] + wire _T_2268 = btb_rd_addr_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_78; // @[el2_lib.scala 514:16] + wire [21:0] _T_2702 = _T_2268 ? btb_bank0_rd_data_way0_out_78 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2957 = _T_2956 | _T_2702; // @[Mux.scala 27:72] - wire _T_2271 = btb_rd_addr_f == 8'h50; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_80; // @[el2_lib.scala 514:16] - wire [21:0] _T_2703 = _T_2271 ? btb_bank0_rd_data_way0_out_80 : 22'h0; // @[Mux.scala 27:72] + wire _T_2270 = btb_rd_addr_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_79; // @[el2_lib.scala 514:16] + wire [21:0] _T_2703 = _T_2270 ? btb_bank0_rd_data_way0_out_79 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2958 = _T_2957 | _T_2703; // @[Mux.scala 27:72] - wire _T_2273 = btb_rd_addr_f == 8'h51; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_81; // @[el2_lib.scala 514:16] - wire [21:0] _T_2704 = _T_2273 ? btb_bank0_rd_data_way0_out_81 : 22'h0; // @[Mux.scala 27:72] + wire _T_2272 = btb_rd_addr_f == 8'h50; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_80; // @[el2_lib.scala 514:16] + wire [21:0] _T_2704 = _T_2272 ? btb_bank0_rd_data_way0_out_80 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2959 = _T_2958 | _T_2704; // @[Mux.scala 27:72] - wire _T_2275 = btb_rd_addr_f == 8'h52; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_82; // @[el2_lib.scala 514:16] - wire [21:0] _T_2705 = _T_2275 ? btb_bank0_rd_data_way0_out_82 : 22'h0; // @[Mux.scala 27:72] + wire _T_2274 = btb_rd_addr_f == 8'h51; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_81; // @[el2_lib.scala 514:16] + wire [21:0] _T_2705 = _T_2274 ? btb_bank0_rd_data_way0_out_81 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2960 = _T_2959 | _T_2705; // @[Mux.scala 27:72] - wire _T_2277 = btb_rd_addr_f == 8'h53; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_83; // @[el2_lib.scala 514:16] - wire [21:0] _T_2706 = _T_2277 ? btb_bank0_rd_data_way0_out_83 : 22'h0; // @[Mux.scala 27:72] + wire _T_2276 = btb_rd_addr_f == 8'h52; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_82; // @[el2_lib.scala 514:16] + wire [21:0] _T_2706 = _T_2276 ? btb_bank0_rd_data_way0_out_82 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2961 = _T_2960 | _T_2706; // @[Mux.scala 27:72] - wire _T_2279 = btb_rd_addr_f == 8'h54; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_84; // @[el2_lib.scala 514:16] - wire [21:0] _T_2707 = _T_2279 ? btb_bank0_rd_data_way0_out_84 : 22'h0; // @[Mux.scala 27:72] + wire _T_2278 = btb_rd_addr_f == 8'h53; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_83; // @[el2_lib.scala 514:16] + wire [21:0] _T_2707 = _T_2278 ? btb_bank0_rd_data_way0_out_83 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2962 = _T_2961 | _T_2707; // @[Mux.scala 27:72] - wire _T_2281 = btb_rd_addr_f == 8'h55; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_85; // @[el2_lib.scala 514:16] - wire [21:0] _T_2708 = _T_2281 ? btb_bank0_rd_data_way0_out_85 : 22'h0; // @[Mux.scala 27:72] + wire _T_2280 = btb_rd_addr_f == 8'h54; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_84; // @[el2_lib.scala 514:16] + wire [21:0] _T_2708 = _T_2280 ? btb_bank0_rd_data_way0_out_84 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2963 = _T_2962 | _T_2708; // @[Mux.scala 27:72] - wire _T_2283 = btb_rd_addr_f == 8'h56; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_86; // @[el2_lib.scala 514:16] - wire [21:0] _T_2709 = _T_2283 ? btb_bank0_rd_data_way0_out_86 : 22'h0; // @[Mux.scala 27:72] + wire _T_2282 = btb_rd_addr_f == 8'h55; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_85; // @[el2_lib.scala 514:16] + wire [21:0] _T_2709 = _T_2282 ? btb_bank0_rd_data_way0_out_85 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2964 = _T_2963 | _T_2709; // @[Mux.scala 27:72] - wire _T_2285 = btb_rd_addr_f == 8'h57; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_87; // @[el2_lib.scala 514:16] - wire [21:0] _T_2710 = _T_2285 ? btb_bank0_rd_data_way0_out_87 : 22'h0; // @[Mux.scala 27:72] + wire _T_2284 = btb_rd_addr_f == 8'h56; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_86; // @[el2_lib.scala 514:16] + wire [21:0] _T_2710 = _T_2284 ? btb_bank0_rd_data_way0_out_86 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2965 = _T_2964 | _T_2710; // @[Mux.scala 27:72] - wire _T_2287 = btb_rd_addr_f == 8'h58; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_88; // @[el2_lib.scala 514:16] - wire [21:0] _T_2711 = _T_2287 ? btb_bank0_rd_data_way0_out_88 : 22'h0; // @[Mux.scala 27:72] + wire _T_2286 = btb_rd_addr_f == 8'h57; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_87; // @[el2_lib.scala 514:16] + wire [21:0] _T_2711 = _T_2286 ? btb_bank0_rd_data_way0_out_87 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2966 = _T_2965 | _T_2711; // @[Mux.scala 27:72] - wire _T_2289 = btb_rd_addr_f == 8'h59; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_89; // @[el2_lib.scala 514:16] - wire [21:0] _T_2712 = _T_2289 ? btb_bank0_rd_data_way0_out_89 : 22'h0; // @[Mux.scala 27:72] + wire _T_2288 = btb_rd_addr_f == 8'h58; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_88; // @[el2_lib.scala 514:16] + wire [21:0] _T_2712 = _T_2288 ? btb_bank0_rd_data_way0_out_88 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2967 = _T_2966 | _T_2712; // @[Mux.scala 27:72] - wire _T_2291 = btb_rd_addr_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_90; // @[el2_lib.scala 514:16] - wire [21:0] _T_2713 = _T_2291 ? btb_bank0_rd_data_way0_out_90 : 22'h0; // @[Mux.scala 27:72] + wire _T_2290 = btb_rd_addr_f == 8'h59; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_89; // @[el2_lib.scala 514:16] + wire [21:0] _T_2713 = _T_2290 ? btb_bank0_rd_data_way0_out_89 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2968 = _T_2967 | _T_2713; // @[Mux.scala 27:72] - wire _T_2293 = btb_rd_addr_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_91; // @[el2_lib.scala 514:16] - wire [21:0] _T_2714 = _T_2293 ? btb_bank0_rd_data_way0_out_91 : 22'h0; // @[Mux.scala 27:72] + wire _T_2292 = btb_rd_addr_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_90; // @[el2_lib.scala 514:16] + wire [21:0] _T_2714 = _T_2292 ? btb_bank0_rd_data_way0_out_90 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2969 = _T_2968 | _T_2714; // @[Mux.scala 27:72] - wire _T_2295 = btb_rd_addr_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_92; // @[el2_lib.scala 514:16] - wire [21:0] _T_2715 = _T_2295 ? btb_bank0_rd_data_way0_out_92 : 22'h0; // @[Mux.scala 27:72] + wire _T_2294 = btb_rd_addr_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_91; // @[el2_lib.scala 514:16] + wire [21:0] _T_2715 = _T_2294 ? btb_bank0_rd_data_way0_out_91 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2970 = _T_2969 | _T_2715; // @[Mux.scala 27:72] - wire _T_2297 = btb_rd_addr_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_93; // @[el2_lib.scala 514:16] - wire [21:0] _T_2716 = _T_2297 ? btb_bank0_rd_data_way0_out_93 : 22'h0; // @[Mux.scala 27:72] + wire _T_2296 = btb_rd_addr_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_92; // @[el2_lib.scala 514:16] + wire [21:0] _T_2716 = _T_2296 ? btb_bank0_rd_data_way0_out_92 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2971 = _T_2970 | _T_2716; // @[Mux.scala 27:72] - wire _T_2299 = btb_rd_addr_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_94; // @[el2_lib.scala 514:16] - wire [21:0] _T_2717 = _T_2299 ? btb_bank0_rd_data_way0_out_94 : 22'h0; // @[Mux.scala 27:72] + wire _T_2298 = btb_rd_addr_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_93; // @[el2_lib.scala 514:16] + wire [21:0] _T_2717 = _T_2298 ? btb_bank0_rd_data_way0_out_93 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2972 = _T_2971 | _T_2717; // @[Mux.scala 27:72] - wire _T_2301 = btb_rd_addr_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_95; // @[el2_lib.scala 514:16] - wire [21:0] _T_2718 = _T_2301 ? btb_bank0_rd_data_way0_out_95 : 22'h0; // @[Mux.scala 27:72] + wire _T_2300 = btb_rd_addr_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_94; // @[el2_lib.scala 514:16] + wire [21:0] _T_2718 = _T_2300 ? btb_bank0_rd_data_way0_out_94 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2973 = _T_2972 | _T_2718; // @[Mux.scala 27:72] - wire _T_2303 = btb_rd_addr_f == 8'h60; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_96; // @[el2_lib.scala 514:16] - wire [21:0] _T_2719 = _T_2303 ? btb_bank0_rd_data_way0_out_96 : 22'h0; // @[Mux.scala 27:72] + wire _T_2302 = btb_rd_addr_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_95; // @[el2_lib.scala 514:16] + wire [21:0] _T_2719 = _T_2302 ? btb_bank0_rd_data_way0_out_95 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2974 = _T_2973 | _T_2719; // @[Mux.scala 27:72] - wire _T_2305 = btb_rd_addr_f == 8'h61; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_97; // @[el2_lib.scala 514:16] - wire [21:0] _T_2720 = _T_2305 ? btb_bank0_rd_data_way0_out_97 : 22'h0; // @[Mux.scala 27:72] + wire _T_2304 = btb_rd_addr_f == 8'h60; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_96; // @[el2_lib.scala 514:16] + wire [21:0] _T_2720 = _T_2304 ? btb_bank0_rd_data_way0_out_96 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2975 = _T_2974 | _T_2720; // @[Mux.scala 27:72] - wire _T_2307 = btb_rd_addr_f == 8'h62; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_98; // @[el2_lib.scala 514:16] - wire [21:0] _T_2721 = _T_2307 ? btb_bank0_rd_data_way0_out_98 : 22'h0; // @[Mux.scala 27:72] + wire _T_2306 = btb_rd_addr_f == 8'h61; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_97; // @[el2_lib.scala 514:16] + wire [21:0] _T_2721 = _T_2306 ? btb_bank0_rd_data_way0_out_97 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2976 = _T_2975 | _T_2721; // @[Mux.scala 27:72] - wire _T_2309 = btb_rd_addr_f == 8'h63; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_99; // @[el2_lib.scala 514:16] - wire [21:0] _T_2722 = _T_2309 ? btb_bank0_rd_data_way0_out_99 : 22'h0; // @[Mux.scala 27:72] + wire _T_2308 = btb_rd_addr_f == 8'h62; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_98; // @[el2_lib.scala 514:16] + wire [21:0] _T_2722 = _T_2308 ? btb_bank0_rd_data_way0_out_98 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2977 = _T_2976 | _T_2722; // @[Mux.scala 27:72] - wire _T_2311 = btb_rd_addr_f == 8'h64; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_100; // @[el2_lib.scala 514:16] - wire [21:0] _T_2723 = _T_2311 ? btb_bank0_rd_data_way0_out_100 : 22'h0; // @[Mux.scala 27:72] + wire _T_2310 = btb_rd_addr_f == 8'h63; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_99; // @[el2_lib.scala 514:16] + wire [21:0] _T_2723 = _T_2310 ? btb_bank0_rd_data_way0_out_99 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2978 = _T_2977 | _T_2723; // @[Mux.scala 27:72] - wire _T_2313 = btb_rd_addr_f == 8'h65; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_101; // @[el2_lib.scala 514:16] - wire [21:0] _T_2724 = _T_2313 ? btb_bank0_rd_data_way0_out_101 : 22'h0; // @[Mux.scala 27:72] + wire _T_2312 = btb_rd_addr_f == 8'h64; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_100; // @[el2_lib.scala 514:16] + wire [21:0] _T_2724 = _T_2312 ? btb_bank0_rd_data_way0_out_100 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2979 = _T_2978 | _T_2724; // @[Mux.scala 27:72] - wire _T_2315 = btb_rd_addr_f == 8'h66; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_102; // @[el2_lib.scala 514:16] - wire [21:0] _T_2725 = _T_2315 ? btb_bank0_rd_data_way0_out_102 : 22'h0; // @[Mux.scala 27:72] + wire _T_2314 = btb_rd_addr_f == 8'h65; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_101; // @[el2_lib.scala 514:16] + wire [21:0] _T_2725 = _T_2314 ? btb_bank0_rd_data_way0_out_101 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2980 = _T_2979 | _T_2725; // @[Mux.scala 27:72] - wire _T_2317 = btb_rd_addr_f == 8'h67; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_103; // @[el2_lib.scala 514:16] - wire [21:0] _T_2726 = _T_2317 ? btb_bank0_rd_data_way0_out_103 : 22'h0; // @[Mux.scala 27:72] + wire _T_2316 = btb_rd_addr_f == 8'h66; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_102; // @[el2_lib.scala 514:16] + wire [21:0] _T_2726 = _T_2316 ? btb_bank0_rd_data_way0_out_102 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2981 = _T_2980 | _T_2726; // @[Mux.scala 27:72] - wire _T_2319 = btb_rd_addr_f == 8'h68; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_104; // @[el2_lib.scala 514:16] - wire [21:0] _T_2727 = _T_2319 ? btb_bank0_rd_data_way0_out_104 : 22'h0; // @[Mux.scala 27:72] + wire _T_2318 = btb_rd_addr_f == 8'h67; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_103; // @[el2_lib.scala 514:16] + wire [21:0] _T_2727 = _T_2318 ? btb_bank0_rd_data_way0_out_103 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2982 = _T_2981 | _T_2727; // @[Mux.scala 27:72] - wire _T_2321 = btb_rd_addr_f == 8'h69; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_105; // @[el2_lib.scala 514:16] - wire [21:0] _T_2728 = _T_2321 ? btb_bank0_rd_data_way0_out_105 : 22'h0; // @[Mux.scala 27:72] + wire _T_2320 = btb_rd_addr_f == 8'h68; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_104; // @[el2_lib.scala 514:16] + wire [21:0] _T_2728 = _T_2320 ? btb_bank0_rd_data_way0_out_104 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2983 = _T_2982 | _T_2728; // @[Mux.scala 27:72] - wire _T_2323 = btb_rd_addr_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_106; // @[el2_lib.scala 514:16] - wire [21:0] _T_2729 = _T_2323 ? btb_bank0_rd_data_way0_out_106 : 22'h0; // @[Mux.scala 27:72] + wire _T_2322 = btb_rd_addr_f == 8'h69; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_105; // @[el2_lib.scala 514:16] + wire [21:0] _T_2729 = _T_2322 ? btb_bank0_rd_data_way0_out_105 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2984 = _T_2983 | _T_2729; // @[Mux.scala 27:72] - wire _T_2325 = btb_rd_addr_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_107; // @[el2_lib.scala 514:16] - wire [21:0] _T_2730 = _T_2325 ? btb_bank0_rd_data_way0_out_107 : 22'h0; // @[Mux.scala 27:72] + wire _T_2324 = btb_rd_addr_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_106; // @[el2_lib.scala 514:16] + wire [21:0] _T_2730 = _T_2324 ? btb_bank0_rd_data_way0_out_106 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2985 = _T_2984 | _T_2730; // @[Mux.scala 27:72] - wire _T_2327 = btb_rd_addr_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_108; // @[el2_lib.scala 514:16] - wire [21:0] _T_2731 = _T_2327 ? btb_bank0_rd_data_way0_out_108 : 22'h0; // @[Mux.scala 27:72] + wire _T_2326 = btb_rd_addr_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_107; // @[el2_lib.scala 514:16] + wire [21:0] _T_2731 = _T_2326 ? btb_bank0_rd_data_way0_out_107 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2986 = _T_2985 | _T_2731; // @[Mux.scala 27:72] - wire _T_2329 = btb_rd_addr_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_109; // @[el2_lib.scala 514:16] - wire [21:0] _T_2732 = _T_2329 ? btb_bank0_rd_data_way0_out_109 : 22'h0; // @[Mux.scala 27:72] + wire _T_2328 = btb_rd_addr_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_108; // @[el2_lib.scala 514:16] + wire [21:0] _T_2732 = _T_2328 ? btb_bank0_rd_data_way0_out_108 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2987 = _T_2986 | _T_2732; // @[Mux.scala 27:72] - wire _T_2331 = btb_rd_addr_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_110; // @[el2_lib.scala 514:16] - wire [21:0] _T_2733 = _T_2331 ? btb_bank0_rd_data_way0_out_110 : 22'h0; // @[Mux.scala 27:72] + wire _T_2330 = btb_rd_addr_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_109; // @[el2_lib.scala 514:16] + wire [21:0] _T_2733 = _T_2330 ? btb_bank0_rd_data_way0_out_109 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2988 = _T_2987 | _T_2733; // @[Mux.scala 27:72] - wire _T_2333 = btb_rd_addr_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_111; // @[el2_lib.scala 514:16] - wire [21:0] _T_2734 = _T_2333 ? btb_bank0_rd_data_way0_out_111 : 22'h0; // @[Mux.scala 27:72] + wire _T_2332 = btb_rd_addr_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_110; // @[el2_lib.scala 514:16] + wire [21:0] _T_2734 = _T_2332 ? btb_bank0_rd_data_way0_out_110 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2989 = _T_2988 | _T_2734; // @[Mux.scala 27:72] - wire _T_2335 = btb_rd_addr_f == 8'h70; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_112; // @[el2_lib.scala 514:16] - wire [21:0] _T_2735 = _T_2335 ? btb_bank0_rd_data_way0_out_112 : 22'h0; // @[Mux.scala 27:72] + wire _T_2334 = btb_rd_addr_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_111; // @[el2_lib.scala 514:16] + wire [21:0] _T_2735 = _T_2334 ? btb_bank0_rd_data_way0_out_111 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2990 = _T_2989 | _T_2735; // @[Mux.scala 27:72] - wire _T_2337 = btb_rd_addr_f == 8'h71; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_113; // @[el2_lib.scala 514:16] - wire [21:0] _T_2736 = _T_2337 ? btb_bank0_rd_data_way0_out_113 : 22'h0; // @[Mux.scala 27:72] + wire _T_2336 = btb_rd_addr_f == 8'h70; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_112; // @[el2_lib.scala 514:16] + wire [21:0] _T_2736 = _T_2336 ? btb_bank0_rd_data_way0_out_112 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2991 = _T_2990 | _T_2736; // @[Mux.scala 27:72] - wire _T_2339 = btb_rd_addr_f == 8'h72; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_114; // @[el2_lib.scala 514:16] - wire [21:0] _T_2737 = _T_2339 ? btb_bank0_rd_data_way0_out_114 : 22'h0; // @[Mux.scala 27:72] + wire _T_2338 = btb_rd_addr_f == 8'h71; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_113; // @[el2_lib.scala 514:16] + wire [21:0] _T_2737 = _T_2338 ? btb_bank0_rd_data_way0_out_113 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2992 = _T_2991 | _T_2737; // @[Mux.scala 27:72] - wire _T_2341 = btb_rd_addr_f == 8'h73; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_115; // @[el2_lib.scala 514:16] - wire [21:0] _T_2738 = _T_2341 ? btb_bank0_rd_data_way0_out_115 : 22'h0; // @[Mux.scala 27:72] + wire _T_2340 = btb_rd_addr_f == 8'h72; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_114; // @[el2_lib.scala 514:16] + wire [21:0] _T_2738 = _T_2340 ? btb_bank0_rd_data_way0_out_114 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2993 = _T_2992 | _T_2738; // @[Mux.scala 27:72] - wire _T_2343 = btb_rd_addr_f == 8'h74; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_116; // @[el2_lib.scala 514:16] - wire [21:0] _T_2739 = _T_2343 ? btb_bank0_rd_data_way0_out_116 : 22'h0; // @[Mux.scala 27:72] + wire _T_2342 = btb_rd_addr_f == 8'h73; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_115; // @[el2_lib.scala 514:16] + wire [21:0] _T_2739 = _T_2342 ? btb_bank0_rd_data_way0_out_115 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2994 = _T_2993 | _T_2739; // @[Mux.scala 27:72] - wire _T_2345 = btb_rd_addr_f == 8'h75; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_117; // @[el2_lib.scala 514:16] - wire [21:0] _T_2740 = _T_2345 ? btb_bank0_rd_data_way0_out_117 : 22'h0; // @[Mux.scala 27:72] + wire _T_2344 = btb_rd_addr_f == 8'h74; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_116; // @[el2_lib.scala 514:16] + wire [21:0] _T_2740 = _T_2344 ? btb_bank0_rd_data_way0_out_116 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2995 = _T_2994 | _T_2740; // @[Mux.scala 27:72] - wire _T_2347 = btb_rd_addr_f == 8'h76; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_118; // @[el2_lib.scala 514:16] - wire [21:0] _T_2741 = _T_2347 ? btb_bank0_rd_data_way0_out_118 : 22'h0; // @[Mux.scala 27:72] + wire _T_2346 = btb_rd_addr_f == 8'h75; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_117; // @[el2_lib.scala 514:16] + wire [21:0] _T_2741 = _T_2346 ? btb_bank0_rd_data_way0_out_117 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2996 = _T_2995 | _T_2741; // @[Mux.scala 27:72] - wire _T_2349 = btb_rd_addr_f == 8'h77; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_119; // @[el2_lib.scala 514:16] - wire [21:0] _T_2742 = _T_2349 ? btb_bank0_rd_data_way0_out_119 : 22'h0; // @[Mux.scala 27:72] + wire _T_2348 = btb_rd_addr_f == 8'h76; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_118; // @[el2_lib.scala 514:16] + wire [21:0] _T_2742 = _T_2348 ? btb_bank0_rd_data_way0_out_118 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2997 = _T_2996 | _T_2742; // @[Mux.scala 27:72] - wire _T_2351 = btb_rd_addr_f == 8'h78; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_120; // @[el2_lib.scala 514:16] - wire [21:0] _T_2743 = _T_2351 ? btb_bank0_rd_data_way0_out_120 : 22'h0; // @[Mux.scala 27:72] + wire _T_2350 = btb_rd_addr_f == 8'h77; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_119; // @[el2_lib.scala 514:16] + wire [21:0] _T_2743 = _T_2350 ? btb_bank0_rd_data_way0_out_119 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2998 = _T_2997 | _T_2743; // @[Mux.scala 27:72] - wire _T_2353 = btb_rd_addr_f == 8'h79; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_121; // @[el2_lib.scala 514:16] - wire [21:0] _T_2744 = _T_2353 ? btb_bank0_rd_data_way0_out_121 : 22'h0; // @[Mux.scala 27:72] + wire _T_2352 = btb_rd_addr_f == 8'h78; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_120; // @[el2_lib.scala 514:16] + wire [21:0] _T_2744 = _T_2352 ? btb_bank0_rd_data_way0_out_120 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_2999 = _T_2998 | _T_2744; // @[Mux.scala 27:72] - wire _T_2355 = btb_rd_addr_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_122; // @[el2_lib.scala 514:16] - wire [21:0] _T_2745 = _T_2355 ? btb_bank0_rd_data_way0_out_122 : 22'h0; // @[Mux.scala 27:72] + wire _T_2354 = btb_rd_addr_f == 8'h79; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_121; // @[el2_lib.scala 514:16] + wire [21:0] _T_2745 = _T_2354 ? btb_bank0_rd_data_way0_out_121 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3000 = _T_2999 | _T_2745; // @[Mux.scala 27:72] - wire _T_2357 = btb_rd_addr_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_123; // @[el2_lib.scala 514:16] - wire [21:0] _T_2746 = _T_2357 ? btb_bank0_rd_data_way0_out_123 : 22'h0; // @[Mux.scala 27:72] + wire _T_2356 = btb_rd_addr_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_122; // @[el2_lib.scala 514:16] + wire [21:0] _T_2746 = _T_2356 ? btb_bank0_rd_data_way0_out_122 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3001 = _T_3000 | _T_2746; // @[Mux.scala 27:72] - wire _T_2359 = btb_rd_addr_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_124; // @[el2_lib.scala 514:16] - wire [21:0] _T_2747 = _T_2359 ? btb_bank0_rd_data_way0_out_124 : 22'h0; // @[Mux.scala 27:72] + wire _T_2358 = btb_rd_addr_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_123; // @[el2_lib.scala 514:16] + wire [21:0] _T_2747 = _T_2358 ? btb_bank0_rd_data_way0_out_123 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3002 = _T_3001 | _T_2747; // @[Mux.scala 27:72] - wire _T_2361 = btb_rd_addr_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_125; // @[el2_lib.scala 514:16] - wire [21:0] _T_2748 = _T_2361 ? btb_bank0_rd_data_way0_out_125 : 22'h0; // @[Mux.scala 27:72] + wire _T_2360 = btb_rd_addr_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_124; // @[el2_lib.scala 514:16] + wire [21:0] _T_2748 = _T_2360 ? btb_bank0_rd_data_way0_out_124 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3003 = _T_3002 | _T_2748; // @[Mux.scala 27:72] - wire _T_2363 = btb_rd_addr_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_126; // @[el2_lib.scala 514:16] - wire [21:0] _T_2749 = _T_2363 ? btb_bank0_rd_data_way0_out_126 : 22'h0; // @[Mux.scala 27:72] + wire _T_2362 = btb_rd_addr_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_125; // @[el2_lib.scala 514:16] + wire [21:0] _T_2749 = _T_2362 ? btb_bank0_rd_data_way0_out_125 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3004 = _T_3003 | _T_2749; // @[Mux.scala 27:72] - wire _T_2365 = btb_rd_addr_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_127; // @[el2_lib.scala 514:16] - wire [21:0] _T_2750 = _T_2365 ? btb_bank0_rd_data_way0_out_127 : 22'h0; // @[Mux.scala 27:72] + wire _T_2364 = btb_rd_addr_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_126; // @[el2_lib.scala 514:16] + wire [21:0] _T_2750 = _T_2364 ? btb_bank0_rd_data_way0_out_126 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3005 = _T_3004 | _T_2750; // @[Mux.scala 27:72] - wire _T_2367 = btb_rd_addr_f == 8'h80; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_128; // @[el2_lib.scala 514:16] - wire [21:0] _T_2751 = _T_2367 ? btb_bank0_rd_data_way0_out_128 : 22'h0; // @[Mux.scala 27:72] + wire _T_2366 = btb_rd_addr_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_127; // @[el2_lib.scala 514:16] + wire [21:0] _T_2751 = _T_2366 ? btb_bank0_rd_data_way0_out_127 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3006 = _T_3005 | _T_2751; // @[Mux.scala 27:72] - wire _T_2369 = btb_rd_addr_f == 8'h81; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_129; // @[el2_lib.scala 514:16] - wire [21:0] _T_2752 = _T_2369 ? btb_bank0_rd_data_way0_out_129 : 22'h0; // @[Mux.scala 27:72] + wire _T_2368 = btb_rd_addr_f == 8'h80; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_128; // @[el2_lib.scala 514:16] + wire [21:0] _T_2752 = _T_2368 ? btb_bank0_rd_data_way0_out_128 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3007 = _T_3006 | _T_2752; // @[Mux.scala 27:72] - wire _T_2371 = btb_rd_addr_f == 8'h82; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_130; // @[el2_lib.scala 514:16] - wire [21:0] _T_2753 = _T_2371 ? btb_bank0_rd_data_way0_out_130 : 22'h0; // @[Mux.scala 27:72] + wire _T_2370 = btb_rd_addr_f == 8'h81; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_129; // @[el2_lib.scala 514:16] + wire [21:0] _T_2753 = _T_2370 ? btb_bank0_rd_data_way0_out_129 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3008 = _T_3007 | _T_2753; // @[Mux.scala 27:72] - wire _T_2373 = btb_rd_addr_f == 8'h83; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_131; // @[el2_lib.scala 514:16] - wire [21:0] _T_2754 = _T_2373 ? btb_bank0_rd_data_way0_out_131 : 22'h0; // @[Mux.scala 27:72] + wire _T_2372 = btb_rd_addr_f == 8'h82; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_130; // @[el2_lib.scala 514:16] + wire [21:0] _T_2754 = _T_2372 ? btb_bank0_rd_data_way0_out_130 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3009 = _T_3008 | _T_2754; // @[Mux.scala 27:72] - wire _T_2375 = btb_rd_addr_f == 8'h84; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_132; // @[el2_lib.scala 514:16] - wire [21:0] _T_2755 = _T_2375 ? btb_bank0_rd_data_way0_out_132 : 22'h0; // @[Mux.scala 27:72] + wire _T_2374 = btb_rd_addr_f == 8'h83; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_131; // @[el2_lib.scala 514:16] + wire [21:0] _T_2755 = _T_2374 ? btb_bank0_rd_data_way0_out_131 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3010 = _T_3009 | _T_2755; // @[Mux.scala 27:72] - wire _T_2377 = btb_rd_addr_f == 8'h85; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_133; // @[el2_lib.scala 514:16] - wire [21:0] _T_2756 = _T_2377 ? btb_bank0_rd_data_way0_out_133 : 22'h0; // @[Mux.scala 27:72] + wire _T_2376 = btb_rd_addr_f == 8'h84; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_132; // @[el2_lib.scala 514:16] + wire [21:0] _T_2756 = _T_2376 ? btb_bank0_rd_data_way0_out_132 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3011 = _T_3010 | _T_2756; // @[Mux.scala 27:72] - wire _T_2379 = btb_rd_addr_f == 8'h86; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_134; // @[el2_lib.scala 514:16] - wire [21:0] _T_2757 = _T_2379 ? btb_bank0_rd_data_way0_out_134 : 22'h0; // @[Mux.scala 27:72] + wire _T_2378 = btb_rd_addr_f == 8'h85; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_133; // @[el2_lib.scala 514:16] + wire [21:0] _T_2757 = _T_2378 ? btb_bank0_rd_data_way0_out_133 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3012 = _T_3011 | _T_2757; // @[Mux.scala 27:72] - wire _T_2381 = btb_rd_addr_f == 8'h87; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_135; // @[el2_lib.scala 514:16] - wire [21:0] _T_2758 = _T_2381 ? btb_bank0_rd_data_way0_out_135 : 22'h0; // @[Mux.scala 27:72] + wire _T_2380 = btb_rd_addr_f == 8'h86; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_134; // @[el2_lib.scala 514:16] + wire [21:0] _T_2758 = _T_2380 ? btb_bank0_rd_data_way0_out_134 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3013 = _T_3012 | _T_2758; // @[Mux.scala 27:72] - wire _T_2383 = btb_rd_addr_f == 8'h88; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_136; // @[el2_lib.scala 514:16] - wire [21:0] _T_2759 = _T_2383 ? btb_bank0_rd_data_way0_out_136 : 22'h0; // @[Mux.scala 27:72] + wire _T_2382 = btb_rd_addr_f == 8'h87; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_135; // @[el2_lib.scala 514:16] + wire [21:0] _T_2759 = _T_2382 ? btb_bank0_rd_data_way0_out_135 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3014 = _T_3013 | _T_2759; // @[Mux.scala 27:72] - wire _T_2385 = btb_rd_addr_f == 8'h89; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_137; // @[el2_lib.scala 514:16] - wire [21:0] _T_2760 = _T_2385 ? btb_bank0_rd_data_way0_out_137 : 22'h0; // @[Mux.scala 27:72] + wire _T_2384 = btb_rd_addr_f == 8'h88; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_136; // @[el2_lib.scala 514:16] + wire [21:0] _T_2760 = _T_2384 ? btb_bank0_rd_data_way0_out_136 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3015 = _T_3014 | _T_2760; // @[Mux.scala 27:72] - wire _T_2387 = btb_rd_addr_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_138; // @[el2_lib.scala 514:16] - wire [21:0] _T_2761 = _T_2387 ? btb_bank0_rd_data_way0_out_138 : 22'h0; // @[Mux.scala 27:72] + wire _T_2386 = btb_rd_addr_f == 8'h89; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_137; // @[el2_lib.scala 514:16] + wire [21:0] _T_2761 = _T_2386 ? btb_bank0_rd_data_way0_out_137 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3016 = _T_3015 | _T_2761; // @[Mux.scala 27:72] - wire _T_2389 = btb_rd_addr_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_139; // @[el2_lib.scala 514:16] - wire [21:0] _T_2762 = _T_2389 ? btb_bank0_rd_data_way0_out_139 : 22'h0; // @[Mux.scala 27:72] + wire _T_2388 = btb_rd_addr_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_138; // @[el2_lib.scala 514:16] + wire [21:0] _T_2762 = _T_2388 ? btb_bank0_rd_data_way0_out_138 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3017 = _T_3016 | _T_2762; // @[Mux.scala 27:72] - wire _T_2391 = btb_rd_addr_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_140; // @[el2_lib.scala 514:16] - wire [21:0] _T_2763 = _T_2391 ? btb_bank0_rd_data_way0_out_140 : 22'h0; // @[Mux.scala 27:72] + wire _T_2390 = btb_rd_addr_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_139; // @[el2_lib.scala 514:16] + wire [21:0] _T_2763 = _T_2390 ? btb_bank0_rd_data_way0_out_139 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3018 = _T_3017 | _T_2763; // @[Mux.scala 27:72] - wire _T_2393 = btb_rd_addr_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_141; // @[el2_lib.scala 514:16] - wire [21:0] _T_2764 = _T_2393 ? btb_bank0_rd_data_way0_out_141 : 22'h0; // @[Mux.scala 27:72] + wire _T_2392 = btb_rd_addr_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_140; // @[el2_lib.scala 514:16] + wire [21:0] _T_2764 = _T_2392 ? btb_bank0_rd_data_way0_out_140 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3019 = _T_3018 | _T_2764; // @[Mux.scala 27:72] - wire _T_2395 = btb_rd_addr_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_142; // @[el2_lib.scala 514:16] - wire [21:0] _T_2765 = _T_2395 ? btb_bank0_rd_data_way0_out_142 : 22'h0; // @[Mux.scala 27:72] + wire _T_2394 = btb_rd_addr_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_141; // @[el2_lib.scala 514:16] + wire [21:0] _T_2765 = _T_2394 ? btb_bank0_rd_data_way0_out_141 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3020 = _T_3019 | _T_2765; // @[Mux.scala 27:72] - wire _T_2397 = btb_rd_addr_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_143; // @[el2_lib.scala 514:16] - wire [21:0] _T_2766 = _T_2397 ? btb_bank0_rd_data_way0_out_143 : 22'h0; // @[Mux.scala 27:72] + wire _T_2396 = btb_rd_addr_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_142; // @[el2_lib.scala 514:16] + wire [21:0] _T_2766 = _T_2396 ? btb_bank0_rd_data_way0_out_142 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3021 = _T_3020 | _T_2766; // @[Mux.scala 27:72] - wire _T_2399 = btb_rd_addr_f == 8'h90; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_144; // @[el2_lib.scala 514:16] - wire [21:0] _T_2767 = _T_2399 ? btb_bank0_rd_data_way0_out_144 : 22'h0; // @[Mux.scala 27:72] + wire _T_2398 = btb_rd_addr_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_143; // @[el2_lib.scala 514:16] + wire [21:0] _T_2767 = _T_2398 ? btb_bank0_rd_data_way0_out_143 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3022 = _T_3021 | _T_2767; // @[Mux.scala 27:72] - wire _T_2401 = btb_rd_addr_f == 8'h91; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_145; // @[el2_lib.scala 514:16] - wire [21:0] _T_2768 = _T_2401 ? btb_bank0_rd_data_way0_out_145 : 22'h0; // @[Mux.scala 27:72] + wire _T_2400 = btb_rd_addr_f == 8'h90; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_144; // @[el2_lib.scala 514:16] + wire [21:0] _T_2768 = _T_2400 ? btb_bank0_rd_data_way0_out_144 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3023 = _T_3022 | _T_2768; // @[Mux.scala 27:72] - wire _T_2403 = btb_rd_addr_f == 8'h92; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_146; // @[el2_lib.scala 514:16] - wire [21:0] _T_2769 = _T_2403 ? btb_bank0_rd_data_way0_out_146 : 22'h0; // @[Mux.scala 27:72] + wire _T_2402 = btb_rd_addr_f == 8'h91; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_145; // @[el2_lib.scala 514:16] + wire [21:0] _T_2769 = _T_2402 ? btb_bank0_rd_data_way0_out_145 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3024 = _T_3023 | _T_2769; // @[Mux.scala 27:72] - wire _T_2405 = btb_rd_addr_f == 8'h93; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_147; // @[el2_lib.scala 514:16] - wire [21:0] _T_2770 = _T_2405 ? btb_bank0_rd_data_way0_out_147 : 22'h0; // @[Mux.scala 27:72] + wire _T_2404 = btb_rd_addr_f == 8'h92; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_146; // @[el2_lib.scala 514:16] + wire [21:0] _T_2770 = _T_2404 ? btb_bank0_rd_data_way0_out_146 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3025 = _T_3024 | _T_2770; // @[Mux.scala 27:72] - wire _T_2407 = btb_rd_addr_f == 8'h94; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_148; // @[el2_lib.scala 514:16] - wire [21:0] _T_2771 = _T_2407 ? btb_bank0_rd_data_way0_out_148 : 22'h0; // @[Mux.scala 27:72] + wire _T_2406 = btb_rd_addr_f == 8'h93; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_147; // @[el2_lib.scala 514:16] + wire [21:0] _T_2771 = _T_2406 ? btb_bank0_rd_data_way0_out_147 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3026 = _T_3025 | _T_2771; // @[Mux.scala 27:72] - wire _T_2409 = btb_rd_addr_f == 8'h95; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_149; // @[el2_lib.scala 514:16] - wire [21:0] _T_2772 = _T_2409 ? btb_bank0_rd_data_way0_out_149 : 22'h0; // @[Mux.scala 27:72] + wire _T_2408 = btb_rd_addr_f == 8'h94; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_148; // @[el2_lib.scala 514:16] + wire [21:0] _T_2772 = _T_2408 ? btb_bank0_rd_data_way0_out_148 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3027 = _T_3026 | _T_2772; // @[Mux.scala 27:72] - wire _T_2411 = btb_rd_addr_f == 8'h96; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_150; // @[el2_lib.scala 514:16] - wire [21:0] _T_2773 = _T_2411 ? btb_bank0_rd_data_way0_out_150 : 22'h0; // @[Mux.scala 27:72] + wire _T_2410 = btb_rd_addr_f == 8'h95; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_149; // @[el2_lib.scala 514:16] + wire [21:0] _T_2773 = _T_2410 ? btb_bank0_rd_data_way0_out_149 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3028 = _T_3027 | _T_2773; // @[Mux.scala 27:72] - wire _T_2413 = btb_rd_addr_f == 8'h97; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_151; // @[el2_lib.scala 514:16] - wire [21:0] _T_2774 = _T_2413 ? btb_bank0_rd_data_way0_out_151 : 22'h0; // @[Mux.scala 27:72] + wire _T_2412 = btb_rd_addr_f == 8'h96; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_150; // @[el2_lib.scala 514:16] + wire [21:0] _T_2774 = _T_2412 ? btb_bank0_rd_data_way0_out_150 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3029 = _T_3028 | _T_2774; // @[Mux.scala 27:72] - wire _T_2415 = btb_rd_addr_f == 8'h98; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_152; // @[el2_lib.scala 514:16] - wire [21:0] _T_2775 = _T_2415 ? btb_bank0_rd_data_way0_out_152 : 22'h0; // @[Mux.scala 27:72] + wire _T_2414 = btb_rd_addr_f == 8'h97; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_151; // @[el2_lib.scala 514:16] + wire [21:0] _T_2775 = _T_2414 ? btb_bank0_rd_data_way0_out_151 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3030 = _T_3029 | _T_2775; // @[Mux.scala 27:72] - wire _T_2417 = btb_rd_addr_f == 8'h99; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_153; // @[el2_lib.scala 514:16] - wire [21:0] _T_2776 = _T_2417 ? btb_bank0_rd_data_way0_out_153 : 22'h0; // @[Mux.scala 27:72] + wire _T_2416 = btb_rd_addr_f == 8'h98; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_152; // @[el2_lib.scala 514:16] + wire [21:0] _T_2776 = _T_2416 ? btb_bank0_rd_data_way0_out_152 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3031 = _T_3030 | _T_2776; // @[Mux.scala 27:72] - wire _T_2419 = btb_rd_addr_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_154; // @[el2_lib.scala 514:16] - wire [21:0] _T_2777 = _T_2419 ? btb_bank0_rd_data_way0_out_154 : 22'h0; // @[Mux.scala 27:72] + wire _T_2418 = btb_rd_addr_f == 8'h99; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_153; // @[el2_lib.scala 514:16] + wire [21:0] _T_2777 = _T_2418 ? btb_bank0_rd_data_way0_out_153 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3032 = _T_3031 | _T_2777; // @[Mux.scala 27:72] - wire _T_2421 = btb_rd_addr_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_155; // @[el2_lib.scala 514:16] - wire [21:0] _T_2778 = _T_2421 ? btb_bank0_rd_data_way0_out_155 : 22'h0; // @[Mux.scala 27:72] + wire _T_2420 = btb_rd_addr_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_154; // @[el2_lib.scala 514:16] + wire [21:0] _T_2778 = _T_2420 ? btb_bank0_rd_data_way0_out_154 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3033 = _T_3032 | _T_2778; // @[Mux.scala 27:72] - wire _T_2423 = btb_rd_addr_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_156; // @[el2_lib.scala 514:16] - wire [21:0] _T_2779 = _T_2423 ? btb_bank0_rd_data_way0_out_156 : 22'h0; // @[Mux.scala 27:72] + wire _T_2422 = btb_rd_addr_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_155; // @[el2_lib.scala 514:16] + wire [21:0] _T_2779 = _T_2422 ? btb_bank0_rd_data_way0_out_155 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3034 = _T_3033 | _T_2779; // @[Mux.scala 27:72] - wire _T_2425 = btb_rd_addr_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_157; // @[el2_lib.scala 514:16] - wire [21:0] _T_2780 = _T_2425 ? btb_bank0_rd_data_way0_out_157 : 22'h0; // @[Mux.scala 27:72] + wire _T_2424 = btb_rd_addr_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_156; // @[el2_lib.scala 514:16] + wire [21:0] _T_2780 = _T_2424 ? btb_bank0_rd_data_way0_out_156 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3035 = _T_3034 | _T_2780; // @[Mux.scala 27:72] - wire _T_2427 = btb_rd_addr_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_158; // @[el2_lib.scala 514:16] - wire [21:0] _T_2781 = _T_2427 ? btb_bank0_rd_data_way0_out_158 : 22'h0; // @[Mux.scala 27:72] + wire _T_2426 = btb_rd_addr_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_157; // @[el2_lib.scala 514:16] + wire [21:0] _T_2781 = _T_2426 ? btb_bank0_rd_data_way0_out_157 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3036 = _T_3035 | _T_2781; // @[Mux.scala 27:72] - wire _T_2429 = btb_rd_addr_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_159; // @[el2_lib.scala 514:16] - wire [21:0] _T_2782 = _T_2429 ? btb_bank0_rd_data_way0_out_159 : 22'h0; // @[Mux.scala 27:72] + wire _T_2428 = btb_rd_addr_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_158; // @[el2_lib.scala 514:16] + wire [21:0] _T_2782 = _T_2428 ? btb_bank0_rd_data_way0_out_158 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3037 = _T_3036 | _T_2782; // @[Mux.scala 27:72] - wire _T_2431 = btb_rd_addr_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_160; // @[el2_lib.scala 514:16] - wire [21:0] _T_2783 = _T_2431 ? btb_bank0_rd_data_way0_out_160 : 22'h0; // @[Mux.scala 27:72] + wire _T_2430 = btb_rd_addr_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_159; // @[el2_lib.scala 514:16] + wire [21:0] _T_2783 = _T_2430 ? btb_bank0_rd_data_way0_out_159 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3038 = _T_3037 | _T_2783; // @[Mux.scala 27:72] - wire _T_2433 = btb_rd_addr_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_161; // @[el2_lib.scala 514:16] - wire [21:0] _T_2784 = _T_2433 ? btb_bank0_rd_data_way0_out_161 : 22'h0; // @[Mux.scala 27:72] + wire _T_2432 = btb_rd_addr_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_160; // @[el2_lib.scala 514:16] + wire [21:0] _T_2784 = _T_2432 ? btb_bank0_rd_data_way0_out_160 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3039 = _T_3038 | _T_2784; // @[Mux.scala 27:72] - wire _T_2435 = btb_rd_addr_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_162; // @[el2_lib.scala 514:16] - wire [21:0] _T_2785 = _T_2435 ? btb_bank0_rd_data_way0_out_162 : 22'h0; // @[Mux.scala 27:72] + wire _T_2434 = btb_rd_addr_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_161; // @[el2_lib.scala 514:16] + wire [21:0] _T_2785 = _T_2434 ? btb_bank0_rd_data_way0_out_161 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3040 = _T_3039 | _T_2785; // @[Mux.scala 27:72] - wire _T_2437 = btb_rd_addr_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_163; // @[el2_lib.scala 514:16] - wire [21:0] _T_2786 = _T_2437 ? btb_bank0_rd_data_way0_out_163 : 22'h0; // @[Mux.scala 27:72] + wire _T_2436 = btb_rd_addr_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_162; // @[el2_lib.scala 514:16] + wire [21:0] _T_2786 = _T_2436 ? btb_bank0_rd_data_way0_out_162 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3041 = _T_3040 | _T_2786; // @[Mux.scala 27:72] - wire _T_2439 = btb_rd_addr_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_164; // @[el2_lib.scala 514:16] - wire [21:0] _T_2787 = _T_2439 ? btb_bank0_rd_data_way0_out_164 : 22'h0; // @[Mux.scala 27:72] + wire _T_2438 = btb_rd_addr_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_163; // @[el2_lib.scala 514:16] + wire [21:0] _T_2787 = _T_2438 ? btb_bank0_rd_data_way0_out_163 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3042 = _T_3041 | _T_2787; // @[Mux.scala 27:72] - wire _T_2441 = btb_rd_addr_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_165; // @[el2_lib.scala 514:16] - wire [21:0] _T_2788 = _T_2441 ? btb_bank0_rd_data_way0_out_165 : 22'h0; // @[Mux.scala 27:72] + wire _T_2440 = btb_rd_addr_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_164; // @[el2_lib.scala 514:16] + wire [21:0] _T_2788 = _T_2440 ? btb_bank0_rd_data_way0_out_164 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3043 = _T_3042 | _T_2788; // @[Mux.scala 27:72] - wire _T_2443 = btb_rd_addr_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_166; // @[el2_lib.scala 514:16] - wire [21:0] _T_2789 = _T_2443 ? btb_bank0_rd_data_way0_out_166 : 22'h0; // @[Mux.scala 27:72] + wire _T_2442 = btb_rd_addr_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_165; // @[el2_lib.scala 514:16] + wire [21:0] _T_2789 = _T_2442 ? btb_bank0_rd_data_way0_out_165 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3044 = _T_3043 | _T_2789; // @[Mux.scala 27:72] - wire _T_2445 = btb_rd_addr_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_167; // @[el2_lib.scala 514:16] - wire [21:0] _T_2790 = _T_2445 ? btb_bank0_rd_data_way0_out_167 : 22'h0; // @[Mux.scala 27:72] + wire _T_2444 = btb_rd_addr_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_166; // @[el2_lib.scala 514:16] + wire [21:0] _T_2790 = _T_2444 ? btb_bank0_rd_data_way0_out_166 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3045 = _T_3044 | _T_2790; // @[Mux.scala 27:72] - wire _T_2447 = btb_rd_addr_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_168; // @[el2_lib.scala 514:16] - wire [21:0] _T_2791 = _T_2447 ? btb_bank0_rd_data_way0_out_168 : 22'h0; // @[Mux.scala 27:72] + wire _T_2446 = btb_rd_addr_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_167; // @[el2_lib.scala 514:16] + wire [21:0] _T_2791 = _T_2446 ? btb_bank0_rd_data_way0_out_167 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3046 = _T_3045 | _T_2791; // @[Mux.scala 27:72] - wire _T_2449 = btb_rd_addr_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_169; // @[el2_lib.scala 514:16] - wire [21:0] _T_2792 = _T_2449 ? btb_bank0_rd_data_way0_out_169 : 22'h0; // @[Mux.scala 27:72] + wire _T_2448 = btb_rd_addr_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_168; // @[el2_lib.scala 514:16] + wire [21:0] _T_2792 = _T_2448 ? btb_bank0_rd_data_way0_out_168 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3047 = _T_3046 | _T_2792; // @[Mux.scala 27:72] - wire _T_2451 = btb_rd_addr_f == 8'haa; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_170; // @[el2_lib.scala 514:16] - wire [21:0] _T_2793 = _T_2451 ? btb_bank0_rd_data_way0_out_170 : 22'h0; // @[Mux.scala 27:72] + wire _T_2450 = btb_rd_addr_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_169; // @[el2_lib.scala 514:16] + wire [21:0] _T_2793 = _T_2450 ? btb_bank0_rd_data_way0_out_169 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3048 = _T_3047 | _T_2793; // @[Mux.scala 27:72] - wire _T_2453 = btb_rd_addr_f == 8'hab; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_171; // @[el2_lib.scala 514:16] - wire [21:0] _T_2794 = _T_2453 ? btb_bank0_rd_data_way0_out_171 : 22'h0; // @[Mux.scala 27:72] + wire _T_2452 = btb_rd_addr_f == 8'haa; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_170; // @[el2_lib.scala 514:16] + wire [21:0] _T_2794 = _T_2452 ? btb_bank0_rd_data_way0_out_170 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3049 = _T_3048 | _T_2794; // @[Mux.scala 27:72] - wire _T_2455 = btb_rd_addr_f == 8'hac; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_172; // @[el2_lib.scala 514:16] - wire [21:0] _T_2795 = _T_2455 ? btb_bank0_rd_data_way0_out_172 : 22'h0; // @[Mux.scala 27:72] + wire _T_2454 = btb_rd_addr_f == 8'hab; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_171; // @[el2_lib.scala 514:16] + wire [21:0] _T_2795 = _T_2454 ? btb_bank0_rd_data_way0_out_171 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3050 = _T_3049 | _T_2795; // @[Mux.scala 27:72] - wire _T_2457 = btb_rd_addr_f == 8'had; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_173; // @[el2_lib.scala 514:16] - wire [21:0] _T_2796 = _T_2457 ? btb_bank0_rd_data_way0_out_173 : 22'h0; // @[Mux.scala 27:72] + wire _T_2456 = btb_rd_addr_f == 8'hac; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_172; // @[el2_lib.scala 514:16] + wire [21:0] _T_2796 = _T_2456 ? btb_bank0_rd_data_way0_out_172 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3051 = _T_3050 | _T_2796; // @[Mux.scala 27:72] - wire _T_2459 = btb_rd_addr_f == 8'hae; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_174; // @[el2_lib.scala 514:16] - wire [21:0] _T_2797 = _T_2459 ? btb_bank0_rd_data_way0_out_174 : 22'h0; // @[Mux.scala 27:72] + wire _T_2458 = btb_rd_addr_f == 8'had; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_173; // @[el2_lib.scala 514:16] + wire [21:0] _T_2797 = _T_2458 ? btb_bank0_rd_data_way0_out_173 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3052 = _T_3051 | _T_2797; // @[Mux.scala 27:72] - wire _T_2461 = btb_rd_addr_f == 8'haf; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_175; // @[el2_lib.scala 514:16] - wire [21:0] _T_2798 = _T_2461 ? btb_bank0_rd_data_way0_out_175 : 22'h0; // @[Mux.scala 27:72] + wire _T_2460 = btb_rd_addr_f == 8'hae; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_174; // @[el2_lib.scala 514:16] + wire [21:0] _T_2798 = _T_2460 ? btb_bank0_rd_data_way0_out_174 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3053 = _T_3052 | _T_2798; // @[Mux.scala 27:72] - wire _T_2463 = btb_rd_addr_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_176; // @[el2_lib.scala 514:16] - wire [21:0] _T_2799 = _T_2463 ? btb_bank0_rd_data_way0_out_176 : 22'h0; // @[Mux.scala 27:72] + wire _T_2462 = btb_rd_addr_f == 8'haf; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_175; // @[el2_lib.scala 514:16] + wire [21:0] _T_2799 = _T_2462 ? btb_bank0_rd_data_way0_out_175 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3054 = _T_3053 | _T_2799; // @[Mux.scala 27:72] - wire _T_2465 = btb_rd_addr_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_177; // @[el2_lib.scala 514:16] - wire [21:0] _T_2800 = _T_2465 ? btb_bank0_rd_data_way0_out_177 : 22'h0; // @[Mux.scala 27:72] + wire _T_2464 = btb_rd_addr_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_176; // @[el2_lib.scala 514:16] + wire [21:0] _T_2800 = _T_2464 ? btb_bank0_rd_data_way0_out_176 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3055 = _T_3054 | _T_2800; // @[Mux.scala 27:72] - wire _T_2467 = btb_rd_addr_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_178; // @[el2_lib.scala 514:16] - wire [21:0] _T_2801 = _T_2467 ? btb_bank0_rd_data_way0_out_178 : 22'h0; // @[Mux.scala 27:72] + wire _T_2466 = btb_rd_addr_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_177; // @[el2_lib.scala 514:16] + wire [21:0] _T_2801 = _T_2466 ? btb_bank0_rd_data_way0_out_177 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3056 = _T_3055 | _T_2801; // @[Mux.scala 27:72] - wire _T_2469 = btb_rd_addr_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_179; // @[el2_lib.scala 514:16] - wire [21:0] _T_2802 = _T_2469 ? btb_bank0_rd_data_way0_out_179 : 22'h0; // @[Mux.scala 27:72] + wire _T_2468 = btb_rd_addr_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_178; // @[el2_lib.scala 514:16] + wire [21:0] _T_2802 = _T_2468 ? btb_bank0_rd_data_way0_out_178 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3057 = _T_3056 | _T_2802; // @[Mux.scala 27:72] - wire _T_2471 = btb_rd_addr_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_180; // @[el2_lib.scala 514:16] - wire [21:0] _T_2803 = _T_2471 ? btb_bank0_rd_data_way0_out_180 : 22'h0; // @[Mux.scala 27:72] + wire _T_2470 = btb_rd_addr_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_179; // @[el2_lib.scala 514:16] + wire [21:0] _T_2803 = _T_2470 ? btb_bank0_rd_data_way0_out_179 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3058 = _T_3057 | _T_2803; // @[Mux.scala 27:72] - wire _T_2473 = btb_rd_addr_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_181; // @[el2_lib.scala 514:16] - wire [21:0] _T_2804 = _T_2473 ? btb_bank0_rd_data_way0_out_181 : 22'h0; // @[Mux.scala 27:72] + wire _T_2472 = btb_rd_addr_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_180; // @[el2_lib.scala 514:16] + wire [21:0] _T_2804 = _T_2472 ? btb_bank0_rd_data_way0_out_180 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3059 = _T_3058 | _T_2804; // @[Mux.scala 27:72] - wire _T_2475 = btb_rd_addr_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_182; // @[el2_lib.scala 514:16] - wire [21:0] _T_2805 = _T_2475 ? btb_bank0_rd_data_way0_out_182 : 22'h0; // @[Mux.scala 27:72] + wire _T_2474 = btb_rd_addr_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_181; // @[el2_lib.scala 514:16] + wire [21:0] _T_2805 = _T_2474 ? btb_bank0_rd_data_way0_out_181 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3060 = _T_3059 | _T_2805; // @[Mux.scala 27:72] - wire _T_2477 = btb_rd_addr_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_183; // @[el2_lib.scala 514:16] - wire [21:0] _T_2806 = _T_2477 ? btb_bank0_rd_data_way0_out_183 : 22'h0; // @[Mux.scala 27:72] + wire _T_2476 = btb_rd_addr_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_182; // @[el2_lib.scala 514:16] + wire [21:0] _T_2806 = _T_2476 ? btb_bank0_rd_data_way0_out_182 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3061 = _T_3060 | _T_2806; // @[Mux.scala 27:72] - wire _T_2479 = btb_rd_addr_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_184; // @[el2_lib.scala 514:16] - wire [21:0] _T_2807 = _T_2479 ? btb_bank0_rd_data_way0_out_184 : 22'h0; // @[Mux.scala 27:72] + wire _T_2478 = btb_rd_addr_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_183; // @[el2_lib.scala 514:16] + wire [21:0] _T_2807 = _T_2478 ? btb_bank0_rd_data_way0_out_183 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3062 = _T_3061 | _T_2807; // @[Mux.scala 27:72] - wire _T_2481 = btb_rd_addr_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_185; // @[el2_lib.scala 514:16] - wire [21:0] _T_2808 = _T_2481 ? btb_bank0_rd_data_way0_out_185 : 22'h0; // @[Mux.scala 27:72] + wire _T_2480 = btb_rd_addr_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_184; // @[el2_lib.scala 514:16] + wire [21:0] _T_2808 = _T_2480 ? btb_bank0_rd_data_way0_out_184 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3063 = _T_3062 | _T_2808; // @[Mux.scala 27:72] - wire _T_2483 = btb_rd_addr_f == 8'hba; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_186; // @[el2_lib.scala 514:16] - wire [21:0] _T_2809 = _T_2483 ? btb_bank0_rd_data_way0_out_186 : 22'h0; // @[Mux.scala 27:72] + wire _T_2482 = btb_rd_addr_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_185; // @[el2_lib.scala 514:16] + wire [21:0] _T_2809 = _T_2482 ? btb_bank0_rd_data_way0_out_185 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3064 = _T_3063 | _T_2809; // @[Mux.scala 27:72] - wire _T_2485 = btb_rd_addr_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_187; // @[el2_lib.scala 514:16] - wire [21:0] _T_2810 = _T_2485 ? btb_bank0_rd_data_way0_out_187 : 22'h0; // @[Mux.scala 27:72] + wire _T_2484 = btb_rd_addr_f == 8'hba; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_186; // @[el2_lib.scala 514:16] + wire [21:0] _T_2810 = _T_2484 ? btb_bank0_rd_data_way0_out_186 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3065 = _T_3064 | _T_2810; // @[Mux.scala 27:72] - wire _T_2487 = btb_rd_addr_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_188; // @[el2_lib.scala 514:16] - wire [21:0] _T_2811 = _T_2487 ? btb_bank0_rd_data_way0_out_188 : 22'h0; // @[Mux.scala 27:72] + wire _T_2486 = btb_rd_addr_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_187; // @[el2_lib.scala 514:16] + wire [21:0] _T_2811 = _T_2486 ? btb_bank0_rd_data_way0_out_187 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3066 = _T_3065 | _T_2811; // @[Mux.scala 27:72] - wire _T_2489 = btb_rd_addr_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_189; // @[el2_lib.scala 514:16] - wire [21:0] _T_2812 = _T_2489 ? btb_bank0_rd_data_way0_out_189 : 22'h0; // @[Mux.scala 27:72] + wire _T_2488 = btb_rd_addr_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_188; // @[el2_lib.scala 514:16] + wire [21:0] _T_2812 = _T_2488 ? btb_bank0_rd_data_way0_out_188 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3067 = _T_3066 | _T_2812; // @[Mux.scala 27:72] - wire _T_2491 = btb_rd_addr_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_190; // @[el2_lib.scala 514:16] - wire [21:0] _T_2813 = _T_2491 ? btb_bank0_rd_data_way0_out_190 : 22'h0; // @[Mux.scala 27:72] + wire _T_2490 = btb_rd_addr_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_189; // @[el2_lib.scala 514:16] + wire [21:0] _T_2813 = _T_2490 ? btb_bank0_rd_data_way0_out_189 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3068 = _T_3067 | _T_2813; // @[Mux.scala 27:72] - wire _T_2493 = btb_rd_addr_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_191; // @[el2_lib.scala 514:16] - wire [21:0] _T_2814 = _T_2493 ? btb_bank0_rd_data_way0_out_191 : 22'h0; // @[Mux.scala 27:72] + wire _T_2492 = btb_rd_addr_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_190; // @[el2_lib.scala 514:16] + wire [21:0] _T_2814 = _T_2492 ? btb_bank0_rd_data_way0_out_190 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3069 = _T_3068 | _T_2814; // @[Mux.scala 27:72] - wire _T_2495 = btb_rd_addr_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_192; // @[el2_lib.scala 514:16] - wire [21:0] _T_2815 = _T_2495 ? btb_bank0_rd_data_way0_out_192 : 22'h0; // @[Mux.scala 27:72] + wire _T_2494 = btb_rd_addr_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_191; // @[el2_lib.scala 514:16] + wire [21:0] _T_2815 = _T_2494 ? btb_bank0_rd_data_way0_out_191 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3070 = _T_3069 | _T_2815; // @[Mux.scala 27:72] - wire _T_2497 = btb_rd_addr_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_193; // @[el2_lib.scala 514:16] - wire [21:0] _T_2816 = _T_2497 ? btb_bank0_rd_data_way0_out_193 : 22'h0; // @[Mux.scala 27:72] + wire _T_2496 = btb_rd_addr_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_192; // @[el2_lib.scala 514:16] + wire [21:0] _T_2816 = _T_2496 ? btb_bank0_rd_data_way0_out_192 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3071 = _T_3070 | _T_2816; // @[Mux.scala 27:72] - wire _T_2499 = btb_rd_addr_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_194; // @[el2_lib.scala 514:16] - wire [21:0] _T_2817 = _T_2499 ? btb_bank0_rd_data_way0_out_194 : 22'h0; // @[Mux.scala 27:72] + wire _T_2498 = btb_rd_addr_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_193; // @[el2_lib.scala 514:16] + wire [21:0] _T_2817 = _T_2498 ? btb_bank0_rd_data_way0_out_193 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3072 = _T_3071 | _T_2817; // @[Mux.scala 27:72] - wire _T_2501 = btb_rd_addr_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_195; // @[el2_lib.scala 514:16] - wire [21:0] _T_2818 = _T_2501 ? btb_bank0_rd_data_way0_out_195 : 22'h0; // @[Mux.scala 27:72] + wire _T_2500 = btb_rd_addr_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_194; // @[el2_lib.scala 514:16] + wire [21:0] _T_2818 = _T_2500 ? btb_bank0_rd_data_way0_out_194 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3073 = _T_3072 | _T_2818; // @[Mux.scala 27:72] - wire _T_2503 = btb_rd_addr_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_196; // @[el2_lib.scala 514:16] - wire [21:0] _T_2819 = _T_2503 ? btb_bank0_rd_data_way0_out_196 : 22'h0; // @[Mux.scala 27:72] + wire _T_2502 = btb_rd_addr_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_195; // @[el2_lib.scala 514:16] + wire [21:0] _T_2819 = _T_2502 ? btb_bank0_rd_data_way0_out_195 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3074 = _T_3073 | _T_2819; // @[Mux.scala 27:72] - wire _T_2505 = btb_rd_addr_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_197; // @[el2_lib.scala 514:16] - wire [21:0] _T_2820 = _T_2505 ? btb_bank0_rd_data_way0_out_197 : 22'h0; // @[Mux.scala 27:72] + wire _T_2504 = btb_rd_addr_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_196; // @[el2_lib.scala 514:16] + wire [21:0] _T_2820 = _T_2504 ? btb_bank0_rd_data_way0_out_196 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3075 = _T_3074 | _T_2820; // @[Mux.scala 27:72] - wire _T_2507 = btb_rd_addr_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_198; // @[el2_lib.scala 514:16] - wire [21:0] _T_2821 = _T_2507 ? btb_bank0_rd_data_way0_out_198 : 22'h0; // @[Mux.scala 27:72] + wire _T_2506 = btb_rd_addr_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_197; // @[el2_lib.scala 514:16] + wire [21:0] _T_2821 = _T_2506 ? btb_bank0_rd_data_way0_out_197 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3076 = _T_3075 | _T_2821; // @[Mux.scala 27:72] - wire _T_2509 = btb_rd_addr_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_199; // @[el2_lib.scala 514:16] - wire [21:0] _T_2822 = _T_2509 ? btb_bank0_rd_data_way0_out_199 : 22'h0; // @[Mux.scala 27:72] + wire _T_2508 = btb_rd_addr_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_198; // @[el2_lib.scala 514:16] + wire [21:0] _T_2822 = _T_2508 ? btb_bank0_rd_data_way0_out_198 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3077 = _T_3076 | _T_2822; // @[Mux.scala 27:72] - wire _T_2511 = btb_rd_addr_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_200; // @[el2_lib.scala 514:16] - wire [21:0] _T_2823 = _T_2511 ? btb_bank0_rd_data_way0_out_200 : 22'h0; // @[Mux.scala 27:72] + wire _T_2510 = btb_rd_addr_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_199; // @[el2_lib.scala 514:16] + wire [21:0] _T_2823 = _T_2510 ? btb_bank0_rd_data_way0_out_199 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3078 = _T_3077 | _T_2823; // @[Mux.scala 27:72] - wire _T_2513 = btb_rd_addr_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_201; // @[el2_lib.scala 514:16] - wire [21:0] _T_2824 = _T_2513 ? btb_bank0_rd_data_way0_out_201 : 22'h0; // @[Mux.scala 27:72] + wire _T_2512 = btb_rd_addr_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_200; // @[el2_lib.scala 514:16] + wire [21:0] _T_2824 = _T_2512 ? btb_bank0_rd_data_way0_out_200 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3079 = _T_3078 | _T_2824; // @[Mux.scala 27:72] - wire _T_2515 = btb_rd_addr_f == 8'hca; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_202; // @[el2_lib.scala 514:16] - wire [21:0] _T_2825 = _T_2515 ? btb_bank0_rd_data_way0_out_202 : 22'h0; // @[Mux.scala 27:72] + wire _T_2514 = btb_rd_addr_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_201; // @[el2_lib.scala 514:16] + wire [21:0] _T_2825 = _T_2514 ? btb_bank0_rd_data_way0_out_201 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3080 = _T_3079 | _T_2825; // @[Mux.scala 27:72] - wire _T_2517 = btb_rd_addr_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_203; // @[el2_lib.scala 514:16] - wire [21:0] _T_2826 = _T_2517 ? btb_bank0_rd_data_way0_out_203 : 22'h0; // @[Mux.scala 27:72] + wire _T_2516 = btb_rd_addr_f == 8'hca; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_202; // @[el2_lib.scala 514:16] + wire [21:0] _T_2826 = _T_2516 ? btb_bank0_rd_data_way0_out_202 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3081 = _T_3080 | _T_2826; // @[Mux.scala 27:72] - wire _T_2519 = btb_rd_addr_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_204; // @[el2_lib.scala 514:16] - wire [21:0] _T_2827 = _T_2519 ? btb_bank0_rd_data_way0_out_204 : 22'h0; // @[Mux.scala 27:72] + wire _T_2518 = btb_rd_addr_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_203; // @[el2_lib.scala 514:16] + wire [21:0] _T_2827 = _T_2518 ? btb_bank0_rd_data_way0_out_203 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3082 = _T_3081 | _T_2827; // @[Mux.scala 27:72] - wire _T_2521 = btb_rd_addr_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_205; // @[el2_lib.scala 514:16] - wire [21:0] _T_2828 = _T_2521 ? btb_bank0_rd_data_way0_out_205 : 22'h0; // @[Mux.scala 27:72] + wire _T_2520 = btb_rd_addr_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_204; // @[el2_lib.scala 514:16] + wire [21:0] _T_2828 = _T_2520 ? btb_bank0_rd_data_way0_out_204 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3083 = _T_3082 | _T_2828; // @[Mux.scala 27:72] - wire _T_2523 = btb_rd_addr_f == 8'hce; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_206; // @[el2_lib.scala 514:16] - wire [21:0] _T_2829 = _T_2523 ? btb_bank0_rd_data_way0_out_206 : 22'h0; // @[Mux.scala 27:72] + wire _T_2522 = btb_rd_addr_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_205; // @[el2_lib.scala 514:16] + wire [21:0] _T_2829 = _T_2522 ? btb_bank0_rd_data_way0_out_205 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3084 = _T_3083 | _T_2829; // @[Mux.scala 27:72] - wire _T_2525 = btb_rd_addr_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_207; // @[el2_lib.scala 514:16] - wire [21:0] _T_2830 = _T_2525 ? btb_bank0_rd_data_way0_out_207 : 22'h0; // @[Mux.scala 27:72] + wire _T_2524 = btb_rd_addr_f == 8'hce; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_206; // @[el2_lib.scala 514:16] + wire [21:0] _T_2830 = _T_2524 ? btb_bank0_rd_data_way0_out_206 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3085 = _T_3084 | _T_2830; // @[Mux.scala 27:72] - wire _T_2527 = btb_rd_addr_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_208; // @[el2_lib.scala 514:16] - wire [21:0] _T_2831 = _T_2527 ? btb_bank0_rd_data_way0_out_208 : 22'h0; // @[Mux.scala 27:72] + wire _T_2526 = btb_rd_addr_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_207; // @[el2_lib.scala 514:16] + wire [21:0] _T_2831 = _T_2526 ? btb_bank0_rd_data_way0_out_207 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3086 = _T_3085 | _T_2831; // @[Mux.scala 27:72] - wire _T_2529 = btb_rd_addr_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_209; // @[el2_lib.scala 514:16] - wire [21:0] _T_2832 = _T_2529 ? btb_bank0_rd_data_way0_out_209 : 22'h0; // @[Mux.scala 27:72] + wire _T_2528 = btb_rd_addr_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_208; // @[el2_lib.scala 514:16] + wire [21:0] _T_2832 = _T_2528 ? btb_bank0_rd_data_way0_out_208 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3087 = _T_3086 | _T_2832; // @[Mux.scala 27:72] - wire _T_2531 = btb_rd_addr_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_210; // @[el2_lib.scala 514:16] - wire [21:0] _T_2833 = _T_2531 ? btb_bank0_rd_data_way0_out_210 : 22'h0; // @[Mux.scala 27:72] + wire _T_2530 = btb_rd_addr_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_209; // @[el2_lib.scala 514:16] + wire [21:0] _T_2833 = _T_2530 ? btb_bank0_rd_data_way0_out_209 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3088 = _T_3087 | _T_2833; // @[Mux.scala 27:72] - wire _T_2533 = btb_rd_addr_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_211; // @[el2_lib.scala 514:16] - wire [21:0] _T_2834 = _T_2533 ? btb_bank0_rd_data_way0_out_211 : 22'h0; // @[Mux.scala 27:72] + wire _T_2532 = btb_rd_addr_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_210; // @[el2_lib.scala 514:16] + wire [21:0] _T_2834 = _T_2532 ? btb_bank0_rd_data_way0_out_210 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3089 = _T_3088 | _T_2834; // @[Mux.scala 27:72] - wire _T_2535 = btb_rd_addr_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_212; // @[el2_lib.scala 514:16] - wire [21:0] _T_2835 = _T_2535 ? btb_bank0_rd_data_way0_out_212 : 22'h0; // @[Mux.scala 27:72] + wire _T_2534 = btb_rd_addr_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_211; // @[el2_lib.scala 514:16] + wire [21:0] _T_2835 = _T_2534 ? btb_bank0_rd_data_way0_out_211 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3090 = _T_3089 | _T_2835; // @[Mux.scala 27:72] - wire _T_2537 = btb_rd_addr_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_213; // @[el2_lib.scala 514:16] - wire [21:0] _T_2836 = _T_2537 ? btb_bank0_rd_data_way0_out_213 : 22'h0; // @[Mux.scala 27:72] + wire _T_2536 = btb_rd_addr_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_212; // @[el2_lib.scala 514:16] + wire [21:0] _T_2836 = _T_2536 ? btb_bank0_rd_data_way0_out_212 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3091 = _T_3090 | _T_2836; // @[Mux.scala 27:72] - wire _T_2539 = btb_rd_addr_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_214; // @[el2_lib.scala 514:16] - wire [21:0] _T_2837 = _T_2539 ? btb_bank0_rd_data_way0_out_214 : 22'h0; // @[Mux.scala 27:72] + wire _T_2538 = btb_rd_addr_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_213; // @[el2_lib.scala 514:16] + wire [21:0] _T_2837 = _T_2538 ? btb_bank0_rd_data_way0_out_213 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3092 = _T_3091 | _T_2837; // @[Mux.scala 27:72] - wire _T_2541 = btb_rd_addr_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_215; // @[el2_lib.scala 514:16] - wire [21:0] _T_2838 = _T_2541 ? btb_bank0_rd_data_way0_out_215 : 22'h0; // @[Mux.scala 27:72] + wire _T_2540 = btb_rd_addr_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_214; // @[el2_lib.scala 514:16] + wire [21:0] _T_2838 = _T_2540 ? btb_bank0_rd_data_way0_out_214 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3093 = _T_3092 | _T_2838; // @[Mux.scala 27:72] - wire _T_2543 = btb_rd_addr_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_216; // @[el2_lib.scala 514:16] - wire [21:0] _T_2839 = _T_2543 ? btb_bank0_rd_data_way0_out_216 : 22'h0; // @[Mux.scala 27:72] + wire _T_2542 = btb_rd_addr_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_215; // @[el2_lib.scala 514:16] + wire [21:0] _T_2839 = _T_2542 ? btb_bank0_rd_data_way0_out_215 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3094 = _T_3093 | _T_2839; // @[Mux.scala 27:72] - wire _T_2545 = btb_rd_addr_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_217; // @[el2_lib.scala 514:16] - wire [21:0] _T_2840 = _T_2545 ? btb_bank0_rd_data_way0_out_217 : 22'h0; // @[Mux.scala 27:72] + wire _T_2544 = btb_rd_addr_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_216; // @[el2_lib.scala 514:16] + wire [21:0] _T_2840 = _T_2544 ? btb_bank0_rd_data_way0_out_216 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3095 = _T_3094 | _T_2840; // @[Mux.scala 27:72] - wire _T_2547 = btb_rd_addr_f == 8'hda; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_218; // @[el2_lib.scala 514:16] - wire [21:0] _T_2841 = _T_2547 ? btb_bank0_rd_data_way0_out_218 : 22'h0; // @[Mux.scala 27:72] + wire _T_2546 = btb_rd_addr_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_217; // @[el2_lib.scala 514:16] + wire [21:0] _T_2841 = _T_2546 ? btb_bank0_rd_data_way0_out_217 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3096 = _T_3095 | _T_2841; // @[Mux.scala 27:72] - wire _T_2549 = btb_rd_addr_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_219; // @[el2_lib.scala 514:16] - wire [21:0] _T_2842 = _T_2549 ? btb_bank0_rd_data_way0_out_219 : 22'h0; // @[Mux.scala 27:72] + wire _T_2548 = btb_rd_addr_f == 8'hda; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_218; // @[el2_lib.scala 514:16] + wire [21:0] _T_2842 = _T_2548 ? btb_bank0_rd_data_way0_out_218 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3097 = _T_3096 | _T_2842; // @[Mux.scala 27:72] - wire _T_2551 = btb_rd_addr_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_220; // @[el2_lib.scala 514:16] - wire [21:0] _T_2843 = _T_2551 ? btb_bank0_rd_data_way0_out_220 : 22'h0; // @[Mux.scala 27:72] + wire _T_2550 = btb_rd_addr_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_219; // @[el2_lib.scala 514:16] + wire [21:0] _T_2843 = _T_2550 ? btb_bank0_rd_data_way0_out_219 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3098 = _T_3097 | _T_2843; // @[Mux.scala 27:72] - wire _T_2553 = btb_rd_addr_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_221; // @[el2_lib.scala 514:16] - wire [21:0] _T_2844 = _T_2553 ? btb_bank0_rd_data_way0_out_221 : 22'h0; // @[Mux.scala 27:72] + wire _T_2552 = btb_rd_addr_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_220; // @[el2_lib.scala 514:16] + wire [21:0] _T_2844 = _T_2552 ? btb_bank0_rd_data_way0_out_220 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3099 = _T_3098 | _T_2844; // @[Mux.scala 27:72] - wire _T_2555 = btb_rd_addr_f == 8'hde; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_222; // @[el2_lib.scala 514:16] - wire [21:0] _T_2845 = _T_2555 ? btb_bank0_rd_data_way0_out_222 : 22'h0; // @[Mux.scala 27:72] + wire _T_2554 = btb_rd_addr_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_221; // @[el2_lib.scala 514:16] + wire [21:0] _T_2845 = _T_2554 ? btb_bank0_rd_data_way0_out_221 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3100 = _T_3099 | _T_2845; // @[Mux.scala 27:72] - wire _T_2557 = btb_rd_addr_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_223; // @[el2_lib.scala 514:16] - wire [21:0] _T_2846 = _T_2557 ? btb_bank0_rd_data_way0_out_223 : 22'h0; // @[Mux.scala 27:72] + wire _T_2556 = btb_rd_addr_f == 8'hde; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_222; // @[el2_lib.scala 514:16] + wire [21:0] _T_2846 = _T_2556 ? btb_bank0_rd_data_way0_out_222 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3101 = _T_3100 | _T_2846; // @[Mux.scala 27:72] - wire _T_2559 = btb_rd_addr_f == 8'he0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_224; // @[el2_lib.scala 514:16] - wire [21:0] _T_2847 = _T_2559 ? btb_bank0_rd_data_way0_out_224 : 22'h0; // @[Mux.scala 27:72] + wire _T_2558 = btb_rd_addr_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_223; // @[el2_lib.scala 514:16] + wire [21:0] _T_2847 = _T_2558 ? btb_bank0_rd_data_way0_out_223 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3102 = _T_3101 | _T_2847; // @[Mux.scala 27:72] - wire _T_2561 = btb_rd_addr_f == 8'he1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_225; // @[el2_lib.scala 514:16] - wire [21:0] _T_2848 = _T_2561 ? btb_bank0_rd_data_way0_out_225 : 22'h0; // @[Mux.scala 27:72] + wire _T_2560 = btb_rd_addr_f == 8'he0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_224; // @[el2_lib.scala 514:16] + wire [21:0] _T_2848 = _T_2560 ? btb_bank0_rd_data_way0_out_224 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3103 = _T_3102 | _T_2848; // @[Mux.scala 27:72] - wire _T_2563 = btb_rd_addr_f == 8'he2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_226; // @[el2_lib.scala 514:16] - wire [21:0] _T_2849 = _T_2563 ? btb_bank0_rd_data_way0_out_226 : 22'h0; // @[Mux.scala 27:72] + wire _T_2562 = btb_rd_addr_f == 8'he1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_225; // @[el2_lib.scala 514:16] + wire [21:0] _T_2849 = _T_2562 ? btb_bank0_rd_data_way0_out_225 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3104 = _T_3103 | _T_2849; // @[Mux.scala 27:72] - wire _T_2565 = btb_rd_addr_f == 8'he3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_227; // @[el2_lib.scala 514:16] - wire [21:0] _T_2850 = _T_2565 ? btb_bank0_rd_data_way0_out_227 : 22'h0; // @[Mux.scala 27:72] + wire _T_2564 = btb_rd_addr_f == 8'he2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_226; // @[el2_lib.scala 514:16] + wire [21:0] _T_2850 = _T_2564 ? btb_bank0_rd_data_way0_out_226 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3105 = _T_3104 | _T_2850; // @[Mux.scala 27:72] - wire _T_2567 = btb_rd_addr_f == 8'he4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_228; // @[el2_lib.scala 514:16] - wire [21:0] _T_2851 = _T_2567 ? btb_bank0_rd_data_way0_out_228 : 22'h0; // @[Mux.scala 27:72] + wire _T_2566 = btb_rd_addr_f == 8'he3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_227; // @[el2_lib.scala 514:16] + wire [21:0] _T_2851 = _T_2566 ? btb_bank0_rd_data_way0_out_227 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3106 = _T_3105 | _T_2851; // @[Mux.scala 27:72] - wire _T_2569 = btb_rd_addr_f == 8'he5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_229; // @[el2_lib.scala 514:16] - wire [21:0] _T_2852 = _T_2569 ? btb_bank0_rd_data_way0_out_229 : 22'h0; // @[Mux.scala 27:72] + wire _T_2568 = btb_rd_addr_f == 8'he4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_228; // @[el2_lib.scala 514:16] + wire [21:0] _T_2852 = _T_2568 ? btb_bank0_rd_data_way0_out_228 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3107 = _T_3106 | _T_2852; // @[Mux.scala 27:72] - wire _T_2571 = btb_rd_addr_f == 8'he6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_230; // @[el2_lib.scala 514:16] - wire [21:0] _T_2853 = _T_2571 ? btb_bank0_rd_data_way0_out_230 : 22'h0; // @[Mux.scala 27:72] + wire _T_2570 = btb_rd_addr_f == 8'he5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_229; // @[el2_lib.scala 514:16] + wire [21:0] _T_2853 = _T_2570 ? btb_bank0_rd_data_way0_out_229 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3108 = _T_3107 | _T_2853; // @[Mux.scala 27:72] - wire _T_2573 = btb_rd_addr_f == 8'he7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_231; // @[el2_lib.scala 514:16] - wire [21:0] _T_2854 = _T_2573 ? btb_bank0_rd_data_way0_out_231 : 22'h0; // @[Mux.scala 27:72] + wire _T_2572 = btb_rd_addr_f == 8'he6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_230; // @[el2_lib.scala 514:16] + wire [21:0] _T_2854 = _T_2572 ? btb_bank0_rd_data_way0_out_230 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3109 = _T_3108 | _T_2854; // @[Mux.scala 27:72] - wire _T_2575 = btb_rd_addr_f == 8'he8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_232; // @[el2_lib.scala 514:16] - wire [21:0] _T_2855 = _T_2575 ? btb_bank0_rd_data_way0_out_232 : 22'h0; // @[Mux.scala 27:72] + wire _T_2574 = btb_rd_addr_f == 8'he7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_231; // @[el2_lib.scala 514:16] + wire [21:0] _T_2855 = _T_2574 ? btb_bank0_rd_data_way0_out_231 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3110 = _T_3109 | _T_2855; // @[Mux.scala 27:72] - wire _T_2577 = btb_rd_addr_f == 8'he9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_233; // @[el2_lib.scala 514:16] - wire [21:0] _T_2856 = _T_2577 ? btb_bank0_rd_data_way0_out_233 : 22'h0; // @[Mux.scala 27:72] + wire _T_2576 = btb_rd_addr_f == 8'he8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_232; // @[el2_lib.scala 514:16] + wire [21:0] _T_2856 = _T_2576 ? btb_bank0_rd_data_way0_out_232 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3111 = _T_3110 | _T_2856; // @[Mux.scala 27:72] - wire _T_2579 = btb_rd_addr_f == 8'hea; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_234; // @[el2_lib.scala 514:16] - wire [21:0] _T_2857 = _T_2579 ? btb_bank0_rd_data_way0_out_234 : 22'h0; // @[Mux.scala 27:72] + wire _T_2578 = btb_rd_addr_f == 8'he9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_233; // @[el2_lib.scala 514:16] + wire [21:0] _T_2857 = _T_2578 ? btb_bank0_rd_data_way0_out_233 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3112 = _T_3111 | _T_2857; // @[Mux.scala 27:72] - wire _T_2581 = btb_rd_addr_f == 8'heb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_235; // @[el2_lib.scala 514:16] - wire [21:0] _T_2858 = _T_2581 ? btb_bank0_rd_data_way0_out_235 : 22'h0; // @[Mux.scala 27:72] + wire _T_2580 = btb_rd_addr_f == 8'hea; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_234; // @[el2_lib.scala 514:16] + wire [21:0] _T_2858 = _T_2580 ? btb_bank0_rd_data_way0_out_234 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3113 = _T_3112 | _T_2858; // @[Mux.scala 27:72] - wire _T_2583 = btb_rd_addr_f == 8'hec; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_236; // @[el2_lib.scala 514:16] - wire [21:0] _T_2859 = _T_2583 ? btb_bank0_rd_data_way0_out_236 : 22'h0; // @[Mux.scala 27:72] + wire _T_2582 = btb_rd_addr_f == 8'heb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_235; // @[el2_lib.scala 514:16] + wire [21:0] _T_2859 = _T_2582 ? btb_bank0_rd_data_way0_out_235 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3114 = _T_3113 | _T_2859; // @[Mux.scala 27:72] - wire _T_2585 = btb_rd_addr_f == 8'hed; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_237; // @[el2_lib.scala 514:16] - wire [21:0] _T_2860 = _T_2585 ? btb_bank0_rd_data_way0_out_237 : 22'h0; // @[Mux.scala 27:72] + wire _T_2584 = btb_rd_addr_f == 8'hec; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_236; // @[el2_lib.scala 514:16] + wire [21:0] _T_2860 = _T_2584 ? btb_bank0_rd_data_way0_out_236 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3115 = _T_3114 | _T_2860; // @[Mux.scala 27:72] - wire _T_2587 = btb_rd_addr_f == 8'hee; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_238; // @[el2_lib.scala 514:16] - wire [21:0] _T_2861 = _T_2587 ? btb_bank0_rd_data_way0_out_238 : 22'h0; // @[Mux.scala 27:72] + wire _T_2586 = btb_rd_addr_f == 8'hed; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_237; // @[el2_lib.scala 514:16] + wire [21:0] _T_2861 = _T_2586 ? btb_bank0_rd_data_way0_out_237 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3116 = _T_3115 | _T_2861; // @[Mux.scala 27:72] - wire _T_2589 = btb_rd_addr_f == 8'hef; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_239; // @[el2_lib.scala 514:16] - wire [21:0] _T_2862 = _T_2589 ? btb_bank0_rd_data_way0_out_239 : 22'h0; // @[Mux.scala 27:72] + wire _T_2588 = btb_rd_addr_f == 8'hee; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_238; // @[el2_lib.scala 514:16] + wire [21:0] _T_2862 = _T_2588 ? btb_bank0_rd_data_way0_out_238 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3117 = _T_3116 | _T_2862; // @[Mux.scala 27:72] - wire _T_2591 = btb_rd_addr_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_240; // @[el2_lib.scala 514:16] - wire [21:0] _T_2863 = _T_2591 ? btb_bank0_rd_data_way0_out_240 : 22'h0; // @[Mux.scala 27:72] + wire _T_2590 = btb_rd_addr_f == 8'hef; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_239; // @[el2_lib.scala 514:16] + wire [21:0] _T_2863 = _T_2590 ? btb_bank0_rd_data_way0_out_239 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3118 = _T_3117 | _T_2863; // @[Mux.scala 27:72] - wire _T_2593 = btb_rd_addr_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_241; // @[el2_lib.scala 514:16] - wire [21:0] _T_2864 = _T_2593 ? btb_bank0_rd_data_way0_out_241 : 22'h0; // @[Mux.scala 27:72] + wire _T_2592 = btb_rd_addr_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_240; // @[el2_lib.scala 514:16] + wire [21:0] _T_2864 = _T_2592 ? btb_bank0_rd_data_way0_out_240 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3119 = _T_3118 | _T_2864; // @[Mux.scala 27:72] - wire _T_2595 = btb_rd_addr_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_242; // @[el2_lib.scala 514:16] - wire [21:0] _T_2865 = _T_2595 ? btb_bank0_rd_data_way0_out_242 : 22'h0; // @[Mux.scala 27:72] + wire _T_2594 = btb_rd_addr_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_241; // @[el2_lib.scala 514:16] + wire [21:0] _T_2865 = _T_2594 ? btb_bank0_rd_data_way0_out_241 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3120 = _T_3119 | _T_2865; // @[Mux.scala 27:72] - wire _T_2597 = btb_rd_addr_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_243; // @[el2_lib.scala 514:16] - wire [21:0] _T_2866 = _T_2597 ? btb_bank0_rd_data_way0_out_243 : 22'h0; // @[Mux.scala 27:72] + wire _T_2596 = btb_rd_addr_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_242; // @[el2_lib.scala 514:16] + wire [21:0] _T_2866 = _T_2596 ? btb_bank0_rd_data_way0_out_242 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3121 = _T_3120 | _T_2866; // @[Mux.scala 27:72] - wire _T_2599 = btb_rd_addr_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_244; // @[el2_lib.scala 514:16] - wire [21:0] _T_2867 = _T_2599 ? btb_bank0_rd_data_way0_out_244 : 22'h0; // @[Mux.scala 27:72] + wire _T_2598 = btb_rd_addr_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_243; // @[el2_lib.scala 514:16] + wire [21:0] _T_2867 = _T_2598 ? btb_bank0_rd_data_way0_out_243 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3122 = _T_3121 | _T_2867; // @[Mux.scala 27:72] - wire _T_2601 = btb_rd_addr_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_245; // @[el2_lib.scala 514:16] - wire [21:0] _T_2868 = _T_2601 ? btb_bank0_rd_data_way0_out_245 : 22'h0; // @[Mux.scala 27:72] + wire _T_2600 = btb_rd_addr_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_244; // @[el2_lib.scala 514:16] + wire [21:0] _T_2868 = _T_2600 ? btb_bank0_rd_data_way0_out_244 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3123 = _T_3122 | _T_2868; // @[Mux.scala 27:72] - wire _T_2603 = btb_rd_addr_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_246; // @[el2_lib.scala 514:16] - wire [21:0] _T_2869 = _T_2603 ? btb_bank0_rd_data_way0_out_246 : 22'h0; // @[Mux.scala 27:72] + wire _T_2602 = btb_rd_addr_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_245; // @[el2_lib.scala 514:16] + wire [21:0] _T_2869 = _T_2602 ? btb_bank0_rd_data_way0_out_245 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3124 = _T_3123 | _T_2869; // @[Mux.scala 27:72] - wire _T_2605 = btb_rd_addr_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_247; // @[el2_lib.scala 514:16] - wire [21:0] _T_2870 = _T_2605 ? btb_bank0_rd_data_way0_out_247 : 22'h0; // @[Mux.scala 27:72] + wire _T_2604 = btb_rd_addr_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_246; // @[el2_lib.scala 514:16] + wire [21:0] _T_2870 = _T_2604 ? btb_bank0_rd_data_way0_out_246 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3125 = _T_3124 | _T_2870; // @[Mux.scala 27:72] - wire _T_2607 = btb_rd_addr_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_248; // @[el2_lib.scala 514:16] - wire [21:0] _T_2871 = _T_2607 ? btb_bank0_rd_data_way0_out_248 : 22'h0; // @[Mux.scala 27:72] + wire _T_2606 = btb_rd_addr_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_247; // @[el2_lib.scala 514:16] + wire [21:0] _T_2871 = _T_2606 ? btb_bank0_rd_data_way0_out_247 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3126 = _T_3125 | _T_2871; // @[Mux.scala 27:72] - wire _T_2609 = btb_rd_addr_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_249; // @[el2_lib.scala 514:16] - wire [21:0] _T_2872 = _T_2609 ? btb_bank0_rd_data_way0_out_249 : 22'h0; // @[Mux.scala 27:72] + wire _T_2608 = btb_rd_addr_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_248; // @[el2_lib.scala 514:16] + wire [21:0] _T_2872 = _T_2608 ? btb_bank0_rd_data_way0_out_248 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3127 = _T_3126 | _T_2872; // @[Mux.scala 27:72] - wire _T_2611 = btb_rd_addr_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_250; // @[el2_lib.scala 514:16] - wire [21:0] _T_2873 = _T_2611 ? btb_bank0_rd_data_way0_out_250 : 22'h0; // @[Mux.scala 27:72] + wire _T_2610 = btb_rd_addr_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_249; // @[el2_lib.scala 514:16] + wire [21:0] _T_2873 = _T_2610 ? btb_bank0_rd_data_way0_out_249 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3128 = _T_3127 | _T_2873; // @[Mux.scala 27:72] - wire _T_2613 = btb_rd_addr_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_251; // @[el2_lib.scala 514:16] - wire [21:0] _T_2874 = _T_2613 ? btb_bank0_rd_data_way0_out_251 : 22'h0; // @[Mux.scala 27:72] + wire _T_2612 = btb_rd_addr_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_250; // @[el2_lib.scala 514:16] + wire [21:0] _T_2874 = _T_2612 ? btb_bank0_rd_data_way0_out_250 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3129 = _T_3128 | _T_2874; // @[Mux.scala 27:72] - wire _T_2615 = btb_rd_addr_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_252; // @[el2_lib.scala 514:16] - wire [21:0] _T_2875 = _T_2615 ? btb_bank0_rd_data_way0_out_252 : 22'h0; // @[Mux.scala 27:72] + wire _T_2614 = btb_rd_addr_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_251; // @[el2_lib.scala 514:16] + wire [21:0] _T_2875 = _T_2614 ? btb_bank0_rd_data_way0_out_251 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3130 = _T_3129 | _T_2875; // @[Mux.scala 27:72] - wire _T_2617 = btb_rd_addr_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_253; // @[el2_lib.scala 514:16] - wire [21:0] _T_2876 = _T_2617 ? btb_bank0_rd_data_way0_out_253 : 22'h0; // @[Mux.scala 27:72] + wire _T_2616 = btb_rd_addr_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_252; // @[el2_lib.scala 514:16] + wire [21:0] _T_2876 = _T_2616 ? btb_bank0_rd_data_way0_out_252 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3131 = _T_3130 | _T_2876; // @[Mux.scala 27:72] - wire _T_2619 = btb_rd_addr_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 430:77] - reg [21:0] btb_bank0_rd_data_way0_out_254; // @[el2_lib.scala 514:16] - wire [21:0] _T_2877 = _T_2619 ? btb_bank0_rd_data_way0_out_254 : 22'h0; // @[Mux.scala 27:72] + wire _T_2618 = btb_rd_addr_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_253; // @[el2_lib.scala 514:16] + wire [21:0] _T_2877 = _T_2618 ? btb_bank0_rd_data_way0_out_253 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3132 = _T_3131 | _T_2877; // @[Mux.scala 27:72] - wire _T_2621 = btb_rd_addr_f == 8'hff; // @[el2_ifu_bp_ctl.scala 430:77] + wire _T_2620 = btb_rd_addr_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 435:77] + reg [21:0] btb_bank0_rd_data_way0_out_254; // @[el2_lib.scala 514:16] + wire [21:0] _T_2878 = _T_2620 ? btb_bank0_rd_data_way0_out_254 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_3133 = _T_3132 | _T_2878; // @[Mux.scala 27:72] + wire _T_2622 = btb_rd_addr_f == 8'hff; // @[el2_ifu_bp_ctl.scala 435:77] reg [21:0] btb_bank0_rd_data_way0_out_255; // @[el2_lib.scala 514:16] - wire [21:0] _T_2878 = _T_2621 ? btb_bank0_rd_data_way0_out_255 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way0_f = _T_3132 | _T_2878; // @[Mux.scala 27:72] + wire [21:0] _T_2879 = _T_2622 ? btb_bank0_rd_data_way0_out_255 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way0_f = _T_3133 | _T_2879; // @[Mux.scala 27:72] wire [4:0] _T_25 = io_ifc_fetch_addr_f[13:9] ^ io_ifc_fetch_addr_f[18:14]; // @[el2_lib.scala 182:111] wire [4:0] fetch_rd_tag_f = _T_25 ^ io_ifc_fetch_addr_f[23:19]; // @[el2_lib.scala 182:111] - wire _T_45 = btb_bank0_rd_data_way0_f[21:17] == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 139:97] - wire _T_46 = btb_bank0_rd_data_way0_f[0] & _T_45; // @[el2_ifu_bp_ctl.scala 139:55] - reg dec_tlu_way_wb_f; // @[el2_ifu_bp_ctl.scala 130:59] - wire _T_19 = io_exu_i0_br_index_r == btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 114:72] - wire branch_error_collision_f = dec_tlu_error_wb & _T_19; // @[el2_ifu_bp_ctl.scala 114:51] - wire branch_error_bank_conflict_f = branch_error_collision_f & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 118:63] - wire _T_47 = dec_tlu_way_wb_f & branch_error_bank_conflict_f; // @[el2_ifu_bp_ctl.scala 140:44] - wire _T_48 = ~_T_47; // @[el2_ifu_bp_ctl.scala 140:25] - wire _T_49 = _T_46 & _T_48; // @[el2_ifu_bp_ctl.scala 139:117] - wire _T_50 = _T_49 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 140:76] - wire tag_match_way0_f = _T_50 & _T; // @[el2_ifu_bp_ctl.scala 140:97] - wire _T_81 = btb_bank0_rd_data_way0_f[3] ^ btb_bank0_rd_data_way0_f[4]; // @[el2_ifu_bp_ctl.scala 154:91] - wire _T_82 = tag_match_way0_f & _T_81; // @[el2_ifu_bp_ctl.scala 154:56] - wire _T_86 = ~_T_81; // @[el2_ifu_bp_ctl.scala 155:58] - wire _T_87 = tag_match_way0_f & _T_86; // @[el2_ifu_bp_ctl.scala 155:56] - wire [1:0] tag_match_way0_expanded_f = {_T_82,_T_87}; // @[Cat.scala 29:58] - wire [21:0] _T_126 = tag_match_way0_expanded_f[1] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] + wire _T_46 = btb_bank0_rd_data_way0_f[21:17] == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 144:97] + wire _T_47 = btb_bank0_rd_data_way0_f[0] & _T_46; // @[el2_ifu_bp_ctl.scala 144:55] + reg dec_tlu_way_wb_f; // @[el2_ifu_bp_ctl.scala 135:59] + wire _T_19 = io_exu_bp_exu_i0_br_index_r == btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 119:72] + wire branch_error_collision_f = dec_tlu_error_wb & _T_19; // @[el2_ifu_bp_ctl.scala 119:51] + wire branch_error_bank_conflict_f = branch_error_collision_f & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 123:63] + wire _T_48 = dec_tlu_way_wb_f & branch_error_bank_conflict_f; // @[el2_ifu_bp_ctl.scala 145:44] + wire _T_49 = ~_T_48; // @[el2_ifu_bp_ctl.scala 145:25] + wire _T_50 = _T_47 & _T_49; // @[el2_ifu_bp_ctl.scala 144:117] + wire _T_51 = _T_50 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 145:76] + wire tag_match_way0_f = _T_51 & _T; // @[el2_ifu_bp_ctl.scala 145:97] + wire _T_82 = btb_bank0_rd_data_way0_f[3] ^ btb_bank0_rd_data_way0_f[4]; // @[el2_ifu_bp_ctl.scala 159:91] + wire _T_83 = tag_match_way0_f & _T_82; // @[el2_ifu_bp_ctl.scala 159:56] + wire _T_87 = ~_T_82; // @[el2_ifu_bp_ctl.scala 160:58] + wire _T_88 = tag_match_way0_f & _T_87; // @[el2_ifu_bp_ctl.scala 160:56] + wire [1:0] tag_match_way0_expanded_f = {_T_83,_T_88}; // @[Cat.scala 29:58] + wire [21:0] _T_127 = tag_match_way0_expanded_f[1] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_0; // @[el2_lib.scala 514:16] - wire [21:0] _T_3647 = _T_2111 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_3648 = _T_2112 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_1; // @[el2_lib.scala 514:16] - wire [21:0] _T_3648 = _T_2113 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_3903 = _T_3647 | _T_3648; // @[Mux.scala 27:72] + wire [21:0] _T_3649 = _T_2114 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_3904 = _T_3648 | _T_3649; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_2; // @[el2_lib.scala 514:16] - wire [21:0] _T_3649 = _T_2115 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_3904 = _T_3903 | _T_3649; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_3; // @[el2_lib.scala 514:16] - wire [21:0] _T_3650 = _T_2117 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_3650 = _T_2116 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3905 = _T_3904 | _T_3650; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_4; // @[el2_lib.scala 514:16] - wire [21:0] _T_3651 = _T_2119 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_3; // @[el2_lib.scala 514:16] + wire [21:0] _T_3651 = _T_2118 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3906 = _T_3905 | _T_3651; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_5; // @[el2_lib.scala 514:16] - wire [21:0] _T_3652 = _T_2121 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_4; // @[el2_lib.scala 514:16] + wire [21:0] _T_3652 = _T_2120 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3907 = _T_3906 | _T_3652; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_6; // @[el2_lib.scala 514:16] - wire [21:0] _T_3653 = _T_2123 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_5; // @[el2_lib.scala 514:16] + wire [21:0] _T_3653 = _T_2122 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3908 = _T_3907 | _T_3653; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_7; // @[el2_lib.scala 514:16] - wire [21:0] _T_3654 = _T_2125 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_6; // @[el2_lib.scala 514:16] + wire [21:0] _T_3654 = _T_2124 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3909 = _T_3908 | _T_3654; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_8; // @[el2_lib.scala 514:16] - wire [21:0] _T_3655 = _T_2127 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_7; // @[el2_lib.scala 514:16] + wire [21:0] _T_3655 = _T_2126 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3910 = _T_3909 | _T_3655; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_9; // @[el2_lib.scala 514:16] - wire [21:0] _T_3656 = _T_2129 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_8; // @[el2_lib.scala 514:16] + wire [21:0] _T_3656 = _T_2128 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3911 = _T_3910 | _T_3656; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_10; // @[el2_lib.scala 514:16] - wire [21:0] _T_3657 = _T_2131 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_9; // @[el2_lib.scala 514:16] + wire [21:0] _T_3657 = _T_2130 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3912 = _T_3911 | _T_3657; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_11; // @[el2_lib.scala 514:16] - wire [21:0] _T_3658 = _T_2133 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_10; // @[el2_lib.scala 514:16] + wire [21:0] _T_3658 = _T_2132 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3913 = _T_3912 | _T_3658; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_12; // @[el2_lib.scala 514:16] - wire [21:0] _T_3659 = _T_2135 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_11; // @[el2_lib.scala 514:16] + wire [21:0] _T_3659 = _T_2134 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3914 = _T_3913 | _T_3659; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_13; // @[el2_lib.scala 514:16] - wire [21:0] _T_3660 = _T_2137 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_12; // @[el2_lib.scala 514:16] + wire [21:0] _T_3660 = _T_2136 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3915 = _T_3914 | _T_3660; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_14; // @[el2_lib.scala 514:16] - wire [21:0] _T_3661 = _T_2139 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_13; // @[el2_lib.scala 514:16] + wire [21:0] _T_3661 = _T_2138 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3916 = _T_3915 | _T_3661; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_15; // @[el2_lib.scala 514:16] - wire [21:0] _T_3662 = _T_2141 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_14; // @[el2_lib.scala 514:16] + wire [21:0] _T_3662 = _T_2140 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3917 = _T_3916 | _T_3662; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_16; // @[el2_lib.scala 514:16] - wire [21:0] _T_3663 = _T_2143 ? btb_bank0_rd_data_way1_out_16 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_15; // @[el2_lib.scala 514:16] + wire [21:0] _T_3663 = _T_2142 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3918 = _T_3917 | _T_3663; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_17; // @[el2_lib.scala 514:16] - wire [21:0] _T_3664 = _T_2145 ? btb_bank0_rd_data_way1_out_17 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_16; // @[el2_lib.scala 514:16] + wire [21:0] _T_3664 = _T_2144 ? btb_bank0_rd_data_way1_out_16 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3919 = _T_3918 | _T_3664; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_18; // @[el2_lib.scala 514:16] - wire [21:0] _T_3665 = _T_2147 ? btb_bank0_rd_data_way1_out_18 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_17; // @[el2_lib.scala 514:16] + wire [21:0] _T_3665 = _T_2146 ? btb_bank0_rd_data_way1_out_17 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3920 = _T_3919 | _T_3665; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_19; // @[el2_lib.scala 514:16] - wire [21:0] _T_3666 = _T_2149 ? btb_bank0_rd_data_way1_out_19 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_18; // @[el2_lib.scala 514:16] + wire [21:0] _T_3666 = _T_2148 ? btb_bank0_rd_data_way1_out_18 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3921 = _T_3920 | _T_3666; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_20; // @[el2_lib.scala 514:16] - wire [21:0] _T_3667 = _T_2151 ? btb_bank0_rd_data_way1_out_20 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_19; // @[el2_lib.scala 514:16] + wire [21:0] _T_3667 = _T_2150 ? btb_bank0_rd_data_way1_out_19 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3922 = _T_3921 | _T_3667; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_21; // @[el2_lib.scala 514:16] - wire [21:0] _T_3668 = _T_2153 ? btb_bank0_rd_data_way1_out_21 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_20; // @[el2_lib.scala 514:16] + wire [21:0] _T_3668 = _T_2152 ? btb_bank0_rd_data_way1_out_20 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3923 = _T_3922 | _T_3668; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_22; // @[el2_lib.scala 514:16] - wire [21:0] _T_3669 = _T_2155 ? btb_bank0_rd_data_way1_out_22 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_21; // @[el2_lib.scala 514:16] + wire [21:0] _T_3669 = _T_2154 ? btb_bank0_rd_data_way1_out_21 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3924 = _T_3923 | _T_3669; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_23; // @[el2_lib.scala 514:16] - wire [21:0] _T_3670 = _T_2157 ? btb_bank0_rd_data_way1_out_23 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_22; // @[el2_lib.scala 514:16] + wire [21:0] _T_3670 = _T_2156 ? btb_bank0_rd_data_way1_out_22 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3925 = _T_3924 | _T_3670; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_24; // @[el2_lib.scala 514:16] - wire [21:0] _T_3671 = _T_2159 ? btb_bank0_rd_data_way1_out_24 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_23; // @[el2_lib.scala 514:16] + wire [21:0] _T_3671 = _T_2158 ? btb_bank0_rd_data_way1_out_23 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3926 = _T_3925 | _T_3671; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_25; // @[el2_lib.scala 514:16] - wire [21:0] _T_3672 = _T_2161 ? btb_bank0_rd_data_way1_out_25 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_24; // @[el2_lib.scala 514:16] + wire [21:0] _T_3672 = _T_2160 ? btb_bank0_rd_data_way1_out_24 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3927 = _T_3926 | _T_3672; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_26; // @[el2_lib.scala 514:16] - wire [21:0] _T_3673 = _T_2163 ? btb_bank0_rd_data_way1_out_26 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_25; // @[el2_lib.scala 514:16] + wire [21:0] _T_3673 = _T_2162 ? btb_bank0_rd_data_way1_out_25 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3928 = _T_3927 | _T_3673; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_27; // @[el2_lib.scala 514:16] - wire [21:0] _T_3674 = _T_2165 ? btb_bank0_rd_data_way1_out_27 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_26; // @[el2_lib.scala 514:16] + wire [21:0] _T_3674 = _T_2164 ? btb_bank0_rd_data_way1_out_26 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3929 = _T_3928 | _T_3674; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_28; // @[el2_lib.scala 514:16] - wire [21:0] _T_3675 = _T_2167 ? btb_bank0_rd_data_way1_out_28 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_27; // @[el2_lib.scala 514:16] + wire [21:0] _T_3675 = _T_2166 ? btb_bank0_rd_data_way1_out_27 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3930 = _T_3929 | _T_3675; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_29; // @[el2_lib.scala 514:16] - wire [21:0] _T_3676 = _T_2169 ? btb_bank0_rd_data_way1_out_29 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_28; // @[el2_lib.scala 514:16] + wire [21:0] _T_3676 = _T_2168 ? btb_bank0_rd_data_way1_out_28 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3931 = _T_3930 | _T_3676; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_30; // @[el2_lib.scala 514:16] - wire [21:0] _T_3677 = _T_2171 ? btb_bank0_rd_data_way1_out_30 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_29; // @[el2_lib.scala 514:16] + wire [21:0] _T_3677 = _T_2170 ? btb_bank0_rd_data_way1_out_29 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3932 = _T_3931 | _T_3677; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_31; // @[el2_lib.scala 514:16] - wire [21:0] _T_3678 = _T_2173 ? btb_bank0_rd_data_way1_out_31 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_30; // @[el2_lib.scala 514:16] + wire [21:0] _T_3678 = _T_2172 ? btb_bank0_rd_data_way1_out_30 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3933 = _T_3932 | _T_3678; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_32; // @[el2_lib.scala 514:16] - wire [21:0] _T_3679 = _T_2175 ? btb_bank0_rd_data_way1_out_32 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_31; // @[el2_lib.scala 514:16] + wire [21:0] _T_3679 = _T_2174 ? btb_bank0_rd_data_way1_out_31 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3934 = _T_3933 | _T_3679; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_33; // @[el2_lib.scala 514:16] - wire [21:0] _T_3680 = _T_2177 ? btb_bank0_rd_data_way1_out_33 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_32; // @[el2_lib.scala 514:16] + wire [21:0] _T_3680 = _T_2176 ? btb_bank0_rd_data_way1_out_32 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3935 = _T_3934 | _T_3680; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_34; // @[el2_lib.scala 514:16] - wire [21:0] _T_3681 = _T_2179 ? btb_bank0_rd_data_way1_out_34 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_33; // @[el2_lib.scala 514:16] + wire [21:0] _T_3681 = _T_2178 ? btb_bank0_rd_data_way1_out_33 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3936 = _T_3935 | _T_3681; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_35; // @[el2_lib.scala 514:16] - wire [21:0] _T_3682 = _T_2181 ? btb_bank0_rd_data_way1_out_35 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_34; // @[el2_lib.scala 514:16] + wire [21:0] _T_3682 = _T_2180 ? btb_bank0_rd_data_way1_out_34 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3937 = _T_3936 | _T_3682; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_36; // @[el2_lib.scala 514:16] - wire [21:0] _T_3683 = _T_2183 ? btb_bank0_rd_data_way1_out_36 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_35; // @[el2_lib.scala 514:16] + wire [21:0] _T_3683 = _T_2182 ? btb_bank0_rd_data_way1_out_35 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3938 = _T_3937 | _T_3683; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_37; // @[el2_lib.scala 514:16] - wire [21:0] _T_3684 = _T_2185 ? btb_bank0_rd_data_way1_out_37 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_36; // @[el2_lib.scala 514:16] + wire [21:0] _T_3684 = _T_2184 ? btb_bank0_rd_data_way1_out_36 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3939 = _T_3938 | _T_3684; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_38; // @[el2_lib.scala 514:16] - wire [21:0] _T_3685 = _T_2187 ? btb_bank0_rd_data_way1_out_38 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_37; // @[el2_lib.scala 514:16] + wire [21:0] _T_3685 = _T_2186 ? btb_bank0_rd_data_way1_out_37 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3940 = _T_3939 | _T_3685; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_39; // @[el2_lib.scala 514:16] - wire [21:0] _T_3686 = _T_2189 ? btb_bank0_rd_data_way1_out_39 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_38; // @[el2_lib.scala 514:16] + wire [21:0] _T_3686 = _T_2188 ? btb_bank0_rd_data_way1_out_38 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3941 = _T_3940 | _T_3686; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_40; // @[el2_lib.scala 514:16] - wire [21:0] _T_3687 = _T_2191 ? btb_bank0_rd_data_way1_out_40 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_39; // @[el2_lib.scala 514:16] + wire [21:0] _T_3687 = _T_2190 ? btb_bank0_rd_data_way1_out_39 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3942 = _T_3941 | _T_3687; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_41; // @[el2_lib.scala 514:16] - wire [21:0] _T_3688 = _T_2193 ? btb_bank0_rd_data_way1_out_41 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_40; // @[el2_lib.scala 514:16] + wire [21:0] _T_3688 = _T_2192 ? btb_bank0_rd_data_way1_out_40 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3943 = _T_3942 | _T_3688; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_42; // @[el2_lib.scala 514:16] - wire [21:0] _T_3689 = _T_2195 ? btb_bank0_rd_data_way1_out_42 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_41; // @[el2_lib.scala 514:16] + wire [21:0] _T_3689 = _T_2194 ? btb_bank0_rd_data_way1_out_41 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3944 = _T_3943 | _T_3689; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_43; // @[el2_lib.scala 514:16] - wire [21:0] _T_3690 = _T_2197 ? btb_bank0_rd_data_way1_out_43 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_42; // @[el2_lib.scala 514:16] + wire [21:0] _T_3690 = _T_2196 ? btb_bank0_rd_data_way1_out_42 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3945 = _T_3944 | _T_3690; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_44; // @[el2_lib.scala 514:16] - wire [21:0] _T_3691 = _T_2199 ? btb_bank0_rd_data_way1_out_44 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_43; // @[el2_lib.scala 514:16] + wire [21:0] _T_3691 = _T_2198 ? btb_bank0_rd_data_way1_out_43 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3946 = _T_3945 | _T_3691; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_45; // @[el2_lib.scala 514:16] - wire [21:0] _T_3692 = _T_2201 ? btb_bank0_rd_data_way1_out_45 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_44; // @[el2_lib.scala 514:16] + wire [21:0] _T_3692 = _T_2200 ? btb_bank0_rd_data_way1_out_44 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3947 = _T_3946 | _T_3692; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_46; // @[el2_lib.scala 514:16] - wire [21:0] _T_3693 = _T_2203 ? btb_bank0_rd_data_way1_out_46 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_45; // @[el2_lib.scala 514:16] + wire [21:0] _T_3693 = _T_2202 ? btb_bank0_rd_data_way1_out_45 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3948 = _T_3947 | _T_3693; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_47; // @[el2_lib.scala 514:16] - wire [21:0] _T_3694 = _T_2205 ? btb_bank0_rd_data_way1_out_47 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_46; // @[el2_lib.scala 514:16] + wire [21:0] _T_3694 = _T_2204 ? btb_bank0_rd_data_way1_out_46 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3949 = _T_3948 | _T_3694; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_48; // @[el2_lib.scala 514:16] - wire [21:0] _T_3695 = _T_2207 ? btb_bank0_rd_data_way1_out_48 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_47; // @[el2_lib.scala 514:16] + wire [21:0] _T_3695 = _T_2206 ? btb_bank0_rd_data_way1_out_47 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3950 = _T_3949 | _T_3695; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_49; // @[el2_lib.scala 514:16] - wire [21:0] _T_3696 = _T_2209 ? btb_bank0_rd_data_way1_out_49 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_48; // @[el2_lib.scala 514:16] + wire [21:0] _T_3696 = _T_2208 ? btb_bank0_rd_data_way1_out_48 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3951 = _T_3950 | _T_3696; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_50; // @[el2_lib.scala 514:16] - wire [21:0] _T_3697 = _T_2211 ? btb_bank0_rd_data_way1_out_50 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_49; // @[el2_lib.scala 514:16] + wire [21:0] _T_3697 = _T_2210 ? btb_bank0_rd_data_way1_out_49 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3952 = _T_3951 | _T_3697; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_51; // @[el2_lib.scala 514:16] - wire [21:0] _T_3698 = _T_2213 ? btb_bank0_rd_data_way1_out_51 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_50; // @[el2_lib.scala 514:16] + wire [21:0] _T_3698 = _T_2212 ? btb_bank0_rd_data_way1_out_50 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3953 = _T_3952 | _T_3698; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_52; // @[el2_lib.scala 514:16] - wire [21:0] _T_3699 = _T_2215 ? btb_bank0_rd_data_way1_out_52 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_51; // @[el2_lib.scala 514:16] + wire [21:0] _T_3699 = _T_2214 ? btb_bank0_rd_data_way1_out_51 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3954 = _T_3953 | _T_3699; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_53; // @[el2_lib.scala 514:16] - wire [21:0] _T_3700 = _T_2217 ? btb_bank0_rd_data_way1_out_53 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_52; // @[el2_lib.scala 514:16] + wire [21:0] _T_3700 = _T_2216 ? btb_bank0_rd_data_way1_out_52 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3955 = _T_3954 | _T_3700; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_54; // @[el2_lib.scala 514:16] - wire [21:0] _T_3701 = _T_2219 ? btb_bank0_rd_data_way1_out_54 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_53; // @[el2_lib.scala 514:16] + wire [21:0] _T_3701 = _T_2218 ? btb_bank0_rd_data_way1_out_53 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3956 = _T_3955 | _T_3701; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_55; // @[el2_lib.scala 514:16] - wire [21:0] _T_3702 = _T_2221 ? btb_bank0_rd_data_way1_out_55 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_54; // @[el2_lib.scala 514:16] + wire [21:0] _T_3702 = _T_2220 ? btb_bank0_rd_data_way1_out_54 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3957 = _T_3956 | _T_3702; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_56; // @[el2_lib.scala 514:16] - wire [21:0] _T_3703 = _T_2223 ? btb_bank0_rd_data_way1_out_56 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_55; // @[el2_lib.scala 514:16] + wire [21:0] _T_3703 = _T_2222 ? btb_bank0_rd_data_way1_out_55 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3958 = _T_3957 | _T_3703; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_57; // @[el2_lib.scala 514:16] - wire [21:0] _T_3704 = _T_2225 ? btb_bank0_rd_data_way1_out_57 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_56; // @[el2_lib.scala 514:16] + wire [21:0] _T_3704 = _T_2224 ? btb_bank0_rd_data_way1_out_56 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3959 = _T_3958 | _T_3704; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_58; // @[el2_lib.scala 514:16] - wire [21:0] _T_3705 = _T_2227 ? btb_bank0_rd_data_way1_out_58 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_57; // @[el2_lib.scala 514:16] + wire [21:0] _T_3705 = _T_2226 ? btb_bank0_rd_data_way1_out_57 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3960 = _T_3959 | _T_3705; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_59; // @[el2_lib.scala 514:16] - wire [21:0] _T_3706 = _T_2229 ? btb_bank0_rd_data_way1_out_59 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_58; // @[el2_lib.scala 514:16] + wire [21:0] _T_3706 = _T_2228 ? btb_bank0_rd_data_way1_out_58 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3961 = _T_3960 | _T_3706; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_60; // @[el2_lib.scala 514:16] - wire [21:0] _T_3707 = _T_2231 ? btb_bank0_rd_data_way1_out_60 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_59; // @[el2_lib.scala 514:16] + wire [21:0] _T_3707 = _T_2230 ? btb_bank0_rd_data_way1_out_59 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3962 = _T_3961 | _T_3707; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_61; // @[el2_lib.scala 514:16] - wire [21:0] _T_3708 = _T_2233 ? btb_bank0_rd_data_way1_out_61 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_60; // @[el2_lib.scala 514:16] + wire [21:0] _T_3708 = _T_2232 ? btb_bank0_rd_data_way1_out_60 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3963 = _T_3962 | _T_3708; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_62; // @[el2_lib.scala 514:16] - wire [21:0] _T_3709 = _T_2235 ? btb_bank0_rd_data_way1_out_62 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_61; // @[el2_lib.scala 514:16] + wire [21:0] _T_3709 = _T_2234 ? btb_bank0_rd_data_way1_out_61 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3964 = _T_3963 | _T_3709; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_63; // @[el2_lib.scala 514:16] - wire [21:0] _T_3710 = _T_2237 ? btb_bank0_rd_data_way1_out_63 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_62; // @[el2_lib.scala 514:16] + wire [21:0] _T_3710 = _T_2236 ? btb_bank0_rd_data_way1_out_62 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3965 = _T_3964 | _T_3710; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_64; // @[el2_lib.scala 514:16] - wire [21:0] _T_3711 = _T_2239 ? btb_bank0_rd_data_way1_out_64 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_63; // @[el2_lib.scala 514:16] + wire [21:0] _T_3711 = _T_2238 ? btb_bank0_rd_data_way1_out_63 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3966 = _T_3965 | _T_3711; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_65; // @[el2_lib.scala 514:16] - wire [21:0] _T_3712 = _T_2241 ? btb_bank0_rd_data_way1_out_65 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_64; // @[el2_lib.scala 514:16] + wire [21:0] _T_3712 = _T_2240 ? btb_bank0_rd_data_way1_out_64 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3967 = _T_3966 | _T_3712; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_66; // @[el2_lib.scala 514:16] - wire [21:0] _T_3713 = _T_2243 ? btb_bank0_rd_data_way1_out_66 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_65; // @[el2_lib.scala 514:16] + wire [21:0] _T_3713 = _T_2242 ? btb_bank0_rd_data_way1_out_65 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3968 = _T_3967 | _T_3713; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_67; // @[el2_lib.scala 514:16] - wire [21:0] _T_3714 = _T_2245 ? btb_bank0_rd_data_way1_out_67 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_66; // @[el2_lib.scala 514:16] + wire [21:0] _T_3714 = _T_2244 ? btb_bank0_rd_data_way1_out_66 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3969 = _T_3968 | _T_3714; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_68; // @[el2_lib.scala 514:16] - wire [21:0] _T_3715 = _T_2247 ? btb_bank0_rd_data_way1_out_68 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_67; // @[el2_lib.scala 514:16] + wire [21:0] _T_3715 = _T_2246 ? btb_bank0_rd_data_way1_out_67 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3970 = _T_3969 | _T_3715; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_69; // @[el2_lib.scala 514:16] - wire [21:0] _T_3716 = _T_2249 ? btb_bank0_rd_data_way1_out_69 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_68; // @[el2_lib.scala 514:16] + wire [21:0] _T_3716 = _T_2248 ? btb_bank0_rd_data_way1_out_68 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3971 = _T_3970 | _T_3716; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_70; // @[el2_lib.scala 514:16] - wire [21:0] _T_3717 = _T_2251 ? btb_bank0_rd_data_way1_out_70 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_69; // @[el2_lib.scala 514:16] + wire [21:0] _T_3717 = _T_2250 ? btb_bank0_rd_data_way1_out_69 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3972 = _T_3971 | _T_3717; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_71; // @[el2_lib.scala 514:16] - wire [21:0] _T_3718 = _T_2253 ? btb_bank0_rd_data_way1_out_71 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_70; // @[el2_lib.scala 514:16] + wire [21:0] _T_3718 = _T_2252 ? btb_bank0_rd_data_way1_out_70 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3973 = _T_3972 | _T_3718; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_72; // @[el2_lib.scala 514:16] - wire [21:0] _T_3719 = _T_2255 ? btb_bank0_rd_data_way1_out_72 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_71; // @[el2_lib.scala 514:16] + wire [21:0] _T_3719 = _T_2254 ? btb_bank0_rd_data_way1_out_71 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3974 = _T_3973 | _T_3719; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_73; // @[el2_lib.scala 514:16] - wire [21:0] _T_3720 = _T_2257 ? btb_bank0_rd_data_way1_out_73 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_72; // @[el2_lib.scala 514:16] + wire [21:0] _T_3720 = _T_2256 ? btb_bank0_rd_data_way1_out_72 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3975 = _T_3974 | _T_3720; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_74; // @[el2_lib.scala 514:16] - wire [21:0] _T_3721 = _T_2259 ? btb_bank0_rd_data_way1_out_74 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_73; // @[el2_lib.scala 514:16] + wire [21:0] _T_3721 = _T_2258 ? btb_bank0_rd_data_way1_out_73 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3976 = _T_3975 | _T_3721; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_75; // @[el2_lib.scala 514:16] - wire [21:0] _T_3722 = _T_2261 ? btb_bank0_rd_data_way1_out_75 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_74; // @[el2_lib.scala 514:16] + wire [21:0] _T_3722 = _T_2260 ? btb_bank0_rd_data_way1_out_74 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3977 = _T_3976 | _T_3722; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_76; // @[el2_lib.scala 514:16] - wire [21:0] _T_3723 = _T_2263 ? btb_bank0_rd_data_way1_out_76 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_75; // @[el2_lib.scala 514:16] + wire [21:0] _T_3723 = _T_2262 ? btb_bank0_rd_data_way1_out_75 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3978 = _T_3977 | _T_3723; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_77; // @[el2_lib.scala 514:16] - wire [21:0] _T_3724 = _T_2265 ? btb_bank0_rd_data_way1_out_77 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_76; // @[el2_lib.scala 514:16] + wire [21:0] _T_3724 = _T_2264 ? btb_bank0_rd_data_way1_out_76 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3979 = _T_3978 | _T_3724; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_78; // @[el2_lib.scala 514:16] - wire [21:0] _T_3725 = _T_2267 ? btb_bank0_rd_data_way1_out_78 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_77; // @[el2_lib.scala 514:16] + wire [21:0] _T_3725 = _T_2266 ? btb_bank0_rd_data_way1_out_77 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3980 = _T_3979 | _T_3725; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_79; // @[el2_lib.scala 514:16] - wire [21:0] _T_3726 = _T_2269 ? btb_bank0_rd_data_way1_out_79 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_78; // @[el2_lib.scala 514:16] + wire [21:0] _T_3726 = _T_2268 ? btb_bank0_rd_data_way1_out_78 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3981 = _T_3980 | _T_3726; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_80; // @[el2_lib.scala 514:16] - wire [21:0] _T_3727 = _T_2271 ? btb_bank0_rd_data_way1_out_80 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_79; // @[el2_lib.scala 514:16] + wire [21:0] _T_3727 = _T_2270 ? btb_bank0_rd_data_way1_out_79 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3982 = _T_3981 | _T_3727; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_81; // @[el2_lib.scala 514:16] - wire [21:0] _T_3728 = _T_2273 ? btb_bank0_rd_data_way1_out_81 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_80; // @[el2_lib.scala 514:16] + wire [21:0] _T_3728 = _T_2272 ? btb_bank0_rd_data_way1_out_80 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3983 = _T_3982 | _T_3728; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_82; // @[el2_lib.scala 514:16] - wire [21:0] _T_3729 = _T_2275 ? btb_bank0_rd_data_way1_out_82 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_81; // @[el2_lib.scala 514:16] + wire [21:0] _T_3729 = _T_2274 ? btb_bank0_rd_data_way1_out_81 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3984 = _T_3983 | _T_3729; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_83; // @[el2_lib.scala 514:16] - wire [21:0] _T_3730 = _T_2277 ? btb_bank0_rd_data_way1_out_83 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_82; // @[el2_lib.scala 514:16] + wire [21:0] _T_3730 = _T_2276 ? btb_bank0_rd_data_way1_out_82 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3985 = _T_3984 | _T_3730; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_84; // @[el2_lib.scala 514:16] - wire [21:0] _T_3731 = _T_2279 ? btb_bank0_rd_data_way1_out_84 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_83; // @[el2_lib.scala 514:16] + wire [21:0] _T_3731 = _T_2278 ? btb_bank0_rd_data_way1_out_83 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3986 = _T_3985 | _T_3731; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_85; // @[el2_lib.scala 514:16] - wire [21:0] _T_3732 = _T_2281 ? btb_bank0_rd_data_way1_out_85 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_84; // @[el2_lib.scala 514:16] + wire [21:0] _T_3732 = _T_2280 ? btb_bank0_rd_data_way1_out_84 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3987 = _T_3986 | _T_3732; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_86; // @[el2_lib.scala 514:16] - wire [21:0] _T_3733 = _T_2283 ? btb_bank0_rd_data_way1_out_86 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_85; // @[el2_lib.scala 514:16] + wire [21:0] _T_3733 = _T_2282 ? btb_bank0_rd_data_way1_out_85 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3988 = _T_3987 | _T_3733; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_87; // @[el2_lib.scala 514:16] - wire [21:0] _T_3734 = _T_2285 ? btb_bank0_rd_data_way1_out_87 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_86; // @[el2_lib.scala 514:16] + wire [21:0] _T_3734 = _T_2284 ? btb_bank0_rd_data_way1_out_86 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3989 = _T_3988 | _T_3734; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_88; // @[el2_lib.scala 514:16] - wire [21:0] _T_3735 = _T_2287 ? btb_bank0_rd_data_way1_out_88 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_87; // @[el2_lib.scala 514:16] + wire [21:0] _T_3735 = _T_2286 ? btb_bank0_rd_data_way1_out_87 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3990 = _T_3989 | _T_3735; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_89; // @[el2_lib.scala 514:16] - wire [21:0] _T_3736 = _T_2289 ? btb_bank0_rd_data_way1_out_89 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_88; // @[el2_lib.scala 514:16] + wire [21:0] _T_3736 = _T_2288 ? btb_bank0_rd_data_way1_out_88 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3991 = _T_3990 | _T_3736; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_90; // @[el2_lib.scala 514:16] - wire [21:0] _T_3737 = _T_2291 ? btb_bank0_rd_data_way1_out_90 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_89; // @[el2_lib.scala 514:16] + wire [21:0] _T_3737 = _T_2290 ? btb_bank0_rd_data_way1_out_89 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3992 = _T_3991 | _T_3737; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_91; // @[el2_lib.scala 514:16] - wire [21:0] _T_3738 = _T_2293 ? btb_bank0_rd_data_way1_out_91 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_90; // @[el2_lib.scala 514:16] + wire [21:0] _T_3738 = _T_2292 ? btb_bank0_rd_data_way1_out_90 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3993 = _T_3992 | _T_3738; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_92; // @[el2_lib.scala 514:16] - wire [21:0] _T_3739 = _T_2295 ? btb_bank0_rd_data_way1_out_92 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_91; // @[el2_lib.scala 514:16] + wire [21:0] _T_3739 = _T_2294 ? btb_bank0_rd_data_way1_out_91 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3994 = _T_3993 | _T_3739; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_93; // @[el2_lib.scala 514:16] - wire [21:0] _T_3740 = _T_2297 ? btb_bank0_rd_data_way1_out_93 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_92; // @[el2_lib.scala 514:16] + wire [21:0] _T_3740 = _T_2296 ? btb_bank0_rd_data_way1_out_92 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3995 = _T_3994 | _T_3740; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_94; // @[el2_lib.scala 514:16] - wire [21:0] _T_3741 = _T_2299 ? btb_bank0_rd_data_way1_out_94 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_93; // @[el2_lib.scala 514:16] + wire [21:0] _T_3741 = _T_2298 ? btb_bank0_rd_data_way1_out_93 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3996 = _T_3995 | _T_3741; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_95; // @[el2_lib.scala 514:16] - wire [21:0] _T_3742 = _T_2301 ? btb_bank0_rd_data_way1_out_95 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_94; // @[el2_lib.scala 514:16] + wire [21:0] _T_3742 = _T_2300 ? btb_bank0_rd_data_way1_out_94 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3997 = _T_3996 | _T_3742; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_96; // @[el2_lib.scala 514:16] - wire [21:0] _T_3743 = _T_2303 ? btb_bank0_rd_data_way1_out_96 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_95; // @[el2_lib.scala 514:16] + wire [21:0] _T_3743 = _T_2302 ? btb_bank0_rd_data_way1_out_95 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3998 = _T_3997 | _T_3743; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_97; // @[el2_lib.scala 514:16] - wire [21:0] _T_3744 = _T_2305 ? btb_bank0_rd_data_way1_out_97 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_96; // @[el2_lib.scala 514:16] + wire [21:0] _T_3744 = _T_2304 ? btb_bank0_rd_data_way1_out_96 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_3999 = _T_3998 | _T_3744; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_98; // @[el2_lib.scala 514:16] - wire [21:0] _T_3745 = _T_2307 ? btb_bank0_rd_data_way1_out_98 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_97; // @[el2_lib.scala 514:16] + wire [21:0] _T_3745 = _T_2306 ? btb_bank0_rd_data_way1_out_97 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4000 = _T_3999 | _T_3745; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_99; // @[el2_lib.scala 514:16] - wire [21:0] _T_3746 = _T_2309 ? btb_bank0_rd_data_way1_out_99 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_98; // @[el2_lib.scala 514:16] + wire [21:0] _T_3746 = _T_2308 ? btb_bank0_rd_data_way1_out_98 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4001 = _T_4000 | _T_3746; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_100; // @[el2_lib.scala 514:16] - wire [21:0] _T_3747 = _T_2311 ? btb_bank0_rd_data_way1_out_100 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_99; // @[el2_lib.scala 514:16] + wire [21:0] _T_3747 = _T_2310 ? btb_bank0_rd_data_way1_out_99 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4002 = _T_4001 | _T_3747; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_101; // @[el2_lib.scala 514:16] - wire [21:0] _T_3748 = _T_2313 ? btb_bank0_rd_data_way1_out_101 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_100; // @[el2_lib.scala 514:16] + wire [21:0] _T_3748 = _T_2312 ? btb_bank0_rd_data_way1_out_100 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4003 = _T_4002 | _T_3748; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_102; // @[el2_lib.scala 514:16] - wire [21:0] _T_3749 = _T_2315 ? btb_bank0_rd_data_way1_out_102 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_101; // @[el2_lib.scala 514:16] + wire [21:0] _T_3749 = _T_2314 ? btb_bank0_rd_data_way1_out_101 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4004 = _T_4003 | _T_3749; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_103; // @[el2_lib.scala 514:16] - wire [21:0] _T_3750 = _T_2317 ? btb_bank0_rd_data_way1_out_103 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_102; // @[el2_lib.scala 514:16] + wire [21:0] _T_3750 = _T_2316 ? btb_bank0_rd_data_way1_out_102 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4005 = _T_4004 | _T_3750; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_104; // @[el2_lib.scala 514:16] - wire [21:0] _T_3751 = _T_2319 ? btb_bank0_rd_data_way1_out_104 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_103; // @[el2_lib.scala 514:16] + wire [21:0] _T_3751 = _T_2318 ? btb_bank0_rd_data_way1_out_103 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4006 = _T_4005 | _T_3751; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_105; // @[el2_lib.scala 514:16] - wire [21:0] _T_3752 = _T_2321 ? btb_bank0_rd_data_way1_out_105 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_104; // @[el2_lib.scala 514:16] + wire [21:0] _T_3752 = _T_2320 ? btb_bank0_rd_data_way1_out_104 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4007 = _T_4006 | _T_3752; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_106; // @[el2_lib.scala 514:16] - wire [21:0] _T_3753 = _T_2323 ? btb_bank0_rd_data_way1_out_106 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_105; // @[el2_lib.scala 514:16] + wire [21:0] _T_3753 = _T_2322 ? btb_bank0_rd_data_way1_out_105 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4008 = _T_4007 | _T_3753; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_107; // @[el2_lib.scala 514:16] - wire [21:0] _T_3754 = _T_2325 ? btb_bank0_rd_data_way1_out_107 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_106; // @[el2_lib.scala 514:16] + wire [21:0] _T_3754 = _T_2324 ? btb_bank0_rd_data_way1_out_106 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4009 = _T_4008 | _T_3754; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_108; // @[el2_lib.scala 514:16] - wire [21:0] _T_3755 = _T_2327 ? btb_bank0_rd_data_way1_out_108 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_107; // @[el2_lib.scala 514:16] + wire [21:0] _T_3755 = _T_2326 ? btb_bank0_rd_data_way1_out_107 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4010 = _T_4009 | _T_3755; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_109; // @[el2_lib.scala 514:16] - wire [21:0] _T_3756 = _T_2329 ? btb_bank0_rd_data_way1_out_109 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_108; // @[el2_lib.scala 514:16] + wire [21:0] _T_3756 = _T_2328 ? btb_bank0_rd_data_way1_out_108 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4011 = _T_4010 | _T_3756; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_110; // @[el2_lib.scala 514:16] - wire [21:0] _T_3757 = _T_2331 ? btb_bank0_rd_data_way1_out_110 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_109; // @[el2_lib.scala 514:16] + wire [21:0] _T_3757 = _T_2330 ? btb_bank0_rd_data_way1_out_109 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4012 = _T_4011 | _T_3757; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_111; // @[el2_lib.scala 514:16] - wire [21:0] _T_3758 = _T_2333 ? btb_bank0_rd_data_way1_out_111 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_110; // @[el2_lib.scala 514:16] + wire [21:0] _T_3758 = _T_2332 ? btb_bank0_rd_data_way1_out_110 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4013 = _T_4012 | _T_3758; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_112; // @[el2_lib.scala 514:16] - wire [21:0] _T_3759 = _T_2335 ? btb_bank0_rd_data_way1_out_112 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_111; // @[el2_lib.scala 514:16] + wire [21:0] _T_3759 = _T_2334 ? btb_bank0_rd_data_way1_out_111 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4014 = _T_4013 | _T_3759; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_113; // @[el2_lib.scala 514:16] - wire [21:0] _T_3760 = _T_2337 ? btb_bank0_rd_data_way1_out_113 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_112; // @[el2_lib.scala 514:16] + wire [21:0] _T_3760 = _T_2336 ? btb_bank0_rd_data_way1_out_112 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4015 = _T_4014 | _T_3760; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_114; // @[el2_lib.scala 514:16] - wire [21:0] _T_3761 = _T_2339 ? btb_bank0_rd_data_way1_out_114 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_113; // @[el2_lib.scala 514:16] + wire [21:0] _T_3761 = _T_2338 ? btb_bank0_rd_data_way1_out_113 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4016 = _T_4015 | _T_3761; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_115; // @[el2_lib.scala 514:16] - wire [21:0] _T_3762 = _T_2341 ? btb_bank0_rd_data_way1_out_115 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_114; // @[el2_lib.scala 514:16] + wire [21:0] _T_3762 = _T_2340 ? btb_bank0_rd_data_way1_out_114 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4017 = _T_4016 | _T_3762; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_116; // @[el2_lib.scala 514:16] - wire [21:0] _T_3763 = _T_2343 ? btb_bank0_rd_data_way1_out_116 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_115; // @[el2_lib.scala 514:16] + wire [21:0] _T_3763 = _T_2342 ? btb_bank0_rd_data_way1_out_115 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4018 = _T_4017 | _T_3763; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_117; // @[el2_lib.scala 514:16] - wire [21:0] _T_3764 = _T_2345 ? btb_bank0_rd_data_way1_out_117 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_116; // @[el2_lib.scala 514:16] + wire [21:0] _T_3764 = _T_2344 ? btb_bank0_rd_data_way1_out_116 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4019 = _T_4018 | _T_3764; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_118; // @[el2_lib.scala 514:16] - wire [21:0] _T_3765 = _T_2347 ? btb_bank0_rd_data_way1_out_118 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_117; // @[el2_lib.scala 514:16] + wire [21:0] _T_3765 = _T_2346 ? btb_bank0_rd_data_way1_out_117 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4020 = _T_4019 | _T_3765; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_119; // @[el2_lib.scala 514:16] - wire [21:0] _T_3766 = _T_2349 ? btb_bank0_rd_data_way1_out_119 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_118; // @[el2_lib.scala 514:16] + wire [21:0] _T_3766 = _T_2348 ? btb_bank0_rd_data_way1_out_118 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4021 = _T_4020 | _T_3766; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_120; // @[el2_lib.scala 514:16] - wire [21:0] _T_3767 = _T_2351 ? btb_bank0_rd_data_way1_out_120 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_119; // @[el2_lib.scala 514:16] + wire [21:0] _T_3767 = _T_2350 ? btb_bank0_rd_data_way1_out_119 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4022 = _T_4021 | _T_3767; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_121; // @[el2_lib.scala 514:16] - wire [21:0] _T_3768 = _T_2353 ? btb_bank0_rd_data_way1_out_121 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_120; // @[el2_lib.scala 514:16] + wire [21:0] _T_3768 = _T_2352 ? btb_bank0_rd_data_way1_out_120 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4023 = _T_4022 | _T_3768; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_122; // @[el2_lib.scala 514:16] - wire [21:0] _T_3769 = _T_2355 ? btb_bank0_rd_data_way1_out_122 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_121; // @[el2_lib.scala 514:16] + wire [21:0] _T_3769 = _T_2354 ? btb_bank0_rd_data_way1_out_121 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4024 = _T_4023 | _T_3769; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_123; // @[el2_lib.scala 514:16] - wire [21:0] _T_3770 = _T_2357 ? btb_bank0_rd_data_way1_out_123 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_122; // @[el2_lib.scala 514:16] + wire [21:0] _T_3770 = _T_2356 ? btb_bank0_rd_data_way1_out_122 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4025 = _T_4024 | _T_3770; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_124; // @[el2_lib.scala 514:16] - wire [21:0] _T_3771 = _T_2359 ? btb_bank0_rd_data_way1_out_124 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_123; // @[el2_lib.scala 514:16] + wire [21:0] _T_3771 = _T_2358 ? btb_bank0_rd_data_way1_out_123 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4026 = _T_4025 | _T_3771; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_125; // @[el2_lib.scala 514:16] - wire [21:0] _T_3772 = _T_2361 ? btb_bank0_rd_data_way1_out_125 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_124; // @[el2_lib.scala 514:16] + wire [21:0] _T_3772 = _T_2360 ? btb_bank0_rd_data_way1_out_124 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4027 = _T_4026 | _T_3772; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_126; // @[el2_lib.scala 514:16] - wire [21:0] _T_3773 = _T_2363 ? btb_bank0_rd_data_way1_out_126 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_125; // @[el2_lib.scala 514:16] + wire [21:0] _T_3773 = _T_2362 ? btb_bank0_rd_data_way1_out_125 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4028 = _T_4027 | _T_3773; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_127; // @[el2_lib.scala 514:16] - wire [21:0] _T_3774 = _T_2365 ? btb_bank0_rd_data_way1_out_127 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_126; // @[el2_lib.scala 514:16] + wire [21:0] _T_3774 = _T_2364 ? btb_bank0_rd_data_way1_out_126 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4029 = _T_4028 | _T_3774; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_128; // @[el2_lib.scala 514:16] - wire [21:0] _T_3775 = _T_2367 ? btb_bank0_rd_data_way1_out_128 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_127; // @[el2_lib.scala 514:16] + wire [21:0] _T_3775 = _T_2366 ? btb_bank0_rd_data_way1_out_127 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4030 = _T_4029 | _T_3775; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_129; // @[el2_lib.scala 514:16] - wire [21:0] _T_3776 = _T_2369 ? btb_bank0_rd_data_way1_out_129 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_128; // @[el2_lib.scala 514:16] + wire [21:0] _T_3776 = _T_2368 ? btb_bank0_rd_data_way1_out_128 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4031 = _T_4030 | _T_3776; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_130; // @[el2_lib.scala 514:16] - wire [21:0] _T_3777 = _T_2371 ? btb_bank0_rd_data_way1_out_130 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_129; // @[el2_lib.scala 514:16] + wire [21:0] _T_3777 = _T_2370 ? btb_bank0_rd_data_way1_out_129 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4032 = _T_4031 | _T_3777; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_131; // @[el2_lib.scala 514:16] - wire [21:0] _T_3778 = _T_2373 ? btb_bank0_rd_data_way1_out_131 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_130; // @[el2_lib.scala 514:16] + wire [21:0] _T_3778 = _T_2372 ? btb_bank0_rd_data_way1_out_130 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4033 = _T_4032 | _T_3778; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_132; // @[el2_lib.scala 514:16] - wire [21:0] _T_3779 = _T_2375 ? btb_bank0_rd_data_way1_out_132 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_131; // @[el2_lib.scala 514:16] + wire [21:0] _T_3779 = _T_2374 ? btb_bank0_rd_data_way1_out_131 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4034 = _T_4033 | _T_3779; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_133; // @[el2_lib.scala 514:16] - wire [21:0] _T_3780 = _T_2377 ? btb_bank0_rd_data_way1_out_133 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_132; // @[el2_lib.scala 514:16] + wire [21:0] _T_3780 = _T_2376 ? btb_bank0_rd_data_way1_out_132 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4035 = _T_4034 | _T_3780; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_134; // @[el2_lib.scala 514:16] - wire [21:0] _T_3781 = _T_2379 ? btb_bank0_rd_data_way1_out_134 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_133; // @[el2_lib.scala 514:16] + wire [21:0] _T_3781 = _T_2378 ? btb_bank0_rd_data_way1_out_133 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4036 = _T_4035 | _T_3781; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_135; // @[el2_lib.scala 514:16] - wire [21:0] _T_3782 = _T_2381 ? btb_bank0_rd_data_way1_out_135 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_134; // @[el2_lib.scala 514:16] + wire [21:0] _T_3782 = _T_2380 ? btb_bank0_rd_data_way1_out_134 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4037 = _T_4036 | _T_3782; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_136; // @[el2_lib.scala 514:16] - wire [21:0] _T_3783 = _T_2383 ? btb_bank0_rd_data_way1_out_136 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_135; // @[el2_lib.scala 514:16] + wire [21:0] _T_3783 = _T_2382 ? btb_bank0_rd_data_way1_out_135 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4038 = _T_4037 | _T_3783; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_137; // @[el2_lib.scala 514:16] - wire [21:0] _T_3784 = _T_2385 ? btb_bank0_rd_data_way1_out_137 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_136; // @[el2_lib.scala 514:16] + wire [21:0] _T_3784 = _T_2384 ? btb_bank0_rd_data_way1_out_136 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4039 = _T_4038 | _T_3784; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_138; // @[el2_lib.scala 514:16] - wire [21:0] _T_3785 = _T_2387 ? btb_bank0_rd_data_way1_out_138 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_137; // @[el2_lib.scala 514:16] + wire [21:0] _T_3785 = _T_2386 ? btb_bank0_rd_data_way1_out_137 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4040 = _T_4039 | _T_3785; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_139; // @[el2_lib.scala 514:16] - wire [21:0] _T_3786 = _T_2389 ? btb_bank0_rd_data_way1_out_139 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_138; // @[el2_lib.scala 514:16] + wire [21:0] _T_3786 = _T_2388 ? btb_bank0_rd_data_way1_out_138 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4041 = _T_4040 | _T_3786; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_140; // @[el2_lib.scala 514:16] - wire [21:0] _T_3787 = _T_2391 ? btb_bank0_rd_data_way1_out_140 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_139; // @[el2_lib.scala 514:16] + wire [21:0] _T_3787 = _T_2390 ? btb_bank0_rd_data_way1_out_139 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4042 = _T_4041 | _T_3787; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_141; // @[el2_lib.scala 514:16] - wire [21:0] _T_3788 = _T_2393 ? btb_bank0_rd_data_way1_out_141 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_140; // @[el2_lib.scala 514:16] + wire [21:0] _T_3788 = _T_2392 ? btb_bank0_rd_data_way1_out_140 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4043 = _T_4042 | _T_3788; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_142; // @[el2_lib.scala 514:16] - wire [21:0] _T_3789 = _T_2395 ? btb_bank0_rd_data_way1_out_142 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_141; // @[el2_lib.scala 514:16] + wire [21:0] _T_3789 = _T_2394 ? btb_bank0_rd_data_way1_out_141 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4044 = _T_4043 | _T_3789; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_143; // @[el2_lib.scala 514:16] - wire [21:0] _T_3790 = _T_2397 ? btb_bank0_rd_data_way1_out_143 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_142; // @[el2_lib.scala 514:16] + wire [21:0] _T_3790 = _T_2396 ? btb_bank0_rd_data_way1_out_142 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4045 = _T_4044 | _T_3790; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_144; // @[el2_lib.scala 514:16] - wire [21:0] _T_3791 = _T_2399 ? btb_bank0_rd_data_way1_out_144 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_143; // @[el2_lib.scala 514:16] + wire [21:0] _T_3791 = _T_2398 ? btb_bank0_rd_data_way1_out_143 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4046 = _T_4045 | _T_3791; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_145; // @[el2_lib.scala 514:16] - wire [21:0] _T_3792 = _T_2401 ? btb_bank0_rd_data_way1_out_145 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_144; // @[el2_lib.scala 514:16] + wire [21:0] _T_3792 = _T_2400 ? btb_bank0_rd_data_way1_out_144 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4047 = _T_4046 | _T_3792; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_146; // @[el2_lib.scala 514:16] - wire [21:0] _T_3793 = _T_2403 ? btb_bank0_rd_data_way1_out_146 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_145; // @[el2_lib.scala 514:16] + wire [21:0] _T_3793 = _T_2402 ? btb_bank0_rd_data_way1_out_145 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4048 = _T_4047 | _T_3793; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_147; // @[el2_lib.scala 514:16] - wire [21:0] _T_3794 = _T_2405 ? btb_bank0_rd_data_way1_out_147 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_146; // @[el2_lib.scala 514:16] + wire [21:0] _T_3794 = _T_2404 ? btb_bank0_rd_data_way1_out_146 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4049 = _T_4048 | _T_3794; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_148; // @[el2_lib.scala 514:16] - wire [21:0] _T_3795 = _T_2407 ? btb_bank0_rd_data_way1_out_148 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_147; // @[el2_lib.scala 514:16] + wire [21:0] _T_3795 = _T_2406 ? btb_bank0_rd_data_way1_out_147 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4050 = _T_4049 | _T_3795; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_149; // @[el2_lib.scala 514:16] - wire [21:0] _T_3796 = _T_2409 ? btb_bank0_rd_data_way1_out_149 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_148; // @[el2_lib.scala 514:16] + wire [21:0] _T_3796 = _T_2408 ? btb_bank0_rd_data_way1_out_148 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4051 = _T_4050 | _T_3796; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_150; // @[el2_lib.scala 514:16] - wire [21:0] _T_3797 = _T_2411 ? btb_bank0_rd_data_way1_out_150 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_149; // @[el2_lib.scala 514:16] + wire [21:0] _T_3797 = _T_2410 ? btb_bank0_rd_data_way1_out_149 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4052 = _T_4051 | _T_3797; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_151; // @[el2_lib.scala 514:16] - wire [21:0] _T_3798 = _T_2413 ? btb_bank0_rd_data_way1_out_151 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_150; // @[el2_lib.scala 514:16] + wire [21:0] _T_3798 = _T_2412 ? btb_bank0_rd_data_way1_out_150 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4053 = _T_4052 | _T_3798; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_152; // @[el2_lib.scala 514:16] - wire [21:0] _T_3799 = _T_2415 ? btb_bank0_rd_data_way1_out_152 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_151; // @[el2_lib.scala 514:16] + wire [21:0] _T_3799 = _T_2414 ? btb_bank0_rd_data_way1_out_151 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4054 = _T_4053 | _T_3799; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_153; // @[el2_lib.scala 514:16] - wire [21:0] _T_3800 = _T_2417 ? btb_bank0_rd_data_way1_out_153 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_152; // @[el2_lib.scala 514:16] + wire [21:0] _T_3800 = _T_2416 ? btb_bank0_rd_data_way1_out_152 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4055 = _T_4054 | _T_3800; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_154; // @[el2_lib.scala 514:16] - wire [21:0] _T_3801 = _T_2419 ? btb_bank0_rd_data_way1_out_154 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_153; // @[el2_lib.scala 514:16] + wire [21:0] _T_3801 = _T_2418 ? btb_bank0_rd_data_way1_out_153 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4056 = _T_4055 | _T_3801; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_155; // @[el2_lib.scala 514:16] - wire [21:0] _T_3802 = _T_2421 ? btb_bank0_rd_data_way1_out_155 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_154; // @[el2_lib.scala 514:16] + wire [21:0] _T_3802 = _T_2420 ? btb_bank0_rd_data_way1_out_154 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4057 = _T_4056 | _T_3802; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_156; // @[el2_lib.scala 514:16] - wire [21:0] _T_3803 = _T_2423 ? btb_bank0_rd_data_way1_out_156 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_155; // @[el2_lib.scala 514:16] + wire [21:0] _T_3803 = _T_2422 ? btb_bank0_rd_data_way1_out_155 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4058 = _T_4057 | _T_3803; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_157; // @[el2_lib.scala 514:16] - wire [21:0] _T_3804 = _T_2425 ? btb_bank0_rd_data_way1_out_157 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_156; // @[el2_lib.scala 514:16] + wire [21:0] _T_3804 = _T_2424 ? btb_bank0_rd_data_way1_out_156 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4059 = _T_4058 | _T_3804; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_158; // @[el2_lib.scala 514:16] - wire [21:0] _T_3805 = _T_2427 ? btb_bank0_rd_data_way1_out_158 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_157; // @[el2_lib.scala 514:16] + wire [21:0] _T_3805 = _T_2426 ? btb_bank0_rd_data_way1_out_157 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4060 = _T_4059 | _T_3805; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_159; // @[el2_lib.scala 514:16] - wire [21:0] _T_3806 = _T_2429 ? btb_bank0_rd_data_way1_out_159 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_158; // @[el2_lib.scala 514:16] + wire [21:0] _T_3806 = _T_2428 ? btb_bank0_rd_data_way1_out_158 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4061 = _T_4060 | _T_3806; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_160; // @[el2_lib.scala 514:16] - wire [21:0] _T_3807 = _T_2431 ? btb_bank0_rd_data_way1_out_160 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_159; // @[el2_lib.scala 514:16] + wire [21:0] _T_3807 = _T_2430 ? btb_bank0_rd_data_way1_out_159 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4062 = _T_4061 | _T_3807; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_161; // @[el2_lib.scala 514:16] - wire [21:0] _T_3808 = _T_2433 ? btb_bank0_rd_data_way1_out_161 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_160; // @[el2_lib.scala 514:16] + wire [21:0] _T_3808 = _T_2432 ? btb_bank0_rd_data_way1_out_160 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4063 = _T_4062 | _T_3808; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_162; // @[el2_lib.scala 514:16] - wire [21:0] _T_3809 = _T_2435 ? btb_bank0_rd_data_way1_out_162 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_161; // @[el2_lib.scala 514:16] + wire [21:0] _T_3809 = _T_2434 ? btb_bank0_rd_data_way1_out_161 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4064 = _T_4063 | _T_3809; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_163; // @[el2_lib.scala 514:16] - wire [21:0] _T_3810 = _T_2437 ? btb_bank0_rd_data_way1_out_163 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_162; // @[el2_lib.scala 514:16] + wire [21:0] _T_3810 = _T_2436 ? btb_bank0_rd_data_way1_out_162 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4065 = _T_4064 | _T_3810; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_164; // @[el2_lib.scala 514:16] - wire [21:0] _T_3811 = _T_2439 ? btb_bank0_rd_data_way1_out_164 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_163; // @[el2_lib.scala 514:16] + wire [21:0] _T_3811 = _T_2438 ? btb_bank0_rd_data_way1_out_163 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4066 = _T_4065 | _T_3811; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_165; // @[el2_lib.scala 514:16] - wire [21:0] _T_3812 = _T_2441 ? btb_bank0_rd_data_way1_out_165 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_164; // @[el2_lib.scala 514:16] + wire [21:0] _T_3812 = _T_2440 ? btb_bank0_rd_data_way1_out_164 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4067 = _T_4066 | _T_3812; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_166; // @[el2_lib.scala 514:16] - wire [21:0] _T_3813 = _T_2443 ? btb_bank0_rd_data_way1_out_166 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_165; // @[el2_lib.scala 514:16] + wire [21:0] _T_3813 = _T_2442 ? btb_bank0_rd_data_way1_out_165 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4068 = _T_4067 | _T_3813; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_167; // @[el2_lib.scala 514:16] - wire [21:0] _T_3814 = _T_2445 ? btb_bank0_rd_data_way1_out_167 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_166; // @[el2_lib.scala 514:16] + wire [21:0] _T_3814 = _T_2444 ? btb_bank0_rd_data_way1_out_166 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4069 = _T_4068 | _T_3814; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_168; // @[el2_lib.scala 514:16] - wire [21:0] _T_3815 = _T_2447 ? btb_bank0_rd_data_way1_out_168 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_167; // @[el2_lib.scala 514:16] + wire [21:0] _T_3815 = _T_2446 ? btb_bank0_rd_data_way1_out_167 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4070 = _T_4069 | _T_3815; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_169; // @[el2_lib.scala 514:16] - wire [21:0] _T_3816 = _T_2449 ? btb_bank0_rd_data_way1_out_169 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_168; // @[el2_lib.scala 514:16] + wire [21:0] _T_3816 = _T_2448 ? btb_bank0_rd_data_way1_out_168 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4071 = _T_4070 | _T_3816; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_170; // @[el2_lib.scala 514:16] - wire [21:0] _T_3817 = _T_2451 ? btb_bank0_rd_data_way1_out_170 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_169; // @[el2_lib.scala 514:16] + wire [21:0] _T_3817 = _T_2450 ? btb_bank0_rd_data_way1_out_169 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4072 = _T_4071 | _T_3817; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_171; // @[el2_lib.scala 514:16] - wire [21:0] _T_3818 = _T_2453 ? btb_bank0_rd_data_way1_out_171 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_170; // @[el2_lib.scala 514:16] + wire [21:0] _T_3818 = _T_2452 ? btb_bank0_rd_data_way1_out_170 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4073 = _T_4072 | _T_3818; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_172; // @[el2_lib.scala 514:16] - wire [21:0] _T_3819 = _T_2455 ? btb_bank0_rd_data_way1_out_172 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_171; // @[el2_lib.scala 514:16] + wire [21:0] _T_3819 = _T_2454 ? btb_bank0_rd_data_way1_out_171 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4074 = _T_4073 | _T_3819; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_173; // @[el2_lib.scala 514:16] - wire [21:0] _T_3820 = _T_2457 ? btb_bank0_rd_data_way1_out_173 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_172; // @[el2_lib.scala 514:16] + wire [21:0] _T_3820 = _T_2456 ? btb_bank0_rd_data_way1_out_172 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4075 = _T_4074 | _T_3820; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_174; // @[el2_lib.scala 514:16] - wire [21:0] _T_3821 = _T_2459 ? btb_bank0_rd_data_way1_out_174 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_173; // @[el2_lib.scala 514:16] + wire [21:0] _T_3821 = _T_2458 ? btb_bank0_rd_data_way1_out_173 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4076 = _T_4075 | _T_3821; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_175; // @[el2_lib.scala 514:16] - wire [21:0] _T_3822 = _T_2461 ? btb_bank0_rd_data_way1_out_175 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_174; // @[el2_lib.scala 514:16] + wire [21:0] _T_3822 = _T_2460 ? btb_bank0_rd_data_way1_out_174 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4077 = _T_4076 | _T_3822; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_176; // @[el2_lib.scala 514:16] - wire [21:0] _T_3823 = _T_2463 ? btb_bank0_rd_data_way1_out_176 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_175; // @[el2_lib.scala 514:16] + wire [21:0] _T_3823 = _T_2462 ? btb_bank0_rd_data_way1_out_175 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4078 = _T_4077 | _T_3823; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_177; // @[el2_lib.scala 514:16] - wire [21:0] _T_3824 = _T_2465 ? btb_bank0_rd_data_way1_out_177 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_176; // @[el2_lib.scala 514:16] + wire [21:0] _T_3824 = _T_2464 ? btb_bank0_rd_data_way1_out_176 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4079 = _T_4078 | _T_3824; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_178; // @[el2_lib.scala 514:16] - wire [21:0] _T_3825 = _T_2467 ? btb_bank0_rd_data_way1_out_178 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_177; // @[el2_lib.scala 514:16] + wire [21:0] _T_3825 = _T_2466 ? btb_bank0_rd_data_way1_out_177 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4080 = _T_4079 | _T_3825; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_179; // @[el2_lib.scala 514:16] - wire [21:0] _T_3826 = _T_2469 ? btb_bank0_rd_data_way1_out_179 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_178; // @[el2_lib.scala 514:16] + wire [21:0] _T_3826 = _T_2468 ? btb_bank0_rd_data_way1_out_178 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4081 = _T_4080 | _T_3826; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_180; // @[el2_lib.scala 514:16] - wire [21:0] _T_3827 = _T_2471 ? btb_bank0_rd_data_way1_out_180 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_179; // @[el2_lib.scala 514:16] + wire [21:0] _T_3827 = _T_2470 ? btb_bank0_rd_data_way1_out_179 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4082 = _T_4081 | _T_3827; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_181; // @[el2_lib.scala 514:16] - wire [21:0] _T_3828 = _T_2473 ? btb_bank0_rd_data_way1_out_181 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_180; // @[el2_lib.scala 514:16] + wire [21:0] _T_3828 = _T_2472 ? btb_bank0_rd_data_way1_out_180 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4083 = _T_4082 | _T_3828; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_182; // @[el2_lib.scala 514:16] - wire [21:0] _T_3829 = _T_2475 ? btb_bank0_rd_data_way1_out_182 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_181; // @[el2_lib.scala 514:16] + wire [21:0] _T_3829 = _T_2474 ? btb_bank0_rd_data_way1_out_181 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4084 = _T_4083 | _T_3829; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_183; // @[el2_lib.scala 514:16] - wire [21:0] _T_3830 = _T_2477 ? btb_bank0_rd_data_way1_out_183 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_182; // @[el2_lib.scala 514:16] + wire [21:0] _T_3830 = _T_2476 ? btb_bank0_rd_data_way1_out_182 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4085 = _T_4084 | _T_3830; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_184; // @[el2_lib.scala 514:16] - wire [21:0] _T_3831 = _T_2479 ? btb_bank0_rd_data_way1_out_184 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_183; // @[el2_lib.scala 514:16] + wire [21:0] _T_3831 = _T_2478 ? btb_bank0_rd_data_way1_out_183 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4086 = _T_4085 | _T_3831; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_185; // @[el2_lib.scala 514:16] - wire [21:0] _T_3832 = _T_2481 ? btb_bank0_rd_data_way1_out_185 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_184; // @[el2_lib.scala 514:16] + wire [21:0] _T_3832 = _T_2480 ? btb_bank0_rd_data_way1_out_184 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4087 = _T_4086 | _T_3832; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_186; // @[el2_lib.scala 514:16] - wire [21:0] _T_3833 = _T_2483 ? btb_bank0_rd_data_way1_out_186 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_185; // @[el2_lib.scala 514:16] + wire [21:0] _T_3833 = _T_2482 ? btb_bank0_rd_data_way1_out_185 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4088 = _T_4087 | _T_3833; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_187; // @[el2_lib.scala 514:16] - wire [21:0] _T_3834 = _T_2485 ? btb_bank0_rd_data_way1_out_187 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_186; // @[el2_lib.scala 514:16] + wire [21:0] _T_3834 = _T_2484 ? btb_bank0_rd_data_way1_out_186 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4089 = _T_4088 | _T_3834; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_188; // @[el2_lib.scala 514:16] - wire [21:0] _T_3835 = _T_2487 ? btb_bank0_rd_data_way1_out_188 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_187; // @[el2_lib.scala 514:16] + wire [21:0] _T_3835 = _T_2486 ? btb_bank0_rd_data_way1_out_187 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4090 = _T_4089 | _T_3835; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_189; // @[el2_lib.scala 514:16] - wire [21:0] _T_3836 = _T_2489 ? btb_bank0_rd_data_way1_out_189 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_188; // @[el2_lib.scala 514:16] + wire [21:0] _T_3836 = _T_2488 ? btb_bank0_rd_data_way1_out_188 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4091 = _T_4090 | _T_3836; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_190; // @[el2_lib.scala 514:16] - wire [21:0] _T_3837 = _T_2491 ? btb_bank0_rd_data_way1_out_190 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_189; // @[el2_lib.scala 514:16] + wire [21:0] _T_3837 = _T_2490 ? btb_bank0_rd_data_way1_out_189 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4092 = _T_4091 | _T_3837; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_191; // @[el2_lib.scala 514:16] - wire [21:0] _T_3838 = _T_2493 ? btb_bank0_rd_data_way1_out_191 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_190; // @[el2_lib.scala 514:16] + wire [21:0] _T_3838 = _T_2492 ? btb_bank0_rd_data_way1_out_190 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4093 = _T_4092 | _T_3838; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_192; // @[el2_lib.scala 514:16] - wire [21:0] _T_3839 = _T_2495 ? btb_bank0_rd_data_way1_out_192 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_191; // @[el2_lib.scala 514:16] + wire [21:0] _T_3839 = _T_2494 ? btb_bank0_rd_data_way1_out_191 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4094 = _T_4093 | _T_3839; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_193; // @[el2_lib.scala 514:16] - wire [21:0] _T_3840 = _T_2497 ? btb_bank0_rd_data_way1_out_193 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_192; // @[el2_lib.scala 514:16] + wire [21:0] _T_3840 = _T_2496 ? btb_bank0_rd_data_way1_out_192 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4095 = _T_4094 | _T_3840; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_194; // @[el2_lib.scala 514:16] - wire [21:0] _T_3841 = _T_2499 ? btb_bank0_rd_data_way1_out_194 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_193; // @[el2_lib.scala 514:16] + wire [21:0] _T_3841 = _T_2498 ? btb_bank0_rd_data_way1_out_193 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4096 = _T_4095 | _T_3841; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_195; // @[el2_lib.scala 514:16] - wire [21:0] _T_3842 = _T_2501 ? btb_bank0_rd_data_way1_out_195 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_194; // @[el2_lib.scala 514:16] + wire [21:0] _T_3842 = _T_2500 ? btb_bank0_rd_data_way1_out_194 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4097 = _T_4096 | _T_3842; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_196; // @[el2_lib.scala 514:16] - wire [21:0] _T_3843 = _T_2503 ? btb_bank0_rd_data_way1_out_196 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_195; // @[el2_lib.scala 514:16] + wire [21:0] _T_3843 = _T_2502 ? btb_bank0_rd_data_way1_out_195 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4098 = _T_4097 | _T_3843; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_197; // @[el2_lib.scala 514:16] - wire [21:0] _T_3844 = _T_2505 ? btb_bank0_rd_data_way1_out_197 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_196; // @[el2_lib.scala 514:16] + wire [21:0] _T_3844 = _T_2504 ? btb_bank0_rd_data_way1_out_196 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4099 = _T_4098 | _T_3844; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_198; // @[el2_lib.scala 514:16] - wire [21:0] _T_3845 = _T_2507 ? btb_bank0_rd_data_way1_out_198 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_197; // @[el2_lib.scala 514:16] + wire [21:0] _T_3845 = _T_2506 ? btb_bank0_rd_data_way1_out_197 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4100 = _T_4099 | _T_3845; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_199; // @[el2_lib.scala 514:16] - wire [21:0] _T_3846 = _T_2509 ? btb_bank0_rd_data_way1_out_199 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_198; // @[el2_lib.scala 514:16] + wire [21:0] _T_3846 = _T_2508 ? btb_bank0_rd_data_way1_out_198 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4101 = _T_4100 | _T_3846; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_200; // @[el2_lib.scala 514:16] - wire [21:0] _T_3847 = _T_2511 ? btb_bank0_rd_data_way1_out_200 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_199; // @[el2_lib.scala 514:16] + wire [21:0] _T_3847 = _T_2510 ? btb_bank0_rd_data_way1_out_199 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4102 = _T_4101 | _T_3847; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_201; // @[el2_lib.scala 514:16] - wire [21:0] _T_3848 = _T_2513 ? btb_bank0_rd_data_way1_out_201 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_200; // @[el2_lib.scala 514:16] + wire [21:0] _T_3848 = _T_2512 ? btb_bank0_rd_data_way1_out_200 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4103 = _T_4102 | _T_3848; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_202; // @[el2_lib.scala 514:16] - wire [21:0] _T_3849 = _T_2515 ? btb_bank0_rd_data_way1_out_202 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_201; // @[el2_lib.scala 514:16] + wire [21:0] _T_3849 = _T_2514 ? btb_bank0_rd_data_way1_out_201 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4104 = _T_4103 | _T_3849; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_203; // @[el2_lib.scala 514:16] - wire [21:0] _T_3850 = _T_2517 ? btb_bank0_rd_data_way1_out_203 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_202; // @[el2_lib.scala 514:16] + wire [21:0] _T_3850 = _T_2516 ? btb_bank0_rd_data_way1_out_202 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4105 = _T_4104 | _T_3850; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_204; // @[el2_lib.scala 514:16] - wire [21:0] _T_3851 = _T_2519 ? btb_bank0_rd_data_way1_out_204 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_203; // @[el2_lib.scala 514:16] + wire [21:0] _T_3851 = _T_2518 ? btb_bank0_rd_data_way1_out_203 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4106 = _T_4105 | _T_3851; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_205; // @[el2_lib.scala 514:16] - wire [21:0] _T_3852 = _T_2521 ? btb_bank0_rd_data_way1_out_205 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_204; // @[el2_lib.scala 514:16] + wire [21:0] _T_3852 = _T_2520 ? btb_bank0_rd_data_way1_out_204 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4107 = _T_4106 | _T_3852; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_206; // @[el2_lib.scala 514:16] - wire [21:0] _T_3853 = _T_2523 ? btb_bank0_rd_data_way1_out_206 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_205; // @[el2_lib.scala 514:16] + wire [21:0] _T_3853 = _T_2522 ? btb_bank0_rd_data_way1_out_205 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4108 = _T_4107 | _T_3853; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_207; // @[el2_lib.scala 514:16] - wire [21:0] _T_3854 = _T_2525 ? btb_bank0_rd_data_way1_out_207 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_206; // @[el2_lib.scala 514:16] + wire [21:0] _T_3854 = _T_2524 ? btb_bank0_rd_data_way1_out_206 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4109 = _T_4108 | _T_3854; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_208; // @[el2_lib.scala 514:16] - wire [21:0] _T_3855 = _T_2527 ? btb_bank0_rd_data_way1_out_208 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_207; // @[el2_lib.scala 514:16] + wire [21:0] _T_3855 = _T_2526 ? btb_bank0_rd_data_way1_out_207 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4110 = _T_4109 | _T_3855; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_209; // @[el2_lib.scala 514:16] - wire [21:0] _T_3856 = _T_2529 ? btb_bank0_rd_data_way1_out_209 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_208; // @[el2_lib.scala 514:16] + wire [21:0] _T_3856 = _T_2528 ? btb_bank0_rd_data_way1_out_208 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4111 = _T_4110 | _T_3856; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_210; // @[el2_lib.scala 514:16] - wire [21:0] _T_3857 = _T_2531 ? btb_bank0_rd_data_way1_out_210 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_209; // @[el2_lib.scala 514:16] + wire [21:0] _T_3857 = _T_2530 ? btb_bank0_rd_data_way1_out_209 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4112 = _T_4111 | _T_3857; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_211; // @[el2_lib.scala 514:16] - wire [21:0] _T_3858 = _T_2533 ? btb_bank0_rd_data_way1_out_211 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_210; // @[el2_lib.scala 514:16] + wire [21:0] _T_3858 = _T_2532 ? btb_bank0_rd_data_way1_out_210 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4113 = _T_4112 | _T_3858; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_212; // @[el2_lib.scala 514:16] - wire [21:0] _T_3859 = _T_2535 ? btb_bank0_rd_data_way1_out_212 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_211; // @[el2_lib.scala 514:16] + wire [21:0] _T_3859 = _T_2534 ? btb_bank0_rd_data_way1_out_211 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4114 = _T_4113 | _T_3859; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_213; // @[el2_lib.scala 514:16] - wire [21:0] _T_3860 = _T_2537 ? btb_bank0_rd_data_way1_out_213 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_212; // @[el2_lib.scala 514:16] + wire [21:0] _T_3860 = _T_2536 ? btb_bank0_rd_data_way1_out_212 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4115 = _T_4114 | _T_3860; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_214; // @[el2_lib.scala 514:16] - wire [21:0] _T_3861 = _T_2539 ? btb_bank0_rd_data_way1_out_214 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_213; // @[el2_lib.scala 514:16] + wire [21:0] _T_3861 = _T_2538 ? btb_bank0_rd_data_way1_out_213 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4116 = _T_4115 | _T_3861; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_215; // @[el2_lib.scala 514:16] - wire [21:0] _T_3862 = _T_2541 ? btb_bank0_rd_data_way1_out_215 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_214; // @[el2_lib.scala 514:16] + wire [21:0] _T_3862 = _T_2540 ? btb_bank0_rd_data_way1_out_214 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4117 = _T_4116 | _T_3862; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_216; // @[el2_lib.scala 514:16] - wire [21:0] _T_3863 = _T_2543 ? btb_bank0_rd_data_way1_out_216 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_215; // @[el2_lib.scala 514:16] + wire [21:0] _T_3863 = _T_2542 ? btb_bank0_rd_data_way1_out_215 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4118 = _T_4117 | _T_3863; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_217; // @[el2_lib.scala 514:16] - wire [21:0] _T_3864 = _T_2545 ? btb_bank0_rd_data_way1_out_217 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_216; // @[el2_lib.scala 514:16] + wire [21:0] _T_3864 = _T_2544 ? btb_bank0_rd_data_way1_out_216 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4119 = _T_4118 | _T_3864; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_218; // @[el2_lib.scala 514:16] - wire [21:0] _T_3865 = _T_2547 ? btb_bank0_rd_data_way1_out_218 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_217; // @[el2_lib.scala 514:16] + wire [21:0] _T_3865 = _T_2546 ? btb_bank0_rd_data_way1_out_217 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4120 = _T_4119 | _T_3865; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_219; // @[el2_lib.scala 514:16] - wire [21:0] _T_3866 = _T_2549 ? btb_bank0_rd_data_way1_out_219 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_218; // @[el2_lib.scala 514:16] + wire [21:0] _T_3866 = _T_2548 ? btb_bank0_rd_data_way1_out_218 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4121 = _T_4120 | _T_3866; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_220; // @[el2_lib.scala 514:16] - wire [21:0] _T_3867 = _T_2551 ? btb_bank0_rd_data_way1_out_220 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_219; // @[el2_lib.scala 514:16] + wire [21:0] _T_3867 = _T_2550 ? btb_bank0_rd_data_way1_out_219 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4122 = _T_4121 | _T_3867; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_221; // @[el2_lib.scala 514:16] - wire [21:0] _T_3868 = _T_2553 ? btb_bank0_rd_data_way1_out_221 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_220; // @[el2_lib.scala 514:16] + wire [21:0] _T_3868 = _T_2552 ? btb_bank0_rd_data_way1_out_220 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4123 = _T_4122 | _T_3868; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_222; // @[el2_lib.scala 514:16] - wire [21:0] _T_3869 = _T_2555 ? btb_bank0_rd_data_way1_out_222 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_221; // @[el2_lib.scala 514:16] + wire [21:0] _T_3869 = _T_2554 ? btb_bank0_rd_data_way1_out_221 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4124 = _T_4123 | _T_3869; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_223; // @[el2_lib.scala 514:16] - wire [21:0] _T_3870 = _T_2557 ? btb_bank0_rd_data_way1_out_223 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_222; // @[el2_lib.scala 514:16] + wire [21:0] _T_3870 = _T_2556 ? btb_bank0_rd_data_way1_out_222 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4125 = _T_4124 | _T_3870; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_224; // @[el2_lib.scala 514:16] - wire [21:0] _T_3871 = _T_2559 ? btb_bank0_rd_data_way1_out_224 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_223; // @[el2_lib.scala 514:16] + wire [21:0] _T_3871 = _T_2558 ? btb_bank0_rd_data_way1_out_223 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4126 = _T_4125 | _T_3871; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_225; // @[el2_lib.scala 514:16] - wire [21:0] _T_3872 = _T_2561 ? btb_bank0_rd_data_way1_out_225 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_224; // @[el2_lib.scala 514:16] + wire [21:0] _T_3872 = _T_2560 ? btb_bank0_rd_data_way1_out_224 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4127 = _T_4126 | _T_3872; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_226; // @[el2_lib.scala 514:16] - wire [21:0] _T_3873 = _T_2563 ? btb_bank0_rd_data_way1_out_226 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_225; // @[el2_lib.scala 514:16] + wire [21:0] _T_3873 = _T_2562 ? btb_bank0_rd_data_way1_out_225 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4128 = _T_4127 | _T_3873; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_227; // @[el2_lib.scala 514:16] - wire [21:0] _T_3874 = _T_2565 ? btb_bank0_rd_data_way1_out_227 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_226; // @[el2_lib.scala 514:16] + wire [21:0] _T_3874 = _T_2564 ? btb_bank0_rd_data_way1_out_226 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4129 = _T_4128 | _T_3874; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_228; // @[el2_lib.scala 514:16] - wire [21:0] _T_3875 = _T_2567 ? btb_bank0_rd_data_way1_out_228 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_227; // @[el2_lib.scala 514:16] + wire [21:0] _T_3875 = _T_2566 ? btb_bank0_rd_data_way1_out_227 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4130 = _T_4129 | _T_3875; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_229; // @[el2_lib.scala 514:16] - wire [21:0] _T_3876 = _T_2569 ? btb_bank0_rd_data_way1_out_229 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_228; // @[el2_lib.scala 514:16] + wire [21:0] _T_3876 = _T_2568 ? btb_bank0_rd_data_way1_out_228 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4131 = _T_4130 | _T_3876; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_230; // @[el2_lib.scala 514:16] - wire [21:0] _T_3877 = _T_2571 ? btb_bank0_rd_data_way1_out_230 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_229; // @[el2_lib.scala 514:16] + wire [21:0] _T_3877 = _T_2570 ? btb_bank0_rd_data_way1_out_229 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4132 = _T_4131 | _T_3877; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_231; // @[el2_lib.scala 514:16] - wire [21:0] _T_3878 = _T_2573 ? btb_bank0_rd_data_way1_out_231 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_230; // @[el2_lib.scala 514:16] + wire [21:0] _T_3878 = _T_2572 ? btb_bank0_rd_data_way1_out_230 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4133 = _T_4132 | _T_3878; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_232; // @[el2_lib.scala 514:16] - wire [21:0] _T_3879 = _T_2575 ? btb_bank0_rd_data_way1_out_232 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_231; // @[el2_lib.scala 514:16] + wire [21:0] _T_3879 = _T_2574 ? btb_bank0_rd_data_way1_out_231 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4134 = _T_4133 | _T_3879; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_233; // @[el2_lib.scala 514:16] - wire [21:0] _T_3880 = _T_2577 ? btb_bank0_rd_data_way1_out_233 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_232; // @[el2_lib.scala 514:16] + wire [21:0] _T_3880 = _T_2576 ? btb_bank0_rd_data_way1_out_232 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4135 = _T_4134 | _T_3880; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_234; // @[el2_lib.scala 514:16] - wire [21:0] _T_3881 = _T_2579 ? btb_bank0_rd_data_way1_out_234 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_233; // @[el2_lib.scala 514:16] + wire [21:0] _T_3881 = _T_2578 ? btb_bank0_rd_data_way1_out_233 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4136 = _T_4135 | _T_3881; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_235; // @[el2_lib.scala 514:16] - wire [21:0] _T_3882 = _T_2581 ? btb_bank0_rd_data_way1_out_235 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_234; // @[el2_lib.scala 514:16] + wire [21:0] _T_3882 = _T_2580 ? btb_bank0_rd_data_way1_out_234 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4137 = _T_4136 | _T_3882; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_236; // @[el2_lib.scala 514:16] - wire [21:0] _T_3883 = _T_2583 ? btb_bank0_rd_data_way1_out_236 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_235; // @[el2_lib.scala 514:16] + wire [21:0] _T_3883 = _T_2582 ? btb_bank0_rd_data_way1_out_235 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4138 = _T_4137 | _T_3883; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_237; // @[el2_lib.scala 514:16] - wire [21:0] _T_3884 = _T_2585 ? btb_bank0_rd_data_way1_out_237 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_236; // @[el2_lib.scala 514:16] + wire [21:0] _T_3884 = _T_2584 ? btb_bank0_rd_data_way1_out_236 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4139 = _T_4138 | _T_3884; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_238; // @[el2_lib.scala 514:16] - wire [21:0] _T_3885 = _T_2587 ? btb_bank0_rd_data_way1_out_238 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_237; // @[el2_lib.scala 514:16] + wire [21:0] _T_3885 = _T_2586 ? btb_bank0_rd_data_way1_out_237 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4140 = _T_4139 | _T_3885; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_239; // @[el2_lib.scala 514:16] - wire [21:0] _T_3886 = _T_2589 ? btb_bank0_rd_data_way1_out_239 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_238; // @[el2_lib.scala 514:16] + wire [21:0] _T_3886 = _T_2588 ? btb_bank0_rd_data_way1_out_238 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4141 = _T_4140 | _T_3886; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_240; // @[el2_lib.scala 514:16] - wire [21:0] _T_3887 = _T_2591 ? btb_bank0_rd_data_way1_out_240 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_239; // @[el2_lib.scala 514:16] + wire [21:0] _T_3887 = _T_2590 ? btb_bank0_rd_data_way1_out_239 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4142 = _T_4141 | _T_3887; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_241; // @[el2_lib.scala 514:16] - wire [21:0] _T_3888 = _T_2593 ? btb_bank0_rd_data_way1_out_241 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_240; // @[el2_lib.scala 514:16] + wire [21:0] _T_3888 = _T_2592 ? btb_bank0_rd_data_way1_out_240 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4143 = _T_4142 | _T_3888; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_242; // @[el2_lib.scala 514:16] - wire [21:0] _T_3889 = _T_2595 ? btb_bank0_rd_data_way1_out_242 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_241; // @[el2_lib.scala 514:16] + wire [21:0] _T_3889 = _T_2594 ? btb_bank0_rd_data_way1_out_241 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4144 = _T_4143 | _T_3889; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_243; // @[el2_lib.scala 514:16] - wire [21:0] _T_3890 = _T_2597 ? btb_bank0_rd_data_way1_out_243 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_242; // @[el2_lib.scala 514:16] + wire [21:0] _T_3890 = _T_2596 ? btb_bank0_rd_data_way1_out_242 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4145 = _T_4144 | _T_3890; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_244; // @[el2_lib.scala 514:16] - wire [21:0] _T_3891 = _T_2599 ? btb_bank0_rd_data_way1_out_244 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_243; // @[el2_lib.scala 514:16] + wire [21:0] _T_3891 = _T_2598 ? btb_bank0_rd_data_way1_out_243 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4146 = _T_4145 | _T_3891; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_245; // @[el2_lib.scala 514:16] - wire [21:0] _T_3892 = _T_2601 ? btb_bank0_rd_data_way1_out_245 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_244; // @[el2_lib.scala 514:16] + wire [21:0] _T_3892 = _T_2600 ? btb_bank0_rd_data_way1_out_244 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4147 = _T_4146 | _T_3892; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_246; // @[el2_lib.scala 514:16] - wire [21:0] _T_3893 = _T_2603 ? btb_bank0_rd_data_way1_out_246 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_245; // @[el2_lib.scala 514:16] + wire [21:0] _T_3893 = _T_2602 ? btb_bank0_rd_data_way1_out_245 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4148 = _T_4147 | _T_3893; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_247; // @[el2_lib.scala 514:16] - wire [21:0] _T_3894 = _T_2605 ? btb_bank0_rd_data_way1_out_247 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_246; // @[el2_lib.scala 514:16] + wire [21:0] _T_3894 = _T_2604 ? btb_bank0_rd_data_way1_out_246 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4149 = _T_4148 | _T_3894; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_248; // @[el2_lib.scala 514:16] - wire [21:0] _T_3895 = _T_2607 ? btb_bank0_rd_data_way1_out_248 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_247; // @[el2_lib.scala 514:16] + wire [21:0] _T_3895 = _T_2606 ? btb_bank0_rd_data_way1_out_247 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4150 = _T_4149 | _T_3895; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_249; // @[el2_lib.scala 514:16] - wire [21:0] _T_3896 = _T_2609 ? btb_bank0_rd_data_way1_out_249 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_248; // @[el2_lib.scala 514:16] + wire [21:0] _T_3896 = _T_2608 ? btb_bank0_rd_data_way1_out_248 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4151 = _T_4150 | _T_3896; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_250; // @[el2_lib.scala 514:16] - wire [21:0] _T_3897 = _T_2611 ? btb_bank0_rd_data_way1_out_250 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_249; // @[el2_lib.scala 514:16] + wire [21:0] _T_3897 = _T_2610 ? btb_bank0_rd_data_way1_out_249 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4152 = _T_4151 | _T_3897; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_251; // @[el2_lib.scala 514:16] - wire [21:0] _T_3898 = _T_2613 ? btb_bank0_rd_data_way1_out_251 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_250; // @[el2_lib.scala 514:16] + wire [21:0] _T_3898 = _T_2612 ? btb_bank0_rd_data_way1_out_250 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4153 = _T_4152 | _T_3898; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_252; // @[el2_lib.scala 514:16] - wire [21:0] _T_3899 = _T_2615 ? btb_bank0_rd_data_way1_out_252 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_251; // @[el2_lib.scala 514:16] + wire [21:0] _T_3899 = _T_2614 ? btb_bank0_rd_data_way1_out_251 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4154 = _T_4153 | _T_3899; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_253; // @[el2_lib.scala 514:16] - wire [21:0] _T_3900 = _T_2617 ? btb_bank0_rd_data_way1_out_253 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_252; // @[el2_lib.scala 514:16] + wire [21:0] _T_3900 = _T_2616 ? btb_bank0_rd_data_way1_out_252 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4155 = _T_4154 | _T_3900; // @[Mux.scala 27:72] - reg [21:0] btb_bank0_rd_data_way1_out_254; // @[el2_lib.scala 514:16] - wire [21:0] _T_3901 = _T_2619 ? btb_bank0_rd_data_way1_out_254 : 22'h0; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_253; // @[el2_lib.scala 514:16] + wire [21:0] _T_3901 = _T_2618 ? btb_bank0_rd_data_way1_out_253 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4156 = _T_4155 | _T_3901; // @[Mux.scala 27:72] + reg [21:0] btb_bank0_rd_data_way1_out_254; // @[el2_lib.scala 514:16] + wire [21:0] _T_3902 = _T_2620 ? btb_bank0_rd_data_way1_out_254 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_4157 = _T_4156 | _T_3902; // @[Mux.scala 27:72] reg [21:0] btb_bank0_rd_data_way1_out_255; // @[el2_lib.scala 514:16] - wire [21:0] _T_3902 = _T_2621 ? btb_bank0_rd_data_way1_out_255 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way1_f = _T_4156 | _T_3902; // @[Mux.scala 27:72] - wire _T_54 = btb_bank0_rd_data_way1_f[21:17] == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 143:97] - wire _T_55 = btb_bank0_rd_data_way1_f[0] & _T_54; // @[el2_ifu_bp_ctl.scala 143:55] - wire _T_58 = _T_55 & _T_48; // @[el2_ifu_bp_ctl.scala 143:117] - wire _T_59 = _T_58 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 144:76] - wire tag_match_way1_f = _T_59 & _T; // @[el2_ifu_bp_ctl.scala 144:97] - wire _T_90 = btb_bank0_rd_data_way1_f[3] ^ btb_bank0_rd_data_way1_f[4]; // @[el2_ifu_bp_ctl.scala 157:91] - wire _T_91 = tag_match_way1_f & _T_90; // @[el2_ifu_bp_ctl.scala 157:56] - wire _T_95 = ~_T_90; // @[el2_ifu_bp_ctl.scala 158:58] - wire _T_96 = tag_match_way1_f & _T_95; // @[el2_ifu_bp_ctl.scala 158:56] - wire [1:0] tag_match_way1_expanded_f = {_T_91,_T_96}; // @[Cat.scala 29:58] - wire [21:0] _T_127 = tag_match_way1_expanded_f[1] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0o_rd_data_f = _T_126 | _T_127; // @[Mux.scala 27:72] - wire [21:0] _T_145 = _T_143 ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] - wire _T_4159 = btb_rd_addr_p1_f == 8'h0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4671 = _T_4159 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] - wire _T_4161 = btb_rd_addr_p1_f == 8'h1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4672 = _T_4161 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_4927 = _T_4671 | _T_4672; // @[Mux.scala 27:72] - wire _T_4163 = btb_rd_addr_p1_f == 8'h2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4673 = _T_4163 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_4928 = _T_4927 | _T_4673; // @[Mux.scala 27:72] - wire _T_4165 = btb_rd_addr_p1_f == 8'h3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4674 = _T_4165 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_3903 = _T_2622 ? btb_bank0_rd_data_way1_out_255 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way1_f = _T_4157 | _T_3903; // @[Mux.scala 27:72] + wire _T_55 = btb_bank0_rd_data_way1_f[21:17] == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 148:97] + wire _T_56 = btb_bank0_rd_data_way1_f[0] & _T_55; // @[el2_ifu_bp_ctl.scala 148:55] + wire _T_59 = _T_56 & _T_49; // @[el2_ifu_bp_ctl.scala 148:117] + wire _T_60 = _T_59 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 149:76] + wire tag_match_way1_f = _T_60 & _T; // @[el2_ifu_bp_ctl.scala 149:97] + wire _T_91 = btb_bank0_rd_data_way1_f[3] ^ btb_bank0_rd_data_way1_f[4]; // @[el2_ifu_bp_ctl.scala 162:91] + wire _T_92 = tag_match_way1_f & _T_91; // @[el2_ifu_bp_ctl.scala 162:56] + wire _T_96 = ~_T_91; // @[el2_ifu_bp_ctl.scala 163:58] + wire _T_97 = tag_match_way1_f & _T_96; // @[el2_ifu_bp_ctl.scala 163:56] + wire [1:0] tag_match_way1_expanded_f = {_T_92,_T_97}; // @[Cat.scala 29:58] + wire [21:0] _T_128 = tag_match_way1_expanded_f[1] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0o_rd_data_f = _T_127 | _T_128; // @[Mux.scala 27:72] + wire [21:0] _T_146 = _T_144 ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire _T_4160 = btb_rd_addr_p1_f == 8'h0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4672 = _T_4160 ? btb_bank0_rd_data_way0_out_0 : 22'h0; // @[Mux.scala 27:72] + wire _T_4162 = btb_rd_addr_p1_f == 8'h1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4673 = _T_4162 ? btb_bank0_rd_data_way0_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_4928 = _T_4672 | _T_4673; // @[Mux.scala 27:72] + wire _T_4164 = btb_rd_addr_p1_f == 8'h2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4674 = _T_4164 ? btb_bank0_rd_data_way0_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4929 = _T_4928 | _T_4674; // @[Mux.scala 27:72] - wire _T_4167 = btb_rd_addr_p1_f == 8'h4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4675 = _T_4167 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] + wire _T_4166 = btb_rd_addr_p1_f == 8'h3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4675 = _T_4166 ? btb_bank0_rd_data_way0_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4930 = _T_4929 | _T_4675; // @[Mux.scala 27:72] - wire _T_4169 = btb_rd_addr_p1_f == 8'h5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4676 = _T_4169 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] + wire _T_4168 = btb_rd_addr_p1_f == 8'h4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4676 = _T_4168 ? btb_bank0_rd_data_way0_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4931 = _T_4930 | _T_4676; // @[Mux.scala 27:72] - wire _T_4171 = btb_rd_addr_p1_f == 8'h6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4677 = _T_4171 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] + wire _T_4170 = btb_rd_addr_p1_f == 8'h5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4677 = _T_4170 ? btb_bank0_rd_data_way0_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4932 = _T_4931 | _T_4677; // @[Mux.scala 27:72] - wire _T_4173 = btb_rd_addr_p1_f == 8'h7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4678 = _T_4173 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] + wire _T_4172 = btb_rd_addr_p1_f == 8'h6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4678 = _T_4172 ? btb_bank0_rd_data_way0_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4933 = _T_4932 | _T_4678; // @[Mux.scala 27:72] - wire _T_4175 = btb_rd_addr_p1_f == 8'h8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4679 = _T_4175 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] + wire _T_4174 = btb_rd_addr_p1_f == 8'h7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4679 = _T_4174 ? btb_bank0_rd_data_way0_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4934 = _T_4933 | _T_4679; // @[Mux.scala 27:72] - wire _T_4177 = btb_rd_addr_p1_f == 8'h9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4680 = _T_4177 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] + wire _T_4176 = btb_rd_addr_p1_f == 8'h8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4680 = _T_4176 ? btb_bank0_rd_data_way0_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4935 = _T_4934 | _T_4680; // @[Mux.scala 27:72] - wire _T_4179 = btb_rd_addr_p1_f == 8'ha; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4681 = _T_4179 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] + wire _T_4178 = btb_rd_addr_p1_f == 8'h9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4681 = _T_4178 ? btb_bank0_rd_data_way0_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4936 = _T_4935 | _T_4681; // @[Mux.scala 27:72] - wire _T_4181 = btb_rd_addr_p1_f == 8'hb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4682 = _T_4181 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] + wire _T_4180 = btb_rd_addr_p1_f == 8'ha; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4682 = _T_4180 ? btb_bank0_rd_data_way0_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4937 = _T_4936 | _T_4682; // @[Mux.scala 27:72] - wire _T_4183 = btb_rd_addr_p1_f == 8'hc; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4683 = _T_4183 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] + wire _T_4182 = btb_rd_addr_p1_f == 8'hb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4683 = _T_4182 ? btb_bank0_rd_data_way0_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4938 = _T_4937 | _T_4683; // @[Mux.scala 27:72] - wire _T_4185 = btb_rd_addr_p1_f == 8'hd; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4684 = _T_4185 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] + wire _T_4184 = btb_rd_addr_p1_f == 8'hc; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4684 = _T_4184 ? btb_bank0_rd_data_way0_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4939 = _T_4938 | _T_4684; // @[Mux.scala 27:72] - wire _T_4187 = btb_rd_addr_p1_f == 8'he; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4685 = _T_4187 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] + wire _T_4186 = btb_rd_addr_p1_f == 8'hd; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4685 = _T_4186 ? btb_bank0_rd_data_way0_out_13 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4940 = _T_4939 | _T_4685; // @[Mux.scala 27:72] - wire _T_4189 = btb_rd_addr_p1_f == 8'hf; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4686 = _T_4189 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] + wire _T_4188 = btb_rd_addr_p1_f == 8'he; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4686 = _T_4188 ? btb_bank0_rd_data_way0_out_14 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4941 = _T_4940 | _T_4686; // @[Mux.scala 27:72] - wire _T_4191 = btb_rd_addr_p1_f == 8'h10; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4687 = _T_4191 ? btb_bank0_rd_data_way0_out_16 : 22'h0; // @[Mux.scala 27:72] + wire _T_4190 = btb_rd_addr_p1_f == 8'hf; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4687 = _T_4190 ? btb_bank0_rd_data_way0_out_15 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4942 = _T_4941 | _T_4687; // @[Mux.scala 27:72] - wire _T_4193 = btb_rd_addr_p1_f == 8'h11; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4688 = _T_4193 ? btb_bank0_rd_data_way0_out_17 : 22'h0; // @[Mux.scala 27:72] + wire _T_4192 = btb_rd_addr_p1_f == 8'h10; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4688 = _T_4192 ? btb_bank0_rd_data_way0_out_16 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4943 = _T_4942 | _T_4688; // @[Mux.scala 27:72] - wire _T_4195 = btb_rd_addr_p1_f == 8'h12; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4689 = _T_4195 ? btb_bank0_rd_data_way0_out_18 : 22'h0; // @[Mux.scala 27:72] + wire _T_4194 = btb_rd_addr_p1_f == 8'h11; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4689 = _T_4194 ? btb_bank0_rd_data_way0_out_17 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4944 = _T_4943 | _T_4689; // @[Mux.scala 27:72] - wire _T_4197 = btb_rd_addr_p1_f == 8'h13; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4690 = _T_4197 ? btb_bank0_rd_data_way0_out_19 : 22'h0; // @[Mux.scala 27:72] + wire _T_4196 = btb_rd_addr_p1_f == 8'h12; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4690 = _T_4196 ? btb_bank0_rd_data_way0_out_18 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4945 = _T_4944 | _T_4690; // @[Mux.scala 27:72] - wire _T_4199 = btb_rd_addr_p1_f == 8'h14; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4691 = _T_4199 ? btb_bank0_rd_data_way0_out_20 : 22'h0; // @[Mux.scala 27:72] + wire _T_4198 = btb_rd_addr_p1_f == 8'h13; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4691 = _T_4198 ? btb_bank0_rd_data_way0_out_19 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4946 = _T_4945 | _T_4691; // @[Mux.scala 27:72] - wire _T_4201 = btb_rd_addr_p1_f == 8'h15; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4692 = _T_4201 ? btb_bank0_rd_data_way0_out_21 : 22'h0; // @[Mux.scala 27:72] + wire _T_4200 = btb_rd_addr_p1_f == 8'h14; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4692 = _T_4200 ? btb_bank0_rd_data_way0_out_20 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4947 = _T_4946 | _T_4692; // @[Mux.scala 27:72] - wire _T_4203 = btb_rd_addr_p1_f == 8'h16; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4693 = _T_4203 ? btb_bank0_rd_data_way0_out_22 : 22'h0; // @[Mux.scala 27:72] + wire _T_4202 = btb_rd_addr_p1_f == 8'h15; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4693 = _T_4202 ? btb_bank0_rd_data_way0_out_21 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4948 = _T_4947 | _T_4693; // @[Mux.scala 27:72] - wire _T_4205 = btb_rd_addr_p1_f == 8'h17; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4694 = _T_4205 ? btb_bank0_rd_data_way0_out_23 : 22'h0; // @[Mux.scala 27:72] + wire _T_4204 = btb_rd_addr_p1_f == 8'h16; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4694 = _T_4204 ? btb_bank0_rd_data_way0_out_22 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4949 = _T_4948 | _T_4694; // @[Mux.scala 27:72] - wire _T_4207 = btb_rd_addr_p1_f == 8'h18; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4695 = _T_4207 ? btb_bank0_rd_data_way0_out_24 : 22'h0; // @[Mux.scala 27:72] + wire _T_4206 = btb_rd_addr_p1_f == 8'h17; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4695 = _T_4206 ? btb_bank0_rd_data_way0_out_23 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4950 = _T_4949 | _T_4695; // @[Mux.scala 27:72] - wire _T_4209 = btb_rd_addr_p1_f == 8'h19; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4696 = _T_4209 ? btb_bank0_rd_data_way0_out_25 : 22'h0; // @[Mux.scala 27:72] + wire _T_4208 = btb_rd_addr_p1_f == 8'h18; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4696 = _T_4208 ? btb_bank0_rd_data_way0_out_24 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4951 = _T_4950 | _T_4696; // @[Mux.scala 27:72] - wire _T_4211 = btb_rd_addr_p1_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4697 = _T_4211 ? btb_bank0_rd_data_way0_out_26 : 22'h0; // @[Mux.scala 27:72] + wire _T_4210 = btb_rd_addr_p1_f == 8'h19; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4697 = _T_4210 ? btb_bank0_rd_data_way0_out_25 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4952 = _T_4951 | _T_4697; // @[Mux.scala 27:72] - wire _T_4213 = btb_rd_addr_p1_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4698 = _T_4213 ? btb_bank0_rd_data_way0_out_27 : 22'h0; // @[Mux.scala 27:72] + wire _T_4212 = btb_rd_addr_p1_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4698 = _T_4212 ? btb_bank0_rd_data_way0_out_26 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4953 = _T_4952 | _T_4698; // @[Mux.scala 27:72] - wire _T_4215 = btb_rd_addr_p1_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4699 = _T_4215 ? btb_bank0_rd_data_way0_out_28 : 22'h0; // @[Mux.scala 27:72] + wire _T_4214 = btb_rd_addr_p1_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4699 = _T_4214 ? btb_bank0_rd_data_way0_out_27 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4954 = _T_4953 | _T_4699; // @[Mux.scala 27:72] - wire _T_4217 = btb_rd_addr_p1_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4700 = _T_4217 ? btb_bank0_rd_data_way0_out_29 : 22'h0; // @[Mux.scala 27:72] + wire _T_4216 = btb_rd_addr_p1_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4700 = _T_4216 ? btb_bank0_rd_data_way0_out_28 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4955 = _T_4954 | _T_4700; // @[Mux.scala 27:72] - wire _T_4219 = btb_rd_addr_p1_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4701 = _T_4219 ? btb_bank0_rd_data_way0_out_30 : 22'h0; // @[Mux.scala 27:72] + wire _T_4218 = btb_rd_addr_p1_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4701 = _T_4218 ? btb_bank0_rd_data_way0_out_29 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4956 = _T_4955 | _T_4701; // @[Mux.scala 27:72] - wire _T_4221 = btb_rd_addr_p1_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4702 = _T_4221 ? btb_bank0_rd_data_way0_out_31 : 22'h0; // @[Mux.scala 27:72] + wire _T_4220 = btb_rd_addr_p1_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4702 = _T_4220 ? btb_bank0_rd_data_way0_out_30 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4957 = _T_4956 | _T_4702; // @[Mux.scala 27:72] - wire _T_4223 = btb_rd_addr_p1_f == 8'h20; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4703 = _T_4223 ? btb_bank0_rd_data_way0_out_32 : 22'h0; // @[Mux.scala 27:72] + wire _T_4222 = btb_rd_addr_p1_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4703 = _T_4222 ? btb_bank0_rd_data_way0_out_31 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4958 = _T_4957 | _T_4703; // @[Mux.scala 27:72] - wire _T_4225 = btb_rd_addr_p1_f == 8'h21; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4704 = _T_4225 ? btb_bank0_rd_data_way0_out_33 : 22'h0; // @[Mux.scala 27:72] + wire _T_4224 = btb_rd_addr_p1_f == 8'h20; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4704 = _T_4224 ? btb_bank0_rd_data_way0_out_32 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4959 = _T_4958 | _T_4704; // @[Mux.scala 27:72] - wire _T_4227 = btb_rd_addr_p1_f == 8'h22; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4705 = _T_4227 ? btb_bank0_rd_data_way0_out_34 : 22'h0; // @[Mux.scala 27:72] + wire _T_4226 = btb_rd_addr_p1_f == 8'h21; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4705 = _T_4226 ? btb_bank0_rd_data_way0_out_33 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4960 = _T_4959 | _T_4705; // @[Mux.scala 27:72] - wire _T_4229 = btb_rd_addr_p1_f == 8'h23; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4706 = _T_4229 ? btb_bank0_rd_data_way0_out_35 : 22'h0; // @[Mux.scala 27:72] + wire _T_4228 = btb_rd_addr_p1_f == 8'h22; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4706 = _T_4228 ? btb_bank0_rd_data_way0_out_34 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4961 = _T_4960 | _T_4706; // @[Mux.scala 27:72] - wire _T_4231 = btb_rd_addr_p1_f == 8'h24; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4707 = _T_4231 ? btb_bank0_rd_data_way0_out_36 : 22'h0; // @[Mux.scala 27:72] + wire _T_4230 = btb_rd_addr_p1_f == 8'h23; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4707 = _T_4230 ? btb_bank0_rd_data_way0_out_35 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4962 = _T_4961 | _T_4707; // @[Mux.scala 27:72] - wire _T_4233 = btb_rd_addr_p1_f == 8'h25; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4708 = _T_4233 ? btb_bank0_rd_data_way0_out_37 : 22'h0; // @[Mux.scala 27:72] + wire _T_4232 = btb_rd_addr_p1_f == 8'h24; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4708 = _T_4232 ? btb_bank0_rd_data_way0_out_36 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4963 = _T_4962 | _T_4708; // @[Mux.scala 27:72] - wire _T_4235 = btb_rd_addr_p1_f == 8'h26; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4709 = _T_4235 ? btb_bank0_rd_data_way0_out_38 : 22'h0; // @[Mux.scala 27:72] + wire _T_4234 = btb_rd_addr_p1_f == 8'h25; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4709 = _T_4234 ? btb_bank0_rd_data_way0_out_37 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4964 = _T_4963 | _T_4709; // @[Mux.scala 27:72] - wire _T_4237 = btb_rd_addr_p1_f == 8'h27; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4710 = _T_4237 ? btb_bank0_rd_data_way0_out_39 : 22'h0; // @[Mux.scala 27:72] + wire _T_4236 = btb_rd_addr_p1_f == 8'h26; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4710 = _T_4236 ? btb_bank0_rd_data_way0_out_38 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4965 = _T_4964 | _T_4710; // @[Mux.scala 27:72] - wire _T_4239 = btb_rd_addr_p1_f == 8'h28; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4711 = _T_4239 ? btb_bank0_rd_data_way0_out_40 : 22'h0; // @[Mux.scala 27:72] + wire _T_4238 = btb_rd_addr_p1_f == 8'h27; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4711 = _T_4238 ? btb_bank0_rd_data_way0_out_39 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4966 = _T_4965 | _T_4711; // @[Mux.scala 27:72] - wire _T_4241 = btb_rd_addr_p1_f == 8'h29; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4712 = _T_4241 ? btb_bank0_rd_data_way0_out_41 : 22'h0; // @[Mux.scala 27:72] + wire _T_4240 = btb_rd_addr_p1_f == 8'h28; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4712 = _T_4240 ? btb_bank0_rd_data_way0_out_40 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4967 = _T_4966 | _T_4712; // @[Mux.scala 27:72] - wire _T_4243 = btb_rd_addr_p1_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4713 = _T_4243 ? btb_bank0_rd_data_way0_out_42 : 22'h0; // @[Mux.scala 27:72] + wire _T_4242 = btb_rd_addr_p1_f == 8'h29; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4713 = _T_4242 ? btb_bank0_rd_data_way0_out_41 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4968 = _T_4967 | _T_4713; // @[Mux.scala 27:72] - wire _T_4245 = btb_rd_addr_p1_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4714 = _T_4245 ? btb_bank0_rd_data_way0_out_43 : 22'h0; // @[Mux.scala 27:72] + wire _T_4244 = btb_rd_addr_p1_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4714 = _T_4244 ? btb_bank0_rd_data_way0_out_42 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4969 = _T_4968 | _T_4714; // @[Mux.scala 27:72] - wire _T_4247 = btb_rd_addr_p1_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4715 = _T_4247 ? btb_bank0_rd_data_way0_out_44 : 22'h0; // @[Mux.scala 27:72] + wire _T_4246 = btb_rd_addr_p1_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4715 = _T_4246 ? btb_bank0_rd_data_way0_out_43 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4970 = _T_4969 | _T_4715; // @[Mux.scala 27:72] - wire _T_4249 = btb_rd_addr_p1_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4716 = _T_4249 ? btb_bank0_rd_data_way0_out_45 : 22'h0; // @[Mux.scala 27:72] + wire _T_4248 = btb_rd_addr_p1_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4716 = _T_4248 ? btb_bank0_rd_data_way0_out_44 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4971 = _T_4970 | _T_4716; // @[Mux.scala 27:72] - wire _T_4251 = btb_rd_addr_p1_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4717 = _T_4251 ? btb_bank0_rd_data_way0_out_46 : 22'h0; // @[Mux.scala 27:72] + wire _T_4250 = btb_rd_addr_p1_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4717 = _T_4250 ? btb_bank0_rd_data_way0_out_45 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4972 = _T_4971 | _T_4717; // @[Mux.scala 27:72] - wire _T_4253 = btb_rd_addr_p1_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4718 = _T_4253 ? btb_bank0_rd_data_way0_out_47 : 22'h0; // @[Mux.scala 27:72] + wire _T_4252 = btb_rd_addr_p1_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4718 = _T_4252 ? btb_bank0_rd_data_way0_out_46 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4973 = _T_4972 | _T_4718; // @[Mux.scala 27:72] - wire _T_4255 = btb_rd_addr_p1_f == 8'h30; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4719 = _T_4255 ? btb_bank0_rd_data_way0_out_48 : 22'h0; // @[Mux.scala 27:72] + wire _T_4254 = btb_rd_addr_p1_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4719 = _T_4254 ? btb_bank0_rd_data_way0_out_47 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4974 = _T_4973 | _T_4719; // @[Mux.scala 27:72] - wire _T_4257 = btb_rd_addr_p1_f == 8'h31; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4720 = _T_4257 ? btb_bank0_rd_data_way0_out_49 : 22'h0; // @[Mux.scala 27:72] + wire _T_4256 = btb_rd_addr_p1_f == 8'h30; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4720 = _T_4256 ? btb_bank0_rd_data_way0_out_48 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4975 = _T_4974 | _T_4720; // @[Mux.scala 27:72] - wire _T_4259 = btb_rd_addr_p1_f == 8'h32; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4721 = _T_4259 ? btb_bank0_rd_data_way0_out_50 : 22'h0; // @[Mux.scala 27:72] + wire _T_4258 = btb_rd_addr_p1_f == 8'h31; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4721 = _T_4258 ? btb_bank0_rd_data_way0_out_49 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4976 = _T_4975 | _T_4721; // @[Mux.scala 27:72] - wire _T_4261 = btb_rd_addr_p1_f == 8'h33; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4722 = _T_4261 ? btb_bank0_rd_data_way0_out_51 : 22'h0; // @[Mux.scala 27:72] + wire _T_4260 = btb_rd_addr_p1_f == 8'h32; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4722 = _T_4260 ? btb_bank0_rd_data_way0_out_50 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4977 = _T_4976 | _T_4722; // @[Mux.scala 27:72] - wire _T_4263 = btb_rd_addr_p1_f == 8'h34; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4723 = _T_4263 ? btb_bank0_rd_data_way0_out_52 : 22'h0; // @[Mux.scala 27:72] + wire _T_4262 = btb_rd_addr_p1_f == 8'h33; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4723 = _T_4262 ? btb_bank0_rd_data_way0_out_51 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4978 = _T_4977 | _T_4723; // @[Mux.scala 27:72] - wire _T_4265 = btb_rd_addr_p1_f == 8'h35; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4724 = _T_4265 ? btb_bank0_rd_data_way0_out_53 : 22'h0; // @[Mux.scala 27:72] + wire _T_4264 = btb_rd_addr_p1_f == 8'h34; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4724 = _T_4264 ? btb_bank0_rd_data_way0_out_52 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4979 = _T_4978 | _T_4724; // @[Mux.scala 27:72] - wire _T_4267 = btb_rd_addr_p1_f == 8'h36; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4725 = _T_4267 ? btb_bank0_rd_data_way0_out_54 : 22'h0; // @[Mux.scala 27:72] + wire _T_4266 = btb_rd_addr_p1_f == 8'h35; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4725 = _T_4266 ? btb_bank0_rd_data_way0_out_53 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4980 = _T_4979 | _T_4725; // @[Mux.scala 27:72] - wire _T_4269 = btb_rd_addr_p1_f == 8'h37; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4726 = _T_4269 ? btb_bank0_rd_data_way0_out_55 : 22'h0; // @[Mux.scala 27:72] + wire _T_4268 = btb_rd_addr_p1_f == 8'h36; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4726 = _T_4268 ? btb_bank0_rd_data_way0_out_54 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4981 = _T_4980 | _T_4726; // @[Mux.scala 27:72] - wire _T_4271 = btb_rd_addr_p1_f == 8'h38; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4727 = _T_4271 ? btb_bank0_rd_data_way0_out_56 : 22'h0; // @[Mux.scala 27:72] + wire _T_4270 = btb_rd_addr_p1_f == 8'h37; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4727 = _T_4270 ? btb_bank0_rd_data_way0_out_55 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4982 = _T_4981 | _T_4727; // @[Mux.scala 27:72] - wire _T_4273 = btb_rd_addr_p1_f == 8'h39; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4728 = _T_4273 ? btb_bank0_rd_data_way0_out_57 : 22'h0; // @[Mux.scala 27:72] + wire _T_4272 = btb_rd_addr_p1_f == 8'h38; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4728 = _T_4272 ? btb_bank0_rd_data_way0_out_56 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4983 = _T_4982 | _T_4728; // @[Mux.scala 27:72] - wire _T_4275 = btb_rd_addr_p1_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4729 = _T_4275 ? btb_bank0_rd_data_way0_out_58 : 22'h0; // @[Mux.scala 27:72] + wire _T_4274 = btb_rd_addr_p1_f == 8'h39; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4729 = _T_4274 ? btb_bank0_rd_data_way0_out_57 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4984 = _T_4983 | _T_4729; // @[Mux.scala 27:72] - wire _T_4277 = btb_rd_addr_p1_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4730 = _T_4277 ? btb_bank0_rd_data_way0_out_59 : 22'h0; // @[Mux.scala 27:72] + wire _T_4276 = btb_rd_addr_p1_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4730 = _T_4276 ? btb_bank0_rd_data_way0_out_58 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4985 = _T_4984 | _T_4730; // @[Mux.scala 27:72] - wire _T_4279 = btb_rd_addr_p1_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4731 = _T_4279 ? btb_bank0_rd_data_way0_out_60 : 22'h0; // @[Mux.scala 27:72] + wire _T_4278 = btb_rd_addr_p1_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4731 = _T_4278 ? btb_bank0_rd_data_way0_out_59 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4986 = _T_4985 | _T_4731; // @[Mux.scala 27:72] - wire _T_4281 = btb_rd_addr_p1_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4732 = _T_4281 ? btb_bank0_rd_data_way0_out_61 : 22'h0; // @[Mux.scala 27:72] + wire _T_4280 = btb_rd_addr_p1_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4732 = _T_4280 ? btb_bank0_rd_data_way0_out_60 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4987 = _T_4986 | _T_4732; // @[Mux.scala 27:72] - wire _T_4283 = btb_rd_addr_p1_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4733 = _T_4283 ? btb_bank0_rd_data_way0_out_62 : 22'h0; // @[Mux.scala 27:72] + wire _T_4282 = btb_rd_addr_p1_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4733 = _T_4282 ? btb_bank0_rd_data_way0_out_61 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4988 = _T_4987 | _T_4733; // @[Mux.scala 27:72] - wire _T_4285 = btb_rd_addr_p1_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4734 = _T_4285 ? btb_bank0_rd_data_way0_out_63 : 22'h0; // @[Mux.scala 27:72] + wire _T_4284 = btb_rd_addr_p1_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4734 = _T_4284 ? btb_bank0_rd_data_way0_out_62 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4989 = _T_4988 | _T_4734; // @[Mux.scala 27:72] - wire _T_4287 = btb_rd_addr_p1_f == 8'h40; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4735 = _T_4287 ? btb_bank0_rd_data_way0_out_64 : 22'h0; // @[Mux.scala 27:72] + wire _T_4286 = btb_rd_addr_p1_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4735 = _T_4286 ? btb_bank0_rd_data_way0_out_63 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4990 = _T_4989 | _T_4735; // @[Mux.scala 27:72] - wire _T_4289 = btb_rd_addr_p1_f == 8'h41; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4736 = _T_4289 ? btb_bank0_rd_data_way0_out_65 : 22'h0; // @[Mux.scala 27:72] + wire _T_4288 = btb_rd_addr_p1_f == 8'h40; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4736 = _T_4288 ? btb_bank0_rd_data_way0_out_64 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4991 = _T_4990 | _T_4736; // @[Mux.scala 27:72] - wire _T_4291 = btb_rd_addr_p1_f == 8'h42; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4737 = _T_4291 ? btb_bank0_rd_data_way0_out_66 : 22'h0; // @[Mux.scala 27:72] + wire _T_4290 = btb_rd_addr_p1_f == 8'h41; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4737 = _T_4290 ? btb_bank0_rd_data_way0_out_65 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4992 = _T_4991 | _T_4737; // @[Mux.scala 27:72] - wire _T_4293 = btb_rd_addr_p1_f == 8'h43; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4738 = _T_4293 ? btb_bank0_rd_data_way0_out_67 : 22'h0; // @[Mux.scala 27:72] + wire _T_4292 = btb_rd_addr_p1_f == 8'h42; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4738 = _T_4292 ? btb_bank0_rd_data_way0_out_66 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4993 = _T_4992 | _T_4738; // @[Mux.scala 27:72] - wire _T_4295 = btb_rd_addr_p1_f == 8'h44; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4739 = _T_4295 ? btb_bank0_rd_data_way0_out_68 : 22'h0; // @[Mux.scala 27:72] + wire _T_4294 = btb_rd_addr_p1_f == 8'h43; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4739 = _T_4294 ? btb_bank0_rd_data_way0_out_67 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4994 = _T_4993 | _T_4739; // @[Mux.scala 27:72] - wire _T_4297 = btb_rd_addr_p1_f == 8'h45; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4740 = _T_4297 ? btb_bank0_rd_data_way0_out_69 : 22'h0; // @[Mux.scala 27:72] + wire _T_4296 = btb_rd_addr_p1_f == 8'h44; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4740 = _T_4296 ? btb_bank0_rd_data_way0_out_68 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4995 = _T_4994 | _T_4740; // @[Mux.scala 27:72] - wire _T_4299 = btb_rd_addr_p1_f == 8'h46; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4741 = _T_4299 ? btb_bank0_rd_data_way0_out_70 : 22'h0; // @[Mux.scala 27:72] + wire _T_4298 = btb_rd_addr_p1_f == 8'h45; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4741 = _T_4298 ? btb_bank0_rd_data_way0_out_69 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4996 = _T_4995 | _T_4741; // @[Mux.scala 27:72] - wire _T_4301 = btb_rd_addr_p1_f == 8'h47; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4742 = _T_4301 ? btb_bank0_rd_data_way0_out_71 : 22'h0; // @[Mux.scala 27:72] + wire _T_4300 = btb_rd_addr_p1_f == 8'h46; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4742 = _T_4300 ? btb_bank0_rd_data_way0_out_70 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4997 = _T_4996 | _T_4742; // @[Mux.scala 27:72] - wire _T_4303 = btb_rd_addr_p1_f == 8'h48; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4743 = _T_4303 ? btb_bank0_rd_data_way0_out_72 : 22'h0; // @[Mux.scala 27:72] + wire _T_4302 = btb_rd_addr_p1_f == 8'h47; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4743 = _T_4302 ? btb_bank0_rd_data_way0_out_71 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4998 = _T_4997 | _T_4743; // @[Mux.scala 27:72] - wire _T_4305 = btb_rd_addr_p1_f == 8'h49; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4744 = _T_4305 ? btb_bank0_rd_data_way0_out_73 : 22'h0; // @[Mux.scala 27:72] + wire _T_4304 = btb_rd_addr_p1_f == 8'h48; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4744 = _T_4304 ? btb_bank0_rd_data_way0_out_72 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_4999 = _T_4998 | _T_4744; // @[Mux.scala 27:72] - wire _T_4307 = btb_rd_addr_p1_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4745 = _T_4307 ? btb_bank0_rd_data_way0_out_74 : 22'h0; // @[Mux.scala 27:72] + wire _T_4306 = btb_rd_addr_p1_f == 8'h49; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4745 = _T_4306 ? btb_bank0_rd_data_way0_out_73 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5000 = _T_4999 | _T_4745; // @[Mux.scala 27:72] - wire _T_4309 = btb_rd_addr_p1_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4746 = _T_4309 ? btb_bank0_rd_data_way0_out_75 : 22'h0; // @[Mux.scala 27:72] + wire _T_4308 = btb_rd_addr_p1_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4746 = _T_4308 ? btb_bank0_rd_data_way0_out_74 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5001 = _T_5000 | _T_4746; // @[Mux.scala 27:72] - wire _T_4311 = btb_rd_addr_p1_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4747 = _T_4311 ? btb_bank0_rd_data_way0_out_76 : 22'h0; // @[Mux.scala 27:72] + wire _T_4310 = btb_rd_addr_p1_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4747 = _T_4310 ? btb_bank0_rd_data_way0_out_75 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5002 = _T_5001 | _T_4747; // @[Mux.scala 27:72] - wire _T_4313 = btb_rd_addr_p1_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4748 = _T_4313 ? btb_bank0_rd_data_way0_out_77 : 22'h0; // @[Mux.scala 27:72] + wire _T_4312 = btb_rd_addr_p1_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4748 = _T_4312 ? btb_bank0_rd_data_way0_out_76 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5003 = _T_5002 | _T_4748; // @[Mux.scala 27:72] - wire _T_4315 = btb_rd_addr_p1_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4749 = _T_4315 ? btb_bank0_rd_data_way0_out_78 : 22'h0; // @[Mux.scala 27:72] + wire _T_4314 = btb_rd_addr_p1_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4749 = _T_4314 ? btb_bank0_rd_data_way0_out_77 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5004 = _T_5003 | _T_4749; // @[Mux.scala 27:72] - wire _T_4317 = btb_rd_addr_p1_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4750 = _T_4317 ? btb_bank0_rd_data_way0_out_79 : 22'h0; // @[Mux.scala 27:72] + wire _T_4316 = btb_rd_addr_p1_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4750 = _T_4316 ? btb_bank0_rd_data_way0_out_78 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5005 = _T_5004 | _T_4750; // @[Mux.scala 27:72] - wire _T_4319 = btb_rd_addr_p1_f == 8'h50; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4751 = _T_4319 ? btb_bank0_rd_data_way0_out_80 : 22'h0; // @[Mux.scala 27:72] + wire _T_4318 = btb_rd_addr_p1_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4751 = _T_4318 ? btb_bank0_rd_data_way0_out_79 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5006 = _T_5005 | _T_4751; // @[Mux.scala 27:72] - wire _T_4321 = btb_rd_addr_p1_f == 8'h51; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4752 = _T_4321 ? btb_bank0_rd_data_way0_out_81 : 22'h0; // @[Mux.scala 27:72] + wire _T_4320 = btb_rd_addr_p1_f == 8'h50; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4752 = _T_4320 ? btb_bank0_rd_data_way0_out_80 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5007 = _T_5006 | _T_4752; // @[Mux.scala 27:72] - wire _T_4323 = btb_rd_addr_p1_f == 8'h52; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4753 = _T_4323 ? btb_bank0_rd_data_way0_out_82 : 22'h0; // @[Mux.scala 27:72] + wire _T_4322 = btb_rd_addr_p1_f == 8'h51; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4753 = _T_4322 ? btb_bank0_rd_data_way0_out_81 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5008 = _T_5007 | _T_4753; // @[Mux.scala 27:72] - wire _T_4325 = btb_rd_addr_p1_f == 8'h53; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4754 = _T_4325 ? btb_bank0_rd_data_way0_out_83 : 22'h0; // @[Mux.scala 27:72] + wire _T_4324 = btb_rd_addr_p1_f == 8'h52; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4754 = _T_4324 ? btb_bank0_rd_data_way0_out_82 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5009 = _T_5008 | _T_4754; // @[Mux.scala 27:72] - wire _T_4327 = btb_rd_addr_p1_f == 8'h54; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4755 = _T_4327 ? btb_bank0_rd_data_way0_out_84 : 22'h0; // @[Mux.scala 27:72] + wire _T_4326 = btb_rd_addr_p1_f == 8'h53; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4755 = _T_4326 ? btb_bank0_rd_data_way0_out_83 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5010 = _T_5009 | _T_4755; // @[Mux.scala 27:72] - wire _T_4329 = btb_rd_addr_p1_f == 8'h55; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4756 = _T_4329 ? btb_bank0_rd_data_way0_out_85 : 22'h0; // @[Mux.scala 27:72] + wire _T_4328 = btb_rd_addr_p1_f == 8'h54; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4756 = _T_4328 ? btb_bank0_rd_data_way0_out_84 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5011 = _T_5010 | _T_4756; // @[Mux.scala 27:72] - wire _T_4331 = btb_rd_addr_p1_f == 8'h56; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4757 = _T_4331 ? btb_bank0_rd_data_way0_out_86 : 22'h0; // @[Mux.scala 27:72] + wire _T_4330 = btb_rd_addr_p1_f == 8'h55; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4757 = _T_4330 ? btb_bank0_rd_data_way0_out_85 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5012 = _T_5011 | _T_4757; // @[Mux.scala 27:72] - wire _T_4333 = btb_rd_addr_p1_f == 8'h57; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4758 = _T_4333 ? btb_bank0_rd_data_way0_out_87 : 22'h0; // @[Mux.scala 27:72] + wire _T_4332 = btb_rd_addr_p1_f == 8'h56; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4758 = _T_4332 ? btb_bank0_rd_data_way0_out_86 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5013 = _T_5012 | _T_4758; // @[Mux.scala 27:72] - wire _T_4335 = btb_rd_addr_p1_f == 8'h58; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4759 = _T_4335 ? btb_bank0_rd_data_way0_out_88 : 22'h0; // @[Mux.scala 27:72] + wire _T_4334 = btb_rd_addr_p1_f == 8'h57; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4759 = _T_4334 ? btb_bank0_rd_data_way0_out_87 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5014 = _T_5013 | _T_4759; // @[Mux.scala 27:72] - wire _T_4337 = btb_rd_addr_p1_f == 8'h59; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4760 = _T_4337 ? btb_bank0_rd_data_way0_out_89 : 22'h0; // @[Mux.scala 27:72] + wire _T_4336 = btb_rd_addr_p1_f == 8'h58; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4760 = _T_4336 ? btb_bank0_rd_data_way0_out_88 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5015 = _T_5014 | _T_4760; // @[Mux.scala 27:72] - wire _T_4339 = btb_rd_addr_p1_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4761 = _T_4339 ? btb_bank0_rd_data_way0_out_90 : 22'h0; // @[Mux.scala 27:72] + wire _T_4338 = btb_rd_addr_p1_f == 8'h59; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4761 = _T_4338 ? btb_bank0_rd_data_way0_out_89 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5016 = _T_5015 | _T_4761; // @[Mux.scala 27:72] - wire _T_4341 = btb_rd_addr_p1_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4762 = _T_4341 ? btb_bank0_rd_data_way0_out_91 : 22'h0; // @[Mux.scala 27:72] + wire _T_4340 = btb_rd_addr_p1_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4762 = _T_4340 ? btb_bank0_rd_data_way0_out_90 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5017 = _T_5016 | _T_4762; // @[Mux.scala 27:72] - wire _T_4343 = btb_rd_addr_p1_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4763 = _T_4343 ? btb_bank0_rd_data_way0_out_92 : 22'h0; // @[Mux.scala 27:72] + wire _T_4342 = btb_rd_addr_p1_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4763 = _T_4342 ? btb_bank0_rd_data_way0_out_91 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5018 = _T_5017 | _T_4763; // @[Mux.scala 27:72] - wire _T_4345 = btb_rd_addr_p1_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4764 = _T_4345 ? btb_bank0_rd_data_way0_out_93 : 22'h0; // @[Mux.scala 27:72] + wire _T_4344 = btb_rd_addr_p1_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4764 = _T_4344 ? btb_bank0_rd_data_way0_out_92 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5019 = _T_5018 | _T_4764; // @[Mux.scala 27:72] - wire _T_4347 = btb_rd_addr_p1_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4765 = _T_4347 ? btb_bank0_rd_data_way0_out_94 : 22'h0; // @[Mux.scala 27:72] + wire _T_4346 = btb_rd_addr_p1_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4765 = _T_4346 ? btb_bank0_rd_data_way0_out_93 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5020 = _T_5019 | _T_4765; // @[Mux.scala 27:72] - wire _T_4349 = btb_rd_addr_p1_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4766 = _T_4349 ? btb_bank0_rd_data_way0_out_95 : 22'h0; // @[Mux.scala 27:72] + wire _T_4348 = btb_rd_addr_p1_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4766 = _T_4348 ? btb_bank0_rd_data_way0_out_94 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5021 = _T_5020 | _T_4766; // @[Mux.scala 27:72] - wire _T_4351 = btb_rd_addr_p1_f == 8'h60; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4767 = _T_4351 ? btb_bank0_rd_data_way0_out_96 : 22'h0; // @[Mux.scala 27:72] + wire _T_4350 = btb_rd_addr_p1_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4767 = _T_4350 ? btb_bank0_rd_data_way0_out_95 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5022 = _T_5021 | _T_4767; // @[Mux.scala 27:72] - wire _T_4353 = btb_rd_addr_p1_f == 8'h61; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4768 = _T_4353 ? btb_bank0_rd_data_way0_out_97 : 22'h0; // @[Mux.scala 27:72] + wire _T_4352 = btb_rd_addr_p1_f == 8'h60; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4768 = _T_4352 ? btb_bank0_rd_data_way0_out_96 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5023 = _T_5022 | _T_4768; // @[Mux.scala 27:72] - wire _T_4355 = btb_rd_addr_p1_f == 8'h62; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4769 = _T_4355 ? btb_bank0_rd_data_way0_out_98 : 22'h0; // @[Mux.scala 27:72] + wire _T_4354 = btb_rd_addr_p1_f == 8'h61; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4769 = _T_4354 ? btb_bank0_rd_data_way0_out_97 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5024 = _T_5023 | _T_4769; // @[Mux.scala 27:72] - wire _T_4357 = btb_rd_addr_p1_f == 8'h63; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4770 = _T_4357 ? btb_bank0_rd_data_way0_out_99 : 22'h0; // @[Mux.scala 27:72] + wire _T_4356 = btb_rd_addr_p1_f == 8'h62; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4770 = _T_4356 ? btb_bank0_rd_data_way0_out_98 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5025 = _T_5024 | _T_4770; // @[Mux.scala 27:72] - wire _T_4359 = btb_rd_addr_p1_f == 8'h64; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4771 = _T_4359 ? btb_bank0_rd_data_way0_out_100 : 22'h0; // @[Mux.scala 27:72] + wire _T_4358 = btb_rd_addr_p1_f == 8'h63; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4771 = _T_4358 ? btb_bank0_rd_data_way0_out_99 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5026 = _T_5025 | _T_4771; // @[Mux.scala 27:72] - wire _T_4361 = btb_rd_addr_p1_f == 8'h65; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4772 = _T_4361 ? btb_bank0_rd_data_way0_out_101 : 22'h0; // @[Mux.scala 27:72] + wire _T_4360 = btb_rd_addr_p1_f == 8'h64; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4772 = _T_4360 ? btb_bank0_rd_data_way0_out_100 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5027 = _T_5026 | _T_4772; // @[Mux.scala 27:72] - wire _T_4363 = btb_rd_addr_p1_f == 8'h66; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4773 = _T_4363 ? btb_bank0_rd_data_way0_out_102 : 22'h0; // @[Mux.scala 27:72] + wire _T_4362 = btb_rd_addr_p1_f == 8'h65; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4773 = _T_4362 ? btb_bank0_rd_data_way0_out_101 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5028 = _T_5027 | _T_4773; // @[Mux.scala 27:72] - wire _T_4365 = btb_rd_addr_p1_f == 8'h67; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4774 = _T_4365 ? btb_bank0_rd_data_way0_out_103 : 22'h0; // @[Mux.scala 27:72] + wire _T_4364 = btb_rd_addr_p1_f == 8'h66; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4774 = _T_4364 ? btb_bank0_rd_data_way0_out_102 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5029 = _T_5028 | _T_4774; // @[Mux.scala 27:72] - wire _T_4367 = btb_rd_addr_p1_f == 8'h68; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4775 = _T_4367 ? btb_bank0_rd_data_way0_out_104 : 22'h0; // @[Mux.scala 27:72] + wire _T_4366 = btb_rd_addr_p1_f == 8'h67; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4775 = _T_4366 ? btb_bank0_rd_data_way0_out_103 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5030 = _T_5029 | _T_4775; // @[Mux.scala 27:72] - wire _T_4369 = btb_rd_addr_p1_f == 8'h69; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4776 = _T_4369 ? btb_bank0_rd_data_way0_out_105 : 22'h0; // @[Mux.scala 27:72] + wire _T_4368 = btb_rd_addr_p1_f == 8'h68; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4776 = _T_4368 ? btb_bank0_rd_data_way0_out_104 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5031 = _T_5030 | _T_4776; // @[Mux.scala 27:72] - wire _T_4371 = btb_rd_addr_p1_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4777 = _T_4371 ? btb_bank0_rd_data_way0_out_106 : 22'h0; // @[Mux.scala 27:72] + wire _T_4370 = btb_rd_addr_p1_f == 8'h69; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4777 = _T_4370 ? btb_bank0_rd_data_way0_out_105 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5032 = _T_5031 | _T_4777; // @[Mux.scala 27:72] - wire _T_4373 = btb_rd_addr_p1_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4778 = _T_4373 ? btb_bank0_rd_data_way0_out_107 : 22'h0; // @[Mux.scala 27:72] + wire _T_4372 = btb_rd_addr_p1_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4778 = _T_4372 ? btb_bank0_rd_data_way0_out_106 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5033 = _T_5032 | _T_4778; // @[Mux.scala 27:72] - wire _T_4375 = btb_rd_addr_p1_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4779 = _T_4375 ? btb_bank0_rd_data_way0_out_108 : 22'h0; // @[Mux.scala 27:72] + wire _T_4374 = btb_rd_addr_p1_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4779 = _T_4374 ? btb_bank0_rd_data_way0_out_107 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5034 = _T_5033 | _T_4779; // @[Mux.scala 27:72] - wire _T_4377 = btb_rd_addr_p1_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4780 = _T_4377 ? btb_bank0_rd_data_way0_out_109 : 22'h0; // @[Mux.scala 27:72] + wire _T_4376 = btb_rd_addr_p1_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4780 = _T_4376 ? btb_bank0_rd_data_way0_out_108 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5035 = _T_5034 | _T_4780; // @[Mux.scala 27:72] - wire _T_4379 = btb_rd_addr_p1_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4781 = _T_4379 ? btb_bank0_rd_data_way0_out_110 : 22'h0; // @[Mux.scala 27:72] + wire _T_4378 = btb_rd_addr_p1_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4781 = _T_4378 ? btb_bank0_rd_data_way0_out_109 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5036 = _T_5035 | _T_4781; // @[Mux.scala 27:72] - wire _T_4381 = btb_rd_addr_p1_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4782 = _T_4381 ? btb_bank0_rd_data_way0_out_111 : 22'h0; // @[Mux.scala 27:72] + wire _T_4380 = btb_rd_addr_p1_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4782 = _T_4380 ? btb_bank0_rd_data_way0_out_110 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5037 = _T_5036 | _T_4782; // @[Mux.scala 27:72] - wire _T_4383 = btb_rd_addr_p1_f == 8'h70; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4783 = _T_4383 ? btb_bank0_rd_data_way0_out_112 : 22'h0; // @[Mux.scala 27:72] + wire _T_4382 = btb_rd_addr_p1_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4783 = _T_4382 ? btb_bank0_rd_data_way0_out_111 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5038 = _T_5037 | _T_4783; // @[Mux.scala 27:72] - wire _T_4385 = btb_rd_addr_p1_f == 8'h71; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4784 = _T_4385 ? btb_bank0_rd_data_way0_out_113 : 22'h0; // @[Mux.scala 27:72] + wire _T_4384 = btb_rd_addr_p1_f == 8'h70; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4784 = _T_4384 ? btb_bank0_rd_data_way0_out_112 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5039 = _T_5038 | _T_4784; // @[Mux.scala 27:72] - wire _T_4387 = btb_rd_addr_p1_f == 8'h72; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4785 = _T_4387 ? btb_bank0_rd_data_way0_out_114 : 22'h0; // @[Mux.scala 27:72] + wire _T_4386 = btb_rd_addr_p1_f == 8'h71; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4785 = _T_4386 ? btb_bank0_rd_data_way0_out_113 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5040 = _T_5039 | _T_4785; // @[Mux.scala 27:72] - wire _T_4389 = btb_rd_addr_p1_f == 8'h73; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4786 = _T_4389 ? btb_bank0_rd_data_way0_out_115 : 22'h0; // @[Mux.scala 27:72] + wire _T_4388 = btb_rd_addr_p1_f == 8'h72; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4786 = _T_4388 ? btb_bank0_rd_data_way0_out_114 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5041 = _T_5040 | _T_4786; // @[Mux.scala 27:72] - wire _T_4391 = btb_rd_addr_p1_f == 8'h74; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4787 = _T_4391 ? btb_bank0_rd_data_way0_out_116 : 22'h0; // @[Mux.scala 27:72] + wire _T_4390 = btb_rd_addr_p1_f == 8'h73; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4787 = _T_4390 ? btb_bank0_rd_data_way0_out_115 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5042 = _T_5041 | _T_4787; // @[Mux.scala 27:72] - wire _T_4393 = btb_rd_addr_p1_f == 8'h75; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4788 = _T_4393 ? btb_bank0_rd_data_way0_out_117 : 22'h0; // @[Mux.scala 27:72] + wire _T_4392 = btb_rd_addr_p1_f == 8'h74; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4788 = _T_4392 ? btb_bank0_rd_data_way0_out_116 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5043 = _T_5042 | _T_4788; // @[Mux.scala 27:72] - wire _T_4395 = btb_rd_addr_p1_f == 8'h76; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4789 = _T_4395 ? btb_bank0_rd_data_way0_out_118 : 22'h0; // @[Mux.scala 27:72] + wire _T_4394 = btb_rd_addr_p1_f == 8'h75; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4789 = _T_4394 ? btb_bank0_rd_data_way0_out_117 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5044 = _T_5043 | _T_4789; // @[Mux.scala 27:72] - wire _T_4397 = btb_rd_addr_p1_f == 8'h77; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4790 = _T_4397 ? btb_bank0_rd_data_way0_out_119 : 22'h0; // @[Mux.scala 27:72] + wire _T_4396 = btb_rd_addr_p1_f == 8'h76; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4790 = _T_4396 ? btb_bank0_rd_data_way0_out_118 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5045 = _T_5044 | _T_4790; // @[Mux.scala 27:72] - wire _T_4399 = btb_rd_addr_p1_f == 8'h78; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4791 = _T_4399 ? btb_bank0_rd_data_way0_out_120 : 22'h0; // @[Mux.scala 27:72] + wire _T_4398 = btb_rd_addr_p1_f == 8'h77; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4791 = _T_4398 ? btb_bank0_rd_data_way0_out_119 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5046 = _T_5045 | _T_4791; // @[Mux.scala 27:72] - wire _T_4401 = btb_rd_addr_p1_f == 8'h79; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4792 = _T_4401 ? btb_bank0_rd_data_way0_out_121 : 22'h0; // @[Mux.scala 27:72] + wire _T_4400 = btb_rd_addr_p1_f == 8'h78; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4792 = _T_4400 ? btb_bank0_rd_data_way0_out_120 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5047 = _T_5046 | _T_4792; // @[Mux.scala 27:72] - wire _T_4403 = btb_rd_addr_p1_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4793 = _T_4403 ? btb_bank0_rd_data_way0_out_122 : 22'h0; // @[Mux.scala 27:72] + wire _T_4402 = btb_rd_addr_p1_f == 8'h79; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4793 = _T_4402 ? btb_bank0_rd_data_way0_out_121 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5048 = _T_5047 | _T_4793; // @[Mux.scala 27:72] - wire _T_4405 = btb_rd_addr_p1_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4794 = _T_4405 ? btb_bank0_rd_data_way0_out_123 : 22'h0; // @[Mux.scala 27:72] + wire _T_4404 = btb_rd_addr_p1_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4794 = _T_4404 ? btb_bank0_rd_data_way0_out_122 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5049 = _T_5048 | _T_4794; // @[Mux.scala 27:72] - wire _T_4407 = btb_rd_addr_p1_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4795 = _T_4407 ? btb_bank0_rd_data_way0_out_124 : 22'h0; // @[Mux.scala 27:72] + wire _T_4406 = btb_rd_addr_p1_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4795 = _T_4406 ? btb_bank0_rd_data_way0_out_123 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5050 = _T_5049 | _T_4795; // @[Mux.scala 27:72] - wire _T_4409 = btb_rd_addr_p1_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4796 = _T_4409 ? btb_bank0_rd_data_way0_out_125 : 22'h0; // @[Mux.scala 27:72] + wire _T_4408 = btb_rd_addr_p1_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4796 = _T_4408 ? btb_bank0_rd_data_way0_out_124 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5051 = _T_5050 | _T_4796; // @[Mux.scala 27:72] - wire _T_4411 = btb_rd_addr_p1_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4797 = _T_4411 ? btb_bank0_rd_data_way0_out_126 : 22'h0; // @[Mux.scala 27:72] + wire _T_4410 = btb_rd_addr_p1_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4797 = _T_4410 ? btb_bank0_rd_data_way0_out_125 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5052 = _T_5051 | _T_4797; // @[Mux.scala 27:72] - wire _T_4413 = btb_rd_addr_p1_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4798 = _T_4413 ? btb_bank0_rd_data_way0_out_127 : 22'h0; // @[Mux.scala 27:72] + wire _T_4412 = btb_rd_addr_p1_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4798 = _T_4412 ? btb_bank0_rd_data_way0_out_126 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5053 = _T_5052 | _T_4798; // @[Mux.scala 27:72] - wire _T_4415 = btb_rd_addr_p1_f == 8'h80; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4799 = _T_4415 ? btb_bank0_rd_data_way0_out_128 : 22'h0; // @[Mux.scala 27:72] + wire _T_4414 = btb_rd_addr_p1_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4799 = _T_4414 ? btb_bank0_rd_data_way0_out_127 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5054 = _T_5053 | _T_4799; // @[Mux.scala 27:72] - wire _T_4417 = btb_rd_addr_p1_f == 8'h81; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4800 = _T_4417 ? btb_bank0_rd_data_way0_out_129 : 22'h0; // @[Mux.scala 27:72] + wire _T_4416 = btb_rd_addr_p1_f == 8'h80; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4800 = _T_4416 ? btb_bank0_rd_data_way0_out_128 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5055 = _T_5054 | _T_4800; // @[Mux.scala 27:72] - wire _T_4419 = btb_rd_addr_p1_f == 8'h82; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4801 = _T_4419 ? btb_bank0_rd_data_way0_out_130 : 22'h0; // @[Mux.scala 27:72] + wire _T_4418 = btb_rd_addr_p1_f == 8'h81; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4801 = _T_4418 ? btb_bank0_rd_data_way0_out_129 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5056 = _T_5055 | _T_4801; // @[Mux.scala 27:72] - wire _T_4421 = btb_rd_addr_p1_f == 8'h83; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4802 = _T_4421 ? btb_bank0_rd_data_way0_out_131 : 22'h0; // @[Mux.scala 27:72] + wire _T_4420 = btb_rd_addr_p1_f == 8'h82; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4802 = _T_4420 ? btb_bank0_rd_data_way0_out_130 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5057 = _T_5056 | _T_4802; // @[Mux.scala 27:72] - wire _T_4423 = btb_rd_addr_p1_f == 8'h84; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4803 = _T_4423 ? btb_bank0_rd_data_way0_out_132 : 22'h0; // @[Mux.scala 27:72] + wire _T_4422 = btb_rd_addr_p1_f == 8'h83; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4803 = _T_4422 ? btb_bank0_rd_data_way0_out_131 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5058 = _T_5057 | _T_4803; // @[Mux.scala 27:72] - wire _T_4425 = btb_rd_addr_p1_f == 8'h85; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4804 = _T_4425 ? btb_bank0_rd_data_way0_out_133 : 22'h0; // @[Mux.scala 27:72] + wire _T_4424 = btb_rd_addr_p1_f == 8'h84; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4804 = _T_4424 ? btb_bank0_rd_data_way0_out_132 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5059 = _T_5058 | _T_4804; // @[Mux.scala 27:72] - wire _T_4427 = btb_rd_addr_p1_f == 8'h86; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4805 = _T_4427 ? btb_bank0_rd_data_way0_out_134 : 22'h0; // @[Mux.scala 27:72] + wire _T_4426 = btb_rd_addr_p1_f == 8'h85; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4805 = _T_4426 ? btb_bank0_rd_data_way0_out_133 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5060 = _T_5059 | _T_4805; // @[Mux.scala 27:72] - wire _T_4429 = btb_rd_addr_p1_f == 8'h87; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4806 = _T_4429 ? btb_bank0_rd_data_way0_out_135 : 22'h0; // @[Mux.scala 27:72] + wire _T_4428 = btb_rd_addr_p1_f == 8'h86; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4806 = _T_4428 ? btb_bank0_rd_data_way0_out_134 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5061 = _T_5060 | _T_4806; // @[Mux.scala 27:72] - wire _T_4431 = btb_rd_addr_p1_f == 8'h88; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4807 = _T_4431 ? btb_bank0_rd_data_way0_out_136 : 22'h0; // @[Mux.scala 27:72] + wire _T_4430 = btb_rd_addr_p1_f == 8'h87; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4807 = _T_4430 ? btb_bank0_rd_data_way0_out_135 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5062 = _T_5061 | _T_4807; // @[Mux.scala 27:72] - wire _T_4433 = btb_rd_addr_p1_f == 8'h89; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4808 = _T_4433 ? btb_bank0_rd_data_way0_out_137 : 22'h0; // @[Mux.scala 27:72] + wire _T_4432 = btb_rd_addr_p1_f == 8'h88; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4808 = _T_4432 ? btb_bank0_rd_data_way0_out_136 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5063 = _T_5062 | _T_4808; // @[Mux.scala 27:72] - wire _T_4435 = btb_rd_addr_p1_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4809 = _T_4435 ? btb_bank0_rd_data_way0_out_138 : 22'h0; // @[Mux.scala 27:72] + wire _T_4434 = btb_rd_addr_p1_f == 8'h89; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4809 = _T_4434 ? btb_bank0_rd_data_way0_out_137 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5064 = _T_5063 | _T_4809; // @[Mux.scala 27:72] - wire _T_4437 = btb_rd_addr_p1_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4810 = _T_4437 ? btb_bank0_rd_data_way0_out_139 : 22'h0; // @[Mux.scala 27:72] + wire _T_4436 = btb_rd_addr_p1_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4810 = _T_4436 ? btb_bank0_rd_data_way0_out_138 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5065 = _T_5064 | _T_4810; // @[Mux.scala 27:72] - wire _T_4439 = btb_rd_addr_p1_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4811 = _T_4439 ? btb_bank0_rd_data_way0_out_140 : 22'h0; // @[Mux.scala 27:72] + wire _T_4438 = btb_rd_addr_p1_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4811 = _T_4438 ? btb_bank0_rd_data_way0_out_139 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5066 = _T_5065 | _T_4811; // @[Mux.scala 27:72] - wire _T_4441 = btb_rd_addr_p1_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4812 = _T_4441 ? btb_bank0_rd_data_way0_out_141 : 22'h0; // @[Mux.scala 27:72] + wire _T_4440 = btb_rd_addr_p1_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4812 = _T_4440 ? btb_bank0_rd_data_way0_out_140 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5067 = _T_5066 | _T_4812; // @[Mux.scala 27:72] - wire _T_4443 = btb_rd_addr_p1_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4813 = _T_4443 ? btb_bank0_rd_data_way0_out_142 : 22'h0; // @[Mux.scala 27:72] + wire _T_4442 = btb_rd_addr_p1_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4813 = _T_4442 ? btb_bank0_rd_data_way0_out_141 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5068 = _T_5067 | _T_4813; // @[Mux.scala 27:72] - wire _T_4445 = btb_rd_addr_p1_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4814 = _T_4445 ? btb_bank0_rd_data_way0_out_143 : 22'h0; // @[Mux.scala 27:72] + wire _T_4444 = btb_rd_addr_p1_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4814 = _T_4444 ? btb_bank0_rd_data_way0_out_142 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5069 = _T_5068 | _T_4814; // @[Mux.scala 27:72] - wire _T_4447 = btb_rd_addr_p1_f == 8'h90; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4815 = _T_4447 ? btb_bank0_rd_data_way0_out_144 : 22'h0; // @[Mux.scala 27:72] + wire _T_4446 = btb_rd_addr_p1_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4815 = _T_4446 ? btb_bank0_rd_data_way0_out_143 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5070 = _T_5069 | _T_4815; // @[Mux.scala 27:72] - wire _T_4449 = btb_rd_addr_p1_f == 8'h91; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4816 = _T_4449 ? btb_bank0_rd_data_way0_out_145 : 22'h0; // @[Mux.scala 27:72] + wire _T_4448 = btb_rd_addr_p1_f == 8'h90; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4816 = _T_4448 ? btb_bank0_rd_data_way0_out_144 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5071 = _T_5070 | _T_4816; // @[Mux.scala 27:72] - wire _T_4451 = btb_rd_addr_p1_f == 8'h92; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4817 = _T_4451 ? btb_bank0_rd_data_way0_out_146 : 22'h0; // @[Mux.scala 27:72] + wire _T_4450 = btb_rd_addr_p1_f == 8'h91; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4817 = _T_4450 ? btb_bank0_rd_data_way0_out_145 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5072 = _T_5071 | _T_4817; // @[Mux.scala 27:72] - wire _T_4453 = btb_rd_addr_p1_f == 8'h93; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4818 = _T_4453 ? btb_bank0_rd_data_way0_out_147 : 22'h0; // @[Mux.scala 27:72] + wire _T_4452 = btb_rd_addr_p1_f == 8'h92; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4818 = _T_4452 ? btb_bank0_rd_data_way0_out_146 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5073 = _T_5072 | _T_4818; // @[Mux.scala 27:72] - wire _T_4455 = btb_rd_addr_p1_f == 8'h94; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4819 = _T_4455 ? btb_bank0_rd_data_way0_out_148 : 22'h0; // @[Mux.scala 27:72] + wire _T_4454 = btb_rd_addr_p1_f == 8'h93; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4819 = _T_4454 ? btb_bank0_rd_data_way0_out_147 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5074 = _T_5073 | _T_4819; // @[Mux.scala 27:72] - wire _T_4457 = btb_rd_addr_p1_f == 8'h95; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4820 = _T_4457 ? btb_bank0_rd_data_way0_out_149 : 22'h0; // @[Mux.scala 27:72] + wire _T_4456 = btb_rd_addr_p1_f == 8'h94; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4820 = _T_4456 ? btb_bank0_rd_data_way0_out_148 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5075 = _T_5074 | _T_4820; // @[Mux.scala 27:72] - wire _T_4459 = btb_rd_addr_p1_f == 8'h96; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4821 = _T_4459 ? btb_bank0_rd_data_way0_out_150 : 22'h0; // @[Mux.scala 27:72] + wire _T_4458 = btb_rd_addr_p1_f == 8'h95; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4821 = _T_4458 ? btb_bank0_rd_data_way0_out_149 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5076 = _T_5075 | _T_4821; // @[Mux.scala 27:72] - wire _T_4461 = btb_rd_addr_p1_f == 8'h97; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4822 = _T_4461 ? btb_bank0_rd_data_way0_out_151 : 22'h0; // @[Mux.scala 27:72] + wire _T_4460 = btb_rd_addr_p1_f == 8'h96; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4822 = _T_4460 ? btb_bank0_rd_data_way0_out_150 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5077 = _T_5076 | _T_4822; // @[Mux.scala 27:72] - wire _T_4463 = btb_rd_addr_p1_f == 8'h98; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4823 = _T_4463 ? btb_bank0_rd_data_way0_out_152 : 22'h0; // @[Mux.scala 27:72] + wire _T_4462 = btb_rd_addr_p1_f == 8'h97; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4823 = _T_4462 ? btb_bank0_rd_data_way0_out_151 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5078 = _T_5077 | _T_4823; // @[Mux.scala 27:72] - wire _T_4465 = btb_rd_addr_p1_f == 8'h99; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4824 = _T_4465 ? btb_bank0_rd_data_way0_out_153 : 22'h0; // @[Mux.scala 27:72] + wire _T_4464 = btb_rd_addr_p1_f == 8'h98; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4824 = _T_4464 ? btb_bank0_rd_data_way0_out_152 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5079 = _T_5078 | _T_4824; // @[Mux.scala 27:72] - wire _T_4467 = btb_rd_addr_p1_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4825 = _T_4467 ? btb_bank0_rd_data_way0_out_154 : 22'h0; // @[Mux.scala 27:72] + wire _T_4466 = btb_rd_addr_p1_f == 8'h99; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4825 = _T_4466 ? btb_bank0_rd_data_way0_out_153 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5080 = _T_5079 | _T_4825; // @[Mux.scala 27:72] - wire _T_4469 = btb_rd_addr_p1_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4826 = _T_4469 ? btb_bank0_rd_data_way0_out_155 : 22'h0; // @[Mux.scala 27:72] + wire _T_4468 = btb_rd_addr_p1_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4826 = _T_4468 ? btb_bank0_rd_data_way0_out_154 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5081 = _T_5080 | _T_4826; // @[Mux.scala 27:72] - wire _T_4471 = btb_rd_addr_p1_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4827 = _T_4471 ? btb_bank0_rd_data_way0_out_156 : 22'h0; // @[Mux.scala 27:72] + wire _T_4470 = btb_rd_addr_p1_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4827 = _T_4470 ? btb_bank0_rd_data_way0_out_155 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5082 = _T_5081 | _T_4827; // @[Mux.scala 27:72] - wire _T_4473 = btb_rd_addr_p1_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4828 = _T_4473 ? btb_bank0_rd_data_way0_out_157 : 22'h0; // @[Mux.scala 27:72] + wire _T_4472 = btb_rd_addr_p1_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4828 = _T_4472 ? btb_bank0_rd_data_way0_out_156 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5083 = _T_5082 | _T_4828; // @[Mux.scala 27:72] - wire _T_4475 = btb_rd_addr_p1_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4829 = _T_4475 ? btb_bank0_rd_data_way0_out_158 : 22'h0; // @[Mux.scala 27:72] + wire _T_4474 = btb_rd_addr_p1_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4829 = _T_4474 ? btb_bank0_rd_data_way0_out_157 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5084 = _T_5083 | _T_4829; // @[Mux.scala 27:72] - wire _T_4477 = btb_rd_addr_p1_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4830 = _T_4477 ? btb_bank0_rd_data_way0_out_159 : 22'h0; // @[Mux.scala 27:72] + wire _T_4476 = btb_rd_addr_p1_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4830 = _T_4476 ? btb_bank0_rd_data_way0_out_158 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5085 = _T_5084 | _T_4830; // @[Mux.scala 27:72] - wire _T_4479 = btb_rd_addr_p1_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4831 = _T_4479 ? btb_bank0_rd_data_way0_out_160 : 22'h0; // @[Mux.scala 27:72] + wire _T_4478 = btb_rd_addr_p1_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4831 = _T_4478 ? btb_bank0_rd_data_way0_out_159 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5086 = _T_5085 | _T_4831; // @[Mux.scala 27:72] - wire _T_4481 = btb_rd_addr_p1_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4832 = _T_4481 ? btb_bank0_rd_data_way0_out_161 : 22'h0; // @[Mux.scala 27:72] + wire _T_4480 = btb_rd_addr_p1_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4832 = _T_4480 ? btb_bank0_rd_data_way0_out_160 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5087 = _T_5086 | _T_4832; // @[Mux.scala 27:72] - wire _T_4483 = btb_rd_addr_p1_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4833 = _T_4483 ? btb_bank0_rd_data_way0_out_162 : 22'h0; // @[Mux.scala 27:72] + wire _T_4482 = btb_rd_addr_p1_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4833 = _T_4482 ? btb_bank0_rd_data_way0_out_161 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5088 = _T_5087 | _T_4833; // @[Mux.scala 27:72] - wire _T_4485 = btb_rd_addr_p1_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4834 = _T_4485 ? btb_bank0_rd_data_way0_out_163 : 22'h0; // @[Mux.scala 27:72] + wire _T_4484 = btb_rd_addr_p1_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4834 = _T_4484 ? btb_bank0_rd_data_way0_out_162 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5089 = _T_5088 | _T_4834; // @[Mux.scala 27:72] - wire _T_4487 = btb_rd_addr_p1_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4835 = _T_4487 ? btb_bank0_rd_data_way0_out_164 : 22'h0; // @[Mux.scala 27:72] + wire _T_4486 = btb_rd_addr_p1_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4835 = _T_4486 ? btb_bank0_rd_data_way0_out_163 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5090 = _T_5089 | _T_4835; // @[Mux.scala 27:72] - wire _T_4489 = btb_rd_addr_p1_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4836 = _T_4489 ? btb_bank0_rd_data_way0_out_165 : 22'h0; // @[Mux.scala 27:72] + wire _T_4488 = btb_rd_addr_p1_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4836 = _T_4488 ? btb_bank0_rd_data_way0_out_164 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5091 = _T_5090 | _T_4836; // @[Mux.scala 27:72] - wire _T_4491 = btb_rd_addr_p1_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4837 = _T_4491 ? btb_bank0_rd_data_way0_out_166 : 22'h0; // @[Mux.scala 27:72] + wire _T_4490 = btb_rd_addr_p1_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4837 = _T_4490 ? btb_bank0_rd_data_way0_out_165 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5092 = _T_5091 | _T_4837; // @[Mux.scala 27:72] - wire _T_4493 = btb_rd_addr_p1_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4838 = _T_4493 ? btb_bank0_rd_data_way0_out_167 : 22'h0; // @[Mux.scala 27:72] + wire _T_4492 = btb_rd_addr_p1_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4838 = _T_4492 ? btb_bank0_rd_data_way0_out_166 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5093 = _T_5092 | _T_4838; // @[Mux.scala 27:72] - wire _T_4495 = btb_rd_addr_p1_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4839 = _T_4495 ? btb_bank0_rd_data_way0_out_168 : 22'h0; // @[Mux.scala 27:72] + wire _T_4494 = btb_rd_addr_p1_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4839 = _T_4494 ? btb_bank0_rd_data_way0_out_167 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5094 = _T_5093 | _T_4839; // @[Mux.scala 27:72] - wire _T_4497 = btb_rd_addr_p1_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4840 = _T_4497 ? btb_bank0_rd_data_way0_out_169 : 22'h0; // @[Mux.scala 27:72] + wire _T_4496 = btb_rd_addr_p1_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4840 = _T_4496 ? btb_bank0_rd_data_way0_out_168 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5095 = _T_5094 | _T_4840; // @[Mux.scala 27:72] - wire _T_4499 = btb_rd_addr_p1_f == 8'haa; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4841 = _T_4499 ? btb_bank0_rd_data_way0_out_170 : 22'h0; // @[Mux.scala 27:72] + wire _T_4498 = btb_rd_addr_p1_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4841 = _T_4498 ? btb_bank0_rd_data_way0_out_169 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5096 = _T_5095 | _T_4841; // @[Mux.scala 27:72] - wire _T_4501 = btb_rd_addr_p1_f == 8'hab; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4842 = _T_4501 ? btb_bank0_rd_data_way0_out_171 : 22'h0; // @[Mux.scala 27:72] + wire _T_4500 = btb_rd_addr_p1_f == 8'haa; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4842 = _T_4500 ? btb_bank0_rd_data_way0_out_170 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5097 = _T_5096 | _T_4842; // @[Mux.scala 27:72] - wire _T_4503 = btb_rd_addr_p1_f == 8'hac; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4843 = _T_4503 ? btb_bank0_rd_data_way0_out_172 : 22'h0; // @[Mux.scala 27:72] + wire _T_4502 = btb_rd_addr_p1_f == 8'hab; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4843 = _T_4502 ? btb_bank0_rd_data_way0_out_171 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5098 = _T_5097 | _T_4843; // @[Mux.scala 27:72] - wire _T_4505 = btb_rd_addr_p1_f == 8'had; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4844 = _T_4505 ? btb_bank0_rd_data_way0_out_173 : 22'h0; // @[Mux.scala 27:72] + wire _T_4504 = btb_rd_addr_p1_f == 8'hac; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4844 = _T_4504 ? btb_bank0_rd_data_way0_out_172 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5099 = _T_5098 | _T_4844; // @[Mux.scala 27:72] - wire _T_4507 = btb_rd_addr_p1_f == 8'hae; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4845 = _T_4507 ? btb_bank0_rd_data_way0_out_174 : 22'h0; // @[Mux.scala 27:72] + wire _T_4506 = btb_rd_addr_p1_f == 8'had; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4845 = _T_4506 ? btb_bank0_rd_data_way0_out_173 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5100 = _T_5099 | _T_4845; // @[Mux.scala 27:72] - wire _T_4509 = btb_rd_addr_p1_f == 8'haf; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4846 = _T_4509 ? btb_bank0_rd_data_way0_out_175 : 22'h0; // @[Mux.scala 27:72] + wire _T_4508 = btb_rd_addr_p1_f == 8'hae; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4846 = _T_4508 ? btb_bank0_rd_data_way0_out_174 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5101 = _T_5100 | _T_4846; // @[Mux.scala 27:72] - wire _T_4511 = btb_rd_addr_p1_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4847 = _T_4511 ? btb_bank0_rd_data_way0_out_176 : 22'h0; // @[Mux.scala 27:72] + wire _T_4510 = btb_rd_addr_p1_f == 8'haf; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4847 = _T_4510 ? btb_bank0_rd_data_way0_out_175 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5102 = _T_5101 | _T_4847; // @[Mux.scala 27:72] - wire _T_4513 = btb_rd_addr_p1_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4848 = _T_4513 ? btb_bank0_rd_data_way0_out_177 : 22'h0; // @[Mux.scala 27:72] + wire _T_4512 = btb_rd_addr_p1_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4848 = _T_4512 ? btb_bank0_rd_data_way0_out_176 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5103 = _T_5102 | _T_4848; // @[Mux.scala 27:72] - wire _T_4515 = btb_rd_addr_p1_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4849 = _T_4515 ? btb_bank0_rd_data_way0_out_178 : 22'h0; // @[Mux.scala 27:72] + wire _T_4514 = btb_rd_addr_p1_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4849 = _T_4514 ? btb_bank0_rd_data_way0_out_177 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5104 = _T_5103 | _T_4849; // @[Mux.scala 27:72] - wire _T_4517 = btb_rd_addr_p1_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4850 = _T_4517 ? btb_bank0_rd_data_way0_out_179 : 22'h0; // @[Mux.scala 27:72] + wire _T_4516 = btb_rd_addr_p1_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4850 = _T_4516 ? btb_bank0_rd_data_way0_out_178 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5105 = _T_5104 | _T_4850; // @[Mux.scala 27:72] - wire _T_4519 = btb_rd_addr_p1_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4851 = _T_4519 ? btb_bank0_rd_data_way0_out_180 : 22'h0; // @[Mux.scala 27:72] + wire _T_4518 = btb_rd_addr_p1_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4851 = _T_4518 ? btb_bank0_rd_data_way0_out_179 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5106 = _T_5105 | _T_4851; // @[Mux.scala 27:72] - wire _T_4521 = btb_rd_addr_p1_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4852 = _T_4521 ? btb_bank0_rd_data_way0_out_181 : 22'h0; // @[Mux.scala 27:72] + wire _T_4520 = btb_rd_addr_p1_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4852 = _T_4520 ? btb_bank0_rd_data_way0_out_180 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5107 = _T_5106 | _T_4852; // @[Mux.scala 27:72] - wire _T_4523 = btb_rd_addr_p1_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4853 = _T_4523 ? btb_bank0_rd_data_way0_out_182 : 22'h0; // @[Mux.scala 27:72] + wire _T_4522 = btb_rd_addr_p1_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4853 = _T_4522 ? btb_bank0_rd_data_way0_out_181 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5108 = _T_5107 | _T_4853; // @[Mux.scala 27:72] - wire _T_4525 = btb_rd_addr_p1_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4854 = _T_4525 ? btb_bank0_rd_data_way0_out_183 : 22'h0; // @[Mux.scala 27:72] + wire _T_4524 = btb_rd_addr_p1_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4854 = _T_4524 ? btb_bank0_rd_data_way0_out_182 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5109 = _T_5108 | _T_4854; // @[Mux.scala 27:72] - wire _T_4527 = btb_rd_addr_p1_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4855 = _T_4527 ? btb_bank0_rd_data_way0_out_184 : 22'h0; // @[Mux.scala 27:72] + wire _T_4526 = btb_rd_addr_p1_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4855 = _T_4526 ? btb_bank0_rd_data_way0_out_183 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5110 = _T_5109 | _T_4855; // @[Mux.scala 27:72] - wire _T_4529 = btb_rd_addr_p1_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4856 = _T_4529 ? btb_bank0_rd_data_way0_out_185 : 22'h0; // @[Mux.scala 27:72] + wire _T_4528 = btb_rd_addr_p1_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4856 = _T_4528 ? btb_bank0_rd_data_way0_out_184 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5111 = _T_5110 | _T_4856; // @[Mux.scala 27:72] - wire _T_4531 = btb_rd_addr_p1_f == 8'hba; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4857 = _T_4531 ? btb_bank0_rd_data_way0_out_186 : 22'h0; // @[Mux.scala 27:72] + wire _T_4530 = btb_rd_addr_p1_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4857 = _T_4530 ? btb_bank0_rd_data_way0_out_185 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5112 = _T_5111 | _T_4857; // @[Mux.scala 27:72] - wire _T_4533 = btb_rd_addr_p1_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4858 = _T_4533 ? btb_bank0_rd_data_way0_out_187 : 22'h0; // @[Mux.scala 27:72] + wire _T_4532 = btb_rd_addr_p1_f == 8'hba; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4858 = _T_4532 ? btb_bank0_rd_data_way0_out_186 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5113 = _T_5112 | _T_4858; // @[Mux.scala 27:72] - wire _T_4535 = btb_rd_addr_p1_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4859 = _T_4535 ? btb_bank0_rd_data_way0_out_188 : 22'h0; // @[Mux.scala 27:72] + wire _T_4534 = btb_rd_addr_p1_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4859 = _T_4534 ? btb_bank0_rd_data_way0_out_187 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5114 = _T_5113 | _T_4859; // @[Mux.scala 27:72] - wire _T_4537 = btb_rd_addr_p1_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4860 = _T_4537 ? btb_bank0_rd_data_way0_out_189 : 22'h0; // @[Mux.scala 27:72] + wire _T_4536 = btb_rd_addr_p1_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4860 = _T_4536 ? btb_bank0_rd_data_way0_out_188 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5115 = _T_5114 | _T_4860; // @[Mux.scala 27:72] - wire _T_4539 = btb_rd_addr_p1_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4861 = _T_4539 ? btb_bank0_rd_data_way0_out_190 : 22'h0; // @[Mux.scala 27:72] + wire _T_4538 = btb_rd_addr_p1_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4861 = _T_4538 ? btb_bank0_rd_data_way0_out_189 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5116 = _T_5115 | _T_4861; // @[Mux.scala 27:72] - wire _T_4541 = btb_rd_addr_p1_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4862 = _T_4541 ? btb_bank0_rd_data_way0_out_191 : 22'h0; // @[Mux.scala 27:72] + wire _T_4540 = btb_rd_addr_p1_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4862 = _T_4540 ? btb_bank0_rd_data_way0_out_190 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5117 = _T_5116 | _T_4862; // @[Mux.scala 27:72] - wire _T_4543 = btb_rd_addr_p1_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4863 = _T_4543 ? btb_bank0_rd_data_way0_out_192 : 22'h0; // @[Mux.scala 27:72] + wire _T_4542 = btb_rd_addr_p1_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4863 = _T_4542 ? btb_bank0_rd_data_way0_out_191 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5118 = _T_5117 | _T_4863; // @[Mux.scala 27:72] - wire _T_4545 = btb_rd_addr_p1_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4864 = _T_4545 ? btb_bank0_rd_data_way0_out_193 : 22'h0; // @[Mux.scala 27:72] + wire _T_4544 = btb_rd_addr_p1_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4864 = _T_4544 ? btb_bank0_rd_data_way0_out_192 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5119 = _T_5118 | _T_4864; // @[Mux.scala 27:72] - wire _T_4547 = btb_rd_addr_p1_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4865 = _T_4547 ? btb_bank0_rd_data_way0_out_194 : 22'h0; // @[Mux.scala 27:72] + wire _T_4546 = btb_rd_addr_p1_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4865 = _T_4546 ? btb_bank0_rd_data_way0_out_193 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5120 = _T_5119 | _T_4865; // @[Mux.scala 27:72] - wire _T_4549 = btb_rd_addr_p1_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4866 = _T_4549 ? btb_bank0_rd_data_way0_out_195 : 22'h0; // @[Mux.scala 27:72] + wire _T_4548 = btb_rd_addr_p1_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4866 = _T_4548 ? btb_bank0_rd_data_way0_out_194 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5121 = _T_5120 | _T_4866; // @[Mux.scala 27:72] - wire _T_4551 = btb_rd_addr_p1_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4867 = _T_4551 ? btb_bank0_rd_data_way0_out_196 : 22'h0; // @[Mux.scala 27:72] + wire _T_4550 = btb_rd_addr_p1_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4867 = _T_4550 ? btb_bank0_rd_data_way0_out_195 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5122 = _T_5121 | _T_4867; // @[Mux.scala 27:72] - wire _T_4553 = btb_rd_addr_p1_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4868 = _T_4553 ? btb_bank0_rd_data_way0_out_197 : 22'h0; // @[Mux.scala 27:72] + wire _T_4552 = btb_rd_addr_p1_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4868 = _T_4552 ? btb_bank0_rd_data_way0_out_196 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5123 = _T_5122 | _T_4868; // @[Mux.scala 27:72] - wire _T_4555 = btb_rd_addr_p1_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4869 = _T_4555 ? btb_bank0_rd_data_way0_out_198 : 22'h0; // @[Mux.scala 27:72] + wire _T_4554 = btb_rd_addr_p1_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4869 = _T_4554 ? btb_bank0_rd_data_way0_out_197 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5124 = _T_5123 | _T_4869; // @[Mux.scala 27:72] - wire _T_4557 = btb_rd_addr_p1_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4870 = _T_4557 ? btb_bank0_rd_data_way0_out_199 : 22'h0; // @[Mux.scala 27:72] + wire _T_4556 = btb_rd_addr_p1_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4870 = _T_4556 ? btb_bank0_rd_data_way0_out_198 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5125 = _T_5124 | _T_4870; // @[Mux.scala 27:72] - wire _T_4559 = btb_rd_addr_p1_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4871 = _T_4559 ? btb_bank0_rd_data_way0_out_200 : 22'h0; // @[Mux.scala 27:72] + wire _T_4558 = btb_rd_addr_p1_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4871 = _T_4558 ? btb_bank0_rd_data_way0_out_199 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5126 = _T_5125 | _T_4871; // @[Mux.scala 27:72] - wire _T_4561 = btb_rd_addr_p1_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4872 = _T_4561 ? btb_bank0_rd_data_way0_out_201 : 22'h0; // @[Mux.scala 27:72] + wire _T_4560 = btb_rd_addr_p1_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4872 = _T_4560 ? btb_bank0_rd_data_way0_out_200 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5127 = _T_5126 | _T_4872; // @[Mux.scala 27:72] - wire _T_4563 = btb_rd_addr_p1_f == 8'hca; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4873 = _T_4563 ? btb_bank0_rd_data_way0_out_202 : 22'h0; // @[Mux.scala 27:72] + wire _T_4562 = btb_rd_addr_p1_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4873 = _T_4562 ? btb_bank0_rd_data_way0_out_201 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5128 = _T_5127 | _T_4873; // @[Mux.scala 27:72] - wire _T_4565 = btb_rd_addr_p1_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4874 = _T_4565 ? btb_bank0_rd_data_way0_out_203 : 22'h0; // @[Mux.scala 27:72] + wire _T_4564 = btb_rd_addr_p1_f == 8'hca; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4874 = _T_4564 ? btb_bank0_rd_data_way0_out_202 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5129 = _T_5128 | _T_4874; // @[Mux.scala 27:72] - wire _T_4567 = btb_rd_addr_p1_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4875 = _T_4567 ? btb_bank0_rd_data_way0_out_204 : 22'h0; // @[Mux.scala 27:72] + wire _T_4566 = btb_rd_addr_p1_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4875 = _T_4566 ? btb_bank0_rd_data_way0_out_203 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5130 = _T_5129 | _T_4875; // @[Mux.scala 27:72] - wire _T_4569 = btb_rd_addr_p1_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4876 = _T_4569 ? btb_bank0_rd_data_way0_out_205 : 22'h0; // @[Mux.scala 27:72] + wire _T_4568 = btb_rd_addr_p1_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4876 = _T_4568 ? btb_bank0_rd_data_way0_out_204 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5131 = _T_5130 | _T_4876; // @[Mux.scala 27:72] - wire _T_4571 = btb_rd_addr_p1_f == 8'hce; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4877 = _T_4571 ? btb_bank0_rd_data_way0_out_206 : 22'h0; // @[Mux.scala 27:72] + wire _T_4570 = btb_rd_addr_p1_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4877 = _T_4570 ? btb_bank0_rd_data_way0_out_205 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5132 = _T_5131 | _T_4877; // @[Mux.scala 27:72] - wire _T_4573 = btb_rd_addr_p1_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4878 = _T_4573 ? btb_bank0_rd_data_way0_out_207 : 22'h0; // @[Mux.scala 27:72] + wire _T_4572 = btb_rd_addr_p1_f == 8'hce; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4878 = _T_4572 ? btb_bank0_rd_data_way0_out_206 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5133 = _T_5132 | _T_4878; // @[Mux.scala 27:72] - wire _T_4575 = btb_rd_addr_p1_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4879 = _T_4575 ? btb_bank0_rd_data_way0_out_208 : 22'h0; // @[Mux.scala 27:72] + wire _T_4574 = btb_rd_addr_p1_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4879 = _T_4574 ? btb_bank0_rd_data_way0_out_207 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5134 = _T_5133 | _T_4879; // @[Mux.scala 27:72] - wire _T_4577 = btb_rd_addr_p1_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4880 = _T_4577 ? btb_bank0_rd_data_way0_out_209 : 22'h0; // @[Mux.scala 27:72] + wire _T_4576 = btb_rd_addr_p1_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4880 = _T_4576 ? btb_bank0_rd_data_way0_out_208 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5135 = _T_5134 | _T_4880; // @[Mux.scala 27:72] - wire _T_4579 = btb_rd_addr_p1_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4881 = _T_4579 ? btb_bank0_rd_data_way0_out_210 : 22'h0; // @[Mux.scala 27:72] + wire _T_4578 = btb_rd_addr_p1_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4881 = _T_4578 ? btb_bank0_rd_data_way0_out_209 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5136 = _T_5135 | _T_4881; // @[Mux.scala 27:72] - wire _T_4581 = btb_rd_addr_p1_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4882 = _T_4581 ? btb_bank0_rd_data_way0_out_211 : 22'h0; // @[Mux.scala 27:72] + wire _T_4580 = btb_rd_addr_p1_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4882 = _T_4580 ? btb_bank0_rd_data_way0_out_210 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5137 = _T_5136 | _T_4882; // @[Mux.scala 27:72] - wire _T_4583 = btb_rd_addr_p1_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4883 = _T_4583 ? btb_bank0_rd_data_way0_out_212 : 22'h0; // @[Mux.scala 27:72] + wire _T_4582 = btb_rd_addr_p1_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4883 = _T_4582 ? btb_bank0_rd_data_way0_out_211 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5138 = _T_5137 | _T_4883; // @[Mux.scala 27:72] - wire _T_4585 = btb_rd_addr_p1_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4884 = _T_4585 ? btb_bank0_rd_data_way0_out_213 : 22'h0; // @[Mux.scala 27:72] + wire _T_4584 = btb_rd_addr_p1_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4884 = _T_4584 ? btb_bank0_rd_data_way0_out_212 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5139 = _T_5138 | _T_4884; // @[Mux.scala 27:72] - wire _T_4587 = btb_rd_addr_p1_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4885 = _T_4587 ? btb_bank0_rd_data_way0_out_214 : 22'h0; // @[Mux.scala 27:72] + wire _T_4586 = btb_rd_addr_p1_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4885 = _T_4586 ? btb_bank0_rd_data_way0_out_213 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5140 = _T_5139 | _T_4885; // @[Mux.scala 27:72] - wire _T_4589 = btb_rd_addr_p1_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4886 = _T_4589 ? btb_bank0_rd_data_way0_out_215 : 22'h0; // @[Mux.scala 27:72] + wire _T_4588 = btb_rd_addr_p1_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4886 = _T_4588 ? btb_bank0_rd_data_way0_out_214 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5141 = _T_5140 | _T_4886; // @[Mux.scala 27:72] - wire _T_4591 = btb_rd_addr_p1_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4887 = _T_4591 ? btb_bank0_rd_data_way0_out_216 : 22'h0; // @[Mux.scala 27:72] + wire _T_4590 = btb_rd_addr_p1_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4887 = _T_4590 ? btb_bank0_rd_data_way0_out_215 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5142 = _T_5141 | _T_4887; // @[Mux.scala 27:72] - wire _T_4593 = btb_rd_addr_p1_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4888 = _T_4593 ? btb_bank0_rd_data_way0_out_217 : 22'h0; // @[Mux.scala 27:72] + wire _T_4592 = btb_rd_addr_p1_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4888 = _T_4592 ? btb_bank0_rd_data_way0_out_216 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5143 = _T_5142 | _T_4888; // @[Mux.scala 27:72] - wire _T_4595 = btb_rd_addr_p1_f == 8'hda; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4889 = _T_4595 ? btb_bank0_rd_data_way0_out_218 : 22'h0; // @[Mux.scala 27:72] + wire _T_4594 = btb_rd_addr_p1_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4889 = _T_4594 ? btb_bank0_rd_data_way0_out_217 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5144 = _T_5143 | _T_4889; // @[Mux.scala 27:72] - wire _T_4597 = btb_rd_addr_p1_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4890 = _T_4597 ? btb_bank0_rd_data_way0_out_219 : 22'h0; // @[Mux.scala 27:72] + wire _T_4596 = btb_rd_addr_p1_f == 8'hda; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4890 = _T_4596 ? btb_bank0_rd_data_way0_out_218 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5145 = _T_5144 | _T_4890; // @[Mux.scala 27:72] - wire _T_4599 = btb_rd_addr_p1_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4891 = _T_4599 ? btb_bank0_rd_data_way0_out_220 : 22'h0; // @[Mux.scala 27:72] + wire _T_4598 = btb_rd_addr_p1_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4891 = _T_4598 ? btb_bank0_rd_data_way0_out_219 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5146 = _T_5145 | _T_4891; // @[Mux.scala 27:72] - wire _T_4601 = btb_rd_addr_p1_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4892 = _T_4601 ? btb_bank0_rd_data_way0_out_221 : 22'h0; // @[Mux.scala 27:72] + wire _T_4600 = btb_rd_addr_p1_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4892 = _T_4600 ? btb_bank0_rd_data_way0_out_220 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5147 = _T_5146 | _T_4892; // @[Mux.scala 27:72] - wire _T_4603 = btb_rd_addr_p1_f == 8'hde; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4893 = _T_4603 ? btb_bank0_rd_data_way0_out_222 : 22'h0; // @[Mux.scala 27:72] + wire _T_4602 = btb_rd_addr_p1_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4893 = _T_4602 ? btb_bank0_rd_data_way0_out_221 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5148 = _T_5147 | _T_4893; // @[Mux.scala 27:72] - wire _T_4605 = btb_rd_addr_p1_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4894 = _T_4605 ? btb_bank0_rd_data_way0_out_223 : 22'h0; // @[Mux.scala 27:72] + wire _T_4604 = btb_rd_addr_p1_f == 8'hde; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4894 = _T_4604 ? btb_bank0_rd_data_way0_out_222 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5149 = _T_5148 | _T_4894; // @[Mux.scala 27:72] - wire _T_4607 = btb_rd_addr_p1_f == 8'he0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4895 = _T_4607 ? btb_bank0_rd_data_way0_out_224 : 22'h0; // @[Mux.scala 27:72] + wire _T_4606 = btb_rd_addr_p1_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4895 = _T_4606 ? btb_bank0_rd_data_way0_out_223 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5150 = _T_5149 | _T_4895; // @[Mux.scala 27:72] - wire _T_4609 = btb_rd_addr_p1_f == 8'he1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4896 = _T_4609 ? btb_bank0_rd_data_way0_out_225 : 22'h0; // @[Mux.scala 27:72] + wire _T_4608 = btb_rd_addr_p1_f == 8'he0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4896 = _T_4608 ? btb_bank0_rd_data_way0_out_224 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5151 = _T_5150 | _T_4896; // @[Mux.scala 27:72] - wire _T_4611 = btb_rd_addr_p1_f == 8'he2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4897 = _T_4611 ? btb_bank0_rd_data_way0_out_226 : 22'h0; // @[Mux.scala 27:72] + wire _T_4610 = btb_rd_addr_p1_f == 8'he1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4897 = _T_4610 ? btb_bank0_rd_data_way0_out_225 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5152 = _T_5151 | _T_4897; // @[Mux.scala 27:72] - wire _T_4613 = btb_rd_addr_p1_f == 8'he3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4898 = _T_4613 ? btb_bank0_rd_data_way0_out_227 : 22'h0; // @[Mux.scala 27:72] + wire _T_4612 = btb_rd_addr_p1_f == 8'he2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4898 = _T_4612 ? btb_bank0_rd_data_way0_out_226 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5153 = _T_5152 | _T_4898; // @[Mux.scala 27:72] - wire _T_4615 = btb_rd_addr_p1_f == 8'he4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4899 = _T_4615 ? btb_bank0_rd_data_way0_out_228 : 22'h0; // @[Mux.scala 27:72] + wire _T_4614 = btb_rd_addr_p1_f == 8'he3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4899 = _T_4614 ? btb_bank0_rd_data_way0_out_227 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5154 = _T_5153 | _T_4899; // @[Mux.scala 27:72] - wire _T_4617 = btb_rd_addr_p1_f == 8'he5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4900 = _T_4617 ? btb_bank0_rd_data_way0_out_229 : 22'h0; // @[Mux.scala 27:72] + wire _T_4616 = btb_rd_addr_p1_f == 8'he4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4900 = _T_4616 ? btb_bank0_rd_data_way0_out_228 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5155 = _T_5154 | _T_4900; // @[Mux.scala 27:72] - wire _T_4619 = btb_rd_addr_p1_f == 8'he6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4901 = _T_4619 ? btb_bank0_rd_data_way0_out_230 : 22'h0; // @[Mux.scala 27:72] + wire _T_4618 = btb_rd_addr_p1_f == 8'he5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4901 = _T_4618 ? btb_bank0_rd_data_way0_out_229 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5156 = _T_5155 | _T_4901; // @[Mux.scala 27:72] - wire _T_4621 = btb_rd_addr_p1_f == 8'he7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4902 = _T_4621 ? btb_bank0_rd_data_way0_out_231 : 22'h0; // @[Mux.scala 27:72] + wire _T_4620 = btb_rd_addr_p1_f == 8'he6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4902 = _T_4620 ? btb_bank0_rd_data_way0_out_230 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5157 = _T_5156 | _T_4902; // @[Mux.scala 27:72] - wire _T_4623 = btb_rd_addr_p1_f == 8'he8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4903 = _T_4623 ? btb_bank0_rd_data_way0_out_232 : 22'h0; // @[Mux.scala 27:72] + wire _T_4622 = btb_rd_addr_p1_f == 8'he7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4903 = _T_4622 ? btb_bank0_rd_data_way0_out_231 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5158 = _T_5157 | _T_4903; // @[Mux.scala 27:72] - wire _T_4625 = btb_rd_addr_p1_f == 8'he9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4904 = _T_4625 ? btb_bank0_rd_data_way0_out_233 : 22'h0; // @[Mux.scala 27:72] + wire _T_4624 = btb_rd_addr_p1_f == 8'he8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4904 = _T_4624 ? btb_bank0_rd_data_way0_out_232 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5159 = _T_5158 | _T_4904; // @[Mux.scala 27:72] - wire _T_4627 = btb_rd_addr_p1_f == 8'hea; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4905 = _T_4627 ? btb_bank0_rd_data_way0_out_234 : 22'h0; // @[Mux.scala 27:72] + wire _T_4626 = btb_rd_addr_p1_f == 8'he9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4905 = _T_4626 ? btb_bank0_rd_data_way0_out_233 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5160 = _T_5159 | _T_4905; // @[Mux.scala 27:72] - wire _T_4629 = btb_rd_addr_p1_f == 8'heb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4906 = _T_4629 ? btb_bank0_rd_data_way0_out_235 : 22'h0; // @[Mux.scala 27:72] + wire _T_4628 = btb_rd_addr_p1_f == 8'hea; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4906 = _T_4628 ? btb_bank0_rd_data_way0_out_234 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5161 = _T_5160 | _T_4906; // @[Mux.scala 27:72] - wire _T_4631 = btb_rd_addr_p1_f == 8'hec; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4907 = _T_4631 ? btb_bank0_rd_data_way0_out_236 : 22'h0; // @[Mux.scala 27:72] + wire _T_4630 = btb_rd_addr_p1_f == 8'heb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4907 = _T_4630 ? btb_bank0_rd_data_way0_out_235 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5162 = _T_5161 | _T_4907; // @[Mux.scala 27:72] - wire _T_4633 = btb_rd_addr_p1_f == 8'hed; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4908 = _T_4633 ? btb_bank0_rd_data_way0_out_237 : 22'h0; // @[Mux.scala 27:72] + wire _T_4632 = btb_rd_addr_p1_f == 8'hec; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4908 = _T_4632 ? btb_bank0_rd_data_way0_out_236 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5163 = _T_5162 | _T_4908; // @[Mux.scala 27:72] - wire _T_4635 = btb_rd_addr_p1_f == 8'hee; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4909 = _T_4635 ? btb_bank0_rd_data_way0_out_238 : 22'h0; // @[Mux.scala 27:72] + wire _T_4634 = btb_rd_addr_p1_f == 8'hed; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4909 = _T_4634 ? btb_bank0_rd_data_way0_out_237 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5164 = _T_5163 | _T_4909; // @[Mux.scala 27:72] - wire _T_4637 = btb_rd_addr_p1_f == 8'hef; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4910 = _T_4637 ? btb_bank0_rd_data_way0_out_239 : 22'h0; // @[Mux.scala 27:72] + wire _T_4636 = btb_rd_addr_p1_f == 8'hee; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4910 = _T_4636 ? btb_bank0_rd_data_way0_out_238 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5165 = _T_5164 | _T_4910; // @[Mux.scala 27:72] - wire _T_4639 = btb_rd_addr_p1_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4911 = _T_4639 ? btb_bank0_rd_data_way0_out_240 : 22'h0; // @[Mux.scala 27:72] + wire _T_4638 = btb_rd_addr_p1_f == 8'hef; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4911 = _T_4638 ? btb_bank0_rd_data_way0_out_239 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5166 = _T_5165 | _T_4911; // @[Mux.scala 27:72] - wire _T_4641 = btb_rd_addr_p1_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4912 = _T_4641 ? btb_bank0_rd_data_way0_out_241 : 22'h0; // @[Mux.scala 27:72] + wire _T_4640 = btb_rd_addr_p1_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4912 = _T_4640 ? btb_bank0_rd_data_way0_out_240 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5167 = _T_5166 | _T_4912; // @[Mux.scala 27:72] - wire _T_4643 = btb_rd_addr_p1_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4913 = _T_4643 ? btb_bank0_rd_data_way0_out_242 : 22'h0; // @[Mux.scala 27:72] + wire _T_4642 = btb_rd_addr_p1_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4913 = _T_4642 ? btb_bank0_rd_data_way0_out_241 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5168 = _T_5167 | _T_4913; // @[Mux.scala 27:72] - wire _T_4645 = btb_rd_addr_p1_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4914 = _T_4645 ? btb_bank0_rd_data_way0_out_243 : 22'h0; // @[Mux.scala 27:72] + wire _T_4644 = btb_rd_addr_p1_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4914 = _T_4644 ? btb_bank0_rd_data_way0_out_242 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5169 = _T_5168 | _T_4914; // @[Mux.scala 27:72] - wire _T_4647 = btb_rd_addr_p1_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4915 = _T_4647 ? btb_bank0_rd_data_way0_out_244 : 22'h0; // @[Mux.scala 27:72] + wire _T_4646 = btb_rd_addr_p1_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4915 = _T_4646 ? btb_bank0_rd_data_way0_out_243 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5170 = _T_5169 | _T_4915; // @[Mux.scala 27:72] - wire _T_4649 = btb_rd_addr_p1_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4916 = _T_4649 ? btb_bank0_rd_data_way0_out_245 : 22'h0; // @[Mux.scala 27:72] + wire _T_4648 = btb_rd_addr_p1_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4916 = _T_4648 ? btb_bank0_rd_data_way0_out_244 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5171 = _T_5170 | _T_4916; // @[Mux.scala 27:72] - wire _T_4651 = btb_rd_addr_p1_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4917 = _T_4651 ? btb_bank0_rd_data_way0_out_246 : 22'h0; // @[Mux.scala 27:72] + wire _T_4650 = btb_rd_addr_p1_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4917 = _T_4650 ? btb_bank0_rd_data_way0_out_245 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5172 = _T_5171 | _T_4917; // @[Mux.scala 27:72] - wire _T_4653 = btb_rd_addr_p1_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4918 = _T_4653 ? btb_bank0_rd_data_way0_out_247 : 22'h0; // @[Mux.scala 27:72] + wire _T_4652 = btb_rd_addr_p1_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4918 = _T_4652 ? btb_bank0_rd_data_way0_out_246 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5173 = _T_5172 | _T_4918; // @[Mux.scala 27:72] - wire _T_4655 = btb_rd_addr_p1_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4919 = _T_4655 ? btb_bank0_rd_data_way0_out_248 : 22'h0; // @[Mux.scala 27:72] + wire _T_4654 = btb_rd_addr_p1_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4919 = _T_4654 ? btb_bank0_rd_data_way0_out_247 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5174 = _T_5173 | _T_4919; // @[Mux.scala 27:72] - wire _T_4657 = btb_rd_addr_p1_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4920 = _T_4657 ? btb_bank0_rd_data_way0_out_249 : 22'h0; // @[Mux.scala 27:72] + wire _T_4656 = btb_rd_addr_p1_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4920 = _T_4656 ? btb_bank0_rd_data_way0_out_248 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5175 = _T_5174 | _T_4920; // @[Mux.scala 27:72] - wire _T_4659 = btb_rd_addr_p1_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4921 = _T_4659 ? btb_bank0_rd_data_way0_out_250 : 22'h0; // @[Mux.scala 27:72] + wire _T_4658 = btb_rd_addr_p1_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4921 = _T_4658 ? btb_bank0_rd_data_way0_out_249 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5176 = _T_5175 | _T_4921; // @[Mux.scala 27:72] - wire _T_4661 = btb_rd_addr_p1_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4922 = _T_4661 ? btb_bank0_rd_data_way0_out_251 : 22'h0; // @[Mux.scala 27:72] + wire _T_4660 = btb_rd_addr_p1_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4922 = _T_4660 ? btb_bank0_rd_data_way0_out_250 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5177 = _T_5176 | _T_4922; // @[Mux.scala 27:72] - wire _T_4663 = btb_rd_addr_p1_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4923 = _T_4663 ? btb_bank0_rd_data_way0_out_252 : 22'h0; // @[Mux.scala 27:72] + wire _T_4662 = btb_rd_addr_p1_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4923 = _T_4662 ? btb_bank0_rd_data_way0_out_251 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5178 = _T_5177 | _T_4923; // @[Mux.scala 27:72] - wire _T_4665 = btb_rd_addr_p1_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4924 = _T_4665 ? btb_bank0_rd_data_way0_out_253 : 22'h0; // @[Mux.scala 27:72] + wire _T_4664 = btb_rd_addr_p1_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4924 = _T_4664 ? btb_bank0_rd_data_way0_out_252 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5179 = _T_5178 | _T_4924; // @[Mux.scala 27:72] - wire _T_4667 = btb_rd_addr_p1_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4925 = _T_4667 ? btb_bank0_rd_data_way0_out_254 : 22'h0; // @[Mux.scala 27:72] + wire _T_4666 = btb_rd_addr_p1_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4925 = _T_4666 ? btb_bank0_rd_data_way0_out_253 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5180 = _T_5179 | _T_4925; // @[Mux.scala 27:72] - wire _T_4669 = btb_rd_addr_p1_f == 8'hff; // @[el2_ifu_bp_ctl.scala 434:83] - wire [21:0] _T_4926 = _T_4669 ? btb_bank0_rd_data_way0_out_255 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way0_p1_f = _T_5180 | _T_4926; // @[Mux.scala 27:72] + wire _T_4668 = btb_rd_addr_p1_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4926 = _T_4668 ? btb_bank0_rd_data_way0_out_254 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5181 = _T_5180 | _T_4926; // @[Mux.scala 27:72] + wire _T_4670 = btb_rd_addr_p1_f == 8'hff; // @[el2_ifu_bp_ctl.scala 439:83] + wire [21:0] _T_4927 = _T_4670 ? btb_bank0_rd_data_way0_out_255 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way0_p1_f = _T_5181 | _T_4927; // @[Mux.scala 27:72] wire [4:0] _T_31 = _T_8[13:9] ^ _T_8[18:14]; // @[el2_lib.scala 182:111] wire [4:0] fetch_rd_tag_p1_f = _T_31 ^ _T_8[23:19]; // @[el2_lib.scala 182:111] - wire _T_63 = btb_bank0_rd_data_way0_p1_f[21:17] == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 147:106] - wire _T_64 = btb_bank0_rd_data_way0_p1_f[0] & _T_63; // @[el2_ifu_bp_ctl.scala 147:61] - wire _T_67 = _T_64 & _T_48; // @[el2_ifu_bp_ctl.scala 147:129] - wire _T_68 = _T_67 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 148:56] - wire tag_match_way0_p1_f = _T_68 & _T; // @[el2_ifu_bp_ctl.scala 148:77] - wire _T_99 = btb_bank0_rd_data_way0_p1_f[3] ^ btb_bank0_rd_data_way0_p1_f[4]; // @[el2_ifu_bp_ctl.scala 160:100] - wire _T_100 = tag_match_way0_p1_f & _T_99; // @[el2_ifu_bp_ctl.scala 160:62] - wire _T_104 = ~_T_99; // @[el2_ifu_bp_ctl.scala 161:64] - wire _T_105 = tag_match_way0_p1_f & _T_104; // @[el2_ifu_bp_ctl.scala 161:62] - wire [1:0] tag_match_way0_expanded_p1_f = {_T_100,_T_105}; // @[Cat.scala 29:58] - wire [21:0] _T_133 = tag_match_way0_expanded_p1_f[0] ? btb_bank0_rd_data_way0_p1_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_5695 = _T_4159 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_5696 = _T_4161 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_5951 = _T_5695 | _T_5696; // @[Mux.scala 27:72] - wire [21:0] _T_5697 = _T_4163 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_5952 = _T_5951 | _T_5697; // @[Mux.scala 27:72] - wire [21:0] _T_5698 = _T_4165 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] + wire _T_64 = btb_bank0_rd_data_way0_p1_f[21:17] == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 152:106] + wire _T_65 = btb_bank0_rd_data_way0_p1_f[0] & _T_64; // @[el2_ifu_bp_ctl.scala 152:61] + wire _T_20 = io_exu_bp_exu_i0_br_index_r == btb_rd_addr_p1_f; // @[el2_ifu_bp_ctl.scala 120:75] + wire branch_error_collision_p1_f = dec_tlu_error_wb & _T_20; // @[el2_ifu_bp_ctl.scala 120:54] + wire branch_error_bank_conflict_p1_f = branch_error_collision_p1_f & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 124:69] + wire _T_66 = dec_tlu_way_wb_f & branch_error_bank_conflict_p1_f; // @[el2_ifu_bp_ctl.scala 153:24] + wire _T_67 = ~_T_66; // @[el2_ifu_bp_ctl.scala 153:5] + wire _T_68 = _T_65 & _T_67; // @[el2_ifu_bp_ctl.scala 152:129] + wire _T_69 = _T_68 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 153:59] + wire tag_match_way0_p1_f = _T_69 & _T; // @[el2_ifu_bp_ctl.scala 153:80] + wire _T_100 = btb_bank0_rd_data_way0_p1_f[3] ^ btb_bank0_rd_data_way0_p1_f[4]; // @[el2_ifu_bp_ctl.scala 165:100] + wire _T_101 = tag_match_way0_p1_f & _T_100; // @[el2_ifu_bp_ctl.scala 165:62] + wire _T_105 = ~_T_100; // @[el2_ifu_bp_ctl.scala 166:64] + wire _T_106 = tag_match_way0_p1_f & _T_105; // @[el2_ifu_bp_ctl.scala 166:62] + wire [1:0] tag_match_way0_expanded_p1_f = {_T_101,_T_106}; // @[Cat.scala 29:58] + wire [21:0] _T_134 = tag_match_way0_expanded_p1_f[0] ? btb_bank0_rd_data_way0_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5696 = _T_4160 ? btb_bank0_rd_data_way1_out_0 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5697 = _T_4162 ? btb_bank0_rd_data_way1_out_1 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5952 = _T_5696 | _T_5697; // @[Mux.scala 27:72] + wire [21:0] _T_5698 = _T_4164 ? btb_bank0_rd_data_way1_out_2 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5953 = _T_5952 | _T_5698; // @[Mux.scala 27:72] - wire [21:0] _T_5699 = _T_4167 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5699 = _T_4166 ? btb_bank0_rd_data_way1_out_3 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5954 = _T_5953 | _T_5699; // @[Mux.scala 27:72] - wire [21:0] _T_5700 = _T_4169 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5700 = _T_4168 ? btb_bank0_rd_data_way1_out_4 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5955 = _T_5954 | _T_5700; // @[Mux.scala 27:72] - wire [21:0] _T_5701 = _T_4171 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5701 = _T_4170 ? btb_bank0_rd_data_way1_out_5 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5956 = _T_5955 | _T_5701; // @[Mux.scala 27:72] - wire [21:0] _T_5702 = _T_4173 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5702 = _T_4172 ? btb_bank0_rd_data_way1_out_6 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5957 = _T_5956 | _T_5702; // @[Mux.scala 27:72] - wire [21:0] _T_5703 = _T_4175 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5703 = _T_4174 ? btb_bank0_rd_data_way1_out_7 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5958 = _T_5957 | _T_5703; // @[Mux.scala 27:72] - wire [21:0] _T_5704 = _T_4177 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5704 = _T_4176 ? btb_bank0_rd_data_way1_out_8 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5959 = _T_5958 | _T_5704; // @[Mux.scala 27:72] - wire [21:0] _T_5705 = _T_4179 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5705 = _T_4178 ? btb_bank0_rd_data_way1_out_9 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5960 = _T_5959 | _T_5705; // @[Mux.scala 27:72] - wire [21:0] _T_5706 = _T_4181 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5706 = _T_4180 ? btb_bank0_rd_data_way1_out_10 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5961 = _T_5960 | _T_5706; // @[Mux.scala 27:72] - wire [21:0] _T_5707 = _T_4183 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5707 = _T_4182 ? btb_bank0_rd_data_way1_out_11 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5962 = _T_5961 | _T_5707; // @[Mux.scala 27:72] - wire [21:0] _T_5708 = _T_4185 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5708 = _T_4184 ? btb_bank0_rd_data_way1_out_12 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5963 = _T_5962 | _T_5708; // @[Mux.scala 27:72] - wire [21:0] _T_5709 = _T_4187 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5709 = _T_4186 ? btb_bank0_rd_data_way1_out_13 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5964 = _T_5963 | _T_5709; // @[Mux.scala 27:72] - wire [21:0] _T_5710 = _T_4189 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5710 = _T_4188 ? btb_bank0_rd_data_way1_out_14 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5965 = _T_5964 | _T_5710; // @[Mux.scala 27:72] - wire [21:0] _T_5711 = _T_4191 ? btb_bank0_rd_data_way1_out_16 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5711 = _T_4190 ? btb_bank0_rd_data_way1_out_15 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5966 = _T_5965 | _T_5711; // @[Mux.scala 27:72] - wire [21:0] _T_5712 = _T_4193 ? btb_bank0_rd_data_way1_out_17 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5712 = _T_4192 ? btb_bank0_rd_data_way1_out_16 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5967 = _T_5966 | _T_5712; // @[Mux.scala 27:72] - wire [21:0] _T_5713 = _T_4195 ? btb_bank0_rd_data_way1_out_18 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5713 = _T_4194 ? btb_bank0_rd_data_way1_out_17 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5968 = _T_5967 | _T_5713; // @[Mux.scala 27:72] - wire [21:0] _T_5714 = _T_4197 ? btb_bank0_rd_data_way1_out_19 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5714 = _T_4196 ? btb_bank0_rd_data_way1_out_18 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5969 = _T_5968 | _T_5714; // @[Mux.scala 27:72] - wire [21:0] _T_5715 = _T_4199 ? btb_bank0_rd_data_way1_out_20 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5715 = _T_4198 ? btb_bank0_rd_data_way1_out_19 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5970 = _T_5969 | _T_5715; // @[Mux.scala 27:72] - wire [21:0] _T_5716 = _T_4201 ? btb_bank0_rd_data_way1_out_21 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5716 = _T_4200 ? btb_bank0_rd_data_way1_out_20 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5971 = _T_5970 | _T_5716; // @[Mux.scala 27:72] - wire [21:0] _T_5717 = _T_4203 ? btb_bank0_rd_data_way1_out_22 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5717 = _T_4202 ? btb_bank0_rd_data_way1_out_21 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5972 = _T_5971 | _T_5717; // @[Mux.scala 27:72] - wire [21:0] _T_5718 = _T_4205 ? btb_bank0_rd_data_way1_out_23 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5718 = _T_4204 ? btb_bank0_rd_data_way1_out_22 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5973 = _T_5972 | _T_5718; // @[Mux.scala 27:72] - wire [21:0] _T_5719 = _T_4207 ? btb_bank0_rd_data_way1_out_24 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5719 = _T_4206 ? btb_bank0_rd_data_way1_out_23 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5974 = _T_5973 | _T_5719; // @[Mux.scala 27:72] - wire [21:0] _T_5720 = _T_4209 ? btb_bank0_rd_data_way1_out_25 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5720 = _T_4208 ? btb_bank0_rd_data_way1_out_24 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5975 = _T_5974 | _T_5720; // @[Mux.scala 27:72] - wire [21:0] _T_5721 = _T_4211 ? btb_bank0_rd_data_way1_out_26 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5721 = _T_4210 ? btb_bank0_rd_data_way1_out_25 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5976 = _T_5975 | _T_5721; // @[Mux.scala 27:72] - wire [21:0] _T_5722 = _T_4213 ? btb_bank0_rd_data_way1_out_27 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5722 = _T_4212 ? btb_bank0_rd_data_way1_out_26 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5977 = _T_5976 | _T_5722; // @[Mux.scala 27:72] - wire [21:0] _T_5723 = _T_4215 ? btb_bank0_rd_data_way1_out_28 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5723 = _T_4214 ? btb_bank0_rd_data_way1_out_27 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5978 = _T_5977 | _T_5723; // @[Mux.scala 27:72] - wire [21:0] _T_5724 = _T_4217 ? btb_bank0_rd_data_way1_out_29 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5724 = _T_4216 ? btb_bank0_rd_data_way1_out_28 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5979 = _T_5978 | _T_5724; // @[Mux.scala 27:72] - wire [21:0] _T_5725 = _T_4219 ? btb_bank0_rd_data_way1_out_30 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5725 = _T_4218 ? btb_bank0_rd_data_way1_out_29 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5980 = _T_5979 | _T_5725; // @[Mux.scala 27:72] - wire [21:0] _T_5726 = _T_4221 ? btb_bank0_rd_data_way1_out_31 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5726 = _T_4220 ? btb_bank0_rd_data_way1_out_30 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5981 = _T_5980 | _T_5726; // @[Mux.scala 27:72] - wire [21:0] _T_5727 = _T_4223 ? btb_bank0_rd_data_way1_out_32 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5727 = _T_4222 ? btb_bank0_rd_data_way1_out_31 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5982 = _T_5981 | _T_5727; // @[Mux.scala 27:72] - wire [21:0] _T_5728 = _T_4225 ? btb_bank0_rd_data_way1_out_33 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5728 = _T_4224 ? btb_bank0_rd_data_way1_out_32 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5983 = _T_5982 | _T_5728; // @[Mux.scala 27:72] - wire [21:0] _T_5729 = _T_4227 ? btb_bank0_rd_data_way1_out_34 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5729 = _T_4226 ? btb_bank0_rd_data_way1_out_33 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5984 = _T_5983 | _T_5729; // @[Mux.scala 27:72] - wire [21:0] _T_5730 = _T_4229 ? btb_bank0_rd_data_way1_out_35 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5730 = _T_4228 ? btb_bank0_rd_data_way1_out_34 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5985 = _T_5984 | _T_5730; // @[Mux.scala 27:72] - wire [21:0] _T_5731 = _T_4231 ? btb_bank0_rd_data_way1_out_36 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5731 = _T_4230 ? btb_bank0_rd_data_way1_out_35 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5986 = _T_5985 | _T_5731; // @[Mux.scala 27:72] - wire [21:0] _T_5732 = _T_4233 ? btb_bank0_rd_data_way1_out_37 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5732 = _T_4232 ? btb_bank0_rd_data_way1_out_36 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5987 = _T_5986 | _T_5732; // @[Mux.scala 27:72] - wire [21:0] _T_5733 = _T_4235 ? btb_bank0_rd_data_way1_out_38 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5733 = _T_4234 ? btb_bank0_rd_data_way1_out_37 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5988 = _T_5987 | _T_5733; // @[Mux.scala 27:72] - wire [21:0] _T_5734 = _T_4237 ? btb_bank0_rd_data_way1_out_39 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5734 = _T_4236 ? btb_bank0_rd_data_way1_out_38 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5989 = _T_5988 | _T_5734; // @[Mux.scala 27:72] - wire [21:0] _T_5735 = _T_4239 ? btb_bank0_rd_data_way1_out_40 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5735 = _T_4238 ? btb_bank0_rd_data_way1_out_39 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5990 = _T_5989 | _T_5735; // @[Mux.scala 27:72] - wire [21:0] _T_5736 = _T_4241 ? btb_bank0_rd_data_way1_out_41 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5736 = _T_4240 ? btb_bank0_rd_data_way1_out_40 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5991 = _T_5990 | _T_5736; // @[Mux.scala 27:72] - wire [21:0] _T_5737 = _T_4243 ? btb_bank0_rd_data_way1_out_42 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5737 = _T_4242 ? btb_bank0_rd_data_way1_out_41 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5992 = _T_5991 | _T_5737; // @[Mux.scala 27:72] - wire [21:0] _T_5738 = _T_4245 ? btb_bank0_rd_data_way1_out_43 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5738 = _T_4244 ? btb_bank0_rd_data_way1_out_42 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5993 = _T_5992 | _T_5738; // @[Mux.scala 27:72] - wire [21:0] _T_5739 = _T_4247 ? btb_bank0_rd_data_way1_out_44 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5739 = _T_4246 ? btb_bank0_rd_data_way1_out_43 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5994 = _T_5993 | _T_5739; // @[Mux.scala 27:72] - wire [21:0] _T_5740 = _T_4249 ? btb_bank0_rd_data_way1_out_45 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5740 = _T_4248 ? btb_bank0_rd_data_way1_out_44 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5995 = _T_5994 | _T_5740; // @[Mux.scala 27:72] - wire [21:0] _T_5741 = _T_4251 ? btb_bank0_rd_data_way1_out_46 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5741 = _T_4250 ? btb_bank0_rd_data_way1_out_45 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5996 = _T_5995 | _T_5741; // @[Mux.scala 27:72] - wire [21:0] _T_5742 = _T_4253 ? btb_bank0_rd_data_way1_out_47 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5742 = _T_4252 ? btb_bank0_rd_data_way1_out_46 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5997 = _T_5996 | _T_5742; // @[Mux.scala 27:72] - wire [21:0] _T_5743 = _T_4255 ? btb_bank0_rd_data_way1_out_48 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5743 = _T_4254 ? btb_bank0_rd_data_way1_out_47 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5998 = _T_5997 | _T_5743; // @[Mux.scala 27:72] - wire [21:0] _T_5744 = _T_4257 ? btb_bank0_rd_data_way1_out_49 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5744 = _T_4256 ? btb_bank0_rd_data_way1_out_48 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_5999 = _T_5998 | _T_5744; // @[Mux.scala 27:72] - wire [21:0] _T_5745 = _T_4259 ? btb_bank0_rd_data_way1_out_50 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5745 = _T_4258 ? btb_bank0_rd_data_way1_out_49 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6000 = _T_5999 | _T_5745; // @[Mux.scala 27:72] - wire [21:0] _T_5746 = _T_4261 ? btb_bank0_rd_data_way1_out_51 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5746 = _T_4260 ? btb_bank0_rd_data_way1_out_50 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6001 = _T_6000 | _T_5746; // @[Mux.scala 27:72] - wire [21:0] _T_5747 = _T_4263 ? btb_bank0_rd_data_way1_out_52 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5747 = _T_4262 ? btb_bank0_rd_data_way1_out_51 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6002 = _T_6001 | _T_5747; // @[Mux.scala 27:72] - wire [21:0] _T_5748 = _T_4265 ? btb_bank0_rd_data_way1_out_53 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5748 = _T_4264 ? btb_bank0_rd_data_way1_out_52 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6003 = _T_6002 | _T_5748; // @[Mux.scala 27:72] - wire [21:0] _T_5749 = _T_4267 ? btb_bank0_rd_data_way1_out_54 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5749 = _T_4266 ? btb_bank0_rd_data_way1_out_53 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6004 = _T_6003 | _T_5749; // @[Mux.scala 27:72] - wire [21:0] _T_5750 = _T_4269 ? btb_bank0_rd_data_way1_out_55 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5750 = _T_4268 ? btb_bank0_rd_data_way1_out_54 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6005 = _T_6004 | _T_5750; // @[Mux.scala 27:72] - wire [21:0] _T_5751 = _T_4271 ? btb_bank0_rd_data_way1_out_56 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5751 = _T_4270 ? btb_bank0_rd_data_way1_out_55 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6006 = _T_6005 | _T_5751; // @[Mux.scala 27:72] - wire [21:0] _T_5752 = _T_4273 ? btb_bank0_rd_data_way1_out_57 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5752 = _T_4272 ? btb_bank0_rd_data_way1_out_56 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6007 = _T_6006 | _T_5752; // @[Mux.scala 27:72] - wire [21:0] _T_5753 = _T_4275 ? btb_bank0_rd_data_way1_out_58 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5753 = _T_4274 ? btb_bank0_rd_data_way1_out_57 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6008 = _T_6007 | _T_5753; // @[Mux.scala 27:72] - wire [21:0] _T_5754 = _T_4277 ? btb_bank0_rd_data_way1_out_59 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5754 = _T_4276 ? btb_bank0_rd_data_way1_out_58 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6009 = _T_6008 | _T_5754; // @[Mux.scala 27:72] - wire [21:0] _T_5755 = _T_4279 ? btb_bank0_rd_data_way1_out_60 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5755 = _T_4278 ? btb_bank0_rd_data_way1_out_59 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6010 = _T_6009 | _T_5755; // @[Mux.scala 27:72] - wire [21:0] _T_5756 = _T_4281 ? btb_bank0_rd_data_way1_out_61 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5756 = _T_4280 ? btb_bank0_rd_data_way1_out_60 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6011 = _T_6010 | _T_5756; // @[Mux.scala 27:72] - wire [21:0] _T_5757 = _T_4283 ? btb_bank0_rd_data_way1_out_62 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5757 = _T_4282 ? btb_bank0_rd_data_way1_out_61 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6012 = _T_6011 | _T_5757; // @[Mux.scala 27:72] - wire [21:0] _T_5758 = _T_4285 ? btb_bank0_rd_data_way1_out_63 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5758 = _T_4284 ? btb_bank0_rd_data_way1_out_62 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6013 = _T_6012 | _T_5758; // @[Mux.scala 27:72] - wire [21:0] _T_5759 = _T_4287 ? btb_bank0_rd_data_way1_out_64 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5759 = _T_4286 ? btb_bank0_rd_data_way1_out_63 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6014 = _T_6013 | _T_5759; // @[Mux.scala 27:72] - wire [21:0] _T_5760 = _T_4289 ? btb_bank0_rd_data_way1_out_65 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5760 = _T_4288 ? btb_bank0_rd_data_way1_out_64 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6015 = _T_6014 | _T_5760; // @[Mux.scala 27:72] - wire [21:0] _T_5761 = _T_4291 ? btb_bank0_rd_data_way1_out_66 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5761 = _T_4290 ? btb_bank0_rd_data_way1_out_65 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6016 = _T_6015 | _T_5761; // @[Mux.scala 27:72] - wire [21:0] _T_5762 = _T_4293 ? btb_bank0_rd_data_way1_out_67 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5762 = _T_4292 ? btb_bank0_rd_data_way1_out_66 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6017 = _T_6016 | _T_5762; // @[Mux.scala 27:72] - wire [21:0] _T_5763 = _T_4295 ? btb_bank0_rd_data_way1_out_68 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5763 = _T_4294 ? btb_bank0_rd_data_way1_out_67 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6018 = _T_6017 | _T_5763; // @[Mux.scala 27:72] - wire [21:0] _T_5764 = _T_4297 ? btb_bank0_rd_data_way1_out_69 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5764 = _T_4296 ? btb_bank0_rd_data_way1_out_68 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6019 = _T_6018 | _T_5764; // @[Mux.scala 27:72] - wire [21:0] _T_5765 = _T_4299 ? btb_bank0_rd_data_way1_out_70 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5765 = _T_4298 ? btb_bank0_rd_data_way1_out_69 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6020 = _T_6019 | _T_5765; // @[Mux.scala 27:72] - wire [21:0] _T_5766 = _T_4301 ? btb_bank0_rd_data_way1_out_71 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5766 = _T_4300 ? btb_bank0_rd_data_way1_out_70 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6021 = _T_6020 | _T_5766; // @[Mux.scala 27:72] - wire [21:0] _T_5767 = _T_4303 ? btb_bank0_rd_data_way1_out_72 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5767 = _T_4302 ? btb_bank0_rd_data_way1_out_71 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6022 = _T_6021 | _T_5767; // @[Mux.scala 27:72] - wire [21:0] _T_5768 = _T_4305 ? btb_bank0_rd_data_way1_out_73 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5768 = _T_4304 ? btb_bank0_rd_data_way1_out_72 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6023 = _T_6022 | _T_5768; // @[Mux.scala 27:72] - wire [21:0] _T_5769 = _T_4307 ? btb_bank0_rd_data_way1_out_74 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5769 = _T_4306 ? btb_bank0_rd_data_way1_out_73 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6024 = _T_6023 | _T_5769; // @[Mux.scala 27:72] - wire [21:0] _T_5770 = _T_4309 ? btb_bank0_rd_data_way1_out_75 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5770 = _T_4308 ? btb_bank0_rd_data_way1_out_74 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6025 = _T_6024 | _T_5770; // @[Mux.scala 27:72] - wire [21:0] _T_5771 = _T_4311 ? btb_bank0_rd_data_way1_out_76 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5771 = _T_4310 ? btb_bank0_rd_data_way1_out_75 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6026 = _T_6025 | _T_5771; // @[Mux.scala 27:72] - wire [21:0] _T_5772 = _T_4313 ? btb_bank0_rd_data_way1_out_77 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5772 = _T_4312 ? btb_bank0_rd_data_way1_out_76 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6027 = _T_6026 | _T_5772; // @[Mux.scala 27:72] - wire [21:0] _T_5773 = _T_4315 ? btb_bank0_rd_data_way1_out_78 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5773 = _T_4314 ? btb_bank0_rd_data_way1_out_77 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6028 = _T_6027 | _T_5773; // @[Mux.scala 27:72] - wire [21:0] _T_5774 = _T_4317 ? btb_bank0_rd_data_way1_out_79 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5774 = _T_4316 ? btb_bank0_rd_data_way1_out_78 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6029 = _T_6028 | _T_5774; // @[Mux.scala 27:72] - wire [21:0] _T_5775 = _T_4319 ? btb_bank0_rd_data_way1_out_80 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5775 = _T_4318 ? btb_bank0_rd_data_way1_out_79 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6030 = _T_6029 | _T_5775; // @[Mux.scala 27:72] - wire [21:0] _T_5776 = _T_4321 ? btb_bank0_rd_data_way1_out_81 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5776 = _T_4320 ? btb_bank0_rd_data_way1_out_80 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6031 = _T_6030 | _T_5776; // @[Mux.scala 27:72] - wire [21:0] _T_5777 = _T_4323 ? btb_bank0_rd_data_way1_out_82 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5777 = _T_4322 ? btb_bank0_rd_data_way1_out_81 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6032 = _T_6031 | _T_5777; // @[Mux.scala 27:72] - wire [21:0] _T_5778 = _T_4325 ? btb_bank0_rd_data_way1_out_83 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5778 = _T_4324 ? btb_bank0_rd_data_way1_out_82 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6033 = _T_6032 | _T_5778; // @[Mux.scala 27:72] - wire [21:0] _T_5779 = _T_4327 ? btb_bank0_rd_data_way1_out_84 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5779 = _T_4326 ? btb_bank0_rd_data_way1_out_83 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6034 = _T_6033 | _T_5779; // @[Mux.scala 27:72] - wire [21:0] _T_5780 = _T_4329 ? btb_bank0_rd_data_way1_out_85 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5780 = _T_4328 ? btb_bank0_rd_data_way1_out_84 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6035 = _T_6034 | _T_5780; // @[Mux.scala 27:72] - wire [21:0] _T_5781 = _T_4331 ? btb_bank0_rd_data_way1_out_86 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5781 = _T_4330 ? btb_bank0_rd_data_way1_out_85 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6036 = _T_6035 | _T_5781; // @[Mux.scala 27:72] - wire [21:0] _T_5782 = _T_4333 ? btb_bank0_rd_data_way1_out_87 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5782 = _T_4332 ? btb_bank0_rd_data_way1_out_86 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6037 = _T_6036 | _T_5782; // @[Mux.scala 27:72] - wire [21:0] _T_5783 = _T_4335 ? btb_bank0_rd_data_way1_out_88 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5783 = _T_4334 ? btb_bank0_rd_data_way1_out_87 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6038 = _T_6037 | _T_5783; // @[Mux.scala 27:72] - wire [21:0] _T_5784 = _T_4337 ? btb_bank0_rd_data_way1_out_89 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5784 = _T_4336 ? btb_bank0_rd_data_way1_out_88 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6039 = _T_6038 | _T_5784; // @[Mux.scala 27:72] - wire [21:0] _T_5785 = _T_4339 ? btb_bank0_rd_data_way1_out_90 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5785 = _T_4338 ? btb_bank0_rd_data_way1_out_89 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6040 = _T_6039 | _T_5785; // @[Mux.scala 27:72] - wire [21:0] _T_5786 = _T_4341 ? btb_bank0_rd_data_way1_out_91 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5786 = _T_4340 ? btb_bank0_rd_data_way1_out_90 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6041 = _T_6040 | _T_5786; // @[Mux.scala 27:72] - wire [21:0] _T_5787 = _T_4343 ? btb_bank0_rd_data_way1_out_92 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5787 = _T_4342 ? btb_bank0_rd_data_way1_out_91 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6042 = _T_6041 | _T_5787; // @[Mux.scala 27:72] - wire [21:0] _T_5788 = _T_4345 ? btb_bank0_rd_data_way1_out_93 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5788 = _T_4344 ? btb_bank0_rd_data_way1_out_92 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6043 = _T_6042 | _T_5788; // @[Mux.scala 27:72] - wire [21:0] _T_5789 = _T_4347 ? btb_bank0_rd_data_way1_out_94 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5789 = _T_4346 ? btb_bank0_rd_data_way1_out_93 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6044 = _T_6043 | _T_5789; // @[Mux.scala 27:72] - wire [21:0] _T_5790 = _T_4349 ? btb_bank0_rd_data_way1_out_95 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5790 = _T_4348 ? btb_bank0_rd_data_way1_out_94 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6045 = _T_6044 | _T_5790; // @[Mux.scala 27:72] - wire [21:0] _T_5791 = _T_4351 ? btb_bank0_rd_data_way1_out_96 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5791 = _T_4350 ? btb_bank0_rd_data_way1_out_95 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6046 = _T_6045 | _T_5791; // @[Mux.scala 27:72] - wire [21:0] _T_5792 = _T_4353 ? btb_bank0_rd_data_way1_out_97 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5792 = _T_4352 ? btb_bank0_rd_data_way1_out_96 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6047 = _T_6046 | _T_5792; // @[Mux.scala 27:72] - wire [21:0] _T_5793 = _T_4355 ? btb_bank0_rd_data_way1_out_98 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5793 = _T_4354 ? btb_bank0_rd_data_way1_out_97 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6048 = _T_6047 | _T_5793; // @[Mux.scala 27:72] - wire [21:0] _T_5794 = _T_4357 ? btb_bank0_rd_data_way1_out_99 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5794 = _T_4356 ? btb_bank0_rd_data_way1_out_98 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6049 = _T_6048 | _T_5794; // @[Mux.scala 27:72] - wire [21:0] _T_5795 = _T_4359 ? btb_bank0_rd_data_way1_out_100 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5795 = _T_4358 ? btb_bank0_rd_data_way1_out_99 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6050 = _T_6049 | _T_5795; // @[Mux.scala 27:72] - wire [21:0] _T_5796 = _T_4361 ? btb_bank0_rd_data_way1_out_101 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5796 = _T_4360 ? btb_bank0_rd_data_way1_out_100 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6051 = _T_6050 | _T_5796; // @[Mux.scala 27:72] - wire [21:0] _T_5797 = _T_4363 ? btb_bank0_rd_data_way1_out_102 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5797 = _T_4362 ? btb_bank0_rd_data_way1_out_101 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6052 = _T_6051 | _T_5797; // @[Mux.scala 27:72] - wire [21:0] _T_5798 = _T_4365 ? btb_bank0_rd_data_way1_out_103 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5798 = _T_4364 ? btb_bank0_rd_data_way1_out_102 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6053 = _T_6052 | _T_5798; // @[Mux.scala 27:72] - wire [21:0] _T_5799 = _T_4367 ? btb_bank0_rd_data_way1_out_104 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5799 = _T_4366 ? btb_bank0_rd_data_way1_out_103 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6054 = _T_6053 | _T_5799; // @[Mux.scala 27:72] - wire [21:0] _T_5800 = _T_4369 ? btb_bank0_rd_data_way1_out_105 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5800 = _T_4368 ? btb_bank0_rd_data_way1_out_104 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6055 = _T_6054 | _T_5800; // @[Mux.scala 27:72] - wire [21:0] _T_5801 = _T_4371 ? btb_bank0_rd_data_way1_out_106 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5801 = _T_4370 ? btb_bank0_rd_data_way1_out_105 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6056 = _T_6055 | _T_5801; // @[Mux.scala 27:72] - wire [21:0] _T_5802 = _T_4373 ? btb_bank0_rd_data_way1_out_107 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5802 = _T_4372 ? btb_bank0_rd_data_way1_out_106 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6057 = _T_6056 | _T_5802; // @[Mux.scala 27:72] - wire [21:0] _T_5803 = _T_4375 ? btb_bank0_rd_data_way1_out_108 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5803 = _T_4374 ? btb_bank0_rd_data_way1_out_107 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6058 = _T_6057 | _T_5803; // @[Mux.scala 27:72] - wire [21:0] _T_5804 = _T_4377 ? btb_bank0_rd_data_way1_out_109 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5804 = _T_4376 ? btb_bank0_rd_data_way1_out_108 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6059 = _T_6058 | _T_5804; // @[Mux.scala 27:72] - wire [21:0] _T_5805 = _T_4379 ? btb_bank0_rd_data_way1_out_110 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5805 = _T_4378 ? btb_bank0_rd_data_way1_out_109 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6060 = _T_6059 | _T_5805; // @[Mux.scala 27:72] - wire [21:0] _T_5806 = _T_4381 ? btb_bank0_rd_data_way1_out_111 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5806 = _T_4380 ? btb_bank0_rd_data_way1_out_110 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6061 = _T_6060 | _T_5806; // @[Mux.scala 27:72] - wire [21:0] _T_5807 = _T_4383 ? btb_bank0_rd_data_way1_out_112 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5807 = _T_4382 ? btb_bank0_rd_data_way1_out_111 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6062 = _T_6061 | _T_5807; // @[Mux.scala 27:72] - wire [21:0] _T_5808 = _T_4385 ? btb_bank0_rd_data_way1_out_113 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5808 = _T_4384 ? btb_bank0_rd_data_way1_out_112 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6063 = _T_6062 | _T_5808; // @[Mux.scala 27:72] - wire [21:0] _T_5809 = _T_4387 ? btb_bank0_rd_data_way1_out_114 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5809 = _T_4386 ? btb_bank0_rd_data_way1_out_113 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6064 = _T_6063 | _T_5809; // @[Mux.scala 27:72] - wire [21:0] _T_5810 = _T_4389 ? btb_bank0_rd_data_way1_out_115 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5810 = _T_4388 ? btb_bank0_rd_data_way1_out_114 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6065 = _T_6064 | _T_5810; // @[Mux.scala 27:72] - wire [21:0] _T_5811 = _T_4391 ? btb_bank0_rd_data_way1_out_116 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5811 = _T_4390 ? btb_bank0_rd_data_way1_out_115 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6066 = _T_6065 | _T_5811; // @[Mux.scala 27:72] - wire [21:0] _T_5812 = _T_4393 ? btb_bank0_rd_data_way1_out_117 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5812 = _T_4392 ? btb_bank0_rd_data_way1_out_116 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6067 = _T_6066 | _T_5812; // @[Mux.scala 27:72] - wire [21:0] _T_5813 = _T_4395 ? btb_bank0_rd_data_way1_out_118 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5813 = _T_4394 ? btb_bank0_rd_data_way1_out_117 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6068 = _T_6067 | _T_5813; // @[Mux.scala 27:72] - wire [21:0] _T_5814 = _T_4397 ? btb_bank0_rd_data_way1_out_119 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5814 = _T_4396 ? btb_bank0_rd_data_way1_out_118 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6069 = _T_6068 | _T_5814; // @[Mux.scala 27:72] - wire [21:0] _T_5815 = _T_4399 ? btb_bank0_rd_data_way1_out_120 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5815 = _T_4398 ? btb_bank0_rd_data_way1_out_119 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6070 = _T_6069 | _T_5815; // @[Mux.scala 27:72] - wire [21:0] _T_5816 = _T_4401 ? btb_bank0_rd_data_way1_out_121 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5816 = _T_4400 ? btb_bank0_rd_data_way1_out_120 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6071 = _T_6070 | _T_5816; // @[Mux.scala 27:72] - wire [21:0] _T_5817 = _T_4403 ? btb_bank0_rd_data_way1_out_122 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5817 = _T_4402 ? btb_bank0_rd_data_way1_out_121 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6072 = _T_6071 | _T_5817; // @[Mux.scala 27:72] - wire [21:0] _T_5818 = _T_4405 ? btb_bank0_rd_data_way1_out_123 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5818 = _T_4404 ? btb_bank0_rd_data_way1_out_122 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6073 = _T_6072 | _T_5818; // @[Mux.scala 27:72] - wire [21:0] _T_5819 = _T_4407 ? btb_bank0_rd_data_way1_out_124 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5819 = _T_4406 ? btb_bank0_rd_data_way1_out_123 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6074 = _T_6073 | _T_5819; // @[Mux.scala 27:72] - wire [21:0] _T_5820 = _T_4409 ? btb_bank0_rd_data_way1_out_125 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5820 = _T_4408 ? btb_bank0_rd_data_way1_out_124 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6075 = _T_6074 | _T_5820; // @[Mux.scala 27:72] - wire [21:0] _T_5821 = _T_4411 ? btb_bank0_rd_data_way1_out_126 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5821 = _T_4410 ? btb_bank0_rd_data_way1_out_125 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6076 = _T_6075 | _T_5821; // @[Mux.scala 27:72] - wire [21:0] _T_5822 = _T_4413 ? btb_bank0_rd_data_way1_out_127 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5822 = _T_4412 ? btb_bank0_rd_data_way1_out_126 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6077 = _T_6076 | _T_5822; // @[Mux.scala 27:72] - wire [21:0] _T_5823 = _T_4415 ? btb_bank0_rd_data_way1_out_128 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5823 = _T_4414 ? btb_bank0_rd_data_way1_out_127 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6078 = _T_6077 | _T_5823; // @[Mux.scala 27:72] - wire [21:0] _T_5824 = _T_4417 ? btb_bank0_rd_data_way1_out_129 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5824 = _T_4416 ? btb_bank0_rd_data_way1_out_128 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6079 = _T_6078 | _T_5824; // @[Mux.scala 27:72] - wire [21:0] _T_5825 = _T_4419 ? btb_bank0_rd_data_way1_out_130 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5825 = _T_4418 ? btb_bank0_rd_data_way1_out_129 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6080 = _T_6079 | _T_5825; // @[Mux.scala 27:72] - wire [21:0] _T_5826 = _T_4421 ? btb_bank0_rd_data_way1_out_131 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5826 = _T_4420 ? btb_bank0_rd_data_way1_out_130 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6081 = _T_6080 | _T_5826; // @[Mux.scala 27:72] - wire [21:0] _T_5827 = _T_4423 ? btb_bank0_rd_data_way1_out_132 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5827 = _T_4422 ? btb_bank0_rd_data_way1_out_131 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6082 = _T_6081 | _T_5827; // @[Mux.scala 27:72] - wire [21:0] _T_5828 = _T_4425 ? btb_bank0_rd_data_way1_out_133 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5828 = _T_4424 ? btb_bank0_rd_data_way1_out_132 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6083 = _T_6082 | _T_5828; // @[Mux.scala 27:72] - wire [21:0] _T_5829 = _T_4427 ? btb_bank0_rd_data_way1_out_134 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5829 = _T_4426 ? btb_bank0_rd_data_way1_out_133 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6084 = _T_6083 | _T_5829; // @[Mux.scala 27:72] - wire [21:0] _T_5830 = _T_4429 ? btb_bank0_rd_data_way1_out_135 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5830 = _T_4428 ? btb_bank0_rd_data_way1_out_134 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6085 = _T_6084 | _T_5830; // @[Mux.scala 27:72] - wire [21:0] _T_5831 = _T_4431 ? btb_bank0_rd_data_way1_out_136 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5831 = _T_4430 ? btb_bank0_rd_data_way1_out_135 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6086 = _T_6085 | _T_5831; // @[Mux.scala 27:72] - wire [21:0] _T_5832 = _T_4433 ? btb_bank0_rd_data_way1_out_137 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5832 = _T_4432 ? btb_bank0_rd_data_way1_out_136 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6087 = _T_6086 | _T_5832; // @[Mux.scala 27:72] - wire [21:0] _T_5833 = _T_4435 ? btb_bank0_rd_data_way1_out_138 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5833 = _T_4434 ? btb_bank0_rd_data_way1_out_137 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6088 = _T_6087 | _T_5833; // @[Mux.scala 27:72] - wire [21:0] _T_5834 = _T_4437 ? btb_bank0_rd_data_way1_out_139 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5834 = _T_4436 ? btb_bank0_rd_data_way1_out_138 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6089 = _T_6088 | _T_5834; // @[Mux.scala 27:72] - wire [21:0] _T_5835 = _T_4439 ? btb_bank0_rd_data_way1_out_140 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5835 = _T_4438 ? btb_bank0_rd_data_way1_out_139 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6090 = _T_6089 | _T_5835; // @[Mux.scala 27:72] - wire [21:0] _T_5836 = _T_4441 ? btb_bank0_rd_data_way1_out_141 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5836 = _T_4440 ? btb_bank0_rd_data_way1_out_140 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6091 = _T_6090 | _T_5836; // @[Mux.scala 27:72] - wire [21:0] _T_5837 = _T_4443 ? btb_bank0_rd_data_way1_out_142 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5837 = _T_4442 ? btb_bank0_rd_data_way1_out_141 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6092 = _T_6091 | _T_5837; // @[Mux.scala 27:72] - wire [21:0] _T_5838 = _T_4445 ? btb_bank0_rd_data_way1_out_143 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5838 = _T_4444 ? btb_bank0_rd_data_way1_out_142 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6093 = _T_6092 | _T_5838; // @[Mux.scala 27:72] - wire [21:0] _T_5839 = _T_4447 ? btb_bank0_rd_data_way1_out_144 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5839 = _T_4446 ? btb_bank0_rd_data_way1_out_143 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6094 = _T_6093 | _T_5839; // @[Mux.scala 27:72] - wire [21:0] _T_5840 = _T_4449 ? btb_bank0_rd_data_way1_out_145 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5840 = _T_4448 ? btb_bank0_rd_data_way1_out_144 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6095 = _T_6094 | _T_5840; // @[Mux.scala 27:72] - wire [21:0] _T_5841 = _T_4451 ? btb_bank0_rd_data_way1_out_146 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5841 = _T_4450 ? btb_bank0_rd_data_way1_out_145 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6096 = _T_6095 | _T_5841; // @[Mux.scala 27:72] - wire [21:0] _T_5842 = _T_4453 ? btb_bank0_rd_data_way1_out_147 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5842 = _T_4452 ? btb_bank0_rd_data_way1_out_146 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6097 = _T_6096 | _T_5842; // @[Mux.scala 27:72] - wire [21:0] _T_5843 = _T_4455 ? btb_bank0_rd_data_way1_out_148 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5843 = _T_4454 ? btb_bank0_rd_data_way1_out_147 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6098 = _T_6097 | _T_5843; // @[Mux.scala 27:72] - wire [21:0] _T_5844 = _T_4457 ? btb_bank0_rd_data_way1_out_149 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5844 = _T_4456 ? btb_bank0_rd_data_way1_out_148 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6099 = _T_6098 | _T_5844; // @[Mux.scala 27:72] - wire [21:0] _T_5845 = _T_4459 ? btb_bank0_rd_data_way1_out_150 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5845 = _T_4458 ? btb_bank0_rd_data_way1_out_149 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6100 = _T_6099 | _T_5845; // @[Mux.scala 27:72] - wire [21:0] _T_5846 = _T_4461 ? btb_bank0_rd_data_way1_out_151 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5846 = _T_4460 ? btb_bank0_rd_data_way1_out_150 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6101 = _T_6100 | _T_5846; // @[Mux.scala 27:72] - wire [21:0] _T_5847 = _T_4463 ? btb_bank0_rd_data_way1_out_152 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5847 = _T_4462 ? btb_bank0_rd_data_way1_out_151 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6102 = _T_6101 | _T_5847; // @[Mux.scala 27:72] - wire [21:0] _T_5848 = _T_4465 ? btb_bank0_rd_data_way1_out_153 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5848 = _T_4464 ? btb_bank0_rd_data_way1_out_152 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6103 = _T_6102 | _T_5848; // @[Mux.scala 27:72] - wire [21:0] _T_5849 = _T_4467 ? btb_bank0_rd_data_way1_out_154 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5849 = _T_4466 ? btb_bank0_rd_data_way1_out_153 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6104 = _T_6103 | _T_5849; // @[Mux.scala 27:72] - wire [21:0] _T_5850 = _T_4469 ? btb_bank0_rd_data_way1_out_155 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5850 = _T_4468 ? btb_bank0_rd_data_way1_out_154 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6105 = _T_6104 | _T_5850; // @[Mux.scala 27:72] - wire [21:0] _T_5851 = _T_4471 ? btb_bank0_rd_data_way1_out_156 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5851 = _T_4470 ? btb_bank0_rd_data_way1_out_155 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6106 = _T_6105 | _T_5851; // @[Mux.scala 27:72] - wire [21:0] _T_5852 = _T_4473 ? btb_bank0_rd_data_way1_out_157 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5852 = _T_4472 ? btb_bank0_rd_data_way1_out_156 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6107 = _T_6106 | _T_5852; // @[Mux.scala 27:72] - wire [21:0] _T_5853 = _T_4475 ? btb_bank0_rd_data_way1_out_158 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5853 = _T_4474 ? btb_bank0_rd_data_way1_out_157 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6108 = _T_6107 | _T_5853; // @[Mux.scala 27:72] - wire [21:0] _T_5854 = _T_4477 ? btb_bank0_rd_data_way1_out_159 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5854 = _T_4476 ? btb_bank0_rd_data_way1_out_158 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6109 = _T_6108 | _T_5854; // @[Mux.scala 27:72] - wire [21:0] _T_5855 = _T_4479 ? btb_bank0_rd_data_way1_out_160 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5855 = _T_4478 ? btb_bank0_rd_data_way1_out_159 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6110 = _T_6109 | _T_5855; // @[Mux.scala 27:72] - wire [21:0] _T_5856 = _T_4481 ? btb_bank0_rd_data_way1_out_161 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5856 = _T_4480 ? btb_bank0_rd_data_way1_out_160 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6111 = _T_6110 | _T_5856; // @[Mux.scala 27:72] - wire [21:0] _T_5857 = _T_4483 ? btb_bank0_rd_data_way1_out_162 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5857 = _T_4482 ? btb_bank0_rd_data_way1_out_161 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6112 = _T_6111 | _T_5857; // @[Mux.scala 27:72] - wire [21:0] _T_5858 = _T_4485 ? btb_bank0_rd_data_way1_out_163 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5858 = _T_4484 ? btb_bank0_rd_data_way1_out_162 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6113 = _T_6112 | _T_5858; // @[Mux.scala 27:72] - wire [21:0] _T_5859 = _T_4487 ? btb_bank0_rd_data_way1_out_164 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5859 = _T_4486 ? btb_bank0_rd_data_way1_out_163 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6114 = _T_6113 | _T_5859; // @[Mux.scala 27:72] - wire [21:0] _T_5860 = _T_4489 ? btb_bank0_rd_data_way1_out_165 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5860 = _T_4488 ? btb_bank0_rd_data_way1_out_164 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6115 = _T_6114 | _T_5860; // @[Mux.scala 27:72] - wire [21:0] _T_5861 = _T_4491 ? btb_bank0_rd_data_way1_out_166 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5861 = _T_4490 ? btb_bank0_rd_data_way1_out_165 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6116 = _T_6115 | _T_5861; // @[Mux.scala 27:72] - wire [21:0] _T_5862 = _T_4493 ? btb_bank0_rd_data_way1_out_167 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5862 = _T_4492 ? btb_bank0_rd_data_way1_out_166 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6117 = _T_6116 | _T_5862; // @[Mux.scala 27:72] - wire [21:0] _T_5863 = _T_4495 ? btb_bank0_rd_data_way1_out_168 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5863 = _T_4494 ? btb_bank0_rd_data_way1_out_167 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6118 = _T_6117 | _T_5863; // @[Mux.scala 27:72] - wire [21:0] _T_5864 = _T_4497 ? btb_bank0_rd_data_way1_out_169 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5864 = _T_4496 ? btb_bank0_rd_data_way1_out_168 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6119 = _T_6118 | _T_5864; // @[Mux.scala 27:72] - wire [21:0] _T_5865 = _T_4499 ? btb_bank0_rd_data_way1_out_170 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5865 = _T_4498 ? btb_bank0_rd_data_way1_out_169 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6120 = _T_6119 | _T_5865; // @[Mux.scala 27:72] - wire [21:0] _T_5866 = _T_4501 ? btb_bank0_rd_data_way1_out_171 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5866 = _T_4500 ? btb_bank0_rd_data_way1_out_170 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6121 = _T_6120 | _T_5866; // @[Mux.scala 27:72] - wire [21:0] _T_5867 = _T_4503 ? btb_bank0_rd_data_way1_out_172 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5867 = _T_4502 ? btb_bank0_rd_data_way1_out_171 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6122 = _T_6121 | _T_5867; // @[Mux.scala 27:72] - wire [21:0] _T_5868 = _T_4505 ? btb_bank0_rd_data_way1_out_173 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5868 = _T_4504 ? btb_bank0_rd_data_way1_out_172 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6123 = _T_6122 | _T_5868; // @[Mux.scala 27:72] - wire [21:0] _T_5869 = _T_4507 ? btb_bank0_rd_data_way1_out_174 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5869 = _T_4506 ? btb_bank0_rd_data_way1_out_173 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6124 = _T_6123 | _T_5869; // @[Mux.scala 27:72] - wire [21:0] _T_5870 = _T_4509 ? btb_bank0_rd_data_way1_out_175 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5870 = _T_4508 ? btb_bank0_rd_data_way1_out_174 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6125 = _T_6124 | _T_5870; // @[Mux.scala 27:72] - wire [21:0] _T_5871 = _T_4511 ? btb_bank0_rd_data_way1_out_176 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5871 = _T_4510 ? btb_bank0_rd_data_way1_out_175 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6126 = _T_6125 | _T_5871; // @[Mux.scala 27:72] - wire [21:0] _T_5872 = _T_4513 ? btb_bank0_rd_data_way1_out_177 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5872 = _T_4512 ? btb_bank0_rd_data_way1_out_176 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6127 = _T_6126 | _T_5872; // @[Mux.scala 27:72] - wire [21:0] _T_5873 = _T_4515 ? btb_bank0_rd_data_way1_out_178 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5873 = _T_4514 ? btb_bank0_rd_data_way1_out_177 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6128 = _T_6127 | _T_5873; // @[Mux.scala 27:72] - wire [21:0] _T_5874 = _T_4517 ? btb_bank0_rd_data_way1_out_179 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5874 = _T_4516 ? btb_bank0_rd_data_way1_out_178 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6129 = _T_6128 | _T_5874; // @[Mux.scala 27:72] - wire [21:0] _T_5875 = _T_4519 ? btb_bank0_rd_data_way1_out_180 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5875 = _T_4518 ? btb_bank0_rd_data_way1_out_179 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6130 = _T_6129 | _T_5875; // @[Mux.scala 27:72] - wire [21:0] _T_5876 = _T_4521 ? btb_bank0_rd_data_way1_out_181 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5876 = _T_4520 ? btb_bank0_rd_data_way1_out_180 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6131 = _T_6130 | _T_5876; // @[Mux.scala 27:72] - wire [21:0] _T_5877 = _T_4523 ? btb_bank0_rd_data_way1_out_182 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5877 = _T_4522 ? btb_bank0_rd_data_way1_out_181 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6132 = _T_6131 | _T_5877; // @[Mux.scala 27:72] - wire [21:0] _T_5878 = _T_4525 ? btb_bank0_rd_data_way1_out_183 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5878 = _T_4524 ? btb_bank0_rd_data_way1_out_182 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6133 = _T_6132 | _T_5878; // @[Mux.scala 27:72] - wire [21:0] _T_5879 = _T_4527 ? btb_bank0_rd_data_way1_out_184 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5879 = _T_4526 ? btb_bank0_rd_data_way1_out_183 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6134 = _T_6133 | _T_5879; // @[Mux.scala 27:72] - wire [21:0] _T_5880 = _T_4529 ? btb_bank0_rd_data_way1_out_185 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5880 = _T_4528 ? btb_bank0_rd_data_way1_out_184 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6135 = _T_6134 | _T_5880; // @[Mux.scala 27:72] - wire [21:0] _T_5881 = _T_4531 ? btb_bank0_rd_data_way1_out_186 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5881 = _T_4530 ? btb_bank0_rd_data_way1_out_185 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6136 = _T_6135 | _T_5881; // @[Mux.scala 27:72] - wire [21:0] _T_5882 = _T_4533 ? btb_bank0_rd_data_way1_out_187 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5882 = _T_4532 ? btb_bank0_rd_data_way1_out_186 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6137 = _T_6136 | _T_5882; // @[Mux.scala 27:72] - wire [21:0] _T_5883 = _T_4535 ? btb_bank0_rd_data_way1_out_188 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5883 = _T_4534 ? btb_bank0_rd_data_way1_out_187 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6138 = _T_6137 | _T_5883; // @[Mux.scala 27:72] - wire [21:0] _T_5884 = _T_4537 ? btb_bank0_rd_data_way1_out_189 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5884 = _T_4536 ? btb_bank0_rd_data_way1_out_188 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6139 = _T_6138 | _T_5884; // @[Mux.scala 27:72] - wire [21:0] _T_5885 = _T_4539 ? btb_bank0_rd_data_way1_out_190 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5885 = _T_4538 ? btb_bank0_rd_data_way1_out_189 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6140 = _T_6139 | _T_5885; // @[Mux.scala 27:72] - wire [21:0] _T_5886 = _T_4541 ? btb_bank0_rd_data_way1_out_191 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5886 = _T_4540 ? btb_bank0_rd_data_way1_out_190 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6141 = _T_6140 | _T_5886; // @[Mux.scala 27:72] - wire [21:0] _T_5887 = _T_4543 ? btb_bank0_rd_data_way1_out_192 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5887 = _T_4542 ? btb_bank0_rd_data_way1_out_191 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6142 = _T_6141 | _T_5887; // @[Mux.scala 27:72] - wire [21:0] _T_5888 = _T_4545 ? btb_bank0_rd_data_way1_out_193 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5888 = _T_4544 ? btb_bank0_rd_data_way1_out_192 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6143 = _T_6142 | _T_5888; // @[Mux.scala 27:72] - wire [21:0] _T_5889 = _T_4547 ? btb_bank0_rd_data_way1_out_194 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5889 = _T_4546 ? btb_bank0_rd_data_way1_out_193 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6144 = _T_6143 | _T_5889; // @[Mux.scala 27:72] - wire [21:0] _T_5890 = _T_4549 ? btb_bank0_rd_data_way1_out_195 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5890 = _T_4548 ? btb_bank0_rd_data_way1_out_194 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6145 = _T_6144 | _T_5890; // @[Mux.scala 27:72] - wire [21:0] _T_5891 = _T_4551 ? btb_bank0_rd_data_way1_out_196 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5891 = _T_4550 ? btb_bank0_rd_data_way1_out_195 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6146 = _T_6145 | _T_5891; // @[Mux.scala 27:72] - wire [21:0] _T_5892 = _T_4553 ? btb_bank0_rd_data_way1_out_197 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5892 = _T_4552 ? btb_bank0_rd_data_way1_out_196 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6147 = _T_6146 | _T_5892; // @[Mux.scala 27:72] - wire [21:0] _T_5893 = _T_4555 ? btb_bank0_rd_data_way1_out_198 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5893 = _T_4554 ? btb_bank0_rd_data_way1_out_197 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6148 = _T_6147 | _T_5893; // @[Mux.scala 27:72] - wire [21:0] _T_5894 = _T_4557 ? btb_bank0_rd_data_way1_out_199 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5894 = _T_4556 ? btb_bank0_rd_data_way1_out_198 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6149 = _T_6148 | _T_5894; // @[Mux.scala 27:72] - wire [21:0] _T_5895 = _T_4559 ? btb_bank0_rd_data_way1_out_200 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5895 = _T_4558 ? btb_bank0_rd_data_way1_out_199 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6150 = _T_6149 | _T_5895; // @[Mux.scala 27:72] - wire [21:0] _T_5896 = _T_4561 ? btb_bank0_rd_data_way1_out_201 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5896 = _T_4560 ? btb_bank0_rd_data_way1_out_200 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6151 = _T_6150 | _T_5896; // @[Mux.scala 27:72] - wire [21:0] _T_5897 = _T_4563 ? btb_bank0_rd_data_way1_out_202 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5897 = _T_4562 ? btb_bank0_rd_data_way1_out_201 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6152 = _T_6151 | _T_5897; // @[Mux.scala 27:72] - wire [21:0] _T_5898 = _T_4565 ? btb_bank0_rd_data_way1_out_203 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5898 = _T_4564 ? btb_bank0_rd_data_way1_out_202 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6153 = _T_6152 | _T_5898; // @[Mux.scala 27:72] - wire [21:0] _T_5899 = _T_4567 ? btb_bank0_rd_data_way1_out_204 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5899 = _T_4566 ? btb_bank0_rd_data_way1_out_203 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6154 = _T_6153 | _T_5899; // @[Mux.scala 27:72] - wire [21:0] _T_5900 = _T_4569 ? btb_bank0_rd_data_way1_out_205 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5900 = _T_4568 ? btb_bank0_rd_data_way1_out_204 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6155 = _T_6154 | _T_5900; // @[Mux.scala 27:72] - wire [21:0] _T_5901 = _T_4571 ? btb_bank0_rd_data_way1_out_206 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5901 = _T_4570 ? btb_bank0_rd_data_way1_out_205 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6156 = _T_6155 | _T_5901; // @[Mux.scala 27:72] - wire [21:0] _T_5902 = _T_4573 ? btb_bank0_rd_data_way1_out_207 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5902 = _T_4572 ? btb_bank0_rd_data_way1_out_206 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6157 = _T_6156 | _T_5902; // @[Mux.scala 27:72] - wire [21:0] _T_5903 = _T_4575 ? btb_bank0_rd_data_way1_out_208 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5903 = _T_4574 ? btb_bank0_rd_data_way1_out_207 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6158 = _T_6157 | _T_5903; // @[Mux.scala 27:72] - wire [21:0] _T_5904 = _T_4577 ? btb_bank0_rd_data_way1_out_209 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5904 = _T_4576 ? btb_bank0_rd_data_way1_out_208 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6159 = _T_6158 | _T_5904; // @[Mux.scala 27:72] - wire [21:0] _T_5905 = _T_4579 ? btb_bank0_rd_data_way1_out_210 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5905 = _T_4578 ? btb_bank0_rd_data_way1_out_209 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6160 = _T_6159 | _T_5905; // @[Mux.scala 27:72] - wire [21:0] _T_5906 = _T_4581 ? btb_bank0_rd_data_way1_out_211 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5906 = _T_4580 ? btb_bank0_rd_data_way1_out_210 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6161 = _T_6160 | _T_5906; // @[Mux.scala 27:72] - wire [21:0] _T_5907 = _T_4583 ? btb_bank0_rd_data_way1_out_212 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5907 = _T_4582 ? btb_bank0_rd_data_way1_out_211 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6162 = _T_6161 | _T_5907; // @[Mux.scala 27:72] - wire [21:0] _T_5908 = _T_4585 ? btb_bank0_rd_data_way1_out_213 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5908 = _T_4584 ? btb_bank0_rd_data_way1_out_212 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6163 = _T_6162 | _T_5908; // @[Mux.scala 27:72] - wire [21:0] _T_5909 = _T_4587 ? btb_bank0_rd_data_way1_out_214 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5909 = _T_4586 ? btb_bank0_rd_data_way1_out_213 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6164 = _T_6163 | _T_5909; // @[Mux.scala 27:72] - wire [21:0] _T_5910 = _T_4589 ? btb_bank0_rd_data_way1_out_215 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5910 = _T_4588 ? btb_bank0_rd_data_way1_out_214 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6165 = _T_6164 | _T_5910; // @[Mux.scala 27:72] - wire [21:0] _T_5911 = _T_4591 ? btb_bank0_rd_data_way1_out_216 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5911 = _T_4590 ? btb_bank0_rd_data_way1_out_215 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6166 = _T_6165 | _T_5911; // @[Mux.scala 27:72] - wire [21:0] _T_5912 = _T_4593 ? btb_bank0_rd_data_way1_out_217 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5912 = _T_4592 ? btb_bank0_rd_data_way1_out_216 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6167 = _T_6166 | _T_5912; // @[Mux.scala 27:72] - wire [21:0] _T_5913 = _T_4595 ? btb_bank0_rd_data_way1_out_218 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5913 = _T_4594 ? btb_bank0_rd_data_way1_out_217 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6168 = _T_6167 | _T_5913; // @[Mux.scala 27:72] - wire [21:0] _T_5914 = _T_4597 ? btb_bank0_rd_data_way1_out_219 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5914 = _T_4596 ? btb_bank0_rd_data_way1_out_218 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6169 = _T_6168 | _T_5914; // @[Mux.scala 27:72] - wire [21:0] _T_5915 = _T_4599 ? btb_bank0_rd_data_way1_out_220 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5915 = _T_4598 ? btb_bank0_rd_data_way1_out_219 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6170 = _T_6169 | _T_5915; // @[Mux.scala 27:72] - wire [21:0] _T_5916 = _T_4601 ? btb_bank0_rd_data_way1_out_221 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5916 = _T_4600 ? btb_bank0_rd_data_way1_out_220 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6171 = _T_6170 | _T_5916; // @[Mux.scala 27:72] - wire [21:0] _T_5917 = _T_4603 ? btb_bank0_rd_data_way1_out_222 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5917 = _T_4602 ? btb_bank0_rd_data_way1_out_221 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6172 = _T_6171 | _T_5917; // @[Mux.scala 27:72] - wire [21:0] _T_5918 = _T_4605 ? btb_bank0_rd_data_way1_out_223 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5918 = _T_4604 ? btb_bank0_rd_data_way1_out_222 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6173 = _T_6172 | _T_5918; // @[Mux.scala 27:72] - wire [21:0] _T_5919 = _T_4607 ? btb_bank0_rd_data_way1_out_224 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5919 = _T_4606 ? btb_bank0_rd_data_way1_out_223 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6174 = _T_6173 | _T_5919; // @[Mux.scala 27:72] - wire [21:0] _T_5920 = _T_4609 ? btb_bank0_rd_data_way1_out_225 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5920 = _T_4608 ? btb_bank0_rd_data_way1_out_224 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6175 = _T_6174 | _T_5920; // @[Mux.scala 27:72] - wire [21:0] _T_5921 = _T_4611 ? btb_bank0_rd_data_way1_out_226 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5921 = _T_4610 ? btb_bank0_rd_data_way1_out_225 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6176 = _T_6175 | _T_5921; // @[Mux.scala 27:72] - wire [21:0] _T_5922 = _T_4613 ? btb_bank0_rd_data_way1_out_227 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5922 = _T_4612 ? btb_bank0_rd_data_way1_out_226 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6177 = _T_6176 | _T_5922; // @[Mux.scala 27:72] - wire [21:0] _T_5923 = _T_4615 ? btb_bank0_rd_data_way1_out_228 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5923 = _T_4614 ? btb_bank0_rd_data_way1_out_227 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6178 = _T_6177 | _T_5923; // @[Mux.scala 27:72] - wire [21:0] _T_5924 = _T_4617 ? btb_bank0_rd_data_way1_out_229 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5924 = _T_4616 ? btb_bank0_rd_data_way1_out_228 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6179 = _T_6178 | _T_5924; // @[Mux.scala 27:72] - wire [21:0] _T_5925 = _T_4619 ? btb_bank0_rd_data_way1_out_230 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5925 = _T_4618 ? btb_bank0_rd_data_way1_out_229 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6180 = _T_6179 | _T_5925; // @[Mux.scala 27:72] - wire [21:0] _T_5926 = _T_4621 ? btb_bank0_rd_data_way1_out_231 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5926 = _T_4620 ? btb_bank0_rd_data_way1_out_230 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6181 = _T_6180 | _T_5926; // @[Mux.scala 27:72] - wire [21:0] _T_5927 = _T_4623 ? btb_bank0_rd_data_way1_out_232 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5927 = _T_4622 ? btb_bank0_rd_data_way1_out_231 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6182 = _T_6181 | _T_5927; // @[Mux.scala 27:72] - wire [21:0] _T_5928 = _T_4625 ? btb_bank0_rd_data_way1_out_233 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5928 = _T_4624 ? btb_bank0_rd_data_way1_out_232 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6183 = _T_6182 | _T_5928; // @[Mux.scala 27:72] - wire [21:0] _T_5929 = _T_4627 ? btb_bank0_rd_data_way1_out_234 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5929 = _T_4626 ? btb_bank0_rd_data_way1_out_233 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6184 = _T_6183 | _T_5929; // @[Mux.scala 27:72] - wire [21:0] _T_5930 = _T_4629 ? btb_bank0_rd_data_way1_out_235 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5930 = _T_4628 ? btb_bank0_rd_data_way1_out_234 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6185 = _T_6184 | _T_5930; // @[Mux.scala 27:72] - wire [21:0] _T_5931 = _T_4631 ? btb_bank0_rd_data_way1_out_236 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5931 = _T_4630 ? btb_bank0_rd_data_way1_out_235 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6186 = _T_6185 | _T_5931; // @[Mux.scala 27:72] - wire [21:0] _T_5932 = _T_4633 ? btb_bank0_rd_data_way1_out_237 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5932 = _T_4632 ? btb_bank0_rd_data_way1_out_236 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6187 = _T_6186 | _T_5932; // @[Mux.scala 27:72] - wire [21:0] _T_5933 = _T_4635 ? btb_bank0_rd_data_way1_out_238 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5933 = _T_4634 ? btb_bank0_rd_data_way1_out_237 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6188 = _T_6187 | _T_5933; // @[Mux.scala 27:72] - wire [21:0] _T_5934 = _T_4637 ? btb_bank0_rd_data_way1_out_239 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5934 = _T_4636 ? btb_bank0_rd_data_way1_out_238 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6189 = _T_6188 | _T_5934; // @[Mux.scala 27:72] - wire [21:0] _T_5935 = _T_4639 ? btb_bank0_rd_data_way1_out_240 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5935 = _T_4638 ? btb_bank0_rd_data_way1_out_239 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6190 = _T_6189 | _T_5935; // @[Mux.scala 27:72] - wire [21:0] _T_5936 = _T_4641 ? btb_bank0_rd_data_way1_out_241 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5936 = _T_4640 ? btb_bank0_rd_data_way1_out_240 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6191 = _T_6190 | _T_5936; // @[Mux.scala 27:72] - wire [21:0] _T_5937 = _T_4643 ? btb_bank0_rd_data_way1_out_242 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5937 = _T_4642 ? btb_bank0_rd_data_way1_out_241 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6192 = _T_6191 | _T_5937; // @[Mux.scala 27:72] - wire [21:0] _T_5938 = _T_4645 ? btb_bank0_rd_data_way1_out_243 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5938 = _T_4644 ? btb_bank0_rd_data_way1_out_242 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6193 = _T_6192 | _T_5938; // @[Mux.scala 27:72] - wire [21:0] _T_5939 = _T_4647 ? btb_bank0_rd_data_way1_out_244 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5939 = _T_4646 ? btb_bank0_rd_data_way1_out_243 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6194 = _T_6193 | _T_5939; // @[Mux.scala 27:72] - wire [21:0] _T_5940 = _T_4649 ? btb_bank0_rd_data_way1_out_245 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5940 = _T_4648 ? btb_bank0_rd_data_way1_out_244 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6195 = _T_6194 | _T_5940; // @[Mux.scala 27:72] - wire [21:0] _T_5941 = _T_4651 ? btb_bank0_rd_data_way1_out_246 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5941 = _T_4650 ? btb_bank0_rd_data_way1_out_245 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6196 = _T_6195 | _T_5941; // @[Mux.scala 27:72] - wire [21:0] _T_5942 = _T_4653 ? btb_bank0_rd_data_way1_out_247 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5942 = _T_4652 ? btb_bank0_rd_data_way1_out_246 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6197 = _T_6196 | _T_5942; // @[Mux.scala 27:72] - wire [21:0] _T_5943 = _T_4655 ? btb_bank0_rd_data_way1_out_248 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5943 = _T_4654 ? btb_bank0_rd_data_way1_out_247 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6198 = _T_6197 | _T_5943; // @[Mux.scala 27:72] - wire [21:0] _T_5944 = _T_4657 ? btb_bank0_rd_data_way1_out_249 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5944 = _T_4656 ? btb_bank0_rd_data_way1_out_248 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6199 = _T_6198 | _T_5944; // @[Mux.scala 27:72] - wire [21:0] _T_5945 = _T_4659 ? btb_bank0_rd_data_way1_out_250 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5945 = _T_4658 ? btb_bank0_rd_data_way1_out_249 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6200 = _T_6199 | _T_5945; // @[Mux.scala 27:72] - wire [21:0] _T_5946 = _T_4661 ? btb_bank0_rd_data_way1_out_251 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5946 = _T_4660 ? btb_bank0_rd_data_way1_out_250 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6201 = _T_6200 | _T_5946; // @[Mux.scala 27:72] - wire [21:0] _T_5947 = _T_4663 ? btb_bank0_rd_data_way1_out_252 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5947 = _T_4662 ? btb_bank0_rd_data_way1_out_251 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6202 = _T_6201 | _T_5947; // @[Mux.scala 27:72] - wire [21:0] _T_5948 = _T_4665 ? btb_bank0_rd_data_way1_out_253 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5948 = _T_4664 ? btb_bank0_rd_data_way1_out_252 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6203 = _T_6202 | _T_5948; // @[Mux.scala 27:72] - wire [21:0] _T_5949 = _T_4667 ? btb_bank0_rd_data_way1_out_254 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_5949 = _T_4666 ? btb_bank0_rd_data_way1_out_253 : 22'h0; // @[Mux.scala 27:72] wire [21:0] _T_6204 = _T_6203 | _T_5949; // @[Mux.scala 27:72] - wire [21:0] _T_5950 = _T_4669 ? btb_bank0_rd_data_way1_out_255 : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0_rd_data_way1_p1_f = _T_6204 | _T_5950; // @[Mux.scala 27:72] - wire _T_72 = btb_bank0_rd_data_way1_p1_f[21:17] == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 150:106] - wire _T_73 = btb_bank0_rd_data_way1_p1_f[0] & _T_72; // @[el2_ifu_bp_ctl.scala 150:61] - wire _T_76 = _T_73 & _T_48; // @[el2_ifu_bp_ctl.scala 150:129] - wire _T_77 = _T_76 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 151:56] - wire tag_match_way1_p1_f = _T_77 & _T; // @[el2_ifu_bp_ctl.scala 151:77] - wire _T_108 = btb_bank0_rd_data_way1_p1_f[3] ^ btb_bank0_rd_data_way1_p1_f[4]; // @[el2_ifu_bp_ctl.scala 163:100] - wire _T_109 = tag_match_way1_p1_f & _T_108; // @[el2_ifu_bp_ctl.scala 163:62] - wire _T_113 = ~_T_108; // @[el2_ifu_bp_ctl.scala 164:64] - wire _T_114 = tag_match_way1_p1_f & _T_113; // @[el2_ifu_bp_ctl.scala 164:62] - wire [1:0] tag_match_way1_expanded_p1_f = {_T_109,_T_114}; // @[Cat.scala 29:58] - wire [21:0] _T_134 = tag_match_way1_expanded_p1_f[0] ? btb_bank0_rd_data_way1_p1_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0e_rd_data_p1_f = _T_133 | _T_134; // @[Mux.scala 27:72] - wire [21:0] _T_146 = io_ifc_fetch_addr_f[0] ? btb_bank0e_rd_data_p1_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_vbank1_rd_data_f = _T_145 | _T_146; // @[Mux.scala 27:72] - wire _T_242 = btb_vbank1_rd_data_f[2] | btb_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 276:59] - wire [21:0] _T_119 = tag_match_way0_expanded_f[0] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_120 = tag_match_way1_expanded_f[0] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_bank0e_rd_data_f = _T_119 | _T_120; // @[Mux.scala 27:72] - wire [21:0] _T_139 = _T_143 ? btb_bank0e_rd_data_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] _T_140 = io_ifc_fetch_addr_f[0] ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] - wire [21:0] btb_vbank0_rd_data_f = _T_139 | _T_140; // @[Mux.scala 27:72] - wire _T_245 = btb_vbank0_rd_data_f[2] | btb_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 277:59] - wire [1:0] bht_force_taken_f = {_T_242,_T_245}; // @[Cat.scala 29:58] - wire [9:0] _T_569 = {btb_rd_addr_f,2'h0}; // @[Cat.scala 29:58] - reg [7:0] fghr; // @[el2_ifu_bp_ctl.scala 335:44] - wire [7:0] bht_rd_addr_hashed_f = _T_569[9:2] ^ fghr; // @[el2_lib.scala 196:35] - wire _T_21407 = bht_rd_addr_hashed_f == 8'h0; // @[el2_ifu_bp_ctl.scala 467:79] + wire [21:0] _T_5950 = _T_4668 ? btb_bank0_rd_data_way1_out_254 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_6205 = _T_6204 | _T_5950; // @[Mux.scala 27:72] + wire [21:0] _T_5951 = _T_4670 ? btb_bank0_rd_data_way1_out_255 : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0_rd_data_way1_p1_f = _T_6205 | _T_5951; // @[Mux.scala 27:72] + wire _T_73 = btb_bank0_rd_data_way1_p1_f[21:17] == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 155:106] + wire _T_74 = btb_bank0_rd_data_way1_p1_f[0] & _T_73; // @[el2_ifu_bp_ctl.scala 155:61] + wire _T_77 = _T_74 & _T_67; // @[el2_ifu_bp_ctl.scala 155:129] + wire _T_78 = _T_77 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 156:59] + wire tag_match_way1_p1_f = _T_78 & _T; // @[el2_ifu_bp_ctl.scala 156:80] + wire _T_109 = btb_bank0_rd_data_way1_p1_f[3] ^ btb_bank0_rd_data_way1_p1_f[4]; // @[el2_ifu_bp_ctl.scala 168:100] + wire _T_110 = tag_match_way1_p1_f & _T_109; // @[el2_ifu_bp_ctl.scala 168:62] + wire _T_114 = ~_T_109; // @[el2_ifu_bp_ctl.scala 169:64] + wire _T_115 = tag_match_way1_p1_f & _T_114; // @[el2_ifu_bp_ctl.scala 169:62] + wire [1:0] tag_match_way1_expanded_p1_f = {_T_110,_T_115}; // @[Cat.scala 29:58] + wire [21:0] _T_135 = tag_match_way1_expanded_p1_f[0] ? btb_bank0_rd_data_way1_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0e_rd_data_p1_f = _T_134 | _T_135; // @[Mux.scala 27:72] + wire [21:0] _T_147 = io_ifc_fetch_addr_f[0] ? btb_bank0e_rd_data_p1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_vbank1_rd_data_f = _T_146 | _T_147; // @[Mux.scala 27:72] + wire _T_243 = btb_vbank1_rd_data_f[2] | btb_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 281:59] + wire [21:0] _T_120 = tag_match_way0_expanded_f[0] ? btb_bank0_rd_data_way0_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_121 = tag_match_way1_expanded_f[0] ? btb_bank0_rd_data_way1_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_bank0e_rd_data_f = _T_120 | _T_121; // @[Mux.scala 27:72] + wire [21:0] _T_140 = _T_144 ? btb_bank0e_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] _T_141 = io_ifc_fetch_addr_f[0] ? btb_bank0o_rd_data_f : 22'h0; // @[Mux.scala 27:72] + wire [21:0] btb_vbank0_rd_data_f = _T_140 | _T_141; // @[Mux.scala 27:72] + wire _T_246 = btb_vbank0_rd_data_f[2] | btb_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 282:59] + wire [1:0] bht_force_taken_f = {_T_243,_T_246}; // @[Cat.scala 29:58] + wire [9:0] _T_570 = {btb_rd_addr_f,2'h0}; // @[Cat.scala 29:58] + reg [7:0] fghr; // @[el2_ifu_bp_ctl.scala 340:44] + wire [7:0] bht_rd_addr_f = _T_570[9:2] ^ fghr; // @[el2_lib.scala 196:35] + wire _T_21408 = bht_rd_addr_f == 8'h0; // @[el2_ifu_bp_ctl.scala 472:79] reg [1:0] bht_bank_rd_data_out_1_0; // @[Reg.scala 27:20] - wire [1:0] _T_21919 = _T_21407 ? bht_bank_rd_data_out_1_0 : 2'h0; // @[Mux.scala 27:72] - wire _T_21409 = bht_rd_addr_hashed_f == 8'h1; // @[el2_ifu_bp_ctl.scala 467:79] + wire [1:0] _T_21920 = _T_21408 ? bht_bank_rd_data_out_1_0 : 2'h0; // @[Mux.scala 27:72] + wire _T_21410 = bht_rd_addr_f == 8'h1; // @[el2_ifu_bp_ctl.scala 472:79] reg [1:0] bht_bank_rd_data_out_1_1; // @[Reg.scala 27:20] - wire [1:0] _T_21920 = _T_21409 ? bht_bank_rd_data_out_1_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_22175 = _T_21919 | _T_21920; // @[Mux.scala 27:72] - wire _T_21411 = bht_rd_addr_hashed_f == 8'h2; // @[el2_ifu_bp_ctl.scala 467:79] + wire [1:0] _T_21921 = _T_21410 ? bht_bank_rd_data_out_1_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_22176 = _T_21920 | _T_21921; // @[Mux.scala 27:72] + wire _T_21412 = bht_rd_addr_f == 8'h2; // @[el2_ifu_bp_ctl.scala 472:79] reg [1:0] bht_bank_rd_data_out_1_2; // @[Reg.scala 27:20] - wire [1:0] _T_21921 = _T_21411 ? bht_bank_rd_data_out_1_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_22176 = _T_22175 | _T_21921; // @[Mux.scala 27:72] - wire _T_21413 = bht_rd_addr_hashed_f == 8'h3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_3; // @[Reg.scala 27:20] - wire [1:0] _T_21922 = _T_21413 ? bht_bank_rd_data_out_1_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21922 = _T_21412 ? bht_bank_rd_data_out_1_2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22177 = _T_22176 | _T_21922; // @[Mux.scala 27:72] - wire _T_21415 = bht_rd_addr_hashed_f == 8'h4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_4; // @[Reg.scala 27:20] - wire [1:0] _T_21923 = _T_21415 ? bht_bank_rd_data_out_1_4 : 2'h0; // @[Mux.scala 27:72] + wire _T_21414 = bht_rd_addr_f == 8'h3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_3; // @[Reg.scala 27:20] + wire [1:0] _T_21923 = _T_21414 ? bht_bank_rd_data_out_1_3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22178 = _T_22177 | _T_21923; // @[Mux.scala 27:72] - wire _T_21417 = bht_rd_addr_hashed_f == 8'h5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_5; // @[Reg.scala 27:20] - wire [1:0] _T_21924 = _T_21417 ? bht_bank_rd_data_out_1_5 : 2'h0; // @[Mux.scala 27:72] + wire _T_21416 = bht_rd_addr_f == 8'h4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_4; // @[Reg.scala 27:20] + wire [1:0] _T_21924 = _T_21416 ? bht_bank_rd_data_out_1_4 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22179 = _T_22178 | _T_21924; // @[Mux.scala 27:72] - wire _T_21419 = bht_rd_addr_hashed_f == 8'h6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_6; // @[Reg.scala 27:20] - wire [1:0] _T_21925 = _T_21419 ? bht_bank_rd_data_out_1_6 : 2'h0; // @[Mux.scala 27:72] + wire _T_21418 = bht_rd_addr_f == 8'h5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_5; // @[Reg.scala 27:20] + wire [1:0] _T_21925 = _T_21418 ? bht_bank_rd_data_out_1_5 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22180 = _T_22179 | _T_21925; // @[Mux.scala 27:72] - wire _T_21421 = bht_rd_addr_hashed_f == 8'h7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_7; // @[Reg.scala 27:20] - wire [1:0] _T_21926 = _T_21421 ? bht_bank_rd_data_out_1_7 : 2'h0; // @[Mux.scala 27:72] + wire _T_21420 = bht_rd_addr_f == 8'h6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_6; // @[Reg.scala 27:20] + wire [1:0] _T_21926 = _T_21420 ? bht_bank_rd_data_out_1_6 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22181 = _T_22180 | _T_21926; // @[Mux.scala 27:72] - wire _T_21423 = bht_rd_addr_hashed_f == 8'h8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_8; // @[Reg.scala 27:20] - wire [1:0] _T_21927 = _T_21423 ? bht_bank_rd_data_out_1_8 : 2'h0; // @[Mux.scala 27:72] + wire _T_21422 = bht_rd_addr_f == 8'h7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_7; // @[Reg.scala 27:20] + wire [1:0] _T_21927 = _T_21422 ? bht_bank_rd_data_out_1_7 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22182 = _T_22181 | _T_21927; // @[Mux.scala 27:72] - wire _T_21425 = bht_rd_addr_hashed_f == 8'h9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_9; // @[Reg.scala 27:20] - wire [1:0] _T_21928 = _T_21425 ? bht_bank_rd_data_out_1_9 : 2'h0; // @[Mux.scala 27:72] + wire _T_21424 = bht_rd_addr_f == 8'h8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_8; // @[Reg.scala 27:20] + wire [1:0] _T_21928 = _T_21424 ? bht_bank_rd_data_out_1_8 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22183 = _T_22182 | _T_21928; // @[Mux.scala 27:72] - wire _T_21427 = bht_rd_addr_hashed_f == 8'ha; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_10; // @[Reg.scala 27:20] - wire [1:0] _T_21929 = _T_21427 ? bht_bank_rd_data_out_1_10 : 2'h0; // @[Mux.scala 27:72] + wire _T_21426 = bht_rd_addr_f == 8'h9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_9; // @[Reg.scala 27:20] + wire [1:0] _T_21929 = _T_21426 ? bht_bank_rd_data_out_1_9 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22184 = _T_22183 | _T_21929; // @[Mux.scala 27:72] - wire _T_21429 = bht_rd_addr_hashed_f == 8'hb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_11; // @[Reg.scala 27:20] - wire [1:0] _T_21930 = _T_21429 ? bht_bank_rd_data_out_1_11 : 2'h0; // @[Mux.scala 27:72] + wire _T_21428 = bht_rd_addr_f == 8'ha; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_10; // @[Reg.scala 27:20] + wire [1:0] _T_21930 = _T_21428 ? bht_bank_rd_data_out_1_10 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22185 = _T_22184 | _T_21930; // @[Mux.scala 27:72] - wire _T_21431 = bht_rd_addr_hashed_f == 8'hc; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_12; // @[Reg.scala 27:20] - wire [1:0] _T_21931 = _T_21431 ? bht_bank_rd_data_out_1_12 : 2'h0; // @[Mux.scala 27:72] + wire _T_21430 = bht_rd_addr_f == 8'hb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_11; // @[Reg.scala 27:20] + wire [1:0] _T_21931 = _T_21430 ? bht_bank_rd_data_out_1_11 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22186 = _T_22185 | _T_21931; // @[Mux.scala 27:72] - wire _T_21433 = bht_rd_addr_hashed_f == 8'hd; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_13; // @[Reg.scala 27:20] - wire [1:0] _T_21932 = _T_21433 ? bht_bank_rd_data_out_1_13 : 2'h0; // @[Mux.scala 27:72] + wire _T_21432 = bht_rd_addr_f == 8'hc; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_12; // @[Reg.scala 27:20] + wire [1:0] _T_21932 = _T_21432 ? bht_bank_rd_data_out_1_12 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22187 = _T_22186 | _T_21932; // @[Mux.scala 27:72] - wire _T_21435 = bht_rd_addr_hashed_f == 8'he; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_14; // @[Reg.scala 27:20] - wire [1:0] _T_21933 = _T_21435 ? bht_bank_rd_data_out_1_14 : 2'h0; // @[Mux.scala 27:72] + wire _T_21434 = bht_rd_addr_f == 8'hd; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_13; // @[Reg.scala 27:20] + wire [1:0] _T_21933 = _T_21434 ? bht_bank_rd_data_out_1_13 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22188 = _T_22187 | _T_21933; // @[Mux.scala 27:72] - wire _T_21437 = bht_rd_addr_hashed_f == 8'hf; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_15; // @[Reg.scala 27:20] - wire [1:0] _T_21934 = _T_21437 ? bht_bank_rd_data_out_1_15 : 2'h0; // @[Mux.scala 27:72] + wire _T_21436 = bht_rd_addr_f == 8'he; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_14; // @[Reg.scala 27:20] + wire [1:0] _T_21934 = _T_21436 ? bht_bank_rd_data_out_1_14 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22189 = _T_22188 | _T_21934; // @[Mux.scala 27:72] - wire _T_21439 = bht_rd_addr_hashed_f == 8'h10; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_16; // @[Reg.scala 27:20] - wire [1:0] _T_21935 = _T_21439 ? bht_bank_rd_data_out_1_16 : 2'h0; // @[Mux.scala 27:72] + wire _T_21438 = bht_rd_addr_f == 8'hf; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_15; // @[Reg.scala 27:20] + wire [1:0] _T_21935 = _T_21438 ? bht_bank_rd_data_out_1_15 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22190 = _T_22189 | _T_21935; // @[Mux.scala 27:72] - wire _T_21441 = bht_rd_addr_hashed_f == 8'h11; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_17; // @[Reg.scala 27:20] - wire [1:0] _T_21936 = _T_21441 ? bht_bank_rd_data_out_1_17 : 2'h0; // @[Mux.scala 27:72] + wire _T_21440 = bht_rd_addr_f == 8'h10; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_16; // @[Reg.scala 27:20] + wire [1:0] _T_21936 = _T_21440 ? bht_bank_rd_data_out_1_16 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22191 = _T_22190 | _T_21936; // @[Mux.scala 27:72] - wire _T_21443 = bht_rd_addr_hashed_f == 8'h12; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_18; // @[Reg.scala 27:20] - wire [1:0] _T_21937 = _T_21443 ? bht_bank_rd_data_out_1_18 : 2'h0; // @[Mux.scala 27:72] + wire _T_21442 = bht_rd_addr_f == 8'h11; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_17; // @[Reg.scala 27:20] + wire [1:0] _T_21937 = _T_21442 ? bht_bank_rd_data_out_1_17 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22192 = _T_22191 | _T_21937; // @[Mux.scala 27:72] - wire _T_21445 = bht_rd_addr_hashed_f == 8'h13; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_19; // @[Reg.scala 27:20] - wire [1:0] _T_21938 = _T_21445 ? bht_bank_rd_data_out_1_19 : 2'h0; // @[Mux.scala 27:72] + wire _T_21444 = bht_rd_addr_f == 8'h12; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_18; // @[Reg.scala 27:20] + wire [1:0] _T_21938 = _T_21444 ? bht_bank_rd_data_out_1_18 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22193 = _T_22192 | _T_21938; // @[Mux.scala 27:72] - wire _T_21447 = bht_rd_addr_hashed_f == 8'h14; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_20; // @[Reg.scala 27:20] - wire [1:0] _T_21939 = _T_21447 ? bht_bank_rd_data_out_1_20 : 2'h0; // @[Mux.scala 27:72] + wire _T_21446 = bht_rd_addr_f == 8'h13; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_19; // @[Reg.scala 27:20] + wire [1:0] _T_21939 = _T_21446 ? bht_bank_rd_data_out_1_19 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22194 = _T_22193 | _T_21939; // @[Mux.scala 27:72] - wire _T_21449 = bht_rd_addr_hashed_f == 8'h15; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_21; // @[Reg.scala 27:20] - wire [1:0] _T_21940 = _T_21449 ? bht_bank_rd_data_out_1_21 : 2'h0; // @[Mux.scala 27:72] + wire _T_21448 = bht_rd_addr_f == 8'h14; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_20; // @[Reg.scala 27:20] + wire [1:0] _T_21940 = _T_21448 ? bht_bank_rd_data_out_1_20 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22195 = _T_22194 | _T_21940; // @[Mux.scala 27:72] - wire _T_21451 = bht_rd_addr_hashed_f == 8'h16; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_22; // @[Reg.scala 27:20] - wire [1:0] _T_21941 = _T_21451 ? bht_bank_rd_data_out_1_22 : 2'h0; // @[Mux.scala 27:72] + wire _T_21450 = bht_rd_addr_f == 8'h15; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_21; // @[Reg.scala 27:20] + wire [1:0] _T_21941 = _T_21450 ? bht_bank_rd_data_out_1_21 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22196 = _T_22195 | _T_21941; // @[Mux.scala 27:72] - wire _T_21453 = bht_rd_addr_hashed_f == 8'h17; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_23; // @[Reg.scala 27:20] - wire [1:0] _T_21942 = _T_21453 ? bht_bank_rd_data_out_1_23 : 2'h0; // @[Mux.scala 27:72] + wire _T_21452 = bht_rd_addr_f == 8'h16; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_22; // @[Reg.scala 27:20] + wire [1:0] _T_21942 = _T_21452 ? bht_bank_rd_data_out_1_22 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22197 = _T_22196 | _T_21942; // @[Mux.scala 27:72] - wire _T_21455 = bht_rd_addr_hashed_f == 8'h18; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_24; // @[Reg.scala 27:20] - wire [1:0] _T_21943 = _T_21455 ? bht_bank_rd_data_out_1_24 : 2'h0; // @[Mux.scala 27:72] + wire _T_21454 = bht_rd_addr_f == 8'h17; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_23; // @[Reg.scala 27:20] + wire [1:0] _T_21943 = _T_21454 ? bht_bank_rd_data_out_1_23 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22198 = _T_22197 | _T_21943; // @[Mux.scala 27:72] - wire _T_21457 = bht_rd_addr_hashed_f == 8'h19; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_25; // @[Reg.scala 27:20] - wire [1:0] _T_21944 = _T_21457 ? bht_bank_rd_data_out_1_25 : 2'h0; // @[Mux.scala 27:72] + wire _T_21456 = bht_rd_addr_f == 8'h18; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_24; // @[Reg.scala 27:20] + wire [1:0] _T_21944 = _T_21456 ? bht_bank_rd_data_out_1_24 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22199 = _T_22198 | _T_21944; // @[Mux.scala 27:72] - wire _T_21459 = bht_rd_addr_hashed_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_26; // @[Reg.scala 27:20] - wire [1:0] _T_21945 = _T_21459 ? bht_bank_rd_data_out_1_26 : 2'h0; // @[Mux.scala 27:72] + wire _T_21458 = bht_rd_addr_f == 8'h19; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_25; // @[Reg.scala 27:20] + wire [1:0] _T_21945 = _T_21458 ? bht_bank_rd_data_out_1_25 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22200 = _T_22199 | _T_21945; // @[Mux.scala 27:72] - wire _T_21461 = bht_rd_addr_hashed_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_27; // @[Reg.scala 27:20] - wire [1:0] _T_21946 = _T_21461 ? bht_bank_rd_data_out_1_27 : 2'h0; // @[Mux.scala 27:72] + wire _T_21460 = bht_rd_addr_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_26; // @[Reg.scala 27:20] + wire [1:0] _T_21946 = _T_21460 ? bht_bank_rd_data_out_1_26 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22201 = _T_22200 | _T_21946; // @[Mux.scala 27:72] - wire _T_21463 = bht_rd_addr_hashed_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_28; // @[Reg.scala 27:20] - wire [1:0] _T_21947 = _T_21463 ? bht_bank_rd_data_out_1_28 : 2'h0; // @[Mux.scala 27:72] + wire _T_21462 = bht_rd_addr_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_27; // @[Reg.scala 27:20] + wire [1:0] _T_21947 = _T_21462 ? bht_bank_rd_data_out_1_27 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22202 = _T_22201 | _T_21947; // @[Mux.scala 27:72] - wire _T_21465 = bht_rd_addr_hashed_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_29; // @[Reg.scala 27:20] - wire [1:0] _T_21948 = _T_21465 ? bht_bank_rd_data_out_1_29 : 2'h0; // @[Mux.scala 27:72] + wire _T_21464 = bht_rd_addr_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_28; // @[Reg.scala 27:20] + wire [1:0] _T_21948 = _T_21464 ? bht_bank_rd_data_out_1_28 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22203 = _T_22202 | _T_21948; // @[Mux.scala 27:72] - wire _T_21467 = bht_rd_addr_hashed_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_30; // @[Reg.scala 27:20] - wire [1:0] _T_21949 = _T_21467 ? bht_bank_rd_data_out_1_30 : 2'h0; // @[Mux.scala 27:72] + wire _T_21466 = bht_rd_addr_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_29; // @[Reg.scala 27:20] + wire [1:0] _T_21949 = _T_21466 ? bht_bank_rd_data_out_1_29 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22204 = _T_22203 | _T_21949; // @[Mux.scala 27:72] - wire _T_21469 = bht_rd_addr_hashed_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_31; // @[Reg.scala 27:20] - wire [1:0] _T_21950 = _T_21469 ? bht_bank_rd_data_out_1_31 : 2'h0; // @[Mux.scala 27:72] + wire _T_21468 = bht_rd_addr_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_30; // @[Reg.scala 27:20] + wire [1:0] _T_21950 = _T_21468 ? bht_bank_rd_data_out_1_30 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22205 = _T_22204 | _T_21950; // @[Mux.scala 27:72] - wire _T_21471 = bht_rd_addr_hashed_f == 8'h20; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_32; // @[Reg.scala 27:20] - wire [1:0] _T_21951 = _T_21471 ? bht_bank_rd_data_out_1_32 : 2'h0; // @[Mux.scala 27:72] + wire _T_21470 = bht_rd_addr_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_31; // @[Reg.scala 27:20] + wire [1:0] _T_21951 = _T_21470 ? bht_bank_rd_data_out_1_31 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22206 = _T_22205 | _T_21951; // @[Mux.scala 27:72] - wire _T_21473 = bht_rd_addr_hashed_f == 8'h21; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_33; // @[Reg.scala 27:20] - wire [1:0] _T_21952 = _T_21473 ? bht_bank_rd_data_out_1_33 : 2'h0; // @[Mux.scala 27:72] + wire _T_21472 = bht_rd_addr_f == 8'h20; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_32; // @[Reg.scala 27:20] + wire [1:0] _T_21952 = _T_21472 ? bht_bank_rd_data_out_1_32 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22207 = _T_22206 | _T_21952; // @[Mux.scala 27:72] - wire _T_21475 = bht_rd_addr_hashed_f == 8'h22; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_34; // @[Reg.scala 27:20] - wire [1:0] _T_21953 = _T_21475 ? bht_bank_rd_data_out_1_34 : 2'h0; // @[Mux.scala 27:72] + wire _T_21474 = bht_rd_addr_f == 8'h21; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_33; // @[Reg.scala 27:20] + wire [1:0] _T_21953 = _T_21474 ? bht_bank_rd_data_out_1_33 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22208 = _T_22207 | _T_21953; // @[Mux.scala 27:72] - wire _T_21477 = bht_rd_addr_hashed_f == 8'h23; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_35; // @[Reg.scala 27:20] - wire [1:0] _T_21954 = _T_21477 ? bht_bank_rd_data_out_1_35 : 2'h0; // @[Mux.scala 27:72] + wire _T_21476 = bht_rd_addr_f == 8'h22; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_34; // @[Reg.scala 27:20] + wire [1:0] _T_21954 = _T_21476 ? bht_bank_rd_data_out_1_34 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22209 = _T_22208 | _T_21954; // @[Mux.scala 27:72] - wire _T_21479 = bht_rd_addr_hashed_f == 8'h24; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_36; // @[Reg.scala 27:20] - wire [1:0] _T_21955 = _T_21479 ? bht_bank_rd_data_out_1_36 : 2'h0; // @[Mux.scala 27:72] + wire _T_21478 = bht_rd_addr_f == 8'h23; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_35; // @[Reg.scala 27:20] + wire [1:0] _T_21955 = _T_21478 ? bht_bank_rd_data_out_1_35 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22210 = _T_22209 | _T_21955; // @[Mux.scala 27:72] - wire _T_21481 = bht_rd_addr_hashed_f == 8'h25; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_37; // @[Reg.scala 27:20] - wire [1:0] _T_21956 = _T_21481 ? bht_bank_rd_data_out_1_37 : 2'h0; // @[Mux.scala 27:72] + wire _T_21480 = bht_rd_addr_f == 8'h24; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_36; // @[Reg.scala 27:20] + wire [1:0] _T_21956 = _T_21480 ? bht_bank_rd_data_out_1_36 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22211 = _T_22210 | _T_21956; // @[Mux.scala 27:72] - wire _T_21483 = bht_rd_addr_hashed_f == 8'h26; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_38; // @[Reg.scala 27:20] - wire [1:0] _T_21957 = _T_21483 ? bht_bank_rd_data_out_1_38 : 2'h0; // @[Mux.scala 27:72] + wire _T_21482 = bht_rd_addr_f == 8'h25; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_37; // @[Reg.scala 27:20] + wire [1:0] _T_21957 = _T_21482 ? bht_bank_rd_data_out_1_37 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22212 = _T_22211 | _T_21957; // @[Mux.scala 27:72] - wire _T_21485 = bht_rd_addr_hashed_f == 8'h27; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_39; // @[Reg.scala 27:20] - wire [1:0] _T_21958 = _T_21485 ? bht_bank_rd_data_out_1_39 : 2'h0; // @[Mux.scala 27:72] + wire _T_21484 = bht_rd_addr_f == 8'h26; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_38; // @[Reg.scala 27:20] + wire [1:0] _T_21958 = _T_21484 ? bht_bank_rd_data_out_1_38 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22213 = _T_22212 | _T_21958; // @[Mux.scala 27:72] - wire _T_21487 = bht_rd_addr_hashed_f == 8'h28; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_40; // @[Reg.scala 27:20] - wire [1:0] _T_21959 = _T_21487 ? bht_bank_rd_data_out_1_40 : 2'h0; // @[Mux.scala 27:72] + wire _T_21486 = bht_rd_addr_f == 8'h27; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_39; // @[Reg.scala 27:20] + wire [1:0] _T_21959 = _T_21486 ? bht_bank_rd_data_out_1_39 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22214 = _T_22213 | _T_21959; // @[Mux.scala 27:72] - wire _T_21489 = bht_rd_addr_hashed_f == 8'h29; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_41; // @[Reg.scala 27:20] - wire [1:0] _T_21960 = _T_21489 ? bht_bank_rd_data_out_1_41 : 2'h0; // @[Mux.scala 27:72] + wire _T_21488 = bht_rd_addr_f == 8'h28; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_40; // @[Reg.scala 27:20] + wire [1:0] _T_21960 = _T_21488 ? bht_bank_rd_data_out_1_40 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22215 = _T_22214 | _T_21960; // @[Mux.scala 27:72] - wire _T_21491 = bht_rd_addr_hashed_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_42; // @[Reg.scala 27:20] - wire [1:0] _T_21961 = _T_21491 ? bht_bank_rd_data_out_1_42 : 2'h0; // @[Mux.scala 27:72] + wire _T_21490 = bht_rd_addr_f == 8'h29; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_41; // @[Reg.scala 27:20] + wire [1:0] _T_21961 = _T_21490 ? bht_bank_rd_data_out_1_41 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22216 = _T_22215 | _T_21961; // @[Mux.scala 27:72] - wire _T_21493 = bht_rd_addr_hashed_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_43; // @[Reg.scala 27:20] - wire [1:0] _T_21962 = _T_21493 ? bht_bank_rd_data_out_1_43 : 2'h0; // @[Mux.scala 27:72] + wire _T_21492 = bht_rd_addr_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_42; // @[Reg.scala 27:20] + wire [1:0] _T_21962 = _T_21492 ? bht_bank_rd_data_out_1_42 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22217 = _T_22216 | _T_21962; // @[Mux.scala 27:72] - wire _T_21495 = bht_rd_addr_hashed_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_44; // @[Reg.scala 27:20] - wire [1:0] _T_21963 = _T_21495 ? bht_bank_rd_data_out_1_44 : 2'h0; // @[Mux.scala 27:72] + wire _T_21494 = bht_rd_addr_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_43; // @[Reg.scala 27:20] + wire [1:0] _T_21963 = _T_21494 ? bht_bank_rd_data_out_1_43 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22218 = _T_22217 | _T_21963; // @[Mux.scala 27:72] - wire _T_21497 = bht_rd_addr_hashed_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_45; // @[Reg.scala 27:20] - wire [1:0] _T_21964 = _T_21497 ? bht_bank_rd_data_out_1_45 : 2'h0; // @[Mux.scala 27:72] + wire _T_21496 = bht_rd_addr_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_44; // @[Reg.scala 27:20] + wire [1:0] _T_21964 = _T_21496 ? bht_bank_rd_data_out_1_44 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22219 = _T_22218 | _T_21964; // @[Mux.scala 27:72] - wire _T_21499 = bht_rd_addr_hashed_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_46; // @[Reg.scala 27:20] - wire [1:0] _T_21965 = _T_21499 ? bht_bank_rd_data_out_1_46 : 2'h0; // @[Mux.scala 27:72] + wire _T_21498 = bht_rd_addr_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_45; // @[Reg.scala 27:20] + wire [1:0] _T_21965 = _T_21498 ? bht_bank_rd_data_out_1_45 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22220 = _T_22219 | _T_21965; // @[Mux.scala 27:72] - wire _T_21501 = bht_rd_addr_hashed_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_47; // @[Reg.scala 27:20] - wire [1:0] _T_21966 = _T_21501 ? bht_bank_rd_data_out_1_47 : 2'h0; // @[Mux.scala 27:72] + wire _T_21500 = bht_rd_addr_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_46; // @[Reg.scala 27:20] + wire [1:0] _T_21966 = _T_21500 ? bht_bank_rd_data_out_1_46 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22221 = _T_22220 | _T_21966; // @[Mux.scala 27:72] - wire _T_21503 = bht_rd_addr_hashed_f == 8'h30; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_48; // @[Reg.scala 27:20] - wire [1:0] _T_21967 = _T_21503 ? bht_bank_rd_data_out_1_48 : 2'h0; // @[Mux.scala 27:72] + wire _T_21502 = bht_rd_addr_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_47; // @[Reg.scala 27:20] + wire [1:0] _T_21967 = _T_21502 ? bht_bank_rd_data_out_1_47 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22222 = _T_22221 | _T_21967; // @[Mux.scala 27:72] - wire _T_21505 = bht_rd_addr_hashed_f == 8'h31; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_49; // @[Reg.scala 27:20] - wire [1:0] _T_21968 = _T_21505 ? bht_bank_rd_data_out_1_49 : 2'h0; // @[Mux.scala 27:72] + wire _T_21504 = bht_rd_addr_f == 8'h30; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_48; // @[Reg.scala 27:20] + wire [1:0] _T_21968 = _T_21504 ? bht_bank_rd_data_out_1_48 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22223 = _T_22222 | _T_21968; // @[Mux.scala 27:72] - wire _T_21507 = bht_rd_addr_hashed_f == 8'h32; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_50; // @[Reg.scala 27:20] - wire [1:0] _T_21969 = _T_21507 ? bht_bank_rd_data_out_1_50 : 2'h0; // @[Mux.scala 27:72] + wire _T_21506 = bht_rd_addr_f == 8'h31; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_49; // @[Reg.scala 27:20] + wire [1:0] _T_21969 = _T_21506 ? bht_bank_rd_data_out_1_49 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22224 = _T_22223 | _T_21969; // @[Mux.scala 27:72] - wire _T_21509 = bht_rd_addr_hashed_f == 8'h33; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_51; // @[Reg.scala 27:20] - wire [1:0] _T_21970 = _T_21509 ? bht_bank_rd_data_out_1_51 : 2'h0; // @[Mux.scala 27:72] + wire _T_21508 = bht_rd_addr_f == 8'h32; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_50; // @[Reg.scala 27:20] + wire [1:0] _T_21970 = _T_21508 ? bht_bank_rd_data_out_1_50 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22225 = _T_22224 | _T_21970; // @[Mux.scala 27:72] - wire _T_21511 = bht_rd_addr_hashed_f == 8'h34; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_52; // @[Reg.scala 27:20] - wire [1:0] _T_21971 = _T_21511 ? bht_bank_rd_data_out_1_52 : 2'h0; // @[Mux.scala 27:72] + wire _T_21510 = bht_rd_addr_f == 8'h33; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_51; // @[Reg.scala 27:20] + wire [1:0] _T_21971 = _T_21510 ? bht_bank_rd_data_out_1_51 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22226 = _T_22225 | _T_21971; // @[Mux.scala 27:72] - wire _T_21513 = bht_rd_addr_hashed_f == 8'h35; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_53; // @[Reg.scala 27:20] - wire [1:0] _T_21972 = _T_21513 ? bht_bank_rd_data_out_1_53 : 2'h0; // @[Mux.scala 27:72] + wire _T_21512 = bht_rd_addr_f == 8'h34; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_52; // @[Reg.scala 27:20] + wire [1:0] _T_21972 = _T_21512 ? bht_bank_rd_data_out_1_52 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22227 = _T_22226 | _T_21972; // @[Mux.scala 27:72] - wire _T_21515 = bht_rd_addr_hashed_f == 8'h36; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_54; // @[Reg.scala 27:20] - wire [1:0] _T_21973 = _T_21515 ? bht_bank_rd_data_out_1_54 : 2'h0; // @[Mux.scala 27:72] + wire _T_21514 = bht_rd_addr_f == 8'h35; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_53; // @[Reg.scala 27:20] + wire [1:0] _T_21973 = _T_21514 ? bht_bank_rd_data_out_1_53 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22228 = _T_22227 | _T_21973; // @[Mux.scala 27:72] - wire _T_21517 = bht_rd_addr_hashed_f == 8'h37; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_55; // @[Reg.scala 27:20] - wire [1:0] _T_21974 = _T_21517 ? bht_bank_rd_data_out_1_55 : 2'h0; // @[Mux.scala 27:72] + wire _T_21516 = bht_rd_addr_f == 8'h36; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_54; // @[Reg.scala 27:20] + wire [1:0] _T_21974 = _T_21516 ? bht_bank_rd_data_out_1_54 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22229 = _T_22228 | _T_21974; // @[Mux.scala 27:72] - wire _T_21519 = bht_rd_addr_hashed_f == 8'h38; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_56; // @[Reg.scala 27:20] - wire [1:0] _T_21975 = _T_21519 ? bht_bank_rd_data_out_1_56 : 2'h0; // @[Mux.scala 27:72] + wire _T_21518 = bht_rd_addr_f == 8'h37; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_55; // @[Reg.scala 27:20] + wire [1:0] _T_21975 = _T_21518 ? bht_bank_rd_data_out_1_55 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22230 = _T_22229 | _T_21975; // @[Mux.scala 27:72] - wire _T_21521 = bht_rd_addr_hashed_f == 8'h39; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_57; // @[Reg.scala 27:20] - wire [1:0] _T_21976 = _T_21521 ? bht_bank_rd_data_out_1_57 : 2'h0; // @[Mux.scala 27:72] + wire _T_21520 = bht_rd_addr_f == 8'h38; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_56; // @[Reg.scala 27:20] + wire [1:0] _T_21976 = _T_21520 ? bht_bank_rd_data_out_1_56 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22231 = _T_22230 | _T_21976; // @[Mux.scala 27:72] - wire _T_21523 = bht_rd_addr_hashed_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_58; // @[Reg.scala 27:20] - wire [1:0] _T_21977 = _T_21523 ? bht_bank_rd_data_out_1_58 : 2'h0; // @[Mux.scala 27:72] + wire _T_21522 = bht_rd_addr_f == 8'h39; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_57; // @[Reg.scala 27:20] + wire [1:0] _T_21977 = _T_21522 ? bht_bank_rd_data_out_1_57 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22232 = _T_22231 | _T_21977; // @[Mux.scala 27:72] - wire _T_21525 = bht_rd_addr_hashed_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_59; // @[Reg.scala 27:20] - wire [1:0] _T_21978 = _T_21525 ? bht_bank_rd_data_out_1_59 : 2'h0; // @[Mux.scala 27:72] + wire _T_21524 = bht_rd_addr_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_58; // @[Reg.scala 27:20] + wire [1:0] _T_21978 = _T_21524 ? bht_bank_rd_data_out_1_58 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22233 = _T_22232 | _T_21978; // @[Mux.scala 27:72] - wire _T_21527 = bht_rd_addr_hashed_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_60; // @[Reg.scala 27:20] - wire [1:0] _T_21979 = _T_21527 ? bht_bank_rd_data_out_1_60 : 2'h0; // @[Mux.scala 27:72] + wire _T_21526 = bht_rd_addr_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_59; // @[Reg.scala 27:20] + wire [1:0] _T_21979 = _T_21526 ? bht_bank_rd_data_out_1_59 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22234 = _T_22233 | _T_21979; // @[Mux.scala 27:72] - wire _T_21529 = bht_rd_addr_hashed_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_61; // @[Reg.scala 27:20] - wire [1:0] _T_21980 = _T_21529 ? bht_bank_rd_data_out_1_61 : 2'h0; // @[Mux.scala 27:72] + wire _T_21528 = bht_rd_addr_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_60; // @[Reg.scala 27:20] + wire [1:0] _T_21980 = _T_21528 ? bht_bank_rd_data_out_1_60 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22235 = _T_22234 | _T_21980; // @[Mux.scala 27:72] - wire _T_21531 = bht_rd_addr_hashed_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_62; // @[Reg.scala 27:20] - wire [1:0] _T_21981 = _T_21531 ? bht_bank_rd_data_out_1_62 : 2'h0; // @[Mux.scala 27:72] + wire _T_21530 = bht_rd_addr_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_61; // @[Reg.scala 27:20] + wire [1:0] _T_21981 = _T_21530 ? bht_bank_rd_data_out_1_61 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22236 = _T_22235 | _T_21981; // @[Mux.scala 27:72] - wire _T_21533 = bht_rd_addr_hashed_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_63; // @[Reg.scala 27:20] - wire [1:0] _T_21982 = _T_21533 ? bht_bank_rd_data_out_1_63 : 2'h0; // @[Mux.scala 27:72] + wire _T_21532 = bht_rd_addr_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_62; // @[Reg.scala 27:20] + wire [1:0] _T_21982 = _T_21532 ? bht_bank_rd_data_out_1_62 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22237 = _T_22236 | _T_21982; // @[Mux.scala 27:72] - wire _T_21535 = bht_rd_addr_hashed_f == 8'h40; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_64; // @[Reg.scala 27:20] - wire [1:0] _T_21983 = _T_21535 ? bht_bank_rd_data_out_1_64 : 2'h0; // @[Mux.scala 27:72] + wire _T_21534 = bht_rd_addr_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_63; // @[Reg.scala 27:20] + wire [1:0] _T_21983 = _T_21534 ? bht_bank_rd_data_out_1_63 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22238 = _T_22237 | _T_21983; // @[Mux.scala 27:72] - wire _T_21537 = bht_rd_addr_hashed_f == 8'h41; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_65; // @[Reg.scala 27:20] - wire [1:0] _T_21984 = _T_21537 ? bht_bank_rd_data_out_1_65 : 2'h0; // @[Mux.scala 27:72] + wire _T_21536 = bht_rd_addr_f == 8'h40; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_64; // @[Reg.scala 27:20] + wire [1:0] _T_21984 = _T_21536 ? bht_bank_rd_data_out_1_64 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22239 = _T_22238 | _T_21984; // @[Mux.scala 27:72] - wire _T_21539 = bht_rd_addr_hashed_f == 8'h42; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_66; // @[Reg.scala 27:20] - wire [1:0] _T_21985 = _T_21539 ? bht_bank_rd_data_out_1_66 : 2'h0; // @[Mux.scala 27:72] + wire _T_21538 = bht_rd_addr_f == 8'h41; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_65; // @[Reg.scala 27:20] + wire [1:0] _T_21985 = _T_21538 ? bht_bank_rd_data_out_1_65 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22240 = _T_22239 | _T_21985; // @[Mux.scala 27:72] - wire _T_21541 = bht_rd_addr_hashed_f == 8'h43; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_67; // @[Reg.scala 27:20] - wire [1:0] _T_21986 = _T_21541 ? bht_bank_rd_data_out_1_67 : 2'h0; // @[Mux.scala 27:72] + wire _T_21540 = bht_rd_addr_f == 8'h42; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_66; // @[Reg.scala 27:20] + wire [1:0] _T_21986 = _T_21540 ? bht_bank_rd_data_out_1_66 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22241 = _T_22240 | _T_21986; // @[Mux.scala 27:72] - wire _T_21543 = bht_rd_addr_hashed_f == 8'h44; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_68; // @[Reg.scala 27:20] - wire [1:0] _T_21987 = _T_21543 ? bht_bank_rd_data_out_1_68 : 2'h0; // @[Mux.scala 27:72] + wire _T_21542 = bht_rd_addr_f == 8'h43; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_67; // @[Reg.scala 27:20] + wire [1:0] _T_21987 = _T_21542 ? bht_bank_rd_data_out_1_67 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22242 = _T_22241 | _T_21987; // @[Mux.scala 27:72] - wire _T_21545 = bht_rd_addr_hashed_f == 8'h45; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_69; // @[Reg.scala 27:20] - wire [1:0] _T_21988 = _T_21545 ? bht_bank_rd_data_out_1_69 : 2'h0; // @[Mux.scala 27:72] + wire _T_21544 = bht_rd_addr_f == 8'h44; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_68; // @[Reg.scala 27:20] + wire [1:0] _T_21988 = _T_21544 ? bht_bank_rd_data_out_1_68 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22243 = _T_22242 | _T_21988; // @[Mux.scala 27:72] - wire _T_21547 = bht_rd_addr_hashed_f == 8'h46; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_70; // @[Reg.scala 27:20] - wire [1:0] _T_21989 = _T_21547 ? bht_bank_rd_data_out_1_70 : 2'h0; // @[Mux.scala 27:72] + wire _T_21546 = bht_rd_addr_f == 8'h45; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_69; // @[Reg.scala 27:20] + wire [1:0] _T_21989 = _T_21546 ? bht_bank_rd_data_out_1_69 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22244 = _T_22243 | _T_21989; // @[Mux.scala 27:72] - wire _T_21549 = bht_rd_addr_hashed_f == 8'h47; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_71; // @[Reg.scala 27:20] - wire [1:0] _T_21990 = _T_21549 ? bht_bank_rd_data_out_1_71 : 2'h0; // @[Mux.scala 27:72] + wire _T_21548 = bht_rd_addr_f == 8'h46; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_70; // @[Reg.scala 27:20] + wire [1:0] _T_21990 = _T_21548 ? bht_bank_rd_data_out_1_70 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22245 = _T_22244 | _T_21990; // @[Mux.scala 27:72] - wire _T_21551 = bht_rd_addr_hashed_f == 8'h48; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_72; // @[Reg.scala 27:20] - wire [1:0] _T_21991 = _T_21551 ? bht_bank_rd_data_out_1_72 : 2'h0; // @[Mux.scala 27:72] + wire _T_21550 = bht_rd_addr_f == 8'h47; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_71; // @[Reg.scala 27:20] + wire [1:0] _T_21991 = _T_21550 ? bht_bank_rd_data_out_1_71 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22246 = _T_22245 | _T_21991; // @[Mux.scala 27:72] - wire _T_21553 = bht_rd_addr_hashed_f == 8'h49; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_73; // @[Reg.scala 27:20] - wire [1:0] _T_21992 = _T_21553 ? bht_bank_rd_data_out_1_73 : 2'h0; // @[Mux.scala 27:72] + wire _T_21552 = bht_rd_addr_f == 8'h48; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_72; // @[Reg.scala 27:20] + wire [1:0] _T_21992 = _T_21552 ? bht_bank_rd_data_out_1_72 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22247 = _T_22246 | _T_21992; // @[Mux.scala 27:72] - wire _T_21555 = bht_rd_addr_hashed_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_74; // @[Reg.scala 27:20] - wire [1:0] _T_21993 = _T_21555 ? bht_bank_rd_data_out_1_74 : 2'h0; // @[Mux.scala 27:72] + wire _T_21554 = bht_rd_addr_f == 8'h49; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_73; // @[Reg.scala 27:20] + wire [1:0] _T_21993 = _T_21554 ? bht_bank_rd_data_out_1_73 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22248 = _T_22247 | _T_21993; // @[Mux.scala 27:72] - wire _T_21557 = bht_rd_addr_hashed_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_75; // @[Reg.scala 27:20] - wire [1:0] _T_21994 = _T_21557 ? bht_bank_rd_data_out_1_75 : 2'h0; // @[Mux.scala 27:72] + wire _T_21556 = bht_rd_addr_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_74; // @[Reg.scala 27:20] + wire [1:0] _T_21994 = _T_21556 ? bht_bank_rd_data_out_1_74 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22249 = _T_22248 | _T_21994; // @[Mux.scala 27:72] - wire _T_21559 = bht_rd_addr_hashed_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_76; // @[Reg.scala 27:20] - wire [1:0] _T_21995 = _T_21559 ? bht_bank_rd_data_out_1_76 : 2'h0; // @[Mux.scala 27:72] + wire _T_21558 = bht_rd_addr_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_75; // @[Reg.scala 27:20] + wire [1:0] _T_21995 = _T_21558 ? bht_bank_rd_data_out_1_75 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22250 = _T_22249 | _T_21995; // @[Mux.scala 27:72] - wire _T_21561 = bht_rd_addr_hashed_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_77; // @[Reg.scala 27:20] - wire [1:0] _T_21996 = _T_21561 ? bht_bank_rd_data_out_1_77 : 2'h0; // @[Mux.scala 27:72] + wire _T_21560 = bht_rd_addr_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_76; // @[Reg.scala 27:20] + wire [1:0] _T_21996 = _T_21560 ? bht_bank_rd_data_out_1_76 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22251 = _T_22250 | _T_21996; // @[Mux.scala 27:72] - wire _T_21563 = bht_rd_addr_hashed_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_78; // @[Reg.scala 27:20] - wire [1:0] _T_21997 = _T_21563 ? bht_bank_rd_data_out_1_78 : 2'h0; // @[Mux.scala 27:72] + wire _T_21562 = bht_rd_addr_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_77; // @[Reg.scala 27:20] + wire [1:0] _T_21997 = _T_21562 ? bht_bank_rd_data_out_1_77 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22252 = _T_22251 | _T_21997; // @[Mux.scala 27:72] - wire _T_21565 = bht_rd_addr_hashed_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_79; // @[Reg.scala 27:20] - wire [1:0] _T_21998 = _T_21565 ? bht_bank_rd_data_out_1_79 : 2'h0; // @[Mux.scala 27:72] + wire _T_21564 = bht_rd_addr_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_78; // @[Reg.scala 27:20] + wire [1:0] _T_21998 = _T_21564 ? bht_bank_rd_data_out_1_78 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22253 = _T_22252 | _T_21998; // @[Mux.scala 27:72] - wire _T_21567 = bht_rd_addr_hashed_f == 8'h50; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_80; // @[Reg.scala 27:20] - wire [1:0] _T_21999 = _T_21567 ? bht_bank_rd_data_out_1_80 : 2'h0; // @[Mux.scala 27:72] + wire _T_21566 = bht_rd_addr_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_79; // @[Reg.scala 27:20] + wire [1:0] _T_21999 = _T_21566 ? bht_bank_rd_data_out_1_79 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22254 = _T_22253 | _T_21999; // @[Mux.scala 27:72] - wire _T_21569 = bht_rd_addr_hashed_f == 8'h51; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_81; // @[Reg.scala 27:20] - wire [1:0] _T_22000 = _T_21569 ? bht_bank_rd_data_out_1_81 : 2'h0; // @[Mux.scala 27:72] + wire _T_21568 = bht_rd_addr_f == 8'h50; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_80; // @[Reg.scala 27:20] + wire [1:0] _T_22000 = _T_21568 ? bht_bank_rd_data_out_1_80 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22255 = _T_22254 | _T_22000; // @[Mux.scala 27:72] - wire _T_21571 = bht_rd_addr_hashed_f == 8'h52; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_82; // @[Reg.scala 27:20] - wire [1:0] _T_22001 = _T_21571 ? bht_bank_rd_data_out_1_82 : 2'h0; // @[Mux.scala 27:72] + wire _T_21570 = bht_rd_addr_f == 8'h51; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_81; // @[Reg.scala 27:20] + wire [1:0] _T_22001 = _T_21570 ? bht_bank_rd_data_out_1_81 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22256 = _T_22255 | _T_22001; // @[Mux.scala 27:72] - wire _T_21573 = bht_rd_addr_hashed_f == 8'h53; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_83; // @[Reg.scala 27:20] - wire [1:0] _T_22002 = _T_21573 ? bht_bank_rd_data_out_1_83 : 2'h0; // @[Mux.scala 27:72] + wire _T_21572 = bht_rd_addr_f == 8'h52; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_82; // @[Reg.scala 27:20] + wire [1:0] _T_22002 = _T_21572 ? bht_bank_rd_data_out_1_82 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22257 = _T_22256 | _T_22002; // @[Mux.scala 27:72] - wire _T_21575 = bht_rd_addr_hashed_f == 8'h54; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_84; // @[Reg.scala 27:20] - wire [1:0] _T_22003 = _T_21575 ? bht_bank_rd_data_out_1_84 : 2'h0; // @[Mux.scala 27:72] + wire _T_21574 = bht_rd_addr_f == 8'h53; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_83; // @[Reg.scala 27:20] + wire [1:0] _T_22003 = _T_21574 ? bht_bank_rd_data_out_1_83 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22258 = _T_22257 | _T_22003; // @[Mux.scala 27:72] - wire _T_21577 = bht_rd_addr_hashed_f == 8'h55; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_85; // @[Reg.scala 27:20] - wire [1:0] _T_22004 = _T_21577 ? bht_bank_rd_data_out_1_85 : 2'h0; // @[Mux.scala 27:72] + wire _T_21576 = bht_rd_addr_f == 8'h54; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_84; // @[Reg.scala 27:20] + wire [1:0] _T_22004 = _T_21576 ? bht_bank_rd_data_out_1_84 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22259 = _T_22258 | _T_22004; // @[Mux.scala 27:72] - wire _T_21579 = bht_rd_addr_hashed_f == 8'h56; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_86; // @[Reg.scala 27:20] - wire [1:0] _T_22005 = _T_21579 ? bht_bank_rd_data_out_1_86 : 2'h0; // @[Mux.scala 27:72] + wire _T_21578 = bht_rd_addr_f == 8'h55; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_85; // @[Reg.scala 27:20] + wire [1:0] _T_22005 = _T_21578 ? bht_bank_rd_data_out_1_85 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22260 = _T_22259 | _T_22005; // @[Mux.scala 27:72] - wire _T_21581 = bht_rd_addr_hashed_f == 8'h57; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_87; // @[Reg.scala 27:20] - wire [1:0] _T_22006 = _T_21581 ? bht_bank_rd_data_out_1_87 : 2'h0; // @[Mux.scala 27:72] + wire _T_21580 = bht_rd_addr_f == 8'h56; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_86; // @[Reg.scala 27:20] + wire [1:0] _T_22006 = _T_21580 ? bht_bank_rd_data_out_1_86 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22261 = _T_22260 | _T_22006; // @[Mux.scala 27:72] - wire _T_21583 = bht_rd_addr_hashed_f == 8'h58; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_88; // @[Reg.scala 27:20] - wire [1:0] _T_22007 = _T_21583 ? bht_bank_rd_data_out_1_88 : 2'h0; // @[Mux.scala 27:72] + wire _T_21582 = bht_rd_addr_f == 8'h57; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_87; // @[Reg.scala 27:20] + wire [1:0] _T_22007 = _T_21582 ? bht_bank_rd_data_out_1_87 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22262 = _T_22261 | _T_22007; // @[Mux.scala 27:72] - wire _T_21585 = bht_rd_addr_hashed_f == 8'h59; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_89; // @[Reg.scala 27:20] - wire [1:0] _T_22008 = _T_21585 ? bht_bank_rd_data_out_1_89 : 2'h0; // @[Mux.scala 27:72] + wire _T_21584 = bht_rd_addr_f == 8'h58; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_88; // @[Reg.scala 27:20] + wire [1:0] _T_22008 = _T_21584 ? bht_bank_rd_data_out_1_88 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22263 = _T_22262 | _T_22008; // @[Mux.scala 27:72] - wire _T_21587 = bht_rd_addr_hashed_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_90; // @[Reg.scala 27:20] - wire [1:0] _T_22009 = _T_21587 ? bht_bank_rd_data_out_1_90 : 2'h0; // @[Mux.scala 27:72] + wire _T_21586 = bht_rd_addr_f == 8'h59; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_89; // @[Reg.scala 27:20] + wire [1:0] _T_22009 = _T_21586 ? bht_bank_rd_data_out_1_89 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22264 = _T_22263 | _T_22009; // @[Mux.scala 27:72] - wire _T_21589 = bht_rd_addr_hashed_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_91; // @[Reg.scala 27:20] - wire [1:0] _T_22010 = _T_21589 ? bht_bank_rd_data_out_1_91 : 2'h0; // @[Mux.scala 27:72] + wire _T_21588 = bht_rd_addr_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_90; // @[Reg.scala 27:20] + wire [1:0] _T_22010 = _T_21588 ? bht_bank_rd_data_out_1_90 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22265 = _T_22264 | _T_22010; // @[Mux.scala 27:72] - wire _T_21591 = bht_rd_addr_hashed_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_92; // @[Reg.scala 27:20] - wire [1:0] _T_22011 = _T_21591 ? bht_bank_rd_data_out_1_92 : 2'h0; // @[Mux.scala 27:72] + wire _T_21590 = bht_rd_addr_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_91; // @[Reg.scala 27:20] + wire [1:0] _T_22011 = _T_21590 ? bht_bank_rd_data_out_1_91 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22266 = _T_22265 | _T_22011; // @[Mux.scala 27:72] - wire _T_21593 = bht_rd_addr_hashed_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_93; // @[Reg.scala 27:20] - wire [1:0] _T_22012 = _T_21593 ? bht_bank_rd_data_out_1_93 : 2'h0; // @[Mux.scala 27:72] + wire _T_21592 = bht_rd_addr_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_92; // @[Reg.scala 27:20] + wire [1:0] _T_22012 = _T_21592 ? bht_bank_rd_data_out_1_92 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22267 = _T_22266 | _T_22012; // @[Mux.scala 27:72] - wire _T_21595 = bht_rd_addr_hashed_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_94; // @[Reg.scala 27:20] - wire [1:0] _T_22013 = _T_21595 ? bht_bank_rd_data_out_1_94 : 2'h0; // @[Mux.scala 27:72] + wire _T_21594 = bht_rd_addr_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_93; // @[Reg.scala 27:20] + wire [1:0] _T_22013 = _T_21594 ? bht_bank_rd_data_out_1_93 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22268 = _T_22267 | _T_22013; // @[Mux.scala 27:72] - wire _T_21597 = bht_rd_addr_hashed_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_95; // @[Reg.scala 27:20] - wire [1:0] _T_22014 = _T_21597 ? bht_bank_rd_data_out_1_95 : 2'h0; // @[Mux.scala 27:72] + wire _T_21596 = bht_rd_addr_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_94; // @[Reg.scala 27:20] + wire [1:0] _T_22014 = _T_21596 ? bht_bank_rd_data_out_1_94 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22269 = _T_22268 | _T_22014; // @[Mux.scala 27:72] - wire _T_21599 = bht_rd_addr_hashed_f == 8'h60; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_96; // @[Reg.scala 27:20] - wire [1:0] _T_22015 = _T_21599 ? bht_bank_rd_data_out_1_96 : 2'h0; // @[Mux.scala 27:72] + wire _T_21598 = bht_rd_addr_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_95; // @[Reg.scala 27:20] + wire [1:0] _T_22015 = _T_21598 ? bht_bank_rd_data_out_1_95 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22270 = _T_22269 | _T_22015; // @[Mux.scala 27:72] - wire _T_21601 = bht_rd_addr_hashed_f == 8'h61; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_97; // @[Reg.scala 27:20] - wire [1:0] _T_22016 = _T_21601 ? bht_bank_rd_data_out_1_97 : 2'h0; // @[Mux.scala 27:72] + wire _T_21600 = bht_rd_addr_f == 8'h60; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_96; // @[Reg.scala 27:20] + wire [1:0] _T_22016 = _T_21600 ? bht_bank_rd_data_out_1_96 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22271 = _T_22270 | _T_22016; // @[Mux.scala 27:72] - wire _T_21603 = bht_rd_addr_hashed_f == 8'h62; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_98; // @[Reg.scala 27:20] - wire [1:0] _T_22017 = _T_21603 ? bht_bank_rd_data_out_1_98 : 2'h0; // @[Mux.scala 27:72] + wire _T_21602 = bht_rd_addr_f == 8'h61; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_97; // @[Reg.scala 27:20] + wire [1:0] _T_22017 = _T_21602 ? bht_bank_rd_data_out_1_97 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22272 = _T_22271 | _T_22017; // @[Mux.scala 27:72] - wire _T_21605 = bht_rd_addr_hashed_f == 8'h63; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_99; // @[Reg.scala 27:20] - wire [1:0] _T_22018 = _T_21605 ? bht_bank_rd_data_out_1_99 : 2'h0; // @[Mux.scala 27:72] + wire _T_21604 = bht_rd_addr_f == 8'h62; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_98; // @[Reg.scala 27:20] + wire [1:0] _T_22018 = _T_21604 ? bht_bank_rd_data_out_1_98 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22273 = _T_22272 | _T_22018; // @[Mux.scala 27:72] - wire _T_21607 = bht_rd_addr_hashed_f == 8'h64; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_100; // @[Reg.scala 27:20] - wire [1:0] _T_22019 = _T_21607 ? bht_bank_rd_data_out_1_100 : 2'h0; // @[Mux.scala 27:72] + wire _T_21606 = bht_rd_addr_f == 8'h63; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_99; // @[Reg.scala 27:20] + wire [1:0] _T_22019 = _T_21606 ? bht_bank_rd_data_out_1_99 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22274 = _T_22273 | _T_22019; // @[Mux.scala 27:72] - wire _T_21609 = bht_rd_addr_hashed_f == 8'h65; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_101; // @[Reg.scala 27:20] - wire [1:0] _T_22020 = _T_21609 ? bht_bank_rd_data_out_1_101 : 2'h0; // @[Mux.scala 27:72] + wire _T_21608 = bht_rd_addr_f == 8'h64; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_100; // @[Reg.scala 27:20] + wire [1:0] _T_22020 = _T_21608 ? bht_bank_rd_data_out_1_100 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22275 = _T_22274 | _T_22020; // @[Mux.scala 27:72] - wire _T_21611 = bht_rd_addr_hashed_f == 8'h66; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_102; // @[Reg.scala 27:20] - wire [1:0] _T_22021 = _T_21611 ? bht_bank_rd_data_out_1_102 : 2'h0; // @[Mux.scala 27:72] + wire _T_21610 = bht_rd_addr_f == 8'h65; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_101; // @[Reg.scala 27:20] + wire [1:0] _T_22021 = _T_21610 ? bht_bank_rd_data_out_1_101 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22276 = _T_22275 | _T_22021; // @[Mux.scala 27:72] - wire _T_21613 = bht_rd_addr_hashed_f == 8'h67; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_103; // @[Reg.scala 27:20] - wire [1:0] _T_22022 = _T_21613 ? bht_bank_rd_data_out_1_103 : 2'h0; // @[Mux.scala 27:72] + wire _T_21612 = bht_rd_addr_f == 8'h66; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_102; // @[Reg.scala 27:20] + wire [1:0] _T_22022 = _T_21612 ? bht_bank_rd_data_out_1_102 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22277 = _T_22276 | _T_22022; // @[Mux.scala 27:72] - wire _T_21615 = bht_rd_addr_hashed_f == 8'h68; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_104; // @[Reg.scala 27:20] - wire [1:0] _T_22023 = _T_21615 ? bht_bank_rd_data_out_1_104 : 2'h0; // @[Mux.scala 27:72] + wire _T_21614 = bht_rd_addr_f == 8'h67; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_103; // @[Reg.scala 27:20] + wire [1:0] _T_22023 = _T_21614 ? bht_bank_rd_data_out_1_103 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22278 = _T_22277 | _T_22023; // @[Mux.scala 27:72] - wire _T_21617 = bht_rd_addr_hashed_f == 8'h69; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_105; // @[Reg.scala 27:20] - wire [1:0] _T_22024 = _T_21617 ? bht_bank_rd_data_out_1_105 : 2'h0; // @[Mux.scala 27:72] + wire _T_21616 = bht_rd_addr_f == 8'h68; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_104; // @[Reg.scala 27:20] + wire [1:0] _T_22024 = _T_21616 ? bht_bank_rd_data_out_1_104 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22279 = _T_22278 | _T_22024; // @[Mux.scala 27:72] - wire _T_21619 = bht_rd_addr_hashed_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_106; // @[Reg.scala 27:20] - wire [1:0] _T_22025 = _T_21619 ? bht_bank_rd_data_out_1_106 : 2'h0; // @[Mux.scala 27:72] + wire _T_21618 = bht_rd_addr_f == 8'h69; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_105; // @[Reg.scala 27:20] + wire [1:0] _T_22025 = _T_21618 ? bht_bank_rd_data_out_1_105 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22280 = _T_22279 | _T_22025; // @[Mux.scala 27:72] - wire _T_21621 = bht_rd_addr_hashed_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_107; // @[Reg.scala 27:20] - wire [1:0] _T_22026 = _T_21621 ? bht_bank_rd_data_out_1_107 : 2'h0; // @[Mux.scala 27:72] + wire _T_21620 = bht_rd_addr_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_106; // @[Reg.scala 27:20] + wire [1:0] _T_22026 = _T_21620 ? bht_bank_rd_data_out_1_106 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22281 = _T_22280 | _T_22026; // @[Mux.scala 27:72] - wire _T_21623 = bht_rd_addr_hashed_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_108; // @[Reg.scala 27:20] - wire [1:0] _T_22027 = _T_21623 ? bht_bank_rd_data_out_1_108 : 2'h0; // @[Mux.scala 27:72] + wire _T_21622 = bht_rd_addr_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_107; // @[Reg.scala 27:20] + wire [1:0] _T_22027 = _T_21622 ? bht_bank_rd_data_out_1_107 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22282 = _T_22281 | _T_22027; // @[Mux.scala 27:72] - wire _T_21625 = bht_rd_addr_hashed_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_109; // @[Reg.scala 27:20] - wire [1:0] _T_22028 = _T_21625 ? bht_bank_rd_data_out_1_109 : 2'h0; // @[Mux.scala 27:72] + wire _T_21624 = bht_rd_addr_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_108; // @[Reg.scala 27:20] + wire [1:0] _T_22028 = _T_21624 ? bht_bank_rd_data_out_1_108 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22283 = _T_22282 | _T_22028; // @[Mux.scala 27:72] - wire _T_21627 = bht_rd_addr_hashed_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_110; // @[Reg.scala 27:20] - wire [1:0] _T_22029 = _T_21627 ? bht_bank_rd_data_out_1_110 : 2'h0; // @[Mux.scala 27:72] + wire _T_21626 = bht_rd_addr_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_109; // @[Reg.scala 27:20] + wire [1:0] _T_22029 = _T_21626 ? bht_bank_rd_data_out_1_109 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22284 = _T_22283 | _T_22029; // @[Mux.scala 27:72] - wire _T_21629 = bht_rd_addr_hashed_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_111; // @[Reg.scala 27:20] - wire [1:0] _T_22030 = _T_21629 ? bht_bank_rd_data_out_1_111 : 2'h0; // @[Mux.scala 27:72] + wire _T_21628 = bht_rd_addr_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_110; // @[Reg.scala 27:20] + wire [1:0] _T_22030 = _T_21628 ? bht_bank_rd_data_out_1_110 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22285 = _T_22284 | _T_22030; // @[Mux.scala 27:72] - wire _T_21631 = bht_rd_addr_hashed_f == 8'h70; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_112; // @[Reg.scala 27:20] - wire [1:0] _T_22031 = _T_21631 ? bht_bank_rd_data_out_1_112 : 2'h0; // @[Mux.scala 27:72] + wire _T_21630 = bht_rd_addr_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_111; // @[Reg.scala 27:20] + wire [1:0] _T_22031 = _T_21630 ? bht_bank_rd_data_out_1_111 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22286 = _T_22285 | _T_22031; // @[Mux.scala 27:72] - wire _T_21633 = bht_rd_addr_hashed_f == 8'h71; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_113; // @[Reg.scala 27:20] - wire [1:0] _T_22032 = _T_21633 ? bht_bank_rd_data_out_1_113 : 2'h0; // @[Mux.scala 27:72] + wire _T_21632 = bht_rd_addr_f == 8'h70; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_112; // @[Reg.scala 27:20] + wire [1:0] _T_22032 = _T_21632 ? bht_bank_rd_data_out_1_112 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22287 = _T_22286 | _T_22032; // @[Mux.scala 27:72] - wire _T_21635 = bht_rd_addr_hashed_f == 8'h72; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_114; // @[Reg.scala 27:20] - wire [1:0] _T_22033 = _T_21635 ? bht_bank_rd_data_out_1_114 : 2'h0; // @[Mux.scala 27:72] + wire _T_21634 = bht_rd_addr_f == 8'h71; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_113; // @[Reg.scala 27:20] + wire [1:0] _T_22033 = _T_21634 ? bht_bank_rd_data_out_1_113 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22288 = _T_22287 | _T_22033; // @[Mux.scala 27:72] - wire _T_21637 = bht_rd_addr_hashed_f == 8'h73; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_115; // @[Reg.scala 27:20] - wire [1:0] _T_22034 = _T_21637 ? bht_bank_rd_data_out_1_115 : 2'h0; // @[Mux.scala 27:72] + wire _T_21636 = bht_rd_addr_f == 8'h72; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_114; // @[Reg.scala 27:20] + wire [1:0] _T_22034 = _T_21636 ? bht_bank_rd_data_out_1_114 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22289 = _T_22288 | _T_22034; // @[Mux.scala 27:72] - wire _T_21639 = bht_rd_addr_hashed_f == 8'h74; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_116; // @[Reg.scala 27:20] - wire [1:0] _T_22035 = _T_21639 ? bht_bank_rd_data_out_1_116 : 2'h0; // @[Mux.scala 27:72] + wire _T_21638 = bht_rd_addr_f == 8'h73; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_115; // @[Reg.scala 27:20] + wire [1:0] _T_22035 = _T_21638 ? bht_bank_rd_data_out_1_115 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22290 = _T_22289 | _T_22035; // @[Mux.scala 27:72] - wire _T_21641 = bht_rd_addr_hashed_f == 8'h75; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_117; // @[Reg.scala 27:20] - wire [1:0] _T_22036 = _T_21641 ? bht_bank_rd_data_out_1_117 : 2'h0; // @[Mux.scala 27:72] + wire _T_21640 = bht_rd_addr_f == 8'h74; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_116; // @[Reg.scala 27:20] + wire [1:0] _T_22036 = _T_21640 ? bht_bank_rd_data_out_1_116 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22291 = _T_22290 | _T_22036; // @[Mux.scala 27:72] - wire _T_21643 = bht_rd_addr_hashed_f == 8'h76; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_118; // @[Reg.scala 27:20] - wire [1:0] _T_22037 = _T_21643 ? bht_bank_rd_data_out_1_118 : 2'h0; // @[Mux.scala 27:72] + wire _T_21642 = bht_rd_addr_f == 8'h75; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_117; // @[Reg.scala 27:20] + wire [1:0] _T_22037 = _T_21642 ? bht_bank_rd_data_out_1_117 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22292 = _T_22291 | _T_22037; // @[Mux.scala 27:72] - wire _T_21645 = bht_rd_addr_hashed_f == 8'h77; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_119; // @[Reg.scala 27:20] - wire [1:0] _T_22038 = _T_21645 ? bht_bank_rd_data_out_1_119 : 2'h0; // @[Mux.scala 27:72] + wire _T_21644 = bht_rd_addr_f == 8'h76; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_118; // @[Reg.scala 27:20] + wire [1:0] _T_22038 = _T_21644 ? bht_bank_rd_data_out_1_118 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22293 = _T_22292 | _T_22038; // @[Mux.scala 27:72] - wire _T_21647 = bht_rd_addr_hashed_f == 8'h78; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_120; // @[Reg.scala 27:20] - wire [1:0] _T_22039 = _T_21647 ? bht_bank_rd_data_out_1_120 : 2'h0; // @[Mux.scala 27:72] + wire _T_21646 = bht_rd_addr_f == 8'h77; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_119; // @[Reg.scala 27:20] + wire [1:0] _T_22039 = _T_21646 ? bht_bank_rd_data_out_1_119 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22294 = _T_22293 | _T_22039; // @[Mux.scala 27:72] - wire _T_21649 = bht_rd_addr_hashed_f == 8'h79; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_121; // @[Reg.scala 27:20] - wire [1:0] _T_22040 = _T_21649 ? bht_bank_rd_data_out_1_121 : 2'h0; // @[Mux.scala 27:72] + wire _T_21648 = bht_rd_addr_f == 8'h78; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_120; // @[Reg.scala 27:20] + wire [1:0] _T_22040 = _T_21648 ? bht_bank_rd_data_out_1_120 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22295 = _T_22294 | _T_22040; // @[Mux.scala 27:72] - wire _T_21651 = bht_rd_addr_hashed_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_122; // @[Reg.scala 27:20] - wire [1:0] _T_22041 = _T_21651 ? bht_bank_rd_data_out_1_122 : 2'h0; // @[Mux.scala 27:72] + wire _T_21650 = bht_rd_addr_f == 8'h79; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_121; // @[Reg.scala 27:20] + wire [1:0] _T_22041 = _T_21650 ? bht_bank_rd_data_out_1_121 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22296 = _T_22295 | _T_22041; // @[Mux.scala 27:72] - wire _T_21653 = bht_rd_addr_hashed_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_123; // @[Reg.scala 27:20] - wire [1:0] _T_22042 = _T_21653 ? bht_bank_rd_data_out_1_123 : 2'h0; // @[Mux.scala 27:72] + wire _T_21652 = bht_rd_addr_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_122; // @[Reg.scala 27:20] + wire [1:0] _T_22042 = _T_21652 ? bht_bank_rd_data_out_1_122 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22297 = _T_22296 | _T_22042; // @[Mux.scala 27:72] - wire _T_21655 = bht_rd_addr_hashed_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_124; // @[Reg.scala 27:20] - wire [1:0] _T_22043 = _T_21655 ? bht_bank_rd_data_out_1_124 : 2'h0; // @[Mux.scala 27:72] + wire _T_21654 = bht_rd_addr_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_123; // @[Reg.scala 27:20] + wire [1:0] _T_22043 = _T_21654 ? bht_bank_rd_data_out_1_123 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22298 = _T_22297 | _T_22043; // @[Mux.scala 27:72] - wire _T_21657 = bht_rd_addr_hashed_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_125; // @[Reg.scala 27:20] - wire [1:0] _T_22044 = _T_21657 ? bht_bank_rd_data_out_1_125 : 2'h0; // @[Mux.scala 27:72] + wire _T_21656 = bht_rd_addr_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_124; // @[Reg.scala 27:20] + wire [1:0] _T_22044 = _T_21656 ? bht_bank_rd_data_out_1_124 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22299 = _T_22298 | _T_22044; // @[Mux.scala 27:72] - wire _T_21659 = bht_rd_addr_hashed_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_126; // @[Reg.scala 27:20] - wire [1:0] _T_22045 = _T_21659 ? bht_bank_rd_data_out_1_126 : 2'h0; // @[Mux.scala 27:72] + wire _T_21658 = bht_rd_addr_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_125; // @[Reg.scala 27:20] + wire [1:0] _T_22045 = _T_21658 ? bht_bank_rd_data_out_1_125 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22300 = _T_22299 | _T_22045; // @[Mux.scala 27:72] - wire _T_21661 = bht_rd_addr_hashed_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_127; // @[Reg.scala 27:20] - wire [1:0] _T_22046 = _T_21661 ? bht_bank_rd_data_out_1_127 : 2'h0; // @[Mux.scala 27:72] + wire _T_21660 = bht_rd_addr_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_126; // @[Reg.scala 27:20] + wire [1:0] _T_22046 = _T_21660 ? bht_bank_rd_data_out_1_126 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22301 = _T_22300 | _T_22046; // @[Mux.scala 27:72] - wire _T_21663 = bht_rd_addr_hashed_f == 8'h80; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_128; // @[Reg.scala 27:20] - wire [1:0] _T_22047 = _T_21663 ? bht_bank_rd_data_out_1_128 : 2'h0; // @[Mux.scala 27:72] + wire _T_21662 = bht_rd_addr_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_127; // @[Reg.scala 27:20] + wire [1:0] _T_22047 = _T_21662 ? bht_bank_rd_data_out_1_127 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22302 = _T_22301 | _T_22047; // @[Mux.scala 27:72] - wire _T_21665 = bht_rd_addr_hashed_f == 8'h81; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_129; // @[Reg.scala 27:20] - wire [1:0] _T_22048 = _T_21665 ? bht_bank_rd_data_out_1_129 : 2'h0; // @[Mux.scala 27:72] + wire _T_21664 = bht_rd_addr_f == 8'h80; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_128; // @[Reg.scala 27:20] + wire [1:0] _T_22048 = _T_21664 ? bht_bank_rd_data_out_1_128 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22303 = _T_22302 | _T_22048; // @[Mux.scala 27:72] - wire _T_21667 = bht_rd_addr_hashed_f == 8'h82; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_130; // @[Reg.scala 27:20] - wire [1:0] _T_22049 = _T_21667 ? bht_bank_rd_data_out_1_130 : 2'h0; // @[Mux.scala 27:72] + wire _T_21666 = bht_rd_addr_f == 8'h81; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_129; // @[Reg.scala 27:20] + wire [1:0] _T_22049 = _T_21666 ? bht_bank_rd_data_out_1_129 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22304 = _T_22303 | _T_22049; // @[Mux.scala 27:72] - wire _T_21669 = bht_rd_addr_hashed_f == 8'h83; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_131; // @[Reg.scala 27:20] - wire [1:0] _T_22050 = _T_21669 ? bht_bank_rd_data_out_1_131 : 2'h0; // @[Mux.scala 27:72] + wire _T_21668 = bht_rd_addr_f == 8'h82; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_130; // @[Reg.scala 27:20] + wire [1:0] _T_22050 = _T_21668 ? bht_bank_rd_data_out_1_130 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22305 = _T_22304 | _T_22050; // @[Mux.scala 27:72] - wire _T_21671 = bht_rd_addr_hashed_f == 8'h84; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_132; // @[Reg.scala 27:20] - wire [1:0] _T_22051 = _T_21671 ? bht_bank_rd_data_out_1_132 : 2'h0; // @[Mux.scala 27:72] + wire _T_21670 = bht_rd_addr_f == 8'h83; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_131; // @[Reg.scala 27:20] + wire [1:0] _T_22051 = _T_21670 ? bht_bank_rd_data_out_1_131 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22306 = _T_22305 | _T_22051; // @[Mux.scala 27:72] - wire _T_21673 = bht_rd_addr_hashed_f == 8'h85; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_133; // @[Reg.scala 27:20] - wire [1:0] _T_22052 = _T_21673 ? bht_bank_rd_data_out_1_133 : 2'h0; // @[Mux.scala 27:72] + wire _T_21672 = bht_rd_addr_f == 8'h84; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_132; // @[Reg.scala 27:20] + wire [1:0] _T_22052 = _T_21672 ? bht_bank_rd_data_out_1_132 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22307 = _T_22306 | _T_22052; // @[Mux.scala 27:72] - wire _T_21675 = bht_rd_addr_hashed_f == 8'h86; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_134; // @[Reg.scala 27:20] - wire [1:0] _T_22053 = _T_21675 ? bht_bank_rd_data_out_1_134 : 2'h0; // @[Mux.scala 27:72] + wire _T_21674 = bht_rd_addr_f == 8'h85; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_133; // @[Reg.scala 27:20] + wire [1:0] _T_22053 = _T_21674 ? bht_bank_rd_data_out_1_133 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22308 = _T_22307 | _T_22053; // @[Mux.scala 27:72] - wire _T_21677 = bht_rd_addr_hashed_f == 8'h87; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_135; // @[Reg.scala 27:20] - wire [1:0] _T_22054 = _T_21677 ? bht_bank_rd_data_out_1_135 : 2'h0; // @[Mux.scala 27:72] + wire _T_21676 = bht_rd_addr_f == 8'h86; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_134; // @[Reg.scala 27:20] + wire [1:0] _T_22054 = _T_21676 ? bht_bank_rd_data_out_1_134 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22309 = _T_22308 | _T_22054; // @[Mux.scala 27:72] - wire _T_21679 = bht_rd_addr_hashed_f == 8'h88; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_136; // @[Reg.scala 27:20] - wire [1:0] _T_22055 = _T_21679 ? bht_bank_rd_data_out_1_136 : 2'h0; // @[Mux.scala 27:72] + wire _T_21678 = bht_rd_addr_f == 8'h87; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_135; // @[Reg.scala 27:20] + wire [1:0] _T_22055 = _T_21678 ? bht_bank_rd_data_out_1_135 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22310 = _T_22309 | _T_22055; // @[Mux.scala 27:72] - wire _T_21681 = bht_rd_addr_hashed_f == 8'h89; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_137; // @[Reg.scala 27:20] - wire [1:0] _T_22056 = _T_21681 ? bht_bank_rd_data_out_1_137 : 2'h0; // @[Mux.scala 27:72] + wire _T_21680 = bht_rd_addr_f == 8'h88; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_136; // @[Reg.scala 27:20] + wire [1:0] _T_22056 = _T_21680 ? bht_bank_rd_data_out_1_136 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22311 = _T_22310 | _T_22056; // @[Mux.scala 27:72] - wire _T_21683 = bht_rd_addr_hashed_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_138; // @[Reg.scala 27:20] - wire [1:0] _T_22057 = _T_21683 ? bht_bank_rd_data_out_1_138 : 2'h0; // @[Mux.scala 27:72] + wire _T_21682 = bht_rd_addr_f == 8'h89; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_137; // @[Reg.scala 27:20] + wire [1:0] _T_22057 = _T_21682 ? bht_bank_rd_data_out_1_137 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22312 = _T_22311 | _T_22057; // @[Mux.scala 27:72] - wire _T_21685 = bht_rd_addr_hashed_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_139; // @[Reg.scala 27:20] - wire [1:0] _T_22058 = _T_21685 ? bht_bank_rd_data_out_1_139 : 2'h0; // @[Mux.scala 27:72] + wire _T_21684 = bht_rd_addr_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_138; // @[Reg.scala 27:20] + wire [1:0] _T_22058 = _T_21684 ? bht_bank_rd_data_out_1_138 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22313 = _T_22312 | _T_22058; // @[Mux.scala 27:72] - wire _T_21687 = bht_rd_addr_hashed_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_140; // @[Reg.scala 27:20] - wire [1:0] _T_22059 = _T_21687 ? bht_bank_rd_data_out_1_140 : 2'h0; // @[Mux.scala 27:72] + wire _T_21686 = bht_rd_addr_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_139; // @[Reg.scala 27:20] + wire [1:0] _T_22059 = _T_21686 ? bht_bank_rd_data_out_1_139 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22314 = _T_22313 | _T_22059; // @[Mux.scala 27:72] - wire _T_21689 = bht_rd_addr_hashed_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_141; // @[Reg.scala 27:20] - wire [1:0] _T_22060 = _T_21689 ? bht_bank_rd_data_out_1_141 : 2'h0; // @[Mux.scala 27:72] + wire _T_21688 = bht_rd_addr_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_140; // @[Reg.scala 27:20] + wire [1:0] _T_22060 = _T_21688 ? bht_bank_rd_data_out_1_140 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22315 = _T_22314 | _T_22060; // @[Mux.scala 27:72] - wire _T_21691 = bht_rd_addr_hashed_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_142; // @[Reg.scala 27:20] - wire [1:0] _T_22061 = _T_21691 ? bht_bank_rd_data_out_1_142 : 2'h0; // @[Mux.scala 27:72] + wire _T_21690 = bht_rd_addr_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_141; // @[Reg.scala 27:20] + wire [1:0] _T_22061 = _T_21690 ? bht_bank_rd_data_out_1_141 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22316 = _T_22315 | _T_22061; // @[Mux.scala 27:72] - wire _T_21693 = bht_rd_addr_hashed_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_143; // @[Reg.scala 27:20] - wire [1:0] _T_22062 = _T_21693 ? bht_bank_rd_data_out_1_143 : 2'h0; // @[Mux.scala 27:72] + wire _T_21692 = bht_rd_addr_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_142; // @[Reg.scala 27:20] + wire [1:0] _T_22062 = _T_21692 ? bht_bank_rd_data_out_1_142 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22317 = _T_22316 | _T_22062; // @[Mux.scala 27:72] - wire _T_21695 = bht_rd_addr_hashed_f == 8'h90; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_144; // @[Reg.scala 27:20] - wire [1:0] _T_22063 = _T_21695 ? bht_bank_rd_data_out_1_144 : 2'h0; // @[Mux.scala 27:72] + wire _T_21694 = bht_rd_addr_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_143; // @[Reg.scala 27:20] + wire [1:0] _T_22063 = _T_21694 ? bht_bank_rd_data_out_1_143 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22318 = _T_22317 | _T_22063; // @[Mux.scala 27:72] - wire _T_21697 = bht_rd_addr_hashed_f == 8'h91; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_145; // @[Reg.scala 27:20] - wire [1:0] _T_22064 = _T_21697 ? bht_bank_rd_data_out_1_145 : 2'h0; // @[Mux.scala 27:72] + wire _T_21696 = bht_rd_addr_f == 8'h90; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_144; // @[Reg.scala 27:20] + wire [1:0] _T_22064 = _T_21696 ? bht_bank_rd_data_out_1_144 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22319 = _T_22318 | _T_22064; // @[Mux.scala 27:72] - wire _T_21699 = bht_rd_addr_hashed_f == 8'h92; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_146; // @[Reg.scala 27:20] - wire [1:0] _T_22065 = _T_21699 ? bht_bank_rd_data_out_1_146 : 2'h0; // @[Mux.scala 27:72] + wire _T_21698 = bht_rd_addr_f == 8'h91; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_145; // @[Reg.scala 27:20] + wire [1:0] _T_22065 = _T_21698 ? bht_bank_rd_data_out_1_145 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22320 = _T_22319 | _T_22065; // @[Mux.scala 27:72] - wire _T_21701 = bht_rd_addr_hashed_f == 8'h93; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_147; // @[Reg.scala 27:20] - wire [1:0] _T_22066 = _T_21701 ? bht_bank_rd_data_out_1_147 : 2'h0; // @[Mux.scala 27:72] + wire _T_21700 = bht_rd_addr_f == 8'h92; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_146; // @[Reg.scala 27:20] + wire [1:0] _T_22066 = _T_21700 ? bht_bank_rd_data_out_1_146 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22321 = _T_22320 | _T_22066; // @[Mux.scala 27:72] - wire _T_21703 = bht_rd_addr_hashed_f == 8'h94; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_148; // @[Reg.scala 27:20] - wire [1:0] _T_22067 = _T_21703 ? bht_bank_rd_data_out_1_148 : 2'h0; // @[Mux.scala 27:72] + wire _T_21702 = bht_rd_addr_f == 8'h93; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_147; // @[Reg.scala 27:20] + wire [1:0] _T_22067 = _T_21702 ? bht_bank_rd_data_out_1_147 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22322 = _T_22321 | _T_22067; // @[Mux.scala 27:72] - wire _T_21705 = bht_rd_addr_hashed_f == 8'h95; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_149; // @[Reg.scala 27:20] - wire [1:0] _T_22068 = _T_21705 ? bht_bank_rd_data_out_1_149 : 2'h0; // @[Mux.scala 27:72] + wire _T_21704 = bht_rd_addr_f == 8'h94; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_148; // @[Reg.scala 27:20] + wire [1:0] _T_22068 = _T_21704 ? bht_bank_rd_data_out_1_148 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22323 = _T_22322 | _T_22068; // @[Mux.scala 27:72] - wire _T_21707 = bht_rd_addr_hashed_f == 8'h96; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_150; // @[Reg.scala 27:20] - wire [1:0] _T_22069 = _T_21707 ? bht_bank_rd_data_out_1_150 : 2'h0; // @[Mux.scala 27:72] + wire _T_21706 = bht_rd_addr_f == 8'h95; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_149; // @[Reg.scala 27:20] + wire [1:0] _T_22069 = _T_21706 ? bht_bank_rd_data_out_1_149 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22324 = _T_22323 | _T_22069; // @[Mux.scala 27:72] - wire _T_21709 = bht_rd_addr_hashed_f == 8'h97; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_151; // @[Reg.scala 27:20] - wire [1:0] _T_22070 = _T_21709 ? bht_bank_rd_data_out_1_151 : 2'h0; // @[Mux.scala 27:72] + wire _T_21708 = bht_rd_addr_f == 8'h96; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_150; // @[Reg.scala 27:20] + wire [1:0] _T_22070 = _T_21708 ? bht_bank_rd_data_out_1_150 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22325 = _T_22324 | _T_22070; // @[Mux.scala 27:72] - wire _T_21711 = bht_rd_addr_hashed_f == 8'h98; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_152; // @[Reg.scala 27:20] - wire [1:0] _T_22071 = _T_21711 ? bht_bank_rd_data_out_1_152 : 2'h0; // @[Mux.scala 27:72] + wire _T_21710 = bht_rd_addr_f == 8'h97; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_151; // @[Reg.scala 27:20] + wire [1:0] _T_22071 = _T_21710 ? bht_bank_rd_data_out_1_151 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22326 = _T_22325 | _T_22071; // @[Mux.scala 27:72] - wire _T_21713 = bht_rd_addr_hashed_f == 8'h99; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_153; // @[Reg.scala 27:20] - wire [1:0] _T_22072 = _T_21713 ? bht_bank_rd_data_out_1_153 : 2'h0; // @[Mux.scala 27:72] + wire _T_21712 = bht_rd_addr_f == 8'h98; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_152; // @[Reg.scala 27:20] + wire [1:0] _T_22072 = _T_21712 ? bht_bank_rd_data_out_1_152 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22327 = _T_22326 | _T_22072; // @[Mux.scala 27:72] - wire _T_21715 = bht_rd_addr_hashed_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_154; // @[Reg.scala 27:20] - wire [1:0] _T_22073 = _T_21715 ? bht_bank_rd_data_out_1_154 : 2'h0; // @[Mux.scala 27:72] + wire _T_21714 = bht_rd_addr_f == 8'h99; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_153; // @[Reg.scala 27:20] + wire [1:0] _T_22073 = _T_21714 ? bht_bank_rd_data_out_1_153 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22328 = _T_22327 | _T_22073; // @[Mux.scala 27:72] - wire _T_21717 = bht_rd_addr_hashed_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_155; // @[Reg.scala 27:20] - wire [1:0] _T_22074 = _T_21717 ? bht_bank_rd_data_out_1_155 : 2'h0; // @[Mux.scala 27:72] + wire _T_21716 = bht_rd_addr_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_154; // @[Reg.scala 27:20] + wire [1:0] _T_22074 = _T_21716 ? bht_bank_rd_data_out_1_154 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22329 = _T_22328 | _T_22074; // @[Mux.scala 27:72] - wire _T_21719 = bht_rd_addr_hashed_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_156; // @[Reg.scala 27:20] - wire [1:0] _T_22075 = _T_21719 ? bht_bank_rd_data_out_1_156 : 2'h0; // @[Mux.scala 27:72] + wire _T_21718 = bht_rd_addr_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_155; // @[Reg.scala 27:20] + wire [1:0] _T_22075 = _T_21718 ? bht_bank_rd_data_out_1_155 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22330 = _T_22329 | _T_22075; // @[Mux.scala 27:72] - wire _T_21721 = bht_rd_addr_hashed_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_157; // @[Reg.scala 27:20] - wire [1:0] _T_22076 = _T_21721 ? bht_bank_rd_data_out_1_157 : 2'h0; // @[Mux.scala 27:72] + wire _T_21720 = bht_rd_addr_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_156; // @[Reg.scala 27:20] + wire [1:0] _T_22076 = _T_21720 ? bht_bank_rd_data_out_1_156 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22331 = _T_22330 | _T_22076; // @[Mux.scala 27:72] - wire _T_21723 = bht_rd_addr_hashed_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_158; // @[Reg.scala 27:20] - wire [1:0] _T_22077 = _T_21723 ? bht_bank_rd_data_out_1_158 : 2'h0; // @[Mux.scala 27:72] + wire _T_21722 = bht_rd_addr_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_157; // @[Reg.scala 27:20] + wire [1:0] _T_22077 = _T_21722 ? bht_bank_rd_data_out_1_157 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22332 = _T_22331 | _T_22077; // @[Mux.scala 27:72] - wire _T_21725 = bht_rd_addr_hashed_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_159; // @[Reg.scala 27:20] - wire [1:0] _T_22078 = _T_21725 ? bht_bank_rd_data_out_1_159 : 2'h0; // @[Mux.scala 27:72] + wire _T_21724 = bht_rd_addr_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_158; // @[Reg.scala 27:20] + wire [1:0] _T_22078 = _T_21724 ? bht_bank_rd_data_out_1_158 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22333 = _T_22332 | _T_22078; // @[Mux.scala 27:72] - wire _T_21727 = bht_rd_addr_hashed_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_160; // @[Reg.scala 27:20] - wire [1:0] _T_22079 = _T_21727 ? bht_bank_rd_data_out_1_160 : 2'h0; // @[Mux.scala 27:72] + wire _T_21726 = bht_rd_addr_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_159; // @[Reg.scala 27:20] + wire [1:0] _T_22079 = _T_21726 ? bht_bank_rd_data_out_1_159 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22334 = _T_22333 | _T_22079; // @[Mux.scala 27:72] - wire _T_21729 = bht_rd_addr_hashed_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_161; // @[Reg.scala 27:20] - wire [1:0] _T_22080 = _T_21729 ? bht_bank_rd_data_out_1_161 : 2'h0; // @[Mux.scala 27:72] + wire _T_21728 = bht_rd_addr_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_160; // @[Reg.scala 27:20] + wire [1:0] _T_22080 = _T_21728 ? bht_bank_rd_data_out_1_160 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22335 = _T_22334 | _T_22080; // @[Mux.scala 27:72] - wire _T_21731 = bht_rd_addr_hashed_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_162; // @[Reg.scala 27:20] - wire [1:0] _T_22081 = _T_21731 ? bht_bank_rd_data_out_1_162 : 2'h0; // @[Mux.scala 27:72] + wire _T_21730 = bht_rd_addr_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_161; // @[Reg.scala 27:20] + wire [1:0] _T_22081 = _T_21730 ? bht_bank_rd_data_out_1_161 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22336 = _T_22335 | _T_22081; // @[Mux.scala 27:72] - wire _T_21733 = bht_rd_addr_hashed_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_163; // @[Reg.scala 27:20] - wire [1:0] _T_22082 = _T_21733 ? bht_bank_rd_data_out_1_163 : 2'h0; // @[Mux.scala 27:72] + wire _T_21732 = bht_rd_addr_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_162; // @[Reg.scala 27:20] + wire [1:0] _T_22082 = _T_21732 ? bht_bank_rd_data_out_1_162 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22337 = _T_22336 | _T_22082; // @[Mux.scala 27:72] - wire _T_21735 = bht_rd_addr_hashed_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_164; // @[Reg.scala 27:20] - wire [1:0] _T_22083 = _T_21735 ? bht_bank_rd_data_out_1_164 : 2'h0; // @[Mux.scala 27:72] + wire _T_21734 = bht_rd_addr_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_163; // @[Reg.scala 27:20] + wire [1:0] _T_22083 = _T_21734 ? bht_bank_rd_data_out_1_163 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22338 = _T_22337 | _T_22083; // @[Mux.scala 27:72] - wire _T_21737 = bht_rd_addr_hashed_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_165; // @[Reg.scala 27:20] - wire [1:0] _T_22084 = _T_21737 ? bht_bank_rd_data_out_1_165 : 2'h0; // @[Mux.scala 27:72] + wire _T_21736 = bht_rd_addr_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_164; // @[Reg.scala 27:20] + wire [1:0] _T_22084 = _T_21736 ? bht_bank_rd_data_out_1_164 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22339 = _T_22338 | _T_22084; // @[Mux.scala 27:72] - wire _T_21739 = bht_rd_addr_hashed_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_166; // @[Reg.scala 27:20] - wire [1:0] _T_22085 = _T_21739 ? bht_bank_rd_data_out_1_166 : 2'h0; // @[Mux.scala 27:72] + wire _T_21738 = bht_rd_addr_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_165; // @[Reg.scala 27:20] + wire [1:0] _T_22085 = _T_21738 ? bht_bank_rd_data_out_1_165 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22340 = _T_22339 | _T_22085; // @[Mux.scala 27:72] - wire _T_21741 = bht_rd_addr_hashed_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_167; // @[Reg.scala 27:20] - wire [1:0] _T_22086 = _T_21741 ? bht_bank_rd_data_out_1_167 : 2'h0; // @[Mux.scala 27:72] + wire _T_21740 = bht_rd_addr_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_166; // @[Reg.scala 27:20] + wire [1:0] _T_22086 = _T_21740 ? bht_bank_rd_data_out_1_166 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22341 = _T_22340 | _T_22086; // @[Mux.scala 27:72] - wire _T_21743 = bht_rd_addr_hashed_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_168; // @[Reg.scala 27:20] - wire [1:0] _T_22087 = _T_21743 ? bht_bank_rd_data_out_1_168 : 2'h0; // @[Mux.scala 27:72] + wire _T_21742 = bht_rd_addr_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_167; // @[Reg.scala 27:20] + wire [1:0] _T_22087 = _T_21742 ? bht_bank_rd_data_out_1_167 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22342 = _T_22341 | _T_22087; // @[Mux.scala 27:72] - wire _T_21745 = bht_rd_addr_hashed_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_169; // @[Reg.scala 27:20] - wire [1:0] _T_22088 = _T_21745 ? bht_bank_rd_data_out_1_169 : 2'h0; // @[Mux.scala 27:72] + wire _T_21744 = bht_rd_addr_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_168; // @[Reg.scala 27:20] + wire [1:0] _T_22088 = _T_21744 ? bht_bank_rd_data_out_1_168 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22343 = _T_22342 | _T_22088; // @[Mux.scala 27:72] - wire _T_21747 = bht_rd_addr_hashed_f == 8'haa; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_170; // @[Reg.scala 27:20] - wire [1:0] _T_22089 = _T_21747 ? bht_bank_rd_data_out_1_170 : 2'h0; // @[Mux.scala 27:72] + wire _T_21746 = bht_rd_addr_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_169; // @[Reg.scala 27:20] + wire [1:0] _T_22089 = _T_21746 ? bht_bank_rd_data_out_1_169 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22344 = _T_22343 | _T_22089; // @[Mux.scala 27:72] - wire _T_21749 = bht_rd_addr_hashed_f == 8'hab; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_171; // @[Reg.scala 27:20] - wire [1:0] _T_22090 = _T_21749 ? bht_bank_rd_data_out_1_171 : 2'h0; // @[Mux.scala 27:72] + wire _T_21748 = bht_rd_addr_f == 8'haa; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_170; // @[Reg.scala 27:20] + wire [1:0] _T_22090 = _T_21748 ? bht_bank_rd_data_out_1_170 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22345 = _T_22344 | _T_22090; // @[Mux.scala 27:72] - wire _T_21751 = bht_rd_addr_hashed_f == 8'hac; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_172; // @[Reg.scala 27:20] - wire [1:0] _T_22091 = _T_21751 ? bht_bank_rd_data_out_1_172 : 2'h0; // @[Mux.scala 27:72] + wire _T_21750 = bht_rd_addr_f == 8'hab; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_171; // @[Reg.scala 27:20] + wire [1:0] _T_22091 = _T_21750 ? bht_bank_rd_data_out_1_171 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22346 = _T_22345 | _T_22091; // @[Mux.scala 27:72] - wire _T_21753 = bht_rd_addr_hashed_f == 8'had; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_173; // @[Reg.scala 27:20] - wire [1:0] _T_22092 = _T_21753 ? bht_bank_rd_data_out_1_173 : 2'h0; // @[Mux.scala 27:72] + wire _T_21752 = bht_rd_addr_f == 8'hac; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_172; // @[Reg.scala 27:20] + wire [1:0] _T_22092 = _T_21752 ? bht_bank_rd_data_out_1_172 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22347 = _T_22346 | _T_22092; // @[Mux.scala 27:72] - wire _T_21755 = bht_rd_addr_hashed_f == 8'hae; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_174; // @[Reg.scala 27:20] - wire [1:0] _T_22093 = _T_21755 ? bht_bank_rd_data_out_1_174 : 2'h0; // @[Mux.scala 27:72] + wire _T_21754 = bht_rd_addr_f == 8'had; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_173; // @[Reg.scala 27:20] + wire [1:0] _T_22093 = _T_21754 ? bht_bank_rd_data_out_1_173 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22348 = _T_22347 | _T_22093; // @[Mux.scala 27:72] - wire _T_21757 = bht_rd_addr_hashed_f == 8'haf; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_175; // @[Reg.scala 27:20] - wire [1:0] _T_22094 = _T_21757 ? bht_bank_rd_data_out_1_175 : 2'h0; // @[Mux.scala 27:72] + wire _T_21756 = bht_rd_addr_f == 8'hae; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_174; // @[Reg.scala 27:20] + wire [1:0] _T_22094 = _T_21756 ? bht_bank_rd_data_out_1_174 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22349 = _T_22348 | _T_22094; // @[Mux.scala 27:72] - wire _T_21759 = bht_rd_addr_hashed_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_176; // @[Reg.scala 27:20] - wire [1:0] _T_22095 = _T_21759 ? bht_bank_rd_data_out_1_176 : 2'h0; // @[Mux.scala 27:72] + wire _T_21758 = bht_rd_addr_f == 8'haf; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_175; // @[Reg.scala 27:20] + wire [1:0] _T_22095 = _T_21758 ? bht_bank_rd_data_out_1_175 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22350 = _T_22349 | _T_22095; // @[Mux.scala 27:72] - wire _T_21761 = bht_rd_addr_hashed_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_177; // @[Reg.scala 27:20] - wire [1:0] _T_22096 = _T_21761 ? bht_bank_rd_data_out_1_177 : 2'h0; // @[Mux.scala 27:72] + wire _T_21760 = bht_rd_addr_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_176; // @[Reg.scala 27:20] + wire [1:0] _T_22096 = _T_21760 ? bht_bank_rd_data_out_1_176 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22351 = _T_22350 | _T_22096; // @[Mux.scala 27:72] - wire _T_21763 = bht_rd_addr_hashed_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_178; // @[Reg.scala 27:20] - wire [1:0] _T_22097 = _T_21763 ? bht_bank_rd_data_out_1_178 : 2'h0; // @[Mux.scala 27:72] + wire _T_21762 = bht_rd_addr_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_177; // @[Reg.scala 27:20] + wire [1:0] _T_22097 = _T_21762 ? bht_bank_rd_data_out_1_177 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22352 = _T_22351 | _T_22097; // @[Mux.scala 27:72] - wire _T_21765 = bht_rd_addr_hashed_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_179; // @[Reg.scala 27:20] - wire [1:0] _T_22098 = _T_21765 ? bht_bank_rd_data_out_1_179 : 2'h0; // @[Mux.scala 27:72] + wire _T_21764 = bht_rd_addr_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_178; // @[Reg.scala 27:20] + wire [1:0] _T_22098 = _T_21764 ? bht_bank_rd_data_out_1_178 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22353 = _T_22352 | _T_22098; // @[Mux.scala 27:72] - wire _T_21767 = bht_rd_addr_hashed_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_180; // @[Reg.scala 27:20] - wire [1:0] _T_22099 = _T_21767 ? bht_bank_rd_data_out_1_180 : 2'h0; // @[Mux.scala 27:72] + wire _T_21766 = bht_rd_addr_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_179; // @[Reg.scala 27:20] + wire [1:0] _T_22099 = _T_21766 ? bht_bank_rd_data_out_1_179 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22354 = _T_22353 | _T_22099; // @[Mux.scala 27:72] - wire _T_21769 = bht_rd_addr_hashed_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_181; // @[Reg.scala 27:20] - wire [1:0] _T_22100 = _T_21769 ? bht_bank_rd_data_out_1_181 : 2'h0; // @[Mux.scala 27:72] + wire _T_21768 = bht_rd_addr_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_180; // @[Reg.scala 27:20] + wire [1:0] _T_22100 = _T_21768 ? bht_bank_rd_data_out_1_180 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22355 = _T_22354 | _T_22100; // @[Mux.scala 27:72] - wire _T_21771 = bht_rd_addr_hashed_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_182; // @[Reg.scala 27:20] - wire [1:0] _T_22101 = _T_21771 ? bht_bank_rd_data_out_1_182 : 2'h0; // @[Mux.scala 27:72] + wire _T_21770 = bht_rd_addr_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_181; // @[Reg.scala 27:20] + wire [1:0] _T_22101 = _T_21770 ? bht_bank_rd_data_out_1_181 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22356 = _T_22355 | _T_22101; // @[Mux.scala 27:72] - wire _T_21773 = bht_rd_addr_hashed_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_183; // @[Reg.scala 27:20] - wire [1:0] _T_22102 = _T_21773 ? bht_bank_rd_data_out_1_183 : 2'h0; // @[Mux.scala 27:72] + wire _T_21772 = bht_rd_addr_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_182; // @[Reg.scala 27:20] + wire [1:0] _T_22102 = _T_21772 ? bht_bank_rd_data_out_1_182 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22357 = _T_22356 | _T_22102; // @[Mux.scala 27:72] - wire _T_21775 = bht_rd_addr_hashed_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_184; // @[Reg.scala 27:20] - wire [1:0] _T_22103 = _T_21775 ? bht_bank_rd_data_out_1_184 : 2'h0; // @[Mux.scala 27:72] + wire _T_21774 = bht_rd_addr_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_183; // @[Reg.scala 27:20] + wire [1:0] _T_22103 = _T_21774 ? bht_bank_rd_data_out_1_183 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22358 = _T_22357 | _T_22103; // @[Mux.scala 27:72] - wire _T_21777 = bht_rd_addr_hashed_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_185; // @[Reg.scala 27:20] - wire [1:0] _T_22104 = _T_21777 ? bht_bank_rd_data_out_1_185 : 2'h0; // @[Mux.scala 27:72] + wire _T_21776 = bht_rd_addr_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_184; // @[Reg.scala 27:20] + wire [1:0] _T_22104 = _T_21776 ? bht_bank_rd_data_out_1_184 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22359 = _T_22358 | _T_22104; // @[Mux.scala 27:72] - wire _T_21779 = bht_rd_addr_hashed_f == 8'hba; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_186; // @[Reg.scala 27:20] - wire [1:0] _T_22105 = _T_21779 ? bht_bank_rd_data_out_1_186 : 2'h0; // @[Mux.scala 27:72] + wire _T_21778 = bht_rd_addr_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_185; // @[Reg.scala 27:20] + wire [1:0] _T_22105 = _T_21778 ? bht_bank_rd_data_out_1_185 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22360 = _T_22359 | _T_22105; // @[Mux.scala 27:72] - wire _T_21781 = bht_rd_addr_hashed_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_187; // @[Reg.scala 27:20] - wire [1:0] _T_22106 = _T_21781 ? bht_bank_rd_data_out_1_187 : 2'h0; // @[Mux.scala 27:72] + wire _T_21780 = bht_rd_addr_f == 8'hba; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_186; // @[Reg.scala 27:20] + wire [1:0] _T_22106 = _T_21780 ? bht_bank_rd_data_out_1_186 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22361 = _T_22360 | _T_22106; // @[Mux.scala 27:72] - wire _T_21783 = bht_rd_addr_hashed_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_188; // @[Reg.scala 27:20] - wire [1:0] _T_22107 = _T_21783 ? bht_bank_rd_data_out_1_188 : 2'h0; // @[Mux.scala 27:72] + wire _T_21782 = bht_rd_addr_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_187; // @[Reg.scala 27:20] + wire [1:0] _T_22107 = _T_21782 ? bht_bank_rd_data_out_1_187 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22362 = _T_22361 | _T_22107; // @[Mux.scala 27:72] - wire _T_21785 = bht_rd_addr_hashed_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_189; // @[Reg.scala 27:20] - wire [1:0] _T_22108 = _T_21785 ? bht_bank_rd_data_out_1_189 : 2'h0; // @[Mux.scala 27:72] + wire _T_21784 = bht_rd_addr_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_188; // @[Reg.scala 27:20] + wire [1:0] _T_22108 = _T_21784 ? bht_bank_rd_data_out_1_188 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22363 = _T_22362 | _T_22108; // @[Mux.scala 27:72] - wire _T_21787 = bht_rd_addr_hashed_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_190; // @[Reg.scala 27:20] - wire [1:0] _T_22109 = _T_21787 ? bht_bank_rd_data_out_1_190 : 2'h0; // @[Mux.scala 27:72] + wire _T_21786 = bht_rd_addr_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_189; // @[Reg.scala 27:20] + wire [1:0] _T_22109 = _T_21786 ? bht_bank_rd_data_out_1_189 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22364 = _T_22363 | _T_22109; // @[Mux.scala 27:72] - wire _T_21789 = bht_rd_addr_hashed_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_191; // @[Reg.scala 27:20] - wire [1:0] _T_22110 = _T_21789 ? bht_bank_rd_data_out_1_191 : 2'h0; // @[Mux.scala 27:72] + wire _T_21788 = bht_rd_addr_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_190; // @[Reg.scala 27:20] + wire [1:0] _T_22110 = _T_21788 ? bht_bank_rd_data_out_1_190 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22365 = _T_22364 | _T_22110; // @[Mux.scala 27:72] - wire _T_21791 = bht_rd_addr_hashed_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_192; // @[Reg.scala 27:20] - wire [1:0] _T_22111 = _T_21791 ? bht_bank_rd_data_out_1_192 : 2'h0; // @[Mux.scala 27:72] + wire _T_21790 = bht_rd_addr_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_191; // @[Reg.scala 27:20] + wire [1:0] _T_22111 = _T_21790 ? bht_bank_rd_data_out_1_191 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22366 = _T_22365 | _T_22111; // @[Mux.scala 27:72] - wire _T_21793 = bht_rd_addr_hashed_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_193; // @[Reg.scala 27:20] - wire [1:0] _T_22112 = _T_21793 ? bht_bank_rd_data_out_1_193 : 2'h0; // @[Mux.scala 27:72] + wire _T_21792 = bht_rd_addr_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_192; // @[Reg.scala 27:20] + wire [1:0] _T_22112 = _T_21792 ? bht_bank_rd_data_out_1_192 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22367 = _T_22366 | _T_22112; // @[Mux.scala 27:72] - wire _T_21795 = bht_rd_addr_hashed_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_194; // @[Reg.scala 27:20] - wire [1:0] _T_22113 = _T_21795 ? bht_bank_rd_data_out_1_194 : 2'h0; // @[Mux.scala 27:72] + wire _T_21794 = bht_rd_addr_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_193; // @[Reg.scala 27:20] + wire [1:0] _T_22113 = _T_21794 ? bht_bank_rd_data_out_1_193 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22368 = _T_22367 | _T_22113; // @[Mux.scala 27:72] - wire _T_21797 = bht_rd_addr_hashed_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_195; // @[Reg.scala 27:20] - wire [1:0] _T_22114 = _T_21797 ? bht_bank_rd_data_out_1_195 : 2'h0; // @[Mux.scala 27:72] + wire _T_21796 = bht_rd_addr_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_194; // @[Reg.scala 27:20] + wire [1:0] _T_22114 = _T_21796 ? bht_bank_rd_data_out_1_194 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22369 = _T_22368 | _T_22114; // @[Mux.scala 27:72] - wire _T_21799 = bht_rd_addr_hashed_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_196; // @[Reg.scala 27:20] - wire [1:0] _T_22115 = _T_21799 ? bht_bank_rd_data_out_1_196 : 2'h0; // @[Mux.scala 27:72] + wire _T_21798 = bht_rd_addr_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_195; // @[Reg.scala 27:20] + wire [1:0] _T_22115 = _T_21798 ? bht_bank_rd_data_out_1_195 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22370 = _T_22369 | _T_22115; // @[Mux.scala 27:72] - wire _T_21801 = bht_rd_addr_hashed_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_197; // @[Reg.scala 27:20] - wire [1:0] _T_22116 = _T_21801 ? bht_bank_rd_data_out_1_197 : 2'h0; // @[Mux.scala 27:72] + wire _T_21800 = bht_rd_addr_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_196; // @[Reg.scala 27:20] + wire [1:0] _T_22116 = _T_21800 ? bht_bank_rd_data_out_1_196 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22371 = _T_22370 | _T_22116; // @[Mux.scala 27:72] - wire _T_21803 = bht_rd_addr_hashed_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_198; // @[Reg.scala 27:20] - wire [1:0] _T_22117 = _T_21803 ? bht_bank_rd_data_out_1_198 : 2'h0; // @[Mux.scala 27:72] + wire _T_21802 = bht_rd_addr_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_197; // @[Reg.scala 27:20] + wire [1:0] _T_22117 = _T_21802 ? bht_bank_rd_data_out_1_197 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22372 = _T_22371 | _T_22117; // @[Mux.scala 27:72] - wire _T_21805 = bht_rd_addr_hashed_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_199; // @[Reg.scala 27:20] - wire [1:0] _T_22118 = _T_21805 ? bht_bank_rd_data_out_1_199 : 2'h0; // @[Mux.scala 27:72] + wire _T_21804 = bht_rd_addr_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_198; // @[Reg.scala 27:20] + wire [1:0] _T_22118 = _T_21804 ? bht_bank_rd_data_out_1_198 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22373 = _T_22372 | _T_22118; // @[Mux.scala 27:72] - wire _T_21807 = bht_rd_addr_hashed_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_200; // @[Reg.scala 27:20] - wire [1:0] _T_22119 = _T_21807 ? bht_bank_rd_data_out_1_200 : 2'h0; // @[Mux.scala 27:72] + wire _T_21806 = bht_rd_addr_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_199; // @[Reg.scala 27:20] + wire [1:0] _T_22119 = _T_21806 ? bht_bank_rd_data_out_1_199 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22374 = _T_22373 | _T_22119; // @[Mux.scala 27:72] - wire _T_21809 = bht_rd_addr_hashed_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_201; // @[Reg.scala 27:20] - wire [1:0] _T_22120 = _T_21809 ? bht_bank_rd_data_out_1_201 : 2'h0; // @[Mux.scala 27:72] + wire _T_21808 = bht_rd_addr_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_200; // @[Reg.scala 27:20] + wire [1:0] _T_22120 = _T_21808 ? bht_bank_rd_data_out_1_200 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22375 = _T_22374 | _T_22120; // @[Mux.scala 27:72] - wire _T_21811 = bht_rd_addr_hashed_f == 8'hca; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_202; // @[Reg.scala 27:20] - wire [1:0] _T_22121 = _T_21811 ? bht_bank_rd_data_out_1_202 : 2'h0; // @[Mux.scala 27:72] + wire _T_21810 = bht_rd_addr_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_201; // @[Reg.scala 27:20] + wire [1:0] _T_22121 = _T_21810 ? bht_bank_rd_data_out_1_201 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22376 = _T_22375 | _T_22121; // @[Mux.scala 27:72] - wire _T_21813 = bht_rd_addr_hashed_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_203; // @[Reg.scala 27:20] - wire [1:0] _T_22122 = _T_21813 ? bht_bank_rd_data_out_1_203 : 2'h0; // @[Mux.scala 27:72] + wire _T_21812 = bht_rd_addr_f == 8'hca; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_202; // @[Reg.scala 27:20] + wire [1:0] _T_22122 = _T_21812 ? bht_bank_rd_data_out_1_202 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22377 = _T_22376 | _T_22122; // @[Mux.scala 27:72] - wire _T_21815 = bht_rd_addr_hashed_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_204; // @[Reg.scala 27:20] - wire [1:0] _T_22123 = _T_21815 ? bht_bank_rd_data_out_1_204 : 2'h0; // @[Mux.scala 27:72] + wire _T_21814 = bht_rd_addr_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_203; // @[Reg.scala 27:20] + wire [1:0] _T_22123 = _T_21814 ? bht_bank_rd_data_out_1_203 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22378 = _T_22377 | _T_22123; // @[Mux.scala 27:72] - wire _T_21817 = bht_rd_addr_hashed_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_205; // @[Reg.scala 27:20] - wire [1:0] _T_22124 = _T_21817 ? bht_bank_rd_data_out_1_205 : 2'h0; // @[Mux.scala 27:72] + wire _T_21816 = bht_rd_addr_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_204; // @[Reg.scala 27:20] + wire [1:0] _T_22124 = _T_21816 ? bht_bank_rd_data_out_1_204 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22379 = _T_22378 | _T_22124; // @[Mux.scala 27:72] - wire _T_21819 = bht_rd_addr_hashed_f == 8'hce; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_206; // @[Reg.scala 27:20] - wire [1:0] _T_22125 = _T_21819 ? bht_bank_rd_data_out_1_206 : 2'h0; // @[Mux.scala 27:72] + wire _T_21818 = bht_rd_addr_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_205; // @[Reg.scala 27:20] + wire [1:0] _T_22125 = _T_21818 ? bht_bank_rd_data_out_1_205 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22380 = _T_22379 | _T_22125; // @[Mux.scala 27:72] - wire _T_21821 = bht_rd_addr_hashed_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_207; // @[Reg.scala 27:20] - wire [1:0] _T_22126 = _T_21821 ? bht_bank_rd_data_out_1_207 : 2'h0; // @[Mux.scala 27:72] + wire _T_21820 = bht_rd_addr_f == 8'hce; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_206; // @[Reg.scala 27:20] + wire [1:0] _T_22126 = _T_21820 ? bht_bank_rd_data_out_1_206 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22381 = _T_22380 | _T_22126; // @[Mux.scala 27:72] - wire _T_21823 = bht_rd_addr_hashed_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_208; // @[Reg.scala 27:20] - wire [1:0] _T_22127 = _T_21823 ? bht_bank_rd_data_out_1_208 : 2'h0; // @[Mux.scala 27:72] + wire _T_21822 = bht_rd_addr_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_207; // @[Reg.scala 27:20] + wire [1:0] _T_22127 = _T_21822 ? bht_bank_rd_data_out_1_207 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22382 = _T_22381 | _T_22127; // @[Mux.scala 27:72] - wire _T_21825 = bht_rd_addr_hashed_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_209; // @[Reg.scala 27:20] - wire [1:0] _T_22128 = _T_21825 ? bht_bank_rd_data_out_1_209 : 2'h0; // @[Mux.scala 27:72] + wire _T_21824 = bht_rd_addr_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_208; // @[Reg.scala 27:20] + wire [1:0] _T_22128 = _T_21824 ? bht_bank_rd_data_out_1_208 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22383 = _T_22382 | _T_22128; // @[Mux.scala 27:72] - wire _T_21827 = bht_rd_addr_hashed_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_210; // @[Reg.scala 27:20] - wire [1:0] _T_22129 = _T_21827 ? bht_bank_rd_data_out_1_210 : 2'h0; // @[Mux.scala 27:72] + wire _T_21826 = bht_rd_addr_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_209; // @[Reg.scala 27:20] + wire [1:0] _T_22129 = _T_21826 ? bht_bank_rd_data_out_1_209 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22384 = _T_22383 | _T_22129; // @[Mux.scala 27:72] - wire _T_21829 = bht_rd_addr_hashed_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_211; // @[Reg.scala 27:20] - wire [1:0] _T_22130 = _T_21829 ? bht_bank_rd_data_out_1_211 : 2'h0; // @[Mux.scala 27:72] + wire _T_21828 = bht_rd_addr_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_210; // @[Reg.scala 27:20] + wire [1:0] _T_22130 = _T_21828 ? bht_bank_rd_data_out_1_210 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22385 = _T_22384 | _T_22130; // @[Mux.scala 27:72] - wire _T_21831 = bht_rd_addr_hashed_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_212; // @[Reg.scala 27:20] - wire [1:0] _T_22131 = _T_21831 ? bht_bank_rd_data_out_1_212 : 2'h0; // @[Mux.scala 27:72] + wire _T_21830 = bht_rd_addr_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_211; // @[Reg.scala 27:20] + wire [1:0] _T_22131 = _T_21830 ? bht_bank_rd_data_out_1_211 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22386 = _T_22385 | _T_22131; // @[Mux.scala 27:72] - wire _T_21833 = bht_rd_addr_hashed_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_213; // @[Reg.scala 27:20] - wire [1:0] _T_22132 = _T_21833 ? bht_bank_rd_data_out_1_213 : 2'h0; // @[Mux.scala 27:72] + wire _T_21832 = bht_rd_addr_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_212; // @[Reg.scala 27:20] + wire [1:0] _T_22132 = _T_21832 ? bht_bank_rd_data_out_1_212 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22387 = _T_22386 | _T_22132; // @[Mux.scala 27:72] - wire _T_21835 = bht_rd_addr_hashed_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_214; // @[Reg.scala 27:20] - wire [1:0] _T_22133 = _T_21835 ? bht_bank_rd_data_out_1_214 : 2'h0; // @[Mux.scala 27:72] + wire _T_21834 = bht_rd_addr_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_213; // @[Reg.scala 27:20] + wire [1:0] _T_22133 = _T_21834 ? bht_bank_rd_data_out_1_213 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22388 = _T_22387 | _T_22133; // @[Mux.scala 27:72] - wire _T_21837 = bht_rd_addr_hashed_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_215; // @[Reg.scala 27:20] - wire [1:0] _T_22134 = _T_21837 ? bht_bank_rd_data_out_1_215 : 2'h0; // @[Mux.scala 27:72] + wire _T_21836 = bht_rd_addr_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_214; // @[Reg.scala 27:20] + wire [1:0] _T_22134 = _T_21836 ? bht_bank_rd_data_out_1_214 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22389 = _T_22388 | _T_22134; // @[Mux.scala 27:72] - wire _T_21839 = bht_rd_addr_hashed_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_216; // @[Reg.scala 27:20] - wire [1:0] _T_22135 = _T_21839 ? bht_bank_rd_data_out_1_216 : 2'h0; // @[Mux.scala 27:72] + wire _T_21838 = bht_rd_addr_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_215; // @[Reg.scala 27:20] + wire [1:0] _T_22135 = _T_21838 ? bht_bank_rd_data_out_1_215 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22390 = _T_22389 | _T_22135; // @[Mux.scala 27:72] - wire _T_21841 = bht_rd_addr_hashed_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_217; // @[Reg.scala 27:20] - wire [1:0] _T_22136 = _T_21841 ? bht_bank_rd_data_out_1_217 : 2'h0; // @[Mux.scala 27:72] + wire _T_21840 = bht_rd_addr_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_216; // @[Reg.scala 27:20] + wire [1:0] _T_22136 = _T_21840 ? bht_bank_rd_data_out_1_216 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22391 = _T_22390 | _T_22136; // @[Mux.scala 27:72] - wire _T_21843 = bht_rd_addr_hashed_f == 8'hda; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_218; // @[Reg.scala 27:20] - wire [1:0] _T_22137 = _T_21843 ? bht_bank_rd_data_out_1_218 : 2'h0; // @[Mux.scala 27:72] + wire _T_21842 = bht_rd_addr_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_217; // @[Reg.scala 27:20] + wire [1:0] _T_22137 = _T_21842 ? bht_bank_rd_data_out_1_217 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22392 = _T_22391 | _T_22137; // @[Mux.scala 27:72] - wire _T_21845 = bht_rd_addr_hashed_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_219; // @[Reg.scala 27:20] - wire [1:0] _T_22138 = _T_21845 ? bht_bank_rd_data_out_1_219 : 2'h0; // @[Mux.scala 27:72] + wire _T_21844 = bht_rd_addr_f == 8'hda; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_218; // @[Reg.scala 27:20] + wire [1:0] _T_22138 = _T_21844 ? bht_bank_rd_data_out_1_218 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22393 = _T_22392 | _T_22138; // @[Mux.scala 27:72] - wire _T_21847 = bht_rd_addr_hashed_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_220; // @[Reg.scala 27:20] - wire [1:0] _T_22139 = _T_21847 ? bht_bank_rd_data_out_1_220 : 2'h0; // @[Mux.scala 27:72] + wire _T_21846 = bht_rd_addr_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_219; // @[Reg.scala 27:20] + wire [1:0] _T_22139 = _T_21846 ? bht_bank_rd_data_out_1_219 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22394 = _T_22393 | _T_22139; // @[Mux.scala 27:72] - wire _T_21849 = bht_rd_addr_hashed_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_221; // @[Reg.scala 27:20] - wire [1:0] _T_22140 = _T_21849 ? bht_bank_rd_data_out_1_221 : 2'h0; // @[Mux.scala 27:72] + wire _T_21848 = bht_rd_addr_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_220; // @[Reg.scala 27:20] + wire [1:0] _T_22140 = _T_21848 ? bht_bank_rd_data_out_1_220 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22395 = _T_22394 | _T_22140; // @[Mux.scala 27:72] - wire _T_21851 = bht_rd_addr_hashed_f == 8'hde; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_222; // @[Reg.scala 27:20] - wire [1:0] _T_22141 = _T_21851 ? bht_bank_rd_data_out_1_222 : 2'h0; // @[Mux.scala 27:72] + wire _T_21850 = bht_rd_addr_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_221; // @[Reg.scala 27:20] + wire [1:0] _T_22141 = _T_21850 ? bht_bank_rd_data_out_1_221 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22396 = _T_22395 | _T_22141; // @[Mux.scala 27:72] - wire _T_21853 = bht_rd_addr_hashed_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_223; // @[Reg.scala 27:20] - wire [1:0] _T_22142 = _T_21853 ? bht_bank_rd_data_out_1_223 : 2'h0; // @[Mux.scala 27:72] + wire _T_21852 = bht_rd_addr_f == 8'hde; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_222; // @[Reg.scala 27:20] + wire [1:0] _T_22142 = _T_21852 ? bht_bank_rd_data_out_1_222 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22397 = _T_22396 | _T_22142; // @[Mux.scala 27:72] - wire _T_21855 = bht_rd_addr_hashed_f == 8'he0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_224; // @[Reg.scala 27:20] - wire [1:0] _T_22143 = _T_21855 ? bht_bank_rd_data_out_1_224 : 2'h0; // @[Mux.scala 27:72] + wire _T_21854 = bht_rd_addr_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_223; // @[Reg.scala 27:20] + wire [1:0] _T_22143 = _T_21854 ? bht_bank_rd_data_out_1_223 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22398 = _T_22397 | _T_22143; // @[Mux.scala 27:72] - wire _T_21857 = bht_rd_addr_hashed_f == 8'he1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_225; // @[Reg.scala 27:20] - wire [1:0] _T_22144 = _T_21857 ? bht_bank_rd_data_out_1_225 : 2'h0; // @[Mux.scala 27:72] + wire _T_21856 = bht_rd_addr_f == 8'he0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_224; // @[Reg.scala 27:20] + wire [1:0] _T_22144 = _T_21856 ? bht_bank_rd_data_out_1_224 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22399 = _T_22398 | _T_22144; // @[Mux.scala 27:72] - wire _T_21859 = bht_rd_addr_hashed_f == 8'he2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_226; // @[Reg.scala 27:20] - wire [1:0] _T_22145 = _T_21859 ? bht_bank_rd_data_out_1_226 : 2'h0; // @[Mux.scala 27:72] + wire _T_21858 = bht_rd_addr_f == 8'he1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_225; // @[Reg.scala 27:20] + wire [1:0] _T_22145 = _T_21858 ? bht_bank_rd_data_out_1_225 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22400 = _T_22399 | _T_22145; // @[Mux.scala 27:72] - wire _T_21861 = bht_rd_addr_hashed_f == 8'he3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_227; // @[Reg.scala 27:20] - wire [1:0] _T_22146 = _T_21861 ? bht_bank_rd_data_out_1_227 : 2'h0; // @[Mux.scala 27:72] + wire _T_21860 = bht_rd_addr_f == 8'he2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_226; // @[Reg.scala 27:20] + wire [1:0] _T_22146 = _T_21860 ? bht_bank_rd_data_out_1_226 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22401 = _T_22400 | _T_22146; // @[Mux.scala 27:72] - wire _T_21863 = bht_rd_addr_hashed_f == 8'he4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_228; // @[Reg.scala 27:20] - wire [1:0] _T_22147 = _T_21863 ? bht_bank_rd_data_out_1_228 : 2'h0; // @[Mux.scala 27:72] + wire _T_21862 = bht_rd_addr_f == 8'he3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_227; // @[Reg.scala 27:20] + wire [1:0] _T_22147 = _T_21862 ? bht_bank_rd_data_out_1_227 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22402 = _T_22401 | _T_22147; // @[Mux.scala 27:72] - wire _T_21865 = bht_rd_addr_hashed_f == 8'he5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_229; // @[Reg.scala 27:20] - wire [1:0] _T_22148 = _T_21865 ? bht_bank_rd_data_out_1_229 : 2'h0; // @[Mux.scala 27:72] + wire _T_21864 = bht_rd_addr_f == 8'he4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_228; // @[Reg.scala 27:20] + wire [1:0] _T_22148 = _T_21864 ? bht_bank_rd_data_out_1_228 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22403 = _T_22402 | _T_22148; // @[Mux.scala 27:72] - wire _T_21867 = bht_rd_addr_hashed_f == 8'he6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_230; // @[Reg.scala 27:20] - wire [1:0] _T_22149 = _T_21867 ? bht_bank_rd_data_out_1_230 : 2'h0; // @[Mux.scala 27:72] + wire _T_21866 = bht_rd_addr_f == 8'he5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_229; // @[Reg.scala 27:20] + wire [1:0] _T_22149 = _T_21866 ? bht_bank_rd_data_out_1_229 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22404 = _T_22403 | _T_22149; // @[Mux.scala 27:72] - wire _T_21869 = bht_rd_addr_hashed_f == 8'he7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_231; // @[Reg.scala 27:20] - wire [1:0] _T_22150 = _T_21869 ? bht_bank_rd_data_out_1_231 : 2'h0; // @[Mux.scala 27:72] + wire _T_21868 = bht_rd_addr_f == 8'he6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_230; // @[Reg.scala 27:20] + wire [1:0] _T_22150 = _T_21868 ? bht_bank_rd_data_out_1_230 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22405 = _T_22404 | _T_22150; // @[Mux.scala 27:72] - wire _T_21871 = bht_rd_addr_hashed_f == 8'he8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_232; // @[Reg.scala 27:20] - wire [1:0] _T_22151 = _T_21871 ? bht_bank_rd_data_out_1_232 : 2'h0; // @[Mux.scala 27:72] + wire _T_21870 = bht_rd_addr_f == 8'he7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_231; // @[Reg.scala 27:20] + wire [1:0] _T_22151 = _T_21870 ? bht_bank_rd_data_out_1_231 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22406 = _T_22405 | _T_22151; // @[Mux.scala 27:72] - wire _T_21873 = bht_rd_addr_hashed_f == 8'he9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_233; // @[Reg.scala 27:20] - wire [1:0] _T_22152 = _T_21873 ? bht_bank_rd_data_out_1_233 : 2'h0; // @[Mux.scala 27:72] + wire _T_21872 = bht_rd_addr_f == 8'he8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_232; // @[Reg.scala 27:20] + wire [1:0] _T_22152 = _T_21872 ? bht_bank_rd_data_out_1_232 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22407 = _T_22406 | _T_22152; // @[Mux.scala 27:72] - wire _T_21875 = bht_rd_addr_hashed_f == 8'hea; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_234; // @[Reg.scala 27:20] - wire [1:0] _T_22153 = _T_21875 ? bht_bank_rd_data_out_1_234 : 2'h0; // @[Mux.scala 27:72] + wire _T_21874 = bht_rd_addr_f == 8'he9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_233; // @[Reg.scala 27:20] + wire [1:0] _T_22153 = _T_21874 ? bht_bank_rd_data_out_1_233 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22408 = _T_22407 | _T_22153; // @[Mux.scala 27:72] - wire _T_21877 = bht_rd_addr_hashed_f == 8'heb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_235; // @[Reg.scala 27:20] - wire [1:0] _T_22154 = _T_21877 ? bht_bank_rd_data_out_1_235 : 2'h0; // @[Mux.scala 27:72] + wire _T_21876 = bht_rd_addr_f == 8'hea; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_234; // @[Reg.scala 27:20] + wire [1:0] _T_22154 = _T_21876 ? bht_bank_rd_data_out_1_234 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22409 = _T_22408 | _T_22154; // @[Mux.scala 27:72] - wire _T_21879 = bht_rd_addr_hashed_f == 8'hec; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_236; // @[Reg.scala 27:20] - wire [1:0] _T_22155 = _T_21879 ? bht_bank_rd_data_out_1_236 : 2'h0; // @[Mux.scala 27:72] + wire _T_21878 = bht_rd_addr_f == 8'heb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_235; // @[Reg.scala 27:20] + wire [1:0] _T_22155 = _T_21878 ? bht_bank_rd_data_out_1_235 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22410 = _T_22409 | _T_22155; // @[Mux.scala 27:72] - wire _T_21881 = bht_rd_addr_hashed_f == 8'hed; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_237; // @[Reg.scala 27:20] - wire [1:0] _T_22156 = _T_21881 ? bht_bank_rd_data_out_1_237 : 2'h0; // @[Mux.scala 27:72] + wire _T_21880 = bht_rd_addr_f == 8'hec; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_236; // @[Reg.scala 27:20] + wire [1:0] _T_22156 = _T_21880 ? bht_bank_rd_data_out_1_236 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22411 = _T_22410 | _T_22156; // @[Mux.scala 27:72] - wire _T_21883 = bht_rd_addr_hashed_f == 8'hee; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_238; // @[Reg.scala 27:20] - wire [1:0] _T_22157 = _T_21883 ? bht_bank_rd_data_out_1_238 : 2'h0; // @[Mux.scala 27:72] + wire _T_21882 = bht_rd_addr_f == 8'hed; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_237; // @[Reg.scala 27:20] + wire [1:0] _T_22157 = _T_21882 ? bht_bank_rd_data_out_1_237 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22412 = _T_22411 | _T_22157; // @[Mux.scala 27:72] - wire _T_21885 = bht_rd_addr_hashed_f == 8'hef; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_239; // @[Reg.scala 27:20] - wire [1:0] _T_22158 = _T_21885 ? bht_bank_rd_data_out_1_239 : 2'h0; // @[Mux.scala 27:72] + wire _T_21884 = bht_rd_addr_f == 8'hee; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_238; // @[Reg.scala 27:20] + wire [1:0] _T_22158 = _T_21884 ? bht_bank_rd_data_out_1_238 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22413 = _T_22412 | _T_22158; // @[Mux.scala 27:72] - wire _T_21887 = bht_rd_addr_hashed_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_240; // @[Reg.scala 27:20] - wire [1:0] _T_22159 = _T_21887 ? bht_bank_rd_data_out_1_240 : 2'h0; // @[Mux.scala 27:72] + wire _T_21886 = bht_rd_addr_f == 8'hef; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_239; // @[Reg.scala 27:20] + wire [1:0] _T_22159 = _T_21886 ? bht_bank_rd_data_out_1_239 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22414 = _T_22413 | _T_22159; // @[Mux.scala 27:72] - wire _T_21889 = bht_rd_addr_hashed_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_241; // @[Reg.scala 27:20] - wire [1:0] _T_22160 = _T_21889 ? bht_bank_rd_data_out_1_241 : 2'h0; // @[Mux.scala 27:72] + wire _T_21888 = bht_rd_addr_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_240; // @[Reg.scala 27:20] + wire [1:0] _T_22160 = _T_21888 ? bht_bank_rd_data_out_1_240 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22415 = _T_22414 | _T_22160; // @[Mux.scala 27:72] - wire _T_21891 = bht_rd_addr_hashed_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_242; // @[Reg.scala 27:20] - wire [1:0] _T_22161 = _T_21891 ? bht_bank_rd_data_out_1_242 : 2'h0; // @[Mux.scala 27:72] + wire _T_21890 = bht_rd_addr_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_241; // @[Reg.scala 27:20] + wire [1:0] _T_22161 = _T_21890 ? bht_bank_rd_data_out_1_241 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22416 = _T_22415 | _T_22161; // @[Mux.scala 27:72] - wire _T_21893 = bht_rd_addr_hashed_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_243; // @[Reg.scala 27:20] - wire [1:0] _T_22162 = _T_21893 ? bht_bank_rd_data_out_1_243 : 2'h0; // @[Mux.scala 27:72] + wire _T_21892 = bht_rd_addr_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_242; // @[Reg.scala 27:20] + wire [1:0] _T_22162 = _T_21892 ? bht_bank_rd_data_out_1_242 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22417 = _T_22416 | _T_22162; // @[Mux.scala 27:72] - wire _T_21895 = bht_rd_addr_hashed_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_244; // @[Reg.scala 27:20] - wire [1:0] _T_22163 = _T_21895 ? bht_bank_rd_data_out_1_244 : 2'h0; // @[Mux.scala 27:72] + wire _T_21894 = bht_rd_addr_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_243; // @[Reg.scala 27:20] + wire [1:0] _T_22163 = _T_21894 ? bht_bank_rd_data_out_1_243 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22418 = _T_22417 | _T_22163; // @[Mux.scala 27:72] - wire _T_21897 = bht_rd_addr_hashed_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_245; // @[Reg.scala 27:20] - wire [1:0] _T_22164 = _T_21897 ? bht_bank_rd_data_out_1_245 : 2'h0; // @[Mux.scala 27:72] + wire _T_21896 = bht_rd_addr_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_244; // @[Reg.scala 27:20] + wire [1:0] _T_22164 = _T_21896 ? bht_bank_rd_data_out_1_244 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22419 = _T_22418 | _T_22164; // @[Mux.scala 27:72] - wire _T_21899 = bht_rd_addr_hashed_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_246; // @[Reg.scala 27:20] - wire [1:0] _T_22165 = _T_21899 ? bht_bank_rd_data_out_1_246 : 2'h0; // @[Mux.scala 27:72] + wire _T_21898 = bht_rd_addr_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_245; // @[Reg.scala 27:20] + wire [1:0] _T_22165 = _T_21898 ? bht_bank_rd_data_out_1_245 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22420 = _T_22419 | _T_22165; // @[Mux.scala 27:72] - wire _T_21901 = bht_rd_addr_hashed_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_247; // @[Reg.scala 27:20] - wire [1:0] _T_22166 = _T_21901 ? bht_bank_rd_data_out_1_247 : 2'h0; // @[Mux.scala 27:72] + wire _T_21900 = bht_rd_addr_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_246; // @[Reg.scala 27:20] + wire [1:0] _T_22166 = _T_21900 ? bht_bank_rd_data_out_1_246 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22421 = _T_22420 | _T_22166; // @[Mux.scala 27:72] - wire _T_21903 = bht_rd_addr_hashed_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_248; // @[Reg.scala 27:20] - wire [1:0] _T_22167 = _T_21903 ? bht_bank_rd_data_out_1_248 : 2'h0; // @[Mux.scala 27:72] + wire _T_21902 = bht_rd_addr_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_247; // @[Reg.scala 27:20] + wire [1:0] _T_22167 = _T_21902 ? bht_bank_rd_data_out_1_247 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22422 = _T_22421 | _T_22167; // @[Mux.scala 27:72] - wire _T_21905 = bht_rd_addr_hashed_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_249; // @[Reg.scala 27:20] - wire [1:0] _T_22168 = _T_21905 ? bht_bank_rd_data_out_1_249 : 2'h0; // @[Mux.scala 27:72] + wire _T_21904 = bht_rd_addr_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_248; // @[Reg.scala 27:20] + wire [1:0] _T_22168 = _T_21904 ? bht_bank_rd_data_out_1_248 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22423 = _T_22422 | _T_22168; // @[Mux.scala 27:72] - wire _T_21907 = bht_rd_addr_hashed_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_250; // @[Reg.scala 27:20] - wire [1:0] _T_22169 = _T_21907 ? bht_bank_rd_data_out_1_250 : 2'h0; // @[Mux.scala 27:72] + wire _T_21906 = bht_rd_addr_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_249; // @[Reg.scala 27:20] + wire [1:0] _T_22169 = _T_21906 ? bht_bank_rd_data_out_1_249 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22424 = _T_22423 | _T_22169; // @[Mux.scala 27:72] - wire _T_21909 = bht_rd_addr_hashed_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_251; // @[Reg.scala 27:20] - wire [1:0] _T_22170 = _T_21909 ? bht_bank_rd_data_out_1_251 : 2'h0; // @[Mux.scala 27:72] + wire _T_21908 = bht_rd_addr_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_250; // @[Reg.scala 27:20] + wire [1:0] _T_22170 = _T_21908 ? bht_bank_rd_data_out_1_250 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22425 = _T_22424 | _T_22170; // @[Mux.scala 27:72] - wire _T_21911 = bht_rd_addr_hashed_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_252; // @[Reg.scala 27:20] - wire [1:0] _T_22171 = _T_21911 ? bht_bank_rd_data_out_1_252 : 2'h0; // @[Mux.scala 27:72] + wire _T_21910 = bht_rd_addr_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_251; // @[Reg.scala 27:20] + wire [1:0] _T_22171 = _T_21910 ? bht_bank_rd_data_out_1_251 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22426 = _T_22425 | _T_22171; // @[Mux.scala 27:72] - wire _T_21913 = bht_rd_addr_hashed_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_253; // @[Reg.scala 27:20] - wire [1:0] _T_22172 = _T_21913 ? bht_bank_rd_data_out_1_253 : 2'h0; // @[Mux.scala 27:72] + wire _T_21912 = bht_rd_addr_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_252; // @[Reg.scala 27:20] + wire [1:0] _T_22172 = _T_21912 ? bht_bank_rd_data_out_1_252 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22427 = _T_22426 | _T_22172; // @[Mux.scala 27:72] - wire _T_21915 = bht_rd_addr_hashed_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 467:79] - reg [1:0] bht_bank_rd_data_out_1_254; // @[Reg.scala 27:20] - wire [1:0] _T_22173 = _T_21915 ? bht_bank_rd_data_out_1_254 : 2'h0; // @[Mux.scala 27:72] + wire _T_21914 = bht_rd_addr_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_253; // @[Reg.scala 27:20] + wire [1:0] _T_22173 = _T_21914 ? bht_bank_rd_data_out_1_253 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_22428 = _T_22427 | _T_22173; // @[Mux.scala 27:72] - wire _T_21917 = bht_rd_addr_hashed_f == 8'hff; // @[el2_ifu_bp_ctl.scala 467:79] + wire _T_21916 = bht_rd_addr_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 472:79] + reg [1:0] bht_bank_rd_data_out_1_254; // @[Reg.scala 27:20] + wire [1:0] _T_22174 = _T_21916 ? bht_bank_rd_data_out_1_254 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_22429 = _T_22428 | _T_22174; // @[Mux.scala 27:72] + wire _T_21918 = bht_rd_addr_f == 8'hff; // @[el2_ifu_bp_ctl.scala 472:79] reg [1:0] bht_bank_rd_data_out_1_255; // @[Reg.scala 27:20] - wire [1:0] _T_22174 = _T_21917 ? bht_bank_rd_data_out_1_255 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank1_rd_data_f = _T_22428 | _T_22174; // @[Mux.scala 27:72] - wire [1:0] _T_259 = _T_143 ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [9:0] _T_572 = {btb_rd_addr_p1_f,2'h0}; // @[Cat.scala 29:58] - wire [7:0] bht_rd_addr_hashed_p1_f = _T_572[9:2] ^ fghr; // @[el2_lib.scala 196:35] - wire _T_22431 = bht_rd_addr_hashed_p1_f == 8'h0; // @[el2_ifu_bp_ctl.scala 468:85] + wire [1:0] _T_22175 = _T_21918 ? bht_bank_rd_data_out_1_255 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank1_rd_data_f = _T_22429 | _T_22175; // @[Mux.scala 27:72] + wire [1:0] _T_260 = _T_144 ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [9:0] _T_573 = {btb_rd_addr_p1_f,2'h0}; // @[Cat.scala 29:58] + wire [7:0] bht_rd_addr_hashed_p1_f = _T_573[9:2] ^ fghr; // @[el2_lib.scala 196:35] + wire _T_22432 = bht_rd_addr_hashed_p1_f == 8'h0; // @[el2_ifu_bp_ctl.scala 473:85] reg [1:0] bht_bank_rd_data_out_0_0; // @[Reg.scala 27:20] - wire [1:0] _T_22943 = _T_22431 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] - wire _T_22433 = bht_rd_addr_hashed_p1_f == 8'h1; // @[el2_ifu_bp_ctl.scala 468:85] + wire [1:0] _T_22944 = _T_22432 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] + wire _T_22434 = bht_rd_addr_hashed_p1_f == 8'h1; // @[el2_ifu_bp_ctl.scala 473:85] reg [1:0] bht_bank_rd_data_out_0_1; // @[Reg.scala 27:20] - wire [1:0] _T_22944 = _T_22433 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_23199 = _T_22943 | _T_22944; // @[Mux.scala 27:72] - wire _T_22435 = bht_rd_addr_hashed_p1_f == 8'h2; // @[el2_ifu_bp_ctl.scala 468:85] + wire [1:0] _T_22945 = _T_22434 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_23200 = _T_22944 | _T_22945; // @[Mux.scala 27:72] + wire _T_22436 = bht_rd_addr_hashed_p1_f == 8'h2; // @[el2_ifu_bp_ctl.scala 473:85] reg [1:0] bht_bank_rd_data_out_0_2; // @[Reg.scala 27:20] - wire [1:0] _T_22945 = _T_22435 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_23200 = _T_23199 | _T_22945; // @[Mux.scala 27:72] - wire _T_22437 = bht_rd_addr_hashed_p1_f == 8'h3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_3; // @[Reg.scala 27:20] - wire [1:0] _T_22946 = _T_22437 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_22946 = _T_22436 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23201 = _T_23200 | _T_22946; // @[Mux.scala 27:72] - wire _T_22439 = bht_rd_addr_hashed_p1_f == 8'h4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_4; // @[Reg.scala 27:20] - wire [1:0] _T_22947 = _T_22439 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] + wire _T_22438 = bht_rd_addr_hashed_p1_f == 8'h3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_3; // @[Reg.scala 27:20] + wire [1:0] _T_22947 = _T_22438 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23202 = _T_23201 | _T_22947; // @[Mux.scala 27:72] - wire _T_22441 = bht_rd_addr_hashed_p1_f == 8'h5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_5; // @[Reg.scala 27:20] - wire [1:0] _T_22948 = _T_22441 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] + wire _T_22440 = bht_rd_addr_hashed_p1_f == 8'h4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_4; // @[Reg.scala 27:20] + wire [1:0] _T_22948 = _T_22440 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23203 = _T_23202 | _T_22948; // @[Mux.scala 27:72] - wire _T_22443 = bht_rd_addr_hashed_p1_f == 8'h6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_6; // @[Reg.scala 27:20] - wire [1:0] _T_22949 = _T_22443 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] + wire _T_22442 = bht_rd_addr_hashed_p1_f == 8'h5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_5; // @[Reg.scala 27:20] + wire [1:0] _T_22949 = _T_22442 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23204 = _T_23203 | _T_22949; // @[Mux.scala 27:72] - wire _T_22445 = bht_rd_addr_hashed_p1_f == 8'h7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_7; // @[Reg.scala 27:20] - wire [1:0] _T_22950 = _T_22445 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] + wire _T_22444 = bht_rd_addr_hashed_p1_f == 8'h6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_6; // @[Reg.scala 27:20] + wire [1:0] _T_22950 = _T_22444 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23205 = _T_23204 | _T_22950; // @[Mux.scala 27:72] - wire _T_22447 = bht_rd_addr_hashed_p1_f == 8'h8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_8; // @[Reg.scala 27:20] - wire [1:0] _T_22951 = _T_22447 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] + wire _T_22446 = bht_rd_addr_hashed_p1_f == 8'h7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_7; // @[Reg.scala 27:20] + wire [1:0] _T_22951 = _T_22446 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23206 = _T_23205 | _T_22951; // @[Mux.scala 27:72] - wire _T_22449 = bht_rd_addr_hashed_p1_f == 8'h9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_9; // @[Reg.scala 27:20] - wire [1:0] _T_22952 = _T_22449 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] + wire _T_22448 = bht_rd_addr_hashed_p1_f == 8'h8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_8; // @[Reg.scala 27:20] + wire [1:0] _T_22952 = _T_22448 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23207 = _T_23206 | _T_22952; // @[Mux.scala 27:72] - wire _T_22451 = bht_rd_addr_hashed_p1_f == 8'ha; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_10; // @[Reg.scala 27:20] - wire [1:0] _T_22953 = _T_22451 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] + wire _T_22450 = bht_rd_addr_hashed_p1_f == 8'h9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_9; // @[Reg.scala 27:20] + wire [1:0] _T_22953 = _T_22450 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23208 = _T_23207 | _T_22953; // @[Mux.scala 27:72] - wire _T_22453 = bht_rd_addr_hashed_p1_f == 8'hb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_11; // @[Reg.scala 27:20] - wire [1:0] _T_22954 = _T_22453 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] + wire _T_22452 = bht_rd_addr_hashed_p1_f == 8'ha; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_10; // @[Reg.scala 27:20] + wire [1:0] _T_22954 = _T_22452 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23209 = _T_23208 | _T_22954; // @[Mux.scala 27:72] - wire _T_22455 = bht_rd_addr_hashed_p1_f == 8'hc; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_12; // @[Reg.scala 27:20] - wire [1:0] _T_22955 = _T_22455 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] + wire _T_22454 = bht_rd_addr_hashed_p1_f == 8'hb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_11; // @[Reg.scala 27:20] + wire [1:0] _T_22955 = _T_22454 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23210 = _T_23209 | _T_22955; // @[Mux.scala 27:72] - wire _T_22457 = bht_rd_addr_hashed_p1_f == 8'hd; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_13; // @[Reg.scala 27:20] - wire [1:0] _T_22956 = _T_22457 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] + wire _T_22456 = bht_rd_addr_hashed_p1_f == 8'hc; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_12; // @[Reg.scala 27:20] + wire [1:0] _T_22956 = _T_22456 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23211 = _T_23210 | _T_22956; // @[Mux.scala 27:72] - wire _T_22459 = bht_rd_addr_hashed_p1_f == 8'he; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_14; // @[Reg.scala 27:20] - wire [1:0] _T_22957 = _T_22459 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] + wire _T_22458 = bht_rd_addr_hashed_p1_f == 8'hd; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_13; // @[Reg.scala 27:20] + wire [1:0] _T_22957 = _T_22458 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23212 = _T_23211 | _T_22957; // @[Mux.scala 27:72] - wire _T_22461 = bht_rd_addr_hashed_p1_f == 8'hf; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_15; // @[Reg.scala 27:20] - wire [1:0] _T_22958 = _T_22461 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] + wire _T_22460 = bht_rd_addr_hashed_p1_f == 8'he; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_14; // @[Reg.scala 27:20] + wire [1:0] _T_22958 = _T_22460 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23213 = _T_23212 | _T_22958; // @[Mux.scala 27:72] - wire _T_22463 = bht_rd_addr_hashed_p1_f == 8'h10; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_16; // @[Reg.scala 27:20] - wire [1:0] _T_22959 = _T_22463 ? bht_bank_rd_data_out_0_16 : 2'h0; // @[Mux.scala 27:72] + wire _T_22462 = bht_rd_addr_hashed_p1_f == 8'hf; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_15; // @[Reg.scala 27:20] + wire [1:0] _T_22959 = _T_22462 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23214 = _T_23213 | _T_22959; // @[Mux.scala 27:72] - wire _T_22465 = bht_rd_addr_hashed_p1_f == 8'h11; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_17; // @[Reg.scala 27:20] - wire [1:0] _T_22960 = _T_22465 ? bht_bank_rd_data_out_0_17 : 2'h0; // @[Mux.scala 27:72] + wire _T_22464 = bht_rd_addr_hashed_p1_f == 8'h10; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_16; // @[Reg.scala 27:20] + wire [1:0] _T_22960 = _T_22464 ? bht_bank_rd_data_out_0_16 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23215 = _T_23214 | _T_22960; // @[Mux.scala 27:72] - wire _T_22467 = bht_rd_addr_hashed_p1_f == 8'h12; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_18; // @[Reg.scala 27:20] - wire [1:0] _T_22961 = _T_22467 ? bht_bank_rd_data_out_0_18 : 2'h0; // @[Mux.scala 27:72] + wire _T_22466 = bht_rd_addr_hashed_p1_f == 8'h11; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_17; // @[Reg.scala 27:20] + wire [1:0] _T_22961 = _T_22466 ? bht_bank_rd_data_out_0_17 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23216 = _T_23215 | _T_22961; // @[Mux.scala 27:72] - wire _T_22469 = bht_rd_addr_hashed_p1_f == 8'h13; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_19; // @[Reg.scala 27:20] - wire [1:0] _T_22962 = _T_22469 ? bht_bank_rd_data_out_0_19 : 2'h0; // @[Mux.scala 27:72] + wire _T_22468 = bht_rd_addr_hashed_p1_f == 8'h12; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_18; // @[Reg.scala 27:20] + wire [1:0] _T_22962 = _T_22468 ? bht_bank_rd_data_out_0_18 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23217 = _T_23216 | _T_22962; // @[Mux.scala 27:72] - wire _T_22471 = bht_rd_addr_hashed_p1_f == 8'h14; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_20; // @[Reg.scala 27:20] - wire [1:0] _T_22963 = _T_22471 ? bht_bank_rd_data_out_0_20 : 2'h0; // @[Mux.scala 27:72] + wire _T_22470 = bht_rd_addr_hashed_p1_f == 8'h13; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_19; // @[Reg.scala 27:20] + wire [1:0] _T_22963 = _T_22470 ? bht_bank_rd_data_out_0_19 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23218 = _T_23217 | _T_22963; // @[Mux.scala 27:72] - wire _T_22473 = bht_rd_addr_hashed_p1_f == 8'h15; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_21; // @[Reg.scala 27:20] - wire [1:0] _T_22964 = _T_22473 ? bht_bank_rd_data_out_0_21 : 2'h0; // @[Mux.scala 27:72] + wire _T_22472 = bht_rd_addr_hashed_p1_f == 8'h14; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_20; // @[Reg.scala 27:20] + wire [1:0] _T_22964 = _T_22472 ? bht_bank_rd_data_out_0_20 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23219 = _T_23218 | _T_22964; // @[Mux.scala 27:72] - wire _T_22475 = bht_rd_addr_hashed_p1_f == 8'h16; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_22; // @[Reg.scala 27:20] - wire [1:0] _T_22965 = _T_22475 ? bht_bank_rd_data_out_0_22 : 2'h0; // @[Mux.scala 27:72] + wire _T_22474 = bht_rd_addr_hashed_p1_f == 8'h15; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_21; // @[Reg.scala 27:20] + wire [1:0] _T_22965 = _T_22474 ? bht_bank_rd_data_out_0_21 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23220 = _T_23219 | _T_22965; // @[Mux.scala 27:72] - wire _T_22477 = bht_rd_addr_hashed_p1_f == 8'h17; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_23; // @[Reg.scala 27:20] - wire [1:0] _T_22966 = _T_22477 ? bht_bank_rd_data_out_0_23 : 2'h0; // @[Mux.scala 27:72] + wire _T_22476 = bht_rd_addr_hashed_p1_f == 8'h16; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_22; // @[Reg.scala 27:20] + wire [1:0] _T_22966 = _T_22476 ? bht_bank_rd_data_out_0_22 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23221 = _T_23220 | _T_22966; // @[Mux.scala 27:72] - wire _T_22479 = bht_rd_addr_hashed_p1_f == 8'h18; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_24; // @[Reg.scala 27:20] - wire [1:0] _T_22967 = _T_22479 ? bht_bank_rd_data_out_0_24 : 2'h0; // @[Mux.scala 27:72] + wire _T_22478 = bht_rd_addr_hashed_p1_f == 8'h17; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_23; // @[Reg.scala 27:20] + wire [1:0] _T_22967 = _T_22478 ? bht_bank_rd_data_out_0_23 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23222 = _T_23221 | _T_22967; // @[Mux.scala 27:72] - wire _T_22481 = bht_rd_addr_hashed_p1_f == 8'h19; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_25; // @[Reg.scala 27:20] - wire [1:0] _T_22968 = _T_22481 ? bht_bank_rd_data_out_0_25 : 2'h0; // @[Mux.scala 27:72] + wire _T_22480 = bht_rd_addr_hashed_p1_f == 8'h18; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_24; // @[Reg.scala 27:20] + wire [1:0] _T_22968 = _T_22480 ? bht_bank_rd_data_out_0_24 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23223 = _T_23222 | _T_22968; // @[Mux.scala 27:72] - wire _T_22483 = bht_rd_addr_hashed_p1_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_26; // @[Reg.scala 27:20] - wire [1:0] _T_22969 = _T_22483 ? bht_bank_rd_data_out_0_26 : 2'h0; // @[Mux.scala 27:72] + wire _T_22482 = bht_rd_addr_hashed_p1_f == 8'h19; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_25; // @[Reg.scala 27:20] + wire [1:0] _T_22969 = _T_22482 ? bht_bank_rd_data_out_0_25 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23224 = _T_23223 | _T_22969; // @[Mux.scala 27:72] - wire _T_22485 = bht_rd_addr_hashed_p1_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_27; // @[Reg.scala 27:20] - wire [1:0] _T_22970 = _T_22485 ? bht_bank_rd_data_out_0_27 : 2'h0; // @[Mux.scala 27:72] + wire _T_22484 = bht_rd_addr_hashed_p1_f == 8'h1a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_26; // @[Reg.scala 27:20] + wire [1:0] _T_22970 = _T_22484 ? bht_bank_rd_data_out_0_26 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23225 = _T_23224 | _T_22970; // @[Mux.scala 27:72] - wire _T_22487 = bht_rd_addr_hashed_p1_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_28; // @[Reg.scala 27:20] - wire [1:0] _T_22971 = _T_22487 ? bht_bank_rd_data_out_0_28 : 2'h0; // @[Mux.scala 27:72] + wire _T_22486 = bht_rd_addr_hashed_p1_f == 8'h1b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_27; // @[Reg.scala 27:20] + wire [1:0] _T_22971 = _T_22486 ? bht_bank_rd_data_out_0_27 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23226 = _T_23225 | _T_22971; // @[Mux.scala 27:72] - wire _T_22489 = bht_rd_addr_hashed_p1_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_29; // @[Reg.scala 27:20] - wire [1:0] _T_22972 = _T_22489 ? bht_bank_rd_data_out_0_29 : 2'h0; // @[Mux.scala 27:72] + wire _T_22488 = bht_rd_addr_hashed_p1_f == 8'h1c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_28; // @[Reg.scala 27:20] + wire [1:0] _T_22972 = _T_22488 ? bht_bank_rd_data_out_0_28 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23227 = _T_23226 | _T_22972; // @[Mux.scala 27:72] - wire _T_22491 = bht_rd_addr_hashed_p1_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_30; // @[Reg.scala 27:20] - wire [1:0] _T_22973 = _T_22491 ? bht_bank_rd_data_out_0_30 : 2'h0; // @[Mux.scala 27:72] + wire _T_22490 = bht_rd_addr_hashed_p1_f == 8'h1d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_29; // @[Reg.scala 27:20] + wire [1:0] _T_22973 = _T_22490 ? bht_bank_rd_data_out_0_29 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23228 = _T_23227 | _T_22973; // @[Mux.scala 27:72] - wire _T_22493 = bht_rd_addr_hashed_p1_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_31; // @[Reg.scala 27:20] - wire [1:0] _T_22974 = _T_22493 ? bht_bank_rd_data_out_0_31 : 2'h0; // @[Mux.scala 27:72] + wire _T_22492 = bht_rd_addr_hashed_p1_f == 8'h1e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_30; // @[Reg.scala 27:20] + wire [1:0] _T_22974 = _T_22492 ? bht_bank_rd_data_out_0_30 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23229 = _T_23228 | _T_22974; // @[Mux.scala 27:72] - wire _T_22495 = bht_rd_addr_hashed_p1_f == 8'h20; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_32; // @[Reg.scala 27:20] - wire [1:0] _T_22975 = _T_22495 ? bht_bank_rd_data_out_0_32 : 2'h0; // @[Mux.scala 27:72] + wire _T_22494 = bht_rd_addr_hashed_p1_f == 8'h1f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_31; // @[Reg.scala 27:20] + wire [1:0] _T_22975 = _T_22494 ? bht_bank_rd_data_out_0_31 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23230 = _T_23229 | _T_22975; // @[Mux.scala 27:72] - wire _T_22497 = bht_rd_addr_hashed_p1_f == 8'h21; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_33; // @[Reg.scala 27:20] - wire [1:0] _T_22976 = _T_22497 ? bht_bank_rd_data_out_0_33 : 2'h0; // @[Mux.scala 27:72] + wire _T_22496 = bht_rd_addr_hashed_p1_f == 8'h20; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_32; // @[Reg.scala 27:20] + wire [1:0] _T_22976 = _T_22496 ? bht_bank_rd_data_out_0_32 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23231 = _T_23230 | _T_22976; // @[Mux.scala 27:72] - wire _T_22499 = bht_rd_addr_hashed_p1_f == 8'h22; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_34; // @[Reg.scala 27:20] - wire [1:0] _T_22977 = _T_22499 ? bht_bank_rd_data_out_0_34 : 2'h0; // @[Mux.scala 27:72] + wire _T_22498 = bht_rd_addr_hashed_p1_f == 8'h21; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_33; // @[Reg.scala 27:20] + wire [1:0] _T_22977 = _T_22498 ? bht_bank_rd_data_out_0_33 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23232 = _T_23231 | _T_22977; // @[Mux.scala 27:72] - wire _T_22501 = bht_rd_addr_hashed_p1_f == 8'h23; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_35; // @[Reg.scala 27:20] - wire [1:0] _T_22978 = _T_22501 ? bht_bank_rd_data_out_0_35 : 2'h0; // @[Mux.scala 27:72] + wire _T_22500 = bht_rd_addr_hashed_p1_f == 8'h22; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_34; // @[Reg.scala 27:20] + wire [1:0] _T_22978 = _T_22500 ? bht_bank_rd_data_out_0_34 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23233 = _T_23232 | _T_22978; // @[Mux.scala 27:72] - wire _T_22503 = bht_rd_addr_hashed_p1_f == 8'h24; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_36; // @[Reg.scala 27:20] - wire [1:0] _T_22979 = _T_22503 ? bht_bank_rd_data_out_0_36 : 2'h0; // @[Mux.scala 27:72] + wire _T_22502 = bht_rd_addr_hashed_p1_f == 8'h23; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_35; // @[Reg.scala 27:20] + wire [1:0] _T_22979 = _T_22502 ? bht_bank_rd_data_out_0_35 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23234 = _T_23233 | _T_22979; // @[Mux.scala 27:72] - wire _T_22505 = bht_rd_addr_hashed_p1_f == 8'h25; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_37; // @[Reg.scala 27:20] - wire [1:0] _T_22980 = _T_22505 ? bht_bank_rd_data_out_0_37 : 2'h0; // @[Mux.scala 27:72] + wire _T_22504 = bht_rd_addr_hashed_p1_f == 8'h24; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_36; // @[Reg.scala 27:20] + wire [1:0] _T_22980 = _T_22504 ? bht_bank_rd_data_out_0_36 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23235 = _T_23234 | _T_22980; // @[Mux.scala 27:72] - wire _T_22507 = bht_rd_addr_hashed_p1_f == 8'h26; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_38; // @[Reg.scala 27:20] - wire [1:0] _T_22981 = _T_22507 ? bht_bank_rd_data_out_0_38 : 2'h0; // @[Mux.scala 27:72] + wire _T_22506 = bht_rd_addr_hashed_p1_f == 8'h25; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_37; // @[Reg.scala 27:20] + wire [1:0] _T_22981 = _T_22506 ? bht_bank_rd_data_out_0_37 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23236 = _T_23235 | _T_22981; // @[Mux.scala 27:72] - wire _T_22509 = bht_rd_addr_hashed_p1_f == 8'h27; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_39; // @[Reg.scala 27:20] - wire [1:0] _T_22982 = _T_22509 ? bht_bank_rd_data_out_0_39 : 2'h0; // @[Mux.scala 27:72] + wire _T_22508 = bht_rd_addr_hashed_p1_f == 8'h26; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_38; // @[Reg.scala 27:20] + wire [1:0] _T_22982 = _T_22508 ? bht_bank_rd_data_out_0_38 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23237 = _T_23236 | _T_22982; // @[Mux.scala 27:72] - wire _T_22511 = bht_rd_addr_hashed_p1_f == 8'h28; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_40; // @[Reg.scala 27:20] - wire [1:0] _T_22983 = _T_22511 ? bht_bank_rd_data_out_0_40 : 2'h0; // @[Mux.scala 27:72] + wire _T_22510 = bht_rd_addr_hashed_p1_f == 8'h27; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_39; // @[Reg.scala 27:20] + wire [1:0] _T_22983 = _T_22510 ? bht_bank_rd_data_out_0_39 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23238 = _T_23237 | _T_22983; // @[Mux.scala 27:72] - wire _T_22513 = bht_rd_addr_hashed_p1_f == 8'h29; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_41; // @[Reg.scala 27:20] - wire [1:0] _T_22984 = _T_22513 ? bht_bank_rd_data_out_0_41 : 2'h0; // @[Mux.scala 27:72] + wire _T_22512 = bht_rd_addr_hashed_p1_f == 8'h28; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_40; // @[Reg.scala 27:20] + wire [1:0] _T_22984 = _T_22512 ? bht_bank_rd_data_out_0_40 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23239 = _T_23238 | _T_22984; // @[Mux.scala 27:72] - wire _T_22515 = bht_rd_addr_hashed_p1_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_42; // @[Reg.scala 27:20] - wire [1:0] _T_22985 = _T_22515 ? bht_bank_rd_data_out_0_42 : 2'h0; // @[Mux.scala 27:72] + wire _T_22514 = bht_rd_addr_hashed_p1_f == 8'h29; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_41; // @[Reg.scala 27:20] + wire [1:0] _T_22985 = _T_22514 ? bht_bank_rd_data_out_0_41 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23240 = _T_23239 | _T_22985; // @[Mux.scala 27:72] - wire _T_22517 = bht_rd_addr_hashed_p1_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_43; // @[Reg.scala 27:20] - wire [1:0] _T_22986 = _T_22517 ? bht_bank_rd_data_out_0_43 : 2'h0; // @[Mux.scala 27:72] + wire _T_22516 = bht_rd_addr_hashed_p1_f == 8'h2a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_42; // @[Reg.scala 27:20] + wire [1:0] _T_22986 = _T_22516 ? bht_bank_rd_data_out_0_42 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23241 = _T_23240 | _T_22986; // @[Mux.scala 27:72] - wire _T_22519 = bht_rd_addr_hashed_p1_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_44; // @[Reg.scala 27:20] - wire [1:0] _T_22987 = _T_22519 ? bht_bank_rd_data_out_0_44 : 2'h0; // @[Mux.scala 27:72] + wire _T_22518 = bht_rd_addr_hashed_p1_f == 8'h2b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_43; // @[Reg.scala 27:20] + wire [1:0] _T_22987 = _T_22518 ? bht_bank_rd_data_out_0_43 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23242 = _T_23241 | _T_22987; // @[Mux.scala 27:72] - wire _T_22521 = bht_rd_addr_hashed_p1_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_45; // @[Reg.scala 27:20] - wire [1:0] _T_22988 = _T_22521 ? bht_bank_rd_data_out_0_45 : 2'h0; // @[Mux.scala 27:72] + wire _T_22520 = bht_rd_addr_hashed_p1_f == 8'h2c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_44; // @[Reg.scala 27:20] + wire [1:0] _T_22988 = _T_22520 ? bht_bank_rd_data_out_0_44 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23243 = _T_23242 | _T_22988; // @[Mux.scala 27:72] - wire _T_22523 = bht_rd_addr_hashed_p1_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_46; // @[Reg.scala 27:20] - wire [1:0] _T_22989 = _T_22523 ? bht_bank_rd_data_out_0_46 : 2'h0; // @[Mux.scala 27:72] + wire _T_22522 = bht_rd_addr_hashed_p1_f == 8'h2d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_45; // @[Reg.scala 27:20] + wire [1:0] _T_22989 = _T_22522 ? bht_bank_rd_data_out_0_45 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23244 = _T_23243 | _T_22989; // @[Mux.scala 27:72] - wire _T_22525 = bht_rd_addr_hashed_p1_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_47; // @[Reg.scala 27:20] - wire [1:0] _T_22990 = _T_22525 ? bht_bank_rd_data_out_0_47 : 2'h0; // @[Mux.scala 27:72] + wire _T_22524 = bht_rd_addr_hashed_p1_f == 8'h2e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_46; // @[Reg.scala 27:20] + wire [1:0] _T_22990 = _T_22524 ? bht_bank_rd_data_out_0_46 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23245 = _T_23244 | _T_22990; // @[Mux.scala 27:72] - wire _T_22527 = bht_rd_addr_hashed_p1_f == 8'h30; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_48; // @[Reg.scala 27:20] - wire [1:0] _T_22991 = _T_22527 ? bht_bank_rd_data_out_0_48 : 2'h0; // @[Mux.scala 27:72] + wire _T_22526 = bht_rd_addr_hashed_p1_f == 8'h2f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_47; // @[Reg.scala 27:20] + wire [1:0] _T_22991 = _T_22526 ? bht_bank_rd_data_out_0_47 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23246 = _T_23245 | _T_22991; // @[Mux.scala 27:72] - wire _T_22529 = bht_rd_addr_hashed_p1_f == 8'h31; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_49; // @[Reg.scala 27:20] - wire [1:0] _T_22992 = _T_22529 ? bht_bank_rd_data_out_0_49 : 2'h0; // @[Mux.scala 27:72] + wire _T_22528 = bht_rd_addr_hashed_p1_f == 8'h30; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_48; // @[Reg.scala 27:20] + wire [1:0] _T_22992 = _T_22528 ? bht_bank_rd_data_out_0_48 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23247 = _T_23246 | _T_22992; // @[Mux.scala 27:72] - wire _T_22531 = bht_rd_addr_hashed_p1_f == 8'h32; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_50; // @[Reg.scala 27:20] - wire [1:0] _T_22993 = _T_22531 ? bht_bank_rd_data_out_0_50 : 2'h0; // @[Mux.scala 27:72] + wire _T_22530 = bht_rd_addr_hashed_p1_f == 8'h31; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_49; // @[Reg.scala 27:20] + wire [1:0] _T_22993 = _T_22530 ? bht_bank_rd_data_out_0_49 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23248 = _T_23247 | _T_22993; // @[Mux.scala 27:72] - wire _T_22533 = bht_rd_addr_hashed_p1_f == 8'h33; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_51; // @[Reg.scala 27:20] - wire [1:0] _T_22994 = _T_22533 ? bht_bank_rd_data_out_0_51 : 2'h0; // @[Mux.scala 27:72] + wire _T_22532 = bht_rd_addr_hashed_p1_f == 8'h32; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_50; // @[Reg.scala 27:20] + wire [1:0] _T_22994 = _T_22532 ? bht_bank_rd_data_out_0_50 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23249 = _T_23248 | _T_22994; // @[Mux.scala 27:72] - wire _T_22535 = bht_rd_addr_hashed_p1_f == 8'h34; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_52; // @[Reg.scala 27:20] - wire [1:0] _T_22995 = _T_22535 ? bht_bank_rd_data_out_0_52 : 2'h0; // @[Mux.scala 27:72] + wire _T_22534 = bht_rd_addr_hashed_p1_f == 8'h33; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_51; // @[Reg.scala 27:20] + wire [1:0] _T_22995 = _T_22534 ? bht_bank_rd_data_out_0_51 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23250 = _T_23249 | _T_22995; // @[Mux.scala 27:72] - wire _T_22537 = bht_rd_addr_hashed_p1_f == 8'h35; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_53; // @[Reg.scala 27:20] - wire [1:0] _T_22996 = _T_22537 ? bht_bank_rd_data_out_0_53 : 2'h0; // @[Mux.scala 27:72] + wire _T_22536 = bht_rd_addr_hashed_p1_f == 8'h34; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_52; // @[Reg.scala 27:20] + wire [1:0] _T_22996 = _T_22536 ? bht_bank_rd_data_out_0_52 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23251 = _T_23250 | _T_22996; // @[Mux.scala 27:72] - wire _T_22539 = bht_rd_addr_hashed_p1_f == 8'h36; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_54; // @[Reg.scala 27:20] - wire [1:0] _T_22997 = _T_22539 ? bht_bank_rd_data_out_0_54 : 2'h0; // @[Mux.scala 27:72] + wire _T_22538 = bht_rd_addr_hashed_p1_f == 8'h35; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_53; // @[Reg.scala 27:20] + wire [1:0] _T_22997 = _T_22538 ? bht_bank_rd_data_out_0_53 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23252 = _T_23251 | _T_22997; // @[Mux.scala 27:72] - wire _T_22541 = bht_rd_addr_hashed_p1_f == 8'h37; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_55; // @[Reg.scala 27:20] - wire [1:0] _T_22998 = _T_22541 ? bht_bank_rd_data_out_0_55 : 2'h0; // @[Mux.scala 27:72] + wire _T_22540 = bht_rd_addr_hashed_p1_f == 8'h36; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_54; // @[Reg.scala 27:20] + wire [1:0] _T_22998 = _T_22540 ? bht_bank_rd_data_out_0_54 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23253 = _T_23252 | _T_22998; // @[Mux.scala 27:72] - wire _T_22543 = bht_rd_addr_hashed_p1_f == 8'h38; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_56; // @[Reg.scala 27:20] - wire [1:0] _T_22999 = _T_22543 ? bht_bank_rd_data_out_0_56 : 2'h0; // @[Mux.scala 27:72] + wire _T_22542 = bht_rd_addr_hashed_p1_f == 8'h37; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_55; // @[Reg.scala 27:20] + wire [1:0] _T_22999 = _T_22542 ? bht_bank_rd_data_out_0_55 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23254 = _T_23253 | _T_22999; // @[Mux.scala 27:72] - wire _T_22545 = bht_rd_addr_hashed_p1_f == 8'h39; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_57; // @[Reg.scala 27:20] - wire [1:0] _T_23000 = _T_22545 ? bht_bank_rd_data_out_0_57 : 2'h0; // @[Mux.scala 27:72] + wire _T_22544 = bht_rd_addr_hashed_p1_f == 8'h38; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_56; // @[Reg.scala 27:20] + wire [1:0] _T_23000 = _T_22544 ? bht_bank_rd_data_out_0_56 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23255 = _T_23254 | _T_23000; // @[Mux.scala 27:72] - wire _T_22547 = bht_rd_addr_hashed_p1_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_58; // @[Reg.scala 27:20] - wire [1:0] _T_23001 = _T_22547 ? bht_bank_rd_data_out_0_58 : 2'h0; // @[Mux.scala 27:72] + wire _T_22546 = bht_rd_addr_hashed_p1_f == 8'h39; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_57; // @[Reg.scala 27:20] + wire [1:0] _T_23001 = _T_22546 ? bht_bank_rd_data_out_0_57 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23256 = _T_23255 | _T_23001; // @[Mux.scala 27:72] - wire _T_22549 = bht_rd_addr_hashed_p1_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_59; // @[Reg.scala 27:20] - wire [1:0] _T_23002 = _T_22549 ? bht_bank_rd_data_out_0_59 : 2'h0; // @[Mux.scala 27:72] + wire _T_22548 = bht_rd_addr_hashed_p1_f == 8'h3a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_58; // @[Reg.scala 27:20] + wire [1:0] _T_23002 = _T_22548 ? bht_bank_rd_data_out_0_58 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23257 = _T_23256 | _T_23002; // @[Mux.scala 27:72] - wire _T_22551 = bht_rd_addr_hashed_p1_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_60; // @[Reg.scala 27:20] - wire [1:0] _T_23003 = _T_22551 ? bht_bank_rd_data_out_0_60 : 2'h0; // @[Mux.scala 27:72] + wire _T_22550 = bht_rd_addr_hashed_p1_f == 8'h3b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_59; // @[Reg.scala 27:20] + wire [1:0] _T_23003 = _T_22550 ? bht_bank_rd_data_out_0_59 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23258 = _T_23257 | _T_23003; // @[Mux.scala 27:72] - wire _T_22553 = bht_rd_addr_hashed_p1_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_61; // @[Reg.scala 27:20] - wire [1:0] _T_23004 = _T_22553 ? bht_bank_rd_data_out_0_61 : 2'h0; // @[Mux.scala 27:72] + wire _T_22552 = bht_rd_addr_hashed_p1_f == 8'h3c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_60; // @[Reg.scala 27:20] + wire [1:0] _T_23004 = _T_22552 ? bht_bank_rd_data_out_0_60 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23259 = _T_23258 | _T_23004; // @[Mux.scala 27:72] - wire _T_22555 = bht_rd_addr_hashed_p1_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_62; // @[Reg.scala 27:20] - wire [1:0] _T_23005 = _T_22555 ? bht_bank_rd_data_out_0_62 : 2'h0; // @[Mux.scala 27:72] + wire _T_22554 = bht_rd_addr_hashed_p1_f == 8'h3d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_61; // @[Reg.scala 27:20] + wire [1:0] _T_23005 = _T_22554 ? bht_bank_rd_data_out_0_61 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23260 = _T_23259 | _T_23005; // @[Mux.scala 27:72] - wire _T_22557 = bht_rd_addr_hashed_p1_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_63; // @[Reg.scala 27:20] - wire [1:0] _T_23006 = _T_22557 ? bht_bank_rd_data_out_0_63 : 2'h0; // @[Mux.scala 27:72] + wire _T_22556 = bht_rd_addr_hashed_p1_f == 8'h3e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_62; // @[Reg.scala 27:20] + wire [1:0] _T_23006 = _T_22556 ? bht_bank_rd_data_out_0_62 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23261 = _T_23260 | _T_23006; // @[Mux.scala 27:72] - wire _T_22559 = bht_rd_addr_hashed_p1_f == 8'h40; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_64; // @[Reg.scala 27:20] - wire [1:0] _T_23007 = _T_22559 ? bht_bank_rd_data_out_0_64 : 2'h0; // @[Mux.scala 27:72] + wire _T_22558 = bht_rd_addr_hashed_p1_f == 8'h3f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_63; // @[Reg.scala 27:20] + wire [1:0] _T_23007 = _T_22558 ? bht_bank_rd_data_out_0_63 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23262 = _T_23261 | _T_23007; // @[Mux.scala 27:72] - wire _T_22561 = bht_rd_addr_hashed_p1_f == 8'h41; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_65; // @[Reg.scala 27:20] - wire [1:0] _T_23008 = _T_22561 ? bht_bank_rd_data_out_0_65 : 2'h0; // @[Mux.scala 27:72] + wire _T_22560 = bht_rd_addr_hashed_p1_f == 8'h40; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_64; // @[Reg.scala 27:20] + wire [1:0] _T_23008 = _T_22560 ? bht_bank_rd_data_out_0_64 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23263 = _T_23262 | _T_23008; // @[Mux.scala 27:72] - wire _T_22563 = bht_rd_addr_hashed_p1_f == 8'h42; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_66; // @[Reg.scala 27:20] - wire [1:0] _T_23009 = _T_22563 ? bht_bank_rd_data_out_0_66 : 2'h0; // @[Mux.scala 27:72] + wire _T_22562 = bht_rd_addr_hashed_p1_f == 8'h41; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_65; // @[Reg.scala 27:20] + wire [1:0] _T_23009 = _T_22562 ? bht_bank_rd_data_out_0_65 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23264 = _T_23263 | _T_23009; // @[Mux.scala 27:72] - wire _T_22565 = bht_rd_addr_hashed_p1_f == 8'h43; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_67; // @[Reg.scala 27:20] - wire [1:0] _T_23010 = _T_22565 ? bht_bank_rd_data_out_0_67 : 2'h0; // @[Mux.scala 27:72] + wire _T_22564 = bht_rd_addr_hashed_p1_f == 8'h42; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_66; // @[Reg.scala 27:20] + wire [1:0] _T_23010 = _T_22564 ? bht_bank_rd_data_out_0_66 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23265 = _T_23264 | _T_23010; // @[Mux.scala 27:72] - wire _T_22567 = bht_rd_addr_hashed_p1_f == 8'h44; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_68; // @[Reg.scala 27:20] - wire [1:0] _T_23011 = _T_22567 ? bht_bank_rd_data_out_0_68 : 2'h0; // @[Mux.scala 27:72] + wire _T_22566 = bht_rd_addr_hashed_p1_f == 8'h43; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_67; // @[Reg.scala 27:20] + wire [1:0] _T_23011 = _T_22566 ? bht_bank_rd_data_out_0_67 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23266 = _T_23265 | _T_23011; // @[Mux.scala 27:72] - wire _T_22569 = bht_rd_addr_hashed_p1_f == 8'h45; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_69; // @[Reg.scala 27:20] - wire [1:0] _T_23012 = _T_22569 ? bht_bank_rd_data_out_0_69 : 2'h0; // @[Mux.scala 27:72] + wire _T_22568 = bht_rd_addr_hashed_p1_f == 8'h44; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_68; // @[Reg.scala 27:20] + wire [1:0] _T_23012 = _T_22568 ? bht_bank_rd_data_out_0_68 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23267 = _T_23266 | _T_23012; // @[Mux.scala 27:72] - wire _T_22571 = bht_rd_addr_hashed_p1_f == 8'h46; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_70; // @[Reg.scala 27:20] - wire [1:0] _T_23013 = _T_22571 ? bht_bank_rd_data_out_0_70 : 2'h0; // @[Mux.scala 27:72] + wire _T_22570 = bht_rd_addr_hashed_p1_f == 8'h45; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_69; // @[Reg.scala 27:20] + wire [1:0] _T_23013 = _T_22570 ? bht_bank_rd_data_out_0_69 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23268 = _T_23267 | _T_23013; // @[Mux.scala 27:72] - wire _T_22573 = bht_rd_addr_hashed_p1_f == 8'h47; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_71; // @[Reg.scala 27:20] - wire [1:0] _T_23014 = _T_22573 ? bht_bank_rd_data_out_0_71 : 2'h0; // @[Mux.scala 27:72] + wire _T_22572 = bht_rd_addr_hashed_p1_f == 8'h46; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_70; // @[Reg.scala 27:20] + wire [1:0] _T_23014 = _T_22572 ? bht_bank_rd_data_out_0_70 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23269 = _T_23268 | _T_23014; // @[Mux.scala 27:72] - wire _T_22575 = bht_rd_addr_hashed_p1_f == 8'h48; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_72; // @[Reg.scala 27:20] - wire [1:0] _T_23015 = _T_22575 ? bht_bank_rd_data_out_0_72 : 2'h0; // @[Mux.scala 27:72] + wire _T_22574 = bht_rd_addr_hashed_p1_f == 8'h47; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_71; // @[Reg.scala 27:20] + wire [1:0] _T_23015 = _T_22574 ? bht_bank_rd_data_out_0_71 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23270 = _T_23269 | _T_23015; // @[Mux.scala 27:72] - wire _T_22577 = bht_rd_addr_hashed_p1_f == 8'h49; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_73; // @[Reg.scala 27:20] - wire [1:0] _T_23016 = _T_22577 ? bht_bank_rd_data_out_0_73 : 2'h0; // @[Mux.scala 27:72] + wire _T_22576 = bht_rd_addr_hashed_p1_f == 8'h48; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_72; // @[Reg.scala 27:20] + wire [1:0] _T_23016 = _T_22576 ? bht_bank_rd_data_out_0_72 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23271 = _T_23270 | _T_23016; // @[Mux.scala 27:72] - wire _T_22579 = bht_rd_addr_hashed_p1_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_74; // @[Reg.scala 27:20] - wire [1:0] _T_23017 = _T_22579 ? bht_bank_rd_data_out_0_74 : 2'h0; // @[Mux.scala 27:72] + wire _T_22578 = bht_rd_addr_hashed_p1_f == 8'h49; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_73; // @[Reg.scala 27:20] + wire [1:0] _T_23017 = _T_22578 ? bht_bank_rd_data_out_0_73 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23272 = _T_23271 | _T_23017; // @[Mux.scala 27:72] - wire _T_22581 = bht_rd_addr_hashed_p1_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_75; // @[Reg.scala 27:20] - wire [1:0] _T_23018 = _T_22581 ? bht_bank_rd_data_out_0_75 : 2'h0; // @[Mux.scala 27:72] + wire _T_22580 = bht_rd_addr_hashed_p1_f == 8'h4a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_74; // @[Reg.scala 27:20] + wire [1:0] _T_23018 = _T_22580 ? bht_bank_rd_data_out_0_74 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23273 = _T_23272 | _T_23018; // @[Mux.scala 27:72] - wire _T_22583 = bht_rd_addr_hashed_p1_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_76; // @[Reg.scala 27:20] - wire [1:0] _T_23019 = _T_22583 ? bht_bank_rd_data_out_0_76 : 2'h0; // @[Mux.scala 27:72] + wire _T_22582 = bht_rd_addr_hashed_p1_f == 8'h4b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_75; // @[Reg.scala 27:20] + wire [1:0] _T_23019 = _T_22582 ? bht_bank_rd_data_out_0_75 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23274 = _T_23273 | _T_23019; // @[Mux.scala 27:72] - wire _T_22585 = bht_rd_addr_hashed_p1_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_77; // @[Reg.scala 27:20] - wire [1:0] _T_23020 = _T_22585 ? bht_bank_rd_data_out_0_77 : 2'h0; // @[Mux.scala 27:72] + wire _T_22584 = bht_rd_addr_hashed_p1_f == 8'h4c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_76; // @[Reg.scala 27:20] + wire [1:0] _T_23020 = _T_22584 ? bht_bank_rd_data_out_0_76 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23275 = _T_23274 | _T_23020; // @[Mux.scala 27:72] - wire _T_22587 = bht_rd_addr_hashed_p1_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_78; // @[Reg.scala 27:20] - wire [1:0] _T_23021 = _T_22587 ? bht_bank_rd_data_out_0_78 : 2'h0; // @[Mux.scala 27:72] + wire _T_22586 = bht_rd_addr_hashed_p1_f == 8'h4d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_77; // @[Reg.scala 27:20] + wire [1:0] _T_23021 = _T_22586 ? bht_bank_rd_data_out_0_77 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23276 = _T_23275 | _T_23021; // @[Mux.scala 27:72] - wire _T_22589 = bht_rd_addr_hashed_p1_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_79; // @[Reg.scala 27:20] - wire [1:0] _T_23022 = _T_22589 ? bht_bank_rd_data_out_0_79 : 2'h0; // @[Mux.scala 27:72] + wire _T_22588 = bht_rd_addr_hashed_p1_f == 8'h4e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_78; // @[Reg.scala 27:20] + wire [1:0] _T_23022 = _T_22588 ? bht_bank_rd_data_out_0_78 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23277 = _T_23276 | _T_23022; // @[Mux.scala 27:72] - wire _T_22591 = bht_rd_addr_hashed_p1_f == 8'h50; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_80; // @[Reg.scala 27:20] - wire [1:0] _T_23023 = _T_22591 ? bht_bank_rd_data_out_0_80 : 2'h0; // @[Mux.scala 27:72] + wire _T_22590 = bht_rd_addr_hashed_p1_f == 8'h4f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_79; // @[Reg.scala 27:20] + wire [1:0] _T_23023 = _T_22590 ? bht_bank_rd_data_out_0_79 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23278 = _T_23277 | _T_23023; // @[Mux.scala 27:72] - wire _T_22593 = bht_rd_addr_hashed_p1_f == 8'h51; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_81; // @[Reg.scala 27:20] - wire [1:0] _T_23024 = _T_22593 ? bht_bank_rd_data_out_0_81 : 2'h0; // @[Mux.scala 27:72] + wire _T_22592 = bht_rd_addr_hashed_p1_f == 8'h50; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_80; // @[Reg.scala 27:20] + wire [1:0] _T_23024 = _T_22592 ? bht_bank_rd_data_out_0_80 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23279 = _T_23278 | _T_23024; // @[Mux.scala 27:72] - wire _T_22595 = bht_rd_addr_hashed_p1_f == 8'h52; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_82; // @[Reg.scala 27:20] - wire [1:0] _T_23025 = _T_22595 ? bht_bank_rd_data_out_0_82 : 2'h0; // @[Mux.scala 27:72] + wire _T_22594 = bht_rd_addr_hashed_p1_f == 8'h51; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_81; // @[Reg.scala 27:20] + wire [1:0] _T_23025 = _T_22594 ? bht_bank_rd_data_out_0_81 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23280 = _T_23279 | _T_23025; // @[Mux.scala 27:72] - wire _T_22597 = bht_rd_addr_hashed_p1_f == 8'h53; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_83; // @[Reg.scala 27:20] - wire [1:0] _T_23026 = _T_22597 ? bht_bank_rd_data_out_0_83 : 2'h0; // @[Mux.scala 27:72] + wire _T_22596 = bht_rd_addr_hashed_p1_f == 8'h52; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_82; // @[Reg.scala 27:20] + wire [1:0] _T_23026 = _T_22596 ? bht_bank_rd_data_out_0_82 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23281 = _T_23280 | _T_23026; // @[Mux.scala 27:72] - wire _T_22599 = bht_rd_addr_hashed_p1_f == 8'h54; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_84; // @[Reg.scala 27:20] - wire [1:0] _T_23027 = _T_22599 ? bht_bank_rd_data_out_0_84 : 2'h0; // @[Mux.scala 27:72] + wire _T_22598 = bht_rd_addr_hashed_p1_f == 8'h53; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_83; // @[Reg.scala 27:20] + wire [1:0] _T_23027 = _T_22598 ? bht_bank_rd_data_out_0_83 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23282 = _T_23281 | _T_23027; // @[Mux.scala 27:72] - wire _T_22601 = bht_rd_addr_hashed_p1_f == 8'h55; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_85; // @[Reg.scala 27:20] - wire [1:0] _T_23028 = _T_22601 ? bht_bank_rd_data_out_0_85 : 2'h0; // @[Mux.scala 27:72] + wire _T_22600 = bht_rd_addr_hashed_p1_f == 8'h54; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_84; // @[Reg.scala 27:20] + wire [1:0] _T_23028 = _T_22600 ? bht_bank_rd_data_out_0_84 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23283 = _T_23282 | _T_23028; // @[Mux.scala 27:72] - wire _T_22603 = bht_rd_addr_hashed_p1_f == 8'h56; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_86; // @[Reg.scala 27:20] - wire [1:0] _T_23029 = _T_22603 ? bht_bank_rd_data_out_0_86 : 2'h0; // @[Mux.scala 27:72] + wire _T_22602 = bht_rd_addr_hashed_p1_f == 8'h55; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_85; // @[Reg.scala 27:20] + wire [1:0] _T_23029 = _T_22602 ? bht_bank_rd_data_out_0_85 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23284 = _T_23283 | _T_23029; // @[Mux.scala 27:72] - wire _T_22605 = bht_rd_addr_hashed_p1_f == 8'h57; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_87; // @[Reg.scala 27:20] - wire [1:0] _T_23030 = _T_22605 ? bht_bank_rd_data_out_0_87 : 2'h0; // @[Mux.scala 27:72] + wire _T_22604 = bht_rd_addr_hashed_p1_f == 8'h56; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_86; // @[Reg.scala 27:20] + wire [1:0] _T_23030 = _T_22604 ? bht_bank_rd_data_out_0_86 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23285 = _T_23284 | _T_23030; // @[Mux.scala 27:72] - wire _T_22607 = bht_rd_addr_hashed_p1_f == 8'h58; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_88; // @[Reg.scala 27:20] - wire [1:0] _T_23031 = _T_22607 ? bht_bank_rd_data_out_0_88 : 2'h0; // @[Mux.scala 27:72] + wire _T_22606 = bht_rd_addr_hashed_p1_f == 8'h57; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_87; // @[Reg.scala 27:20] + wire [1:0] _T_23031 = _T_22606 ? bht_bank_rd_data_out_0_87 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23286 = _T_23285 | _T_23031; // @[Mux.scala 27:72] - wire _T_22609 = bht_rd_addr_hashed_p1_f == 8'h59; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_89; // @[Reg.scala 27:20] - wire [1:0] _T_23032 = _T_22609 ? bht_bank_rd_data_out_0_89 : 2'h0; // @[Mux.scala 27:72] + wire _T_22608 = bht_rd_addr_hashed_p1_f == 8'h58; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_88; // @[Reg.scala 27:20] + wire [1:0] _T_23032 = _T_22608 ? bht_bank_rd_data_out_0_88 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23287 = _T_23286 | _T_23032; // @[Mux.scala 27:72] - wire _T_22611 = bht_rd_addr_hashed_p1_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_90; // @[Reg.scala 27:20] - wire [1:0] _T_23033 = _T_22611 ? bht_bank_rd_data_out_0_90 : 2'h0; // @[Mux.scala 27:72] + wire _T_22610 = bht_rd_addr_hashed_p1_f == 8'h59; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_89; // @[Reg.scala 27:20] + wire [1:0] _T_23033 = _T_22610 ? bht_bank_rd_data_out_0_89 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23288 = _T_23287 | _T_23033; // @[Mux.scala 27:72] - wire _T_22613 = bht_rd_addr_hashed_p1_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_91; // @[Reg.scala 27:20] - wire [1:0] _T_23034 = _T_22613 ? bht_bank_rd_data_out_0_91 : 2'h0; // @[Mux.scala 27:72] + wire _T_22612 = bht_rd_addr_hashed_p1_f == 8'h5a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_90; // @[Reg.scala 27:20] + wire [1:0] _T_23034 = _T_22612 ? bht_bank_rd_data_out_0_90 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23289 = _T_23288 | _T_23034; // @[Mux.scala 27:72] - wire _T_22615 = bht_rd_addr_hashed_p1_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_92; // @[Reg.scala 27:20] - wire [1:0] _T_23035 = _T_22615 ? bht_bank_rd_data_out_0_92 : 2'h0; // @[Mux.scala 27:72] + wire _T_22614 = bht_rd_addr_hashed_p1_f == 8'h5b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_91; // @[Reg.scala 27:20] + wire [1:0] _T_23035 = _T_22614 ? bht_bank_rd_data_out_0_91 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23290 = _T_23289 | _T_23035; // @[Mux.scala 27:72] - wire _T_22617 = bht_rd_addr_hashed_p1_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_93; // @[Reg.scala 27:20] - wire [1:0] _T_23036 = _T_22617 ? bht_bank_rd_data_out_0_93 : 2'h0; // @[Mux.scala 27:72] + wire _T_22616 = bht_rd_addr_hashed_p1_f == 8'h5c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_92; // @[Reg.scala 27:20] + wire [1:0] _T_23036 = _T_22616 ? bht_bank_rd_data_out_0_92 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23291 = _T_23290 | _T_23036; // @[Mux.scala 27:72] - wire _T_22619 = bht_rd_addr_hashed_p1_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_94; // @[Reg.scala 27:20] - wire [1:0] _T_23037 = _T_22619 ? bht_bank_rd_data_out_0_94 : 2'h0; // @[Mux.scala 27:72] + wire _T_22618 = bht_rd_addr_hashed_p1_f == 8'h5d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_93; // @[Reg.scala 27:20] + wire [1:0] _T_23037 = _T_22618 ? bht_bank_rd_data_out_0_93 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23292 = _T_23291 | _T_23037; // @[Mux.scala 27:72] - wire _T_22621 = bht_rd_addr_hashed_p1_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_95; // @[Reg.scala 27:20] - wire [1:0] _T_23038 = _T_22621 ? bht_bank_rd_data_out_0_95 : 2'h0; // @[Mux.scala 27:72] + wire _T_22620 = bht_rd_addr_hashed_p1_f == 8'h5e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_94; // @[Reg.scala 27:20] + wire [1:0] _T_23038 = _T_22620 ? bht_bank_rd_data_out_0_94 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23293 = _T_23292 | _T_23038; // @[Mux.scala 27:72] - wire _T_22623 = bht_rd_addr_hashed_p1_f == 8'h60; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_96; // @[Reg.scala 27:20] - wire [1:0] _T_23039 = _T_22623 ? bht_bank_rd_data_out_0_96 : 2'h0; // @[Mux.scala 27:72] + wire _T_22622 = bht_rd_addr_hashed_p1_f == 8'h5f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_95; // @[Reg.scala 27:20] + wire [1:0] _T_23039 = _T_22622 ? bht_bank_rd_data_out_0_95 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23294 = _T_23293 | _T_23039; // @[Mux.scala 27:72] - wire _T_22625 = bht_rd_addr_hashed_p1_f == 8'h61; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_97; // @[Reg.scala 27:20] - wire [1:0] _T_23040 = _T_22625 ? bht_bank_rd_data_out_0_97 : 2'h0; // @[Mux.scala 27:72] + wire _T_22624 = bht_rd_addr_hashed_p1_f == 8'h60; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_96; // @[Reg.scala 27:20] + wire [1:0] _T_23040 = _T_22624 ? bht_bank_rd_data_out_0_96 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23295 = _T_23294 | _T_23040; // @[Mux.scala 27:72] - wire _T_22627 = bht_rd_addr_hashed_p1_f == 8'h62; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_98; // @[Reg.scala 27:20] - wire [1:0] _T_23041 = _T_22627 ? bht_bank_rd_data_out_0_98 : 2'h0; // @[Mux.scala 27:72] + wire _T_22626 = bht_rd_addr_hashed_p1_f == 8'h61; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_97; // @[Reg.scala 27:20] + wire [1:0] _T_23041 = _T_22626 ? bht_bank_rd_data_out_0_97 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23296 = _T_23295 | _T_23041; // @[Mux.scala 27:72] - wire _T_22629 = bht_rd_addr_hashed_p1_f == 8'h63; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_99; // @[Reg.scala 27:20] - wire [1:0] _T_23042 = _T_22629 ? bht_bank_rd_data_out_0_99 : 2'h0; // @[Mux.scala 27:72] + wire _T_22628 = bht_rd_addr_hashed_p1_f == 8'h62; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_98; // @[Reg.scala 27:20] + wire [1:0] _T_23042 = _T_22628 ? bht_bank_rd_data_out_0_98 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23297 = _T_23296 | _T_23042; // @[Mux.scala 27:72] - wire _T_22631 = bht_rd_addr_hashed_p1_f == 8'h64; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_100; // @[Reg.scala 27:20] - wire [1:0] _T_23043 = _T_22631 ? bht_bank_rd_data_out_0_100 : 2'h0; // @[Mux.scala 27:72] + wire _T_22630 = bht_rd_addr_hashed_p1_f == 8'h63; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_99; // @[Reg.scala 27:20] + wire [1:0] _T_23043 = _T_22630 ? bht_bank_rd_data_out_0_99 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23298 = _T_23297 | _T_23043; // @[Mux.scala 27:72] - wire _T_22633 = bht_rd_addr_hashed_p1_f == 8'h65; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_101; // @[Reg.scala 27:20] - wire [1:0] _T_23044 = _T_22633 ? bht_bank_rd_data_out_0_101 : 2'h0; // @[Mux.scala 27:72] + wire _T_22632 = bht_rd_addr_hashed_p1_f == 8'h64; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_100; // @[Reg.scala 27:20] + wire [1:0] _T_23044 = _T_22632 ? bht_bank_rd_data_out_0_100 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23299 = _T_23298 | _T_23044; // @[Mux.scala 27:72] - wire _T_22635 = bht_rd_addr_hashed_p1_f == 8'h66; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_102; // @[Reg.scala 27:20] - wire [1:0] _T_23045 = _T_22635 ? bht_bank_rd_data_out_0_102 : 2'h0; // @[Mux.scala 27:72] + wire _T_22634 = bht_rd_addr_hashed_p1_f == 8'h65; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_101; // @[Reg.scala 27:20] + wire [1:0] _T_23045 = _T_22634 ? bht_bank_rd_data_out_0_101 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23300 = _T_23299 | _T_23045; // @[Mux.scala 27:72] - wire _T_22637 = bht_rd_addr_hashed_p1_f == 8'h67; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_103; // @[Reg.scala 27:20] - wire [1:0] _T_23046 = _T_22637 ? bht_bank_rd_data_out_0_103 : 2'h0; // @[Mux.scala 27:72] + wire _T_22636 = bht_rd_addr_hashed_p1_f == 8'h66; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_102; // @[Reg.scala 27:20] + wire [1:0] _T_23046 = _T_22636 ? bht_bank_rd_data_out_0_102 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23301 = _T_23300 | _T_23046; // @[Mux.scala 27:72] - wire _T_22639 = bht_rd_addr_hashed_p1_f == 8'h68; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_104; // @[Reg.scala 27:20] - wire [1:0] _T_23047 = _T_22639 ? bht_bank_rd_data_out_0_104 : 2'h0; // @[Mux.scala 27:72] + wire _T_22638 = bht_rd_addr_hashed_p1_f == 8'h67; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_103; // @[Reg.scala 27:20] + wire [1:0] _T_23047 = _T_22638 ? bht_bank_rd_data_out_0_103 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23302 = _T_23301 | _T_23047; // @[Mux.scala 27:72] - wire _T_22641 = bht_rd_addr_hashed_p1_f == 8'h69; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_105; // @[Reg.scala 27:20] - wire [1:0] _T_23048 = _T_22641 ? bht_bank_rd_data_out_0_105 : 2'h0; // @[Mux.scala 27:72] + wire _T_22640 = bht_rd_addr_hashed_p1_f == 8'h68; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_104; // @[Reg.scala 27:20] + wire [1:0] _T_23048 = _T_22640 ? bht_bank_rd_data_out_0_104 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23303 = _T_23302 | _T_23048; // @[Mux.scala 27:72] - wire _T_22643 = bht_rd_addr_hashed_p1_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_106; // @[Reg.scala 27:20] - wire [1:0] _T_23049 = _T_22643 ? bht_bank_rd_data_out_0_106 : 2'h0; // @[Mux.scala 27:72] + wire _T_22642 = bht_rd_addr_hashed_p1_f == 8'h69; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_105; // @[Reg.scala 27:20] + wire [1:0] _T_23049 = _T_22642 ? bht_bank_rd_data_out_0_105 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23304 = _T_23303 | _T_23049; // @[Mux.scala 27:72] - wire _T_22645 = bht_rd_addr_hashed_p1_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_107; // @[Reg.scala 27:20] - wire [1:0] _T_23050 = _T_22645 ? bht_bank_rd_data_out_0_107 : 2'h0; // @[Mux.scala 27:72] + wire _T_22644 = bht_rd_addr_hashed_p1_f == 8'h6a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_106; // @[Reg.scala 27:20] + wire [1:0] _T_23050 = _T_22644 ? bht_bank_rd_data_out_0_106 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23305 = _T_23304 | _T_23050; // @[Mux.scala 27:72] - wire _T_22647 = bht_rd_addr_hashed_p1_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_108; // @[Reg.scala 27:20] - wire [1:0] _T_23051 = _T_22647 ? bht_bank_rd_data_out_0_108 : 2'h0; // @[Mux.scala 27:72] + wire _T_22646 = bht_rd_addr_hashed_p1_f == 8'h6b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_107; // @[Reg.scala 27:20] + wire [1:0] _T_23051 = _T_22646 ? bht_bank_rd_data_out_0_107 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23306 = _T_23305 | _T_23051; // @[Mux.scala 27:72] - wire _T_22649 = bht_rd_addr_hashed_p1_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_109; // @[Reg.scala 27:20] - wire [1:0] _T_23052 = _T_22649 ? bht_bank_rd_data_out_0_109 : 2'h0; // @[Mux.scala 27:72] + wire _T_22648 = bht_rd_addr_hashed_p1_f == 8'h6c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_108; // @[Reg.scala 27:20] + wire [1:0] _T_23052 = _T_22648 ? bht_bank_rd_data_out_0_108 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23307 = _T_23306 | _T_23052; // @[Mux.scala 27:72] - wire _T_22651 = bht_rd_addr_hashed_p1_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_110; // @[Reg.scala 27:20] - wire [1:0] _T_23053 = _T_22651 ? bht_bank_rd_data_out_0_110 : 2'h0; // @[Mux.scala 27:72] + wire _T_22650 = bht_rd_addr_hashed_p1_f == 8'h6d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_109; // @[Reg.scala 27:20] + wire [1:0] _T_23053 = _T_22650 ? bht_bank_rd_data_out_0_109 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23308 = _T_23307 | _T_23053; // @[Mux.scala 27:72] - wire _T_22653 = bht_rd_addr_hashed_p1_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_111; // @[Reg.scala 27:20] - wire [1:0] _T_23054 = _T_22653 ? bht_bank_rd_data_out_0_111 : 2'h0; // @[Mux.scala 27:72] + wire _T_22652 = bht_rd_addr_hashed_p1_f == 8'h6e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_110; // @[Reg.scala 27:20] + wire [1:0] _T_23054 = _T_22652 ? bht_bank_rd_data_out_0_110 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23309 = _T_23308 | _T_23054; // @[Mux.scala 27:72] - wire _T_22655 = bht_rd_addr_hashed_p1_f == 8'h70; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_112; // @[Reg.scala 27:20] - wire [1:0] _T_23055 = _T_22655 ? bht_bank_rd_data_out_0_112 : 2'h0; // @[Mux.scala 27:72] + wire _T_22654 = bht_rd_addr_hashed_p1_f == 8'h6f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_111; // @[Reg.scala 27:20] + wire [1:0] _T_23055 = _T_22654 ? bht_bank_rd_data_out_0_111 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23310 = _T_23309 | _T_23055; // @[Mux.scala 27:72] - wire _T_22657 = bht_rd_addr_hashed_p1_f == 8'h71; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_113; // @[Reg.scala 27:20] - wire [1:0] _T_23056 = _T_22657 ? bht_bank_rd_data_out_0_113 : 2'h0; // @[Mux.scala 27:72] + wire _T_22656 = bht_rd_addr_hashed_p1_f == 8'h70; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_112; // @[Reg.scala 27:20] + wire [1:0] _T_23056 = _T_22656 ? bht_bank_rd_data_out_0_112 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23311 = _T_23310 | _T_23056; // @[Mux.scala 27:72] - wire _T_22659 = bht_rd_addr_hashed_p1_f == 8'h72; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_114; // @[Reg.scala 27:20] - wire [1:0] _T_23057 = _T_22659 ? bht_bank_rd_data_out_0_114 : 2'h0; // @[Mux.scala 27:72] + wire _T_22658 = bht_rd_addr_hashed_p1_f == 8'h71; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_113; // @[Reg.scala 27:20] + wire [1:0] _T_23057 = _T_22658 ? bht_bank_rd_data_out_0_113 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23312 = _T_23311 | _T_23057; // @[Mux.scala 27:72] - wire _T_22661 = bht_rd_addr_hashed_p1_f == 8'h73; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_115; // @[Reg.scala 27:20] - wire [1:0] _T_23058 = _T_22661 ? bht_bank_rd_data_out_0_115 : 2'h0; // @[Mux.scala 27:72] + wire _T_22660 = bht_rd_addr_hashed_p1_f == 8'h72; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_114; // @[Reg.scala 27:20] + wire [1:0] _T_23058 = _T_22660 ? bht_bank_rd_data_out_0_114 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23313 = _T_23312 | _T_23058; // @[Mux.scala 27:72] - wire _T_22663 = bht_rd_addr_hashed_p1_f == 8'h74; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_116; // @[Reg.scala 27:20] - wire [1:0] _T_23059 = _T_22663 ? bht_bank_rd_data_out_0_116 : 2'h0; // @[Mux.scala 27:72] + wire _T_22662 = bht_rd_addr_hashed_p1_f == 8'h73; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_115; // @[Reg.scala 27:20] + wire [1:0] _T_23059 = _T_22662 ? bht_bank_rd_data_out_0_115 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23314 = _T_23313 | _T_23059; // @[Mux.scala 27:72] - wire _T_22665 = bht_rd_addr_hashed_p1_f == 8'h75; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_117; // @[Reg.scala 27:20] - wire [1:0] _T_23060 = _T_22665 ? bht_bank_rd_data_out_0_117 : 2'h0; // @[Mux.scala 27:72] + wire _T_22664 = bht_rd_addr_hashed_p1_f == 8'h74; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_116; // @[Reg.scala 27:20] + wire [1:0] _T_23060 = _T_22664 ? bht_bank_rd_data_out_0_116 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23315 = _T_23314 | _T_23060; // @[Mux.scala 27:72] - wire _T_22667 = bht_rd_addr_hashed_p1_f == 8'h76; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_118; // @[Reg.scala 27:20] - wire [1:0] _T_23061 = _T_22667 ? bht_bank_rd_data_out_0_118 : 2'h0; // @[Mux.scala 27:72] + wire _T_22666 = bht_rd_addr_hashed_p1_f == 8'h75; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_117; // @[Reg.scala 27:20] + wire [1:0] _T_23061 = _T_22666 ? bht_bank_rd_data_out_0_117 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23316 = _T_23315 | _T_23061; // @[Mux.scala 27:72] - wire _T_22669 = bht_rd_addr_hashed_p1_f == 8'h77; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_119; // @[Reg.scala 27:20] - wire [1:0] _T_23062 = _T_22669 ? bht_bank_rd_data_out_0_119 : 2'h0; // @[Mux.scala 27:72] + wire _T_22668 = bht_rd_addr_hashed_p1_f == 8'h76; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_118; // @[Reg.scala 27:20] + wire [1:0] _T_23062 = _T_22668 ? bht_bank_rd_data_out_0_118 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23317 = _T_23316 | _T_23062; // @[Mux.scala 27:72] - wire _T_22671 = bht_rd_addr_hashed_p1_f == 8'h78; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_120; // @[Reg.scala 27:20] - wire [1:0] _T_23063 = _T_22671 ? bht_bank_rd_data_out_0_120 : 2'h0; // @[Mux.scala 27:72] + wire _T_22670 = bht_rd_addr_hashed_p1_f == 8'h77; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_119; // @[Reg.scala 27:20] + wire [1:0] _T_23063 = _T_22670 ? bht_bank_rd_data_out_0_119 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23318 = _T_23317 | _T_23063; // @[Mux.scala 27:72] - wire _T_22673 = bht_rd_addr_hashed_p1_f == 8'h79; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_121; // @[Reg.scala 27:20] - wire [1:0] _T_23064 = _T_22673 ? bht_bank_rd_data_out_0_121 : 2'h0; // @[Mux.scala 27:72] + wire _T_22672 = bht_rd_addr_hashed_p1_f == 8'h78; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_120; // @[Reg.scala 27:20] + wire [1:0] _T_23064 = _T_22672 ? bht_bank_rd_data_out_0_120 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23319 = _T_23318 | _T_23064; // @[Mux.scala 27:72] - wire _T_22675 = bht_rd_addr_hashed_p1_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_122; // @[Reg.scala 27:20] - wire [1:0] _T_23065 = _T_22675 ? bht_bank_rd_data_out_0_122 : 2'h0; // @[Mux.scala 27:72] + wire _T_22674 = bht_rd_addr_hashed_p1_f == 8'h79; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_121; // @[Reg.scala 27:20] + wire [1:0] _T_23065 = _T_22674 ? bht_bank_rd_data_out_0_121 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23320 = _T_23319 | _T_23065; // @[Mux.scala 27:72] - wire _T_22677 = bht_rd_addr_hashed_p1_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_123; // @[Reg.scala 27:20] - wire [1:0] _T_23066 = _T_22677 ? bht_bank_rd_data_out_0_123 : 2'h0; // @[Mux.scala 27:72] + wire _T_22676 = bht_rd_addr_hashed_p1_f == 8'h7a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_122; // @[Reg.scala 27:20] + wire [1:0] _T_23066 = _T_22676 ? bht_bank_rd_data_out_0_122 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23321 = _T_23320 | _T_23066; // @[Mux.scala 27:72] - wire _T_22679 = bht_rd_addr_hashed_p1_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_124; // @[Reg.scala 27:20] - wire [1:0] _T_23067 = _T_22679 ? bht_bank_rd_data_out_0_124 : 2'h0; // @[Mux.scala 27:72] + wire _T_22678 = bht_rd_addr_hashed_p1_f == 8'h7b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_123; // @[Reg.scala 27:20] + wire [1:0] _T_23067 = _T_22678 ? bht_bank_rd_data_out_0_123 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23322 = _T_23321 | _T_23067; // @[Mux.scala 27:72] - wire _T_22681 = bht_rd_addr_hashed_p1_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_125; // @[Reg.scala 27:20] - wire [1:0] _T_23068 = _T_22681 ? bht_bank_rd_data_out_0_125 : 2'h0; // @[Mux.scala 27:72] + wire _T_22680 = bht_rd_addr_hashed_p1_f == 8'h7c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_124; // @[Reg.scala 27:20] + wire [1:0] _T_23068 = _T_22680 ? bht_bank_rd_data_out_0_124 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23323 = _T_23322 | _T_23068; // @[Mux.scala 27:72] - wire _T_22683 = bht_rd_addr_hashed_p1_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_126; // @[Reg.scala 27:20] - wire [1:0] _T_23069 = _T_22683 ? bht_bank_rd_data_out_0_126 : 2'h0; // @[Mux.scala 27:72] + wire _T_22682 = bht_rd_addr_hashed_p1_f == 8'h7d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_125; // @[Reg.scala 27:20] + wire [1:0] _T_23069 = _T_22682 ? bht_bank_rd_data_out_0_125 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23324 = _T_23323 | _T_23069; // @[Mux.scala 27:72] - wire _T_22685 = bht_rd_addr_hashed_p1_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_127; // @[Reg.scala 27:20] - wire [1:0] _T_23070 = _T_22685 ? bht_bank_rd_data_out_0_127 : 2'h0; // @[Mux.scala 27:72] + wire _T_22684 = bht_rd_addr_hashed_p1_f == 8'h7e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_126; // @[Reg.scala 27:20] + wire [1:0] _T_23070 = _T_22684 ? bht_bank_rd_data_out_0_126 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23325 = _T_23324 | _T_23070; // @[Mux.scala 27:72] - wire _T_22687 = bht_rd_addr_hashed_p1_f == 8'h80; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_128; // @[Reg.scala 27:20] - wire [1:0] _T_23071 = _T_22687 ? bht_bank_rd_data_out_0_128 : 2'h0; // @[Mux.scala 27:72] + wire _T_22686 = bht_rd_addr_hashed_p1_f == 8'h7f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_127; // @[Reg.scala 27:20] + wire [1:0] _T_23071 = _T_22686 ? bht_bank_rd_data_out_0_127 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23326 = _T_23325 | _T_23071; // @[Mux.scala 27:72] - wire _T_22689 = bht_rd_addr_hashed_p1_f == 8'h81; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_129; // @[Reg.scala 27:20] - wire [1:0] _T_23072 = _T_22689 ? bht_bank_rd_data_out_0_129 : 2'h0; // @[Mux.scala 27:72] + wire _T_22688 = bht_rd_addr_hashed_p1_f == 8'h80; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_128; // @[Reg.scala 27:20] + wire [1:0] _T_23072 = _T_22688 ? bht_bank_rd_data_out_0_128 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23327 = _T_23326 | _T_23072; // @[Mux.scala 27:72] - wire _T_22691 = bht_rd_addr_hashed_p1_f == 8'h82; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_130; // @[Reg.scala 27:20] - wire [1:0] _T_23073 = _T_22691 ? bht_bank_rd_data_out_0_130 : 2'h0; // @[Mux.scala 27:72] + wire _T_22690 = bht_rd_addr_hashed_p1_f == 8'h81; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_129; // @[Reg.scala 27:20] + wire [1:0] _T_23073 = _T_22690 ? bht_bank_rd_data_out_0_129 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23328 = _T_23327 | _T_23073; // @[Mux.scala 27:72] - wire _T_22693 = bht_rd_addr_hashed_p1_f == 8'h83; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_131; // @[Reg.scala 27:20] - wire [1:0] _T_23074 = _T_22693 ? bht_bank_rd_data_out_0_131 : 2'h0; // @[Mux.scala 27:72] + wire _T_22692 = bht_rd_addr_hashed_p1_f == 8'h82; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_130; // @[Reg.scala 27:20] + wire [1:0] _T_23074 = _T_22692 ? bht_bank_rd_data_out_0_130 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23329 = _T_23328 | _T_23074; // @[Mux.scala 27:72] - wire _T_22695 = bht_rd_addr_hashed_p1_f == 8'h84; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_132; // @[Reg.scala 27:20] - wire [1:0] _T_23075 = _T_22695 ? bht_bank_rd_data_out_0_132 : 2'h0; // @[Mux.scala 27:72] + wire _T_22694 = bht_rd_addr_hashed_p1_f == 8'h83; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_131; // @[Reg.scala 27:20] + wire [1:0] _T_23075 = _T_22694 ? bht_bank_rd_data_out_0_131 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23330 = _T_23329 | _T_23075; // @[Mux.scala 27:72] - wire _T_22697 = bht_rd_addr_hashed_p1_f == 8'h85; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_133; // @[Reg.scala 27:20] - wire [1:0] _T_23076 = _T_22697 ? bht_bank_rd_data_out_0_133 : 2'h0; // @[Mux.scala 27:72] + wire _T_22696 = bht_rd_addr_hashed_p1_f == 8'h84; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_132; // @[Reg.scala 27:20] + wire [1:0] _T_23076 = _T_22696 ? bht_bank_rd_data_out_0_132 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23331 = _T_23330 | _T_23076; // @[Mux.scala 27:72] - wire _T_22699 = bht_rd_addr_hashed_p1_f == 8'h86; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_134; // @[Reg.scala 27:20] - wire [1:0] _T_23077 = _T_22699 ? bht_bank_rd_data_out_0_134 : 2'h0; // @[Mux.scala 27:72] + wire _T_22698 = bht_rd_addr_hashed_p1_f == 8'h85; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_133; // @[Reg.scala 27:20] + wire [1:0] _T_23077 = _T_22698 ? bht_bank_rd_data_out_0_133 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23332 = _T_23331 | _T_23077; // @[Mux.scala 27:72] - wire _T_22701 = bht_rd_addr_hashed_p1_f == 8'h87; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_135; // @[Reg.scala 27:20] - wire [1:0] _T_23078 = _T_22701 ? bht_bank_rd_data_out_0_135 : 2'h0; // @[Mux.scala 27:72] + wire _T_22700 = bht_rd_addr_hashed_p1_f == 8'h86; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_134; // @[Reg.scala 27:20] + wire [1:0] _T_23078 = _T_22700 ? bht_bank_rd_data_out_0_134 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23333 = _T_23332 | _T_23078; // @[Mux.scala 27:72] - wire _T_22703 = bht_rd_addr_hashed_p1_f == 8'h88; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_136; // @[Reg.scala 27:20] - wire [1:0] _T_23079 = _T_22703 ? bht_bank_rd_data_out_0_136 : 2'h0; // @[Mux.scala 27:72] + wire _T_22702 = bht_rd_addr_hashed_p1_f == 8'h87; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_135; // @[Reg.scala 27:20] + wire [1:0] _T_23079 = _T_22702 ? bht_bank_rd_data_out_0_135 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23334 = _T_23333 | _T_23079; // @[Mux.scala 27:72] - wire _T_22705 = bht_rd_addr_hashed_p1_f == 8'h89; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_137; // @[Reg.scala 27:20] - wire [1:0] _T_23080 = _T_22705 ? bht_bank_rd_data_out_0_137 : 2'h0; // @[Mux.scala 27:72] + wire _T_22704 = bht_rd_addr_hashed_p1_f == 8'h88; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_136; // @[Reg.scala 27:20] + wire [1:0] _T_23080 = _T_22704 ? bht_bank_rd_data_out_0_136 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23335 = _T_23334 | _T_23080; // @[Mux.scala 27:72] - wire _T_22707 = bht_rd_addr_hashed_p1_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_138; // @[Reg.scala 27:20] - wire [1:0] _T_23081 = _T_22707 ? bht_bank_rd_data_out_0_138 : 2'h0; // @[Mux.scala 27:72] + wire _T_22706 = bht_rd_addr_hashed_p1_f == 8'h89; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_137; // @[Reg.scala 27:20] + wire [1:0] _T_23081 = _T_22706 ? bht_bank_rd_data_out_0_137 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23336 = _T_23335 | _T_23081; // @[Mux.scala 27:72] - wire _T_22709 = bht_rd_addr_hashed_p1_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_139; // @[Reg.scala 27:20] - wire [1:0] _T_23082 = _T_22709 ? bht_bank_rd_data_out_0_139 : 2'h0; // @[Mux.scala 27:72] + wire _T_22708 = bht_rd_addr_hashed_p1_f == 8'h8a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_138; // @[Reg.scala 27:20] + wire [1:0] _T_23082 = _T_22708 ? bht_bank_rd_data_out_0_138 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23337 = _T_23336 | _T_23082; // @[Mux.scala 27:72] - wire _T_22711 = bht_rd_addr_hashed_p1_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_140; // @[Reg.scala 27:20] - wire [1:0] _T_23083 = _T_22711 ? bht_bank_rd_data_out_0_140 : 2'h0; // @[Mux.scala 27:72] + wire _T_22710 = bht_rd_addr_hashed_p1_f == 8'h8b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_139; // @[Reg.scala 27:20] + wire [1:0] _T_23083 = _T_22710 ? bht_bank_rd_data_out_0_139 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23338 = _T_23337 | _T_23083; // @[Mux.scala 27:72] - wire _T_22713 = bht_rd_addr_hashed_p1_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_141; // @[Reg.scala 27:20] - wire [1:0] _T_23084 = _T_22713 ? bht_bank_rd_data_out_0_141 : 2'h0; // @[Mux.scala 27:72] + wire _T_22712 = bht_rd_addr_hashed_p1_f == 8'h8c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_140; // @[Reg.scala 27:20] + wire [1:0] _T_23084 = _T_22712 ? bht_bank_rd_data_out_0_140 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23339 = _T_23338 | _T_23084; // @[Mux.scala 27:72] - wire _T_22715 = bht_rd_addr_hashed_p1_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_142; // @[Reg.scala 27:20] - wire [1:0] _T_23085 = _T_22715 ? bht_bank_rd_data_out_0_142 : 2'h0; // @[Mux.scala 27:72] + wire _T_22714 = bht_rd_addr_hashed_p1_f == 8'h8d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_141; // @[Reg.scala 27:20] + wire [1:0] _T_23085 = _T_22714 ? bht_bank_rd_data_out_0_141 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23340 = _T_23339 | _T_23085; // @[Mux.scala 27:72] - wire _T_22717 = bht_rd_addr_hashed_p1_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_143; // @[Reg.scala 27:20] - wire [1:0] _T_23086 = _T_22717 ? bht_bank_rd_data_out_0_143 : 2'h0; // @[Mux.scala 27:72] + wire _T_22716 = bht_rd_addr_hashed_p1_f == 8'h8e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_142; // @[Reg.scala 27:20] + wire [1:0] _T_23086 = _T_22716 ? bht_bank_rd_data_out_0_142 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23341 = _T_23340 | _T_23086; // @[Mux.scala 27:72] - wire _T_22719 = bht_rd_addr_hashed_p1_f == 8'h90; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_144; // @[Reg.scala 27:20] - wire [1:0] _T_23087 = _T_22719 ? bht_bank_rd_data_out_0_144 : 2'h0; // @[Mux.scala 27:72] + wire _T_22718 = bht_rd_addr_hashed_p1_f == 8'h8f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_143; // @[Reg.scala 27:20] + wire [1:0] _T_23087 = _T_22718 ? bht_bank_rd_data_out_0_143 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23342 = _T_23341 | _T_23087; // @[Mux.scala 27:72] - wire _T_22721 = bht_rd_addr_hashed_p1_f == 8'h91; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_145; // @[Reg.scala 27:20] - wire [1:0] _T_23088 = _T_22721 ? bht_bank_rd_data_out_0_145 : 2'h0; // @[Mux.scala 27:72] + wire _T_22720 = bht_rd_addr_hashed_p1_f == 8'h90; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_144; // @[Reg.scala 27:20] + wire [1:0] _T_23088 = _T_22720 ? bht_bank_rd_data_out_0_144 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23343 = _T_23342 | _T_23088; // @[Mux.scala 27:72] - wire _T_22723 = bht_rd_addr_hashed_p1_f == 8'h92; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_146; // @[Reg.scala 27:20] - wire [1:0] _T_23089 = _T_22723 ? bht_bank_rd_data_out_0_146 : 2'h0; // @[Mux.scala 27:72] + wire _T_22722 = bht_rd_addr_hashed_p1_f == 8'h91; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_145; // @[Reg.scala 27:20] + wire [1:0] _T_23089 = _T_22722 ? bht_bank_rd_data_out_0_145 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23344 = _T_23343 | _T_23089; // @[Mux.scala 27:72] - wire _T_22725 = bht_rd_addr_hashed_p1_f == 8'h93; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_147; // @[Reg.scala 27:20] - wire [1:0] _T_23090 = _T_22725 ? bht_bank_rd_data_out_0_147 : 2'h0; // @[Mux.scala 27:72] + wire _T_22724 = bht_rd_addr_hashed_p1_f == 8'h92; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_146; // @[Reg.scala 27:20] + wire [1:0] _T_23090 = _T_22724 ? bht_bank_rd_data_out_0_146 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23345 = _T_23344 | _T_23090; // @[Mux.scala 27:72] - wire _T_22727 = bht_rd_addr_hashed_p1_f == 8'h94; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_148; // @[Reg.scala 27:20] - wire [1:0] _T_23091 = _T_22727 ? bht_bank_rd_data_out_0_148 : 2'h0; // @[Mux.scala 27:72] + wire _T_22726 = bht_rd_addr_hashed_p1_f == 8'h93; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_147; // @[Reg.scala 27:20] + wire [1:0] _T_23091 = _T_22726 ? bht_bank_rd_data_out_0_147 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23346 = _T_23345 | _T_23091; // @[Mux.scala 27:72] - wire _T_22729 = bht_rd_addr_hashed_p1_f == 8'h95; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_149; // @[Reg.scala 27:20] - wire [1:0] _T_23092 = _T_22729 ? bht_bank_rd_data_out_0_149 : 2'h0; // @[Mux.scala 27:72] + wire _T_22728 = bht_rd_addr_hashed_p1_f == 8'h94; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_148; // @[Reg.scala 27:20] + wire [1:0] _T_23092 = _T_22728 ? bht_bank_rd_data_out_0_148 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23347 = _T_23346 | _T_23092; // @[Mux.scala 27:72] - wire _T_22731 = bht_rd_addr_hashed_p1_f == 8'h96; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_150; // @[Reg.scala 27:20] - wire [1:0] _T_23093 = _T_22731 ? bht_bank_rd_data_out_0_150 : 2'h0; // @[Mux.scala 27:72] + wire _T_22730 = bht_rd_addr_hashed_p1_f == 8'h95; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_149; // @[Reg.scala 27:20] + wire [1:0] _T_23093 = _T_22730 ? bht_bank_rd_data_out_0_149 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23348 = _T_23347 | _T_23093; // @[Mux.scala 27:72] - wire _T_22733 = bht_rd_addr_hashed_p1_f == 8'h97; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_151; // @[Reg.scala 27:20] - wire [1:0] _T_23094 = _T_22733 ? bht_bank_rd_data_out_0_151 : 2'h0; // @[Mux.scala 27:72] + wire _T_22732 = bht_rd_addr_hashed_p1_f == 8'h96; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_150; // @[Reg.scala 27:20] + wire [1:0] _T_23094 = _T_22732 ? bht_bank_rd_data_out_0_150 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23349 = _T_23348 | _T_23094; // @[Mux.scala 27:72] - wire _T_22735 = bht_rd_addr_hashed_p1_f == 8'h98; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_152; // @[Reg.scala 27:20] - wire [1:0] _T_23095 = _T_22735 ? bht_bank_rd_data_out_0_152 : 2'h0; // @[Mux.scala 27:72] + wire _T_22734 = bht_rd_addr_hashed_p1_f == 8'h97; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_151; // @[Reg.scala 27:20] + wire [1:0] _T_23095 = _T_22734 ? bht_bank_rd_data_out_0_151 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23350 = _T_23349 | _T_23095; // @[Mux.scala 27:72] - wire _T_22737 = bht_rd_addr_hashed_p1_f == 8'h99; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_153; // @[Reg.scala 27:20] - wire [1:0] _T_23096 = _T_22737 ? bht_bank_rd_data_out_0_153 : 2'h0; // @[Mux.scala 27:72] + wire _T_22736 = bht_rd_addr_hashed_p1_f == 8'h98; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_152; // @[Reg.scala 27:20] + wire [1:0] _T_23096 = _T_22736 ? bht_bank_rd_data_out_0_152 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23351 = _T_23350 | _T_23096; // @[Mux.scala 27:72] - wire _T_22739 = bht_rd_addr_hashed_p1_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_154; // @[Reg.scala 27:20] - wire [1:0] _T_23097 = _T_22739 ? bht_bank_rd_data_out_0_154 : 2'h0; // @[Mux.scala 27:72] + wire _T_22738 = bht_rd_addr_hashed_p1_f == 8'h99; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_153; // @[Reg.scala 27:20] + wire [1:0] _T_23097 = _T_22738 ? bht_bank_rd_data_out_0_153 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23352 = _T_23351 | _T_23097; // @[Mux.scala 27:72] - wire _T_22741 = bht_rd_addr_hashed_p1_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_155; // @[Reg.scala 27:20] - wire [1:0] _T_23098 = _T_22741 ? bht_bank_rd_data_out_0_155 : 2'h0; // @[Mux.scala 27:72] + wire _T_22740 = bht_rd_addr_hashed_p1_f == 8'h9a; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_154; // @[Reg.scala 27:20] + wire [1:0] _T_23098 = _T_22740 ? bht_bank_rd_data_out_0_154 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23353 = _T_23352 | _T_23098; // @[Mux.scala 27:72] - wire _T_22743 = bht_rd_addr_hashed_p1_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_156; // @[Reg.scala 27:20] - wire [1:0] _T_23099 = _T_22743 ? bht_bank_rd_data_out_0_156 : 2'h0; // @[Mux.scala 27:72] + wire _T_22742 = bht_rd_addr_hashed_p1_f == 8'h9b; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_155; // @[Reg.scala 27:20] + wire [1:0] _T_23099 = _T_22742 ? bht_bank_rd_data_out_0_155 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23354 = _T_23353 | _T_23099; // @[Mux.scala 27:72] - wire _T_22745 = bht_rd_addr_hashed_p1_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_157; // @[Reg.scala 27:20] - wire [1:0] _T_23100 = _T_22745 ? bht_bank_rd_data_out_0_157 : 2'h0; // @[Mux.scala 27:72] + wire _T_22744 = bht_rd_addr_hashed_p1_f == 8'h9c; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_156; // @[Reg.scala 27:20] + wire [1:0] _T_23100 = _T_22744 ? bht_bank_rd_data_out_0_156 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23355 = _T_23354 | _T_23100; // @[Mux.scala 27:72] - wire _T_22747 = bht_rd_addr_hashed_p1_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_158; // @[Reg.scala 27:20] - wire [1:0] _T_23101 = _T_22747 ? bht_bank_rd_data_out_0_158 : 2'h0; // @[Mux.scala 27:72] + wire _T_22746 = bht_rd_addr_hashed_p1_f == 8'h9d; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_157; // @[Reg.scala 27:20] + wire [1:0] _T_23101 = _T_22746 ? bht_bank_rd_data_out_0_157 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23356 = _T_23355 | _T_23101; // @[Mux.scala 27:72] - wire _T_22749 = bht_rd_addr_hashed_p1_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_159; // @[Reg.scala 27:20] - wire [1:0] _T_23102 = _T_22749 ? bht_bank_rd_data_out_0_159 : 2'h0; // @[Mux.scala 27:72] + wire _T_22748 = bht_rd_addr_hashed_p1_f == 8'h9e; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_158; // @[Reg.scala 27:20] + wire [1:0] _T_23102 = _T_22748 ? bht_bank_rd_data_out_0_158 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23357 = _T_23356 | _T_23102; // @[Mux.scala 27:72] - wire _T_22751 = bht_rd_addr_hashed_p1_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_160; // @[Reg.scala 27:20] - wire [1:0] _T_23103 = _T_22751 ? bht_bank_rd_data_out_0_160 : 2'h0; // @[Mux.scala 27:72] + wire _T_22750 = bht_rd_addr_hashed_p1_f == 8'h9f; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_159; // @[Reg.scala 27:20] + wire [1:0] _T_23103 = _T_22750 ? bht_bank_rd_data_out_0_159 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23358 = _T_23357 | _T_23103; // @[Mux.scala 27:72] - wire _T_22753 = bht_rd_addr_hashed_p1_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_161; // @[Reg.scala 27:20] - wire [1:0] _T_23104 = _T_22753 ? bht_bank_rd_data_out_0_161 : 2'h0; // @[Mux.scala 27:72] + wire _T_22752 = bht_rd_addr_hashed_p1_f == 8'ha0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_160; // @[Reg.scala 27:20] + wire [1:0] _T_23104 = _T_22752 ? bht_bank_rd_data_out_0_160 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23359 = _T_23358 | _T_23104; // @[Mux.scala 27:72] - wire _T_22755 = bht_rd_addr_hashed_p1_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_162; // @[Reg.scala 27:20] - wire [1:0] _T_23105 = _T_22755 ? bht_bank_rd_data_out_0_162 : 2'h0; // @[Mux.scala 27:72] + wire _T_22754 = bht_rd_addr_hashed_p1_f == 8'ha1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_161; // @[Reg.scala 27:20] + wire [1:0] _T_23105 = _T_22754 ? bht_bank_rd_data_out_0_161 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23360 = _T_23359 | _T_23105; // @[Mux.scala 27:72] - wire _T_22757 = bht_rd_addr_hashed_p1_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_163; // @[Reg.scala 27:20] - wire [1:0] _T_23106 = _T_22757 ? bht_bank_rd_data_out_0_163 : 2'h0; // @[Mux.scala 27:72] + wire _T_22756 = bht_rd_addr_hashed_p1_f == 8'ha2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_162; // @[Reg.scala 27:20] + wire [1:0] _T_23106 = _T_22756 ? bht_bank_rd_data_out_0_162 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23361 = _T_23360 | _T_23106; // @[Mux.scala 27:72] - wire _T_22759 = bht_rd_addr_hashed_p1_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_164; // @[Reg.scala 27:20] - wire [1:0] _T_23107 = _T_22759 ? bht_bank_rd_data_out_0_164 : 2'h0; // @[Mux.scala 27:72] + wire _T_22758 = bht_rd_addr_hashed_p1_f == 8'ha3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_163; // @[Reg.scala 27:20] + wire [1:0] _T_23107 = _T_22758 ? bht_bank_rd_data_out_0_163 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23362 = _T_23361 | _T_23107; // @[Mux.scala 27:72] - wire _T_22761 = bht_rd_addr_hashed_p1_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_165; // @[Reg.scala 27:20] - wire [1:0] _T_23108 = _T_22761 ? bht_bank_rd_data_out_0_165 : 2'h0; // @[Mux.scala 27:72] + wire _T_22760 = bht_rd_addr_hashed_p1_f == 8'ha4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_164; // @[Reg.scala 27:20] + wire [1:0] _T_23108 = _T_22760 ? bht_bank_rd_data_out_0_164 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23363 = _T_23362 | _T_23108; // @[Mux.scala 27:72] - wire _T_22763 = bht_rd_addr_hashed_p1_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_166; // @[Reg.scala 27:20] - wire [1:0] _T_23109 = _T_22763 ? bht_bank_rd_data_out_0_166 : 2'h0; // @[Mux.scala 27:72] + wire _T_22762 = bht_rd_addr_hashed_p1_f == 8'ha5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_165; // @[Reg.scala 27:20] + wire [1:0] _T_23109 = _T_22762 ? bht_bank_rd_data_out_0_165 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23364 = _T_23363 | _T_23109; // @[Mux.scala 27:72] - wire _T_22765 = bht_rd_addr_hashed_p1_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_167; // @[Reg.scala 27:20] - wire [1:0] _T_23110 = _T_22765 ? bht_bank_rd_data_out_0_167 : 2'h0; // @[Mux.scala 27:72] + wire _T_22764 = bht_rd_addr_hashed_p1_f == 8'ha6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_166; // @[Reg.scala 27:20] + wire [1:0] _T_23110 = _T_22764 ? bht_bank_rd_data_out_0_166 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23365 = _T_23364 | _T_23110; // @[Mux.scala 27:72] - wire _T_22767 = bht_rd_addr_hashed_p1_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_168; // @[Reg.scala 27:20] - wire [1:0] _T_23111 = _T_22767 ? bht_bank_rd_data_out_0_168 : 2'h0; // @[Mux.scala 27:72] + wire _T_22766 = bht_rd_addr_hashed_p1_f == 8'ha7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_167; // @[Reg.scala 27:20] + wire [1:0] _T_23111 = _T_22766 ? bht_bank_rd_data_out_0_167 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23366 = _T_23365 | _T_23111; // @[Mux.scala 27:72] - wire _T_22769 = bht_rd_addr_hashed_p1_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_169; // @[Reg.scala 27:20] - wire [1:0] _T_23112 = _T_22769 ? bht_bank_rd_data_out_0_169 : 2'h0; // @[Mux.scala 27:72] + wire _T_22768 = bht_rd_addr_hashed_p1_f == 8'ha8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_168; // @[Reg.scala 27:20] + wire [1:0] _T_23112 = _T_22768 ? bht_bank_rd_data_out_0_168 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23367 = _T_23366 | _T_23112; // @[Mux.scala 27:72] - wire _T_22771 = bht_rd_addr_hashed_p1_f == 8'haa; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_170; // @[Reg.scala 27:20] - wire [1:0] _T_23113 = _T_22771 ? bht_bank_rd_data_out_0_170 : 2'h0; // @[Mux.scala 27:72] + wire _T_22770 = bht_rd_addr_hashed_p1_f == 8'ha9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_169; // @[Reg.scala 27:20] + wire [1:0] _T_23113 = _T_22770 ? bht_bank_rd_data_out_0_169 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23368 = _T_23367 | _T_23113; // @[Mux.scala 27:72] - wire _T_22773 = bht_rd_addr_hashed_p1_f == 8'hab; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_171; // @[Reg.scala 27:20] - wire [1:0] _T_23114 = _T_22773 ? bht_bank_rd_data_out_0_171 : 2'h0; // @[Mux.scala 27:72] + wire _T_22772 = bht_rd_addr_hashed_p1_f == 8'haa; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_170; // @[Reg.scala 27:20] + wire [1:0] _T_23114 = _T_22772 ? bht_bank_rd_data_out_0_170 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23369 = _T_23368 | _T_23114; // @[Mux.scala 27:72] - wire _T_22775 = bht_rd_addr_hashed_p1_f == 8'hac; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_172; // @[Reg.scala 27:20] - wire [1:0] _T_23115 = _T_22775 ? bht_bank_rd_data_out_0_172 : 2'h0; // @[Mux.scala 27:72] + wire _T_22774 = bht_rd_addr_hashed_p1_f == 8'hab; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_171; // @[Reg.scala 27:20] + wire [1:0] _T_23115 = _T_22774 ? bht_bank_rd_data_out_0_171 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23370 = _T_23369 | _T_23115; // @[Mux.scala 27:72] - wire _T_22777 = bht_rd_addr_hashed_p1_f == 8'had; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_173; // @[Reg.scala 27:20] - wire [1:0] _T_23116 = _T_22777 ? bht_bank_rd_data_out_0_173 : 2'h0; // @[Mux.scala 27:72] + wire _T_22776 = bht_rd_addr_hashed_p1_f == 8'hac; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_172; // @[Reg.scala 27:20] + wire [1:0] _T_23116 = _T_22776 ? bht_bank_rd_data_out_0_172 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23371 = _T_23370 | _T_23116; // @[Mux.scala 27:72] - wire _T_22779 = bht_rd_addr_hashed_p1_f == 8'hae; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_174; // @[Reg.scala 27:20] - wire [1:0] _T_23117 = _T_22779 ? bht_bank_rd_data_out_0_174 : 2'h0; // @[Mux.scala 27:72] + wire _T_22778 = bht_rd_addr_hashed_p1_f == 8'had; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_173; // @[Reg.scala 27:20] + wire [1:0] _T_23117 = _T_22778 ? bht_bank_rd_data_out_0_173 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23372 = _T_23371 | _T_23117; // @[Mux.scala 27:72] - wire _T_22781 = bht_rd_addr_hashed_p1_f == 8'haf; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_175; // @[Reg.scala 27:20] - wire [1:0] _T_23118 = _T_22781 ? bht_bank_rd_data_out_0_175 : 2'h0; // @[Mux.scala 27:72] + wire _T_22780 = bht_rd_addr_hashed_p1_f == 8'hae; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_174; // @[Reg.scala 27:20] + wire [1:0] _T_23118 = _T_22780 ? bht_bank_rd_data_out_0_174 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23373 = _T_23372 | _T_23118; // @[Mux.scala 27:72] - wire _T_22783 = bht_rd_addr_hashed_p1_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_176; // @[Reg.scala 27:20] - wire [1:0] _T_23119 = _T_22783 ? bht_bank_rd_data_out_0_176 : 2'h0; // @[Mux.scala 27:72] + wire _T_22782 = bht_rd_addr_hashed_p1_f == 8'haf; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_175; // @[Reg.scala 27:20] + wire [1:0] _T_23119 = _T_22782 ? bht_bank_rd_data_out_0_175 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23374 = _T_23373 | _T_23119; // @[Mux.scala 27:72] - wire _T_22785 = bht_rd_addr_hashed_p1_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_177; // @[Reg.scala 27:20] - wire [1:0] _T_23120 = _T_22785 ? bht_bank_rd_data_out_0_177 : 2'h0; // @[Mux.scala 27:72] + wire _T_22784 = bht_rd_addr_hashed_p1_f == 8'hb0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_176; // @[Reg.scala 27:20] + wire [1:0] _T_23120 = _T_22784 ? bht_bank_rd_data_out_0_176 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23375 = _T_23374 | _T_23120; // @[Mux.scala 27:72] - wire _T_22787 = bht_rd_addr_hashed_p1_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_178; // @[Reg.scala 27:20] - wire [1:0] _T_23121 = _T_22787 ? bht_bank_rd_data_out_0_178 : 2'h0; // @[Mux.scala 27:72] + wire _T_22786 = bht_rd_addr_hashed_p1_f == 8'hb1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_177; // @[Reg.scala 27:20] + wire [1:0] _T_23121 = _T_22786 ? bht_bank_rd_data_out_0_177 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23376 = _T_23375 | _T_23121; // @[Mux.scala 27:72] - wire _T_22789 = bht_rd_addr_hashed_p1_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_179; // @[Reg.scala 27:20] - wire [1:0] _T_23122 = _T_22789 ? bht_bank_rd_data_out_0_179 : 2'h0; // @[Mux.scala 27:72] + wire _T_22788 = bht_rd_addr_hashed_p1_f == 8'hb2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_178; // @[Reg.scala 27:20] + wire [1:0] _T_23122 = _T_22788 ? bht_bank_rd_data_out_0_178 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23377 = _T_23376 | _T_23122; // @[Mux.scala 27:72] - wire _T_22791 = bht_rd_addr_hashed_p1_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_180; // @[Reg.scala 27:20] - wire [1:0] _T_23123 = _T_22791 ? bht_bank_rd_data_out_0_180 : 2'h0; // @[Mux.scala 27:72] + wire _T_22790 = bht_rd_addr_hashed_p1_f == 8'hb3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_179; // @[Reg.scala 27:20] + wire [1:0] _T_23123 = _T_22790 ? bht_bank_rd_data_out_0_179 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23378 = _T_23377 | _T_23123; // @[Mux.scala 27:72] - wire _T_22793 = bht_rd_addr_hashed_p1_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_181; // @[Reg.scala 27:20] - wire [1:0] _T_23124 = _T_22793 ? bht_bank_rd_data_out_0_181 : 2'h0; // @[Mux.scala 27:72] + wire _T_22792 = bht_rd_addr_hashed_p1_f == 8'hb4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_180; // @[Reg.scala 27:20] + wire [1:0] _T_23124 = _T_22792 ? bht_bank_rd_data_out_0_180 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23379 = _T_23378 | _T_23124; // @[Mux.scala 27:72] - wire _T_22795 = bht_rd_addr_hashed_p1_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_182; // @[Reg.scala 27:20] - wire [1:0] _T_23125 = _T_22795 ? bht_bank_rd_data_out_0_182 : 2'h0; // @[Mux.scala 27:72] + wire _T_22794 = bht_rd_addr_hashed_p1_f == 8'hb5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_181; // @[Reg.scala 27:20] + wire [1:0] _T_23125 = _T_22794 ? bht_bank_rd_data_out_0_181 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23380 = _T_23379 | _T_23125; // @[Mux.scala 27:72] - wire _T_22797 = bht_rd_addr_hashed_p1_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_183; // @[Reg.scala 27:20] - wire [1:0] _T_23126 = _T_22797 ? bht_bank_rd_data_out_0_183 : 2'h0; // @[Mux.scala 27:72] + wire _T_22796 = bht_rd_addr_hashed_p1_f == 8'hb6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_182; // @[Reg.scala 27:20] + wire [1:0] _T_23126 = _T_22796 ? bht_bank_rd_data_out_0_182 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23381 = _T_23380 | _T_23126; // @[Mux.scala 27:72] - wire _T_22799 = bht_rd_addr_hashed_p1_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_184; // @[Reg.scala 27:20] - wire [1:0] _T_23127 = _T_22799 ? bht_bank_rd_data_out_0_184 : 2'h0; // @[Mux.scala 27:72] + wire _T_22798 = bht_rd_addr_hashed_p1_f == 8'hb7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_183; // @[Reg.scala 27:20] + wire [1:0] _T_23127 = _T_22798 ? bht_bank_rd_data_out_0_183 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23382 = _T_23381 | _T_23127; // @[Mux.scala 27:72] - wire _T_22801 = bht_rd_addr_hashed_p1_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_185; // @[Reg.scala 27:20] - wire [1:0] _T_23128 = _T_22801 ? bht_bank_rd_data_out_0_185 : 2'h0; // @[Mux.scala 27:72] + wire _T_22800 = bht_rd_addr_hashed_p1_f == 8'hb8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_184; // @[Reg.scala 27:20] + wire [1:0] _T_23128 = _T_22800 ? bht_bank_rd_data_out_0_184 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23383 = _T_23382 | _T_23128; // @[Mux.scala 27:72] - wire _T_22803 = bht_rd_addr_hashed_p1_f == 8'hba; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_186; // @[Reg.scala 27:20] - wire [1:0] _T_23129 = _T_22803 ? bht_bank_rd_data_out_0_186 : 2'h0; // @[Mux.scala 27:72] + wire _T_22802 = bht_rd_addr_hashed_p1_f == 8'hb9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_185; // @[Reg.scala 27:20] + wire [1:0] _T_23129 = _T_22802 ? bht_bank_rd_data_out_0_185 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23384 = _T_23383 | _T_23129; // @[Mux.scala 27:72] - wire _T_22805 = bht_rd_addr_hashed_p1_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_187; // @[Reg.scala 27:20] - wire [1:0] _T_23130 = _T_22805 ? bht_bank_rd_data_out_0_187 : 2'h0; // @[Mux.scala 27:72] + wire _T_22804 = bht_rd_addr_hashed_p1_f == 8'hba; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_186; // @[Reg.scala 27:20] + wire [1:0] _T_23130 = _T_22804 ? bht_bank_rd_data_out_0_186 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23385 = _T_23384 | _T_23130; // @[Mux.scala 27:72] - wire _T_22807 = bht_rd_addr_hashed_p1_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_188; // @[Reg.scala 27:20] - wire [1:0] _T_23131 = _T_22807 ? bht_bank_rd_data_out_0_188 : 2'h0; // @[Mux.scala 27:72] + wire _T_22806 = bht_rd_addr_hashed_p1_f == 8'hbb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_187; // @[Reg.scala 27:20] + wire [1:0] _T_23131 = _T_22806 ? bht_bank_rd_data_out_0_187 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23386 = _T_23385 | _T_23131; // @[Mux.scala 27:72] - wire _T_22809 = bht_rd_addr_hashed_p1_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_189; // @[Reg.scala 27:20] - wire [1:0] _T_23132 = _T_22809 ? bht_bank_rd_data_out_0_189 : 2'h0; // @[Mux.scala 27:72] + wire _T_22808 = bht_rd_addr_hashed_p1_f == 8'hbc; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_188; // @[Reg.scala 27:20] + wire [1:0] _T_23132 = _T_22808 ? bht_bank_rd_data_out_0_188 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23387 = _T_23386 | _T_23132; // @[Mux.scala 27:72] - wire _T_22811 = bht_rd_addr_hashed_p1_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_190; // @[Reg.scala 27:20] - wire [1:0] _T_23133 = _T_22811 ? bht_bank_rd_data_out_0_190 : 2'h0; // @[Mux.scala 27:72] + wire _T_22810 = bht_rd_addr_hashed_p1_f == 8'hbd; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_189; // @[Reg.scala 27:20] + wire [1:0] _T_23133 = _T_22810 ? bht_bank_rd_data_out_0_189 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23388 = _T_23387 | _T_23133; // @[Mux.scala 27:72] - wire _T_22813 = bht_rd_addr_hashed_p1_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_191; // @[Reg.scala 27:20] - wire [1:0] _T_23134 = _T_22813 ? bht_bank_rd_data_out_0_191 : 2'h0; // @[Mux.scala 27:72] + wire _T_22812 = bht_rd_addr_hashed_p1_f == 8'hbe; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_190; // @[Reg.scala 27:20] + wire [1:0] _T_23134 = _T_22812 ? bht_bank_rd_data_out_0_190 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23389 = _T_23388 | _T_23134; // @[Mux.scala 27:72] - wire _T_22815 = bht_rd_addr_hashed_p1_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_192; // @[Reg.scala 27:20] - wire [1:0] _T_23135 = _T_22815 ? bht_bank_rd_data_out_0_192 : 2'h0; // @[Mux.scala 27:72] + wire _T_22814 = bht_rd_addr_hashed_p1_f == 8'hbf; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_191; // @[Reg.scala 27:20] + wire [1:0] _T_23135 = _T_22814 ? bht_bank_rd_data_out_0_191 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23390 = _T_23389 | _T_23135; // @[Mux.scala 27:72] - wire _T_22817 = bht_rd_addr_hashed_p1_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_193; // @[Reg.scala 27:20] - wire [1:0] _T_23136 = _T_22817 ? bht_bank_rd_data_out_0_193 : 2'h0; // @[Mux.scala 27:72] + wire _T_22816 = bht_rd_addr_hashed_p1_f == 8'hc0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_192; // @[Reg.scala 27:20] + wire [1:0] _T_23136 = _T_22816 ? bht_bank_rd_data_out_0_192 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23391 = _T_23390 | _T_23136; // @[Mux.scala 27:72] - wire _T_22819 = bht_rd_addr_hashed_p1_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_194; // @[Reg.scala 27:20] - wire [1:0] _T_23137 = _T_22819 ? bht_bank_rd_data_out_0_194 : 2'h0; // @[Mux.scala 27:72] + wire _T_22818 = bht_rd_addr_hashed_p1_f == 8'hc1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_193; // @[Reg.scala 27:20] + wire [1:0] _T_23137 = _T_22818 ? bht_bank_rd_data_out_0_193 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23392 = _T_23391 | _T_23137; // @[Mux.scala 27:72] - wire _T_22821 = bht_rd_addr_hashed_p1_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_195; // @[Reg.scala 27:20] - wire [1:0] _T_23138 = _T_22821 ? bht_bank_rd_data_out_0_195 : 2'h0; // @[Mux.scala 27:72] + wire _T_22820 = bht_rd_addr_hashed_p1_f == 8'hc2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_194; // @[Reg.scala 27:20] + wire [1:0] _T_23138 = _T_22820 ? bht_bank_rd_data_out_0_194 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23393 = _T_23392 | _T_23138; // @[Mux.scala 27:72] - wire _T_22823 = bht_rd_addr_hashed_p1_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_196; // @[Reg.scala 27:20] - wire [1:0] _T_23139 = _T_22823 ? bht_bank_rd_data_out_0_196 : 2'h0; // @[Mux.scala 27:72] + wire _T_22822 = bht_rd_addr_hashed_p1_f == 8'hc3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_195; // @[Reg.scala 27:20] + wire [1:0] _T_23139 = _T_22822 ? bht_bank_rd_data_out_0_195 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23394 = _T_23393 | _T_23139; // @[Mux.scala 27:72] - wire _T_22825 = bht_rd_addr_hashed_p1_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_197; // @[Reg.scala 27:20] - wire [1:0] _T_23140 = _T_22825 ? bht_bank_rd_data_out_0_197 : 2'h0; // @[Mux.scala 27:72] + wire _T_22824 = bht_rd_addr_hashed_p1_f == 8'hc4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_196; // @[Reg.scala 27:20] + wire [1:0] _T_23140 = _T_22824 ? bht_bank_rd_data_out_0_196 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23395 = _T_23394 | _T_23140; // @[Mux.scala 27:72] - wire _T_22827 = bht_rd_addr_hashed_p1_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_198; // @[Reg.scala 27:20] - wire [1:0] _T_23141 = _T_22827 ? bht_bank_rd_data_out_0_198 : 2'h0; // @[Mux.scala 27:72] + wire _T_22826 = bht_rd_addr_hashed_p1_f == 8'hc5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_197; // @[Reg.scala 27:20] + wire [1:0] _T_23141 = _T_22826 ? bht_bank_rd_data_out_0_197 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23396 = _T_23395 | _T_23141; // @[Mux.scala 27:72] - wire _T_22829 = bht_rd_addr_hashed_p1_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_199; // @[Reg.scala 27:20] - wire [1:0] _T_23142 = _T_22829 ? bht_bank_rd_data_out_0_199 : 2'h0; // @[Mux.scala 27:72] + wire _T_22828 = bht_rd_addr_hashed_p1_f == 8'hc6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_198; // @[Reg.scala 27:20] + wire [1:0] _T_23142 = _T_22828 ? bht_bank_rd_data_out_0_198 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23397 = _T_23396 | _T_23142; // @[Mux.scala 27:72] - wire _T_22831 = bht_rd_addr_hashed_p1_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_200; // @[Reg.scala 27:20] - wire [1:0] _T_23143 = _T_22831 ? bht_bank_rd_data_out_0_200 : 2'h0; // @[Mux.scala 27:72] + wire _T_22830 = bht_rd_addr_hashed_p1_f == 8'hc7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_199; // @[Reg.scala 27:20] + wire [1:0] _T_23143 = _T_22830 ? bht_bank_rd_data_out_0_199 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23398 = _T_23397 | _T_23143; // @[Mux.scala 27:72] - wire _T_22833 = bht_rd_addr_hashed_p1_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_201; // @[Reg.scala 27:20] - wire [1:0] _T_23144 = _T_22833 ? bht_bank_rd_data_out_0_201 : 2'h0; // @[Mux.scala 27:72] + wire _T_22832 = bht_rd_addr_hashed_p1_f == 8'hc8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_200; // @[Reg.scala 27:20] + wire [1:0] _T_23144 = _T_22832 ? bht_bank_rd_data_out_0_200 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23399 = _T_23398 | _T_23144; // @[Mux.scala 27:72] - wire _T_22835 = bht_rd_addr_hashed_p1_f == 8'hca; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_202; // @[Reg.scala 27:20] - wire [1:0] _T_23145 = _T_22835 ? bht_bank_rd_data_out_0_202 : 2'h0; // @[Mux.scala 27:72] + wire _T_22834 = bht_rd_addr_hashed_p1_f == 8'hc9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_201; // @[Reg.scala 27:20] + wire [1:0] _T_23145 = _T_22834 ? bht_bank_rd_data_out_0_201 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23400 = _T_23399 | _T_23145; // @[Mux.scala 27:72] - wire _T_22837 = bht_rd_addr_hashed_p1_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_203; // @[Reg.scala 27:20] - wire [1:0] _T_23146 = _T_22837 ? bht_bank_rd_data_out_0_203 : 2'h0; // @[Mux.scala 27:72] + wire _T_22836 = bht_rd_addr_hashed_p1_f == 8'hca; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_202; // @[Reg.scala 27:20] + wire [1:0] _T_23146 = _T_22836 ? bht_bank_rd_data_out_0_202 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23401 = _T_23400 | _T_23146; // @[Mux.scala 27:72] - wire _T_22839 = bht_rd_addr_hashed_p1_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_204; // @[Reg.scala 27:20] - wire [1:0] _T_23147 = _T_22839 ? bht_bank_rd_data_out_0_204 : 2'h0; // @[Mux.scala 27:72] + wire _T_22838 = bht_rd_addr_hashed_p1_f == 8'hcb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_203; // @[Reg.scala 27:20] + wire [1:0] _T_23147 = _T_22838 ? bht_bank_rd_data_out_0_203 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23402 = _T_23401 | _T_23147; // @[Mux.scala 27:72] - wire _T_22841 = bht_rd_addr_hashed_p1_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_205; // @[Reg.scala 27:20] - wire [1:0] _T_23148 = _T_22841 ? bht_bank_rd_data_out_0_205 : 2'h0; // @[Mux.scala 27:72] + wire _T_22840 = bht_rd_addr_hashed_p1_f == 8'hcc; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_204; // @[Reg.scala 27:20] + wire [1:0] _T_23148 = _T_22840 ? bht_bank_rd_data_out_0_204 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23403 = _T_23402 | _T_23148; // @[Mux.scala 27:72] - wire _T_22843 = bht_rd_addr_hashed_p1_f == 8'hce; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_206; // @[Reg.scala 27:20] - wire [1:0] _T_23149 = _T_22843 ? bht_bank_rd_data_out_0_206 : 2'h0; // @[Mux.scala 27:72] + wire _T_22842 = bht_rd_addr_hashed_p1_f == 8'hcd; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_205; // @[Reg.scala 27:20] + wire [1:0] _T_23149 = _T_22842 ? bht_bank_rd_data_out_0_205 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23404 = _T_23403 | _T_23149; // @[Mux.scala 27:72] - wire _T_22845 = bht_rd_addr_hashed_p1_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_207; // @[Reg.scala 27:20] - wire [1:0] _T_23150 = _T_22845 ? bht_bank_rd_data_out_0_207 : 2'h0; // @[Mux.scala 27:72] + wire _T_22844 = bht_rd_addr_hashed_p1_f == 8'hce; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_206; // @[Reg.scala 27:20] + wire [1:0] _T_23150 = _T_22844 ? bht_bank_rd_data_out_0_206 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23405 = _T_23404 | _T_23150; // @[Mux.scala 27:72] - wire _T_22847 = bht_rd_addr_hashed_p1_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_208; // @[Reg.scala 27:20] - wire [1:0] _T_23151 = _T_22847 ? bht_bank_rd_data_out_0_208 : 2'h0; // @[Mux.scala 27:72] + wire _T_22846 = bht_rd_addr_hashed_p1_f == 8'hcf; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_207; // @[Reg.scala 27:20] + wire [1:0] _T_23151 = _T_22846 ? bht_bank_rd_data_out_0_207 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23406 = _T_23405 | _T_23151; // @[Mux.scala 27:72] - wire _T_22849 = bht_rd_addr_hashed_p1_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_209; // @[Reg.scala 27:20] - wire [1:0] _T_23152 = _T_22849 ? bht_bank_rd_data_out_0_209 : 2'h0; // @[Mux.scala 27:72] + wire _T_22848 = bht_rd_addr_hashed_p1_f == 8'hd0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_208; // @[Reg.scala 27:20] + wire [1:0] _T_23152 = _T_22848 ? bht_bank_rd_data_out_0_208 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23407 = _T_23406 | _T_23152; // @[Mux.scala 27:72] - wire _T_22851 = bht_rd_addr_hashed_p1_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_210; // @[Reg.scala 27:20] - wire [1:0] _T_23153 = _T_22851 ? bht_bank_rd_data_out_0_210 : 2'h0; // @[Mux.scala 27:72] + wire _T_22850 = bht_rd_addr_hashed_p1_f == 8'hd1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_209; // @[Reg.scala 27:20] + wire [1:0] _T_23153 = _T_22850 ? bht_bank_rd_data_out_0_209 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23408 = _T_23407 | _T_23153; // @[Mux.scala 27:72] - wire _T_22853 = bht_rd_addr_hashed_p1_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_211; // @[Reg.scala 27:20] - wire [1:0] _T_23154 = _T_22853 ? bht_bank_rd_data_out_0_211 : 2'h0; // @[Mux.scala 27:72] + wire _T_22852 = bht_rd_addr_hashed_p1_f == 8'hd2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_210; // @[Reg.scala 27:20] + wire [1:0] _T_23154 = _T_22852 ? bht_bank_rd_data_out_0_210 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23409 = _T_23408 | _T_23154; // @[Mux.scala 27:72] - wire _T_22855 = bht_rd_addr_hashed_p1_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_212; // @[Reg.scala 27:20] - wire [1:0] _T_23155 = _T_22855 ? bht_bank_rd_data_out_0_212 : 2'h0; // @[Mux.scala 27:72] + wire _T_22854 = bht_rd_addr_hashed_p1_f == 8'hd3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_211; // @[Reg.scala 27:20] + wire [1:0] _T_23155 = _T_22854 ? bht_bank_rd_data_out_0_211 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23410 = _T_23409 | _T_23155; // @[Mux.scala 27:72] - wire _T_22857 = bht_rd_addr_hashed_p1_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_213; // @[Reg.scala 27:20] - wire [1:0] _T_23156 = _T_22857 ? bht_bank_rd_data_out_0_213 : 2'h0; // @[Mux.scala 27:72] + wire _T_22856 = bht_rd_addr_hashed_p1_f == 8'hd4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_212; // @[Reg.scala 27:20] + wire [1:0] _T_23156 = _T_22856 ? bht_bank_rd_data_out_0_212 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23411 = _T_23410 | _T_23156; // @[Mux.scala 27:72] - wire _T_22859 = bht_rd_addr_hashed_p1_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_214; // @[Reg.scala 27:20] - wire [1:0] _T_23157 = _T_22859 ? bht_bank_rd_data_out_0_214 : 2'h0; // @[Mux.scala 27:72] + wire _T_22858 = bht_rd_addr_hashed_p1_f == 8'hd5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_213; // @[Reg.scala 27:20] + wire [1:0] _T_23157 = _T_22858 ? bht_bank_rd_data_out_0_213 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23412 = _T_23411 | _T_23157; // @[Mux.scala 27:72] - wire _T_22861 = bht_rd_addr_hashed_p1_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_215; // @[Reg.scala 27:20] - wire [1:0] _T_23158 = _T_22861 ? bht_bank_rd_data_out_0_215 : 2'h0; // @[Mux.scala 27:72] + wire _T_22860 = bht_rd_addr_hashed_p1_f == 8'hd6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_214; // @[Reg.scala 27:20] + wire [1:0] _T_23158 = _T_22860 ? bht_bank_rd_data_out_0_214 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23413 = _T_23412 | _T_23158; // @[Mux.scala 27:72] - wire _T_22863 = bht_rd_addr_hashed_p1_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_216; // @[Reg.scala 27:20] - wire [1:0] _T_23159 = _T_22863 ? bht_bank_rd_data_out_0_216 : 2'h0; // @[Mux.scala 27:72] + wire _T_22862 = bht_rd_addr_hashed_p1_f == 8'hd7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_215; // @[Reg.scala 27:20] + wire [1:0] _T_23159 = _T_22862 ? bht_bank_rd_data_out_0_215 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23414 = _T_23413 | _T_23159; // @[Mux.scala 27:72] - wire _T_22865 = bht_rd_addr_hashed_p1_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_217; // @[Reg.scala 27:20] - wire [1:0] _T_23160 = _T_22865 ? bht_bank_rd_data_out_0_217 : 2'h0; // @[Mux.scala 27:72] + wire _T_22864 = bht_rd_addr_hashed_p1_f == 8'hd8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_216; // @[Reg.scala 27:20] + wire [1:0] _T_23160 = _T_22864 ? bht_bank_rd_data_out_0_216 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23415 = _T_23414 | _T_23160; // @[Mux.scala 27:72] - wire _T_22867 = bht_rd_addr_hashed_p1_f == 8'hda; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_218; // @[Reg.scala 27:20] - wire [1:0] _T_23161 = _T_22867 ? bht_bank_rd_data_out_0_218 : 2'h0; // @[Mux.scala 27:72] + wire _T_22866 = bht_rd_addr_hashed_p1_f == 8'hd9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_217; // @[Reg.scala 27:20] + wire [1:0] _T_23161 = _T_22866 ? bht_bank_rd_data_out_0_217 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23416 = _T_23415 | _T_23161; // @[Mux.scala 27:72] - wire _T_22869 = bht_rd_addr_hashed_p1_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_219; // @[Reg.scala 27:20] - wire [1:0] _T_23162 = _T_22869 ? bht_bank_rd_data_out_0_219 : 2'h0; // @[Mux.scala 27:72] + wire _T_22868 = bht_rd_addr_hashed_p1_f == 8'hda; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_218; // @[Reg.scala 27:20] + wire [1:0] _T_23162 = _T_22868 ? bht_bank_rd_data_out_0_218 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23417 = _T_23416 | _T_23162; // @[Mux.scala 27:72] - wire _T_22871 = bht_rd_addr_hashed_p1_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_220; // @[Reg.scala 27:20] - wire [1:0] _T_23163 = _T_22871 ? bht_bank_rd_data_out_0_220 : 2'h0; // @[Mux.scala 27:72] + wire _T_22870 = bht_rd_addr_hashed_p1_f == 8'hdb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_219; // @[Reg.scala 27:20] + wire [1:0] _T_23163 = _T_22870 ? bht_bank_rd_data_out_0_219 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23418 = _T_23417 | _T_23163; // @[Mux.scala 27:72] - wire _T_22873 = bht_rd_addr_hashed_p1_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_221; // @[Reg.scala 27:20] - wire [1:0] _T_23164 = _T_22873 ? bht_bank_rd_data_out_0_221 : 2'h0; // @[Mux.scala 27:72] + wire _T_22872 = bht_rd_addr_hashed_p1_f == 8'hdc; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_220; // @[Reg.scala 27:20] + wire [1:0] _T_23164 = _T_22872 ? bht_bank_rd_data_out_0_220 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23419 = _T_23418 | _T_23164; // @[Mux.scala 27:72] - wire _T_22875 = bht_rd_addr_hashed_p1_f == 8'hde; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_222; // @[Reg.scala 27:20] - wire [1:0] _T_23165 = _T_22875 ? bht_bank_rd_data_out_0_222 : 2'h0; // @[Mux.scala 27:72] + wire _T_22874 = bht_rd_addr_hashed_p1_f == 8'hdd; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_221; // @[Reg.scala 27:20] + wire [1:0] _T_23165 = _T_22874 ? bht_bank_rd_data_out_0_221 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23420 = _T_23419 | _T_23165; // @[Mux.scala 27:72] - wire _T_22877 = bht_rd_addr_hashed_p1_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_223; // @[Reg.scala 27:20] - wire [1:0] _T_23166 = _T_22877 ? bht_bank_rd_data_out_0_223 : 2'h0; // @[Mux.scala 27:72] + wire _T_22876 = bht_rd_addr_hashed_p1_f == 8'hde; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_222; // @[Reg.scala 27:20] + wire [1:0] _T_23166 = _T_22876 ? bht_bank_rd_data_out_0_222 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23421 = _T_23420 | _T_23166; // @[Mux.scala 27:72] - wire _T_22879 = bht_rd_addr_hashed_p1_f == 8'he0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_224; // @[Reg.scala 27:20] - wire [1:0] _T_23167 = _T_22879 ? bht_bank_rd_data_out_0_224 : 2'h0; // @[Mux.scala 27:72] + wire _T_22878 = bht_rd_addr_hashed_p1_f == 8'hdf; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_223; // @[Reg.scala 27:20] + wire [1:0] _T_23167 = _T_22878 ? bht_bank_rd_data_out_0_223 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23422 = _T_23421 | _T_23167; // @[Mux.scala 27:72] - wire _T_22881 = bht_rd_addr_hashed_p1_f == 8'he1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_225; // @[Reg.scala 27:20] - wire [1:0] _T_23168 = _T_22881 ? bht_bank_rd_data_out_0_225 : 2'h0; // @[Mux.scala 27:72] + wire _T_22880 = bht_rd_addr_hashed_p1_f == 8'he0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_224; // @[Reg.scala 27:20] + wire [1:0] _T_23168 = _T_22880 ? bht_bank_rd_data_out_0_224 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23423 = _T_23422 | _T_23168; // @[Mux.scala 27:72] - wire _T_22883 = bht_rd_addr_hashed_p1_f == 8'he2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_226; // @[Reg.scala 27:20] - wire [1:0] _T_23169 = _T_22883 ? bht_bank_rd_data_out_0_226 : 2'h0; // @[Mux.scala 27:72] + wire _T_22882 = bht_rd_addr_hashed_p1_f == 8'he1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_225; // @[Reg.scala 27:20] + wire [1:0] _T_23169 = _T_22882 ? bht_bank_rd_data_out_0_225 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23424 = _T_23423 | _T_23169; // @[Mux.scala 27:72] - wire _T_22885 = bht_rd_addr_hashed_p1_f == 8'he3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_227; // @[Reg.scala 27:20] - wire [1:0] _T_23170 = _T_22885 ? bht_bank_rd_data_out_0_227 : 2'h0; // @[Mux.scala 27:72] + wire _T_22884 = bht_rd_addr_hashed_p1_f == 8'he2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_226; // @[Reg.scala 27:20] + wire [1:0] _T_23170 = _T_22884 ? bht_bank_rd_data_out_0_226 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23425 = _T_23424 | _T_23170; // @[Mux.scala 27:72] - wire _T_22887 = bht_rd_addr_hashed_p1_f == 8'he4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_228; // @[Reg.scala 27:20] - wire [1:0] _T_23171 = _T_22887 ? bht_bank_rd_data_out_0_228 : 2'h0; // @[Mux.scala 27:72] + wire _T_22886 = bht_rd_addr_hashed_p1_f == 8'he3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_227; // @[Reg.scala 27:20] + wire [1:0] _T_23171 = _T_22886 ? bht_bank_rd_data_out_0_227 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23426 = _T_23425 | _T_23171; // @[Mux.scala 27:72] - wire _T_22889 = bht_rd_addr_hashed_p1_f == 8'he5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_229; // @[Reg.scala 27:20] - wire [1:0] _T_23172 = _T_22889 ? bht_bank_rd_data_out_0_229 : 2'h0; // @[Mux.scala 27:72] + wire _T_22888 = bht_rd_addr_hashed_p1_f == 8'he4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_228; // @[Reg.scala 27:20] + wire [1:0] _T_23172 = _T_22888 ? bht_bank_rd_data_out_0_228 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23427 = _T_23426 | _T_23172; // @[Mux.scala 27:72] - wire _T_22891 = bht_rd_addr_hashed_p1_f == 8'he6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_230; // @[Reg.scala 27:20] - wire [1:0] _T_23173 = _T_22891 ? bht_bank_rd_data_out_0_230 : 2'h0; // @[Mux.scala 27:72] + wire _T_22890 = bht_rd_addr_hashed_p1_f == 8'he5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_229; // @[Reg.scala 27:20] + wire [1:0] _T_23173 = _T_22890 ? bht_bank_rd_data_out_0_229 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23428 = _T_23427 | _T_23173; // @[Mux.scala 27:72] - wire _T_22893 = bht_rd_addr_hashed_p1_f == 8'he7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_231; // @[Reg.scala 27:20] - wire [1:0] _T_23174 = _T_22893 ? bht_bank_rd_data_out_0_231 : 2'h0; // @[Mux.scala 27:72] + wire _T_22892 = bht_rd_addr_hashed_p1_f == 8'he6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_230; // @[Reg.scala 27:20] + wire [1:0] _T_23174 = _T_22892 ? bht_bank_rd_data_out_0_230 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23429 = _T_23428 | _T_23174; // @[Mux.scala 27:72] - wire _T_22895 = bht_rd_addr_hashed_p1_f == 8'he8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_232; // @[Reg.scala 27:20] - wire [1:0] _T_23175 = _T_22895 ? bht_bank_rd_data_out_0_232 : 2'h0; // @[Mux.scala 27:72] + wire _T_22894 = bht_rd_addr_hashed_p1_f == 8'he7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_231; // @[Reg.scala 27:20] + wire [1:0] _T_23175 = _T_22894 ? bht_bank_rd_data_out_0_231 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23430 = _T_23429 | _T_23175; // @[Mux.scala 27:72] - wire _T_22897 = bht_rd_addr_hashed_p1_f == 8'he9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_233; // @[Reg.scala 27:20] - wire [1:0] _T_23176 = _T_22897 ? bht_bank_rd_data_out_0_233 : 2'h0; // @[Mux.scala 27:72] + wire _T_22896 = bht_rd_addr_hashed_p1_f == 8'he8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_232; // @[Reg.scala 27:20] + wire [1:0] _T_23176 = _T_22896 ? bht_bank_rd_data_out_0_232 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23431 = _T_23430 | _T_23176; // @[Mux.scala 27:72] - wire _T_22899 = bht_rd_addr_hashed_p1_f == 8'hea; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_234; // @[Reg.scala 27:20] - wire [1:0] _T_23177 = _T_22899 ? bht_bank_rd_data_out_0_234 : 2'h0; // @[Mux.scala 27:72] + wire _T_22898 = bht_rd_addr_hashed_p1_f == 8'he9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_233; // @[Reg.scala 27:20] + wire [1:0] _T_23177 = _T_22898 ? bht_bank_rd_data_out_0_233 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23432 = _T_23431 | _T_23177; // @[Mux.scala 27:72] - wire _T_22901 = bht_rd_addr_hashed_p1_f == 8'heb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_235; // @[Reg.scala 27:20] - wire [1:0] _T_23178 = _T_22901 ? bht_bank_rd_data_out_0_235 : 2'h0; // @[Mux.scala 27:72] + wire _T_22900 = bht_rd_addr_hashed_p1_f == 8'hea; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_234; // @[Reg.scala 27:20] + wire [1:0] _T_23178 = _T_22900 ? bht_bank_rd_data_out_0_234 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23433 = _T_23432 | _T_23178; // @[Mux.scala 27:72] - wire _T_22903 = bht_rd_addr_hashed_p1_f == 8'hec; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_236; // @[Reg.scala 27:20] - wire [1:0] _T_23179 = _T_22903 ? bht_bank_rd_data_out_0_236 : 2'h0; // @[Mux.scala 27:72] + wire _T_22902 = bht_rd_addr_hashed_p1_f == 8'heb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_235; // @[Reg.scala 27:20] + wire [1:0] _T_23179 = _T_22902 ? bht_bank_rd_data_out_0_235 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23434 = _T_23433 | _T_23179; // @[Mux.scala 27:72] - wire _T_22905 = bht_rd_addr_hashed_p1_f == 8'hed; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_237; // @[Reg.scala 27:20] - wire [1:0] _T_23180 = _T_22905 ? bht_bank_rd_data_out_0_237 : 2'h0; // @[Mux.scala 27:72] + wire _T_22904 = bht_rd_addr_hashed_p1_f == 8'hec; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_236; // @[Reg.scala 27:20] + wire [1:0] _T_23180 = _T_22904 ? bht_bank_rd_data_out_0_236 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23435 = _T_23434 | _T_23180; // @[Mux.scala 27:72] - wire _T_22907 = bht_rd_addr_hashed_p1_f == 8'hee; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_238; // @[Reg.scala 27:20] - wire [1:0] _T_23181 = _T_22907 ? bht_bank_rd_data_out_0_238 : 2'h0; // @[Mux.scala 27:72] + wire _T_22906 = bht_rd_addr_hashed_p1_f == 8'hed; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_237; // @[Reg.scala 27:20] + wire [1:0] _T_23181 = _T_22906 ? bht_bank_rd_data_out_0_237 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23436 = _T_23435 | _T_23181; // @[Mux.scala 27:72] - wire _T_22909 = bht_rd_addr_hashed_p1_f == 8'hef; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_239; // @[Reg.scala 27:20] - wire [1:0] _T_23182 = _T_22909 ? bht_bank_rd_data_out_0_239 : 2'h0; // @[Mux.scala 27:72] + wire _T_22908 = bht_rd_addr_hashed_p1_f == 8'hee; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_238; // @[Reg.scala 27:20] + wire [1:0] _T_23182 = _T_22908 ? bht_bank_rd_data_out_0_238 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23437 = _T_23436 | _T_23182; // @[Mux.scala 27:72] - wire _T_22911 = bht_rd_addr_hashed_p1_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_240; // @[Reg.scala 27:20] - wire [1:0] _T_23183 = _T_22911 ? bht_bank_rd_data_out_0_240 : 2'h0; // @[Mux.scala 27:72] + wire _T_22910 = bht_rd_addr_hashed_p1_f == 8'hef; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_239; // @[Reg.scala 27:20] + wire [1:0] _T_23183 = _T_22910 ? bht_bank_rd_data_out_0_239 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23438 = _T_23437 | _T_23183; // @[Mux.scala 27:72] - wire _T_22913 = bht_rd_addr_hashed_p1_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_241; // @[Reg.scala 27:20] - wire [1:0] _T_23184 = _T_22913 ? bht_bank_rd_data_out_0_241 : 2'h0; // @[Mux.scala 27:72] + wire _T_22912 = bht_rd_addr_hashed_p1_f == 8'hf0; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_240; // @[Reg.scala 27:20] + wire [1:0] _T_23184 = _T_22912 ? bht_bank_rd_data_out_0_240 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23439 = _T_23438 | _T_23184; // @[Mux.scala 27:72] - wire _T_22915 = bht_rd_addr_hashed_p1_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_242; // @[Reg.scala 27:20] - wire [1:0] _T_23185 = _T_22915 ? bht_bank_rd_data_out_0_242 : 2'h0; // @[Mux.scala 27:72] + wire _T_22914 = bht_rd_addr_hashed_p1_f == 8'hf1; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_241; // @[Reg.scala 27:20] + wire [1:0] _T_23185 = _T_22914 ? bht_bank_rd_data_out_0_241 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23440 = _T_23439 | _T_23185; // @[Mux.scala 27:72] - wire _T_22917 = bht_rd_addr_hashed_p1_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_243; // @[Reg.scala 27:20] - wire [1:0] _T_23186 = _T_22917 ? bht_bank_rd_data_out_0_243 : 2'h0; // @[Mux.scala 27:72] + wire _T_22916 = bht_rd_addr_hashed_p1_f == 8'hf2; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_242; // @[Reg.scala 27:20] + wire [1:0] _T_23186 = _T_22916 ? bht_bank_rd_data_out_0_242 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23441 = _T_23440 | _T_23186; // @[Mux.scala 27:72] - wire _T_22919 = bht_rd_addr_hashed_p1_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_244; // @[Reg.scala 27:20] - wire [1:0] _T_23187 = _T_22919 ? bht_bank_rd_data_out_0_244 : 2'h0; // @[Mux.scala 27:72] + wire _T_22918 = bht_rd_addr_hashed_p1_f == 8'hf3; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_243; // @[Reg.scala 27:20] + wire [1:0] _T_23187 = _T_22918 ? bht_bank_rd_data_out_0_243 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23442 = _T_23441 | _T_23187; // @[Mux.scala 27:72] - wire _T_22921 = bht_rd_addr_hashed_p1_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_245; // @[Reg.scala 27:20] - wire [1:0] _T_23188 = _T_22921 ? bht_bank_rd_data_out_0_245 : 2'h0; // @[Mux.scala 27:72] + wire _T_22920 = bht_rd_addr_hashed_p1_f == 8'hf4; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_244; // @[Reg.scala 27:20] + wire [1:0] _T_23188 = _T_22920 ? bht_bank_rd_data_out_0_244 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23443 = _T_23442 | _T_23188; // @[Mux.scala 27:72] - wire _T_22923 = bht_rd_addr_hashed_p1_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_246; // @[Reg.scala 27:20] - wire [1:0] _T_23189 = _T_22923 ? bht_bank_rd_data_out_0_246 : 2'h0; // @[Mux.scala 27:72] + wire _T_22922 = bht_rd_addr_hashed_p1_f == 8'hf5; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_245; // @[Reg.scala 27:20] + wire [1:0] _T_23189 = _T_22922 ? bht_bank_rd_data_out_0_245 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23444 = _T_23443 | _T_23189; // @[Mux.scala 27:72] - wire _T_22925 = bht_rd_addr_hashed_p1_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_247; // @[Reg.scala 27:20] - wire [1:0] _T_23190 = _T_22925 ? bht_bank_rd_data_out_0_247 : 2'h0; // @[Mux.scala 27:72] + wire _T_22924 = bht_rd_addr_hashed_p1_f == 8'hf6; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_246; // @[Reg.scala 27:20] + wire [1:0] _T_23190 = _T_22924 ? bht_bank_rd_data_out_0_246 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23445 = _T_23444 | _T_23190; // @[Mux.scala 27:72] - wire _T_22927 = bht_rd_addr_hashed_p1_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_248; // @[Reg.scala 27:20] - wire [1:0] _T_23191 = _T_22927 ? bht_bank_rd_data_out_0_248 : 2'h0; // @[Mux.scala 27:72] + wire _T_22926 = bht_rd_addr_hashed_p1_f == 8'hf7; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_247; // @[Reg.scala 27:20] + wire [1:0] _T_23191 = _T_22926 ? bht_bank_rd_data_out_0_247 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23446 = _T_23445 | _T_23191; // @[Mux.scala 27:72] - wire _T_22929 = bht_rd_addr_hashed_p1_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_249; // @[Reg.scala 27:20] - wire [1:0] _T_23192 = _T_22929 ? bht_bank_rd_data_out_0_249 : 2'h0; // @[Mux.scala 27:72] + wire _T_22928 = bht_rd_addr_hashed_p1_f == 8'hf8; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_248; // @[Reg.scala 27:20] + wire [1:0] _T_23192 = _T_22928 ? bht_bank_rd_data_out_0_248 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23447 = _T_23446 | _T_23192; // @[Mux.scala 27:72] - wire _T_22931 = bht_rd_addr_hashed_p1_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_250; // @[Reg.scala 27:20] - wire [1:0] _T_23193 = _T_22931 ? bht_bank_rd_data_out_0_250 : 2'h0; // @[Mux.scala 27:72] + wire _T_22930 = bht_rd_addr_hashed_p1_f == 8'hf9; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_249; // @[Reg.scala 27:20] + wire [1:0] _T_23193 = _T_22930 ? bht_bank_rd_data_out_0_249 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23448 = _T_23447 | _T_23193; // @[Mux.scala 27:72] - wire _T_22933 = bht_rd_addr_hashed_p1_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_251; // @[Reg.scala 27:20] - wire [1:0] _T_23194 = _T_22933 ? bht_bank_rd_data_out_0_251 : 2'h0; // @[Mux.scala 27:72] + wire _T_22932 = bht_rd_addr_hashed_p1_f == 8'hfa; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_250; // @[Reg.scala 27:20] + wire [1:0] _T_23194 = _T_22932 ? bht_bank_rd_data_out_0_250 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23449 = _T_23448 | _T_23194; // @[Mux.scala 27:72] - wire _T_22935 = bht_rd_addr_hashed_p1_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_252; // @[Reg.scala 27:20] - wire [1:0] _T_23195 = _T_22935 ? bht_bank_rd_data_out_0_252 : 2'h0; // @[Mux.scala 27:72] + wire _T_22934 = bht_rd_addr_hashed_p1_f == 8'hfb; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_251; // @[Reg.scala 27:20] + wire [1:0] _T_23195 = _T_22934 ? bht_bank_rd_data_out_0_251 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23450 = _T_23449 | _T_23195; // @[Mux.scala 27:72] - wire _T_22937 = bht_rd_addr_hashed_p1_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_253; // @[Reg.scala 27:20] - wire [1:0] _T_23196 = _T_22937 ? bht_bank_rd_data_out_0_253 : 2'h0; // @[Mux.scala 27:72] + wire _T_22936 = bht_rd_addr_hashed_p1_f == 8'hfc; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_252; // @[Reg.scala 27:20] + wire [1:0] _T_23196 = _T_22936 ? bht_bank_rd_data_out_0_252 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23451 = _T_23450 | _T_23196; // @[Mux.scala 27:72] - wire _T_22939 = bht_rd_addr_hashed_p1_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 468:85] - reg [1:0] bht_bank_rd_data_out_0_254; // @[Reg.scala 27:20] - wire [1:0] _T_23197 = _T_22939 ? bht_bank_rd_data_out_0_254 : 2'h0; // @[Mux.scala 27:72] + wire _T_22938 = bht_rd_addr_hashed_p1_f == 8'hfd; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_253; // @[Reg.scala 27:20] + wire [1:0] _T_23197 = _T_22938 ? bht_bank_rd_data_out_0_253 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_23452 = _T_23451 | _T_23197; // @[Mux.scala 27:72] - wire _T_22941 = bht_rd_addr_hashed_p1_f == 8'hff; // @[el2_ifu_bp_ctl.scala 468:85] + wire _T_22940 = bht_rd_addr_hashed_p1_f == 8'hfe; // @[el2_ifu_bp_ctl.scala 473:85] + reg [1:0] bht_bank_rd_data_out_0_254; // @[Reg.scala 27:20] + wire [1:0] _T_23198 = _T_22940 ? bht_bank_rd_data_out_0_254 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_23453 = _T_23452 | _T_23198; // @[Mux.scala 27:72] + wire _T_22942 = bht_rd_addr_hashed_p1_f == 8'hff; // @[el2_ifu_bp_ctl.scala 473:85] reg [1:0] bht_bank_rd_data_out_0_255; // @[Reg.scala 27:20] - wire [1:0] _T_23198 = _T_22941 ? bht_bank_rd_data_out_0_255 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank0_rd_data_p1_f = _T_23452 | _T_23198; // @[Mux.scala 27:72] - wire [1:0] _T_260 = io_ifc_fetch_addr_f[0] ? bht_bank0_rd_data_p1_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_vbank1_rd_data_f = _T_259 | _T_260; // @[Mux.scala 27:72] - wire _T_264 = bht_force_taken_f[1] | bht_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 293:42] - wire [1:0] wayhit_f = tag_match_way0_expanded_f | tag_match_way1_expanded_f; // @[el2_ifu_bp_ctl.scala 167:44] - wire [1:0] _T_158 = _T_143 ? wayhit_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] wayhit_p1_f = tag_match_way0_expanded_p1_f | tag_match_way1_expanded_p1_f; // @[el2_ifu_bp_ctl.scala 169:50] - wire [1:0] _T_157 = {wayhit_p1_f[0],wayhit_f[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_159 = io_ifc_fetch_addr_f[0] ? _T_157 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_160 = _T_158 | _T_159; // @[Mux.scala 27:72] - wire eoc_near = &io_ifc_fetch_addr_f[4:2]; // @[el2_ifu_bp_ctl.scala 253:64] - wire _T_218 = ~eoc_near; // @[el2_ifu_bp_ctl.scala 256:15] - wire [1:0] _T_220 = ~io_ifc_fetch_addr_f[1:0]; // @[el2_ifu_bp_ctl.scala 256:28] - wire _T_221 = |_T_220; // @[el2_ifu_bp_ctl.scala 256:58] - wire eoc_mask = _T_218 | _T_221; // @[el2_ifu_bp_ctl.scala 256:25] - wire [1:0] _T_162 = {eoc_mask,1'h1}; // @[Cat.scala 29:58] - wire [1:0] vwayhit_f = _T_160 & _T_162; // @[el2_ifu_bp_ctl.scala 215:71] - wire _T_266 = _T_264 & vwayhit_f[1]; // @[el2_ifu_bp_ctl.scala 293:69] - wire [1:0] _T_20895 = _T_21407 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_20896 = _T_21409 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_21151 = _T_20895 | _T_20896; // @[Mux.scala 27:72] - wire [1:0] _T_20897 = _T_21411 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_21152 = _T_21151 | _T_20897; // @[Mux.scala 27:72] - wire [1:0] _T_20898 = _T_21413 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_23199 = _T_22942 ? bht_bank_rd_data_out_0_255 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank0_rd_data_p1_f = _T_23453 | _T_23199; // @[Mux.scala 27:72] + wire [1:0] _T_261 = io_ifc_fetch_addr_f[0] ? bht_bank0_rd_data_p1_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_vbank1_rd_data_f = _T_260 | _T_261; // @[Mux.scala 27:72] + wire _T_265 = bht_force_taken_f[1] | bht_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 298:42] + wire [1:0] wayhit_f = tag_match_way0_expanded_f | tag_match_way1_expanded_f; // @[el2_ifu_bp_ctl.scala 172:44] + wire [1:0] _T_159 = _T_144 ? wayhit_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] wayhit_p1_f = tag_match_way0_expanded_p1_f | tag_match_way1_expanded_p1_f; // @[el2_ifu_bp_ctl.scala 174:50] + wire [1:0] _T_158 = {wayhit_p1_f[0],wayhit_f[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_160 = io_ifc_fetch_addr_f[0] ? _T_158 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_161 = _T_159 | _T_160; // @[Mux.scala 27:72] + wire eoc_near = &io_ifc_fetch_addr_f[4:2]; // @[el2_ifu_bp_ctl.scala 258:64] + wire _T_219 = ~eoc_near; // @[el2_ifu_bp_ctl.scala 261:15] + wire [1:0] _T_221 = ~io_ifc_fetch_addr_f[1:0]; // @[el2_ifu_bp_ctl.scala 261:28] + wire _T_222 = |_T_221; // @[el2_ifu_bp_ctl.scala 261:58] + wire eoc_mask = _T_219 | _T_222; // @[el2_ifu_bp_ctl.scala 261:25] + wire [1:0] _T_163 = {eoc_mask,1'h1}; // @[Cat.scala 29:58] + wire [1:0] bht_valid_f = _T_161 & _T_163; // @[el2_ifu_bp_ctl.scala 220:71] + wire _T_267 = _T_265 & bht_valid_f[1]; // @[el2_ifu_bp_ctl.scala 298:69] + wire [1:0] _T_20896 = _T_21408 ? bht_bank_rd_data_out_0_0 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20897 = _T_21410 ? bht_bank_rd_data_out_0_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21152 = _T_20896 | _T_20897; // @[Mux.scala 27:72] + wire [1:0] _T_20898 = _T_21412 ? bht_bank_rd_data_out_0_2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21153 = _T_21152 | _T_20898; // @[Mux.scala 27:72] - wire [1:0] _T_20899 = _T_21415 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20899 = _T_21414 ? bht_bank_rd_data_out_0_3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21154 = _T_21153 | _T_20899; // @[Mux.scala 27:72] - wire [1:0] _T_20900 = _T_21417 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20900 = _T_21416 ? bht_bank_rd_data_out_0_4 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21155 = _T_21154 | _T_20900; // @[Mux.scala 27:72] - wire [1:0] _T_20901 = _T_21419 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20901 = _T_21418 ? bht_bank_rd_data_out_0_5 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21156 = _T_21155 | _T_20901; // @[Mux.scala 27:72] - wire [1:0] _T_20902 = _T_21421 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20902 = _T_21420 ? bht_bank_rd_data_out_0_6 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21157 = _T_21156 | _T_20902; // @[Mux.scala 27:72] - wire [1:0] _T_20903 = _T_21423 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20903 = _T_21422 ? bht_bank_rd_data_out_0_7 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21158 = _T_21157 | _T_20903; // @[Mux.scala 27:72] - wire [1:0] _T_20904 = _T_21425 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20904 = _T_21424 ? bht_bank_rd_data_out_0_8 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21159 = _T_21158 | _T_20904; // @[Mux.scala 27:72] - wire [1:0] _T_20905 = _T_21427 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20905 = _T_21426 ? bht_bank_rd_data_out_0_9 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21160 = _T_21159 | _T_20905; // @[Mux.scala 27:72] - wire [1:0] _T_20906 = _T_21429 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20906 = _T_21428 ? bht_bank_rd_data_out_0_10 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21161 = _T_21160 | _T_20906; // @[Mux.scala 27:72] - wire [1:0] _T_20907 = _T_21431 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20907 = _T_21430 ? bht_bank_rd_data_out_0_11 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21162 = _T_21161 | _T_20907; // @[Mux.scala 27:72] - wire [1:0] _T_20908 = _T_21433 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20908 = _T_21432 ? bht_bank_rd_data_out_0_12 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21163 = _T_21162 | _T_20908; // @[Mux.scala 27:72] - wire [1:0] _T_20909 = _T_21435 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20909 = _T_21434 ? bht_bank_rd_data_out_0_13 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21164 = _T_21163 | _T_20909; // @[Mux.scala 27:72] - wire [1:0] _T_20910 = _T_21437 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20910 = _T_21436 ? bht_bank_rd_data_out_0_14 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21165 = _T_21164 | _T_20910; // @[Mux.scala 27:72] - wire [1:0] _T_20911 = _T_21439 ? bht_bank_rd_data_out_0_16 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20911 = _T_21438 ? bht_bank_rd_data_out_0_15 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21166 = _T_21165 | _T_20911; // @[Mux.scala 27:72] - wire [1:0] _T_20912 = _T_21441 ? bht_bank_rd_data_out_0_17 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20912 = _T_21440 ? bht_bank_rd_data_out_0_16 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21167 = _T_21166 | _T_20912; // @[Mux.scala 27:72] - wire [1:0] _T_20913 = _T_21443 ? bht_bank_rd_data_out_0_18 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20913 = _T_21442 ? bht_bank_rd_data_out_0_17 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21168 = _T_21167 | _T_20913; // @[Mux.scala 27:72] - wire [1:0] _T_20914 = _T_21445 ? bht_bank_rd_data_out_0_19 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20914 = _T_21444 ? bht_bank_rd_data_out_0_18 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21169 = _T_21168 | _T_20914; // @[Mux.scala 27:72] - wire [1:0] _T_20915 = _T_21447 ? bht_bank_rd_data_out_0_20 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20915 = _T_21446 ? bht_bank_rd_data_out_0_19 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21170 = _T_21169 | _T_20915; // @[Mux.scala 27:72] - wire [1:0] _T_20916 = _T_21449 ? bht_bank_rd_data_out_0_21 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20916 = _T_21448 ? bht_bank_rd_data_out_0_20 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21171 = _T_21170 | _T_20916; // @[Mux.scala 27:72] - wire [1:0] _T_20917 = _T_21451 ? bht_bank_rd_data_out_0_22 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20917 = _T_21450 ? bht_bank_rd_data_out_0_21 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21172 = _T_21171 | _T_20917; // @[Mux.scala 27:72] - wire [1:0] _T_20918 = _T_21453 ? bht_bank_rd_data_out_0_23 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20918 = _T_21452 ? bht_bank_rd_data_out_0_22 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21173 = _T_21172 | _T_20918; // @[Mux.scala 27:72] - wire [1:0] _T_20919 = _T_21455 ? bht_bank_rd_data_out_0_24 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20919 = _T_21454 ? bht_bank_rd_data_out_0_23 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21174 = _T_21173 | _T_20919; // @[Mux.scala 27:72] - wire [1:0] _T_20920 = _T_21457 ? bht_bank_rd_data_out_0_25 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20920 = _T_21456 ? bht_bank_rd_data_out_0_24 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21175 = _T_21174 | _T_20920; // @[Mux.scala 27:72] - wire [1:0] _T_20921 = _T_21459 ? bht_bank_rd_data_out_0_26 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20921 = _T_21458 ? bht_bank_rd_data_out_0_25 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21176 = _T_21175 | _T_20921; // @[Mux.scala 27:72] - wire [1:0] _T_20922 = _T_21461 ? bht_bank_rd_data_out_0_27 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20922 = _T_21460 ? bht_bank_rd_data_out_0_26 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21177 = _T_21176 | _T_20922; // @[Mux.scala 27:72] - wire [1:0] _T_20923 = _T_21463 ? bht_bank_rd_data_out_0_28 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20923 = _T_21462 ? bht_bank_rd_data_out_0_27 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21178 = _T_21177 | _T_20923; // @[Mux.scala 27:72] - wire [1:0] _T_20924 = _T_21465 ? bht_bank_rd_data_out_0_29 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20924 = _T_21464 ? bht_bank_rd_data_out_0_28 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21179 = _T_21178 | _T_20924; // @[Mux.scala 27:72] - wire [1:0] _T_20925 = _T_21467 ? bht_bank_rd_data_out_0_30 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20925 = _T_21466 ? bht_bank_rd_data_out_0_29 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21180 = _T_21179 | _T_20925; // @[Mux.scala 27:72] - wire [1:0] _T_20926 = _T_21469 ? bht_bank_rd_data_out_0_31 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20926 = _T_21468 ? bht_bank_rd_data_out_0_30 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21181 = _T_21180 | _T_20926; // @[Mux.scala 27:72] - wire [1:0] _T_20927 = _T_21471 ? bht_bank_rd_data_out_0_32 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20927 = _T_21470 ? bht_bank_rd_data_out_0_31 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21182 = _T_21181 | _T_20927; // @[Mux.scala 27:72] - wire [1:0] _T_20928 = _T_21473 ? bht_bank_rd_data_out_0_33 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20928 = _T_21472 ? bht_bank_rd_data_out_0_32 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21183 = _T_21182 | _T_20928; // @[Mux.scala 27:72] - wire [1:0] _T_20929 = _T_21475 ? bht_bank_rd_data_out_0_34 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20929 = _T_21474 ? bht_bank_rd_data_out_0_33 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21184 = _T_21183 | _T_20929; // @[Mux.scala 27:72] - wire [1:0] _T_20930 = _T_21477 ? bht_bank_rd_data_out_0_35 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20930 = _T_21476 ? bht_bank_rd_data_out_0_34 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21185 = _T_21184 | _T_20930; // @[Mux.scala 27:72] - wire [1:0] _T_20931 = _T_21479 ? bht_bank_rd_data_out_0_36 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20931 = _T_21478 ? bht_bank_rd_data_out_0_35 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21186 = _T_21185 | _T_20931; // @[Mux.scala 27:72] - wire [1:0] _T_20932 = _T_21481 ? bht_bank_rd_data_out_0_37 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20932 = _T_21480 ? bht_bank_rd_data_out_0_36 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21187 = _T_21186 | _T_20932; // @[Mux.scala 27:72] - wire [1:0] _T_20933 = _T_21483 ? bht_bank_rd_data_out_0_38 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20933 = _T_21482 ? bht_bank_rd_data_out_0_37 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21188 = _T_21187 | _T_20933; // @[Mux.scala 27:72] - wire [1:0] _T_20934 = _T_21485 ? bht_bank_rd_data_out_0_39 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20934 = _T_21484 ? bht_bank_rd_data_out_0_38 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21189 = _T_21188 | _T_20934; // @[Mux.scala 27:72] - wire [1:0] _T_20935 = _T_21487 ? bht_bank_rd_data_out_0_40 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20935 = _T_21486 ? bht_bank_rd_data_out_0_39 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21190 = _T_21189 | _T_20935; // @[Mux.scala 27:72] - wire [1:0] _T_20936 = _T_21489 ? bht_bank_rd_data_out_0_41 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20936 = _T_21488 ? bht_bank_rd_data_out_0_40 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21191 = _T_21190 | _T_20936; // @[Mux.scala 27:72] - wire [1:0] _T_20937 = _T_21491 ? bht_bank_rd_data_out_0_42 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20937 = _T_21490 ? bht_bank_rd_data_out_0_41 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21192 = _T_21191 | _T_20937; // @[Mux.scala 27:72] - wire [1:0] _T_20938 = _T_21493 ? bht_bank_rd_data_out_0_43 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20938 = _T_21492 ? bht_bank_rd_data_out_0_42 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21193 = _T_21192 | _T_20938; // @[Mux.scala 27:72] - wire [1:0] _T_20939 = _T_21495 ? bht_bank_rd_data_out_0_44 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20939 = _T_21494 ? bht_bank_rd_data_out_0_43 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21194 = _T_21193 | _T_20939; // @[Mux.scala 27:72] - wire [1:0] _T_20940 = _T_21497 ? bht_bank_rd_data_out_0_45 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20940 = _T_21496 ? bht_bank_rd_data_out_0_44 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21195 = _T_21194 | _T_20940; // @[Mux.scala 27:72] - wire [1:0] _T_20941 = _T_21499 ? bht_bank_rd_data_out_0_46 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20941 = _T_21498 ? bht_bank_rd_data_out_0_45 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21196 = _T_21195 | _T_20941; // @[Mux.scala 27:72] - wire [1:0] _T_20942 = _T_21501 ? bht_bank_rd_data_out_0_47 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20942 = _T_21500 ? bht_bank_rd_data_out_0_46 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21197 = _T_21196 | _T_20942; // @[Mux.scala 27:72] - wire [1:0] _T_20943 = _T_21503 ? bht_bank_rd_data_out_0_48 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20943 = _T_21502 ? bht_bank_rd_data_out_0_47 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21198 = _T_21197 | _T_20943; // @[Mux.scala 27:72] - wire [1:0] _T_20944 = _T_21505 ? bht_bank_rd_data_out_0_49 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20944 = _T_21504 ? bht_bank_rd_data_out_0_48 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21199 = _T_21198 | _T_20944; // @[Mux.scala 27:72] - wire [1:0] _T_20945 = _T_21507 ? bht_bank_rd_data_out_0_50 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20945 = _T_21506 ? bht_bank_rd_data_out_0_49 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21200 = _T_21199 | _T_20945; // @[Mux.scala 27:72] - wire [1:0] _T_20946 = _T_21509 ? bht_bank_rd_data_out_0_51 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20946 = _T_21508 ? bht_bank_rd_data_out_0_50 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21201 = _T_21200 | _T_20946; // @[Mux.scala 27:72] - wire [1:0] _T_20947 = _T_21511 ? bht_bank_rd_data_out_0_52 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20947 = _T_21510 ? bht_bank_rd_data_out_0_51 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21202 = _T_21201 | _T_20947; // @[Mux.scala 27:72] - wire [1:0] _T_20948 = _T_21513 ? bht_bank_rd_data_out_0_53 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20948 = _T_21512 ? bht_bank_rd_data_out_0_52 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21203 = _T_21202 | _T_20948; // @[Mux.scala 27:72] - wire [1:0] _T_20949 = _T_21515 ? bht_bank_rd_data_out_0_54 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20949 = _T_21514 ? bht_bank_rd_data_out_0_53 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21204 = _T_21203 | _T_20949; // @[Mux.scala 27:72] - wire [1:0] _T_20950 = _T_21517 ? bht_bank_rd_data_out_0_55 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20950 = _T_21516 ? bht_bank_rd_data_out_0_54 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21205 = _T_21204 | _T_20950; // @[Mux.scala 27:72] - wire [1:0] _T_20951 = _T_21519 ? bht_bank_rd_data_out_0_56 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20951 = _T_21518 ? bht_bank_rd_data_out_0_55 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21206 = _T_21205 | _T_20951; // @[Mux.scala 27:72] - wire [1:0] _T_20952 = _T_21521 ? bht_bank_rd_data_out_0_57 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20952 = _T_21520 ? bht_bank_rd_data_out_0_56 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21207 = _T_21206 | _T_20952; // @[Mux.scala 27:72] - wire [1:0] _T_20953 = _T_21523 ? bht_bank_rd_data_out_0_58 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20953 = _T_21522 ? bht_bank_rd_data_out_0_57 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21208 = _T_21207 | _T_20953; // @[Mux.scala 27:72] - wire [1:0] _T_20954 = _T_21525 ? bht_bank_rd_data_out_0_59 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20954 = _T_21524 ? bht_bank_rd_data_out_0_58 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21209 = _T_21208 | _T_20954; // @[Mux.scala 27:72] - wire [1:0] _T_20955 = _T_21527 ? bht_bank_rd_data_out_0_60 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20955 = _T_21526 ? bht_bank_rd_data_out_0_59 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21210 = _T_21209 | _T_20955; // @[Mux.scala 27:72] - wire [1:0] _T_20956 = _T_21529 ? bht_bank_rd_data_out_0_61 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20956 = _T_21528 ? bht_bank_rd_data_out_0_60 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21211 = _T_21210 | _T_20956; // @[Mux.scala 27:72] - wire [1:0] _T_20957 = _T_21531 ? bht_bank_rd_data_out_0_62 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20957 = _T_21530 ? bht_bank_rd_data_out_0_61 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21212 = _T_21211 | _T_20957; // @[Mux.scala 27:72] - wire [1:0] _T_20958 = _T_21533 ? bht_bank_rd_data_out_0_63 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20958 = _T_21532 ? bht_bank_rd_data_out_0_62 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21213 = _T_21212 | _T_20958; // @[Mux.scala 27:72] - wire [1:0] _T_20959 = _T_21535 ? bht_bank_rd_data_out_0_64 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20959 = _T_21534 ? bht_bank_rd_data_out_0_63 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21214 = _T_21213 | _T_20959; // @[Mux.scala 27:72] - wire [1:0] _T_20960 = _T_21537 ? bht_bank_rd_data_out_0_65 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20960 = _T_21536 ? bht_bank_rd_data_out_0_64 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21215 = _T_21214 | _T_20960; // @[Mux.scala 27:72] - wire [1:0] _T_20961 = _T_21539 ? bht_bank_rd_data_out_0_66 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20961 = _T_21538 ? bht_bank_rd_data_out_0_65 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21216 = _T_21215 | _T_20961; // @[Mux.scala 27:72] - wire [1:0] _T_20962 = _T_21541 ? bht_bank_rd_data_out_0_67 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20962 = _T_21540 ? bht_bank_rd_data_out_0_66 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21217 = _T_21216 | _T_20962; // @[Mux.scala 27:72] - wire [1:0] _T_20963 = _T_21543 ? bht_bank_rd_data_out_0_68 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20963 = _T_21542 ? bht_bank_rd_data_out_0_67 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21218 = _T_21217 | _T_20963; // @[Mux.scala 27:72] - wire [1:0] _T_20964 = _T_21545 ? bht_bank_rd_data_out_0_69 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20964 = _T_21544 ? bht_bank_rd_data_out_0_68 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21219 = _T_21218 | _T_20964; // @[Mux.scala 27:72] - wire [1:0] _T_20965 = _T_21547 ? bht_bank_rd_data_out_0_70 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20965 = _T_21546 ? bht_bank_rd_data_out_0_69 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21220 = _T_21219 | _T_20965; // @[Mux.scala 27:72] - wire [1:0] _T_20966 = _T_21549 ? bht_bank_rd_data_out_0_71 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20966 = _T_21548 ? bht_bank_rd_data_out_0_70 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21221 = _T_21220 | _T_20966; // @[Mux.scala 27:72] - wire [1:0] _T_20967 = _T_21551 ? bht_bank_rd_data_out_0_72 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20967 = _T_21550 ? bht_bank_rd_data_out_0_71 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21222 = _T_21221 | _T_20967; // @[Mux.scala 27:72] - wire [1:0] _T_20968 = _T_21553 ? bht_bank_rd_data_out_0_73 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20968 = _T_21552 ? bht_bank_rd_data_out_0_72 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21223 = _T_21222 | _T_20968; // @[Mux.scala 27:72] - wire [1:0] _T_20969 = _T_21555 ? bht_bank_rd_data_out_0_74 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20969 = _T_21554 ? bht_bank_rd_data_out_0_73 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21224 = _T_21223 | _T_20969; // @[Mux.scala 27:72] - wire [1:0] _T_20970 = _T_21557 ? bht_bank_rd_data_out_0_75 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20970 = _T_21556 ? bht_bank_rd_data_out_0_74 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21225 = _T_21224 | _T_20970; // @[Mux.scala 27:72] - wire [1:0] _T_20971 = _T_21559 ? bht_bank_rd_data_out_0_76 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20971 = _T_21558 ? bht_bank_rd_data_out_0_75 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21226 = _T_21225 | _T_20971; // @[Mux.scala 27:72] - wire [1:0] _T_20972 = _T_21561 ? bht_bank_rd_data_out_0_77 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20972 = _T_21560 ? bht_bank_rd_data_out_0_76 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21227 = _T_21226 | _T_20972; // @[Mux.scala 27:72] - wire [1:0] _T_20973 = _T_21563 ? bht_bank_rd_data_out_0_78 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20973 = _T_21562 ? bht_bank_rd_data_out_0_77 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21228 = _T_21227 | _T_20973; // @[Mux.scala 27:72] - wire [1:0] _T_20974 = _T_21565 ? bht_bank_rd_data_out_0_79 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20974 = _T_21564 ? bht_bank_rd_data_out_0_78 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21229 = _T_21228 | _T_20974; // @[Mux.scala 27:72] - wire [1:0] _T_20975 = _T_21567 ? bht_bank_rd_data_out_0_80 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20975 = _T_21566 ? bht_bank_rd_data_out_0_79 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21230 = _T_21229 | _T_20975; // @[Mux.scala 27:72] - wire [1:0] _T_20976 = _T_21569 ? bht_bank_rd_data_out_0_81 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20976 = _T_21568 ? bht_bank_rd_data_out_0_80 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21231 = _T_21230 | _T_20976; // @[Mux.scala 27:72] - wire [1:0] _T_20977 = _T_21571 ? bht_bank_rd_data_out_0_82 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20977 = _T_21570 ? bht_bank_rd_data_out_0_81 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21232 = _T_21231 | _T_20977; // @[Mux.scala 27:72] - wire [1:0] _T_20978 = _T_21573 ? bht_bank_rd_data_out_0_83 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20978 = _T_21572 ? bht_bank_rd_data_out_0_82 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21233 = _T_21232 | _T_20978; // @[Mux.scala 27:72] - wire [1:0] _T_20979 = _T_21575 ? bht_bank_rd_data_out_0_84 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20979 = _T_21574 ? bht_bank_rd_data_out_0_83 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21234 = _T_21233 | _T_20979; // @[Mux.scala 27:72] - wire [1:0] _T_20980 = _T_21577 ? bht_bank_rd_data_out_0_85 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20980 = _T_21576 ? bht_bank_rd_data_out_0_84 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21235 = _T_21234 | _T_20980; // @[Mux.scala 27:72] - wire [1:0] _T_20981 = _T_21579 ? bht_bank_rd_data_out_0_86 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20981 = _T_21578 ? bht_bank_rd_data_out_0_85 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21236 = _T_21235 | _T_20981; // @[Mux.scala 27:72] - wire [1:0] _T_20982 = _T_21581 ? bht_bank_rd_data_out_0_87 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20982 = _T_21580 ? bht_bank_rd_data_out_0_86 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21237 = _T_21236 | _T_20982; // @[Mux.scala 27:72] - wire [1:0] _T_20983 = _T_21583 ? bht_bank_rd_data_out_0_88 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20983 = _T_21582 ? bht_bank_rd_data_out_0_87 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21238 = _T_21237 | _T_20983; // @[Mux.scala 27:72] - wire [1:0] _T_20984 = _T_21585 ? bht_bank_rd_data_out_0_89 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20984 = _T_21584 ? bht_bank_rd_data_out_0_88 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21239 = _T_21238 | _T_20984; // @[Mux.scala 27:72] - wire [1:0] _T_20985 = _T_21587 ? bht_bank_rd_data_out_0_90 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20985 = _T_21586 ? bht_bank_rd_data_out_0_89 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21240 = _T_21239 | _T_20985; // @[Mux.scala 27:72] - wire [1:0] _T_20986 = _T_21589 ? bht_bank_rd_data_out_0_91 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20986 = _T_21588 ? bht_bank_rd_data_out_0_90 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21241 = _T_21240 | _T_20986; // @[Mux.scala 27:72] - wire [1:0] _T_20987 = _T_21591 ? bht_bank_rd_data_out_0_92 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20987 = _T_21590 ? bht_bank_rd_data_out_0_91 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21242 = _T_21241 | _T_20987; // @[Mux.scala 27:72] - wire [1:0] _T_20988 = _T_21593 ? bht_bank_rd_data_out_0_93 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20988 = _T_21592 ? bht_bank_rd_data_out_0_92 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21243 = _T_21242 | _T_20988; // @[Mux.scala 27:72] - wire [1:0] _T_20989 = _T_21595 ? bht_bank_rd_data_out_0_94 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20989 = _T_21594 ? bht_bank_rd_data_out_0_93 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21244 = _T_21243 | _T_20989; // @[Mux.scala 27:72] - wire [1:0] _T_20990 = _T_21597 ? bht_bank_rd_data_out_0_95 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20990 = _T_21596 ? bht_bank_rd_data_out_0_94 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21245 = _T_21244 | _T_20990; // @[Mux.scala 27:72] - wire [1:0] _T_20991 = _T_21599 ? bht_bank_rd_data_out_0_96 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20991 = _T_21598 ? bht_bank_rd_data_out_0_95 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21246 = _T_21245 | _T_20991; // @[Mux.scala 27:72] - wire [1:0] _T_20992 = _T_21601 ? bht_bank_rd_data_out_0_97 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20992 = _T_21600 ? bht_bank_rd_data_out_0_96 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21247 = _T_21246 | _T_20992; // @[Mux.scala 27:72] - wire [1:0] _T_20993 = _T_21603 ? bht_bank_rd_data_out_0_98 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20993 = _T_21602 ? bht_bank_rd_data_out_0_97 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21248 = _T_21247 | _T_20993; // @[Mux.scala 27:72] - wire [1:0] _T_20994 = _T_21605 ? bht_bank_rd_data_out_0_99 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20994 = _T_21604 ? bht_bank_rd_data_out_0_98 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21249 = _T_21248 | _T_20994; // @[Mux.scala 27:72] - wire [1:0] _T_20995 = _T_21607 ? bht_bank_rd_data_out_0_100 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20995 = _T_21606 ? bht_bank_rd_data_out_0_99 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21250 = _T_21249 | _T_20995; // @[Mux.scala 27:72] - wire [1:0] _T_20996 = _T_21609 ? bht_bank_rd_data_out_0_101 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20996 = _T_21608 ? bht_bank_rd_data_out_0_100 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21251 = _T_21250 | _T_20996; // @[Mux.scala 27:72] - wire [1:0] _T_20997 = _T_21611 ? bht_bank_rd_data_out_0_102 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20997 = _T_21610 ? bht_bank_rd_data_out_0_101 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21252 = _T_21251 | _T_20997; // @[Mux.scala 27:72] - wire [1:0] _T_20998 = _T_21613 ? bht_bank_rd_data_out_0_103 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20998 = _T_21612 ? bht_bank_rd_data_out_0_102 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21253 = _T_21252 | _T_20998; // @[Mux.scala 27:72] - wire [1:0] _T_20999 = _T_21615 ? bht_bank_rd_data_out_0_104 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_20999 = _T_21614 ? bht_bank_rd_data_out_0_103 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21254 = _T_21253 | _T_20999; // @[Mux.scala 27:72] - wire [1:0] _T_21000 = _T_21617 ? bht_bank_rd_data_out_0_105 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21000 = _T_21616 ? bht_bank_rd_data_out_0_104 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21255 = _T_21254 | _T_21000; // @[Mux.scala 27:72] - wire [1:0] _T_21001 = _T_21619 ? bht_bank_rd_data_out_0_106 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21001 = _T_21618 ? bht_bank_rd_data_out_0_105 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21256 = _T_21255 | _T_21001; // @[Mux.scala 27:72] - wire [1:0] _T_21002 = _T_21621 ? bht_bank_rd_data_out_0_107 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21002 = _T_21620 ? bht_bank_rd_data_out_0_106 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21257 = _T_21256 | _T_21002; // @[Mux.scala 27:72] - wire [1:0] _T_21003 = _T_21623 ? bht_bank_rd_data_out_0_108 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21003 = _T_21622 ? bht_bank_rd_data_out_0_107 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21258 = _T_21257 | _T_21003; // @[Mux.scala 27:72] - wire [1:0] _T_21004 = _T_21625 ? bht_bank_rd_data_out_0_109 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21004 = _T_21624 ? bht_bank_rd_data_out_0_108 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21259 = _T_21258 | _T_21004; // @[Mux.scala 27:72] - wire [1:0] _T_21005 = _T_21627 ? bht_bank_rd_data_out_0_110 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21005 = _T_21626 ? bht_bank_rd_data_out_0_109 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21260 = _T_21259 | _T_21005; // @[Mux.scala 27:72] - wire [1:0] _T_21006 = _T_21629 ? bht_bank_rd_data_out_0_111 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21006 = _T_21628 ? bht_bank_rd_data_out_0_110 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21261 = _T_21260 | _T_21006; // @[Mux.scala 27:72] - wire [1:0] _T_21007 = _T_21631 ? bht_bank_rd_data_out_0_112 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21007 = _T_21630 ? bht_bank_rd_data_out_0_111 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21262 = _T_21261 | _T_21007; // @[Mux.scala 27:72] - wire [1:0] _T_21008 = _T_21633 ? bht_bank_rd_data_out_0_113 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21008 = _T_21632 ? bht_bank_rd_data_out_0_112 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21263 = _T_21262 | _T_21008; // @[Mux.scala 27:72] - wire [1:0] _T_21009 = _T_21635 ? bht_bank_rd_data_out_0_114 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21009 = _T_21634 ? bht_bank_rd_data_out_0_113 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21264 = _T_21263 | _T_21009; // @[Mux.scala 27:72] - wire [1:0] _T_21010 = _T_21637 ? bht_bank_rd_data_out_0_115 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21010 = _T_21636 ? bht_bank_rd_data_out_0_114 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21265 = _T_21264 | _T_21010; // @[Mux.scala 27:72] - wire [1:0] _T_21011 = _T_21639 ? bht_bank_rd_data_out_0_116 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21011 = _T_21638 ? bht_bank_rd_data_out_0_115 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21266 = _T_21265 | _T_21011; // @[Mux.scala 27:72] - wire [1:0] _T_21012 = _T_21641 ? bht_bank_rd_data_out_0_117 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21012 = _T_21640 ? bht_bank_rd_data_out_0_116 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21267 = _T_21266 | _T_21012; // @[Mux.scala 27:72] - wire [1:0] _T_21013 = _T_21643 ? bht_bank_rd_data_out_0_118 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21013 = _T_21642 ? bht_bank_rd_data_out_0_117 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21268 = _T_21267 | _T_21013; // @[Mux.scala 27:72] - wire [1:0] _T_21014 = _T_21645 ? bht_bank_rd_data_out_0_119 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21014 = _T_21644 ? bht_bank_rd_data_out_0_118 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21269 = _T_21268 | _T_21014; // @[Mux.scala 27:72] - wire [1:0] _T_21015 = _T_21647 ? bht_bank_rd_data_out_0_120 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21015 = _T_21646 ? bht_bank_rd_data_out_0_119 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21270 = _T_21269 | _T_21015; // @[Mux.scala 27:72] - wire [1:0] _T_21016 = _T_21649 ? bht_bank_rd_data_out_0_121 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21016 = _T_21648 ? bht_bank_rd_data_out_0_120 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21271 = _T_21270 | _T_21016; // @[Mux.scala 27:72] - wire [1:0] _T_21017 = _T_21651 ? bht_bank_rd_data_out_0_122 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21017 = _T_21650 ? bht_bank_rd_data_out_0_121 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21272 = _T_21271 | _T_21017; // @[Mux.scala 27:72] - wire [1:0] _T_21018 = _T_21653 ? bht_bank_rd_data_out_0_123 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21018 = _T_21652 ? bht_bank_rd_data_out_0_122 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21273 = _T_21272 | _T_21018; // @[Mux.scala 27:72] - wire [1:0] _T_21019 = _T_21655 ? bht_bank_rd_data_out_0_124 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21019 = _T_21654 ? bht_bank_rd_data_out_0_123 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21274 = _T_21273 | _T_21019; // @[Mux.scala 27:72] - wire [1:0] _T_21020 = _T_21657 ? bht_bank_rd_data_out_0_125 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21020 = _T_21656 ? bht_bank_rd_data_out_0_124 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21275 = _T_21274 | _T_21020; // @[Mux.scala 27:72] - wire [1:0] _T_21021 = _T_21659 ? bht_bank_rd_data_out_0_126 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21021 = _T_21658 ? bht_bank_rd_data_out_0_125 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21276 = _T_21275 | _T_21021; // @[Mux.scala 27:72] - wire [1:0] _T_21022 = _T_21661 ? bht_bank_rd_data_out_0_127 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21022 = _T_21660 ? bht_bank_rd_data_out_0_126 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21277 = _T_21276 | _T_21022; // @[Mux.scala 27:72] - wire [1:0] _T_21023 = _T_21663 ? bht_bank_rd_data_out_0_128 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21023 = _T_21662 ? bht_bank_rd_data_out_0_127 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21278 = _T_21277 | _T_21023; // @[Mux.scala 27:72] - wire [1:0] _T_21024 = _T_21665 ? bht_bank_rd_data_out_0_129 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21024 = _T_21664 ? bht_bank_rd_data_out_0_128 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21279 = _T_21278 | _T_21024; // @[Mux.scala 27:72] - wire [1:0] _T_21025 = _T_21667 ? bht_bank_rd_data_out_0_130 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21025 = _T_21666 ? bht_bank_rd_data_out_0_129 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21280 = _T_21279 | _T_21025; // @[Mux.scala 27:72] - wire [1:0] _T_21026 = _T_21669 ? bht_bank_rd_data_out_0_131 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21026 = _T_21668 ? bht_bank_rd_data_out_0_130 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21281 = _T_21280 | _T_21026; // @[Mux.scala 27:72] - wire [1:0] _T_21027 = _T_21671 ? bht_bank_rd_data_out_0_132 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21027 = _T_21670 ? bht_bank_rd_data_out_0_131 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21282 = _T_21281 | _T_21027; // @[Mux.scala 27:72] - wire [1:0] _T_21028 = _T_21673 ? bht_bank_rd_data_out_0_133 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21028 = _T_21672 ? bht_bank_rd_data_out_0_132 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21283 = _T_21282 | _T_21028; // @[Mux.scala 27:72] - wire [1:0] _T_21029 = _T_21675 ? bht_bank_rd_data_out_0_134 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21029 = _T_21674 ? bht_bank_rd_data_out_0_133 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21284 = _T_21283 | _T_21029; // @[Mux.scala 27:72] - wire [1:0] _T_21030 = _T_21677 ? bht_bank_rd_data_out_0_135 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21030 = _T_21676 ? bht_bank_rd_data_out_0_134 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21285 = _T_21284 | _T_21030; // @[Mux.scala 27:72] - wire [1:0] _T_21031 = _T_21679 ? bht_bank_rd_data_out_0_136 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21031 = _T_21678 ? bht_bank_rd_data_out_0_135 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21286 = _T_21285 | _T_21031; // @[Mux.scala 27:72] - wire [1:0] _T_21032 = _T_21681 ? bht_bank_rd_data_out_0_137 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21032 = _T_21680 ? bht_bank_rd_data_out_0_136 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21287 = _T_21286 | _T_21032; // @[Mux.scala 27:72] - wire [1:0] _T_21033 = _T_21683 ? bht_bank_rd_data_out_0_138 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21033 = _T_21682 ? bht_bank_rd_data_out_0_137 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21288 = _T_21287 | _T_21033; // @[Mux.scala 27:72] - wire [1:0] _T_21034 = _T_21685 ? bht_bank_rd_data_out_0_139 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21034 = _T_21684 ? bht_bank_rd_data_out_0_138 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21289 = _T_21288 | _T_21034; // @[Mux.scala 27:72] - wire [1:0] _T_21035 = _T_21687 ? bht_bank_rd_data_out_0_140 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21035 = _T_21686 ? bht_bank_rd_data_out_0_139 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21290 = _T_21289 | _T_21035; // @[Mux.scala 27:72] - wire [1:0] _T_21036 = _T_21689 ? bht_bank_rd_data_out_0_141 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21036 = _T_21688 ? bht_bank_rd_data_out_0_140 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21291 = _T_21290 | _T_21036; // @[Mux.scala 27:72] - wire [1:0] _T_21037 = _T_21691 ? bht_bank_rd_data_out_0_142 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21037 = _T_21690 ? bht_bank_rd_data_out_0_141 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21292 = _T_21291 | _T_21037; // @[Mux.scala 27:72] - wire [1:0] _T_21038 = _T_21693 ? bht_bank_rd_data_out_0_143 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21038 = _T_21692 ? bht_bank_rd_data_out_0_142 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21293 = _T_21292 | _T_21038; // @[Mux.scala 27:72] - wire [1:0] _T_21039 = _T_21695 ? bht_bank_rd_data_out_0_144 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21039 = _T_21694 ? bht_bank_rd_data_out_0_143 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21294 = _T_21293 | _T_21039; // @[Mux.scala 27:72] - wire [1:0] _T_21040 = _T_21697 ? bht_bank_rd_data_out_0_145 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21040 = _T_21696 ? bht_bank_rd_data_out_0_144 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21295 = _T_21294 | _T_21040; // @[Mux.scala 27:72] - wire [1:0] _T_21041 = _T_21699 ? bht_bank_rd_data_out_0_146 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21041 = _T_21698 ? bht_bank_rd_data_out_0_145 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21296 = _T_21295 | _T_21041; // @[Mux.scala 27:72] - wire [1:0] _T_21042 = _T_21701 ? bht_bank_rd_data_out_0_147 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21042 = _T_21700 ? bht_bank_rd_data_out_0_146 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21297 = _T_21296 | _T_21042; // @[Mux.scala 27:72] - wire [1:0] _T_21043 = _T_21703 ? bht_bank_rd_data_out_0_148 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21043 = _T_21702 ? bht_bank_rd_data_out_0_147 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21298 = _T_21297 | _T_21043; // @[Mux.scala 27:72] - wire [1:0] _T_21044 = _T_21705 ? bht_bank_rd_data_out_0_149 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21044 = _T_21704 ? bht_bank_rd_data_out_0_148 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21299 = _T_21298 | _T_21044; // @[Mux.scala 27:72] - wire [1:0] _T_21045 = _T_21707 ? bht_bank_rd_data_out_0_150 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21045 = _T_21706 ? bht_bank_rd_data_out_0_149 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21300 = _T_21299 | _T_21045; // @[Mux.scala 27:72] - wire [1:0] _T_21046 = _T_21709 ? bht_bank_rd_data_out_0_151 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21046 = _T_21708 ? bht_bank_rd_data_out_0_150 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21301 = _T_21300 | _T_21046; // @[Mux.scala 27:72] - wire [1:0] _T_21047 = _T_21711 ? bht_bank_rd_data_out_0_152 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21047 = _T_21710 ? bht_bank_rd_data_out_0_151 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21302 = _T_21301 | _T_21047; // @[Mux.scala 27:72] - wire [1:0] _T_21048 = _T_21713 ? bht_bank_rd_data_out_0_153 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21048 = _T_21712 ? bht_bank_rd_data_out_0_152 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21303 = _T_21302 | _T_21048; // @[Mux.scala 27:72] - wire [1:0] _T_21049 = _T_21715 ? bht_bank_rd_data_out_0_154 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21049 = _T_21714 ? bht_bank_rd_data_out_0_153 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21304 = _T_21303 | _T_21049; // @[Mux.scala 27:72] - wire [1:0] _T_21050 = _T_21717 ? bht_bank_rd_data_out_0_155 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21050 = _T_21716 ? bht_bank_rd_data_out_0_154 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21305 = _T_21304 | _T_21050; // @[Mux.scala 27:72] - wire [1:0] _T_21051 = _T_21719 ? bht_bank_rd_data_out_0_156 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21051 = _T_21718 ? bht_bank_rd_data_out_0_155 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21306 = _T_21305 | _T_21051; // @[Mux.scala 27:72] - wire [1:0] _T_21052 = _T_21721 ? bht_bank_rd_data_out_0_157 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21052 = _T_21720 ? bht_bank_rd_data_out_0_156 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21307 = _T_21306 | _T_21052; // @[Mux.scala 27:72] - wire [1:0] _T_21053 = _T_21723 ? bht_bank_rd_data_out_0_158 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21053 = _T_21722 ? bht_bank_rd_data_out_0_157 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21308 = _T_21307 | _T_21053; // @[Mux.scala 27:72] - wire [1:0] _T_21054 = _T_21725 ? bht_bank_rd_data_out_0_159 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21054 = _T_21724 ? bht_bank_rd_data_out_0_158 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21309 = _T_21308 | _T_21054; // @[Mux.scala 27:72] - wire [1:0] _T_21055 = _T_21727 ? bht_bank_rd_data_out_0_160 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21055 = _T_21726 ? bht_bank_rd_data_out_0_159 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21310 = _T_21309 | _T_21055; // @[Mux.scala 27:72] - wire [1:0] _T_21056 = _T_21729 ? bht_bank_rd_data_out_0_161 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21056 = _T_21728 ? bht_bank_rd_data_out_0_160 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21311 = _T_21310 | _T_21056; // @[Mux.scala 27:72] - wire [1:0] _T_21057 = _T_21731 ? bht_bank_rd_data_out_0_162 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21057 = _T_21730 ? bht_bank_rd_data_out_0_161 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21312 = _T_21311 | _T_21057; // @[Mux.scala 27:72] - wire [1:0] _T_21058 = _T_21733 ? bht_bank_rd_data_out_0_163 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21058 = _T_21732 ? bht_bank_rd_data_out_0_162 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21313 = _T_21312 | _T_21058; // @[Mux.scala 27:72] - wire [1:0] _T_21059 = _T_21735 ? bht_bank_rd_data_out_0_164 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21059 = _T_21734 ? bht_bank_rd_data_out_0_163 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21314 = _T_21313 | _T_21059; // @[Mux.scala 27:72] - wire [1:0] _T_21060 = _T_21737 ? bht_bank_rd_data_out_0_165 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21060 = _T_21736 ? bht_bank_rd_data_out_0_164 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21315 = _T_21314 | _T_21060; // @[Mux.scala 27:72] - wire [1:0] _T_21061 = _T_21739 ? bht_bank_rd_data_out_0_166 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21061 = _T_21738 ? bht_bank_rd_data_out_0_165 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21316 = _T_21315 | _T_21061; // @[Mux.scala 27:72] - wire [1:0] _T_21062 = _T_21741 ? bht_bank_rd_data_out_0_167 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21062 = _T_21740 ? bht_bank_rd_data_out_0_166 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21317 = _T_21316 | _T_21062; // @[Mux.scala 27:72] - wire [1:0] _T_21063 = _T_21743 ? bht_bank_rd_data_out_0_168 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21063 = _T_21742 ? bht_bank_rd_data_out_0_167 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21318 = _T_21317 | _T_21063; // @[Mux.scala 27:72] - wire [1:0] _T_21064 = _T_21745 ? bht_bank_rd_data_out_0_169 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21064 = _T_21744 ? bht_bank_rd_data_out_0_168 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21319 = _T_21318 | _T_21064; // @[Mux.scala 27:72] - wire [1:0] _T_21065 = _T_21747 ? bht_bank_rd_data_out_0_170 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21065 = _T_21746 ? bht_bank_rd_data_out_0_169 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21320 = _T_21319 | _T_21065; // @[Mux.scala 27:72] - wire [1:0] _T_21066 = _T_21749 ? bht_bank_rd_data_out_0_171 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21066 = _T_21748 ? bht_bank_rd_data_out_0_170 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21321 = _T_21320 | _T_21066; // @[Mux.scala 27:72] - wire [1:0] _T_21067 = _T_21751 ? bht_bank_rd_data_out_0_172 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21067 = _T_21750 ? bht_bank_rd_data_out_0_171 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21322 = _T_21321 | _T_21067; // @[Mux.scala 27:72] - wire [1:0] _T_21068 = _T_21753 ? bht_bank_rd_data_out_0_173 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21068 = _T_21752 ? bht_bank_rd_data_out_0_172 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21323 = _T_21322 | _T_21068; // @[Mux.scala 27:72] - wire [1:0] _T_21069 = _T_21755 ? bht_bank_rd_data_out_0_174 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21069 = _T_21754 ? bht_bank_rd_data_out_0_173 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21324 = _T_21323 | _T_21069; // @[Mux.scala 27:72] - wire [1:0] _T_21070 = _T_21757 ? bht_bank_rd_data_out_0_175 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21070 = _T_21756 ? bht_bank_rd_data_out_0_174 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21325 = _T_21324 | _T_21070; // @[Mux.scala 27:72] - wire [1:0] _T_21071 = _T_21759 ? bht_bank_rd_data_out_0_176 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21071 = _T_21758 ? bht_bank_rd_data_out_0_175 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21326 = _T_21325 | _T_21071; // @[Mux.scala 27:72] - wire [1:0] _T_21072 = _T_21761 ? bht_bank_rd_data_out_0_177 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21072 = _T_21760 ? bht_bank_rd_data_out_0_176 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21327 = _T_21326 | _T_21072; // @[Mux.scala 27:72] - wire [1:0] _T_21073 = _T_21763 ? bht_bank_rd_data_out_0_178 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21073 = _T_21762 ? bht_bank_rd_data_out_0_177 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21328 = _T_21327 | _T_21073; // @[Mux.scala 27:72] - wire [1:0] _T_21074 = _T_21765 ? bht_bank_rd_data_out_0_179 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21074 = _T_21764 ? bht_bank_rd_data_out_0_178 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21329 = _T_21328 | _T_21074; // @[Mux.scala 27:72] - wire [1:0] _T_21075 = _T_21767 ? bht_bank_rd_data_out_0_180 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21075 = _T_21766 ? bht_bank_rd_data_out_0_179 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21330 = _T_21329 | _T_21075; // @[Mux.scala 27:72] - wire [1:0] _T_21076 = _T_21769 ? bht_bank_rd_data_out_0_181 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21076 = _T_21768 ? bht_bank_rd_data_out_0_180 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21331 = _T_21330 | _T_21076; // @[Mux.scala 27:72] - wire [1:0] _T_21077 = _T_21771 ? bht_bank_rd_data_out_0_182 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21077 = _T_21770 ? bht_bank_rd_data_out_0_181 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21332 = _T_21331 | _T_21077; // @[Mux.scala 27:72] - wire [1:0] _T_21078 = _T_21773 ? bht_bank_rd_data_out_0_183 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21078 = _T_21772 ? bht_bank_rd_data_out_0_182 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21333 = _T_21332 | _T_21078; // @[Mux.scala 27:72] - wire [1:0] _T_21079 = _T_21775 ? bht_bank_rd_data_out_0_184 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21079 = _T_21774 ? bht_bank_rd_data_out_0_183 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21334 = _T_21333 | _T_21079; // @[Mux.scala 27:72] - wire [1:0] _T_21080 = _T_21777 ? bht_bank_rd_data_out_0_185 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21080 = _T_21776 ? bht_bank_rd_data_out_0_184 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21335 = _T_21334 | _T_21080; // @[Mux.scala 27:72] - wire [1:0] _T_21081 = _T_21779 ? bht_bank_rd_data_out_0_186 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21081 = _T_21778 ? bht_bank_rd_data_out_0_185 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21336 = _T_21335 | _T_21081; // @[Mux.scala 27:72] - wire [1:0] _T_21082 = _T_21781 ? bht_bank_rd_data_out_0_187 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21082 = _T_21780 ? bht_bank_rd_data_out_0_186 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21337 = _T_21336 | _T_21082; // @[Mux.scala 27:72] - wire [1:0] _T_21083 = _T_21783 ? bht_bank_rd_data_out_0_188 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21083 = _T_21782 ? bht_bank_rd_data_out_0_187 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21338 = _T_21337 | _T_21083; // @[Mux.scala 27:72] - wire [1:0] _T_21084 = _T_21785 ? bht_bank_rd_data_out_0_189 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21084 = _T_21784 ? bht_bank_rd_data_out_0_188 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21339 = _T_21338 | _T_21084; // @[Mux.scala 27:72] - wire [1:0] _T_21085 = _T_21787 ? bht_bank_rd_data_out_0_190 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21085 = _T_21786 ? bht_bank_rd_data_out_0_189 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21340 = _T_21339 | _T_21085; // @[Mux.scala 27:72] - wire [1:0] _T_21086 = _T_21789 ? bht_bank_rd_data_out_0_191 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21086 = _T_21788 ? bht_bank_rd_data_out_0_190 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21341 = _T_21340 | _T_21086; // @[Mux.scala 27:72] - wire [1:0] _T_21087 = _T_21791 ? bht_bank_rd_data_out_0_192 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21087 = _T_21790 ? bht_bank_rd_data_out_0_191 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21342 = _T_21341 | _T_21087; // @[Mux.scala 27:72] - wire [1:0] _T_21088 = _T_21793 ? bht_bank_rd_data_out_0_193 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21088 = _T_21792 ? bht_bank_rd_data_out_0_192 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21343 = _T_21342 | _T_21088; // @[Mux.scala 27:72] - wire [1:0] _T_21089 = _T_21795 ? bht_bank_rd_data_out_0_194 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21089 = _T_21794 ? bht_bank_rd_data_out_0_193 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21344 = _T_21343 | _T_21089; // @[Mux.scala 27:72] - wire [1:0] _T_21090 = _T_21797 ? bht_bank_rd_data_out_0_195 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21090 = _T_21796 ? bht_bank_rd_data_out_0_194 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21345 = _T_21344 | _T_21090; // @[Mux.scala 27:72] - wire [1:0] _T_21091 = _T_21799 ? bht_bank_rd_data_out_0_196 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21091 = _T_21798 ? bht_bank_rd_data_out_0_195 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21346 = _T_21345 | _T_21091; // @[Mux.scala 27:72] - wire [1:0] _T_21092 = _T_21801 ? bht_bank_rd_data_out_0_197 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21092 = _T_21800 ? bht_bank_rd_data_out_0_196 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21347 = _T_21346 | _T_21092; // @[Mux.scala 27:72] - wire [1:0] _T_21093 = _T_21803 ? bht_bank_rd_data_out_0_198 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21093 = _T_21802 ? bht_bank_rd_data_out_0_197 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21348 = _T_21347 | _T_21093; // @[Mux.scala 27:72] - wire [1:0] _T_21094 = _T_21805 ? bht_bank_rd_data_out_0_199 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21094 = _T_21804 ? bht_bank_rd_data_out_0_198 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21349 = _T_21348 | _T_21094; // @[Mux.scala 27:72] - wire [1:0] _T_21095 = _T_21807 ? bht_bank_rd_data_out_0_200 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21095 = _T_21806 ? bht_bank_rd_data_out_0_199 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21350 = _T_21349 | _T_21095; // @[Mux.scala 27:72] - wire [1:0] _T_21096 = _T_21809 ? bht_bank_rd_data_out_0_201 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21096 = _T_21808 ? bht_bank_rd_data_out_0_200 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21351 = _T_21350 | _T_21096; // @[Mux.scala 27:72] - wire [1:0] _T_21097 = _T_21811 ? bht_bank_rd_data_out_0_202 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21097 = _T_21810 ? bht_bank_rd_data_out_0_201 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21352 = _T_21351 | _T_21097; // @[Mux.scala 27:72] - wire [1:0] _T_21098 = _T_21813 ? bht_bank_rd_data_out_0_203 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21098 = _T_21812 ? bht_bank_rd_data_out_0_202 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21353 = _T_21352 | _T_21098; // @[Mux.scala 27:72] - wire [1:0] _T_21099 = _T_21815 ? bht_bank_rd_data_out_0_204 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21099 = _T_21814 ? bht_bank_rd_data_out_0_203 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21354 = _T_21353 | _T_21099; // @[Mux.scala 27:72] - wire [1:0] _T_21100 = _T_21817 ? bht_bank_rd_data_out_0_205 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21100 = _T_21816 ? bht_bank_rd_data_out_0_204 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21355 = _T_21354 | _T_21100; // @[Mux.scala 27:72] - wire [1:0] _T_21101 = _T_21819 ? bht_bank_rd_data_out_0_206 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21101 = _T_21818 ? bht_bank_rd_data_out_0_205 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21356 = _T_21355 | _T_21101; // @[Mux.scala 27:72] - wire [1:0] _T_21102 = _T_21821 ? bht_bank_rd_data_out_0_207 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21102 = _T_21820 ? bht_bank_rd_data_out_0_206 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21357 = _T_21356 | _T_21102; // @[Mux.scala 27:72] - wire [1:0] _T_21103 = _T_21823 ? bht_bank_rd_data_out_0_208 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21103 = _T_21822 ? bht_bank_rd_data_out_0_207 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21358 = _T_21357 | _T_21103; // @[Mux.scala 27:72] - wire [1:0] _T_21104 = _T_21825 ? bht_bank_rd_data_out_0_209 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21104 = _T_21824 ? bht_bank_rd_data_out_0_208 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21359 = _T_21358 | _T_21104; // @[Mux.scala 27:72] - wire [1:0] _T_21105 = _T_21827 ? bht_bank_rd_data_out_0_210 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21105 = _T_21826 ? bht_bank_rd_data_out_0_209 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21360 = _T_21359 | _T_21105; // @[Mux.scala 27:72] - wire [1:0] _T_21106 = _T_21829 ? bht_bank_rd_data_out_0_211 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21106 = _T_21828 ? bht_bank_rd_data_out_0_210 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21361 = _T_21360 | _T_21106; // @[Mux.scala 27:72] - wire [1:0] _T_21107 = _T_21831 ? bht_bank_rd_data_out_0_212 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21107 = _T_21830 ? bht_bank_rd_data_out_0_211 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21362 = _T_21361 | _T_21107; // @[Mux.scala 27:72] - wire [1:0] _T_21108 = _T_21833 ? bht_bank_rd_data_out_0_213 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21108 = _T_21832 ? bht_bank_rd_data_out_0_212 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21363 = _T_21362 | _T_21108; // @[Mux.scala 27:72] - wire [1:0] _T_21109 = _T_21835 ? bht_bank_rd_data_out_0_214 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21109 = _T_21834 ? bht_bank_rd_data_out_0_213 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21364 = _T_21363 | _T_21109; // @[Mux.scala 27:72] - wire [1:0] _T_21110 = _T_21837 ? bht_bank_rd_data_out_0_215 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21110 = _T_21836 ? bht_bank_rd_data_out_0_214 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21365 = _T_21364 | _T_21110; // @[Mux.scala 27:72] - wire [1:0] _T_21111 = _T_21839 ? bht_bank_rd_data_out_0_216 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21111 = _T_21838 ? bht_bank_rd_data_out_0_215 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21366 = _T_21365 | _T_21111; // @[Mux.scala 27:72] - wire [1:0] _T_21112 = _T_21841 ? bht_bank_rd_data_out_0_217 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21112 = _T_21840 ? bht_bank_rd_data_out_0_216 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21367 = _T_21366 | _T_21112; // @[Mux.scala 27:72] - wire [1:0] _T_21113 = _T_21843 ? bht_bank_rd_data_out_0_218 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21113 = _T_21842 ? bht_bank_rd_data_out_0_217 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21368 = _T_21367 | _T_21113; // @[Mux.scala 27:72] - wire [1:0] _T_21114 = _T_21845 ? bht_bank_rd_data_out_0_219 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21114 = _T_21844 ? bht_bank_rd_data_out_0_218 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21369 = _T_21368 | _T_21114; // @[Mux.scala 27:72] - wire [1:0] _T_21115 = _T_21847 ? bht_bank_rd_data_out_0_220 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21115 = _T_21846 ? bht_bank_rd_data_out_0_219 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21370 = _T_21369 | _T_21115; // @[Mux.scala 27:72] - wire [1:0] _T_21116 = _T_21849 ? bht_bank_rd_data_out_0_221 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21116 = _T_21848 ? bht_bank_rd_data_out_0_220 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21371 = _T_21370 | _T_21116; // @[Mux.scala 27:72] - wire [1:0] _T_21117 = _T_21851 ? bht_bank_rd_data_out_0_222 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21117 = _T_21850 ? bht_bank_rd_data_out_0_221 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21372 = _T_21371 | _T_21117; // @[Mux.scala 27:72] - wire [1:0] _T_21118 = _T_21853 ? bht_bank_rd_data_out_0_223 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21118 = _T_21852 ? bht_bank_rd_data_out_0_222 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21373 = _T_21372 | _T_21118; // @[Mux.scala 27:72] - wire [1:0] _T_21119 = _T_21855 ? bht_bank_rd_data_out_0_224 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21119 = _T_21854 ? bht_bank_rd_data_out_0_223 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21374 = _T_21373 | _T_21119; // @[Mux.scala 27:72] - wire [1:0] _T_21120 = _T_21857 ? bht_bank_rd_data_out_0_225 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21120 = _T_21856 ? bht_bank_rd_data_out_0_224 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21375 = _T_21374 | _T_21120; // @[Mux.scala 27:72] - wire [1:0] _T_21121 = _T_21859 ? bht_bank_rd_data_out_0_226 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21121 = _T_21858 ? bht_bank_rd_data_out_0_225 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21376 = _T_21375 | _T_21121; // @[Mux.scala 27:72] - wire [1:0] _T_21122 = _T_21861 ? bht_bank_rd_data_out_0_227 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21122 = _T_21860 ? bht_bank_rd_data_out_0_226 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21377 = _T_21376 | _T_21122; // @[Mux.scala 27:72] - wire [1:0] _T_21123 = _T_21863 ? bht_bank_rd_data_out_0_228 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21123 = _T_21862 ? bht_bank_rd_data_out_0_227 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21378 = _T_21377 | _T_21123; // @[Mux.scala 27:72] - wire [1:0] _T_21124 = _T_21865 ? bht_bank_rd_data_out_0_229 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21124 = _T_21864 ? bht_bank_rd_data_out_0_228 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21379 = _T_21378 | _T_21124; // @[Mux.scala 27:72] - wire [1:0] _T_21125 = _T_21867 ? bht_bank_rd_data_out_0_230 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21125 = _T_21866 ? bht_bank_rd_data_out_0_229 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21380 = _T_21379 | _T_21125; // @[Mux.scala 27:72] - wire [1:0] _T_21126 = _T_21869 ? bht_bank_rd_data_out_0_231 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21126 = _T_21868 ? bht_bank_rd_data_out_0_230 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21381 = _T_21380 | _T_21126; // @[Mux.scala 27:72] - wire [1:0] _T_21127 = _T_21871 ? bht_bank_rd_data_out_0_232 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21127 = _T_21870 ? bht_bank_rd_data_out_0_231 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21382 = _T_21381 | _T_21127; // @[Mux.scala 27:72] - wire [1:0] _T_21128 = _T_21873 ? bht_bank_rd_data_out_0_233 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21128 = _T_21872 ? bht_bank_rd_data_out_0_232 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21383 = _T_21382 | _T_21128; // @[Mux.scala 27:72] - wire [1:0] _T_21129 = _T_21875 ? bht_bank_rd_data_out_0_234 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21129 = _T_21874 ? bht_bank_rd_data_out_0_233 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21384 = _T_21383 | _T_21129; // @[Mux.scala 27:72] - wire [1:0] _T_21130 = _T_21877 ? bht_bank_rd_data_out_0_235 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21130 = _T_21876 ? bht_bank_rd_data_out_0_234 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21385 = _T_21384 | _T_21130; // @[Mux.scala 27:72] - wire [1:0] _T_21131 = _T_21879 ? bht_bank_rd_data_out_0_236 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21131 = _T_21878 ? bht_bank_rd_data_out_0_235 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21386 = _T_21385 | _T_21131; // @[Mux.scala 27:72] - wire [1:0] _T_21132 = _T_21881 ? bht_bank_rd_data_out_0_237 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21132 = _T_21880 ? bht_bank_rd_data_out_0_236 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21387 = _T_21386 | _T_21132; // @[Mux.scala 27:72] - wire [1:0] _T_21133 = _T_21883 ? bht_bank_rd_data_out_0_238 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21133 = _T_21882 ? bht_bank_rd_data_out_0_237 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21388 = _T_21387 | _T_21133; // @[Mux.scala 27:72] - wire [1:0] _T_21134 = _T_21885 ? bht_bank_rd_data_out_0_239 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21134 = _T_21884 ? bht_bank_rd_data_out_0_238 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21389 = _T_21388 | _T_21134; // @[Mux.scala 27:72] - wire [1:0] _T_21135 = _T_21887 ? bht_bank_rd_data_out_0_240 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21135 = _T_21886 ? bht_bank_rd_data_out_0_239 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21390 = _T_21389 | _T_21135; // @[Mux.scala 27:72] - wire [1:0] _T_21136 = _T_21889 ? bht_bank_rd_data_out_0_241 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21136 = _T_21888 ? bht_bank_rd_data_out_0_240 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21391 = _T_21390 | _T_21136; // @[Mux.scala 27:72] - wire [1:0] _T_21137 = _T_21891 ? bht_bank_rd_data_out_0_242 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21137 = _T_21890 ? bht_bank_rd_data_out_0_241 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21392 = _T_21391 | _T_21137; // @[Mux.scala 27:72] - wire [1:0] _T_21138 = _T_21893 ? bht_bank_rd_data_out_0_243 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21138 = _T_21892 ? bht_bank_rd_data_out_0_242 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21393 = _T_21392 | _T_21138; // @[Mux.scala 27:72] - wire [1:0] _T_21139 = _T_21895 ? bht_bank_rd_data_out_0_244 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21139 = _T_21894 ? bht_bank_rd_data_out_0_243 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21394 = _T_21393 | _T_21139; // @[Mux.scala 27:72] - wire [1:0] _T_21140 = _T_21897 ? bht_bank_rd_data_out_0_245 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21140 = _T_21896 ? bht_bank_rd_data_out_0_244 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21395 = _T_21394 | _T_21140; // @[Mux.scala 27:72] - wire [1:0] _T_21141 = _T_21899 ? bht_bank_rd_data_out_0_246 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21141 = _T_21898 ? bht_bank_rd_data_out_0_245 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21396 = _T_21395 | _T_21141; // @[Mux.scala 27:72] - wire [1:0] _T_21142 = _T_21901 ? bht_bank_rd_data_out_0_247 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21142 = _T_21900 ? bht_bank_rd_data_out_0_246 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21397 = _T_21396 | _T_21142; // @[Mux.scala 27:72] - wire [1:0] _T_21143 = _T_21903 ? bht_bank_rd_data_out_0_248 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21143 = _T_21902 ? bht_bank_rd_data_out_0_247 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21398 = _T_21397 | _T_21143; // @[Mux.scala 27:72] - wire [1:0] _T_21144 = _T_21905 ? bht_bank_rd_data_out_0_249 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21144 = _T_21904 ? bht_bank_rd_data_out_0_248 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21399 = _T_21398 | _T_21144; // @[Mux.scala 27:72] - wire [1:0] _T_21145 = _T_21907 ? bht_bank_rd_data_out_0_250 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21145 = _T_21906 ? bht_bank_rd_data_out_0_249 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21400 = _T_21399 | _T_21145; // @[Mux.scala 27:72] - wire [1:0] _T_21146 = _T_21909 ? bht_bank_rd_data_out_0_251 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21146 = _T_21908 ? bht_bank_rd_data_out_0_250 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21401 = _T_21400 | _T_21146; // @[Mux.scala 27:72] - wire [1:0] _T_21147 = _T_21911 ? bht_bank_rd_data_out_0_252 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21147 = _T_21910 ? bht_bank_rd_data_out_0_251 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21402 = _T_21401 | _T_21147; // @[Mux.scala 27:72] - wire [1:0] _T_21148 = _T_21913 ? bht_bank_rd_data_out_0_253 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21148 = _T_21912 ? bht_bank_rd_data_out_0_252 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21403 = _T_21402 | _T_21148; // @[Mux.scala 27:72] - wire [1:0] _T_21149 = _T_21915 ? bht_bank_rd_data_out_0_254 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21149 = _T_21914 ? bht_bank_rd_data_out_0_253 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_21404 = _T_21403 | _T_21149; // @[Mux.scala 27:72] - wire [1:0] _T_21150 = _T_21917 ? bht_bank_rd_data_out_0_255 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_bank0_rd_data_f = _T_21404 | _T_21150; // @[Mux.scala 27:72] - wire [1:0] _T_251 = _T_143 ? bht_bank0_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_252 = io_ifc_fetch_addr_f[0] ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] bht_vbank0_rd_data_f = _T_251 | _T_252; // @[Mux.scala 27:72] - wire _T_269 = bht_force_taken_f[0] | bht_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 294:45] - wire _T_271 = _T_269 & vwayhit_f[0]; // @[el2_ifu_bp_ctl.scala 294:72] - wire [1:0] bht_dir_f = {_T_266,_T_271}; // @[Cat.scala 29:58] - wire _T_14 = ~bht_dir_f[0]; // @[el2_ifu_bp_ctl.scala 108:23] + wire [1:0] _T_21150 = _T_21916 ? bht_bank_rd_data_out_0_254 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_21405 = _T_21404 | _T_21150; // @[Mux.scala 27:72] + wire [1:0] _T_21151 = _T_21918 ? bht_bank_rd_data_out_0_255 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_bank0_rd_data_f = _T_21405 | _T_21151; // @[Mux.scala 27:72] + wire [1:0] _T_252 = _T_144 ? bht_bank0_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_253 = io_ifc_fetch_addr_f[0] ? bht_bank1_rd_data_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] bht_vbank0_rd_data_f = _T_252 | _T_253; // @[Mux.scala 27:72] + wire _T_270 = bht_force_taken_f[0] | bht_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 299:45] + wire _T_272 = _T_270 & bht_valid_f[0]; // @[el2_ifu_bp_ctl.scala 299:72] + wire [1:0] bht_dir_f = {_T_267,_T_272}; // @[Cat.scala 29:58] + wire _T_14 = ~bht_dir_f[0]; // @[el2_ifu_bp_ctl.scala 113:23] wire [1:0] btb_sel_f = {_T_14,bht_dir_f[0]}; // @[Cat.scala 29:58] - wire [1:0] fetch_start_f = {io_ifc_fetch_addr_f[0],_T_143}; // @[Cat.scala 29:58] - wire _T_32 = io_exu_mp_btag == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 126:46] - wire _T_33 = _T_32 & exu_mp_valid; // @[el2_ifu_bp_ctl.scala 126:66] - wire _T_34 = _T_33 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 126:81] - wire _T_35 = io_exu_mp_index == btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 126:117] - wire fetch_mp_collision_f = _T_34 & _T_35; // @[el2_ifu_bp_ctl.scala 126:102] - wire _T_36 = io_exu_mp_btag == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 127:49] - wire _T_37 = _T_36 & exu_mp_valid; // @[el2_ifu_bp_ctl.scala 127:72] - wire _T_38 = _T_37 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 127:87] - wire _T_39 = io_exu_mp_index == btb_rd_addr_p1_f; // @[el2_ifu_bp_ctl.scala 127:123] - wire fetch_mp_collision_p1_f = _T_38 & _T_39; // @[el2_ifu_bp_ctl.scala 127:108] - reg exu_mp_way_f; // @[el2_ifu_bp_ctl.scala 131:55] - reg exu_flush_final_d1; // @[el2_ifu_bp_ctl.scala 132:61] - wire [255:0] mp_wrindex_dec = 256'h1 << io_exu_mp_index; // @[el2_ifu_bp_ctl.scala 203:28] - wire [255:0] fetch_wrindex_dec = 256'h1 << btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 206:31] - wire [255:0] fetch_wrindex_p1_dec = 256'h1 << btb_rd_addr_p1_f; // @[el2_ifu_bp_ctl.scala 209:34] - wire [255:0] _T_149 = exu_mp_valid ? 256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff : 256'h0; // @[Bitwise.scala 72:12] - wire [255:0] mp_wrlru_b0 = mp_wrindex_dec & _T_149; // @[el2_ifu_bp_ctl.scala 212:36] - wire _T_165 = vwayhit_f[0] | vwayhit_f[1]; // @[el2_ifu_bp_ctl.scala 218:42] - wire _T_166 = _T_165 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 218:58] - wire lru_update_valid_f = _T_166 & _T; // @[el2_ifu_bp_ctl.scala 218:79] - wire [255:0] _T_169 = lru_update_valid_f ? 256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff : 256'h0; // @[Bitwise.scala 72:12] - wire [255:0] fetch_wrlru_b0 = fetch_wrindex_dec & _T_169; // @[el2_ifu_bp_ctl.scala 220:42] - wire [255:0] fetch_wrlru_p1_b0 = fetch_wrindex_p1_dec & _T_169; // @[el2_ifu_bp_ctl.scala 221:48] - wire [255:0] _T_172 = ~mp_wrlru_b0; // @[el2_ifu_bp_ctl.scala 223:25] - wire [255:0] _T_173 = ~fetch_wrlru_b0; // @[el2_ifu_bp_ctl.scala 223:40] - wire [255:0] btb_lru_b0_hold = _T_172 & _T_173; // @[el2_ifu_bp_ctl.scala 223:38] - wire _T_175 = ~io_exu_mp_pkt_bits_way; // @[el2_ifu_bp_ctl.scala 230:40] - wire [255:0] _T_178 = _T_175 ? mp_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_179 = tag_match_way0_f ? fetch_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_180 = tag_match_way0_p1_f ? fetch_wrlru_p1_b0 : 256'h0; // @[Mux.scala 27:72] - wire [255:0] _T_181 = _T_178 | _T_179; // @[Mux.scala 27:72] - wire [255:0] _T_182 = _T_181 | _T_180; // @[Mux.scala 27:72] + wire [1:0] fetch_start_f = {io_ifc_fetch_addr_f[0],_T_144}; // @[Cat.scala 29:58] + wire _T_32 = io_exu_bp_exu_mp_btag == fetch_rd_tag_f; // @[el2_ifu_bp_ctl.scala 131:53] + wire _T_33 = _T_32 & exu_mp_valid; // @[el2_ifu_bp_ctl.scala 131:73] + wire _T_34 = _T_33 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 131:88] + wire _T_35 = io_exu_bp_exu_mp_index == btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 131:124] + wire fetch_mp_collision_f = _T_34 & _T_35; // @[el2_ifu_bp_ctl.scala 131:109] + wire _T_36 = io_exu_bp_exu_mp_btag == fetch_rd_tag_p1_f; // @[el2_ifu_bp_ctl.scala 132:56] + wire _T_37 = _T_36 & exu_mp_valid; // @[el2_ifu_bp_ctl.scala 132:79] + wire _T_38 = _T_37 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 132:94] + wire _T_39 = io_exu_bp_exu_mp_index == btb_rd_addr_p1_f; // @[el2_ifu_bp_ctl.scala 132:130] + wire fetch_mp_collision_p1_f = _T_38 & _T_39; // @[el2_ifu_bp_ctl.scala 132:115] + reg exu_mp_way_f; // @[el2_ifu_bp_ctl.scala 136:55] + reg exu_flush_final_d1; // @[el2_ifu_bp_ctl.scala 137:61] + wire [255:0] mp_wrindex_dec = 256'h1 << io_exu_bp_exu_mp_index; // @[el2_ifu_bp_ctl.scala 208:28] + wire [255:0] fetch_wrindex_dec = 256'h1 << btb_rd_addr_f; // @[el2_ifu_bp_ctl.scala 211:31] + wire [255:0] fetch_wrindex_p1_dec = 256'h1 << btb_rd_addr_p1_f; // @[el2_ifu_bp_ctl.scala 214:34] + wire [255:0] _T_150 = exu_mp_valid ? 256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff : 256'h0; // @[Bitwise.scala 72:12] + wire [255:0] mp_wrlru_b0 = mp_wrindex_dec & _T_150; // @[el2_ifu_bp_ctl.scala 217:36] + wire _T_166 = bht_valid_f[0] | bht_valid_f[1]; // @[el2_ifu_bp_ctl.scala 223:42] + wire _T_167 = _T_166 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 223:58] + wire lru_update_valid_f = _T_167 & _T; // @[el2_ifu_bp_ctl.scala 223:79] + wire [255:0] _T_170 = lru_update_valid_f ? 256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff : 256'h0; // @[Bitwise.scala 72:12] + wire [255:0] fetch_wrlru_b0 = fetch_wrindex_dec & _T_170; // @[el2_ifu_bp_ctl.scala 225:42] + wire [255:0] fetch_wrlru_p1_b0 = fetch_wrindex_p1_dec & _T_170; // @[el2_ifu_bp_ctl.scala 226:48] + wire [255:0] _T_173 = ~mp_wrlru_b0; // @[el2_ifu_bp_ctl.scala 228:25] + wire [255:0] _T_174 = ~fetch_wrlru_b0; // @[el2_ifu_bp_ctl.scala 228:40] + wire [255:0] btb_lru_b0_hold = _T_173 & _T_174; // @[el2_ifu_bp_ctl.scala 228:38] + wire _T_176 = ~io_exu_bp_exu_mp_pkt_bits_way; // @[el2_ifu_bp_ctl.scala 235:40] + wire [255:0] _T_179 = _T_176 ? mp_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_180 = tag_match_way0_f ? fetch_wrlru_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_181 = tag_match_way0_p1_f ? fetch_wrlru_p1_b0 : 256'h0; // @[Mux.scala 27:72] + wire [255:0] _T_182 = _T_179 | _T_180; // @[Mux.scala 27:72] + wire [255:0] _T_183 = _T_182 | _T_181; // @[Mux.scala 27:72] reg [255:0] btb_lru_b0_f; // @[el2_lib.scala 514:16] - wire [255:0] _T_184 = btb_lru_b0_hold & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 232:102] - wire [255:0] _T_186 = fetch_wrindex_dec & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 235:78] - wire _T_187 = |_T_186; // @[el2_ifu_bp_ctl.scala 235:94] - wire btb_lru_rd_f = fetch_mp_collision_f ? exu_mp_way_f : _T_187; // @[el2_ifu_bp_ctl.scala 235:25] - wire [255:0] _T_189 = fetch_wrindex_p1_dec & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 237:87] - wire _T_190 = |_T_189; // @[el2_ifu_bp_ctl.scala 237:103] - wire btb_lru_rd_p1_f = fetch_mp_collision_p1_f ? exu_mp_way_f : _T_190; // @[el2_ifu_bp_ctl.scala 237:28] - wire [1:0] _T_193 = {btb_lru_rd_f,btb_lru_rd_f}; // @[Cat.scala 29:58] - wire [1:0] _T_196 = {btb_lru_rd_p1_f,btb_lru_rd_f}; // @[Cat.scala 29:58] - wire [1:0] _T_197 = _T_143 ? _T_193 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_198 = io_ifc_fetch_addr_f[0] ? _T_196 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] btb_vlru_rd_f = _T_197 | _T_198; // @[Mux.scala 27:72] - wire [1:0] _T_207 = {tag_match_way1_expanded_p1_f[0],tag_match_way1_expanded_f[1]}; // @[Cat.scala 29:58] - wire [1:0] _T_208 = _T_143 ? tag_match_way1_expanded_f : 2'h0; // @[Mux.scala 27:72] - wire [1:0] _T_209 = io_ifc_fetch_addr_f[0] ? _T_207 : 2'h0; // @[Mux.scala 27:72] - wire [1:0] tag_match_vway1_expanded_f = _T_208 | _T_209; // @[Mux.scala 27:72] - wire [1:0] _T_211 = ~vwayhit_f; // @[el2_ifu_bp_ctl.scala 247:52] - wire [1:0] _T_212 = _T_211 & btb_vlru_rd_f; // @[el2_ifu_bp_ctl.scala 247:63] - wire [15:0] _T_229 = btb_sel_f[1] ? btb_vbank1_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] _T_230 = btb_sel_f[0] ? btb_vbank0_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] - wire [15:0] btb_sel_data_f = _T_229 | _T_230; // @[Mux.scala 27:72] - wire [11:0] btb_rd_tgt_f = btb_sel_data_f[15:4]; // @[el2_ifu_bp_ctl.scala 263:36] - wire btb_rd_pc4_f = btb_sel_data_f[3]; // @[el2_ifu_bp_ctl.scala 264:36] - wire btb_rd_call_f = btb_sel_data_f[1]; // @[el2_ifu_bp_ctl.scala 265:37] - wire btb_rd_ret_f = btb_sel_data_f[0]; // @[el2_ifu_bp_ctl.scala 266:36] - wire [1:0] _T_279 = {bht_vbank1_rd_data_f[1],bht_vbank0_rd_data_f[1]}; // @[Cat.scala 29:58] - wire [1:0] hist1_raw = bht_force_taken_f | _T_279; // @[el2_ifu_bp_ctl.scala 300:34] - wire [1:0] _T_233 = vwayhit_f & hist1_raw; // @[el2_ifu_bp_ctl.scala 273:39] - wire _T_234 = |_T_233; // @[el2_ifu_bp_ctl.scala 273:52] - wire _T_235 = _T_234 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 273:56] - wire _T_236 = ~leak_one_f_d1; // @[el2_ifu_bp_ctl.scala 273:79] - wire _T_237 = _T_235 & _T_236; // @[el2_ifu_bp_ctl.scala 273:77] - wire _T_238 = ~io_dec_tlu_bpred_disable; // @[el2_ifu_bp_ctl.scala 273:96] - wire _T_274 = io_ifu_bp_hit_taken_f & btb_sel_f[1]; // @[el2_ifu_bp_ctl.scala 297:51] - wire _T_275 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 297:69] - wire _T_285 = vwayhit_f[1] & btb_vbank1_rd_data_f[4]; // @[el2_ifu_bp_ctl.scala 306:34] - wire _T_288 = vwayhit_f[0] & btb_vbank0_rd_data_f[4]; // @[el2_ifu_bp_ctl.scala 307:34] - wire _T_291 = ~btb_vbank1_rd_data_f[2]; // @[el2_ifu_bp_ctl.scala 310:37] - wire _T_292 = vwayhit_f[1] & _T_291; // @[el2_ifu_bp_ctl.scala 310:35] - wire _T_294 = _T_292 & btb_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 310:65] - wire _T_297 = ~btb_vbank0_rd_data_f[2]; // @[el2_ifu_bp_ctl.scala 311:37] - wire _T_298 = vwayhit_f[0] & _T_297; // @[el2_ifu_bp_ctl.scala 311:35] - wire _T_300 = _T_298 & btb_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 311:65] - wire [1:0] num_valids = vwayhit_f[1] + vwayhit_f[0]; // @[el2_ifu_bp_ctl.scala 314:35] - wire [1:0] _T_303 = btb_sel_f & bht_dir_f; // @[el2_ifu_bp_ctl.scala 317:28] - wire final_h = |_T_303; // @[el2_ifu_bp_ctl.scala 317:41] - wire _T_304 = num_valids == 2'h2; // @[el2_ifu_bp_ctl.scala 321:41] - wire [7:0] _T_308 = {fghr[5:0],1'h0,final_h}; // @[Cat.scala 29:58] - wire _T_309 = num_valids == 2'h1; // @[el2_ifu_bp_ctl.scala 322:41] - wire [7:0] _T_312 = {fghr[6:0],final_h}; // @[Cat.scala 29:58] - wire _T_313 = num_valids == 2'h0; // @[el2_ifu_bp_ctl.scala 323:41] - wire [7:0] _T_316 = _T_304 ? _T_308 : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_317 = _T_309 ? _T_312 : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_318 = _T_313 ? fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_319 = _T_316 | _T_317; // @[Mux.scala 27:72] - wire [7:0] merged_ghr = _T_319 | _T_318; // @[Mux.scala 27:72] - wire _T_322 = ~exu_flush_final_d1; // @[el2_ifu_bp_ctl.scala 332:27] - wire _T_323 = _T_322 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 332:47] - wire _T_324 = _T_323 & io_ic_hit_f; // @[el2_ifu_bp_ctl.scala 332:70] - wire _T_326 = _T_324 & _T_236; // @[el2_ifu_bp_ctl.scala 332:84] - wire _T_329 = io_ifc_fetch_req_f & io_ic_hit_f; // @[el2_ifu_bp_ctl.scala 333:70] - wire _T_331 = _T_329 & _T_236; // @[el2_ifu_bp_ctl.scala 333:84] - wire _T_332 = ~_T_331; // @[el2_ifu_bp_ctl.scala 333:49] - wire _T_333 = _T_322 & _T_332; // @[el2_ifu_bp_ctl.scala 333:47] - wire [7:0] _T_335 = exu_flush_final_d1 ? io_exu_mp_fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_336 = _T_326 ? merged_ghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_337 = _T_333 ? fghr : 8'h0; // @[Mux.scala 27:72] - wire [7:0] _T_338 = _T_335 | _T_336; // @[Mux.scala 27:72] - wire [1:0] _T_343 = io_dec_tlu_bpred_disable ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_344 = ~_T_343; // @[el2_ifu_bp_ctl.scala 342:36] - wire _T_348 = ~fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 346:36] - wire _T_349 = bht_dir_f[0] & _T_348; // @[el2_ifu_bp_ctl.scala 346:34] - wire _T_353 = _T_14 & fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 346:72] - wire _T_354 = _T_349 | _T_353; // @[el2_ifu_bp_ctl.scala 346:55] - wire _T_357 = bht_dir_f[0] & fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 347:34] - wire _T_362 = _T_14 & _T_348; // @[el2_ifu_bp_ctl.scala 347:71] - wire _T_363 = _T_357 | _T_362; // @[el2_ifu_bp_ctl.scala 347:54] - wire [1:0] bloc_f = {_T_354,_T_363}; // @[Cat.scala 29:58] - wire _T_367 = _T_14 & io_ifc_fetch_addr_f[0]; // @[el2_ifu_bp_ctl.scala 349:35] - wire _T_368 = ~btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 349:62] - wire use_fa_plus = _T_367 & _T_368; // @[el2_ifu_bp_ctl.scala 349:60] - wire _T_371 = fetch_start_f[0] & btb_sel_f[0]; // @[el2_ifu_bp_ctl.scala 351:44] - wire btb_fg_crossing_f = _T_371 & btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 351:59] - wire bp_total_branch_offset_f = bloc_f[1] ^ btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 352:43] - wire _T_375 = io_ifc_fetch_req_f & _T_275; // @[el2_ifu_bp_ctl.scala 354:85] + wire [255:0] _T_185 = btb_lru_b0_hold & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 237:102] + wire [255:0] _T_187 = fetch_wrindex_dec & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 240:78] + wire _T_188 = |_T_187; // @[el2_ifu_bp_ctl.scala 240:94] + wire btb_lru_rd_f = fetch_mp_collision_f ? exu_mp_way_f : _T_188; // @[el2_ifu_bp_ctl.scala 240:25] + wire [255:0] _T_190 = fetch_wrindex_p1_dec & btb_lru_b0_f; // @[el2_ifu_bp_ctl.scala 242:87] + wire _T_191 = |_T_190; // @[el2_ifu_bp_ctl.scala 242:103] + wire btb_lru_rd_p1_f = fetch_mp_collision_p1_f ? exu_mp_way_f : _T_191; // @[el2_ifu_bp_ctl.scala 242:28] + wire [1:0] _T_194 = {btb_lru_rd_f,btb_lru_rd_f}; // @[Cat.scala 29:58] + wire [1:0] _T_197 = {btb_lru_rd_p1_f,btb_lru_rd_f}; // @[Cat.scala 29:58] + wire [1:0] _T_198 = _T_144 ? _T_194 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_199 = io_ifc_fetch_addr_f[0] ? _T_197 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] btb_vlru_rd_f = _T_198 | _T_199; // @[Mux.scala 27:72] + wire [1:0] _T_208 = {tag_match_way1_expanded_p1_f[0],tag_match_way1_expanded_f[1]}; // @[Cat.scala 29:58] + wire [1:0] _T_209 = _T_144 ? tag_match_way1_expanded_f : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_210 = io_ifc_fetch_addr_f[0] ? _T_208 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] tag_match_vway1_expanded_f = _T_209 | _T_210; // @[Mux.scala 27:72] + wire [1:0] _T_212 = ~bht_valid_f; // @[el2_ifu_bp_ctl.scala 252:52] + wire [1:0] _T_213 = _T_212 & btb_vlru_rd_f; // @[el2_ifu_bp_ctl.scala 252:63] + wire [15:0] _T_230 = btb_sel_f[1] ? btb_vbank1_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] _T_231 = btb_sel_f[0] ? btb_vbank0_rd_data_f[16:1] : 16'h0; // @[Mux.scala 27:72] + wire [15:0] btb_sel_data_f = _T_230 | _T_231; // @[Mux.scala 27:72] + wire [11:0] btb_rd_tgt_f = btb_sel_data_f[15:4]; // @[el2_ifu_bp_ctl.scala 268:36] + wire btb_rd_pc4_f = btb_sel_data_f[3]; // @[el2_ifu_bp_ctl.scala 269:36] + wire btb_rd_call_f = btb_sel_data_f[1]; // @[el2_ifu_bp_ctl.scala 270:37] + wire btb_rd_ret_f = btb_sel_data_f[0]; // @[el2_ifu_bp_ctl.scala 271:36] + wire [1:0] _T_280 = {bht_vbank1_rd_data_f[1],bht_vbank0_rd_data_f[1]}; // @[Cat.scala 29:58] + wire [1:0] hist1_raw = bht_force_taken_f | _T_280; // @[el2_ifu_bp_ctl.scala 305:34] + wire [1:0] _T_234 = bht_valid_f & hist1_raw; // @[el2_ifu_bp_ctl.scala 278:39] + wire _T_235 = |_T_234; // @[el2_ifu_bp_ctl.scala 278:52] + wire _T_236 = _T_235 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 278:56] + wire _T_237 = ~leak_one_f_d1; // @[el2_ifu_bp_ctl.scala 278:79] + wire _T_238 = _T_236 & _T_237; // @[el2_ifu_bp_ctl.scala 278:77] + wire _T_239 = ~io_dec_bp_dec_tlu_bpred_disable; // @[el2_ifu_bp_ctl.scala 278:96] + wire _T_275 = io_ifu_bp_hit_taken_f & btb_sel_f[1]; // @[el2_ifu_bp_ctl.scala 302:51] + wire _T_276 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 302:69] + wire _T_286 = bht_valid_f[1] & btb_vbank1_rd_data_f[4]; // @[el2_ifu_bp_ctl.scala 311:34] + wire _T_289 = bht_valid_f[0] & btb_vbank0_rd_data_f[4]; // @[el2_ifu_bp_ctl.scala 312:34] + wire _T_292 = ~btb_vbank1_rd_data_f[2]; // @[el2_ifu_bp_ctl.scala 315:37] + wire _T_293 = bht_valid_f[1] & _T_292; // @[el2_ifu_bp_ctl.scala 315:35] + wire _T_295 = _T_293 & btb_vbank1_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 315:65] + wire _T_298 = ~btb_vbank0_rd_data_f[2]; // @[el2_ifu_bp_ctl.scala 316:37] + wire _T_299 = bht_valid_f[0] & _T_298; // @[el2_ifu_bp_ctl.scala 316:35] + wire _T_301 = _T_299 & btb_vbank0_rd_data_f[1]; // @[el2_ifu_bp_ctl.scala 316:65] + wire [1:0] num_valids = bht_valid_f[1] + bht_valid_f[0]; // @[el2_ifu_bp_ctl.scala 319:35] + wire [1:0] _T_304 = btb_sel_f & bht_dir_f; // @[el2_ifu_bp_ctl.scala 322:28] + wire final_h = |_T_304; // @[el2_ifu_bp_ctl.scala 322:41] + wire _T_305 = num_valids == 2'h2; // @[el2_ifu_bp_ctl.scala 326:41] + wire [7:0] _T_309 = {fghr[5:0],1'h0,final_h}; // @[Cat.scala 29:58] + wire _T_310 = num_valids == 2'h1; // @[el2_ifu_bp_ctl.scala 327:41] + wire [7:0] _T_313 = {fghr[6:0],final_h}; // @[Cat.scala 29:58] + wire _T_314 = num_valids == 2'h0; // @[el2_ifu_bp_ctl.scala 328:41] + wire [7:0] _T_317 = _T_305 ? _T_309 : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_318 = _T_310 ? _T_313 : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_319 = _T_314 ? fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_320 = _T_317 | _T_318; // @[Mux.scala 27:72] + wire [7:0] merged_ghr = _T_320 | _T_319; // @[Mux.scala 27:72] + wire _T_323 = ~exu_flush_final_d1; // @[el2_ifu_bp_ctl.scala 337:27] + wire _T_324 = _T_323 & io_ifc_fetch_req_f; // @[el2_ifu_bp_ctl.scala 337:47] + wire _T_325 = _T_324 & io_ic_hit_f; // @[el2_ifu_bp_ctl.scala 337:70] + wire _T_327 = _T_325 & _T_237; // @[el2_ifu_bp_ctl.scala 337:84] + wire _T_330 = io_ifc_fetch_req_f & io_ic_hit_f; // @[el2_ifu_bp_ctl.scala 338:70] + wire _T_332 = _T_330 & _T_237; // @[el2_ifu_bp_ctl.scala 338:84] + wire _T_333 = ~_T_332; // @[el2_ifu_bp_ctl.scala 338:49] + wire _T_334 = _T_323 & _T_333; // @[el2_ifu_bp_ctl.scala 338:47] + wire [7:0] _T_336 = exu_flush_final_d1 ? io_exu_bp_exu_mp_fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_337 = _T_327 ? merged_ghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_338 = _T_334 ? fghr : 8'h0; // @[Mux.scala 27:72] + wire [7:0] _T_339 = _T_336 | _T_337; // @[Mux.scala 27:72] + wire [1:0] _T_344 = io_dec_bp_dec_tlu_bpred_disable ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire [1:0] _T_345 = ~_T_344; // @[el2_ifu_bp_ctl.scala 347:36] + wire _T_349 = ~fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 351:36] + wire _T_350 = bht_dir_f[0] & _T_349; // @[el2_ifu_bp_ctl.scala 351:34] + wire _T_354 = _T_14 & fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 351:72] + wire _T_355 = _T_350 | _T_354; // @[el2_ifu_bp_ctl.scala 351:55] + wire _T_358 = bht_dir_f[0] & fetch_start_f[0]; // @[el2_ifu_bp_ctl.scala 352:34] + wire _T_363 = _T_14 & _T_349; // @[el2_ifu_bp_ctl.scala 352:71] + wire _T_364 = _T_358 | _T_363; // @[el2_ifu_bp_ctl.scala 352:54] + wire [1:0] bloc_f = {_T_355,_T_364}; // @[Cat.scala 29:58] + wire _T_368 = _T_14 & io_ifc_fetch_addr_f[0]; // @[el2_ifu_bp_ctl.scala 354:35] + wire _T_369 = ~btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 354:62] + wire use_fa_plus = _T_368 & _T_369; // @[el2_ifu_bp_ctl.scala 354:60] + wire _T_372 = fetch_start_f[0] & btb_sel_f[0]; // @[el2_ifu_bp_ctl.scala 356:44] + wire btb_fg_crossing_f = _T_372 & btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 356:59] + wire bp_total_branch_offset_f = bloc_f[1] ^ btb_rd_pc4_f; // @[el2_ifu_bp_ctl.scala 357:43] + wire _T_376 = io_ifc_fetch_req_f & _T_276; // @[el2_ifu_bp_ctl.scala 359:85] reg [29:0] ifc_fetch_adder_prior; // @[el2_lib.scala 514:16] - wire _T_380 = ~btb_fg_crossing_f; // @[el2_ifu_bp_ctl.scala 360:32] - wire _T_381 = ~use_fa_plus; // @[el2_ifu_bp_ctl.scala 360:53] - wire _T_382 = _T_380 & _T_381; // @[el2_ifu_bp_ctl.scala 360:51] - wire [29:0] _T_385 = use_fa_plus ? fetch_addr_p1_f : 30'h0; // @[Mux.scala 27:72] - wire [29:0] _T_386 = btb_fg_crossing_f ? ifc_fetch_adder_prior : 30'h0; // @[Mux.scala 27:72] - wire [29:0] _T_387 = _T_382 ? io_ifc_fetch_addr_f[30:1] : 30'h0; // @[Mux.scala 27:72] - wire [29:0] _T_388 = _T_385 | _T_386; // @[Mux.scala 27:72] - wire [29:0] adder_pc_in_f = _T_388 | _T_387; // @[Mux.scala 27:72] - wire [31:0] _T_392 = {adder_pc_in_f,bp_total_branch_offset_f,1'h0}; // @[Cat.scala 29:58] - wire [12:0] _T_393 = {btb_rd_tgt_f,1'h0}; // @[Cat.scala 29:58] - wire [12:0] _T_396 = _T_392[12:1] + _T_393[12:1]; // @[el2_lib.scala 208:31] - wire [18:0] _T_399 = _T_392[31:13] + 19'h1; // @[el2_lib.scala 209:27] - wire [18:0] _T_402 = _T_392[31:13] - 19'h1; // @[el2_lib.scala 210:27] - wire _T_405 = ~_T_396[12]; // @[el2_lib.scala 212:28] - wire _T_406 = _T_393[12] ^ _T_405; // @[el2_lib.scala 212:26] - wire _T_409 = ~_T_393[12]; // @[el2_lib.scala 213:20] - wire _T_411 = _T_409 & _T_396[12]; // @[el2_lib.scala 213:26] - wire _T_415 = _T_393[12] & _T_405; // @[el2_lib.scala 214:26] - wire [18:0] _T_417 = _T_406 ? _T_392[31:13] : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_418 = _T_411 ? _T_399 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_419 = _T_415 ? _T_402 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_420 = _T_417 | _T_418; // @[Mux.scala 27:72] - wire [18:0] _T_421 = _T_420 | _T_419; // @[Mux.scala 27:72] - wire [31:0] bp_btb_target_adder_f = {_T_421,_T_396[11:0],1'h0}; // @[Cat.scala 29:58] - wire _T_425 = ~btb_rd_call_f; // @[el2_ifu_bp_ctl.scala 369:49] - wire _T_426 = btb_rd_ret_f & _T_425; // @[el2_ifu_bp_ctl.scala 369:47] + wire _T_381 = ~btb_fg_crossing_f; // @[el2_ifu_bp_ctl.scala 365:32] + wire _T_382 = ~use_fa_plus; // @[el2_ifu_bp_ctl.scala 365:53] + wire _T_383 = _T_381 & _T_382; // @[el2_ifu_bp_ctl.scala 365:51] + wire [29:0] _T_386 = use_fa_plus ? fetch_addr_p1_f : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_387 = btb_fg_crossing_f ? ifc_fetch_adder_prior : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_388 = _T_383 ? io_ifc_fetch_addr_f[30:1] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_389 = _T_386 | _T_387; // @[Mux.scala 27:72] + wire [29:0] adder_pc_in_f = _T_389 | _T_388; // @[Mux.scala 27:72] + wire [31:0] _T_393 = {adder_pc_in_f,bp_total_branch_offset_f,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_394 = {btb_rd_tgt_f,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_397 = _T_393[12:1] + _T_394[12:1]; // @[el2_lib.scala 208:31] + wire [18:0] _T_400 = _T_393[31:13] + 19'h1; // @[el2_lib.scala 209:27] + wire [18:0] _T_403 = _T_393[31:13] - 19'h1; // @[el2_lib.scala 210:27] + wire _T_406 = ~_T_397[12]; // @[el2_lib.scala 212:28] + wire _T_407 = _T_394[12] ^ _T_406; // @[el2_lib.scala 212:26] + wire _T_410 = ~_T_394[12]; // @[el2_lib.scala 213:20] + wire _T_412 = _T_410 & _T_397[12]; // @[el2_lib.scala 213:26] + wire _T_416 = _T_394[12] & _T_406; // @[el2_lib.scala 214:26] + wire [18:0] _T_418 = _T_407 ? _T_393[31:13] : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_419 = _T_412 ? _T_400 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_420 = _T_416 ? _T_403 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_421 = _T_418 | _T_419; // @[Mux.scala 27:72] + wire [18:0] _T_422 = _T_421 | _T_420; // @[Mux.scala 27:72] + wire [31:0] bp_btb_target_adder_f = {_T_422,_T_397[11:0],1'h0}; // @[Cat.scala 29:58] + wire _T_426 = ~btb_rd_call_f; // @[el2_ifu_bp_ctl.scala 374:49] + wire _T_427 = btb_rd_ret_f & _T_426; // @[el2_ifu_bp_ctl.scala 374:47] reg [31:0] rets_out_0; // @[el2_lib.scala 514:16] - wire _T_428 = _T_426 & rets_out_0[0]; // @[el2_ifu_bp_ctl.scala 369:64] - wire [12:0] _T_439 = {11'h0,_T_368,1'h0}; // @[Cat.scala 29:58] - wire [12:0] _T_442 = _T_392[12:1] + _T_439[12:1]; // @[el2_lib.scala 208:31] - wire _T_451 = ~_T_442[12]; // @[el2_lib.scala 212:28] - wire _T_452 = _T_439[12] ^ _T_451; // @[el2_lib.scala 212:26] - wire _T_455 = ~_T_439[12]; // @[el2_lib.scala 213:20] - wire _T_457 = _T_455 & _T_442[12]; // @[el2_lib.scala 213:26] - wire _T_461 = _T_439[12] & _T_451; // @[el2_lib.scala 214:26] - wire [18:0] _T_463 = _T_452 ? _T_392[31:13] : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_464 = _T_457 ? _T_399 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_465 = _T_461 ? _T_402 : 19'h0; // @[Mux.scala 27:72] - wire [18:0] _T_466 = _T_463 | _T_464; // @[Mux.scala 27:72] - wire [18:0] _T_467 = _T_466 | _T_465; // @[Mux.scala 27:72] - wire [31:0] bp_rs_call_target_f = {_T_467,_T_442[11:0],1'h0}; // @[Cat.scala 29:58] - wire _T_471 = ~btb_rd_ret_f; // @[el2_ifu_bp_ctl.scala 375:33] - wire _T_472 = btb_rd_call_f & _T_471; // @[el2_ifu_bp_ctl.scala 375:31] - wire rs_push = _T_472 & io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 375:47] - wire rs_pop = _T_426 & io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 376:46] - wire _T_475 = ~rs_push; // @[el2_ifu_bp_ctl.scala 377:17] - wire _T_476 = ~rs_pop; // @[el2_ifu_bp_ctl.scala 377:28] - wire rs_hold = _T_475 & _T_476; // @[el2_ifu_bp_ctl.scala 377:26] - wire [31:0] _T_479 = {bp_rs_call_target_f[31:1],1'h1}; // @[Cat.scala 29:58] - wire [31:0] _T_481 = rs_push ? _T_479 : 32'h0; // @[Mux.scala 27:72] + wire _T_429 = _T_427 & rets_out_0[0]; // @[el2_ifu_bp_ctl.scala 374:64] + wire [12:0] _T_440 = {11'h0,_T_369,1'h0}; // @[Cat.scala 29:58] + wire [12:0] _T_443 = _T_393[12:1] + _T_440[12:1]; // @[el2_lib.scala 208:31] + wire _T_452 = ~_T_443[12]; // @[el2_lib.scala 212:28] + wire _T_453 = _T_440[12] ^ _T_452; // @[el2_lib.scala 212:26] + wire _T_456 = ~_T_440[12]; // @[el2_lib.scala 213:20] + wire _T_458 = _T_456 & _T_443[12]; // @[el2_lib.scala 213:26] + wire _T_462 = _T_440[12] & _T_452; // @[el2_lib.scala 214:26] + wire [18:0] _T_464 = _T_453 ? _T_393[31:13] : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_465 = _T_458 ? _T_400 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_466 = _T_462 ? _T_403 : 19'h0; // @[Mux.scala 27:72] + wire [18:0] _T_467 = _T_464 | _T_465; // @[Mux.scala 27:72] + wire [18:0] _T_468 = _T_467 | _T_466; // @[Mux.scala 27:72] + wire [31:0] bp_rs_call_target_f = {_T_468,_T_443[11:0],1'h0}; // @[Cat.scala 29:58] + wire _T_472 = ~btb_rd_ret_f; // @[el2_ifu_bp_ctl.scala 380:33] + wire _T_473 = btb_rd_call_f & _T_472; // @[el2_ifu_bp_ctl.scala 380:31] + wire rs_push = _T_473 & io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 380:47] + wire rs_pop = _T_427 & io_ifu_bp_hit_taken_f; // @[el2_ifu_bp_ctl.scala 381:46] + wire _T_476 = ~rs_push; // @[el2_ifu_bp_ctl.scala 382:17] + wire _T_477 = ~rs_pop; // @[el2_ifu_bp_ctl.scala 382:28] + wire rs_hold = _T_476 & _T_477; // @[el2_ifu_bp_ctl.scala 382:26] + wire [31:0] _T_480 = {bp_rs_call_target_f[31:1],1'h1}; // @[Cat.scala 29:58] + wire [31:0] _T_482 = rs_push ? _T_480 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_1; // @[el2_lib.scala 514:16] - wire [31:0] _T_482 = rs_pop ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_486 = rs_push ? rets_out_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_483 = rs_pop ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_487 = rs_push ? rets_out_0 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_2; // @[el2_lib.scala 514:16] - wire [31:0] _T_487 = rs_pop ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_491 = rs_push ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_488 = rs_pop ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_492 = rs_push ? rets_out_1 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_3; // @[el2_lib.scala 514:16] - wire [31:0] _T_492 = rs_pop ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_496 = rs_push ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_493 = rs_pop ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_497 = rs_push ? rets_out_2 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_4; // @[el2_lib.scala 514:16] - wire [31:0] _T_497 = rs_pop ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_501 = rs_push ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_498 = rs_pop ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_502 = rs_push ? rets_out_3 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_5; // @[el2_lib.scala 514:16] - wire [31:0] _T_502 = rs_pop ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_506 = rs_push ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_503 = rs_pop ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_507 = rs_push ? rets_out_4 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_6; // @[el2_lib.scala 514:16] - wire [31:0] _T_507 = rs_pop ? rets_out_6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_511 = rs_push ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_508 = rs_pop ? rets_out_6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_512 = rs_push ? rets_out_5 : 32'h0; // @[Mux.scala 27:72] reg [31:0] rets_out_7; // @[el2_lib.scala 514:16] - wire [31:0] _T_512 = rs_pop ? rets_out_7 : 32'h0; // @[Mux.scala 27:72] - wire _T_530 = ~dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 392:35] - wire btb_valid = exu_mp_valid & _T_530; // @[el2_ifu_bp_ctl.scala 392:32] - wire _T_531 = io_exu_mp_pkt_bits_pcall | io_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 396:89] - wire _T_532 = io_exu_mp_pkt_bits_pret | io_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 396:113] - wire [2:0] _T_534 = {_T_531,_T_532,btb_valid}; // @[Cat.scala 29:58] - wire [18:0] _T_537 = {io_exu_mp_btag,io_exu_mp_pkt_bits_toffset,io_exu_mp_pkt_bits_pc4,io_exu_mp_pkt_bits_boffset}; // @[Cat.scala 29:58] - wire exu_mp_valid_write = exu_mp_valid & io_exu_mp_pkt_bits_ataken; // @[el2_ifu_bp_ctl.scala 397:41] - wire _T_539 = _T_175 & exu_mp_valid_write; // @[el2_ifu_bp_ctl.scala 400:39] - wire _T_541 = _T_539 & _T_530; // @[el2_ifu_bp_ctl.scala 400:60] - wire _T_542 = ~io_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu_bp_ctl.scala 400:87] - wire _T_543 = _T_542 & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 400:104] - wire btb_wr_en_way0 = _T_541 | _T_543; // @[el2_ifu_bp_ctl.scala 400:83] - wire _T_544 = io_exu_mp_pkt_bits_way & exu_mp_valid_write; // @[el2_ifu_bp_ctl.scala 401:36] - wire _T_546 = _T_544 & _T_530; // @[el2_ifu_bp_ctl.scala 401:57] - wire _T_547 = io_dec_tlu_br0_r_pkt_bits_way & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 401:98] - wire btb_wr_en_way1 = _T_546 | _T_547; // @[el2_ifu_bp_ctl.scala 401:80] - wire [7:0] btb_wr_addr = dec_tlu_error_wb ? io_exu_i0_br_index_r : io_exu_mp_index; // @[el2_ifu_bp_ctl.scala 404:24] - wire middle_of_bank = io_exu_mp_pkt_bits_pc4 ^ io_exu_mp_pkt_bits_boffset; // @[el2_ifu_bp_ctl.scala 405:35] - wire _T_549 = ~io_exu_mp_pkt_bits_pcall; // @[el2_ifu_bp_ctl.scala 408:43] - wire _T_550 = exu_mp_valid & _T_549; // @[el2_ifu_bp_ctl.scala 408:41] - wire _T_551 = ~io_exu_mp_pkt_bits_pret; // @[el2_ifu_bp_ctl.scala 408:58] - wire _T_552 = _T_550 & _T_551; // @[el2_ifu_bp_ctl.scala 408:56] - wire _T_553 = ~io_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 408:72] - wire _T_554 = _T_552 & _T_553; // @[el2_ifu_bp_ctl.scala 408:70] - wire [1:0] _T_556 = _T_554 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_557 = ~middle_of_bank; // @[el2_ifu_bp_ctl.scala 408:106] - wire [1:0] _T_558 = {middle_of_bank,_T_557}; // @[Cat.scala 29:58] - wire [1:0] bht_wr_en0 = _T_556 & _T_558; // @[el2_ifu_bp_ctl.scala 408:84] - wire [1:0] _T_560 = io_dec_tlu_br0_r_pkt_valid ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_561 = ~io_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu_bp_ctl.scala 409:75] - wire [1:0] _T_562 = {io_dec_tlu_br0_r_pkt_bits_middle,_T_561}; // @[Cat.scala 29:58] - wire [1:0] bht_wr_en2 = _T_560 & _T_562; // @[el2_ifu_bp_ctl.scala 409:46] - wire [9:0] _T_563 = {io_exu_mp_index,2'h0}; // @[Cat.scala 29:58] - wire [7:0] mp_hashed = _T_563[9:2] ^ io_exu_mp_eghr; // @[el2_lib.scala 196:35] - wire [9:0] _T_566 = {io_exu_i0_br_index_r,2'h0}; // @[Cat.scala 29:58] - wire [7:0] br0_hashed_wb = _T_566[9:2] ^ io_exu_i0_br_fghr_r; // @[el2_lib.scala 196:35] - wire _T_575 = btb_wr_addr == 8'h0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_578 = btb_wr_addr == 8'h1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_581 = btb_wr_addr == 8'h2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_584 = btb_wr_addr == 8'h3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_587 = btb_wr_addr == 8'h4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_590 = btb_wr_addr == 8'h5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_593 = btb_wr_addr == 8'h6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_596 = btb_wr_addr == 8'h7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_599 = btb_wr_addr == 8'h8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_602 = btb_wr_addr == 8'h9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_605 = btb_wr_addr == 8'ha; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_608 = btb_wr_addr == 8'hb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_611 = btb_wr_addr == 8'hc; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_614 = btb_wr_addr == 8'hd; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_617 = btb_wr_addr == 8'he; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_620 = btb_wr_addr == 8'hf; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_623 = btb_wr_addr == 8'h10; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_626 = btb_wr_addr == 8'h11; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_629 = btb_wr_addr == 8'h12; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_632 = btb_wr_addr == 8'h13; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_635 = btb_wr_addr == 8'h14; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_638 = btb_wr_addr == 8'h15; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_641 = btb_wr_addr == 8'h16; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_644 = btb_wr_addr == 8'h17; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_647 = btb_wr_addr == 8'h18; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_650 = btb_wr_addr == 8'h19; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_653 = btb_wr_addr == 8'h1a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_656 = btb_wr_addr == 8'h1b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_659 = btb_wr_addr == 8'h1c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_662 = btb_wr_addr == 8'h1d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_665 = btb_wr_addr == 8'h1e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_668 = btb_wr_addr == 8'h1f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_671 = btb_wr_addr == 8'h20; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_674 = btb_wr_addr == 8'h21; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_677 = btb_wr_addr == 8'h22; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_680 = btb_wr_addr == 8'h23; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_683 = btb_wr_addr == 8'h24; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_686 = btb_wr_addr == 8'h25; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_689 = btb_wr_addr == 8'h26; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_692 = btb_wr_addr == 8'h27; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_695 = btb_wr_addr == 8'h28; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_698 = btb_wr_addr == 8'h29; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_701 = btb_wr_addr == 8'h2a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_704 = btb_wr_addr == 8'h2b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_707 = btb_wr_addr == 8'h2c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_710 = btb_wr_addr == 8'h2d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_713 = btb_wr_addr == 8'h2e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_716 = btb_wr_addr == 8'h2f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_719 = btb_wr_addr == 8'h30; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_722 = btb_wr_addr == 8'h31; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_725 = btb_wr_addr == 8'h32; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_728 = btb_wr_addr == 8'h33; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_731 = btb_wr_addr == 8'h34; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_734 = btb_wr_addr == 8'h35; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_737 = btb_wr_addr == 8'h36; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_740 = btb_wr_addr == 8'h37; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_743 = btb_wr_addr == 8'h38; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_746 = btb_wr_addr == 8'h39; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_749 = btb_wr_addr == 8'h3a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_752 = btb_wr_addr == 8'h3b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_755 = btb_wr_addr == 8'h3c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_758 = btb_wr_addr == 8'h3d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_761 = btb_wr_addr == 8'h3e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_764 = btb_wr_addr == 8'h3f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_767 = btb_wr_addr == 8'h40; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_770 = btb_wr_addr == 8'h41; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_773 = btb_wr_addr == 8'h42; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_776 = btb_wr_addr == 8'h43; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_779 = btb_wr_addr == 8'h44; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_782 = btb_wr_addr == 8'h45; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_785 = btb_wr_addr == 8'h46; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_788 = btb_wr_addr == 8'h47; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_791 = btb_wr_addr == 8'h48; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_794 = btb_wr_addr == 8'h49; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_797 = btb_wr_addr == 8'h4a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_800 = btb_wr_addr == 8'h4b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_803 = btb_wr_addr == 8'h4c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_806 = btb_wr_addr == 8'h4d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_809 = btb_wr_addr == 8'h4e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_812 = btb_wr_addr == 8'h4f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_815 = btb_wr_addr == 8'h50; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_818 = btb_wr_addr == 8'h51; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_821 = btb_wr_addr == 8'h52; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_824 = btb_wr_addr == 8'h53; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_827 = btb_wr_addr == 8'h54; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_830 = btb_wr_addr == 8'h55; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_833 = btb_wr_addr == 8'h56; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_836 = btb_wr_addr == 8'h57; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_839 = btb_wr_addr == 8'h58; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_842 = btb_wr_addr == 8'h59; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_845 = btb_wr_addr == 8'h5a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_848 = btb_wr_addr == 8'h5b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_851 = btb_wr_addr == 8'h5c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_854 = btb_wr_addr == 8'h5d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_857 = btb_wr_addr == 8'h5e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_860 = btb_wr_addr == 8'h5f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_863 = btb_wr_addr == 8'h60; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_866 = btb_wr_addr == 8'h61; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_869 = btb_wr_addr == 8'h62; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_872 = btb_wr_addr == 8'h63; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_875 = btb_wr_addr == 8'h64; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_878 = btb_wr_addr == 8'h65; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_881 = btb_wr_addr == 8'h66; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_884 = btb_wr_addr == 8'h67; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_887 = btb_wr_addr == 8'h68; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_890 = btb_wr_addr == 8'h69; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_893 = btb_wr_addr == 8'h6a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_896 = btb_wr_addr == 8'h6b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_899 = btb_wr_addr == 8'h6c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_902 = btb_wr_addr == 8'h6d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_905 = btb_wr_addr == 8'h6e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_908 = btb_wr_addr == 8'h6f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_911 = btb_wr_addr == 8'h70; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_914 = btb_wr_addr == 8'h71; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_917 = btb_wr_addr == 8'h72; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_920 = btb_wr_addr == 8'h73; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_923 = btb_wr_addr == 8'h74; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_926 = btb_wr_addr == 8'h75; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_929 = btb_wr_addr == 8'h76; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_932 = btb_wr_addr == 8'h77; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_935 = btb_wr_addr == 8'h78; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_938 = btb_wr_addr == 8'h79; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_941 = btb_wr_addr == 8'h7a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_944 = btb_wr_addr == 8'h7b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_947 = btb_wr_addr == 8'h7c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_950 = btb_wr_addr == 8'h7d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_953 = btb_wr_addr == 8'h7e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_956 = btb_wr_addr == 8'h7f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_959 = btb_wr_addr == 8'h80; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_962 = btb_wr_addr == 8'h81; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_965 = btb_wr_addr == 8'h82; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_968 = btb_wr_addr == 8'h83; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_971 = btb_wr_addr == 8'h84; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_974 = btb_wr_addr == 8'h85; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_977 = btb_wr_addr == 8'h86; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_980 = btb_wr_addr == 8'h87; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_983 = btb_wr_addr == 8'h88; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_986 = btb_wr_addr == 8'h89; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_989 = btb_wr_addr == 8'h8a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_992 = btb_wr_addr == 8'h8b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_995 = btb_wr_addr == 8'h8c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_998 = btb_wr_addr == 8'h8d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1001 = btb_wr_addr == 8'h8e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1004 = btb_wr_addr == 8'h8f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1007 = btb_wr_addr == 8'h90; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1010 = btb_wr_addr == 8'h91; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1013 = btb_wr_addr == 8'h92; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1016 = btb_wr_addr == 8'h93; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1019 = btb_wr_addr == 8'h94; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1022 = btb_wr_addr == 8'h95; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1025 = btb_wr_addr == 8'h96; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1028 = btb_wr_addr == 8'h97; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1031 = btb_wr_addr == 8'h98; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1034 = btb_wr_addr == 8'h99; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1037 = btb_wr_addr == 8'h9a; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1040 = btb_wr_addr == 8'h9b; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1043 = btb_wr_addr == 8'h9c; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1046 = btb_wr_addr == 8'h9d; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1049 = btb_wr_addr == 8'h9e; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1052 = btb_wr_addr == 8'h9f; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1055 = btb_wr_addr == 8'ha0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1058 = btb_wr_addr == 8'ha1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1061 = btb_wr_addr == 8'ha2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1064 = btb_wr_addr == 8'ha3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1067 = btb_wr_addr == 8'ha4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1070 = btb_wr_addr == 8'ha5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1073 = btb_wr_addr == 8'ha6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1076 = btb_wr_addr == 8'ha7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1079 = btb_wr_addr == 8'ha8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1082 = btb_wr_addr == 8'ha9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1085 = btb_wr_addr == 8'haa; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1088 = btb_wr_addr == 8'hab; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1091 = btb_wr_addr == 8'hac; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1094 = btb_wr_addr == 8'had; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1097 = btb_wr_addr == 8'hae; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1100 = btb_wr_addr == 8'haf; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1103 = btb_wr_addr == 8'hb0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1106 = btb_wr_addr == 8'hb1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1109 = btb_wr_addr == 8'hb2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1112 = btb_wr_addr == 8'hb3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1115 = btb_wr_addr == 8'hb4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1118 = btb_wr_addr == 8'hb5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1121 = btb_wr_addr == 8'hb6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1124 = btb_wr_addr == 8'hb7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1127 = btb_wr_addr == 8'hb8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1130 = btb_wr_addr == 8'hb9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1133 = btb_wr_addr == 8'hba; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1136 = btb_wr_addr == 8'hbb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1139 = btb_wr_addr == 8'hbc; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1142 = btb_wr_addr == 8'hbd; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1145 = btb_wr_addr == 8'hbe; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1148 = btb_wr_addr == 8'hbf; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1151 = btb_wr_addr == 8'hc0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1154 = btb_wr_addr == 8'hc1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1157 = btb_wr_addr == 8'hc2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1160 = btb_wr_addr == 8'hc3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1163 = btb_wr_addr == 8'hc4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1166 = btb_wr_addr == 8'hc5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1169 = btb_wr_addr == 8'hc6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1172 = btb_wr_addr == 8'hc7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1175 = btb_wr_addr == 8'hc8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1178 = btb_wr_addr == 8'hc9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1181 = btb_wr_addr == 8'hca; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1184 = btb_wr_addr == 8'hcb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1187 = btb_wr_addr == 8'hcc; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1190 = btb_wr_addr == 8'hcd; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1193 = btb_wr_addr == 8'hce; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1196 = btb_wr_addr == 8'hcf; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1199 = btb_wr_addr == 8'hd0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1202 = btb_wr_addr == 8'hd1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1205 = btb_wr_addr == 8'hd2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1208 = btb_wr_addr == 8'hd3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1211 = btb_wr_addr == 8'hd4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1214 = btb_wr_addr == 8'hd5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1217 = btb_wr_addr == 8'hd6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1220 = btb_wr_addr == 8'hd7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1223 = btb_wr_addr == 8'hd8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1226 = btb_wr_addr == 8'hd9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1229 = btb_wr_addr == 8'hda; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1232 = btb_wr_addr == 8'hdb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1235 = btb_wr_addr == 8'hdc; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1238 = btb_wr_addr == 8'hdd; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1241 = btb_wr_addr == 8'hde; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1244 = btb_wr_addr == 8'hdf; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1247 = btb_wr_addr == 8'he0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1250 = btb_wr_addr == 8'he1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1253 = btb_wr_addr == 8'he2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1256 = btb_wr_addr == 8'he3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1259 = btb_wr_addr == 8'he4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1262 = btb_wr_addr == 8'he5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1265 = btb_wr_addr == 8'he6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1268 = btb_wr_addr == 8'he7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1271 = btb_wr_addr == 8'he8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1274 = btb_wr_addr == 8'he9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1277 = btb_wr_addr == 8'hea; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1280 = btb_wr_addr == 8'heb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1283 = btb_wr_addr == 8'hec; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1286 = btb_wr_addr == 8'hed; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1289 = btb_wr_addr == 8'hee; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1292 = btb_wr_addr == 8'hef; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1295 = btb_wr_addr == 8'hf0; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1298 = btb_wr_addr == 8'hf1; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1301 = btb_wr_addr == 8'hf2; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1304 = btb_wr_addr == 8'hf3; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1307 = btb_wr_addr == 8'hf4; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1310 = btb_wr_addr == 8'hf5; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1313 = btb_wr_addr == 8'hf6; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1316 = btb_wr_addr == 8'hf7; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1319 = btb_wr_addr == 8'hf8; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1322 = btb_wr_addr == 8'hf9; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1325 = btb_wr_addr == 8'hfa; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1328 = btb_wr_addr == 8'hfb; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1331 = btb_wr_addr == 8'hfc; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1334 = btb_wr_addr == 8'hfd; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1337 = btb_wr_addr == 8'hfe; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_1340 = btb_wr_addr == 8'hff; // @[el2_ifu_bp_ctl.scala 427:95] - wire _T_6209 = mp_hashed[7:4] == 4'h0; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6211 = bht_wr_en0[0] & _T_6209; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6214 = br0_hashed_wb[7:4] == 4'h0; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6216 = bht_wr_en2[0] & _T_6214; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6220 = mp_hashed[7:4] == 4'h1; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6222 = bht_wr_en0[0] & _T_6220; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6225 = br0_hashed_wb[7:4] == 4'h1; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6227 = bht_wr_en2[0] & _T_6225; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6231 = mp_hashed[7:4] == 4'h2; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6233 = bht_wr_en0[0] & _T_6231; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6236 = br0_hashed_wb[7:4] == 4'h2; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6238 = bht_wr_en2[0] & _T_6236; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6242 = mp_hashed[7:4] == 4'h3; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6244 = bht_wr_en0[0] & _T_6242; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6247 = br0_hashed_wb[7:4] == 4'h3; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6249 = bht_wr_en2[0] & _T_6247; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6253 = mp_hashed[7:4] == 4'h4; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6255 = bht_wr_en0[0] & _T_6253; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6258 = br0_hashed_wb[7:4] == 4'h4; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6260 = bht_wr_en2[0] & _T_6258; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6264 = mp_hashed[7:4] == 4'h5; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6266 = bht_wr_en0[0] & _T_6264; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6269 = br0_hashed_wb[7:4] == 4'h5; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6271 = bht_wr_en2[0] & _T_6269; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6275 = mp_hashed[7:4] == 4'h6; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6277 = bht_wr_en0[0] & _T_6275; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6280 = br0_hashed_wb[7:4] == 4'h6; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6282 = bht_wr_en2[0] & _T_6280; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6286 = mp_hashed[7:4] == 4'h7; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6288 = bht_wr_en0[0] & _T_6286; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6291 = br0_hashed_wb[7:4] == 4'h7; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6293 = bht_wr_en2[0] & _T_6291; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6297 = mp_hashed[7:4] == 4'h8; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6299 = bht_wr_en0[0] & _T_6297; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6302 = br0_hashed_wb[7:4] == 4'h8; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6304 = bht_wr_en2[0] & _T_6302; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6308 = mp_hashed[7:4] == 4'h9; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6310 = bht_wr_en0[0] & _T_6308; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6313 = br0_hashed_wb[7:4] == 4'h9; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6315 = bht_wr_en2[0] & _T_6313; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6319 = mp_hashed[7:4] == 4'ha; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6321 = bht_wr_en0[0] & _T_6319; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6324 = br0_hashed_wb[7:4] == 4'ha; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6326 = bht_wr_en2[0] & _T_6324; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6330 = mp_hashed[7:4] == 4'hb; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6332 = bht_wr_en0[0] & _T_6330; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6335 = br0_hashed_wb[7:4] == 4'hb; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6337 = bht_wr_en2[0] & _T_6335; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6341 = mp_hashed[7:4] == 4'hc; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6343 = bht_wr_en0[0] & _T_6341; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6346 = br0_hashed_wb[7:4] == 4'hc; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6348 = bht_wr_en2[0] & _T_6346; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6352 = mp_hashed[7:4] == 4'hd; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6354 = bht_wr_en0[0] & _T_6352; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6357 = br0_hashed_wb[7:4] == 4'hd; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6359 = bht_wr_en2[0] & _T_6357; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6363 = mp_hashed[7:4] == 4'he; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6365 = bht_wr_en0[0] & _T_6363; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6368 = br0_hashed_wb[7:4] == 4'he; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6370 = bht_wr_en2[0] & _T_6368; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6374 = mp_hashed[7:4] == 4'hf; // @[el2_ifu_bp_ctl.scala 441:109] - wire _T_6376 = bht_wr_en0[0] & _T_6374; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6379 = br0_hashed_wb[7:4] == 4'hf; // @[el2_ifu_bp_ctl.scala 442:109] - wire _T_6381 = bht_wr_en2[0] & _T_6379; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6387 = bht_wr_en0[1] & _T_6209; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6392 = bht_wr_en2[1] & _T_6214; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6398 = bht_wr_en0[1] & _T_6220; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6403 = bht_wr_en2[1] & _T_6225; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6409 = bht_wr_en0[1] & _T_6231; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6414 = bht_wr_en2[1] & _T_6236; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6420 = bht_wr_en0[1] & _T_6242; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6425 = bht_wr_en2[1] & _T_6247; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6431 = bht_wr_en0[1] & _T_6253; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6436 = bht_wr_en2[1] & _T_6258; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6442 = bht_wr_en0[1] & _T_6264; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6447 = bht_wr_en2[1] & _T_6269; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6453 = bht_wr_en0[1] & _T_6275; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6458 = bht_wr_en2[1] & _T_6280; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6464 = bht_wr_en0[1] & _T_6286; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6469 = bht_wr_en2[1] & _T_6291; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6475 = bht_wr_en0[1] & _T_6297; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6480 = bht_wr_en2[1] & _T_6302; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6486 = bht_wr_en0[1] & _T_6308; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6491 = bht_wr_en2[1] & _T_6313; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6497 = bht_wr_en0[1] & _T_6319; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6502 = bht_wr_en2[1] & _T_6324; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6508 = bht_wr_en0[1] & _T_6330; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6513 = bht_wr_en2[1] & _T_6335; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6519 = bht_wr_en0[1] & _T_6341; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6524 = bht_wr_en2[1] & _T_6346; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6530 = bht_wr_en0[1] & _T_6352; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6535 = bht_wr_en2[1] & _T_6357; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6541 = bht_wr_en0[1] & _T_6363; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6546 = bht_wr_en2[1] & _T_6368; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6552 = bht_wr_en0[1] & _T_6374; // @[el2_ifu_bp_ctl.scala 441:44] - wire _T_6557 = bht_wr_en2[1] & _T_6379; // @[el2_ifu_bp_ctl.scala 442:44] - wire _T_6561 = br0_hashed_wb[3:0] == 4'h0; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6562 = bht_wr_en2[0] & _T_6561; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6565 = _T_6562 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6570 = br0_hashed_wb[3:0] == 4'h1; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6571 = bht_wr_en2[0] & _T_6570; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6574 = _T_6571 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6579 = br0_hashed_wb[3:0] == 4'h2; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6580 = bht_wr_en2[0] & _T_6579; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6583 = _T_6580 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6588 = br0_hashed_wb[3:0] == 4'h3; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6589 = bht_wr_en2[0] & _T_6588; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6592 = _T_6589 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6597 = br0_hashed_wb[3:0] == 4'h4; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6598 = bht_wr_en2[0] & _T_6597; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6601 = _T_6598 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6606 = br0_hashed_wb[3:0] == 4'h5; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6607 = bht_wr_en2[0] & _T_6606; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6610 = _T_6607 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6615 = br0_hashed_wb[3:0] == 4'h6; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6616 = bht_wr_en2[0] & _T_6615; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6619 = _T_6616 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6624 = br0_hashed_wb[3:0] == 4'h7; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6625 = bht_wr_en2[0] & _T_6624; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6628 = _T_6625 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6633 = br0_hashed_wb[3:0] == 4'h8; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6634 = bht_wr_en2[0] & _T_6633; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6637 = _T_6634 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6642 = br0_hashed_wb[3:0] == 4'h9; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6643 = bht_wr_en2[0] & _T_6642; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6646 = _T_6643 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6651 = br0_hashed_wb[3:0] == 4'ha; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6652 = bht_wr_en2[0] & _T_6651; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6655 = _T_6652 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6660 = br0_hashed_wb[3:0] == 4'hb; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6661 = bht_wr_en2[0] & _T_6660; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6664 = _T_6661 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6669 = br0_hashed_wb[3:0] == 4'hc; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6670 = bht_wr_en2[0] & _T_6669; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6673 = _T_6670 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6678 = br0_hashed_wb[3:0] == 4'hd; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6679 = bht_wr_en2[0] & _T_6678; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6682 = _T_6679 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6687 = br0_hashed_wb[3:0] == 4'he; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6688 = bht_wr_en2[0] & _T_6687; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6691 = _T_6688 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6696 = br0_hashed_wb[3:0] == 4'hf; // @[el2_ifu_bp_ctl.scala 447:74] - wire _T_6697 = bht_wr_en2[0] & _T_6696; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_6700 = _T_6697 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6709 = _T_6562 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6718 = _T_6571 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6727 = _T_6580 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6736 = _T_6589 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6745 = _T_6598 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6754 = _T_6607 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6763 = _T_6616 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6772 = _T_6625 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6781 = _T_6634 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6790 = _T_6643 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6799 = _T_6652 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6808 = _T_6661 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6817 = _T_6670 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6826 = _T_6679 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6835 = _T_6688 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6844 = _T_6697 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6853 = _T_6562 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6862 = _T_6571 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6871 = _T_6580 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6880 = _T_6589 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6889 = _T_6598 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6898 = _T_6607 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6907 = _T_6616 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6916 = _T_6625 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6925 = _T_6634 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6934 = _T_6643 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6943 = _T_6652 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6952 = _T_6661 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6961 = _T_6670 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6970 = _T_6679 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6979 = _T_6688 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6988 = _T_6697 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_6997 = _T_6562 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7006 = _T_6571 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7015 = _T_6580 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7024 = _T_6589 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7033 = _T_6598 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7042 = _T_6607 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7051 = _T_6616 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7060 = _T_6625 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7069 = _T_6634 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7078 = _T_6643 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7087 = _T_6652 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7096 = _T_6661 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7105 = _T_6670 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7114 = _T_6679 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7123 = _T_6688 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7132 = _T_6697 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7141 = _T_6562 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7150 = _T_6571 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7159 = _T_6580 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7168 = _T_6589 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7177 = _T_6598 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7186 = _T_6607 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7195 = _T_6616 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7204 = _T_6625 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7213 = _T_6634 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7222 = _T_6643 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7231 = _T_6652 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7240 = _T_6661 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7249 = _T_6670 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7258 = _T_6679 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7267 = _T_6688 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7276 = _T_6697 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7285 = _T_6562 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7294 = _T_6571 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7303 = _T_6580 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7312 = _T_6589 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7321 = _T_6598 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7330 = _T_6607 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7339 = _T_6616 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7348 = _T_6625 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7357 = _T_6634 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7366 = _T_6643 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7375 = _T_6652 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7384 = _T_6661 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7393 = _T_6670 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7402 = _T_6679 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7411 = _T_6688 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7420 = _T_6697 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7429 = _T_6562 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7438 = _T_6571 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7447 = _T_6580 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7456 = _T_6589 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7465 = _T_6598 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7474 = _T_6607 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7483 = _T_6616 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7492 = _T_6625 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7501 = _T_6634 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7510 = _T_6643 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7519 = _T_6652 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7528 = _T_6661 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7537 = _T_6670 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7546 = _T_6679 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7555 = _T_6688 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7564 = _T_6697 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7573 = _T_6562 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7582 = _T_6571 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7591 = _T_6580 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7600 = _T_6589 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7609 = _T_6598 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7618 = _T_6607 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7627 = _T_6616 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7636 = _T_6625 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7645 = _T_6634 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7654 = _T_6643 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7663 = _T_6652 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7672 = _T_6661 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7681 = _T_6670 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7690 = _T_6679 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7699 = _T_6688 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7708 = _T_6697 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7717 = _T_6562 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7726 = _T_6571 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7735 = _T_6580 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7744 = _T_6589 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7753 = _T_6598 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7762 = _T_6607 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7771 = _T_6616 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7780 = _T_6625 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7789 = _T_6634 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7798 = _T_6643 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7807 = _T_6652 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7816 = _T_6661 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7825 = _T_6670 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7834 = _T_6679 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7843 = _T_6688 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7852 = _T_6697 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7861 = _T_6562 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7870 = _T_6571 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7879 = _T_6580 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7888 = _T_6589 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7897 = _T_6598 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7906 = _T_6607 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7915 = _T_6616 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7924 = _T_6625 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7933 = _T_6634 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7942 = _T_6643 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7951 = _T_6652 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7960 = _T_6661 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7969 = _T_6670 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7978 = _T_6679 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7987 = _T_6688 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_7996 = _T_6697 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8005 = _T_6562 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8014 = _T_6571 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8023 = _T_6580 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8032 = _T_6589 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8041 = _T_6598 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8050 = _T_6607 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8059 = _T_6616 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8068 = _T_6625 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8077 = _T_6634 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8086 = _T_6643 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8095 = _T_6652 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8104 = _T_6661 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8113 = _T_6670 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8122 = _T_6679 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8131 = _T_6688 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8140 = _T_6697 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8149 = _T_6562 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8158 = _T_6571 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8167 = _T_6580 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8176 = _T_6589 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8185 = _T_6598 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8194 = _T_6607 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8203 = _T_6616 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8212 = _T_6625 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8221 = _T_6634 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8230 = _T_6643 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8239 = _T_6652 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8248 = _T_6661 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8257 = _T_6670 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8266 = _T_6679 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8275 = _T_6688 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8284 = _T_6697 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8293 = _T_6562 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8302 = _T_6571 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8311 = _T_6580 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8320 = _T_6589 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8329 = _T_6598 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8338 = _T_6607 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8347 = _T_6616 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8356 = _T_6625 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8365 = _T_6634 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8374 = _T_6643 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8383 = _T_6652 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8392 = _T_6661 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8401 = _T_6670 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8410 = _T_6679 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8419 = _T_6688 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8428 = _T_6697 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8437 = _T_6562 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8446 = _T_6571 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8455 = _T_6580 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8464 = _T_6589 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8473 = _T_6598 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8482 = _T_6607 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8491 = _T_6616 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8500 = _T_6625 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8509 = _T_6634 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8518 = _T_6643 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8527 = _T_6652 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8536 = _T_6661 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8545 = _T_6670 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8554 = _T_6679 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8563 = _T_6688 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8572 = _T_6697 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8581 = _T_6562 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8590 = _T_6571 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8599 = _T_6580 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8608 = _T_6589 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8617 = _T_6598 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8626 = _T_6607 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8635 = _T_6616 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8644 = _T_6625 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8653 = _T_6634 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8662 = _T_6643 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8671 = _T_6652 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8680 = _T_6661 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8689 = _T_6670 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8698 = _T_6679 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8707 = _T_6688 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8716 = _T_6697 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8725 = _T_6562 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8734 = _T_6571 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8743 = _T_6580 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8752 = _T_6589 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8761 = _T_6598 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8770 = _T_6607 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8779 = _T_6616 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8788 = _T_6625 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8797 = _T_6634 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8806 = _T_6643 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8815 = _T_6652 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8824 = _T_6661 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8833 = _T_6670 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8842 = _T_6679 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8851 = _T_6688 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8860 = _T_6697 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8866 = bht_wr_en2[1] & _T_6561; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8869 = _T_8866 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8875 = bht_wr_en2[1] & _T_6570; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8878 = _T_8875 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8884 = bht_wr_en2[1] & _T_6579; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8887 = _T_8884 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8893 = bht_wr_en2[1] & _T_6588; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8896 = _T_8893 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8902 = bht_wr_en2[1] & _T_6597; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8905 = _T_8902 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8911 = bht_wr_en2[1] & _T_6606; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8914 = _T_8911 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8920 = bht_wr_en2[1] & _T_6615; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8923 = _T_8920 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8929 = bht_wr_en2[1] & _T_6624; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8932 = _T_8929 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8938 = bht_wr_en2[1] & _T_6633; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8941 = _T_8938 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8947 = bht_wr_en2[1] & _T_6642; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8950 = _T_8947 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8956 = bht_wr_en2[1] & _T_6651; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8959 = _T_8956 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8965 = bht_wr_en2[1] & _T_6660; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8968 = _T_8965 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8974 = bht_wr_en2[1] & _T_6669; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8977 = _T_8974 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8983 = bht_wr_en2[1] & _T_6678; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8986 = _T_8983 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_8992 = bht_wr_en2[1] & _T_6687; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_8995 = _T_8992 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9001 = bht_wr_en2[1] & _T_6696; // @[el2_ifu_bp_ctl.scala 447:23] - wire _T_9004 = _T_9001 & _T_6214; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9013 = _T_8866 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9022 = _T_8875 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9031 = _T_8884 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9040 = _T_8893 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9049 = _T_8902 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9058 = _T_8911 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9067 = _T_8920 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9076 = _T_8929 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9085 = _T_8938 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9094 = _T_8947 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9103 = _T_8956 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9112 = _T_8965 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9121 = _T_8974 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9130 = _T_8983 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9139 = _T_8992 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9148 = _T_9001 & _T_6225; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9157 = _T_8866 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9166 = _T_8875 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9175 = _T_8884 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9184 = _T_8893 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9193 = _T_8902 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9202 = _T_8911 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9211 = _T_8920 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9220 = _T_8929 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9229 = _T_8938 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9238 = _T_8947 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9247 = _T_8956 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9256 = _T_8965 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9265 = _T_8974 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9274 = _T_8983 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9283 = _T_8992 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9292 = _T_9001 & _T_6236; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9301 = _T_8866 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9310 = _T_8875 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9319 = _T_8884 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9328 = _T_8893 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9337 = _T_8902 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9346 = _T_8911 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9355 = _T_8920 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9364 = _T_8929 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9373 = _T_8938 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9382 = _T_8947 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9391 = _T_8956 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9400 = _T_8965 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9409 = _T_8974 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9418 = _T_8983 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9427 = _T_8992 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9436 = _T_9001 & _T_6247; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9445 = _T_8866 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9454 = _T_8875 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9463 = _T_8884 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9472 = _T_8893 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9481 = _T_8902 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9490 = _T_8911 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9499 = _T_8920 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9508 = _T_8929 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9517 = _T_8938 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9526 = _T_8947 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9535 = _T_8956 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9544 = _T_8965 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9553 = _T_8974 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9562 = _T_8983 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9571 = _T_8992 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9580 = _T_9001 & _T_6258; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9589 = _T_8866 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9598 = _T_8875 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9607 = _T_8884 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9616 = _T_8893 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9625 = _T_8902 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9634 = _T_8911 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9643 = _T_8920 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9652 = _T_8929 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9661 = _T_8938 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9670 = _T_8947 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9679 = _T_8956 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9688 = _T_8965 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9697 = _T_8974 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9706 = _T_8983 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9715 = _T_8992 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9724 = _T_9001 & _T_6269; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9733 = _T_8866 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9742 = _T_8875 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9751 = _T_8884 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9760 = _T_8893 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9769 = _T_8902 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9778 = _T_8911 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9787 = _T_8920 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9796 = _T_8929 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9805 = _T_8938 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9814 = _T_8947 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9823 = _T_8956 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9832 = _T_8965 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9841 = _T_8974 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9850 = _T_8983 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9859 = _T_8992 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9868 = _T_9001 & _T_6280; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9877 = _T_8866 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9886 = _T_8875 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9895 = _T_8884 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9904 = _T_8893 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9913 = _T_8902 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9922 = _T_8911 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9931 = _T_8920 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9940 = _T_8929 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9949 = _T_8938 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9958 = _T_8947 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9967 = _T_8956 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9976 = _T_8965 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9985 = _T_8974 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_9994 = _T_8983 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10003 = _T_8992 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10012 = _T_9001 & _T_6291; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10021 = _T_8866 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10030 = _T_8875 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10039 = _T_8884 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10048 = _T_8893 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10057 = _T_8902 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10066 = _T_8911 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10075 = _T_8920 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10084 = _T_8929 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10093 = _T_8938 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10102 = _T_8947 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10111 = _T_8956 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10120 = _T_8965 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10129 = _T_8974 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10138 = _T_8983 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10147 = _T_8992 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10156 = _T_9001 & _T_6302; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10165 = _T_8866 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10174 = _T_8875 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10183 = _T_8884 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10192 = _T_8893 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10201 = _T_8902 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10210 = _T_8911 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10219 = _T_8920 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10228 = _T_8929 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10237 = _T_8938 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10246 = _T_8947 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10255 = _T_8956 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10264 = _T_8965 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10273 = _T_8974 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10282 = _T_8983 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10291 = _T_8992 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10300 = _T_9001 & _T_6313; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10309 = _T_8866 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10318 = _T_8875 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10327 = _T_8884 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10336 = _T_8893 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10345 = _T_8902 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10354 = _T_8911 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10363 = _T_8920 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10372 = _T_8929 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10381 = _T_8938 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10390 = _T_8947 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10399 = _T_8956 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10408 = _T_8965 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10417 = _T_8974 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10426 = _T_8983 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10435 = _T_8992 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10444 = _T_9001 & _T_6324; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10453 = _T_8866 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10462 = _T_8875 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10471 = _T_8884 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10480 = _T_8893 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10489 = _T_8902 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10498 = _T_8911 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10507 = _T_8920 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10516 = _T_8929 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10525 = _T_8938 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10534 = _T_8947 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10543 = _T_8956 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10552 = _T_8965 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10561 = _T_8974 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10570 = _T_8983 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10579 = _T_8992 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10588 = _T_9001 & _T_6335; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10597 = _T_8866 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10606 = _T_8875 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10615 = _T_8884 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10624 = _T_8893 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10633 = _T_8902 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10642 = _T_8911 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10651 = _T_8920 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10660 = _T_8929 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10669 = _T_8938 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10678 = _T_8947 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10687 = _T_8956 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10696 = _T_8965 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10705 = _T_8974 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10714 = _T_8983 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10723 = _T_8992 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10732 = _T_9001 & _T_6346; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10741 = _T_8866 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10750 = _T_8875 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10759 = _T_8884 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10768 = _T_8893 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10777 = _T_8902 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10786 = _T_8911 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10795 = _T_8920 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10804 = _T_8929 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10813 = _T_8938 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10822 = _T_8947 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10831 = _T_8956 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10840 = _T_8965 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10849 = _T_8974 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10858 = _T_8983 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10867 = _T_8992 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10876 = _T_9001 & _T_6357; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10885 = _T_8866 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10894 = _T_8875 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10903 = _T_8884 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10912 = _T_8893 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10921 = _T_8902 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10930 = _T_8911 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10939 = _T_8920 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10948 = _T_8929 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10957 = _T_8938 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10966 = _T_8947 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10975 = _T_8956 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10984 = _T_8965 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_10993 = _T_8974 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11002 = _T_8983 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11011 = _T_8992 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11020 = _T_9001 & _T_6368; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11029 = _T_8866 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11038 = _T_8875 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11047 = _T_8884 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11056 = _T_8893 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11065 = _T_8902 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11074 = _T_8911 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11083 = _T_8920 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11092 = _T_8929 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11101 = _T_8938 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11110 = _T_8947 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11119 = _T_8956 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11128 = _T_8965 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11137 = _T_8974 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11146 = _T_8983 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11155 = _T_8992 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11164 = _T_9001 & _T_6379; // @[el2_ifu_bp_ctl.scala 447:81] - wire _T_11169 = mp_hashed[3:0] == 4'h0; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11170 = bht_wr_en0[0] & _T_11169; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11174 = _T_11170 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_0 = _T_11174 | _T_6565; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11186 = mp_hashed[3:0] == 4'h1; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11187 = bht_wr_en0[0] & _T_11186; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11191 = _T_11187 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_1 = _T_11191 | _T_6574; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11203 = mp_hashed[3:0] == 4'h2; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11204 = bht_wr_en0[0] & _T_11203; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11208 = _T_11204 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_2 = _T_11208 | _T_6583; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11220 = mp_hashed[3:0] == 4'h3; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11221 = bht_wr_en0[0] & _T_11220; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11225 = _T_11221 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_3 = _T_11225 | _T_6592; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11237 = mp_hashed[3:0] == 4'h4; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11238 = bht_wr_en0[0] & _T_11237; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11242 = _T_11238 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_4 = _T_11242 | _T_6601; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11254 = mp_hashed[3:0] == 4'h5; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11255 = bht_wr_en0[0] & _T_11254; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11259 = _T_11255 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_5 = _T_11259 | _T_6610; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11271 = mp_hashed[3:0] == 4'h6; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11272 = bht_wr_en0[0] & _T_11271; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11276 = _T_11272 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_6 = _T_11276 | _T_6619; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11288 = mp_hashed[3:0] == 4'h7; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11289 = bht_wr_en0[0] & _T_11288; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11293 = _T_11289 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_7 = _T_11293 | _T_6628; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11305 = mp_hashed[3:0] == 4'h8; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11306 = bht_wr_en0[0] & _T_11305; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11310 = _T_11306 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_8 = _T_11310 | _T_6637; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11322 = mp_hashed[3:0] == 4'h9; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11323 = bht_wr_en0[0] & _T_11322; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11327 = _T_11323 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_9 = _T_11327 | _T_6646; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11339 = mp_hashed[3:0] == 4'ha; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11340 = bht_wr_en0[0] & _T_11339; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11344 = _T_11340 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_10 = _T_11344 | _T_6655; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11356 = mp_hashed[3:0] == 4'hb; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11357 = bht_wr_en0[0] & _T_11356; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11361 = _T_11357 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_11 = _T_11361 | _T_6664; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11373 = mp_hashed[3:0] == 4'hc; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11374 = bht_wr_en0[0] & _T_11373; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11378 = _T_11374 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_12 = _T_11378 | _T_6673; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11390 = mp_hashed[3:0] == 4'hd; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11391 = bht_wr_en0[0] & _T_11390; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11395 = _T_11391 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_13 = _T_11395 | _T_6682; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11407 = mp_hashed[3:0] == 4'he; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11408 = bht_wr_en0[0] & _T_11407; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11412 = _T_11408 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_14 = _T_11412 | _T_6691; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11424 = mp_hashed[3:0] == 4'hf; // @[el2_ifu_bp_ctl.scala 455:97] - wire _T_11425 = bht_wr_en0[0] & _T_11424; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_11429 = _T_11425 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_0_15 = _T_11429 | _T_6700; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11446 = _T_11170 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_0 = _T_11446 | _T_6709; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11463 = _T_11187 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_1 = _T_11463 | _T_6718; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11480 = _T_11204 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_2 = _T_11480 | _T_6727; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11497 = _T_11221 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_3 = _T_11497 | _T_6736; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11514 = _T_11238 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_4 = _T_11514 | _T_6745; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11531 = _T_11255 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_5 = _T_11531 | _T_6754; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11548 = _T_11272 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_6 = _T_11548 | _T_6763; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11565 = _T_11289 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_7 = _T_11565 | _T_6772; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11582 = _T_11306 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_8 = _T_11582 | _T_6781; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11599 = _T_11323 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_9 = _T_11599 | _T_6790; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11616 = _T_11340 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_10 = _T_11616 | _T_6799; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11633 = _T_11357 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_11 = _T_11633 | _T_6808; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11650 = _T_11374 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_12 = _T_11650 | _T_6817; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11667 = _T_11391 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_13 = _T_11667 | _T_6826; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11684 = _T_11408 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_14 = _T_11684 | _T_6835; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11701 = _T_11425 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_1_15 = _T_11701 | _T_6844; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11718 = _T_11170 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_0 = _T_11718 | _T_6853; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11735 = _T_11187 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_1 = _T_11735 | _T_6862; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11752 = _T_11204 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_2 = _T_11752 | _T_6871; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11769 = _T_11221 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_3 = _T_11769 | _T_6880; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11786 = _T_11238 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_4 = _T_11786 | _T_6889; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11803 = _T_11255 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_5 = _T_11803 | _T_6898; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11820 = _T_11272 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_6 = _T_11820 | _T_6907; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11837 = _T_11289 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_7 = _T_11837 | _T_6916; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11854 = _T_11306 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_8 = _T_11854 | _T_6925; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11871 = _T_11323 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_9 = _T_11871 | _T_6934; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11888 = _T_11340 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_10 = _T_11888 | _T_6943; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11905 = _T_11357 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_11 = _T_11905 | _T_6952; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11922 = _T_11374 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_12 = _T_11922 | _T_6961; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11939 = _T_11391 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_13 = _T_11939 | _T_6970; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11956 = _T_11408 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_14 = _T_11956 | _T_6979; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11973 = _T_11425 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_2_15 = _T_11973 | _T_6988; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_11990 = _T_11170 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_0 = _T_11990 | _T_6997; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12007 = _T_11187 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_1 = _T_12007 | _T_7006; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12024 = _T_11204 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_2 = _T_12024 | _T_7015; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12041 = _T_11221 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_3 = _T_12041 | _T_7024; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12058 = _T_11238 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_4 = _T_12058 | _T_7033; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12075 = _T_11255 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_5 = _T_12075 | _T_7042; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12092 = _T_11272 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_6 = _T_12092 | _T_7051; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12109 = _T_11289 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_7 = _T_12109 | _T_7060; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12126 = _T_11306 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_8 = _T_12126 | _T_7069; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12143 = _T_11323 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_9 = _T_12143 | _T_7078; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12160 = _T_11340 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_10 = _T_12160 | _T_7087; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12177 = _T_11357 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_11 = _T_12177 | _T_7096; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12194 = _T_11374 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_12 = _T_12194 | _T_7105; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12211 = _T_11391 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_13 = _T_12211 | _T_7114; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12228 = _T_11408 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_14 = _T_12228 | _T_7123; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12245 = _T_11425 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_3_15 = _T_12245 | _T_7132; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12262 = _T_11170 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_0 = _T_12262 | _T_7141; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12279 = _T_11187 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_1 = _T_12279 | _T_7150; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12296 = _T_11204 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_2 = _T_12296 | _T_7159; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12313 = _T_11221 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_3 = _T_12313 | _T_7168; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12330 = _T_11238 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_4 = _T_12330 | _T_7177; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12347 = _T_11255 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_5 = _T_12347 | _T_7186; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12364 = _T_11272 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_6 = _T_12364 | _T_7195; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12381 = _T_11289 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_7 = _T_12381 | _T_7204; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12398 = _T_11306 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_8 = _T_12398 | _T_7213; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12415 = _T_11323 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_9 = _T_12415 | _T_7222; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12432 = _T_11340 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_10 = _T_12432 | _T_7231; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12449 = _T_11357 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_11 = _T_12449 | _T_7240; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12466 = _T_11374 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_12 = _T_12466 | _T_7249; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12483 = _T_11391 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_13 = _T_12483 | _T_7258; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12500 = _T_11408 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_14 = _T_12500 | _T_7267; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12517 = _T_11425 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_4_15 = _T_12517 | _T_7276; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12534 = _T_11170 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_0 = _T_12534 | _T_7285; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12551 = _T_11187 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_1 = _T_12551 | _T_7294; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12568 = _T_11204 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_2 = _T_12568 | _T_7303; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12585 = _T_11221 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_3 = _T_12585 | _T_7312; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12602 = _T_11238 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_4 = _T_12602 | _T_7321; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12619 = _T_11255 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_5 = _T_12619 | _T_7330; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12636 = _T_11272 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_6 = _T_12636 | _T_7339; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12653 = _T_11289 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_7 = _T_12653 | _T_7348; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12670 = _T_11306 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_8 = _T_12670 | _T_7357; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12687 = _T_11323 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_9 = _T_12687 | _T_7366; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12704 = _T_11340 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_10 = _T_12704 | _T_7375; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12721 = _T_11357 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_11 = _T_12721 | _T_7384; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12738 = _T_11374 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_12 = _T_12738 | _T_7393; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12755 = _T_11391 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_13 = _T_12755 | _T_7402; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12772 = _T_11408 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_14 = _T_12772 | _T_7411; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12789 = _T_11425 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_5_15 = _T_12789 | _T_7420; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12806 = _T_11170 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_0 = _T_12806 | _T_7429; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12823 = _T_11187 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_1 = _T_12823 | _T_7438; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12840 = _T_11204 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_2 = _T_12840 | _T_7447; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12857 = _T_11221 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_3 = _T_12857 | _T_7456; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12874 = _T_11238 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_4 = _T_12874 | _T_7465; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12891 = _T_11255 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_5 = _T_12891 | _T_7474; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12908 = _T_11272 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_6 = _T_12908 | _T_7483; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12925 = _T_11289 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_7 = _T_12925 | _T_7492; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12942 = _T_11306 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_8 = _T_12942 | _T_7501; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12959 = _T_11323 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_9 = _T_12959 | _T_7510; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12976 = _T_11340 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_10 = _T_12976 | _T_7519; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_12993 = _T_11357 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_11 = _T_12993 | _T_7528; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13010 = _T_11374 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_12 = _T_13010 | _T_7537; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13027 = _T_11391 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_13 = _T_13027 | _T_7546; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13044 = _T_11408 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_14 = _T_13044 | _T_7555; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13061 = _T_11425 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_6_15 = _T_13061 | _T_7564; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13078 = _T_11170 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_0 = _T_13078 | _T_7573; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13095 = _T_11187 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_1 = _T_13095 | _T_7582; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13112 = _T_11204 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_2 = _T_13112 | _T_7591; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13129 = _T_11221 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_3 = _T_13129 | _T_7600; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13146 = _T_11238 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_4 = _T_13146 | _T_7609; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13163 = _T_11255 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_5 = _T_13163 | _T_7618; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13180 = _T_11272 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_6 = _T_13180 | _T_7627; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13197 = _T_11289 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_7 = _T_13197 | _T_7636; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13214 = _T_11306 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_8 = _T_13214 | _T_7645; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13231 = _T_11323 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_9 = _T_13231 | _T_7654; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13248 = _T_11340 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_10 = _T_13248 | _T_7663; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13265 = _T_11357 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_11 = _T_13265 | _T_7672; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13282 = _T_11374 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_12 = _T_13282 | _T_7681; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13299 = _T_11391 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_13 = _T_13299 | _T_7690; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13316 = _T_11408 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_14 = _T_13316 | _T_7699; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13333 = _T_11425 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_7_15 = _T_13333 | _T_7708; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13350 = _T_11170 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_0 = _T_13350 | _T_7717; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13367 = _T_11187 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_1 = _T_13367 | _T_7726; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13384 = _T_11204 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_2 = _T_13384 | _T_7735; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13401 = _T_11221 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_3 = _T_13401 | _T_7744; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13418 = _T_11238 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_4 = _T_13418 | _T_7753; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13435 = _T_11255 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_5 = _T_13435 | _T_7762; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13452 = _T_11272 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_6 = _T_13452 | _T_7771; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13469 = _T_11289 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_7 = _T_13469 | _T_7780; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13486 = _T_11306 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_8 = _T_13486 | _T_7789; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13503 = _T_11323 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_9 = _T_13503 | _T_7798; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13520 = _T_11340 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_10 = _T_13520 | _T_7807; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13537 = _T_11357 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_11 = _T_13537 | _T_7816; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13554 = _T_11374 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_12 = _T_13554 | _T_7825; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13571 = _T_11391 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_13 = _T_13571 | _T_7834; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13588 = _T_11408 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_14 = _T_13588 | _T_7843; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13605 = _T_11425 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_8_15 = _T_13605 | _T_7852; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13622 = _T_11170 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_0 = _T_13622 | _T_7861; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13639 = _T_11187 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_1 = _T_13639 | _T_7870; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13656 = _T_11204 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_2 = _T_13656 | _T_7879; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13673 = _T_11221 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_3 = _T_13673 | _T_7888; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13690 = _T_11238 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_4 = _T_13690 | _T_7897; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13707 = _T_11255 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_5 = _T_13707 | _T_7906; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13724 = _T_11272 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_6 = _T_13724 | _T_7915; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13741 = _T_11289 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_7 = _T_13741 | _T_7924; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13758 = _T_11306 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_8 = _T_13758 | _T_7933; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13775 = _T_11323 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_9 = _T_13775 | _T_7942; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13792 = _T_11340 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_10 = _T_13792 | _T_7951; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13809 = _T_11357 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_11 = _T_13809 | _T_7960; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13826 = _T_11374 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_12 = _T_13826 | _T_7969; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13843 = _T_11391 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_13 = _T_13843 | _T_7978; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13860 = _T_11408 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_14 = _T_13860 | _T_7987; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13877 = _T_11425 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_9_15 = _T_13877 | _T_7996; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13894 = _T_11170 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_0 = _T_13894 | _T_8005; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13911 = _T_11187 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_1 = _T_13911 | _T_8014; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13928 = _T_11204 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_2 = _T_13928 | _T_8023; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13945 = _T_11221 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_3 = _T_13945 | _T_8032; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13962 = _T_11238 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_4 = _T_13962 | _T_8041; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13979 = _T_11255 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_5 = _T_13979 | _T_8050; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_13996 = _T_11272 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_6 = _T_13996 | _T_8059; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14013 = _T_11289 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_7 = _T_14013 | _T_8068; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14030 = _T_11306 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_8 = _T_14030 | _T_8077; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14047 = _T_11323 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_9 = _T_14047 | _T_8086; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14064 = _T_11340 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_10 = _T_14064 | _T_8095; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14081 = _T_11357 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_11 = _T_14081 | _T_8104; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14098 = _T_11374 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_12 = _T_14098 | _T_8113; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14115 = _T_11391 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_13 = _T_14115 | _T_8122; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14132 = _T_11408 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_14 = _T_14132 | _T_8131; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14149 = _T_11425 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_10_15 = _T_14149 | _T_8140; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14166 = _T_11170 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_0 = _T_14166 | _T_8149; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14183 = _T_11187 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_1 = _T_14183 | _T_8158; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14200 = _T_11204 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_2 = _T_14200 | _T_8167; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14217 = _T_11221 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_3 = _T_14217 | _T_8176; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14234 = _T_11238 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_4 = _T_14234 | _T_8185; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14251 = _T_11255 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_5 = _T_14251 | _T_8194; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14268 = _T_11272 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_6 = _T_14268 | _T_8203; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14285 = _T_11289 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_7 = _T_14285 | _T_8212; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14302 = _T_11306 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_8 = _T_14302 | _T_8221; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14319 = _T_11323 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_9 = _T_14319 | _T_8230; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14336 = _T_11340 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_10 = _T_14336 | _T_8239; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14353 = _T_11357 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_11 = _T_14353 | _T_8248; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14370 = _T_11374 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_12 = _T_14370 | _T_8257; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14387 = _T_11391 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_13 = _T_14387 | _T_8266; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14404 = _T_11408 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_14 = _T_14404 | _T_8275; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14421 = _T_11425 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_11_15 = _T_14421 | _T_8284; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14438 = _T_11170 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_0 = _T_14438 | _T_8293; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14455 = _T_11187 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_1 = _T_14455 | _T_8302; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14472 = _T_11204 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_2 = _T_14472 | _T_8311; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14489 = _T_11221 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_3 = _T_14489 | _T_8320; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14506 = _T_11238 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_4 = _T_14506 | _T_8329; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14523 = _T_11255 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_5 = _T_14523 | _T_8338; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14540 = _T_11272 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_6 = _T_14540 | _T_8347; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14557 = _T_11289 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_7 = _T_14557 | _T_8356; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14574 = _T_11306 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_8 = _T_14574 | _T_8365; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14591 = _T_11323 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_9 = _T_14591 | _T_8374; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14608 = _T_11340 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_10 = _T_14608 | _T_8383; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14625 = _T_11357 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_11 = _T_14625 | _T_8392; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14642 = _T_11374 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_12 = _T_14642 | _T_8401; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14659 = _T_11391 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_13 = _T_14659 | _T_8410; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14676 = _T_11408 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_14 = _T_14676 | _T_8419; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14693 = _T_11425 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_12_15 = _T_14693 | _T_8428; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14710 = _T_11170 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_0 = _T_14710 | _T_8437; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14727 = _T_11187 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_1 = _T_14727 | _T_8446; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14744 = _T_11204 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_2 = _T_14744 | _T_8455; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14761 = _T_11221 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_3 = _T_14761 | _T_8464; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14778 = _T_11238 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_4 = _T_14778 | _T_8473; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14795 = _T_11255 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_5 = _T_14795 | _T_8482; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14812 = _T_11272 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_6 = _T_14812 | _T_8491; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14829 = _T_11289 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_7 = _T_14829 | _T_8500; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14846 = _T_11306 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_8 = _T_14846 | _T_8509; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14863 = _T_11323 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_9 = _T_14863 | _T_8518; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14880 = _T_11340 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_10 = _T_14880 | _T_8527; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14897 = _T_11357 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_11 = _T_14897 | _T_8536; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14914 = _T_11374 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_12 = _T_14914 | _T_8545; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14931 = _T_11391 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_13 = _T_14931 | _T_8554; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14948 = _T_11408 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_14 = _T_14948 | _T_8563; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14965 = _T_11425 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_13_15 = _T_14965 | _T_8572; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14982 = _T_11170 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_0 = _T_14982 | _T_8581; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_14999 = _T_11187 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_1 = _T_14999 | _T_8590; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15016 = _T_11204 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_2 = _T_15016 | _T_8599; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15033 = _T_11221 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_3 = _T_15033 | _T_8608; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15050 = _T_11238 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_4 = _T_15050 | _T_8617; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15067 = _T_11255 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_5 = _T_15067 | _T_8626; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15084 = _T_11272 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_6 = _T_15084 | _T_8635; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15101 = _T_11289 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_7 = _T_15101 | _T_8644; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15118 = _T_11306 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_8 = _T_15118 | _T_8653; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15135 = _T_11323 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_9 = _T_15135 | _T_8662; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15152 = _T_11340 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_10 = _T_15152 | _T_8671; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15169 = _T_11357 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_11 = _T_15169 | _T_8680; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15186 = _T_11374 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_12 = _T_15186 | _T_8689; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15203 = _T_11391 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_13 = _T_15203 | _T_8698; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15220 = _T_11408 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_14 = _T_15220 | _T_8707; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15237 = _T_11425 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_14_15 = _T_15237 | _T_8716; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15254 = _T_11170 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_0 = _T_15254 | _T_8725; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15271 = _T_11187 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_1 = _T_15271 | _T_8734; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15288 = _T_11204 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_2 = _T_15288 | _T_8743; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15305 = _T_11221 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_3 = _T_15305 | _T_8752; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15322 = _T_11238 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_4 = _T_15322 | _T_8761; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15339 = _T_11255 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_5 = _T_15339 | _T_8770; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15356 = _T_11272 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_6 = _T_15356 | _T_8779; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15373 = _T_11289 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_7 = _T_15373 | _T_8788; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15390 = _T_11306 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_8 = _T_15390 | _T_8797; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15407 = _T_11323 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_9 = _T_15407 | _T_8806; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15424 = _T_11340 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_10 = _T_15424 | _T_8815; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15441 = _T_11357 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_11 = _T_15441 | _T_8824; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15458 = _T_11374 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_12 = _T_15458 | _T_8833; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15475 = _T_11391 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_13 = _T_15475 | _T_8842; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15492 = _T_11408 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_14 = _T_15492 | _T_8851; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15509 = _T_11425 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_0_15_15 = _T_15509 | _T_8860; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15522 = bht_wr_en0[1] & _T_11169; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15526 = _T_15522 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_0 = _T_15526 | _T_8869; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15539 = bht_wr_en0[1] & _T_11186; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15543 = _T_15539 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_1 = _T_15543 | _T_8878; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15556 = bht_wr_en0[1] & _T_11203; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15560 = _T_15556 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_2 = _T_15560 | _T_8887; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15573 = bht_wr_en0[1] & _T_11220; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15577 = _T_15573 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_3 = _T_15577 | _T_8896; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15590 = bht_wr_en0[1] & _T_11237; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15594 = _T_15590 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_4 = _T_15594 | _T_8905; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15607 = bht_wr_en0[1] & _T_11254; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15611 = _T_15607 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_5 = _T_15611 | _T_8914; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15624 = bht_wr_en0[1] & _T_11271; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15628 = _T_15624 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_6 = _T_15628 | _T_8923; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15641 = bht_wr_en0[1] & _T_11288; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15645 = _T_15641 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_7 = _T_15645 | _T_8932; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15658 = bht_wr_en0[1] & _T_11305; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15662 = _T_15658 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_8 = _T_15662 | _T_8941; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15675 = bht_wr_en0[1] & _T_11322; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15679 = _T_15675 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_9 = _T_15679 | _T_8950; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15692 = bht_wr_en0[1] & _T_11339; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15696 = _T_15692 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_10 = _T_15696 | _T_8959; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15709 = bht_wr_en0[1] & _T_11356; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15713 = _T_15709 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_11 = _T_15713 | _T_8968; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15726 = bht_wr_en0[1] & _T_11373; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15730 = _T_15726 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_12 = _T_15730 | _T_8977; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15743 = bht_wr_en0[1] & _T_11390; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15747 = _T_15743 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_13 = _T_15747 | _T_8986; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15760 = bht_wr_en0[1] & _T_11407; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15764 = _T_15760 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_14 = _T_15764 | _T_8995; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15777 = bht_wr_en0[1] & _T_11424; // @[el2_ifu_bp_ctl.scala 455:45] - wire _T_15781 = _T_15777 & _T_6209; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_0_15 = _T_15781 | _T_9004; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15798 = _T_15522 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_0 = _T_15798 | _T_9013; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15815 = _T_15539 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_1 = _T_15815 | _T_9022; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15832 = _T_15556 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_2 = _T_15832 | _T_9031; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15849 = _T_15573 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_3 = _T_15849 | _T_9040; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15866 = _T_15590 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_4 = _T_15866 | _T_9049; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15883 = _T_15607 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_5 = _T_15883 | _T_9058; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15900 = _T_15624 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_6 = _T_15900 | _T_9067; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15917 = _T_15641 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_7 = _T_15917 | _T_9076; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15934 = _T_15658 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_8 = _T_15934 | _T_9085; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15951 = _T_15675 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_9 = _T_15951 | _T_9094; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15968 = _T_15692 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_10 = _T_15968 | _T_9103; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_15985 = _T_15709 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_11 = _T_15985 | _T_9112; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16002 = _T_15726 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_12 = _T_16002 | _T_9121; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16019 = _T_15743 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_13 = _T_16019 | _T_9130; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16036 = _T_15760 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_14 = _T_16036 | _T_9139; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16053 = _T_15777 & _T_6220; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_1_15 = _T_16053 | _T_9148; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16070 = _T_15522 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_0 = _T_16070 | _T_9157; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16087 = _T_15539 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_1 = _T_16087 | _T_9166; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16104 = _T_15556 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_2 = _T_16104 | _T_9175; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16121 = _T_15573 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_3 = _T_16121 | _T_9184; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16138 = _T_15590 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_4 = _T_16138 | _T_9193; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16155 = _T_15607 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_5 = _T_16155 | _T_9202; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16172 = _T_15624 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_6 = _T_16172 | _T_9211; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16189 = _T_15641 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_7 = _T_16189 | _T_9220; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16206 = _T_15658 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_8 = _T_16206 | _T_9229; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16223 = _T_15675 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_9 = _T_16223 | _T_9238; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16240 = _T_15692 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_10 = _T_16240 | _T_9247; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16257 = _T_15709 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_11 = _T_16257 | _T_9256; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16274 = _T_15726 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_12 = _T_16274 | _T_9265; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16291 = _T_15743 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_13 = _T_16291 | _T_9274; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16308 = _T_15760 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_14 = _T_16308 | _T_9283; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16325 = _T_15777 & _T_6231; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_2_15 = _T_16325 | _T_9292; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16342 = _T_15522 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_0 = _T_16342 | _T_9301; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16359 = _T_15539 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_1 = _T_16359 | _T_9310; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16376 = _T_15556 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_2 = _T_16376 | _T_9319; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16393 = _T_15573 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_3 = _T_16393 | _T_9328; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16410 = _T_15590 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_4 = _T_16410 | _T_9337; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16427 = _T_15607 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_5 = _T_16427 | _T_9346; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16444 = _T_15624 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_6 = _T_16444 | _T_9355; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16461 = _T_15641 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_7 = _T_16461 | _T_9364; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16478 = _T_15658 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_8 = _T_16478 | _T_9373; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16495 = _T_15675 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_9 = _T_16495 | _T_9382; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16512 = _T_15692 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_10 = _T_16512 | _T_9391; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16529 = _T_15709 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_11 = _T_16529 | _T_9400; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16546 = _T_15726 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_12 = _T_16546 | _T_9409; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16563 = _T_15743 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_13 = _T_16563 | _T_9418; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16580 = _T_15760 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_14 = _T_16580 | _T_9427; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16597 = _T_15777 & _T_6242; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_3_15 = _T_16597 | _T_9436; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16614 = _T_15522 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_0 = _T_16614 | _T_9445; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16631 = _T_15539 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_1 = _T_16631 | _T_9454; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16648 = _T_15556 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_2 = _T_16648 | _T_9463; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16665 = _T_15573 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_3 = _T_16665 | _T_9472; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16682 = _T_15590 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_4 = _T_16682 | _T_9481; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16699 = _T_15607 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_5 = _T_16699 | _T_9490; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16716 = _T_15624 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_6 = _T_16716 | _T_9499; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16733 = _T_15641 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_7 = _T_16733 | _T_9508; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16750 = _T_15658 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_8 = _T_16750 | _T_9517; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16767 = _T_15675 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_9 = _T_16767 | _T_9526; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16784 = _T_15692 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_10 = _T_16784 | _T_9535; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16801 = _T_15709 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_11 = _T_16801 | _T_9544; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16818 = _T_15726 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_12 = _T_16818 | _T_9553; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16835 = _T_15743 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_13 = _T_16835 | _T_9562; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16852 = _T_15760 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_14 = _T_16852 | _T_9571; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16869 = _T_15777 & _T_6253; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_4_15 = _T_16869 | _T_9580; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16886 = _T_15522 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_0 = _T_16886 | _T_9589; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16903 = _T_15539 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_1 = _T_16903 | _T_9598; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16920 = _T_15556 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_2 = _T_16920 | _T_9607; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16937 = _T_15573 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_3 = _T_16937 | _T_9616; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16954 = _T_15590 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_4 = _T_16954 | _T_9625; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16971 = _T_15607 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_5 = _T_16971 | _T_9634; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_16988 = _T_15624 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_6 = _T_16988 | _T_9643; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17005 = _T_15641 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_7 = _T_17005 | _T_9652; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17022 = _T_15658 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_8 = _T_17022 | _T_9661; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17039 = _T_15675 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_9 = _T_17039 | _T_9670; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17056 = _T_15692 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_10 = _T_17056 | _T_9679; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17073 = _T_15709 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_11 = _T_17073 | _T_9688; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17090 = _T_15726 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_12 = _T_17090 | _T_9697; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17107 = _T_15743 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_13 = _T_17107 | _T_9706; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17124 = _T_15760 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_14 = _T_17124 | _T_9715; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17141 = _T_15777 & _T_6264; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_5_15 = _T_17141 | _T_9724; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17158 = _T_15522 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_0 = _T_17158 | _T_9733; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17175 = _T_15539 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_1 = _T_17175 | _T_9742; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17192 = _T_15556 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_2 = _T_17192 | _T_9751; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17209 = _T_15573 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_3 = _T_17209 | _T_9760; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17226 = _T_15590 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_4 = _T_17226 | _T_9769; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17243 = _T_15607 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_5 = _T_17243 | _T_9778; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17260 = _T_15624 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_6 = _T_17260 | _T_9787; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17277 = _T_15641 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_7 = _T_17277 | _T_9796; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17294 = _T_15658 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_8 = _T_17294 | _T_9805; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17311 = _T_15675 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_9 = _T_17311 | _T_9814; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17328 = _T_15692 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_10 = _T_17328 | _T_9823; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17345 = _T_15709 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_11 = _T_17345 | _T_9832; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17362 = _T_15726 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_12 = _T_17362 | _T_9841; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17379 = _T_15743 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_13 = _T_17379 | _T_9850; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17396 = _T_15760 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_14 = _T_17396 | _T_9859; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17413 = _T_15777 & _T_6275; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_6_15 = _T_17413 | _T_9868; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17430 = _T_15522 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_0 = _T_17430 | _T_9877; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17447 = _T_15539 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_1 = _T_17447 | _T_9886; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17464 = _T_15556 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_2 = _T_17464 | _T_9895; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17481 = _T_15573 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_3 = _T_17481 | _T_9904; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17498 = _T_15590 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_4 = _T_17498 | _T_9913; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17515 = _T_15607 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_5 = _T_17515 | _T_9922; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17532 = _T_15624 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_6 = _T_17532 | _T_9931; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17549 = _T_15641 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_7 = _T_17549 | _T_9940; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17566 = _T_15658 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_8 = _T_17566 | _T_9949; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17583 = _T_15675 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_9 = _T_17583 | _T_9958; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17600 = _T_15692 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_10 = _T_17600 | _T_9967; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17617 = _T_15709 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_11 = _T_17617 | _T_9976; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17634 = _T_15726 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_12 = _T_17634 | _T_9985; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17651 = _T_15743 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_13 = _T_17651 | _T_9994; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17668 = _T_15760 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_14 = _T_17668 | _T_10003; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17685 = _T_15777 & _T_6286; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_7_15 = _T_17685 | _T_10012; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17702 = _T_15522 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_0 = _T_17702 | _T_10021; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17719 = _T_15539 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_1 = _T_17719 | _T_10030; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17736 = _T_15556 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_2 = _T_17736 | _T_10039; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17753 = _T_15573 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_3 = _T_17753 | _T_10048; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17770 = _T_15590 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_4 = _T_17770 | _T_10057; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17787 = _T_15607 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_5 = _T_17787 | _T_10066; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17804 = _T_15624 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_6 = _T_17804 | _T_10075; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17821 = _T_15641 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_7 = _T_17821 | _T_10084; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17838 = _T_15658 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_8 = _T_17838 | _T_10093; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17855 = _T_15675 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_9 = _T_17855 | _T_10102; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17872 = _T_15692 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_10 = _T_17872 | _T_10111; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17889 = _T_15709 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_11 = _T_17889 | _T_10120; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17906 = _T_15726 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_12 = _T_17906 | _T_10129; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17923 = _T_15743 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_13 = _T_17923 | _T_10138; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17940 = _T_15760 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_14 = _T_17940 | _T_10147; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17957 = _T_15777 & _T_6297; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_8_15 = _T_17957 | _T_10156; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17974 = _T_15522 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_0 = _T_17974 | _T_10165; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_17991 = _T_15539 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_1 = _T_17991 | _T_10174; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18008 = _T_15556 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_2 = _T_18008 | _T_10183; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18025 = _T_15573 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_3 = _T_18025 | _T_10192; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18042 = _T_15590 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_4 = _T_18042 | _T_10201; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18059 = _T_15607 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_5 = _T_18059 | _T_10210; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18076 = _T_15624 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_6 = _T_18076 | _T_10219; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18093 = _T_15641 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_7 = _T_18093 | _T_10228; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18110 = _T_15658 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_8 = _T_18110 | _T_10237; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18127 = _T_15675 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_9 = _T_18127 | _T_10246; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18144 = _T_15692 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_10 = _T_18144 | _T_10255; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18161 = _T_15709 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_11 = _T_18161 | _T_10264; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18178 = _T_15726 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_12 = _T_18178 | _T_10273; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18195 = _T_15743 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_13 = _T_18195 | _T_10282; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18212 = _T_15760 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_14 = _T_18212 | _T_10291; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18229 = _T_15777 & _T_6308; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_9_15 = _T_18229 | _T_10300; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18246 = _T_15522 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_0 = _T_18246 | _T_10309; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18263 = _T_15539 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_1 = _T_18263 | _T_10318; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18280 = _T_15556 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_2 = _T_18280 | _T_10327; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18297 = _T_15573 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_3 = _T_18297 | _T_10336; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18314 = _T_15590 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_4 = _T_18314 | _T_10345; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18331 = _T_15607 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_5 = _T_18331 | _T_10354; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18348 = _T_15624 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_6 = _T_18348 | _T_10363; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18365 = _T_15641 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_7 = _T_18365 | _T_10372; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18382 = _T_15658 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_8 = _T_18382 | _T_10381; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18399 = _T_15675 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_9 = _T_18399 | _T_10390; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18416 = _T_15692 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_10 = _T_18416 | _T_10399; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18433 = _T_15709 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_11 = _T_18433 | _T_10408; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18450 = _T_15726 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_12 = _T_18450 | _T_10417; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18467 = _T_15743 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_13 = _T_18467 | _T_10426; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18484 = _T_15760 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_14 = _T_18484 | _T_10435; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18501 = _T_15777 & _T_6319; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_10_15 = _T_18501 | _T_10444; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18518 = _T_15522 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_0 = _T_18518 | _T_10453; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18535 = _T_15539 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_1 = _T_18535 | _T_10462; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18552 = _T_15556 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_2 = _T_18552 | _T_10471; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18569 = _T_15573 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_3 = _T_18569 | _T_10480; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18586 = _T_15590 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_4 = _T_18586 | _T_10489; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18603 = _T_15607 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_5 = _T_18603 | _T_10498; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18620 = _T_15624 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_6 = _T_18620 | _T_10507; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18637 = _T_15641 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_7 = _T_18637 | _T_10516; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18654 = _T_15658 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_8 = _T_18654 | _T_10525; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18671 = _T_15675 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_9 = _T_18671 | _T_10534; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18688 = _T_15692 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_10 = _T_18688 | _T_10543; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18705 = _T_15709 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_11 = _T_18705 | _T_10552; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18722 = _T_15726 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_12 = _T_18722 | _T_10561; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18739 = _T_15743 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_13 = _T_18739 | _T_10570; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18756 = _T_15760 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_14 = _T_18756 | _T_10579; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18773 = _T_15777 & _T_6330; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_11_15 = _T_18773 | _T_10588; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18790 = _T_15522 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_0 = _T_18790 | _T_10597; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18807 = _T_15539 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_1 = _T_18807 | _T_10606; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18824 = _T_15556 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_2 = _T_18824 | _T_10615; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18841 = _T_15573 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_3 = _T_18841 | _T_10624; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18858 = _T_15590 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_4 = _T_18858 | _T_10633; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18875 = _T_15607 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_5 = _T_18875 | _T_10642; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18892 = _T_15624 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_6 = _T_18892 | _T_10651; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18909 = _T_15641 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_7 = _T_18909 | _T_10660; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18926 = _T_15658 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_8 = _T_18926 | _T_10669; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18943 = _T_15675 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_9 = _T_18943 | _T_10678; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18960 = _T_15692 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_10 = _T_18960 | _T_10687; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18977 = _T_15709 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_11 = _T_18977 | _T_10696; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_18994 = _T_15726 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_12 = _T_18994 | _T_10705; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19011 = _T_15743 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_13 = _T_19011 | _T_10714; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19028 = _T_15760 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_14 = _T_19028 | _T_10723; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19045 = _T_15777 & _T_6341; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_12_15 = _T_19045 | _T_10732; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19062 = _T_15522 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_0 = _T_19062 | _T_10741; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19079 = _T_15539 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_1 = _T_19079 | _T_10750; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19096 = _T_15556 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_2 = _T_19096 | _T_10759; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19113 = _T_15573 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_3 = _T_19113 | _T_10768; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19130 = _T_15590 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_4 = _T_19130 | _T_10777; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19147 = _T_15607 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_5 = _T_19147 | _T_10786; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19164 = _T_15624 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_6 = _T_19164 | _T_10795; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19181 = _T_15641 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_7 = _T_19181 | _T_10804; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19198 = _T_15658 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_8 = _T_19198 | _T_10813; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19215 = _T_15675 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_9 = _T_19215 | _T_10822; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19232 = _T_15692 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_10 = _T_19232 | _T_10831; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19249 = _T_15709 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_11 = _T_19249 | _T_10840; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19266 = _T_15726 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_12 = _T_19266 | _T_10849; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19283 = _T_15743 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_13 = _T_19283 | _T_10858; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19300 = _T_15760 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_14 = _T_19300 | _T_10867; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19317 = _T_15777 & _T_6352; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_13_15 = _T_19317 | _T_10876; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19334 = _T_15522 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_0 = _T_19334 | _T_10885; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19351 = _T_15539 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_1 = _T_19351 | _T_10894; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19368 = _T_15556 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_2 = _T_19368 | _T_10903; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19385 = _T_15573 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_3 = _T_19385 | _T_10912; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19402 = _T_15590 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_4 = _T_19402 | _T_10921; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19419 = _T_15607 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_5 = _T_19419 | _T_10930; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19436 = _T_15624 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_6 = _T_19436 | _T_10939; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19453 = _T_15641 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_7 = _T_19453 | _T_10948; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19470 = _T_15658 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_8 = _T_19470 | _T_10957; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19487 = _T_15675 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_9 = _T_19487 | _T_10966; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19504 = _T_15692 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_10 = _T_19504 | _T_10975; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19521 = _T_15709 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_11 = _T_19521 | _T_10984; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19538 = _T_15726 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_12 = _T_19538 | _T_10993; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19555 = _T_15743 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_13 = _T_19555 | _T_11002; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19572 = _T_15760 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_14 = _T_19572 | _T_11011; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19589 = _T_15777 & _T_6363; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_14_15 = _T_19589 | _T_11020; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19606 = _T_15522 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_0 = _T_19606 | _T_11029; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19623 = _T_15539 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_1 = _T_19623 | _T_11038; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19640 = _T_15556 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_2 = _T_19640 | _T_11047; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19657 = _T_15573 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_3 = _T_19657 | _T_11056; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19674 = _T_15590 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_4 = _T_19674 | _T_11065; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19691 = _T_15607 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_5 = _T_19691 | _T_11074; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19708 = _T_15624 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_6 = _T_19708 | _T_11083; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19725 = _T_15641 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_7 = _T_19725 | _T_11092; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19742 = _T_15658 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_8 = _T_19742 | _T_11101; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19759 = _T_15675 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_9 = _T_19759 | _T_11110; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19776 = _T_15692 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_10 = _T_19776 | _T_11119; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19793 = _T_15709 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_11 = _T_19793 | _T_11128; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19810 = _T_15726 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_12 = _T_19810 | _T_11137; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19827 = _T_15743 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_13 = _T_19827 | _T_11146; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19844 = _T_15760 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_14 = _T_19844 | _T_11155; // @[el2_ifu_bp_ctl.scala 455:223] - wire _T_19861 = _T_15777 & _T_6374; // @[el2_ifu_bp_ctl.scala 455:110] - wire bht_bank_sel_1_15_15 = _T_19861 | _T_11164; // @[el2_ifu_bp_ctl.scala 455:223] + wire [31:0] _T_513 = rs_pop ? rets_out_7 : 32'h0; // @[Mux.scala 27:72] + wire _T_531 = ~dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 397:35] + wire btb_valid = exu_mp_valid & _T_531; // @[el2_ifu_bp_ctl.scala 397:32] + wire _T_532 = io_exu_bp_exu_mp_pkt_bits_pcall | io_exu_bp_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 401:89] + wire _T_533 = io_exu_bp_exu_mp_pkt_bits_pret | io_exu_bp_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 401:113] + wire [2:0] _T_535 = {_T_532,_T_533,btb_valid}; // @[Cat.scala 29:58] + wire [18:0] _T_538 = {io_exu_bp_exu_mp_btag,io_exu_bp_exu_mp_pkt_bits_toffset,io_exu_bp_exu_mp_pkt_bits_pc4,io_exu_bp_exu_mp_pkt_bits_boffset}; // @[Cat.scala 29:58] + wire exu_mp_valid_write = exu_mp_valid & io_exu_bp_exu_mp_pkt_bits_ataken; // @[el2_ifu_bp_ctl.scala 402:41] + wire _T_540 = _T_176 & exu_mp_valid_write; // @[el2_ifu_bp_ctl.scala 405:39] + wire _T_542 = _T_540 & _T_531; // @[el2_ifu_bp_ctl.scala 405:60] + wire _T_543 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu_bp_ctl.scala 405:87] + wire _T_544 = _T_543 & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 405:104] + wire btb_wr_en_way0 = _T_542 | _T_544; // @[el2_ifu_bp_ctl.scala 405:83] + wire _T_545 = io_exu_bp_exu_mp_pkt_bits_way & exu_mp_valid_write; // @[el2_ifu_bp_ctl.scala 406:36] + wire _T_547 = _T_545 & _T_531; // @[el2_ifu_bp_ctl.scala 406:57] + wire _T_548 = io_dec_bp_dec_tlu_br0_r_pkt_bits_way & dec_tlu_error_wb; // @[el2_ifu_bp_ctl.scala 406:98] + wire btb_wr_en_way1 = _T_547 | _T_548; // @[el2_ifu_bp_ctl.scala 406:80] + wire [7:0] btb_wr_addr = dec_tlu_error_wb ? io_exu_bp_exu_i0_br_index_r : io_exu_bp_exu_mp_index; // @[el2_ifu_bp_ctl.scala 409:24] + wire middle_of_bank = io_exu_bp_exu_mp_pkt_bits_pc4 ^ io_exu_bp_exu_mp_pkt_bits_boffset; // @[el2_ifu_bp_ctl.scala 410:35] + wire _T_550 = ~io_exu_bp_exu_mp_pkt_bits_pcall; // @[el2_ifu_bp_ctl.scala 413:43] + wire _T_551 = exu_mp_valid & _T_550; // @[el2_ifu_bp_ctl.scala 413:41] + wire _T_552 = ~io_exu_bp_exu_mp_pkt_bits_pret; // @[el2_ifu_bp_ctl.scala 413:58] + wire _T_553 = _T_551 & _T_552; // @[el2_ifu_bp_ctl.scala 413:56] + wire _T_554 = ~io_exu_bp_exu_mp_pkt_bits_pja; // @[el2_ifu_bp_ctl.scala 413:72] + wire _T_555 = _T_553 & _T_554; // @[el2_ifu_bp_ctl.scala 413:70] + wire [1:0] _T_557 = _T_555 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire _T_558 = ~middle_of_bank; // @[el2_ifu_bp_ctl.scala 413:106] + wire [1:0] _T_559 = {middle_of_bank,_T_558}; // @[Cat.scala 29:58] + wire [1:0] bht_wr_en0 = _T_557 & _T_559; // @[el2_ifu_bp_ctl.scala 413:84] + wire [1:0] _T_561 = io_dec_bp_dec_tlu_br0_r_pkt_valid ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] + wire _T_562 = ~io_dec_bp_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu_bp_ctl.scala 414:75] + wire [1:0] _T_563 = {io_dec_bp_dec_tlu_br0_r_pkt_bits_middle,_T_562}; // @[Cat.scala 29:58] + wire [1:0] bht_wr_en2 = _T_561 & _T_563; // @[el2_ifu_bp_ctl.scala 414:46] + wire [9:0] _T_564 = {io_exu_bp_exu_mp_index,2'h0}; // @[Cat.scala 29:58] + wire [7:0] bht_wr_addr0 = _T_564[9:2] ^ io_exu_bp_exu_mp_eghr; // @[el2_lib.scala 196:35] + wire [9:0] _T_567 = {io_exu_bp_exu_i0_br_index_r,2'h0}; // @[Cat.scala 29:58] + wire [7:0] bht_wr_addr2 = _T_567[9:2] ^ io_exu_bp_exu_i0_br_fghr_r; // @[el2_lib.scala 196:35] + wire _T_576 = btb_wr_addr == 8'h0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_579 = btb_wr_addr == 8'h1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_582 = btb_wr_addr == 8'h2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_585 = btb_wr_addr == 8'h3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_588 = btb_wr_addr == 8'h4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_591 = btb_wr_addr == 8'h5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_594 = btb_wr_addr == 8'h6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_597 = btb_wr_addr == 8'h7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_600 = btb_wr_addr == 8'h8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_603 = btb_wr_addr == 8'h9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_606 = btb_wr_addr == 8'ha; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_609 = btb_wr_addr == 8'hb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_612 = btb_wr_addr == 8'hc; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_615 = btb_wr_addr == 8'hd; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_618 = btb_wr_addr == 8'he; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_621 = btb_wr_addr == 8'hf; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_624 = btb_wr_addr == 8'h10; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_627 = btb_wr_addr == 8'h11; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_630 = btb_wr_addr == 8'h12; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_633 = btb_wr_addr == 8'h13; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_636 = btb_wr_addr == 8'h14; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_639 = btb_wr_addr == 8'h15; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_642 = btb_wr_addr == 8'h16; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_645 = btb_wr_addr == 8'h17; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_648 = btb_wr_addr == 8'h18; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_651 = btb_wr_addr == 8'h19; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_654 = btb_wr_addr == 8'h1a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_657 = btb_wr_addr == 8'h1b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_660 = btb_wr_addr == 8'h1c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_663 = btb_wr_addr == 8'h1d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_666 = btb_wr_addr == 8'h1e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_669 = btb_wr_addr == 8'h1f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_672 = btb_wr_addr == 8'h20; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_675 = btb_wr_addr == 8'h21; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_678 = btb_wr_addr == 8'h22; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_681 = btb_wr_addr == 8'h23; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_684 = btb_wr_addr == 8'h24; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_687 = btb_wr_addr == 8'h25; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_690 = btb_wr_addr == 8'h26; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_693 = btb_wr_addr == 8'h27; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_696 = btb_wr_addr == 8'h28; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_699 = btb_wr_addr == 8'h29; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_702 = btb_wr_addr == 8'h2a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_705 = btb_wr_addr == 8'h2b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_708 = btb_wr_addr == 8'h2c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_711 = btb_wr_addr == 8'h2d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_714 = btb_wr_addr == 8'h2e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_717 = btb_wr_addr == 8'h2f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_720 = btb_wr_addr == 8'h30; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_723 = btb_wr_addr == 8'h31; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_726 = btb_wr_addr == 8'h32; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_729 = btb_wr_addr == 8'h33; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_732 = btb_wr_addr == 8'h34; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_735 = btb_wr_addr == 8'h35; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_738 = btb_wr_addr == 8'h36; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_741 = btb_wr_addr == 8'h37; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_744 = btb_wr_addr == 8'h38; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_747 = btb_wr_addr == 8'h39; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_750 = btb_wr_addr == 8'h3a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_753 = btb_wr_addr == 8'h3b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_756 = btb_wr_addr == 8'h3c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_759 = btb_wr_addr == 8'h3d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_762 = btb_wr_addr == 8'h3e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_765 = btb_wr_addr == 8'h3f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_768 = btb_wr_addr == 8'h40; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_771 = btb_wr_addr == 8'h41; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_774 = btb_wr_addr == 8'h42; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_777 = btb_wr_addr == 8'h43; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_780 = btb_wr_addr == 8'h44; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_783 = btb_wr_addr == 8'h45; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_786 = btb_wr_addr == 8'h46; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_789 = btb_wr_addr == 8'h47; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_792 = btb_wr_addr == 8'h48; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_795 = btb_wr_addr == 8'h49; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_798 = btb_wr_addr == 8'h4a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_801 = btb_wr_addr == 8'h4b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_804 = btb_wr_addr == 8'h4c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_807 = btb_wr_addr == 8'h4d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_810 = btb_wr_addr == 8'h4e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_813 = btb_wr_addr == 8'h4f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_816 = btb_wr_addr == 8'h50; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_819 = btb_wr_addr == 8'h51; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_822 = btb_wr_addr == 8'h52; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_825 = btb_wr_addr == 8'h53; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_828 = btb_wr_addr == 8'h54; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_831 = btb_wr_addr == 8'h55; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_834 = btb_wr_addr == 8'h56; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_837 = btb_wr_addr == 8'h57; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_840 = btb_wr_addr == 8'h58; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_843 = btb_wr_addr == 8'h59; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_846 = btb_wr_addr == 8'h5a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_849 = btb_wr_addr == 8'h5b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_852 = btb_wr_addr == 8'h5c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_855 = btb_wr_addr == 8'h5d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_858 = btb_wr_addr == 8'h5e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_861 = btb_wr_addr == 8'h5f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_864 = btb_wr_addr == 8'h60; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_867 = btb_wr_addr == 8'h61; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_870 = btb_wr_addr == 8'h62; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_873 = btb_wr_addr == 8'h63; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_876 = btb_wr_addr == 8'h64; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_879 = btb_wr_addr == 8'h65; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_882 = btb_wr_addr == 8'h66; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_885 = btb_wr_addr == 8'h67; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_888 = btb_wr_addr == 8'h68; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_891 = btb_wr_addr == 8'h69; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_894 = btb_wr_addr == 8'h6a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_897 = btb_wr_addr == 8'h6b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_900 = btb_wr_addr == 8'h6c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_903 = btb_wr_addr == 8'h6d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_906 = btb_wr_addr == 8'h6e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_909 = btb_wr_addr == 8'h6f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_912 = btb_wr_addr == 8'h70; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_915 = btb_wr_addr == 8'h71; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_918 = btb_wr_addr == 8'h72; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_921 = btb_wr_addr == 8'h73; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_924 = btb_wr_addr == 8'h74; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_927 = btb_wr_addr == 8'h75; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_930 = btb_wr_addr == 8'h76; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_933 = btb_wr_addr == 8'h77; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_936 = btb_wr_addr == 8'h78; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_939 = btb_wr_addr == 8'h79; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_942 = btb_wr_addr == 8'h7a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_945 = btb_wr_addr == 8'h7b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_948 = btb_wr_addr == 8'h7c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_951 = btb_wr_addr == 8'h7d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_954 = btb_wr_addr == 8'h7e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_957 = btb_wr_addr == 8'h7f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_960 = btb_wr_addr == 8'h80; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_963 = btb_wr_addr == 8'h81; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_966 = btb_wr_addr == 8'h82; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_969 = btb_wr_addr == 8'h83; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_972 = btb_wr_addr == 8'h84; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_975 = btb_wr_addr == 8'h85; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_978 = btb_wr_addr == 8'h86; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_981 = btb_wr_addr == 8'h87; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_984 = btb_wr_addr == 8'h88; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_987 = btb_wr_addr == 8'h89; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_990 = btb_wr_addr == 8'h8a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_993 = btb_wr_addr == 8'h8b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_996 = btb_wr_addr == 8'h8c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_999 = btb_wr_addr == 8'h8d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1002 = btb_wr_addr == 8'h8e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1005 = btb_wr_addr == 8'h8f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1008 = btb_wr_addr == 8'h90; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1011 = btb_wr_addr == 8'h91; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1014 = btb_wr_addr == 8'h92; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1017 = btb_wr_addr == 8'h93; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1020 = btb_wr_addr == 8'h94; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1023 = btb_wr_addr == 8'h95; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1026 = btb_wr_addr == 8'h96; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1029 = btb_wr_addr == 8'h97; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1032 = btb_wr_addr == 8'h98; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1035 = btb_wr_addr == 8'h99; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1038 = btb_wr_addr == 8'h9a; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1041 = btb_wr_addr == 8'h9b; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1044 = btb_wr_addr == 8'h9c; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1047 = btb_wr_addr == 8'h9d; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1050 = btb_wr_addr == 8'h9e; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1053 = btb_wr_addr == 8'h9f; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1056 = btb_wr_addr == 8'ha0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1059 = btb_wr_addr == 8'ha1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1062 = btb_wr_addr == 8'ha2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1065 = btb_wr_addr == 8'ha3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1068 = btb_wr_addr == 8'ha4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1071 = btb_wr_addr == 8'ha5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1074 = btb_wr_addr == 8'ha6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1077 = btb_wr_addr == 8'ha7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1080 = btb_wr_addr == 8'ha8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1083 = btb_wr_addr == 8'ha9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1086 = btb_wr_addr == 8'haa; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1089 = btb_wr_addr == 8'hab; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1092 = btb_wr_addr == 8'hac; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1095 = btb_wr_addr == 8'had; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1098 = btb_wr_addr == 8'hae; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1101 = btb_wr_addr == 8'haf; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1104 = btb_wr_addr == 8'hb0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1107 = btb_wr_addr == 8'hb1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1110 = btb_wr_addr == 8'hb2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1113 = btb_wr_addr == 8'hb3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1116 = btb_wr_addr == 8'hb4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1119 = btb_wr_addr == 8'hb5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1122 = btb_wr_addr == 8'hb6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1125 = btb_wr_addr == 8'hb7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1128 = btb_wr_addr == 8'hb8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1131 = btb_wr_addr == 8'hb9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1134 = btb_wr_addr == 8'hba; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1137 = btb_wr_addr == 8'hbb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1140 = btb_wr_addr == 8'hbc; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1143 = btb_wr_addr == 8'hbd; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1146 = btb_wr_addr == 8'hbe; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1149 = btb_wr_addr == 8'hbf; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1152 = btb_wr_addr == 8'hc0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1155 = btb_wr_addr == 8'hc1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1158 = btb_wr_addr == 8'hc2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1161 = btb_wr_addr == 8'hc3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1164 = btb_wr_addr == 8'hc4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1167 = btb_wr_addr == 8'hc5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1170 = btb_wr_addr == 8'hc6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1173 = btb_wr_addr == 8'hc7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1176 = btb_wr_addr == 8'hc8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1179 = btb_wr_addr == 8'hc9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1182 = btb_wr_addr == 8'hca; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1185 = btb_wr_addr == 8'hcb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1188 = btb_wr_addr == 8'hcc; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1191 = btb_wr_addr == 8'hcd; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1194 = btb_wr_addr == 8'hce; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1197 = btb_wr_addr == 8'hcf; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1200 = btb_wr_addr == 8'hd0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1203 = btb_wr_addr == 8'hd1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1206 = btb_wr_addr == 8'hd2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1209 = btb_wr_addr == 8'hd3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1212 = btb_wr_addr == 8'hd4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1215 = btb_wr_addr == 8'hd5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1218 = btb_wr_addr == 8'hd6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1221 = btb_wr_addr == 8'hd7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1224 = btb_wr_addr == 8'hd8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1227 = btb_wr_addr == 8'hd9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1230 = btb_wr_addr == 8'hda; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1233 = btb_wr_addr == 8'hdb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1236 = btb_wr_addr == 8'hdc; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1239 = btb_wr_addr == 8'hdd; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1242 = btb_wr_addr == 8'hde; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1245 = btb_wr_addr == 8'hdf; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1248 = btb_wr_addr == 8'he0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1251 = btb_wr_addr == 8'he1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1254 = btb_wr_addr == 8'he2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1257 = btb_wr_addr == 8'he3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1260 = btb_wr_addr == 8'he4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1263 = btb_wr_addr == 8'he5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1266 = btb_wr_addr == 8'he6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1269 = btb_wr_addr == 8'he7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1272 = btb_wr_addr == 8'he8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1275 = btb_wr_addr == 8'he9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1278 = btb_wr_addr == 8'hea; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1281 = btb_wr_addr == 8'heb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1284 = btb_wr_addr == 8'hec; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1287 = btb_wr_addr == 8'hed; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1290 = btb_wr_addr == 8'hee; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1293 = btb_wr_addr == 8'hef; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1296 = btb_wr_addr == 8'hf0; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1299 = btb_wr_addr == 8'hf1; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1302 = btb_wr_addr == 8'hf2; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1305 = btb_wr_addr == 8'hf3; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1308 = btb_wr_addr == 8'hf4; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1311 = btb_wr_addr == 8'hf5; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1314 = btb_wr_addr == 8'hf6; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1317 = btb_wr_addr == 8'hf7; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1320 = btb_wr_addr == 8'hf8; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1323 = btb_wr_addr == 8'hf9; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1326 = btb_wr_addr == 8'hfa; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1329 = btb_wr_addr == 8'hfb; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1332 = btb_wr_addr == 8'hfc; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1335 = btb_wr_addr == 8'hfd; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1338 = btb_wr_addr == 8'hfe; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_1341 = btb_wr_addr == 8'hff; // @[el2_ifu_bp_ctl.scala 432:95] + wire _T_6210 = bht_wr_addr0[7:4] == 4'h0; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6212 = bht_wr_en0[0] & _T_6210; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6215 = bht_wr_addr2[7:4] == 4'h0; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6217 = bht_wr_en2[0] & _T_6215; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6221 = bht_wr_addr0[7:4] == 4'h1; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6223 = bht_wr_en0[0] & _T_6221; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6226 = bht_wr_addr2[7:4] == 4'h1; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6228 = bht_wr_en2[0] & _T_6226; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6232 = bht_wr_addr0[7:4] == 4'h2; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6234 = bht_wr_en0[0] & _T_6232; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6237 = bht_wr_addr2[7:4] == 4'h2; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6239 = bht_wr_en2[0] & _T_6237; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6243 = bht_wr_addr0[7:4] == 4'h3; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6245 = bht_wr_en0[0] & _T_6243; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6248 = bht_wr_addr2[7:4] == 4'h3; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6250 = bht_wr_en2[0] & _T_6248; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6254 = bht_wr_addr0[7:4] == 4'h4; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6256 = bht_wr_en0[0] & _T_6254; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6259 = bht_wr_addr2[7:4] == 4'h4; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6261 = bht_wr_en2[0] & _T_6259; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6265 = bht_wr_addr0[7:4] == 4'h5; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6267 = bht_wr_en0[0] & _T_6265; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6270 = bht_wr_addr2[7:4] == 4'h5; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6272 = bht_wr_en2[0] & _T_6270; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6276 = bht_wr_addr0[7:4] == 4'h6; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6278 = bht_wr_en0[0] & _T_6276; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6281 = bht_wr_addr2[7:4] == 4'h6; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6283 = bht_wr_en2[0] & _T_6281; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6287 = bht_wr_addr0[7:4] == 4'h7; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6289 = bht_wr_en0[0] & _T_6287; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6292 = bht_wr_addr2[7:4] == 4'h7; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6294 = bht_wr_en2[0] & _T_6292; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6298 = bht_wr_addr0[7:4] == 4'h8; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6300 = bht_wr_en0[0] & _T_6298; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6303 = bht_wr_addr2[7:4] == 4'h8; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6305 = bht_wr_en2[0] & _T_6303; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6309 = bht_wr_addr0[7:4] == 4'h9; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6311 = bht_wr_en0[0] & _T_6309; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6314 = bht_wr_addr2[7:4] == 4'h9; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6316 = bht_wr_en2[0] & _T_6314; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6320 = bht_wr_addr0[7:4] == 4'ha; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6322 = bht_wr_en0[0] & _T_6320; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6325 = bht_wr_addr2[7:4] == 4'ha; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6327 = bht_wr_en2[0] & _T_6325; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6331 = bht_wr_addr0[7:4] == 4'hb; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6333 = bht_wr_en0[0] & _T_6331; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6336 = bht_wr_addr2[7:4] == 4'hb; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6338 = bht_wr_en2[0] & _T_6336; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6342 = bht_wr_addr0[7:4] == 4'hc; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6344 = bht_wr_en0[0] & _T_6342; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6347 = bht_wr_addr2[7:4] == 4'hc; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6349 = bht_wr_en2[0] & _T_6347; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6353 = bht_wr_addr0[7:4] == 4'hd; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6355 = bht_wr_en0[0] & _T_6353; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6358 = bht_wr_addr2[7:4] == 4'hd; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6360 = bht_wr_en2[0] & _T_6358; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6364 = bht_wr_addr0[7:4] == 4'he; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6366 = bht_wr_en0[0] & _T_6364; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6369 = bht_wr_addr2[7:4] == 4'he; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6371 = bht_wr_en2[0] & _T_6369; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6375 = bht_wr_addr0[7:4] == 4'hf; // @[el2_ifu_bp_ctl.scala 446:109] + wire _T_6377 = bht_wr_en0[0] & _T_6375; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6380 = bht_wr_addr2[7:4] == 4'hf; // @[el2_ifu_bp_ctl.scala 447:109] + wire _T_6382 = bht_wr_en2[0] & _T_6380; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6388 = bht_wr_en0[1] & _T_6210; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6393 = bht_wr_en2[1] & _T_6215; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6399 = bht_wr_en0[1] & _T_6221; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6404 = bht_wr_en2[1] & _T_6226; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6410 = bht_wr_en0[1] & _T_6232; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6415 = bht_wr_en2[1] & _T_6237; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6421 = bht_wr_en0[1] & _T_6243; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6426 = bht_wr_en2[1] & _T_6248; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6432 = bht_wr_en0[1] & _T_6254; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6437 = bht_wr_en2[1] & _T_6259; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6443 = bht_wr_en0[1] & _T_6265; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6448 = bht_wr_en2[1] & _T_6270; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6454 = bht_wr_en0[1] & _T_6276; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6459 = bht_wr_en2[1] & _T_6281; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6465 = bht_wr_en0[1] & _T_6287; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6470 = bht_wr_en2[1] & _T_6292; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6476 = bht_wr_en0[1] & _T_6298; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6481 = bht_wr_en2[1] & _T_6303; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6487 = bht_wr_en0[1] & _T_6309; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6492 = bht_wr_en2[1] & _T_6314; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6498 = bht_wr_en0[1] & _T_6320; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6503 = bht_wr_en2[1] & _T_6325; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6509 = bht_wr_en0[1] & _T_6331; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6514 = bht_wr_en2[1] & _T_6336; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6520 = bht_wr_en0[1] & _T_6342; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6525 = bht_wr_en2[1] & _T_6347; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6531 = bht_wr_en0[1] & _T_6353; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6536 = bht_wr_en2[1] & _T_6358; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6542 = bht_wr_en0[1] & _T_6364; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6547 = bht_wr_en2[1] & _T_6369; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6553 = bht_wr_en0[1] & _T_6375; // @[el2_ifu_bp_ctl.scala 446:44] + wire _T_6558 = bht_wr_en2[1] & _T_6380; // @[el2_ifu_bp_ctl.scala 447:44] + wire _T_6562 = bht_wr_addr2[3:0] == 4'h0; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6563 = bht_wr_en2[0] & _T_6562; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6566 = _T_6563 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6571 = bht_wr_addr2[3:0] == 4'h1; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6572 = bht_wr_en2[0] & _T_6571; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6575 = _T_6572 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6580 = bht_wr_addr2[3:0] == 4'h2; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6581 = bht_wr_en2[0] & _T_6580; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6584 = _T_6581 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6589 = bht_wr_addr2[3:0] == 4'h3; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6590 = bht_wr_en2[0] & _T_6589; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6593 = _T_6590 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6598 = bht_wr_addr2[3:0] == 4'h4; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6599 = bht_wr_en2[0] & _T_6598; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6602 = _T_6599 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6607 = bht_wr_addr2[3:0] == 4'h5; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6608 = bht_wr_en2[0] & _T_6607; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6611 = _T_6608 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6616 = bht_wr_addr2[3:0] == 4'h6; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6617 = bht_wr_en2[0] & _T_6616; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6620 = _T_6617 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6625 = bht_wr_addr2[3:0] == 4'h7; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6626 = bht_wr_en2[0] & _T_6625; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6629 = _T_6626 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6634 = bht_wr_addr2[3:0] == 4'h8; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6635 = bht_wr_en2[0] & _T_6634; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6638 = _T_6635 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6643 = bht_wr_addr2[3:0] == 4'h9; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6644 = bht_wr_en2[0] & _T_6643; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6647 = _T_6644 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6652 = bht_wr_addr2[3:0] == 4'ha; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6653 = bht_wr_en2[0] & _T_6652; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6656 = _T_6653 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6661 = bht_wr_addr2[3:0] == 4'hb; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6662 = bht_wr_en2[0] & _T_6661; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6665 = _T_6662 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6670 = bht_wr_addr2[3:0] == 4'hc; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6671 = bht_wr_en2[0] & _T_6670; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6674 = _T_6671 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6679 = bht_wr_addr2[3:0] == 4'hd; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6680 = bht_wr_en2[0] & _T_6679; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6683 = _T_6680 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6688 = bht_wr_addr2[3:0] == 4'he; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6689 = bht_wr_en2[0] & _T_6688; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6692 = _T_6689 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6697 = bht_wr_addr2[3:0] == 4'hf; // @[el2_ifu_bp_ctl.scala 452:74] + wire _T_6698 = bht_wr_en2[0] & _T_6697; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_6701 = _T_6698 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6710 = _T_6563 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6719 = _T_6572 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6728 = _T_6581 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6737 = _T_6590 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6746 = _T_6599 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6755 = _T_6608 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6764 = _T_6617 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6773 = _T_6626 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6782 = _T_6635 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6791 = _T_6644 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6800 = _T_6653 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6809 = _T_6662 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6818 = _T_6671 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6827 = _T_6680 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6836 = _T_6689 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6845 = _T_6698 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6854 = _T_6563 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6863 = _T_6572 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6872 = _T_6581 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6881 = _T_6590 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6890 = _T_6599 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6899 = _T_6608 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6908 = _T_6617 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6917 = _T_6626 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6926 = _T_6635 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6935 = _T_6644 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6944 = _T_6653 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6953 = _T_6662 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6962 = _T_6671 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6971 = _T_6680 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6980 = _T_6689 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6989 = _T_6698 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_6998 = _T_6563 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7007 = _T_6572 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7016 = _T_6581 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7025 = _T_6590 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7034 = _T_6599 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7043 = _T_6608 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7052 = _T_6617 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7061 = _T_6626 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7070 = _T_6635 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7079 = _T_6644 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7088 = _T_6653 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7097 = _T_6662 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7106 = _T_6671 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7115 = _T_6680 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7124 = _T_6689 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7133 = _T_6698 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7142 = _T_6563 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7151 = _T_6572 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7160 = _T_6581 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7169 = _T_6590 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7178 = _T_6599 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7187 = _T_6608 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7196 = _T_6617 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7205 = _T_6626 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7214 = _T_6635 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7223 = _T_6644 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7232 = _T_6653 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7241 = _T_6662 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7250 = _T_6671 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7259 = _T_6680 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7268 = _T_6689 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7277 = _T_6698 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7286 = _T_6563 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7295 = _T_6572 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7304 = _T_6581 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7313 = _T_6590 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7322 = _T_6599 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7331 = _T_6608 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7340 = _T_6617 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7349 = _T_6626 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7358 = _T_6635 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7367 = _T_6644 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7376 = _T_6653 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7385 = _T_6662 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7394 = _T_6671 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7403 = _T_6680 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7412 = _T_6689 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7421 = _T_6698 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7430 = _T_6563 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7439 = _T_6572 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7448 = _T_6581 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7457 = _T_6590 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7466 = _T_6599 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7475 = _T_6608 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7484 = _T_6617 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7493 = _T_6626 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7502 = _T_6635 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7511 = _T_6644 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7520 = _T_6653 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7529 = _T_6662 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7538 = _T_6671 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7547 = _T_6680 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7556 = _T_6689 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7565 = _T_6698 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7574 = _T_6563 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7583 = _T_6572 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7592 = _T_6581 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7601 = _T_6590 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7610 = _T_6599 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7619 = _T_6608 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7628 = _T_6617 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7637 = _T_6626 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7646 = _T_6635 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7655 = _T_6644 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7664 = _T_6653 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7673 = _T_6662 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7682 = _T_6671 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7691 = _T_6680 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7700 = _T_6689 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7709 = _T_6698 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7718 = _T_6563 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7727 = _T_6572 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7736 = _T_6581 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7745 = _T_6590 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7754 = _T_6599 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7763 = _T_6608 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7772 = _T_6617 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7781 = _T_6626 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7790 = _T_6635 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7799 = _T_6644 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7808 = _T_6653 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7817 = _T_6662 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7826 = _T_6671 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7835 = _T_6680 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7844 = _T_6689 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7853 = _T_6698 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7862 = _T_6563 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7871 = _T_6572 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7880 = _T_6581 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7889 = _T_6590 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7898 = _T_6599 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7907 = _T_6608 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7916 = _T_6617 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7925 = _T_6626 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7934 = _T_6635 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7943 = _T_6644 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7952 = _T_6653 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7961 = _T_6662 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7970 = _T_6671 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7979 = _T_6680 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7988 = _T_6689 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_7997 = _T_6698 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8006 = _T_6563 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8015 = _T_6572 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8024 = _T_6581 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8033 = _T_6590 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8042 = _T_6599 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8051 = _T_6608 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8060 = _T_6617 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8069 = _T_6626 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8078 = _T_6635 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8087 = _T_6644 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8096 = _T_6653 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8105 = _T_6662 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8114 = _T_6671 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8123 = _T_6680 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8132 = _T_6689 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8141 = _T_6698 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8150 = _T_6563 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8159 = _T_6572 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8168 = _T_6581 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8177 = _T_6590 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8186 = _T_6599 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8195 = _T_6608 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8204 = _T_6617 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8213 = _T_6626 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8222 = _T_6635 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8231 = _T_6644 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8240 = _T_6653 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8249 = _T_6662 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8258 = _T_6671 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8267 = _T_6680 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8276 = _T_6689 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8285 = _T_6698 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8294 = _T_6563 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8303 = _T_6572 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8312 = _T_6581 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8321 = _T_6590 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8330 = _T_6599 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8339 = _T_6608 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8348 = _T_6617 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8357 = _T_6626 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8366 = _T_6635 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8375 = _T_6644 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8384 = _T_6653 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8393 = _T_6662 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8402 = _T_6671 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8411 = _T_6680 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8420 = _T_6689 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8429 = _T_6698 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8438 = _T_6563 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8447 = _T_6572 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8456 = _T_6581 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8465 = _T_6590 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8474 = _T_6599 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8483 = _T_6608 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8492 = _T_6617 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8501 = _T_6626 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8510 = _T_6635 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8519 = _T_6644 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8528 = _T_6653 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8537 = _T_6662 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8546 = _T_6671 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8555 = _T_6680 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8564 = _T_6689 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8573 = _T_6698 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8582 = _T_6563 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8591 = _T_6572 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8600 = _T_6581 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8609 = _T_6590 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8618 = _T_6599 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8627 = _T_6608 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8636 = _T_6617 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8645 = _T_6626 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8654 = _T_6635 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8663 = _T_6644 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8672 = _T_6653 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8681 = _T_6662 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8690 = _T_6671 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8699 = _T_6680 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8708 = _T_6689 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8717 = _T_6698 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8726 = _T_6563 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8735 = _T_6572 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8744 = _T_6581 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8753 = _T_6590 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8762 = _T_6599 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8771 = _T_6608 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8780 = _T_6617 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8789 = _T_6626 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8798 = _T_6635 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8807 = _T_6644 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8816 = _T_6653 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8825 = _T_6662 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8834 = _T_6671 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8843 = _T_6680 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8852 = _T_6689 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8861 = _T_6698 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8867 = bht_wr_en2[1] & _T_6562; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8870 = _T_8867 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8876 = bht_wr_en2[1] & _T_6571; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8879 = _T_8876 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8885 = bht_wr_en2[1] & _T_6580; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8888 = _T_8885 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8894 = bht_wr_en2[1] & _T_6589; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8897 = _T_8894 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8903 = bht_wr_en2[1] & _T_6598; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8906 = _T_8903 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8912 = bht_wr_en2[1] & _T_6607; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8915 = _T_8912 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8921 = bht_wr_en2[1] & _T_6616; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8924 = _T_8921 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8930 = bht_wr_en2[1] & _T_6625; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8933 = _T_8930 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8939 = bht_wr_en2[1] & _T_6634; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8942 = _T_8939 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8948 = bht_wr_en2[1] & _T_6643; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8951 = _T_8948 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8957 = bht_wr_en2[1] & _T_6652; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8960 = _T_8957 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8966 = bht_wr_en2[1] & _T_6661; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8969 = _T_8966 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8975 = bht_wr_en2[1] & _T_6670; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8978 = _T_8975 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8984 = bht_wr_en2[1] & _T_6679; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8987 = _T_8984 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_8993 = bht_wr_en2[1] & _T_6688; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_8996 = _T_8993 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9002 = bht_wr_en2[1] & _T_6697; // @[el2_ifu_bp_ctl.scala 452:23] + wire _T_9005 = _T_9002 & _T_6215; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9014 = _T_8867 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9023 = _T_8876 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9032 = _T_8885 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9041 = _T_8894 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9050 = _T_8903 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9059 = _T_8912 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9068 = _T_8921 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9077 = _T_8930 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9086 = _T_8939 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9095 = _T_8948 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9104 = _T_8957 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9113 = _T_8966 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9122 = _T_8975 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9131 = _T_8984 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9140 = _T_8993 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9149 = _T_9002 & _T_6226; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9158 = _T_8867 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9167 = _T_8876 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9176 = _T_8885 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9185 = _T_8894 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9194 = _T_8903 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9203 = _T_8912 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9212 = _T_8921 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9221 = _T_8930 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9230 = _T_8939 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9239 = _T_8948 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9248 = _T_8957 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9257 = _T_8966 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9266 = _T_8975 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9275 = _T_8984 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9284 = _T_8993 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9293 = _T_9002 & _T_6237; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9302 = _T_8867 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9311 = _T_8876 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9320 = _T_8885 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9329 = _T_8894 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9338 = _T_8903 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9347 = _T_8912 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9356 = _T_8921 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9365 = _T_8930 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9374 = _T_8939 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9383 = _T_8948 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9392 = _T_8957 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9401 = _T_8966 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9410 = _T_8975 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9419 = _T_8984 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9428 = _T_8993 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9437 = _T_9002 & _T_6248; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9446 = _T_8867 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9455 = _T_8876 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9464 = _T_8885 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9473 = _T_8894 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9482 = _T_8903 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9491 = _T_8912 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9500 = _T_8921 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9509 = _T_8930 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9518 = _T_8939 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9527 = _T_8948 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9536 = _T_8957 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9545 = _T_8966 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9554 = _T_8975 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9563 = _T_8984 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9572 = _T_8993 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9581 = _T_9002 & _T_6259; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9590 = _T_8867 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9599 = _T_8876 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9608 = _T_8885 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9617 = _T_8894 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9626 = _T_8903 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9635 = _T_8912 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9644 = _T_8921 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9653 = _T_8930 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9662 = _T_8939 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9671 = _T_8948 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9680 = _T_8957 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9689 = _T_8966 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9698 = _T_8975 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9707 = _T_8984 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9716 = _T_8993 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9725 = _T_9002 & _T_6270; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9734 = _T_8867 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9743 = _T_8876 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9752 = _T_8885 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9761 = _T_8894 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9770 = _T_8903 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9779 = _T_8912 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9788 = _T_8921 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9797 = _T_8930 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9806 = _T_8939 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9815 = _T_8948 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9824 = _T_8957 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9833 = _T_8966 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9842 = _T_8975 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9851 = _T_8984 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9860 = _T_8993 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9869 = _T_9002 & _T_6281; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9878 = _T_8867 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9887 = _T_8876 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9896 = _T_8885 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9905 = _T_8894 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9914 = _T_8903 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9923 = _T_8912 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9932 = _T_8921 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9941 = _T_8930 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9950 = _T_8939 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9959 = _T_8948 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9968 = _T_8957 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9977 = _T_8966 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9986 = _T_8975 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_9995 = _T_8984 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10004 = _T_8993 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10013 = _T_9002 & _T_6292; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10022 = _T_8867 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10031 = _T_8876 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10040 = _T_8885 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10049 = _T_8894 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10058 = _T_8903 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10067 = _T_8912 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10076 = _T_8921 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10085 = _T_8930 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10094 = _T_8939 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10103 = _T_8948 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10112 = _T_8957 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10121 = _T_8966 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10130 = _T_8975 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10139 = _T_8984 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10148 = _T_8993 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10157 = _T_9002 & _T_6303; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10166 = _T_8867 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10175 = _T_8876 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10184 = _T_8885 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10193 = _T_8894 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10202 = _T_8903 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10211 = _T_8912 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10220 = _T_8921 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10229 = _T_8930 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10238 = _T_8939 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10247 = _T_8948 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10256 = _T_8957 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10265 = _T_8966 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10274 = _T_8975 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10283 = _T_8984 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10292 = _T_8993 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10301 = _T_9002 & _T_6314; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10310 = _T_8867 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10319 = _T_8876 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10328 = _T_8885 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10337 = _T_8894 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10346 = _T_8903 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10355 = _T_8912 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10364 = _T_8921 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10373 = _T_8930 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10382 = _T_8939 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10391 = _T_8948 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10400 = _T_8957 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10409 = _T_8966 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10418 = _T_8975 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10427 = _T_8984 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10436 = _T_8993 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10445 = _T_9002 & _T_6325; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10454 = _T_8867 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10463 = _T_8876 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10472 = _T_8885 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10481 = _T_8894 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10490 = _T_8903 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10499 = _T_8912 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10508 = _T_8921 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10517 = _T_8930 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10526 = _T_8939 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10535 = _T_8948 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10544 = _T_8957 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10553 = _T_8966 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10562 = _T_8975 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10571 = _T_8984 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10580 = _T_8993 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10589 = _T_9002 & _T_6336; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10598 = _T_8867 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10607 = _T_8876 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10616 = _T_8885 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10625 = _T_8894 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10634 = _T_8903 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10643 = _T_8912 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10652 = _T_8921 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10661 = _T_8930 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10670 = _T_8939 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10679 = _T_8948 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10688 = _T_8957 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10697 = _T_8966 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10706 = _T_8975 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10715 = _T_8984 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10724 = _T_8993 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10733 = _T_9002 & _T_6347; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10742 = _T_8867 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10751 = _T_8876 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10760 = _T_8885 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10769 = _T_8894 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10778 = _T_8903 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10787 = _T_8912 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10796 = _T_8921 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10805 = _T_8930 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10814 = _T_8939 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10823 = _T_8948 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10832 = _T_8957 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10841 = _T_8966 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10850 = _T_8975 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10859 = _T_8984 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10868 = _T_8993 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10877 = _T_9002 & _T_6358; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10886 = _T_8867 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10895 = _T_8876 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10904 = _T_8885 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10913 = _T_8894 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10922 = _T_8903 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10931 = _T_8912 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10940 = _T_8921 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10949 = _T_8930 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10958 = _T_8939 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10967 = _T_8948 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10976 = _T_8957 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10985 = _T_8966 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_10994 = _T_8975 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11003 = _T_8984 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11012 = _T_8993 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11021 = _T_9002 & _T_6369; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11030 = _T_8867 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11039 = _T_8876 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11048 = _T_8885 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11057 = _T_8894 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11066 = _T_8903 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11075 = _T_8912 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11084 = _T_8921 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11093 = _T_8930 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11102 = _T_8939 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11111 = _T_8948 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11120 = _T_8957 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11129 = _T_8966 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11138 = _T_8975 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11147 = _T_8984 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11156 = _T_8993 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11165 = _T_9002 & _T_6380; // @[el2_ifu_bp_ctl.scala 452:81] + wire _T_11170 = bht_wr_addr0[3:0] == 4'h0; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11171 = bht_wr_en0[0] & _T_11170; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11175 = _T_11171 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_0 = _T_11175 | _T_6566; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11187 = bht_wr_addr0[3:0] == 4'h1; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11188 = bht_wr_en0[0] & _T_11187; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11192 = _T_11188 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_1 = _T_11192 | _T_6575; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11204 = bht_wr_addr0[3:0] == 4'h2; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11205 = bht_wr_en0[0] & _T_11204; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11209 = _T_11205 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_2 = _T_11209 | _T_6584; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11221 = bht_wr_addr0[3:0] == 4'h3; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11222 = bht_wr_en0[0] & _T_11221; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11226 = _T_11222 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_3 = _T_11226 | _T_6593; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11238 = bht_wr_addr0[3:0] == 4'h4; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11239 = bht_wr_en0[0] & _T_11238; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11243 = _T_11239 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_4 = _T_11243 | _T_6602; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11255 = bht_wr_addr0[3:0] == 4'h5; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11256 = bht_wr_en0[0] & _T_11255; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11260 = _T_11256 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_5 = _T_11260 | _T_6611; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11272 = bht_wr_addr0[3:0] == 4'h6; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11273 = bht_wr_en0[0] & _T_11272; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11277 = _T_11273 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_6 = _T_11277 | _T_6620; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11289 = bht_wr_addr0[3:0] == 4'h7; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11290 = bht_wr_en0[0] & _T_11289; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11294 = _T_11290 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_7 = _T_11294 | _T_6629; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11306 = bht_wr_addr0[3:0] == 4'h8; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11307 = bht_wr_en0[0] & _T_11306; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11311 = _T_11307 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_8 = _T_11311 | _T_6638; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11323 = bht_wr_addr0[3:0] == 4'h9; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11324 = bht_wr_en0[0] & _T_11323; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11328 = _T_11324 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_9 = _T_11328 | _T_6647; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11340 = bht_wr_addr0[3:0] == 4'ha; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11341 = bht_wr_en0[0] & _T_11340; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11345 = _T_11341 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_10 = _T_11345 | _T_6656; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11357 = bht_wr_addr0[3:0] == 4'hb; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11358 = bht_wr_en0[0] & _T_11357; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11362 = _T_11358 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_11 = _T_11362 | _T_6665; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11374 = bht_wr_addr0[3:0] == 4'hc; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11375 = bht_wr_en0[0] & _T_11374; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11379 = _T_11375 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_12 = _T_11379 | _T_6674; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11391 = bht_wr_addr0[3:0] == 4'hd; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11392 = bht_wr_en0[0] & _T_11391; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11396 = _T_11392 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_13 = _T_11396 | _T_6683; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11408 = bht_wr_addr0[3:0] == 4'he; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11409 = bht_wr_en0[0] & _T_11408; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11413 = _T_11409 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_14 = _T_11413 | _T_6692; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11425 = bht_wr_addr0[3:0] == 4'hf; // @[el2_ifu_bp_ctl.scala 460:97] + wire _T_11426 = bht_wr_en0[0] & _T_11425; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_11430 = _T_11426 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_0_15 = _T_11430 | _T_6701; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11447 = _T_11171 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_0 = _T_11447 | _T_6710; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11464 = _T_11188 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_1 = _T_11464 | _T_6719; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11481 = _T_11205 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_2 = _T_11481 | _T_6728; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11498 = _T_11222 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_3 = _T_11498 | _T_6737; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11515 = _T_11239 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_4 = _T_11515 | _T_6746; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11532 = _T_11256 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_5 = _T_11532 | _T_6755; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11549 = _T_11273 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_6 = _T_11549 | _T_6764; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11566 = _T_11290 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_7 = _T_11566 | _T_6773; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11583 = _T_11307 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_8 = _T_11583 | _T_6782; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11600 = _T_11324 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_9 = _T_11600 | _T_6791; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11617 = _T_11341 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_10 = _T_11617 | _T_6800; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11634 = _T_11358 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_11 = _T_11634 | _T_6809; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11651 = _T_11375 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_12 = _T_11651 | _T_6818; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11668 = _T_11392 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_13 = _T_11668 | _T_6827; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11685 = _T_11409 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_14 = _T_11685 | _T_6836; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11702 = _T_11426 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_1_15 = _T_11702 | _T_6845; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11719 = _T_11171 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_0 = _T_11719 | _T_6854; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11736 = _T_11188 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_1 = _T_11736 | _T_6863; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11753 = _T_11205 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_2 = _T_11753 | _T_6872; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11770 = _T_11222 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_3 = _T_11770 | _T_6881; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11787 = _T_11239 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_4 = _T_11787 | _T_6890; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11804 = _T_11256 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_5 = _T_11804 | _T_6899; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11821 = _T_11273 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_6 = _T_11821 | _T_6908; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11838 = _T_11290 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_7 = _T_11838 | _T_6917; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11855 = _T_11307 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_8 = _T_11855 | _T_6926; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11872 = _T_11324 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_9 = _T_11872 | _T_6935; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11889 = _T_11341 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_10 = _T_11889 | _T_6944; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11906 = _T_11358 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_11 = _T_11906 | _T_6953; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11923 = _T_11375 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_12 = _T_11923 | _T_6962; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11940 = _T_11392 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_13 = _T_11940 | _T_6971; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11957 = _T_11409 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_14 = _T_11957 | _T_6980; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11974 = _T_11426 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_2_15 = _T_11974 | _T_6989; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_11991 = _T_11171 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_0 = _T_11991 | _T_6998; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12008 = _T_11188 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_1 = _T_12008 | _T_7007; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12025 = _T_11205 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_2 = _T_12025 | _T_7016; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12042 = _T_11222 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_3 = _T_12042 | _T_7025; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12059 = _T_11239 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_4 = _T_12059 | _T_7034; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12076 = _T_11256 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_5 = _T_12076 | _T_7043; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12093 = _T_11273 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_6 = _T_12093 | _T_7052; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12110 = _T_11290 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_7 = _T_12110 | _T_7061; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12127 = _T_11307 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_8 = _T_12127 | _T_7070; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12144 = _T_11324 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_9 = _T_12144 | _T_7079; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12161 = _T_11341 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_10 = _T_12161 | _T_7088; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12178 = _T_11358 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_11 = _T_12178 | _T_7097; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12195 = _T_11375 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_12 = _T_12195 | _T_7106; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12212 = _T_11392 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_13 = _T_12212 | _T_7115; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12229 = _T_11409 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_14 = _T_12229 | _T_7124; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12246 = _T_11426 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_3_15 = _T_12246 | _T_7133; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12263 = _T_11171 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_0 = _T_12263 | _T_7142; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12280 = _T_11188 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_1 = _T_12280 | _T_7151; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12297 = _T_11205 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_2 = _T_12297 | _T_7160; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12314 = _T_11222 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_3 = _T_12314 | _T_7169; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12331 = _T_11239 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_4 = _T_12331 | _T_7178; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12348 = _T_11256 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_5 = _T_12348 | _T_7187; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12365 = _T_11273 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_6 = _T_12365 | _T_7196; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12382 = _T_11290 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_7 = _T_12382 | _T_7205; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12399 = _T_11307 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_8 = _T_12399 | _T_7214; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12416 = _T_11324 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_9 = _T_12416 | _T_7223; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12433 = _T_11341 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_10 = _T_12433 | _T_7232; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12450 = _T_11358 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_11 = _T_12450 | _T_7241; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12467 = _T_11375 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_12 = _T_12467 | _T_7250; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12484 = _T_11392 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_13 = _T_12484 | _T_7259; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12501 = _T_11409 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_14 = _T_12501 | _T_7268; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12518 = _T_11426 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_4_15 = _T_12518 | _T_7277; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12535 = _T_11171 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_0 = _T_12535 | _T_7286; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12552 = _T_11188 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_1 = _T_12552 | _T_7295; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12569 = _T_11205 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_2 = _T_12569 | _T_7304; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12586 = _T_11222 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_3 = _T_12586 | _T_7313; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12603 = _T_11239 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_4 = _T_12603 | _T_7322; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12620 = _T_11256 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_5 = _T_12620 | _T_7331; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12637 = _T_11273 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_6 = _T_12637 | _T_7340; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12654 = _T_11290 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_7 = _T_12654 | _T_7349; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12671 = _T_11307 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_8 = _T_12671 | _T_7358; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12688 = _T_11324 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_9 = _T_12688 | _T_7367; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12705 = _T_11341 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_10 = _T_12705 | _T_7376; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12722 = _T_11358 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_11 = _T_12722 | _T_7385; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12739 = _T_11375 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_12 = _T_12739 | _T_7394; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12756 = _T_11392 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_13 = _T_12756 | _T_7403; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12773 = _T_11409 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_14 = _T_12773 | _T_7412; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12790 = _T_11426 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_5_15 = _T_12790 | _T_7421; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12807 = _T_11171 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_0 = _T_12807 | _T_7430; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12824 = _T_11188 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_1 = _T_12824 | _T_7439; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12841 = _T_11205 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_2 = _T_12841 | _T_7448; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12858 = _T_11222 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_3 = _T_12858 | _T_7457; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12875 = _T_11239 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_4 = _T_12875 | _T_7466; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12892 = _T_11256 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_5 = _T_12892 | _T_7475; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12909 = _T_11273 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_6 = _T_12909 | _T_7484; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12926 = _T_11290 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_7 = _T_12926 | _T_7493; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12943 = _T_11307 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_8 = _T_12943 | _T_7502; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12960 = _T_11324 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_9 = _T_12960 | _T_7511; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12977 = _T_11341 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_10 = _T_12977 | _T_7520; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_12994 = _T_11358 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_11 = _T_12994 | _T_7529; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13011 = _T_11375 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_12 = _T_13011 | _T_7538; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13028 = _T_11392 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_13 = _T_13028 | _T_7547; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13045 = _T_11409 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_14 = _T_13045 | _T_7556; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13062 = _T_11426 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_6_15 = _T_13062 | _T_7565; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13079 = _T_11171 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_0 = _T_13079 | _T_7574; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13096 = _T_11188 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_1 = _T_13096 | _T_7583; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13113 = _T_11205 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_2 = _T_13113 | _T_7592; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13130 = _T_11222 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_3 = _T_13130 | _T_7601; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13147 = _T_11239 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_4 = _T_13147 | _T_7610; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13164 = _T_11256 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_5 = _T_13164 | _T_7619; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13181 = _T_11273 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_6 = _T_13181 | _T_7628; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13198 = _T_11290 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_7 = _T_13198 | _T_7637; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13215 = _T_11307 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_8 = _T_13215 | _T_7646; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13232 = _T_11324 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_9 = _T_13232 | _T_7655; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13249 = _T_11341 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_10 = _T_13249 | _T_7664; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13266 = _T_11358 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_11 = _T_13266 | _T_7673; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13283 = _T_11375 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_12 = _T_13283 | _T_7682; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13300 = _T_11392 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_13 = _T_13300 | _T_7691; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13317 = _T_11409 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_14 = _T_13317 | _T_7700; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13334 = _T_11426 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_7_15 = _T_13334 | _T_7709; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13351 = _T_11171 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_0 = _T_13351 | _T_7718; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13368 = _T_11188 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_1 = _T_13368 | _T_7727; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13385 = _T_11205 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_2 = _T_13385 | _T_7736; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13402 = _T_11222 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_3 = _T_13402 | _T_7745; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13419 = _T_11239 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_4 = _T_13419 | _T_7754; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13436 = _T_11256 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_5 = _T_13436 | _T_7763; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13453 = _T_11273 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_6 = _T_13453 | _T_7772; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13470 = _T_11290 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_7 = _T_13470 | _T_7781; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13487 = _T_11307 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_8 = _T_13487 | _T_7790; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13504 = _T_11324 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_9 = _T_13504 | _T_7799; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13521 = _T_11341 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_10 = _T_13521 | _T_7808; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13538 = _T_11358 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_11 = _T_13538 | _T_7817; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13555 = _T_11375 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_12 = _T_13555 | _T_7826; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13572 = _T_11392 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_13 = _T_13572 | _T_7835; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13589 = _T_11409 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_14 = _T_13589 | _T_7844; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13606 = _T_11426 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_8_15 = _T_13606 | _T_7853; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13623 = _T_11171 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_0 = _T_13623 | _T_7862; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13640 = _T_11188 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_1 = _T_13640 | _T_7871; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13657 = _T_11205 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_2 = _T_13657 | _T_7880; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13674 = _T_11222 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_3 = _T_13674 | _T_7889; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13691 = _T_11239 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_4 = _T_13691 | _T_7898; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13708 = _T_11256 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_5 = _T_13708 | _T_7907; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13725 = _T_11273 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_6 = _T_13725 | _T_7916; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13742 = _T_11290 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_7 = _T_13742 | _T_7925; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13759 = _T_11307 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_8 = _T_13759 | _T_7934; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13776 = _T_11324 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_9 = _T_13776 | _T_7943; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13793 = _T_11341 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_10 = _T_13793 | _T_7952; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13810 = _T_11358 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_11 = _T_13810 | _T_7961; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13827 = _T_11375 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_12 = _T_13827 | _T_7970; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13844 = _T_11392 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_13 = _T_13844 | _T_7979; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13861 = _T_11409 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_14 = _T_13861 | _T_7988; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13878 = _T_11426 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_9_15 = _T_13878 | _T_7997; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13895 = _T_11171 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_0 = _T_13895 | _T_8006; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13912 = _T_11188 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_1 = _T_13912 | _T_8015; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13929 = _T_11205 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_2 = _T_13929 | _T_8024; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13946 = _T_11222 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_3 = _T_13946 | _T_8033; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13963 = _T_11239 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_4 = _T_13963 | _T_8042; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13980 = _T_11256 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_5 = _T_13980 | _T_8051; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_13997 = _T_11273 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_6 = _T_13997 | _T_8060; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14014 = _T_11290 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_7 = _T_14014 | _T_8069; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14031 = _T_11307 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_8 = _T_14031 | _T_8078; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14048 = _T_11324 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_9 = _T_14048 | _T_8087; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14065 = _T_11341 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_10 = _T_14065 | _T_8096; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14082 = _T_11358 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_11 = _T_14082 | _T_8105; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14099 = _T_11375 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_12 = _T_14099 | _T_8114; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14116 = _T_11392 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_13 = _T_14116 | _T_8123; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14133 = _T_11409 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_14 = _T_14133 | _T_8132; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14150 = _T_11426 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_10_15 = _T_14150 | _T_8141; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14167 = _T_11171 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_0 = _T_14167 | _T_8150; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14184 = _T_11188 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_1 = _T_14184 | _T_8159; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14201 = _T_11205 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_2 = _T_14201 | _T_8168; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14218 = _T_11222 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_3 = _T_14218 | _T_8177; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14235 = _T_11239 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_4 = _T_14235 | _T_8186; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14252 = _T_11256 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_5 = _T_14252 | _T_8195; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14269 = _T_11273 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_6 = _T_14269 | _T_8204; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14286 = _T_11290 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_7 = _T_14286 | _T_8213; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14303 = _T_11307 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_8 = _T_14303 | _T_8222; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14320 = _T_11324 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_9 = _T_14320 | _T_8231; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14337 = _T_11341 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_10 = _T_14337 | _T_8240; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14354 = _T_11358 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_11 = _T_14354 | _T_8249; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14371 = _T_11375 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_12 = _T_14371 | _T_8258; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14388 = _T_11392 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_13 = _T_14388 | _T_8267; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14405 = _T_11409 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_14 = _T_14405 | _T_8276; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14422 = _T_11426 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_11_15 = _T_14422 | _T_8285; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14439 = _T_11171 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_0 = _T_14439 | _T_8294; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14456 = _T_11188 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_1 = _T_14456 | _T_8303; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14473 = _T_11205 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_2 = _T_14473 | _T_8312; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14490 = _T_11222 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_3 = _T_14490 | _T_8321; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14507 = _T_11239 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_4 = _T_14507 | _T_8330; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14524 = _T_11256 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_5 = _T_14524 | _T_8339; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14541 = _T_11273 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_6 = _T_14541 | _T_8348; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14558 = _T_11290 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_7 = _T_14558 | _T_8357; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14575 = _T_11307 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_8 = _T_14575 | _T_8366; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14592 = _T_11324 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_9 = _T_14592 | _T_8375; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14609 = _T_11341 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_10 = _T_14609 | _T_8384; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14626 = _T_11358 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_11 = _T_14626 | _T_8393; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14643 = _T_11375 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_12 = _T_14643 | _T_8402; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14660 = _T_11392 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_13 = _T_14660 | _T_8411; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14677 = _T_11409 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_14 = _T_14677 | _T_8420; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14694 = _T_11426 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_12_15 = _T_14694 | _T_8429; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14711 = _T_11171 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_0 = _T_14711 | _T_8438; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14728 = _T_11188 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_1 = _T_14728 | _T_8447; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14745 = _T_11205 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_2 = _T_14745 | _T_8456; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14762 = _T_11222 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_3 = _T_14762 | _T_8465; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14779 = _T_11239 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_4 = _T_14779 | _T_8474; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14796 = _T_11256 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_5 = _T_14796 | _T_8483; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14813 = _T_11273 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_6 = _T_14813 | _T_8492; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14830 = _T_11290 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_7 = _T_14830 | _T_8501; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14847 = _T_11307 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_8 = _T_14847 | _T_8510; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14864 = _T_11324 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_9 = _T_14864 | _T_8519; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14881 = _T_11341 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_10 = _T_14881 | _T_8528; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14898 = _T_11358 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_11 = _T_14898 | _T_8537; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14915 = _T_11375 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_12 = _T_14915 | _T_8546; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14932 = _T_11392 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_13 = _T_14932 | _T_8555; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14949 = _T_11409 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_14 = _T_14949 | _T_8564; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14966 = _T_11426 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_13_15 = _T_14966 | _T_8573; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_14983 = _T_11171 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_0 = _T_14983 | _T_8582; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15000 = _T_11188 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_1 = _T_15000 | _T_8591; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15017 = _T_11205 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_2 = _T_15017 | _T_8600; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15034 = _T_11222 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_3 = _T_15034 | _T_8609; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15051 = _T_11239 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_4 = _T_15051 | _T_8618; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15068 = _T_11256 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_5 = _T_15068 | _T_8627; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15085 = _T_11273 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_6 = _T_15085 | _T_8636; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15102 = _T_11290 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_7 = _T_15102 | _T_8645; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15119 = _T_11307 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_8 = _T_15119 | _T_8654; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15136 = _T_11324 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_9 = _T_15136 | _T_8663; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15153 = _T_11341 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_10 = _T_15153 | _T_8672; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15170 = _T_11358 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_11 = _T_15170 | _T_8681; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15187 = _T_11375 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_12 = _T_15187 | _T_8690; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15204 = _T_11392 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_13 = _T_15204 | _T_8699; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15221 = _T_11409 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_14 = _T_15221 | _T_8708; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15238 = _T_11426 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_14_15 = _T_15238 | _T_8717; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15255 = _T_11171 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_0 = _T_15255 | _T_8726; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15272 = _T_11188 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_1 = _T_15272 | _T_8735; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15289 = _T_11205 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_2 = _T_15289 | _T_8744; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15306 = _T_11222 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_3 = _T_15306 | _T_8753; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15323 = _T_11239 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_4 = _T_15323 | _T_8762; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15340 = _T_11256 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_5 = _T_15340 | _T_8771; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15357 = _T_11273 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_6 = _T_15357 | _T_8780; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15374 = _T_11290 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_7 = _T_15374 | _T_8789; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15391 = _T_11307 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_8 = _T_15391 | _T_8798; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15408 = _T_11324 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_9 = _T_15408 | _T_8807; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15425 = _T_11341 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_10 = _T_15425 | _T_8816; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15442 = _T_11358 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_11 = _T_15442 | _T_8825; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15459 = _T_11375 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_12 = _T_15459 | _T_8834; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15476 = _T_11392 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_13 = _T_15476 | _T_8843; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15493 = _T_11409 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_14 = _T_15493 | _T_8852; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15510 = _T_11426 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_0_15_15 = _T_15510 | _T_8861; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15523 = bht_wr_en0[1] & _T_11170; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15527 = _T_15523 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_0 = _T_15527 | _T_8870; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15540 = bht_wr_en0[1] & _T_11187; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15544 = _T_15540 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_1 = _T_15544 | _T_8879; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15557 = bht_wr_en0[1] & _T_11204; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15561 = _T_15557 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_2 = _T_15561 | _T_8888; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15574 = bht_wr_en0[1] & _T_11221; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15578 = _T_15574 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_3 = _T_15578 | _T_8897; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15591 = bht_wr_en0[1] & _T_11238; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15595 = _T_15591 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_4 = _T_15595 | _T_8906; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15608 = bht_wr_en0[1] & _T_11255; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15612 = _T_15608 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_5 = _T_15612 | _T_8915; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15625 = bht_wr_en0[1] & _T_11272; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15629 = _T_15625 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_6 = _T_15629 | _T_8924; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15642 = bht_wr_en0[1] & _T_11289; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15646 = _T_15642 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_7 = _T_15646 | _T_8933; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15659 = bht_wr_en0[1] & _T_11306; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15663 = _T_15659 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_8 = _T_15663 | _T_8942; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15676 = bht_wr_en0[1] & _T_11323; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15680 = _T_15676 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_9 = _T_15680 | _T_8951; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15693 = bht_wr_en0[1] & _T_11340; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15697 = _T_15693 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_10 = _T_15697 | _T_8960; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15710 = bht_wr_en0[1] & _T_11357; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15714 = _T_15710 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_11 = _T_15714 | _T_8969; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15727 = bht_wr_en0[1] & _T_11374; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15731 = _T_15727 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_12 = _T_15731 | _T_8978; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15744 = bht_wr_en0[1] & _T_11391; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15748 = _T_15744 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_13 = _T_15748 | _T_8987; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15761 = bht_wr_en0[1] & _T_11408; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15765 = _T_15761 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_14 = _T_15765 | _T_8996; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15778 = bht_wr_en0[1] & _T_11425; // @[el2_ifu_bp_ctl.scala 460:45] + wire _T_15782 = _T_15778 & _T_6210; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_0_15 = _T_15782 | _T_9005; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15799 = _T_15523 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_0 = _T_15799 | _T_9014; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15816 = _T_15540 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_1 = _T_15816 | _T_9023; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15833 = _T_15557 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_2 = _T_15833 | _T_9032; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15850 = _T_15574 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_3 = _T_15850 | _T_9041; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15867 = _T_15591 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_4 = _T_15867 | _T_9050; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15884 = _T_15608 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_5 = _T_15884 | _T_9059; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15901 = _T_15625 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_6 = _T_15901 | _T_9068; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15918 = _T_15642 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_7 = _T_15918 | _T_9077; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15935 = _T_15659 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_8 = _T_15935 | _T_9086; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15952 = _T_15676 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_9 = _T_15952 | _T_9095; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15969 = _T_15693 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_10 = _T_15969 | _T_9104; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_15986 = _T_15710 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_11 = _T_15986 | _T_9113; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16003 = _T_15727 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_12 = _T_16003 | _T_9122; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16020 = _T_15744 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_13 = _T_16020 | _T_9131; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16037 = _T_15761 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_14 = _T_16037 | _T_9140; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16054 = _T_15778 & _T_6221; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_1_15 = _T_16054 | _T_9149; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16071 = _T_15523 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_0 = _T_16071 | _T_9158; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16088 = _T_15540 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_1 = _T_16088 | _T_9167; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16105 = _T_15557 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_2 = _T_16105 | _T_9176; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16122 = _T_15574 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_3 = _T_16122 | _T_9185; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16139 = _T_15591 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_4 = _T_16139 | _T_9194; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16156 = _T_15608 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_5 = _T_16156 | _T_9203; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16173 = _T_15625 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_6 = _T_16173 | _T_9212; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16190 = _T_15642 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_7 = _T_16190 | _T_9221; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16207 = _T_15659 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_8 = _T_16207 | _T_9230; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16224 = _T_15676 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_9 = _T_16224 | _T_9239; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16241 = _T_15693 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_10 = _T_16241 | _T_9248; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16258 = _T_15710 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_11 = _T_16258 | _T_9257; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16275 = _T_15727 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_12 = _T_16275 | _T_9266; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16292 = _T_15744 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_13 = _T_16292 | _T_9275; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16309 = _T_15761 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_14 = _T_16309 | _T_9284; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16326 = _T_15778 & _T_6232; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_2_15 = _T_16326 | _T_9293; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16343 = _T_15523 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_0 = _T_16343 | _T_9302; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16360 = _T_15540 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_1 = _T_16360 | _T_9311; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16377 = _T_15557 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_2 = _T_16377 | _T_9320; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16394 = _T_15574 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_3 = _T_16394 | _T_9329; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16411 = _T_15591 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_4 = _T_16411 | _T_9338; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16428 = _T_15608 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_5 = _T_16428 | _T_9347; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16445 = _T_15625 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_6 = _T_16445 | _T_9356; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16462 = _T_15642 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_7 = _T_16462 | _T_9365; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16479 = _T_15659 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_8 = _T_16479 | _T_9374; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16496 = _T_15676 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_9 = _T_16496 | _T_9383; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16513 = _T_15693 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_10 = _T_16513 | _T_9392; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16530 = _T_15710 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_11 = _T_16530 | _T_9401; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16547 = _T_15727 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_12 = _T_16547 | _T_9410; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16564 = _T_15744 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_13 = _T_16564 | _T_9419; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16581 = _T_15761 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_14 = _T_16581 | _T_9428; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16598 = _T_15778 & _T_6243; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_3_15 = _T_16598 | _T_9437; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16615 = _T_15523 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_0 = _T_16615 | _T_9446; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16632 = _T_15540 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_1 = _T_16632 | _T_9455; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16649 = _T_15557 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_2 = _T_16649 | _T_9464; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16666 = _T_15574 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_3 = _T_16666 | _T_9473; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16683 = _T_15591 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_4 = _T_16683 | _T_9482; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16700 = _T_15608 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_5 = _T_16700 | _T_9491; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16717 = _T_15625 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_6 = _T_16717 | _T_9500; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16734 = _T_15642 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_7 = _T_16734 | _T_9509; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16751 = _T_15659 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_8 = _T_16751 | _T_9518; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16768 = _T_15676 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_9 = _T_16768 | _T_9527; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16785 = _T_15693 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_10 = _T_16785 | _T_9536; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16802 = _T_15710 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_11 = _T_16802 | _T_9545; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16819 = _T_15727 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_12 = _T_16819 | _T_9554; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16836 = _T_15744 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_13 = _T_16836 | _T_9563; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16853 = _T_15761 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_14 = _T_16853 | _T_9572; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16870 = _T_15778 & _T_6254; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_4_15 = _T_16870 | _T_9581; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16887 = _T_15523 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_0 = _T_16887 | _T_9590; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16904 = _T_15540 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_1 = _T_16904 | _T_9599; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16921 = _T_15557 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_2 = _T_16921 | _T_9608; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16938 = _T_15574 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_3 = _T_16938 | _T_9617; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16955 = _T_15591 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_4 = _T_16955 | _T_9626; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16972 = _T_15608 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_5 = _T_16972 | _T_9635; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_16989 = _T_15625 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_6 = _T_16989 | _T_9644; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17006 = _T_15642 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_7 = _T_17006 | _T_9653; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17023 = _T_15659 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_8 = _T_17023 | _T_9662; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17040 = _T_15676 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_9 = _T_17040 | _T_9671; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17057 = _T_15693 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_10 = _T_17057 | _T_9680; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17074 = _T_15710 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_11 = _T_17074 | _T_9689; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17091 = _T_15727 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_12 = _T_17091 | _T_9698; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17108 = _T_15744 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_13 = _T_17108 | _T_9707; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17125 = _T_15761 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_14 = _T_17125 | _T_9716; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17142 = _T_15778 & _T_6265; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_5_15 = _T_17142 | _T_9725; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17159 = _T_15523 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_0 = _T_17159 | _T_9734; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17176 = _T_15540 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_1 = _T_17176 | _T_9743; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17193 = _T_15557 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_2 = _T_17193 | _T_9752; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17210 = _T_15574 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_3 = _T_17210 | _T_9761; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17227 = _T_15591 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_4 = _T_17227 | _T_9770; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17244 = _T_15608 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_5 = _T_17244 | _T_9779; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17261 = _T_15625 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_6 = _T_17261 | _T_9788; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17278 = _T_15642 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_7 = _T_17278 | _T_9797; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17295 = _T_15659 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_8 = _T_17295 | _T_9806; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17312 = _T_15676 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_9 = _T_17312 | _T_9815; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17329 = _T_15693 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_10 = _T_17329 | _T_9824; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17346 = _T_15710 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_11 = _T_17346 | _T_9833; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17363 = _T_15727 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_12 = _T_17363 | _T_9842; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17380 = _T_15744 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_13 = _T_17380 | _T_9851; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17397 = _T_15761 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_14 = _T_17397 | _T_9860; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17414 = _T_15778 & _T_6276; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_6_15 = _T_17414 | _T_9869; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17431 = _T_15523 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_0 = _T_17431 | _T_9878; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17448 = _T_15540 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_1 = _T_17448 | _T_9887; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17465 = _T_15557 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_2 = _T_17465 | _T_9896; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17482 = _T_15574 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_3 = _T_17482 | _T_9905; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17499 = _T_15591 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_4 = _T_17499 | _T_9914; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17516 = _T_15608 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_5 = _T_17516 | _T_9923; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17533 = _T_15625 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_6 = _T_17533 | _T_9932; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17550 = _T_15642 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_7 = _T_17550 | _T_9941; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17567 = _T_15659 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_8 = _T_17567 | _T_9950; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17584 = _T_15676 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_9 = _T_17584 | _T_9959; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17601 = _T_15693 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_10 = _T_17601 | _T_9968; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17618 = _T_15710 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_11 = _T_17618 | _T_9977; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17635 = _T_15727 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_12 = _T_17635 | _T_9986; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17652 = _T_15744 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_13 = _T_17652 | _T_9995; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17669 = _T_15761 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_14 = _T_17669 | _T_10004; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17686 = _T_15778 & _T_6287; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_7_15 = _T_17686 | _T_10013; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17703 = _T_15523 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_0 = _T_17703 | _T_10022; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17720 = _T_15540 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_1 = _T_17720 | _T_10031; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17737 = _T_15557 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_2 = _T_17737 | _T_10040; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17754 = _T_15574 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_3 = _T_17754 | _T_10049; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17771 = _T_15591 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_4 = _T_17771 | _T_10058; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17788 = _T_15608 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_5 = _T_17788 | _T_10067; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17805 = _T_15625 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_6 = _T_17805 | _T_10076; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17822 = _T_15642 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_7 = _T_17822 | _T_10085; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17839 = _T_15659 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_8 = _T_17839 | _T_10094; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17856 = _T_15676 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_9 = _T_17856 | _T_10103; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17873 = _T_15693 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_10 = _T_17873 | _T_10112; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17890 = _T_15710 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_11 = _T_17890 | _T_10121; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17907 = _T_15727 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_12 = _T_17907 | _T_10130; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17924 = _T_15744 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_13 = _T_17924 | _T_10139; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17941 = _T_15761 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_14 = _T_17941 | _T_10148; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17958 = _T_15778 & _T_6298; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_8_15 = _T_17958 | _T_10157; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17975 = _T_15523 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_0 = _T_17975 | _T_10166; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_17992 = _T_15540 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_1 = _T_17992 | _T_10175; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18009 = _T_15557 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_2 = _T_18009 | _T_10184; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18026 = _T_15574 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_3 = _T_18026 | _T_10193; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18043 = _T_15591 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_4 = _T_18043 | _T_10202; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18060 = _T_15608 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_5 = _T_18060 | _T_10211; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18077 = _T_15625 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_6 = _T_18077 | _T_10220; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18094 = _T_15642 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_7 = _T_18094 | _T_10229; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18111 = _T_15659 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_8 = _T_18111 | _T_10238; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18128 = _T_15676 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_9 = _T_18128 | _T_10247; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18145 = _T_15693 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_10 = _T_18145 | _T_10256; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18162 = _T_15710 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_11 = _T_18162 | _T_10265; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18179 = _T_15727 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_12 = _T_18179 | _T_10274; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18196 = _T_15744 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_13 = _T_18196 | _T_10283; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18213 = _T_15761 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_14 = _T_18213 | _T_10292; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18230 = _T_15778 & _T_6309; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_9_15 = _T_18230 | _T_10301; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18247 = _T_15523 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_0 = _T_18247 | _T_10310; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18264 = _T_15540 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_1 = _T_18264 | _T_10319; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18281 = _T_15557 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_2 = _T_18281 | _T_10328; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18298 = _T_15574 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_3 = _T_18298 | _T_10337; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18315 = _T_15591 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_4 = _T_18315 | _T_10346; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18332 = _T_15608 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_5 = _T_18332 | _T_10355; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18349 = _T_15625 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_6 = _T_18349 | _T_10364; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18366 = _T_15642 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_7 = _T_18366 | _T_10373; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18383 = _T_15659 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_8 = _T_18383 | _T_10382; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18400 = _T_15676 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_9 = _T_18400 | _T_10391; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18417 = _T_15693 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_10 = _T_18417 | _T_10400; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18434 = _T_15710 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_11 = _T_18434 | _T_10409; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18451 = _T_15727 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_12 = _T_18451 | _T_10418; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18468 = _T_15744 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_13 = _T_18468 | _T_10427; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18485 = _T_15761 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_14 = _T_18485 | _T_10436; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18502 = _T_15778 & _T_6320; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_10_15 = _T_18502 | _T_10445; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18519 = _T_15523 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_0 = _T_18519 | _T_10454; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18536 = _T_15540 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_1 = _T_18536 | _T_10463; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18553 = _T_15557 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_2 = _T_18553 | _T_10472; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18570 = _T_15574 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_3 = _T_18570 | _T_10481; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18587 = _T_15591 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_4 = _T_18587 | _T_10490; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18604 = _T_15608 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_5 = _T_18604 | _T_10499; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18621 = _T_15625 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_6 = _T_18621 | _T_10508; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18638 = _T_15642 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_7 = _T_18638 | _T_10517; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18655 = _T_15659 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_8 = _T_18655 | _T_10526; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18672 = _T_15676 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_9 = _T_18672 | _T_10535; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18689 = _T_15693 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_10 = _T_18689 | _T_10544; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18706 = _T_15710 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_11 = _T_18706 | _T_10553; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18723 = _T_15727 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_12 = _T_18723 | _T_10562; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18740 = _T_15744 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_13 = _T_18740 | _T_10571; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18757 = _T_15761 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_14 = _T_18757 | _T_10580; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18774 = _T_15778 & _T_6331; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_11_15 = _T_18774 | _T_10589; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18791 = _T_15523 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_0 = _T_18791 | _T_10598; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18808 = _T_15540 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_1 = _T_18808 | _T_10607; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18825 = _T_15557 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_2 = _T_18825 | _T_10616; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18842 = _T_15574 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_3 = _T_18842 | _T_10625; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18859 = _T_15591 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_4 = _T_18859 | _T_10634; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18876 = _T_15608 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_5 = _T_18876 | _T_10643; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18893 = _T_15625 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_6 = _T_18893 | _T_10652; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18910 = _T_15642 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_7 = _T_18910 | _T_10661; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18927 = _T_15659 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_8 = _T_18927 | _T_10670; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18944 = _T_15676 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_9 = _T_18944 | _T_10679; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18961 = _T_15693 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_10 = _T_18961 | _T_10688; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18978 = _T_15710 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_11 = _T_18978 | _T_10697; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_18995 = _T_15727 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_12 = _T_18995 | _T_10706; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19012 = _T_15744 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_13 = _T_19012 | _T_10715; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19029 = _T_15761 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_14 = _T_19029 | _T_10724; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19046 = _T_15778 & _T_6342; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_12_15 = _T_19046 | _T_10733; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19063 = _T_15523 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_0 = _T_19063 | _T_10742; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19080 = _T_15540 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_1 = _T_19080 | _T_10751; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19097 = _T_15557 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_2 = _T_19097 | _T_10760; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19114 = _T_15574 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_3 = _T_19114 | _T_10769; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19131 = _T_15591 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_4 = _T_19131 | _T_10778; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19148 = _T_15608 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_5 = _T_19148 | _T_10787; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19165 = _T_15625 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_6 = _T_19165 | _T_10796; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19182 = _T_15642 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_7 = _T_19182 | _T_10805; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19199 = _T_15659 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_8 = _T_19199 | _T_10814; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19216 = _T_15676 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_9 = _T_19216 | _T_10823; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19233 = _T_15693 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_10 = _T_19233 | _T_10832; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19250 = _T_15710 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_11 = _T_19250 | _T_10841; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19267 = _T_15727 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_12 = _T_19267 | _T_10850; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19284 = _T_15744 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_13 = _T_19284 | _T_10859; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19301 = _T_15761 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_14 = _T_19301 | _T_10868; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19318 = _T_15778 & _T_6353; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_13_15 = _T_19318 | _T_10877; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19335 = _T_15523 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_0 = _T_19335 | _T_10886; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19352 = _T_15540 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_1 = _T_19352 | _T_10895; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19369 = _T_15557 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_2 = _T_19369 | _T_10904; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19386 = _T_15574 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_3 = _T_19386 | _T_10913; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19403 = _T_15591 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_4 = _T_19403 | _T_10922; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19420 = _T_15608 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_5 = _T_19420 | _T_10931; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19437 = _T_15625 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_6 = _T_19437 | _T_10940; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19454 = _T_15642 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_7 = _T_19454 | _T_10949; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19471 = _T_15659 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_8 = _T_19471 | _T_10958; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19488 = _T_15676 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_9 = _T_19488 | _T_10967; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19505 = _T_15693 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_10 = _T_19505 | _T_10976; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19522 = _T_15710 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_11 = _T_19522 | _T_10985; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19539 = _T_15727 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_12 = _T_19539 | _T_10994; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19556 = _T_15744 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_13 = _T_19556 | _T_11003; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19573 = _T_15761 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_14 = _T_19573 | _T_11012; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19590 = _T_15778 & _T_6364; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_14_15 = _T_19590 | _T_11021; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19607 = _T_15523 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_0 = _T_19607 | _T_11030; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19624 = _T_15540 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_1 = _T_19624 | _T_11039; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19641 = _T_15557 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_2 = _T_19641 | _T_11048; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19658 = _T_15574 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_3 = _T_19658 | _T_11057; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19675 = _T_15591 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_4 = _T_19675 | _T_11066; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19692 = _T_15608 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_5 = _T_19692 | _T_11075; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19709 = _T_15625 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_6 = _T_19709 | _T_11084; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19726 = _T_15642 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_7 = _T_19726 | _T_11093; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19743 = _T_15659 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_8 = _T_19743 | _T_11102; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19760 = _T_15676 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_9 = _T_19760 | _T_11111; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19777 = _T_15693 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_10 = _T_19777 | _T_11120; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19794 = _T_15710 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_11 = _T_19794 | _T_11129; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19811 = _T_15727 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_12 = _T_19811 | _T_11138; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19828 = _T_15744 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_13 = _T_19828 | _T_11147; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19845 = _T_15761 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_14 = _T_19845 | _T_11156; // @[el2_ifu_bp_ctl.scala 460:223] + wire _T_19862 = _T_15778 & _T_6375; // @[el2_ifu_bp_ctl.scala 460:110] + wire bht_bank_sel_1_15_15 = _T_19862 | _T_11165; // @[el2_ifu_bp_ctl.scala 460:223] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -26398,22 +26445,22 @@ module el2_ifu_bp_ctl( .io_en(rvclkhdr_553_io_en), .io_scan_mode(rvclkhdr_553_io_scan_mode) ); - assign io_ifu_bp_hit_taken_f = _T_237 & _T_238; // @[el2_ifu_bp_ctl.scala 273:25] - assign io_ifu_bp_btb_target_f = _T_428 ? rets_out_0[31:1] : bp_btb_target_adder_f[31:1]; // @[el2_ifu_bp_ctl.scala 369:26] - assign io_ifu_bp_inst_mask_f = _T_274 | _T_275; // @[el2_ifu_bp_ctl.scala 297:25] - assign io_ifu_bp_fghr_f = fghr; // @[el2_ifu_bp_ctl.scala 337:20] - assign io_ifu_bp_way_f = tag_match_vway1_expanded_f | _T_212; // @[el2_ifu_bp_ctl.scala 247:19] - assign io_ifu_bp_ret_f = {_T_294,_T_300}; // @[el2_ifu_bp_ctl.scala 343:19] - assign io_ifu_bp_hist1_f = bht_force_taken_f | _T_279; // @[el2_ifu_bp_ctl.scala 338:21] - assign io_ifu_bp_hist0_f = {bht_vbank1_rd_data_f[0],bht_vbank0_rd_data_f[0]}; // @[el2_ifu_bp_ctl.scala 339:21] - assign io_ifu_bp_pc4_f = {_T_285,_T_288}; // @[el2_ifu_bp_ctl.scala 340:19] - assign io_ifu_bp_valid_f = vwayhit_f & _T_344; // @[el2_ifu_bp_ctl.scala 342:21] - assign io_ifu_bp_poffset_f = btb_sel_data_f[15:4]; // @[el2_ifu_bp_ctl.scala 356:23] + assign io_ifu_bp_hit_taken_f = _T_238 & _T_239; // @[el2_ifu_bp_ctl.scala 278:25] + assign io_ifu_bp_btb_target_f = _T_429 ? rets_out_0[31:1] : bp_btb_target_adder_f[31:1]; // @[el2_ifu_bp_ctl.scala 374:26] + assign io_ifu_bp_inst_mask_f = _T_275 | _T_276; // @[el2_ifu_bp_ctl.scala 302:25] + assign io_ifu_bp_fghr_f = fghr; // @[el2_ifu_bp_ctl.scala 342:20] + assign io_ifu_bp_way_f = tag_match_vway1_expanded_f | _T_213; // @[el2_ifu_bp_ctl.scala 252:19] + assign io_ifu_bp_ret_f = {_T_295,_T_301}; // @[el2_ifu_bp_ctl.scala 348:19] + assign io_ifu_bp_hist1_f = bht_force_taken_f | _T_280; // @[el2_ifu_bp_ctl.scala 343:21] + assign io_ifu_bp_hist0_f = {bht_vbank1_rd_data_f[0],bht_vbank0_rd_data_f[0]}; // @[el2_ifu_bp_ctl.scala 344:21] + assign io_ifu_bp_pc4_f = {_T_286,_T_289}; // @[el2_ifu_bp_ctl.scala 345:19] + assign io_ifu_bp_valid_f = bht_valid_f & _T_345; // @[el2_ifu_bp_ctl.scala 347:21] + assign io_ifu_bp_poffset_f = btb_sel_data_f[15:4]; // @[el2_ifu_bp_ctl.scala 361:23] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = io_ifc_fetch_req_f | exu_mp_valid; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_1_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_1_io_en = _T_375 & io_ic_hit_f; // @[el2_lib.scala 511:17] + assign rvclkhdr_1_io_en = _T_376 & io_ic_hit_f; // @[el2_lib.scala 511:17] assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_2_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_2_io_en = ~rs_hold; // @[el2_lib.scala 511:17] @@ -26437,1639 +26484,1639 @@ module el2_ifu_bp_ctl( assign rvclkhdr_8_io_en = rs_push | rs_pop; // @[el2_lib.scala 511:17] assign rvclkhdr_8_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_9_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_9_io_en = _T_472 & io_ifu_bp_hit_taken_f; // @[el2_lib.scala 511:17] + assign rvclkhdr_9_io_en = _T_473 & io_ifu_bp_hit_taken_f; // @[el2_lib.scala 511:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_10_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_10_io_en = _T_575 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_10_io_en = _T_576 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_11_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_11_io_en = _T_578 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_11_io_en = _T_579 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_12_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_12_io_en = _T_581 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_12_io_en = _T_582 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_12_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_13_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_13_io_en = _T_584 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_13_io_en = _T_585 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_13_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_14_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_14_io_en = _T_587 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_14_io_en = _T_588 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_14_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_15_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_15_io_en = _T_590 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_15_io_en = _T_591 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_15_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_16_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_16_io_en = _T_593 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_16_io_en = _T_594 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_16_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_17_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_17_io_en = _T_596 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_17_io_en = _T_597 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_17_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_18_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_18_io_en = _T_599 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_18_io_en = _T_600 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_18_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_19_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_19_io_en = _T_602 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_19_io_en = _T_603 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_19_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_20_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_20_io_en = _T_605 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_20_io_en = _T_606 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_20_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_21_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_21_io_en = _T_608 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_21_io_en = _T_609 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_21_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_22_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_22_io_en = _T_611 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_22_io_en = _T_612 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_22_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_23_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_23_io_en = _T_614 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_23_io_en = _T_615 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_23_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_24_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_24_io_en = _T_617 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_24_io_en = _T_618 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_24_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_25_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_25_io_en = _T_620 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_25_io_en = _T_621 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_25_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_26_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_26_io_en = _T_623 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_26_io_en = _T_624 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_26_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_27_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_27_io_en = _T_626 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_27_io_en = _T_627 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_27_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_28_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_28_io_en = _T_629 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_28_io_en = _T_630 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_28_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_29_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_29_io_en = _T_632 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_29_io_en = _T_633 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_29_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_30_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_30_io_en = _T_635 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_30_io_en = _T_636 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_30_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_31_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_31_io_en = _T_638 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_31_io_en = _T_639 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_31_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_32_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_32_io_en = _T_641 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_32_io_en = _T_642 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_32_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_33_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_33_io_en = _T_644 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_33_io_en = _T_645 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_33_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_34_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_34_io_en = _T_647 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_34_io_en = _T_648 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_34_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_35_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_35_io_en = _T_650 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_35_io_en = _T_651 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_35_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_36_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_36_io_en = _T_653 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_36_io_en = _T_654 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_36_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_37_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_37_io_en = _T_656 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_37_io_en = _T_657 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_37_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_38_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_38_io_en = _T_659 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_38_io_en = _T_660 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_38_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_39_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_39_io_en = _T_662 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_39_io_en = _T_663 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_39_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_40_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_40_io_en = _T_665 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_40_io_en = _T_666 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_40_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_41_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_41_io_en = _T_668 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_41_io_en = _T_669 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_41_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_42_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_42_io_en = _T_671 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_42_io_en = _T_672 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_42_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_43_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_43_io_en = _T_674 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_43_io_en = _T_675 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_43_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_44_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_44_io_en = _T_677 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_44_io_en = _T_678 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_44_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_45_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_45_io_en = _T_680 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_45_io_en = _T_681 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_45_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_46_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_46_io_en = _T_683 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_46_io_en = _T_684 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_46_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_47_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_47_io_en = _T_686 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_47_io_en = _T_687 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_47_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_48_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_48_io_en = _T_689 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_48_io_en = _T_690 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_48_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_49_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_49_io_en = _T_692 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_49_io_en = _T_693 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_49_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_50_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_50_io_en = _T_695 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_50_io_en = _T_696 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_50_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_51_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_51_io_en = _T_698 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_51_io_en = _T_699 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_51_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_52_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_52_io_en = _T_701 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_52_io_en = _T_702 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_52_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_53_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_53_io_en = _T_704 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_53_io_en = _T_705 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_53_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_54_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_54_io_en = _T_707 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_54_io_en = _T_708 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_54_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_55_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_55_io_en = _T_710 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_55_io_en = _T_711 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_55_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_56_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_56_io_en = _T_713 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_56_io_en = _T_714 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_56_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_57_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_57_io_en = _T_716 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_57_io_en = _T_717 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_57_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_58_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_58_io_en = _T_719 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_58_io_en = _T_720 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_58_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_59_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_59_io_en = _T_722 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_59_io_en = _T_723 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_59_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_60_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_60_io_en = _T_725 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_60_io_en = _T_726 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_60_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_61_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_61_io_en = _T_728 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_61_io_en = _T_729 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_61_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_62_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_62_io_en = _T_731 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_62_io_en = _T_732 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_62_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_63_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_63_io_en = _T_734 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_63_io_en = _T_735 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_63_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_64_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_64_io_en = _T_737 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_64_io_en = _T_738 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_64_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_65_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_65_io_en = _T_740 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_65_io_en = _T_741 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_65_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_66_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_66_io_en = _T_743 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_66_io_en = _T_744 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_66_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_67_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_67_io_en = _T_746 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_67_io_en = _T_747 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_67_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_68_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_68_io_en = _T_749 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_68_io_en = _T_750 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_68_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_69_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_69_io_en = _T_752 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_69_io_en = _T_753 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_69_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_70_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_70_io_en = _T_755 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_70_io_en = _T_756 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_70_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_71_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_71_io_en = _T_758 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_71_io_en = _T_759 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_71_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_72_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_72_io_en = _T_761 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_72_io_en = _T_762 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_72_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_73_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_73_io_en = _T_764 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_73_io_en = _T_765 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_73_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_74_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_74_io_en = _T_767 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_74_io_en = _T_768 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_74_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_75_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_75_io_en = _T_770 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_75_io_en = _T_771 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_75_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_76_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_76_io_en = _T_773 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_76_io_en = _T_774 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_76_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_77_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_77_io_en = _T_776 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_77_io_en = _T_777 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_77_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_78_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_78_io_en = _T_779 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_78_io_en = _T_780 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_78_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_79_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_79_io_en = _T_782 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_79_io_en = _T_783 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_79_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_80_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_80_io_en = _T_785 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_80_io_en = _T_786 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_80_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_81_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_81_io_en = _T_788 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_81_io_en = _T_789 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_81_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_82_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_82_io_en = _T_791 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_82_io_en = _T_792 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_82_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_83_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_83_io_en = _T_794 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_83_io_en = _T_795 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_83_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_84_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_84_io_en = _T_797 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_84_io_en = _T_798 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_84_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_85_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_85_io_en = _T_800 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_85_io_en = _T_801 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_85_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_86_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_86_io_en = _T_803 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_86_io_en = _T_804 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_86_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_87_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_87_io_en = _T_806 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_87_io_en = _T_807 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_87_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_88_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_88_io_en = _T_809 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_88_io_en = _T_810 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_88_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_89_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_89_io_en = _T_812 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_89_io_en = _T_813 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_89_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_90_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_90_io_en = _T_815 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_90_io_en = _T_816 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_90_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_91_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_91_io_en = _T_818 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_91_io_en = _T_819 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_91_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_92_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_92_io_en = _T_821 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_92_io_en = _T_822 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_92_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_93_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_93_io_en = _T_824 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_93_io_en = _T_825 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_93_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_94_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_94_io_en = _T_827 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_94_io_en = _T_828 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_94_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_95_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_95_io_en = _T_830 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_95_io_en = _T_831 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_95_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_96_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_96_io_en = _T_833 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_96_io_en = _T_834 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_96_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_97_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_97_io_en = _T_836 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_97_io_en = _T_837 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_97_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_98_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_98_io_en = _T_839 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_98_io_en = _T_840 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_98_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_99_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_99_io_en = _T_842 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_99_io_en = _T_843 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_99_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_100_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_100_io_en = _T_845 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_100_io_en = _T_846 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_100_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_101_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_101_io_en = _T_848 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_101_io_en = _T_849 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_101_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_102_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_102_io_en = _T_851 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_102_io_en = _T_852 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_102_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_103_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_103_io_en = _T_854 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_103_io_en = _T_855 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_103_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_104_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_104_io_en = _T_857 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_104_io_en = _T_858 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_104_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_105_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_105_io_en = _T_860 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_105_io_en = _T_861 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_105_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_106_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_106_io_en = _T_863 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_106_io_en = _T_864 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_106_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_107_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_107_io_en = _T_866 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_107_io_en = _T_867 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_107_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_108_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_108_io_en = _T_869 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_108_io_en = _T_870 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_108_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_109_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_109_io_en = _T_872 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_109_io_en = _T_873 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_109_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_110_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_110_io_en = _T_875 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_110_io_en = _T_876 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_110_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_111_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_111_io_en = _T_878 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_111_io_en = _T_879 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_111_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_112_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_112_io_en = _T_881 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_112_io_en = _T_882 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_112_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_113_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_113_io_en = _T_884 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_113_io_en = _T_885 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_113_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_114_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_114_io_en = _T_887 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_114_io_en = _T_888 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_114_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_115_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_115_io_en = _T_890 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_115_io_en = _T_891 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_115_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_116_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_116_io_en = _T_893 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_116_io_en = _T_894 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_116_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_117_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_117_io_en = _T_896 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_117_io_en = _T_897 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_117_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_118_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_118_io_en = _T_899 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_118_io_en = _T_900 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_118_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_119_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_119_io_en = _T_902 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_119_io_en = _T_903 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_119_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_120_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_120_io_en = _T_905 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_120_io_en = _T_906 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_120_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_121_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_121_io_en = _T_908 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_121_io_en = _T_909 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_121_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_122_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_122_io_en = _T_911 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_122_io_en = _T_912 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_122_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_123_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_123_io_en = _T_914 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_123_io_en = _T_915 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_123_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_124_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_124_io_en = _T_917 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_124_io_en = _T_918 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_124_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_125_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_125_io_en = _T_920 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_125_io_en = _T_921 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_125_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_126_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_126_io_en = _T_923 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_126_io_en = _T_924 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_126_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_127_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_127_io_en = _T_926 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_127_io_en = _T_927 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_127_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_128_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_128_io_en = _T_929 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_128_io_en = _T_930 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_128_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_129_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_129_io_en = _T_932 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_129_io_en = _T_933 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_129_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_130_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_130_io_en = _T_935 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_130_io_en = _T_936 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_130_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_131_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_131_io_en = _T_938 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_131_io_en = _T_939 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_131_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_132_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_132_io_en = _T_941 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_132_io_en = _T_942 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_132_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_133_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_133_io_en = _T_944 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_133_io_en = _T_945 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_133_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_134_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_134_io_en = _T_947 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_134_io_en = _T_948 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_134_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_135_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_135_io_en = _T_950 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_135_io_en = _T_951 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_135_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_136_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_136_io_en = _T_953 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_136_io_en = _T_954 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_136_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_137_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_137_io_en = _T_956 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_137_io_en = _T_957 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_137_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_138_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_138_io_en = _T_959 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_138_io_en = _T_960 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_138_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_139_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_139_io_en = _T_962 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_139_io_en = _T_963 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_139_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_140_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_140_io_en = _T_965 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_140_io_en = _T_966 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_140_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_141_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_141_io_en = _T_968 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_141_io_en = _T_969 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_141_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_142_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_142_io_en = _T_971 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_142_io_en = _T_972 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_142_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_143_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_143_io_en = _T_974 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_143_io_en = _T_975 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_143_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_144_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_144_io_en = _T_977 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_144_io_en = _T_978 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_144_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_145_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_145_io_en = _T_980 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_145_io_en = _T_981 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_145_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_146_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_146_io_en = _T_983 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_146_io_en = _T_984 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_146_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_147_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_147_io_en = _T_986 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_147_io_en = _T_987 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_147_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_148_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_148_io_en = _T_989 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_148_io_en = _T_990 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_148_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_149_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_149_io_en = _T_992 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_149_io_en = _T_993 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_149_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_150_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_150_io_en = _T_995 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_150_io_en = _T_996 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_150_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_151_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_151_io_en = _T_998 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_151_io_en = _T_999 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_151_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_152_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_152_io_en = _T_1001 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_152_io_en = _T_1002 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_152_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_153_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_153_io_en = _T_1004 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_153_io_en = _T_1005 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_153_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_154_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_154_io_en = _T_1007 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_154_io_en = _T_1008 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_154_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_155_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_155_io_en = _T_1010 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_155_io_en = _T_1011 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_155_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_156_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_156_io_en = _T_1013 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_156_io_en = _T_1014 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_156_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_157_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_157_io_en = _T_1016 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_157_io_en = _T_1017 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_157_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_158_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_158_io_en = _T_1019 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_158_io_en = _T_1020 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_158_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_159_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_159_io_en = _T_1022 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_159_io_en = _T_1023 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_159_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_160_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_160_io_en = _T_1025 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_160_io_en = _T_1026 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_160_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_161_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_161_io_en = _T_1028 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_161_io_en = _T_1029 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_161_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_162_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_162_io_en = _T_1031 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_162_io_en = _T_1032 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_162_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_163_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_163_io_en = _T_1034 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_163_io_en = _T_1035 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_163_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_164_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_164_io_en = _T_1037 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_164_io_en = _T_1038 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_164_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_165_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_165_io_en = _T_1040 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_165_io_en = _T_1041 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_165_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_166_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_166_io_en = _T_1043 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_166_io_en = _T_1044 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_166_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_167_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_167_io_en = _T_1046 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_167_io_en = _T_1047 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_167_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_168_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_168_io_en = _T_1049 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_168_io_en = _T_1050 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_168_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_169_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_169_io_en = _T_1052 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_169_io_en = _T_1053 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_169_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_170_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_170_io_en = _T_1055 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_170_io_en = _T_1056 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_170_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_171_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_171_io_en = _T_1058 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_171_io_en = _T_1059 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_171_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_172_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_172_io_en = _T_1061 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_172_io_en = _T_1062 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_172_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_173_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_173_io_en = _T_1064 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_173_io_en = _T_1065 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_173_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_174_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_174_io_en = _T_1067 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_174_io_en = _T_1068 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_174_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_175_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_175_io_en = _T_1070 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_175_io_en = _T_1071 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_175_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_176_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_176_io_en = _T_1073 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_176_io_en = _T_1074 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_176_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_177_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_177_io_en = _T_1076 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_177_io_en = _T_1077 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_177_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_178_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_178_io_en = _T_1079 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_178_io_en = _T_1080 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_178_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_179_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_179_io_en = _T_1082 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_179_io_en = _T_1083 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_179_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_180_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_180_io_en = _T_1085 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_180_io_en = _T_1086 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_180_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_181_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_181_io_en = _T_1088 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_181_io_en = _T_1089 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_181_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_182_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_182_io_en = _T_1091 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_182_io_en = _T_1092 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_182_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_183_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_183_io_en = _T_1094 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_183_io_en = _T_1095 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_183_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_184_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_184_io_en = _T_1097 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_184_io_en = _T_1098 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_184_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_185_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_185_io_en = _T_1100 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_185_io_en = _T_1101 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_185_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_186_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_186_io_en = _T_1103 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_186_io_en = _T_1104 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_186_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_187_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_187_io_en = _T_1106 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_187_io_en = _T_1107 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_187_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_188_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_188_io_en = _T_1109 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_188_io_en = _T_1110 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_188_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_189_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_189_io_en = _T_1112 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_189_io_en = _T_1113 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_189_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_190_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_190_io_en = _T_1115 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_190_io_en = _T_1116 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_190_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_191_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_191_io_en = _T_1118 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_191_io_en = _T_1119 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_191_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_192_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_192_io_en = _T_1121 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_192_io_en = _T_1122 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_192_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_193_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_193_io_en = _T_1124 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_193_io_en = _T_1125 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_193_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_194_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_194_io_en = _T_1127 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_194_io_en = _T_1128 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_194_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_195_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_195_io_en = _T_1130 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_195_io_en = _T_1131 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_195_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_196_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_196_io_en = _T_1133 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_196_io_en = _T_1134 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_196_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_197_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_197_io_en = _T_1136 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_197_io_en = _T_1137 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_197_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_198_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_198_io_en = _T_1139 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_198_io_en = _T_1140 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_198_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_199_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_199_io_en = _T_1142 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_199_io_en = _T_1143 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_199_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_200_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_200_io_en = _T_1145 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_200_io_en = _T_1146 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_200_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_201_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_201_io_en = _T_1148 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_201_io_en = _T_1149 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_201_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_202_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_202_io_en = _T_1151 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_202_io_en = _T_1152 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_202_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_203_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_203_io_en = _T_1154 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_203_io_en = _T_1155 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_203_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_204_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_204_io_en = _T_1157 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_204_io_en = _T_1158 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_204_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_205_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_205_io_en = _T_1160 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_205_io_en = _T_1161 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_205_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_206_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_206_io_en = _T_1163 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_206_io_en = _T_1164 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_206_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_207_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_207_io_en = _T_1166 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_207_io_en = _T_1167 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_207_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_208_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_208_io_en = _T_1169 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_208_io_en = _T_1170 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_208_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_209_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_209_io_en = _T_1172 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_209_io_en = _T_1173 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_209_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_210_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_210_io_en = _T_1175 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_210_io_en = _T_1176 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_210_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_211_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_211_io_en = _T_1178 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_211_io_en = _T_1179 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_211_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_212_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_212_io_en = _T_1181 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_212_io_en = _T_1182 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_212_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_213_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_213_io_en = _T_1184 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_213_io_en = _T_1185 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_213_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_214_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_214_io_en = _T_1187 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_214_io_en = _T_1188 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_214_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_215_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_215_io_en = _T_1190 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_215_io_en = _T_1191 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_215_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_216_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_216_io_en = _T_1193 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_216_io_en = _T_1194 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_216_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_217_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_217_io_en = _T_1196 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_217_io_en = _T_1197 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_217_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_218_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_218_io_en = _T_1199 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_218_io_en = _T_1200 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_218_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_219_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_219_io_en = _T_1202 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_219_io_en = _T_1203 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_219_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_220_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_220_io_en = _T_1205 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_220_io_en = _T_1206 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_220_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_221_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_221_io_en = _T_1208 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_221_io_en = _T_1209 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_221_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_222_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_222_io_en = _T_1211 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_222_io_en = _T_1212 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_222_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_223_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_223_io_en = _T_1214 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_223_io_en = _T_1215 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_223_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_224_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_224_io_en = _T_1217 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_224_io_en = _T_1218 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_224_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_225_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_225_io_en = _T_1220 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_225_io_en = _T_1221 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_225_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_226_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_226_io_en = _T_1223 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_226_io_en = _T_1224 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_226_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_227_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_227_io_en = _T_1226 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_227_io_en = _T_1227 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_227_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_228_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_228_io_en = _T_1229 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_228_io_en = _T_1230 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_228_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_229_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_229_io_en = _T_1232 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_229_io_en = _T_1233 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_229_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_230_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_230_io_en = _T_1235 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_230_io_en = _T_1236 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_230_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_231_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_231_io_en = _T_1238 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_231_io_en = _T_1239 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_231_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_232_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_232_io_en = _T_1241 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_232_io_en = _T_1242 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_232_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_233_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_233_io_en = _T_1244 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_233_io_en = _T_1245 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_233_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_234_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_234_io_en = _T_1247 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_234_io_en = _T_1248 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_234_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_235_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_235_io_en = _T_1250 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_235_io_en = _T_1251 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_235_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_236_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_236_io_en = _T_1253 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_236_io_en = _T_1254 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_236_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_237_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_237_io_en = _T_1256 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_237_io_en = _T_1257 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_237_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_238_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_238_io_en = _T_1259 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_238_io_en = _T_1260 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_238_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_239_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_239_io_en = _T_1262 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_239_io_en = _T_1263 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_239_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_240_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_240_io_en = _T_1265 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_240_io_en = _T_1266 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_240_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_241_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_241_io_en = _T_1268 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_241_io_en = _T_1269 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_241_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_242_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_242_io_en = _T_1271 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_242_io_en = _T_1272 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_242_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_243_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_243_io_en = _T_1274 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_243_io_en = _T_1275 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_243_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_244_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_244_io_en = _T_1277 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_244_io_en = _T_1278 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_244_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_245_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_245_io_en = _T_1280 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_245_io_en = _T_1281 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_245_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_246_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_246_io_en = _T_1283 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_246_io_en = _T_1284 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_246_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_247_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_247_io_en = _T_1286 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_247_io_en = _T_1287 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_247_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_248_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_248_io_en = _T_1289 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_248_io_en = _T_1290 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_248_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_249_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_249_io_en = _T_1292 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_249_io_en = _T_1293 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_249_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_250_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_250_io_en = _T_1295 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_250_io_en = _T_1296 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_250_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_251_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_251_io_en = _T_1298 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_251_io_en = _T_1299 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_251_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_252_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_252_io_en = _T_1301 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_252_io_en = _T_1302 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_252_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_253_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_253_io_en = _T_1304 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_253_io_en = _T_1305 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_253_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_254_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_254_io_en = _T_1307 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_254_io_en = _T_1308 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_254_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_255_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_255_io_en = _T_1310 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_255_io_en = _T_1311 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_255_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_256_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_256_io_en = _T_1313 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_256_io_en = _T_1314 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_256_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_257_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_257_io_en = _T_1316 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_257_io_en = _T_1317 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_257_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_258_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_258_io_en = _T_1319 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_258_io_en = _T_1320 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_258_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_259_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_259_io_en = _T_1322 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_259_io_en = _T_1323 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_259_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_260_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_260_io_en = _T_1325 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_260_io_en = _T_1326 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_260_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_261_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_261_io_en = _T_1328 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_261_io_en = _T_1329 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_261_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_262_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_262_io_en = _T_1331 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_262_io_en = _T_1332 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_262_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_263_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_263_io_en = _T_1334 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_263_io_en = _T_1335 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_263_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_264_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_264_io_en = _T_1337 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_264_io_en = _T_1338 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_264_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_265_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_265_io_en = _T_1340 & btb_wr_en_way0; // @[el2_lib.scala 511:17] + assign rvclkhdr_265_io_en = _T_1341 & btb_wr_en_way0; // @[el2_lib.scala 511:17] assign rvclkhdr_265_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_266_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_266_io_en = _T_575 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_266_io_en = _T_576 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_266_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_267_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_267_io_en = _T_578 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_267_io_en = _T_579 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_267_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_268_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_268_io_en = _T_581 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_268_io_en = _T_582 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_268_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_269_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_269_io_en = _T_584 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_269_io_en = _T_585 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_269_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_270_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_270_io_en = _T_587 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_270_io_en = _T_588 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_270_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_271_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_271_io_en = _T_590 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_271_io_en = _T_591 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_271_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_272_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_272_io_en = _T_593 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_272_io_en = _T_594 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_272_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_273_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_273_io_en = _T_596 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_273_io_en = _T_597 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_273_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_274_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_274_io_en = _T_599 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_274_io_en = _T_600 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_274_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_275_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_275_io_en = _T_602 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_275_io_en = _T_603 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_275_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_276_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_276_io_en = _T_605 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_276_io_en = _T_606 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_276_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_277_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_277_io_en = _T_608 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_277_io_en = _T_609 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_277_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_278_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_278_io_en = _T_611 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_278_io_en = _T_612 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_278_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_279_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_279_io_en = _T_614 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_279_io_en = _T_615 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_279_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_280_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_280_io_en = _T_617 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_280_io_en = _T_618 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_280_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_281_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_281_io_en = _T_620 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_281_io_en = _T_621 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_281_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_282_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_282_io_en = _T_623 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_282_io_en = _T_624 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_282_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_283_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_283_io_en = _T_626 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_283_io_en = _T_627 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_283_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_284_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_284_io_en = _T_629 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_284_io_en = _T_630 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_284_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_285_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_285_io_en = _T_632 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_285_io_en = _T_633 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_285_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_286_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_286_io_en = _T_635 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_286_io_en = _T_636 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_286_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_287_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_287_io_en = _T_638 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_287_io_en = _T_639 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_287_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_288_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_288_io_en = _T_641 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_288_io_en = _T_642 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_288_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_289_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_289_io_en = _T_644 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_289_io_en = _T_645 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_289_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_290_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_290_io_en = _T_647 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_290_io_en = _T_648 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_290_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_291_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_291_io_en = _T_650 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_291_io_en = _T_651 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_291_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_292_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_292_io_en = _T_653 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_292_io_en = _T_654 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_292_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_293_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_293_io_en = _T_656 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_293_io_en = _T_657 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_293_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_294_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_294_io_en = _T_659 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_294_io_en = _T_660 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_294_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_295_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_295_io_en = _T_662 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_295_io_en = _T_663 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_295_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_296_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_296_io_en = _T_665 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_296_io_en = _T_666 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_296_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_297_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_297_io_en = _T_668 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_297_io_en = _T_669 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_297_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_298_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_298_io_en = _T_671 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_298_io_en = _T_672 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_298_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_299_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_299_io_en = _T_674 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_299_io_en = _T_675 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_299_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_300_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_300_io_en = _T_677 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_300_io_en = _T_678 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_300_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_301_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_301_io_en = _T_680 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_301_io_en = _T_681 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_301_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_302_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_302_io_en = _T_683 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_302_io_en = _T_684 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_302_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_303_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_303_io_en = _T_686 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_303_io_en = _T_687 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_303_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_304_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_304_io_en = _T_689 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_304_io_en = _T_690 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_304_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_305_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_305_io_en = _T_692 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_305_io_en = _T_693 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_305_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_306_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_306_io_en = _T_695 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_306_io_en = _T_696 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_306_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_307_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_307_io_en = _T_698 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_307_io_en = _T_699 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_307_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_308_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_308_io_en = _T_701 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_308_io_en = _T_702 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_308_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_309_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_309_io_en = _T_704 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_309_io_en = _T_705 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_309_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_310_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_310_io_en = _T_707 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_310_io_en = _T_708 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_310_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_311_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_311_io_en = _T_710 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_311_io_en = _T_711 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_311_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_312_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_312_io_en = _T_713 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_312_io_en = _T_714 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_312_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_313_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_313_io_en = _T_716 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_313_io_en = _T_717 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_313_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_314_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_314_io_en = _T_719 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_314_io_en = _T_720 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_314_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_315_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_315_io_en = _T_722 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_315_io_en = _T_723 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_315_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_316_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_316_io_en = _T_725 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_316_io_en = _T_726 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_316_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_317_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_317_io_en = _T_728 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_317_io_en = _T_729 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_317_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_318_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_318_io_en = _T_731 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_318_io_en = _T_732 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_318_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_319_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_319_io_en = _T_734 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_319_io_en = _T_735 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_319_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_320_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_320_io_en = _T_737 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_320_io_en = _T_738 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_320_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_321_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_321_io_en = _T_740 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_321_io_en = _T_741 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_321_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_322_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_322_io_en = _T_743 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_322_io_en = _T_744 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_322_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_323_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_323_io_en = _T_746 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_323_io_en = _T_747 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_323_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_324_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_324_io_en = _T_749 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_324_io_en = _T_750 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_324_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_325_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_325_io_en = _T_752 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_325_io_en = _T_753 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_325_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_326_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_326_io_en = _T_755 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_326_io_en = _T_756 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_326_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_327_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_327_io_en = _T_758 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_327_io_en = _T_759 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_327_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_328_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_328_io_en = _T_761 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_328_io_en = _T_762 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_328_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_329_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_329_io_en = _T_764 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_329_io_en = _T_765 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_329_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_330_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_330_io_en = _T_767 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_330_io_en = _T_768 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_330_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_331_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_331_io_en = _T_770 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_331_io_en = _T_771 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_331_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_332_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_332_io_en = _T_773 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_332_io_en = _T_774 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_332_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_333_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_333_io_en = _T_776 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_333_io_en = _T_777 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_333_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_334_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_334_io_en = _T_779 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_334_io_en = _T_780 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_334_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_335_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_335_io_en = _T_782 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_335_io_en = _T_783 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_335_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_336_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_336_io_en = _T_785 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_336_io_en = _T_786 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_336_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_337_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_337_io_en = _T_788 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_337_io_en = _T_789 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_337_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_338_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_338_io_en = _T_791 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_338_io_en = _T_792 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_338_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_339_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_339_io_en = _T_794 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_339_io_en = _T_795 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_339_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_340_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_340_io_en = _T_797 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_340_io_en = _T_798 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_340_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_341_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_341_io_en = _T_800 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_341_io_en = _T_801 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_341_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_342_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_342_io_en = _T_803 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_342_io_en = _T_804 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_342_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_343_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_343_io_en = _T_806 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_343_io_en = _T_807 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_343_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_344_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_344_io_en = _T_809 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_344_io_en = _T_810 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_344_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_345_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_345_io_en = _T_812 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_345_io_en = _T_813 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_345_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_346_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_346_io_en = _T_815 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_346_io_en = _T_816 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_346_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_347_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_347_io_en = _T_818 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_347_io_en = _T_819 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_347_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_348_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_348_io_en = _T_821 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_348_io_en = _T_822 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_348_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_349_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_349_io_en = _T_824 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_349_io_en = _T_825 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_349_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_350_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_350_io_en = _T_827 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_350_io_en = _T_828 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_350_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_351_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_351_io_en = _T_830 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_351_io_en = _T_831 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_351_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_352_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_352_io_en = _T_833 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_352_io_en = _T_834 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_352_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_353_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_353_io_en = _T_836 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_353_io_en = _T_837 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_353_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_354_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_354_io_en = _T_839 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_354_io_en = _T_840 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_354_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_355_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_355_io_en = _T_842 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_355_io_en = _T_843 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_355_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_356_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_356_io_en = _T_845 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_356_io_en = _T_846 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_356_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_357_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_357_io_en = _T_848 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_357_io_en = _T_849 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_357_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_358_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_358_io_en = _T_851 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_358_io_en = _T_852 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_358_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_359_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_359_io_en = _T_854 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_359_io_en = _T_855 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_359_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_360_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_360_io_en = _T_857 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_360_io_en = _T_858 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_360_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_361_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_361_io_en = _T_860 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_361_io_en = _T_861 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_361_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_362_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_362_io_en = _T_863 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_362_io_en = _T_864 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_362_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_363_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_363_io_en = _T_866 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_363_io_en = _T_867 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_363_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_364_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_364_io_en = _T_869 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_364_io_en = _T_870 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_364_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_365_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_365_io_en = _T_872 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_365_io_en = _T_873 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_365_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_366_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_366_io_en = _T_875 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_366_io_en = _T_876 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_366_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_367_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_367_io_en = _T_878 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_367_io_en = _T_879 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_367_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_368_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_368_io_en = _T_881 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_368_io_en = _T_882 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_368_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_369_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_369_io_en = _T_884 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_369_io_en = _T_885 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_369_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_370_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_370_io_en = _T_887 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_370_io_en = _T_888 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_370_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_371_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_371_io_en = _T_890 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_371_io_en = _T_891 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_371_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_372_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_372_io_en = _T_893 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_372_io_en = _T_894 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_372_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_373_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_373_io_en = _T_896 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_373_io_en = _T_897 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_373_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_374_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_374_io_en = _T_899 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_374_io_en = _T_900 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_374_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_375_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_375_io_en = _T_902 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_375_io_en = _T_903 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_375_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_376_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_376_io_en = _T_905 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_376_io_en = _T_906 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_376_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_377_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_377_io_en = _T_908 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_377_io_en = _T_909 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_377_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_378_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_378_io_en = _T_911 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_378_io_en = _T_912 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_378_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_379_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_379_io_en = _T_914 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_379_io_en = _T_915 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_379_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_380_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_380_io_en = _T_917 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_380_io_en = _T_918 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_380_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_381_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_381_io_en = _T_920 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_381_io_en = _T_921 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_381_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_382_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_382_io_en = _T_923 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_382_io_en = _T_924 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_382_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_383_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_383_io_en = _T_926 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_383_io_en = _T_927 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_383_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_384_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_384_io_en = _T_929 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_384_io_en = _T_930 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_384_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_385_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_385_io_en = _T_932 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_385_io_en = _T_933 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_385_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_386_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_386_io_en = _T_935 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_386_io_en = _T_936 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_386_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_387_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_387_io_en = _T_938 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_387_io_en = _T_939 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_387_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_388_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_388_io_en = _T_941 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_388_io_en = _T_942 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_388_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_389_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_389_io_en = _T_944 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_389_io_en = _T_945 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_389_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_390_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_390_io_en = _T_947 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_390_io_en = _T_948 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_390_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_391_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_391_io_en = _T_950 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_391_io_en = _T_951 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_391_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_392_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_392_io_en = _T_953 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_392_io_en = _T_954 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_392_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_393_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_393_io_en = _T_956 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_393_io_en = _T_957 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_393_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_394_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_394_io_en = _T_959 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_394_io_en = _T_960 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_394_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_395_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_395_io_en = _T_962 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_395_io_en = _T_963 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_395_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_396_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_396_io_en = _T_965 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_396_io_en = _T_966 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_396_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_397_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_397_io_en = _T_968 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_397_io_en = _T_969 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_397_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_398_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_398_io_en = _T_971 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_398_io_en = _T_972 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_398_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_399_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_399_io_en = _T_974 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_399_io_en = _T_975 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_399_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_400_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_400_io_en = _T_977 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_400_io_en = _T_978 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_400_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_401_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_401_io_en = _T_980 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_401_io_en = _T_981 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_401_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_402_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_402_io_en = _T_983 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_402_io_en = _T_984 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_402_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_403_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_403_io_en = _T_986 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_403_io_en = _T_987 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_403_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_404_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_404_io_en = _T_989 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_404_io_en = _T_990 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_404_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_405_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_405_io_en = _T_992 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_405_io_en = _T_993 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_405_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_406_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_406_io_en = _T_995 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_406_io_en = _T_996 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_406_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_407_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_407_io_en = _T_998 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_407_io_en = _T_999 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_407_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_408_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_408_io_en = _T_1001 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_408_io_en = _T_1002 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_408_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_409_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_409_io_en = _T_1004 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_409_io_en = _T_1005 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_409_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_410_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_410_io_en = _T_1007 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_410_io_en = _T_1008 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_410_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_411_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_411_io_en = _T_1010 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_411_io_en = _T_1011 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_411_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_412_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_412_io_en = _T_1013 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_412_io_en = _T_1014 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_412_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_413_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_413_io_en = _T_1016 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_413_io_en = _T_1017 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_413_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_414_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_414_io_en = _T_1019 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_414_io_en = _T_1020 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_414_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_415_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_415_io_en = _T_1022 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_415_io_en = _T_1023 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_415_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_416_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_416_io_en = _T_1025 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_416_io_en = _T_1026 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_416_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_417_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_417_io_en = _T_1028 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_417_io_en = _T_1029 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_417_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_418_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_418_io_en = _T_1031 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_418_io_en = _T_1032 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_418_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_419_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_419_io_en = _T_1034 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_419_io_en = _T_1035 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_419_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_420_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_420_io_en = _T_1037 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_420_io_en = _T_1038 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_420_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_421_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_421_io_en = _T_1040 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_421_io_en = _T_1041 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_421_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_422_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_422_io_en = _T_1043 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_422_io_en = _T_1044 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_422_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_423_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_423_io_en = _T_1046 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_423_io_en = _T_1047 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_423_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_424_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_424_io_en = _T_1049 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_424_io_en = _T_1050 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_424_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_425_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_425_io_en = _T_1052 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_425_io_en = _T_1053 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_425_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_426_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_426_io_en = _T_1055 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_426_io_en = _T_1056 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_426_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_427_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_427_io_en = _T_1058 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_427_io_en = _T_1059 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_427_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_428_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_428_io_en = _T_1061 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_428_io_en = _T_1062 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_428_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_429_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_429_io_en = _T_1064 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_429_io_en = _T_1065 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_429_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_430_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_430_io_en = _T_1067 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_430_io_en = _T_1068 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_430_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_431_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_431_io_en = _T_1070 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_431_io_en = _T_1071 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_431_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_432_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_432_io_en = _T_1073 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_432_io_en = _T_1074 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_432_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_433_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_433_io_en = _T_1076 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_433_io_en = _T_1077 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_433_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_434_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_434_io_en = _T_1079 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_434_io_en = _T_1080 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_434_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_435_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_435_io_en = _T_1082 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_435_io_en = _T_1083 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_435_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_436_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_436_io_en = _T_1085 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_436_io_en = _T_1086 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_436_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_437_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_437_io_en = _T_1088 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_437_io_en = _T_1089 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_437_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_438_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_438_io_en = _T_1091 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_438_io_en = _T_1092 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_438_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_439_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_439_io_en = _T_1094 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_439_io_en = _T_1095 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_439_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_440_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_440_io_en = _T_1097 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_440_io_en = _T_1098 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_440_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_441_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_441_io_en = _T_1100 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_441_io_en = _T_1101 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_441_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_442_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_442_io_en = _T_1103 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_442_io_en = _T_1104 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_442_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_443_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_443_io_en = _T_1106 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_443_io_en = _T_1107 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_443_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_444_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_444_io_en = _T_1109 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_444_io_en = _T_1110 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_444_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_445_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_445_io_en = _T_1112 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_445_io_en = _T_1113 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_445_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_446_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_446_io_en = _T_1115 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_446_io_en = _T_1116 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_446_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_447_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_447_io_en = _T_1118 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_447_io_en = _T_1119 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_447_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_448_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_448_io_en = _T_1121 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_448_io_en = _T_1122 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_448_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_449_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_449_io_en = _T_1124 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_449_io_en = _T_1125 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_449_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_450_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_450_io_en = _T_1127 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_450_io_en = _T_1128 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_450_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_451_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_451_io_en = _T_1130 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_451_io_en = _T_1131 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_451_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_452_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_452_io_en = _T_1133 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_452_io_en = _T_1134 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_452_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_453_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_453_io_en = _T_1136 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_453_io_en = _T_1137 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_453_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_454_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_454_io_en = _T_1139 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_454_io_en = _T_1140 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_454_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_455_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_455_io_en = _T_1142 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_455_io_en = _T_1143 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_455_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_456_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_456_io_en = _T_1145 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_456_io_en = _T_1146 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_456_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_457_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_457_io_en = _T_1148 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_457_io_en = _T_1149 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_457_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_458_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_458_io_en = _T_1151 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_458_io_en = _T_1152 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_458_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_459_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_459_io_en = _T_1154 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_459_io_en = _T_1155 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_459_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_460_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_460_io_en = _T_1157 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_460_io_en = _T_1158 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_460_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_461_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_461_io_en = _T_1160 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_461_io_en = _T_1161 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_461_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_462_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_462_io_en = _T_1163 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_462_io_en = _T_1164 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_462_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_463_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_463_io_en = _T_1166 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_463_io_en = _T_1167 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_463_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_464_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_464_io_en = _T_1169 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_464_io_en = _T_1170 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_464_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_465_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_465_io_en = _T_1172 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_465_io_en = _T_1173 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_465_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_466_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_466_io_en = _T_1175 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_466_io_en = _T_1176 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_466_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_467_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_467_io_en = _T_1178 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_467_io_en = _T_1179 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_467_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_468_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_468_io_en = _T_1181 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_468_io_en = _T_1182 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_468_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_469_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_469_io_en = _T_1184 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_469_io_en = _T_1185 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_469_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_470_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_470_io_en = _T_1187 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_470_io_en = _T_1188 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_470_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_471_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_471_io_en = _T_1190 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_471_io_en = _T_1191 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_471_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_472_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_472_io_en = _T_1193 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_472_io_en = _T_1194 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_472_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_473_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_473_io_en = _T_1196 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_473_io_en = _T_1197 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_473_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_474_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_474_io_en = _T_1199 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_474_io_en = _T_1200 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_474_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_475_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_475_io_en = _T_1202 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_475_io_en = _T_1203 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_475_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_476_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_476_io_en = _T_1205 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_476_io_en = _T_1206 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_476_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_477_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_477_io_en = _T_1208 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_477_io_en = _T_1209 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_477_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_478_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_478_io_en = _T_1211 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_478_io_en = _T_1212 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_478_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_479_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_479_io_en = _T_1214 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_479_io_en = _T_1215 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_479_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_480_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_480_io_en = _T_1217 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_480_io_en = _T_1218 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_480_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_481_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_481_io_en = _T_1220 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_481_io_en = _T_1221 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_481_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_482_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_482_io_en = _T_1223 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_482_io_en = _T_1224 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_482_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_483_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_483_io_en = _T_1226 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_483_io_en = _T_1227 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_483_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_484_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_484_io_en = _T_1229 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_484_io_en = _T_1230 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_484_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_485_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_485_io_en = _T_1232 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_485_io_en = _T_1233 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_485_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_486_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_486_io_en = _T_1235 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_486_io_en = _T_1236 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_486_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_487_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_487_io_en = _T_1238 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_487_io_en = _T_1239 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_487_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_488_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_488_io_en = _T_1241 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_488_io_en = _T_1242 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_488_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_489_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_489_io_en = _T_1244 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_489_io_en = _T_1245 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_489_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_490_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_490_io_en = _T_1247 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_490_io_en = _T_1248 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_490_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_491_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_491_io_en = _T_1250 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_491_io_en = _T_1251 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_491_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_492_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_492_io_en = _T_1253 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_492_io_en = _T_1254 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_492_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_493_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_493_io_en = _T_1256 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_493_io_en = _T_1257 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_493_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_494_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_494_io_en = _T_1259 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_494_io_en = _T_1260 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_494_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_495_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_495_io_en = _T_1262 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_495_io_en = _T_1263 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_495_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_496_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_496_io_en = _T_1265 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_496_io_en = _T_1266 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_496_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_497_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_497_io_en = _T_1268 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_497_io_en = _T_1269 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_497_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_498_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_498_io_en = _T_1271 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_498_io_en = _T_1272 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_498_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_499_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_499_io_en = _T_1274 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_499_io_en = _T_1275 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_499_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_500_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_500_io_en = _T_1277 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_500_io_en = _T_1278 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_500_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_501_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_501_io_en = _T_1280 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_501_io_en = _T_1281 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_501_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_502_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_502_io_en = _T_1283 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_502_io_en = _T_1284 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_502_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_503_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_503_io_en = _T_1286 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_503_io_en = _T_1287 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_503_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_504_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_504_io_en = _T_1289 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_504_io_en = _T_1290 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_504_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_505_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_505_io_en = _T_1292 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_505_io_en = _T_1293 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_505_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_506_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_506_io_en = _T_1295 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_506_io_en = _T_1296 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_506_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_507_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_507_io_en = _T_1298 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_507_io_en = _T_1299 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_507_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_508_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_508_io_en = _T_1301 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_508_io_en = _T_1302 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_508_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_509_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_509_io_en = _T_1304 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_509_io_en = _T_1305 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_509_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_510_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_510_io_en = _T_1307 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_510_io_en = _T_1308 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_510_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_511_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_511_io_en = _T_1310 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_511_io_en = _T_1311 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_511_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_512_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_512_io_en = _T_1313 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_512_io_en = _T_1314 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_512_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_513_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_513_io_en = _T_1316 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_513_io_en = _T_1317 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_513_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_514_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_514_io_en = _T_1319 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_514_io_en = _T_1320 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_514_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_515_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_515_io_en = _T_1322 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_515_io_en = _T_1323 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_515_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_516_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_516_io_en = _T_1325 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_516_io_en = _T_1326 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_516_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_517_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_517_io_en = _T_1328 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_517_io_en = _T_1329 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_517_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_518_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_518_io_en = _T_1331 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_518_io_en = _T_1332 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_518_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_519_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_519_io_en = _T_1334 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_519_io_en = _T_1335 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_519_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_520_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_520_io_en = _T_1337 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_520_io_en = _T_1338 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_520_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_521_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_521_io_en = _T_1340 & btb_wr_en_way1; // @[el2_lib.scala 511:17] + assign rvclkhdr_521_io_en = _T_1341 & btb_wr_en_way1; // @[el2_lib.scala 511:17] assign rvclkhdr_521_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] assign rvclkhdr_522_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_522_io_en = _T_6211 | _T_6216; // @[el2_lib.scala 485:16] + assign rvclkhdr_522_io_en = _T_6212 | _T_6217; // @[el2_lib.scala 485:16] assign rvclkhdr_522_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_523_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_523_io_en = _T_6222 | _T_6227; // @[el2_lib.scala 485:16] + assign rvclkhdr_523_io_en = _T_6223 | _T_6228; // @[el2_lib.scala 485:16] assign rvclkhdr_523_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_524_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_524_io_en = _T_6233 | _T_6238; // @[el2_lib.scala 485:16] + assign rvclkhdr_524_io_en = _T_6234 | _T_6239; // @[el2_lib.scala 485:16] assign rvclkhdr_524_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_525_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_525_io_en = _T_6244 | _T_6249; // @[el2_lib.scala 485:16] + assign rvclkhdr_525_io_en = _T_6245 | _T_6250; // @[el2_lib.scala 485:16] assign rvclkhdr_525_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_526_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_526_io_en = _T_6255 | _T_6260; // @[el2_lib.scala 485:16] + assign rvclkhdr_526_io_en = _T_6256 | _T_6261; // @[el2_lib.scala 485:16] assign rvclkhdr_526_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_527_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_527_io_en = _T_6266 | _T_6271; // @[el2_lib.scala 485:16] + assign rvclkhdr_527_io_en = _T_6267 | _T_6272; // @[el2_lib.scala 485:16] assign rvclkhdr_527_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_528_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_528_io_en = _T_6277 | _T_6282; // @[el2_lib.scala 485:16] + assign rvclkhdr_528_io_en = _T_6278 | _T_6283; // @[el2_lib.scala 485:16] assign rvclkhdr_528_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_529_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_529_io_en = _T_6288 | _T_6293; // @[el2_lib.scala 485:16] + assign rvclkhdr_529_io_en = _T_6289 | _T_6294; // @[el2_lib.scala 485:16] assign rvclkhdr_529_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_530_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_530_io_en = _T_6299 | _T_6304; // @[el2_lib.scala 485:16] + assign rvclkhdr_530_io_en = _T_6300 | _T_6305; // @[el2_lib.scala 485:16] assign rvclkhdr_530_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_531_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_531_io_en = _T_6310 | _T_6315; // @[el2_lib.scala 485:16] + assign rvclkhdr_531_io_en = _T_6311 | _T_6316; // @[el2_lib.scala 485:16] assign rvclkhdr_531_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_532_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_532_io_en = _T_6321 | _T_6326; // @[el2_lib.scala 485:16] + assign rvclkhdr_532_io_en = _T_6322 | _T_6327; // @[el2_lib.scala 485:16] assign rvclkhdr_532_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_533_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_533_io_en = _T_6332 | _T_6337; // @[el2_lib.scala 485:16] + assign rvclkhdr_533_io_en = _T_6333 | _T_6338; // @[el2_lib.scala 485:16] assign rvclkhdr_533_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_534_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_534_io_en = _T_6343 | _T_6348; // @[el2_lib.scala 485:16] + assign rvclkhdr_534_io_en = _T_6344 | _T_6349; // @[el2_lib.scala 485:16] assign rvclkhdr_534_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_535_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_535_io_en = _T_6354 | _T_6359; // @[el2_lib.scala 485:16] + assign rvclkhdr_535_io_en = _T_6355 | _T_6360; // @[el2_lib.scala 485:16] assign rvclkhdr_535_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_536_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_536_io_en = _T_6365 | _T_6370; // @[el2_lib.scala 485:16] + assign rvclkhdr_536_io_en = _T_6366 | _T_6371; // @[el2_lib.scala 485:16] assign rvclkhdr_536_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_537_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_537_io_en = _T_6376 | _T_6381; // @[el2_lib.scala 485:16] + assign rvclkhdr_537_io_en = _T_6377 | _T_6382; // @[el2_lib.scala 485:16] assign rvclkhdr_537_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_538_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_538_io_en = _T_6387 | _T_6392; // @[el2_lib.scala 485:16] + assign rvclkhdr_538_io_en = _T_6388 | _T_6393; // @[el2_lib.scala 485:16] assign rvclkhdr_538_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_539_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_539_io_en = _T_6398 | _T_6403; // @[el2_lib.scala 485:16] + assign rvclkhdr_539_io_en = _T_6399 | _T_6404; // @[el2_lib.scala 485:16] assign rvclkhdr_539_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_540_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_540_io_en = _T_6409 | _T_6414; // @[el2_lib.scala 485:16] + assign rvclkhdr_540_io_en = _T_6410 | _T_6415; // @[el2_lib.scala 485:16] assign rvclkhdr_540_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_541_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_541_io_en = _T_6420 | _T_6425; // @[el2_lib.scala 485:16] + assign rvclkhdr_541_io_en = _T_6421 | _T_6426; // @[el2_lib.scala 485:16] assign rvclkhdr_541_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_542_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_542_io_en = _T_6431 | _T_6436; // @[el2_lib.scala 485:16] + assign rvclkhdr_542_io_en = _T_6432 | _T_6437; // @[el2_lib.scala 485:16] assign rvclkhdr_542_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_543_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_543_io_en = _T_6442 | _T_6447; // @[el2_lib.scala 485:16] + assign rvclkhdr_543_io_en = _T_6443 | _T_6448; // @[el2_lib.scala 485:16] assign rvclkhdr_543_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_544_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_544_io_en = _T_6453 | _T_6458; // @[el2_lib.scala 485:16] + assign rvclkhdr_544_io_en = _T_6454 | _T_6459; // @[el2_lib.scala 485:16] assign rvclkhdr_544_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_545_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_545_io_en = _T_6464 | _T_6469; // @[el2_lib.scala 485:16] + assign rvclkhdr_545_io_en = _T_6465 | _T_6470; // @[el2_lib.scala 485:16] assign rvclkhdr_545_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_546_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_546_io_en = _T_6475 | _T_6480; // @[el2_lib.scala 485:16] + assign rvclkhdr_546_io_en = _T_6476 | _T_6481; // @[el2_lib.scala 485:16] assign rvclkhdr_546_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_547_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_547_io_en = _T_6486 | _T_6491; // @[el2_lib.scala 485:16] + assign rvclkhdr_547_io_en = _T_6487 | _T_6492; // @[el2_lib.scala 485:16] assign rvclkhdr_547_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_548_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_548_io_en = _T_6497 | _T_6502; // @[el2_lib.scala 485:16] + assign rvclkhdr_548_io_en = _T_6498 | _T_6503; // @[el2_lib.scala 485:16] assign rvclkhdr_548_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_549_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_549_io_en = _T_6508 | _T_6513; // @[el2_lib.scala 485:16] + assign rvclkhdr_549_io_en = _T_6509 | _T_6514; // @[el2_lib.scala 485:16] assign rvclkhdr_549_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_550_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_550_io_en = _T_6519 | _T_6524; // @[el2_lib.scala 485:16] + assign rvclkhdr_550_io_en = _T_6520 | _T_6525; // @[el2_lib.scala 485:16] assign rvclkhdr_550_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_551_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_551_io_en = _T_6530 | _T_6535; // @[el2_lib.scala 485:16] + assign rvclkhdr_551_io_en = _T_6531 | _T_6536; // @[el2_lib.scala 485:16] assign rvclkhdr_551_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_552_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_552_io_en = _T_6541 | _T_6546; // @[el2_lib.scala 485:16] + assign rvclkhdr_552_io_en = _T_6542 | _T_6547; // @[el2_lib.scala 485:16] assign rvclkhdr_552_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_553_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_553_io_en = _T_6552 | _T_6557; // @[el2_lib.scala 485:16] + assign rvclkhdr_553_io_en = _T_6553 | _T_6558; // @[el2_lib.scala 485:16] assign rvclkhdr_553_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -33312,3615 +33359,3615 @@ end // initial if (reset) begin leak_one_f_d1 <= 1'h0; end else begin - leak_one_f_d1 <= _T_40 | _T_41; + leak_one_f_d1 <= _T_40 | _T_42; end end always @(posedge rvclkhdr_10_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_0 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_0 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_0 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_11_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_1 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_1 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_1 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_12_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_2 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_2 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_2 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_13_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_3 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_3 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_3 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_14_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_4 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_4 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_4 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_15_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_5 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_5 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_5 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_16_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_6 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_6 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_6 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_17_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_7 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_7 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_7 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_18_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_8 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_8 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_8 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_19_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_9 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_9 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_9 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_20_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_10 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_10 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_10 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_21_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_11 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_11 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_11 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_12 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_12 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_12 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_23_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_13 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_13 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_13 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_24_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_14 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_14 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_14 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_25_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_15 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_15 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_15 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_26_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_16 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_16 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_16 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_27_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_17 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_17 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_17 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_28_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_18 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_18 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_18 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_29_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_19 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_19 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_19 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_30_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_20 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_20 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_20 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_31_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_21 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_21 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_21 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_32_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_22 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_22 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_22 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_33_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_23 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_23 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_23 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_24 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_24 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_24 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_35_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_25 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_25 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_25 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_36_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_26 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_26 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_26 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_37_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_27 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_27 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_27 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_38_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_28 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_28 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_28 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_39_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_29 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_29 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_29 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_40_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_30 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_30 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_30 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_41_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_31 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_31 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_31 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_42_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_32 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_32 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_32 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_43_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_33 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_33 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_33 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_44_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_34 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_34 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_34 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_45_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_35 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_35 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_35 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_46_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_36 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_36 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_36 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_47_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_37 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_37 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_37 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_48_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_38 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_38 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_38 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_49_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_39 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_39 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_39 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_50_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_40 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_40 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_40 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_51_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_41 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_41 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_41 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_52_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_42 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_42 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_42 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_53_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_43 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_43 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_43 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_54_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_44 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_44 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_44 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_55_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_45 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_45 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_45 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_56_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_46 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_46 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_46 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_57_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_47 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_47 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_47 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_58_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_48 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_48 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_48 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_59_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_49 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_49 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_49 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_60_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_50 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_50 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_50 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_61_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_51 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_51 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_51 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_62_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_52 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_52 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_52 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_63_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_53 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_53 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_53 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_64_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_54 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_54 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_54 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_65_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_55 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_55 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_55 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_66_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_56 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_56 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_56 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_67_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_57 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_57 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_57 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_68_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_58 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_58 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_58 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_69_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_59 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_59 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_59 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_70_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_60 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_60 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_60 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_71_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_61 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_61 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_61 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_72_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_62 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_62 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_62 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_73_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_63 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_63 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_63 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_74_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_64 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_64 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_64 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_75_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_65 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_65 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_65 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_76_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_66 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_66 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_66 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_77_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_67 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_67 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_67 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_78_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_68 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_68 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_68 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_79_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_69 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_69 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_69 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_80_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_70 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_70 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_70 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_81_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_71 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_71 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_71 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_82_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_72 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_72 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_72 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_83_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_73 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_73 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_73 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_84_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_74 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_74 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_74 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_85_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_75 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_75 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_75 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_86_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_76 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_76 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_76 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_87_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_77 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_77 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_77 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_88_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_78 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_78 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_78 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_89_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_79 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_79 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_79 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_90_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_80 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_80 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_80 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_91_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_81 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_81 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_81 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_92_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_82 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_82 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_82 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_93_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_83 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_83 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_83 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_94_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_84 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_84 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_84 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_95_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_85 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_85 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_85 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_96_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_86 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_86 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_86 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_97_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_87 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_87 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_87 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_98_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_88 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_88 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_88 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_99_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_89 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_89 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_89 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_100_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_90 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_90 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_90 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_101_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_91 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_91 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_91 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_102_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_92 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_92 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_92 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_103_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_93 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_93 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_93 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_104_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_94 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_94 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_94 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_105_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_95 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_95 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_95 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_106_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_96 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_96 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_96 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_107_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_97 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_97 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_97 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_108_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_98 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_98 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_98 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_109_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_99 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_99 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_99 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_110_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_100 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_100 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_100 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_111_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_101 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_101 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_101 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_112_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_102 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_102 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_102 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_113_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_103 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_103 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_103 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_114_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_104 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_104 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_104 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_115_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_105 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_105 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_105 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_116_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_106 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_106 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_106 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_117_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_107 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_107 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_107 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_118_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_108 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_108 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_108 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_119_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_109 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_109 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_109 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_120_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_110 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_110 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_110 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_121_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_111 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_111 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_111 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_122_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_112 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_112 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_112 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_123_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_113 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_113 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_113 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_124_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_114 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_114 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_114 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_125_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_115 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_115 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_115 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_126_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_116 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_116 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_116 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_127_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_117 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_117 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_117 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_128_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_118 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_118 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_118 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_129_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_119 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_119 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_119 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_130_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_120 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_120 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_120 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_131_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_121 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_121 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_121 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_132_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_122 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_122 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_122 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_133_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_123 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_123 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_123 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_134_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_124 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_124 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_124 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_135_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_125 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_125 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_125 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_136_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_126 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_126 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_126 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_137_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_127 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_127 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_127 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_138_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_128 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_128 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_128 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_139_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_129 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_129 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_129 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_140_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_130 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_130 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_130 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_141_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_131 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_131 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_131 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_142_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_132 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_132 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_132 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_143_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_133 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_133 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_133 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_144_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_134 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_134 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_134 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_145_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_135 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_135 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_135 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_146_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_136 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_136 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_136 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_147_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_137 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_137 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_137 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_148_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_138 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_138 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_138 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_149_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_139 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_139 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_139 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_150_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_140 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_140 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_140 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_151_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_141 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_141 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_141 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_152_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_142 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_142 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_142 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_153_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_143 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_143 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_143 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_154_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_144 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_144 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_144 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_155_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_145 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_145 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_145 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_156_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_146 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_146 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_146 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_157_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_147 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_147 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_147 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_158_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_148 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_148 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_148 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_159_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_149 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_149 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_149 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_160_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_150 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_150 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_150 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_161_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_151 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_151 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_151 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_162_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_152 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_152 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_152 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_163_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_153 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_153 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_153 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_164_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_154 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_154 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_154 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_165_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_155 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_155 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_155 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_166_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_156 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_156 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_156 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_167_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_157 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_157 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_157 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_168_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_158 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_158 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_158 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_169_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_159 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_159 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_159 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_170_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_160 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_160 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_160 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_171_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_161 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_161 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_161 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_172_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_162 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_162 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_162 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_173_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_163 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_163 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_163 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_174_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_164 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_164 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_164 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_175_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_165 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_165 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_165 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_176_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_166 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_166 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_166 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_177_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_167 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_167 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_167 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_178_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_168 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_168 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_168 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_179_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_169 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_169 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_169 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_180_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_170 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_170 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_170 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_181_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_171 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_171 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_171 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_182_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_172 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_172 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_172 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_183_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_173 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_173 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_173 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_184_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_174 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_174 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_174 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_185_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_175 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_175 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_175 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_186_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_176 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_176 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_176 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_187_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_177 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_177 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_177 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_188_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_178 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_178 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_178 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_189_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_179 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_179 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_179 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_190_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_180 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_180 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_180 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_191_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_181 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_181 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_181 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_192_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_182 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_182 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_182 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_193_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_183 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_183 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_183 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_194_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_184 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_184 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_184 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_195_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_185 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_185 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_185 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_196_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_186 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_186 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_186 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_197_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_187 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_187 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_187 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_198_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_188 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_188 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_188 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_199_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_189 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_189 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_189 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_200_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_190 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_190 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_190 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_201_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_191 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_191 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_191 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_202_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_192 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_192 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_192 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_203_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_193 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_193 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_193 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_204_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_194 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_194 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_194 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_205_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_195 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_195 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_195 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_206_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_196 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_196 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_196 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_207_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_197 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_197 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_197 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_208_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_198 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_198 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_198 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_209_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_199 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_199 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_199 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_210_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_200 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_200 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_200 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_211_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_201 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_201 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_201 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_212_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_202 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_202 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_202 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_213_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_203 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_203 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_203 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_214_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_204 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_204 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_204 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_215_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_205 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_205 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_205 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_216_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_206 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_206 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_206 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_217_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_207 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_207 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_207 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_218_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_208 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_208 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_208 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_219_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_209 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_209 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_209 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_220_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_210 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_210 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_210 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_221_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_211 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_211 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_211 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_222_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_212 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_212 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_212 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_223_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_213 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_213 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_213 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_224_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_214 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_214 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_214 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_225_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_215 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_215 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_215 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_226_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_216 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_216 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_216 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_227_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_217 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_217 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_217 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_228_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_218 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_218 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_218 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_229_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_219 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_219 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_219 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_230_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_220 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_220 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_220 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_231_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_221 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_221 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_221 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_232_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_222 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_222 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_222 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_233_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_223 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_223 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_223 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_234_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_224 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_224 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_224 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_235_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_225 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_225 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_225 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_236_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_226 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_226 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_226 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_237_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_227 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_227 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_227 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_238_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_228 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_228 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_228 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_239_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_229 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_229 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_229 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_240_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_230 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_230 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_230 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_241_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_231 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_231 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_231 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_242_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_232 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_232 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_232 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_243_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_233 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_233 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_233 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_244_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_234 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_234 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_234 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_245_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_235 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_235 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_235 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_246_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_236 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_236 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_236 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_247_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_237 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_237 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_237 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_248_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_238 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_238 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_238 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_249_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_239 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_239 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_239 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_250_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_240 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_240 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_240 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_251_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_241 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_241 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_241 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_252_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_242 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_242 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_242 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_253_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_243 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_243 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_243 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_254_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_244 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_244 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_244 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_255_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_245 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_245 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_245 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_256_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_246 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_246 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_246 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_257_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_247 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_247 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_247 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_258_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_248 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_248 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_248 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_259_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_249 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_249 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_249 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_260_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_250 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_250 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_250 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_261_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_251 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_251 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_251 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_262_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_252 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_252 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_252 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_263_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_253 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_253 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_253 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_264_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_254 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_254 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_254 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_265_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way0_out_255 <= 22'h0; end else begin - btb_bank0_rd_data_way0_out_255 <= {_T_537,_T_534}; + btb_bank0_rd_data_way0_out_255 <= {_T_538,_T_535}; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin dec_tlu_way_wb_f <= 1'h0; end else begin - dec_tlu_way_wb_f <= io_dec_tlu_br0_r_pkt_bits_way; + dec_tlu_way_wb_f <= io_dec_bp_dec_tlu_br0_r_pkt_bits_way; end end always @(posedge rvclkhdr_266_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_0 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_0 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_0 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_267_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_1 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_1 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_1 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_268_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_2 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_2 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_2 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_269_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_3 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_3 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_3 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_270_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_4 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_4 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_4 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_271_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_5 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_5 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_5 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_272_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_6 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_6 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_6 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_273_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_7 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_7 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_7 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_274_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_8 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_8 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_8 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_275_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_9 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_9 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_9 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_276_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_10 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_10 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_10 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_277_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_11 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_11 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_11 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_278_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_12 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_12 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_12 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_279_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_13 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_13 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_13 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_280_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_14 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_14 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_14 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_281_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_15 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_15 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_15 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_282_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_16 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_16 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_16 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_283_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_17 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_17 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_17 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_284_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_18 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_18 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_18 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_285_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_19 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_19 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_19 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_286_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_20 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_20 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_20 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_287_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_21 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_21 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_21 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_288_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_22 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_22 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_22 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_289_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_23 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_23 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_23 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_290_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_24 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_24 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_24 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_291_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_25 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_25 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_25 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_292_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_26 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_26 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_26 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_293_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_27 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_27 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_27 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_294_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_28 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_28 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_28 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_295_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_29 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_29 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_29 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_296_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_30 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_30 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_30 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_297_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_31 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_31 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_31 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_298_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_32 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_32 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_32 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_299_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_33 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_33 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_33 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_300_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_34 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_34 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_34 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_301_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_35 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_35 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_35 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_302_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_36 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_36 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_36 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_303_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_37 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_37 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_37 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_304_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_38 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_38 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_38 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_305_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_39 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_39 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_39 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_306_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_40 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_40 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_40 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_307_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_41 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_41 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_41 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_308_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_42 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_42 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_42 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_309_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_43 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_43 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_43 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_310_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_44 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_44 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_44 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_311_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_45 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_45 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_45 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_312_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_46 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_46 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_46 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_313_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_47 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_47 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_47 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_314_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_48 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_48 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_48 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_315_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_49 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_49 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_49 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_316_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_50 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_50 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_50 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_317_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_51 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_51 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_51 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_318_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_52 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_52 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_52 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_319_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_53 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_53 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_53 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_320_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_54 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_54 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_54 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_321_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_55 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_55 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_55 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_322_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_56 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_56 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_56 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_323_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_57 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_57 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_57 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_324_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_58 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_58 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_58 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_325_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_59 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_59 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_59 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_326_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_60 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_60 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_60 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_327_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_61 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_61 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_61 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_328_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_62 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_62 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_62 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_329_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_63 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_63 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_63 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_330_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_64 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_64 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_64 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_331_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_65 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_65 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_65 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_332_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_66 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_66 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_66 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_333_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_67 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_67 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_67 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_334_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_68 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_68 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_68 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_335_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_69 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_69 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_69 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_336_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_70 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_70 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_70 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_337_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_71 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_71 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_71 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_338_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_72 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_72 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_72 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_339_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_73 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_73 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_73 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_340_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_74 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_74 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_74 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_341_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_75 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_75 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_75 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_342_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_76 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_76 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_76 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_343_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_77 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_77 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_77 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_344_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_78 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_78 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_78 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_345_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_79 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_79 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_79 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_346_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_80 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_80 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_80 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_347_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_81 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_81 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_81 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_348_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_82 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_82 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_82 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_349_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_83 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_83 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_83 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_350_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_84 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_84 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_84 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_351_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_85 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_85 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_85 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_352_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_86 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_86 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_86 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_353_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_87 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_87 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_87 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_354_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_88 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_88 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_88 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_355_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_89 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_89 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_89 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_356_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_90 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_90 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_90 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_357_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_91 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_91 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_91 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_358_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_92 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_92 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_92 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_359_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_93 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_93 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_93 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_360_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_94 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_94 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_94 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_361_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_95 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_95 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_95 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_362_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_96 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_96 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_96 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_363_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_97 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_97 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_97 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_364_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_98 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_98 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_98 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_365_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_99 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_99 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_99 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_366_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_100 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_100 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_100 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_367_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_101 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_101 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_101 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_368_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_102 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_102 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_102 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_369_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_103 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_103 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_103 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_370_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_104 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_104 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_104 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_371_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_105 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_105 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_105 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_372_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_106 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_106 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_106 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_373_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_107 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_107 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_107 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_374_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_108 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_108 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_108 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_375_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_109 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_109 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_109 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_376_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_110 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_110 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_110 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_377_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_111 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_111 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_111 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_378_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_112 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_112 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_112 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_379_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_113 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_113 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_113 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_380_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_114 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_114 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_114 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_381_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_115 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_115 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_115 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_382_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_116 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_116 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_116 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_383_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_117 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_117 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_117 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_384_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_118 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_118 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_118 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_385_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_119 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_119 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_119 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_386_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_120 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_120 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_120 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_387_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_121 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_121 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_121 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_388_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_122 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_122 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_122 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_389_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_123 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_123 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_123 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_390_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_124 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_124 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_124 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_391_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_125 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_125 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_125 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_392_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_126 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_126 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_126 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_393_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_127 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_127 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_127 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_394_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_128 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_128 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_128 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_395_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_129 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_129 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_129 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_396_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_130 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_130 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_130 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_397_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_131 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_131 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_131 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_398_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_132 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_132 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_132 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_399_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_133 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_133 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_133 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_400_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_134 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_134 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_134 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_401_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_135 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_135 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_135 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_402_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_136 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_136 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_136 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_403_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_137 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_137 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_137 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_404_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_138 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_138 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_138 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_405_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_139 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_139 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_139 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_406_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_140 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_140 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_140 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_407_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_141 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_141 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_141 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_408_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_142 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_142 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_142 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_409_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_143 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_143 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_143 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_410_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_144 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_144 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_144 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_411_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_145 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_145 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_145 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_412_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_146 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_146 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_146 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_413_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_147 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_147 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_147 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_414_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_148 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_148 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_148 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_415_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_149 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_149 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_149 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_416_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_150 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_150 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_150 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_417_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_151 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_151 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_151 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_418_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_152 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_152 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_152 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_419_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_153 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_153 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_153 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_420_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_154 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_154 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_154 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_421_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_155 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_155 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_155 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_422_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_156 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_156 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_156 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_423_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_157 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_157 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_157 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_424_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_158 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_158 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_158 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_425_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_159 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_159 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_159 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_426_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_160 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_160 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_160 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_427_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_161 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_161 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_161 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_428_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_162 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_162 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_162 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_429_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_163 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_163 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_163 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_430_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_164 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_164 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_164 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_431_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_165 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_165 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_165 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_432_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_166 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_166 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_166 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_433_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_167 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_167 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_167 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_434_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_168 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_168 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_168 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_435_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_169 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_169 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_169 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_436_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_170 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_170 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_170 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_437_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_171 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_171 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_171 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_438_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_172 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_172 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_172 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_439_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_173 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_173 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_173 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_440_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_174 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_174 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_174 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_441_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_175 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_175 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_175 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_442_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_176 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_176 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_176 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_443_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_177 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_177 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_177 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_444_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_178 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_178 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_178 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_445_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_179 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_179 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_179 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_446_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_180 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_180 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_180 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_447_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_181 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_181 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_181 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_448_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_182 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_182 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_182 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_449_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_183 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_183 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_183 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_450_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_184 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_184 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_184 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_451_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_185 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_185 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_185 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_452_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_186 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_186 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_186 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_453_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_187 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_187 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_187 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_454_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_188 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_188 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_188 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_455_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_189 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_189 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_189 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_456_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_190 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_190 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_190 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_457_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_191 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_191 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_191 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_458_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_192 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_192 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_192 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_459_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_193 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_193 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_193 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_460_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_194 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_194 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_194 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_461_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_195 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_195 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_195 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_462_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_196 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_196 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_196 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_463_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_197 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_197 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_197 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_464_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_198 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_198 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_198 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_465_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_199 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_199 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_199 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_466_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_200 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_200 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_200 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_467_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_201 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_201 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_201 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_468_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_202 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_202 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_202 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_469_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_203 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_203 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_203 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_470_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_204 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_204 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_204 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_471_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_205 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_205 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_205 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_472_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_206 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_206 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_206 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_473_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_207 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_207 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_207 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_474_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_208 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_208 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_208 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_475_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_209 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_209 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_209 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_476_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_210 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_210 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_210 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_477_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_211 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_211 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_211 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_478_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_212 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_212 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_212 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_479_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_213 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_213 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_213 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_480_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_214 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_214 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_214 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_481_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_215 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_215 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_215 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_482_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_216 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_216 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_216 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_483_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_217 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_217 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_217 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_484_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_218 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_218 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_218 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_485_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_219 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_219 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_219 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_486_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_220 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_220 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_220 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_487_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_221 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_221 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_221 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_488_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_222 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_222 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_222 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_489_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_223 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_223 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_223 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_490_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_224 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_224 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_224 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_491_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_225 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_225 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_225 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_492_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_226 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_226 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_226 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_493_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_227 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_227 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_227 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_494_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_228 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_228 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_228 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_495_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_229 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_229 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_229 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_496_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_230 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_230 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_230 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_497_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_231 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_231 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_231 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_498_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_232 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_232 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_232 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_499_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_233 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_233 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_233 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_500_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_234 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_234 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_234 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_501_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_235 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_235 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_235 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_502_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_236 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_236 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_236 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_503_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_237 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_237 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_237 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_504_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_238 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_238 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_238 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_505_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_239 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_239 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_239 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_506_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_240 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_240 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_240 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_507_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_241 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_241 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_241 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_508_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_242 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_242 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_242 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_509_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_243 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_243 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_243 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_510_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_244 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_244 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_244 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_511_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_245 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_245 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_245 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_512_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_246 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_246 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_246 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_513_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_247 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_247 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_247 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_514_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_248 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_248 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_248 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_515_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_249 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_249 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_249 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_516_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_250 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_250 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_250 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_517_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_251 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_251 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_251 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_518_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_252 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_252 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_252 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_519_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_253 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_253 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_253 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_520_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_254 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_254 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_254 <= {_T_538,_T_535}; end end always @(posedge rvclkhdr_521_io_l1clk or posedge reset) begin if (reset) begin btb_bank0_rd_data_way1_out_255 <= 22'h0; end else begin - btb_bank0_rd_data_way1_out_255 <= {_T_537,_T_534}; + btb_bank0_rd_data_way1_out_255 <= {_T_538,_T_535}; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin fghr <= 8'h0; end else begin - fghr <= _T_338 | _T_337; + fghr <= _T_339 | _T_338; end end always @(posedge rvclkhdr_538_io_l1clk or posedge reset) begin if (reset) begin bht_bank_rd_data_out_1_0 <= 2'h0; end else if (bht_bank_sel_1_0_0) begin - if (_T_8869) begin - bht_bank_rd_data_out_1_0 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8870) begin + bht_bank_rd_data_out_1_0 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_0 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_0 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36928,10 +36975,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_1 <= 2'h0; end else if (bht_bank_sel_1_0_1) begin - if (_T_8878) begin - bht_bank_rd_data_out_1_1 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8879) begin + bht_bank_rd_data_out_1_1 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_1 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_1 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36939,10 +36986,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_2 <= 2'h0; end else if (bht_bank_sel_1_0_2) begin - if (_T_8887) begin - bht_bank_rd_data_out_1_2 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8888) begin + bht_bank_rd_data_out_1_2 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_2 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_2 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36950,10 +36997,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_3 <= 2'h0; end else if (bht_bank_sel_1_0_3) begin - if (_T_8896) begin - bht_bank_rd_data_out_1_3 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8897) begin + bht_bank_rd_data_out_1_3 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_3 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_3 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36961,10 +37008,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_4 <= 2'h0; end else if (bht_bank_sel_1_0_4) begin - if (_T_8905) begin - bht_bank_rd_data_out_1_4 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8906) begin + bht_bank_rd_data_out_1_4 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_4 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_4 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36972,10 +37019,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_5 <= 2'h0; end else if (bht_bank_sel_1_0_5) begin - if (_T_8914) begin - bht_bank_rd_data_out_1_5 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8915) begin + bht_bank_rd_data_out_1_5 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_5 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_5 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36983,10 +37030,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_6 <= 2'h0; end else if (bht_bank_sel_1_0_6) begin - if (_T_8923) begin - bht_bank_rd_data_out_1_6 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8924) begin + bht_bank_rd_data_out_1_6 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_6 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_6 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -36994,10 +37041,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_7 <= 2'h0; end else if (bht_bank_sel_1_0_7) begin - if (_T_8932) begin - bht_bank_rd_data_out_1_7 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8933) begin + bht_bank_rd_data_out_1_7 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_7 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_7 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37005,10 +37052,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_8 <= 2'h0; end else if (bht_bank_sel_1_0_8) begin - if (_T_8941) begin - bht_bank_rd_data_out_1_8 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8942) begin + bht_bank_rd_data_out_1_8 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_8 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_8 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37016,10 +37063,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_9 <= 2'h0; end else if (bht_bank_sel_1_0_9) begin - if (_T_8950) begin - bht_bank_rd_data_out_1_9 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8951) begin + bht_bank_rd_data_out_1_9 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_9 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_9 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37027,10 +37074,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_10 <= 2'h0; end else if (bht_bank_sel_1_0_10) begin - if (_T_8959) begin - bht_bank_rd_data_out_1_10 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8960) begin + bht_bank_rd_data_out_1_10 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_10 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_10 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37038,10 +37085,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_11 <= 2'h0; end else if (bht_bank_sel_1_0_11) begin - if (_T_8968) begin - bht_bank_rd_data_out_1_11 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8969) begin + bht_bank_rd_data_out_1_11 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_11 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_11 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37049,10 +37096,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_12 <= 2'h0; end else if (bht_bank_sel_1_0_12) begin - if (_T_8977) begin - bht_bank_rd_data_out_1_12 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8978) begin + bht_bank_rd_data_out_1_12 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_12 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_12 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37060,10 +37107,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_13 <= 2'h0; end else if (bht_bank_sel_1_0_13) begin - if (_T_8986) begin - bht_bank_rd_data_out_1_13 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8987) begin + bht_bank_rd_data_out_1_13 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_13 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_13 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37071,10 +37118,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_14 <= 2'h0; end else if (bht_bank_sel_1_0_14) begin - if (_T_8995) begin - bht_bank_rd_data_out_1_14 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8996) begin + bht_bank_rd_data_out_1_14 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_14 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_14 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37082,10 +37129,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_15 <= 2'h0; end else if (bht_bank_sel_1_0_15) begin - if (_T_9004) begin - bht_bank_rd_data_out_1_15 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9005) begin + bht_bank_rd_data_out_1_15 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_15 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_15 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37093,10 +37140,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_16 <= 2'h0; end else if (bht_bank_sel_1_1_0) begin - if (_T_9013) begin - bht_bank_rd_data_out_1_16 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9014) begin + bht_bank_rd_data_out_1_16 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_16 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_16 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37104,10 +37151,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_17 <= 2'h0; end else if (bht_bank_sel_1_1_1) begin - if (_T_9022) begin - bht_bank_rd_data_out_1_17 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9023) begin + bht_bank_rd_data_out_1_17 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_17 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_17 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37115,10 +37162,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_18 <= 2'h0; end else if (bht_bank_sel_1_1_2) begin - if (_T_9031) begin - bht_bank_rd_data_out_1_18 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9032) begin + bht_bank_rd_data_out_1_18 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_18 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_18 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37126,10 +37173,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_19 <= 2'h0; end else if (bht_bank_sel_1_1_3) begin - if (_T_9040) begin - bht_bank_rd_data_out_1_19 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9041) begin + bht_bank_rd_data_out_1_19 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_19 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_19 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37137,10 +37184,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_20 <= 2'h0; end else if (bht_bank_sel_1_1_4) begin - if (_T_9049) begin - bht_bank_rd_data_out_1_20 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9050) begin + bht_bank_rd_data_out_1_20 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_20 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_20 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37148,10 +37195,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_21 <= 2'h0; end else if (bht_bank_sel_1_1_5) begin - if (_T_9058) begin - bht_bank_rd_data_out_1_21 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9059) begin + bht_bank_rd_data_out_1_21 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_21 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_21 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37159,10 +37206,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_22 <= 2'h0; end else if (bht_bank_sel_1_1_6) begin - if (_T_9067) begin - bht_bank_rd_data_out_1_22 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9068) begin + bht_bank_rd_data_out_1_22 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_22 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_22 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37170,10 +37217,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_23 <= 2'h0; end else if (bht_bank_sel_1_1_7) begin - if (_T_9076) begin - bht_bank_rd_data_out_1_23 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9077) begin + bht_bank_rd_data_out_1_23 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_23 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_23 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37181,10 +37228,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_24 <= 2'h0; end else if (bht_bank_sel_1_1_8) begin - if (_T_9085) begin - bht_bank_rd_data_out_1_24 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9086) begin + bht_bank_rd_data_out_1_24 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_24 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_24 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37192,10 +37239,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_25 <= 2'h0; end else if (bht_bank_sel_1_1_9) begin - if (_T_9094) begin - bht_bank_rd_data_out_1_25 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9095) begin + bht_bank_rd_data_out_1_25 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_25 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_25 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37203,10 +37250,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_26 <= 2'h0; end else if (bht_bank_sel_1_1_10) begin - if (_T_9103) begin - bht_bank_rd_data_out_1_26 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9104) begin + bht_bank_rd_data_out_1_26 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_26 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_26 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37214,10 +37261,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_27 <= 2'h0; end else if (bht_bank_sel_1_1_11) begin - if (_T_9112) begin - bht_bank_rd_data_out_1_27 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9113) begin + bht_bank_rd_data_out_1_27 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_27 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_27 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37225,10 +37272,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_28 <= 2'h0; end else if (bht_bank_sel_1_1_12) begin - if (_T_9121) begin - bht_bank_rd_data_out_1_28 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9122) begin + bht_bank_rd_data_out_1_28 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_28 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_28 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37236,10 +37283,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_29 <= 2'h0; end else if (bht_bank_sel_1_1_13) begin - if (_T_9130) begin - bht_bank_rd_data_out_1_29 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9131) begin + bht_bank_rd_data_out_1_29 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_29 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_29 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37247,10 +37294,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_30 <= 2'h0; end else if (bht_bank_sel_1_1_14) begin - if (_T_9139) begin - bht_bank_rd_data_out_1_30 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9140) begin + bht_bank_rd_data_out_1_30 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_30 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_30 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37258,10 +37305,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_31 <= 2'h0; end else if (bht_bank_sel_1_1_15) begin - if (_T_9148) begin - bht_bank_rd_data_out_1_31 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9149) begin + bht_bank_rd_data_out_1_31 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_31 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_31 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37269,10 +37316,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_32 <= 2'h0; end else if (bht_bank_sel_1_2_0) begin - if (_T_9157) begin - bht_bank_rd_data_out_1_32 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9158) begin + bht_bank_rd_data_out_1_32 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_32 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_32 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37280,10 +37327,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_33 <= 2'h0; end else if (bht_bank_sel_1_2_1) begin - if (_T_9166) begin - bht_bank_rd_data_out_1_33 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9167) begin + bht_bank_rd_data_out_1_33 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_33 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_33 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37291,10 +37338,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_34 <= 2'h0; end else if (bht_bank_sel_1_2_2) begin - if (_T_9175) begin - bht_bank_rd_data_out_1_34 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9176) begin + bht_bank_rd_data_out_1_34 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_34 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_34 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37302,10 +37349,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_35 <= 2'h0; end else if (bht_bank_sel_1_2_3) begin - if (_T_9184) begin - bht_bank_rd_data_out_1_35 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9185) begin + bht_bank_rd_data_out_1_35 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_35 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_35 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37313,10 +37360,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_36 <= 2'h0; end else if (bht_bank_sel_1_2_4) begin - if (_T_9193) begin - bht_bank_rd_data_out_1_36 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9194) begin + bht_bank_rd_data_out_1_36 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_36 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_36 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37324,10 +37371,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_37 <= 2'h0; end else if (bht_bank_sel_1_2_5) begin - if (_T_9202) begin - bht_bank_rd_data_out_1_37 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9203) begin + bht_bank_rd_data_out_1_37 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_37 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_37 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37335,10 +37382,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_38 <= 2'h0; end else if (bht_bank_sel_1_2_6) begin - if (_T_9211) begin - bht_bank_rd_data_out_1_38 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9212) begin + bht_bank_rd_data_out_1_38 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_38 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_38 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37346,10 +37393,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_39 <= 2'h0; end else if (bht_bank_sel_1_2_7) begin - if (_T_9220) begin - bht_bank_rd_data_out_1_39 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9221) begin + bht_bank_rd_data_out_1_39 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_39 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_39 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37357,10 +37404,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_40 <= 2'h0; end else if (bht_bank_sel_1_2_8) begin - if (_T_9229) begin - bht_bank_rd_data_out_1_40 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9230) begin + bht_bank_rd_data_out_1_40 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_40 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_40 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37368,10 +37415,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_41 <= 2'h0; end else if (bht_bank_sel_1_2_9) begin - if (_T_9238) begin - bht_bank_rd_data_out_1_41 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9239) begin + bht_bank_rd_data_out_1_41 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_41 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_41 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37379,10 +37426,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_42 <= 2'h0; end else if (bht_bank_sel_1_2_10) begin - if (_T_9247) begin - bht_bank_rd_data_out_1_42 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9248) begin + bht_bank_rd_data_out_1_42 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_42 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_42 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37390,10 +37437,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_43 <= 2'h0; end else if (bht_bank_sel_1_2_11) begin - if (_T_9256) begin - bht_bank_rd_data_out_1_43 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9257) begin + bht_bank_rd_data_out_1_43 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_43 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_43 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37401,10 +37448,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_44 <= 2'h0; end else if (bht_bank_sel_1_2_12) begin - if (_T_9265) begin - bht_bank_rd_data_out_1_44 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9266) begin + bht_bank_rd_data_out_1_44 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_44 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_44 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37412,10 +37459,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_45 <= 2'h0; end else if (bht_bank_sel_1_2_13) begin - if (_T_9274) begin - bht_bank_rd_data_out_1_45 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9275) begin + bht_bank_rd_data_out_1_45 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_45 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_45 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37423,10 +37470,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_46 <= 2'h0; end else if (bht_bank_sel_1_2_14) begin - if (_T_9283) begin - bht_bank_rd_data_out_1_46 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9284) begin + bht_bank_rd_data_out_1_46 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_46 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_46 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37434,10 +37481,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_47 <= 2'h0; end else if (bht_bank_sel_1_2_15) begin - if (_T_9292) begin - bht_bank_rd_data_out_1_47 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9293) begin + bht_bank_rd_data_out_1_47 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_47 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_47 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37445,10 +37492,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_48 <= 2'h0; end else if (bht_bank_sel_1_3_0) begin - if (_T_9301) begin - bht_bank_rd_data_out_1_48 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9302) begin + bht_bank_rd_data_out_1_48 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_48 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_48 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37456,10 +37503,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_49 <= 2'h0; end else if (bht_bank_sel_1_3_1) begin - if (_T_9310) begin - bht_bank_rd_data_out_1_49 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9311) begin + bht_bank_rd_data_out_1_49 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_49 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_49 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37467,10 +37514,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_50 <= 2'h0; end else if (bht_bank_sel_1_3_2) begin - if (_T_9319) begin - bht_bank_rd_data_out_1_50 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9320) begin + bht_bank_rd_data_out_1_50 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_50 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_50 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37478,10 +37525,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_51 <= 2'h0; end else if (bht_bank_sel_1_3_3) begin - if (_T_9328) begin - bht_bank_rd_data_out_1_51 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9329) begin + bht_bank_rd_data_out_1_51 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_51 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_51 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37489,10 +37536,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_52 <= 2'h0; end else if (bht_bank_sel_1_3_4) begin - if (_T_9337) begin - bht_bank_rd_data_out_1_52 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9338) begin + bht_bank_rd_data_out_1_52 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_52 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_52 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37500,10 +37547,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_53 <= 2'h0; end else if (bht_bank_sel_1_3_5) begin - if (_T_9346) begin - bht_bank_rd_data_out_1_53 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9347) begin + bht_bank_rd_data_out_1_53 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_53 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_53 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37511,10 +37558,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_54 <= 2'h0; end else if (bht_bank_sel_1_3_6) begin - if (_T_9355) begin - bht_bank_rd_data_out_1_54 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9356) begin + bht_bank_rd_data_out_1_54 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_54 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_54 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37522,10 +37569,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_55 <= 2'h0; end else if (bht_bank_sel_1_3_7) begin - if (_T_9364) begin - bht_bank_rd_data_out_1_55 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9365) begin + bht_bank_rd_data_out_1_55 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_55 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_55 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37533,10 +37580,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_56 <= 2'h0; end else if (bht_bank_sel_1_3_8) begin - if (_T_9373) begin - bht_bank_rd_data_out_1_56 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9374) begin + bht_bank_rd_data_out_1_56 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_56 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_56 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37544,10 +37591,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_57 <= 2'h0; end else if (bht_bank_sel_1_3_9) begin - if (_T_9382) begin - bht_bank_rd_data_out_1_57 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9383) begin + bht_bank_rd_data_out_1_57 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_57 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_57 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37555,10 +37602,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_58 <= 2'h0; end else if (bht_bank_sel_1_3_10) begin - if (_T_9391) begin - bht_bank_rd_data_out_1_58 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9392) begin + bht_bank_rd_data_out_1_58 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_58 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_58 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37566,10 +37613,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_59 <= 2'h0; end else if (bht_bank_sel_1_3_11) begin - if (_T_9400) begin - bht_bank_rd_data_out_1_59 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9401) begin + bht_bank_rd_data_out_1_59 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_59 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_59 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37577,10 +37624,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_60 <= 2'h0; end else if (bht_bank_sel_1_3_12) begin - if (_T_9409) begin - bht_bank_rd_data_out_1_60 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9410) begin + bht_bank_rd_data_out_1_60 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_60 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_60 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37588,10 +37635,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_61 <= 2'h0; end else if (bht_bank_sel_1_3_13) begin - if (_T_9418) begin - bht_bank_rd_data_out_1_61 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9419) begin + bht_bank_rd_data_out_1_61 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_61 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_61 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37599,10 +37646,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_62 <= 2'h0; end else if (bht_bank_sel_1_3_14) begin - if (_T_9427) begin - bht_bank_rd_data_out_1_62 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9428) begin + bht_bank_rd_data_out_1_62 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_62 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_62 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37610,10 +37657,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_63 <= 2'h0; end else if (bht_bank_sel_1_3_15) begin - if (_T_9436) begin - bht_bank_rd_data_out_1_63 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9437) begin + bht_bank_rd_data_out_1_63 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_63 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_63 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37621,10 +37668,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_64 <= 2'h0; end else if (bht_bank_sel_1_4_0) begin - if (_T_9445) begin - bht_bank_rd_data_out_1_64 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9446) begin + bht_bank_rd_data_out_1_64 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_64 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_64 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37632,10 +37679,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_65 <= 2'h0; end else if (bht_bank_sel_1_4_1) begin - if (_T_9454) begin - bht_bank_rd_data_out_1_65 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9455) begin + bht_bank_rd_data_out_1_65 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_65 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_65 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37643,10 +37690,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_66 <= 2'h0; end else if (bht_bank_sel_1_4_2) begin - if (_T_9463) begin - bht_bank_rd_data_out_1_66 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9464) begin + bht_bank_rd_data_out_1_66 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_66 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_66 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37654,10 +37701,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_67 <= 2'h0; end else if (bht_bank_sel_1_4_3) begin - if (_T_9472) begin - bht_bank_rd_data_out_1_67 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9473) begin + bht_bank_rd_data_out_1_67 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_67 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_67 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37665,10 +37712,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_68 <= 2'h0; end else if (bht_bank_sel_1_4_4) begin - if (_T_9481) begin - bht_bank_rd_data_out_1_68 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9482) begin + bht_bank_rd_data_out_1_68 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_68 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_68 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37676,10 +37723,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_69 <= 2'h0; end else if (bht_bank_sel_1_4_5) begin - if (_T_9490) begin - bht_bank_rd_data_out_1_69 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9491) begin + bht_bank_rd_data_out_1_69 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_69 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_69 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37687,10 +37734,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_70 <= 2'h0; end else if (bht_bank_sel_1_4_6) begin - if (_T_9499) begin - bht_bank_rd_data_out_1_70 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9500) begin + bht_bank_rd_data_out_1_70 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_70 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_70 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37698,10 +37745,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_71 <= 2'h0; end else if (bht_bank_sel_1_4_7) begin - if (_T_9508) begin - bht_bank_rd_data_out_1_71 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9509) begin + bht_bank_rd_data_out_1_71 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_71 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_71 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37709,10 +37756,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_72 <= 2'h0; end else if (bht_bank_sel_1_4_8) begin - if (_T_9517) begin - bht_bank_rd_data_out_1_72 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9518) begin + bht_bank_rd_data_out_1_72 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_72 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_72 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37720,10 +37767,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_73 <= 2'h0; end else if (bht_bank_sel_1_4_9) begin - if (_T_9526) begin - bht_bank_rd_data_out_1_73 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9527) begin + bht_bank_rd_data_out_1_73 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_73 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_73 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37731,10 +37778,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_74 <= 2'h0; end else if (bht_bank_sel_1_4_10) begin - if (_T_9535) begin - bht_bank_rd_data_out_1_74 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9536) begin + bht_bank_rd_data_out_1_74 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_74 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_74 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37742,10 +37789,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_75 <= 2'h0; end else if (bht_bank_sel_1_4_11) begin - if (_T_9544) begin - bht_bank_rd_data_out_1_75 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9545) begin + bht_bank_rd_data_out_1_75 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_75 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_75 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37753,10 +37800,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_76 <= 2'h0; end else if (bht_bank_sel_1_4_12) begin - if (_T_9553) begin - bht_bank_rd_data_out_1_76 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9554) begin + bht_bank_rd_data_out_1_76 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_76 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_76 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37764,10 +37811,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_77 <= 2'h0; end else if (bht_bank_sel_1_4_13) begin - if (_T_9562) begin - bht_bank_rd_data_out_1_77 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9563) begin + bht_bank_rd_data_out_1_77 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_77 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_77 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37775,10 +37822,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_78 <= 2'h0; end else if (bht_bank_sel_1_4_14) begin - if (_T_9571) begin - bht_bank_rd_data_out_1_78 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9572) begin + bht_bank_rd_data_out_1_78 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_78 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_78 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37786,10 +37833,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_79 <= 2'h0; end else if (bht_bank_sel_1_4_15) begin - if (_T_9580) begin - bht_bank_rd_data_out_1_79 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9581) begin + bht_bank_rd_data_out_1_79 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_79 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_79 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37797,10 +37844,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_80 <= 2'h0; end else if (bht_bank_sel_1_5_0) begin - if (_T_9589) begin - bht_bank_rd_data_out_1_80 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9590) begin + bht_bank_rd_data_out_1_80 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_80 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_80 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37808,10 +37855,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_81 <= 2'h0; end else if (bht_bank_sel_1_5_1) begin - if (_T_9598) begin - bht_bank_rd_data_out_1_81 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9599) begin + bht_bank_rd_data_out_1_81 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_81 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_81 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37819,10 +37866,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_82 <= 2'h0; end else if (bht_bank_sel_1_5_2) begin - if (_T_9607) begin - bht_bank_rd_data_out_1_82 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9608) begin + bht_bank_rd_data_out_1_82 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_82 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_82 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37830,10 +37877,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_83 <= 2'h0; end else if (bht_bank_sel_1_5_3) begin - if (_T_9616) begin - bht_bank_rd_data_out_1_83 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9617) begin + bht_bank_rd_data_out_1_83 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_83 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_83 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37841,10 +37888,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_84 <= 2'h0; end else if (bht_bank_sel_1_5_4) begin - if (_T_9625) begin - bht_bank_rd_data_out_1_84 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9626) begin + bht_bank_rd_data_out_1_84 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_84 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_84 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37852,10 +37899,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_85 <= 2'h0; end else if (bht_bank_sel_1_5_5) begin - if (_T_9634) begin - bht_bank_rd_data_out_1_85 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9635) begin + bht_bank_rd_data_out_1_85 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_85 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_85 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37863,10 +37910,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_86 <= 2'h0; end else if (bht_bank_sel_1_5_6) begin - if (_T_9643) begin - bht_bank_rd_data_out_1_86 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9644) begin + bht_bank_rd_data_out_1_86 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_86 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_86 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37874,10 +37921,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_87 <= 2'h0; end else if (bht_bank_sel_1_5_7) begin - if (_T_9652) begin - bht_bank_rd_data_out_1_87 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9653) begin + bht_bank_rd_data_out_1_87 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_87 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_87 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37885,10 +37932,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_88 <= 2'h0; end else if (bht_bank_sel_1_5_8) begin - if (_T_9661) begin - bht_bank_rd_data_out_1_88 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9662) begin + bht_bank_rd_data_out_1_88 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_88 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_88 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37896,10 +37943,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_89 <= 2'h0; end else if (bht_bank_sel_1_5_9) begin - if (_T_9670) begin - bht_bank_rd_data_out_1_89 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9671) begin + bht_bank_rd_data_out_1_89 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_89 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_89 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37907,10 +37954,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_90 <= 2'h0; end else if (bht_bank_sel_1_5_10) begin - if (_T_9679) begin - bht_bank_rd_data_out_1_90 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9680) begin + bht_bank_rd_data_out_1_90 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_90 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_90 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37918,10 +37965,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_91 <= 2'h0; end else if (bht_bank_sel_1_5_11) begin - if (_T_9688) begin - bht_bank_rd_data_out_1_91 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9689) begin + bht_bank_rd_data_out_1_91 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_91 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_91 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37929,10 +37976,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_92 <= 2'h0; end else if (bht_bank_sel_1_5_12) begin - if (_T_9697) begin - bht_bank_rd_data_out_1_92 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9698) begin + bht_bank_rd_data_out_1_92 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_92 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_92 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37940,10 +37987,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_93 <= 2'h0; end else if (bht_bank_sel_1_5_13) begin - if (_T_9706) begin - bht_bank_rd_data_out_1_93 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9707) begin + bht_bank_rd_data_out_1_93 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_93 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_93 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37951,10 +37998,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_94 <= 2'h0; end else if (bht_bank_sel_1_5_14) begin - if (_T_9715) begin - bht_bank_rd_data_out_1_94 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9716) begin + bht_bank_rd_data_out_1_94 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_94 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_94 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37962,10 +38009,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_95 <= 2'h0; end else if (bht_bank_sel_1_5_15) begin - if (_T_9724) begin - bht_bank_rd_data_out_1_95 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9725) begin + bht_bank_rd_data_out_1_95 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_95 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_95 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37973,10 +38020,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_96 <= 2'h0; end else if (bht_bank_sel_1_6_0) begin - if (_T_9733) begin - bht_bank_rd_data_out_1_96 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9734) begin + bht_bank_rd_data_out_1_96 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_96 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_96 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37984,10 +38031,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_97 <= 2'h0; end else if (bht_bank_sel_1_6_1) begin - if (_T_9742) begin - bht_bank_rd_data_out_1_97 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9743) begin + bht_bank_rd_data_out_1_97 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_97 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_97 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -37995,10 +38042,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_98 <= 2'h0; end else if (bht_bank_sel_1_6_2) begin - if (_T_9751) begin - bht_bank_rd_data_out_1_98 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9752) begin + bht_bank_rd_data_out_1_98 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_98 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_98 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38006,10 +38053,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_99 <= 2'h0; end else if (bht_bank_sel_1_6_3) begin - if (_T_9760) begin - bht_bank_rd_data_out_1_99 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9761) begin + bht_bank_rd_data_out_1_99 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_99 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_99 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38017,10 +38064,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_100 <= 2'h0; end else if (bht_bank_sel_1_6_4) begin - if (_T_9769) begin - bht_bank_rd_data_out_1_100 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9770) begin + bht_bank_rd_data_out_1_100 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_100 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_100 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38028,10 +38075,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_101 <= 2'h0; end else if (bht_bank_sel_1_6_5) begin - if (_T_9778) begin - bht_bank_rd_data_out_1_101 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9779) begin + bht_bank_rd_data_out_1_101 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_101 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_101 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38039,10 +38086,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_102 <= 2'h0; end else if (bht_bank_sel_1_6_6) begin - if (_T_9787) begin - bht_bank_rd_data_out_1_102 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9788) begin + bht_bank_rd_data_out_1_102 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_102 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_102 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38050,10 +38097,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_103 <= 2'h0; end else if (bht_bank_sel_1_6_7) begin - if (_T_9796) begin - bht_bank_rd_data_out_1_103 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9797) begin + bht_bank_rd_data_out_1_103 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_103 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_103 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38061,10 +38108,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_104 <= 2'h0; end else if (bht_bank_sel_1_6_8) begin - if (_T_9805) begin - bht_bank_rd_data_out_1_104 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9806) begin + bht_bank_rd_data_out_1_104 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_104 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_104 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38072,10 +38119,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_105 <= 2'h0; end else if (bht_bank_sel_1_6_9) begin - if (_T_9814) begin - bht_bank_rd_data_out_1_105 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9815) begin + bht_bank_rd_data_out_1_105 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_105 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_105 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38083,10 +38130,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_106 <= 2'h0; end else if (bht_bank_sel_1_6_10) begin - if (_T_9823) begin - bht_bank_rd_data_out_1_106 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9824) begin + bht_bank_rd_data_out_1_106 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_106 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_106 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38094,10 +38141,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_107 <= 2'h0; end else if (bht_bank_sel_1_6_11) begin - if (_T_9832) begin - bht_bank_rd_data_out_1_107 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9833) begin + bht_bank_rd_data_out_1_107 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_107 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_107 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38105,10 +38152,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_108 <= 2'h0; end else if (bht_bank_sel_1_6_12) begin - if (_T_9841) begin - bht_bank_rd_data_out_1_108 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9842) begin + bht_bank_rd_data_out_1_108 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_108 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_108 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38116,10 +38163,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_109 <= 2'h0; end else if (bht_bank_sel_1_6_13) begin - if (_T_9850) begin - bht_bank_rd_data_out_1_109 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9851) begin + bht_bank_rd_data_out_1_109 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_109 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_109 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38127,10 +38174,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_110 <= 2'h0; end else if (bht_bank_sel_1_6_14) begin - if (_T_9859) begin - bht_bank_rd_data_out_1_110 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9860) begin + bht_bank_rd_data_out_1_110 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_110 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_110 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38138,10 +38185,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_111 <= 2'h0; end else if (bht_bank_sel_1_6_15) begin - if (_T_9868) begin - bht_bank_rd_data_out_1_111 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9869) begin + bht_bank_rd_data_out_1_111 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_111 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_111 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38149,10 +38196,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_112 <= 2'h0; end else if (bht_bank_sel_1_7_0) begin - if (_T_9877) begin - bht_bank_rd_data_out_1_112 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9878) begin + bht_bank_rd_data_out_1_112 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_112 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_112 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38160,10 +38207,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_113 <= 2'h0; end else if (bht_bank_sel_1_7_1) begin - if (_T_9886) begin - bht_bank_rd_data_out_1_113 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9887) begin + bht_bank_rd_data_out_1_113 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_113 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_113 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38171,10 +38218,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_114 <= 2'h0; end else if (bht_bank_sel_1_7_2) begin - if (_T_9895) begin - bht_bank_rd_data_out_1_114 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9896) begin + bht_bank_rd_data_out_1_114 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_114 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_114 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38182,10 +38229,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_115 <= 2'h0; end else if (bht_bank_sel_1_7_3) begin - if (_T_9904) begin - bht_bank_rd_data_out_1_115 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9905) begin + bht_bank_rd_data_out_1_115 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_115 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_115 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38193,10 +38240,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_116 <= 2'h0; end else if (bht_bank_sel_1_7_4) begin - if (_T_9913) begin - bht_bank_rd_data_out_1_116 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9914) begin + bht_bank_rd_data_out_1_116 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_116 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_116 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38204,10 +38251,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_117 <= 2'h0; end else if (bht_bank_sel_1_7_5) begin - if (_T_9922) begin - bht_bank_rd_data_out_1_117 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9923) begin + bht_bank_rd_data_out_1_117 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_117 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_117 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38215,10 +38262,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_118 <= 2'h0; end else if (bht_bank_sel_1_7_6) begin - if (_T_9931) begin - bht_bank_rd_data_out_1_118 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9932) begin + bht_bank_rd_data_out_1_118 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_118 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_118 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38226,10 +38273,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_119 <= 2'h0; end else if (bht_bank_sel_1_7_7) begin - if (_T_9940) begin - bht_bank_rd_data_out_1_119 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9941) begin + bht_bank_rd_data_out_1_119 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_119 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_119 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38237,10 +38284,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_120 <= 2'h0; end else if (bht_bank_sel_1_7_8) begin - if (_T_9949) begin - bht_bank_rd_data_out_1_120 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9950) begin + bht_bank_rd_data_out_1_120 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_120 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_120 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38248,10 +38295,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_121 <= 2'h0; end else if (bht_bank_sel_1_7_9) begin - if (_T_9958) begin - bht_bank_rd_data_out_1_121 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9959) begin + bht_bank_rd_data_out_1_121 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_121 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_121 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38259,10 +38306,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_122 <= 2'h0; end else if (bht_bank_sel_1_7_10) begin - if (_T_9967) begin - bht_bank_rd_data_out_1_122 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9968) begin + bht_bank_rd_data_out_1_122 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_122 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_122 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38270,10 +38317,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_123 <= 2'h0; end else if (bht_bank_sel_1_7_11) begin - if (_T_9976) begin - bht_bank_rd_data_out_1_123 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9977) begin + bht_bank_rd_data_out_1_123 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_123 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_123 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38281,10 +38328,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_124 <= 2'h0; end else if (bht_bank_sel_1_7_12) begin - if (_T_9985) begin - bht_bank_rd_data_out_1_124 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9986) begin + bht_bank_rd_data_out_1_124 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_124 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_124 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38292,10 +38339,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_125 <= 2'h0; end else if (bht_bank_sel_1_7_13) begin - if (_T_9994) begin - bht_bank_rd_data_out_1_125 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_9995) begin + bht_bank_rd_data_out_1_125 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_125 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_125 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38303,10 +38350,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_126 <= 2'h0; end else if (bht_bank_sel_1_7_14) begin - if (_T_10003) begin - bht_bank_rd_data_out_1_126 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10004) begin + bht_bank_rd_data_out_1_126 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_126 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_126 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38314,10 +38361,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_127 <= 2'h0; end else if (bht_bank_sel_1_7_15) begin - if (_T_10012) begin - bht_bank_rd_data_out_1_127 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10013) begin + bht_bank_rd_data_out_1_127 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_127 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_127 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38325,10 +38372,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_128 <= 2'h0; end else if (bht_bank_sel_1_8_0) begin - if (_T_10021) begin - bht_bank_rd_data_out_1_128 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10022) begin + bht_bank_rd_data_out_1_128 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_128 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_128 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38336,10 +38383,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_129 <= 2'h0; end else if (bht_bank_sel_1_8_1) begin - if (_T_10030) begin - bht_bank_rd_data_out_1_129 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10031) begin + bht_bank_rd_data_out_1_129 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_129 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_129 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38347,10 +38394,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_130 <= 2'h0; end else if (bht_bank_sel_1_8_2) begin - if (_T_10039) begin - bht_bank_rd_data_out_1_130 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10040) begin + bht_bank_rd_data_out_1_130 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_130 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_130 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38358,10 +38405,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_131 <= 2'h0; end else if (bht_bank_sel_1_8_3) begin - if (_T_10048) begin - bht_bank_rd_data_out_1_131 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10049) begin + bht_bank_rd_data_out_1_131 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_131 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_131 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38369,10 +38416,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_132 <= 2'h0; end else if (bht_bank_sel_1_8_4) begin - if (_T_10057) begin - bht_bank_rd_data_out_1_132 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10058) begin + bht_bank_rd_data_out_1_132 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_132 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_132 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38380,10 +38427,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_133 <= 2'h0; end else if (bht_bank_sel_1_8_5) begin - if (_T_10066) begin - bht_bank_rd_data_out_1_133 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10067) begin + bht_bank_rd_data_out_1_133 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_133 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_133 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38391,10 +38438,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_134 <= 2'h0; end else if (bht_bank_sel_1_8_6) begin - if (_T_10075) begin - bht_bank_rd_data_out_1_134 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10076) begin + bht_bank_rd_data_out_1_134 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_134 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_134 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38402,10 +38449,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_135 <= 2'h0; end else if (bht_bank_sel_1_8_7) begin - if (_T_10084) begin - bht_bank_rd_data_out_1_135 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10085) begin + bht_bank_rd_data_out_1_135 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_135 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_135 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38413,10 +38460,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_136 <= 2'h0; end else if (bht_bank_sel_1_8_8) begin - if (_T_10093) begin - bht_bank_rd_data_out_1_136 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10094) begin + bht_bank_rd_data_out_1_136 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_136 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_136 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38424,10 +38471,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_137 <= 2'h0; end else if (bht_bank_sel_1_8_9) begin - if (_T_10102) begin - bht_bank_rd_data_out_1_137 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10103) begin + bht_bank_rd_data_out_1_137 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_137 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_137 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38435,10 +38482,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_138 <= 2'h0; end else if (bht_bank_sel_1_8_10) begin - if (_T_10111) begin - bht_bank_rd_data_out_1_138 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10112) begin + bht_bank_rd_data_out_1_138 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_138 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_138 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38446,10 +38493,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_139 <= 2'h0; end else if (bht_bank_sel_1_8_11) begin - if (_T_10120) begin - bht_bank_rd_data_out_1_139 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10121) begin + bht_bank_rd_data_out_1_139 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_139 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_139 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38457,10 +38504,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_140 <= 2'h0; end else if (bht_bank_sel_1_8_12) begin - if (_T_10129) begin - bht_bank_rd_data_out_1_140 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10130) begin + bht_bank_rd_data_out_1_140 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_140 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_140 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38468,10 +38515,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_141 <= 2'h0; end else if (bht_bank_sel_1_8_13) begin - if (_T_10138) begin - bht_bank_rd_data_out_1_141 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10139) begin + bht_bank_rd_data_out_1_141 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_141 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_141 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38479,10 +38526,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_142 <= 2'h0; end else if (bht_bank_sel_1_8_14) begin - if (_T_10147) begin - bht_bank_rd_data_out_1_142 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10148) begin + bht_bank_rd_data_out_1_142 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_142 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_142 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38490,10 +38537,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_143 <= 2'h0; end else if (bht_bank_sel_1_8_15) begin - if (_T_10156) begin - bht_bank_rd_data_out_1_143 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10157) begin + bht_bank_rd_data_out_1_143 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_143 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_143 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38501,10 +38548,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_144 <= 2'h0; end else if (bht_bank_sel_1_9_0) begin - if (_T_10165) begin - bht_bank_rd_data_out_1_144 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10166) begin + bht_bank_rd_data_out_1_144 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_144 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_144 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38512,10 +38559,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_145 <= 2'h0; end else if (bht_bank_sel_1_9_1) begin - if (_T_10174) begin - bht_bank_rd_data_out_1_145 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10175) begin + bht_bank_rd_data_out_1_145 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_145 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_145 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38523,10 +38570,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_146 <= 2'h0; end else if (bht_bank_sel_1_9_2) begin - if (_T_10183) begin - bht_bank_rd_data_out_1_146 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10184) begin + bht_bank_rd_data_out_1_146 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_146 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_146 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38534,10 +38581,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_147 <= 2'h0; end else if (bht_bank_sel_1_9_3) begin - if (_T_10192) begin - bht_bank_rd_data_out_1_147 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10193) begin + bht_bank_rd_data_out_1_147 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_147 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_147 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38545,10 +38592,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_148 <= 2'h0; end else if (bht_bank_sel_1_9_4) begin - if (_T_10201) begin - bht_bank_rd_data_out_1_148 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10202) begin + bht_bank_rd_data_out_1_148 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_148 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_148 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38556,10 +38603,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_149 <= 2'h0; end else if (bht_bank_sel_1_9_5) begin - if (_T_10210) begin - bht_bank_rd_data_out_1_149 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10211) begin + bht_bank_rd_data_out_1_149 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_149 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_149 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38567,10 +38614,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_150 <= 2'h0; end else if (bht_bank_sel_1_9_6) begin - if (_T_10219) begin - bht_bank_rd_data_out_1_150 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10220) begin + bht_bank_rd_data_out_1_150 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_150 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_150 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38578,10 +38625,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_151 <= 2'h0; end else if (bht_bank_sel_1_9_7) begin - if (_T_10228) begin - bht_bank_rd_data_out_1_151 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10229) begin + bht_bank_rd_data_out_1_151 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_151 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_151 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38589,10 +38636,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_152 <= 2'h0; end else if (bht_bank_sel_1_9_8) begin - if (_T_10237) begin - bht_bank_rd_data_out_1_152 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10238) begin + bht_bank_rd_data_out_1_152 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_152 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_152 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38600,10 +38647,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_153 <= 2'h0; end else if (bht_bank_sel_1_9_9) begin - if (_T_10246) begin - bht_bank_rd_data_out_1_153 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10247) begin + bht_bank_rd_data_out_1_153 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_153 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_153 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38611,10 +38658,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_154 <= 2'h0; end else if (bht_bank_sel_1_9_10) begin - if (_T_10255) begin - bht_bank_rd_data_out_1_154 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10256) begin + bht_bank_rd_data_out_1_154 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_154 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_154 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38622,10 +38669,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_155 <= 2'h0; end else if (bht_bank_sel_1_9_11) begin - if (_T_10264) begin - bht_bank_rd_data_out_1_155 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10265) begin + bht_bank_rd_data_out_1_155 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_155 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_155 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38633,10 +38680,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_156 <= 2'h0; end else if (bht_bank_sel_1_9_12) begin - if (_T_10273) begin - bht_bank_rd_data_out_1_156 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10274) begin + bht_bank_rd_data_out_1_156 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_156 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_156 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38644,10 +38691,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_157 <= 2'h0; end else if (bht_bank_sel_1_9_13) begin - if (_T_10282) begin - bht_bank_rd_data_out_1_157 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10283) begin + bht_bank_rd_data_out_1_157 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_157 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_157 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38655,10 +38702,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_158 <= 2'h0; end else if (bht_bank_sel_1_9_14) begin - if (_T_10291) begin - bht_bank_rd_data_out_1_158 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10292) begin + bht_bank_rd_data_out_1_158 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_158 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_158 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38666,10 +38713,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_159 <= 2'h0; end else if (bht_bank_sel_1_9_15) begin - if (_T_10300) begin - bht_bank_rd_data_out_1_159 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10301) begin + bht_bank_rd_data_out_1_159 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_159 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_159 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38677,10 +38724,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_160 <= 2'h0; end else if (bht_bank_sel_1_10_0) begin - if (_T_10309) begin - bht_bank_rd_data_out_1_160 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10310) begin + bht_bank_rd_data_out_1_160 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_160 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_160 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38688,10 +38735,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_161 <= 2'h0; end else if (bht_bank_sel_1_10_1) begin - if (_T_10318) begin - bht_bank_rd_data_out_1_161 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10319) begin + bht_bank_rd_data_out_1_161 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_161 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_161 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38699,10 +38746,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_162 <= 2'h0; end else if (bht_bank_sel_1_10_2) begin - if (_T_10327) begin - bht_bank_rd_data_out_1_162 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10328) begin + bht_bank_rd_data_out_1_162 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_162 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_162 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38710,10 +38757,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_163 <= 2'h0; end else if (bht_bank_sel_1_10_3) begin - if (_T_10336) begin - bht_bank_rd_data_out_1_163 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10337) begin + bht_bank_rd_data_out_1_163 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_163 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_163 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38721,10 +38768,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_164 <= 2'h0; end else if (bht_bank_sel_1_10_4) begin - if (_T_10345) begin - bht_bank_rd_data_out_1_164 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10346) begin + bht_bank_rd_data_out_1_164 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_164 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_164 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38732,10 +38779,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_165 <= 2'h0; end else if (bht_bank_sel_1_10_5) begin - if (_T_10354) begin - bht_bank_rd_data_out_1_165 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10355) begin + bht_bank_rd_data_out_1_165 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_165 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_165 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38743,10 +38790,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_166 <= 2'h0; end else if (bht_bank_sel_1_10_6) begin - if (_T_10363) begin - bht_bank_rd_data_out_1_166 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10364) begin + bht_bank_rd_data_out_1_166 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_166 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_166 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38754,10 +38801,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_167 <= 2'h0; end else if (bht_bank_sel_1_10_7) begin - if (_T_10372) begin - bht_bank_rd_data_out_1_167 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10373) begin + bht_bank_rd_data_out_1_167 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_167 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_167 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38765,10 +38812,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_168 <= 2'h0; end else if (bht_bank_sel_1_10_8) begin - if (_T_10381) begin - bht_bank_rd_data_out_1_168 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10382) begin + bht_bank_rd_data_out_1_168 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_168 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_168 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38776,10 +38823,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_169 <= 2'h0; end else if (bht_bank_sel_1_10_9) begin - if (_T_10390) begin - bht_bank_rd_data_out_1_169 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10391) begin + bht_bank_rd_data_out_1_169 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_169 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_169 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38787,10 +38834,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_170 <= 2'h0; end else if (bht_bank_sel_1_10_10) begin - if (_T_10399) begin - bht_bank_rd_data_out_1_170 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10400) begin + bht_bank_rd_data_out_1_170 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_170 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_170 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38798,10 +38845,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_171 <= 2'h0; end else if (bht_bank_sel_1_10_11) begin - if (_T_10408) begin - bht_bank_rd_data_out_1_171 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10409) begin + bht_bank_rd_data_out_1_171 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_171 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_171 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38809,10 +38856,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_172 <= 2'h0; end else if (bht_bank_sel_1_10_12) begin - if (_T_10417) begin - bht_bank_rd_data_out_1_172 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10418) begin + bht_bank_rd_data_out_1_172 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_172 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_172 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38820,10 +38867,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_173 <= 2'h0; end else if (bht_bank_sel_1_10_13) begin - if (_T_10426) begin - bht_bank_rd_data_out_1_173 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10427) begin + bht_bank_rd_data_out_1_173 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_173 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_173 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38831,10 +38878,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_174 <= 2'h0; end else if (bht_bank_sel_1_10_14) begin - if (_T_10435) begin - bht_bank_rd_data_out_1_174 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10436) begin + bht_bank_rd_data_out_1_174 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_174 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_174 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38842,10 +38889,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_175 <= 2'h0; end else if (bht_bank_sel_1_10_15) begin - if (_T_10444) begin - bht_bank_rd_data_out_1_175 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10445) begin + bht_bank_rd_data_out_1_175 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_175 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_175 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38853,10 +38900,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_176 <= 2'h0; end else if (bht_bank_sel_1_11_0) begin - if (_T_10453) begin - bht_bank_rd_data_out_1_176 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10454) begin + bht_bank_rd_data_out_1_176 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_176 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_176 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38864,10 +38911,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_177 <= 2'h0; end else if (bht_bank_sel_1_11_1) begin - if (_T_10462) begin - bht_bank_rd_data_out_1_177 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10463) begin + bht_bank_rd_data_out_1_177 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_177 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_177 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38875,10 +38922,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_178 <= 2'h0; end else if (bht_bank_sel_1_11_2) begin - if (_T_10471) begin - bht_bank_rd_data_out_1_178 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10472) begin + bht_bank_rd_data_out_1_178 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_178 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_178 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38886,10 +38933,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_179 <= 2'h0; end else if (bht_bank_sel_1_11_3) begin - if (_T_10480) begin - bht_bank_rd_data_out_1_179 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10481) begin + bht_bank_rd_data_out_1_179 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_179 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_179 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38897,10 +38944,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_180 <= 2'h0; end else if (bht_bank_sel_1_11_4) begin - if (_T_10489) begin - bht_bank_rd_data_out_1_180 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10490) begin + bht_bank_rd_data_out_1_180 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_180 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_180 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38908,10 +38955,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_181 <= 2'h0; end else if (bht_bank_sel_1_11_5) begin - if (_T_10498) begin - bht_bank_rd_data_out_1_181 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10499) begin + bht_bank_rd_data_out_1_181 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_181 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_181 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38919,10 +38966,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_182 <= 2'h0; end else if (bht_bank_sel_1_11_6) begin - if (_T_10507) begin - bht_bank_rd_data_out_1_182 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10508) begin + bht_bank_rd_data_out_1_182 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_182 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_182 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38930,10 +38977,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_183 <= 2'h0; end else if (bht_bank_sel_1_11_7) begin - if (_T_10516) begin - bht_bank_rd_data_out_1_183 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10517) begin + bht_bank_rd_data_out_1_183 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_183 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_183 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38941,10 +38988,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_184 <= 2'h0; end else if (bht_bank_sel_1_11_8) begin - if (_T_10525) begin - bht_bank_rd_data_out_1_184 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10526) begin + bht_bank_rd_data_out_1_184 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_184 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_184 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38952,10 +38999,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_185 <= 2'h0; end else if (bht_bank_sel_1_11_9) begin - if (_T_10534) begin - bht_bank_rd_data_out_1_185 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10535) begin + bht_bank_rd_data_out_1_185 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_185 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_185 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38963,10 +39010,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_186 <= 2'h0; end else if (bht_bank_sel_1_11_10) begin - if (_T_10543) begin - bht_bank_rd_data_out_1_186 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10544) begin + bht_bank_rd_data_out_1_186 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_186 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_186 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38974,10 +39021,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_187 <= 2'h0; end else if (bht_bank_sel_1_11_11) begin - if (_T_10552) begin - bht_bank_rd_data_out_1_187 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10553) begin + bht_bank_rd_data_out_1_187 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_187 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_187 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38985,10 +39032,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_188 <= 2'h0; end else if (bht_bank_sel_1_11_12) begin - if (_T_10561) begin - bht_bank_rd_data_out_1_188 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10562) begin + bht_bank_rd_data_out_1_188 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_188 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_188 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -38996,10 +39043,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_189 <= 2'h0; end else if (bht_bank_sel_1_11_13) begin - if (_T_10570) begin - bht_bank_rd_data_out_1_189 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10571) begin + bht_bank_rd_data_out_1_189 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_189 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_189 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39007,10 +39054,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_190 <= 2'h0; end else if (bht_bank_sel_1_11_14) begin - if (_T_10579) begin - bht_bank_rd_data_out_1_190 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10580) begin + bht_bank_rd_data_out_1_190 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_190 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_190 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39018,10 +39065,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_191 <= 2'h0; end else if (bht_bank_sel_1_11_15) begin - if (_T_10588) begin - bht_bank_rd_data_out_1_191 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10589) begin + bht_bank_rd_data_out_1_191 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_191 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_191 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39029,10 +39076,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_192 <= 2'h0; end else if (bht_bank_sel_1_12_0) begin - if (_T_10597) begin - bht_bank_rd_data_out_1_192 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10598) begin + bht_bank_rd_data_out_1_192 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_192 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_192 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39040,10 +39087,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_193 <= 2'h0; end else if (bht_bank_sel_1_12_1) begin - if (_T_10606) begin - bht_bank_rd_data_out_1_193 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10607) begin + bht_bank_rd_data_out_1_193 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_193 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_193 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39051,10 +39098,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_194 <= 2'h0; end else if (bht_bank_sel_1_12_2) begin - if (_T_10615) begin - bht_bank_rd_data_out_1_194 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10616) begin + bht_bank_rd_data_out_1_194 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_194 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_194 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39062,10 +39109,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_195 <= 2'h0; end else if (bht_bank_sel_1_12_3) begin - if (_T_10624) begin - bht_bank_rd_data_out_1_195 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10625) begin + bht_bank_rd_data_out_1_195 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_195 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_195 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39073,10 +39120,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_196 <= 2'h0; end else if (bht_bank_sel_1_12_4) begin - if (_T_10633) begin - bht_bank_rd_data_out_1_196 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10634) begin + bht_bank_rd_data_out_1_196 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_196 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_196 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39084,10 +39131,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_197 <= 2'h0; end else if (bht_bank_sel_1_12_5) begin - if (_T_10642) begin - bht_bank_rd_data_out_1_197 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10643) begin + bht_bank_rd_data_out_1_197 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_197 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_197 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39095,10 +39142,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_198 <= 2'h0; end else if (bht_bank_sel_1_12_6) begin - if (_T_10651) begin - bht_bank_rd_data_out_1_198 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10652) begin + bht_bank_rd_data_out_1_198 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_198 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_198 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39106,10 +39153,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_199 <= 2'h0; end else if (bht_bank_sel_1_12_7) begin - if (_T_10660) begin - bht_bank_rd_data_out_1_199 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10661) begin + bht_bank_rd_data_out_1_199 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_199 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_199 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39117,10 +39164,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_200 <= 2'h0; end else if (bht_bank_sel_1_12_8) begin - if (_T_10669) begin - bht_bank_rd_data_out_1_200 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10670) begin + bht_bank_rd_data_out_1_200 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_200 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_200 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39128,10 +39175,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_201 <= 2'h0; end else if (bht_bank_sel_1_12_9) begin - if (_T_10678) begin - bht_bank_rd_data_out_1_201 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10679) begin + bht_bank_rd_data_out_1_201 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_201 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_201 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39139,10 +39186,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_202 <= 2'h0; end else if (bht_bank_sel_1_12_10) begin - if (_T_10687) begin - bht_bank_rd_data_out_1_202 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10688) begin + bht_bank_rd_data_out_1_202 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_202 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_202 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39150,10 +39197,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_203 <= 2'h0; end else if (bht_bank_sel_1_12_11) begin - if (_T_10696) begin - bht_bank_rd_data_out_1_203 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10697) begin + bht_bank_rd_data_out_1_203 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_203 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_203 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39161,10 +39208,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_204 <= 2'h0; end else if (bht_bank_sel_1_12_12) begin - if (_T_10705) begin - bht_bank_rd_data_out_1_204 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10706) begin + bht_bank_rd_data_out_1_204 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_204 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_204 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39172,10 +39219,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_205 <= 2'h0; end else if (bht_bank_sel_1_12_13) begin - if (_T_10714) begin - bht_bank_rd_data_out_1_205 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10715) begin + bht_bank_rd_data_out_1_205 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_205 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_205 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39183,10 +39230,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_206 <= 2'h0; end else if (bht_bank_sel_1_12_14) begin - if (_T_10723) begin - bht_bank_rd_data_out_1_206 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10724) begin + bht_bank_rd_data_out_1_206 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_206 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_206 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39194,10 +39241,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_207 <= 2'h0; end else if (bht_bank_sel_1_12_15) begin - if (_T_10732) begin - bht_bank_rd_data_out_1_207 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10733) begin + bht_bank_rd_data_out_1_207 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_207 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_207 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39205,10 +39252,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_208 <= 2'h0; end else if (bht_bank_sel_1_13_0) begin - if (_T_10741) begin - bht_bank_rd_data_out_1_208 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10742) begin + bht_bank_rd_data_out_1_208 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_208 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_208 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39216,10 +39263,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_209 <= 2'h0; end else if (bht_bank_sel_1_13_1) begin - if (_T_10750) begin - bht_bank_rd_data_out_1_209 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10751) begin + bht_bank_rd_data_out_1_209 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_209 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_209 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39227,10 +39274,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_210 <= 2'h0; end else if (bht_bank_sel_1_13_2) begin - if (_T_10759) begin - bht_bank_rd_data_out_1_210 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10760) begin + bht_bank_rd_data_out_1_210 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_210 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_210 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39238,10 +39285,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_211 <= 2'h0; end else if (bht_bank_sel_1_13_3) begin - if (_T_10768) begin - bht_bank_rd_data_out_1_211 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10769) begin + bht_bank_rd_data_out_1_211 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_211 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_211 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39249,10 +39296,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_212 <= 2'h0; end else if (bht_bank_sel_1_13_4) begin - if (_T_10777) begin - bht_bank_rd_data_out_1_212 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10778) begin + bht_bank_rd_data_out_1_212 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_212 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_212 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39260,10 +39307,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_213 <= 2'h0; end else if (bht_bank_sel_1_13_5) begin - if (_T_10786) begin - bht_bank_rd_data_out_1_213 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10787) begin + bht_bank_rd_data_out_1_213 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_213 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_213 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39271,10 +39318,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_214 <= 2'h0; end else if (bht_bank_sel_1_13_6) begin - if (_T_10795) begin - bht_bank_rd_data_out_1_214 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10796) begin + bht_bank_rd_data_out_1_214 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_214 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_214 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39282,10 +39329,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_215 <= 2'h0; end else if (bht_bank_sel_1_13_7) begin - if (_T_10804) begin - bht_bank_rd_data_out_1_215 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10805) begin + bht_bank_rd_data_out_1_215 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_215 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_215 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39293,10 +39340,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_216 <= 2'h0; end else if (bht_bank_sel_1_13_8) begin - if (_T_10813) begin - bht_bank_rd_data_out_1_216 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10814) begin + bht_bank_rd_data_out_1_216 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_216 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_216 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39304,10 +39351,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_217 <= 2'h0; end else if (bht_bank_sel_1_13_9) begin - if (_T_10822) begin - bht_bank_rd_data_out_1_217 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10823) begin + bht_bank_rd_data_out_1_217 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_217 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_217 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39315,10 +39362,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_218 <= 2'h0; end else if (bht_bank_sel_1_13_10) begin - if (_T_10831) begin - bht_bank_rd_data_out_1_218 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10832) begin + bht_bank_rd_data_out_1_218 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_218 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_218 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39326,10 +39373,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_219 <= 2'h0; end else if (bht_bank_sel_1_13_11) begin - if (_T_10840) begin - bht_bank_rd_data_out_1_219 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10841) begin + bht_bank_rd_data_out_1_219 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_219 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_219 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39337,10 +39384,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_220 <= 2'h0; end else if (bht_bank_sel_1_13_12) begin - if (_T_10849) begin - bht_bank_rd_data_out_1_220 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10850) begin + bht_bank_rd_data_out_1_220 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_220 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_220 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39348,10 +39395,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_221 <= 2'h0; end else if (bht_bank_sel_1_13_13) begin - if (_T_10858) begin - bht_bank_rd_data_out_1_221 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10859) begin + bht_bank_rd_data_out_1_221 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_221 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_221 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39359,10 +39406,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_222 <= 2'h0; end else if (bht_bank_sel_1_13_14) begin - if (_T_10867) begin - bht_bank_rd_data_out_1_222 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10868) begin + bht_bank_rd_data_out_1_222 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_222 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_222 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39370,10 +39417,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_223 <= 2'h0; end else if (bht_bank_sel_1_13_15) begin - if (_T_10876) begin - bht_bank_rd_data_out_1_223 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10877) begin + bht_bank_rd_data_out_1_223 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_223 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_223 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39381,10 +39428,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_224 <= 2'h0; end else if (bht_bank_sel_1_14_0) begin - if (_T_10885) begin - bht_bank_rd_data_out_1_224 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10886) begin + bht_bank_rd_data_out_1_224 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_224 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_224 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39392,10 +39439,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_225 <= 2'h0; end else if (bht_bank_sel_1_14_1) begin - if (_T_10894) begin - bht_bank_rd_data_out_1_225 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10895) begin + bht_bank_rd_data_out_1_225 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_225 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_225 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39403,10 +39450,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_226 <= 2'h0; end else if (bht_bank_sel_1_14_2) begin - if (_T_10903) begin - bht_bank_rd_data_out_1_226 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10904) begin + bht_bank_rd_data_out_1_226 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_226 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_226 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39414,10 +39461,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_227 <= 2'h0; end else if (bht_bank_sel_1_14_3) begin - if (_T_10912) begin - bht_bank_rd_data_out_1_227 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10913) begin + bht_bank_rd_data_out_1_227 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_227 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_227 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39425,10 +39472,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_228 <= 2'h0; end else if (bht_bank_sel_1_14_4) begin - if (_T_10921) begin - bht_bank_rd_data_out_1_228 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10922) begin + bht_bank_rd_data_out_1_228 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_228 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_228 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39436,10 +39483,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_229 <= 2'h0; end else if (bht_bank_sel_1_14_5) begin - if (_T_10930) begin - bht_bank_rd_data_out_1_229 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10931) begin + bht_bank_rd_data_out_1_229 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_229 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_229 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39447,10 +39494,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_230 <= 2'h0; end else if (bht_bank_sel_1_14_6) begin - if (_T_10939) begin - bht_bank_rd_data_out_1_230 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10940) begin + bht_bank_rd_data_out_1_230 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_230 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_230 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39458,10 +39505,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_231 <= 2'h0; end else if (bht_bank_sel_1_14_7) begin - if (_T_10948) begin - bht_bank_rd_data_out_1_231 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10949) begin + bht_bank_rd_data_out_1_231 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_231 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_231 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39469,10 +39516,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_232 <= 2'h0; end else if (bht_bank_sel_1_14_8) begin - if (_T_10957) begin - bht_bank_rd_data_out_1_232 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10958) begin + bht_bank_rd_data_out_1_232 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_232 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_232 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39480,10 +39527,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_233 <= 2'h0; end else if (bht_bank_sel_1_14_9) begin - if (_T_10966) begin - bht_bank_rd_data_out_1_233 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10967) begin + bht_bank_rd_data_out_1_233 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_233 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_233 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39491,10 +39538,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_234 <= 2'h0; end else if (bht_bank_sel_1_14_10) begin - if (_T_10975) begin - bht_bank_rd_data_out_1_234 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10976) begin + bht_bank_rd_data_out_1_234 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_234 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_234 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39502,10 +39549,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_235 <= 2'h0; end else if (bht_bank_sel_1_14_11) begin - if (_T_10984) begin - bht_bank_rd_data_out_1_235 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10985) begin + bht_bank_rd_data_out_1_235 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_235 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_235 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39513,10 +39560,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_236 <= 2'h0; end else if (bht_bank_sel_1_14_12) begin - if (_T_10993) begin - bht_bank_rd_data_out_1_236 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_10994) begin + bht_bank_rd_data_out_1_236 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_236 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_236 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39524,10 +39571,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_237 <= 2'h0; end else if (bht_bank_sel_1_14_13) begin - if (_T_11002) begin - bht_bank_rd_data_out_1_237 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11003) begin + bht_bank_rd_data_out_1_237 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_237 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_237 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39535,10 +39582,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_238 <= 2'h0; end else if (bht_bank_sel_1_14_14) begin - if (_T_11011) begin - bht_bank_rd_data_out_1_238 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11012) begin + bht_bank_rd_data_out_1_238 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_238 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_238 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39546,10 +39593,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_239 <= 2'h0; end else if (bht_bank_sel_1_14_15) begin - if (_T_11020) begin - bht_bank_rd_data_out_1_239 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11021) begin + bht_bank_rd_data_out_1_239 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_239 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_239 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39557,10 +39604,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_240 <= 2'h0; end else if (bht_bank_sel_1_15_0) begin - if (_T_11029) begin - bht_bank_rd_data_out_1_240 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11030) begin + bht_bank_rd_data_out_1_240 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_240 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_240 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39568,10 +39615,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_241 <= 2'h0; end else if (bht_bank_sel_1_15_1) begin - if (_T_11038) begin - bht_bank_rd_data_out_1_241 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11039) begin + bht_bank_rd_data_out_1_241 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_241 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_241 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39579,10 +39626,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_242 <= 2'h0; end else if (bht_bank_sel_1_15_2) begin - if (_T_11047) begin - bht_bank_rd_data_out_1_242 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11048) begin + bht_bank_rd_data_out_1_242 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_242 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_242 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39590,10 +39637,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_243 <= 2'h0; end else if (bht_bank_sel_1_15_3) begin - if (_T_11056) begin - bht_bank_rd_data_out_1_243 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11057) begin + bht_bank_rd_data_out_1_243 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_243 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_243 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39601,10 +39648,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_244 <= 2'h0; end else if (bht_bank_sel_1_15_4) begin - if (_T_11065) begin - bht_bank_rd_data_out_1_244 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11066) begin + bht_bank_rd_data_out_1_244 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_244 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_244 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39612,10 +39659,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_245 <= 2'h0; end else if (bht_bank_sel_1_15_5) begin - if (_T_11074) begin - bht_bank_rd_data_out_1_245 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11075) begin + bht_bank_rd_data_out_1_245 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_245 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_245 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39623,10 +39670,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_246 <= 2'h0; end else if (bht_bank_sel_1_15_6) begin - if (_T_11083) begin - bht_bank_rd_data_out_1_246 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11084) begin + bht_bank_rd_data_out_1_246 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_246 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_246 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39634,10 +39681,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_247 <= 2'h0; end else if (bht_bank_sel_1_15_7) begin - if (_T_11092) begin - bht_bank_rd_data_out_1_247 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11093) begin + bht_bank_rd_data_out_1_247 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_247 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_247 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39645,10 +39692,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_248 <= 2'h0; end else if (bht_bank_sel_1_15_8) begin - if (_T_11101) begin - bht_bank_rd_data_out_1_248 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11102) begin + bht_bank_rd_data_out_1_248 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_248 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_248 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39656,10 +39703,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_249 <= 2'h0; end else if (bht_bank_sel_1_15_9) begin - if (_T_11110) begin - bht_bank_rd_data_out_1_249 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11111) begin + bht_bank_rd_data_out_1_249 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_249 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_249 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39667,10 +39714,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_250 <= 2'h0; end else if (bht_bank_sel_1_15_10) begin - if (_T_11119) begin - bht_bank_rd_data_out_1_250 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11120) begin + bht_bank_rd_data_out_1_250 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_250 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_250 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39678,10 +39725,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_251 <= 2'h0; end else if (bht_bank_sel_1_15_11) begin - if (_T_11128) begin - bht_bank_rd_data_out_1_251 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11129) begin + bht_bank_rd_data_out_1_251 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_251 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_251 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39689,10 +39736,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_252 <= 2'h0; end else if (bht_bank_sel_1_15_12) begin - if (_T_11137) begin - bht_bank_rd_data_out_1_252 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11138) begin + bht_bank_rd_data_out_1_252 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_252 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_252 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39700,10 +39747,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_253 <= 2'h0; end else if (bht_bank_sel_1_15_13) begin - if (_T_11146) begin - bht_bank_rd_data_out_1_253 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11147) begin + bht_bank_rd_data_out_1_253 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_253 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_253 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39711,10 +39758,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_254 <= 2'h0; end else if (bht_bank_sel_1_15_14) begin - if (_T_11155) begin - bht_bank_rd_data_out_1_254 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11156) begin + bht_bank_rd_data_out_1_254 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_254 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_254 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39722,10 +39769,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_1_255 <= 2'h0; end else if (bht_bank_sel_1_15_15) begin - if (_T_11164) begin - bht_bank_rd_data_out_1_255 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_11165) begin + bht_bank_rd_data_out_1_255 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_1_255 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_1_255 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39733,10 +39780,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_0 <= 2'h0; end else if (bht_bank_sel_0_0_0) begin - if (_T_6565) begin - bht_bank_rd_data_out_0_0 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6566) begin + bht_bank_rd_data_out_0_0 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_0 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_0 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39744,10 +39791,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_1 <= 2'h0; end else if (bht_bank_sel_0_0_1) begin - if (_T_6574) begin - bht_bank_rd_data_out_0_1 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6575) begin + bht_bank_rd_data_out_0_1 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_1 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_1 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39755,10 +39802,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_2 <= 2'h0; end else if (bht_bank_sel_0_0_2) begin - if (_T_6583) begin - bht_bank_rd_data_out_0_2 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6584) begin + bht_bank_rd_data_out_0_2 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_2 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_2 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39766,10 +39813,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_3 <= 2'h0; end else if (bht_bank_sel_0_0_3) begin - if (_T_6592) begin - bht_bank_rd_data_out_0_3 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6593) begin + bht_bank_rd_data_out_0_3 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_3 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_3 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39777,10 +39824,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_4 <= 2'h0; end else if (bht_bank_sel_0_0_4) begin - if (_T_6601) begin - bht_bank_rd_data_out_0_4 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6602) begin + bht_bank_rd_data_out_0_4 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_4 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_4 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39788,10 +39835,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_5 <= 2'h0; end else if (bht_bank_sel_0_0_5) begin - if (_T_6610) begin - bht_bank_rd_data_out_0_5 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6611) begin + bht_bank_rd_data_out_0_5 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_5 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_5 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39799,10 +39846,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_6 <= 2'h0; end else if (bht_bank_sel_0_0_6) begin - if (_T_6619) begin - bht_bank_rd_data_out_0_6 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6620) begin + bht_bank_rd_data_out_0_6 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_6 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_6 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39810,10 +39857,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_7 <= 2'h0; end else if (bht_bank_sel_0_0_7) begin - if (_T_6628) begin - bht_bank_rd_data_out_0_7 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6629) begin + bht_bank_rd_data_out_0_7 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_7 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_7 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39821,10 +39868,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_8 <= 2'h0; end else if (bht_bank_sel_0_0_8) begin - if (_T_6637) begin - bht_bank_rd_data_out_0_8 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6638) begin + bht_bank_rd_data_out_0_8 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_8 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_8 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39832,10 +39879,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_9 <= 2'h0; end else if (bht_bank_sel_0_0_9) begin - if (_T_6646) begin - bht_bank_rd_data_out_0_9 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6647) begin + bht_bank_rd_data_out_0_9 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_9 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_9 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39843,10 +39890,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_10 <= 2'h0; end else if (bht_bank_sel_0_0_10) begin - if (_T_6655) begin - bht_bank_rd_data_out_0_10 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6656) begin + bht_bank_rd_data_out_0_10 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_10 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_10 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39854,10 +39901,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_11 <= 2'h0; end else if (bht_bank_sel_0_0_11) begin - if (_T_6664) begin - bht_bank_rd_data_out_0_11 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6665) begin + bht_bank_rd_data_out_0_11 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_11 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_11 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39865,10 +39912,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_12 <= 2'h0; end else if (bht_bank_sel_0_0_12) begin - if (_T_6673) begin - bht_bank_rd_data_out_0_12 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6674) begin + bht_bank_rd_data_out_0_12 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_12 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_12 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39876,10 +39923,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_13 <= 2'h0; end else if (bht_bank_sel_0_0_13) begin - if (_T_6682) begin - bht_bank_rd_data_out_0_13 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6683) begin + bht_bank_rd_data_out_0_13 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_13 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_13 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39887,10 +39934,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_14 <= 2'h0; end else if (bht_bank_sel_0_0_14) begin - if (_T_6691) begin - bht_bank_rd_data_out_0_14 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6692) begin + bht_bank_rd_data_out_0_14 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_14 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_14 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39898,10 +39945,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_15 <= 2'h0; end else if (bht_bank_sel_0_0_15) begin - if (_T_6700) begin - bht_bank_rd_data_out_0_15 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6701) begin + bht_bank_rd_data_out_0_15 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_15 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_15 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39909,10 +39956,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_16 <= 2'h0; end else if (bht_bank_sel_0_1_0) begin - if (_T_6709) begin - bht_bank_rd_data_out_0_16 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6710) begin + bht_bank_rd_data_out_0_16 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_16 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_16 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39920,10 +39967,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_17 <= 2'h0; end else if (bht_bank_sel_0_1_1) begin - if (_T_6718) begin - bht_bank_rd_data_out_0_17 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6719) begin + bht_bank_rd_data_out_0_17 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_17 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_17 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39931,10 +39978,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_18 <= 2'h0; end else if (bht_bank_sel_0_1_2) begin - if (_T_6727) begin - bht_bank_rd_data_out_0_18 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6728) begin + bht_bank_rd_data_out_0_18 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_18 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_18 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39942,10 +39989,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_19 <= 2'h0; end else if (bht_bank_sel_0_1_3) begin - if (_T_6736) begin - bht_bank_rd_data_out_0_19 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6737) begin + bht_bank_rd_data_out_0_19 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_19 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_19 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39953,10 +40000,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_20 <= 2'h0; end else if (bht_bank_sel_0_1_4) begin - if (_T_6745) begin - bht_bank_rd_data_out_0_20 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6746) begin + bht_bank_rd_data_out_0_20 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_20 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_20 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39964,10 +40011,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_21 <= 2'h0; end else if (bht_bank_sel_0_1_5) begin - if (_T_6754) begin - bht_bank_rd_data_out_0_21 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6755) begin + bht_bank_rd_data_out_0_21 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_21 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_21 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39975,10 +40022,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_22 <= 2'h0; end else if (bht_bank_sel_0_1_6) begin - if (_T_6763) begin - bht_bank_rd_data_out_0_22 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6764) begin + bht_bank_rd_data_out_0_22 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_22 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_22 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39986,10 +40033,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_23 <= 2'h0; end else if (bht_bank_sel_0_1_7) begin - if (_T_6772) begin - bht_bank_rd_data_out_0_23 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6773) begin + bht_bank_rd_data_out_0_23 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_23 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_23 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -39997,10 +40044,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_24 <= 2'h0; end else if (bht_bank_sel_0_1_8) begin - if (_T_6781) begin - bht_bank_rd_data_out_0_24 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6782) begin + bht_bank_rd_data_out_0_24 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_24 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_24 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40008,10 +40055,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_25 <= 2'h0; end else if (bht_bank_sel_0_1_9) begin - if (_T_6790) begin - bht_bank_rd_data_out_0_25 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6791) begin + bht_bank_rd_data_out_0_25 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_25 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_25 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40019,10 +40066,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_26 <= 2'h0; end else if (bht_bank_sel_0_1_10) begin - if (_T_6799) begin - bht_bank_rd_data_out_0_26 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6800) begin + bht_bank_rd_data_out_0_26 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_26 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_26 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40030,10 +40077,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_27 <= 2'h0; end else if (bht_bank_sel_0_1_11) begin - if (_T_6808) begin - bht_bank_rd_data_out_0_27 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6809) begin + bht_bank_rd_data_out_0_27 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_27 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_27 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40041,10 +40088,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_28 <= 2'h0; end else if (bht_bank_sel_0_1_12) begin - if (_T_6817) begin - bht_bank_rd_data_out_0_28 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6818) begin + bht_bank_rd_data_out_0_28 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_28 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_28 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40052,10 +40099,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_29 <= 2'h0; end else if (bht_bank_sel_0_1_13) begin - if (_T_6826) begin - bht_bank_rd_data_out_0_29 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6827) begin + bht_bank_rd_data_out_0_29 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_29 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_29 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40063,10 +40110,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_30 <= 2'h0; end else if (bht_bank_sel_0_1_14) begin - if (_T_6835) begin - bht_bank_rd_data_out_0_30 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6836) begin + bht_bank_rd_data_out_0_30 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_30 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_30 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40074,10 +40121,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_31 <= 2'h0; end else if (bht_bank_sel_0_1_15) begin - if (_T_6844) begin - bht_bank_rd_data_out_0_31 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6845) begin + bht_bank_rd_data_out_0_31 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_31 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_31 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40085,10 +40132,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_32 <= 2'h0; end else if (bht_bank_sel_0_2_0) begin - if (_T_6853) begin - bht_bank_rd_data_out_0_32 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6854) begin + bht_bank_rd_data_out_0_32 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_32 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_32 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40096,10 +40143,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_33 <= 2'h0; end else if (bht_bank_sel_0_2_1) begin - if (_T_6862) begin - bht_bank_rd_data_out_0_33 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6863) begin + bht_bank_rd_data_out_0_33 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_33 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_33 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40107,10 +40154,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_34 <= 2'h0; end else if (bht_bank_sel_0_2_2) begin - if (_T_6871) begin - bht_bank_rd_data_out_0_34 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6872) begin + bht_bank_rd_data_out_0_34 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_34 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_34 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40118,10 +40165,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_35 <= 2'h0; end else if (bht_bank_sel_0_2_3) begin - if (_T_6880) begin - bht_bank_rd_data_out_0_35 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6881) begin + bht_bank_rd_data_out_0_35 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_35 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_35 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40129,10 +40176,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_36 <= 2'h0; end else if (bht_bank_sel_0_2_4) begin - if (_T_6889) begin - bht_bank_rd_data_out_0_36 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6890) begin + bht_bank_rd_data_out_0_36 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_36 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_36 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40140,10 +40187,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_37 <= 2'h0; end else if (bht_bank_sel_0_2_5) begin - if (_T_6898) begin - bht_bank_rd_data_out_0_37 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6899) begin + bht_bank_rd_data_out_0_37 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_37 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_37 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40151,10 +40198,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_38 <= 2'h0; end else if (bht_bank_sel_0_2_6) begin - if (_T_6907) begin - bht_bank_rd_data_out_0_38 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6908) begin + bht_bank_rd_data_out_0_38 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_38 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_38 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40162,10 +40209,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_39 <= 2'h0; end else if (bht_bank_sel_0_2_7) begin - if (_T_6916) begin - bht_bank_rd_data_out_0_39 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6917) begin + bht_bank_rd_data_out_0_39 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_39 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_39 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40173,10 +40220,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_40 <= 2'h0; end else if (bht_bank_sel_0_2_8) begin - if (_T_6925) begin - bht_bank_rd_data_out_0_40 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6926) begin + bht_bank_rd_data_out_0_40 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_40 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_40 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40184,10 +40231,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_41 <= 2'h0; end else if (bht_bank_sel_0_2_9) begin - if (_T_6934) begin - bht_bank_rd_data_out_0_41 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6935) begin + bht_bank_rd_data_out_0_41 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_41 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_41 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40195,10 +40242,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_42 <= 2'h0; end else if (bht_bank_sel_0_2_10) begin - if (_T_6943) begin - bht_bank_rd_data_out_0_42 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6944) begin + bht_bank_rd_data_out_0_42 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_42 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_42 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40206,10 +40253,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_43 <= 2'h0; end else if (bht_bank_sel_0_2_11) begin - if (_T_6952) begin - bht_bank_rd_data_out_0_43 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6953) begin + bht_bank_rd_data_out_0_43 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_43 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_43 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40217,10 +40264,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_44 <= 2'h0; end else if (bht_bank_sel_0_2_12) begin - if (_T_6961) begin - bht_bank_rd_data_out_0_44 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6962) begin + bht_bank_rd_data_out_0_44 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_44 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_44 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40228,10 +40275,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_45 <= 2'h0; end else if (bht_bank_sel_0_2_13) begin - if (_T_6970) begin - bht_bank_rd_data_out_0_45 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6971) begin + bht_bank_rd_data_out_0_45 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_45 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_45 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40239,10 +40286,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_46 <= 2'h0; end else if (bht_bank_sel_0_2_14) begin - if (_T_6979) begin - bht_bank_rd_data_out_0_46 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6980) begin + bht_bank_rd_data_out_0_46 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_46 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_46 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40250,10 +40297,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_47 <= 2'h0; end else if (bht_bank_sel_0_2_15) begin - if (_T_6988) begin - bht_bank_rd_data_out_0_47 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6989) begin + bht_bank_rd_data_out_0_47 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_47 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_47 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40261,10 +40308,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_48 <= 2'h0; end else if (bht_bank_sel_0_3_0) begin - if (_T_6997) begin - bht_bank_rd_data_out_0_48 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_6998) begin + bht_bank_rd_data_out_0_48 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_48 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_48 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40272,10 +40319,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_49 <= 2'h0; end else if (bht_bank_sel_0_3_1) begin - if (_T_7006) begin - bht_bank_rd_data_out_0_49 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7007) begin + bht_bank_rd_data_out_0_49 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_49 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_49 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40283,10 +40330,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_50 <= 2'h0; end else if (bht_bank_sel_0_3_2) begin - if (_T_7015) begin - bht_bank_rd_data_out_0_50 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7016) begin + bht_bank_rd_data_out_0_50 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_50 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_50 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40294,10 +40341,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_51 <= 2'h0; end else if (bht_bank_sel_0_3_3) begin - if (_T_7024) begin - bht_bank_rd_data_out_0_51 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7025) begin + bht_bank_rd_data_out_0_51 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_51 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_51 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40305,10 +40352,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_52 <= 2'h0; end else if (bht_bank_sel_0_3_4) begin - if (_T_7033) begin - bht_bank_rd_data_out_0_52 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7034) begin + bht_bank_rd_data_out_0_52 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_52 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_52 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40316,10 +40363,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_53 <= 2'h0; end else if (bht_bank_sel_0_3_5) begin - if (_T_7042) begin - bht_bank_rd_data_out_0_53 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7043) begin + bht_bank_rd_data_out_0_53 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_53 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_53 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40327,10 +40374,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_54 <= 2'h0; end else if (bht_bank_sel_0_3_6) begin - if (_T_7051) begin - bht_bank_rd_data_out_0_54 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7052) begin + bht_bank_rd_data_out_0_54 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_54 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_54 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40338,10 +40385,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_55 <= 2'h0; end else if (bht_bank_sel_0_3_7) begin - if (_T_7060) begin - bht_bank_rd_data_out_0_55 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7061) begin + bht_bank_rd_data_out_0_55 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_55 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_55 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40349,10 +40396,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_56 <= 2'h0; end else if (bht_bank_sel_0_3_8) begin - if (_T_7069) begin - bht_bank_rd_data_out_0_56 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7070) begin + bht_bank_rd_data_out_0_56 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_56 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_56 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40360,10 +40407,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_57 <= 2'h0; end else if (bht_bank_sel_0_3_9) begin - if (_T_7078) begin - bht_bank_rd_data_out_0_57 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7079) begin + bht_bank_rd_data_out_0_57 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_57 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_57 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40371,10 +40418,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_58 <= 2'h0; end else if (bht_bank_sel_0_3_10) begin - if (_T_7087) begin - bht_bank_rd_data_out_0_58 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7088) begin + bht_bank_rd_data_out_0_58 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_58 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_58 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40382,10 +40429,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_59 <= 2'h0; end else if (bht_bank_sel_0_3_11) begin - if (_T_7096) begin - bht_bank_rd_data_out_0_59 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7097) begin + bht_bank_rd_data_out_0_59 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_59 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_59 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40393,10 +40440,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_60 <= 2'h0; end else if (bht_bank_sel_0_3_12) begin - if (_T_7105) begin - bht_bank_rd_data_out_0_60 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7106) begin + bht_bank_rd_data_out_0_60 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_60 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_60 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40404,10 +40451,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_61 <= 2'h0; end else if (bht_bank_sel_0_3_13) begin - if (_T_7114) begin - bht_bank_rd_data_out_0_61 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7115) begin + bht_bank_rd_data_out_0_61 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_61 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_61 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40415,10 +40462,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_62 <= 2'h0; end else if (bht_bank_sel_0_3_14) begin - if (_T_7123) begin - bht_bank_rd_data_out_0_62 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7124) begin + bht_bank_rd_data_out_0_62 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_62 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_62 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40426,10 +40473,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_63 <= 2'h0; end else if (bht_bank_sel_0_3_15) begin - if (_T_7132) begin - bht_bank_rd_data_out_0_63 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7133) begin + bht_bank_rd_data_out_0_63 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_63 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_63 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40437,10 +40484,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_64 <= 2'h0; end else if (bht_bank_sel_0_4_0) begin - if (_T_7141) begin - bht_bank_rd_data_out_0_64 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7142) begin + bht_bank_rd_data_out_0_64 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_64 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_64 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40448,10 +40495,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_65 <= 2'h0; end else if (bht_bank_sel_0_4_1) begin - if (_T_7150) begin - bht_bank_rd_data_out_0_65 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7151) begin + bht_bank_rd_data_out_0_65 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_65 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_65 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40459,10 +40506,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_66 <= 2'h0; end else if (bht_bank_sel_0_4_2) begin - if (_T_7159) begin - bht_bank_rd_data_out_0_66 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7160) begin + bht_bank_rd_data_out_0_66 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_66 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_66 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40470,10 +40517,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_67 <= 2'h0; end else if (bht_bank_sel_0_4_3) begin - if (_T_7168) begin - bht_bank_rd_data_out_0_67 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7169) begin + bht_bank_rd_data_out_0_67 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_67 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_67 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40481,10 +40528,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_68 <= 2'h0; end else if (bht_bank_sel_0_4_4) begin - if (_T_7177) begin - bht_bank_rd_data_out_0_68 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7178) begin + bht_bank_rd_data_out_0_68 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_68 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_68 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40492,10 +40539,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_69 <= 2'h0; end else if (bht_bank_sel_0_4_5) begin - if (_T_7186) begin - bht_bank_rd_data_out_0_69 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7187) begin + bht_bank_rd_data_out_0_69 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_69 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_69 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40503,10 +40550,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_70 <= 2'h0; end else if (bht_bank_sel_0_4_6) begin - if (_T_7195) begin - bht_bank_rd_data_out_0_70 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7196) begin + bht_bank_rd_data_out_0_70 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_70 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_70 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40514,10 +40561,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_71 <= 2'h0; end else if (bht_bank_sel_0_4_7) begin - if (_T_7204) begin - bht_bank_rd_data_out_0_71 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7205) begin + bht_bank_rd_data_out_0_71 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_71 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_71 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40525,10 +40572,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_72 <= 2'h0; end else if (bht_bank_sel_0_4_8) begin - if (_T_7213) begin - bht_bank_rd_data_out_0_72 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7214) begin + bht_bank_rd_data_out_0_72 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_72 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_72 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40536,10 +40583,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_73 <= 2'h0; end else if (bht_bank_sel_0_4_9) begin - if (_T_7222) begin - bht_bank_rd_data_out_0_73 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7223) begin + bht_bank_rd_data_out_0_73 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_73 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_73 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40547,10 +40594,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_74 <= 2'h0; end else if (bht_bank_sel_0_4_10) begin - if (_T_7231) begin - bht_bank_rd_data_out_0_74 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7232) begin + bht_bank_rd_data_out_0_74 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_74 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_74 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40558,10 +40605,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_75 <= 2'h0; end else if (bht_bank_sel_0_4_11) begin - if (_T_7240) begin - bht_bank_rd_data_out_0_75 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7241) begin + bht_bank_rd_data_out_0_75 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_75 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_75 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40569,10 +40616,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_76 <= 2'h0; end else if (bht_bank_sel_0_4_12) begin - if (_T_7249) begin - bht_bank_rd_data_out_0_76 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7250) begin + bht_bank_rd_data_out_0_76 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_76 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_76 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40580,10 +40627,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_77 <= 2'h0; end else if (bht_bank_sel_0_4_13) begin - if (_T_7258) begin - bht_bank_rd_data_out_0_77 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7259) begin + bht_bank_rd_data_out_0_77 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_77 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_77 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40591,10 +40638,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_78 <= 2'h0; end else if (bht_bank_sel_0_4_14) begin - if (_T_7267) begin - bht_bank_rd_data_out_0_78 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7268) begin + bht_bank_rd_data_out_0_78 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_78 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_78 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40602,10 +40649,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_79 <= 2'h0; end else if (bht_bank_sel_0_4_15) begin - if (_T_7276) begin - bht_bank_rd_data_out_0_79 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7277) begin + bht_bank_rd_data_out_0_79 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_79 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_79 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40613,10 +40660,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_80 <= 2'h0; end else if (bht_bank_sel_0_5_0) begin - if (_T_7285) begin - bht_bank_rd_data_out_0_80 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7286) begin + bht_bank_rd_data_out_0_80 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_80 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_80 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40624,10 +40671,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_81 <= 2'h0; end else if (bht_bank_sel_0_5_1) begin - if (_T_7294) begin - bht_bank_rd_data_out_0_81 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7295) begin + bht_bank_rd_data_out_0_81 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_81 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_81 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40635,10 +40682,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_82 <= 2'h0; end else if (bht_bank_sel_0_5_2) begin - if (_T_7303) begin - bht_bank_rd_data_out_0_82 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7304) begin + bht_bank_rd_data_out_0_82 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_82 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_82 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40646,10 +40693,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_83 <= 2'h0; end else if (bht_bank_sel_0_5_3) begin - if (_T_7312) begin - bht_bank_rd_data_out_0_83 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7313) begin + bht_bank_rd_data_out_0_83 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_83 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_83 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40657,10 +40704,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_84 <= 2'h0; end else if (bht_bank_sel_0_5_4) begin - if (_T_7321) begin - bht_bank_rd_data_out_0_84 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7322) begin + bht_bank_rd_data_out_0_84 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_84 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_84 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40668,10 +40715,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_85 <= 2'h0; end else if (bht_bank_sel_0_5_5) begin - if (_T_7330) begin - bht_bank_rd_data_out_0_85 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7331) begin + bht_bank_rd_data_out_0_85 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_85 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_85 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40679,10 +40726,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_86 <= 2'h0; end else if (bht_bank_sel_0_5_6) begin - if (_T_7339) begin - bht_bank_rd_data_out_0_86 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7340) begin + bht_bank_rd_data_out_0_86 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_86 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_86 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40690,10 +40737,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_87 <= 2'h0; end else if (bht_bank_sel_0_5_7) begin - if (_T_7348) begin - bht_bank_rd_data_out_0_87 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7349) begin + bht_bank_rd_data_out_0_87 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_87 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_87 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40701,10 +40748,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_88 <= 2'h0; end else if (bht_bank_sel_0_5_8) begin - if (_T_7357) begin - bht_bank_rd_data_out_0_88 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7358) begin + bht_bank_rd_data_out_0_88 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_88 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_88 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40712,10 +40759,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_89 <= 2'h0; end else if (bht_bank_sel_0_5_9) begin - if (_T_7366) begin - bht_bank_rd_data_out_0_89 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7367) begin + bht_bank_rd_data_out_0_89 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_89 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_89 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40723,10 +40770,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_90 <= 2'h0; end else if (bht_bank_sel_0_5_10) begin - if (_T_7375) begin - bht_bank_rd_data_out_0_90 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7376) begin + bht_bank_rd_data_out_0_90 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_90 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_90 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40734,10 +40781,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_91 <= 2'h0; end else if (bht_bank_sel_0_5_11) begin - if (_T_7384) begin - bht_bank_rd_data_out_0_91 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7385) begin + bht_bank_rd_data_out_0_91 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_91 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_91 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40745,10 +40792,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_92 <= 2'h0; end else if (bht_bank_sel_0_5_12) begin - if (_T_7393) begin - bht_bank_rd_data_out_0_92 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7394) begin + bht_bank_rd_data_out_0_92 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_92 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_92 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40756,10 +40803,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_93 <= 2'h0; end else if (bht_bank_sel_0_5_13) begin - if (_T_7402) begin - bht_bank_rd_data_out_0_93 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7403) begin + bht_bank_rd_data_out_0_93 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_93 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_93 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40767,10 +40814,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_94 <= 2'h0; end else if (bht_bank_sel_0_5_14) begin - if (_T_7411) begin - bht_bank_rd_data_out_0_94 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7412) begin + bht_bank_rd_data_out_0_94 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_94 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_94 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40778,10 +40825,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_95 <= 2'h0; end else if (bht_bank_sel_0_5_15) begin - if (_T_7420) begin - bht_bank_rd_data_out_0_95 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7421) begin + bht_bank_rd_data_out_0_95 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_95 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_95 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40789,10 +40836,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_96 <= 2'h0; end else if (bht_bank_sel_0_6_0) begin - if (_T_7429) begin - bht_bank_rd_data_out_0_96 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7430) begin + bht_bank_rd_data_out_0_96 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_96 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_96 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40800,10 +40847,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_97 <= 2'h0; end else if (bht_bank_sel_0_6_1) begin - if (_T_7438) begin - bht_bank_rd_data_out_0_97 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7439) begin + bht_bank_rd_data_out_0_97 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_97 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_97 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40811,10 +40858,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_98 <= 2'h0; end else if (bht_bank_sel_0_6_2) begin - if (_T_7447) begin - bht_bank_rd_data_out_0_98 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7448) begin + bht_bank_rd_data_out_0_98 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_98 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_98 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40822,10 +40869,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_99 <= 2'h0; end else if (bht_bank_sel_0_6_3) begin - if (_T_7456) begin - bht_bank_rd_data_out_0_99 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7457) begin + bht_bank_rd_data_out_0_99 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_99 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_99 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40833,10 +40880,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_100 <= 2'h0; end else if (bht_bank_sel_0_6_4) begin - if (_T_7465) begin - bht_bank_rd_data_out_0_100 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7466) begin + bht_bank_rd_data_out_0_100 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_100 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_100 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40844,10 +40891,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_101 <= 2'h0; end else if (bht_bank_sel_0_6_5) begin - if (_T_7474) begin - bht_bank_rd_data_out_0_101 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7475) begin + bht_bank_rd_data_out_0_101 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_101 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_101 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40855,10 +40902,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_102 <= 2'h0; end else if (bht_bank_sel_0_6_6) begin - if (_T_7483) begin - bht_bank_rd_data_out_0_102 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7484) begin + bht_bank_rd_data_out_0_102 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_102 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_102 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40866,10 +40913,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_103 <= 2'h0; end else if (bht_bank_sel_0_6_7) begin - if (_T_7492) begin - bht_bank_rd_data_out_0_103 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7493) begin + bht_bank_rd_data_out_0_103 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_103 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_103 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40877,10 +40924,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_104 <= 2'h0; end else if (bht_bank_sel_0_6_8) begin - if (_T_7501) begin - bht_bank_rd_data_out_0_104 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7502) begin + bht_bank_rd_data_out_0_104 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_104 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_104 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40888,10 +40935,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_105 <= 2'h0; end else if (bht_bank_sel_0_6_9) begin - if (_T_7510) begin - bht_bank_rd_data_out_0_105 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7511) begin + bht_bank_rd_data_out_0_105 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_105 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_105 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40899,10 +40946,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_106 <= 2'h0; end else if (bht_bank_sel_0_6_10) begin - if (_T_7519) begin - bht_bank_rd_data_out_0_106 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7520) begin + bht_bank_rd_data_out_0_106 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_106 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_106 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40910,10 +40957,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_107 <= 2'h0; end else if (bht_bank_sel_0_6_11) begin - if (_T_7528) begin - bht_bank_rd_data_out_0_107 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7529) begin + bht_bank_rd_data_out_0_107 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_107 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_107 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40921,10 +40968,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_108 <= 2'h0; end else if (bht_bank_sel_0_6_12) begin - if (_T_7537) begin - bht_bank_rd_data_out_0_108 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7538) begin + bht_bank_rd_data_out_0_108 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_108 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_108 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40932,10 +40979,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_109 <= 2'h0; end else if (bht_bank_sel_0_6_13) begin - if (_T_7546) begin - bht_bank_rd_data_out_0_109 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7547) begin + bht_bank_rd_data_out_0_109 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_109 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_109 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40943,10 +40990,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_110 <= 2'h0; end else if (bht_bank_sel_0_6_14) begin - if (_T_7555) begin - bht_bank_rd_data_out_0_110 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7556) begin + bht_bank_rd_data_out_0_110 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_110 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_110 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40954,10 +41001,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_111 <= 2'h0; end else if (bht_bank_sel_0_6_15) begin - if (_T_7564) begin - bht_bank_rd_data_out_0_111 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7565) begin + bht_bank_rd_data_out_0_111 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_111 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_111 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40965,10 +41012,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_112 <= 2'h0; end else if (bht_bank_sel_0_7_0) begin - if (_T_7573) begin - bht_bank_rd_data_out_0_112 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7574) begin + bht_bank_rd_data_out_0_112 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_112 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_112 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40976,10 +41023,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_113 <= 2'h0; end else if (bht_bank_sel_0_7_1) begin - if (_T_7582) begin - bht_bank_rd_data_out_0_113 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7583) begin + bht_bank_rd_data_out_0_113 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_113 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_113 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40987,10 +41034,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_114 <= 2'h0; end else if (bht_bank_sel_0_7_2) begin - if (_T_7591) begin - bht_bank_rd_data_out_0_114 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7592) begin + bht_bank_rd_data_out_0_114 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_114 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_114 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -40998,10 +41045,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_115 <= 2'h0; end else if (bht_bank_sel_0_7_3) begin - if (_T_7600) begin - bht_bank_rd_data_out_0_115 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7601) begin + bht_bank_rd_data_out_0_115 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_115 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_115 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41009,10 +41056,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_116 <= 2'h0; end else if (bht_bank_sel_0_7_4) begin - if (_T_7609) begin - bht_bank_rd_data_out_0_116 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7610) begin + bht_bank_rd_data_out_0_116 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_116 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_116 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41020,10 +41067,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_117 <= 2'h0; end else if (bht_bank_sel_0_7_5) begin - if (_T_7618) begin - bht_bank_rd_data_out_0_117 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7619) begin + bht_bank_rd_data_out_0_117 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_117 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_117 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41031,10 +41078,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_118 <= 2'h0; end else if (bht_bank_sel_0_7_6) begin - if (_T_7627) begin - bht_bank_rd_data_out_0_118 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7628) begin + bht_bank_rd_data_out_0_118 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_118 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_118 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41042,10 +41089,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_119 <= 2'h0; end else if (bht_bank_sel_0_7_7) begin - if (_T_7636) begin - bht_bank_rd_data_out_0_119 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7637) begin + bht_bank_rd_data_out_0_119 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_119 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_119 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41053,10 +41100,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_120 <= 2'h0; end else if (bht_bank_sel_0_7_8) begin - if (_T_7645) begin - bht_bank_rd_data_out_0_120 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7646) begin + bht_bank_rd_data_out_0_120 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_120 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_120 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41064,10 +41111,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_121 <= 2'h0; end else if (bht_bank_sel_0_7_9) begin - if (_T_7654) begin - bht_bank_rd_data_out_0_121 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7655) begin + bht_bank_rd_data_out_0_121 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_121 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_121 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41075,10 +41122,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_122 <= 2'h0; end else if (bht_bank_sel_0_7_10) begin - if (_T_7663) begin - bht_bank_rd_data_out_0_122 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7664) begin + bht_bank_rd_data_out_0_122 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_122 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_122 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41086,10 +41133,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_123 <= 2'h0; end else if (bht_bank_sel_0_7_11) begin - if (_T_7672) begin - bht_bank_rd_data_out_0_123 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7673) begin + bht_bank_rd_data_out_0_123 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_123 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_123 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41097,10 +41144,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_124 <= 2'h0; end else if (bht_bank_sel_0_7_12) begin - if (_T_7681) begin - bht_bank_rd_data_out_0_124 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7682) begin + bht_bank_rd_data_out_0_124 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_124 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_124 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41108,10 +41155,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_125 <= 2'h0; end else if (bht_bank_sel_0_7_13) begin - if (_T_7690) begin - bht_bank_rd_data_out_0_125 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7691) begin + bht_bank_rd_data_out_0_125 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_125 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_125 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41119,10 +41166,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_126 <= 2'h0; end else if (bht_bank_sel_0_7_14) begin - if (_T_7699) begin - bht_bank_rd_data_out_0_126 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7700) begin + bht_bank_rd_data_out_0_126 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_126 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_126 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41130,10 +41177,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_127 <= 2'h0; end else if (bht_bank_sel_0_7_15) begin - if (_T_7708) begin - bht_bank_rd_data_out_0_127 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7709) begin + bht_bank_rd_data_out_0_127 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_127 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_127 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41141,10 +41188,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_128 <= 2'h0; end else if (bht_bank_sel_0_8_0) begin - if (_T_7717) begin - bht_bank_rd_data_out_0_128 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7718) begin + bht_bank_rd_data_out_0_128 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_128 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_128 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41152,10 +41199,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_129 <= 2'h0; end else if (bht_bank_sel_0_8_1) begin - if (_T_7726) begin - bht_bank_rd_data_out_0_129 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7727) begin + bht_bank_rd_data_out_0_129 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_129 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_129 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41163,10 +41210,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_130 <= 2'h0; end else if (bht_bank_sel_0_8_2) begin - if (_T_7735) begin - bht_bank_rd_data_out_0_130 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7736) begin + bht_bank_rd_data_out_0_130 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_130 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_130 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41174,10 +41221,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_131 <= 2'h0; end else if (bht_bank_sel_0_8_3) begin - if (_T_7744) begin - bht_bank_rd_data_out_0_131 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7745) begin + bht_bank_rd_data_out_0_131 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_131 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_131 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41185,10 +41232,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_132 <= 2'h0; end else if (bht_bank_sel_0_8_4) begin - if (_T_7753) begin - bht_bank_rd_data_out_0_132 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7754) begin + bht_bank_rd_data_out_0_132 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_132 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_132 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41196,10 +41243,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_133 <= 2'h0; end else if (bht_bank_sel_0_8_5) begin - if (_T_7762) begin - bht_bank_rd_data_out_0_133 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7763) begin + bht_bank_rd_data_out_0_133 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_133 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_133 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41207,10 +41254,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_134 <= 2'h0; end else if (bht_bank_sel_0_8_6) begin - if (_T_7771) begin - bht_bank_rd_data_out_0_134 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7772) begin + bht_bank_rd_data_out_0_134 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_134 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_134 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41218,10 +41265,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_135 <= 2'h0; end else if (bht_bank_sel_0_8_7) begin - if (_T_7780) begin - bht_bank_rd_data_out_0_135 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7781) begin + bht_bank_rd_data_out_0_135 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_135 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_135 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41229,10 +41276,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_136 <= 2'h0; end else if (bht_bank_sel_0_8_8) begin - if (_T_7789) begin - bht_bank_rd_data_out_0_136 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7790) begin + bht_bank_rd_data_out_0_136 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_136 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_136 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41240,10 +41287,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_137 <= 2'h0; end else if (bht_bank_sel_0_8_9) begin - if (_T_7798) begin - bht_bank_rd_data_out_0_137 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7799) begin + bht_bank_rd_data_out_0_137 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_137 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_137 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41251,10 +41298,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_138 <= 2'h0; end else if (bht_bank_sel_0_8_10) begin - if (_T_7807) begin - bht_bank_rd_data_out_0_138 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7808) begin + bht_bank_rd_data_out_0_138 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_138 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_138 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41262,10 +41309,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_139 <= 2'h0; end else if (bht_bank_sel_0_8_11) begin - if (_T_7816) begin - bht_bank_rd_data_out_0_139 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7817) begin + bht_bank_rd_data_out_0_139 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_139 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_139 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41273,10 +41320,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_140 <= 2'h0; end else if (bht_bank_sel_0_8_12) begin - if (_T_7825) begin - bht_bank_rd_data_out_0_140 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7826) begin + bht_bank_rd_data_out_0_140 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_140 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_140 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41284,10 +41331,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_141 <= 2'h0; end else if (bht_bank_sel_0_8_13) begin - if (_T_7834) begin - bht_bank_rd_data_out_0_141 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7835) begin + bht_bank_rd_data_out_0_141 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_141 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_141 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41295,10 +41342,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_142 <= 2'h0; end else if (bht_bank_sel_0_8_14) begin - if (_T_7843) begin - bht_bank_rd_data_out_0_142 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7844) begin + bht_bank_rd_data_out_0_142 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_142 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_142 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41306,10 +41353,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_143 <= 2'h0; end else if (bht_bank_sel_0_8_15) begin - if (_T_7852) begin - bht_bank_rd_data_out_0_143 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7853) begin + bht_bank_rd_data_out_0_143 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_143 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_143 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41317,10 +41364,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_144 <= 2'h0; end else if (bht_bank_sel_0_9_0) begin - if (_T_7861) begin - bht_bank_rd_data_out_0_144 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7862) begin + bht_bank_rd_data_out_0_144 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_144 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_144 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41328,10 +41375,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_145 <= 2'h0; end else if (bht_bank_sel_0_9_1) begin - if (_T_7870) begin - bht_bank_rd_data_out_0_145 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7871) begin + bht_bank_rd_data_out_0_145 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_145 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_145 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41339,10 +41386,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_146 <= 2'h0; end else if (bht_bank_sel_0_9_2) begin - if (_T_7879) begin - bht_bank_rd_data_out_0_146 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7880) begin + bht_bank_rd_data_out_0_146 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_146 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_146 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41350,10 +41397,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_147 <= 2'h0; end else if (bht_bank_sel_0_9_3) begin - if (_T_7888) begin - bht_bank_rd_data_out_0_147 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7889) begin + bht_bank_rd_data_out_0_147 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_147 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_147 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41361,10 +41408,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_148 <= 2'h0; end else if (bht_bank_sel_0_9_4) begin - if (_T_7897) begin - bht_bank_rd_data_out_0_148 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7898) begin + bht_bank_rd_data_out_0_148 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_148 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_148 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41372,10 +41419,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_149 <= 2'h0; end else if (bht_bank_sel_0_9_5) begin - if (_T_7906) begin - bht_bank_rd_data_out_0_149 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7907) begin + bht_bank_rd_data_out_0_149 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_149 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_149 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41383,10 +41430,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_150 <= 2'h0; end else if (bht_bank_sel_0_9_6) begin - if (_T_7915) begin - bht_bank_rd_data_out_0_150 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7916) begin + bht_bank_rd_data_out_0_150 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_150 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_150 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41394,10 +41441,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_151 <= 2'h0; end else if (bht_bank_sel_0_9_7) begin - if (_T_7924) begin - bht_bank_rd_data_out_0_151 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7925) begin + bht_bank_rd_data_out_0_151 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_151 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_151 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41405,10 +41452,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_152 <= 2'h0; end else if (bht_bank_sel_0_9_8) begin - if (_T_7933) begin - bht_bank_rd_data_out_0_152 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7934) begin + bht_bank_rd_data_out_0_152 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_152 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_152 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41416,10 +41463,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_153 <= 2'h0; end else if (bht_bank_sel_0_9_9) begin - if (_T_7942) begin - bht_bank_rd_data_out_0_153 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7943) begin + bht_bank_rd_data_out_0_153 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_153 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_153 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41427,10 +41474,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_154 <= 2'h0; end else if (bht_bank_sel_0_9_10) begin - if (_T_7951) begin - bht_bank_rd_data_out_0_154 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7952) begin + bht_bank_rd_data_out_0_154 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_154 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_154 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41438,10 +41485,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_155 <= 2'h0; end else if (bht_bank_sel_0_9_11) begin - if (_T_7960) begin - bht_bank_rd_data_out_0_155 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7961) begin + bht_bank_rd_data_out_0_155 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_155 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_155 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41449,10 +41496,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_156 <= 2'h0; end else if (bht_bank_sel_0_9_12) begin - if (_T_7969) begin - bht_bank_rd_data_out_0_156 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7970) begin + bht_bank_rd_data_out_0_156 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_156 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_156 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41460,10 +41507,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_157 <= 2'h0; end else if (bht_bank_sel_0_9_13) begin - if (_T_7978) begin - bht_bank_rd_data_out_0_157 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7979) begin + bht_bank_rd_data_out_0_157 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_157 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_157 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41471,10 +41518,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_158 <= 2'h0; end else if (bht_bank_sel_0_9_14) begin - if (_T_7987) begin - bht_bank_rd_data_out_0_158 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7988) begin + bht_bank_rd_data_out_0_158 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_158 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_158 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41482,10 +41529,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_159 <= 2'h0; end else if (bht_bank_sel_0_9_15) begin - if (_T_7996) begin - bht_bank_rd_data_out_0_159 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_7997) begin + bht_bank_rd_data_out_0_159 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_159 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_159 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41493,10 +41540,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_160 <= 2'h0; end else if (bht_bank_sel_0_10_0) begin - if (_T_8005) begin - bht_bank_rd_data_out_0_160 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8006) begin + bht_bank_rd_data_out_0_160 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_160 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_160 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41504,10 +41551,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_161 <= 2'h0; end else if (bht_bank_sel_0_10_1) begin - if (_T_8014) begin - bht_bank_rd_data_out_0_161 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8015) begin + bht_bank_rd_data_out_0_161 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_161 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_161 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41515,10 +41562,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_162 <= 2'h0; end else if (bht_bank_sel_0_10_2) begin - if (_T_8023) begin - bht_bank_rd_data_out_0_162 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8024) begin + bht_bank_rd_data_out_0_162 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_162 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_162 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41526,10 +41573,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_163 <= 2'h0; end else if (bht_bank_sel_0_10_3) begin - if (_T_8032) begin - bht_bank_rd_data_out_0_163 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8033) begin + bht_bank_rd_data_out_0_163 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_163 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_163 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41537,10 +41584,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_164 <= 2'h0; end else if (bht_bank_sel_0_10_4) begin - if (_T_8041) begin - bht_bank_rd_data_out_0_164 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8042) begin + bht_bank_rd_data_out_0_164 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_164 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_164 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41548,10 +41595,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_165 <= 2'h0; end else if (bht_bank_sel_0_10_5) begin - if (_T_8050) begin - bht_bank_rd_data_out_0_165 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8051) begin + bht_bank_rd_data_out_0_165 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_165 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_165 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41559,10 +41606,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_166 <= 2'h0; end else if (bht_bank_sel_0_10_6) begin - if (_T_8059) begin - bht_bank_rd_data_out_0_166 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8060) begin + bht_bank_rd_data_out_0_166 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_166 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_166 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41570,10 +41617,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_167 <= 2'h0; end else if (bht_bank_sel_0_10_7) begin - if (_T_8068) begin - bht_bank_rd_data_out_0_167 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8069) begin + bht_bank_rd_data_out_0_167 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_167 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_167 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41581,10 +41628,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_168 <= 2'h0; end else if (bht_bank_sel_0_10_8) begin - if (_T_8077) begin - bht_bank_rd_data_out_0_168 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8078) begin + bht_bank_rd_data_out_0_168 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_168 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_168 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41592,10 +41639,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_169 <= 2'h0; end else if (bht_bank_sel_0_10_9) begin - if (_T_8086) begin - bht_bank_rd_data_out_0_169 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8087) begin + bht_bank_rd_data_out_0_169 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_169 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_169 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41603,10 +41650,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_170 <= 2'h0; end else if (bht_bank_sel_0_10_10) begin - if (_T_8095) begin - bht_bank_rd_data_out_0_170 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8096) begin + bht_bank_rd_data_out_0_170 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_170 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_170 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41614,10 +41661,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_171 <= 2'h0; end else if (bht_bank_sel_0_10_11) begin - if (_T_8104) begin - bht_bank_rd_data_out_0_171 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8105) begin + bht_bank_rd_data_out_0_171 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_171 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_171 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41625,10 +41672,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_172 <= 2'h0; end else if (bht_bank_sel_0_10_12) begin - if (_T_8113) begin - bht_bank_rd_data_out_0_172 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8114) begin + bht_bank_rd_data_out_0_172 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_172 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_172 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41636,10 +41683,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_173 <= 2'h0; end else if (bht_bank_sel_0_10_13) begin - if (_T_8122) begin - bht_bank_rd_data_out_0_173 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8123) begin + bht_bank_rd_data_out_0_173 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_173 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_173 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41647,10 +41694,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_174 <= 2'h0; end else if (bht_bank_sel_0_10_14) begin - if (_T_8131) begin - bht_bank_rd_data_out_0_174 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8132) begin + bht_bank_rd_data_out_0_174 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_174 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_174 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41658,10 +41705,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_175 <= 2'h0; end else if (bht_bank_sel_0_10_15) begin - if (_T_8140) begin - bht_bank_rd_data_out_0_175 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8141) begin + bht_bank_rd_data_out_0_175 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_175 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_175 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41669,10 +41716,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_176 <= 2'h0; end else if (bht_bank_sel_0_11_0) begin - if (_T_8149) begin - bht_bank_rd_data_out_0_176 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8150) begin + bht_bank_rd_data_out_0_176 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_176 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_176 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41680,10 +41727,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_177 <= 2'h0; end else if (bht_bank_sel_0_11_1) begin - if (_T_8158) begin - bht_bank_rd_data_out_0_177 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8159) begin + bht_bank_rd_data_out_0_177 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_177 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_177 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41691,10 +41738,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_178 <= 2'h0; end else if (bht_bank_sel_0_11_2) begin - if (_T_8167) begin - bht_bank_rd_data_out_0_178 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8168) begin + bht_bank_rd_data_out_0_178 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_178 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_178 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41702,10 +41749,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_179 <= 2'h0; end else if (bht_bank_sel_0_11_3) begin - if (_T_8176) begin - bht_bank_rd_data_out_0_179 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8177) begin + bht_bank_rd_data_out_0_179 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_179 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_179 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41713,10 +41760,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_180 <= 2'h0; end else if (bht_bank_sel_0_11_4) begin - if (_T_8185) begin - bht_bank_rd_data_out_0_180 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8186) begin + bht_bank_rd_data_out_0_180 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_180 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_180 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41724,10 +41771,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_181 <= 2'h0; end else if (bht_bank_sel_0_11_5) begin - if (_T_8194) begin - bht_bank_rd_data_out_0_181 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8195) begin + bht_bank_rd_data_out_0_181 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_181 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_181 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41735,10 +41782,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_182 <= 2'h0; end else if (bht_bank_sel_0_11_6) begin - if (_T_8203) begin - bht_bank_rd_data_out_0_182 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8204) begin + bht_bank_rd_data_out_0_182 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_182 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_182 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41746,10 +41793,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_183 <= 2'h0; end else if (bht_bank_sel_0_11_7) begin - if (_T_8212) begin - bht_bank_rd_data_out_0_183 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8213) begin + bht_bank_rd_data_out_0_183 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_183 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_183 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41757,10 +41804,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_184 <= 2'h0; end else if (bht_bank_sel_0_11_8) begin - if (_T_8221) begin - bht_bank_rd_data_out_0_184 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8222) begin + bht_bank_rd_data_out_0_184 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_184 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_184 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41768,10 +41815,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_185 <= 2'h0; end else if (bht_bank_sel_0_11_9) begin - if (_T_8230) begin - bht_bank_rd_data_out_0_185 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8231) begin + bht_bank_rd_data_out_0_185 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_185 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_185 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41779,10 +41826,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_186 <= 2'h0; end else if (bht_bank_sel_0_11_10) begin - if (_T_8239) begin - bht_bank_rd_data_out_0_186 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8240) begin + bht_bank_rd_data_out_0_186 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_186 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_186 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41790,10 +41837,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_187 <= 2'h0; end else if (bht_bank_sel_0_11_11) begin - if (_T_8248) begin - bht_bank_rd_data_out_0_187 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8249) begin + bht_bank_rd_data_out_0_187 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_187 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_187 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41801,10 +41848,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_188 <= 2'h0; end else if (bht_bank_sel_0_11_12) begin - if (_T_8257) begin - bht_bank_rd_data_out_0_188 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8258) begin + bht_bank_rd_data_out_0_188 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_188 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_188 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41812,10 +41859,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_189 <= 2'h0; end else if (bht_bank_sel_0_11_13) begin - if (_T_8266) begin - bht_bank_rd_data_out_0_189 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8267) begin + bht_bank_rd_data_out_0_189 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_189 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_189 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41823,10 +41870,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_190 <= 2'h0; end else if (bht_bank_sel_0_11_14) begin - if (_T_8275) begin - bht_bank_rd_data_out_0_190 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8276) begin + bht_bank_rd_data_out_0_190 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_190 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_190 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41834,10 +41881,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_191 <= 2'h0; end else if (bht_bank_sel_0_11_15) begin - if (_T_8284) begin - bht_bank_rd_data_out_0_191 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8285) begin + bht_bank_rd_data_out_0_191 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_191 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_191 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41845,10 +41892,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_192 <= 2'h0; end else if (bht_bank_sel_0_12_0) begin - if (_T_8293) begin - bht_bank_rd_data_out_0_192 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8294) begin + bht_bank_rd_data_out_0_192 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_192 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_192 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41856,10 +41903,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_193 <= 2'h0; end else if (bht_bank_sel_0_12_1) begin - if (_T_8302) begin - bht_bank_rd_data_out_0_193 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8303) begin + bht_bank_rd_data_out_0_193 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_193 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_193 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41867,10 +41914,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_194 <= 2'h0; end else if (bht_bank_sel_0_12_2) begin - if (_T_8311) begin - bht_bank_rd_data_out_0_194 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8312) begin + bht_bank_rd_data_out_0_194 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_194 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_194 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41878,10 +41925,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_195 <= 2'h0; end else if (bht_bank_sel_0_12_3) begin - if (_T_8320) begin - bht_bank_rd_data_out_0_195 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8321) begin + bht_bank_rd_data_out_0_195 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_195 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_195 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41889,10 +41936,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_196 <= 2'h0; end else if (bht_bank_sel_0_12_4) begin - if (_T_8329) begin - bht_bank_rd_data_out_0_196 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8330) begin + bht_bank_rd_data_out_0_196 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_196 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_196 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41900,10 +41947,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_197 <= 2'h0; end else if (bht_bank_sel_0_12_5) begin - if (_T_8338) begin - bht_bank_rd_data_out_0_197 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8339) begin + bht_bank_rd_data_out_0_197 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_197 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_197 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41911,10 +41958,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_198 <= 2'h0; end else if (bht_bank_sel_0_12_6) begin - if (_T_8347) begin - bht_bank_rd_data_out_0_198 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8348) begin + bht_bank_rd_data_out_0_198 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_198 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_198 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41922,10 +41969,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_199 <= 2'h0; end else if (bht_bank_sel_0_12_7) begin - if (_T_8356) begin - bht_bank_rd_data_out_0_199 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8357) begin + bht_bank_rd_data_out_0_199 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_199 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_199 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41933,10 +41980,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_200 <= 2'h0; end else if (bht_bank_sel_0_12_8) begin - if (_T_8365) begin - bht_bank_rd_data_out_0_200 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8366) begin + bht_bank_rd_data_out_0_200 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_200 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_200 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41944,10 +41991,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_201 <= 2'h0; end else if (bht_bank_sel_0_12_9) begin - if (_T_8374) begin - bht_bank_rd_data_out_0_201 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8375) begin + bht_bank_rd_data_out_0_201 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_201 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_201 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41955,10 +42002,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_202 <= 2'h0; end else if (bht_bank_sel_0_12_10) begin - if (_T_8383) begin - bht_bank_rd_data_out_0_202 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8384) begin + bht_bank_rd_data_out_0_202 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_202 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_202 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41966,10 +42013,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_203 <= 2'h0; end else if (bht_bank_sel_0_12_11) begin - if (_T_8392) begin - bht_bank_rd_data_out_0_203 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8393) begin + bht_bank_rd_data_out_0_203 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_203 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_203 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41977,10 +42024,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_204 <= 2'h0; end else if (bht_bank_sel_0_12_12) begin - if (_T_8401) begin - bht_bank_rd_data_out_0_204 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8402) begin + bht_bank_rd_data_out_0_204 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_204 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_204 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41988,10 +42035,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_205 <= 2'h0; end else if (bht_bank_sel_0_12_13) begin - if (_T_8410) begin - bht_bank_rd_data_out_0_205 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8411) begin + bht_bank_rd_data_out_0_205 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_205 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_205 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -41999,10 +42046,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_206 <= 2'h0; end else if (bht_bank_sel_0_12_14) begin - if (_T_8419) begin - bht_bank_rd_data_out_0_206 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8420) begin + bht_bank_rd_data_out_0_206 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_206 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_206 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42010,10 +42057,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_207 <= 2'h0; end else if (bht_bank_sel_0_12_15) begin - if (_T_8428) begin - bht_bank_rd_data_out_0_207 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8429) begin + bht_bank_rd_data_out_0_207 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_207 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_207 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42021,10 +42068,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_208 <= 2'h0; end else if (bht_bank_sel_0_13_0) begin - if (_T_8437) begin - bht_bank_rd_data_out_0_208 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8438) begin + bht_bank_rd_data_out_0_208 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_208 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_208 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42032,10 +42079,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_209 <= 2'h0; end else if (bht_bank_sel_0_13_1) begin - if (_T_8446) begin - bht_bank_rd_data_out_0_209 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8447) begin + bht_bank_rd_data_out_0_209 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_209 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_209 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42043,10 +42090,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_210 <= 2'h0; end else if (bht_bank_sel_0_13_2) begin - if (_T_8455) begin - bht_bank_rd_data_out_0_210 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8456) begin + bht_bank_rd_data_out_0_210 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_210 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_210 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42054,10 +42101,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_211 <= 2'h0; end else if (bht_bank_sel_0_13_3) begin - if (_T_8464) begin - bht_bank_rd_data_out_0_211 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8465) begin + bht_bank_rd_data_out_0_211 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_211 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_211 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42065,10 +42112,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_212 <= 2'h0; end else if (bht_bank_sel_0_13_4) begin - if (_T_8473) begin - bht_bank_rd_data_out_0_212 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8474) begin + bht_bank_rd_data_out_0_212 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_212 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_212 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42076,10 +42123,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_213 <= 2'h0; end else if (bht_bank_sel_0_13_5) begin - if (_T_8482) begin - bht_bank_rd_data_out_0_213 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8483) begin + bht_bank_rd_data_out_0_213 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_213 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_213 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42087,10 +42134,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_214 <= 2'h0; end else if (bht_bank_sel_0_13_6) begin - if (_T_8491) begin - bht_bank_rd_data_out_0_214 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8492) begin + bht_bank_rd_data_out_0_214 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_214 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_214 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42098,10 +42145,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_215 <= 2'h0; end else if (bht_bank_sel_0_13_7) begin - if (_T_8500) begin - bht_bank_rd_data_out_0_215 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8501) begin + bht_bank_rd_data_out_0_215 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_215 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_215 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42109,10 +42156,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_216 <= 2'h0; end else if (bht_bank_sel_0_13_8) begin - if (_T_8509) begin - bht_bank_rd_data_out_0_216 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8510) begin + bht_bank_rd_data_out_0_216 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_216 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_216 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42120,10 +42167,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_217 <= 2'h0; end else if (bht_bank_sel_0_13_9) begin - if (_T_8518) begin - bht_bank_rd_data_out_0_217 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8519) begin + bht_bank_rd_data_out_0_217 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_217 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_217 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42131,10 +42178,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_218 <= 2'h0; end else if (bht_bank_sel_0_13_10) begin - if (_T_8527) begin - bht_bank_rd_data_out_0_218 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8528) begin + bht_bank_rd_data_out_0_218 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_218 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_218 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42142,10 +42189,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_219 <= 2'h0; end else if (bht_bank_sel_0_13_11) begin - if (_T_8536) begin - bht_bank_rd_data_out_0_219 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8537) begin + bht_bank_rd_data_out_0_219 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_219 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_219 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42153,10 +42200,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_220 <= 2'h0; end else if (bht_bank_sel_0_13_12) begin - if (_T_8545) begin - bht_bank_rd_data_out_0_220 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8546) begin + bht_bank_rd_data_out_0_220 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_220 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_220 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42164,10 +42211,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_221 <= 2'h0; end else if (bht_bank_sel_0_13_13) begin - if (_T_8554) begin - bht_bank_rd_data_out_0_221 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8555) begin + bht_bank_rd_data_out_0_221 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_221 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_221 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42175,10 +42222,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_222 <= 2'h0; end else if (bht_bank_sel_0_13_14) begin - if (_T_8563) begin - bht_bank_rd_data_out_0_222 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8564) begin + bht_bank_rd_data_out_0_222 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_222 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_222 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42186,10 +42233,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_223 <= 2'h0; end else if (bht_bank_sel_0_13_15) begin - if (_T_8572) begin - bht_bank_rd_data_out_0_223 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8573) begin + bht_bank_rd_data_out_0_223 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_223 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_223 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42197,10 +42244,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_224 <= 2'h0; end else if (bht_bank_sel_0_14_0) begin - if (_T_8581) begin - bht_bank_rd_data_out_0_224 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8582) begin + bht_bank_rd_data_out_0_224 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_224 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_224 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42208,10 +42255,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_225 <= 2'h0; end else if (bht_bank_sel_0_14_1) begin - if (_T_8590) begin - bht_bank_rd_data_out_0_225 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8591) begin + bht_bank_rd_data_out_0_225 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_225 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_225 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42219,10 +42266,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_226 <= 2'h0; end else if (bht_bank_sel_0_14_2) begin - if (_T_8599) begin - bht_bank_rd_data_out_0_226 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8600) begin + bht_bank_rd_data_out_0_226 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_226 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_226 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42230,10 +42277,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_227 <= 2'h0; end else if (bht_bank_sel_0_14_3) begin - if (_T_8608) begin - bht_bank_rd_data_out_0_227 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8609) begin + bht_bank_rd_data_out_0_227 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_227 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_227 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42241,10 +42288,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_228 <= 2'h0; end else if (bht_bank_sel_0_14_4) begin - if (_T_8617) begin - bht_bank_rd_data_out_0_228 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8618) begin + bht_bank_rd_data_out_0_228 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_228 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_228 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42252,10 +42299,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_229 <= 2'h0; end else if (bht_bank_sel_0_14_5) begin - if (_T_8626) begin - bht_bank_rd_data_out_0_229 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8627) begin + bht_bank_rd_data_out_0_229 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_229 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_229 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42263,10 +42310,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_230 <= 2'h0; end else if (bht_bank_sel_0_14_6) begin - if (_T_8635) begin - bht_bank_rd_data_out_0_230 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8636) begin + bht_bank_rd_data_out_0_230 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_230 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_230 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42274,10 +42321,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_231 <= 2'h0; end else if (bht_bank_sel_0_14_7) begin - if (_T_8644) begin - bht_bank_rd_data_out_0_231 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8645) begin + bht_bank_rd_data_out_0_231 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_231 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_231 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42285,10 +42332,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_232 <= 2'h0; end else if (bht_bank_sel_0_14_8) begin - if (_T_8653) begin - bht_bank_rd_data_out_0_232 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8654) begin + bht_bank_rd_data_out_0_232 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_232 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_232 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42296,10 +42343,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_233 <= 2'h0; end else if (bht_bank_sel_0_14_9) begin - if (_T_8662) begin - bht_bank_rd_data_out_0_233 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8663) begin + bht_bank_rd_data_out_0_233 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_233 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_233 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42307,10 +42354,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_234 <= 2'h0; end else if (bht_bank_sel_0_14_10) begin - if (_T_8671) begin - bht_bank_rd_data_out_0_234 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8672) begin + bht_bank_rd_data_out_0_234 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_234 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_234 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42318,10 +42365,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_235 <= 2'h0; end else if (bht_bank_sel_0_14_11) begin - if (_T_8680) begin - bht_bank_rd_data_out_0_235 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8681) begin + bht_bank_rd_data_out_0_235 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_235 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_235 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42329,10 +42376,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_236 <= 2'h0; end else if (bht_bank_sel_0_14_12) begin - if (_T_8689) begin - bht_bank_rd_data_out_0_236 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8690) begin + bht_bank_rd_data_out_0_236 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_236 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_236 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42340,10 +42387,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_237 <= 2'h0; end else if (bht_bank_sel_0_14_13) begin - if (_T_8698) begin - bht_bank_rd_data_out_0_237 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8699) begin + bht_bank_rd_data_out_0_237 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_237 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_237 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42351,10 +42398,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_238 <= 2'h0; end else if (bht_bank_sel_0_14_14) begin - if (_T_8707) begin - bht_bank_rd_data_out_0_238 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8708) begin + bht_bank_rd_data_out_0_238 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_238 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_238 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42362,10 +42409,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_239 <= 2'h0; end else if (bht_bank_sel_0_14_15) begin - if (_T_8716) begin - bht_bank_rd_data_out_0_239 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8717) begin + bht_bank_rd_data_out_0_239 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_239 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_239 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42373,10 +42420,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_240 <= 2'h0; end else if (bht_bank_sel_0_15_0) begin - if (_T_8725) begin - bht_bank_rd_data_out_0_240 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8726) begin + bht_bank_rd_data_out_0_240 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_240 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_240 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42384,10 +42431,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_241 <= 2'h0; end else if (bht_bank_sel_0_15_1) begin - if (_T_8734) begin - bht_bank_rd_data_out_0_241 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8735) begin + bht_bank_rd_data_out_0_241 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_241 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_241 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42395,10 +42442,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_242 <= 2'h0; end else if (bht_bank_sel_0_15_2) begin - if (_T_8743) begin - bht_bank_rd_data_out_0_242 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8744) begin + bht_bank_rd_data_out_0_242 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_242 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_242 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42406,10 +42453,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_243 <= 2'h0; end else if (bht_bank_sel_0_15_3) begin - if (_T_8752) begin - bht_bank_rd_data_out_0_243 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8753) begin + bht_bank_rd_data_out_0_243 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_243 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_243 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42417,10 +42464,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_244 <= 2'h0; end else if (bht_bank_sel_0_15_4) begin - if (_T_8761) begin - bht_bank_rd_data_out_0_244 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8762) begin + bht_bank_rd_data_out_0_244 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_244 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_244 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42428,10 +42475,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_245 <= 2'h0; end else if (bht_bank_sel_0_15_5) begin - if (_T_8770) begin - bht_bank_rd_data_out_0_245 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8771) begin + bht_bank_rd_data_out_0_245 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_245 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_245 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42439,10 +42486,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_246 <= 2'h0; end else if (bht_bank_sel_0_15_6) begin - if (_T_8779) begin - bht_bank_rd_data_out_0_246 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8780) begin + bht_bank_rd_data_out_0_246 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_246 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_246 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42450,10 +42497,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_247 <= 2'h0; end else if (bht_bank_sel_0_15_7) begin - if (_T_8788) begin - bht_bank_rd_data_out_0_247 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8789) begin + bht_bank_rd_data_out_0_247 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_247 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_247 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42461,10 +42508,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_248 <= 2'h0; end else if (bht_bank_sel_0_15_8) begin - if (_T_8797) begin - bht_bank_rd_data_out_0_248 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8798) begin + bht_bank_rd_data_out_0_248 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_248 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_248 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42472,10 +42519,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_249 <= 2'h0; end else if (bht_bank_sel_0_15_9) begin - if (_T_8806) begin - bht_bank_rd_data_out_0_249 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8807) begin + bht_bank_rd_data_out_0_249 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_249 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_249 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42483,10 +42530,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_250 <= 2'h0; end else if (bht_bank_sel_0_15_10) begin - if (_T_8815) begin - bht_bank_rd_data_out_0_250 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8816) begin + bht_bank_rd_data_out_0_250 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_250 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_250 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42494,10 +42541,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_251 <= 2'h0; end else if (bht_bank_sel_0_15_11) begin - if (_T_8824) begin - bht_bank_rd_data_out_0_251 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8825) begin + bht_bank_rd_data_out_0_251 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_251 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_251 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42505,10 +42552,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_252 <= 2'h0; end else if (bht_bank_sel_0_15_12) begin - if (_T_8833) begin - bht_bank_rd_data_out_0_252 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8834) begin + bht_bank_rd_data_out_0_252 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_252 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_252 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42516,10 +42563,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_253 <= 2'h0; end else if (bht_bank_sel_0_15_13) begin - if (_T_8842) begin - bht_bank_rd_data_out_0_253 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8843) begin + bht_bank_rd_data_out_0_253 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_253 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_253 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42527,10 +42574,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_254 <= 2'h0; end else if (bht_bank_sel_0_15_14) begin - if (_T_8851) begin - bht_bank_rd_data_out_0_254 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8852) begin + bht_bank_rd_data_out_0_254 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_254 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_254 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42538,10 +42585,10 @@ end // initial if (reset) begin bht_bank_rd_data_out_0_255 <= 2'h0; end else if (bht_bank_sel_0_15_15) begin - if (_T_8860) begin - bht_bank_rd_data_out_0_255 <= io_dec_tlu_br0_r_pkt_bits_hist; + if (_T_8861) begin + bht_bank_rd_data_out_0_255 <= io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; end else begin - bht_bank_rd_data_out_0_255 <= io_exu_mp_pkt_bits_hist; + bht_bank_rd_data_out_0_255 <= io_exu_bp_exu_mp_pkt_bits_hist; end end end @@ -42549,21 +42596,21 @@ end // initial if (reset) begin exu_mp_way_f <= 1'h0; end else begin - exu_mp_way_f <= io_exu_mp_pkt_bits_way; + exu_mp_way_f <= io_exu_bp_exu_mp_pkt_bits_way; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin exu_flush_final_d1 <= 1'h0; end else begin - exu_flush_final_d1 <= io_exu_flush_final; + exu_flush_final_d1 <= io_exu_bp_exu_flush_final; end end always @(posedge rvclkhdr_io_l1clk or posedge reset) begin if (reset) begin btb_lru_b0_f <= 256'h0; end else begin - btb_lru_b0_f <= _T_182 | _T_184; + btb_lru_b0_f <= _T_183 | _T_185; end end always @(posedge rvclkhdr_1_io_l1clk or posedge reset) begin @@ -42577,49 +42624,49 @@ end // initial if (reset) begin rets_out_0 <= 32'h0; end else begin - rets_out_0 <= _T_481 | _T_482; + rets_out_0 <= _T_482 | _T_483; end end always @(posedge rvclkhdr_3_io_l1clk or posedge reset) begin if (reset) begin rets_out_1 <= 32'h0; end else begin - rets_out_1 <= _T_486 | _T_487; + rets_out_1 <= _T_487 | _T_488; end end always @(posedge rvclkhdr_4_io_l1clk or posedge reset) begin if (reset) begin rets_out_2 <= 32'h0; end else begin - rets_out_2 <= _T_491 | _T_492; + rets_out_2 <= _T_492 | _T_493; end end always @(posedge rvclkhdr_5_io_l1clk or posedge reset) begin if (reset) begin rets_out_3 <= 32'h0; end else begin - rets_out_3 <= _T_496 | _T_497; + rets_out_3 <= _T_497 | _T_498; end end always @(posedge rvclkhdr_6_io_l1clk or posedge reset) begin if (reset) begin rets_out_4 <= 32'h0; end else begin - rets_out_4 <= _T_501 | _T_502; + rets_out_4 <= _T_502 | _T_503; end end always @(posedge rvclkhdr_7_io_l1clk or posedge reset) begin if (reset) begin rets_out_5 <= 32'h0; end else begin - rets_out_5 <= _T_506 | _T_507; + rets_out_5 <= _T_507 | _T_508; end end always @(posedge rvclkhdr_8_io_l1clk or posedge reset) begin if (reset) begin rets_out_6 <= 32'h0; end else begin - rets_out_6 <= _T_511 | _T_512; + rets_out_6 <= _T_512 | _T_513; end end always @(posedge rvclkhdr_9_io_l1clk or posedge reset) begin @@ -43158,34 +43205,34 @@ module el2_ifu_aln_ctl( input [1:0] io_ifu_bp_valid_f, input [1:0] io_ifu_bp_ret_f, input io_exu_flush_final, - input io_dec_i0_decode_d, + input io_dec_aln_aln_dec_dec_i0_decode_d, + output [15:0] io_dec_aln_aln_dec_ifu_i0_cinst, + output io_dec_aln_aln_ib_ifu_i0_icaf, + output [1:0] io_dec_aln_aln_ib_ifu_i0_icaf_type, + output io_dec_aln_aln_ib_ifu_i0_icaf_f1, + output io_dec_aln_aln_ib_ifu_i0_dbecc, + output [7:0] io_dec_aln_aln_ib_ifu_i0_bp_index, + output [7:0] io_dec_aln_aln_ib_ifu_i0_bp_fghr, + output [4:0] io_dec_aln_aln_ib_ifu_i0_bp_btag, + output io_dec_aln_aln_ib_ifu_i0_valid, + output [31:0] io_dec_aln_aln_ib_ifu_i0_instr, + output [30:0] io_dec_aln_aln_ib_ifu_i0_pc, + output io_dec_aln_aln_ib_ifu_i0_pc4, + output io_dec_aln_aln_ib_i0_brp_valid, + output [11:0] io_dec_aln_aln_ib_i0_brp_bits_toffset, + output [1:0] io_dec_aln_aln_ib_i0_brp_bits_hist, + output io_dec_aln_aln_ib_i0_brp_bits_br_error, + output io_dec_aln_aln_ib_i0_brp_bits_br_start_error, + output io_dec_aln_aln_ib_i0_brp_bits_bank, + output [30:0] io_dec_aln_aln_ib_i0_brp_bits_prett, + output io_dec_aln_aln_ib_i0_brp_bits_way, + output io_dec_aln_aln_ib_i0_brp_bits_ret, + output io_dec_aln_ifu_pmu_instr_aligned, input [31:0] io_ifu_fetch_data_f, input [1:0] io_ifu_fetch_val, input [30:0] io_ifu_fetch_pc, - output io_ifu_i0_valid, - output io_ifu_i0_icaf, - output [1:0] io_ifu_i0_icaf_type, - output io_ifu_i0_icaf_f1, - output io_ifu_i0_dbecc, - output [31:0] io_ifu_i0_instr, - output [30:0] io_ifu_i0_pc, - output io_ifu_i0_pc4, output io_ifu_fb_consume1, - output io_ifu_fb_consume2, - output [7:0] io_ifu_i0_bp_index, - output [7:0] io_ifu_i0_bp_fghr, - output [4:0] io_ifu_i0_bp_btag, - output io_ifu_pmu_instr_aligned, - output [15:0] io_ifu_i0_cinst, - output io_i0_brp_valid, - output [11:0] io_i0_brp_bits_toffset, - output [1:0] io_i0_brp_bits_hist, - output io_i0_brp_bits_br_error, - output io_i0_brp_bits_br_start_error, - output io_i0_brp_bits_bank, - output [30:0] io_i0_brp_bits_prett, - output io_i0_brp_bits_way, - output io_i0_brp_bits_ret + output io_ifu_fb_consume2 ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -43258,30 +43305,30 @@ module el2_ifu_aln_ctl( wire rvclkhdr_11_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_11_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_11_io_scan_mode; // @[el2_lib.scala 508:23] - wire [15:0] decompressed_io_din; // @[el2_ifu_aln_ctl.scala 366:28] - wire [31:0] decompressed_io_dout; // @[el2_ifu_aln_ctl.scala 366:28] - reg error_stall; // @[el2_ifu_aln_ctl.scala 128:51] - wire _T = error_stall | io_ifu_async_error_start; // @[el2_ifu_aln_ctl.scala 126:34] - wire _T_1 = ~io_exu_flush_final; // @[el2_ifu_aln_ctl.scala 126:64] - reg [1:0] wrptr; // @[el2_ifu_aln_ctl.scala 129:48] - reg [1:0] rdptr; // @[el2_ifu_aln_ctl.scala 130:48] - reg [1:0] f2val; // @[el2_ifu_aln_ctl.scala 132:48] - reg [1:0] f1val; // @[el2_ifu_aln_ctl.scala 133:48] - reg [1:0] f0val; // @[el2_ifu_aln_ctl.scala 134:48] - reg q2off; // @[el2_ifu_aln_ctl.scala 136:48] - reg q1off; // @[el2_ifu_aln_ctl.scala 137:48] - reg q0off; // @[el2_ifu_aln_ctl.scala 138:48] - wire _T_785 = ~error_stall; // @[el2_ifu_aln_ctl.scala 408:39] - wire i0_shift = io_dec_i0_decode_d & _T_785; // @[el2_ifu_aln_ctl.scala 408:37] - wire _T_186 = rdptr == 2'h0; // @[el2_ifu_aln_ctl.scala 188:31] + wire [15:0] decompressed_io_din; // @[el2_ifu_aln_ctl.scala 376:28] + wire [31:0] decompressed_io_dout; // @[el2_ifu_aln_ctl.scala 376:28] + reg error_stall; // @[el2_ifu_aln_ctl.scala 138:51] + wire _T = error_stall | io_ifu_async_error_start; // @[el2_ifu_aln_ctl.scala 136:34] + wire _T_1 = ~io_exu_flush_final; // @[el2_ifu_aln_ctl.scala 136:64] + reg [1:0] wrptr; // @[el2_ifu_aln_ctl.scala 139:48] + reg [1:0] rdptr; // @[el2_ifu_aln_ctl.scala 140:48] + reg [1:0] f2val; // @[el2_ifu_aln_ctl.scala 142:48] + reg [1:0] f1val; // @[el2_ifu_aln_ctl.scala 143:48] + reg [1:0] f0val; // @[el2_ifu_aln_ctl.scala 144:48] + reg q2off; // @[el2_ifu_aln_ctl.scala 146:48] + reg q1off; // @[el2_ifu_aln_ctl.scala 147:48] + reg q0off; // @[el2_ifu_aln_ctl.scala 148:48] + wire _T_785 = ~error_stall; // @[el2_ifu_aln_ctl.scala 418:55] + wire i0_shift = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[el2_ifu_aln_ctl.scala 418:53] + wire _T_186 = rdptr == 2'h0; // @[el2_ifu_aln_ctl.scala 198:31] wire _T_189 = _T_186 & q0off; // @[Mux.scala 27:72] - wire _T_187 = rdptr == 2'h1; // @[el2_ifu_aln_ctl.scala 189:11] + wire _T_187 = rdptr == 2'h1; // @[el2_ifu_aln_ctl.scala 199:11] wire _T_190 = _T_187 & q1off; // @[Mux.scala 27:72] wire _T_192 = _T_189 | _T_190; // @[Mux.scala 27:72] - wire _T_188 = rdptr == 2'h2; // @[el2_ifu_aln_ctl.scala 190:11] + wire _T_188 = rdptr == 2'h2; // @[el2_ifu_aln_ctl.scala 200:11] wire _T_191 = _T_188 & q2off; // @[Mux.scala 27:72] wire q0ptr = _T_192 | _T_191; // @[Mux.scala 27:72] - wire _T_202 = ~q0ptr; // @[el2_ifu_aln_ctl.scala 194:26] + wire _T_202 = ~q0ptr; // @[el2_ifu_aln_ctl.scala 204:26] wire [1:0] q0sel = {q0ptr,_T_202}; // @[Cat.scala 29:58] wire [2:0] qren = {_T_188,_T_187,_T_186}; // @[Cat.scala 29:58] reg [31:0] q1; // @[el2_lib.scala 514:16] @@ -43295,85 +43342,85 @@ module el2_ifu_aln_ctl( wire [63:0] _T_485 = {q0,q2}; // @[Cat.scala 29:58] wire [63:0] _T_488 = qren[2] ? _T_485 : 64'h0; // @[Mux.scala 27:72] wire [63:0] qeff = _T_489 | _T_488; // @[Mux.scala 27:72] - wire [31:0] q0eff = qeff[31:0]; // @[el2_ifu_aln_ctl.scala 310:42] + wire [31:0] q0eff = qeff[31:0]; // @[el2_ifu_aln_ctl.scala 320:42] wire [31:0] _T_496 = q0sel[0] ? q0eff : 32'h0; // @[Mux.scala 27:72] wire [15:0] _T_497 = q0sel[1] ? q0eff[31:16] : 16'h0; // @[Mux.scala 27:72] wire [31:0] _GEN_0 = {{16'd0}, _T_497}; // @[Mux.scala 27:72] wire [31:0] q0final = _T_496 | _GEN_0; // @[Mux.scala 27:72] wire [31:0] _T_520 = f0val[1] ? q0final : 32'h0; // @[Mux.scala 27:72] - wire _T_513 = ~f0val[1]; // @[el2_ifu_aln_ctl.scala 316:58] - wire _T_515 = _T_513 & f0val[0]; // @[el2_ifu_aln_ctl.scala 316:68] + wire _T_513 = ~f0val[1]; // @[el2_ifu_aln_ctl.scala 326:58] + wire _T_515 = _T_513 & f0val[0]; // @[el2_ifu_aln_ctl.scala 326:68] wire _T_197 = _T_186 & q1off; // @[Mux.scala 27:72] wire _T_198 = _T_187 & q2off; // @[Mux.scala 27:72] wire _T_200 = _T_197 | _T_198; // @[Mux.scala 27:72] wire _T_199 = _T_188 & q0off; // @[Mux.scala 27:72] wire q1ptr = _T_200 | _T_199; // @[Mux.scala 27:72] - wire _T_203 = ~q1ptr; // @[el2_ifu_aln_ctl.scala 196:26] + wire _T_203 = ~q1ptr; // @[el2_ifu_aln_ctl.scala 206:26] wire [1:0] q1sel = {q1ptr,_T_203}; // @[Cat.scala 29:58] - wire [31:0] q1eff = qeff[63:32]; // @[el2_ifu_aln_ctl.scala 310:29] + wire [31:0] q1eff = qeff[63:32]; // @[el2_ifu_aln_ctl.scala 320:29] wire [15:0] _T_506 = q1sel[0] ? q1eff[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_507 = q1sel[1] ? q1eff[31:16] : 16'h0; // @[Mux.scala 27:72] wire [15:0] q1final = _T_506 | _T_507; // @[Mux.scala 27:72] wire [31:0] _T_519 = {q1final,q0final[15:0]}; // @[Cat.scala 29:58] wire [31:0] _T_521 = _T_515 ? _T_519 : 32'h0; // @[Mux.scala 27:72] wire [31:0] aligndata = _T_520 | _T_521; // @[Mux.scala 27:72] - wire first4B = aligndata[1:0] == 2'h3; // @[el2_ifu_aln_ctl.scala 348:29] - wire first2B = ~first4B; // @[el2_ifu_aln_ctl.scala 350:17] - wire shift_2B = i0_shift & first2B; // @[el2_ifu_aln_ctl.scala 412:24] + wire first4B = aligndata[1:0] == 2'h3; // @[el2_ifu_aln_ctl.scala 358:29] + wire first2B = ~first4B; // @[el2_ifu_aln_ctl.scala 360:17] + wire shift_2B = i0_shift & first2B; // @[el2_ifu_aln_ctl.scala 422:24] wire [1:0] _T_443 = {1'h0,f0val[1]}; // @[Cat.scala 29:58] wire [1:0] _T_448 = shift_2B ? _T_443 : 2'h0; // @[Mux.scala 27:72] - wire _T_444 = ~shift_2B; // @[el2_ifu_aln_ctl.scala 300:18] - wire shift_4B = i0_shift & first4B; // @[el2_ifu_aln_ctl.scala 413:24] - wire _T_445 = ~shift_4B; // @[el2_ifu_aln_ctl.scala 300:30] - wire _T_446 = _T_444 & _T_445; // @[el2_ifu_aln_ctl.scala 300:28] + wire _T_444 = ~shift_2B; // @[el2_ifu_aln_ctl.scala 310:18] + wire shift_4B = i0_shift & first4B; // @[el2_ifu_aln_ctl.scala 423:24] + wire _T_445 = ~shift_4B; // @[el2_ifu_aln_ctl.scala 310:30] + wire _T_446 = _T_444 & _T_445; // @[el2_ifu_aln_ctl.scala 310:28] wire [1:0] _T_449 = _T_446 ? f0val : 2'h0; // @[Mux.scala 27:72] wire [1:0] sf0val = _T_448 | _T_449; // @[Mux.scala 27:72] - wire sf0_valid = sf0val[0]; // @[el2_ifu_aln_ctl.scala 253:22] - wire _T_351 = ~sf0_valid; // @[el2_ifu_aln_ctl.scala 272:26] - wire _T_802 = f0val[0] & _T_513; // @[el2_ifu_aln_ctl.scala 416:28] - wire f1_shift_2B = _T_802 & shift_4B; // @[el2_ifu_aln_ctl.scala 416:40] + wire sf0_valid = sf0val[0]; // @[el2_ifu_aln_ctl.scala 263:22] + wire _T_351 = ~sf0_valid; // @[el2_ifu_aln_ctl.scala 282:26] + wire _T_802 = f0val[0] & _T_513; // @[el2_ifu_aln_ctl.scala 426:28] + wire f1_shift_2B = _T_802 & shift_4B; // @[el2_ifu_aln_ctl.scala 426:40] wire _T_417 = f1_shift_2B & f1val[1]; // @[Mux.scala 27:72] - wire _T_416 = ~f1_shift_2B; // @[el2_ifu_aln_ctl.scala 293:53] + wire _T_416 = ~f1_shift_2B; // @[el2_ifu_aln_ctl.scala 303:53] wire [1:0] _T_418 = _T_416 ? f1val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_1 = {{1'd0}, _T_417}; // @[Mux.scala 27:72] wire [1:0] sf1val = _GEN_1 | _T_418; // @[Mux.scala 27:72] - wire sf1_valid = sf1val[0]; // @[el2_ifu_aln_ctl.scala 252:22] - wire _T_352 = _T_351 & sf1_valid; // @[el2_ifu_aln_ctl.scala 272:37] - wire f2_valid = f2val[0]; // @[el2_ifu_aln_ctl.scala 251:20] - wire _T_353 = _T_352 & f2_valid; // @[el2_ifu_aln_ctl.scala 272:50] - wire ifvalid = io_ifu_fetch_val[0]; // @[el2_ifu_aln_ctl.scala 261:30] - wire _T_354 = _T_353 & ifvalid; // @[el2_ifu_aln_ctl.scala 272:62] - wire _T_355 = sf0_valid & sf1_valid; // @[el2_ifu_aln_ctl.scala 273:37] - wire _T_356 = ~f2_valid; // @[el2_ifu_aln_ctl.scala 273:52] - wire _T_357 = _T_355 & _T_356; // @[el2_ifu_aln_ctl.scala 273:50] - wire _T_358 = _T_357 & ifvalid; // @[el2_ifu_aln_ctl.scala 273:62] - wire fetch_to_f2 = _T_354 | _T_358; // @[el2_ifu_aln_ctl.scala 272:74] + wire sf1_valid = sf1val[0]; // @[el2_ifu_aln_ctl.scala 262:22] + wire _T_352 = _T_351 & sf1_valid; // @[el2_ifu_aln_ctl.scala 282:37] + wire f2_valid = f2val[0]; // @[el2_ifu_aln_ctl.scala 261:20] + wire _T_353 = _T_352 & f2_valid; // @[el2_ifu_aln_ctl.scala 282:50] + wire ifvalid = io_ifu_fetch_val[0]; // @[el2_ifu_aln_ctl.scala 271:30] + wire _T_354 = _T_353 & ifvalid; // @[el2_ifu_aln_ctl.scala 282:62] + wire _T_355 = sf0_valid & sf1_valid; // @[el2_ifu_aln_ctl.scala 283:37] + wire _T_356 = ~f2_valid; // @[el2_ifu_aln_ctl.scala 283:52] + wire _T_357 = _T_355 & _T_356; // @[el2_ifu_aln_ctl.scala 283:50] + wire _T_358 = _T_357 & ifvalid; // @[el2_ifu_aln_ctl.scala 283:62] + wire fetch_to_f2 = _T_354 | _T_358; // @[el2_ifu_aln_ctl.scala 282:74] reg [30:0] f2pc; // @[el2_lib.scala 514:16] - wire _T_335 = ~sf1_valid; // @[el2_ifu_aln_ctl.scala 268:39] - wire _T_336 = _T_351 & _T_335; // @[el2_ifu_aln_ctl.scala 268:37] - wire _T_337 = _T_336 & f2_valid; // @[el2_ifu_aln_ctl.scala 268:50] - wire _T_338 = _T_337 & ifvalid; // @[el2_ifu_aln_ctl.scala 268:62] - wire _T_342 = _T_352 & _T_356; // @[el2_ifu_aln_ctl.scala 269:50] - wire _T_343 = _T_342 & ifvalid; // @[el2_ifu_aln_ctl.scala 269:62] - wire _T_344 = _T_338 | _T_343; // @[el2_ifu_aln_ctl.scala 268:74] - wire _T_346 = sf0_valid & _T_335; // @[el2_ifu_aln_ctl.scala 270:37] - wire _T_348 = _T_346 & _T_356; // @[el2_ifu_aln_ctl.scala 270:50] - wire _T_349 = _T_348 & ifvalid; // @[el2_ifu_aln_ctl.scala 270:62] - wire fetch_to_f1 = _T_344 | _T_349; // @[el2_ifu_aln_ctl.scala 269:74] - wire _T_25 = fetch_to_f1 | _T_353; // @[el2_ifu_aln_ctl.scala 157:33] + wire _T_335 = ~sf1_valid; // @[el2_ifu_aln_ctl.scala 278:39] + wire _T_336 = _T_351 & _T_335; // @[el2_ifu_aln_ctl.scala 278:37] + wire _T_337 = _T_336 & f2_valid; // @[el2_ifu_aln_ctl.scala 278:50] + wire _T_338 = _T_337 & ifvalid; // @[el2_ifu_aln_ctl.scala 278:62] + wire _T_342 = _T_352 & _T_356; // @[el2_ifu_aln_ctl.scala 279:50] + wire _T_343 = _T_342 & ifvalid; // @[el2_ifu_aln_ctl.scala 279:62] + wire _T_344 = _T_338 | _T_343; // @[el2_ifu_aln_ctl.scala 278:74] + wire _T_346 = sf0_valid & _T_335; // @[el2_ifu_aln_ctl.scala 280:37] + wire _T_348 = _T_346 & _T_356; // @[el2_ifu_aln_ctl.scala 280:50] + wire _T_349 = _T_348 & ifvalid; // @[el2_ifu_aln_ctl.scala 280:62] + wire fetch_to_f1 = _T_344 | _T_349; // @[el2_ifu_aln_ctl.scala 279:74] + wire _T_25 = fetch_to_f1 | _T_353; // @[el2_ifu_aln_ctl.scala 167:33] reg [30:0] f1pc; // @[el2_lib.scala 514:16] - wire _T_332 = _T_336 & _T_356; // @[el2_ifu_aln_ctl.scala 267:50] - wire fetch_to_f0 = _T_332 & ifvalid; // @[el2_ifu_aln_ctl.scala 267:62] - wire _T_27 = fetch_to_f0 | _T_337; // @[el2_ifu_aln_ctl.scala 158:33] - wire _T_28 = _T_27 | _T_352; // @[el2_ifu_aln_ctl.scala 158:47] - wire _T_29 = _T_28 | shift_2B; // @[el2_ifu_aln_ctl.scala 158:61] + wire _T_332 = _T_336 & _T_356; // @[el2_ifu_aln_ctl.scala 277:50] + wire fetch_to_f0 = _T_332 & ifvalid; // @[el2_ifu_aln_ctl.scala 277:62] + wire _T_27 = fetch_to_f0 | _T_337; // @[el2_ifu_aln_ctl.scala 168:33] + wire _T_28 = _T_27 | _T_352; // @[el2_ifu_aln_ctl.scala 168:47] + wire _T_29 = _T_28 | shift_2B; // @[el2_ifu_aln_ctl.scala 168:61] reg [30:0] f0pc; // @[el2_lib.scala 514:16] - wire _T_35 = wrptr == 2'h2; // @[el2_ifu_aln_ctl.scala 161:21] - wire _T_36 = _T_35 & ifvalid; // @[el2_ifu_aln_ctl.scala 161:29] - wire _T_37 = wrptr == 2'h1; // @[el2_ifu_aln_ctl.scala 161:46] - wire _T_38 = _T_37 & ifvalid; // @[el2_ifu_aln_ctl.scala 161:54] - wire _T_39 = wrptr == 2'h0; // @[el2_ifu_aln_ctl.scala 161:71] - wire _T_40 = _T_39 & ifvalid; // @[el2_ifu_aln_ctl.scala 161:79] + wire _T_35 = wrptr == 2'h2; // @[el2_ifu_aln_ctl.scala 171:21] + wire _T_36 = _T_35 & ifvalid; // @[el2_ifu_aln_ctl.scala 171:29] + wire _T_37 = wrptr == 2'h1; // @[el2_ifu_aln_ctl.scala 171:46] + wire _T_38 = _T_37 & ifvalid; // @[el2_ifu_aln_ctl.scala 171:54] + wire _T_39 = wrptr == 2'h0; // @[el2_ifu_aln_ctl.scala 171:71] + wire _T_40 = _T_39 & ifvalid; // @[el2_ifu_aln_ctl.scala 171:79] wire [2:0] qwen = {_T_36,_T_38,_T_40}; // @[Cat.scala 29:58] reg [11:0] brdata2; // @[el2_lib.scala 514:16] reg [11:0] brdata1; // @[el2_lib.scala 514:16] @@ -43381,18 +43428,18 @@ module el2_ifu_aln_ctl( reg [54:0] misc2; // @[el2_lib.scala 514:16] reg [54:0] misc1; // @[el2_lib.scala 514:16] reg [54:0] misc0; // @[el2_lib.scala 514:16] - wire _T_44 = qren[0] & io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 163:34] - wire _T_46 = _T_44 & _T_1; // @[el2_ifu_aln_ctl.scala 163:55] - wire _T_49 = qren[1] & io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 164:14] - wire _T_51 = _T_49 & _T_1; // @[el2_ifu_aln_ctl.scala 164:35] - wire _T_59 = qren[0] & io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 166:14] - wire _T_61 = _T_59 & _T_1; // @[el2_ifu_aln_ctl.scala 166:35] - wire _T_69 = qren[2] & io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 168:14] - wire _T_71 = _T_69 & _T_1; // @[el2_ifu_aln_ctl.scala 168:35] - wire _T_73 = ~io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 169:6] - wire _T_74 = ~io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 169:28] - wire _T_75 = _T_73 & _T_74; // @[el2_ifu_aln_ctl.scala 169:26] - wire _T_77 = _T_75 & _T_1; // @[el2_ifu_aln_ctl.scala 169:48] + wire _T_44 = qren[0] & io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 173:34] + wire _T_46 = _T_44 & _T_1; // @[el2_ifu_aln_ctl.scala 173:55] + wire _T_49 = qren[1] & io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 174:14] + wire _T_51 = _T_49 & _T_1; // @[el2_ifu_aln_ctl.scala 174:35] + wire _T_59 = qren[0] & io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 176:14] + wire _T_61 = _T_59 & _T_1; // @[el2_ifu_aln_ctl.scala 176:35] + wire _T_69 = qren[2] & io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 178:14] + wire _T_71 = _T_69 & _T_1; // @[el2_ifu_aln_ctl.scala 178:35] + wire _T_73 = ~io_ifu_fb_consume1; // @[el2_ifu_aln_ctl.scala 179:6] + wire _T_74 = ~io_ifu_fb_consume2; // @[el2_ifu_aln_ctl.scala 179:28] + wire _T_75 = _T_73 & _T_74; // @[el2_ifu_aln_ctl.scala 179:26] + wire _T_77 = _T_75 & _T_1; // @[el2_ifu_aln_ctl.scala 179:48] wire [1:0] _T_80 = _T_51 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_82 = _T_61 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_85 = _T_77 ? rdptr : 2'h0; // @[Mux.scala 27:72] @@ -43401,43 +43448,43 @@ module el2_ifu_aln_ctl( wire [1:0] _T_88 = _T_86 | _T_82; // @[Mux.scala 27:72] wire [1:0] _GEN_3 = {{1'd0}, _T_71}; // @[Mux.scala 27:72] wire [1:0] _T_90 = _T_88 | _GEN_3; // @[Mux.scala 27:72] - wire _T_95 = qwen[0] & _T_1; // @[el2_ifu_aln_ctl.scala 171:34] - wire _T_99 = qwen[1] & _T_1; // @[el2_ifu_aln_ctl.scala 172:14] - wire _T_105 = ~ifvalid; // @[el2_ifu_aln_ctl.scala 174:6] - wire _T_107 = _T_105 & _T_1; // @[el2_ifu_aln_ctl.scala 174:15] + wire _T_95 = qwen[0] & _T_1; // @[el2_ifu_aln_ctl.scala 181:34] + wire _T_99 = qwen[1] & _T_1; // @[el2_ifu_aln_ctl.scala 182:14] + wire _T_105 = ~ifvalid; // @[el2_ifu_aln_ctl.scala 184:6] + wire _T_107 = _T_105 & _T_1; // @[el2_ifu_aln_ctl.scala 184:15] wire [1:0] _T_110 = _T_99 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_112 = _T_107 ? wrptr : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_4 = {{1'd0}, _T_95}; // @[Mux.scala 27:72] wire [1:0] _T_113 = _GEN_4 | _T_110; // @[Mux.scala 27:72] - wire _T_118 = ~qwen[2]; // @[el2_ifu_aln_ctl.scala 176:26] - wire _T_120 = _T_118 & _T_188; // @[el2_ifu_aln_ctl.scala 176:35] + wire _T_118 = ~qwen[2]; // @[el2_ifu_aln_ctl.scala 186:26] + wire _T_120 = _T_118 & _T_188; // @[el2_ifu_aln_ctl.scala 186:35] wire _T_795 = shift_2B & f0val[0]; // @[Mux.scala 27:72] wire _T_796 = shift_4B & _T_802; // @[Mux.scala 27:72] wire f0_shift_2B = _T_795 | _T_796; // @[Mux.scala 27:72] - wire _T_122 = q2off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 176:74] - wire _T_126 = _T_118 & _T_187; // @[el2_ifu_aln_ctl.scala 177:15] - wire _T_128 = q2off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 177:54] - wire _T_132 = _T_118 & _T_186; // @[el2_ifu_aln_ctl.scala 178:15] + wire _T_122 = q2off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 186:74] + wire _T_126 = _T_118 & _T_187; // @[el2_ifu_aln_ctl.scala 187:15] + wire _T_128 = q2off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 187:54] + wire _T_132 = _T_118 & _T_186; // @[el2_ifu_aln_ctl.scala 188:15] wire _T_134 = _T_120 & _T_122; // @[Mux.scala 27:72] wire _T_135 = _T_126 & _T_128; // @[Mux.scala 27:72] wire _T_136 = _T_132 & q2off; // @[Mux.scala 27:72] wire _T_137 = _T_134 | _T_135; // @[Mux.scala 27:72] - wire _T_141 = ~qwen[1]; // @[el2_ifu_aln_ctl.scala 180:26] - wire _T_143 = _T_141 & _T_187; // @[el2_ifu_aln_ctl.scala 180:35] - wire _T_145 = q1off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 180:74] - wire _T_149 = _T_141 & _T_186; // @[el2_ifu_aln_ctl.scala 181:15] - wire _T_151 = q1off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 181:54] - wire _T_155 = _T_141 & _T_188; // @[el2_ifu_aln_ctl.scala 182:15] + wire _T_141 = ~qwen[1]; // @[el2_ifu_aln_ctl.scala 190:26] + wire _T_143 = _T_141 & _T_187; // @[el2_ifu_aln_ctl.scala 190:35] + wire _T_145 = q1off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 190:74] + wire _T_149 = _T_141 & _T_186; // @[el2_ifu_aln_ctl.scala 191:15] + wire _T_151 = q1off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 191:54] + wire _T_155 = _T_141 & _T_188; // @[el2_ifu_aln_ctl.scala 192:15] wire _T_157 = _T_143 & _T_145; // @[Mux.scala 27:72] wire _T_158 = _T_149 & _T_151; // @[Mux.scala 27:72] wire _T_159 = _T_155 & q1off; // @[Mux.scala 27:72] wire _T_160 = _T_157 | _T_158; // @[Mux.scala 27:72] - wire _T_164 = ~qwen[0]; // @[el2_ifu_aln_ctl.scala 184:26] - wire _T_166 = _T_164 & _T_186; // @[el2_ifu_aln_ctl.scala 184:35] - wire _T_168 = q0off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 184:76] - wire _T_172 = _T_164 & _T_188; // @[el2_ifu_aln_ctl.scala 185:35] - wire _T_174 = q0off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 185:76] - wire _T_178 = _T_164 & _T_187; // @[el2_ifu_aln_ctl.scala 186:35] + wire _T_164 = ~qwen[0]; // @[el2_ifu_aln_ctl.scala 194:26] + wire _T_166 = _T_164 & _T_186; // @[el2_ifu_aln_ctl.scala 194:35] + wire _T_168 = q0off | f0_shift_2B; // @[el2_ifu_aln_ctl.scala 194:76] + wire _T_172 = _T_164 & _T_188; // @[el2_ifu_aln_ctl.scala 195:35] + wire _T_174 = q0off | f1_shift_2B; // @[el2_ifu_aln_ctl.scala 195:76] + wire _T_178 = _T_164 & _T_187; // @[el2_ifu_aln_ctl.scala 196:35] wire _T_180 = _T_166 & _T_168; // @[Mux.scala 27:72] wire _T_181 = _T_172 & _T_174; // @[Mux.scala 27:72] wire _T_182 = _T_178 & q0off; // @[Mux.scala 27:72] @@ -43452,20 +43499,20 @@ module el2_ifu_aln_ctl( wire [109:0] _T_220 = qren[2] ? _T_217 : 110'h0; // @[Mux.scala 27:72] wire [109:0] _T_221 = _T_218 | _T_219; // @[Mux.scala 27:72] wire [109:0] misceff = _T_221 | _T_220; // @[Mux.scala 27:72] - wire [54:0] misc1eff = misceff[109:55]; // @[el2_ifu_aln_ctl.scala 205:25] - wire [54:0] misc0eff = misceff[54:0]; // @[el2_ifu_aln_ctl.scala 206:25] - wire f1dbecc = misc1eff[54]; // @[el2_ifu_aln_ctl.scala 209:25] - wire f1icaf = misc1eff[53]; // @[el2_ifu_aln_ctl.scala 210:21] - wire [1:0] f1ictype = misc1eff[52:51]; // @[el2_ifu_aln_ctl.scala 211:26] - wire [30:0] f1prett = misc1eff[50:20]; // @[el2_ifu_aln_ctl.scala 212:25] - wire [11:0] f1poffset = misc1eff[19:8]; // @[el2_ifu_aln_ctl.scala 213:27] - wire [7:0] f1fghr = misc1eff[7:0]; // @[el2_ifu_aln_ctl.scala 214:24] - wire f0dbecc = misc0eff[54]; // @[el2_ifu_aln_ctl.scala 216:25] - wire f0icaf = misc0eff[53]; // @[el2_ifu_aln_ctl.scala 217:21] - wire [1:0] f0ictype = misc0eff[52:51]; // @[el2_ifu_aln_ctl.scala 218:26] - wire [30:0] f0prett = misc0eff[50:20]; // @[el2_ifu_aln_ctl.scala 219:25] - wire [11:0] f0poffset = misc0eff[19:8]; // @[el2_ifu_aln_ctl.scala 220:27] - wire [7:0] f0fghr = misc0eff[7:0]; // @[el2_ifu_aln_ctl.scala 221:24] + wire [54:0] misc1eff = misceff[109:55]; // @[el2_ifu_aln_ctl.scala 215:25] + wire [54:0] misc0eff = misceff[54:0]; // @[el2_ifu_aln_ctl.scala 216:25] + wire f1dbecc = misc1eff[54]; // @[el2_ifu_aln_ctl.scala 219:25] + wire f1icaf = misc1eff[53]; // @[el2_ifu_aln_ctl.scala 220:21] + wire [1:0] f1ictype = misc1eff[52:51]; // @[el2_ifu_aln_ctl.scala 221:26] + wire [30:0] f1prett = misc1eff[50:20]; // @[el2_ifu_aln_ctl.scala 222:25] + wire [11:0] f1poffset = misc1eff[19:8]; // @[el2_ifu_aln_ctl.scala 223:27] + wire [7:0] f1fghr = misc1eff[7:0]; // @[el2_ifu_aln_ctl.scala 224:24] + wire f0dbecc = misc0eff[54]; // @[el2_ifu_aln_ctl.scala 226:25] + wire f0icaf = misc0eff[53]; // @[el2_ifu_aln_ctl.scala 227:21] + wire [1:0] f0ictype = misc0eff[52:51]; // @[el2_ifu_aln_ctl.scala 228:26] + wire [30:0] f0prett = misc0eff[50:20]; // @[el2_ifu_aln_ctl.scala 229:25] + wire [11:0] f0poffset = misc0eff[19:8]; // @[el2_ifu_aln_ctl.scala 230:27] + wire [7:0] f0fghr = misc0eff[7:0]; // @[el2_ifu_aln_ctl.scala 231:24] wire [5:0] _T_241 = {io_ifu_bp_hist1_f[0],io_ifu_bp_hist0_f[0],io_ifu_bp_pc4_f[0],io_ifu_bp_way_f[0],io_ifu_bp_valid_f[0],io_ifu_bp_ret_f[0]}; // @[Cat.scala 29:58] wire [5:0] _T_246 = {io_ifu_bp_hist1_f[1],io_ifu_bp_hist0_f[1],io_ifu_bp_pc4_f[1],io_ifu_bp_way_f[1],io_ifu_bp_valid_f[1],io_ifu_bp_ret_f[1]}; // @[Cat.scala 29:58] wire [23:0] _T_250 = {brdata1,brdata0}; // @[Cat.scala 29:58] @@ -43476,8 +43523,8 @@ module el2_ifu_aln_ctl( wire [23:0] _T_259 = qren[2] ? _T_256 : 24'h0; // @[Mux.scala 27:72] wire [23:0] _T_260 = _T_257 | _T_258; // @[Mux.scala 27:72] wire [23:0] brdataeff = _T_260 | _T_259; // @[Mux.scala 27:72] - wire [11:0] brdata0eff = brdataeff[11:0]; // @[el2_ifu_aln_ctl.scala 231:43] - wire [11:0] brdata1eff = brdataeff[23:12]; // @[el2_ifu_aln_ctl.scala 231:61] + wire [11:0] brdata0eff = brdataeff[11:0]; // @[el2_ifu_aln_ctl.scala 241:43] + wire [11:0] brdata1eff = brdataeff[23:12]; // @[el2_ifu_aln_ctl.scala 241:61] wire [11:0] _T_267 = q0sel[0] ? brdata0eff : 12'h0; // @[Mux.scala 27:72] wire [5:0] _T_268 = q0sel[1] ? brdata0eff[11:6] : 6'h0; // @[Mux.scala 27:72] wire [11:0] _GEN_5 = {{6'd0}, _T_268}; // @[Mux.scala 27:72] @@ -43498,55 +43545,55 @@ module el2_ifu_aln_ctl( wire [1:0] f1pc4 = {brdata1final[9],brdata1final[3]}; // @[Cat.scala 29:58] wire [1:0] f1hist0 = {brdata1final[10],brdata1final[4]}; // @[Cat.scala 29:58] wire [1:0] f1hist1 = {brdata1final[11],brdata1final[5]}; // @[Cat.scala 29:58] - wire consume_fb0 = _T_351 & f0val[0]; // @[el2_ifu_aln_ctl.scala 255:32] - wire consume_fb1 = _T_335 & f1val[0]; // @[el2_ifu_aln_ctl.scala 256:32] - wire _T_311 = ~consume_fb1; // @[el2_ifu_aln_ctl.scala 258:39] - wire _T_312 = consume_fb0 & _T_311; // @[el2_ifu_aln_ctl.scala 258:37] - wire _T_315 = consume_fb0 & consume_fb1; // @[el2_ifu_aln_ctl.scala 259:37] - wire [30:0] f0pc_plus1 = f0pc + 31'h1; // @[el2_ifu_aln_ctl.scala 275:25] - wire [30:0] f1pc_plus1 = f1pc + 31'h1; // @[el2_ifu_aln_ctl.scala 277:25] + wire consume_fb0 = _T_351 & f0val[0]; // @[el2_ifu_aln_ctl.scala 265:32] + wire consume_fb1 = _T_335 & f1val[0]; // @[el2_ifu_aln_ctl.scala 266:32] + wire _T_311 = ~consume_fb1; // @[el2_ifu_aln_ctl.scala 268:39] + wire _T_312 = consume_fb0 & _T_311; // @[el2_ifu_aln_ctl.scala 268:37] + wire _T_315 = consume_fb0 & consume_fb1; // @[el2_ifu_aln_ctl.scala 269:37] + wire [30:0] f0pc_plus1 = f0pc + 31'h1; // @[el2_ifu_aln_ctl.scala 285:25] + wire [30:0] f1pc_plus1 = f1pc + 31'h1; // @[el2_ifu_aln_ctl.scala 287:25] wire [30:0] _T_363 = f1_shift_2B ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] - wire [30:0] _T_364 = _T_363 & f1pc_plus1; // @[el2_ifu_aln_ctl.scala 279:38] + wire [30:0] _T_364 = _T_363 & f1pc_plus1; // @[el2_ifu_aln_ctl.scala 289:38] wire [30:0] _T_367 = _T_416 ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] - wire [30:0] _T_368 = _T_367 & f1pc; // @[el2_ifu_aln_ctl.scala 279:78] - wire [30:0] sf1pc = _T_364 | _T_368; // @[el2_ifu_aln_ctl.scala 279:52] - wire _T_371 = ~fetch_to_f1; // @[el2_ifu_aln_ctl.scala 283:6] - wire _T_372 = ~_T_353; // @[el2_ifu_aln_ctl.scala 283:21] - wire _T_373 = _T_371 & _T_372; // @[el2_ifu_aln_ctl.scala 283:19] + wire [30:0] _T_368 = _T_367 & f1pc; // @[el2_ifu_aln_ctl.scala 289:78] + wire [30:0] sf1pc = _T_364 | _T_368; // @[el2_ifu_aln_ctl.scala 289:52] + wire _T_371 = ~fetch_to_f1; // @[el2_ifu_aln_ctl.scala 293:6] + wire _T_372 = ~_T_353; // @[el2_ifu_aln_ctl.scala 293:21] + wire _T_373 = _T_371 & _T_372; // @[el2_ifu_aln_ctl.scala 293:19] wire [30:0] _T_375 = fetch_to_f1 ? io_ifu_fetch_pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_376 = _T_353 ? f2pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_377 = _T_373 ? sf1pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_378 = _T_375 | _T_376; // @[Mux.scala 27:72] - wire _T_384 = ~fetch_to_f0; // @[el2_ifu_aln_ctl.scala 288:24] - wire _T_385 = ~_T_337; // @[el2_ifu_aln_ctl.scala 288:39] - wire _T_386 = _T_384 & _T_385; // @[el2_ifu_aln_ctl.scala 288:37] - wire _T_387 = ~_T_352; // @[el2_ifu_aln_ctl.scala 288:54] - wire _T_388 = _T_386 & _T_387; // @[el2_ifu_aln_ctl.scala 288:52] + wire _T_384 = ~fetch_to_f0; // @[el2_ifu_aln_ctl.scala 298:24] + wire _T_385 = ~_T_337; // @[el2_ifu_aln_ctl.scala 298:39] + wire _T_386 = _T_384 & _T_385; // @[el2_ifu_aln_ctl.scala 298:37] + wire _T_387 = ~_T_352; // @[el2_ifu_aln_ctl.scala 298:54] + wire _T_388 = _T_386 & _T_387; // @[el2_ifu_aln_ctl.scala 298:52] wire [30:0] _T_390 = fetch_to_f0 ? io_ifu_fetch_pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_391 = _T_337 ? f2pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_392 = _T_352 ? sf1pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_393 = _T_388 ? f0pc_plus1 : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_394 = _T_390 | _T_391; // @[Mux.scala 27:72] wire [30:0] _T_395 = _T_394 | _T_392; // @[Mux.scala 27:72] - wire _T_399 = fetch_to_f2 & _T_1; // @[el2_ifu_aln_ctl.scala 290:38] - wire _T_401 = ~fetch_to_f2; // @[el2_ifu_aln_ctl.scala 291:25] - wire _T_403 = _T_401 & _T_372; // @[el2_ifu_aln_ctl.scala 291:38] - wire _T_405 = _T_403 & _T_385; // @[el2_ifu_aln_ctl.scala 291:53] - wire _T_407 = _T_405 & _T_1; // @[el2_ifu_aln_ctl.scala 291:68] + wire _T_399 = fetch_to_f2 & _T_1; // @[el2_ifu_aln_ctl.scala 300:38] + wire _T_401 = ~fetch_to_f2; // @[el2_ifu_aln_ctl.scala 301:25] + wire _T_403 = _T_401 & _T_372; // @[el2_ifu_aln_ctl.scala 301:38] + wire _T_405 = _T_403 & _T_385; // @[el2_ifu_aln_ctl.scala 301:53] + wire _T_407 = _T_405 & _T_1; // @[el2_ifu_aln_ctl.scala 301:68] wire [1:0] _T_409 = _T_399 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_410 = _T_407 ? f2val : 2'h0; // @[Mux.scala 27:72] - wire _T_422 = fetch_to_f1 & _T_1; // @[el2_ifu_aln_ctl.scala 295:39] - wire _T_425 = _T_353 & _T_1; // @[el2_ifu_aln_ctl.scala 296:54] - wire _T_431 = _T_373 & _T_387; // @[el2_ifu_aln_ctl.scala 297:54] - wire _T_433 = _T_431 & _T_1; // @[el2_ifu_aln_ctl.scala 297:69] + wire _T_422 = fetch_to_f1 & _T_1; // @[el2_ifu_aln_ctl.scala 305:39] + wire _T_425 = _T_353 & _T_1; // @[el2_ifu_aln_ctl.scala 306:54] + wire _T_431 = _T_373 & _T_387; // @[el2_ifu_aln_ctl.scala 307:54] + wire _T_433 = _T_431 & _T_1; // @[el2_ifu_aln_ctl.scala 307:69] wire [1:0] _T_435 = _T_422 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_436 = _T_425 ? f2val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_437 = _T_433 ? sf1val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_438 = _T_435 | _T_436; // @[Mux.scala 27:72] - wire _T_453 = fetch_to_f0 & _T_1; // @[el2_ifu_aln_ctl.scala 302:38] - wire _T_456 = _T_337 & _T_1; // @[el2_ifu_aln_ctl.scala 303:54] - wire _T_459 = _T_352 & _T_1; // @[el2_ifu_aln_ctl.scala 304:69] - wire _T_467 = _T_388 & _T_1; // @[el2_ifu_aln_ctl.scala 305:69] + wire _T_453 = fetch_to_f0 & _T_1; // @[el2_ifu_aln_ctl.scala 312:38] + wire _T_456 = _T_337 & _T_1; // @[el2_ifu_aln_ctl.scala 313:54] + wire _T_459 = _T_352 & _T_1; // @[el2_ifu_aln_ctl.scala 314:69] + wire _T_467 = _T_388 & _T_1; // @[el2_ifu_aln_ctl.scala 315:69] wire [1:0] _T_469 = _T_453 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_470 = _T_456 ? f2val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_471 = _T_459 ? sf1val : 2'h0; // @[Mux.scala 27:72] @@ -43596,18 +43643,18 @@ module el2_ifu_aln_ctl( wire [30:0] secondpc = _T_647 | _T_648; // @[Mux.scala 27:72] wire _T_657 = first4B & alignval[1]; // @[Mux.scala 27:72] wire _T_658 = first2B & alignval[0]; // @[Mux.scala 27:72] - wire _T_662 = |alignicaf; // @[el2_ifu_aln_ctl.scala 354:59] + wire _T_662 = |alignicaf; // @[el2_ifu_aln_ctl.scala 364:74] wire _T_665 = first4B & _T_662; // @[Mux.scala 27:72] wire _T_666 = first2B & alignicaf[0]; // @[Mux.scala 27:72] - wire _T_671 = first4B & _T_513; // @[el2_ifu_aln_ctl.scala 356:39] - wire _T_673 = _T_671 & f0val[0]; // @[el2_ifu_aln_ctl.scala 356:51] - wire _T_675 = ~alignicaf[0]; // @[el2_ifu_aln_ctl.scala 356:64] - wire _T_676 = _T_673 & _T_675; // @[el2_ifu_aln_ctl.scala 356:62] - wire _T_678 = ~aligndbecc[0]; // @[el2_ifu_aln_ctl.scala 356:80] - wire _T_679 = _T_676 & _T_678; // @[el2_ifu_aln_ctl.scala 356:78] - wire icaf_eff = alignicaf[1] | aligndbecc[1]; // @[el2_ifu_aln_ctl.scala 358:31] - wire _T_684 = first4B & icaf_eff; // @[el2_ifu_aln_ctl.scala 360:32] - wire _T_687 = |aligndbecc; // @[el2_ifu_aln_ctl.scala 362:59] + wire _T_671 = first4B & _T_513; // @[el2_ifu_aln_ctl.scala 366:54] + wire _T_673 = _T_671 & f0val[0]; // @[el2_ifu_aln_ctl.scala 366:66] + wire _T_675 = ~alignicaf[0]; // @[el2_ifu_aln_ctl.scala 366:79] + wire _T_676 = _T_673 & _T_675; // @[el2_ifu_aln_ctl.scala 366:77] + wire _T_678 = ~aligndbecc[0]; // @[el2_ifu_aln_ctl.scala 366:95] + wire _T_679 = _T_676 & _T_678; // @[el2_ifu_aln_ctl.scala 366:93] + wire icaf_eff = alignicaf[1] | aligndbecc[1]; // @[el2_ifu_aln_ctl.scala 368:31] + wire _T_684 = first4B & icaf_eff; // @[el2_ifu_aln_ctl.scala 370:47] + wire _T_687 = |aligndbecc; // @[el2_ifu_aln_ctl.scala 372:74] wire _T_690 = first4B & _T_687; // @[Mux.scala 27:72] wire _T_691 = first2B & aligndbecc[0]; // @[Mux.scala 27:72] wire [31:0] _T_696 = first4B ? aligndata : 32'h0; // @[Mux.scala 27:72] @@ -43620,28 +43667,28 @@ module el2_ifu_aln_ctl( wire [4:0] firstbrtag_hash = _T_712 ^ f0pc[23:19]; // @[el2_lib.scala 182:111] wire [4:0] _T_717 = secondpc[13:9] ^ secondpc[18:14]; // @[el2_lib.scala 182:111] wire [4:0] secondbrtag_hash = _T_717 ^ secondpc[23:19]; // @[el2_lib.scala 182:111] - wire _T_719 = first2B & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 378:30] - wire _T_721 = first4B & alignbrend[1]; // @[el2_ifu_aln_ctl.scala 378:58] - wire _T_722 = _T_719 | _T_721; // @[el2_ifu_aln_ctl.scala 378:47] - wire _T_726 = _T_657 & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 378:100] - wire _T_729 = first2B & alignret[0]; // @[el2_ifu_aln_ctl.scala 380:34] - wire _T_731 = first4B & alignret[1]; // @[el2_ifu_aln_ctl.scala 380:60] - wire _T_734 = first2B & alignpc4[0]; // @[el2_ifu_aln_ctl.scala 382:29] - wire _T_736 = first4B & alignpc4[1]; // @[el2_ifu_aln_ctl.scala 382:55] - wire i0_brp_pc4 = _T_734 | _T_736; // @[el2_ifu_aln_ctl.scala 382:44] - wire _T_738 = first2B | alignbrend[0]; // @[el2_ifu_aln_ctl.scala 384:38] - wire _T_744 = first2B & alignhist1[0]; // @[el2_ifu_aln_ctl.scala 386:39] - wire _T_746 = first4B & alignhist1[1]; // @[el2_ifu_aln_ctl.scala 386:67] - wire _T_747 = _T_744 | _T_746; // @[el2_ifu_aln_ctl.scala 386:56] - wire _T_749 = first2B & alignhist0[0]; // @[el2_ifu_aln_ctl.scala 387:14] - wire _T_751 = first4B & alignhist0[1]; // @[el2_ifu_aln_ctl.scala 387:42] - wire _T_752 = _T_749 | _T_751; // @[el2_ifu_aln_ctl.scala 387:31] - wire i0_ends_f1 = first4B & _T_515; // @[el2_ifu_aln_ctl.scala 389:28] - wire _T_768 = io_i0_brp_valid & i0_brp_pc4; // @[el2_ifu_aln_ctl.scala 398:47] - wire _T_769 = _T_768 & first2B; // @[el2_ifu_aln_ctl.scala 398:61] - wire _T_770 = ~i0_brp_pc4; // @[el2_ifu_aln_ctl.scala 398:94] - wire _T_771 = io_i0_brp_valid & _T_770; // @[el2_ifu_aln_ctl.scala 398:92] - wire _T_772 = _T_771 & first4B; // @[el2_ifu_aln_ctl.scala 398:106] + wire _T_719 = first2B & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 388:45] + wire _T_721 = first4B & alignbrend[1]; // @[el2_ifu_aln_ctl.scala 388:73] + wire _T_722 = _T_719 | _T_721; // @[el2_ifu_aln_ctl.scala 388:62] + wire _T_726 = _T_657 & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 388:115] + wire _T_729 = first2B & alignret[0]; // @[el2_ifu_aln_ctl.scala 390:49] + wire _T_731 = first4B & alignret[1]; // @[el2_ifu_aln_ctl.scala 390:75] + wire _T_734 = first2B & alignpc4[0]; // @[el2_ifu_aln_ctl.scala 392:29] + wire _T_736 = first4B & alignpc4[1]; // @[el2_ifu_aln_ctl.scala 392:55] + wire i0_brp_pc4 = _T_734 | _T_736; // @[el2_ifu_aln_ctl.scala 392:44] + wire _T_738 = first2B | alignbrend[0]; // @[el2_ifu_aln_ctl.scala 394:53] + wire _T_744 = first2B & alignhist1[0]; // @[el2_ifu_aln_ctl.scala 396:54] + wire _T_746 = first4B & alignhist1[1]; // @[el2_ifu_aln_ctl.scala 396:82] + wire _T_747 = _T_744 | _T_746; // @[el2_ifu_aln_ctl.scala 396:71] + wire _T_749 = first2B & alignhist0[0]; // @[el2_ifu_aln_ctl.scala 397:14] + wire _T_751 = first4B & alignhist0[1]; // @[el2_ifu_aln_ctl.scala 397:42] + wire _T_752 = _T_749 | _T_751; // @[el2_ifu_aln_ctl.scala 397:31] + wire i0_ends_f1 = first4B & _T_515; // @[el2_ifu_aln_ctl.scala 399:28] + wire _T_768 = io_dec_aln_aln_ib_i0_brp_valid & i0_brp_pc4; // @[el2_ifu_aln_ctl.scala 408:77] + wire _T_769 = _T_768 & first2B; // @[el2_ifu_aln_ctl.scala 408:91] + wire _T_770 = ~i0_brp_pc4; // @[el2_ifu_aln_ctl.scala 408:139] + wire _T_771 = io_dec_aln_aln_ib_i0_brp_valid & _T_770; // @[el2_ifu_aln_ctl.scala 408:137] + wire _T_772 = _T_771 & first4B; // @[el2_ifu_aln_ctl.scala 408:151] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -43714,34 +43761,34 @@ module el2_ifu_aln_ctl( .io_en(rvclkhdr_11_io_en), .io_scan_mode(rvclkhdr_11_io_scan_mode) ); - el2_ifu_compress_ctl decompressed ( // @[el2_ifu_aln_ctl.scala 366:28] + el2_ifu_compress_ctl decompressed ( // @[el2_ifu_aln_ctl.scala 376:28] .io_din(decompressed_io_din), .io_dout(decompressed_io_dout) ); - assign io_ifu_i0_valid = _T_657 | _T_658; // @[el2_ifu_aln_ctl.scala 47:19 el2_ifu_aln_ctl.scala 352:19] - assign io_ifu_i0_icaf = _T_665 | _T_666; // @[el2_ifu_aln_ctl.scala 48:18 el2_ifu_aln_ctl.scala 354:18] - assign io_ifu_i0_icaf_type = _T_679 ? f1ictype : f0ictype; // @[el2_ifu_aln_ctl.scala 49:23 el2_ifu_aln_ctl.scala 356:23] - assign io_ifu_i0_icaf_f1 = _T_684 & _T_515; // @[el2_ifu_aln_ctl.scala 50:21 el2_ifu_aln_ctl.scala 360:21] - assign io_ifu_i0_dbecc = _T_690 | _T_691; // @[el2_ifu_aln_ctl.scala 51:19 el2_ifu_aln_ctl.scala 362:19] - assign io_ifu_i0_instr = _T_696 | _T_697; // @[el2_ifu_aln_ctl.scala 52:19 el2_ifu_aln_ctl.scala 368:19] - assign io_ifu_i0_pc = f0pc; // @[el2_ifu_aln_ctl.scala 53:16 el2_ifu_aln_ctl.scala 340:16] - assign io_ifu_i0_pc4 = aligndata[1:0] == 2'h3; // @[el2_ifu_aln_ctl.scala 54:17 el2_ifu_aln_ctl.scala 344:17] - assign io_ifu_fb_consume1 = _T_312 & _T_1; // @[el2_ifu_aln_ctl.scala 55:22 el2_ifu_aln_ctl.scala 258:22] - assign io_ifu_fb_consume2 = _T_315 & _T_1; // @[el2_ifu_aln_ctl.scala 56:22 el2_ifu_aln_ctl.scala 259:22] - assign io_ifu_i0_bp_index = _T_738 ? firstpc_hash : secondpc_hash; // @[el2_ifu_aln_ctl.scala 57:22 el2_ifu_aln_ctl.scala 400:22] - assign io_ifu_i0_bp_fghr = i0_ends_f1 ? f1fghr : f0fghr; // @[el2_ifu_aln_ctl.scala 58:21 el2_ifu_aln_ctl.scala 402:21] - assign io_ifu_i0_bp_btag = _T_738 ? firstbrtag_hash : secondbrtag_hash; // @[el2_ifu_aln_ctl.scala 59:21 el2_ifu_aln_ctl.scala 404:21] - assign io_ifu_pmu_instr_aligned = io_dec_i0_decode_d & _T_785; // @[el2_ifu_aln_ctl.scala 60:28 el2_ifu_aln_ctl.scala 410:28] - assign io_ifu_i0_cinst = aligndata[15:0]; // @[el2_ifu_aln_ctl.scala 61:19 el2_ifu_aln_ctl.scala 346:19] - assign io_i0_brp_valid = _T_722 | _T_726; // @[el2_ifu_aln_ctl.scala 378:19] - assign io_i0_brp_bits_toffset = i0_ends_f1 ? f1poffset : f0poffset; // @[el2_ifu_aln_ctl.scala 390:26] - assign io_i0_brp_bits_hist = {_T_747,_T_752}; // @[el2_ifu_aln_ctl.scala 386:23] - assign io_i0_brp_bits_br_error = _T_769 | _T_772; // @[el2_ifu_aln_ctl.scala 398:27] - assign io_i0_brp_bits_br_start_error = _T_657 & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 394:34] - assign io_i0_brp_bits_bank = _T_738 ? f0pc[0] : secondpc[0]; // @[el2_ifu_aln_ctl.scala 396:34] - assign io_i0_brp_bits_prett = i0_ends_f1 ? f1prett : f0prett; // @[el2_ifu_aln_ctl.scala 392:24] - assign io_i0_brp_bits_way = _T_738 ? alignway[0] : alignway[1]; // @[el2_ifu_aln_ctl.scala 384:22] - assign io_i0_brp_bits_ret = _T_729 | _T_731; // @[el2_ifu_aln_ctl.scala 380:22] + assign io_dec_aln_aln_dec_ifu_i0_cinst = aligndata[15:0]; // @[el2_ifu_aln_ctl.scala 71:35 el2_ifu_aln_ctl.scala 356:35] + assign io_dec_aln_aln_ib_ifu_i0_icaf = _T_665 | _T_666; // @[el2_ifu_aln_ctl.scala 58:33 el2_ifu_aln_ctl.scala 364:33] + assign io_dec_aln_aln_ib_ifu_i0_icaf_type = _T_679 ? f1ictype : f0ictype; // @[el2_ifu_aln_ctl.scala 59:38 el2_ifu_aln_ctl.scala 366:38] + assign io_dec_aln_aln_ib_ifu_i0_icaf_f1 = _T_684 & _T_515; // @[el2_ifu_aln_ctl.scala 60:36 el2_ifu_aln_ctl.scala 370:36] + assign io_dec_aln_aln_ib_ifu_i0_dbecc = _T_690 | _T_691; // @[el2_ifu_aln_ctl.scala 61:34 el2_ifu_aln_ctl.scala 372:34] + assign io_dec_aln_aln_ib_ifu_i0_bp_index = _T_738 ? firstpc_hash : secondpc_hash; // @[el2_ifu_aln_ctl.scala 67:37 el2_ifu_aln_ctl.scala 410:37] + assign io_dec_aln_aln_ib_ifu_i0_bp_fghr = i0_ends_f1 ? f1fghr : f0fghr; // @[el2_ifu_aln_ctl.scala 68:36 el2_ifu_aln_ctl.scala 412:36] + assign io_dec_aln_aln_ib_ifu_i0_bp_btag = _T_738 ? firstbrtag_hash : secondbrtag_hash; // @[el2_ifu_aln_ctl.scala 69:36 el2_ifu_aln_ctl.scala 414:36] + assign io_dec_aln_aln_ib_ifu_i0_valid = _T_657 | _T_658; // @[el2_ifu_aln_ctl.scala 57:34 el2_ifu_aln_ctl.scala 362:34] + assign io_dec_aln_aln_ib_ifu_i0_instr = _T_696 | _T_697; // @[el2_ifu_aln_ctl.scala 62:34 el2_ifu_aln_ctl.scala 378:34] + assign io_dec_aln_aln_ib_ifu_i0_pc = f0pc; // @[el2_ifu_aln_ctl.scala 63:31 el2_ifu_aln_ctl.scala 350:31] + assign io_dec_aln_aln_ib_ifu_i0_pc4 = aligndata[1:0] == 2'h3; // @[el2_ifu_aln_ctl.scala 64:32 el2_ifu_aln_ctl.scala 354:32] + assign io_dec_aln_aln_ib_i0_brp_valid = _T_722 | _T_726; // @[el2_ifu_aln_ctl.scala 388:34] + assign io_dec_aln_aln_ib_i0_brp_bits_toffset = i0_ends_f1 ? f1poffset : f0poffset; // @[el2_ifu_aln_ctl.scala 400:41] + assign io_dec_aln_aln_ib_i0_brp_bits_hist = {_T_747,_T_752}; // @[el2_ifu_aln_ctl.scala 396:38] + assign io_dec_aln_aln_ib_i0_brp_bits_br_error = _T_769 | _T_772; // @[el2_ifu_aln_ctl.scala 408:42] + assign io_dec_aln_aln_ib_i0_brp_bits_br_start_error = _T_657 & alignbrend[0]; // @[el2_ifu_aln_ctl.scala 404:49] + assign io_dec_aln_aln_ib_i0_brp_bits_bank = _T_738 ? f0pc[0] : secondpc[0]; // @[el2_ifu_aln_ctl.scala 406:49] + assign io_dec_aln_aln_ib_i0_brp_bits_prett = i0_ends_f1 ? f1prett : f0prett; // @[el2_ifu_aln_ctl.scala 402:39] + assign io_dec_aln_aln_ib_i0_brp_bits_way = _T_738 ? alignway[0] : alignway[1]; // @[el2_ifu_aln_ctl.scala 394:37] + assign io_dec_aln_aln_ib_i0_brp_bits_ret = _T_729 | _T_731; // @[el2_ifu_aln_ctl.scala 390:37] + assign io_dec_aln_ifu_pmu_instr_aligned = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[el2_ifu_aln_ctl.scala 70:36 el2_ifu_aln_ctl.scala 420:36] + assign io_ifu_fb_consume1 = _T_312 & _T_1; // @[el2_ifu_aln_ctl.scala 65:22 el2_ifu_aln_ctl.scala 268:22] + assign io_ifu_fb_consume2 = _T_315 & _T_1; // @[el2_ifu_aln_ctl.scala 66:22 el2_ifu_aln_ctl.scala 269:22] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = _T_354 | _T_358; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -43778,7 +43825,7 @@ module el2_ifu_aln_ctl( assign rvclkhdr_11_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_11_io_en = qwen[0]; // @[el2_lib.scala 511:17] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] - assign decompressed_io_din = aligndata[15:0]; // @[el2_ifu_aln_ctl.scala 406:23] + assign decompressed_io_din = aligndata[15:0]; // @[el2_ifu_aln_ctl.scala 416:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -44084,19 +44131,19 @@ module el2_ifu_ifc_ctl( input io_ifu_ic_mb_empty, input io_ifu_fb_consume1, input io_ifu_fb_consume2, - input io_dec_tlu_flush_noredir_wb, - input io_exu_flush_final, - input [30:0] io_exu_flush_path_final, + input io_exu_ifc_exu_flush_final, + input [30:0] io_exu_ifc_exu_flush_path_final, input io_ifu_bp_hit_taken_f, input [30:0] io_ifu_bp_btb_target_f, input io_ic_dma_active, input io_ic_write_stall, input io_dma_iccm_stall_any, - input [31:0] io_dec_tlu_mrac_ff, + input io_dec_ifc_dec_tlu_flush_noredir_wb, + input [31:0] io_dec_ifc_dec_tlu_mrac_ff, + output io_dec_ifc_ifu_pmu_fetch_stall, output [30:0] io_ifc_fetch_addr_f, output [30:0] io_ifc_fetch_addr_bf, output io_ifc_fetch_req_f, - output io_ifu_pmu_fetch_stall, output io_ifc_fetch_uncacheable_bf, output io_ifc_fetch_req_bf, output io_ifc_fetch_req_bf_raw, @@ -44117,122 +44164,122 @@ module el2_ifu_ifc_ctl( wire rvclkhdr_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_io_scan_mode; // @[el2_lib.scala 508:23] - reg dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 63:58] - wire dma_stall = io_ic_dma_active | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 62:36] - reg miss_a; // @[el2_ifu_ifc_ctl.scala 65:44] - wire _T_2 = ~io_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 67:26] - wire _T_3 = ~io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 67:49] - wire _T_4 = ~io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 67:71] - wire _T_5 = _T_3 | _T_4; // @[el2_ifu_ifc_ctl.scala 67:69] - wire sel_last_addr_bf = _T_2 & _T_5; // @[el2_ifu_ifc_ctl.scala 67:46] - wire _T_7 = _T_2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 68:46] - wire _T_8 = _T_7 & io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctl.scala 68:67] - wire sel_btb_addr_bf = _T_8 & io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 68:92] - wire _T_11 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctl.scala 69:69] - wire _T_12 = _T_7 & _T_11; // @[el2_ifu_ifc_ctl.scala 69:67] - wire sel_next_addr_bf = _T_12 & io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 69:92] - wire [30:0] _T_17 = io_exu_flush_final ? io_exu_flush_path_final : 31'h0; // @[Mux.scala 27:72] + reg dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 71:58] + wire dma_stall = io_ic_dma_active | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 70:36] + reg miss_a; // @[el2_ifu_ifc_ctl.scala 73:44] + wire _T_2 = ~io_exu_ifc_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 75:26] + wire _T_3 = ~io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 75:57] + wire _T_4 = ~io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 75:79] + wire _T_5 = _T_3 | _T_4; // @[el2_ifu_ifc_ctl.scala 75:77] + wire sel_last_addr_bf = _T_2 & _T_5; // @[el2_ifu_ifc_ctl.scala 75:54] + wire _T_7 = _T_2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 76:54] + wire _T_8 = _T_7 & io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctl.scala 76:75] + wire sel_btb_addr_bf = _T_8 & io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 76:100] + wire _T_11 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctl.scala 77:77] + wire _T_12 = _T_7 & _T_11; // @[el2_ifu_ifc_ctl.scala 77:75] + wire sel_next_addr_bf = _T_12 & io_ic_hit_f; // @[el2_ifu_ifc_ctl.scala 77:100] + wire [30:0] _T_17 = io_exu_ifc_exu_flush_final ? io_exu_ifc_exu_flush_path_final : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_18 = sel_last_addr_bf ? io_ifc_fetch_addr_f : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_19 = sel_btb_addr_bf ? io_ifu_bp_btb_target_f : 31'h0; // @[Mux.scala 27:72] - wire [29:0] address_upper = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_ifc_ctl.scala 77:48] - wire _T_29 = address_upper[4] ^ io_ifc_fetch_addr_f[5]; // @[el2_ifu_ifc_ctl.scala 78:63] - wire _T_30 = ~_T_29; // @[el2_ifu_ifc_ctl.scala 78:24] - wire fetch_addr_next_0 = _T_30 & io_ifc_fetch_addr_f[0]; // @[el2_ifu_ifc_ctl.scala 78:109] + wire [29:0] address_upper = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_ifc_ctl.scala 85:48] + wire _T_29 = address_upper[4] ^ io_ifc_fetch_addr_f[5]; // @[el2_ifu_ifc_ctl.scala 86:63] + wire _T_30 = ~_T_29; // @[el2_ifu_ifc_ctl.scala 86:24] + wire fetch_addr_next_0 = _T_30 & io_ifc_fetch_addr_f[0]; // @[el2_ifu_ifc_ctl.scala 86:109] wire [30:0] fetch_addr_next = {address_upper,fetch_addr_next_0}; // @[Cat.scala 29:58] wire [30:0] _T_20 = sel_next_addr_bf ? fetch_addr_next : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_21 = _T_17 | _T_18; // @[Mux.scala 27:72] wire [30:0] _T_22 = _T_21 | _T_19; // @[Mux.scala 27:72] - reg [1:0] state; // @[el2_ifu_ifc_ctl.scala 102:45] - wire idle = state == 2'h0; // @[el2_ifu_ifc_ctl.scala 119:17] - wire _T_35 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[el2_ifu_ifc_ctl.scala 84:91] - wire _T_36 = ~_T_35; // @[el2_ifu_ifc_ctl.scala 84:70] - wire [3:0] _T_121 = io_exu_flush_final ? 4'h1 : 4'h0; // @[Mux.scala 27:72] - wire _T_81 = ~io_ifu_fb_consume2; // @[el2_ifu_ifc_ctl.scala 106:38] - wire _T_82 = io_ifu_fb_consume1 & _T_81; // @[el2_ifu_ifc_ctl.scala 106:36] - wire _T_48 = io_ifc_fetch_req_f & _T_4; // @[el2_ifu_ifc_ctl.scala 89:32] - wire miss_f = _T_48 & _T_2; // @[el2_ifu_ifc_ctl.scala 89:47] - wire _T_84 = _T_3 | miss_f; // @[el2_ifu_ifc_ctl.scala 106:81] - wire _T_85 = _T_82 & _T_84; // @[el2_ifu_ifc_ctl.scala 106:58] - wire _T_86 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 107:25] - wire fb_right = _T_85 | _T_86; // @[el2_ifu_ifc_ctl.scala 106:92] - wire _T_98 = _T_2 & fb_right; // @[el2_ifu_ifc_ctl.scala 113:16] - reg [3:0] fb_write_f; // @[el2_ifu_ifc_ctl.scala 124:50] + reg [1:0] state; // @[el2_ifu_ifc_ctl.scala 110:45] + wire idle = state == 2'h0; // @[el2_ifu_ifc_ctl.scala 127:17] + wire _T_35 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[el2_ifu_ifc_ctl.scala 92:91] + wire _T_36 = ~_T_35; // @[el2_ifu_ifc_ctl.scala 92:70] + wire [3:0] _T_121 = io_exu_ifc_exu_flush_final ? 4'h1 : 4'h0; // @[Mux.scala 27:72] + wire _T_81 = ~io_ifu_fb_consume2; // @[el2_ifu_ifc_ctl.scala 114:38] + wire _T_82 = io_ifu_fb_consume1 & _T_81; // @[el2_ifu_ifc_ctl.scala 114:36] + wire _T_48 = io_ifc_fetch_req_f & _T_4; // @[el2_ifu_ifc_ctl.scala 97:32] + wire miss_f = _T_48 & _T_2; // @[el2_ifu_ifc_ctl.scala 97:47] + wire _T_84 = _T_3 | miss_f; // @[el2_ifu_ifc_ctl.scala 114:81] + wire _T_85 = _T_82 & _T_84; // @[el2_ifu_ifc_ctl.scala 114:58] + wire _T_86 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctl.scala 115:25] + wire fb_right = _T_85 | _T_86; // @[el2_ifu_ifc_ctl.scala 114:92] + wire _T_98 = _T_2 & fb_right; // @[el2_ifu_ifc_ctl.scala 121:16] + reg [3:0] fb_write_f; // @[el2_ifu_ifc_ctl.scala 132:50] wire [3:0] _T_101 = {1'h0,fb_write_f[3:1]}; // @[Cat.scala 29:58] wire [3:0] _T_122 = _T_98 ? _T_101 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_126 = _T_121 | _T_122; // @[Mux.scala 27:72] - wire fb_right2 = io_ifu_fb_consume2 & _T_84; // @[el2_ifu_ifc_ctl.scala 109:36] - wire _T_103 = _T_2 & fb_right2; // @[el2_ifu_ifc_ctl.scala 114:16] + wire fb_right2 = io_ifu_fb_consume2 & _T_84; // @[el2_ifu_ifc_ctl.scala 117:36] + wire _T_103 = _T_2 & fb_right2; // @[el2_ifu_ifc_ctl.scala 122:16] wire [3:0] _T_106 = {2'h0,fb_write_f[3:2]}; // @[Cat.scala 29:58] wire [3:0] _T_123 = _T_103 ? _T_106 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_127 = _T_126 | _T_123; // @[Mux.scala 27:72] - wire _T_91 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[el2_ifu_ifc_ctl.scala 110:56] - wire _T_92 = ~_T_91; // @[el2_ifu_ifc_ctl.scala 110:35] - wire _T_93 = io_ifc_fetch_req_f & _T_92; // @[el2_ifu_ifc_ctl.scala 110:33] - wire _T_94 = ~miss_f; // @[el2_ifu_ifc_ctl.scala 110:80] - wire fb_left = _T_93 & _T_94; // @[el2_ifu_ifc_ctl.scala 110:78] - wire _T_108 = _T_2 & fb_left; // @[el2_ifu_ifc_ctl.scala 115:16] + wire _T_91 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[el2_ifu_ifc_ctl.scala 118:56] + wire _T_92 = ~_T_91; // @[el2_ifu_ifc_ctl.scala 118:35] + wire _T_93 = io_ifc_fetch_req_f & _T_92; // @[el2_ifu_ifc_ctl.scala 118:33] + wire _T_94 = ~miss_f; // @[el2_ifu_ifc_ctl.scala 118:80] + wire fb_left = _T_93 & _T_94; // @[el2_ifu_ifc_ctl.scala 118:78] + wire _T_108 = _T_2 & fb_left; // @[el2_ifu_ifc_ctl.scala 123:16] wire [3:0] _T_111 = {fb_write_f[2:0],1'h0}; // @[Cat.scala 29:58] wire [3:0] _T_124 = _T_108 ? _T_111 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_128 = _T_127 | _T_124; // @[Mux.scala 27:72] - wire _T_113 = ~fb_right; // @[el2_ifu_ifc_ctl.scala 116:18] - wire _T_114 = _T_2 & _T_113; // @[el2_ifu_ifc_ctl.scala 116:16] - wire _T_115 = ~fb_right2; // @[el2_ifu_ifc_ctl.scala 116:30] - wire _T_116 = _T_114 & _T_115; // @[el2_ifu_ifc_ctl.scala 116:28] - wire _T_117 = ~fb_left; // @[el2_ifu_ifc_ctl.scala 116:43] - wire _T_118 = _T_116 & _T_117; // @[el2_ifu_ifc_ctl.scala 116:41] + wire _T_113 = ~fb_right; // @[el2_ifu_ifc_ctl.scala 124:18] + wire _T_114 = _T_2 & _T_113; // @[el2_ifu_ifc_ctl.scala 124:16] + wire _T_115 = ~fb_right2; // @[el2_ifu_ifc_ctl.scala 124:30] + wire _T_116 = _T_114 & _T_115; // @[el2_ifu_ifc_ctl.scala 124:28] + wire _T_117 = ~fb_left; // @[el2_ifu_ifc_ctl.scala 124:43] + wire _T_118 = _T_116 & _T_117; // @[el2_ifu_ifc_ctl.scala 124:41] wire [3:0] _T_125 = _T_118 ? fb_write_f : 4'h0; // @[Mux.scala 27:72] wire [3:0] fb_write_ns = _T_128 | _T_125; // @[Mux.scala 27:72] - wire fb_full_f_ns = fb_write_ns[3]; // @[el2_ifu_ifc_ctl.scala 122:30] - wire _T_37 = fb_full_f_ns & _T_36; // @[el2_ifu_ifc_ctl.scala 84:68] - wire _T_38 = ~_T_37; // @[el2_ifu_ifc_ctl.scala 84:53] - wire _T_39 = io_ifc_fetch_req_bf_raw & _T_38; // @[el2_ifu_ifc_ctl.scala 84:51] - wire _T_40 = ~dma_stall; // @[el2_ifu_ifc_ctl.scala 85:5] - wire _T_41 = _T_39 & _T_40; // @[el2_ifu_ifc_ctl.scala 84:114] - wire _T_42 = ~io_ic_write_stall; // @[el2_ifu_ifc_ctl.scala 85:18] - wire _T_43 = _T_41 & _T_42; // @[el2_ifu_ifc_ctl.scala 85:16] - wire _T_44 = ~io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctl.scala 85:39] - wire _T_51 = io_ifu_ic_mb_empty | io_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 91:39] - wire _T_53 = _T_51 & _T_40; // @[el2_ifu_ifc_ctl.scala 91:61] - wire _T_55 = _T_53 & _T_94; // @[el2_ifu_ifc_ctl.scala 91:74] - wire _T_56 = ~miss_a; // @[el2_ifu_ifc_ctl.scala 91:86] - wire mb_empty_mod = _T_55 & _T_56; // @[el2_ifu_ifc_ctl.scala 91:84] - wire goto_idle = io_exu_flush_final & io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctl.scala 93:35] - wire _T_60 = io_exu_flush_final & _T_44; // @[el2_ifu_ifc_ctl.scala 95:36] - wire leave_idle = _T_60 & idle; // @[el2_ifu_ifc_ctl.scala 95:67] - wire _T_63 = ~state[1]; // @[el2_ifu_ifc_ctl.scala 97:23] - wire _T_65 = _T_63 & state[0]; // @[el2_ifu_ifc_ctl.scala 97:33] - wire _T_66 = _T_65 & miss_f; // @[el2_ifu_ifc_ctl.scala 97:44] - wire _T_67 = ~goto_idle; // @[el2_ifu_ifc_ctl.scala 97:55] - wire _T_68 = _T_66 & _T_67; // @[el2_ifu_ifc_ctl.scala 97:53] - wire _T_70 = ~mb_empty_mod; // @[el2_ifu_ifc_ctl.scala 98:17] - wire _T_71 = state[1] & _T_70; // @[el2_ifu_ifc_ctl.scala 98:15] - wire _T_73 = _T_71 & _T_67; // @[el2_ifu_ifc_ctl.scala 98:31] - wire next_state_1 = _T_68 | _T_73; // @[el2_ifu_ifc_ctl.scala 97:67] - wire _T_75 = _T_67 & leave_idle; // @[el2_ifu_ifc_ctl.scala 100:34] - wire _T_78 = state[0] & _T_67; // @[el2_ifu_ifc_ctl.scala 100:60] - wire next_state_0 = _T_75 | _T_78; // @[el2_ifu_ifc_ctl.scala 100:48] - wire wfm = state == 2'h3; // @[el2_ifu_ifc_ctl.scala 120:16] - reg fb_full_f; // @[el2_ifu_ifc_ctl.scala 123:52] - wire _T_136 = _T_35 | io_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 127:61] - wire _T_137 = ~_T_136; // @[el2_ifu_ifc_ctl.scala 127:19] - wire _T_138 = fb_full_f & _T_137; // @[el2_ifu_ifc_ctl.scala 127:17] - wire _T_139 = _T_138 | dma_stall; // @[el2_ifu_ifc_ctl.scala 127:84] - wire _T_140 = io_ifc_fetch_req_bf_raw & _T_139; // @[el2_ifu_ifc_ctl.scala 126:60] + wire fb_full_f_ns = fb_write_ns[3]; // @[el2_ifu_ifc_ctl.scala 130:30] + wire _T_37 = fb_full_f_ns & _T_36; // @[el2_ifu_ifc_ctl.scala 92:68] + wire _T_38 = ~_T_37; // @[el2_ifu_ifc_ctl.scala 92:53] + wire _T_39 = io_ifc_fetch_req_bf_raw & _T_38; // @[el2_ifu_ifc_ctl.scala 92:51] + wire _T_40 = ~dma_stall; // @[el2_ifu_ifc_ctl.scala 93:5] + wire _T_41 = _T_39 & _T_40; // @[el2_ifu_ifc_ctl.scala 92:114] + wire _T_42 = ~io_ic_write_stall; // @[el2_ifu_ifc_ctl.scala 93:18] + wire _T_43 = _T_41 & _T_42; // @[el2_ifu_ifc_ctl.scala 93:16] + wire _T_44 = ~io_dec_ifc_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctl.scala 93:39] + wire _T_51 = io_ifu_ic_mb_empty | io_exu_ifc_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 99:39] + wire _T_53 = _T_51 & _T_40; // @[el2_ifu_ifc_ctl.scala 99:69] + wire _T_55 = _T_53 & _T_94; // @[el2_ifu_ifc_ctl.scala 99:82] + wire _T_56 = ~miss_a; // @[el2_ifu_ifc_ctl.scala 99:94] + wire mb_empty_mod = _T_55 & _T_56; // @[el2_ifu_ifc_ctl.scala 99:92] + wire goto_idle = io_exu_ifc_exu_flush_final & io_dec_ifc_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctl.scala 101:43] + wire _T_60 = io_exu_ifc_exu_flush_final & _T_44; // @[el2_ifu_ifc_ctl.scala 103:44] + wire leave_idle = _T_60 & idle; // @[el2_ifu_ifc_ctl.scala 103:83] + wire _T_63 = ~state[1]; // @[el2_ifu_ifc_ctl.scala 105:23] + wire _T_65 = _T_63 & state[0]; // @[el2_ifu_ifc_ctl.scala 105:33] + wire _T_66 = _T_65 & miss_f; // @[el2_ifu_ifc_ctl.scala 105:44] + wire _T_67 = ~goto_idle; // @[el2_ifu_ifc_ctl.scala 105:55] + wire _T_68 = _T_66 & _T_67; // @[el2_ifu_ifc_ctl.scala 105:53] + wire _T_70 = ~mb_empty_mod; // @[el2_ifu_ifc_ctl.scala 106:17] + wire _T_71 = state[1] & _T_70; // @[el2_ifu_ifc_ctl.scala 106:15] + wire _T_73 = _T_71 & _T_67; // @[el2_ifu_ifc_ctl.scala 106:31] + wire next_state_1 = _T_68 | _T_73; // @[el2_ifu_ifc_ctl.scala 105:67] + wire _T_75 = _T_67 & leave_idle; // @[el2_ifu_ifc_ctl.scala 108:34] + wire _T_78 = state[0] & _T_67; // @[el2_ifu_ifc_ctl.scala 108:60] + wire next_state_0 = _T_75 | _T_78; // @[el2_ifu_ifc_ctl.scala 108:48] + wire wfm = state == 2'h3; // @[el2_ifu_ifc_ctl.scala 128:16] + reg fb_full_f; // @[el2_ifu_ifc_ctl.scala 131:52] + wire _T_136 = _T_35 | io_exu_ifc_exu_flush_final; // @[el2_ifu_ifc_ctl.scala 135:61] + wire _T_137 = ~_T_136; // @[el2_ifu_ifc_ctl.scala 135:19] + wire _T_138 = fb_full_f & _T_137; // @[el2_ifu_ifc_ctl.scala 135:17] + wire _T_139 = _T_138 | dma_stall; // @[el2_ifu_ifc_ctl.scala 135:92] + wire _T_140 = io_ifc_fetch_req_bf_raw & _T_139; // @[el2_ifu_ifc_ctl.scala 134:68] wire [31:0] _T_142 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] wire iccm_acc_in_region_bf = _T_142[31:28] == 4'he; // @[el2_lib.scala 224:47] wire iccm_acc_in_range_bf = _T_142[31:16] == 16'hee00; // @[el2_lib.scala 227:29] - wire _T_145 = ~io_ifc_iccm_access_bf; // @[el2_ifu_ifc_ctl.scala 133:30] - wire _T_148 = fb_full_f & _T_36; // @[el2_ifu_ifc_ctl.scala 134:16] - wire _T_149 = _T_145 | _T_148; // @[el2_ifu_ifc_ctl.scala 133:53] - wire _T_150 = ~io_ifc_fetch_req_bf; // @[el2_ifu_ifc_ctl.scala 135:13] - wire _T_151 = wfm & _T_150; // @[el2_ifu_ifc_ctl.scala 135:11] - wire _T_152 = _T_149 | _T_151; // @[el2_ifu_ifc_ctl.scala 134:62] - wire _T_153 = _T_152 | idle; // @[el2_ifu_ifc_ctl.scala 135:35] - wire _T_155 = _T_153 & _T_2; // @[el2_ifu_ifc_ctl.scala 135:44] - wire _T_157 = ~iccm_acc_in_range_bf; // @[el2_ifu_ifc_ctl.scala 137:33] + wire _T_145 = ~io_ifc_iccm_access_bf; // @[el2_ifu_ifc_ctl.scala 141:30] + wire _T_148 = fb_full_f & _T_36; // @[el2_ifu_ifc_ctl.scala 142:16] + wire _T_149 = _T_145 | _T_148; // @[el2_ifu_ifc_ctl.scala 141:53] + wire _T_150 = ~io_ifc_fetch_req_bf; // @[el2_ifu_ifc_ctl.scala 143:13] + wire _T_151 = wfm & _T_150; // @[el2_ifu_ifc_ctl.scala 143:11] + wire _T_152 = _T_149 | _T_151; // @[el2_ifu_ifc_ctl.scala 142:62] + wire _T_153 = _T_152 | idle; // @[el2_ifu_ifc_ctl.scala 143:35] + wire _T_155 = _T_153 & _T_2; // @[el2_ifu_ifc_ctl.scala 143:44] + wire _T_157 = ~iccm_acc_in_range_bf; // @[el2_ifu_ifc_ctl.scala 145:33] wire [4:0] _T_160 = {io_ifc_fetch_addr_bf[30:27],1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_161 = io_dec_tlu_mrac_ff >> _T_160; // @[el2_ifu_ifc_ctl.scala 138:53] - reg _T_164; // @[el2_ifu_ifc_ctl.scala 140:57] + wire [31:0] _T_161 = io_dec_ifc_dec_tlu_mrac_ff >> _T_160; // @[el2_ifu_ifc_ctl.scala 146:61] + reg _T_164; // @[el2_ifu_ifc_ctl.scala 148:57] reg [30:0] _T_166; // @[el2_lib.scala 514:16] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), @@ -44240,18 +44287,18 @@ module el2_ifu_ifc_ctl( .io_en(rvclkhdr_io_en), .io_scan_mode(rvclkhdr_io_scan_mode) ); - assign io_ifc_fetch_addr_f = _T_166; // @[el2_ifu_ifc_ctl.scala 142:23] - assign io_ifc_fetch_addr_bf = _T_22 | _T_20; // @[el2_ifu_ifc_ctl.scala 72:24] - assign io_ifc_fetch_req_f = _T_164; // @[el2_ifu_ifc_ctl.scala 140:22] - assign io_ifu_pmu_fetch_stall = wfm | _T_140; // @[el2_ifu_ifc_ctl.scala 126:26] - assign io_ifc_fetch_uncacheable_bf = ~_T_161[0]; // @[el2_ifu_ifc_ctl.scala 138:31] - assign io_ifc_fetch_req_bf = _T_43 & _T_44; // @[el2_ifu_ifc_ctl.scala 84:23] - assign io_ifc_fetch_req_bf_raw = ~idle; // @[el2_ifu_ifc_ctl.scala 82:27] - assign io_ifc_iccm_access_bf = _T_142[31:16] == 16'hee00; // @[el2_ifu_ifc_ctl.scala 132:25] - assign io_ifc_region_acc_fault_bf = _T_157 & iccm_acc_in_region_bf; // @[el2_ifu_ifc_ctl.scala 137:30] - assign io_ifc_dma_access_ok = _T_155 | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 133:24] + assign io_dec_ifc_ifu_pmu_fetch_stall = wfm | _T_140; // @[el2_ifu_ifc_ctl.scala 134:34] + assign io_ifc_fetch_addr_f = _T_166; // @[el2_ifu_ifc_ctl.scala 150:23] + assign io_ifc_fetch_addr_bf = _T_22 | _T_20; // @[el2_ifu_ifc_ctl.scala 80:24] + assign io_ifc_fetch_req_f = _T_164; // @[el2_ifu_ifc_ctl.scala 148:22] + assign io_ifc_fetch_uncacheable_bf = ~_T_161[0]; // @[el2_ifu_ifc_ctl.scala 146:31] + assign io_ifc_fetch_req_bf = _T_43 & _T_44; // @[el2_ifu_ifc_ctl.scala 92:23] + assign io_ifc_fetch_req_bf_raw = ~idle; // @[el2_ifu_ifc_ctl.scala 90:27] + assign io_ifc_iccm_access_bf = _T_142[31:16] == 16'hee00; // @[el2_ifu_ifc_ctl.scala 140:25] + assign io_ifc_region_acc_fault_bf = _T_157 & iccm_acc_in_region_bf; // @[el2_ifu_ifc_ctl.scala 145:30] + assign io_ifc_dma_access_ok = _T_155 | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctl.scala 141:24] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] - assign rvclkhdr_io_en = io_exu_flush_final | io_ifc_fetch_req_f; // @[el2_lib.scala 511:17] + assign rvclkhdr_io_en = io_exu_ifc_exu_flush_final | io_ifc_fetch_req_f; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -44385,51 +44432,123 @@ module el2_ifu( input reset, input io_free_clk, input io_active_clk, - input io_dec_i0_decode_d, - input io_exu_flush_final, - input io_dec_tlu_i0_commit_cmt, - input io_dec_tlu_flush_err_wb, - input io_dec_tlu_flush_noredir_wb, - input [30:0] io_exu_flush_path_final, - input [31:0] io_dec_tlu_mrac_ff, - input io_dec_tlu_fence_i_wb, - input io_dec_tlu_flush_leak_one_wb, - input io_dec_tlu_bpred_disable, - input io_dec_tlu_core_ecc_disable, - input io_dec_tlu_force_halt, - output io_ifu_axi_awvalid, - output [2:0] io_ifu_axi_awid, - output [31:0] io_ifu_axi_awaddr, - output [3:0] io_ifu_axi_awregion, - output [7:0] io_ifu_axi_awlen, - output [2:0] io_ifu_axi_awsize, - output [1:0] io_ifu_axi_awburst, - output io_ifu_axi_awlock, - output [3:0] io_ifu_axi_awcache, - output [2:0] io_ifu_axi_awprot, - output [3:0] io_ifu_axi_awqos, - output io_ifu_axi_wvalid, - output [63:0] io_ifu_axi_wdata, - output [7:0] io_ifu_axi_wstrb, - output io_ifu_axi_wlast, - output io_ifu_axi_bready, - output io_ifu_axi_arvalid, - input io_ifu_axi_arready, - output [2:0] io_ifu_axi_arid, - output [31:0] io_ifu_axi_araddr, - output [3:0] io_ifu_axi_arregion, - output [7:0] io_ifu_axi_arlen, - output [2:0] io_ifu_axi_arsize, - output [1:0] io_ifu_axi_arburst, - output io_ifu_axi_arlock, - output [3:0] io_ifu_axi_arcache, - output [2:0] io_ifu_axi_arprot, - output [3:0] io_ifu_axi_arqos, - input io_ifu_axi_rvalid, - output io_ifu_axi_rready, - input [2:0] io_ifu_axi_rid, - input [63:0] io_ifu_axi_rdata, - input [1:0] io_ifu_axi_rresp, + input io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d, + output [15:0] io_ifu_dec_dec_aln_aln_dec_ifu_i0_cinst, + output io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf, + output [1:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_type, + output io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_f1, + output io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc, + output [7:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_index, + output [7:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_fghr, + output [4:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_btag, + output io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid, + output [31:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr, + output [30:0] io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc, + output io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_valid, + output [11:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset, + output [1:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_bank, + output [30:0] io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_prett, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_way, + output io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret, + output io_ifu_dec_dec_aln_ifu_pmu_instr_aligned, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_lower_wb, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_force_halt, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_fence_i_wb, + input [70:0] io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata, + input [16:0] io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid, + input io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable, + output io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_miss, + output io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_hit, + output io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_error, + output io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_busy, + output io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_trxn, + output io_ifu_dec_dec_mem_ctrl_ifu_ic_error_start, + output io_ifu_dec_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err, + output [70:0] io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data, + output io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data_valid, + output io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle, + input io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb, + input [31:0] io_ifu_dec_dec_ifc_dec_tlu_mrac_ff, + output io_ifu_dec_dec_ifc_ifu_pmu_fetch_stall, + input io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_valid, + input [1:0] io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_hist, + input io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error, + input io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error, + input io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_way, + input io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_middle, + input io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb, + input io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb, + input io_ifu_dec_dec_bp_dec_tlu_bpred_disable, + input [7:0] io_exu_ifu_exu_bp_exu_i0_br_fghr_r, + input [7:0] io_exu_ifu_exu_bp_exu_i0_br_index_r, + input io_exu_ifu_exu_bp_exu_mp_pkt_valid, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_misp, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_ataken, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_boffset, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_pc4, + input [1:0] io_exu_ifu_exu_bp_exu_mp_pkt_bits_hist, + input [11:0] io_exu_ifu_exu_bp_exu_mp_pkt_bits_toffset, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_br_error, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_br_start_error, + input [30:0] io_exu_ifu_exu_bp_exu_mp_pkt_bits_prett, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_pcall, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_pret, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_pja, + input io_exu_ifu_exu_bp_exu_mp_pkt_bits_way, + input [7:0] io_exu_ifu_exu_bp_exu_mp_eghr, + input [7:0] io_exu_ifu_exu_bp_exu_mp_fghr, + input [7:0] io_exu_ifu_exu_bp_exu_mp_index, + input [4:0] io_exu_ifu_exu_bp_exu_mp_btag, + input io_exu_ifu_exu_bp_exu_flush_final, + input io_exu_ifu_exu_ifc_exu_flush_final, + input [30:0] io_exu_ifu_exu_ifc_exu_flush_path_final, + input io_ifu_aw_ready, + output io_ifu_aw_valid, + output [2:0] io_ifu_aw_bits_id, + output [31:0] io_ifu_aw_bits_addr, + output [3:0] io_ifu_aw_bits_region, + output [7:0] io_ifu_aw_bits_len, + output [2:0] io_ifu_aw_bits_size, + output [1:0] io_ifu_aw_bits_burst, + output io_ifu_aw_bits_lock, + output [3:0] io_ifu_aw_bits_cache, + output [2:0] io_ifu_aw_bits_prot, + output [3:0] io_ifu_aw_bits_qos, + input io_ifu_w_ready, + output io_ifu_w_valid, + output [63:0] io_ifu_w_bits_data, + output [7:0] io_ifu_w_bits_strb, + output io_ifu_w_bits_last, + output io_ifu_b_ready, + input io_ifu_b_valid, + input [1:0] io_ifu_b_bits_resp, + input [2:0] io_ifu_b_bits_id, + input io_ifu_ar_ready, + output io_ifu_ar_valid, + output [2:0] io_ifu_ar_bits_id, + output [31:0] io_ifu_ar_bits_addr, + output [3:0] io_ifu_ar_bits_region, + output [7:0] io_ifu_ar_bits_len, + output [2:0] io_ifu_ar_bits_size, + output [1:0] io_ifu_ar_bits_burst, + output io_ifu_ar_bits_lock, + output [3:0] io_ifu_ar_bits_cache, + output [2:0] io_ifu_ar_bits_prot, + output [3:0] io_ifu_ar_bits_qos, + output io_ifu_r_ready, + input io_ifu_r_valid, + input [2:0] io_ifu_r_bits_id, + input [63:0] io_ifu_r_bits_data, + input [1:0] io_ifu_r_bits_resp, + input io_ifu_r_bits_last, input io_ifu_bus_clk_en, input io_dma_iccm_req, input [31:0] io_dma_mem_addr, @@ -44443,9 +44562,6 @@ module el2_ifu( output [63:0] io_iccm_dma_rdata, output [2:0] io_iccm_dma_rtag, output io_iccm_ready, - output io_ifu_pmu_instr_aligned, - output io_ifu_pmu_fetch_stall, - output io_ifu_ic_error_start, output [30:0] io_ic_rw_addr, output [1:0] io_ic_wr_en, output io_ic_rd_en, @@ -44455,7 +44571,6 @@ module el2_ifu( input [70:0] io_ic_debug_rd_data, input [25:0] io_ictag_debug_rd_data, output [70:0] io_ic_debug_wr_data, - output [70:0] io_ifu_ic_debug_rd_data, input [1:0] io_ic_eccerr, input [1:0] io_ic_parerr, output [63:0] io_ic_premux_data, @@ -44475,297 +44590,253 @@ module el2_ifu( output [2:0] io_iccm_wr_size, input [63:0] io_iccm_rd_data, input [77:0] io_iccm_rd_data_ecc, - output io_ifu_iccm_rd_ecc_single_err, - output io_ifu_pmu_ic_miss, - output io_ifu_pmu_ic_hit, - output io_ifu_pmu_bus_error, - output io_ifu_pmu_bus_busy, - output io_ifu_pmu_bus_trxn, - output io_ifu_i0_icaf, - output [1:0] io_ifu_i0_icaf_type, - output io_ifu_i0_valid, - output io_ifu_i0_icaf_f1, - output io_ifu_i0_dbecc, output io_iccm_dma_sb_error, - output [31:0] io_ifu_i0_instr, - output [30:0] io_ifu_i0_pc, - output io_ifu_i0_pc4, - output io_ifu_miss_state_idle, - output io_i0_brp_valid, - output [11:0] io_i0_brp_bits_toffset, - output [1:0] io_i0_brp_bits_hist, - output io_i0_brp_bits_br_error, - output io_i0_brp_bits_br_start_error, - output io_i0_brp_bits_bank, - output [30:0] io_i0_brp_bits_prett, - output io_i0_brp_bits_way, - output io_i0_brp_bits_ret, - output [7:0] io_ifu_i0_bp_index, - output [7:0] io_ifu_i0_bp_fghr, - output [4:0] io_ifu_i0_bp_btag, - input io_exu_mp_pkt_valid, - input io_exu_mp_pkt_bits_misp, - input io_exu_mp_pkt_bits_ataken, - input io_exu_mp_pkt_bits_boffset, - input io_exu_mp_pkt_bits_pc4, - input [1:0] io_exu_mp_pkt_bits_hist, - input [11:0] io_exu_mp_pkt_bits_toffset, - input io_exu_mp_pkt_bits_br_error, - input io_exu_mp_pkt_bits_br_start_error, - input [30:0] io_exu_mp_pkt_bits_prett, - input io_exu_mp_pkt_bits_pcall, - input io_exu_mp_pkt_bits_pret, - input io_exu_mp_pkt_bits_pja, - input io_exu_mp_pkt_bits_way, - input [7:0] io_exu_mp_eghr, - input [7:0] io_exu_mp_fghr, - input [7:0] io_exu_mp_index, - input [4:0] io_exu_mp_btag, - input io_dec_tlu_br0_r_pkt_valid, - input [1:0] io_dec_tlu_br0_r_pkt_bits_hist, - input io_dec_tlu_br0_r_pkt_bits_br_error, - input io_dec_tlu_br0_r_pkt_bits_br_start_error, - input io_dec_tlu_br0_r_pkt_bits_way, - input io_dec_tlu_br0_r_pkt_bits_middle, - input [7:0] io_exu_i0_br_fghr_r, - input [7:0] io_exu_i0_br_index_r, - input io_dec_tlu_flush_lower_wb, - output [15:0] io_ifu_i0_cinst, - input [70:0] io_dec_tlu_ic_diag_pkt_icache_wrdata, - input [16:0] io_dec_tlu_ic_diag_pkt_icache_dicawics, - input io_dec_tlu_ic_diag_pkt_icache_rd_valid, - input io_dec_tlu_ic_diag_pkt_icache_wr_valid, - output io_ifu_ic_debug_rd_data_valid, output io_iccm_buf_correct_ecc, output io_iccm_correction_state, input io_scan_mode ); - wire mem_ctl_ch_clock; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_reset; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_free_clk; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_active_clk; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_flush_err_wb; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_i0_commit_cmt; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_force_halt; // @[el2_ifu.scala 146:26] - wire [30:0] mem_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_fence_i_wb; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_axi_arready; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_axi_rvalid; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_ifu_axi_rid; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_ifu_axi_rdata; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ifu_axi_rresp; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_bus_clk_en; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dma_iccm_req; // @[el2_ifu.scala 146:26] - wire [31:0] mem_ctl_ch_io_dma_mem_addr; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_dma_mem_sz; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dma_mem_write; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_dma_mem_wdata; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_dma_mem_tag; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_ic_rd_data; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_ic_debug_rd_data; // @[el2_ifu.scala 146:26] - wire [25:0] mem_ctl_ch_io_ictag_debug_rd_data; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_eccerr; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_rd_hit; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_tag_perr; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_iccm_rd_data; // @[el2_ifu.scala 146:26] - wire [77:0] mem_ctl_ch_io_iccm_rd_data_ecc; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu.scala 146:26] - wire [16:0] mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_miss_state_idle; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_pmu_ic_miss; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_pmu_ic_hit; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_pmu_bus_error; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_pmu_bus_busy; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_pmu_bus_trxn; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_axi_arvalid; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_ifu_axi_arid; // @[el2_ifu.scala 146:26] - wire [31:0] mem_ctl_ch_io_ifu_axi_araddr; // @[el2_ifu.scala 146:26] - wire [3:0] mem_ctl_ch_io_ifu_axi_arregion; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_axi_rready; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_dma_ecc_error; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_dma_rvalid; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_iccm_dma_rdata; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_iccm_dma_rtag; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_ready; // @[el2_ifu.scala 146:26] - wire [30:0] mem_ctl_ch_io_ic_rw_addr; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_wr_en; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_rd_en; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_ic_wr_data_0; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_ic_wr_data_1; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_ic_debug_wr_data; // @[el2_ifu.scala 146:26] - wire [70:0] mem_ctl_ch_io_ifu_ic_debug_rd_data; // @[el2_ifu.scala 146:26] - wire [9:0] mem_ctl_ch_io_ic_debug_addr; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_debug_rd_en; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_debug_wr_en; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_debug_tag_array; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_debug_way; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_tag_valid; // @[el2_ifu.scala 146:26] - wire [14:0] mem_ctl_ch_io_iccm_rw_addr; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_wren; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_rden; // @[el2_ifu.scala 146:26] - wire [77:0] mem_ctl_ch_io_iccm_wr_data; // @[el2_ifu.scala 146:26] - wire [2:0] mem_ctl_ch_io_iccm_wr_size; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_rd_ecc_single_err; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_error_start; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_dma_sb_error; // @[el2_ifu.scala 146:26] - wire [1:0] mem_ctl_ch_io_ic_fetch_val_f; // @[el2_ifu.scala 146:26] - wire [31:0] mem_ctl_ch_io_ic_data_f; // @[el2_ifu.scala 146:26] - wire [63:0] mem_ctl_ch_io_ic_premux_data; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ic_sel_premux_data; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_dec_tlu_core_ecc_disable; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_ifu_ic_debug_rd_data_valid; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_buf_correct_ecc; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_iccm_correction_state; // @[el2_ifu.scala 146:26] - wire mem_ctl_ch_io_scan_mode; // @[el2_ifu.scala 146:26] - wire bp_ctl_ch_clock; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_reset; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_active_clk; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 147:25] - wire [30:0] bp_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_br0_r_pkt_valid; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_hist; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_exu_i0_br_fghr_r; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_exu_i0_br_index_r; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_flush_leak_one_wb; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_dec_tlu_bpred_disable; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_misp; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_ataken; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_boffset; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_pc4; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_exu_mp_pkt_bits_hist; // @[el2_ifu.scala 147:25] - wire [11:0] bp_ctl_ch_io_exu_mp_pkt_bits_toffset; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_pcall; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_pret; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_pja; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_mp_pkt_bits_way; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_exu_mp_eghr; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_exu_mp_fghr; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_exu_mp_index; // @[el2_ifu.scala 147:25] - wire [4:0] bp_ctl_ch_io_exu_mp_btag; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 147:25] - wire [30:0] bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 147:25] - wire [7:0] bp_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 147:25] - wire [1:0] bp_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 147:25] - wire [11:0] bp_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 147:25] - wire bp_ctl_ch_io_scan_mode; // @[el2_ifu.scala 147:25] - wire aln_ctl_ch_clock; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_reset; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_scan_mode; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_active_clk; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 148:26] - wire [7:0] aln_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 148:26] - wire [30:0] aln_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 148:26] - wire [11:0] aln_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_dec_i0_decode_d; // @[el2_ifu.scala 148:26] - wire [31:0] aln_ctl_ch_io_ifu_fetch_data_f; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 148:26] - wire [30:0] aln_ctl_ch_io_ifu_fetch_pc; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_i0_valid; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_i0_icaf; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_ifu_i0_icaf_type; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_i0_icaf_f1; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_i0_dbecc; // @[el2_ifu.scala 148:26] - wire [31:0] aln_ctl_ch_io_ifu_i0_instr; // @[el2_ifu.scala 148:26] - wire [30:0] aln_ctl_ch_io_ifu_i0_pc; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_i0_pc4; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 148:26] - wire [7:0] aln_ctl_ch_io_ifu_i0_bp_index; // @[el2_ifu.scala 148:26] - wire [7:0] aln_ctl_ch_io_ifu_i0_bp_fghr; // @[el2_ifu.scala 148:26] - wire [4:0] aln_ctl_ch_io_ifu_i0_bp_btag; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_ifu_pmu_instr_aligned; // @[el2_ifu.scala 148:26] - wire [15:0] aln_ctl_ch_io_ifu_i0_cinst; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_valid; // @[el2_ifu.scala 148:26] - wire [11:0] aln_ctl_ch_io_i0_brp_bits_toffset; // @[el2_ifu.scala 148:26] - wire [1:0] aln_ctl_ch_io_i0_brp_bits_hist; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_bits_br_error; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_bits_br_start_error; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_bits_bank; // @[el2_ifu.scala 148:26] - wire [30:0] aln_ctl_ch_io_i0_brp_bits_prett; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_bits_way; // @[el2_ifu.scala 148:26] - wire aln_ctl_ch_io_i0_brp_bits_ret; // @[el2_ifu.scala 148:26] - wire ifc_ctl_ch_clock; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_reset; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_free_clk; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_active_clk; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_scan_mode; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_dec_tlu_flush_noredir_wb; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 149:26] - wire [30:0] ifc_ctl_ch_io_exu_flush_path_final; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 149:26] - wire [30:0] ifc_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_dma_iccm_stall_any; // @[el2_ifu.scala 149:26] - wire [31:0] ifc_ctl_ch_io_dec_tlu_mrac_ff; // @[el2_ifu.scala 149:26] - wire [30:0] ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 149:26] - wire [30:0] ifc_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifu_pmu_fetch_stall; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 149:26] - wire ifc_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 149:26] - el2_ifu_mem_ctl mem_ctl_ch ( // @[el2_ifu.scala 146:26] + wire mem_ctl_ch_clock; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_reset; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_free_clk; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_active_clk; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_fence_i_wb; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu.scala 82:26] + wire [16:0] mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_core_ecc_disable; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_miss; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_hit; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_error; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_busy; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_trxn; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_error_start; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dec_mem_ctrl_ifu_miss_state_idle; // @[el2_ifu.scala 82:26] + wire [30:0] mem_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_axi_ar_ready; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_axi_ar_valid; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_ifu_axi_ar_bits_id; // @[el2_ifu.scala 82:26] + wire [31:0] mem_ctl_ch_io_ifu_axi_ar_bits_addr; // @[el2_ifu.scala 82:26] + wire [3:0] mem_ctl_ch_io_ifu_axi_ar_bits_region; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_axi_r_ready; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_axi_r_valid; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_ifu_axi_r_bits_id; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_ifu_axi_r_bits_data; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ifu_axi_r_bits_resp; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_bus_clk_en; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dma_iccm_req; // @[el2_ifu.scala 82:26] + wire [31:0] mem_ctl_ch_io_dma_mem_addr; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_dma_mem_sz; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_dma_mem_write; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_dma_mem_wdata; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_dma_mem_tag; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_ic_rd_data; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_ic_debug_rd_data; // @[el2_ifu.scala 82:26] + wire [25:0] mem_ctl_ch_io_ictag_debug_rd_data; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_eccerr; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_rd_hit; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_tag_perr; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_iccm_rd_data; // @[el2_ifu.scala 82:26] + wire [77:0] mem_ctl_ch_io_iccm_rd_data_ecc; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_dma_ecc_error; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_dma_rvalid; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_iccm_dma_rdata; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_iccm_dma_rtag; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_ready; // @[el2_ifu.scala 82:26] + wire [30:0] mem_ctl_ch_io_ic_rw_addr; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_wr_en; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_rd_en; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_ic_wr_data_0; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_ic_wr_data_1; // @[el2_ifu.scala 82:26] + wire [70:0] mem_ctl_ch_io_ic_debug_wr_data; // @[el2_ifu.scala 82:26] + wire [9:0] mem_ctl_ch_io_ic_debug_addr; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_debug_rd_en; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_debug_wr_en; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_debug_tag_array; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_debug_way; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_tag_valid; // @[el2_ifu.scala 82:26] + wire [14:0] mem_ctl_ch_io_iccm_rw_addr; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_wren; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_rden; // @[el2_ifu.scala 82:26] + wire [77:0] mem_ctl_ch_io_iccm_wr_data; // @[el2_ifu.scala 82:26] + wire [2:0] mem_ctl_ch_io_iccm_wr_size; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_dma_sb_error; // @[el2_ifu.scala 82:26] + wire [1:0] mem_ctl_ch_io_ic_fetch_val_f; // @[el2_ifu.scala 82:26] + wire [31:0] mem_ctl_ch_io_ic_data_f; // @[el2_ifu.scala 82:26] + wire [63:0] mem_ctl_ch_io_ic_premux_data; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_ic_sel_premux_data; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_buf_correct_ecc; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_iccm_correction_state; // @[el2_ifu.scala 82:26] + wire mem_ctl_ch_io_scan_mode; // @[el2_ifu.scala 82:26] + wire bp_ctl_ch_clock; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_reset; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_active_clk; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 83:25] + wire [30:0] bp_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_valid; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_hist; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_flush_leak_one_wb; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_dec_bp_dec_tlu_bpred_disable; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_exu_bp_exu_i0_br_fghr_r; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_exu_bp_exu_i0_br_index_r; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_misp; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_ataken; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_boffset; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pc4; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_hist; // @[el2_ifu.scala 83:25] + wire [11:0] bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_toffset; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pcall; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pret; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pja; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_way; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_exu_bp_exu_mp_eghr; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_exu_bp_exu_mp_fghr; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_exu_bp_exu_mp_index; // @[el2_ifu.scala 83:25] + wire [4:0] bp_ctl_ch_io_exu_bp_exu_mp_btag; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_exu_bp_exu_flush_final; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 83:25] + wire [30:0] bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 83:25] + wire [7:0] bp_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 83:25] + wire [1:0] bp_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 83:25] + wire [11:0] bp_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 83:25] + wire bp_ctl_ch_io_scan_mode; // @[el2_ifu.scala 83:25] + wire aln_ctl_ch_clock; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_reset; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_scan_mode; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_active_clk; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 84:26] + wire [7:0] aln_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 84:26] + wire [30:0] aln_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 84:26] + wire [11:0] aln_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_exu_flush_final; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_dec_dec_i0_decode_d; // @[el2_ifu.scala 84:26] + wire [15:0] aln_ctl_ch_io_dec_aln_aln_dec_ifu_i0_cinst; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_type; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_f1; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_dbecc; // @[el2_ifu.scala 84:26] + wire [7:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_index; // @[el2_ifu.scala 84:26] + wire [7:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_fghr; // @[el2_ifu.scala 84:26] + wire [4:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_btag; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_valid; // @[el2_ifu.scala 84:26] + wire [31:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_instr; // @[el2_ifu.scala 84:26] + wire [30:0] aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc4; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_valid; // @[el2_ifu.scala 84:26] + wire [11:0] aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_toffset; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_hist; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_error; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_start_error; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_bank; // @[el2_ifu.scala 84:26] + wire [30:0] aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_prett; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_way; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_ret; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_dec_aln_ifu_pmu_instr_aligned; // @[el2_ifu.scala 84:26] + wire [31:0] aln_ctl_ch_io_ifu_fetch_data_f; // @[el2_ifu.scala 84:26] + wire [1:0] aln_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 84:26] + wire [30:0] aln_ctl_ch_io_ifu_fetch_pc; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 84:26] + wire aln_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 84:26] + wire ifc_ctl_ch_clock; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_reset; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_free_clk; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_active_clk; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_scan_mode; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_exu_ifc_exu_flush_final; // @[el2_ifu.scala 85:26] + wire [30:0] ifc_ctl_ch_io_exu_ifc_exu_flush_path_final; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 85:26] + wire [30:0] ifc_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_dma_iccm_stall_any; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_dec_ifc_dec_tlu_flush_noredir_wb; // @[el2_ifu.scala 85:26] + wire [31:0] ifc_ctl_ch_io_dec_ifc_dec_tlu_mrac_ff; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_dec_ifc_ifu_pmu_fetch_stall; // @[el2_ifu.scala 85:26] + wire [30:0] ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 85:26] + wire [30:0] ifc_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 85:26] + wire ifc_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 85:26] + el2_ifu_mem_ctl mem_ctl_ch ( // @[el2_ifu.scala 82:26] .clock(mem_ctl_ch_clock), .reset(mem_ctl_ch_reset), .io_free_clk(mem_ctl_ch_io_free_clk), .io_active_clk(mem_ctl_ch_io_active_clk), .io_exu_flush_final(mem_ctl_ch_io_exu_flush_final), - .io_dec_tlu_flush_lower_wb(mem_ctl_ch_io_dec_tlu_flush_lower_wb), - .io_dec_tlu_flush_err_wb(mem_ctl_ch_io_dec_tlu_flush_err_wb), - .io_dec_tlu_i0_commit_cmt(mem_ctl_ch_io_dec_tlu_i0_commit_cmt), - .io_dec_tlu_force_halt(mem_ctl_ch_io_dec_tlu_force_halt), + .io_dec_mem_ctrl_dec_tlu_flush_lower_wb(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_lower_wb), + .io_dec_mem_ctrl_dec_tlu_flush_err_wb(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_err_wb), + .io_dec_mem_ctrl_dec_tlu_i0_commit_cmt(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_i0_commit_cmt), + .io_dec_mem_ctrl_dec_tlu_force_halt(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_force_halt), + .io_dec_mem_ctrl_dec_tlu_fence_i_wb(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_fence_i_wb), + .io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata), + .io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics), + .io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid), + .io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid), + .io_dec_mem_ctrl_dec_tlu_core_ecc_disable(mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_core_ecc_disable), + .io_dec_mem_ctrl_ifu_pmu_ic_miss(mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_miss), + .io_dec_mem_ctrl_ifu_pmu_ic_hit(mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_hit), + .io_dec_mem_ctrl_ifu_pmu_bus_error(mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_error), + .io_dec_mem_ctrl_ifu_pmu_bus_busy(mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_busy), + .io_dec_mem_ctrl_ifu_pmu_bus_trxn(mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_trxn), + .io_dec_mem_ctrl_ifu_ic_error_start(mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_error_start), + .io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err(mem_ctl_ch_io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err), + .io_dec_mem_ctrl_ifu_ic_debug_rd_data(mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data), + .io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid(mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid), + .io_dec_mem_ctrl_ifu_miss_state_idle(mem_ctl_ch_io_dec_mem_ctrl_ifu_miss_state_idle), .io_ifc_fetch_addr_bf(mem_ctl_ch_io_ifc_fetch_addr_bf), .io_ifc_fetch_uncacheable_bf(mem_ctl_ch_io_ifc_fetch_uncacheable_bf), .io_ifc_fetch_req_bf(mem_ctl_ch_io_ifc_fetch_req_bf), @@ -44773,14 +44844,18 @@ module el2_ifu( .io_ifc_iccm_access_bf(mem_ctl_ch_io_ifc_iccm_access_bf), .io_ifc_region_acc_fault_bf(mem_ctl_ch_io_ifc_region_acc_fault_bf), .io_ifc_dma_access_ok(mem_ctl_ch_io_ifc_dma_access_ok), - .io_dec_tlu_fence_i_wb(mem_ctl_ch_io_dec_tlu_fence_i_wb), .io_ifu_bp_hit_taken_f(mem_ctl_ch_io_ifu_bp_hit_taken_f), .io_ifu_bp_inst_mask_f(mem_ctl_ch_io_ifu_bp_inst_mask_f), - .io_ifu_axi_arready(mem_ctl_ch_io_ifu_axi_arready), - .io_ifu_axi_rvalid(mem_ctl_ch_io_ifu_axi_rvalid), - .io_ifu_axi_rid(mem_ctl_ch_io_ifu_axi_rid), - .io_ifu_axi_rdata(mem_ctl_ch_io_ifu_axi_rdata), - .io_ifu_axi_rresp(mem_ctl_ch_io_ifu_axi_rresp), + .io_ifu_axi_ar_ready(mem_ctl_ch_io_ifu_axi_ar_ready), + .io_ifu_axi_ar_valid(mem_ctl_ch_io_ifu_axi_ar_valid), + .io_ifu_axi_ar_bits_id(mem_ctl_ch_io_ifu_axi_ar_bits_id), + .io_ifu_axi_ar_bits_addr(mem_ctl_ch_io_ifu_axi_ar_bits_addr), + .io_ifu_axi_ar_bits_region(mem_ctl_ch_io_ifu_axi_ar_bits_region), + .io_ifu_axi_r_ready(mem_ctl_ch_io_ifu_axi_r_ready), + .io_ifu_axi_r_valid(mem_ctl_ch_io_ifu_axi_r_valid), + .io_ifu_axi_r_bits_id(mem_ctl_ch_io_ifu_axi_r_bits_id), + .io_ifu_axi_r_bits_data(mem_ctl_ch_io_ifu_axi_r_bits_data), + .io_ifu_axi_r_bits_resp(mem_ctl_ch_io_ifu_axi_r_bits_resp), .io_ifu_bus_clk_en(mem_ctl_ch_io_ifu_bus_clk_en), .io_dma_iccm_req(mem_ctl_ch_io_dma_iccm_req), .io_dma_mem_addr(mem_ctl_ch_io_dma_mem_addr), @@ -44797,24 +44872,9 @@ module el2_ifu( .io_iccm_rd_data(mem_ctl_ch_io_iccm_rd_data), .io_iccm_rd_data_ecc(mem_ctl_ch_io_iccm_rd_data_ecc), .io_ifu_fetch_val(mem_ctl_ch_io_ifu_fetch_val), - .io_dec_tlu_ic_diag_pkt_icache_wrdata(mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wrdata), - .io_dec_tlu_ic_diag_pkt_icache_dicawics(mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_dicawics), - .io_dec_tlu_ic_diag_pkt_icache_rd_valid(mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_rd_valid), - .io_dec_tlu_ic_diag_pkt_icache_wr_valid(mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wr_valid), - .io_ifu_miss_state_idle(mem_ctl_ch_io_ifu_miss_state_idle), .io_ifu_ic_mb_empty(mem_ctl_ch_io_ifu_ic_mb_empty), .io_ic_dma_active(mem_ctl_ch_io_ic_dma_active), .io_ic_write_stall(mem_ctl_ch_io_ic_write_stall), - .io_ifu_pmu_ic_miss(mem_ctl_ch_io_ifu_pmu_ic_miss), - .io_ifu_pmu_ic_hit(mem_ctl_ch_io_ifu_pmu_ic_hit), - .io_ifu_pmu_bus_error(mem_ctl_ch_io_ifu_pmu_bus_error), - .io_ifu_pmu_bus_busy(mem_ctl_ch_io_ifu_pmu_bus_busy), - .io_ifu_pmu_bus_trxn(mem_ctl_ch_io_ifu_pmu_bus_trxn), - .io_ifu_axi_arvalid(mem_ctl_ch_io_ifu_axi_arvalid), - .io_ifu_axi_arid(mem_ctl_ch_io_ifu_axi_arid), - .io_ifu_axi_araddr(mem_ctl_ch_io_ifu_axi_araddr), - .io_ifu_axi_arregion(mem_ctl_ch_io_ifu_axi_arregion), - .io_ifu_axi_rready(mem_ctl_ch_io_ifu_axi_rready), .io_iccm_dma_ecc_error(mem_ctl_ch_io_iccm_dma_ecc_error), .io_iccm_dma_rvalid(mem_ctl_ch_io_iccm_dma_rvalid), .io_iccm_dma_rdata(mem_ctl_ch_io_iccm_dma_rdata), @@ -44826,7 +44886,6 @@ module el2_ifu( .io_ic_wr_data_0(mem_ctl_ch_io_ic_wr_data_0), .io_ic_wr_data_1(mem_ctl_ch_io_ic_wr_data_1), .io_ic_debug_wr_data(mem_ctl_ch_io_ic_debug_wr_data), - .io_ifu_ic_debug_rd_data(mem_ctl_ch_io_ifu_ic_debug_rd_data), .io_ic_debug_addr(mem_ctl_ch_io_ic_debug_addr), .io_ic_debug_rd_en(mem_ctl_ch_io_ic_debug_rd_en), .io_ic_debug_wr_en(mem_ctl_ch_io_ic_debug_wr_en), @@ -44841,54 +44900,50 @@ module el2_ifu( .io_ic_hit_f(mem_ctl_ch_io_ic_hit_f), .io_ic_access_fault_f(mem_ctl_ch_io_ic_access_fault_f), .io_ic_access_fault_type_f(mem_ctl_ch_io_ic_access_fault_type_f), - .io_iccm_rd_ecc_single_err(mem_ctl_ch_io_iccm_rd_ecc_single_err), .io_iccm_rd_ecc_double_err(mem_ctl_ch_io_iccm_rd_ecc_double_err), - .io_ic_error_start(mem_ctl_ch_io_ic_error_start), .io_ifu_async_error_start(mem_ctl_ch_io_ifu_async_error_start), .io_iccm_dma_sb_error(mem_ctl_ch_io_iccm_dma_sb_error), .io_ic_fetch_val_f(mem_ctl_ch_io_ic_fetch_val_f), .io_ic_data_f(mem_ctl_ch_io_ic_data_f), .io_ic_premux_data(mem_ctl_ch_io_ic_premux_data), .io_ic_sel_premux_data(mem_ctl_ch_io_ic_sel_premux_data), - .io_dec_tlu_core_ecc_disable(mem_ctl_ch_io_dec_tlu_core_ecc_disable), - .io_ifu_ic_debug_rd_data_valid(mem_ctl_ch_io_ifu_ic_debug_rd_data_valid), .io_iccm_buf_correct_ecc(mem_ctl_ch_io_iccm_buf_correct_ecc), .io_iccm_correction_state(mem_ctl_ch_io_iccm_correction_state), .io_scan_mode(mem_ctl_ch_io_scan_mode) ); - el2_ifu_bp_ctl bp_ctl_ch ( // @[el2_ifu.scala 147:25] + el2_ifu_bp_ctl bp_ctl_ch ( // @[el2_ifu.scala 83:25] .clock(bp_ctl_ch_clock), .reset(bp_ctl_ch_reset), .io_active_clk(bp_ctl_ch_io_active_clk), .io_ic_hit_f(bp_ctl_ch_io_ic_hit_f), .io_ifc_fetch_addr_f(bp_ctl_ch_io_ifc_fetch_addr_f), .io_ifc_fetch_req_f(bp_ctl_ch_io_ifc_fetch_req_f), - .io_dec_tlu_br0_r_pkt_valid(bp_ctl_ch_io_dec_tlu_br0_r_pkt_valid), - .io_dec_tlu_br0_r_pkt_bits_hist(bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_hist), - .io_dec_tlu_br0_r_pkt_bits_br_error(bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_error), - .io_dec_tlu_br0_r_pkt_bits_br_start_error(bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_start_error), - .io_dec_tlu_br0_r_pkt_bits_way(bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_way), - .io_dec_tlu_br0_r_pkt_bits_middle(bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_middle), - .io_exu_i0_br_fghr_r(bp_ctl_ch_io_exu_i0_br_fghr_r), - .io_exu_i0_br_index_r(bp_ctl_ch_io_exu_i0_br_index_r), - .io_dec_tlu_flush_lower_wb(bp_ctl_ch_io_dec_tlu_flush_lower_wb), - .io_dec_tlu_flush_leak_one_wb(bp_ctl_ch_io_dec_tlu_flush_leak_one_wb), - .io_dec_tlu_bpred_disable(bp_ctl_ch_io_dec_tlu_bpred_disable), - .io_exu_mp_pkt_bits_misp(bp_ctl_ch_io_exu_mp_pkt_bits_misp), - .io_exu_mp_pkt_bits_ataken(bp_ctl_ch_io_exu_mp_pkt_bits_ataken), - .io_exu_mp_pkt_bits_boffset(bp_ctl_ch_io_exu_mp_pkt_bits_boffset), - .io_exu_mp_pkt_bits_pc4(bp_ctl_ch_io_exu_mp_pkt_bits_pc4), - .io_exu_mp_pkt_bits_hist(bp_ctl_ch_io_exu_mp_pkt_bits_hist), - .io_exu_mp_pkt_bits_toffset(bp_ctl_ch_io_exu_mp_pkt_bits_toffset), - .io_exu_mp_pkt_bits_pcall(bp_ctl_ch_io_exu_mp_pkt_bits_pcall), - .io_exu_mp_pkt_bits_pret(bp_ctl_ch_io_exu_mp_pkt_bits_pret), - .io_exu_mp_pkt_bits_pja(bp_ctl_ch_io_exu_mp_pkt_bits_pja), - .io_exu_mp_pkt_bits_way(bp_ctl_ch_io_exu_mp_pkt_bits_way), - .io_exu_mp_eghr(bp_ctl_ch_io_exu_mp_eghr), - .io_exu_mp_fghr(bp_ctl_ch_io_exu_mp_fghr), - .io_exu_mp_index(bp_ctl_ch_io_exu_mp_index), - .io_exu_mp_btag(bp_ctl_ch_io_exu_mp_btag), - .io_exu_flush_final(bp_ctl_ch_io_exu_flush_final), + .io_dec_bp_dec_tlu_br0_r_pkt_valid(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_valid), + .io_dec_bp_dec_tlu_br0_r_pkt_bits_hist(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_hist), + .io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error), + .io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error), + .io_dec_bp_dec_tlu_br0_r_pkt_bits_way(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_way), + .io_dec_bp_dec_tlu_br0_r_pkt_bits_middle(bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_middle), + .io_dec_bp_dec_tlu_flush_lower_wb(bp_ctl_ch_io_dec_bp_dec_tlu_flush_lower_wb), + .io_dec_bp_dec_tlu_flush_leak_one_wb(bp_ctl_ch_io_dec_bp_dec_tlu_flush_leak_one_wb), + .io_dec_bp_dec_tlu_bpred_disable(bp_ctl_ch_io_dec_bp_dec_tlu_bpred_disable), + .io_exu_bp_exu_i0_br_fghr_r(bp_ctl_ch_io_exu_bp_exu_i0_br_fghr_r), + .io_exu_bp_exu_i0_br_index_r(bp_ctl_ch_io_exu_bp_exu_i0_br_index_r), + .io_exu_bp_exu_mp_pkt_bits_misp(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_misp), + .io_exu_bp_exu_mp_pkt_bits_ataken(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_ataken), + .io_exu_bp_exu_mp_pkt_bits_boffset(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_boffset), + .io_exu_bp_exu_mp_pkt_bits_pc4(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pc4), + .io_exu_bp_exu_mp_pkt_bits_hist(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_hist), + .io_exu_bp_exu_mp_pkt_bits_toffset(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_toffset), + .io_exu_bp_exu_mp_pkt_bits_pcall(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pcall), + .io_exu_bp_exu_mp_pkt_bits_pret(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pret), + .io_exu_bp_exu_mp_pkt_bits_pja(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pja), + .io_exu_bp_exu_mp_pkt_bits_way(bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_way), + .io_exu_bp_exu_mp_eghr(bp_ctl_ch_io_exu_bp_exu_mp_eghr), + .io_exu_bp_exu_mp_fghr(bp_ctl_ch_io_exu_bp_exu_mp_fghr), + .io_exu_bp_exu_mp_index(bp_ctl_ch_io_exu_bp_exu_mp_index), + .io_exu_bp_exu_mp_btag(bp_ctl_ch_io_exu_bp_exu_mp_btag), + .io_exu_bp_exu_flush_final(bp_ctl_ch_io_exu_bp_exu_flush_final), .io_ifu_bp_hit_taken_f(bp_ctl_ch_io_ifu_bp_hit_taken_f), .io_ifu_bp_btb_target_f(bp_ctl_ch_io_ifu_bp_btb_target_f), .io_ifu_bp_inst_mask_f(bp_ctl_ch_io_ifu_bp_inst_mask_f), @@ -44902,7 +44957,7 @@ module el2_ifu( .io_ifu_bp_poffset_f(bp_ctl_ch_io_ifu_bp_poffset_f), .io_scan_mode(bp_ctl_ch_io_scan_mode) ); - el2_ifu_aln_ctl aln_ctl_ch ( // @[el2_ifu.scala 148:26] + el2_ifu_aln_ctl aln_ctl_ch ( // @[el2_ifu.scala 84:26] .clock(aln_ctl_ch_clock), .reset(aln_ctl_ch_reset), .io_scan_mode(aln_ctl_ch_io_scan_mode), @@ -44921,36 +44976,36 @@ module el2_ifu( .io_ifu_bp_valid_f(aln_ctl_ch_io_ifu_bp_valid_f), .io_ifu_bp_ret_f(aln_ctl_ch_io_ifu_bp_ret_f), .io_exu_flush_final(aln_ctl_ch_io_exu_flush_final), - .io_dec_i0_decode_d(aln_ctl_ch_io_dec_i0_decode_d), + .io_dec_aln_aln_dec_dec_i0_decode_d(aln_ctl_ch_io_dec_aln_aln_dec_dec_i0_decode_d), + .io_dec_aln_aln_dec_ifu_i0_cinst(aln_ctl_ch_io_dec_aln_aln_dec_ifu_i0_cinst), + .io_dec_aln_aln_ib_ifu_i0_icaf(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf), + .io_dec_aln_aln_ib_ifu_i0_icaf_type(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_type), + .io_dec_aln_aln_ib_ifu_i0_icaf_f1(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_f1), + .io_dec_aln_aln_ib_ifu_i0_dbecc(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_dbecc), + .io_dec_aln_aln_ib_ifu_i0_bp_index(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_index), + .io_dec_aln_aln_ib_ifu_i0_bp_fghr(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_fghr), + .io_dec_aln_aln_ib_ifu_i0_bp_btag(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_btag), + .io_dec_aln_aln_ib_ifu_i0_valid(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_valid), + .io_dec_aln_aln_ib_ifu_i0_instr(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_instr), + .io_dec_aln_aln_ib_ifu_i0_pc(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc), + .io_dec_aln_aln_ib_ifu_i0_pc4(aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc4), + .io_dec_aln_aln_ib_i0_brp_valid(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_valid), + .io_dec_aln_aln_ib_i0_brp_bits_toffset(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_toffset), + .io_dec_aln_aln_ib_i0_brp_bits_hist(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_hist), + .io_dec_aln_aln_ib_i0_brp_bits_br_error(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_error), + .io_dec_aln_aln_ib_i0_brp_bits_br_start_error(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_start_error), + .io_dec_aln_aln_ib_i0_brp_bits_bank(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_bank), + .io_dec_aln_aln_ib_i0_brp_bits_prett(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_prett), + .io_dec_aln_aln_ib_i0_brp_bits_way(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_way), + .io_dec_aln_aln_ib_i0_brp_bits_ret(aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_ret), + .io_dec_aln_ifu_pmu_instr_aligned(aln_ctl_ch_io_dec_aln_ifu_pmu_instr_aligned), .io_ifu_fetch_data_f(aln_ctl_ch_io_ifu_fetch_data_f), .io_ifu_fetch_val(aln_ctl_ch_io_ifu_fetch_val), .io_ifu_fetch_pc(aln_ctl_ch_io_ifu_fetch_pc), - .io_ifu_i0_valid(aln_ctl_ch_io_ifu_i0_valid), - .io_ifu_i0_icaf(aln_ctl_ch_io_ifu_i0_icaf), - .io_ifu_i0_icaf_type(aln_ctl_ch_io_ifu_i0_icaf_type), - .io_ifu_i0_icaf_f1(aln_ctl_ch_io_ifu_i0_icaf_f1), - .io_ifu_i0_dbecc(aln_ctl_ch_io_ifu_i0_dbecc), - .io_ifu_i0_instr(aln_ctl_ch_io_ifu_i0_instr), - .io_ifu_i0_pc(aln_ctl_ch_io_ifu_i0_pc), - .io_ifu_i0_pc4(aln_ctl_ch_io_ifu_i0_pc4), .io_ifu_fb_consume1(aln_ctl_ch_io_ifu_fb_consume1), - .io_ifu_fb_consume2(aln_ctl_ch_io_ifu_fb_consume2), - .io_ifu_i0_bp_index(aln_ctl_ch_io_ifu_i0_bp_index), - .io_ifu_i0_bp_fghr(aln_ctl_ch_io_ifu_i0_bp_fghr), - .io_ifu_i0_bp_btag(aln_ctl_ch_io_ifu_i0_bp_btag), - .io_ifu_pmu_instr_aligned(aln_ctl_ch_io_ifu_pmu_instr_aligned), - .io_ifu_i0_cinst(aln_ctl_ch_io_ifu_i0_cinst), - .io_i0_brp_valid(aln_ctl_ch_io_i0_brp_valid), - .io_i0_brp_bits_toffset(aln_ctl_ch_io_i0_brp_bits_toffset), - .io_i0_brp_bits_hist(aln_ctl_ch_io_i0_brp_bits_hist), - .io_i0_brp_bits_br_error(aln_ctl_ch_io_i0_brp_bits_br_error), - .io_i0_brp_bits_br_start_error(aln_ctl_ch_io_i0_brp_bits_br_start_error), - .io_i0_brp_bits_bank(aln_ctl_ch_io_i0_brp_bits_bank), - .io_i0_brp_bits_prett(aln_ctl_ch_io_i0_brp_bits_prett), - .io_i0_brp_bits_way(aln_ctl_ch_io_i0_brp_bits_way), - .io_i0_brp_bits_ret(aln_ctl_ch_io_i0_brp_bits_ret) + .io_ifu_fb_consume2(aln_ctl_ch_io_ifu_fb_consume2) ); - el2_ifu_ifc_ctl ifc_ctl_ch ( // @[el2_ifu.scala 149:26] + el2_ifu_ifc_ctl ifc_ctl_ch ( // @[el2_ifu.scala 85:26] .clock(ifc_ctl_ch_clock), .reset(ifc_ctl_ch_reset), .io_free_clk(ifc_ctl_ch_io_free_clk), @@ -44960,19 +45015,19 @@ module el2_ifu( .io_ifu_ic_mb_empty(ifc_ctl_ch_io_ifu_ic_mb_empty), .io_ifu_fb_consume1(ifc_ctl_ch_io_ifu_fb_consume1), .io_ifu_fb_consume2(ifc_ctl_ch_io_ifu_fb_consume2), - .io_dec_tlu_flush_noredir_wb(ifc_ctl_ch_io_dec_tlu_flush_noredir_wb), - .io_exu_flush_final(ifc_ctl_ch_io_exu_flush_final), - .io_exu_flush_path_final(ifc_ctl_ch_io_exu_flush_path_final), + .io_exu_ifc_exu_flush_final(ifc_ctl_ch_io_exu_ifc_exu_flush_final), + .io_exu_ifc_exu_flush_path_final(ifc_ctl_ch_io_exu_ifc_exu_flush_path_final), .io_ifu_bp_hit_taken_f(ifc_ctl_ch_io_ifu_bp_hit_taken_f), .io_ifu_bp_btb_target_f(ifc_ctl_ch_io_ifu_bp_btb_target_f), .io_ic_dma_active(ifc_ctl_ch_io_ic_dma_active), .io_ic_write_stall(ifc_ctl_ch_io_ic_write_stall), .io_dma_iccm_stall_any(ifc_ctl_ch_io_dma_iccm_stall_any), - .io_dec_tlu_mrac_ff(ifc_ctl_ch_io_dec_tlu_mrac_ff), + .io_dec_ifc_dec_tlu_flush_noredir_wb(ifc_ctl_ch_io_dec_ifc_dec_tlu_flush_noredir_wb), + .io_dec_ifc_dec_tlu_mrac_ff(ifc_ctl_ch_io_dec_ifc_dec_tlu_mrac_ff), + .io_dec_ifc_ifu_pmu_fetch_stall(ifc_ctl_ch_io_dec_ifc_ifu_pmu_fetch_stall), .io_ifc_fetch_addr_f(ifc_ctl_ch_io_ifc_fetch_addr_f), .io_ifc_fetch_addr_bf(ifc_ctl_ch_io_ifc_fetch_addr_bf), .io_ifc_fetch_req_f(ifc_ctl_ch_io_ifc_fetch_req_f), - .io_ifu_pmu_fetch_stall(ifc_ctl_ch_io_ifu_pmu_fetch_stall), .io_ifc_fetch_uncacheable_bf(ifc_ctl_ch_io_ifc_fetch_uncacheable_bf), .io_ifc_fetch_req_bf(ifc_ctl_ch_io_ifc_fetch_req_bf), .io_ifc_fetch_req_bf_raw(ifc_ctl_ch_io_ifc_fetch_req_bf_raw), @@ -44980,211 +45035,211 @@ module el2_ifu( .io_ifc_region_acc_fault_bf(ifc_ctl_ch_io_ifc_region_acc_fault_bf), .io_ifc_dma_access_ok(ifc_ctl_ch_io_ifc_dma_access_ok) ); - assign io_ifu_axi_awvalid = 1'h0; // @[el2_ifu.scala 256:22] - assign io_ifu_axi_awid = 3'h0; // @[el2_ifu.scala 257:19] - assign io_ifu_axi_awaddr = 32'h0; // @[el2_ifu.scala 258:21] - assign io_ifu_axi_awregion = 4'h0; // @[el2_ifu.scala 259:23] - assign io_ifu_axi_awlen = 8'h0; // @[el2_ifu.scala 260:20] - assign io_ifu_axi_awsize = 3'h0; // @[el2_ifu.scala 261:21] - assign io_ifu_axi_awburst = 2'h0; // @[el2_ifu.scala 262:22] - assign io_ifu_axi_awlock = 1'h0; // @[el2_ifu.scala 263:21] - assign io_ifu_axi_awcache = 4'h0; // @[el2_ifu.scala 264:22] - assign io_ifu_axi_awprot = 3'h0; // @[el2_ifu.scala 265:21] - assign io_ifu_axi_awqos = 4'h0; // @[el2_ifu.scala 266:20] - assign io_ifu_axi_wvalid = 1'h0; // @[el2_ifu.scala 267:21] - assign io_ifu_axi_wdata = 64'h0; // @[el2_ifu.scala 268:20] - assign io_ifu_axi_wstrb = 8'h0; // @[el2_ifu.scala 269:20] - assign io_ifu_axi_wlast = 1'h0; // @[el2_ifu.scala 270:20] - assign io_ifu_axi_bready = 1'h0; // @[el2_ifu.scala 271:21] - assign io_ifu_axi_arvalid = mem_ctl_ch_io_ifu_axi_arvalid; // @[el2_ifu.scala 273:22] - assign io_ifu_axi_arid = mem_ctl_ch_io_ifu_axi_arid; // @[el2_ifu.scala 274:19] - assign io_ifu_axi_araddr = mem_ctl_ch_io_ifu_axi_araddr; // @[el2_ifu.scala 275:21] - assign io_ifu_axi_arregion = mem_ctl_ch_io_ifu_axi_arregion; // @[el2_ifu.scala 276:23] - assign io_ifu_axi_arlen = 8'h0; // @[el2_ifu.scala 277:20] - assign io_ifu_axi_arsize = 3'h3; // @[el2_ifu.scala 278:21] - assign io_ifu_axi_arburst = 2'h1; // @[el2_ifu.scala 279:22] - assign io_ifu_axi_arlock = 1'h0; // @[el2_ifu.scala 280:21] - assign io_ifu_axi_arcache = 4'hf; // @[el2_ifu.scala 281:22] - assign io_ifu_axi_arprot = 3'h0; // @[el2_ifu.scala 282:21] - assign io_ifu_axi_arqos = 4'h0; // @[el2_ifu.scala 283:20] - assign io_ifu_axi_rready = 1'h1; // @[el2_ifu.scala 284:21] - assign io_iccm_dma_ecc_error = mem_ctl_ch_io_iccm_dma_ecc_error; // @[el2_ifu.scala 285:25] - assign io_iccm_dma_rvalid = mem_ctl_ch_io_iccm_dma_rvalid; // @[el2_ifu.scala 286:22] - assign io_iccm_dma_rdata = mem_ctl_ch_io_iccm_dma_rdata; // @[el2_ifu.scala 287:21] - assign io_iccm_dma_rtag = mem_ctl_ch_io_iccm_dma_rtag; // @[el2_ifu.scala 288:20] - assign io_iccm_ready = mem_ctl_ch_io_iccm_ready; // @[el2_ifu.scala 289:17] - assign io_ifu_pmu_instr_aligned = aln_ctl_ch_io_ifu_pmu_instr_aligned; // @[el2_ifu.scala 290:28] - assign io_ifu_pmu_fetch_stall = ifc_ctl_ch_io_ifu_pmu_fetch_stall; // @[el2_ifu.scala 291:26] - assign io_ifu_ic_error_start = mem_ctl_ch_io_ic_error_start; // @[el2_ifu.scala 292:25] - assign io_ic_rw_addr = mem_ctl_ch_io_ic_rw_addr; // @[el2_ifu.scala 294:17] - assign io_ic_wr_en = mem_ctl_ch_io_ic_wr_en; // @[el2_ifu.scala 295:15] - assign io_ic_rd_en = mem_ctl_ch_io_ic_rd_en; // @[el2_ifu.scala 296:15] - assign io_ic_wr_data_0 = mem_ctl_ch_io_ic_wr_data_0; // @[el2_ifu.scala 297:17] - assign io_ic_wr_data_1 = mem_ctl_ch_io_ic_wr_data_1; // @[el2_ifu.scala 297:17] - assign io_ic_debug_wr_data = mem_ctl_ch_io_ic_debug_wr_data; // @[el2_ifu.scala 298:23] - assign io_ifu_ic_debug_rd_data = mem_ctl_ch_io_ifu_ic_debug_rd_data; // @[el2_ifu.scala 299:27] - assign io_ic_premux_data = mem_ctl_ch_io_ic_premux_data; // @[el2_ifu.scala 339:21] - assign io_ic_sel_premux_data = mem_ctl_ch_io_ic_sel_premux_data; // @[el2_ifu.scala 300:25] - assign io_ic_debug_addr = mem_ctl_ch_io_ic_debug_addr; // @[el2_ifu.scala 301:20] - assign io_ic_debug_rd_en = mem_ctl_ch_io_ic_debug_rd_en; // @[el2_ifu.scala 302:21] - assign io_ic_debug_wr_en = mem_ctl_ch_io_ic_debug_wr_en; // @[el2_ifu.scala 303:21] - assign io_ic_debug_tag_array = mem_ctl_ch_io_ic_debug_tag_array; // @[el2_ifu.scala 304:25] - assign io_ic_debug_way = mem_ctl_ch_io_ic_debug_way; // @[el2_ifu.scala 305:19] - assign io_ic_tag_valid = mem_ctl_ch_io_ic_tag_valid; // @[el2_ifu.scala 306:19] - assign io_iccm_rw_addr = mem_ctl_ch_io_iccm_rw_addr; // @[el2_ifu.scala 307:19] - assign io_iccm_wren = mem_ctl_ch_io_iccm_wren; // @[el2_ifu.scala 308:16] - assign io_iccm_rden = mem_ctl_ch_io_iccm_rden; // @[el2_ifu.scala 309:16] - assign io_iccm_wr_data = mem_ctl_ch_io_iccm_wr_data; // @[el2_ifu.scala 310:19] - assign io_iccm_wr_size = mem_ctl_ch_io_iccm_wr_size; // @[el2_ifu.scala 311:19] - assign io_ifu_iccm_rd_ecc_single_err = mem_ctl_ch_io_iccm_rd_ecc_single_err; // @[el2_ifu.scala 312:33] - assign io_ifu_pmu_ic_miss = mem_ctl_ch_io_ifu_pmu_ic_miss; // @[el2_ifu.scala 314:22] - assign io_ifu_pmu_ic_hit = mem_ctl_ch_io_ifu_pmu_ic_hit; // @[el2_ifu.scala 315:21] - assign io_ifu_pmu_bus_error = mem_ctl_ch_io_ifu_pmu_bus_error; // @[el2_ifu.scala 316:24] - assign io_ifu_pmu_bus_busy = mem_ctl_ch_io_ifu_pmu_bus_busy; // @[el2_ifu.scala 317:23] - assign io_ifu_pmu_bus_trxn = mem_ctl_ch_io_ifu_pmu_bus_trxn; // @[el2_ifu.scala 318:23] - assign io_ifu_i0_icaf = aln_ctl_ch_io_ifu_i0_icaf; // @[el2_ifu.scala 320:18] - assign io_ifu_i0_icaf_type = aln_ctl_ch_io_ifu_i0_icaf_type; // @[el2_ifu.scala 321:23] - assign io_ifu_i0_valid = aln_ctl_ch_io_ifu_i0_valid; // @[el2_ifu.scala 322:19] - assign io_ifu_i0_icaf_f1 = aln_ctl_ch_io_ifu_i0_icaf_f1; // @[el2_ifu.scala 323:21] - assign io_ifu_i0_dbecc = aln_ctl_ch_io_ifu_i0_dbecc; // @[el2_ifu.scala 324:19] - assign io_iccm_dma_sb_error = mem_ctl_ch_io_iccm_dma_sb_error; // @[el2_ifu.scala 325:24] - assign io_ifu_i0_instr = aln_ctl_ch_io_ifu_i0_instr; // @[el2_ifu.scala 326:19] - assign io_ifu_i0_pc = aln_ctl_ch_io_ifu_i0_pc; // @[el2_ifu.scala 327:16] - assign io_ifu_i0_pc4 = aln_ctl_ch_io_ifu_i0_pc4; // @[el2_ifu.scala 328:17] - assign io_ifu_miss_state_idle = mem_ctl_ch_io_ifu_miss_state_idle; // @[el2_ifu.scala 329:26] - assign io_i0_brp_valid = aln_ctl_ch_io_i0_brp_valid; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_toffset = aln_ctl_ch_io_i0_brp_bits_toffset; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_hist = aln_ctl_ch_io_i0_brp_bits_hist; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_br_error = aln_ctl_ch_io_i0_brp_bits_br_error; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_br_start_error = aln_ctl_ch_io_i0_brp_bits_br_start_error; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_bank = aln_ctl_ch_io_i0_brp_bits_bank; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_prett = aln_ctl_ch_io_i0_brp_bits_prett; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_way = aln_ctl_ch_io_i0_brp_bits_way; // @[el2_ifu.scala 331:13] - assign io_i0_brp_bits_ret = aln_ctl_ch_io_i0_brp_bits_ret; // @[el2_ifu.scala 331:13] - assign io_ifu_i0_bp_index = aln_ctl_ch_io_ifu_i0_bp_index; // @[el2_ifu.scala 332:22] - assign io_ifu_i0_bp_fghr = aln_ctl_ch_io_ifu_i0_bp_fghr; // @[el2_ifu.scala 333:21] - assign io_ifu_i0_bp_btag = aln_ctl_ch_io_ifu_i0_bp_btag; // @[el2_ifu.scala 334:21] - assign io_ifu_i0_cinst = aln_ctl_ch_io_ifu_i0_cinst; // @[el2_ifu.scala 335:19] - assign io_ifu_ic_debug_rd_data_valid = mem_ctl_ch_io_ifu_ic_debug_rd_data_valid; // @[el2_ifu.scala 336:33] - assign io_iccm_buf_correct_ecc = mem_ctl_ch_io_iccm_buf_correct_ecc; // @[el2_ifu.scala 337:27] - assign io_iccm_correction_state = mem_ctl_ch_io_iccm_correction_state; // @[el2_ifu.scala 338:28] + assign io_ifu_dec_dec_aln_aln_dec_ifu_i0_cinst = aln_ctl_ch_io_dec_aln_aln_dec_ifu_i0_cinst; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_type = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_type; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_icaf_f1 = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_icaf_f1; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_dbecc = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_dbecc; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_index = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_index; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_fghr = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_fghr; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_bp_btag = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_bp_btag; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_valid = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_valid; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_instr = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_instr; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_ifu_i0_pc4 = aln_ctl_ch_io_dec_aln_aln_ib_ifu_i0_pc4; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_valid = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_valid; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_toffset = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_toffset; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_hist = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_hist; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_error = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_error; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_br_start_error = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_br_start_error; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_bank = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_bank; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_prett = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_prett; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_way = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_way; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_aln_ib_i0_brp_bits_ret = aln_ctl_ch_io_dec_aln_aln_ib_i0_brp_bits_ret; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_aln_ifu_pmu_instr_aligned = aln_ctl_ch_io_dec_aln_ifu_pmu_instr_aligned; // @[el2_ifu.scala 120:25] + assign io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_miss = mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_miss; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_pmu_ic_hit = mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_ic_hit; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_error = mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_error; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_busy = mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_busy; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_pmu_bus_trxn = mem_ctl_ch_io_dec_mem_ctrl_ifu_pmu_bus_trxn; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_ic_error_start = mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_error_start; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err = mem_ctl_ch_io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data = mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_ic_debug_rd_data_valid = mem_ctl_ch_io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_mem_ctrl_ifu_miss_state_idle = mem_ctl_ch_io_dec_mem_ctrl_ifu_miss_state_idle; // @[el2_ifu.scala 138:30] + assign io_ifu_dec_dec_ifc_ifu_pmu_fetch_stall = ifc_ctl_ch_io_dec_ifc_ifu_pmu_fetch_stall; // @[el2_ifu.scala 94:25] + assign io_ifu_aw_valid = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_id = 3'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_addr = 32'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_region = 4'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_len = 8'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_size = 3'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_burst = 2'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_lock = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_cache = 4'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_prot = 3'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_aw_bits_qos = 4'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_w_valid = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_w_bits_data = 64'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_w_bits_strb = 8'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_w_bits_last = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_b_ready = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_valid = mem_ctl_ch_io_ifu_axi_ar_valid; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_id = mem_ctl_ch_io_ifu_axi_ar_bits_id; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_addr = mem_ctl_ch_io_ifu_axi_ar_bits_addr; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_region = mem_ctl_ch_io_ifu_axi_ar_bits_region; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_len = 8'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_size = 3'h3; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_burst = 2'h1; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_lock = 1'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_cache = 4'hf; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_prot = 3'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_ar_bits_qos = 4'h0; // @[el2_ifu.scala 148:25] + assign io_ifu_r_ready = 1'h1; // @[el2_ifu.scala 148:25] + assign io_iccm_dma_ecc_error = mem_ctl_ch_io_iccm_dma_ecc_error; // @[el2_ifu.scala 169:25] + assign io_iccm_dma_rvalid = mem_ctl_ch_io_iccm_dma_rvalid; // @[el2_ifu.scala 170:22] + assign io_iccm_dma_rdata = mem_ctl_ch_io_iccm_dma_rdata; // @[el2_ifu.scala 171:21] + assign io_iccm_dma_rtag = mem_ctl_ch_io_iccm_dma_rtag; // @[el2_ifu.scala 172:20] + assign io_iccm_ready = mem_ctl_ch_io_iccm_ready; // @[el2_ifu.scala 173:17] + assign io_ic_rw_addr = mem_ctl_ch_io_ic_rw_addr; // @[el2_ifu.scala 176:17] + assign io_ic_wr_en = mem_ctl_ch_io_ic_wr_en; // @[el2_ifu.scala 177:15] + assign io_ic_rd_en = mem_ctl_ch_io_ic_rd_en; // @[el2_ifu.scala 178:15] + assign io_ic_wr_data_0 = mem_ctl_ch_io_ic_wr_data_0; // @[el2_ifu.scala 179:17] + assign io_ic_wr_data_1 = mem_ctl_ch_io_ic_wr_data_1; // @[el2_ifu.scala 179:17] + assign io_ic_debug_wr_data = mem_ctl_ch_io_ic_debug_wr_data; // @[el2_ifu.scala 180:23] + assign io_ic_premux_data = mem_ctl_ch_io_ic_premux_data; // @[el2_ifu.scala 200:21] + assign io_ic_sel_premux_data = mem_ctl_ch_io_ic_sel_premux_data; // @[el2_ifu.scala 181:25] + assign io_ic_debug_addr = mem_ctl_ch_io_ic_debug_addr; // @[el2_ifu.scala 182:20] + assign io_ic_debug_rd_en = mem_ctl_ch_io_ic_debug_rd_en; // @[el2_ifu.scala 183:21] + assign io_ic_debug_wr_en = mem_ctl_ch_io_ic_debug_wr_en; // @[el2_ifu.scala 184:21] + assign io_ic_debug_tag_array = mem_ctl_ch_io_ic_debug_tag_array; // @[el2_ifu.scala 185:25] + assign io_ic_debug_way = mem_ctl_ch_io_ic_debug_way; // @[el2_ifu.scala 186:19] + assign io_ic_tag_valid = mem_ctl_ch_io_ic_tag_valid; // @[el2_ifu.scala 187:19] + assign io_iccm_rw_addr = mem_ctl_ch_io_iccm_rw_addr; // @[el2_ifu.scala 188:19] + assign io_iccm_wren = mem_ctl_ch_io_iccm_wren; // @[el2_ifu.scala 189:16] + assign io_iccm_rden = mem_ctl_ch_io_iccm_rden; // @[el2_ifu.scala 190:16] + assign io_iccm_wr_data = mem_ctl_ch_io_iccm_wr_data; // @[el2_ifu.scala 191:19] + assign io_iccm_wr_size = mem_ctl_ch_io_iccm_wr_size; // @[el2_ifu.scala 192:19] + assign io_iccm_dma_sb_error = mem_ctl_ch_io_iccm_dma_sb_error; // @[el2_ifu.scala 195:24] + assign io_iccm_buf_correct_ecc = mem_ctl_ch_io_iccm_buf_correct_ecc; // @[el2_ifu.scala 198:27] + assign io_iccm_correction_state = mem_ctl_ch_io_iccm_correction_state; // @[el2_ifu.scala 199:28] assign mem_ctl_ch_clock = clock; assign mem_ctl_ch_reset = reset; - assign mem_ctl_ch_io_free_clk = io_free_clk; // @[el2_ifu.scala 212:26] - assign mem_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 213:28] - assign mem_ctl_ch_io_exu_flush_final = io_exu_flush_final; // @[el2_ifu.scala 214:33] - assign mem_ctl_ch_io_dec_tlu_flush_lower_wb = io_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 215:40] - assign mem_ctl_ch_io_dec_tlu_flush_err_wb = io_dec_tlu_flush_err_wb; // @[el2_ifu.scala 216:38] - assign mem_ctl_ch_io_dec_tlu_i0_commit_cmt = io_dec_tlu_i0_commit_cmt; // @[el2_ifu.scala 217:39] - assign mem_ctl_ch_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[el2_ifu.scala 218:36] - assign mem_ctl_ch_io_ifc_fetch_addr_bf = ifc_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 219:35] - assign mem_ctl_ch_io_ifc_fetch_uncacheable_bf = ifc_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 220:42] - assign mem_ctl_ch_io_ifc_fetch_req_bf = ifc_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 221:34] - assign mem_ctl_ch_io_ifc_fetch_req_bf_raw = ifc_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 222:38] - assign mem_ctl_ch_io_ifc_iccm_access_bf = ifc_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 223:36] - assign mem_ctl_ch_io_ifc_region_acc_fault_bf = ifc_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 224:41] - assign mem_ctl_ch_io_ifc_dma_access_ok = ifc_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 225:35] - assign mem_ctl_ch_io_dec_tlu_fence_i_wb = io_dec_tlu_fence_i_wb; // @[el2_ifu.scala 226:36] - assign mem_ctl_ch_io_ifu_bp_hit_taken_f = bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 227:36] - assign mem_ctl_ch_io_ifu_bp_inst_mask_f = bp_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 228:36] - assign mem_ctl_ch_io_ifu_axi_arready = io_ifu_axi_arready; // @[el2_ifu.scala 229:33] - assign mem_ctl_ch_io_ifu_axi_rvalid = io_ifu_axi_rvalid; // @[el2_ifu.scala 230:32] - assign mem_ctl_ch_io_ifu_axi_rid = io_ifu_axi_rid; // @[el2_ifu.scala 231:29] - assign mem_ctl_ch_io_ifu_axi_rdata = io_ifu_axi_rdata; // @[el2_ifu.scala 232:31] - assign mem_ctl_ch_io_ifu_axi_rresp = io_ifu_axi_rresp; // @[el2_ifu.scala 233:31] - assign mem_ctl_ch_io_ifu_bus_clk_en = io_ifu_bus_clk_en; // @[el2_ifu.scala 234:32] - assign mem_ctl_ch_io_dma_iccm_req = io_dma_iccm_req; // @[el2_ifu.scala 235:30] - assign mem_ctl_ch_io_dma_mem_addr = io_dma_mem_addr; // @[el2_ifu.scala 236:30] - assign mem_ctl_ch_io_dma_mem_sz = io_dma_mem_sz; // @[el2_ifu.scala 237:28] - assign mem_ctl_ch_io_dma_mem_write = io_dma_mem_write; // @[el2_ifu.scala 238:31] - assign mem_ctl_ch_io_dma_mem_wdata = io_dma_mem_wdata; // @[el2_ifu.scala 239:31] - assign mem_ctl_ch_io_dma_mem_tag = io_dma_mem_tag; // @[el2_ifu.scala 240:29] - assign mem_ctl_ch_io_ic_rd_data = io_ic_rd_data; // @[el2_ifu.scala 241:28] - assign mem_ctl_ch_io_ic_debug_rd_data = io_ic_debug_rd_data; // @[el2_ifu.scala 242:34] - assign mem_ctl_ch_io_ictag_debug_rd_data = io_ictag_debug_rd_data; // @[el2_ifu.scala 243:37] - assign mem_ctl_ch_io_ic_eccerr = io_ic_eccerr; // @[el2_ifu.scala 244:27] - assign mem_ctl_ch_io_ic_rd_hit = io_ic_rd_hit; // @[el2_ifu.scala 246:27] - assign mem_ctl_ch_io_ic_tag_perr = io_ic_tag_perr; // @[el2_ifu.scala 247:29] - assign mem_ctl_ch_io_iccm_rd_data = io_iccm_rd_data; // @[el2_ifu.scala 248:30] - assign mem_ctl_ch_io_iccm_rd_data_ecc = io_iccm_rd_data_ecc; // @[el2_ifu.scala 249:34] - assign mem_ctl_ch_io_ifu_fetch_val = mem_ctl_ch_io_ic_fetch_val_f; // @[el2_ifu.scala 250:31] - assign mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wrdata = io_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu.scala 251:37] - assign mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_dicawics = io_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_ifu.scala 251:37] - assign mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_rd_valid = io_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu.scala 251:37] - assign mem_ctl_ch_io_dec_tlu_ic_diag_pkt_icache_wr_valid = io_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu.scala 251:37] - assign mem_ctl_ch_io_dec_tlu_core_ecc_disable = io_dec_tlu_core_ecc_disable; // @[el2_ifu.scala 252:42] - assign mem_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 253:27] + assign mem_ctl_ch_io_free_clk = io_free_clk; // @[el2_ifu.scala 135:26] + assign mem_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 136:28] + assign mem_ctl_ch_io_exu_flush_final = io_exu_ifu_exu_ifc_exu_flush_final; // @[el2_ifu.scala 137:33] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_lower_wb = io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_flush_err_wb = io_ifu_dec_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_i0_commit_cmt = io_ifu_dec_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_force_halt = io_ifu_dec_dec_mem_ctrl_dec_tlu_force_halt; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_fence_i_wb = io_ifu_dec_dec_mem_ctrl_dec_tlu_fence_i_wb; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata = io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics = io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid = io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid = io_ifu_dec_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_dec_mem_ctrl_dec_tlu_core_ecc_disable = io_ifu_dec_dec_mem_ctrl_dec_tlu_core_ecc_disable; // @[el2_ifu.scala 138:30] + assign mem_ctl_ch_io_ifc_fetch_addr_bf = ifc_ctl_ch_io_ifc_fetch_addr_bf; // @[el2_ifu.scala 139:35] + assign mem_ctl_ch_io_ifc_fetch_uncacheable_bf = ifc_ctl_ch_io_ifc_fetch_uncacheable_bf; // @[el2_ifu.scala 140:42] + assign mem_ctl_ch_io_ifc_fetch_req_bf = ifc_ctl_ch_io_ifc_fetch_req_bf; // @[el2_ifu.scala 141:34] + assign mem_ctl_ch_io_ifc_fetch_req_bf_raw = ifc_ctl_ch_io_ifc_fetch_req_bf_raw; // @[el2_ifu.scala 142:38] + assign mem_ctl_ch_io_ifc_iccm_access_bf = ifc_ctl_ch_io_ifc_iccm_access_bf; // @[el2_ifu.scala 143:36] + assign mem_ctl_ch_io_ifc_region_acc_fault_bf = ifc_ctl_ch_io_ifc_region_acc_fault_bf; // @[el2_ifu.scala 144:41] + assign mem_ctl_ch_io_ifc_dma_access_ok = ifc_ctl_ch_io_ifc_dma_access_ok; // @[el2_ifu.scala 145:35] + assign mem_ctl_ch_io_ifu_bp_hit_taken_f = bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 146:36] + assign mem_ctl_ch_io_ifu_bp_inst_mask_f = bp_ctl_ch_io_ifu_bp_inst_mask_f; // @[el2_ifu.scala 147:36] + assign mem_ctl_ch_io_ifu_axi_ar_ready = io_ifu_ar_ready; // @[el2_ifu.scala 148:25] + assign mem_ctl_ch_io_ifu_axi_r_valid = io_ifu_r_valid; // @[el2_ifu.scala 148:25] + assign mem_ctl_ch_io_ifu_axi_r_bits_id = io_ifu_r_bits_id; // @[el2_ifu.scala 148:25] + assign mem_ctl_ch_io_ifu_axi_r_bits_data = io_ifu_r_bits_data; // @[el2_ifu.scala 148:25] + assign mem_ctl_ch_io_ifu_axi_r_bits_resp = io_ifu_r_bits_resp; // @[el2_ifu.scala 148:25] + assign mem_ctl_ch_io_ifu_bus_clk_en = io_ifu_bus_clk_en; // @[el2_ifu.scala 149:32] + assign mem_ctl_ch_io_dma_iccm_req = io_dma_iccm_req; // @[el2_ifu.scala 150:30] + assign mem_ctl_ch_io_dma_mem_addr = io_dma_mem_addr; // @[el2_ifu.scala 151:30] + assign mem_ctl_ch_io_dma_mem_sz = io_dma_mem_sz; // @[el2_ifu.scala 152:28] + assign mem_ctl_ch_io_dma_mem_write = io_dma_mem_write; // @[el2_ifu.scala 153:31] + assign mem_ctl_ch_io_dma_mem_wdata = io_dma_mem_wdata; // @[el2_ifu.scala 154:31] + assign mem_ctl_ch_io_dma_mem_tag = io_dma_mem_tag; // @[el2_ifu.scala 155:29] + assign mem_ctl_ch_io_ic_rd_data = io_ic_rd_data; // @[el2_ifu.scala 156:28] + assign mem_ctl_ch_io_ic_debug_rd_data = io_ic_debug_rd_data; // @[el2_ifu.scala 157:34] + assign mem_ctl_ch_io_ictag_debug_rd_data = io_ictag_debug_rd_data; // @[el2_ifu.scala 158:37] + assign mem_ctl_ch_io_ic_eccerr = io_ic_eccerr; // @[el2_ifu.scala 159:27] + assign mem_ctl_ch_io_ic_rd_hit = io_ic_rd_hit; // @[el2_ifu.scala 161:27] + assign mem_ctl_ch_io_ic_tag_perr = io_ic_tag_perr; // @[el2_ifu.scala 162:29] + assign mem_ctl_ch_io_iccm_rd_data = io_iccm_rd_data; // @[el2_ifu.scala 163:30] + assign mem_ctl_ch_io_iccm_rd_data_ecc = io_iccm_rd_data_ecc; // @[el2_ifu.scala 164:34] + assign mem_ctl_ch_io_ifu_fetch_val = mem_ctl_ch_io_ic_fetch_val_f; // @[el2_ifu.scala 165:31] + assign mem_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 166:27] assign bp_ctl_ch_clock = clock; assign bp_ctl_ch_reset = reset; - assign bp_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 194:27] - assign bp_ctl_ch_io_ic_hit_f = mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 195:25] - assign bp_ctl_ch_io_ifc_fetch_addr_f = ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 196:33] - assign bp_ctl_ch_io_ifc_fetch_req_f = ifc_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 197:32] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_valid = io_dec_tlu_br0_r_pkt_valid; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_hist = io_dec_tlu_br0_r_pkt_bits_hist; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_error = io_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_br_start_error = io_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_way = io_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_dec_tlu_br0_r_pkt_bits_middle = io_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu.scala 198:34] - assign bp_ctl_ch_io_exu_i0_br_fghr_r = io_exu_i0_br_fghr_r; // @[el2_ifu.scala 199:33] - assign bp_ctl_ch_io_exu_i0_br_index_r = io_exu_i0_br_index_r; // @[el2_ifu.scala 200:34] - assign bp_ctl_ch_io_dec_tlu_flush_lower_wb = io_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 201:39] - assign bp_ctl_ch_io_dec_tlu_flush_leak_one_wb = io_dec_tlu_flush_leak_one_wb; // @[el2_ifu.scala 202:42] - assign bp_ctl_ch_io_dec_tlu_bpred_disable = io_dec_tlu_bpred_disable; // @[el2_ifu.scala 203:38] - assign bp_ctl_ch_io_exu_mp_pkt_bits_misp = io_exu_mp_pkt_bits_misp; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_ataken = io_exu_mp_pkt_bits_ataken; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_boffset = io_exu_mp_pkt_bits_boffset; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_pc4 = io_exu_mp_pkt_bits_pc4; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_hist = io_exu_mp_pkt_bits_hist; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_toffset = io_exu_mp_pkt_bits_toffset; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_pcall = io_exu_mp_pkt_bits_pcall; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_pret = io_exu_mp_pkt_bits_pret; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_pja = io_exu_mp_pkt_bits_pja; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_pkt_bits_way = io_exu_mp_pkt_bits_way; // @[el2_ifu.scala 204:27] - assign bp_ctl_ch_io_exu_mp_eghr = io_exu_mp_eghr; // @[el2_ifu.scala 205:28] - assign bp_ctl_ch_io_exu_mp_fghr = io_exu_mp_fghr; // @[el2_ifu.scala 206:28] - assign bp_ctl_ch_io_exu_mp_index = io_exu_mp_index; // @[el2_ifu.scala 207:29] - assign bp_ctl_ch_io_exu_mp_btag = io_exu_mp_btag; // @[el2_ifu.scala 208:28] - assign bp_ctl_ch_io_exu_flush_final = io_exu_flush_final; // @[el2_ifu.scala 209:32] - assign bp_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 193:26] + assign bp_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 127:27] + assign bp_ctl_ch_io_ic_hit_f = mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 128:25] + assign bp_ctl_ch_io_ifc_fetch_addr_f = ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 129:33] + assign bp_ctl_ch_io_ifc_fetch_req_f = ifc_ctl_ch_io_ifc_fetch_req_f; // @[el2_ifu.scala 130:32] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_valid = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_valid; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_hist = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_hist; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_error = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_error; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_br_start_error; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_way = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_way; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_br0_r_pkt_bits_middle = io_ifu_dec_dec_bp_dec_tlu_br0_r_pkt_bits_middle; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_flush_lower_wb = io_ifu_dec_dec_bp_dec_tlu_flush_lower_wb; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_flush_leak_one_wb = io_ifu_dec_dec_bp_dec_tlu_flush_leak_one_wb; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_dec_bp_dec_tlu_bpred_disable = io_ifu_dec_dec_bp_dec_tlu_bpred_disable; // @[el2_ifu.scala 131:23] + assign bp_ctl_ch_io_exu_bp_exu_i0_br_fghr_r = io_exu_ifu_exu_bp_exu_i0_br_fghr_r; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_i0_br_index_r = io_exu_ifu_exu_bp_exu_i0_br_index_r; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_misp = io_exu_ifu_exu_bp_exu_mp_pkt_bits_misp; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_ataken = io_exu_ifu_exu_bp_exu_mp_pkt_bits_ataken; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_boffset = io_exu_ifu_exu_bp_exu_mp_pkt_bits_boffset; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pc4 = io_exu_ifu_exu_bp_exu_mp_pkt_bits_pc4; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_hist = io_exu_ifu_exu_bp_exu_mp_pkt_bits_hist; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_toffset = io_exu_ifu_exu_bp_exu_mp_pkt_bits_toffset; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pcall = io_exu_ifu_exu_bp_exu_mp_pkt_bits_pcall; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pret = io_exu_ifu_exu_bp_exu_mp_pkt_bits_pret; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_pja = io_exu_ifu_exu_bp_exu_mp_pkt_bits_pja; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_pkt_bits_way = io_exu_ifu_exu_bp_exu_mp_pkt_bits_way; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_eghr = io_exu_ifu_exu_bp_exu_mp_eghr; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_fghr = io_exu_ifu_exu_bp_exu_mp_fghr; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_index = io_exu_ifu_exu_bp_exu_mp_index; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_mp_btag = io_exu_ifu_exu_bp_exu_mp_btag; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_exu_bp_exu_flush_final = io_exu_ifu_exu_bp_exu_flush_final; // @[el2_ifu.scala 132:23] + assign bp_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 126:26] assign aln_ctl_ch_clock = clock; assign aln_ctl_ch_reset = reset; - assign aln_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 171:27] - assign aln_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 172:28] - assign aln_ctl_ch_io_ifu_async_error_start = mem_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 173:39] - assign aln_ctl_ch_io_iccm_rd_ecc_double_err = mem_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 174:40] - assign aln_ctl_ch_io_ic_access_fault_f = mem_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 175:35] - assign aln_ctl_ch_io_ic_access_fault_type_f = mem_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 176:40] - assign aln_ctl_ch_io_ifu_bp_fghr_f = bp_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 177:31] - assign aln_ctl_ch_io_ifu_bp_btb_target_f = bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 178:37] - assign aln_ctl_ch_io_ifu_bp_poffset_f = bp_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 179:34] - assign aln_ctl_ch_io_ifu_bp_hist0_f = bp_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 180:32] - assign aln_ctl_ch_io_ifu_bp_hist1_f = bp_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 181:32] - assign aln_ctl_ch_io_ifu_bp_pc4_f = bp_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 182:30] - assign aln_ctl_ch_io_ifu_bp_way_f = bp_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 183:30] - assign aln_ctl_ch_io_ifu_bp_valid_f = bp_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 184:32] - assign aln_ctl_ch_io_ifu_bp_ret_f = bp_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 185:30] - assign aln_ctl_ch_io_exu_flush_final = io_exu_flush_final; // @[el2_ifu.scala 186:33] - assign aln_ctl_ch_io_dec_i0_decode_d = io_dec_i0_decode_d; // @[el2_ifu.scala 187:33] - assign aln_ctl_ch_io_ifu_fetch_data_f = mem_ctl_ch_io_ic_data_f; // @[el2_ifu.scala 188:34] - assign aln_ctl_ch_io_ifu_fetch_val = mem_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 189:31] - assign aln_ctl_ch_io_ifu_fetch_pc = ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 190:30] + assign aln_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 104:27] + assign aln_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 105:28] + assign aln_ctl_ch_io_ifu_async_error_start = mem_ctl_ch_io_ifu_async_error_start; // @[el2_ifu.scala 106:39] + assign aln_ctl_ch_io_iccm_rd_ecc_double_err = mem_ctl_ch_io_iccm_rd_ecc_double_err; // @[el2_ifu.scala 107:40] + assign aln_ctl_ch_io_ic_access_fault_f = mem_ctl_ch_io_ic_access_fault_f; // @[el2_ifu.scala 108:35] + assign aln_ctl_ch_io_ic_access_fault_type_f = mem_ctl_ch_io_ic_access_fault_type_f; // @[el2_ifu.scala 109:40] + assign aln_ctl_ch_io_ifu_bp_fghr_f = bp_ctl_ch_io_ifu_bp_fghr_f; // @[el2_ifu.scala 110:31] + assign aln_ctl_ch_io_ifu_bp_btb_target_f = bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 111:37] + assign aln_ctl_ch_io_ifu_bp_poffset_f = bp_ctl_ch_io_ifu_bp_poffset_f; // @[el2_ifu.scala 112:34] + assign aln_ctl_ch_io_ifu_bp_hist0_f = bp_ctl_ch_io_ifu_bp_hist0_f; // @[el2_ifu.scala 113:32] + assign aln_ctl_ch_io_ifu_bp_hist1_f = bp_ctl_ch_io_ifu_bp_hist1_f; // @[el2_ifu.scala 114:32] + assign aln_ctl_ch_io_ifu_bp_pc4_f = bp_ctl_ch_io_ifu_bp_pc4_f; // @[el2_ifu.scala 115:30] + assign aln_ctl_ch_io_ifu_bp_way_f = bp_ctl_ch_io_ifu_bp_way_f; // @[el2_ifu.scala 116:30] + assign aln_ctl_ch_io_ifu_bp_valid_f = bp_ctl_ch_io_ifu_bp_valid_f; // @[el2_ifu.scala 117:32] + assign aln_ctl_ch_io_ifu_bp_ret_f = bp_ctl_ch_io_ifu_bp_ret_f; // @[el2_ifu.scala 118:30] + assign aln_ctl_ch_io_exu_flush_final = io_exu_ifu_exu_ifc_exu_flush_final; // @[el2_ifu.scala 119:33] + assign aln_ctl_ch_io_dec_aln_aln_dec_dec_i0_decode_d = io_ifu_dec_dec_aln_aln_dec_dec_i0_decode_d; // @[el2_ifu.scala 120:25] + assign aln_ctl_ch_io_ifu_fetch_data_f = mem_ctl_ch_io_ic_data_f; // @[el2_ifu.scala 121:34] + assign aln_ctl_ch_io_ifu_fetch_val = mem_ctl_ch_io_ifu_fetch_val; // @[el2_ifu.scala 122:31] + assign aln_ctl_ch_io_ifu_fetch_pc = ifc_ctl_ch_io_ifc_fetch_addr_f; // @[el2_ifu.scala 123:30] assign ifc_ctl_ch_clock = clock; assign ifc_ctl_ch_reset = reset; - assign ifc_ctl_ch_io_free_clk = io_free_clk; // @[el2_ifu.scala 152:26] - assign ifc_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 151:28] - assign ifc_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 153:27] - assign ifc_ctl_ch_io_ic_hit_f = mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 154:26] - assign ifc_ctl_ch_io_ifu_ic_mb_empty = mem_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 166:33] - assign ifc_ctl_ch_io_ifu_fb_consume1 = aln_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 155:33] - assign ifc_ctl_ch_io_ifu_fb_consume2 = aln_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 156:33] - assign ifc_ctl_ch_io_dec_tlu_flush_noredir_wb = io_dec_tlu_flush_noredir_wb; // @[el2_ifu.scala 157:42] - assign ifc_ctl_ch_io_exu_flush_final = io_exu_flush_final; // @[el2_ifu.scala 158:33] - assign ifc_ctl_ch_io_exu_flush_path_final = io_exu_flush_path_final; // @[el2_ifu.scala 159:38] - assign ifc_ctl_ch_io_ifu_bp_hit_taken_f = bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 160:36] - assign ifc_ctl_ch_io_ifu_bp_btb_target_f = bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 161:37] - assign ifc_ctl_ch_io_ic_dma_active = mem_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 162:31] - assign ifc_ctl_ch_io_ic_write_stall = mem_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 163:32] - assign ifc_ctl_ch_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_ifu.scala 164:36] - assign ifc_ctl_ch_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[el2_ifu.scala 165:33] + assign ifc_ctl_ch_io_free_clk = io_free_clk; // @[el2_ifu.scala 89:26] + assign ifc_ctl_ch_io_active_clk = io_active_clk; // @[el2_ifu.scala 88:28] + assign ifc_ctl_ch_io_scan_mode = io_scan_mode; // @[el2_ifu.scala 90:27] + assign ifc_ctl_ch_io_ic_hit_f = mem_ctl_ch_io_ic_hit_f; // @[el2_ifu.scala 91:26] + assign ifc_ctl_ch_io_ifu_ic_mb_empty = mem_ctl_ch_io_ifu_ic_mb_empty; // @[el2_ifu.scala 101:33] + assign ifc_ctl_ch_io_ifu_fb_consume1 = aln_ctl_ch_io_ifu_fb_consume1; // @[el2_ifu.scala 92:33] + assign ifc_ctl_ch_io_ifu_fb_consume2 = aln_ctl_ch_io_ifu_fb_consume2; // @[el2_ifu.scala 93:33] + assign ifc_ctl_ch_io_exu_ifc_exu_flush_final = io_exu_ifu_exu_ifc_exu_flush_final; // @[el2_ifu.scala 95:25] + assign ifc_ctl_ch_io_exu_ifc_exu_flush_path_final = io_exu_ifu_exu_ifc_exu_flush_path_final; // @[el2_ifu.scala 95:25] + assign ifc_ctl_ch_io_ifu_bp_hit_taken_f = bp_ctl_ch_io_ifu_bp_hit_taken_f; // @[el2_ifu.scala 96:36] + assign ifc_ctl_ch_io_ifu_bp_btb_target_f = bp_ctl_ch_io_ifu_bp_btb_target_f; // @[el2_ifu.scala 97:37] + assign ifc_ctl_ch_io_ic_dma_active = mem_ctl_ch_io_ic_dma_active; // @[el2_ifu.scala 98:31] + assign ifc_ctl_ch_io_ic_write_stall = mem_ctl_ch_io_ic_write_stall; // @[el2_ifu.scala 99:32] + assign ifc_ctl_ch_io_dma_iccm_stall_any = io_dma_iccm_stall_any; // @[el2_ifu.scala 100:36] + assign ifc_ctl_ch_io_dec_ifc_dec_tlu_flush_noredir_wb = io_ifu_dec_dec_ifc_dec_tlu_flush_noredir_wb; // @[el2_ifu.scala 94:25] + assign ifc_ctl_ch_io_dec_ifc_dec_tlu_mrac_ff = io_ifu_dec_dec_ifc_dec_tlu_mrac_ff; // @[el2_ifu.scala 94:25] endmodule diff --git a/el2_lsu.anno.json b/el2_lsu.anno.json index 50caba14..a2e42245 100644 --- a/el2_lsu.anno.json +++ b/el2_lsu.anno.json @@ -1,15 +1,4 @@ [ - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_dma_rdata", - "sources":[ - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_lsu|el2_lsu>io_lsu_single_ecc_error_incr", @@ -22,327 +11,33 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_rdaddr", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_wr_data_lo", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dma_mem_wdata", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_rden", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_lsu_p_valid", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_lsu_p_bits_store", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_mken", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_lsu_p_valid", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", - "~el2_lsu|el2_lsu>io_lsu_p_bits_store", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_wr_addr_lo", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_ready", + "sink":"~el2_lsu|el2_lsu>io_lsu_dma_dccm_ready", "sources":[ "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_pmu_bus_trxn", + "sink":"~el2_lsu|el2_lsu>io_dccm_wr_addr_lo", "sources":[ - "~el2_lsu|el2_lsu>io_lsu_axi_arready", - "~el2_lsu|el2_lsu>io_lsu_axi_awready", - "~el2_lsu|el2_lsu>io_lsu_axi_wready" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_wr_data", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_mem_wdata", - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_lsu_p_valid", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load", - "~el2_lsu|el2_lsu>io_lsu_p_bits_store", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_load_stall_any", - "sources":[ - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", "~el2_lsu|el2_lsu>io_lsu_p_bits_half", "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_dma_ecc_error", - "sources":[ - "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_store_stall_any", - "sources":[ - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" ] }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_wr_addr_hi", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_fastint_stall_any", - "sources":[ - "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_pmu_bus_busy", - "sources":[ - "~el2_lsu|el2_lsu>io_lsu_axi_arready", - "~el2_lsu|el2_lsu>io_lsu_axi_awready", - "~el2_lsu|el2_lsu>io_lsu_axi_wready" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_result_m", - "sources":[ - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_rd_addr_lo", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_wraddr", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_wr_data_hi", - "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dma_mem_wdata", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_lsu_nonblock_load_valid_m", - "sources":[ - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_lsu|el2_lsu>io_lsu_trigger_match_m", @@ -367,13 +62,359 @@ "~el2_lsu|el2_lsu>io_trigger_pkt_any_3_match_pkt", "~el2_lsu|el2_lsu>io_trigger_pkt_any_2_tdata2", "~el2_lsu|el2_lsu>io_trigger_pkt_any_2_match_pkt", - "~el2_lsu|el2_lsu>io_picm_rd_data", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_rd_addr_hi", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_rd_addr_lo", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_rden", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_p_valid", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_p_bits_store", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_wr_data_lo", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pmu_bus_trxn", + "sources":[ + "~el2_lsu|el2_lsu>io_axi_rchannel_lsu_axi_arready", + "~el2_lsu|el2_lsu>io_axi_wchannel_lsu_axi_awready", + "~el2_lsu|el2_lsu>io_axi_wchannel_lsu_axi_wready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_wren", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_p_valid", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load", + "~el2_lsu|el2_lsu>io_lsu_p_bits_store", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_load_stall_any", + "sources":[ + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_wren", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_fastint_stall_any", + "sources":[ + "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_rdaddr", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_wr_data_hi", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_wdata", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_wraddr", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_mken", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_p_valid", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", + "~el2_lsu|el2_lsu>io_lsu_p_bits_store", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error", + "sources":[ + "~el2_lsu|el2_lsu>io_dec_tlu_core_ecc_disable", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_nonblock_load_valid_m", + "sources":[ + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_rden", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_p_valid", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pmu_bus_busy", + "sources":[ + "~el2_lsu|el2_lsu>io_axi_rchannel_lsu_axi_arready", + "~el2_lsu|el2_lsu>io_axi_wchannel_lsu_axi_awready", + "~el2_lsu|el2_lsu>io_axi_wchannel_lsu_axi_wready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_lsu_pic_picm_wr_data", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_dccm_ctl_dma_mem_wdata", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_p_valid", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load", + "~el2_lsu|el2_lsu>io_lsu_p_bits_store", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_lsu|el2_lsu>io_lsu_pmu_bus_misaligned", @@ -390,69 +431,9 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_wren", + "sink":"~el2_lsu|el2_lsu>io_lsu_result_m", "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_lsu_p_valid", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load", - "~el2_lsu|el2_lsu>io_lsu_p_bits_store", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_rden", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_lsu_p_valid", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", - "~el2_lsu|el2_lsu>io_lsu_p_bits_fast_int", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_picm_rd_data", - "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", - "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_dccm_rd_addr_hi", - "sources":[ - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", - "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", - "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", - "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", - "~el2_lsu|el2_lsu>io_lsu_p_bits_half", - "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", @@ -461,24 +442,44 @@ }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_lsu|el2_lsu>io_picm_wren", + "sink":"~el2_lsu|el2_lsu>io_lsu_store_stall_any", "sources":[ - "~el2_lsu|el2_lsu>io_dma_dccm_req", - "~el2_lsu|el2_lsu>io_dma_mem_write", - "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r", - "~el2_lsu|el2_lsu>io_exu_lsu_rs1_d", - "~el2_lsu|el2_lsu>io_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", + "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", + "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", + "~el2_lsu|el2_lsu>io_lsu_p_bits_half", + "~el2_lsu|el2_lsu>io_lsu_p_bits_word", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", + "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", + "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_lsu|el2_lsu>io_dccm_wr_addr_hi", + "sources":[ + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_dccm_req", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_write", + "~el2_lsu|el2_lsu>io_lsu_exu_exu_lsu_rs1_d", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_addr", "~el2_lsu|el2_lsu>io_dec_lsu_valid_raw_d", "~el2_lsu|el2_lsu>io_lsu_p_bits_load_ldst_bypass_d", "~el2_lsu|el2_lsu>io_dec_lsu_offset_d", "~el2_lsu|el2_lsu>io_lsu_p_bits_dword", "~el2_lsu|el2_lsu>io_lsu_p_bits_half", "~el2_lsu|el2_lsu>io_lsu_p_bits_word", - "~el2_lsu|el2_lsu>io_dma_mem_sz", - "~el2_lsu|el2_lsu>io_picm_rd_data", + "~el2_lsu|el2_lsu>io_lsu_dma_dma_lsc_ctl_dma_mem_sz", + "~el2_lsu|el2_lsu>io_lsu_pic_picm_rd_data", "~el2_lsu|el2_lsu>io_dccm_rd_data_hi", "~el2_lsu|el2_lsu>io_dccm_rd_data_lo", - "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r" + "~el2_lsu|el2_lsu>io_dec_tlu_flush_lower_r", + "~el2_lsu|el2_lsu>io_dec_tlu_i0_kill_writeb_r" ] }, { diff --git a/el2_lsu.fir b/el2_lsu.fir index fa3a44e6..d5e75359 100644 --- a/el2_lsu.fir +++ b/el2_lsu.fir @@ -253,20 +253,20 @@ circuit el2_lsu : module el2_lsu_lsc_ctl : input clock : Clock input reset : AsyncReset - output io : {flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_store_c1_m_clk : Clock, flip lsu_ld_data_r : UInt<32>, flip lsu_ld_data_corr_r : UInt<32>, flip lsu_single_ecc_error_r : UInt<1>, flip lsu_double_ecc_error_r : UInt<1>, flip lsu_ld_data_m : UInt<32>, flip lsu_single_ecc_error_m : UInt<1>, flip lsu_double_ecc_error_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_lsu_valid_raw_d : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip picm_mask_data_m : UInt<32>, flip bus_read_data_m : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_addr_d : UInt<32>, lsu_addr_m : UInt<32>, lsu_addr_r : UInt<32>, end_addr_d : UInt<32>, end_addr_m : UInt<32>, end_addr_r : UInt<32>, store_data_m : UInt<32>, flip dec_tlu_mrac_ff : UInt<32>, lsu_exc_m : UInt<1>, is_sideeffects_m : UInt<1>, lsu_commit_r : UInt<1>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, addr_in_dccm_d : UInt<1>, addr_in_dccm_m : UInt<1>, addr_in_dccm_r : UInt<1>, addr_in_pic_d : UInt<1>, addr_in_pic_m : UInt<1>, addr_in_pic_r : UInt<1>, addr_external_m : UInt<1>, flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip scan_mode : UInt<1>} + output io : {flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_store_c1_m_clk : Clock, flip lsu_ld_data_r : UInt<32>, flip lsu_ld_data_corr_r : UInt<32>, flip lsu_single_ecc_error_r : UInt<1>, flip lsu_double_ecc_error_r : UInt<1>, flip lsu_ld_data_m : UInt<32>, flip lsu_single_ecc_error_m : UInt<1>, flip lsu_double_ecc_error_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip dec_lsu_valid_raw_d : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip picm_mask_data_m : UInt<32>, flip bus_read_data_m : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_addr_d : UInt<32>, lsu_addr_m : UInt<32>, lsu_addr_r : UInt<32>, end_addr_d : UInt<32>, end_addr_m : UInt<32>, end_addr_r : UInt<32>, store_data_m : UInt<32>, flip dec_tlu_mrac_ff : UInt<32>, lsu_exc_m : UInt<1>, is_sideeffects_m : UInt<1>, lsu_commit_r : UInt<1>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, addr_in_dccm_d : UInt<1>, addr_in_dccm_m : UInt<1>, addr_in_dccm_r : UInt<1>, addr_in_pic_d : UInt<1>, addr_in_pic_m : UInt<1>, addr_in_pic_r : UInt<1>, addr_external_m : UInt<1>, dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip scan_mode : UInt<1>} - wire dma_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 96:29] - wire lsu_pkt_m_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 97:29] - wire lsu_pkt_r_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 98:29] - wire lsu_error_pkt_m : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[el2_lsu_lsc_ctl.scala 99:29] - node _T = bits(io.dec_lsu_valid_raw_d, 0, 0) @[el2_lsu_lsc_ctl.scala 101:52] - node lsu_rs1_d = mux(_T, io.exu_lsu_rs1_d, io.dma_mem_addr) @[el2_lsu_lsc_ctl.scala 101:28] - node _T_1 = bits(io.dec_lsu_offset_d, 11, 0) @[el2_lsu_lsc_ctl.scala 102:44] + wire dma_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 99:29] + wire lsu_pkt_m_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 100:29] + wire lsu_pkt_r_in : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 101:29] + wire lsu_error_pkt_m : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[el2_lsu_lsc_ctl.scala 102:29] + node _T = bits(io.dec_lsu_valid_raw_d, 0, 0) @[el2_lsu_lsc_ctl.scala 104:52] + node lsu_rs1_d = mux(_T, io.lsu_exu.exu_lsu_rs1_d, io.dma_lsc_ctl.dma_mem_addr) @[el2_lsu_lsc_ctl.scala 104:28] + node _T_1 = bits(io.dec_lsu_offset_d, 11, 0) @[el2_lsu_lsc_ctl.scala 105:44] node _T_2 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[Bitwise.scala 72:15] node _T_3 = mux(_T_2, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12] - node lsu_offset_d = and(_T_1, _T_3) @[el2_lsu_lsc_ctl.scala 102:51] - node _T_4 = bits(io.lsu_pkt_d.bits.load_ldst_bypass_d, 0, 0) @[el2_lsu_lsc_ctl.scala 105:66] - node rs1_d = mux(_T_4, io.lsu_result_m, lsu_rs1_d) @[el2_lsu_lsc_ctl.scala 105:28] + node lsu_offset_d = and(_T_1, _T_3) @[el2_lsu_lsc_ctl.scala 105:51] + node _T_4 = bits(io.lsu_pkt_d.bits.load_ldst_bypass_d, 0, 0) @[el2_lsu_lsc_ctl.scala 108:66] + node rs1_d = mux(_T_4, io.lsu_result_m, lsu_rs1_d) @[el2_lsu_lsc_ctl.scala 108:28] node _T_5 = bits(rs1_d, 11, 0) @[el2_lib.scala 232:31] node _T_6 = cat(UInt<1>("h00"), _T_5) @[Cat.scala 29:58] node _T_7 = bits(lsu_offset_d, 11, 0) @[el2_lib.scala 232:60] @@ -307,59 +307,59 @@ circuit el2_lsu : node full_addr_d = cat(_T_40, _T_41) @[Cat.scala 29:58] node _T_42 = bits(io.lsu_pkt_d.bits.half, 0, 0) @[Bitwise.scala 72:15] node _T_43 = mux(_T_42, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_44 = and(_T_43, UInt<3>("h01")) @[el2_lsu_lsc_ctl.scala 110:58] + node _T_44 = and(_T_43, UInt<3>("h01")) @[el2_lsu_lsc_ctl.scala 113:58] node _T_45 = bits(io.lsu_pkt_d.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_46 = mux(_T_45, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_47 = and(_T_46, UInt<3>("h03")) @[el2_lsu_lsc_ctl.scala 111:40] - node _T_48 = or(_T_44, _T_47) @[el2_lsu_lsc_ctl.scala 110:70] + node _T_47 = and(_T_46, UInt<3>("h03")) @[el2_lsu_lsc_ctl.scala 114:40] + node _T_48 = or(_T_44, _T_47) @[el2_lsu_lsc_ctl.scala 113:70] node _T_49 = bits(io.lsu_pkt_d.bits.dword, 0, 0) @[Bitwise.scala 72:15] node _T_50 = mux(_T_49, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_51 = and(_T_50, UInt<3>("h07")) @[el2_lsu_lsc_ctl.scala 112:40] - node addr_offset_d = or(_T_48, _T_51) @[el2_lsu_lsc_ctl.scala 111:52] - node _T_52 = bits(lsu_offset_d, 11, 11) @[el2_lsu_lsc_ctl.scala 114:39] - node _T_53 = bits(lsu_offset_d, 11, 0) @[el2_lsu_lsc_ctl.scala 114:52] + node _T_51 = and(_T_50, UInt<3>("h07")) @[el2_lsu_lsc_ctl.scala 115:40] + node addr_offset_d = or(_T_48, _T_51) @[el2_lsu_lsc_ctl.scala 114:52] + node _T_52 = bits(lsu_offset_d, 11, 11) @[el2_lsu_lsc_ctl.scala 117:39] + node _T_53 = bits(lsu_offset_d, 11, 0) @[el2_lsu_lsc_ctl.scala 117:52] node _T_54 = cat(_T_52, _T_53) @[Cat.scala 29:58] node _T_55 = mux(UInt<1>("h00"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] - node _T_56 = bits(addr_offset_d, 2, 0) @[el2_lsu_lsc_ctl.scala 114:91] + node _T_56 = bits(addr_offset_d, 2, 0) @[el2_lsu_lsc_ctl.scala 117:91] node _T_57 = cat(_T_55, _T_56) @[Cat.scala 29:58] - node _T_58 = add(_T_54, _T_57) @[el2_lsu_lsc_ctl.scala 114:60] - node end_addr_offset_d = tail(_T_58, 1) @[el2_lsu_lsc_ctl.scala 114:60] - node _T_59 = bits(rs1_d, 31, 0) @[el2_lsu_lsc_ctl.scala 115:32] - node _T_60 = bits(end_addr_offset_d, 12, 12) @[el2_lsu_lsc_ctl.scala 115:70] + node _T_58 = add(_T_54, _T_57) @[el2_lsu_lsc_ctl.scala 117:60] + node end_addr_offset_d = tail(_T_58, 1) @[el2_lsu_lsc_ctl.scala 117:60] + node _T_59 = bits(rs1_d, 31, 0) @[el2_lsu_lsc_ctl.scala 118:32] + node _T_60 = bits(end_addr_offset_d, 12, 12) @[el2_lsu_lsc_ctl.scala 118:70] node _T_61 = bits(_T_60, 0, 0) @[Bitwise.scala 72:15] node _T_62 = mux(_T_61, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12] - node _T_63 = bits(end_addr_offset_d, 12, 0) @[el2_lsu_lsc_ctl.scala 115:93] + node _T_63 = bits(end_addr_offset_d, 12, 0) @[el2_lsu_lsc_ctl.scala 118:93] node _T_64 = cat(_T_62, _T_63) @[Cat.scala 29:58] - node _T_65 = add(_T_59, _T_64) @[el2_lsu_lsc_ctl.scala 115:39] - node full_end_addr_d = tail(_T_65, 1) @[el2_lsu_lsc_ctl.scala 115:39] - io.end_addr_d <= full_end_addr_d @[el2_lsu_lsc_ctl.scala 116:24] - inst addrcheck of el2_lsu_addrcheck @[el2_lsu_lsc_ctl.scala 119:25] + node _T_65 = add(_T_59, _T_64) @[el2_lsu_lsc_ctl.scala 118:39] + node full_end_addr_d = tail(_T_65, 1) @[el2_lsu_lsc_ctl.scala 118:39] + io.end_addr_d <= full_end_addr_d @[el2_lsu_lsc_ctl.scala 119:24] + inst addrcheck of el2_lsu_addrcheck @[el2_lsu_lsc_ctl.scala 122:25] addrcheck.clock <= clock addrcheck.reset <= reset - addrcheck.io.lsu_c2_m_clk <= io.lsu_c2_m_clk @[el2_lsu_lsc_ctl.scala 121:42] - addrcheck.io.start_addr_d <= full_addr_d @[el2_lsu_lsc_ctl.scala 123:42] - addrcheck.io.end_addr_d <= full_end_addr_d @[el2_lsu_lsc_ctl.scala 124:42] - addrcheck.io.lsu_pkt_d.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.dma <= io.lsu_pkt_d.bits.dma @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.unsign <= io.lsu_pkt_d.bits.unsign @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.store <= io.lsu_pkt_d.bits.store @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.load <= io.lsu_pkt_d.bits.load @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.dword <= io.lsu_pkt_d.bits.dword @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.word <= io.lsu_pkt_d.bits.word @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.half <= io.lsu_pkt_d.bits.half @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.by <= io.lsu_pkt_d.bits.by @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.lsu_pkt_d.valid <= io.lsu_pkt_d.valid @[el2_lsu_lsc_ctl.scala 125:42] - addrcheck.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[el2_lsu_lsc_ctl.scala 126:42] - node _T_66 = bits(rs1_d, 31, 28) @[el2_lsu_lsc_ctl.scala 127:50] - addrcheck.io.rs1_region_d <= _T_66 @[el2_lsu_lsc_ctl.scala 127:42] - addrcheck.io.rs1_d <= rs1_d @[el2_lsu_lsc_ctl.scala 128:42] - io.is_sideeffects_m <= addrcheck.io.is_sideeffects_m @[el2_lsu_lsc_ctl.scala 129:42] - io.addr_in_dccm_d <= addrcheck.io.addr_in_dccm_d @[el2_lsu_lsc_ctl.scala 130:42] - io.addr_in_pic_d <= addrcheck.io.addr_in_pic_d @[el2_lsu_lsc_ctl.scala 131:42] - addrcheck.io.scan_mode <= io.scan_mode @[el2_lsu_lsc_ctl.scala 138:42] + addrcheck.io.lsu_c2_m_clk <= io.lsu_c2_m_clk @[el2_lsu_lsc_ctl.scala 124:42] + addrcheck.io.start_addr_d <= full_addr_d @[el2_lsu_lsc_ctl.scala 126:42] + addrcheck.io.end_addr_d <= full_end_addr_d @[el2_lsu_lsc_ctl.scala 127:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.dma <= io.lsu_pkt_d.bits.dma @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.unsign <= io.lsu_pkt_d.bits.unsign @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.store <= io.lsu_pkt_d.bits.store @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.load <= io.lsu_pkt_d.bits.load @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.dword <= io.lsu_pkt_d.bits.dword @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.word <= io.lsu_pkt_d.bits.word @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.half <= io.lsu_pkt_d.bits.half @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.by <= io.lsu_pkt_d.bits.by @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.lsu_pkt_d.valid <= io.lsu_pkt_d.valid @[el2_lsu_lsc_ctl.scala 128:42] + addrcheck.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[el2_lsu_lsc_ctl.scala 129:42] + node _T_66 = bits(rs1_d, 31, 28) @[el2_lsu_lsc_ctl.scala 130:50] + addrcheck.io.rs1_region_d <= _T_66 @[el2_lsu_lsc_ctl.scala 130:42] + addrcheck.io.rs1_d <= rs1_d @[el2_lsu_lsc_ctl.scala 131:42] + io.is_sideeffects_m <= addrcheck.io.is_sideeffects_m @[el2_lsu_lsc_ctl.scala 132:42] + io.addr_in_dccm_d <= addrcheck.io.addr_in_dccm_d @[el2_lsu_lsc_ctl.scala 133:42] + io.addr_in_pic_d <= addrcheck.io.addr_in_pic_d @[el2_lsu_lsc_ctl.scala 134:42] + addrcheck.io.scan_mode <= io.scan_mode @[el2_lsu_lsc_ctl.scala 141:42] wire exc_mscause_r : UInt<4> exc_mscause_r <= UInt<4>("h00") wire fir_dccm_access_error_r : UInt<1> @@ -376,410 +376,410 @@ circuit el2_lsu : fir_dccm_access_error_m <= UInt<1>("h00") wire fir_nondccm_access_error_m : UInt<1> fir_nondccm_access_error_m <= UInt<1>("h00") - reg access_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 150:75] - access_fault_m <= addrcheck.io.access_fault_d @[el2_lsu_lsc_ctl.scala 150:75] - reg misaligned_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 151:75] - misaligned_fault_m <= addrcheck.io.misaligned_fault_d @[el2_lsu_lsc_ctl.scala 151:75] - reg exc_mscause_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 152:75] - exc_mscause_m <= addrcheck.io.exc_mscause_d @[el2_lsu_lsc_ctl.scala 152:75] - reg _T_67 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 153:75] - _T_67 <= addrcheck.io.fir_dccm_access_error_d @[el2_lsu_lsc_ctl.scala 153:75] - fir_dccm_access_error_m <= _T_67 @[el2_lsu_lsc_ctl.scala 153:38] - reg _T_68 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 154:75] - _T_68 <= addrcheck.io.fir_nondccm_access_error_d @[el2_lsu_lsc_ctl.scala 154:75] - fir_nondccm_access_error_m <= _T_68 @[el2_lsu_lsc_ctl.scala 154:38] - node _T_69 = or(access_fault_m, misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 156:34] - io.lsu_exc_m <= _T_69 @[el2_lsu_lsc_ctl.scala 156:16] - node _T_70 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 157:64] - node _T_71 = and(io.lsu_single_ecc_error_r, _T_70) @[el2_lsu_lsc_ctl.scala 157:62] - node _T_72 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_lsc_ctl.scala 157:111] - node _T_73 = and(_T_71, _T_72) @[el2_lsu_lsc_ctl.scala 157:92] - node _T_74 = and(_T_73, io.lsu_pkt_r.valid) @[el2_lsu_lsc_ctl.scala 157:136] - io.lsu_single_ecc_error_incr <= _T_74 @[el2_lsu_lsc_ctl.scala 157:32] - node _T_75 = or(access_fault_m, misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 179:46] - node _T_76 = or(_T_75, io.lsu_double_ecc_error_m) @[el2_lsu_lsc_ctl.scala 179:67] - node _T_77 = and(_T_76, io.lsu_pkt_m.valid) @[el2_lsu_lsc_ctl.scala 179:96] - node _T_78 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 179:119] - node _T_79 = and(_T_77, _T_78) @[el2_lsu_lsc_ctl.scala 179:117] - node _T_80 = eq(io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 179:144] - node _T_81 = and(_T_79, _T_80) @[el2_lsu_lsc_ctl.scala 179:142] - node _T_82 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 179:174] - node _T_83 = and(_T_81, _T_82) @[el2_lsu_lsc_ctl.scala 179:172] - lsu_error_pkt_m.valid <= _T_83 @[el2_lsu_lsc_ctl.scala 179:27] - node _T_84 = eq(lsu_error_pkt_m.valid, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 180:75] - node _T_85 = and(io.lsu_single_ecc_error_m, _T_84) @[el2_lsu_lsc_ctl.scala 180:73] - node _T_86 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 180:101] - node _T_87 = and(_T_85, _T_86) @[el2_lsu_lsc_ctl.scala 180:99] - lsu_error_pkt_m.bits.single_ecc_error <= _T_87 @[el2_lsu_lsc_ctl.scala 180:43] - lsu_error_pkt_m.bits.inst_type <= io.lsu_pkt_m.bits.store @[el2_lsu_lsc_ctl.scala 181:43] - node _T_88 = not(misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 182:46] - lsu_error_pkt_m.bits.exc_type <= _T_88 @[el2_lsu_lsc_ctl.scala 182:43] - node _T_89 = eq(misaligned_fault_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 183:80] - node _T_90 = and(io.lsu_double_ecc_error_m, _T_89) @[el2_lsu_lsc_ctl.scala 183:78] - node _T_91 = eq(access_fault_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 183:102] - node _T_92 = and(_T_90, _T_91) @[el2_lsu_lsc_ctl.scala 183:100] - node _T_93 = eq(_T_92, UInt<1>("h01")) @[el2_lsu_lsc_ctl.scala 183:118] - node _T_94 = bits(exc_mscause_m, 3, 0) @[el2_lsu_lsc_ctl.scala 183:149] - node _T_95 = mux(_T_93, UInt<4>("h01"), _T_94) @[el2_lsu_lsc_ctl.scala 183:49] - lsu_error_pkt_m.bits.mscause <= _T_95 @[el2_lsu_lsc_ctl.scala 183:43] - node _T_96 = bits(io.lsu_addr_m, 31, 0) @[el2_lsu_lsc_ctl.scala 184:59] - lsu_error_pkt_m.bits.addr <= _T_96 @[el2_lsu_lsc_ctl.scala 184:43] - node _T_97 = bits(fir_nondccm_access_error_m, 0, 0) @[el2_lsu_lsc_ctl.scala 185:72] - node _T_98 = bits(fir_dccm_access_error_m, 0, 0) @[el2_lsu_lsc_ctl.scala 185:117] - node _T_99 = and(io.lsu_pkt_m.bits.fast_int, io.lsu_double_ecc_error_m) @[el2_lsu_lsc_ctl.scala 185:166] - node _T_100 = bits(_T_99, 0, 0) @[el2_lsu_lsc_ctl.scala 185:195] - node _T_101 = mux(_T_100, UInt<2>("h01"), UInt<2>("h00")) @[el2_lsu_lsc_ctl.scala 185:137] - node _T_102 = mux(_T_98, UInt<2>("h02"), _T_101) @[el2_lsu_lsc_ctl.scala 185:92] - node _T_103 = mux(_T_97, UInt<2>("h03"), _T_102) @[el2_lsu_lsc_ctl.scala 185:44] - lsu_fir_error_m <= _T_103 @[el2_lsu_lsc_ctl.scala 185:38] - wire _T_104 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.bits.addr <= UInt<32>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.bits.mscause <= UInt<4>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.bits.exc_type <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.bits.inst_type <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.bits.single_ecc_error <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - _T_104.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 186:104] - reg _T_105 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, io.lsu_c2_r_clk with : (reset => (reset, _T_104)) @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.bits.addr <= lsu_error_pkt_m.bits.addr @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.bits.mscause <= lsu_error_pkt_m.bits.mscause @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.bits.exc_type <= lsu_error_pkt_m.bits.exc_type @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.bits.inst_type <= lsu_error_pkt_m.bits.inst_type @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.bits.single_ecc_error <= lsu_error_pkt_m.bits.single_ecc_error @[el2_lsu_lsc_ctl.scala 186:75] - _T_105.valid <= lsu_error_pkt_m.valid @[el2_lsu_lsc_ctl.scala 186:75] - io.lsu_error_pkt_r.bits.addr <= _T_105.bits.addr @[el2_lsu_lsc_ctl.scala 186:38] - io.lsu_error_pkt_r.bits.mscause <= _T_105.bits.mscause @[el2_lsu_lsc_ctl.scala 186:38] - io.lsu_error_pkt_r.bits.exc_type <= _T_105.bits.exc_type @[el2_lsu_lsc_ctl.scala 186:38] - io.lsu_error_pkt_r.bits.inst_type <= _T_105.bits.inst_type @[el2_lsu_lsc_ctl.scala 186:38] - io.lsu_error_pkt_r.bits.single_ecc_error <= _T_105.bits.single_ecc_error @[el2_lsu_lsc_ctl.scala 186:38] - io.lsu_error_pkt_r.valid <= _T_105.valid @[el2_lsu_lsc_ctl.scala 186:38] - reg _T_106 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 187:75] - _T_106 <= lsu_fir_error_m @[el2_lsu_lsc_ctl.scala 187:75] - io.lsu_fir_error <= _T_106 @[el2_lsu_lsc_ctl.scala 187:38] - dma_pkt_d.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 189:27] - dma_pkt_d.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 190:27] - dma_pkt_d.valid <= io.dma_dccm_req @[el2_lsu_lsc_ctl.scala 191:22] - dma_pkt_d.bits.dma <= UInt<1>("h01") @[el2_lsu_lsc_ctl.scala 192:27] - dma_pkt_d.bits.store <= io.dma_mem_write @[el2_lsu_lsc_ctl.scala 193:27] - node _T_107 = not(io.dma_mem_write) @[el2_lsu_lsc_ctl.scala 194:30] - dma_pkt_d.bits.load <= _T_107 @[el2_lsu_lsc_ctl.scala 194:27] - node _T_108 = bits(io.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 195:44] - node _T_109 = eq(_T_108, UInt<3>("h00")) @[el2_lsu_lsc_ctl.scala 195:50] - dma_pkt_d.bits.by <= _T_109 @[el2_lsu_lsc_ctl.scala 195:27] - node _T_110 = bits(io.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 196:44] - node _T_111 = eq(_T_110, UInt<3>("h01")) @[el2_lsu_lsc_ctl.scala 196:50] - dma_pkt_d.bits.half <= _T_111 @[el2_lsu_lsc_ctl.scala 196:27] - node _T_112 = bits(io.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 197:44] - node _T_113 = eq(_T_112, UInt<3>("h02")) @[el2_lsu_lsc_ctl.scala 197:50] - dma_pkt_d.bits.word <= _T_113 @[el2_lsu_lsc_ctl.scala 197:27] - node _T_114 = bits(io.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 198:44] - node _T_115 = eq(_T_114, UInt<3>("h03")) @[el2_lsu_lsc_ctl.scala 198:50] - dma_pkt_d.bits.dword <= _T_115 @[el2_lsu_lsc_ctl.scala 198:27] - dma_pkt_d.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 199:39] - dma_pkt_d.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 200:39] - dma_pkt_d.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 201:39] + reg access_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 153:75] + access_fault_m <= addrcheck.io.access_fault_d @[el2_lsu_lsc_ctl.scala 153:75] + reg misaligned_fault_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 154:75] + misaligned_fault_m <= addrcheck.io.misaligned_fault_d @[el2_lsu_lsc_ctl.scala 154:75] + reg exc_mscause_m : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 155:75] + exc_mscause_m <= addrcheck.io.exc_mscause_d @[el2_lsu_lsc_ctl.scala 155:75] + reg _T_67 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 156:75] + _T_67 <= addrcheck.io.fir_dccm_access_error_d @[el2_lsu_lsc_ctl.scala 156:75] + fir_dccm_access_error_m <= _T_67 @[el2_lsu_lsc_ctl.scala 156:38] + reg _T_68 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 157:75] + _T_68 <= addrcheck.io.fir_nondccm_access_error_d @[el2_lsu_lsc_ctl.scala 157:75] + fir_nondccm_access_error_m <= _T_68 @[el2_lsu_lsc_ctl.scala 157:38] + node _T_69 = or(access_fault_m, misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 159:34] + io.lsu_exc_m <= _T_69 @[el2_lsu_lsc_ctl.scala 159:16] + node _T_70 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 160:64] + node _T_71 = and(io.lsu_single_ecc_error_r, _T_70) @[el2_lsu_lsc_ctl.scala 160:62] + node _T_72 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_lsc_ctl.scala 160:111] + node _T_73 = and(_T_71, _T_72) @[el2_lsu_lsc_ctl.scala 160:92] + node _T_74 = and(_T_73, io.lsu_pkt_r.valid) @[el2_lsu_lsc_ctl.scala 160:136] + io.lsu_single_ecc_error_incr <= _T_74 @[el2_lsu_lsc_ctl.scala 160:32] + node _T_75 = or(access_fault_m, misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 182:46] + node _T_76 = or(_T_75, io.lsu_double_ecc_error_m) @[el2_lsu_lsc_ctl.scala 182:67] + node _T_77 = and(_T_76, io.lsu_pkt_m.valid) @[el2_lsu_lsc_ctl.scala 182:96] + node _T_78 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 182:119] + node _T_79 = and(_T_77, _T_78) @[el2_lsu_lsc_ctl.scala 182:117] + node _T_80 = eq(io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 182:144] + node _T_81 = and(_T_79, _T_80) @[el2_lsu_lsc_ctl.scala 182:142] + node _T_82 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 182:174] + node _T_83 = and(_T_81, _T_82) @[el2_lsu_lsc_ctl.scala 182:172] + lsu_error_pkt_m.valid <= _T_83 @[el2_lsu_lsc_ctl.scala 182:27] + node _T_84 = eq(lsu_error_pkt_m.valid, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 183:75] + node _T_85 = and(io.lsu_single_ecc_error_m, _T_84) @[el2_lsu_lsc_ctl.scala 183:73] + node _T_86 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 183:101] + node _T_87 = and(_T_85, _T_86) @[el2_lsu_lsc_ctl.scala 183:99] + lsu_error_pkt_m.bits.single_ecc_error <= _T_87 @[el2_lsu_lsc_ctl.scala 183:43] + lsu_error_pkt_m.bits.inst_type <= io.lsu_pkt_m.bits.store @[el2_lsu_lsc_ctl.scala 184:43] + node _T_88 = not(misaligned_fault_m) @[el2_lsu_lsc_ctl.scala 185:46] + lsu_error_pkt_m.bits.exc_type <= _T_88 @[el2_lsu_lsc_ctl.scala 185:43] + node _T_89 = eq(misaligned_fault_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 186:80] + node _T_90 = and(io.lsu_double_ecc_error_m, _T_89) @[el2_lsu_lsc_ctl.scala 186:78] + node _T_91 = eq(access_fault_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 186:102] + node _T_92 = and(_T_90, _T_91) @[el2_lsu_lsc_ctl.scala 186:100] + node _T_93 = eq(_T_92, UInt<1>("h01")) @[el2_lsu_lsc_ctl.scala 186:118] + node _T_94 = bits(exc_mscause_m, 3, 0) @[el2_lsu_lsc_ctl.scala 186:149] + node _T_95 = mux(_T_93, UInt<4>("h01"), _T_94) @[el2_lsu_lsc_ctl.scala 186:49] + lsu_error_pkt_m.bits.mscause <= _T_95 @[el2_lsu_lsc_ctl.scala 186:43] + node _T_96 = bits(io.lsu_addr_m, 31, 0) @[el2_lsu_lsc_ctl.scala 187:59] + lsu_error_pkt_m.bits.addr <= _T_96 @[el2_lsu_lsc_ctl.scala 187:43] + node _T_97 = bits(fir_nondccm_access_error_m, 0, 0) @[el2_lsu_lsc_ctl.scala 188:72] + node _T_98 = bits(fir_dccm_access_error_m, 0, 0) @[el2_lsu_lsc_ctl.scala 188:117] + node _T_99 = and(io.lsu_pkt_m.bits.fast_int, io.lsu_double_ecc_error_m) @[el2_lsu_lsc_ctl.scala 188:166] + node _T_100 = bits(_T_99, 0, 0) @[el2_lsu_lsc_ctl.scala 188:195] + node _T_101 = mux(_T_100, UInt<2>("h01"), UInt<2>("h00")) @[el2_lsu_lsc_ctl.scala 188:137] + node _T_102 = mux(_T_98, UInt<2>("h02"), _T_101) @[el2_lsu_lsc_ctl.scala 188:92] + node _T_103 = mux(_T_97, UInt<2>("h03"), _T_102) @[el2_lsu_lsc_ctl.scala 188:44] + lsu_fir_error_m <= _T_103 @[el2_lsu_lsc_ctl.scala 188:38] + wire _T_104 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}} @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.bits.addr <= UInt<32>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.bits.mscause <= UInt<4>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.bits.exc_type <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.bits.inst_type <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.bits.single_ecc_error <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + _T_104.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 189:104] + reg _T_105 : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, io.lsu_c2_r_clk with : (reset => (reset, _T_104)) @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.bits.addr <= lsu_error_pkt_m.bits.addr @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.bits.mscause <= lsu_error_pkt_m.bits.mscause @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.bits.exc_type <= lsu_error_pkt_m.bits.exc_type @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.bits.inst_type <= lsu_error_pkt_m.bits.inst_type @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.bits.single_ecc_error <= lsu_error_pkt_m.bits.single_ecc_error @[el2_lsu_lsc_ctl.scala 189:75] + _T_105.valid <= lsu_error_pkt_m.valid @[el2_lsu_lsc_ctl.scala 189:75] + io.lsu_error_pkt_r.bits.addr <= _T_105.bits.addr @[el2_lsu_lsc_ctl.scala 189:38] + io.lsu_error_pkt_r.bits.mscause <= _T_105.bits.mscause @[el2_lsu_lsc_ctl.scala 189:38] + io.lsu_error_pkt_r.bits.exc_type <= _T_105.bits.exc_type @[el2_lsu_lsc_ctl.scala 189:38] + io.lsu_error_pkt_r.bits.inst_type <= _T_105.bits.inst_type @[el2_lsu_lsc_ctl.scala 189:38] + io.lsu_error_pkt_r.bits.single_ecc_error <= _T_105.bits.single_ecc_error @[el2_lsu_lsc_ctl.scala 189:38] + io.lsu_error_pkt_r.valid <= _T_105.valid @[el2_lsu_lsc_ctl.scala 189:38] + reg _T_106 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 190:75] + _T_106 <= lsu_fir_error_m @[el2_lsu_lsc_ctl.scala 190:75] + io.lsu_fir_error <= _T_106 @[el2_lsu_lsc_ctl.scala 190:38] + dma_pkt_d.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 192:27] + dma_pkt_d.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 193:27] + dma_pkt_d.valid <= io.dma_lsc_ctl.dma_dccm_req @[el2_lsu_lsc_ctl.scala 194:22] + dma_pkt_d.bits.dma <= UInt<1>("h01") @[el2_lsu_lsc_ctl.scala 195:27] + dma_pkt_d.bits.store <= io.dma_lsc_ctl.dma_mem_write @[el2_lsu_lsc_ctl.scala 196:27] + node _T_107 = not(io.dma_lsc_ctl.dma_mem_write) @[el2_lsu_lsc_ctl.scala 197:30] + dma_pkt_d.bits.load <= _T_107 @[el2_lsu_lsc_ctl.scala 197:27] + node _T_108 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 198:56] + node _T_109 = eq(_T_108, UInt<3>("h00")) @[el2_lsu_lsc_ctl.scala 198:62] + dma_pkt_d.bits.by <= _T_109 @[el2_lsu_lsc_ctl.scala 198:27] + node _T_110 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 199:56] + node _T_111 = eq(_T_110, UInt<3>("h01")) @[el2_lsu_lsc_ctl.scala 199:62] + dma_pkt_d.bits.half <= _T_111 @[el2_lsu_lsc_ctl.scala 199:27] + node _T_112 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 200:56] + node _T_113 = eq(_T_112, UInt<3>("h02")) @[el2_lsu_lsc_ctl.scala 200:62] + dma_pkt_d.bits.word <= _T_113 @[el2_lsu_lsc_ctl.scala 200:27] + node _T_114 = bits(io.dma_lsc_ctl.dma_mem_sz, 2, 0) @[el2_lsu_lsc_ctl.scala 201:56] + node _T_115 = eq(_T_114, UInt<3>("h03")) @[el2_lsu_lsc_ctl.scala 201:62] + dma_pkt_d.bits.dword <= _T_115 @[el2_lsu_lsc_ctl.scala 201:27] + dma_pkt_d.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 202:39] + dma_pkt_d.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 203:39] + dma_pkt_d.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 204:39] wire lsu_ld_datafn_r : UInt<32> lsu_ld_datafn_r <= UInt<32>("h00") wire lsu_ld_datafn_corr_r : UInt<32> lsu_ld_datafn_corr_r <= UInt<32>("h00") wire lsu_ld_datafn_m : UInt<32> lsu_ld_datafn_m <= UInt<32>("h00") - node _T_116 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[el2_lsu_lsc_ctl.scala 207:50] - node _T_117 = mux(_T_116, io.lsu_p, dma_pkt_d) @[el2_lsu_lsc_ctl.scala 207:26] - io.lsu_pkt_d.bits.store_data_bypass_m <= _T_117.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.load_ldst_bypass_d <= _T_117.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.store_data_bypass_d <= _T_117.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.dma <= _T_117.bits.dma @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.unsign <= _T_117.bits.unsign @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.store <= _T_117.bits.store @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.load <= _T_117.bits.load @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.dword <= _T_117.bits.dword @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.word <= _T_117.bits.word @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.half <= _T_117.bits.half @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.by <= _T_117.bits.by @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.bits.fast_int <= _T_117.bits.fast_int @[el2_lsu_lsc_ctl.scala 207:20] - io.lsu_pkt_d.valid <= _T_117.valid @[el2_lsu_lsc_ctl.scala 207:20] - lsu_pkt_m_in.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.dma <= io.lsu_pkt_d.bits.dma @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.unsign <= io.lsu_pkt_d.bits.unsign @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.store <= io.lsu_pkt_d.bits.store @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.load <= io.lsu_pkt_d.bits.load @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.dword <= io.lsu_pkt_d.bits.dword @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.word <= io.lsu_pkt_d.bits.word @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.half <= io.lsu_pkt_d.bits.half @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.by <= io.lsu_pkt_d.bits.by @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_m_in.valid <= io.lsu_pkt_d.valid @[el2_lsu_lsc_ctl.scala 208:20] - lsu_pkt_r_in.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.dma <= io.lsu_pkt_m.bits.dma @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.unsign <= io.lsu_pkt_m.bits.unsign @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.store <= io.lsu_pkt_m.bits.store @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.load <= io.lsu_pkt_m.bits.load @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.dword <= io.lsu_pkt_m.bits.dword @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.word <= io.lsu_pkt_m.bits.word @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.half <= io.lsu_pkt_m.bits.half @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.by <= io.lsu_pkt_m.bits.by @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[el2_lsu_lsc_ctl.scala 209:20] - lsu_pkt_r_in.valid <= io.lsu_pkt_m.valid @[el2_lsu_lsc_ctl.scala 209:20] - node _T_118 = eq(io.lsu_p.bits.fast_int, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 211:64] - node _T_119 = and(io.flush_m_up, _T_118) @[el2_lsu_lsc_ctl.scala 211:61] - node _T_120 = eq(_T_119, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 211:45] - node _T_121 = and(io.lsu_p.valid, _T_120) @[el2_lsu_lsc_ctl.scala 211:43] - node _T_122 = or(_T_121, io.dma_dccm_req) @[el2_lsu_lsc_ctl.scala 211:90] - io.lsu_pkt_d.valid <= _T_122 @[el2_lsu_lsc_ctl.scala 211:24] - node _T_123 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 212:68] - node _T_124 = and(io.flush_m_up, _T_123) @[el2_lsu_lsc_ctl.scala 212:65] - node _T_125 = eq(_T_124, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 212:49] - node _T_126 = and(io.lsu_pkt_d.valid, _T_125) @[el2_lsu_lsc_ctl.scala 212:47] - lsu_pkt_m_in.valid <= _T_126 @[el2_lsu_lsc_ctl.scala 212:24] - node _T_127 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 213:68] - node _T_128 = and(io.flush_m_up, _T_127) @[el2_lsu_lsc_ctl.scala 213:65] - node _T_129 = eq(_T_128, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 213:49] - node _T_130 = and(io.lsu_pkt_m.valid, _T_129) @[el2_lsu_lsc_ctl.scala 213:47] - lsu_pkt_r_in.valid <= _T_130 @[el2_lsu_lsc_ctl.scala 213:24] - wire _T_131 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.dma <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.store <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.load <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.dword <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.word <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.half <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.by <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - _T_131.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 215:91] - reg _T_132 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_m_clk with : (reset => (reset, _T_131)) @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.store_data_bypass_m <= lsu_pkt_m_in.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.load_ldst_bypass_d <= lsu_pkt_m_in.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.store_data_bypass_d <= lsu_pkt_m_in.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.dma <= lsu_pkt_m_in.bits.dma @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.unsign <= lsu_pkt_m_in.bits.unsign @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.store <= lsu_pkt_m_in.bits.store @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.load <= lsu_pkt_m_in.bits.load @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.dword <= lsu_pkt_m_in.bits.dword @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.word <= lsu_pkt_m_in.bits.word @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.half <= lsu_pkt_m_in.bits.half @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.by <= lsu_pkt_m_in.bits.by @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.bits.fast_int <= lsu_pkt_m_in.bits.fast_int @[el2_lsu_lsc_ctl.scala 215:65] - _T_132.valid <= lsu_pkt_m_in.valid @[el2_lsu_lsc_ctl.scala 215:65] - io.lsu_pkt_m.bits.store_data_bypass_m <= _T_132.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.load_ldst_bypass_d <= _T_132.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.store_data_bypass_d <= _T_132.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.dma <= _T_132.bits.dma @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.unsign <= _T_132.bits.unsign @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.store <= _T_132.bits.store @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.load <= _T_132.bits.load @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.dword <= _T_132.bits.dword @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.word <= _T_132.bits.word @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.half <= _T_132.bits.half @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.by <= _T_132.bits.by @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.bits.fast_int <= _T_132.bits.fast_int @[el2_lsu_lsc_ctl.scala 215:28] - io.lsu_pkt_m.valid <= _T_132.valid @[el2_lsu_lsc_ctl.scala 215:28] - wire _T_133 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.dma <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.store <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.load <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.dword <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.word <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.half <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.by <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - _T_133.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 216:91] - reg _T_134 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_r_clk with : (reset => (reset, _T_133)) @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.store_data_bypass_m <= lsu_pkt_r_in.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.load_ldst_bypass_d <= lsu_pkt_r_in.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.store_data_bypass_d <= lsu_pkt_r_in.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.dma <= lsu_pkt_r_in.bits.dma @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.unsign <= lsu_pkt_r_in.bits.unsign @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.store <= lsu_pkt_r_in.bits.store @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.load <= lsu_pkt_r_in.bits.load @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.dword <= lsu_pkt_r_in.bits.dword @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.word <= lsu_pkt_r_in.bits.word @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.half <= lsu_pkt_r_in.bits.half @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.by <= lsu_pkt_r_in.bits.by @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.bits.fast_int <= lsu_pkt_r_in.bits.fast_int @[el2_lsu_lsc_ctl.scala 216:65] - _T_134.valid <= lsu_pkt_r_in.valid @[el2_lsu_lsc_ctl.scala 216:65] - io.lsu_pkt_r.bits.store_data_bypass_m <= _T_134.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.load_ldst_bypass_d <= _T_134.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.store_data_bypass_d <= _T_134.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.dma <= _T_134.bits.dma @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.unsign <= _T_134.bits.unsign @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.store <= _T_134.bits.store @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.load <= _T_134.bits.load @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.dword <= _T_134.bits.dword @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.word <= _T_134.bits.word @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.half <= _T_134.bits.half @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.by <= _T_134.bits.by @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.bits.fast_int <= _T_134.bits.fast_int @[el2_lsu_lsc_ctl.scala 216:28] - io.lsu_pkt_r.valid <= _T_134.valid @[el2_lsu_lsc_ctl.scala 216:28] - reg _T_135 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 217:65] - _T_135 <= lsu_pkt_m_in.valid @[el2_lsu_lsc_ctl.scala 217:65] - io.lsu_pkt_m.valid <= _T_135 @[el2_lsu_lsc_ctl.scala 217:28] - reg _T_136 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 218:65] - _T_136 <= lsu_pkt_r_in.valid @[el2_lsu_lsc_ctl.scala 218:65] - io.lsu_pkt_r.valid <= _T_136 @[el2_lsu_lsc_ctl.scala 218:28] - node _T_137 = bits(io.dma_mem_wdata, 63, 0) @[el2_lsu_lsc_ctl.scala 220:47] - node _T_138 = bits(io.dma_mem_addr, 2, 0) @[el2_lsu_lsc_ctl.scala 220:76] + node _T_116 = bits(io.dec_lsu_valid_raw_d, 0, 0) @[el2_lsu_lsc_ctl.scala 210:50] + node _T_117 = mux(_T_116, io.lsu_p, dma_pkt_d) @[el2_lsu_lsc_ctl.scala 210:26] + io.lsu_pkt_d.bits.store_data_bypass_m <= _T_117.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.load_ldst_bypass_d <= _T_117.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.store_data_bypass_d <= _T_117.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.dma <= _T_117.bits.dma @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.unsign <= _T_117.bits.unsign @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.store <= _T_117.bits.store @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.load <= _T_117.bits.load @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.dword <= _T_117.bits.dword @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.word <= _T_117.bits.word @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.half <= _T_117.bits.half @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.by <= _T_117.bits.by @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.bits.fast_int <= _T_117.bits.fast_int @[el2_lsu_lsc_ctl.scala 210:20] + io.lsu_pkt_d.valid <= _T_117.valid @[el2_lsu_lsc_ctl.scala 210:20] + lsu_pkt_m_in.bits.store_data_bypass_m <= io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.load_ldst_bypass_d <= io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.store_data_bypass_d <= io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.dma <= io.lsu_pkt_d.bits.dma @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.unsign <= io.lsu_pkt_d.bits.unsign @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.store <= io.lsu_pkt_d.bits.store @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.load <= io.lsu_pkt_d.bits.load @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.dword <= io.lsu_pkt_d.bits.dword @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.word <= io.lsu_pkt_d.bits.word @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.half <= io.lsu_pkt_d.bits.half @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.by <= io.lsu_pkt_d.bits.by @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.bits.fast_int <= io.lsu_pkt_d.bits.fast_int @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_m_in.valid <= io.lsu_pkt_d.valid @[el2_lsu_lsc_ctl.scala 211:20] + lsu_pkt_r_in.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.dma <= io.lsu_pkt_m.bits.dma @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.unsign <= io.lsu_pkt_m.bits.unsign @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.store <= io.lsu_pkt_m.bits.store @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.load <= io.lsu_pkt_m.bits.load @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.dword <= io.lsu_pkt_m.bits.dword @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.word <= io.lsu_pkt_m.bits.word @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.half <= io.lsu_pkt_m.bits.half @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.by <= io.lsu_pkt_m.bits.by @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[el2_lsu_lsc_ctl.scala 212:20] + lsu_pkt_r_in.valid <= io.lsu_pkt_m.valid @[el2_lsu_lsc_ctl.scala 212:20] + node _T_118 = eq(io.lsu_p.bits.fast_int, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 214:64] + node _T_119 = and(io.flush_m_up, _T_118) @[el2_lsu_lsc_ctl.scala 214:61] + node _T_120 = eq(_T_119, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 214:45] + node _T_121 = and(io.lsu_p.valid, _T_120) @[el2_lsu_lsc_ctl.scala 214:43] + node _T_122 = or(_T_121, io.dma_lsc_ctl.dma_dccm_req) @[el2_lsu_lsc_ctl.scala 214:90] + io.lsu_pkt_d.valid <= _T_122 @[el2_lsu_lsc_ctl.scala 214:24] + node _T_123 = eq(io.lsu_pkt_d.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 215:68] + node _T_124 = and(io.flush_m_up, _T_123) @[el2_lsu_lsc_ctl.scala 215:65] + node _T_125 = eq(_T_124, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 215:49] + node _T_126 = and(io.lsu_pkt_d.valid, _T_125) @[el2_lsu_lsc_ctl.scala 215:47] + lsu_pkt_m_in.valid <= _T_126 @[el2_lsu_lsc_ctl.scala 215:24] + node _T_127 = eq(io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 216:68] + node _T_128 = and(io.flush_m_up, _T_127) @[el2_lsu_lsc_ctl.scala 216:65] + node _T_129 = eq(_T_128, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 216:49] + node _T_130 = and(io.lsu_pkt_m.valid, _T_129) @[el2_lsu_lsc_ctl.scala 216:47] + lsu_pkt_r_in.valid <= _T_130 @[el2_lsu_lsc_ctl.scala 216:24] + wire _T_131 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.dma <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.store <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.load <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.dword <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.word <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.half <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.by <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + _T_131.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 218:91] + reg _T_132 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_m_clk with : (reset => (reset, _T_131)) @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.store_data_bypass_m <= lsu_pkt_m_in.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.load_ldst_bypass_d <= lsu_pkt_m_in.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.store_data_bypass_d <= lsu_pkt_m_in.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.dma <= lsu_pkt_m_in.bits.dma @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.unsign <= lsu_pkt_m_in.bits.unsign @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.store <= lsu_pkt_m_in.bits.store @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.load <= lsu_pkt_m_in.bits.load @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.dword <= lsu_pkt_m_in.bits.dword @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.word <= lsu_pkt_m_in.bits.word @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.half <= lsu_pkt_m_in.bits.half @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.by <= lsu_pkt_m_in.bits.by @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.bits.fast_int <= lsu_pkt_m_in.bits.fast_int @[el2_lsu_lsc_ctl.scala 218:65] + _T_132.valid <= lsu_pkt_m_in.valid @[el2_lsu_lsc_ctl.scala 218:65] + io.lsu_pkt_m.bits.store_data_bypass_m <= _T_132.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.load_ldst_bypass_d <= _T_132.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.store_data_bypass_d <= _T_132.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.dma <= _T_132.bits.dma @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.unsign <= _T_132.bits.unsign @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.store <= _T_132.bits.store @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.load <= _T_132.bits.load @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.dword <= _T_132.bits.dword @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.word <= _T_132.bits.word @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.half <= _T_132.bits.half @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.by <= _T_132.bits.by @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.bits.fast_int <= _T_132.bits.fast_int @[el2_lsu_lsc_ctl.scala 218:28] + io.lsu_pkt_m.valid <= _T_132.valid @[el2_lsu_lsc_ctl.scala 218:28] + wire _T_133 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.store_data_bypass_m <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.load_ldst_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.store_data_bypass_d <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.dma <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.unsign <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.store <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.load <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.dword <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.word <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.half <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.by <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.bits.fast_int <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + _T_133.valid <= UInt<1>("h00") @[el2_lsu_lsc_ctl.scala 219:91] + reg _T_134 : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, io.lsu_c1_r_clk with : (reset => (reset, _T_133)) @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.store_data_bypass_m <= lsu_pkt_r_in.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.load_ldst_bypass_d <= lsu_pkt_r_in.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.store_data_bypass_d <= lsu_pkt_r_in.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.dma <= lsu_pkt_r_in.bits.dma @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.unsign <= lsu_pkt_r_in.bits.unsign @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.store <= lsu_pkt_r_in.bits.store @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.load <= lsu_pkt_r_in.bits.load @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.dword <= lsu_pkt_r_in.bits.dword @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.word <= lsu_pkt_r_in.bits.word @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.half <= lsu_pkt_r_in.bits.half @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.by <= lsu_pkt_r_in.bits.by @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.bits.fast_int <= lsu_pkt_r_in.bits.fast_int @[el2_lsu_lsc_ctl.scala 219:65] + _T_134.valid <= lsu_pkt_r_in.valid @[el2_lsu_lsc_ctl.scala 219:65] + io.lsu_pkt_r.bits.store_data_bypass_m <= _T_134.bits.store_data_bypass_m @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.load_ldst_bypass_d <= _T_134.bits.load_ldst_bypass_d @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.store_data_bypass_d <= _T_134.bits.store_data_bypass_d @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.dma <= _T_134.bits.dma @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.unsign <= _T_134.bits.unsign @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.store <= _T_134.bits.store @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.load <= _T_134.bits.load @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.dword <= _T_134.bits.dword @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.word <= _T_134.bits.word @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.half <= _T_134.bits.half @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.by <= _T_134.bits.by @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.bits.fast_int <= _T_134.bits.fast_int @[el2_lsu_lsc_ctl.scala 219:28] + io.lsu_pkt_r.valid <= _T_134.valid @[el2_lsu_lsc_ctl.scala 219:28] + reg _T_135 : UInt<1>, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 220:65] + _T_135 <= lsu_pkt_m_in.valid @[el2_lsu_lsc_ctl.scala 220:65] + io.lsu_pkt_m.valid <= _T_135 @[el2_lsu_lsc_ctl.scala 220:28] + reg _T_136 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 221:65] + _T_136 <= lsu_pkt_r_in.valid @[el2_lsu_lsc_ctl.scala 221:65] + io.lsu_pkt_r.valid <= _T_136 @[el2_lsu_lsc_ctl.scala 221:28] + node _T_137 = bits(io.dma_lsc_ctl.dma_mem_wdata, 63, 0) @[el2_lsu_lsc_ctl.scala 223:59] + node _T_138 = bits(io.dma_lsc_ctl.dma_mem_addr, 2, 0) @[el2_lsu_lsc_ctl.scala 223:100] node _T_139 = cat(_T_138, UInt<3>("h00")) @[Cat.scala 29:58] - node dma_mem_wdata_shifted = dshr(_T_137, _T_139) @[el2_lsu_lsc_ctl.scala 220:54] - node _T_140 = bits(io.dma_dccm_req, 0, 0) @[el2_lsu_lsc_ctl.scala 221:51] - node _T_141 = bits(dma_mem_wdata_shifted, 31, 0) @[el2_lsu_lsc_ctl.scala 221:79] - node _T_142 = bits(io.exu_lsu_rs2_d, 31, 0) @[el2_lsu_lsc_ctl.scala 221:102] - node store_data_d = mux(_T_140, _T_141, _T_142) @[el2_lsu_lsc_ctl.scala 221:34] - node _T_143 = bits(io.lsu_pkt_d.bits.store_data_bypass_d, 0, 0) @[el2_lsu_lsc_ctl.scala 222:73] - node _T_144 = bits(io.lsu_result_m, 31, 0) @[el2_lsu_lsc_ctl.scala 222:95] - node _T_145 = bits(store_data_d, 31, 0) @[el2_lsu_lsc_ctl.scala 222:114] - node store_data_m_in = mux(_T_143, _T_144, _T_145) @[el2_lsu_lsc_ctl.scala 222:34] - reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 224:72] - store_data_pre_m <= store_data_m_in @[el2_lsu_lsc_ctl.scala 224:72] - reg _T_146 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 225:62] - _T_146 <= io.lsu_addr_d @[el2_lsu_lsc_ctl.scala 225:62] - io.lsu_addr_m <= _T_146 @[el2_lsu_lsc_ctl.scala 225:24] - reg _T_147 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 226:62] - _T_147 <= io.lsu_addr_m @[el2_lsu_lsc_ctl.scala 226:62] - io.lsu_addr_r <= _T_147 @[el2_lsu_lsc_ctl.scala 226:24] - reg _T_148 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 227:62] - _T_148 <= io.end_addr_d @[el2_lsu_lsc_ctl.scala 227:62] - io.end_addr_m <= _T_148 @[el2_lsu_lsc_ctl.scala 227:24] - reg _T_149 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 228:62] - _T_149 <= io.end_addr_m @[el2_lsu_lsc_ctl.scala 228:62] - io.end_addr_r <= _T_149 @[el2_lsu_lsc_ctl.scala 228:24] - reg _T_150 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 229:62] - _T_150 <= io.addr_in_dccm_d @[el2_lsu_lsc_ctl.scala 229:62] - io.addr_in_dccm_m <= _T_150 @[el2_lsu_lsc_ctl.scala 229:24] - reg _T_151 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 230:62] - _T_151 <= io.addr_in_dccm_m @[el2_lsu_lsc_ctl.scala 230:62] - io.addr_in_dccm_r <= _T_151 @[el2_lsu_lsc_ctl.scala 230:24] - reg _T_152 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 231:62] - _T_152 <= io.addr_in_pic_d @[el2_lsu_lsc_ctl.scala 231:62] - io.addr_in_pic_m <= _T_152 @[el2_lsu_lsc_ctl.scala 231:24] - reg _T_153 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 232:62] - _T_153 <= io.addr_in_pic_m @[el2_lsu_lsc_ctl.scala 232:62] - io.addr_in_pic_r <= _T_153 @[el2_lsu_lsc_ctl.scala 232:24] - reg _T_154 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 233:62] - _T_154 <= addrcheck.io.addr_external_d @[el2_lsu_lsc_ctl.scala 233:62] - io.addr_external_m <= _T_154 @[el2_lsu_lsc_ctl.scala 233:24] - reg addr_external_r : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 234:66] - addr_external_r <= io.addr_external_m @[el2_lsu_lsc_ctl.scala 234:66] - reg bus_read_data_r : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 235:66] - bus_read_data_r <= io.bus_read_data_m @[el2_lsu_lsc_ctl.scala 235:66] - node _T_155 = bits(io.lsu_ld_data_corr_r, 31, 1) @[el2_lsu_lsc_ctl.scala 237:52] - io.lsu_fir_addr <= _T_155 @[el2_lsu_lsc_ctl.scala 237:28] - io.lsu_addr_d <= full_addr_d @[el2_lsu_lsc_ctl.scala 239:28] - node _T_156 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[el2_lsu_lsc_ctl.scala 241:68] - node _T_157 = and(io.lsu_pkt_r.valid, _T_156) @[el2_lsu_lsc_ctl.scala 241:41] - node _T_158 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 241:96] - node _T_159 = and(_T_157, _T_158) @[el2_lsu_lsc_ctl.scala 241:94] - node _T_160 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 241:110] - node _T_161 = and(_T_159, _T_160) @[el2_lsu_lsc_ctl.scala 241:108] - io.lsu_commit_r <= _T_161 @[el2_lsu_lsc_ctl.scala 241:19] - node _T_162 = bits(io.picm_mask_data_m, 31, 0) @[el2_lsu_lsc_ctl.scala 242:52] - node _T_163 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 242:69] + node dma_mem_wdata_shifted = dshr(_T_137, _T_139) @[el2_lsu_lsc_ctl.scala 223:66] + node _T_140 = bits(io.dma_lsc_ctl.dma_dccm_req, 0, 0) @[el2_lsu_lsc_ctl.scala 224:63] + node _T_141 = bits(dma_mem_wdata_shifted, 31, 0) @[el2_lsu_lsc_ctl.scala 224:91] + node _T_142 = bits(io.lsu_exu.exu_lsu_rs2_d, 31, 0) @[el2_lsu_lsc_ctl.scala 224:122] + node store_data_d = mux(_T_140, _T_141, _T_142) @[el2_lsu_lsc_ctl.scala 224:34] + node _T_143 = bits(io.lsu_pkt_d.bits.store_data_bypass_d, 0, 0) @[el2_lsu_lsc_ctl.scala 225:73] + node _T_144 = bits(io.lsu_result_m, 31, 0) @[el2_lsu_lsc_ctl.scala 225:95] + node _T_145 = bits(store_data_d, 31, 0) @[el2_lsu_lsc_ctl.scala 225:114] + node store_data_m_in = mux(_T_143, _T_144, _T_145) @[el2_lsu_lsc_ctl.scala 225:34] + reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 227:72] + store_data_pre_m <= store_data_m_in @[el2_lsu_lsc_ctl.scala 227:72] + reg _T_146 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 228:62] + _T_146 <= io.lsu_addr_d @[el2_lsu_lsc_ctl.scala 228:62] + io.lsu_addr_m <= _T_146 @[el2_lsu_lsc_ctl.scala 228:24] + reg _T_147 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 229:62] + _T_147 <= io.lsu_addr_m @[el2_lsu_lsc_ctl.scala 229:62] + io.lsu_addr_r <= _T_147 @[el2_lsu_lsc_ctl.scala 229:24] + reg _T_148 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 230:62] + _T_148 <= io.end_addr_d @[el2_lsu_lsc_ctl.scala 230:62] + io.end_addr_m <= _T_148 @[el2_lsu_lsc_ctl.scala 230:24] + reg _T_149 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 231:62] + _T_149 <= io.end_addr_m @[el2_lsu_lsc_ctl.scala 231:62] + io.end_addr_r <= _T_149 @[el2_lsu_lsc_ctl.scala 231:24] + reg _T_150 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 232:62] + _T_150 <= io.addr_in_dccm_d @[el2_lsu_lsc_ctl.scala 232:62] + io.addr_in_dccm_m <= _T_150 @[el2_lsu_lsc_ctl.scala 232:24] + reg _T_151 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 233:62] + _T_151 <= io.addr_in_dccm_m @[el2_lsu_lsc_ctl.scala 233:62] + io.addr_in_dccm_r <= _T_151 @[el2_lsu_lsc_ctl.scala 233:24] + reg _T_152 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 234:62] + _T_152 <= io.addr_in_pic_d @[el2_lsu_lsc_ctl.scala 234:62] + io.addr_in_pic_m <= _T_152 @[el2_lsu_lsc_ctl.scala 234:24] + reg _T_153 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 235:62] + _T_153 <= io.addr_in_pic_m @[el2_lsu_lsc_ctl.scala 235:62] + io.addr_in_pic_r <= _T_153 @[el2_lsu_lsc_ctl.scala 235:24] + reg _T_154 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 236:62] + _T_154 <= addrcheck.io.addr_external_d @[el2_lsu_lsc_ctl.scala 236:62] + io.addr_external_m <= _T_154 @[el2_lsu_lsc_ctl.scala 236:24] + reg addr_external_r : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 237:66] + addr_external_r <= io.addr_external_m @[el2_lsu_lsc_ctl.scala 237:66] + reg bus_read_data_r : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_lsc_ctl.scala 238:66] + bus_read_data_r <= io.bus_read_data_m @[el2_lsu_lsc_ctl.scala 238:66] + node _T_155 = bits(io.lsu_ld_data_corr_r, 31, 1) @[el2_lsu_lsc_ctl.scala 240:52] + io.lsu_fir_addr <= _T_155 @[el2_lsu_lsc_ctl.scala 240:28] + io.lsu_addr_d <= full_addr_d @[el2_lsu_lsc_ctl.scala 242:28] + node _T_156 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[el2_lsu_lsc_ctl.scala 244:68] + node _T_157 = and(io.lsu_pkt_r.valid, _T_156) @[el2_lsu_lsc_ctl.scala 244:41] + node _T_158 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 244:96] + node _T_159 = and(_T_157, _T_158) @[el2_lsu_lsc_ctl.scala 244:94] + node _T_160 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 244:110] + node _T_161 = and(_T_159, _T_160) @[el2_lsu_lsc_ctl.scala 244:108] + io.lsu_commit_r <= _T_161 @[el2_lsu_lsc_ctl.scala 244:19] + node _T_162 = bits(io.picm_mask_data_m, 31, 0) @[el2_lsu_lsc_ctl.scala 245:52] + node _T_163 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 245:69] node _T_164 = bits(_T_163, 0, 0) @[Bitwise.scala 72:15] node _T_165 = mux(_T_164, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_166 = or(_T_162, _T_165) @[el2_lsu_lsc_ctl.scala 242:59] - node _T_167 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[el2_lsu_lsc_ctl.scala 242:133] - node _T_168 = mux(_T_167, io.lsu_result_m, store_data_pre_m) @[el2_lsu_lsc_ctl.scala 242:94] - node _T_169 = and(_T_166, _T_168) @[el2_lsu_lsc_ctl.scala 242:89] - io.store_data_m <= _T_169 @[el2_lsu_lsc_ctl.scala 242:29] - node _T_170 = bits(io.addr_external_m, 0, 0) @[el2_lsu_lsc_ctl.scala 263:53] - node _T_171 = mux(_T_170, io.bus_read_data_m, io.lsu_ld_data_m) @[el2_lsu_lsc_ctl.scala 263:33] - lsu_ld_datafn_m <= _T_171 @[el2_lsu_lsc_ctl.scala 263:27] - node _T_172 = eq(addr_external_r, UInt<1>("h01")) @[el2_lsu_lsc_ctl.scala 264:49] - node _T_173 = mux(_T_172, bus_read_data_r, io.lsu_ld_data_corr_r) @[el2_lsu_lsc_ctl.scala 264:33] - lsu_ld_datafn_corr_r <= _T_173 @[el2_lsu_lsc_ctl.scala 264:27] - node _T_174 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.by) @[el2_lsu_lsc_ctl.scala 265:66] + node _T_166 = or(_T_162, _T_165) @[el2_lsu_lsc_ctl.scala 245:59] + node _T_167 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[el2_lsu_lsc_ctl.scala 245:133] + node _T_168 = mux(_T_167, io.lsu_result_m, store_data_pre_m) @[el2_lsu_lsc_ctl.scala 245:94] + node _T_169 = and(_T_166, _T_168) @[el2_lsu_lsc_ctl.scala 245:89] + io.store_data_m <= _T_169 @[el2_lsu_lsc_ctl.scala 245:29] + node _T_170 = bits(io.addr_external_m, 0, 0) @[el2_lsu_lsc_ctl.scala 266:53] + node _T_171 = mux(_T_170, io.bus_read_data_m, io.lsu_ld_data_m) @[el2_lsu_lsc_ctl.scala 266:33] + lsu_ld_datafn_m <= _T_171 @[el2_lsu_lsc_ctl.scala 266:27] + node _T_172 = eq(addr_external_r, UInt<1>("h01")) @[el2_lsu_lsc_ctl.scala 267:49] + node _T_173 = mux(_T_172, bus_read_data_r, io.lsu_ld_data_corr_r) @[el2_lsu_lsc_ctl.scala 267:33] + lsu_ld_datafn_corr_r <= _T_173 @[el2_lsu_lsc_ctl.scala 267:27] + node _T_174 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.by) @[el2_lsu_lsc_ctl.scala 268:66] node _T_175 = bits(_T_174, 0, 0) @[Bitwise.scala 72:15] node _T_176 = mux(_T_175, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_177 = bits(lsu_ld_datafn_m, 7, 0) @[el2_lsu_lsc_ctl.scala 265:125] + node _T_177 = bits(lsu_ld_datafn_m, 7, 0) @[el2_lsu_lsc_ctl.scala 268:125] node _T_178 = cat(UInt<24>("h00"), _T_177) @[Cat.scala 29:58] - node _T_179 = and(_T_176, _T_178) @[el2_lsu_lsc_ctl.scala 265:94] - node _T_180 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.half) @[el2_lsu_lsc_ctl.scala 266:43] + node _T_179 = and(_T_176, _T_178) @[el2_lsu_lsc_ctl.scala 268:94] + node _T_180 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.half) @[el2_lsu_lsc_ctl.scala 269:43] node _T_181 = bits(_T_180, 0, 0) @[Bitwise.scala 72:15] node _T_182 = mux(_T_181, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_183 = bits(lsu_ld_datafn_m, 15, 0) @[el2_lsu_lsc_ctl.scala 266:102] + node _T_183 = bits(lsu_ld_datafn_m, 15, 0) @[el2_lsu_lsc_ctl.scala 269:102] node _T_184 = cat(UInt<16>("h00"), _T_183) @[Cat.scala 29:58] - node _T_185 = and(_T_182, _T_184) @[el2_lsu_lsc_ctl.scala 266:71] - node _T_186 = or(_T_179, _T_185) @[el2_lsu_lsc_ctl.scala 265:133] - node _T_187 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 267:17] - node _T_188 = and(_T_187, io.lsu_pkt_m.bits.by) @[el2_lsu_lsc_ctl.scala 267:43] + node _T_185 = and(_T_182, _T_184) @[el2_lsu_lsc_ctl.scala 269:71] + node _T_186 = or(_T_179, _T_185) @[el2_lsu_lsc_ctl.scala 268:133] + node _T_187 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 270:17] + node _T_188 = and(_T_187, io.lsu_pkt_m.bits.by) @[el2_lsu_lsc_ctl.scala 270:43] node _T_189 = bits(_T_188, 0, 0) @[Bitwise.scala 72:15] node _T_190 = mux(_T_189, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_191 = bits(lsu_ld_datafn_m, 7, 7) @[el2_lsu_lsc_ctl.scala 267:102] + node _T_191 = bits(lsu_ld_datafn_m, 7, 7) @[el2_lsu_lsc_ctl.scala 270:102] node _T_192 = bits(_T_191, 0, 0) @[Bitwise.scala 72:15] node _T_193 = mux(_T_192, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_194 = bits(lsu_ld_datafn_m, 7, 0) @[el2_lsu_lsc_ctl.scala 267:125] + node _T_194 = bits(lsu_ld_datafn_m, 7, 0) @[el2_lsu_lsc_ctl.scala 270:125] node _T_195 = cat(_T_193, _T_194) @[Cat.scala 29:58] - node _T_196 = and(_T_190, _T_195) @[el2_lsu_lsc_ctl.scala 267:71] - node _T_197 = or(_T_186, _T_196) @[el2_lsu_lsc_ctl.scala 266:114] - node _T_198 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 268:17] - node _T_199 = and(_T_198, io.lsu_pkt_m.bits.half) @[el2_lsu_lsc_ctl.scala 268:43] + node _T_196 = and(_T_190, _T_195) @[el2_lsu_lsc_ctl.scala 270:71] + node _T_197 = or(_T_186, _T_196) @[el2_lsu_lsc_ctl.scala 269:114] + node _T_198 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 271:17] + node _T_199 = and(_T_198, io.lsu_pkt_m.bits.half) @[el2_lsu_lsc_ctl.scala 271:43] node _T_200 = bits(_T_199, 0, 0) @[Bitwise.scala 72:15] node _T_201 = mux(_T_200, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_202 = bits(lsu_ld_datafn_m, 15, 15) @[el2_lsu_lsc_ctl.scala 268:101] + node _T_202 = bits(lsu_ld_datafn_m, 15, 15) @[el2_lsu_lsc_ctl.scala 271:101] node _T_203 = bits(_T_202, 0, 0) @[Bitwise.scala 72:15] node _T_204 = mux(_T_203, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_205 = bits(lsu_ld_datafn_m, 15, 0) @[el2_lsu_lsc_ctl.scala 268:125] + node _T_205 = bits(lsu_ld_datafn_m, 15, 0) @[el2_lsu_lsc_ctl.scala 271:125] node _T_206 = cat(_T_204, _T_205) @[Cat.scala 29:58] - node _T_207 = and(_T_201, _T_206) @[el2_lsu_lsc_ctl.scala 268:71] - node _T_208 = or(_T_197, _T_207) @[el2_lsu_lsc_ctl.scala 267:134] + node _T_207 = and(_T_201, _T_206) @[el2_lsu_lsc_ctl.scala 271:71] + node _T_208 = or(_T_197, _T_207) @[el2_lsu_lsc_ctl.scala 270:134] node _T_209 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_210 = mux(_T_209, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_211 = bits(lsu_ld_datafn_m, 31, 0) @[el2_lsu_lsc_ctl.scala 269:60] - node _T_212 = and(_T_210, _T_211) @[el2_lsu_lsc_ctl.scala 269:43] - node _T_213 = or(_T_208, _T_212) @[el2_lsu_lsc_ctl.scala 268:134] - io.lsu_result_m <= _T_213 @[el2_lsu_lsc_ctl.scala 265:27] - node _T_214 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[el2_lsu_lsc_ctl.scala 270:66] + node _T_211 = bits(lsu_ld_datafn_m, 31, 0) @[el2_lsu_lsc_ctl.scala 272:60] + node _T_212 = and(_T_210, _T_211) @[el2_lsu_lsc_ctl.scala 272:43] + node _T_213 = or(_T_208, _T_212) @[el2_lsu_lsc_ctl.scala 271:134] + io.lsu_result_m <= _T_213 @[el2_lsu_lsc_ctl.scala 268:27] + node _T_214 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[el2_lsu_lsc_ctl.scala 273:66] node _T_215 = bits(_T_214, 0, 0) @[Bitwise.scala 72:15] node _T_216 = mux(_T_215, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_217 = bits(lsu_ld_datafn_corr_r, 7, 0) @[el2_lsu_lsc_ctl.scala 270:130] + node _T_217 = bits(lsu_ld_datafn_corr_r, 7, 0) @[el2_lsu_lsc_ctl.scala 273:130] node _T_218 = cat(UInt<24>("h00"), _T_217) @[Cat.scala 29:58] - node _T_219 = and(_T_216, _T_218) @[el2_lsu_lsc_ctl.scala 270:94] - node _T_220 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[el2_lsu_lsc_ctl.scala 271:43] + node _T_219 = and(_T_216, _T_218) @[el2_lsu_lsc_ctl.scala 273:94] + node _T_220 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[el2_lsu_lsc_ctl.scala 274:43] node _T_221 = bits(_T_220, 0, 0) @[Bitwise.scala 72:15] node _T_222 = mux(_T_221, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_223 = bits(lsu_ld_datafn_corr_r, 15, 0) @[el2_lsu_lsc_ctl.scala 271:107] + node _T_223 = bits(lsu_ld_datafn_corr_r, 15, 0) @[el2_lsu_lsc_ctl.scala 274:107] node _T_224 = cat(UInt<16>("h00"), _T_223) @[Cat.scala 29:58] - node _T_225 = and(_T_222, _T_224) @[el2_lsu_lsc_ctl.scala 271:71] - node _T_226 = or(_T_219, _T_225) @[el2_lsu_lsc_ctl.scala 270:138] - node _T_227 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 272:17] - node _T_228 = and(_T_227, io.lsu_pkt_r.bits.by) @[el2_lsu_lsc_ctl.scala 272:43] + node _T_225 = and(_T_222, _T_224) @[el2_lsu_lsc_ctl.scala 274:71] + node _T_226 = or(_T_219, _T_225) @[el2_lsu_lsc_ctl.scala 273:138] + node _T_227 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 275:17] + node _T_228 = and(_T_227, io.lsu_pkt_r.bits.by) @[el2_lsu_lsc_ctl.scala 275:43] node _T_229 = bits(_T_228, 0, 0) @[Bitwise.scala 72:15] node _T_230 = mux(_T_229, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_231 = bits(lsu_ld_datafn_corr_r, 7, 7) @[el2_lsu_lsc_ctl.scala 272:107] + node _T_231 = bits(lsu_ld_datafn_corr_r, 7, 7) @[el2_lsu_lsc_ctl.scala 275:107] node _T_232 = bits(_T_231, 0, 0) @[Bitwise.scala 72:15] node _T_233 = mux(_T_232, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_234 = bits(lsu_ld_datafn_corr_r, 7, 0) @[el2_lsu_lsc_ctl.scala 272:135] + node _T_234 = bits(lsu_ld_datafn_corr_r, 7, 0) @[el2_lsu_lsc_ctl.scala 275:135] node _T_235 = cat(_T_233, _T_234) @[Cat.scala 29:58] - node _T_236 = and(_T_230, _T_235) @[el2_lsu_lsc_ctl.scala 272:71] - node _T_237 = or(_T_226, _T_236) @[el2_lsu_lsc_ctl.scala 271:119] - node _T_238 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 273:17] - node _T_239 = and(_T_238, io.lsu_pkt_r.bits.half) @[el2_lsu_lsc_ctl.scala 273:43] + node _T_236 = and(_T_230, _T_235) @[el2_lsu_lsc_ctl.scala 275:71] + node _T_237 = or(_T_226, _T_236) @[el2_lsu_lsc_ctl.scala 274:119] + node _T_238 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[el2_lsu_lsc_ctl.scala 276:17] + node _T_239 = and(_T_238, io.lsu_pkt_r.bits.half) @[el2_lsu_lsc_ctl.scala 276:43] node _T_240 = bits(_T_239, 0, 0) @[Bitwise.scala 72:15] node _T_241 = mux(_T_240, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_242 = bits(lsu_ld_datafn_corr_r, 15, 15) @[el2_lsu_lsc_ctl.scala 273:106] + node _T_242 = bits(lsu_ld_datafn_corr_r, 15, 15) @[el2_lsu_lsc_ctl.scala 276:106] node _T_243 = bits(_T_242, 0, 0) @[Bitwise.scala 72:15] node _T_244 = mux(_T_243, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_245 = bits(lsu_ld_datafn_corr_r, 15, 0) @[el2_lsu_lsc_ctl.scala 273:135] + node _T_245 = bits(lsu_ld_datafn_corr_r, 15, 0) @[el2_lsu_lsc_ctl.scala 276:135] node _T_246 = cat(_T_244, _T_245) @[Cat.scala 29:58] - node _T_247 = and(_T_241, _T_246) @[el2_lsu_lsc_ctl.scala 273:71] - node _T_248 = or(_T_237, _T_247) @[el2_lsu_lsc_ctl.scala 272:144] + node _T_247 = and(_T_241, _T_246) @[el2_lsu_lsc_ctl.scala 276:71] + node _T_248 = or(_T_237, _T_247) @[el2_lsu_lsc_ctl.scala 275:144] node _T_249 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_250 = mux(_T_249, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_251 = bits(lsu_ld_datafn_corr_r, 31, 0) @[el2_lsu_lsc_ctl.scala 274:65] - node _T_252 = and(_T_250, _T_251) @[el2_lsu_lsc_ctl.scala 274:43] - node _T_253 = or(_T_248, _T_252) @[el2_lsu_lsc_ctl.scala 273:144] - io.lsu_result_corr_r <= _T_253 @[el2_lsu_lsc_ctl.scala 270:27] + node _T_251 = bits(lsu_ld_datafn_corr_r, 31, 0) @[el2_lsu_lsc_ctl.scala 277:65] + node _T_252 = and(_T_250, _T_251) @[el2_lsu_lsc_ctl.scala 277:43] + node _T_253 = or(_T_248, _T_252) @[el2_lsu_lsc_ctl.scala 276:144] + io.lsu_result_corr_r <= _T_253 @[el2_lsu_lsc_ctl.scala 273:27] extmodule gated_latch : output Q : Clock @@ -832,9 +832,9 @@ circuit el2_lsu : module el2_lsu_dccm_ctl : input clock : Clock input reset : AsyncReset - output io : {flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_store_c1_r_clk : Clock, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip addr_in_dccm_d : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip addr_in_pic_d : UInt<1>, flip addr_in_pic_m : UInt<1>, flip addr_in_pic_r : UInt<1>, flip lsu_raw_fwd_lo_r : UInt<1>, flip lsu_raw_fwd_hi_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<16>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<16>, flip end_addr_r : UInt<16>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_addr_any : UInt<16>, flip stbuf_data_any : UInt<32>, flip stbuf_ecc_any : UInt<7>, flip stbuf_fwddata_hi_m : UInt<32>, flip stbuf_fwddata_lo_m : UInt<32>, flip stbuf_fwdbyteen_lo_m : UInt<4>, flip stbuf_fwdbyteen_hi_m : UInt<4>, dccm_rdata_hi_r : UInt<32>, dccm_rdata_lo_r : UInt<32>, dccm_data_ecc_hi_r : UInt<7>, dccm_data_ecc_lo_r : UInt<7>, lsu_ld_data_r : UInt<32>, lsu_ld_data_corr_r : UInt<32>, flip lsu_double_ecc_error_r : UInt<1>, flip single_ecc_error_hi_r : UInt<1>, flip single_ecc_error_lo_r : UInt<1>, flip sec_data_hi_r : UInt<32>, flip sec_data_lo_r : UInt<32>, flip sec_data_hi_r_ff : UInt<32>, flip sec_data_lo_r_ff : UInt<32>, flip sec_data_ecc_hi_r_ff : UInt<7>, flip sec_data_ecc_lo_r_ff : UInt<7>, dccm_rdata_hi_m : UInt<32>, dccm_rdata_lo_m : UInt<32>, dccm_data_ecc_hi_m : UInt<7>, dccm_data_ecc_lo_m : UInt<7>, lsu_ld_data_m : UInt<32>, flip lsu_double_ecc_error_m : UInt<1>, flip sec_data_hi_m : UInt<32>, flip sec_data_lo_m : UInt<32>, flip store_data_m : UInt<32>, flip dma_dccm_wen : UInt<1>, flip dma_pic_wen : UInt<1>, flip dma_mem_tag_m : UInt<3>, flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip dma_dccm_wdata_ecc_hi : UInt<7>, flip dma_dccm_wdata_ecc_lo : UInt<7>, store_data_hi_r : UInt<32>, store_data_lo_r : UInt<32>, store_datafn_hi_r : UInt<32>, store_datafn_lo_r : UInt<32>, store_data_r : UInt<32>, ld_single_ecc_error_r : UInt<1>, ld_single_ecc_error_r_ff : UInt<1>, picm_mask_data_m : UInt<32>, lsu_stbuf_commit_any : UInt<1>, lsu_dccm_rden_m : UInt<1>, lsu_dccm_rden_r : UInt<1>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>, dccm_wren : UInt<1>, dccm_rden : UInt<1>, dccm_wr_addr_lo : UInt<16>, dccm_wr_data_lo : UInt<39>, dccm_rd_addr_lo : UInt<16>, flip dccm_rd_data_lo : UInt<39>, dccm_wr_addr_hi : UInt<16>, dccm_wr_data_hi : UInt<39>, dccm_rd_addr_hi : UInt<16>, flip dccm_rd_data_hi : UInt<39>, picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>, flip scan_mode : UInt<1>} + output io : {flip lsu_c2_m_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_store_c1_r_clk : Clock, flip lsu_pkt_d : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip addr_in_dccm_d : UInt<1>, flip addr_in_dccm_m : UInt<1>, flip addr_in_dccm_r : UInt<1>, flip addr_in_pic_d : UInt<1>, flip addr_in_pic_m : UInt<1>, flip addr_in_pic_r : UInt<1>, flip lsu_raw_fwd_lo_r : UInt<1>, flip lsu_raw_fwd_hi_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<16>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<16>, flip end_addr_m : UInt<16>, flip end_addr_r : UInt<16>, flip stbuf_reqvld_any : UInt<1>, flip stbuf_addr_any : UInt<16>, flip stbuf_data_any : UInt<32>, flip stbuf_ecc_any : UInt<7>, flip stbuf_fwddata_hi_m : UInt<32>, flip stbuf_fwddata_lo_m : UInt<32>, flip stbuf_fwdbyteen_lo_m : UInt<4>, flip stbuf_fwdbyteen_hi_m : UInt<4>, dccm_rdata_hi_r : UInt<32>, dccm_rdata_lo_r : UInt<32>, dccm_data_ecc_hi_r : UInt<7>, dccm_data_ecc_lo_r : UInt<7>, lsu_ld_data_r : UInt<32>, lsu_ld_data_corr_r : UInt<32>, flip lsu_double_ecc_error_r : UInt<1>, flip single_ecc_error_hi_r : UInt<1>, flip single_ecc_error_lo_r : UInt<1>, flip sec_data_hi_r : UInt<32>, flip sec_data_lo_r : UInt<32>, flip sec_data_hi_r_ff : UInt<32>, flip sec_data_lo_r_ff : UInt<32>, flip sec_data_ecc_hi_r_ff : UInt<7>, flip sec_data_ecc_lo_r_ff : UInt<7>, dccm_rdata_hi_m : UInt<32>, dccm_rdata_lo_m : UInt<32>, dccm_data_ecc_hi_m : UInt<7>, dccm_data_ecc_lo_m : UInt<7>, lsu_ld_data_m : UInt<32>, flip lsu_double_ecc_error_m : UInt<1>, flip sec_data_hi_m : UInt<32>, flip sec_data_lo_m : UInt<32>, flip store_data_m : UInt<32>, flip dma_dccm_wen : UInt<1>, flip dma_pic_wen : UInt<1>, flip dma_mem_tag_m : UInt<3>, flip dma_dccm_wdata_lo : UInt<32>, flip dma_dccm_wdata_hi : UInt<32>, flip dma_dccm_wdata_ecc_hi : UInt<7>, flip dma_dccm_wdata_ecc_lo : UInt<7>, store_data_hi_r : UInt<32>, store_data_lo_r : UInt<32>, store_datafn_hi_r : UInt<32>, store_datafn_lo_r : UInt<32>, store_data_r : UInt<32>, ld_single_ecc_error_r : UInt<1>, ld_single_ecc_error_r_ff : UInt<1>, picm_mask_data_m : UInt<32>, lsu_stbuf_commit_any : UInt<1>, lsu_dccm_rden_m : UInt<1>, lsu_dccm_rden_r : UInt<1>, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, flip lsu_mem : {flip dccm_wren : UInt<1>, flip dccm_rden : UInt<1>, flip dccm_wr_addr_lo : UInt<16>, flip dccm_wr_addr_hi : UInt<16>, flip dccm_rd_addr_lo : UInt<16>, flip dccm_rd_addr_hi : UInt<16>, flip dccm_wr_data_lo : UInt<39>, flip dccm_wr_data_hi : UInt<39>, dccm_rd_data_lo : UInt<39>, dccm_rd_data_hi : UInt<39>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip scan_mode : UInt<1>} - node picm_rd_data_m = cat(io.picm_rd_data, io.picm_rd_data) @[Cat.scala 29:58] + node picm_rd_data_m = cat(io.lsu_pic.picm_rd_data, io.lsu_pic.picm_rd_data) @[Cat.scala 29:58] node dccm_rdata_corr_r = cat(io.sec_data_hi_r, io.sec_data_lo_r) @[Cat.scala 29:58] node dccm_rdata_corr_m = cat(io.sec_data_hi_m, io.sec_data_lo_m) @[Cat.scala 29:58] node dccm_rdata_r = cat(io.dccm_rdata_hi_r, io.dccm_rdata_lo_r) @[Cat.scala 29:58] @@ -857,30 +857,30 @@ circuit el2_lsu : picm_rd_data_r <= UInt<1>("h00") wire lsu_ld_data_corr_m : UInt<64> lsu_ld_data_corr_m <= UInt<1>("h00") - node _T = and(io.lsu_pkt_m.valid, io.lsu_pkt_m.bits.load) @[el2_lsu_dccm_ctl.scala 161:50] - node _T_1 = and(_T, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 161:75] - io.dccm_dma_rvalid <= _T_1 @[el2_lsu_dccm_ctl.scala 161:28] - io.dccm_dma_ecc_error <= io.lsu_double_ecc_error_m @[el2_lsu_dccm_ctl.scala 162:28] - io.dccm_dma_rdata <= lsu_rdata_corr_m @[el2_lsu_dccm_ctl.scala 163:28] - io.dccm_dma_rtag <= io.dma_mem_tag_m @[el2_lsu_dccm_ctl.scala 164:28] - io.dccm_rdata_lo_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 165:28] - io.dccm_rdata_hi_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 166:28] - io.dccm_data_ecc_hi_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 167:28] - io.dccm_data_ecc_lo_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 168:28] - io.lsu_ld_data_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 169:28] - reg _T_2 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 171:65] - _T_2 <= lsu_ld_data_corr_m @[el2_lsu_dccm_ctl.scala 171:65] - io.lsu_ld_data_corr_r <= _T_2 @[el2_lsu_dccm_ctl.scala 171:28] + node _T = and(io.lsu_pkt_m.valid, io.lsu_pkt_m.bits.load) @[el2_lsu_dccm_ctl.scala 162:63] + node _T_1 = and(_T, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 162:88] + io.dma_dccm_ctl.dccm_dma_rvalid <= _T_1 @[el2_lsu_dccm_ctl.scala 162:41] + io.dma_dccm_ctl.dccm_dma_ecc_error <= io.lsu_double_ecc_error_m @[el2_lsu_dccm_ctl.scala 163:41] + io.dma_dccm_ctl.dccm_dma_rdata <= lsu_rdata_corr_m @[el2_lsu_dccm_ctl.scala 164:41] + io.dma_dccm_ctl.dccm_dma_rtag <= io.dma_mem_tag_m @[el2_lsu_dccm_ctl.scala 165:41] + io.dccm_rdata_lo_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 166:28] + io.dccm_rdata_hi_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 167:28] + io.dccm_data_ecc_hi_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 168:28] + io.dccm_data_ecc_lo_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 169:28] + io.lsu_ld_data_r <= UInt<1>("h00") @[el2_lsu_dccm_ctl.scala 170:28] + reg _T_2 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 172:65] + _T_2 <= lsu_ld_data_corr_m @[el2_lsu_dccm_ctl.scala 172:65] + io.lsu_ld_data_corr_r <= _T_2 @[el2_lsu_dccm_ctl.scala 172:28] node _T_3 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_4 = bits(_T_3, 0, 0) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_5 = bits(_T_4, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_4 = bits(_T_3, 0, 0) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_5 = bits(_T_4, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_6 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_7 = bits(_T_6, 7, 0) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_8 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_9 = bits(picm_rd_data_m, 7, 0) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_10 = bits(dccm_rdata_corr_m, 7, 0) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_11 = mux(_T_8, _T_9, _T_10) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_12 = mux(_T_5, _T_7, _T_11) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_7 = bits(_T_6, 7, 0) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_8 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_9 = bits(picm_rd_data_m, 7, 0) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_10 = bits(dccm_rdata_corr_m, 7, 0) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_11 = mux(_T_8, _T_9, _T_10) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_12 = mux(_T_5, _T_7, _T_11) @[el2_lsu_dccm_ctl.scala 173:78] node _T_13 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_14 = xor(UInt<8>("h0ff"), _T_13) @[Bitwise.scala 102:21] node _T_15 = shr(_T_12, 4) @[Bitwise.scala 103:21] @@ -911,15 +911,15 @@ circuit el2_lsu : node _T_40 = and(_T_38, _T_39) @[Bitwise.scala 103:75] node _T_41 = or(_T_36, _T_40) @[Bitwise.scala 103:39] node _T_42 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_43 = bits(_T_42, 1, 1) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_44 = bits(_T_43, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_43 = bits(_T_42, 1, 1) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_44 = bits(_T_43, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_45 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_46 = bits(_T_45, 15, 8) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_47 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_48 = bits(picm_rd_data_m, 15, 8) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_49 = bits(dccm_rdata_corr_m, 15, 8) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_50 = mux(_T_47, _T_48, _T_49) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_51 = mux(_T_44, _T_46, _T_50) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_46 = bits(_T_45, 15, 8) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_47 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_48 = bits(picm_rd_data_m, 15, 8) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_49 = bits(dccm_rdata_corr_m, 15, 8) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_50 = mux(_T_47, _T_48, _T_49) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_51 = mux(_T_44, _T_46, _T_50) @[el2_lsu_dccm_ctl.scala 173:78] node _T_52 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_53 = xor(UInt<8>("h0ff"), _T_52) @[Bitwise.scala 102:21] node _T_54 = shr(_T_51, 4) @[Bitwise.scala 103:21] @@ -950,15 +950,15 @@ circuit el2_lsu : node _T_79 = and(_T_77, _T_78) @[Bitwise.scala 103:75] node _T_80 = or(_T_75, _T_79) @[Bitwise.scala 103:39] node _T_81 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_82 = bits(_T_81, 2, 2) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_83 = bits(_T_82, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_82 = bits(_T_81, 2, 2) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_83 = bits(_T_82, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_84 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_85 = bits(_T_84, 23, 16) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_86 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_87 = bits(picm_rd_data_m, 23, 16) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_88 = bits(dccm_rdata_corr_m, 23, 16) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_89 = mux(_T_86, _T_87, _T_88) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_90 = mux(_T_83, _T_85, _T_89) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_85 = bits(_T_84, 23, 16) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_86 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_87 = bits(picm_rd_data_m, 23, 16) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_88 = bits(dccm_rdata_corr_m, 23, 16) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_89 = mux(_T_86, _T_87, _T_88) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_90 = mux(_T_83, _T_85, _T_89) @[el2_lsu_dccm_ctl.scala 173:78] node _T_91 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_92 = xor(UInt<8>("h0ff"), _T_91) @[Bitwise.scala 102:21] node _T_93 = shr(_T_90, 4) @[Bitwise.scala 103:21] @@ -989,15 +989,15 @@ circuit el2_lsu : node _T_118 = and(_T_116, _T_117) @[Bitwise.scala 103:75] node _T_119 = or(_T_114, _T_118) @[Bitwise.scala 103:39] node _T_120 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_121 = bits(_T_120, 3, 3) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_122 = bits(_T_121, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_121 = bits(_T_120, 3, 3) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_122 = bits(_T_121, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_123 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_124 = bits(_T_123, 31, 24) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_125 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_126 = bits(picm_rd_data_m, 31, 24) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_127 = bits(dccm_rdata_corr_m, 31, 24) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_128 = mux(_T_125, _T_126, _T_127) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_129 = mux(_T_122, _T_124, _T_128) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_124 = bits(_T_123, 31, 24) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_125 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_126 = bits(picm_rd_data_m, 31, 24) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_127 = bits(dccm_rdata_corr_m, 31, 24) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_128 = mux(_T_125, _T_126, _T_127) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_129 = mux(_T_122, _T_124, _T_128) @[el2_lsu_dccm_ctl.scala 173:78] node _T_130 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_131 = xor(UInt<8>("h0ff"), _T_130) @[Bitwise.scala 102:21] node _T_132 = shr(_T_129, 4) @[Bitwise.scala 103:21] @@ -1028,15 +1028,15 @@ circuit el2_lsu : node _T_157 = and(_T_155, _T_156) @[Bitwise.scala 103:75] node _T_158 = or(_T_153, _T_157) @[Bitwise.scala 103:39] node _T_159 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_160 = bits(_T_159, 4, 4) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_161 = bits(_T_160, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_160 = bits(_T_159, 4, 4) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_161 = bits(_T_160, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_162 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_163 = bits(_T_162, 39, 32) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_164 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_165 = bits(picm_rd_data_m, 39, 32) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_166 = bits(dccm_rdata_corr_m, 39, 32) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_167 = mux(_T_164, _T_165, _T_166) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_168 = mux(_T_161, _T_163, _T_167) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_163 = bits(_T_162, 39, 32) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_164 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_165 = bits(picm_rd_data_m, 39, 32) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_166 = bits(dccm_rdata_corr_m, 39, 32) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_167 = mux(_T_164, _T_165, _T_166) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_168 = mux(_T_161, _T_163, _T_167) @[el2_lsu_dccm_ctl.scala 173:78] node _T_169 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_170 = xor(UInt<8>("h0ff"), _T_169) @[Bitwise.scala 102:21] node _T_171 = shr(_T_168, 4) @[Bitwise.scala 103:21] @@ -1067,15 +1067,15 @@ circuit el2_lsu : node _T_196 = and(_T_194, _T_195) @[Bitwise.scala 103:75] node _T_197 = or(_T_192, _T_196) @[Bitwise.scala 103:39] node _T_198 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_199 = bits(_T_198, 5, 5) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_200 = bits(_T_199, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_199 = bits(_T_198, 5, 5) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_200 = bits(_T_199, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_201 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_202 = bits(_T_201, 47, 40) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_203 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_204 = bits(picm_rd_data_m, 47, 40) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_205 = bits(dccm_rdata_corr_m, 47, 40) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_206 = mux(_T_203, _T_204, _T_205) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_207 = mux(_T_200, _T_202, _T_206) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_202 = bits(_T_201, 47, 40) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_203 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_204 = bits(picm_rd_data_m, 47, 40) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_205 = bits(dccm_rdata_corr_m, 47, 40) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_206 = mux(_T_203, _T_204, _T_205) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_207 = mux(_T_200, _T_202, _T_206) @[el2_lsu_dccm_ctl.scala 173:78] node _T_208 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_209 = xor(UInt<8>("h0ff"), _T_208) @[Bitwise.scala 102:21] node _T_210 = shr(_T_207, 4) @[Bitwise.scala 103:21] @@ -1106,15 +1106,15 @@ circuit el2_lsu : node _T_235 = and(_T_233, _T_234) @[Bitwise.scala 103:75] node _T_236 = or(_T_231, _T_235) @[Bitwise.scala 103:39] node _T_237 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_238 = bits(_T_237, 6, 6) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_239 = bits(_T_238, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_238 = bits(_T_237, 6, 6) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_239 = bits(_T_238, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_240 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_241 = bits(_T_240, 55, 48) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_242 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_243 = bits(picm_rd_data_m, 55, 48) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_244 = bits(dccm_rdata_corr_m, 55, 48) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_245 = mux(_T_242, _T_243, _T_244) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_246 = mux(_T_239, _T_241, _T_245) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_241 = bits(_T_240, 55, 48) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_242 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_243 = bits(picm_rd_data_m, 55, 48) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_244 = bits(dccm_rdata_corr_m, 55, 48) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_245 = mux(_T_242, _T_243, _T_244) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_246 = mux(_T_239, _T_241, _T_245) @[el2_lsu_dccm_ctl.scala 173:78] node _T_247 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_248 = xor(UInt<8>("h0ff"), _T_247) @[Bitwise.scala 102:21] node _T_249 = shr(_T_246, 4) @[Bitwise.scala 103:21] @@ -1145,15 +1145,15 @@ circuit el2_lsu : node _T_274 = and(_T_272, _T_273) @[Bitwise.scala 103:75] node _T_275 = or(_T_270, _T_274) @[Bitwise.scala 103:39] node _T_276 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_277 = bits(_T_276, 7, 7) @[el2_lsu_dccm_ctl.scala 172:134] - node _T_278 = bits(_T_277, 0, 0) @[el2_lsu_dccm_ctl.scala 172:139] + node _T_277 = bits(_T_276, 7, 7) @[el2_lsu_dccm_ctl.scala 173:134] + node _T_278 = bits(_T_277, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] node _T_279 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_280 = bits(_T_279, 63, 56) @[el2_lsu_dccm_ctl.scala 172:196] - node _T_281 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 172:231] - node _T_282 = bits(picm_rd_data_m, 63, 56) @[el2_lsu_dccm_ctl.scala 172:252] - node _T_283 = bits(dccm_rdata_corr_m, 63, 56) @[el2_lsu_dccm_ctl.scala 172:283] - node _T_284 = mux(_T_281, _T_282, _T_283) @[el2_lsu_dccm_ctl.scala 172:213] - node _T_285 = mux(_T_278, _T_280, _T_284) @[el2_lsu_dccm_ctl.scala 172:78] + node _T_280 = bits(_T_279, 63, 56) @[el2_lsu_dccm_ctl.scala 173:196] + node _T_281 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] + node _T_282 = bits(picm_rd_data_m, 63, 56) @[el2_lsu_dccm_ctl.scala 173:252] + node _T_283 = bits(dccm_rdata_corr_m, 63, 56) @[el2_lsu_dccm_ctl.scala 173:283] + node _T_284 = mux(_T_281, _T_282, _T_283) @[el2_lsu_dccm_ctl.scala 173:213] + node _T_285 = mux(_T_278, _T_280, _T_284) @[el2_lsu_dccm_ctl.scala 173:78] node _T_286 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_287 = xor(UInt<8>("h0ff"), _T_286) @[Bitwise.scala 102:21] node _T_288 = shr(_T_285, 4) @[Bitwise.scala 103:21] @@ -1183,15 +1183,15 @@ circuit el2_lsu : node _T_312 = not(_T_307) @[Bitwise.scala 103:77] node _T_313 = and(_T_311, _T_312) @[Bitwise.scala 103:75] node _T_314 = or(_T_309, _T_313) @[Bitwise.scala 103:39] - wire _T_315 : UInt<8>[8] @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[0] <= _T_41 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[1] <= _T_80 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[2] <= _T_119 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[3] <= _T_158 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[4] <= _T_197 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[5] <= _T_236 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[6] <= _T_275 @[el2_lsu_dccm_ctl.scala 172:62] - _T_315[7] <= _T_314 @[el2_lsu_dccm_ctl.scala 172:62] + wire _T_315 : UInt<8>[8] @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[0] <= _T_41 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[1] <= _T_80 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[2] <= _T_119 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[3] <= _T_158 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[4] <= _T_197 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[5] <= _T_236 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[6] <= _T_275 @[el2_lsu_dccm_ctl.scala 173:62] + _T_315[7] <= _T_314 @[el2_lsu_dccm_ctl.scala 173:62] node _T_316 = cat(_T_315[6], _T_315[7]) @[Cat.scala 29:58] node _T_317 = cat(_T_315[4], _T_315[5]) @[Cat.scala 29:58] node _T_318 = cat(_T_317, _T_316) @[Cat.scala 29:58] @@ -1258,17 +1258,17 @@ circuit el2_lsu : node _T_379 = not(_T_374) @[Bitwise.scala 103:77] node _T_380 = and(_T_378, _T_379) @[Bitwise.scala 103:75] node _T_381 = or(_T_376, _T_380) @[Bitwise.scala 103:39] - lsu_rdata_corr_m <= _T_381 @[el2_lsu_dccm_ctl.scala 172:28] + lsu_rdata_corr_m <= _T_381 @[el2_lsu_dccm_ctl.scala 173:28] node _T_382 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_383 = bits(_T_382, 0, 0) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_384 = bits(_T_383, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_383 = bits(_T_382, 0, 0) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_384 = bits(_T_383, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_385 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_386 = bits(_T_385, 7, 0) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_387 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_388 = bits(picm_rd_data_m, 7, 0) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_389 = bits(dccm_rdata_m, 7, 0) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_390 = mux(_T_387, _T_388, _T_389) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_391 = mux(_T_384, _T_386, _T_390) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_386 = bits(_T_385, 7, 0) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_387 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_388 = bits(picm_rd_data_m, 7, 0) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_389 = bits(dccm_rdata_m, 7, 0) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_390 = mux(_T_387, _T_388, _T_389) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_391 = mux(_T_384, _T_386, _T_390) @[el2_lsu_dccm_ctl.scala 174:78] node _T_392 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_393 = xor(UInt<8>("h0ff"), _T_392) @[Bitwise.scala 102:21] node _T_394 = shr(_T_391, 4) @[Bitwise.scala 103:21] @@ -1299,15 +1299,15 @@ circuit el2_lsu : node _T_419 = and(_T_417, _T_418) @[Bitwise.scala 103:75] node _T_420 = or(_T_415, _T_419) @[Bitwise.scala 103:39] node _T_421 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_422 = bits(_T_421, 1, 1) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_423 = bits(_T_422, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_422 = bits(_T_421, 1, 1) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_423 = bits(_T_422, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_424 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_425 = bits(_T_424, 15, 8) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_426 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_427 = bits(picm_rd_data_m, 15, 8) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_428 = bits(dccm_rdata_m, 15, 8) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_429 = mux(_T_426, _T_427, _T_428) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_430 = mux(_T_423, _T_425, _T_429) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_425 = bits(_T_424, 15, 8) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_426 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_427 = bits(picm_rd_data_m, 15, 8) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_428 = bits(dccm_rdata_m, 15, 8) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_429 = mux(_T_426, _T_427, _T_428) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_430 = mux(_T_423, _T_425, _T_429) @[el2_lsu_dccm_ctl.scala 174:78] node _T_431 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_432 = xor(UInt<8>("h0ff"), _T_431) @[Bitwise.scala 102:21] node _T_433 = shr(_T_430, 4) @[Bitwise.scala 103:21] @@ -1338,15 +1338,15 @@ circuit el2_lsu : node _T_458 = and(_T_456, _T_457) @[Bitwise.scala 103:75] node _T_459 = or(_T_454, _T_458) @[Bitwise.scala 103:39] node _T_460 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_461 = bits(_T_460, 2, 2) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_462 = bits(_T_461, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_461 = bits(_T_460, 2, 2) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_462 = bits(_T_461, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_463 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_464 = bits(_T_463, 23, 16) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_465 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_466 = bits(picm_rd_data_m, 23, 16) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_467 = bits(dccm_rdata_m, 23, 16) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_468 = mux(_T_465, _T_466, _T_467) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_469 = mux(_T_462, _T_464, _T_468) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_464 = bits(_T_463, 23, 16) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_465 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_466 = bits(picm_rd_data_m, 23, 16) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_467 = bits(dccm_rdata_m, 23, 16) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_468 = mux(_T_465, _T_466, _T_467) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_469 = mux(_T_462, _T_464, _T_468) @[el2_lsu_dccm_ctl.scala 174:78] node _T_470 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_471 = xor(UInt<8>("h0ff"), _T_470) @[Bitwise.scala 102:21] node _T_472 = shr(_T_469, 4) @[Bitwise.scala 103:21] @@ -1377,15 +1377,15 @@ circuit el2_lsu : node _T_497 = and(_T_495, _T_496) @[Bitwise.scala 103:75] node _T_498 = or(_T_493, _T_497) @[Bitwise.scala 103:39] node _T_499 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_500 = bits(_T_499, 3, 3) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_501 = bits(_T_500, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_500 = bits(_T_499, 3, 3) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_501 = bits(_T_500, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_502 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_503 = bits(_T_502, 31, 24) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_504 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_505 = bits(picm_rd_data_m, 31, 24) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_506 = bits(dccm_rdata_m, 31, 24) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_507 = mux(_T_504, _T_505, _T_506) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_508 = mux(_T_501, _T_503, _T_507) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_503 = bits(_T_502, 31, 24) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_504 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_505 = bits(picm_rd_data_m, 31, 24) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_506 = bits(dccm_rdata_m, 31, 24) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_507 = mux(_T_504, _T_505, _T_506) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_508 = mux(_T_501, _T_503, _T_507) @[el2_lsu_dccm_ctl.scala 174:78] node _T_509 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_510 = xor(UInt<8>("h0ff"), _T_509) @[Bitwise.scala 102:21] node _T_511 = shr(_T_508, 4) @[Bitwise.scala 103:21] @@ -1416,15 +1416,15 @@ circuit el2_lsu : node _T_536 = and(_T_534, _T_535) @[Bitwise.scala 103:75] node _T_537 = or(_T_532, _T_536) @[Bitwise.scala 103:39] node _T_538 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_539 = bits(_T_538, 4, 4) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_540 = bits(_T_539, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_539 = bits(_T_538, 4, 4) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_540 = bits(_T_539, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_541 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_542 = bits(_T_541, 39, 32) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_543 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_544 = bits(picm_rd_data_m, 39, 32) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_545 = bits(dccm_rdata_m, 39, 32) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_546 = mux(_T_543, _T_544, _T_545) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_547 = mux(_T_540, _T_542, _T_546) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_542 = bits(_T_541, 39, 32) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_543 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_544 = bits(picm_rd_data_m, 39, 32) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_545 = bits(dccm_rdata_m, 39, 32) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_546 = mux(_T_543, _T_544, _T_545) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_547 = mux(_T_540, _T_542, _T_546) @[el2_lsu_dccm_ctl.scala 174:78] node _T_548 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_549 = xor(UInt<8>("h0ff"), _T_548) @[Bitwise.scala 102:21] node _T_550 = shr(_T_547, 4) @[Bitwise.scala 103:21] @@ -1455,15 +1455,15 @@ circuit el2_lsu : node _T_575 = and(_T_573, _T_574) @[Bitwise.scala 103:75] node _T_576 = or(_T_571, _T_575) @[Bitwise.scala 103:39] node _T_577 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_578 = bits(_T_577, 5, 5) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_579 = bits(_T_578, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_578 = bits(_T_577, 5, 5) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_579 = bits(_T_578, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_580 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_581 = bits(_T_580, 47, 40) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_582 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_583 = bits(picm_rd_data_m, 47, 40) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_584 = bits(dccm_rdata_m, 47, 40) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_585 = mux(_T_582, _T_583, _T_584) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_586 = mux(_T_579, _T_581, _T_585) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_581 = bits(_T_580, 47, 40) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_582 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_583 = bits(picm_rd_data_m, 47, 40) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_584 = bits(dccm_rdata_m, 47, 40) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_585 = mux(_T_582, _T_583, _T_584) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_586 = mux(_T_579, _T_581, _T_585) @[el2_lsu_dccm_ctl.scala 174:78] node _T_587 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_588 = xor(UInt<8>("h0ff"), _T_587) @[Bitwise.scala 102:21] node _T_589 = shr(_T_586, 4) @[Bitwise.scala 103:21] @@ -1494,15 +1494,15 @@ circuit el2_lsu : node _T_614 = and(_T_612, _T_613) @[Bitwise.scala 103:75] node _T_615 = or(_T_610, _T_614) @[Bitwise.scala 103:39] node _T_616 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_617 = bits(_T_616, 6, 6) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_618 = bits(_T_617, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_617 = bits(_T_616, 6, 6) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_618 = bits(_T_617, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_619 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_620 = bits(_T_619, 55, 48) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_621 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_622 = bits(picm_rd_data_m, 55, 48) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_623 = bits(dccm_rdata_m, 55, 48) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_624 = mux(_T_621, _T_622, _T_623) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_625 = mux(_T_618, _T_620, _T_624) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_620 = bits(_T_619, 55, 48) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_621 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_622 = bits(picm_rd_data_m, 55, 48) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_623 = bits(dccm_rdata_m, 55, 48) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_624 = mux(_T_621, _T_622, _T_623) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_625 = mux(_T_618, _T_620, _T_624) @[el2_lsu_dccm_ctl.scala 174:78] node _T_626 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_627 = xor(UInt<8>("h0ff"), _T_626) @[Bitwise.scala 102:21] node _T_628 = shr(_T_625, 4) @[Bitwise.scala 103:21] @@ -1533,15 +1533,15 @@ circuit el2_lsu : node _T_653 = and(_T_651, _T_652) @[Bitwise.scala 103:75] node _T_654 = or(_T_649, _T_653) @[Bitwise.scala 103:39] node _T_655 = cat(io.stbuf_fwdbyteen_hi_m, io.stbuf_fwdbyteen_lo_m) @[Cat.scala 29:58] - node _T_656 = bits(_T_655, 7, 7) @[el2_lsu_dccm_ctl.scala 173:134] - node _T_657 = bits(_T_656, 0, 0) @[el2_lsu_dccm_ctl.scala 173:139] + node _T_656 = bits(_T_655, 7, 7) @[el2_lsu_dccm_ctl.scala 174:134] + node _T_657 = bits(_T_656, 0, 0) @[el2_lsu_dccm_ctl.scala 174:139] node _T_658 = cat(io.stbuf_fwddata_hi_m, io.stbuf_fwddata_lo_m) @[Cat.scala 29:58] - node _T_659 = bits(_T_658, 63, 56) @[el2_lsu_dccm_ctl.scala 173:196] - node _T_660 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 173:231] - node _T_661 = bits(picm_rd_data_m, 63, 56) @[el2_lsu_dccm_ctl.scala 173:252] - node _T_662 = bits(dccm_rdata_m, 63, 56) @[el2_lsu_dccm_ctl.scala 173:278] - node _T_663 = mux(_T_660, _T_661, _T_662) @[el2_lsu_dccm_ctl.scala 173:213] - node _T_664 = mux(_T_657, _T_659, _T_663) @[el2_lsu_dccm_ctl.scala 173:78] + node _T_659 = bits(_T_658, 63, 56) @[el2_lsu_dccm_ctl.scala 174:196] + node _T_660 = bits(io.addr_in_pic_m, 0, 0) @[el2_lsu_dccm_ctl.scala 174:231] + node _T_661 = bits(picm_rd_data_m, 63, 56) @[el2_lsu_dccm_ctl.scala 174:252] + node _T_662 = bits(dccm_rdata_m, 63, 56) @[el2_lsu_dccm_ctl.scala 174:278] + node _T_663 = mux(_T_660, _T_661, _T_662) @[el2_lsu_dccm_ctl.scala 174:213] + node _T_664 = mux(_T_657, _T_659, _T_663) @[el2_lsu_dccm_ctl.scala 174:78] node _T_665 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_666 = xor(UInt<8>("h0ff"), _T_665) @[Bitwise.scala 102:21] node _T_667 = shr(_T_664, 4) @[Bitwise.scala 103:21] @@ -1571,15 +1571,15 @@ circuit el2_lsu : node _T_691 = not(_T_686) @[Bitwise.scala 103:77] node _T_692 = and(_T_690, _T_691) @[Bitwise.scala 103:75] node _T_693 = or(_T_688, _T_692) @[Bitwise.scala 103:39] - wire _T_694 : UInt<8>[8] @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[0] <= _T_420 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[1] <= _T_459 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[2] <= _T_498 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[3] <= _T_537 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[4] <= _T_576 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[5] <= _T_615 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[6] <= _T_654 @[el2_lsu_dccm_ctl.scala 173:62] - _T_694[7] <= _T_693 @[el2_lsu_dccm_ctl.scala 173:62] + wire _T_694 : UInt<8>[8] @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[0] <= _T_420 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[1] <= _T_459 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[2] <= _T_498 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[3] <= _T_537 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[4] <= _T_576 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[5] <= _T_615 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[6] <= _T_654 @[el2_lsu_dccm_ctl.scala 174:62] + _T_694[7] <= _T_693 @[el2_lsu_dccm_ctl.scala 174:62] node _T_695 = cat(_T_694[6], _T_694[7]) @[Cat.scala 29:58] node _T_696 = cat(_T_694[4], _T_694[5]) @[Cat.scala 29:58] node _T_697 = cat(_T_696, _T_695) @[Cat.scala 29:58] @@ -1646,88 +1646,88 @@ circuit el2_lsu : node _T_758 = not(_T_753) @[Bitwise.scala 103:77] node _T_759 = and(_T_757, _T_758) @[Bitwise.scala 103:75] node _T_760 = or(_T_755, _T_759) @[Bitwise.scala 103:39] - lsu_rdata_m <= _T_760 @[el2_lsu_dccm_ctl.scala 173:28] - node _T_761 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 174:63] - node _T_762 = mul(UInt<4>("h08"), _T_761) @[el2_lsu_dccm_ctl.scala 174:49] - node _T_763 = dshr(lsu_rdata_m, _T_762) @[el2_lsu_dccm_ctl.scala 174:43] - io.lsu_ld_data_m <= _T_763 @[el2_lsu_dccm_ctl.scala 174:28] - node _T_764 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 175:68] - node _T_765 = mul(UInt<4>("h08"), _T_764) @[el2_lsu_dccm_ctl.scala 175:54] - node _T_766 = dshr(lsu_rdata_corr_m, _T_765) @[el2_lsu_dccm_ctl.scala 175:48] - lsu_ld_data_corr_m <= _T_766 @[el2_lsu_dccm_ctl.scala 175:28] - node _T_767 = bits(io.lsu_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 179:44] - node _T_768 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 179:77] - node _T_769 = eq(_T_767, _T_768) @[el2_lsu_dccm_ctl.scala 179:60] - node _T_770 = bits(io.end_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 179:117] - node _T_771 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 179:150] - node _T_772 = eq(_T_770, _T_771) @[el2_lsu_dccm_ctl.scala 179:133] - node _T_773 = or(_T_769, _T_772) @[el2_lsu_dccm_ctl.scala 179:101] - node _T_774 = and(_T_773, io.lsu_pkt_d.valid) @[el2_lsu_dccm_ctl.scala 179:175] - node _T_775 = and(_T_774, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 179:196] - node _T_776 = and(_T_775, io.lsu_pkt_d.bits.dma) @[el2_lsu_dccm_ctl.scala 179:222] - node _T_777 = and(_T_776, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 179:246] - node _T_778 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 180:21] - node _T_779 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 180:54] - node _T_780 = eq(_T_778, _T_779) @[el2_lsu_dccm_ctl.scala 180:37] - node _T_781 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 180:94] - node _T_782 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 180:127] - node _T_783 = eq(_T_781, _T_782) @[el2_lsu_dccm_ctl.scala 180:110] - node _T_784 = or(_T_780, _T_783) @[el2_lsu_dccm_ctl.scala 180:78] - node _T_785 = and(_T_784, io.lsu_pkt_m.valid) @[el2_lsu_dccm_ctl.scala 180:152] - node _T_786 = and(_T_785, io.lsu_pkt_m.bits.store) @[el2_lsu_dccm_ctl.scala 180:173] - node _T_787 = and(_T_786, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 180:199] - node _T_788 = and(_T_787, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 180:223] - node kill_ecc_corr_lo_r = or(_T_777, _T_788) @[el2_lsu_dccm_ctl.scala 179:267] - node _T_789 = bits(io.lsu_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 182:44] - node _T_790 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 182:77] - node _T_791 = eq(_T_789, _T_790) @[el2_lsu_dccm_ctl.scala 182:60] - node _T_792 = bits(io.end_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 182:117] - node _T_793 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 182:150] - node _T_794 = eq(_T_792, _T_793) @[el2_lsu_dccm_ctl.scala 182:133] - node _T_795 = or(_T_791, _T_794) @[el2_lsu_dccm_ctl.scala 182:101] - node _T_796 = and(_T_795, io.lsu_pkt_d.valid) @[el2_lsu_dccm_ctl.scala 182:175] - node _T_797 = and(_T_796, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 182:196] - node _T_798 = and(_T_797, io.lsu_pkt_d.bits.dma) @[el2_lsu_dccm_ctl.scala 182:222] - node _T_799 = and(_T_798, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 182:246] - node _T_800 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 183:21] - node _T_801 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 183:54] - node _T_802 = eq(_T_800, _T_801) @[el2_lsu_dccm_ctl.scala 183:37] - node _T_803 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 183:94] - node _T_804 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 183:127] - node _T_805 = eq(_T_803, _T_804) @[el2_lsu_dccm_ctl.scala 183:110] - node _T_806 = or(_T_802, _T_805) @[el2_lsu_dccm_ctl.scala 183:78] - node _T_807 = and(_T_806, io.lsu_pkt_m.valid) @[el2_lsu_dccm_ctl.scala 183:152] - node _T_808 = and(_T_807, io.lsu_pkt_m.bits.store) @[el2_lsu_dccm_ctl.scala 183:173] - node _T_809 = and(_T_808, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 183:199] - node _T_810 = and(_T_809, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 183:223] - node kill_ecc_corr_hi_r = or(_T_799, _T_810) @[el2_lsu_dccm_ctl.scala 182:267] - node _T_811 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_lo_r) @[el2_lsu_dccm_ctl.scala 185:60] - node _T_812 = eq(io.lsu_raw_fwd_lo_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 185:89] - node ld_single_ecc_error_lo_r = and(_T_811, _T_812) @[el2_lsu_dccm_ctl.scala 185:87] - node _T_813 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_hi_r) @[el2_lsu_dccm_ctl.scala 186:60] - node _T_814 = eq(io.lsu_raw_fwd_hi_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 186:89] - node ld_single_ecc_error_hi_r = and(_T_813, _T_814) @[el2_lsu_dccm_ctl.scala 186:87] - node _T_815 = or(ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r) @[el2_lsu_dccm_ctl.scala 187:63] - node _T_816 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 187:93] - node _T_817 = and(_T_815, _T_816) @[el2_lsu_dccm_ctl.scala 187:91] - io.ld_single_ecc_error_r <= _T_817 @[el2_lsu_dccm_ctl.scala 187:34] - node _T_818 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_dccm_ctl.scala 188:81] - node _T_819 = and(ld_single_ecc_error_lo_r, _T_818) @[el2_lsu_dccm_ctl.scala 188:62] - node _T_820 = eq(kill_ecc_corr_lo_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 188:108] - node ld_single_ecc_error_lo_r_ns = and(_T_819, _T_820) @[el2_lsu_dccm_ctl.scala 188:106] - node _T_821 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_dccm_ctl.scala 189:81] - node _T_822 = and(ld_single_ecc_error_hi_r, _T_821) @[el2_lsu_dccm_ctl.scala 189:62] - node _T_823 = eq(kill_ecc_corr_hi_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 189:108] - node ld_single_ecc_error_hi_r_ns = and(_T_822, _T_823) @[el2_lsu_dccm_ctl.scala 189:106] - reg lsu_double_ecc_error_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 191:74] - lsu_double_ecc_error_r_ff <= io.lsu_double_ecc_error_r @[el2_lsu_dccm_ctl.scala 191:74] - reg ld_single_ecc_error_hi_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 192:74] - ld_single_ecc_error_hi_r_ff <= ld_single_ecc_error_hi_r_ns @[el2_lsu_dccm_ctl.scala 192:74] - reg ld_single_ecc_error_lo_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 193:74] - ld_single_ecc_error_lo_r_ff <= ld_single_ecc_error_lo_r_ns @[el2_lsu_dccm_ctl.scala 193:74] - node _T_824 = bits(io.end_addr_r, 15, 0) @[el2_lsu_dccm_ctl.scala 195:49] - node _T_825 = bits(io.ld_single_ecc_error_r, 0, 0) @[el2_lsu_dccm_ctl.scala 195:90] - node _T_826 = bits(io.scan_mode, 0, 0) @[el2_lsu_dccm_ctl.scala 195:116] + lsu_rdata_m <= _T_760 @[el2_lsu_dccm_ctl.scala 174:28] + node _T_761 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 175:63] + node _T_762 = mul(UInt<4>("h08"), _T_761) @[el2_lsu_dccm_ctl.scala 175:49] + node _T_763 = dshr(lsu_rdata_m, _T_762) @[el2_lsu_dccm_ctl.scala 175:43] + io.lsu_ld_data_m <= _T_763 @[el2_lsu_dccm_ctl.scala 175:28] + node _T_764 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 176:68] + node _T_765 = mul(UInt<4>("h08"), _T_764) @[el2_lsu_dccm_ctl.scala 176:54] + node _T_766 = dshr(lsu_rdata_corr_m, _T_765) @[el2_lsu_dccm_ctl.scala 176:48] + lsu_ld_data_corr_m <= _T_766 @[el2_lsu_dccm_ctl.scala 176:28] + node _T_767 = bits(io.lsu_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 180:44] + node _T_768 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 180:77] + node _T_769 = eq(_T_767, _T_768) @[el2_lsu_dccm_ctl.scala 180:60] + node _T_770 = bits(io.end_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 180:117] + node _T_771 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 180:150] + node _T_772 = eq(_T_770, _T_771) @[el2_lsu_dccm_ctl.scala 180:133] + node _T_773 = or(_T_769, _T_772) @[el2_lsu_dccm_ctl.scala 180:101] + node _T_774 = and(_T_773, io.lsu_pkt_d.valid) @[el2_lsu_dccm_ctl.scala 180:175] + node _T_775 = and(_T_774, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 180:196] + node _T_776 = and(_T_775, io.lsu_pkt_d.bits.dma) @[el2_lsu_dccm_ctl.scala 180:222] + node _T_777 = and(_T_776, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 180:246] + node _T_778 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 181:21] + node _T_779 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 181:54] + node _T_780 = eq(_T_778, _T_779) @[el2_lsu_dccm_ctl.scala 181:37] + node _T_781 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 181:94] + node _T_782 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 181:127] + node _T_783 = eq(_T_781, _T_782) @[el2_lsu_dccm_ctl.scala 181:110] + node _T_784 = or(_T_780, _T_783) @[el2_lsu_dccm_ctl.scala 181:78] + node _T_785 = and(_T_784, io.lsu_pkt_m.valid) @[el2_lsu_dccm_ctl.scala 181:152] + node _T_786 = and(_T_785, io.lsu_pkt_m.bits.store) @[el2_lsu_dccm_ctl.scala 181:173] + node _T_787 = and(_T_786, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 181:199] + node _T_788 = and(_T_787, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 181:223] + node kill_ecc_corr_lo_r = or(_T_777, _T_788) @[el2_lsu_dccm_ctl.scala 180:267] + node _T_789 = bits(io.lsu_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 183:44] + node _T_790 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 183:77] + node _T_791 = eq(_T_789, _T_790) @[el2_lsu_dccm_ctl.scala 183:60] + node _T_792 = bits(io.end_addr_d, 15, 2) @[el2_lsu_dccm_ctl.scala 183:117] + node _T_793 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 183:150] + node _T_794 = eq(_T_792, _T_793) @[el2_lsu_dccm_ctl.scala 183:133] + node _T_795 = or(_T_791, _T_794) @[el2_lsu_dccm_ctl.scala 183:101] + node _T_796 = and(_T_795, io.lsu_pkt_d.valid) @[el2_lsu_dccm_ctl.scala 183:175] + node _T_797 = and(_T_796, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 183:196] + node _T_798 = and(_T_797, io.lsu_pkt_d.bits.dma) @[el2_lsu_dccm_ctl.scala 183:222] + node _T_799 = and(_T_798, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 183:246] + node _T_800 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 184:21] + node _T_801 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 184:54] + node _T_802 = eq(_T_800, _T_801) @[el2_lsu_dccm_ctl.scala 184:37] + node _T_803 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 184:94] + node _T_804 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 184:127] + node _T_805 = eq(_T_803, _T_804) @[el2_lsu_dccm_ctl.scala 184:110] + node _T_806 = or(_T_802, _T_805) @[el2_lsu_dccm_ctl.scala 184:78] + node _T_807 = and(_T_806, io.lsu_pkt_m.valid) @[el2_lsu_dccm_ctl.scala 184:152] + node _T_808 = and(_T_807, io.lsu_pkt_m.bits.store) @[el2_lsu_dccm_ctl.scala 184:173] + node _T_809 = and(_T_808, io.lsu_pkt_m.bits.dma) @[el2_lsu_dccm_ctl.scala 184:199] + node _T_810 = and(_T_809, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 184:223] + node kill_ecc_corr_hi_r = or(_T_799, _T_810) @[el2_lsu_dccm_ctl.scala 183:267] + node _T_811 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_lo_r) @[el2_lsu_dccm_ctl.scala 186:60] + node _T_812 = eq(io.lsu_raw_fwd_lo_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 186:89] + node ld_single_ecc_error_lo_r = and(_T_811, _T_812) @[el2_lsu_dccm_ctl.scala 186:87] + node _T_813 = and(io.lsu_pkt_r.bits.load, io.single_ecc_error_hi_r) @[el2_lsu_dccm_ctl.scala 187:60] + node _T_814 = eq(io.lsu_raw_fwd_hi_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 187:89] + node ld_single_ecc_error_hi_r = and(_T_813, _T_814) @[el2_lsu_dccm_ctl.scala 187:87] + node _T_815 = or(ld_single_ecc_error_lo_r, ld_single_ecc_error_hi_r) @[el2_lsu_dccm_ctl.scala 188:63] + node _T_816 = eq(io.lsu_double_ecc_error_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 188:93] + node _T_817 = and(_T_815, _T_816) @[el2_lsu_dccm_ctl.scala 188:91] + io.ld_single_ecc_error_r <= _T_817 @[el2_lsu_dccm_ctl.scala 188:34] + node _T_818 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_dccm_ctl.scala 189:81] + node _T_819 = and(ld_single_ecc_error_lo_r, _T_818) @[el2_lsu_dccm_ctl.scala 189:62] + node _T_820 = eq(kill_ecc_corr_lo_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 189:108] + node ld_single_ecc_error_lo_r_ns = and(_T_819, _T_820) @[el2_lsu_dccm_ctl.scala 189:106] + node _T_821 = or(io.lsu_commit_r, io.lsu_pkt_r.bits.dma) @[el2_lsu_dccm_ctl.scala 190:81] + node _T_822 = and(ld_single_ecc_error_hi_r, _T_821) @[el2_lsu_dccm_ctl.scala 190:62] + node _T_823 = eq(kill_ecc_corr_hi_r, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 190:108] + node ld_single_ecc_error_hi_r_ns = and(_T_822, _T_823) @[el2_lsu_dccm_ctl.scala 190:106] + reg lsu_double_ecc_error_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 192:74] + lsu_double_ecc_error_r_ff <= io.lsu_double_ecc_error_r @[el2_lsu_dccm_ctl.scala 192:74] + reg ld_single_ecc_error_hi_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 193:74] + ld_single_ecc_error_hi_r_ff <= ld_single_ecc_error_hi_r_ns @[el2_lsu_dccm_ctl.scala 193:74] + reg ld_single_ecc_error_lo_r_ff : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 194:74] + ld_single_ecc_error_lo_r_ff <= ld_single_ecc_error_lo_r_ns @[el2_lsu_dccm_ctl.scala 194:74] + node _T_824 = bits(io.end_addr_r, 15, 0) @[el2_lsu_dccm_ctl.scala 196:49] + node _T_825 = bits(io.ld_single_ecc_error_r, 0, 0) @[el2_lsu_dccm_ctl.scala 196:90] + node _T_826 = bits(io.scan_mode, 0, 0) @[el2_lsu_dccm_ctl.scala 196:116] inst rvclkhdr of rvclkhdr @[el2_lib.scala 508:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -1736,9 +1736,9 @@ circuit el2_lsu : rvclkhdr.io.scan_mode <= _T_826 @[el2_lib.scala 512:24] reg ld_sec_addr_hi_r_ff : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] ld_sec_addr_hi_r_ff <= _T_824 @[el2_lib.scala 514:16] - node _T_827 = bits(io.lsu_addr_r, 15, 0) @[el2_lsu_dccm_ctl.scala 196:49] - node _T_828 = bits(io.ld_single_ecc_error_r, 0, 0) @[el2_lsu_dccm_ctl.scala 196:90] - node _T_829 = bits(io.scan_mode, 0, 0) @[el2_lsu_dccm_ctl.scala 196:116] + node _T_827 = bits(io.lsu_addr_r, 15, 0) @[el2_lsu_dccm_ctl.scala 197:49] + node _T_828 = bits(io.ld_single_ecc_error_r, 0, 0) @[el2_lsu_dccm_ctl.scala 197:90] + node _T_829 = bits(io.scan_mode, 0, 0) @[el2_lsu_dccm_ctl.scala 197:116] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -1747,159 +1747,159 @@ circuit el2_lsu : rvclkhdr_1.io.scan_mode <= _T_829 @[el2_lib.scala 512:24] reg ld_sec_addr_lo_r_ff : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] ld_sec_addr_lo_r_ff <= _T_827 @[el2_lib.scala 514:16] - node _T_830 = or(io.lsu_pkt_d.bits.word, io.lsu_pkt_d.bits.dword) @[el2_lsu_dccm_ctl.scala 197:125] - node _T_831 = eq(_T_830, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 197:100] - node _T_832 = bits(io.lsu_addr_d, 1, 0) @[el2_lsu_dccm_ctl.scala 197:168] - node _T_833 = neq(_T_832, UInt<2>("h00")) @[el2_lsu_dccm_ctl.scala 197:174] - node _T_834 = or(_T_831, _T_833) @[el2_lsu_dccm_ctl.scala 197:152] - node _T_835 = and(io.lsu_pkt_d.bits.store, _T_834) @[el2_lsu_dccm_ctl.scala 197:97] - node _T_836 = or(io.lsu_pkt_d.bits.load, _T_835) @[el2_lsu_dccm_ctl.scala 197:70] - node _T_837 = and(io.lsu_pkt_d.valid, _T_836) @[el2_lsu_dccm_ctl.scala 197:44] - node lsu_dccm_rden_d = and(_T_837, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 197:191] - node _T_838 = or(ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff) @[el2_lsu_dccm_ctl.scala 200:63] - node _T_839 = eq(lsu_double_ecc_error_r_ff, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 200:96] - node _T_840 = and(_T_838, _T_839) @[el2_lsu_dccm_ctl.scala 200:94] - io.ld_single_ecc_error_r_ff <= _T_840 @[el2_lsu_dccm_ctl.scala 200:31] - node _T_841 = or(lsu_dccm_rden_d, io.dma_dccm_wen) @[el2_lsu_dccm_ctl.scala 201:75] - node _T_842 = or(_T_841, io.ld_single_ecc_error_r_ff) @[el2_lsu_dccm_ctl.scala 201:93] - node _T_843 = eq(_T_842, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 201:57] - node _T_844 = bits(io.stbuf_addr_any, 3, 2) @[el2_lsu_dccm_ctl.scala 202:44] - node _T_845 = bits(io.lsu_addr_d, 3, 2) @[el2_lsu_dccm_ctl.scala 202:112] - node _T_846 = eq(_T_844, _T_845) @[el2_lsu_dccm_ctl.scala 202:95] - node _T_847 = bits(io.stbuf_addr_any, 3, 2) @[el2_lsu_dccm_ctl.scala 203:25] - node _T_848 = bits(io.end_addr_d, 3, 2) @[el2_lsu_dccm_ctl.scala 203:93] - node _T_849 = eq(_T_847, _T_848) @[el2_lsu_dccm_ctl.scala 203:76] - node _T_850 = or(_T_846, _T_849) @[el2_lsu_dccm_ctl.scala 202:171] - node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 202:24] - node _T_852 = and(lsu_dccm_rden_d, _T_851) @[el2_lsu_dccm_ctl.scala 202:22] - node _T_853 = or(_T_843, _T_852) @[el2_lsu_dccm_ctl.scala 201:124] - node _T_854 = and(io.stbuf_reqvld_any, _T_853) @[el2_lsu_dccm_ctl.scala 201:54] - io.lsu_stbuf_commit_any <= _T_854 @[el2_lsu_dccm_ctl.scala 201:31] - node _T_855 = or(io.dma_dccm_wen, io.lsu_stbuf_commit_any) @[el2_lsu_dccm_ctl.scala 207:41] - node _T_856 = or(_T_855, io.ld_single_ecc_error_r_ff) @[el2_lsu_dccm_ctl.scala 207:67] - io.dccm_wren <= _T_856 @[el2_lsu_dccm_ctl.scala 207:22] - node _T_857 = and(lsu_dccm_rden_d, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 208:41] - io.dccm_rden <= _T_857 @[el2_lsu_dccm_ctl.scala 208:22] - node _T_858 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 210:57] - node _T_859 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 211:36] - node _T_860 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 211:62] - node _T_861 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 211:97] - node _T_862 = mux(_T_859, _T_860, _T_861) @[el2_lsu_dccm_ctl.scala 211:8] - node _T_863 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 212:25] - node _T_864 = bits(io.lsu_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 212:45] - node _T_865 = bits(io.stbuf_addr_any, 15, 0) @[el2_lsu_dccm_ctl.scala 212:78] - node _T_866 = mux(_T_863, _T_864, _T_865) @[el2_lsu_dccm_ctl.scala 212:8] - node _T_867 = mux(_T_858, _T_862, _T_866) @[el2_lsu_dccm_ctl.scala 210:28] - io.dccm_wr_addr_lo <= _T_867 @[el2_lsu_dccm_ctl.scala 210:22] - node _T_868 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 214:57] - node _T_869 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 215:36] - node _T_870 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 215:63] - node _T_871 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 215:99] - node _T_872 = mux(_T_869, _T_870, _T_871) @[el2_lsu_dccm_ctl.scala 215:8] - node _T_873 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 216:25] - node _T_874 = bits(io.end_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 216:46] - node _T_875 = bits(io.stbuf_addr_any, 15, 0) @[el2_lsu_dccm_ctl.scala 216:79] - node _T_876 = mux(_T_873, _T_874, _T_875) @[el2_lsu_dccm_ctl.scala 216:8] - node _T_877 = mux(_T_868, _T_872, _T_876) @[el2_lsu_dccm_ctl.scala 214:28] - io.dccm_wr_addr_hi <= _T_877 @[el2_lsu_dccm_ctl.scala 214:22] - node _T_878 = bits(io.lsu_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 218:38] - io.dccm_rd_addr_lo <= _T_878 @[el2_lsu_dccm_ctl.scala 218:22] - node _T_879 = bits(io.end_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 219:38] - io.dccm_rd_addr_hi <= _T_879 @[el2_lsu_dccm_ctl.scala 219:22] - node _T_880 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 221:57] - node _T_881 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 222:36] - node _T_882 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 222:70] - node _T_883 = bits(io.sec_data_lo_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 222:110] + node _T_830 = or(io.lsu_pkt_d.bits.word, io.lsu_pkt_d.bits.dword) @[el2_lsu_dccm_ctl.scala 198:125] + node _T_831 = eq(_T_830, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 198:100] + node _T_832 = bits(io.lsu_addr_d, 1, 0) @[el2_lsu_dccm_ctl.scala 198:168] + node _T_833 = neq(_T_832, UInt<2>("h00")) @[el2_lsu_dccm_ctl.scala 198:174] + node _T_834 = or(_T_831, _T_833) @[el2_lsu_dccm_ctl.scala 198:152] + node _T_835 = and(io.lsu_pkt_d.bits.store, _T_834) @[el2_lsu_dccm_ctl.scala 198:97] + node _T_836 = or(io.lsu_pkt_d.bits.load, _T_835) @[el2_lsu_dccm_ctl.scala 198:70] + node _T_837 = and(io.lsu_pkt_d.valid, _T_836) @[el2_lsu_dccm_ctl.scala 198:44] + node lsu_dccm_rden_d = and(_T_837, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 198:191] + node _T_838 = or(ld_single_ecc_error_lo_r_ff, ld_single_ecc_error_hi_r_ff) @[el2_lsu_dccm_ctl.scala 201:63] + node _T_839 = eq(lsu_double_ecc_error_r_ff, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 201:96] + node _T_840 = and(_T_838, _T_839) @[el2_lsu_dccm_ctl.scala 201:94] + io.ld_single_ecc_error_r_ff <= _T_840 @[el2_lsu_dccm_ctl.scala 201:31] + node _T_841 = or(lsu_dccm_rden_d, io.dma_dccm_wen) @[el2_lsu_dccm_ctl.scala 202:75] + node _T_842 = or(_T_841, io.ld_single_ecc_error_r_ff) @[el2_lsu_dccm_ctl.scala 202:93] + node _T_843 = eq(_T_842, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 202:57] + node _T_844 = bits(io.stbuf_addr_any, 3, 2) @[el2_lsu_dccm_ctl.scala 203:44] + node _T_845 = bits(io.lsu_addr_d, 3, 2) @[el2_lsu_dccm_ctl.scala 203:112] + node _T_846 = eq(_T_844, _T_845) @[el2_lsu_dccm_ctl.scala 203:95] + node _T_847 = bits(io.stbuf_addr_any, 3, 2) @[el2_lsu_dccm_ctl.scala 204:25] + node _T_848 = bits(io.end_addr_d, 3, 2) @[el2_lsu_dccm_ctl.scala 204:93] + node _T_849 = eq(_T_847, _T_848) @[el2_lsu_dccm_ctl.scala 204:76] + node _T_850 = or(_T_846, _T_849) @[el2_lsu_dccm_ctl.scala 203:171] + node _T_851 = eq(_T_850, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 203:24] + node _T_852 = and(lsu_dccm_rden_d, _T_851) @[el2_lsu_dccm_ctl.scala 203:22] + node _T_853 = or(_T_843, _T_852) @[el2_lsu_dccm_ctl.scala 202:124] + node _T_854 = and(io.stbuf_reqvld_any, _T_853) @[el2_lsu_dccm_ctl.scala 202:54] + io.lsu_stbuf_commit_any <= _T_854 @[el2_lsu_dccm_ctl.scala 202:31] + node _T_855 = or(io.dma_dccm_wen, io.lsu_stbuf_commit_any) @[el2_lsu_dccm_ctl.scala 208:49] + node _T_856 = or(_T_855, io.ld_single_ecc_error_r_ff) @[el2_lsu_dccm_ctl.scala 208:75] + io.lsu_mem.dccm_wren <= _T_856 @[el2_lsu_dccm_ctl.scala 208:30] + node _T_857 = and(lsu_dccm_rden_d, io.addr_in_dccm_d) @[el2_lsu_dccm_ctl.scala 209:49] + io.lsu_mem.dccm_rden <= _T_857 @[el2_lsu_dccm_ctl.scala 209:30] + node _T_858 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 211:65] + node _T_859 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 212:36] + node _T_860 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 212:62] + node _T_861 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 212:97] + node _T_862 = mux(_T_859, _T_860, _T_861) @[el2_lsu_dccm_ctl.scala 212:8] + node _T_863 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 213:25] + node _T_864 = bits(io.lsu_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 213:45] + node _T_865 = bits(io.stbuf_addr_any, 15, 0) @[el2_lsu_dccm_ctl.scala 213:78] + node _T_866 = mux(_T_863, _T_864, _T_865) @[el2_lsu_dccm_ctl.scala 213:8] + node _T_867 = mux(_T_858, _T_862, _T_866) @[el2_lsu_dccm_ctl.scala 211:36] + io.lsu_mem.dccm_wr_addr_lo <= _T_867 @[el2_lsu_dccm_ctl.scala 211:30] + node _T_868 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 215:65] + node _T_869 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 216:36] + node _T_870 = bits(ld_sec_addr_hi_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 216:63] + node _T_871 = bits(ld_sec_addr_lo_r_ff, 15, 0) @[el2_lsu_dccm_ctl.scala 216:99] + node _T_872 = mux(_T_869, _T_870, _T_871) @[el2_lsu_dccm_ctl.scala 216:8] + node _T_873 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 217:25] + node _T_874 = bits(io.end_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 217:46] + node _T_875 = bits(io.stbuf_addr_any, 15, 0) @[el2_lsu_dccm_ctl.scala 217:79] + node _T_876 = mux(_T_873, _T_874, _T_875) @[el2_lsu_dccm_ctl.scala 217:8] + node _T_877 = mux(_T_868, _T_872, _T_876) @[el2_lsu_dccm_ctl.scala 215:36] + io.lsu_mem.dccm_wr_addr_hi <= _T_877 @[el2_lsu_dccm_ctl.scala 215:30] + node _T_878 = bits(io.lsu_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 219:46] + io.lsu_mem.dccm_rd_addr_lo <= _T_878 @[el2_lsu_dccm_ctl.scala 219:30] + node _T_879 = bits(io.end_addr_d, 15, 0) @[el2_lsu_dccm_ctl.scala 220:46] + io.lsu_mem.dccm_rd_addr_hi <= _T_879 @[el2_lsu_dccm_ctl.scala 220:30] + node _T_880 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 222:65] + node _T_881 = eq(ld_single_ecc_error_lo_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 223:36] + node _T_882 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 223:70] + node _T_883 = bits(io.sec_data_lo_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 223:110] node _T_884 = cat(_T_882, _T_883) @[Cat.scala 29:58] - node _T_885 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 223:34] - node _T_886 = bits(io.sec_data_hi_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 223:74] + node _T_885 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 224:34] + node _T_886 = bits(io.sec_data_hi_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 224:74] node _T_887 = cat(_T_885, _T_886) @[Cat.scala 29:58] - node _T_888 = mux(_T_881, _T_884, _T_887) @[el2_lsu_dccm_ctl.scala 222:8] - node _T_889 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 224:25] - node _T_890 = bits(io.dma_dccm_wdata_ecc_lo, 6, 0) @[el2_lsu_dccm_ctl.scala 224:60] - node _T_891 = bits(io.dma_dccm_wdata_lo, 31, 0) @[el2_lsu_dccm_ctl.scala 224:101] + node _T_888 = mux(_T_881, _T_884, _T_887) @[el2_lsu_dccm_ctl.scala 223:8] + node _T_889 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 225:25] + node _T_890 = bits(io.dma_dccm_wdata_ecc_lo, 6, 0) @[el2_lsu_dccm_ctl.scala 225:60] + node _T_891 = bits(io.dma_dccm_wdata_lo, 31, 0) @[el2_lsu_dccm_ctl.scala 225:101] node _T_892 = cat(_T_890, _T_891) @[Cat.scala 29:58] - node _T_893 = bits(io.stbuf_ecc_any, 6, 0) @[el2_lsu_dccm_ctl.scala 225:27] - node _T_894 = bits(io.stbuf_data_any, 31, 0) @[el2_lsu_dccm_ctl.scala 225:65] + node _T_893 = bits(io.stbuf_ecc_any, 6, 0) @[el2_lsu_dccm_ctl.scala 226:27] + node _T_894 = bits(io.stbuf_data_any, 31, 0) @[el2_lsu_dccm_ctl.scala 226:65] node _T_895 = cat(_T_893, _T_894) @[Cat.scala 29:58] - node _T_896 = mux(_T_889, _T_892, _T_895) @[el2_lsu_dccm_ctl.scala 224:8] - node _T_897 = mux(_T_880, _T_888, _T_896) @[el2_lsu_dccm_ctl.scala 221:28] - io.dccm_wr_data_lo <= _T_897 @[el2_lsu_dccm_ctl.scala 221:22] - node _T_898 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 227:57] - node _T_899 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 228:36] - node _T_900 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 228:71] - node _T_901 = bits(io.sec_data_hi_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 228:111] + node _T_896 = mux(_T_889, _T_892, _T_895) @[el2_lsu_dccm_ctl.scala 225:8] + node _T_897 = mux(_T_880, _T_888, _T_896) @[el2_lsu_dccm_ctl.scala 222:36] + io.lsu_mem.dccm_wr_data_lo <= _T_897 @[el2_lsu_dccm_ctl.scala 222:30] + node _T_898 = bits(io.ld_single_ecc_error_r_ff, 0, 0) @[el2_lsu_dccm_ctl.scala 228:65] + node _T_899 = eq(ld_single_ecc_error_hi_r_ff, UInt<1>("h01")) @[el2_lsu_dccm_ctl.scala 229:36] + node _T_900 = bits(io.sec_data_ecc_hi_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 229:71] + node _T_901 = bits(io.sec_data_hi_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 229:111] node _T_902 = cat(_T_900, _T_901) @[Cat.scala 29:58] - node _T_903 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 229:34] - node _T_904 = bits(io.sec_data_lo_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 229:74] + node _T_903 = bits(io.sec_data_ecc_lo_r_ff, 6, 0) @[el2_lsu_dccm_ctl.scala 230:34] + node _T_904 = bits(io.sec_data_lo_r_ff, 31, 0) @[el2_lsu_dccm_ctl.scala 230:74] node _T_905 = cat(_T_903, _T_904) @[Cat.scala 29:58] - node _T_906 = mux(_T_899, _T_902, _T_905) @[el2_lsu_dccm_ctl.scala 228:8] - node _T_907 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 230:25] - node _T_908 = bits(io.dma_dccm_wdata_ecc_hi, 6, 0) @[el2_lsu_dccm_ctl.scala 230:61] - node _T_909 = bits(io.dma_dccm_wdata_hi, 31, 0) @[el2_lsu_dccm_ctl.scala 230:102] + node _T_906 = mux(_T_899, _T_902, _T_905) @[el2_lsu_dccm_ctl.scala 229:8] + node _T_907 = bits(io.dma_dccm_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 231:25] + node _T_908 = bits(io.dma_dccm_wdata_ecc_hi, 6, 0) @[el2_lsu_dccm_ctl.scala 231:61] + node _T_909 = bits(io.dma_dccm_wdata_hi, 31, 0) @[el2_lsu_dccm_ctl.scala 231:102] node _T_910 = cat(_T_908, _T_909) @[Cat.scala 29:58] - node _T_911 = bits(io.stbuf_ecc_any, 6, 0) @[el2_lsu_dccm_ctl.scala 231:27] - node _T_912 = bits(io.stbuf_data_any, 31, 0) @[el2_lsu_dccm_ctl.scala 231:65] + node _T_911 = bits(io.stbuf_ecc_any, 6, 0) @[el2_lsu_dccm_ctl.scala 232:27] + node _T_912 = bits(io.stbuf_data_any, 31, 0) @[el2_lsu_dccm_ctl.scala 232:65] node _T_913 = cat(_T_911, _T_912) @[Cat.scala 29:58] - node _T_914 = mux(_T_907, _T_910, _T_913) @[el2_lsu_dccm_ctl.scala 230:8] - node _T_915 = mux(_T_898, _T_906, _T_914) @[el2_lsu_dccm_ctl.scala 227:28] - io.dccm_wr_data_hi <= _T_915 @[el2_lsu_dccm_ctl.scala 227:22] + node _T_914 = mux(_T_907, _T_910, _T_913) @[el2_lsu_dccm_ctl.scala 231:8] + node _T_915 = mux(_T_898, _T_906, _T_914) @[el2_lsu_dccm_ctl.scala 228:36] + io.lsu_mem.dccm_wr_data_hi <= _T_915 @[el2_lsu_dccm_ctl.scala 228:30] node _T_916 = bits(io.lsu_pkt_m.bits.store, 0, 0) @[Bitwise.scala 72:15] node _T_917 = mux(_T_916, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_918 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[Bitwise.scala 72:15] node _T_919 = mux(_T_918, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_920 = and(_T_919, UInt<4>("h01")) @[el2_lsu_dccm_ctl.scala 234:94] + node _T_920 = and(_T_919, UInt<4>("h01")) @[el2_lsu_dccm_ctl.scala 235:94] node _T_921 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[Bitwise.scala 72:15] node _T_922 = mux(_T_921, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_923 = and(_T_922, UInt<4>("h03")) @[el2_lsu_dccm_ctl.scala 235:38] - node _T_924 = or(_T_920, _T_923) @[el2_lsu_dccm_ctl.scala 234:107] + node _T_923 = and(_T_922, UInt<4>("h03")) @[el2_lsu_dccm_ctl.scala 236:38] + node _T_924 = or(_T_920, _T_923) @[el2_lsu_dccm_ctl.scala 235:107] node _T_925 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_926 = mux(_T_925, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_927 = and(_T_926, UInt<4>("h0f")) @[el2_lsu_dccm_ctl.scala 236:38] - node _T_928 = or(_T_924, _T_927) @[el2_lsu_dccm_ctl.scala 235:51] - node store_byteen_m = and(_T_917, _T_928) @[el2_lsu_dccm_ctl.scala 234:58] + node _T_927 = and(_T_926, UInt<4>("h0f")) @[el2_lsu_dccm_ctl.scala 237:38] + node _T_928 = or(_T_924, _T_927) @[el2_lsu_dccm_ctl.scala 236:51] + node store_byteen_m = and(_T_917, _T_928) @[el2_lsu_dccm_ctl.scala 235:58] node _T_929 = bits(io.lsu_pkt_r.bits.store, 0, 0) @[Bitwise.scala 72:15] node _T_930 = mux(_T_929, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_931 = bits(io.lsu_pkt_r.bits.by, 0, 0) @[Bitwise.scala 72:15] node _T_932 = mux(_T_931, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_933 = and(_T_932, UInt<4>("h01")) @[el2_lsu_dccm_ctl.scala 238:94] + node _T_933 = and(_T_932, UInt<4>("h01")) @[el2_lsu_dccm_ctl.scala 239:94] node _T_934 = bits(io.lsu_pkt_r.bits.half, 0, 0) @[Bitwise.scala 72:15] node _T_935 = mux(_T_934, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_936 = and(_T_935, UInt<4>("h03")) @[el2_lsu_dccm_ctl.scala 239:38] - node _T_937 = or(_T_933, _T_936) @[el2_lsu_dccm_ctl.scala 238:107] + node _T_936 = and(_T_935, UInt<4>("h03")) @[el2_lsu_dccm_ctl.scala 240:38] + node _T_937 = or(_T_933, _T_936) @[el2_lsu_dccm_ctl.scala 239:107] node _T_938 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_939 = mux(_T_938, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_940 = and(_T_939, UInt<4>("h0f")) @[el2_lsu_dccm_ctl.scala 240:38] - node _T_941 = or(_T_937, _T_940) @[el2_lsu_dccm_ctl.scala 239:51] - node store_byteen_r = and(_T_930, _T_941) @[el2_lsu_dccm_ctl.scala 238:58] + node _T_940 = and(_T_939, UInt<4>("h0f")) @[el2_lsu_dccm_ctl.scala 241:38] + node _T_941 = or(_T_937, _T_940) @[el2_lsu_dccm_ctl.scala 240:51] + node store_byteen_r = and(_T_930, _T_941) @[el2_lsu_dccm_ctl.scala 239:58] wire store_byteen_ext_m : UInt<8> store_byteen_ext_m <= UInt<1>("h00") - node _T_942 = bits(store_byteen_m, 3, 0) @[el2_lsu_dccm_ctl.scala 242:39] - node _T_943 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 242:61] - node _T_944 = dshl(_T_942, _T_943) @[el2_lsu_dccm_ctl.scala 242:45] - store_byteen_ext_m <= _T_944 @[el2_lsu_dccm_ctl.scala 242:22] + node _T_942 = bits(store_byteen_m, 3, 0) @[el2_lsu_dccm_ctl.scala 243:39] + node _T_943 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 243:61] + node _T_944 = dshl(_T_942, _T_943) @[el2_lsu_dccm_ctl.scala 243:45] + store_byteen_ext_m <= _T_944 @[el2_lsu_dccm_ctl.scala 243:22] wire store_byteen_ext_r : UInt<8> store_byteen_ext_r <= UInt<1>("h00") - node _T_945 = bits(store_byteen_r, 3, 0) @[el2_lsu_dccm_ctl.scala 244:39] - node _T_946 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_dccm_ctl.scala 244:61] - node _T_947 = dshl(_T_945, _T_946) @[el2_lsu_dccm_ctl.scala 244:45] - store_byteen_ext_r <= _T_947 @[el2_lsu_dccm_ctl.scala 244:22] - node _T_948 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 247:51] - node _T_949 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 247:84] - node _T_950 = eq(_T_948, _T_949) @[el2_lsu_dccm_ctl.scala 247:67] - node dccm_wr_bypass_d_m_lo = and(_T_950, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 247:101] - node _T_951 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 248:51] - node _T_952 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 248:84] - node _T_953 = eq(_T_951, _T_952) @[el2_lsu_dccm_ctl.scala 248:67] - node dccm_wr_bypass_d_m_hi = and(_T_953, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 248:101] - node _T_954 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 250:51] - node _T_955 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 250:84] - node _T_956 = eq(_T_954, _T_955) @[el2_lsu_dccm_ctl.scala 250:67] - node dccm_wr_bypass_d_r_lo = and(_T_956, io.addr_in_dccm_r) @[el2_lsu_dccm_ctl.scala 250:101] - node _T_957 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 251:51] - node _T_958 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 251:84] - node _T_959 = eq(_T_957, _T_958) @[el2_lsu_dccm_ctl.scala 251:67] - node dccm_wr_bypass_d_r_hi = and(_T_959, io.addr_in_dccm_r) @[el2_lsu_dccm_ctl.scala 251:101] + node _T_945 = bits(store_byteen_r, 3, 0) @[el2_lsu_dccm_ctl.scala 245:39] + node _T_946 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_dccm_ctl.scala 245:61] + node _T_947 = dshl(_T_945, _T_946) @[el2_lsu_dccm_ctl.scala 245:45] + store_byteen_ext_r <= _T_947 @[el2_lsu_dccm_ctl.scala 245:22] + node _T_948 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 248:51] + node _T_949 = bits(io.lsu_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 248:84] + node _T_950 = eq(_T_948, _T_949) @[el2_lsu_dccm_ctl.scala 248:67] + node dccm_wr_bypass_d_m_lo = and(_T_950, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 248:101] + node _T_951 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 249:51] + node _T_952 = bits(io.end_addr_m, 15, 2) @[el2_lsu_dccm_ctl.scala 249:84] + node _T_953 = eq(_T_951, _T_952) @[el2_lsu_dccm_ctl.scala 249:67] + node dccm_wr_bypass_d_m_hi = and(_T_953, io.addr_in_dccm_m) @[el2_lsu_dccm_ctl.scala 249:101] + node _T_954 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 251:51] + node _T_955 = bits(io.lsu_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 251:84] + node _T_956 = eq(_T_954, _T_955) @[el2_lsu_dccm_ctl.scala 251:67] + node dccm_wr_bypass_d_r_lo = and(_T_956, io.addr_in_dccm_r) @[el2_lsu_dccm_ctl.scala 251:101] + node _T_957 = bits(io.stbuf_addr_any, 15, 2) @[el2_lsu_dccm_ctl.scala 252:51] + node _T_958 = bits(io.end_addr_r, 15, 2) @[el2_lsu_dccm_ctl.scala 252:84] + node _T_959 = eq(_T_957, _T_958) @[el2_lsu_dccm_ctl.scala 252:67] + node dccm_wr_bypass_d_r_hi = and(_T_959, io.addr_in_dccm_r) @[el2_lsu_dccm_ctl.scala 252:101] wire dccm_wr_bypass_d_m_hi_Q : UInt<1> dccm_wr_bypass_d_m_hi_Q <= UInt<1>("h00") wire dccm_wr_bypass_d_m_lo_Q : UInt<1> @@ -1921,25 +1921,25 @@ circuit el2_lsu : wire store_data_lo_m : UInt<32> store_data_lo_m <= UInt<32>("h00") node _T_960 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_961 = bits(io.store_data_m, 31, 0) @[el2_lsu_dccm_ctl.scala 280:64] + node _T_961 = bits(io.store_data_m, 31, 0) @[el2_lsu_dccm_ctl.scala 281:64] node _T_962 = cat(_T_960, _T_961) @[Cat.scala 29:58] - node _T_963 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 280:92] - node _T_964 = mul(UInt<4>("h08"), _T_963) @[el2_lsu_dccm_ctl.scala 280:78] - node _T_965 = dshl(_T_962, _T_964) @[el2_lsu_dccm_ctl.scala 280:72] - store_data_pre_m <= _T_965 @[el2_lsu_dccm_ctl.scala 280:29] - node _T_966 = bits(store_data_pre_m, 63, 32) @[el2_lsu_dccm_ctl.scala 281:48] - store_data_hi_m <= _T_966 @[el2_lsu_dccm_ctl.scala 281:29] - node _T_967 = bits(store_data_pre_m, 31, 0) @[el2_lsu_dccm_ctl.scala 282:48] - store_data_lo_m <= _T_967 @[el2_lsu_dccm_ctl.scala 282:29] - node _T_968 = bits(store_byteen_ext_m, 0, 0) @[el2_lsu_dccm_ctl.scala 283:139] - node _T_969 = bits(_T_968, 0, 0) @[el2_lsu_dccm_ctl.scala 283:143] - node _T_970 = bits(store_data_lo_m, 7, 0) @[el2_lsu_dccm_ctl.scala 283:167] - node _T_971 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 283:211] - node _T_972 = bits(_T_971, 0, 0) @[el2_lsu_dccm_ctl.scala 283:237] - node _T_973 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 283:262] - node _T_974 = bits(io.sec_data_lo_m, 7, 0) @[el2_lsu_dccm_ctl.scala 283:292] - node _T_975 = mux(_T_972, _T_973, _T_974) @[el2_lsu_dccm_ctl.scala 283:185] - node _T_976 = mux(_T_969, _T_970, _T_975) @[el2_lsu_dccm_ctl.scala 283:120] + node _T_963 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_dccm_ctl.scala 281:92] + node _T_964 = mul(UInt<4>("h08"), _T_963) @[el2_lsu_dccm_ctl.scala 281:78] + node _T_965 = dshl(_T_962, _T_964) @[el2_lsu_dccm_ctl.scala 281:72] + store_data_pre_m <= _T_965 @[el2_lsu_dccm_ctl.scala 281:29] + node _T_966 = bits(store_data_pre_m, 63, 32) @[el2_lsu_dccm_ctl.scala 282:48] + store_data_hi_m <= _T_966 @[el2_lsu_dccm_ctl.scala 282:29] + node _T_967 = bits(store_data_pre_m, 31, 0) @[el2_lsu_dccm_ctl.scala 283:48] + store_data_lo_m <= _T_967 @[el2_lsu_dccm_ctl.scala 283:29] + node _T_968 = bits(store_byteen_ext_m, 0, 0) @[el2_lsu_dccm_ctl.scala 284:139] + node _T_969 = bits(_T_968, 0, 0) @[el2_lsu_dccm_ctl.scala 284:143] + node _T_970 = bits(store_data_lo_m, 7, 0) @[el2_lsu_dccm_ctl.scala 284:167] + node _T_971 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 284:211] + node _T_972 = bits(_T_971, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] + node _T_973 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 284:262] + node _T_974 = bits(io.sec_data_lo_m, 7, 0) @[el2_lsu_dccm_ctl.scala 284:292] + node _T_975 = mux(_T_972, _T_973, _T_974) @[el2_lsu_dccm_ctl.scala 284:185] + node _T_976 = mux(_T_969, _T_970, _T_975) @[el2_lsu_dccm_ctl.scala 284:120] node _T_977 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_978 = xor(UInt<8>("h0ff"), _T_977) @[Bitwise.scala 102:21] node _T_979 = shr(_T_976, 4) @[Bitwise.scala 103:21] @@ -1969,15 +1969,15 @@ circuit el2_lsu : node _T_1003 = not(_T_998) @[Bitwise.scala 103:77] node _T_1004 = and(_T_1002, _T_1003) @[Bitwise.scala 103:75] node _T_1005 = or(_T_1000, _T_1004) @[Bitwise.scala 103:39] - node _T_1006 = bits(store_byteen_ext_m, 1, 1) @[el2_lsu_dccm_ctl.scala 283:139] - node _T_1007 = bits(_T_1006, 0, 0) @[el2_lsu_dccm_ctl.scala 283:143] - node _T_1008 = bits(store_data_lo_m, 15, 8) @[el2_lsu_dccm_ctl.scala 283:167] - node _T_1009 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 283:211] - node _T_1010 = bits(_T_1009, 0, 0) @[el2_lsu_dccm_ctl.scala 283:237] - node _T_1011 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 283:262] - node _T_1012 = bits(io.sec_data_lo_m, 15, 8) @[el2_lsu_dccm_ctl.scala 283:292] - node _T_1013 = mux(_T_1010, _T_1011, _T_1012) @[el2_lsu_dccm_ctl.scala 283:185] - node _T_1014 = mux(_T_1007, _T_1008, _T_1013) @[el2_lsu_dccm_ctl.scala 283:120] + node _T_1006 = bits(store_byteen_ext_m, 1, 1) @[el2_lsu_dccm_ctl.scala 284:139] + node _T_1007 = bits(_T_1006, 0, 0) @[el2_lsu_dccm_ctl.scala 284:143] + node _T_1008 = bits(store_data_lo_m, 15, 8) @[el2_lsu_dccm_ctl.scala 284:167] + node _T_1009 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 284:211] + node _T_1010 = bits(_T_1009, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] + node _T_1011 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 284:262] + node _T_1012 = bits(io.sec_data_lo_m, 15, 8) @[el2_lsu_dccm_ctl.scala 284:292] + node _T_1013 = mux(_T_1010, _T_1011, _T_1012) @[el2_lsu_dccm_ctl.scala 284:185] + node _T_1014 = mux(_T_1007, _T_1008, _T_1013) @[el2_lsu_dccm_ctl.scala 284:120] node _T_1015 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1016 = xor(UInt<8>("h0ff"), _T_1015) @[Bitwise.scala 102:21] node _T_1017 = shr(_T_1014, 4) @[Bitwise.scala 103:21] @@ -2007,15 +2007,15 @@ circuit el2_lsu : node _T_1041 = not(_T_1036) @[Bitwise.scala 103:77] node _T_1042 = and(_T_1040, _T_1041) @[Bitwise.scala 103:75] node _T_1043 = or(_T_1038, _T_1042) @[Bitwise.scala 103:39] - node _T_1044 = bits(store_byteen_ext_m, 2, 2) @[el2_lsu_dccm_ctl.scala 283:139] - node _T_1045 = bits(_T_1044, 0, 0) @[el2_lsu_dccm_ctl.scala 283:143] - node _T_1046 = bits(store_data_lo_m, 23, 16) @[el2_lsu_dccm_ctl.scala 283:167] - node _T_1047 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 283:211] - node _T_1048 = bits(_T_1047, 0, 0) @[el2_lsu_dccm_ctl.scala 283:237] - node _T_1049 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 283:262] - node _T_1050 = bits(io.sec_data_lo_m, 23, 16) @[el2_lsu_dccm_ctl.scala 283:292] - node _T_1051 = mux(_T_1048, _T_1049, _T_1050) @[el2_lsu_dccm_ctl.scala 283:185] - node _T_1052 = mux(_T_1045, _T_1046, _T_1051) @[el2_lsu_dccm_ctl.scala 283:120] + node _T_1044 = bits(store_byteen_ext_m, 2, 2) @[el2_lsu_dccm_ctl.scala 284:139] + node _T_1045 = bits(_T_1044, 0, 0) @[el2_lsu_dccm_ctl.scala 284:143] + node _T_1046 = bits(store_data_lo_m, 23, 16) @[el2_lsu_dccm_ctl.scala 284:167] + node _T_1047 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 284:211] + node _T_1048 = bits(_T_1047, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] + node _T_1049 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 284:262] + node _T_1050 = bits(io.sec_data_lo_m, 23, 16) @[el2_lsu_dccm_ctl.scala 284:292] + node _T_1051 = mux(_T_1048, _T_1049, _T_1050) @[el2_lsu_dccm_ctl.scala 284:185] + node _T_1052 = mux(_T_1045, _T_1046, _T_1051) @[el2_lsu_dccm_ctl.scala 284:120] node _T_1053 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1054 = xor(UInt<8>("h0ff"), _T_1053) @[Bitwise.scala 102:21] node _T_1055 = shr(_T_1052, 4) @[Bitwise.scala 103:21] @@ -2045,15 +2045,15 @@ circuit el2_lsu : node _T_1079 = not(_T_1074) @[Bitwise.scala 103:77] node _T_1080 = and(_T_1078, _T_1079) @[Bitwise.scala 103:75] node _T_1081 = or(_T_1076, _T_1080) @[Bitwise.scala 103:39] - node _T_1082 = bits(store_byteen_ext_m, 3, 3) @[el2_lsu_dccm_ctl.scala 283:139] - node _T_1083 = bits(_T_1082, 0, 0) @[el2_lsu_dccm_ctl.scala 283:143] - node _T_1084 = bits(store_data_lo_m, 31, 24) @[el2_lsu_dccm_ctl.scala 283:167] - node _T_1085 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 283:211] - node _T_1086 = bits(_T_1085, 0, 0) @[el2_lsu_dccm_ctl.scala 283:237] - node _T_1087 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 283:262] - node _T_1088 = bits(io.sec_data_lo_m, 31, 24) @[el2_lsu_dccm_ctl.scala 283:292] - node _T_1089 = mux(_T_1086, _T_1087, _T_1088) @[el2_lsu_dccm_ctl.scala 283:185] - node _T_1090 = mux(_T_1083, _T_1084, _T_1089) @[el2_lsu_dccm_ctl.scala 283:120] + node _T_1082 = bits(store_byteen_ext_m, 3, 3) @[el2_lsu_dccm_ctl.scala 284:139] + node _T_1083 = bits(_T_1082, 0, 0) @[el2_lsu_dccm_ctl.scala 284:143] + node _T_1084 = bits(store_data_lo_m, 31, 24) @[el2_lsu_dccm_ctl.scala 284:167] + node _T_1085 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_lo) @[el2_lsu_dccm_ctl.scala 284:211] + node _T_1086 = bits(_T_1085, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] + node _T_1087 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 284:262] + node _T_1088 = bits(io.sec_data_lo_m, 31, 24) @[el2_lsu_dccm_ctl.scala 284:292] + node _T_1089 = mux(_T_1086, _T_1087, _T_1088) @[el2_lsu_dccm_ctl.scala 284:185] + node _T_1090 = mux(_T_1083, _T_1084, _T_1089) @[el2_lsu_dccm_ctl.scala 284:120] node _T_1091 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1092 = xor(UInt<8>("h0ff"), _T_1091) @[Bitwise.scala 102:21] node _T_1093 = shr(_T_1090, 4) @[Bitwise.scala 103:21] @@ -2083,11 +2083,11 @@ circuit el2_lsu : node _T_1117 = not(_T_1112) @[Bitwise.scala 103:77] node _T_1118 = and(_T_1116, _T_1117) @[Bitwise.scala 103:75] node _T_1119 = or(_T_1114, _T_1118) @[Bitwise.scala 103:39] - wire _T_1120 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 283:104] - _T_1120[0] <= _T_1005 @[el2_lsu_dccm_ctl.scala 283:104] - _T_1120[1] <= _T_1043 @[el2_lsu_dccm_ctl.scala 283:104] - _T_1120[2] <= _T_1081 @[el2_lsu_dccm_ctl.scala 283:104] - _T_1120[3] <= _T_1119 @[el2_lsu_dccm_ctl.scala 283:104] + wire _T_1120 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 284:104] + _T_1120[0] <= _T_1005 @[el2_lsu_dccm_ctl.scala 284:104] + _T_1120[1] <= _T_1043 @[el2_lsu_dccm_ctl.scala 284:104] + _T_1120[2] <= _T_1081 @[el2_lsu_dccm_ctl.scala 284:104] + _T_1120[3] <= _T_1119 @[el2_lsu_dccm_ctl.scala 284:104] node _T_1121 = cat(_T_1120[2], _T_1120[3]) @[Cat.scala 29:58] node _T_1122 = cat(_T_1120[0], _T_1120[1]) @[Cat.scala 29:58] node _T_1123 = cat(_T_1122, _T_1121) @[Cat.scala 29:58] @@ -2140,18 +2140,18 @@ circuit el2_lsu : node _T_1170 = not(_T_1165) @[Bitwise.scala 103:77] node _T_1171 = and(_T_1169, _T_1170) @[Bitwise.scala 103:75] node _T_1172 = or(_T_1167, _T_1171) @[Bitwise.scala 103:39] - reg _T_1173 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 283:72] - _T_1173 <= _T_1172 @[el2_lsu_dccm_ctl.scala 283:72] - io.store_data_lo_r <= _T_1173 @[el2_lsu_dccm_ctl.scala 283:29] - node _T_1174 = bits(store_byteen_ext_m, 4, 4) @[el2_lsu_dccm_ctl.scala 284:139] - node _T_1175 = bits(_T_1174, 0, 0) @[el2_lsu_dccm_ctl.scala 284:145] - node _T_1176 = bits(store_data_hi_m, 7, 0) @[el2_lsu_dccm_ctl.scala 284:167] - node _T_1177 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 284:211] - node _T_1178 = bits(_T_1177, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] - node _T_1179 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 284:262] - node _T_1180 = bits(io.sec_data_hi_m, 7, 0) @[el2_lsu_dccm_ctl.scala 284:292] - node _T_1181 = mux(_T_1178, _T_1179, _T_1180) @[el2_lsu_dccm_ctl.scala 284:185] - node _T_1182 = mux(_T_1175, _T_1176, _T_1181) @[el2_lsu_dccm_ctl.scala 284:120] + reg _T_1173 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 284:72] + _T_1173 <= _T_1172 @[el2_lsu_dccm_ctl.scala 284:72] + io.store_data_lo_r <= _T_1173 @[el2_lsu_dccm_ctl.scala 284:29] + node _T_1174 = bits(store_byteen_ext_m, 4, 4) @[el2_lsu_dccm_ctl.scala 285:139] + node _T_1175 = bits(_T_1174, 0, 0) @[el2_lsu_dccm_ctl.scala 285:145] + node _T_1176 = bits(store_data_hi_m, 7, 0) @[el2_lsu_dccm_ctl.scala 285:167] + node _T_1177 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 285:211] + node _T_1178 = bits(_T_1177, 0, 0) @[el2_lsu_dccm_ctl.scala 285:237] + node _T_1179 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 285:262] + node _T_1180 = bits(io.sec_data_hi_m, 7, 0) @[el2_lsu_dccm_ctl.scala 285:292] + node _T_1181 = mux(_T_1178, _T_1179, _T_1180) @[el2_lsu_dccm_ctl.scala 285:185] + node _T_1182 = mux(_T_1175, _T_1176, _T_1181) @[el2_lsu_dccm_ctl.scala 285:120] node _T_1183 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1184 = xor(UInt<8>("h0ff"), _T_1183) @[Bitwise.scala 102:21] node _T_1185 = shr(_T_1182, 4) @[Bitwise.scala 103:21] @@ -2181,15 +2181,15 @@ circuit el2_lsu : node _T_1209 = not(_T_1204) @[Bitwise.scala 103:77] node _T_1210 = and(_T_1208, _T_1209) @[Bitwise.scala 103:75] node _T_1211 = or(_T_1206, _T_1210) @[Bitwise.scala 103:39] - node _T_1212 = bits(store_byteen_ext_m, 5, 5) @[el2_lsu_dccm_ctl.scala 284:139] - node _T_1213 = bits(_T_1212, 0, 0) @[el2_lsu_dccm_ctl.scala 284:145] - node _T_1214 = bits(store_data_hi_m, 15, 8) @[el2_lsu_dccm_ctl.scala 284:167] - node _T_1215 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 284:211] - node _T_1216 = bits(_T_1215, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] - node _T_1217 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 284:262] - node _T_1218 = bits(io.sec_data_hi_m, 15, 8) @[el2_lsu_dccm_ctl.scala 284:292] - node _T_1219 = mux(_T_1216, _T_1217, _T_1218) @[el2_lsu_dccm_ctl.scala 284:185] - node _T_1220 = mux(_T_1213, _T_1214, _T_1219) @[el2_lsu_dccm_ctl.scala 284:120] + node _T_1212 = bits(store_byteen_ext_m, 5, 5) @[el2_lsu_dccm_ctl.scala 285:139] + node _T_1213 = bits(_T_1212, 0, 0) @[el2_lsu_dccm_ctl.scala 285:145] + node _T_1214 = bits(store_data_hi_m, 15, 8) @[el2_lsu_dccm_ctl.scala 285:167] + node _T_1215 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 285:211] + node _T_1216 = bits(_T_1215, 0, 0) @[el2_lsu_dccm_ctl.scala 285:237] + node _T_1217 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 285:262] + node _T_1218 = bits(io.sec_data_hi_m, 15, 8) @[el2_lsu_dccm_ctl.scala 285:292] + node _T_1219 = mux(_T_1216, _T_1217, _T_1218) @[el2_lsu_dccm_ctl.scala 285:185] + node _T_1220 = mux(_T_1213, _T_1214, _T_1219) @[el2_lsu_dccm_ctl.scala 285:120] node _T_1221 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1222 = xor(UInt<8>("h0ff"), _T_1221) @[Bitwise.scala 102:21] node _T_1223 = shr(_T_1220, 4) @[Bitwise.scala 103:21] @@ -2219,15 +2219,15 @@ circuit el2_lsu : node _T_1247 = not(_T_1242) @[Bitwise.scala 103:77] node _T_1248 = and(_T_1246, _T_1247) @[Bitwise.scala 103:75] node _T_1249 = or(_T_1244, _T_1248) @[Bitwise.scala 103:39] - node _T_1250 = bits(store_byteen_ext_m, 6, 6) @[el2_lsu_dccm_ctl.scala 284:139] - node _T_1251 = bits(_T_1250, 0, 0) @[el2_lsu_dccm_ctl.scala 284:145] - node _T_1252 = bits(store_data_hi_m, 23, 16) @[el2_lsu_dccm_ctl.scala 284:167] - node _T_1253 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 284:211] - node _T_1254 = bits(_T_1253, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] - node _T_1255 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 284:262] - node _T_1256 = bits(io.sec_data_hi_m, 23, 16) @[el2_lsu_dccm_ctl.scala 284:292] - node _T_1257 = mux(_T_1254, _T_1255, _T_1256) @[el2_lsu_dccm_ctl.scala 284:185] - node _T_1258 = mux(_T_1251, _T_1252, _T_1257) @[el2_lsu_dccm_ctl.scala 284:120] + node _T_1250 = bits(store_byteen_ext_m, 6, 6) @[el2_lsu_dccm_ctl.scala 285:139] + node _T_1251 = bits(_T_1250, 0, 0) @[el2_lsu_dccm_ctl.scala 285:145] + node _T_1252 = bits(store_data_hi_m, 23, 16) @[el2_lsu_dccm_ctl.scala 285:167] + node _T_1253 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 285:211] + node _T_1254 = bits(_T_1253, 0, 0) @[el2_lsu_dccm_ctl.scala 285:237] + node _T_1255 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 285:262] + node _T_1256 = bits(io.sec_data_hi_m, 23, 16) @[el2_lsu_dccm_ctl.scala 285:292] + node _T_1257 = mux(_T_1254, _T_1255, _T_1256) @[el2_lsu_dccm_ctl.scala 285:185] + node _T_1258 = mux(_T_1251, _T_1252, _T_1257) @[el2_lsu_dccm_ctl.scala 285:120] node _T_1259 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1260 = xor(UInt<8>("h0ff"), _T_1259) @[Bitwise.scala 102:21] node _T_1261 = shr(_T_1258, 4) @[Bitwise.scala 103:21] @@ -2257,15 +2257,15 @@ circuit el2_lsu : node _T_1285 = not(_T_1280) @[Bitwise.scala 103:77] node _T_1286 = and(_T_1284, _T_1285) @[Bitwise.scala 103:75] node _T_1287 = or(_T_1282, _T_1286) @[Bitwise.scala 103:39] - node _T_1288 = bits(store_byteen_ext_m, 7, 7) @[el2_lsu_dccm_ctl.scala 284:139] - node _T_1289 = bits(_T_1288, 0, 0) @[el2_lsu_dccm_ctl.scala 284:145] - node _T_1290 = bits(store_data_hi_m, 31, 24) @[el2_lsu_dccm_ctl.scala 284:167] - node _T_1291 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 284:211] - node _T_1292 = bits(_T_1291, 0, 0) @[el2_lsu_dccm_ctl.scala 284:237] - node _T_1293 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 284:262] - node _T_1294 = bits(io.sec_data_hi_m, 31, 24) @[el2_lsu_dccm_ctl.scala 284:292] - node _T_1295 = mux(_T_1292, _T_1293, _T_1294) @[el2_lsu_dccm_ctl.scala 284:185] - node _T_1296 = mux(_T_1289, _T_1290, _T_1295) @[el2_lsu_dccm_ctl.scala 284:120] + node _T_1288 = bits(store_byteen_ext_m, 7, 7) @[el2_lsu_dccm_ctl.scala 285:139] + node _T_1289 = bits(_T_1288, 0, 0) @[el2_lsu_dccm_ctl.scala 285:145] + node _T_1290 = bits(store_data_hi_m, 31, 24) @[el2_lsu_dccm_ctl.scala 285:167] + node _T_1291 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_m_hi) @[el2_lsu_dccm_ctl.scala 285:211] + node _T_1292 = bits(_T_1291, 0, 0) @[el2_lsu_dccm_ctl.scala 285:237] + node _T_1293 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 285:262] + node _T_1294 = bits(io.sec_data_hi_m, 31, 24) @[el2_lsu_dccm_ctl.scala 285:292] + node _T_1295 = mux(_T_1292, _T_1293, _T_1294) @[el2_lsu_dccm_ctl.scala 285:185] + node _T_1296 = mux(_T_1289, _T_1290, _T_1295) @[el2_lsu_dccm_ctl.scala 285:120] node _T_1297 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1298 = xor(UInt<8>("h0ff"), _T_1297) @[Bitwise.scala 102:21] node _T_1299 = shr(_T_1296, 4) @[Bitwise.scala 103:21] @@ -2295,11 +2295,11 @@ circuit el2_lsu : node _T_1323 = not(_T_1318) @[Bitwise.scala 103:77] node _T_1324 = and(_T_1322, _T_1323) @[Bitwise.scala 103:75] node _T_1325 = or(_T_1320, _T_1324) @[Bitwise.scala 103:39] - wire _T_1326 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 284:104] - _T_1326[0] <= _T_1211 @[el2_lsu_dccm_ctl.scala 284:104] - _T_1326[1] <= _T_1249 @[el2_lsu_dccm_ctl.scala 284:104] - _T_1326[2] <= _T_1287 @[el2_lsu_dccm_ctl.scala 284:104] - _T_1326[3] <= _T_1325 @[el2_lsu_dccm_ctl.scala 284:104] + wire _T_1326 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 285:104] + _T_1326[0] <= _T_1211 @[el2_lsu_dccm_ctl.scala 285:104] + _T_1326[1] <= _T_1249 @[el2_lsu_dccm_ctl.scala 285:104] + _T_1326[2] <= _T_1287 @[el2_lsu_dccm_ctl.scala 285:104] + _T_1326[3] <= _T_1325 @[el2_lsu_dccm_ctl.scala 285:104] node _T_1327 = cat(_T_1326[2], _T_1326[3]) @[Cat.scala 29:58] node _T_1328 = cat(_T_1326[0], _T_1326[1]) @[Cat.scala 29:58] node _T_1329 = cat(_T_1328, _T_1327) @[Cat.scala 29:58] @@ -2352,17 +2352,17 @@ circuit el2_lsu : node _T_1376 = not(_T_1371) @[Bitwise.scala 103:77] node _T_1377 = and(_T_1375, _T_1376) @[Bitwise.scala 103:75] node _T_1378 = or(_T_1373, _T_1377) @[Bitwise.scala 103:39] - reg _T_1379 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 284:72] - _T_1379 <= _T_1378 @[el2_lsu_dccm_ctl.scala 284:72] - io.store_data_hi_r <= _T_1379 @[el2_lsu_dccm_ctl.scala 284:29] - node _T_1380 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 285:105] - node _T_1381 = bits(store_byteen_ext_r, 0, 0) @[el2_lsu_dccm_ctl.scala 285:150] - node _T_1382 = eq(_T_1381, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 285:131] - node _T_1383 = and(_T_1380, _T_1382) @[el2_lsu_dccm_ctl.scala 285:129] - node _T_1384 = bits(_T_1383, 0, 0) @[el2_lsu_dccm_ctl.scala 285:155] - node _T_1385 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 285:179] - node _T_1386 = bits(io.store_data_lo_r, 7, 0) @[el2_lsu_dccm_ctl.scala 285:211] - node _T_1387 = mux(_T_1384, _T_1385, _T_1386) @[el2_lsu_dccm_ctl.scala 285:79] + reg _T_1379 : UInt, io.lsu_store_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 285:72] + _T_1379 <= _T_1378 @[el2_lsu_dccm_ctl.scala 285:72] + io.store_data_hi_r <= _T_1379 @[el2_lsu_dccm_ctl.scala 285:29] + node _T_1380 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 286:105] + node _T_1381 = bits(store_byteen_ext_r, 0, 0) @[el2_lsu_dccm_ctl.scala 286:150] + node _T_1382 = eq(_T_1381, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] + node _T_1383 = and(_T_1380, _T_1382) @[el2_lsu_dccm_ctl.scala 286:129] + node _T_1384 = bits(_T_1383, 0, 0) @[el2_lsu_dccm_ctl.scala 286:155] + node _T_1385 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 286:179] + node _T_1386 = bits(io.store_data_lo_r, 7, 0) @[el2_lsu_dccm_ctl.scala 286:211] + node _T_1387 = mux(_T_1384, _T_1385, _T_1386) @[el2_lsu_dccm_ctl.scala 286:79] node _T_1388 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1389 = xor(UInt<8>("h0ff"), _T_1388) @[Bitwise.scala 102:21] node _T_1390 = shr(_T_1387, 4) @[Bitwise.scala 103:21] @@ -2392,14 +2392,14 @@ circuit el2_lsu : node _T_1414 = not(_T_1409) @[Bitwise.scala 103:77] node _T_1415 = and(_T_1413, _T_1414) @[Bitwise.scala 103:75] node _T_1416 = or(_T_1411, _T_1415) @[Bitwise.scala 103:39] - node _T_1417 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 285:105] - node _T_1418 = bits(store_byteen_ext_r, 1, 1) @[el2_lsu_dccm_ctl.scala 285:150] - node _T_1419 = eq(_T_1418, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 285:131] - node _T_1420 = and(_T_1417, _T_1419) @[el2_lsu_dccm_ctl.scala 285:129] - node _T_1421 = bits(_T_1420, 0, 0) @[el2_lsu_dccm_ctl.scala 285:155] - node _T_1422 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 285:179] - node _T_1423 = bits(io.store_data_lo_r, 15, 8) @[el2_lsu_dccm_ctl.scala 285:211] - node _T_1424 = mux(_T_1421, _T_1422, _T_1423) @[el2_lsu_dccm_ctl.scala 285:79] + node _T_1417 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 286:105] + node _T_1418 = bits(store_byteen_ext_r, 1, 1) @[el2_lsu_dccm_ctl.scala 286:150] + node _T_1419 = eq(_T_1418, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] + node _T_1420 = and(_T_1417, _T_1419) @[el2_lsu_dccm_ctl.scala 286:129] + node _T_1421 = bits(_T_1420, 0, 0) @[el2_lsu_dccm_ctl.scala 286:155] + node _T_1422 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 286:179] + node _T_1423 = bits(io.store_data_lo_r, 15, 8) @[el2_lsu_dccm_ctl.scala 286:211] + node _T_1424 = mux(_T_1421, _T_1422, _T_1423) @[el2_lsu_dccm_ctl.scala 286:79] node _T_1425 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1426 = xor(UInt<8>("h0ff"), _T_1425) @[Bitwise.scala 102:21] node _T_1427 = shr(_T_1424, 4) @[Bitwise.scala 103:21] @@ -2429,14 +2429,14 @@ circuit el2_lsu : node _T_1451 = not(_T_1446) @[Bitwise.scala 103:77] node _T_1452 = and(_T_1450, _T_1451) @[Bitwise.scala 103:75] node _T_1453 = or(_T_1448, _T_1452) @[Bitwise.scala 103:39] - node _T_1454 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 285:105] - node _T_1455 = bits(store_byteen_ext_r, 2, 2) @[el2_lsu_dccm_ctl.scala 285:150] - node _T_1456 = eq(_T_1455, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 285:131] - node _T_1457 = and(_T_1454, _T_1456) @[el2_lsu_dccm_ctl.scala 285:129] - node _T_1458 = bits(_T_1457, 0, 0) @[el2_lsu_dccm_ctl.scala 285:155] - node _T_1459 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 285:179] - node _T_1460 = bits(io.store_data_lo_r, 23, 16) @[el2_lsu_dccm_ctl.scala 285:211] - node _T_1461 = mux(_T_1458, _T_1459, _T_1460) @[el2_lsu_dccm_ctl.scala 285:79] + node _T_1454 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 286:105] + node _T_1455 = bits(store_byteen_ext_r, 2, 2) @[el2_lsu_dccm_ctl.scala 286:150] + node _T_1456 = eq(_T_1455, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] + node _T_1457 = and(_T_1454, _T_1456) @[el2_lsu_dccm_ctl.scala 286:129] + node _T_1458 = bits(_T_1457, 0, 0) @[el2_lsu_dccm_ctl.scala 286:155] + node _T_1459 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 286:179] + node _T_1460 = bits(io.store_data_lo_r, 23, 16) @[el2_lsu_dccm_ctl.scala 286:211] + node _T_1461 = mux(_T_1458, _T_1459, _T_1460) @[el2_lsu_dccm_ctl.scala 286:79] node _T_1462 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1463 = xor(UInt<8>("h0ff"), _T_1462) @[Bitwise.scala 102:21] node _T_1464 = shr(_T_1461, 4) @[Bitwise.scala 103:21] @@ -2466,14 +2466,14 @@ circuit el2_lsu : node _T_1488 = not(_T_1483) @[Bitwise.scala 103:77] node _T_1489 = and(_T_1487, _T_1488) @[Bitwise.scala 103:75] node _T_1490 = or(_T_1485, _T_1489) @[Bitwise.scala 103:39] - node _T_1491 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 285:105] - node _T_1492 = bits(store_byteen_ext_r, 3, 3) @[el2_lsu_dccm_ctl.scala 285:150] - node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 285:131] - node _T_1494 = and(_T_1491, _T_1493) @[el2_lsu_dccm_ctl.scala 285:129] - node _T_1495 = bits(_T_1494, 0, 0) @[el2_lsu_dccm_ctl.scala 285:155] - node _T_1496 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 285:179] - node _T_1497 = bits(io.store_data_lo_r, 31, 24) @[el2_lsu_dccm_ctl.scala 285:211] - node _T_1498 = mux(_T_1495, _T_1496, _T_1497) @[el2_lsu_dccm_ctl.scala 285:79] + node _T_1491 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_lo) @[el2_lsu_dccm_ctl.scala 286:105] + node _T_1492 = bits(store_byteen_ext_r, 3, 3) @[el2_lsu_dccm_ctl.scala 286:150] + node _T_1493 = eq(_T_1492, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] + node _T_1494 = and(_T_1491, _T_1493) @[el2_lsu_dccm_ctl.scala 286:129] + node _T_1495 = bits(_T_1494, 0, 0) @[el2_lsu_dccm_ctl.scala 286:155] + node _T_1496 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 286:179] + node _T_1497 = bits(io.store_data_lo_r, 31, 24) @[el2_lsu_dccm_ctl.scala 286:211] + node _T_1498 = mux(_T_1495, _T_1496, _T_1497) @[el2_lsu_dccm_ctl.scala 286:79] node _T_1499 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1500 = xor(UInt<8>("h0ff"), _T_1499) @[Bitwise.scala 102:21] node _T_1501 = shr(_T_1498, 4) @[Bitwise.scala 103:21] @@ -2503,11 +2503,11 @@ circuit el2_lsu : node _T_1525 = not(_T_1520) @[Bitwise.scala 103:77] node _T_1526 = and(_T_1524, _T_1525) @[Bitwise.scala 103:75] node _T_1527 = or(_T_1522, _T_1526) @[Bitwise.scala 103:39] - wire _T_1528 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 285:63] - _T_1528[0] <= _T_1416 @[el2_lsu_dccm_ctl.scala 285:63] - _T_1528[1] <= _T_1453 @[el2_lsu_dccm_ctl.scala 285:63] - _T_1528[2] <= _T_1490 @[el2_lsu_dccm_ctl.scala 285:63] - _T_1528[3] <= _T_1527 @[el2_lsu_dccm_ctl.scala 285:63] + wire _T_1528 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 286:63] + _T_1528[0] <= _T_1416 @[el2_lsu_dccm_ctl.scala 286:63] + _T_1528[1] <= _T_1453 @[el2_lsu_dccm_ctl.scala 286:63] + _T_1528[2] <= _T_1490 @[el2_lsu_dccm_ctl.scala 286:63] + _T_1528[3] <= _T_1527 @[el2_lsu_dccm_ctl.scala 286:63] node _T_1529 = cat(_T_1528[2], _T_1528[3]) @[Cat.scala 29:58] node _T_1530 = cat(_T_1528[0], _T_1528[1]) @[Cat.scala 29:58] node _T_1531 = cat(_T_1530, _T_1529) @[Cat.scala 29:58] @@ -2560,15 +2560,15 @@ circuit el2_lsu : node _T_1578 = not(_T_1573) @[Bitwise.scala 103:77] node _T_1579 = and(_T_1577, _T_1578) @[Bitwise.scala 103:75] node _T_1580 = or(_T_1575, _T_1579) @[Bitwise.scala 103:39] - io.store_datafn_lo_r <= _T_1580 @[el2_lsu_dccm_ctl.scala 285:29] - node _T_1581 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 286:105] - node _T_1582 = bits(store_byteen_ext_r, 4, 4) @[el2_lsu_dccm_ctl.scala 286:150] - node _T_1583 = eq(_T_1582, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] - node _T_1584 = and(_T_1581, _T_1583) @[el2_lsu_dccm_ctl.scala 286:129] - node _T_1585 = bits(_T_1584, 0, 0) @[el2_lsu_dccm_ctl.scala 286:157] - node _T_1586 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 286:181] - node _T_1587 = bits(io.store_data_hi_r, 7, 0) @[el2_lsu_dccm_ctl.scala 286:213] - node _T_1588 = mux(_T_1585, _T_1586, _T_1587) @[el2_lsu_dccm_ctl.scala 286:79] + io.store_datafn_lo_r <= _T_1580 @[el2_lsu_dccm_ctl.scala 286:29] + node _T_1581 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 287:105] + node _T_1582 = bits(store_byteen_ext_r, 4, 4) @[el2_lsu_dccm_ctl.scala 287:150] + node _T_1583 = eq(_T_1582, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 287:131] + node _T_1584 = and(_T_1581, _T_1583) @[el2_lsu_dccm_ctl.scala 287:129] + node _T_1585 = bits(_T_1584, 0, 0) @[el2_lsu_dccm_ctl.scala 287:157] + node _T_1586 = bits(io.stbuf_data_any, 7, 0) @[el2_lsu_dccm_ctl.scala 287:181] + node _T_1587 = bits(io.store_data_hi_r, 7, 0) @[el2_lsu_dccm_ctl.scala 287:213] + node _T_1588 = mux(_T_1585, _T_1586, _T_1587) @[el2_lsu_dccm_ctl.scala 287:79] node _T_1589 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1590 = xor(UInt<8>("h0ff"), _T_1589) @[Bitwise.scala 102:21] node _T_1591 = shr(_T_1588, 4) @[Bitwise.scala 103:21] @@ -2598,14 +2598,14 @@ circuit el2_lsu : node _T_1615 = not(_T_1610) @[Bitwise.scala 103:77] node _T_1616 = and(_T_1614, _T_1615) @[Bitwise.scala 103:75] node _T_1617 = or(_T_1612, _T_1616) @[Bitwise.scala 103:39] - node _T_1618 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 286:105] - node _T_1619 = bits(store_byteen_ext_r, 5, 5) @[el2_lsu_dccm_ctl.scala 286:150] - node _T_1620 = eq(_T_1619, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] - node _T_1621 = and(_T_1618, _T_1620) @[el2_lsu_dccm_ctl.scala 286:129] - node _T_1622 = bits(_T_1621, 0, 0) @[el2_lsu_dccm_ctl.scala 286:157] - node _T_1623 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 286:181] - node _T_1624 = bits(io.store_data_hi_r, 15, 8) @[el2_lsu_dccm_ctl.scala 286:213] - node _T_1625 = mux(_T_1622, _T_1623, _T_1624) @[el2_lsu_dccm_ctl.scala 286:79] + node _T_1618 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 287:105] + node _T_1619 = bits(store_byteen_ext_r, 5, 5) @[el2_lsu_dccm_ctl.scala 287:150] + node _T_1620 = eq(_T_1619, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 287:131] + node _T_1621 = and(_T_1618, _T_1620) @[el2_lsu_dccm_ctl.scala 287:129] + node _T_1622 = bits(_T_1621, 0, 0) @[el2_lsu_dccm_ctl.scala 287:157] + node _T_1623 = bits(io.stbuf_data_any, 15, 8) @[el2_lsu_dccm_ctl.scala 287:181] + node _T_1624 = bits(io.store_data_hi_r, 15, 8) @[el2_lsu_dccm_ctl.scala 287:213] + node _T_1625 = mux(_T_1622, _T_1623, _T_1624) @[el2_lsu_dccm_ctl.scala 287:79] node _T_1626 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1627 = xor(UInt<8>("h0ff"), _T_1626) @[Bitwise.scala 102:21] node _T_1628 = shr(_T_1625, 4) @[Bitwise.scala 103:21] @@ -2635,14 +2635,14 @@ circuit el2_lsu : node _T_1652 = not(_T_1647) @[Bitwise.scala 103:77] node _T_1653 = and(_T_1651, _T_1652) @[Bitwise.scala 103:75] node _T_1654 = or(_T_1649, _T_1653) @[Bitwise.scala 103:39] - node _T_1655 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 286:105] - node _T_1656 = bits(store_byteen_ext_r, 6, 6) @[el2_lsu_dccm_ctl.scala 286:150] - node _T_1657 = eq(_T_1656, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] - node _T_1658 = and(_T_1655, _T_1657) @[el2_lsu_dccm_ctl.scala 286:129] - node _T_1659 = bits(_T_1658, 0, 0) @[el2_lsu_dccm_ctl.scala 286:157] - node _T_1660 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 286:181] - node _T_1661 = bits(io.store_data_hi_r, 23, 16) @[el2_lsu_dccm_ctl.scala 286:213] - node _T_1662 = mux(_T_1659, _T_1660, _T_1661) @[el2_lsu_dccm_ctl.scala 286:79] + node _T_1655 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 287:105] + node _T_1656 = bits(store_byteen_ext_r, 6, 6) @[el2_lsu_dccm_ctl.scala 287:150] + node _T_1657 = eq(_T_1656, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 287:131] + node _T_1658 = and(_T_1655, _T_1657) @[el2_lsu_dccm_ctl.scala 287:129] + node _T_1659 = bits(_T_1658, 0, 0) @[el2_lsu_dccm_ctl.scala 287:157] + node _T_1660 = bits(io.stbuf_data_any, 23, 16) @[el2_lsu_dccm_ctl.scala 287:181] + node _T_1661 = bits(io.store_data_hi_r, 23, 16) @[el2_lsu_dccm_ctl.scala 287:213] + node _T_1662 = mux(_T_1659, _T_1660, _T_1661) @[el2_lsu_dccm_ctl.scala 287:79] node _T_1663 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1664 = xor(UInt<8>("h0ff"), _T_1663) @[Bitwise.scala 102:21] node _T_1665 = shr(_T_1662, 4) @[Bitwise.scala 103:21] @@ -2672,14 +2672,14 @@ circuit el2_lsu : node _T_1689 = not(_T_1684) @[Bitwise.scala 103:77] node _T_1690 = and(_T_1688, _T_1689) @[Bitwise.scala 103:75] node _T_1691 = or(_T_1686, _T_1690) @[Bitwise.scala 103:39] - node _T_1692 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 286:105] - node _T_1693 = bits(store_byteen_ext_r, 7, 7) @[el2_lsu_dccm_ctl.scala 286:150] - node _T_1694 = eq(_T_1693, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 286:131] - node _T_1695 = and(_T_1692, _T_1694) @[el2_lsu_dccm_ctl.scala 286:129] - node _T_1696 = bits(_T_1695, 0, 0) @[el2_lsu_dccm_ctl.scala 286:157] - node _T_1697 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 286:181] - node _T_1698 = bits(io.store_data_hi_r, 31, 24) @[el2_lsu_dccm_ctl.scala 286:213] - node _T_1699 = mux(_T_1696, _T_1697, _T_1698) @[el2_lsu_dccm_ctl.scala 286:79] + node _T_1692 = and(io.lsu_stbuf_commit_any, dccm_wr_bypass_d_r_hi) @[el2_lsu_dccm_ctl.scala 287:105] + node _T_1693 = bits(store_byteen_ext_r, 7, 7) @[el2_lsu_dccm_ctl.scala 287:150] + node _T_1694 = eq(_T_1693, UInt<1>("h00")) @[el2_lsu_dccm_ctl.scala 287:131] + node _T_1695 = and(_T_1692, _T_1694) @[el2_lsu_dccm_ctl.scala 287:129] + node _T_1696 = bits(_T_1695, 0, 0) @[el2_lsu_dccm_ctl.scala 287:157] + node _T_1697 = bits(io.stbuf_data_any, 31, 24) @[el2_lsu_dccm_ctl.scala 287:181] + node _T_1698 = bits(io.store_data_hi_r, 31, 24) @[el2_lsu_dccm_ctl.scala 287:213] + node _T_1699 = mux(_T_1696, _T_1697, _T_1698) @[el2_lsu_dccm_ctl.scala 287:79] node _T_1700 = shl(UInt<4>("h0f"), 4) @[Bitwise.scala 102:47] node _T_1701 = xor(UInt<8>("h0ff"), _T_1700) @[Bitwise.scala 102:21] node _T_1702 = shr(_T_1699, 4) @[Bitwise.scala 103:21] @@ -2709,11 +2709,11 @@ circuit el2_lsu : node _T_1726 = not(_T_1721) @[Bitwise.scala 103:77] node _T_1727 = and(_T_1725, _T_1726) @[Bitwise.scala 103:75] node _T_1728 = or(_T_1723, _T_1727) @[Bitwise.scala 103:39] - wire _T_1729 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 286:63] - _T_1729[0] <= _T_1617 @[el2_lsu_dccm_ctl.scala 286:63] - _T_1729[1] <= _T_1654 @[el2_lsu_dccm_ctl.scala 286:63] - _T_1729[2] <= _T_1691 @[el2_lsu_dccm_ctl.scala 286:63] - _T_1729[3] <= _T_1728 @[el2_lsu_dccm_ctl.scala 286:63] + wire _T_1729 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 287:63] + _T_1729[0] <= _T_1617 @[el2_lsu_dccm_ctl.scala 287:63] + _T_1729[1] <= _T_1654 @[el2_lsu_dccm_ctl.scala 287:63] + _T_1729[2] <= _T_1691 @[el2_lsu_dccm_ctl.scala 287:63] + _T_1729[3] <= _T_1728 @[el2_lsu_dccm_ctl.scala 287:63] node _T_1730 = cat(_T_1729[2], _T_1729[3]) @[Cat.scala 29:58] node _T_1731 = cat(_T_1729[0], _T_1729[1]) @[Cat.scala 29:58] node _T_1732 = cat(_T_1731, _T_1730) @[Cat.scala 29:58] @@ -2766,30 +2766,30 @@ circuit el2_lsu : node _T_1779 = not(_T_1774) @[Bitwise.scala 103:77] node _T_1780 = and(_T_1778, _T_1779) @[Bitwise.scala 103:75] node _T_1781 = or(_T_1776, _T_1780) @[Bitwise.scala 103:39] - io.store_datafn_hi_r <= _T_1781 @[el2_lsu_dccm_ctl.scala 286:29] - node _T_1782 = bits(io.store_data_hi_r, 31, 0) @[el2_lsu_dccm_ctl.scala 287:55] - node _T_1783 = bits(io.store_data_lo_r, 31, 0) @[el2_lsu_dccm_ctl.scala 287:80] + io.store_datafn_hi_r <= _T_1781 @[el2_lsu_dccm_ctl.scala 287:29] + node _T_1782 = bits(io.store_data_hi_r, 31, 0) @[el2_lsu_dccm_ctl.scala 288:55] + node _T_1783 = bits(io.store_data_lo_r, 31, 0) @[el2_lsu_dccm_ctl.scala 288:80] node _T_1784 = cat(_T_1782, _T_1783) @[Cat.scala 29:58] - node _T_1785 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_dccm_ctl.scala 287:108] - node _T_1786 = mul(UInt<4>("h08"), _T_1785) @[el2_lsu_dccm_ctl.scala 287:94] - node _T_1787 = dshr(_T_1784, _T_1786) @[el2_lsu_dccm_ctl.scala 287:88] - node _T_1788 = bits(store_byteen_r, 0, 0) @[el2_lsu_dccm_ctl.scala 287:174] + node _T_1785 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_dccm_ctl.scala 288:108] + node _T_1786 = mul(UInt<4>("h08"), _T_1785) @[el2_lsu_dccm_ctl.scala 288:94] + node _T_1787 = dshr(_T_1784, _T_1786) @[el2_lsu_dccm_ctl.scala 288:88] + node _T_1788 = bits(store_byteen_r, 0, 0) @[el2_lsu_dccm_ctl.scala 288:174] node _T_1789 = bits(_T_1788, 0, 0) @[Bitwise.scala 72:15] node _T_1790 = mux(_T_1789, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1791 = bits(store_byteen_r, 1, 1) @[el2_lsu_dccm_ctl.scala 287:174] + node _T_1791 = bits(store_byteen_r, 1, 1) @[el2_lsu_dccm_ctl.scala 288:174] node _T_1792 = bits(_T_1791, 0, 0) @[Bitwise.scala 72:15] node _T_1793 = mux(_T_1792, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1794 = bits(store_byteen_r, 2, 2) @[el2_lsu_dccm_ctl.scala 287:174] + node _T_1794 = bits(store_byteen_r, 2, 2) @[el2_lsu_dccm_ctl.scala 288:174] node _T_1795 = bits(_T_1794, 0, 0) @[Bitwise.scala 72:15] node _T_1796 = mux(_T_1795, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_1797 = bits(store_byteen_r, 3, 3) @[el2_lsu_dccm_ctl.scala 287:174] + node _T_1797 = bits(store_byteen_r, 3, 3) @[el2_lsu_dccm_ctl.scala 288:174] node _T_1798 = bits(_T_1797, 0, 0) @[Bitwise.scala 72:15] node _T_1799 = mux(_T_1798, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - wire _T_1800 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 287:148] - _T_1800[0] <= _T_1790 @[el2_lsu_dccm_ctl.scala 287:148] - _T_1800[1] <= _T_1793 @[el2_lsu_dccm_ctl.scala 287:148] - _T_1800[2] <= _T_1796 @[el2_lsu_dccm_ctl.scala 287:148] - _T_1800[3] <= _T_1799 @[el2_lsu_dccm_ctl.scala 287:148] + wire _T_1800 : UInt<8>[4] @[el2_lsu_dccm_ctl.scala 288:148] + _T_1800[0] <= _T_1790 @[el2_lsu_dccm_ctl.scala 288:148] + _T_1800[1] <= _T_1793 @[el2_lsu_dccm_ctl.scala 288:148] + _T_1800[2] <= _T_1796 @[el2_lsu_dccm_ctl.scala 288:148] + _T_1800[3] <= _T_1799 @[el2_lsu_dccm_ctl.scala 288:148] node _T_1801 = cat(_T_1800[2], _T_1800[3]) @[Cat.scala 29:58] node _T_1802 = cat(_T_1800[0], _T_1800[1]) @[Cat.scala 29:58] node _T_1803 = cat(_T_1802, _T_1801) @[Cat.scala 29:58] @@ -2842,53 +2842,53 @@ circuit el2_lsu : node _T_1850 = not(_T_1845) @[Bitwise.scala 103:77] node _T_1851 = and(_T_1849, _T_1850) @[Bitwise.scala 103:75] node _T_1852 = or(_T_1847, _T_1851) @[Bitwise.scala 103:39] - node _T_1853 = and(_T_1787, _T_1852) @[el2_lsu_dccm_ctl.scala 287:115] - io.store_data_r <= _T_1853 @[el2_lsu_dccm_ctl.scala 287:29] - node _T_1854 = bits(io.dccm_rd_data_lo, 31, 0) @[el2_lsu_dccm_ctl.scala 289:48] - io.dccm_rdata_lo_m <= _T_1854 @[el2_lsu_dccm_ctl.scala 289:27] - node _T_1855 = bits(io.dccm_rd_data_hi, 31, 0) @[el2_lsu_dccm_ctl.scala 290:48] - io.dccm_rdata_hi_m <= _T_1855 @[el2_lsu_dccm_ctl.scala 290:27] - node _T_1856 = bits(io.dccm_rd_data_lo, 38, 32) @[el2_lsu_dccm_ctl.scala 291:48] - io.dccm_data_ecc_lo_m <= _T_1856 @[el2_lsu_dccm_ctl.scala 291:27] - node _T_1857 = bits(io.dccm_rd_data_hi, 38, 32) @[el2_lsu_dccm_ctl.scala 292:48] - io.dccm_data_ecc_hi_m <= _T_1857 @[el2_lsu_dccm_ctl.scala 292:27] - node _T_1858 = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.store) @[el2_lsu_dccm_ctl.scala 294:50] - node _T_1859 = and(_T_1858, io.addr_in_pic_r) @[el2_lsu_dccm_ctl.scala 294:76] - node _T_1860 = and(_T_1859, io.lsu_commit_r) @[el2_lsu_dccm_ctl.scala 294:95] - node _T_1861 = or(_T_1860, io.dma_pic_wen) @[el2_lsu_dccm_ctl.scala 294:114] - io.picm_wren <= _T_1861 @[el2_lsu_dccm_ctl.scala 294:27] - node _T_1862 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.load) @[el2_lsu_dccm_ctl.scala 295:50] - node _T_1863 = and(_T_1862, io.addr_in_pic_d) @[el2_lsu_dccm_ctl.scala 295:76] - io.picm_rden <= _T_1863 @[el2_lsu_dccm_ctl.scala 295:27] - node _T_1864 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 296:50] - node _T_1865 = and(_T_1864, io.addr_in_pic_d) @[el2_lsu_dccm_ctl.scala 296:76] - io.picm_mken <= _T_1865 @[el2_lsu_dccm_ctl.scala 296:27] + node _T_1853 = and(_T_1787, _T_1852) @[el2_lsu_dccm_ctl.scala 288:115] + io.store_data_r <= _T_1853 @[el2_lsu_dccm_ctl.scala 288:29] + node _T_1854 = bits(io.lsu_mem.dccm_rd_data_lo, 31, 0) @[el2_lsu_dccm_ctl.scala 290:56] + io.dccm_rdata_lo_m <= _T_1854 @[el2_lsu_dccm_ctl.scala 290:27] + node _T_1855 = bits(io.lsu_mem.dccm_rd_data_hi, 31, 0) @[el2_lsu_dccm_ctl.scala 291:56] + io.dccm_rdata_hi_m <= _T_1855 @[el2_lsu_dccm_ctl.scala 291:27] + node _T_1856 = bits(io.lsu_mem.dccm_rd_data_lo, 38, 32) @[el2_lsu_dccm_ctl.scala 292:56] + io.dccm_data_ecc_lo_m <= _T_1856 @[el2_lsu_dccm_ctl.scala 292:27] + node _T_1857 = bits(io.lsu_mem.dccm_rd_data_hi, 38, 32) @[el2_lsu_dccm_ctl.scala 293:56] + io.dccm_data_ecc_hi_m <= _T_1857 @[el2_lsu_dccm_ctl.scala 293:27] + node _T_1858 = and(io.lsu_pkt_r.valid, io.lsu_pkt_r.bits.store) @[el2_lsu_dccm_ctl.scala 295:58] + node _T_1859 = and(_T_1858, io.addr_in_pic_r) @[el2_lsu_dccm_ctl.scala 295:84] + node _T_1860 = and(_T_1859, io.lsu_commit_r) @[el2_lsu_dccm_ctl.scala 295:103] + node _T_1861 = or(_T_1860, io.dma_pic_wen) @[el2_lsu_dccm_ctl.scala 295:122] + io.lsu_pic.picm_wren <= _T_1861 @[el2_lsu_dccm_ctl.scala 295:35] + node _T_1862 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.load) @[el2_lsu_dccm_ctl.scala 296:58] + node _T_1863 = and(_T_1862, io.addr_in_pic_d) @[el2_lsu_dccm_ctl.scala 296:84] + io.lsu_pic.picm_rden <= _T_1863 @[el2_lsu_dccm_ctl.scala 296:35] + node _T_1864 = and(io.lsu_pkt_d.valid, io.lsu_pkt_d.bits.store) @[el2_lsu_dccm_ctl.scala 297:58] + node _T_1865 = and(_T_1864, io.addr_in_pic_d) @[el2_lsu_dccm_ctl.scala 297:84] + io.lsu_pic.picm_mken <= _T_1865 @[el2_lsu_dccm_ctl.scala 297:35] node _T_1866 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] - node _T_1867 = bits(io.lsu_addr_d, 14, 0) @[el2_lsu_dccm_ctl.scala 297:95] + node _T_1867 = bits(io.lsu_addr_d, 14, 0) @[el2_lsu_dccm_ctl.scala 298:103] node _T_1868 = cat(_T_1866, _T_1867) @[Cat.scala 29:58] - node _T_1869 = or(UInt<32>("h0f00c0000"), _T_1868) @[el2_lsu_dccm_ctl.scala 297:54] - io.picm_rdaddr <= _T_1869 @[el2_lsu_dccm_ctl.scala 297:27] + node _T_1869 = or(UInt<32>("h0f00c0000"), _T_1868) @[el2_lsu_dccm_ctl.scala 298:62] + io.lsu_pic.picm_rdaddr <= _T_1869 @[el2_lsu_dccm_ctl.scala 298:35] node _T_1870 = mux(UInt<1>("h00"), UInt<17>("h01ffff"), UInt<17>("h00")) @[Bitwise.scala 72:12] - node _T_1871 = bits(io.dma_pic_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 298:101] - node _T_1872 = bits(io.dma_mem_addr, 14, 0) @[el2_lsu_dccm_ctl.scala 298:123] - node _T_1873 = bits(io.lsu_addr_r, 14, 0) @[el2_lsu_dccm_ctl.scala 298:151] - node _T_1874 = mux(_T_1871, _T_1872, _T_1873) @[el2_lsu_dccm_ctl.scala 298:85] + node _T_1871 = bits(io.dma_pic_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 299:109] + node _T_1872 = bits(io.dma_dccm_ctl.dma_mem_addr, 14, 0) @[el2_lsu_dccm_ctl.scala 299:144] + node _T_1873 = bits(io.lsu_addr_r, 14, 0) @[el2_lsu_dccm_ctl.scala 299:172] + node _T_1874 = mux(_T_1871, _T_1872, _T_1873) @[el2_lsu_dccm_ctl.scala 299:93] node _T_1875 = cat(_T_1870, _T_1874) @[Cat.scala 29:58] - node _T_1876 = or(UInt<32>("h0f00c0000"), _T_1875) @[el2_lsu_dccm_ctl.scala 298:54] - io.picm_wraddr <= _T_1876 @[el2_lsu_dccm_ctl.scala 298:27] - node _T_1877 = bits(picm_rd_data_m, 31, 0) @[el2_lsu_dccm_ctl.scala 299:44] - io.picm_mask_data_m <= _T_1877 @[el2_lsu_dccm_ctl.scala 299:27] - node _T_1878 = bits(io.dma_pic_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 300:49] - node _T_1879 = bits(io.dma_mem_wdata, 31, 0) @[el2_lsu_dccm_ctl.scala 300:72] - node _T_1880 = bits(io.store_datafn_lo_r, 31, 0) @[el2_lsu_dccm_ctl.scala 300:99] - node _T_1881 = mux(_T_1878, _T_1879, _T_1880) @[el2_lsu_dccm_ctl.scala 300:33] - io.picm_wr_data <= _T_1881 @[el2_lsu_dccm_ctl.scala 300:27] - reg _T_1882 : UInt, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 303:61] - _T_1882 <= lsu_dccm_rden_d @[el2_lsu_dccm_ctl.scala 303:61] - io.lsu_dccm_rden_m <= _T_1882 @[el2_lsu_dccm_ctl.scala 303:24] - reg _T_1883 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 304:61] - _T_1883 <= io.lsu_dccm_rden_m @[el2_lsu_dccm_ctl.scala 304:61] - io.lsu_dccm_rden_r <= _T_1883 @[el2_lsu_dccm_ctl.scala 304:24] + node _T_1876 = or(UInt<32>("h0f00c0000"), _T_1875) @[el2_lsu_dccm_ctl.scala 299:62] + io.lsu_pic.picm_wraddr <= _T_1876 @[el2_lsu_dccm_ctl.scala 299:35] + node _T_1877 = bits(picm_rd_data_m, 31, 0) @[el2_lsu_dccm_ctl.scala 300:44] + io.picm_mask_data_m <= _T_1877 @[el2_lsu_dccm_ctl.scala 300:27] + node _T_1878 = bits(io.dma_pic_wen, 0, 0) @[el2_lsu_dccm_ctl.scala 301:57] + node _T_1879 = bits(io.dma_dccm_ctl.dma_mem_wdata, 31, 0) @[el2_lsu_dccm_ctl.scala 301:93] + node _T_1880 = bits(io.store_datafn_lo_r, 31, 0) @[el2_lsu_dccm_ctl.scala 301:120] + node _T_1881 = mux(_T_1878, _T_1879, _T_1880) @[el2_lsu_dccm_ctl.scala 301:41] + io.lsu_pic.picm_wr_data <= _T_1881 @[el2_lsu_dccm_ctl.scala 301:35] + reg _T_1882 : UInt, io.lsu_c2_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 304:61] + _T_1882 <= lsu_dccm_rden_d @[el2_lsu_dccm_ctl.scala 304:61] + io.lsu_dccm_rden_m <= _T_1882 @[el2_lsu_dccm_ctl.scala 304:24] + reg _T_1883 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_dccm_ctl.scala 305:61] + _T_1883 <= io.lsu_dccm_rden_m @[el2_lsu_dccm_ctl.scala 305:61] + io.lsu_dccm_rden_r <= _T_1883 @[el2_lsu_dccm_ctl.scala 305:24] extmodule gated_latch_2 : output Q : Clock @@ -8340,182 +8340,182 @@ circuit el2_lsu : module el2_lsu_bus_buffer : input clock : Clock input reset : AsyncReset - output io : {flip scan_mode : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, flip lsu_axi_wready : UInt<1>, flip lsu_axi_bvalid : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, flip lsu_axi_arready : UInt<1>, flip lsu_axi_rvalid : UInt<1>, flip lsu_axi_rid : UInt<3>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rresp : UInt<2>, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_axi_awvalid : UInt<1>, flip lsu_axi_awready : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awlock : UInt<1>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, lsu_axi_bready : UInt<1>, lsu_axi_arvalid : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arlock : UInt<1>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, lsu_axi_rready : UInt<1>} + output io : {flip scan_mode : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip dec_tlu_force_halt : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, lsu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>} - wire buf_addr : UInt<32>[4] @[el2_lsu_bus_buffer.scala 121:22] - wire buf_state : UInt<3>[4] @[el2_lsu_bus_buffer.scala 122:23] + wire buf_addr : UInt<32>[4] @[el2_lsu_bus_buffer.scala 87:22] + wire buf_state : UInt<3>[4] @[el2_lsu_bus_buffer.scala 88:23] wire buf_write : UInt<4> buf_write <= UInt<1>("h00") wire CmdPtr0 : UInt<2> CmdPtr0 <= UInt<1>("h00") - node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_buffer.scala 127:46] - node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_buffer.scala 128:46] - node _T = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 130:66] - node _T_1 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 130:89] - node _T_2 = eq(_T, _T_1) @[el2_lsu_bus_buffer.scala 130:74] - node _T_3 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 130:109] - node _T_4 = and(_T_2, _T_3) @[el2_lsu_bus_buffer.scala 130:98] - node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 130:129] - node _T_6 = and(_T_4, _T_5) @[el2_lsu_bus_buffer.scala 130:113] - node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 130:141] - node _T_7 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 130:66] - node _T_8 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 130:89] - node _T_9 = eq(_T_7, _T_8) @[el2_lsu_bus_buffer.scala 130:74] - node _T_10 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 130:109] - node _T_11 = and(_T_9, _T_10) @[el2_lsu_bus_buffer.scala 130:98] - node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 130:129] - node _T_13 = and(_T_11, _T_12) @[el2_lsu_bus_buffer.scala 130:113] - node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 130:141] - node _T_14 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 130:66] - node _T_15 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 130:89] - node _T_16 = eq(_T_14, _T_15) @[el2_lsu_bus_buffer.scala 130:74] - node _T_17 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 130:109] - node _T_18 = and(_T_16, _T_17) @[el2_lsu_bus_buffer.scala 130:98] - node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 130:129] - node _T_20 = and(_T_18, _T_19) @[el2_lsu_bus_buffer.scala 130:113] - node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 130:141] - node _T_21 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 130:66] - node _T_22 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 130:89] - node _T_23 = eq(_T_21, _T_22) @[el2_lsu_bus_buffer.scala 130:74] - node _T_24 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 130:109] - node _T_25 = and(_T_23, _T_24) @[el2_lsu_bus_buffer.scala 130:98] - node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 130:129] - node _T_27 = and(_T_25, _T_26) @[el2_lsu_bus_buffer.scala 130:113] - node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 130:141] - node _T_28 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 131:66] - node _T_29 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 131:89] - node _T_30 = eq(_T_28, _T_29) @[el2_lsu_bus_buffer.scala 131:74] - node _T_31 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 131:109] - node _T_32 = and(_T_30, _T_31) @[el2_lsu_bus_buffer.scala 131:98] - node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 131:129] - node _T_34 = and(_T_32, _T_33) @[el2_lsu_bus_buffer.scala 131:113] - node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 131:141] - node _T_35 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 131:66] - node _T_36 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 131:89] - node _T_37 = eq(_T_35, _T_36) @[el2_lsu_bus_buffer.scala 131:74] - node _T_38 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 131:109] - node _T_39 = and(_T_37, _T_38) @[el2_lsu_bus_buffer.scala 131:98] - node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 131:129] - node _T_41 = and(_T_39, _T_40) @[el2_lsu_bus_buffer.scala 131:113] - node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 131:141] - node _T_42 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 131:66] - node _T_43 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 131:89] - node _T_44 = eq(_T_42, _T_43) @[el2_lsu_bus_buffer.scala 131:74] - node _T_45 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 131:109] - node _T_46 = and(_T_44, _T_45) @[el2_lsu_bus_buffer.scala 131:98] - node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 131:129] - node _T_48 = and(_T_46, _T_47) @[el2_lsu_bus_buffer.scala 131:113] - node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 131:141] - node _T_49 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 131:66] - node _T_50 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 131:89] - node _T_51 = eq(_T_49, _T_50) @[el2_lsu_bus_buffer.scala 131:74] - node _T_52 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 131:109] - node _T_53 = and(_T_51, _T_52) @[el2_lsu_bus_buffer.scala 131:98] - node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 131:129] - node _T_55 = and(_T_53, _T_54) @[el2_lsu_bus_buffer.scala 131:113] - node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 131:141] - wire ld_byte_hitvecfn_lo : UInt<4>[4] @[el2_lsu_bus_buffer.scala 132:33] + node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_buffer.scala 93:46] + node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_buffer.scala 94:46] + node _T = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 96:66] + node _T_1 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 96:89] + node _T_2 = eq(_T, _T_1) @[el2_lsu_bus_buffer.scala 96:74] + node _T_3 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 96:109] + node _T_4 = and(_T_2, _T_3) @[el2_lsu_bus_buffer.scala 96:98] + node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 96:129] + node _T_6 = and(_T_4, _T_5) @[el2_lsu_bus_buffer.scala 96:113] + node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 96:141] + node _T_7 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 96:66] + node _T_8 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 96:89] + node _T_9 = eq(_T_7, _T_8) @[el2_lsu_bus_buffer.scala 96:74] + node _T_10 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 96:109] + node _T_11 = and(_T_9, _T_10) @[el2_lsu_bus_buffer.scala 96:98] + node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 96:129] + node _T_13 = and(_T_11, _T_12) @[el2_lsu_bus_buffer.scala 96:113] + node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 96:141] + node _T_14 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 96:66] + node _T_15 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 96:89] + node _T_16 = eq(_T_14, _T_15) @[el2_lsu_bus_buffer.scala 96:74] + node _T_17 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 96:109] + node _T_18 = and(_T_16, _T_17) @[el2_lsu_bus_buffer.scala 96:98] + node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 96:129] + node _T_20 = and(_T_18, _T_19) @[el2_lsu_bus_buffer.scala 96:113] + node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 96:141] + node _T_21 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 96:66] + node _T_22 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 96:89] + node _T_23 = eq(_T_21, _T_22) @[el2_lsu_bus_buffer.scala 96:74] + node _T_24 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 96:109] + node _T_25 = and(_T_23, _T_24) @[el2_lsu_bus_buffer.scala 96:98] + node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 96:129] + node _T_27 = and(_T_25, _T_26) @[el2_lsu_bus_buffer.scala 96:113] + node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 96:141] + node _T_28 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 97:66] + node _T_29 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 97:89] + node _T_30 = eq(_T_28, _T_29) @[el2_lsu_bus_buffer.scala 97:74] + node _T_31 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 97:109] + node _T_32 = and(_T_30, _T_31) @[el2_lsu_bus_buffer.scala 97:98] + node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 97:129] + node _T_34 = and(_T_32, _T_33) @[el2_lsu_bus_buffer.scala 97:113] + node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 97:141] + node _T_35 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 97:66] + node _T_36 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 97:89] + node _T_37 = eq(_T_35, _T_36) @[el2_lsu_bus_buffer.scala 97:74] + node _T_38 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 97:109] + node _T_39 = and(_T_37, _T_38) @[el2_lsu_bus_buffer.scala 97:98] + node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 97:129] + node _T_41 = and(_T_39, _T_40) @[el2_lsu_bus_buffer.scala 97:113] + node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 97:141] + node _T_42 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 97:66] + node _T_43 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 97:89] + node _T_44 = eq(_T_42, _T_43) @[el2_lsu_bus_buffer.scala 97:74] + node _T_45 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 97:109] + node _T_46 = and(_T_44, _T_45) @[el2_lsu_bus_buffer.scala 97:98] + node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 97:129] + node _T_48 = and(_T_46, _T_47) @[el2_lsu_bus_buffer.scala 97:113] + node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 97:141] + node _T_49 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 97:66] + node _T_50 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 97:89] + node _T_51 = eq(_T_49, _T_50) @[el2_lsu_bus_buffer.scala 97:74] + node _T_52 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 97:109] + node _T_53 = and(_T_51, _T_52) @[el2_lsu_bus_buffer.scala 97:98] + node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 97:129] + node _T_55 = and(_T_53, _T_54) @[el2_lsu_bus_buffer.scala 97:113] + node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 97:141] + wire ld_byte_hitvecfn_lo : UInt<4>[4] @[el2_lsu_bus_buffer.scala 98:33] wire ld_byte_ibuf_hit_lo : UInt<4> ld_byte_ibuf_hit_lo <= UInt<1>("h00") - wire ld_byte_hitvecfn_hi : UInt<4>[4] @[el2_lsu_bus_buffer.scala 134:33] + wire ld_byte_hitvecfn_hi : UInt<4>[4] @[el2_lsu_bus_buffer.scala 100:33] wire ld_byte_ibuf_hit_hi : UInt<4> ld_byte_ibuf_hit_hi <= UInt<1>("h00") - wire buf_byteen : UInt<4>[4] @[el2_lsu_bus_buffer.scala 136:24] - buf_byteen[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:14] - buf_byteen[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:14] - buf_byteen[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:14] - buf_byteen[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:14] - wire buf_nxtstate : UInt<3>[4] @[el2_lsu_bus_buffer.scala 138:26] - buf_nxtstate[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:16] - buf_nxtstate[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:16] - buf_nxtstate[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:16] - buf_nxtstate[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:16] - wire buf_wr_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 140:23] - buf_wr_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:13] - buf_wr_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:13] - buf_wr_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:13] - buf_wr_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:13] - wire buf_data_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 142:25] - buf_data_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:15] - buf_data_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:15] - buf_data_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:15] - buf_data_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:15] - wire buf_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 144:30] - buf_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:20] - buf_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:20] - buf_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:20] - buf_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:20] - wire buf_ldfwd_in : UInt<1>[4] @[el2_lsu_bus_buffer.scala 146:26] - buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16] - buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16] - buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16] - buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16] - wire buf_ldfwd_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 148:26] - buf_ldfwd_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:16] - buf_ldfwd_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:16] - buf_ldfwd_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:16] - buf_ldfwd_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:16] - wire buf_data_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 150:25] - buf_data_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:15] - buf_data_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:15] - buf_data_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:15] - buf_data_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:15] - wire buf_ldfwdtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 152:29] - buf_ldfwdtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:19] - buf_ldfwdtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:19] - buf_ldfwdtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:19] - buf_ldfwdtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:19] - wire buf_error_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 154:26] - buf_error_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 155:16] - buf_error_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 155:16] - buf_error_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 155:16] - buf_error_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 155:16] + wire buf_byteen : UInt<4>[4] @[el2_lsu_bus_buffer.scala 102:24] + buf_byteen[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 103:14] + buf_byteen[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 103:14] + buf_byteen[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 103:14] + buf_byteen[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 103:14] + wire buf_nxtstate : UInt<3>[4] @[el2_lsu_bus_buffer.scala 104:26] + buf_nxtstate[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 105:16] + buf_nxtstate[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 105:16] + buf_nxtstate[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 105:16] + buf_nxtstate[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 105:16] + wire buf_wr_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 106:23] + buf_wr_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 107:13] + buf_wr_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 107:13] + buf_wr_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 107:13] + buf_wr_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 107:13] + wire buf_data_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 108:25] + buf_data_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 109:15] + buf_data_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 109:15] + buf_data_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 109:15] + buf_data_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 109:15] + wire buf_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 110:30] + buf_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 111:20] + buf_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 111:20] + buf_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 111:20] + buf_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 111:20] + wire buf_ldfwd_in : UInt<1>[4] @[el2_lsu_bus_buffer.scala 112:26] + buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 113:16] + buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 113:16] + buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 113:16] + buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 113:16] + wire buf_ldfwd_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 114:26] + buf_ldfwd_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 115:16] + buf_ldfwd_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 115:16] + buf_ldfwd_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 115:16] + buf_ldfwd_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 115:16] + wire buf_data_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 116:25] + buf_data_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 117:15] + buf_data_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 117:15] + buf_data_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 117:15] + buf_data_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 117:15] + wire buf_ldfwdtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 118:29] + buf_ldfwdtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 119:19] + buf_ldfwdtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 119:19] + buf_ldfwdtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 119:19] + buf_ldfwdtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 119:19] + wire buf_error_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 120:26] + buf_error_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 121:16] + buf_error_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 121:16] + buf_error_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 121:16] + buf_error_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 121:16] wire bus_rsp_read_error : UInt<1> bus_rsp_read_error <= UInt<1>("h00") wire bus_rsp_rdata : UInt<64> bus_rsp_rdata <= UInt<1>("h00") wire bus_rsp_write_error : UInt<1> bus_rsp_write_error <= UInt<1>("h00") - wire buf_dualtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 159:25] - buf_dualtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:15] - buf_dualtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:15] - buf_dualtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:15] - buf_dualtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:15] + wire buf_dualtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 125:25] + buf_dualtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 126:15] + buf_dualtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 126:15] + buf_dualtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 126:15] + buf_dualtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 126:15] wire buf_ldfwd : UInt<4> buf_ldfwd <= UInt<1>("h00") - wire buf_resp_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 162:35] - buf_resp_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 163:25] - buf_resp_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 163:25] - buf_resp_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 163:25] - buf_resp_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 163:25] + wire buf_resp_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 128:35] + buf_resp_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 129:25] + buf_resp_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 129:25] + buf_resp_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 129:25] + buf_resp_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 129:25] wire any_done_wait_state : UInt<1> any_done_wait_state <= UInt<1>("h00") wire bus_rsp_write : UInt<1> bus_rsp_write <= UInt<1>("h00") wire bus_rsp_write_tag : UInt<3> bus_rsp_write_tag <= UInt<1>("h00") - wire buf_ldfwdtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 167:26] - buf_ldfwdtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:16] - buf_ldfwdtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:16] - buf_ldfwdtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:16] - buf_ldfwdtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:16] - wire buf_rst : UInt<1>[4] @[el2_lsu_bus_buffer.scala 169:21] - buf_rst[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:11] - buf_rst[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:11] - buf_rst[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:11] - buf_rst[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:11] + wire buf_ldfwdtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 133:26] + buf_ldfwdtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 134:16] + buf_ldfwdtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 134:16] + buf_ldfwdtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 134:16] + buf_ldfwdtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 134:16] + wire buf_rst : UInt<1>[4] @[el2_lsu_bus_buffer.scala 135:21] + buf_rst[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 136:11] + buf_rst[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 136:11] + buf_rst[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 136:11] + buf_rst[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 136:11] wire ibuf_drainvec_vld : UInt<4> ibuf_drainvec_vld <= UInt<1>("h00") - wire buf_byteen_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 172:27] - buf_byteen_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:17] - buf_byteen_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:17] - buf_byteen_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:17] - buf_byteen_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:17] - wire buf_addr_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 174:25] - buf_addr_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:15] - buf_addr_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:15] - buf_addr_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:15] - buf_addr_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:15] + wire buf_byteen_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 138:27] + buf_byteen_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:17] + buf_byteen_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:17] + buf_byteen_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:17] + buf_byteen_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:17] + wire buf_addr_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 140:25] + buf_addr_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15] + buf_addr_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15] + buf_addr_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15] + buf_addr_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15] wire buf_dual_in : UInt<4> buf_dual_in <= UInt<1>("h00") wire buf_samedw_in : UInt<4> @@ -8524,20 +8524,20 @@ circuit el2_lsu : buf_nomerge_in <= UInt<1>("h00") wire buf_dualhi_in : UInt<4> buf_dualhi_in <= UInt<1>("h00") - wire buf_dualtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 180:28] - buf_dualtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:18] - buf_dualtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:18] - buf_dualtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:18] - buf_dualtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:18] + wire buf_dualtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 146:28] + buf_dualtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:18] + buf_dualtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:18] + buf_dualtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:18] + buf_dualtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:18] wire buf_sideeffect_in : UInt<4> buf_sideeffect_in <= UInt<1>("h00") wire buf_unsign_in : UInt<4> buf_unsign_in <= UInt<1>("h00") - wire buf_sz_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 184:23] - buf_sz_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 185:13] - buf_sz_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 185:13] - buf_sz_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 185:13] - buf_sz_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 185:13] + wire buf_sz_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 150:23] + buf_sz_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:13] + buf_sz_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:13] + buf_sz_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:13] + buf_sz_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:13] wire buf_write_in : UInt<4> buf_write_in <= UInt<1>("h00") wire buf_unsign : UInt<4> @@ -8548,747 +8548,747 @@ circuit el2_lsu : CmdPtr1 <= UInt<1>("h00") wire ibuf_data : UInt<32> ibuf_data <= UInt<1>("h00") - node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[el2_lsu_bus_buffer.scala 192:73] - node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 192:98] - node _T_58 = or(_T_56, _T_57) @[el2_lsu_bus_buffer.scala 192:77] - node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[el2_lsu_bus_buffer.scala 192:73] - node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 192:98] - node _T_61 = or(_T_59, _T_60) @[el2_lsu_bus_buffer.scala 192:77] - node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[el2_lsu_bus_buffer.scala 192:73] - node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 192:98] - node _T_64 = or(_T_62, _T_63) @[el2_lsu_bus_buffer.scala 192:77] - node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[el2_lsu_bus_buffer.scala 192:73] - node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 192:98] - node _T_67 = or(_T_65, _T_66) @[el2_lsu_bus_buffer.scala 192:77] + node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[el2_lsu_bus_buffer.scala 158:73] + node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 158:98] + node _T_58 = or(_T_56, _T_57) @[el2_lsu_bus_buffer.scala 158:77] + node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[el2_lsu_bus_buffer.scala 158:73] + node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 158:98] + node _T_61 = or(_T_59, _T_60) @[el2_lsu_bus_buffer.scala 158:77] + node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[el2_lsu_bus_buffer.scala 158:73] + node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 158:98] + node _T_64 = or(_T_62, _T_63) @[el2_lsu_bus_buffer.scala 158:77] + node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[el2_lsu_bus_buffer.scala 158:73] + node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 158:98] + node _T_67 = or(_T_65, _T_66) @[el2_lsu_bus_buffer.scala 158:77] node _T_68 = cat(_T_67, _T_64) @[Cat.scala 29:58] node _T_69 = cat(_T_68, _T_61) @[Cat.scala 29:58] node _T_70 = cat(_T_69, _T_58) @[Cat.scala 29:58] - io.ld_byte_hit_buf_lo <= _T_70 @[el2_lsu_bus_buffer.scala 192:25] - node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[el2_lsu_bus_buffer.scala 193:73] - node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 193:98] - node _T_73 = or(_T_71, _T_72) @[el2_lsu_bus_buffer.scala 193:77] - node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[el2_lsu_bus_buffer.scala 193:73] - node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 193:98] - node _T_76 = or(_T_74, _T_75) @[el2_lsu_bus_buffer.scala 193:77] - node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[el2_lsu_bus_buffer.scala 193:73] - node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 193:98] - node _T_79 = or(_T_77, _T_78) @[el2_lsu_bus_buffer.scala 193:77] - node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[el2_lsu_bus_buffer.scala 193:73] - node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 193:98] - node _T_82 = or(_T_80, _T_81) @[el2_lsu_bus_buffer.scala 193:77] + io.ld_byte_hit_buf_lo <= _T_70 @[el2_lsu_bus_buffer.scala 158:25] + node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[el2_lsu_bus_buffer.scala 159:73] + node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 159:98] + node _T_73 = or(_T_71, _T_72) @[el2_lsu_bus_buffer.scala 159:77] + node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[el2_lsu_bus_buffer.scala 159:73] + node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 159:98] + node _T_76 = or(_T_74, _T_75) @[el2_lsu_bus_buffer.scala 159:77] + node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[el2_lsu_bus_buffer.scala 159:73] + node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 159:98] + node _T_79 = or(_T_77, _T_78) @[el2_lsu_bus_buffer.scala 159:77] + node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[el2_lsu_bus_buffer.scala 159:73] + node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 159:98] + node _T_82 = or(_T_80, _T_81) @[el2_lsu_bus_buffer.scala 159:77] node _T_83 = cat(_T_82, _T_79) @[Cat.scala 29:58] node _T_84 = cat(_T_83, _T_76) @[Cat.scala 29:58] node _T_85 = cat(_T_84, _T_73) @[Cat.scala 29:58] - io.ld_byte_hit_buf_hi <= _T_85 @[el2_lsu_bus_buffer.scala 193:25] - node _T_86 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 195:110] - node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[el2_lsu_bus_buffer.scala 195:95] - node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 195:132] - node _T_89 = and(_T_87, _T_88) @[el2_lsu_bus_buffer.scala 195:114] - node _T_90 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 195:110] - node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[el2_lsu_bus_buffer.scala 195:95] - node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 195:132] - node _T_93 = and(_T_91, _T_92) @[el2_lsu_bus_buffer.scala 195:114] - node _T_94 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 195:110] - node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[el2_lsu_bus_buffer.scala 195:95] - node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 195:132] - node _T_97 = and(_T_95, _T_96) @[el2_lsu_bus_buffer.scala 195:114] - node _T_98 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 195:110] - node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[el2_lsu_bus_buffer.scala 195:95] - node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 195:132] - node _T_101 = and(_T_99, _T_100) @[el2_lsu_bus_buffer.scala 195:114] + io.ld_byte_hit_buf_hi <= _T_85 @[el2_lsu_bus_buffer.scala 159:25] + node _T_86 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 161:110] + node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[el2_lsu_bus_buffer.scala 161:95] + node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 161:132] + node _T_89 = and(_T_87, _T_88) @[el2_lsu_bus_buffer.scala 161:114] + node _T_90 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 161:110] + node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[el2_lsu_bus_buffer.scala 161:95] + node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 161:132] + node _T_93 = and(_T_91, _T_92) @[el2_lsu_bus_buffer.scala 161:114] + node _T_94 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 161:110] + node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[el2_lsu_bus_buffer.scala 161:95] + node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 161:132] + node _T_97 = and(_T_95, _T_96) @[el2_lsu_bus_buffer.scala 161:114] + node _T_98 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 161:110] + node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[el2_lsu_bus_buffer.scala 161:95] + node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 161:132] + node _T_101 = and(_T_99, _T_100) @[el2_lsu_bus_buffer.scala 161:114] node _T_102 = cat(_T_101, _T_97) @[Cat.scala 29:58] node _T_103 = cat(_T_102, _T_93) @[Cat.scala 29:58] node ld_byte_hitvec_lo_0 = cat(_T_103, _T_89) @[Cat.scala 29:58] - node _T_104 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 195:110] - node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[el2_lsu_bus_buffer.scala 195:95] - node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 195:132] - node _T_107 = and(_T_105, _T_106) @[el2_lsu_bus_buffer.scala 195:114] - node _T_108 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 195:110] - node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[el2_lsu_bus_buffer.scala 195:95] - node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 195:132] - node _T_111 = and(_T_109, _T_110) @[el2_lsu_bus_buffer.scala 195:114] - node _T_112 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 195:110] - node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[el2_lsu_bus_buffer.scala 195:95] - node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 195:132] - node _T_115 = and(_T_113, _T_114) @[el2_lsu_bus_buffer.scala 195:114] - node _T_116 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 195:110] - node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[el2_lsu_bus_buffer.scala 195:95] - node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 195:132] - node _T_119 = and(_T_117, _T_118) @[el2_lsu_bus_buffer.scala 195:114] + node _T_104 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 161:110] + node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[el2_lsu_bus_buffer.scala 161:95] + node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 161:132] + node _T_107 = and(_T_105, _T_106) @[el2_lsu_bus_buffer.scala 161:114] + node _T_108 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 161:110] + node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[el2_lsu_bus_buffer.scala 161:95] + node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 161:132] + node _T_111 = and(_T_109, _T_110) @[el2_lsu_bus_buffer.scala 161:114] + node _T_112 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 161:110] + node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[el2_lsu_bus_buffer.scala 161:95] + node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 161:132] + node _T_115 = and(_T_113, _T_114) @[el2_lsu_bus_buffer.scala 161:114] + node _T_116 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 161:110] + node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[el2_lsu_bus_buffer.scala 161:95] + node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 161:132] + node _T_119 = and(_T_117, _T_118) @[el2_lsu_bus_buffer.scala 161:114] node _T_120 = cat(_T_119, _T_115) @[Cat.scala 29:58] node _T_121 = cat(_T_120, _T_111) @[Cat.scala 29:58] node ld_byte_hitvec_lo_1 = cat(_T_121, _T_107) @[Cat.scala 29:58] - node _T_122 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 195:110] - node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[el2_lsu_bus_buffer.scala 195:95] - node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 195:132] - node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_buffer.scala 195:114] - node _T_126 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 195:110] - node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[el2_lsu_bus_buffer.scala 195:95] - node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 195:132] - node _T_129 = and(_T_127, _T_128) @[el2_lsu_bus_buffer.scala 195:114] - node _T_130 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 195:110] - node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[el2_lsu_bus_buffer.scala 195:95] - node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 195:132] - node _T_133 = and(_T_131, _T_132) @[el2_lsu_bus_buffer.scala 195:114] - node _T_134 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 195:110] - node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[el2_lsu_bus_buffer.scala 195:95] - node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 195:132] - node _T_137 = and(_T_135, _T_136) @[el2_lsu_bus_buffer.scala 195:114] + node _T_122 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 161:110] + node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[el2_lsu_bus_buffer.scala 161:95] + node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 161:132] + node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_buffer.scala 161:114] + node _T_126 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 161:110] + node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[el2_lsu_bus_buffer.scala 161:95] + node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 161:132] + node _T_129 = and(_T_127, _T_128) @[el2_lsu_bus_buffer.scala 161:114] + node _T_130 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 161:110] + node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[el2_lsu_bus_buffer.scala 161:95] + node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 161:132] + node _T_133 = and(_T_131, _T_132) @[el2_lsu_bus_buffer.scala 161:114] + node _T_134 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 161:110] + node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[el2_lsu_bus_buffer.scala 161:95] + node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 161:132] + node _T_137 = and(_T_135, _T_136) @[el2_lsu_bus_buffer.scala 161:114] node _T_138 = cat(_T_137, _T_133) @[Cat.scala 29:58] node _T_139 = cat(_T_138, _T_129) @[Cat.scala 29:58] node ld_byte_hitvec_lo_2 = cat(_T_139, _T_125) @[Cat.scala 29:58] - node _T_140 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 195:110] - node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[el2_lsu_bus_buffer.scala 195:95] - node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 195:132] - node _T_143 = and(_T_141, _T_142) @[el2_lsu_bus_buffer.scala 195:114] - node _T_144 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 195:110] - node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[el2_lsu_bus_buffer.scala 195:95] - node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 195:132] - node _T_147 = and(_T_145, _T_146) @[el2_lsu_bus_buffer.scala 195:114] - node _T_148 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 195:110] - node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[el2_lsu_bus_buffer.scala 195:95] - node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 195:132] - node _T_151 = and(_T_149, _T_150) @[el2_lsu_bus_buffer.scala 195:114] - node _T_152 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 195:110] - node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[el2_lsu_bus_buffer.scala 195:95] - node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 195:132] - node _T_155 = and(_T_153, _T_154) @[el2_lsu_bus_buffer.scala 195:114] + node _T_140 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 161:110] + node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[el2_lsu_bus_buffer.scala 161:95] + node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 161:132] + node _T_143 = and(_T_141, _T_142) @[el2_lsu_bus_buffer.scala 161:114] + node _T_144 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 161:110] + node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[el2_lsu_bus_buffer.scala 161:95] + node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 161:132] + node _T_147 = and(_T_145, _T_146) @[el2_lsu_bus_buffer.scala 161:114] + node _T_148 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 161:110] + node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[el2_lsu_bus_buffer.scala 161:95] + node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 161:132] + node _T_151 = and(_T_149, _T_150) @[el2_lsu_bus_buffer.scala 161:114] + node _T_152 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 161:110] + node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[el2_lsu_bus_buffer.scala 161:95] + node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 161:132] + node _T_155 = and(_T_153, _T_154) @[el2_lsu_bus_buffer.scala 161:114] node _T_156 = cat(_T_155, _T_151) @[Cat.scala 29:58] node _T_157 = cat(_T_156, _T_147) @[Cat.scala 29:58] node ld_byte_hitvec_lo_3 = cat(_T_157, _T_143) @[Cat.scala 29:58] - node _T_158 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 196:110] - node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[el2_lsu_bus_buffer.scala 196:95] - node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 196:132] - node _T_161 = and(_T_159, _T_160) @[el2_lsu_bus_buffer.scala 196:114] - node _T_162 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 196:110] - node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[el2_lsu_bus_buffer.scala 196:95] - node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 196:132] - node _T_165 = and(_T_163, _T_164) @[el2_lsu_bus_buffer.scala 196:114] - node _T_166 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 196:110] - node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[el2_lsu_bus_buffer.scala 196:95] - node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 196:132] - node _T_169 = and(_T_167, _T_168) @[el2_lsu_bus_buffer.scala 196:114] - node _T_170 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 196:110] - node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[el2_lsu_bus_buffer.scala 196:95] - node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 196:132] - node _T_173 = and(_T_171, _T_172) @[el2_lsu_bus_buffer.scala 196:114] + node _T_158 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 162:110] + node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[el2_lsu_bus_buffer.scala 162:95] + node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 162:132] + node _T_161 = and(_T_159, _T_160) @[el2_lsu_bus_buffer.scala 162:114] + node _T_162 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 162:110] + node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[el2_lsu_bus_buffer.scala 162:95] + node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 162:132] + node _T_165 = and(_T_163, _T_164) @[el2_lsu_bus_buffer.scala 162:114] + node _T_166 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 162:110] + node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[el2_lsu_bus_buffer.scala 162:95] + node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 162:132] + node _T_169 = and(_T_167, _T_168) @[el2_lsu_bus_buffer.scala 162:114] + node _T_170 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 162:110] + node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[el2_lsu_bus_buffer.scala 162:95] + node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 162:132] + node _T_173 = and(_T_171, _T_172) @[el2_lsu_bus_buffer.scala 162:114] node _T_174 = cat(_T_173, _T_169) @[Cat.scala 29:58] node _T_175 = cat(_T_174, _T_165) @[Cat.scala 29:58] node ld_byte_hitvec_hi_0 = cat(_T_175, _T_161) @[Cat.scala 29:58] - node _T_176 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 196:110] - node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[el2_lsu_bus_buffer.scala 196:95] - node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 196:132] - node _T_179 = and(_T_177, _T_178) @[el2_lsu_bus_buffer.scala 196:114] - node _T_180 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 196:110] - node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[el2_lsu_bus_buffer.scala 196:95] - node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 196:132] - node _T_183 = and(_T_181, _T_182) @[el2_lsu_bus_buffer.scala 196:114] - node _T_184 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 196:110] - node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[el2_lsu_bus_buffer.scala 196:95] - node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 196:132] - node _T_187 = and(_T_185, _T_186) @[el2_lsu_bus_buffer.scala 196:114] - node _T_188 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 196:110] - node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[el2_lsu_bus_buffer.scala 196:95] - node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 196:132] - node _T_191 = and(_T_189, _T_190) @[el2_lsu_bus_buffer.scala 196:114] + node _T_176 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 162:110] + node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[el2_lsu_bus_buffer.scala 162:95] + node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 162:132] + node _T_179 = and(_T_177, _T_178) @[el2_lsu_bus_buffer.scala 162:114] + node _T_180 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 162:110] + node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[el2_lsu_bus_buffer.scala 162:95] + node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 162:132] + node _T_183 = and(_T_181, _T_182) @[el2_lsu_bus_buffer.scala 162:114] + node _T_184 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 162:110] + node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[el2_lsu_bus_buffer.scala 162:95] + node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 162:132] + node _T_187 = and(_T_185, _T_186) @[el2_lsu_bus_buffer.scala 162:114] + node _T_188 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 162:110] + node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[el2_lsu_bus_buffer.scala 162:95] + node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 162:132] + node _T_191 = and(_T_189, _T_190) @[el2_lsu_bus_buffer.scala 162:114] node _T_192 = cat(_T_191, _T_187) @[Cat.scala 29:58] node _T_193 = cat(_T_192, _T_183) @[Cat.scala 29:58] node ld_byte_hitvec_hi_1 = cat(_T_193, _T_179) @[Cat.scala 29:58] - node _T_194 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 196:110] - node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[el2_lsu_bus_buffer.scala 196:95] - node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 196:132] - node _T_197 = and(_T_195, _T_196) @[el2_lsu_bus_buffer.scala 196:114] - node _T_198 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 196:110] - node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[el2_lsu_bus_buffer.scala 196:95] - node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 196:132] - node _T_201 = and(_T_199, _T_200) @[el2_lsu_bus_buffer.scala 196:114] - node _T_202 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 196:110] - node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[el2_lsu_bus_buffer.scala 196:95] - node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 196:132] - node _T_205 = and(_T_203, _T_204) @[el2_lsu_bus_buffer.scala 196:114] - node _T_206 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 196:110] - node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[el2_lsu_bus_buffer.scala 196:95] - node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 196:132] - node _T_209 = and(_T_207, _T_208) @[el2_lsu_bus_buffer.scala 196:114] + node _T_194 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 162:110] + node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[el2_lsu_bus_buffer.scala 162:95] + node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 162:132] + node _T_197 = and(_T_195, _T_196) @[el2_lsu_bus_buffer.scala 162:114] + node _T_198 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 162:110] + node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[el2_lsu_bus_buffer.scala 162:95] + node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 162:132] + node _T_201 = and(_T_199, _T_200) @[el2_lsu_bus_buffer.scala 162:114] + node _T_202 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 162:110] + node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[el2_lsu_bus_buffer.scala 162:95] + node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 162:132] + node _T_205 = and(_T_203, _T_204) @[el2_lsu_bus_buffer.scala 162:114] + node _T_206 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 162:110] + node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[el2_lsu_bus_buffer.scala 162:95] + node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 162:132] + node _T_209 = and(_T_207, _T_208) @[el2_lsu_bus_buffer.scala 162:114] node _T_210 = cat(_T_209, _T_205) @[Cat.scala 29:58] node _T_211 = cat(_T_210, _T_201) @[Cat.scala 29:58] node ld_byte_hitvec_hi_2 = cat(_T_211, _T_197) @[Cat.scala 29:58] - node _T_212 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 196:110] - node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[el2_lsu_bus_buffer.scala 196:95] - node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 196:132] - node _T_215 = and(_T_213, _T_214) @[el2_lsu_bus_buffer.scala 196:114] - node _T_216 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 196:110] - node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[el2_lsu_bus_buffer.scala 196:95] - node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 196:132] - node _T_219 = and(_T_217, _T_218) @[el2_lsu_bus_buffer.scala 196:114] - node _T_220 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 196:110] - node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[el2_lsu_bus_buffer.scala 196:95] - node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 196:132] - node _T_223 = and(_T_221, _T_222) @[el2_lsu_bus_buffer.scala 196:114] - node _T_224 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 196:110] - node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[el2_lsu_bus_buffer.scala 196:95] - node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 196:132] - node _T_227 = and(_T_225, _T_226) @[el2_lsu_bus_buffer.scala 196:114] + node _T_212 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 162:110] + node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[el2_lsu_bus_buffer.scala 162:95] + node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 162:132] + node _T_215 = and(_T_213, _T_214) @[el2_lsu_bus_buffer.scala 162:114] + node _T_216 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 162:110] + node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[el2_lsu_bus_buffer.scala 162:95] + node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 162:132] + node _T_219 = and(_T_217, _T_218) @[el2_lsu_bus_buffer.scala 162:114] + node _T_220 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 162:110] + node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[el2_lsu_bus_buffer.scala 162:95] + node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 162:132] + node _T_223 = and(_T_221, _T_222) @[el2_lsu_bus_buffer.scala 162:114] + node _T_224 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 162:110] + node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[el2_lsu_bus_buffer.scala 162:95] + node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 162:132] + node _T_227 = and(_T_225, _T_226) @[el2_lsu_bus_buffer.scala 162:114] node _T_228 = cat(_T_227, _T_223) @[Cat.scala 29:58] node _T_229 = cat(_T_228, _T_219) @[Cat.scala 29:58] node ld_byte_hitvec_hi_3 = cat(_T_229, _T_215) @[Cat.scala 29:58] - wire buf_age_younger : UInt<4>[4] @[el2_lsu_bus_buffer.scala 198:29] - buf_age_younger[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 199:19] - buf_age_younger[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 199:19] - buf_age_younger[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 199:19] - buf_age_younger[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 199:19] - node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[el2_lsu_bus_buffer.scala 200:93] - node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_232 = orr(_T_231) @[el2_lsu_bus_buffer.scala 200:144] - node _T_233 = eq(_T_232, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_234 = and(_T_230, _T_233) @[el2_lsu_bus_buffer.scala 200:97] - node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 200:170] - node _T_236 = eq(_T_235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_237 = and(_T_234, _T_236) @[el2_lsu_bus_buffer.scala 200:148] - node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[el2_lsu_bus_buffer.scala 200:93] - node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_240 = orr(_T_239) @[el2_lsu_bus_buffer.scala 200:144] - node _T_241 = eq(_T_240, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_242 = and(_T_238, _T_241) @[el2_lsu_bus_buffer.scala 200:97] - node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 200:170] - node _T_244 = eq(_T_243, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_245 = and(_T_242, _T_244) @[el2_lsu_bus_buffer.scala 200:148] - node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[el2_lsu_bus_buffer.scala 200:93] - node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_248 = orr(_T_247) @[el2_lsu_bus_buffer.scala 200:144] - node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_250 = and(_T_246, _T_249) @[el2_lsu_bus_buffer.scala 200:97] - node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 200:170] - node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_253 = and(_T_250, _T_252) @[el2_lsu_bus_buffer.scala 200:148] - node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[el2_lsu_bus_buffer.scala 200:93] - node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_256 = orr(_T_255) @[el2_lsu_bus_buffer.scala 200:144] - node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_258 = and(_T_254, _T_257) @[el2_lsu_bus_buffer.scala 200:97] - node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 200:170] - node _T_260 = eq(_T_259, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_261 = and(_T_258, _T_260) @[el2_lsu_bus_buffer.scala 200:148] + wire buf_age_younger : UInt<4>[4] @[el2_lsu_bus_buffer.scala 164:29] + buf_age_younger[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 165:19] + buf_age_younger[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 165:19] + buf_age_younger[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 165:19] + buf_age_younger[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 165:19] + node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[el2_lsu_bus_buffer.scala 166:93] + node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_232 = orr(_T_231) @[el2_lsu_bus_buffer.scala 166:144] + node _T_233 = eq(_T_232, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_234 = and(_T_230, _T_233) @[el2_lsu_bus_buffer.scala 166:97] + node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 166:170] + node _T_236 = eq(_T_235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_237 = and(_T_234, _T_236) @[el2_lsu_bus_buffer.scala 166:148] + node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[el2_lsu_bus_buffer.scala 166:93] + node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_240 = orr(_T_239) @[el2_lsu_bus_buffer.scala 166:144] + node _T_241 = eq(_T_240, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_242 = and(_T_238, _T_241) @[el2_lsu_bus_buffer.scala 166:97] + node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 166:170] + node _T_244 = eq(_T_243, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_245 = and(_T_242, _T_244) @[el2_lsu_bus_buffer.scala 166:148] + node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[el2_lsu_bus_buffer.scala 166:93] + node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_248 = orr(_T_247) @[el2_lsu_bus_buffer.scala 166:144] + node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_250 = and(_T_246, _T_249) @[el2_lsu_bus_buffer.scala 166:97] + node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 166:170] + node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_253 = and(_T_250, _T_252) @[el2_lsu_bus_buffer.scala 166:148] + node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[el2_lsu_bus_buffer.scala 166:93] + node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_256 = orr(_T_255) @[el2_lsu_bus_buffer.scala 166:144] + node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_258 = and(_T_254, _T_257) @[el2_lsu_bus_buffer.scala 166:97] + node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 166:170] + node _T_260 = eq(_T_259, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_261 = and(_T_258, _T_260) @[el2_lsu_bus_buffer.scala 166:148] node _T_262 = cat(_T_261, _T_253) @[Cat.scala 29:58] node _T_263 = cat(_T_262, _T_245) @[Cat.scala 29:58] node _T_264 = cat(_T_263, _T_237) @[Cat.scala 29:58] - node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[el2_lsu_bus_buffer.scala 200:93] - node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_267 = orr(_T_266) @[el2_lsu_bus_buffer.scala 200:144] - node _T_268 = eq(_T_267, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_269 = and(_T_265, _T_268) @[el2_lsu_bus_buffer.scala 200:97] - node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 200:170] - node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_272 = and(_T_269, _T_271) @[el2_lsu_bus_buffer.scala 200:148] - node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[el2_lsu_bus_buffer.scala 200:93] - node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_275 = orr(_T_274) @[el2_lsu_bus_buffer.scala 200:144] - node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_277 = and(_T_273, _T_276) @[el2_lsu_bus_buffer.scala 200:97] - node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 200:170] - node _T_279 = eq(_T_278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_280 = and(_T_277, _T_279) @[el2_lsu_bus_buffer.scala 200:148] - node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[el2_lsu_bus_buffer.scala 200:93] - node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_283 = orr(_T_282) @[el2_lsu_bus_buffer.scala 200:144] - node _T_284 = eq(_T_283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_285 = and(_T_281, _T_284) @[el2_lsu_bus_buffer.scala 200:97] - node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 200:170] - node _T_287 = eq(_T_286, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_288 = and(_T_285, _T_287) @[el2_lsu_bus_buffer.scala 200:148] - node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[el2_lsu_bus_buffer.scala 200:93] - node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_291 = orr(_T_290) @[el2_lsu_bus_buffer.scala 200:144] - node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_293 = and(_T_289, _T_292) @[el2_lsu_bus_buffer.scala 200:97] - node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 200:170] - node _T_295 = eq(_T_294, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_296 = and(_T_293, _T_295) @[el2_lsu_bus_buffer.scala 200:148] + node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[el2_lsu_bus_buffer.scala 166:93] + node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_267 = orr(_T_266) @[el2_lsu_bus_buffer.scala 166:144] + node _T_268 = eq(_T_267, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_269 = and(_T_265, _T_268) @[el2_lsu_bus_buffer.scala 166:97] + node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 166:170] + node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_272 = and(_T_269, _T_271) @[el2_lsu_bus_buffer.scala 166:148] + node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[el2_lsu_bus_buffer.scala 166:93] + node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_275 = orr(_T_274) @[el2_lsu_bus_buffer.scala 166:144] + node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_277 = and(_T_273, _T_276) @[el2_lsu_bus_buffer.scala 166:97] + node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 166:170] + node _T_279 = eq(_T_278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_280 = and(_T_277, _T_279) @[el2_lsu_bus_buffer.scala 166:148] + node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[el2_lsu_bus_buffer.scala 166:93] + node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_283 = orr(_T_282) @[el2_lsu_bus_buffer.scala 166:144] + node _T_284 = eq(_T_283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_285 = and(_T_281, _T_284) @[el2_lsu_bus_buffer.scala 166:97] + node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 166:170] + node _T_287 = eq(_T_286, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_288 = and(_T_285, _T_287) @[el2_lsu_bus_buffer.scala 166:148] + node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[el2_lsu_bus_buffer.scala 166:93] + node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_291 = orr(_T_290) @[el2_lsu_bus_buffer.scala 166:144] + node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_293 = and(_T_289, _T_292) @[el2_lsu_bus_buffer.scala 166:97] + node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 166:170] + node _T_295 = eq(_T_294, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_296 = and(_T_293, _T_295) @[el2_lsu_bus_buffer.scala 166:148] node _T_297 = cat(_T_296, _T_288) @[Cat.scala 29:58] node _T_298 = cat(_T_297, _T_280) @[Cat.scala 29:58] node _T_299 = cat(_T_298, _T_272) @[Cat.scala 29:58] - node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[el2_lsu_bus_buffer.scala 200:93] - node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_302 = orr(_T_301) @[el2_lsu_bus_buffer.scala 200:144] - node _T_303 = eq(_T_302, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_304 = and(_T_300, _T_303) @[el2_lsu_bus_buffer.scala 200:97] - node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 200:170] - node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_307 = and(_T_304, _T_306) @[el2_lsu_bus_buffer.scala 200:148] - node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[el2_lsu_bus_buffer.scala 200:93] - node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_310 = orr(_T_309) @[el2_lsu_bus_buffer.scala 200:144] - node _T_311 = eq(_T_310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_312 = and(_T_308, _T_311) @[el2_lsu_bus_buffer.scala 200:97] - node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 200:170] - node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_315 = and(_T_312, _T_314) @[el2_lsu_bus_buffer.scala 200:148] - node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[el2_lsu_bus_buffer.scala 200:93] - node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_318 = orr(_T_317) @[el2_lsu_bus_buffer.scala 200:144] - node _T_319 = eq(_T_318, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_320 = and(_T_316, _T_319) @[el2_lsu_bus_buffer.scala 200:97] - node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 200:170] - node _T_322 = eq(_T_321, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_323 = and(_T_320, _T_322) @[el2_lsu_bus_buffer.scala 200:148] - node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[el2_lsu_bus_buffer.scala 200:93] - node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_326 = orr(_T_325) @[el2_lsu_bus_buffer.scala 200:144] - node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_328 = and(_T_324, _T_327) @[el2_lsu_bus_buffer.scala 200:97] - node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 200:170] - node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_331 = and(_T_328, _T_330) @[el2_lsu_bus_buffer.scala 200:148] + node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[el2_lsu_bus_buffer.scala 166:93] + node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_302 = orr(_T_301) @[el2_lsu_bus_buffer.scala 166:144] + node _T_303 = eq(_T_302, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_304 = and(_T_300, _T_303) @[el2_lsu_bus_buffer.scala 166:97] + node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 166:170] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_307 = and(_T_304, _T_306) @[el2_lsu_bus_buffer.scala 166:148] + node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[el2_lsu_bus_buffer.scala 166:93] + node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_310 = orr(_T_309) @[el2_lsu_bus_buffer.scala 166:144] + node _T_311 = eq(_T_310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_312 = and(_T_308, _T_311) @[el2_lsu_bus_buffer.scala 166:97] + node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 166:170] + node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_315 = and(_T_312, _T_314) @[el2_lsu_bus_buffer.scala 166:148] + node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[el2_lsu_bus_buffer.scala 166:93] + node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_318 = orr(_T_317) @[el2_lsu_bus_buffer.scala 166:144] + node _T_319 = eq(_T_318, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_320 = and(_T_316, _T_319) @[el2_lsu_bus_buffer.scala 166:97] + node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 166:170] + node _T_322 = eq(_T_321, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_323 = and(_T_320, _T_322) @[el2_lsu_bus_buffer.scala 166:148] + node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[el2_lsu_bus_buffer.scala 166:93] + node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_326 = orr(_T_325) @[el2_lsu_bus_buffer.scala 166:144] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_328 = and(_T_324, _T_327) @[el2_lsu_bus_buffer.scala 166:97] + node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 166:170] + node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_331 = and(_T_328, _T_330) @[el2_lsu_bus_buffer.scala 166:148] node _T_332 = cat(_T_331, _T_323) @[Cat.scala 29:58] node _T_333 = cat(_T_332, _T_315) @[Cat.scala 29:58] node _T_334 = cat(_T_333, _T_307) @[Cat.scala 29:58] - node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[el2_lsu_bus_buffer.scala 200:93] - node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_337 = orr(_T_336) @[el2_lsu_bus_buffer.scala 200:144] - node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_339 = and(_T_335, _T_338) @[el2_lsu_bus_buffer.scala 200:97] - node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 200:170] - node _T_341 = eq(_T_340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_342 = and(_T_339, _T_341) @[el2_lsu_bus_buffer.scala 200:148] - node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[el2_lsu_bus_buffer.scala 200:93] - node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_345 = orr(_T_344) @[el2_lsu_bus_buffer.scala 200:144] - node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_347 = and(_T_343, _T_346) @[el2_lsu_bus_buffer.scala 200:97] - node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 200:170] - node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_350 = and(_T_347, _T_349) @[el2_lsu_bus_buffer.scala 200:148] - node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[el2_lsu_bus_buffer.scala 200:93] - node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_353 = orr(_T_352) @[el2_lsu_bus_buffer.scala 200:144] - node _T_354 = eq(_T_353, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_355 = and(_T_351, _T_354) @[el2_lsu_bus_buffer.scala 200:97] - node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 200:170] - node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_358 = and(_T_355, _T_357) @[el2_lsu_bus_buffer.scala 200:148] - node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[el2_lsu_bus_buffer.scala 200:93] - node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 200:122] - node _T_361 = orr(_T_360) @[el2_lsu_bus_buffer.scala 200:144] - node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:99] - node _T_363 = and(_T_359, _T_362) @[el2_lsu_bus_buffer.scala 200:97] - node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 200:170] - node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 200:150] - node _T_366 = and(_T_363, _T_365) @[el2_lsu_bus_buffer.scala 200:148] + node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[el2_lsu_bus_buffer.scala 166:93] + node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_337 = orr(_T_336) @[el2_lsu_bus_buffer.scala 166:144] + node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_339 = and(_T_335, _T_338) @[el2_lsu_bus_buffer.scala 166:97] + node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 166:170] + node _T_341 = eq(_T_340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_342 = and(_T_339, _T_341) @[el2_lsu_bus_buffer.scala 166:148] + node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[el2_lsu_bus_buffer.scala 166:93] + node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_345 = orr(_T_344) @[el2_lsu_bus_buffer.scala 166:144] + node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_347 = and(_T_343, _T_346) @[el2_lsu_bus_buffer.scala 166:97] + node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 166:170] + node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_350 = and(_T_347, _T_349) @[el2_lsu_bus_buffer.scala 166:148] + node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[el2_lsu_bus_buffer.scala 166:93] + node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_353 = orr(_T_352) @[el2_lsu_bus_buffer.scala 166:144] + node _T_354 = eq(_T_353, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_355 = and(_T_351, _T_354) @[el2_lsu_bus_buffer.scala 166:97] + node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 166:170] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_358 = and(_T_355, _T_357) @[el2_lsu_bus_buffer.scala 166:148] + node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[el2_lsu_bus_buffer.scala 166:93] + node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 166:122] + node _T_361 = orr(_T_360) @[el2_lsu_bus_buffer.scala 166:144] + node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:99] + node _T_363 = and(_T_359, _T_362) @[el2_lsu_bus_buffer.scala 166:97] + node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 166:170] + node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 166:150] + node _T_366 = and(_T_363, _T_365) @[el2_lsu_bus_buffer.scala 166:148] node _T_367 = cat(_T_366, _T_358) @[Cat.scala 29:58] node _T_368 = cat(_T_367, _T_350) @[Cat.scala 29:58] node _T_369 = cat(_T_368, _T_342) @[Cat.scala 29:58] - ld_byte_hitvecfn_lo[0] <= _T_264 @[el2_lsu_bus_buffer.scala 200:23] - ld_byte_hitvecfn_lo[1] <= _T_299 @[el2_lsu_bus_buffer.scala 200:23] - ld_byte_hitvecfn_lo[2] <= _T_334 @[el2_lsu_bus_buffer.scala 200:23] - ld_byte_hitvecfn_lo[3] <= _T_369 @[el2_lsu_bus_buffer.scala 200:23] - node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[el2_lsu_bus_buffer.scala 201:93] - node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_372 = orr(_T_371) @[el2_lsu_bus_buffer.scala 201:144] - node _T_373 = eq(_T_372, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_374 = and(_T_370, _T_373) @[el2_lsu_bus_buffer.scala 201:97] - node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 201:170] - node _T_376 = eq(_T_375, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_377 = and(_T_374, _T_376) @[el2_lsu_bus_buffer.scala 201:148] - node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[el2_lsu_bus_buffer.scala 201:93] - node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_380 = orr(_T_379) @[el2_lsu_bus_buffer.scala 201:144] - node _T_381 = eq(_T_380, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_382 = and(_T_378, _T_381) @[el2_lsu_bus_buffer.scala 201:97] - node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 201:170] - node _T_384 = eq(_T_383, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_385 = and(_T_382, _T_384) @[el2_lsu_bus_buffer.scala 201:148] - node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[el2_lsu_bus_buffer.scala 201:93] - node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_388 = orr(_T_387) @[el2_lsu_bus_buffer.scala 201:144] - node _T_389 = eq(_T_388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_390 = and(_T_386, _T_389) @[el2_lsu_bus_buffer.scala 201:97] - node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 201:170] - node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_393 = and(_T_390, _T_392) @[el2_lsu_bus_buffer.scala 201:148] - node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[el2_lsu_bus_buffer.scala 201:93] - node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_396 = orr(_T_395) @[el2_lsu_bus_buffer.scala 201:144] - node _T_397 = eq(_T_396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_398 = and(_T_394, _T_397) @[el2_lsu_bus_buffer.scala 201:97] - node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 201:170] - node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_401 = and(_T_398, _T_400) @[el2_lsu_bus_buffer.scala 201:148] + ld_byte_hitvecfn_lo[0] <= _T_264 @[el2_lsu_bus_buffer.scala 166:23] + ld_byte_hitvecfn_lo[1] <= _T_299 @[el2_lsu_bus_buffer.scala 166:23] + ld_byte_hitvecfn_lo[2] <= _T_334 @[el2_lsu_bus_buffer.scala 166:23] + ld_byte_hitvecfn_lo[3] <= _T_369 @[el2_lsu_bus_buffer.scala 166:23] + node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[el2_lsu_bus_buffer.scala 167:93] + node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_372 = orr(_T_371) @[el2_lsu_bus_buffer.scala 167:144] + node _T_373 = eq(_T_372, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_374 = and(_T_370, _T_373) @[el2_lsu_bus_buffer.scala 167:97] + node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 167:170] + node _T_376 = eq(_T_375, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_377 = and(_T_374, _T_376) @[el2_lsu_bus_buffer.scala 167:148] + node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[el2_lsu_bus_buffer.scala 167:93] + node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_380 = orr(_T_379) @[el2_lsu_bus_buffer.scala 167:144] + node _T_381 = eq(_T_380, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_382 = and(_T_378, _T_381) @[el2_lsu_bus_buffer.scala 167:97] + node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 167:170] + node _T_384 = eq(_T_383, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_385 = and(_T_382, _T_384) @[el2_lsu_bus_buffer.scala 167:148] + node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[el2_lsu_bus_buffer.scala 167:93] + node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_388 = orr(_T_387) @[el2_lsu_bus_buffer.scala 167:144] + node _T_389 = eq(_T_388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_390 = and(_T_386, _T_389) @[el2_lsu_bus_buffer.scala 167:97] + node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 167:170] + node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_393 = and(_T_390, _T_392) @[el2_lsu_bus_buffer.scala 167:148] + node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[el2_lsu_bus_buffer.scala 167:93] + node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_396 = orr(_T_395) @[el2_lsu_bus_buffer.scala 167:144] + node _T_397 = eq(_T_396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_398 = and(_T_394, _T_397) @[el2_lsu_bus_buffer.scala 167:97] + node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 167:170] + node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_401 = and(_T_398, _T_400) @[el2_lsu_bus_buffer.scala 167:148] node _T_402 = cat(_T_401, _T_393) @[Cat.scala 29:58] node _T_403 = cat(_T_402, _T_385) @[Cat.scala 29:58] node _T_404 = cat(_T_403, _T_377) @[Cat.scala 29:58] - node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[el2_lsu_bus_buffer.scala 201:93] - node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_407 = orr(_T_406) @[el2_lsu_bus_buffer.scala 201:144] - node _T_408 = eq(_T_407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_409 = and(_T_405, _T_408) @[el2_lsu_bus_buffer.scala 201:97] - node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 201:170] - node _T_411 = eq(_T_410, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_412 = and(_T_409, _T_411) @[el2_lsu_bus_buffer.scala 201:148] - node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[el2_lsu_bus_buffer.scala 201:93] - node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_415 = orr(_T_414) @[el2_lsu_bus_buffer.scala 201:144] - node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_417 = and(_T_413, _T_416) @[el2_lsu_bus_buffer.scala 201:97] - node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 201:170] - node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_420 = and(_T_417, _T_419) @[el2_lsu_bus_buffer.scala 201:148] - node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[el2_lsu_bus_buffer.scala 201:93] - node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_423 = orr(_T_422) @[el2_lsu_bus_buffer.scala 201:144] - node _T_424 = eq(_T_423, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_425 = and(_T_421, _T_424) @[el2_lsu_bus_buffer.scala 201:97] - node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 201:170] - node _T_427 = eq(_T_426, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_428 = and(_T_425, _T_427) @[el2_lsu_bus_buffer.scala 201:148] - node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[el2_lsu_bus_buffer.scala 201:93] - node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_431 = orr(_T_430) @[el2_lsu_bus_buffer.scala 201:144] - node _T_432 = eq(_T_431, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_433 = and(_T_429, _T_432) @[el2_lsu_bus_buffer.scala 201:97] - node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 201:170] - node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_436 = and(_T_433, _T_435) @[el2_lsu_bus_buffer.scala 201:148] + node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[el2_lsu_bus_buffer.scala 167:93] + node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_407 = orr(_T_406) @[el2_lsu_bus_buffer.scala 167:144] + node _T_408 = eq(_T_407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_409 = and(_T_405, _T_408) @[el2_lsu_bus_buffer.scala 167:97] + node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 167:170] + node _T_411 = eq(_T_410, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_412 = and(_T_409, _T_411) @[el2_lsu_bus_buffer.scala 167:148] + node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[el2_lsu_bus_buffer.scala 167:93] + node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_415 = orr(_T_414) @[el2_lsu_bus_buffer.scala 167:144] + node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_417 = and(_T_413, _T_416) @[el2_lsu_bus_buffer.scala 167:97] + node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 167:170] + node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_420 = and(_T_417, _T_419) @[el2_lsu_bus_buffer.scala 167:148] + node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[el2_lsu_bus_buffer.scala 167:93] + node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_423 = orr(_T_422) @[el2_lsu_bus_buffer.scala 167:144] + node _T_424 = eq(_T_423, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_425 = and(_T_421, _T_424) @[el2_lsu_bus_buffer.scala 167:97] + node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 167:170] + node _T_427 = eq(_T_426, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_428 = and(_T_425, _T_427) @[el2_lsu_bus_buffer.scala 167:148] + node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[el2_lsu_bus_buffer.scala 167:93] + node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_431 = orr(_T_430) @[el2_lsu_bus_buffer.scala 167:144] + node _T_432 = eq(_T_431, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_433 = and(_T_429, _T_432) @[el2_lsu_bus_buffer.scala 167:97] + node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 167:170] + node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_436 = and(_T_433, _T_435) @[el2_lsu_bus_buffer.scala 167:148] node _T_437 = cat(_T_436, _T_428) @[Cat.scala 29:58] node _T_438 = cat(_T_437, _T_420) @[Cat.scala 29:58] node _T_439 = cat(_T_438, _T_412) @[Cat.scala 29:58] - node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[el2_lsu_bus_buffer.scala 201:93] - node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_442 = orr(_T_441) @[el2_lsu_bus_buffer.scala 201:144] - node _T_443 = eq(_T_442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_444 = and(_T_440, _T_443) @[el2_lsu_bus_buffer.scala 201:97] - node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 201:170] - node _T_446 = eq(_T_445, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_447 = and(_T_444, _T_446) @[el2_lsu_bus_buffer.scala 201:148] - node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[el2_lsu_bus_buffer.scala 201:93] - node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_450 = orr(_T_449) @[el2_lsu_bus_buffer.scala 201:144] - node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_452 = and(_T_448, _T_451) @[el2_lsu_bus_buffer.scala 201:97] - node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 201:170] - node _T_454 = eq(_T_453, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_455 = and(_T_452, _T_454) @[el2_lsu_bus_buffer.scala 201:148] - node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[el2_lsu_bus_buffer.scala 201:93] - node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_458 = orr(_T_457) @[el2_lsu_bus_buffer.scala 201:144] - node _T_459 = eq(_T_458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_460 = and(_T_456, _T_459) @[el2_lsu_bus_buffer.scala 201:97] - node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 201:170] - node _T_462 = eq(_T_461, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_463 = and(_T_460, _T_462) @[el2_lsu_bus_buffer.scala 201:148] - node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[el2_lsu_bus_buffer.scala 201:93] - node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_466 = orr(_T_465) @[el2_lsu_bus_buffer.scala 201:144] - node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_468 = and(_T_464, _T_467) @[el2_lsu_bus_buffer.scala 201:97] - node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 201:170] - node _T_470 = eq(_T_469, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_471 = and(_T_468, _T_470) @[el2_lsu_bus_buffer.scala 201:148] + node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[el2_lsu_bus_buffer.scala 167:93] + node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_442 = orr(_T_441) @[el2_lsu_bus_buffer.scala 167:144] + node _T_443 = eq(_T_442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_444 = and(_T_440, _T_443) @[el2_lsu_bus_buffer.scala 167:97] + node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 167:170] + node _T_446 = eq(_T_445, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_447 = and(_T_444, _T_446) @[el2_lsu_bus_buffer.scala 167:148] + node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[el2_lsu_bus_buffer.scala 167:93] + node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_450 = orr(_T_449) @[el2_lsu_bus_buffer.scala 167:144] + node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_452 = and(_T_448, _T_451) @[el2_lsu_bus_buffer.scala 167:97] + node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 167:170] + node _T_454 = eq(_T_453, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_455 = and(_T_452, _T_454) @[el2_lsu_bus_buffer.scala 167:148] + node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[el2_lsu_bus_buffer.scala 167:93] + node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_458 = orr(_T_457) @[el2_lsu_bus_buffer.scala 167:144] + node _T_459 = eq(_T_458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_460 = and(_T_456, _T_459) @[el2_lsu_bus_buffer.scala 167:97] + node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 167:170] + node _T_462 = eq(_T_461, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_463 = and(_T_460, _T_462) @[el2_lsu_bus_buffer.scala 167:148] + node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[el2_lsu_bus_buffer.scala 167:93] + node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_466 = orr(_T_465) @[el2_lsu_bus_buffer.scala 167:144] + node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_468 = and(_T_464, _T_467) @[el2_lsu_bus_buffer.scala 167:97] + node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 167:170] + node _T_470 = eq(_T_469, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_471 = and(_T_468, _T_470) @[el2_lsu_bus_buffer.scala 167:148] node _T_472 = cat(_T_471, _T_463) @[Cat.scala 29:58] node _T_473 = cat(_T_472, _T_455) @[Cat.scala 29:58] node _T_474 = cat(_T_473, _T_447) @[Cat.scala 29:58] - node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[el2_lsu_bus_buffer.scala 201:93] - node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_477 = orr(_T_476) @[el2_lsu_bus_buffer.scala 201:144] - node _T_478 = eq(_T_477, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_479 = and(_T_475, _T_478) @[el2_lsu_bus_buffer.scala 201:97] - node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 201:170] - node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_482 = and(_T_479, _T_481) @[el2_lsu_bus_buffer.scala 201:148] - node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[el2_lsu_bus_buffer.scala 201:93] - node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_485 = orr(_T_484) @[el2_lsu_bus_buffer.scala 201:144] - node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_487 = and(_T_483, _T_486) @[el2_lsu_bus_buffer.scala 201:97] - node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 201:170] - node _T_489 = eq(_T_488, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_490 = and(_T_487, _T_489) @[el2_lsu_bus_buffer.scala 201:148] - node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[el2_lsu_bus_buffer.scala 201:93] - node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_493 = orr(_T_492) @[el2_lsu_bus_buffer.scala 201:144] - node _T_494 = eq(_T_493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_495 = and(_T_491, _T_494) @[el2_lsu_bus_buffer.scala 201:97] - node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 201:170] - node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_498 = and(_T_495, _T_497) @[el2_lsu_bus_buffer.scala 201:148] - node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[el2_lsu_bus_buffer.scala 201:93] - node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 201:122] - node _T_501 = orr(_T_500) @[el2_lsu_bus_buffer.scala 201:144] - node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:99] - node _T_503 = and(_T_499, _T_502) @[el2_lsu_bus_buffer.scala 201:97] - node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 201:170] - node _T_505 = eq(_T_504, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 201:150] - node _T_506 = and(_T_503, _T_505) @[el2_lsu_bus_buffer.scala 201:148] + node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[el2_lsu_bus_buffer.scala 167:93] + node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_477 = orr(_T_476) @[el2_lsu_bus_buffer.scala 167:144] + node _T_478 = eq(_T_477, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_479 = and(_T_475, _T_478) @[el2_lsu_bus_buffer.scala 167:97] + node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 167:170] + node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_482 = and(_T_479, _T_481) @[el2_lsu_bus_buffer.scala 167:148] + node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[el2_lsu_bus_buffer.scala 167:93] + node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_485 = orr(_T_484) @[el2_lsu_bus_buffer.scala 167:144] + node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_487 = and(_T_483, _T_486) @[el2_lsu_bus_buffer.scala 167:97] + node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 167:170] + node _T_489 = eq(_T_488, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_490 = and(_T_487, _T_489) @[el2_lsu_bus_buffer.scala 167:148] + node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[el2_lsu_bus_buffer.scala 167:93] + node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_493 = orr(_T_492) @[el2_lsu_bus_buffer.scala 167:144] + node _T_494 = eq(_T_493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_495 = and(_T_491, _T_494) @[el2_lsu_bus_buffer.scala 167:97] + node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 167:170] + node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_498 = and(_T_495, _T_497) @[el2_lsu_bus_buffer.scala 167:148] + node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[el2_lsu_bus_buffer.scala 167:93] + node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 167:122] + node _T_501 = orr(_T_500) @[el2_lsu_bus_buffer.scala 167:144] + node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:99] + node _T_503 = and(_T_499, _T_502) @[el2_lsu_bus_buffer.scala 167:97] + node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 167:170] + node _T_505 = eq(_T_504, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 167:150] + node _T_506 = and(_T_503, _T_505) @[el2_lsu_bus_buffer.scala 167:148] node _T_507 = cat(_T_506, _T_498) @[Cat.scala 29:58] node _T_508 = cat(_T_507, _T_490) @[Cat.scala 29:58] node _T_509 = cat(_T_508, _T_482) @[Cat.scala 29:58] - ld_byte_hitvecfn_hi[0] <= _T_404 @[el2_lsu_bus_buffer.scala 201:23] - ld_byte_hitvecfn_hi[1] <= _T_439 @[el2_lsu_bus_buffer.scala 201:23] - ld_byte_hitvecfn_hi[2] <= _T_474 @[el2_lsu_bus_buffer.scala 201:23] - ld_byte_hitvecfn_hi[3] <= _T_509 @[el2_lsu_bus_buffer.scala 201:23] + ld_byte_hitvecfn_hi[0] <= _T_404 @[el2_lsu_bus_buffer.scala 167:23] + ld_byte_hitvecfn_hi[1] <= _T_439 @[el2_lsu_bus_buffer.scala 167:23] + ld_byte_hitvecfn_hi[2] <= _T_474 @[el2_lsu_bus_buffer.scala 167:23] + ld_byte_hitvecfn_hi[3] <= _T_509 @[el2_lsu_bus_buffer.scala 167:23] wire ibuf_addr : UInt<32> ibuf_addr <= UInt<1>("h00") wire ibuf_write : UInt<1> ibuf_write <= UInt<1>("h00") wire ibuf_valid : UInt<1> ibuf_valid <= UInt<1>("h00") - node _T_510 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 206:43] - node _T_511 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 206:64] - node _T_512 = eq(_T_510, _T_511) @[el2_lsu_bus_buffer.scala 206:51] - node _T_513 = and(_T_512, ibuf_write) @[el2_lsu_bus_buffer.scala 206:73] - node _T_514 = and(_T_513, ibuf_valid) @[el2_lsu_bus_buffer.scala 206:86] - node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 206:99] - node _T_515 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 207:43] - node _T_516 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 207:64] - node _T_517 = eq(_T_515, _T_516) @[el2_lsu_bus_buffer.scala 207:51] - node _T_518 = and(_T_517, ibuf_write) @[el2_lsu_bus_buffer.scala 207:73] - node _T_519 = and(_T_518, ibuf_valid) @[el2_lsu_bus_buffer.scala 207:86] - node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 207:99] + node _T_510 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 172:43] + node _T_511 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 172:64] + node _T_512 = eq(_T_510, _T_511) @[el2_lsu_bus_buffer.scala 172:51] + node _T_513 = and(_T_512, ibuf_write) @[el2_lsu_bus_buffer.scala 172:73] + node _T_514 = and(_T_513, ibuf_valid) @[el2_lsu_bus_buffer.scala 172:86] + node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 172:99] + node _T_515 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 173:43] + node _T_516 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 173:64] + node _T_517 = eq(_T_515, _T_516) @[el2_lsu_bus_buffer.scala 173:51] + node _T_518 = and(_T_517, ibuf_write) @[el2_lsu_bus_buffer.scala 173:73] + node _T_519 = and(_T_518, ibuf_valid) @[el2_lsu_bus_buffer.scala 173:86] + node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 173:99] wire ibuf_byteen : UInt<4> ibuf_byteen <= UInt<1>("h00") node _T_520 = bits(ld_addr_ibuf_hit_lo, 0, 0) @[Bitwise.scala 72:15] node _T_521 = mux(_T_520, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_522 = and(_T_521, ibuf_byteen) @[el2_lsu_bus_buffer.scala 211:55] - node _T_523 = and(_T_522, ldst_byteen_lo_m) @[el2_lsu_bus_buffer.scala 211:69] - ld_byte_ibuf_hit_lo <= _T_523 @[el2_lsu_bus_buffer.scala 211:23] + node _T_522 = and(_T_521, ibuf_byteen) @[el2_lsu_bus_buffer.scala 177:55] + node _T_523 = and(_T_522, ldst_byteen_lo_m) @[el2_lsu_bus_buffer.scala 177:69] + ld_byte_ibuf_hit_lo <= _T_523 @[el2_lsu_bus_buffer.scala 177:23] node _T_524 = bits(ld_addr_ibuf_hit_hi, 0, 0) @[Bitwise.scala 72:15] node _T_525 = mux(_T_524, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_526 = and(_T_525, ibuf_byteen) @[el2_lsu_bus_buffer.scala 212:55] - node _T_527 = and(_T_526, ldst_byteen_hi_m) @[el2_lsu_bus_buffer.scala 212:69] - ld_byte_ibuf_hit_hi <= _T_527 @[el2_lsu_bus_buffer.scala 212:23] - wire buf_data : UInt<32>[4] @[el2_lsu_bus_buffer.scala 214:22] - buf_data[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 215:12] - buf_data[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 215:12] - buf_data[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 215:12] - buf_data[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 215:12] + node _T_526 = and(_T_525, ibuf_byteen) @[el2_lsu_bus_buffer.scala 178:55] + node _T_527 = and(_T_526, ldst_byteen_hi_m) @[el2_lsu_bus_buffer.scala 178:69] + ld_byte_ibuf_hit_hi <= _T_527 @[el2_lsu_bus_buffer.scala 178:23] + wire buf_data : UInt<32>[4] @[el2_lsu_bus_buffer.scala 180:22] + buf_data[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:12] + buf_data[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:12] + buf_data[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:12] + buf_data[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 181:12] wire fwd_data : UInt<32> fwd_data <= UInt<1>("h00") - node _T_528 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 217:81] + node _T_528 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 183:81] node _T_529 = bits(_T_528, 0, 0) @[Bitwise.scala 72:15] node _T_530 = mux(_T_529, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_531 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 217:81] + node _T_531 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 183:81] node _T_532 = bits(_T_531, 0, 0) @[Bitwise.scala 72:15] node _T_533 = mux(_T_532, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_534 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 217:81] + node _T_534 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 183:81] node _T_535 = bits(_T_534, 0, 0) @[Bitwise.scala 72:15] node _T_536 = mux(_T_535, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_537 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 217:81] + node _T_537 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 183:81] node _T_538 = bits(_T_537, 0, 0) @[Bitwise.scala 72:15] node _T_539 = mux(_T_538, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] node _T_540 = cat(_T_539, _T_536) @[Cat.scala 29:58] node _T_541 = cat(_T_540, _T_533) @[Cat.scala 29:58] node ld_fwddata_buf_lo_initial = cat(_T_541, _T_530) @[Cat.scala 29:58] - node _T_542 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 218:81] + node _T_542 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 184:81] node _T_543 = bits(_T_542, 0, 0) @[Bitwise.scala 72:15] node _T_544 = mux(_T_543, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_545 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 218:81] + node _T_545 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 184:81] node _T_546 = bits(_T_545, 0, 0) @[Bitwise.scala 72:15] node _T_547 = mux(_T_546, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_548 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 218:81] + node _T_548 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 184:81] node _T_549 = bits(_T_548, 0, 0) @[Bitwise.scala 72:15] node _T_550 = mux(_T_549, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_551 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 218:81] + node _T_551 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 184:81] node _T_552 = bits(_T_551, 0, 0) @[Bitwise.scala 72:15] node _T_553 = mux(_T_552, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] node _T_554 = cat(_T_553, _T_550) @[Cat.scala 29:58] node _T_555 = cat(_T_554, _T_547) @[Cat.scala 29:58] node ld_fwddata_buf_hi_initial = cat(_T_555, _T_544) @[Cat.scala 29:58] - node _T_556 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[el2_lsu_bus_buffer.scala 219:86] + node _T_556 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[el2_lsu_bus_buffer.scala 185:86] node _T_557 = bits(_T_556, 0, 0) @[Bitwise.scala 72:15] node _T_558 = mux(_T_557, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_559 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 219:104] - node _T_560 = and(_T_558, _T_559) @[el2_lsu_bus_buffer.scala 219:91] - node _T_561 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[el2_lsu_bus_buffer.scala 219:86] + node _T_559 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 185:104] + node _T_560 = and(_T_558, _T_559) @[el2_lsu_bus_buffer.scala 185:91] + node _T_561 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[el2_lsu_bus_buffer.scala 185:86] node _T_562 = bits(_T_561, 0, 0) @[Bitwise.scala 72:15] node _T_563 = mux(_T_562, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_564 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 219:104] - node _T_565 = and(_T_563, _T_564) @[el2_lsu_bus_buffer.scala 219:91] - node _T_566 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[el2_lsu_bus_buffer.scala 219:86] + node _T_564 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 185:104] + node _T_565 = and(_T_563, _T_564) @[el2_lsu_bus_buffer.scala 185:91] + node _T_566 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[el2_lsu_bus_buffer.scala 185:86] node _T_567 = bits(_T_566, 0, 0) @[Bitwise.scala 72:15] node _T_568 = mux(_T_567, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_569 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 219:104] - node _T_570 = and(_T_568, _T_569) @[el2_lsu_bus_buffer.scala 219:91] - node _T_571 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[el2_lsu_bus_buffer.scala 219:86] + node _T_569 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 185:104] + node _T_570 = and(_T_568, _T_569) @[el2_lsu_bus_buffer.scala 185:91] + node _T_571 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[el2_lsu_bus_buffer.scala 185:86] node _T_572 = bits(_T_571, 0, 0) @[Bitwise.scala 72:15] node _T_573 = mux(_T_572, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_574 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 219:104] - node _T_575 = and(_T_573, _T_574) @[el2_lsu_bus_buffer.scala 219:91] - node _T_576 = or(_T_560, _T_565) @[el2_lsu_bus_buffer.scala 219:123] - node _T_577 = or(_T_576, _T_570) @[el2_lsu_bus_buffer.scala 219:123] - node _T_578 = or(_T_577, _T_575) @[el2_lsu_bus_buffer.scala 219:123] - node _T_579 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[el2_lsu_bus_buffer.scala 220:60] + node _T_574 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 185:104] + node _T_575 = and(_T_573, _T_574) @[el2_lsu_bus_buffer.scala 185:91] + node _T_576 = or(_T_560, _T_565) @[el2_lsu_bus_buffer.scala 185:123] + node _T_577 = or(_T_576, _T_570) @[el2_lsu_bus_buffer.scala 185:123] + node _T_578 = or(_T_577, _T_575) @[el2_lsu_bus_buffer.scala 185:123] + node _T_579 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[el2_lsu_bus_buffer.scala 186:60] node _T_580 = bits(_T_579, 0, 0) @[Bitwise.scala 72:15] node _T_581 = mux(_T_580, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_582 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 220:78] - node _T_583 = and(_T_581, _T_582) @[el2_lsu_bus_buffer.scala 220:65] - node _T_584 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[el2_lsu_bus_buffer.scala 220:60] + node _T_582 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 186:78] + node _T_583 = and(_T_581, _T_582) @[el2_lsu_bus_buffer.scala 186:65] + node _T_584 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[el2_lsu_bus_buffer.scala 186:60] node _T_585 = bits(_T_584, 0, 0) @[Bitwise.scala 72:15] node _T_586 = mux(_T_585, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_587 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 220:78] - node _T_588 = and(_T_586, _T_587) @[el2_lsu_bus_buffer.scala 220:65] - node _T_589 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[el2_lsu_bus_buffer.scala 220:60] + node _T_587 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 186:78] + node _T_588 = and(_T_586, _T_587) @[el2_lsu_bus_buffer.scala 186:65] + node _T_589 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[el2_lsu_bus_buffer.scala 186:60] node _T_590 = bits(_T_589, 0, 0) @[Bitwise.scala 72:15] node _T_591 = mux(_T_590, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_592 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 220:78] - node _T_593 = and(_T_591, _T_592) @[el2_lsu_bus_buffer.scala 220:65] - node _T_594 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[el2_lsu_bus_buffer.scala 220:60] + node _T_592 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 186:78] + node _T_593 = and(_T_591, _T_592) @[el2_lsu_bus_buffer.scala 186:65] + node _T_594 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[el2_lsu_bus_buffer.scala 186:60] node _T_595 = bits(_T_594, 0, 0) @[Bitwise.scala 72:15] node _T_596 = mux(_T_595, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_597 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 220:78] - node _T_598 = and(_T_596, _T_597) @[el2_lsu_bus_buffer.scala 220:65] - node _T_599 = or(_T_583, _T_588) @[el2_lsu_bus_buffer.scala 220:97] - node _T_600 = or(_T_599, _T_593) @[el2_lsu_bus_buffer.scala 220:97] - node _T_601 = or(_T_600, _T_598) @[el2_lsu_bus_buffer.scala 220:97] - node _T_602 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[el2_lsu_bus_buffer.scala 221:60] + node _T_597 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 186:78] + node _T_598 = and(_T_596, _T_597) @[el2_lsu_bus_buffer.scala 186:65] + node _T_599 = or(_T_583, _T_588) @[el2_lsu_bus_buffer.scala 186:97] + node _T_600 = or(_T_599, _T_593) @[el2_lsu_bus_buffer.scala 186:97] + node _T_601 = or(_T_600, _T_598) @[el2_lsu_bus_buffer.scala 186:97] + node _T_602 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[el2_lsu_bus_buffer.scala 187:60] node _T_603 = bits(_T_602, 0, 0) @[Bitwise.scala 72:15] node _T_604 = mux(_T_603, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_605 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 221:78] - node _T_606 = and(_T_604, _T_605) @[el2_lsu_bus_buffer.scala 221:65] - node _T_607 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[el2_lsu_bus_buffer.scala 221:60] + node _T_605 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 187:78] + node _T_606 = and(_T_604, _T_605) @[el2_lsu_bus_buffer.scala 187:65] + node _T_607 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[el2_lsu_bus_buffer.scala 187:60] node _T_608 = bits(_T_607, 0, 0) @[Bitwise.scala 72:15] node _T_609 = mux(_T_608, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_610 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 221:78] - node _T_611 = and(_T_609, _T_610) @[el2_lsu_bus_buffer.scala 221:65] - node _T_612 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[el2_lsu_bus_buffer.scala 221:60] + node _T_610 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 187:78] + node _T_611 = and(_T_609, _T_610) @[el2_lsu_bus_buffer.scala 187:65] + node _T_612 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[el2_lsu_bus_buffer.scala 187:60] node _T_613 = bits(_T_612, 0, 0) @[Bitwise.scala 72:15] node _T_614 = mux(_T_613, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_615 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 221:78] - node _T_616 = and(_T_614, _T_615) @[el2_lsu_bus_buffer.scala 221:65] - node _T_617 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[el2_lsu_bus_buffer.scala 221:60] + node _T_615 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 187:78] + node _T_616 = and(_T_614, _T_615) @[el2_lsu_bus_buffer.scala 187:65] + node _T_617 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[el2_lsu_bus_buffer.scala 187:60] node _T_618 = bits(_T_617, 0, 0) @[Bitwise.scala 72:15] node _T_619 = mux(_T_618, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_620 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 221:78] - node _T_621 = and(_T_619, _T_620) @[el2_lsu_bus_buffer.scala 221:65] - node _T_622 = or(_T_606, _T_611) @[el2_lsu_bus_buffer.scala 221:97] - node _T_623 = or(_T_622, _T_616) @[el2_lsu_bus_buffer.scala 221:97] - node _T_624 = or(_T_623, _T_621) @[el2_lsu_bus_buffer.scala 221:97] - node _T_625 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[el2_lsu_bus_buffer.scala 222:60] + node _T_620 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 187:78] + node _T_621 = and(_T_619, _T_620) @[el2_lsu_bus_buffer.scala 187:65] + node _T_622 = or(_T_606, _T_611) @[el2_lsu_bus_buffer.scala 187:97] + node _T_623 = or(_T_622, _T_616) @[el2_lsu_bus_buffer.scala 187:97] + node _T_624 = or(_T_623, _T_621) @[el2_lsu_bus_buffer.scala 187:97] + node _T_625 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[el2_lsu_bus_buffer.scala 188:60] node _T_626 = bits(_T_625, 0, 0) @[Bitwise.scala 72:15] node _T_627 = mux(_T_626, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_628 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 222:78] - node _T_629 = and(_T_627, _T_628) @[el2_lsu_bus_buffer.scala 222:65] - node _T_630 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[el2_lsu_bus_buffer.scala 222:60] + node _T_628 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 188:78] + node _T_629 = and(_T_627, _T_628) @[el2_lsu_bus_buffer.scala 188:65] + node _T_630 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[el2_lsu_bus_buffer.scala 188:60] node _T_631 = bits(_T_630, 0, 0) @[Bitwise.scala 72:15] node _T_632 = mux(_T_631, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_633 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 222:78] - node _T_634 = and(_T_632, _T_633) @[el2_lsu_bus_buffer.scala 222:65] - node _T_635 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[el2_lsu_bus_buffer.scala 222:60] + node _T_633 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 188:78] + node _T_634 = and(_T_632, _T_633) @[el2_lsu_bus_buffer.scala 188:65] + node _T_635 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[el2_lsu_bus_buffer.scala 188:60] node _T_636 = bits(_T_635, 0, 0) @[Bitwise.scala 72:15] node _T_637 = mux(_T_636, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_638 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 222:78] - node _T_639 = and(_T_637, _T_638) @[el2_lsu_bus_buffer.scala 222:65] - node _T_640 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[el2_lsu_bus_buffer.scala 222:60] + node _T_638 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 188:78] + node _T_639 = and(_T_637, _T_638) @[el2_lsu_bus_buffer.scala 188:65] + node _T_640 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[el2_lsu_bus_buffer.scala 188:60] node _T_641 = bits(_T_640, 0, 0) @[Bitwise.scala 72:15] node _T_642 = mux(_T_641, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_643 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 222:78] - node _T_644 = and(_T_642, _T_643) @[el2_lsu_bus_buffer.scala 222:65] - node _T_645 = or(_T_629, _T_634) @[el2_lsu_bus_buffer.scala 222:97] - node _T_646 = or(_T_645, _T_639) @[el2_lsu_bus_buffer.scala 222:97] - node _T_647 = or(_T_646, _T_644) @[el2_lsu_bus_buffer.scala 222:97] + node _T_643 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 188:78] + node _T_644 = and(_T_642, _T_643) @[el2_lsu_bus_buffer.scala 188:65] + node _T_645 = or(_T_629, _T_634) @[el2_lsu_bus_buffer.scala 188:97] + node _T_646 = or(_T_645, _T_639) @[el2_lsu_bus_buffer.scala 188:97] + node _T_647 = or(_T_646, _T_644) @[el2_lsu_bus_buffer.scala 188:97] node _T_648 = cat(_T_624, _T_647) @[Cat.scala 29:58] node _T_649 = cat(_T_578, _T_601) @[Cat.scala 29:58] node _T_650 = cat(_T_649, _T_648) @[Cat.scala 29:58] - node _T_651 = and(ld_fwddata_buf_lo_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 223:32] - node _T_652 = or(_T_650, _T_651) @[el2_lsu_bus_buffer.scala 222:103] - io.ld_fwddata_buf_lo <= _T_652 @[el2_lsu_bus_buffer.scala 219:24] - node _T_653 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[el2_lsu_bus_buffer.scala 225:86] + node _T_651 = and(ld_fwddata_buf_lo_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 189:32] + node _T_652 = or(_T_650, _T_651) @[el2_lsu_bus_buffer.scala 188:103] + io.ld_fwddata_buf_lo <= _T_652 @[el2_lsu_bus_buffer.scala 185:24] + node _T_653 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[el2_lsu_bus_buffer.scala 191:86] node _T_654 = bits(_T_653, 0, 0) @[Bitwise.scala 72:15] node _T_655 = mux(_T_654, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_656 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 225:104] - node _T_657 = and(_T_655, _T_656) @[el2_lsu_bus_buffer.scala 225:91] - node _T_658 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[el2_lsu_bus_buffer.scala 225:86] + node _T_656 = bits(buf_data[0], 31, 24) @[el2_lsu_bus_buffer.scala 191:104] + node _T_657 = and(_T_655, _T_656) @[el2_lsu_bus_buffer.scala 191:91] + node _T_658 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[el2_lsu_bus_buffer.scala 191:86] node _T_659 = bits(_T_658, 0, 0) @[Bitwise.scala 72:15] node _T_660 = mux(_T_659, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_661 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 225:104] - node _T_662 = and(_T_660, _T_661) @[el2_lsu_bus_buffer.scala 225:91] - node _T_663 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[el2_lsu_bus_buffer.scala 225:86] + node _T_661 = bits(buf_data[1], 31, 24) @[el2_lsu_bus_buffer.scala 191:104] + node _T_662 = and(_T_660, _T_661) @[el2_lsu_bus_buffer.scala 191:91] + node _T_663 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[el2_lsu_bus_buffer.scala 191:86] node _T_664 = bits(_T_663, 0, 0) @[Bitwise.scala 72:15] node _T_665 = mux(_T_664, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_666 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 225:104] - node _T_667 = and(_T_665, _T_666) @[el2_lsu_bus_buffer.scala 225:91] - node _T_668 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[el2_lsu_bus_buffer.scala 225:86] + node _T_666 = bits(buf_data[2], 31, 24) @[el2_lsu_bus_buffer.scala 191:104] + node _T_667 = and(_T_665, _T_666) @[el2_lsu_bus_buffer.scala 191:91] + node _T_668 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[el2_lsu_bus_buffer.scala 191:86] node _T_669 = bits(_T_668, 0, 0) @[Bitwise.scala 72:15] node _T_670 = mux(_T_669, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_671 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 225:104] - node _T_672 = and(_T_670, _T_671) @[el2_lsu_bus_buffer.scala 225:91] - node _T_673 = or(_T_657, _T_662) @[el2_lsu_bus_buffer.scala 225:123] - node _T_674 = or(_T_673, _T_667) @[el2_lsu_bus_buffer.scala 225:123] - node _T_675 = or(_T_674, _T_672) @[el2_lsu_bus_buffer.scala 225:123] - node _T_676 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[el2_lsu_bus_buffer.scala 226:60] + node _T_671 = bits(buf_data[3], 31, 24) @[el2_lsu_bus_buffer.scala 191:104] + node _T_672 = and(_T_670, _T_671) @[el2_lsu_bus_buffer.scala 191:91] + node _T_673 = or(_T_657, _T_662) @[el2_lsu_bus_buffer.scala 191:123] + node _T_674 = or(_T_673, _T_667) @[el2_lsu_bus_buffer.scala 191:123] + node _T_675 = or(_T_674, _T_672) @[el2_lsu_bus_buffer.scala 191:123] + node _T_676 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[el2_lsu_bus_buffer.scala 192:60] node _T_677 = bits(_T_676, 0, 0) @[Bitwise.scala 72:15] node _T_678 = mux(_T_677, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_679 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 226:78] - node _T_680 = and(_T_678, _T_679) @[el2_lsu_bus_buffer.scala 226:65] - node _T_681 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[el2_lsu_bus_buffer.scala 226:60] + node _T_679 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 192:78] + node _T_680 = and(_T_678, _T_679) @[el2_lsu_bus_buffer.scala 192:65] + node _T_681 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[el2_lsu_bus_buffer.scala 192:60] node _T_682 = bits(_T_681, 0, 0) @[Bitwise.scala 72:15] node _T_683 = mux(_T_682, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_684 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 226:78] - node _T_685 = and(_T_683, _T_684) @[el2_lsu_bus_buffer.scala 226:65] - node _T_686 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[el2_lsu_bus_buffer.scala 226:60] + node _T_684 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 192:78] + node _T_685 = and(_T_683, _T_684) @[el2_lsu_bus_buffer.scala 192:65] + node _T_686 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[el2_lsu_bus_buffer.scala 192:60] node _T_687 = bits(_T_686, 0, 0) @[Bitwise.scala 72:15] node _T_688 = mux(_T_687, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_689 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 226:78] - node _T_690 = and(_T_688, _T_689) @[el2_lsu_bus_buffer.scala 226:65] - node _T_691 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[el2_lsu_bus_buffer.scala 226:60] + node _T_689 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 192:78] + node _T_690 = and(_T_688, _T_689) @[el2_lsu_bus_buffer.scala 192:65] + node _T_691 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[el2_lsu_bus_buffer.scala 192:60] node _T_692 = bits(_T_691, 0, 0) @[Bitwise.scala 72:15] node _T_693 = mux(_T_692, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_694 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 226:78] - node _T_695 = and(_T_693, _T_694) @[el2_lsu_bus_buffer.scala 226:65] - node _T_696 = or(_T_680, _T_685) @[el2_lsu_bus_buffer.scala 226:97] - node _T_697 = or(_T_696, _T_690) @[el2_lsu_bus_buffer.scala 226:97] - node _T_698 = or(_T_697, _T_695) @[el2_lsu_bus_buffer.scala 226:97] - node _T_699 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[el2_lsu_bus_buffer.scala 227:60] + node _T_694 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 192:78] + node _T_695 = and(_T_693, _T_694) @[el2_lsu_bus_buffer.scala 192:65] + node _T_696 = or(_T_680, _T_685) @[el2_lsu_bus_buffer.scala 192:97] + node _T_697 = or(_T_696, _T_690) @[el2_lsu_bus_buffer.scala 192:97] + node _T_698 = or(_T_697, _T_695) @[el2_lsu_bus_buffer.scala 192:97] + node _T_699 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[el2_lsu_bus_buffer.scala 193:60] node _T_700 = bits(_T_699, 0, 0) @[Bitwise.scala 72:15] node _T_701 = mux(_T_700, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_702 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 227:78] - node _T_703 = and(_T_701, _T_702) @[el2_lsu_bus_buffer.scala 227:65] - node _T_704 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[el2_lsu_bus_buffer.scala 227:60] + node _T_702 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 193:78] + node _T_703 = and(_T_701, _T_702) @[el2_lsu_bus_buffer.scala 193:65] + node _T_704 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[el2_lsu_bus_buffer.scala 193:60] node _T_705 = bits(_T_704, 0, 0) @[Bitwise.scala 72:15] node _T_706 = mux(_T_705, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_707 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 227:78] - node _T_708 = and(_T_706, _T_707) @[el2_lsu_bus_buffer.scala 227:65] - node _T_709 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[el2_lsu_bus_buffer.scala 227:60] + node _T_707 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 193:78] + node _T_708 = and(_T_706, _T_707) @[el2_lsu_bus_buffer.scala 193:65] + node _T_709 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[el2_lsu_bus_buffer.scala 193:60] node _T_710 = bits(_T_709, 0, 0) @[Bitwise.scala 72:15] node _T_711 = mux(_T_710, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_712 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 227:78] - node _T_713 = and(_T_711, _T_712) @[el2_lsu_bus_buffer.scala 227:65] - node _T_714 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[el2_lsu_bus_buffer.scala 227:60] + node _T_712 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 193:78] + node _T_713 = and(_T_711, _T_712) @[el2_lsu_bus_buffer.scala 193:65] + node _T_714 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[el2_lsu_bus_buffer.scala 193:60] node _T_715 = bits(_T_714, 0, 0) @[Bitwise.scala 72:15] node _T_716 = mux(_T_715, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_717 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 227:78] - node _T_718 = and(_T_716, _T_717) @[el2_lsu_bus_buffer.scala 227:65] - node _T_719 = or(_T_703, _T_708) @[el2_lsu_bus_buffer.scala 227:97] - node _T_720 = or(_T_719, _T_713) @[el2_lsu_bus_buffer.scala 227:97] - node _T_721 = or(_T_720, _T_718) @[el2_lsu_bus_buffer.scala 227:97] - node _T_722 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[el2_lsu_bus_buffer.scala 228:60] + node _T_717 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 193:78] + node _T_718 = and(_T_716, _T_717) @[el2_lsu_bus_buffer.scala 193:65] + node _T_719 = or(_T_703, _T_708) @[el2_lsu_bus_buffer.scala 193:97] + node _T_720 = or(_T_719, _T_713) @[el2_lsu_bus_buffer.scala 193:97] + node _T_721 = or(_T_720, _T_718) @[el2_lsu_bus_buffer.scala 193:97] + node _T_722 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[el2_lsu_bus_buffer.scala 194:60] node _T_723 = bits(_T_722, 0, 0) @[Bitwise.scala 72:15] node _T_724 = mux(_T_723, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_725 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 228:78] - node _T_726 = and(_T_724, _T_725) @[el2_lsu_bus_buffer.scala 228:65] - node _T_727 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[el2_lsu_bus_buffer.scala 228:60] + node _T_725 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 194:78] + node _T_726 = and(_T_724, _T_725) @[el2_lsu_bus_buffer.scala 194:65] + node _T_727 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[el2_lsu_bus_buffer.scala 194:60] node _T_728 = bits(_T_727, 0, 0) @[Bitwise.scala 72:15] node _T_729 = mux(_T_728, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_730 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 228:78] - node _T_731 = and(_T_729, _T_730) @[el2_lsu_bus_buffer.scala 228:65] - node _T_732 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[el2_lsu_bus_buffer.scala 228:60] + node _T_730 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 194:78] + node _T_731 = and(_T_729, _T_730) @[el2_lsu_bus_buffer.scala 194:65] + node _T_732 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[el2_lsu_bus_buffer.scala 194:60] node _T_733 = bits(_T_732, 0, 0) @[Bitwise.scala 72:15] node _T_734 = mux(_T_733, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_735 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 228:78] - node _T_736 = and(_T_734, _T_735) @[el2_lsu_bus_buffer.scala 228:65] - node _T_737 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[el2_lsu_bus_buffer.scala 228:60] + node _T_735 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 194:78] + node _T_736 = and(_T_734, _T_735) @[el2_lsu_bus_buffer.scala 194:65] + node _T_737 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[el2_lsu_bus_buffer.scala 194:60] node _T_738 = bits(_T_737, 0, 0) @[Bitwise.scala 72:15] node _T_739 = mux(_T_738, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_740 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 228:78] - node _T_741 = and(_T_739, _T_740) @[el2_lsu_bus_buffer.scala 228:65] - node _T_742 = or(_T_726, _T_731) @[el2_lsu_bus_buffer.scala 228:97] - node _T_743 = or(_T_742, _T_736) @[el2_lsu_bus_buffer.scala 228:97] - node _T_744 = or(_T_743, _T_741) @[el2_lsu_bus_buffer.scala 228:97] + node _T_740 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 194:78] + node _T_741 = and(_T_739, _T_740) @[el2_lsu_bus_buffer.scala 194:65] + node _T_742 = or(_T_726, _T_731) @[el2_lsu_bus_buffer.scala 194:97] + node _T_743 = or(_T_742, _T_736) @[el2_lsu_bus_buffer.scala 194:97] + node _T_744 = or(_T_743, _T_741) @[el2_lsu_bus_buffer.scala 194:97] node _T_745 = cat(_T_721, _T_744) @[Cat.scala 29:58] node _T_746 = cat(_T_675, _T_698) @[Cat.scala 29:58] node _T_747 = cat(_T_746, _T_745) @[Cat.scala 29:58] - node _T_748 = and(ld_fwddata_buf_hi_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 229:32] - node _T_749 = or(_T_747, _T_748) @[el2_lsu_bus_buffer.scala 228:103] - io.ld_fwddata_buf_hi <= _T_749 @[el2_lsu_bus_buffer.scala 225:24] - node bus_coalescing_disable = or(io.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 231:65] + node _T_748 = and(ld_fwddata_buf_hi_initial, ibuf_data) @[el2_lsu_bus_buffer.scala 195:32] + node _T_749 = or(_T_747, _T_748) @[el2_lsu_bus_buffer.scala 194:103] + io.ld_fwddata_buf_hi <= _T_749 @[el2_lsu_bus_buffer.scala 191:24] + node bus_coalescing_disable = or(io.tlu_busbuff.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:77] node _T_750 = mux(io.lsu_pkt_r.bits.by, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_751 = mux(io.lsu_pkt_r.bits.half, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_752 = mux(io.lsu_pkt_r.bits.word, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -9296,19 +9296,19 @@ circuit el2_lsu : node _T_754 = or(_T_753, _T_752) @[Mux.scala 27:72] wire ldst_byteen_r : UInt<4> @[Mux.scala 27:72] ldst_byteen_r <= _T_754 @[Mux.scala 27:72] - node _T_755 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 236:50] - node _T_756 = eq(_T_755, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 236:55] - node _T_757 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 237:19] - node _T_758 = eq(_T_757, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 237:24] - node _T_759 = bits(ldst_byteen_r, 3, 3) @[el2_lsu_bus_buffer.scala 237:60] + node _T_755 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 202:50] + node _T_756 = eq(_T_755, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 202:55] + node _T_757 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 203:19] + node _T_758 = eq(_T_757, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 203:24] + node _T_759 = bits(ldst_byteen_r, 3, 3) @[el2_lsu_bus_buffer.scala 203:60] node _T_760 = cat(UInt<3>("h00"), _T_759) @[Cat.scala 29:58] - node _T_761 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 238:19] - node _T_762 = eq(_T_761, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 238:24] - node _T_763 = bits(ldst_byteen_r, 3, 2) @[el2_lsu_bus_buffer.scala 238:60] + node _T_761 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 204:19] + node _T_762 = eq(_T_761, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 204:24] + node _T_763 = bits(ldst_byteen_r, 3, 2) @[el2_lsu_bus_buffer.scala 204:60] node _T_764 = cat(UInt<2>("h00"), _T_763) @[Cat.scala 29:58] - node _T_765 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 239:19] - node _T_766 = eq(_T_765, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 239:24] - node _T_767 = bits(ldst_byteen_r, 3, 1) @[el2_lsu_bus_buffer.scala 239:60] + node _T_765 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 205:19] + node _T_766 = eq(_T_765, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 205:24] + node _T_767 = bits(ldst_byteen_r, 3, 1) @[el2_lsu_bus_buffer.scala 205:60] node _T_768 = cat(UInt<1>("h00"), _T_767) @[Cat.scala 29:58] node _T_769 = mux(_T_756, UInt<4>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_770 = mux(_T_758, _T_760, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9319,19 +9319,19 @@ circuit el2_lsu : node _T_775 = or(_T_774, _T_772) @[Mux.scala 27:72] wire ldst_byteen_hi_r : UInt<4> @[Mux.scala 27:72] ldst_byteen_hi_r <= _T_775 @[Mux.scala 27:72] - node _T_776 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 240:50] - node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 240:55] - node _T_778 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 241:19] - node _T_779 = eq(_T_778, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 241:24] - node _T_780 = bits(ldst_byteen_r, 2, 0) @[el2_lsu_bus_buffer.scala 241:50] + node _T_776 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 206:50] + node _T_777 = eq(_T_776, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:55] + node _T_778 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 207:19] + node _T_779 = eq(_T_778, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 207:24] + node _T_780 = bits(ldst_byteen_r, 2, 0) @[el2_lsu_bus_buffer.scala 207:50] node _T_781 = cat(_T_780, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_782 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 242:19] - node _T_783 = eq(_T_782, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 242:24] - node _T_784 = bits(ldst_byteen_r, 1, 0) @[el2_lsu_bus_buffer.scala 242:50] + node _T_782 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 208:19] + node _T_783 = eq(_T_782, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 208:24] + node _T_784 = bits(ldst_byteen_r, 1, 0) @[el2_lsu_bus_buffer.scala 208:50] node _T_785 = cat(_T_784, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_786 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 243:19] - node _T_787 = eq(_T_786, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 243:24] - node _T_788 = bits(ldst_byteen_r, 0, 0) @[el2_lsu_bus_buffer.scala 243:50] + node _T_786 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 209:19] + node _T_787 = eq(_T_786, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 209:24] + node _T_788 = bits(ldst_byteen_r, 0, 0) @[el2_lsu_bus_buffer.scala 209:50] node _T_789 = cat(_T_788, UInt<3>("h00")) @[Cat.scala 29:58] node _T_790 = mux(_T_777, ldst_byteen_r, UInt<1>("h00")) @[Mux.scala 27:72] node _T_791 = mux(_T_779, _T_781, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9342,19 +9342,19 @@ circuit el2_lsu : node _T_796 = or(_T_795, _T_793) @[Mux.scala 27:72] wire ldst_byteen_lo_r : UInt<4> @[Mux.scala 27:72] ldst_byteen_lo_r <= _T_796 @[Mux.scala 27:72] - node _T_797 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 245:49] - node _T_798 = eq(_T_797, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 245:54] - node _T_799 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 246:19] - node _T_800 = eq(_T_799, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 246:24] - node _T_801 = bits(io.store_data_r, 31, 24) @[el2_lsu_bus_buffer.scala 246:64] + node _T_797 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 211:49] + node _T_798 = eq(_T_797, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 211:54] + node _T_799 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 212:19] + node _T_800 = eq(_T_799, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 212:24] + node _T_801 = bits(io.store_data_r, 31, 24) @[el2_lsu_bus_buffer.scala 212:64] node _T_802 = cat(UInt<24>("h00"), _T_801) @[Cat.scala 29:58] - node _T_803 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 247:19] - node _T_804 = eq(_T_803, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 247:24] - node _T_805 = bits(io.store_data_r, 31, 16) @[el2_lsu_bus_buffer.scala 247:63] + node _T_803 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 213:19] + node _T_804 = eq(_T_803, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 213:24] + node _T_805 = bits(io.store_data_r, 31, 16) @[el2_lsu_bus_buffer.scala 213:63] node _T_806 = cat(UInt<16>("h00"), _T_805) @[Cat.scala 29:58] - node _T_807 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 248:19] - node _T_808 = eq(_T_807, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 248:24] - node _T_809 = bits(io.store_data_r, 31, 8) @[el2_lsu_bus_buffer.scala 248:62] + node _T_807 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 214:19] + node _T_808 = eq(_T_807, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 214:24] + node _T_809 = bits(io.store_data_r, 31, 8) @[el2_lsu_bus_buffer.scala 214:62] node _T_810 = cat(UInt<8>("h00"), _T_809) @[Cat.scala 29:58] node _T_811 = mux(_T_798, UInt<32>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_812 = mux(_T_800, _T_802, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9365,19 +9365,19 @@ circuit el2_lsu : node _T_817 = or(_T_816, _T_814) @[Mux.scala 27:72] wire store_data_hi_r : UInt<32> @[Mux.scala 27:72] store_data_hi_r <= _T_817 @[Mux.scala 27:72] - node _T_818 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 250:49] - node _T_819 = eq(_T_818, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 250:54] - node _T_820 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 251:19] - node _T_821 = eq(_T_820, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 251:24] - node _T_822 = bits(io.store_data_r, 23, 0) @[el2_lsu_bus_buffer.scala 251:52] + node _T_818 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 216:49] + node _T_819 = eq(_T_818, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 216:54] + node _T_820 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 217:19] + node _T_821 = eq(_T_820, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 217:24] + node _T_822 = bits(io.store_data_r, 23, 0) @[el2_lsu_bus_buffer.scala 217:52] node _T_823 = cat(_T_822, UInt<8>("h00")) @[Cat.scala 29:58] - node _T_824 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 252:19] - node _T_825 = eq(_T_824, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 252:24] - node _T_826 = bits(io.store_data_r, 15, 0) @[el2_lsu_bus_buffer.scala 252:52] + node _T_824 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 218:19] + node _T_825 = eq(_T_824, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 218:24] + node _T_826 = bits(io.store_data_r, 15, 0) @[el2_lsu_bus_buffer.scala 218:52] node _T_827 = cat(_T_826, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_828 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 253:19] - node _T_829 = eq(_T_828, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 253:24] - node _T_830 = bits(io.store_data_r, 7, 0) @[el2_lsu_bus_buffer.scala 253:52] + node _T_828 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 219:19] + node _T_829 = eq(_T_828, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 219:24] + node _T_830 = bits(io.store_data_r, 7, 0) @[el2_lsu_bus_buffer.scala 219:52] node _T_831 = cat(_T_830, UInt<24>("h00")) @[Cat.scala 29:58] node _T_832 = mux(_T_819, io.store_data_r, UInt<1>("h00")) @[Mux.scala 27:72] node _T_833 = mux(_T_821, _T_823, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9388,13 +9388,13 @@ circuit el2_lsu : node _T_838 = or(_T_837, _T_835) @[Mux.scala 27:72] wire store_data_lo_r : UInt<32> @[Mux.scala 27:72] store_data_lo_r <= _T_838 @[Mux.scala 27:72] - node _T_839 = bits(io.lsu_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 256:36] - node _T_840 = bits(io.end_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 256:57] - node ldst_samedw_r = eq(_T_839, _T_840) @[el2_lsu_bus_buffer.scala 256:40] - node _T_841 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 257:72] - node _T_842 = eq(_T_841, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:79] - node _T_843 = bits(io.lsu_addr_r, 0, 0) @[el2_lsu_bus_buffer.scala 258:45] - node _T_844 = eq(_T_843, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 258:31] + node _T_839 = bits(io.lsu_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 222:36] + node _T_840 = bits(io.end_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 222:57] + node ldst_samedw_r = eq(_T_839, _T_840) @[el2_lsu_bus_buffer.scala 222:40] + node _T_841 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 223:72] + node _T_842 = eq(_T_841, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 223:79] + node _T_843 = bits(io.lsu_addr_r, 0, 0) @[el2_lsu_bus_buffer.scala 224:45] + node _T_844 = eq(_T_843, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 224:31] node _T_845 = mux(io.lsu_pkt_r.bits.word, _T_842, UInt<1>("h00")) @[Mux.scala 27:72] node _T_846 = mux(io.lsu_pkt_r.bits.half, _T_844, UInt<1>("h00")) @[Mux.scala 27:72] node _T_847 = mux(io.lsu_pkt_r.bits.by, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -9402,26 +9402,26 @@ circuit el2_lsu : node _T_849 = or(_T_848, _T_847) @[Mux.scala 27:72] wire is_aligned_r : UInt<1> @[Mux.scala 27:72] is_aligned_r <= _T_849 @[Mux.scala 27:72] - node _T_850 = or(io.lsu_pkt_r.bits.load, io.no_word_merge_r) @[el2_lsu_bus_buffer.scala 260:60] - node _T_851 = and(io.lsu_busreq_r, _T_850) @[el2_lsu_bus_buffer.scala 260:34] - node _T_852 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 260:84] - node ibuf_byp = and(_T_851, _T_852) @[el2_lsu_bus_buffer.scala 260:82] - node _T_853 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 261:36] - node _T_854 = eq(ibuf_byp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 261:56] - node ibuf_wr_en = and(_T_853, _T_854) @[el2_lsu_bus_buffer.scala 261:54] + node _T_850 = or(io.lsu_pkt_r.bits.load, io.no_word_merge_r) @[el2_lsu_bus_buffer.scala 226:60] + node _T_851 = and(io.lsu_busreq_r, _T_850) @[el2_lsu_bus_buffer.scala 226:34] + node _T_852 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 226:84] + node ibuf_byp = and(_T_851, _T_852) @[el2_lsu_bus_buffer.scala 226:82] + node _T_853 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 227:36] + node _T_854 = eq(ibuf_byp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 227:56] + node ibuf_wr_en = and(_T_853, _T_854) @[el2_lsu_bus_buffer.scala 227:54] wire ibuf_drain_vld : UInt<1> ibuf_drain_vld <= UInt<1>("h00") - node _T_855 = eq(ibuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 263:36] - node _T_856 = and(ibuf_drain_vld, _T_855) @[el2_lsu_bus_buffer.scala 263:34] - node ibuf_rst = or(_T_856, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 263:49] - node _T_857 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 264:44] - node _T_858 = and(io.lsu_busreq_m, _T_857) @[el2_lsu_bus_buffer.scala 264:42] - node _T_859 = and(_T_858, ibuf_valid) @[el2_lsu_bus_buffer.scala 264:61] - node _T_860 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 264:112] - node _T_861 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 264:137] - node _T_862 = neq(_T_860, _T_861) @[el2_lsu_bus_buffer.scala 264:120] - node _T_863 = or(io.lsu_pkt_m.bits.load, _T_862) @[el2_lsu_bus_buffer.scala 264:100] - node ibuf_force_drain = and(_T_859, _T_863) @[el2_lsu_bus_buffer.scala 264:74] + node _T_855 = eq(ibuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 229:36] + node _T_856 = and(ibuf_drain_vld, _T_855) @[el2_lsu_bus_buffer.scala 229:34] + node ibuf_rst = or(_T_856, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 229:49] + node _T_857 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 230:44] + node _T_858 = and(io.lsu_busreq_m, _T_857) @[el2_lsu_bus_buffer.scala 230:42] + node _T_859 = and(_T_858, ibuf_valid) @[el2_lsu_bus_buffer.scala 230:61] + node _T_860 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 230:112] + node _T_861 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 230:137] + node _T_862 = neq(_T_860, _T_861) @[el2_lsu_bus_buffer.scala 230:120] + node _T_863 = or(io.lsu_pkt_m.bits.load, _T_862) @[el2_lsu_bus_buffer.scala 230:100] + node ibuf_force_drain = and(_T_859, _T_863) @[el2_lsu_bus_buffer.scala 230:74] wire ibuf_sideeffect : UInt<1> ibuf_sideeffect <= UInt<1>("h00") wire ibuf_timer : UInt<3> @@ -9430,175 +9430,175 @@ circuit el2_lsu : ibuf_merge_en <= UInt<1>("h00") wire ibuf_merge_in : UInt<1> ibuf_merge_in <= UInt<1>("h00") - node _T_864 = eq(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 269:62] - node _T_865 = or(ibuf_wr_en, _T_864) @[el2_lsu_bus_buffer.scala 269:48] - node _T_866 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 269:98] - node _T_867 = eq(_T_866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 269:82] - node _T_868 = and(_T_865, _T_867) @[el2_lsu_bus_buffer.scala 269:80] - node _T_869 = or(_T_868, ibuf_byp) @[el2_lsu_bus_buffer.scala 270:5] - node _T_870 = or(_T_869, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 270:16] - node _T_871 = or(_T_870, ibuf_sideeffect) @[el2_lsu_bus_buffer.scala 270:35] - node _T_872 = eq(ibuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 270:55] - node _T_873 = or(_T_871, _T_872) @[el2_lsu_bus_buffer.scala 270:53] - node _T_874 = or(_T_873, bus_coalescing_disable) @[el2_lsu_bus_buffer.scala 270:67] - node _T_875 = and(ibuf_valid, _T_874) @[el2_lsu_bus_buffer.scala 269:32] - ibuf_drain_vld <= _T_875 @[el2_lsu_bus_buffer.scala 269:18] + node _T_864 = eq(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 235:62] + node _T_865 = or(ibuf_wr_en, _T_864) @[el2_lsu_bus_buffer.scala 235:48] + node _T_866 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 235:98] + node _T_867 = eq(_T_866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 235:82] + node _T_868 = and(_T_865, _T_867) @[el2_lsu_bus_buffer.scala 235:80] + node _T_869 = or(_T_868, ibuf_byp) @[el2_lsu_bus_buffer.scala 236:5] + node _T_870 = or(_T_869, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 236:16] + node _T_871 = or(_T_870, ibuf_sideeffect) @[el2_lsu_bus_buffer.scala 236:35] + node _T_872 = eq(ibuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 236:55] + node _T_873 = or(_T_871, _T_872) @[el2_lsu_bus_buffer.scala 236:53] + node _T_874 = or(_T_873, bus_coalescing_disable) @[el2_lsu_bus_buffer.scala 236:67] + node _T_875 = and(ibuf_valid, _T_874) @[el2_lsu_bus_buffer.scala 235:32] + ibuf_drain_vld <= _T_875 @[el2_lsu_bus_buffer.scala 235:18] wire ibuf_tag : UInt<2> ibuf_tag <= UInt<1>("h00") wire WrPtr1_r : UInt<2> WrPtr1_r <= UInt<1>("h00") wire WrPtr0_r : UInt<2> WrPtr0_r <= UInt<1>("h00") - node _T_876 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 275:39] - node _T_877 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[el2_lsu_bus_buffer.scala 275:69] - node ibuf_tag_in = mux(_T_876, ibuf_tag, _T_877) @[el2_lsu_bus_buffer.scala 275:24] + node _T_876 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 241:39] + node _T_877 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[el2_lsu_bus_buffer.scala 241:69] + node ibuf_tag_in = mux(_T_876, ibuf_tag, _T_877) @[el2_lsu_bus_buffer.scala 241:24] node ibuf_sz_in = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 278:25] - node _T_878 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 279:42] - node _T_879 = bits(ibuf_byteen, 3, 0) @[el2_lsu_bus_buffer.scala 279:70] - node _T_880 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 279:95] - node _T_881 = or(_T_879, _T_880) @[el2_lsu_bus_buffer.scala 279:77] - node _T_882 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 280:41] - node _T_883 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 280:65] - node _T_884 = mux(io.ldst_dual_r, _T_882, _T_883) @[el2_lsu_bus_buffer.scala 280:8] - node ibuf_byteen_in = mux(_T_878, _T_881, _T_884) @[el2_lsu_bus_buffer.scala 279:27] - node _T_885 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 283:61] - node _T_886 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 284:25] - node _T_887 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 284:45] - node _T_888 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 284:76] - node _T_889 = mux(_T_886, _T_887, _T_888) @[el2_lsu_bus_buffer.scala 284:8] - node _T_890 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_buffer.scala 285:40] - node _T_891 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 285:77] - node _T_892 = mux(io.ldst_dual_r, _T_890, _T_891) @[el2_lsu_bus_buffer.scala 285:8] - node _T_893 = mux(_T_885, _T_889, _T_892) @[el2_lsu_bus_buffer.scala 283:46] - node _T_894 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 283:61] - node _T_895 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 284:25] - node _T_896 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 284:45] - node _T_897 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 284:76] - node _T_898 = mux(_T_895, _T_896, _T_897) @[el2_lsu_bus_buffer.scala 284:8] - node _T_899 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_buffer.scala 285:40] - node _T_900 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 285:77] - node _T_901 = mux(io.ldst_dual_r, _T_899, _T_900) @[el2_lsu_bus_buffer.scala 285:8] - node _T_902 = mux(_T_894, _T_898, _T_901) @[el2_lsu_bus_buffer.scala 283:46] - node _T_903 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 283:61] - node _T_904 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 284:25] - node _T_905 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 284:45] - node _T_906 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 284:76] - node _T_907 = mux(_T_904, _T_905, _T_906) @[el2_lsu_bus_buffer.scala 284:8] - node _T_908 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_buffer.scala 285:40] - node _T_909 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 285:77] - node _T_910 = mux(io.ldst_dual_r, _T_908, _T_909) @[el2_lsu_bus_buffer.scala 285:8] - node _T_911 = mux(_T_903, _T_907, _T_910) @[el2_lsu_bus_buffer.scala 283:46] - node _T_912 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 283:61] - node _T_913 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 284:25] - node _T_914 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 284:45] - node _T_915 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 284:76] - node _T_916 = mux(_T_913, _T_914, _T_915) @[el2_lsu_bus_buffer.scala 284:8] - node _T_917 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_buffer.scala 285:40] - node _T_918 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 285:77] - node _T_919 = mux(io.ldst_dual_r, _T_917, _T_918) @[el2_lsu_bus_buffer.scala 285:8] - node _T_920 = mux(_T_912, _T_916, _T_919) @[el2_lsu_bus_buffer.scala 283:46] + node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 244:25] + node _T_878 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 245:42] + node _T_879 = bits(ibuf_byteen, 3, 0) @[el2_lsu_bus_buffer.scala 245:70] + node _T_880 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 245:95] + node _T_881 = or(_T_879, _T_880) @[el2_lsu_bus_buffer.scala 245:77] + node _T_882 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 246:41] + node _T_883 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 246:65] + node _T_884 = mux(io.ldst_dual_r, _T_882, _T_883) @[el2_lsu_bus_buffer.scala 246:8] + node ibuf_byteen_in = mux(_T_878, _T_881, _T_884) @[el2_lsu_bus_buffer.scala 245:27] + node _T_885 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 249:61] + node _T_886 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 250:25] + node _T_887 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 250:45] + node _T_888 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 250:76] + node _T_889 = mux(_T_886, _T_887, _T_888) @[el2_lsu_bus_buffer.scala 250:8] + node _T_890 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_buffer.scala 251:40] + node _T_891 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 251:77] + node _T_892 = mux(io.ldst_dual_r, _T_890, _T_891) @[el2_lsu_bus_buffer.scala 251:8] + node _T_893 = mux(_T_885, _T_889, _T_892) @[el2_lsu_bus_buffer.scala 249:46] + node _T_894 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 249:61] + node _T_895 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 250:25] + node _T_896 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 250:45] + node _T_897 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 250:76] + node _T_898 = mux(_T_895, _T_896, _T_897) @[el2_lsu_bus_buffer.scala 250:8] + node _T_899 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_buffer.scala 251:40] + node _T_900 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 251:77] + node _T_901 = mux(io.ldst_dual_r, _T_899, _T_900) @[el2_lsu_bus_buffer.scala 251:8] + node _T_902 = mux(_T_894, _T_898, _T_901) @[el2_lsu_bus_buffer.scala 249:46] + node _T_903 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 249:61] + node _T_904 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 250:25] + node _T_905 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 250:45] + node _T_906 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 250:76] + node _T_907 = mux(_T_904, _T_905, _T_906) @[el2_lsu_bus_buffer.scala 250:8] + node _T_908 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_buffer.scala 251:40] + node _T_909 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 251:77] + node _T_910 = mux(io.ldst_dual_r, _T_908, _T_909) @[el2_lsu_bus_buffer.scala 251:8] + node _T_911 = mux(_T_903, _T_907, _T_910) @[el2_lsu_bus_buffer.scala 249:46] + node _T_912 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 249:61] + node _T_913 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 250:25] + node _T_914 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 250:45] + node _T_915 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 250:76] + node _T_916 = mux(_T_913, _T_914, _T_915) @[el2_lsu_bus_buffer.scala 250:8] + node _T_917 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_buffer.scala 251:40] + node _T_918 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 251:77] + node _T_919 = mux(io.ldst_dual_r, _T_917, _T_918) @[el2_lsu_bus_buffer.scala 251:8] + node _T_920 = mux(_T_912, _T_916, _T_919) @[el2_lsu_bus_buffer.scala 249:46] node _T_921 = cat(_T_920, _T_911) @[Cat.scala 29:58] node _T_922 = cat(_T_921, _T_902) @[Cat.scala 29:58] node ibuf_data_in = cat(_T_922, _T_893) @[Cat.scala 29:58] - node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 286:59] - node _T_924 = bits(_T_923, 0, 0) @[el2_lsu_bus_buffer.scala 286:79] - node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 286:93] - node _T_926 = tail(_T_925, 1) @[el2_lsu_bus_buffer.scala 286:93] - node _T_927 = mux(_T_924, _T_926, ibuf_timer) @[el2_lsu_bus_buffer.scala 286:47] - node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_927) @[el2_lsu_bus_buffer.scala 286:26] - node _T_928 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 288:36] - node _T_929 = and(_T_928, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 288:54] - node _T_930 = and(_T_929, ibuf_valid) @[el2_lsu_bus_buffer.scala 288:80] - node _T_931 = and(_T_930, ibuf_write) @[el2_lsu_bus_buffer.scala 288:93] - node _T_932 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_buffer.scala 288:122] - node _T_933 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 288:142] - node _T_934 = eq(_T_932, _T_933) @[el2_lsu_bus_buffer.scala 288:129] - node _T_935 = and(_T_931, _T_934) @[el2_lsu_bus_buffer.scala 288:106] - node _T_936 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:152] - node _T_937 = and(_T_935, _T_936) @[el2_lsu_bus_buffer.scala 288:150] - node _T_938 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:175] - node _T_939 = and(_T_937, _T_938) @[el2_lsu_bus_buffer.scala 288:173] - ibuf_merge_en <= _T_939 @[el2_lsu_bus_buffer.scala 288:17] - node _T_940 = eq(io.ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 289:20] - ibuf_merge_in <= _T_940 @[el2_lsu_bus_buffer.scala 289:17] - node _T_941 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 290:65] - node _T_942 = and(ibuf_merge_en, _T_941) @[el2_lsu_bus_buffer.scala 290:63] - node _T_943 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 290:92] - node _T_944 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 290:114] - node _T_945 = or(_T_943, _T_944) @[el2_lsu_bus_buffer.scala 290:96] - node _T_946 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 290:130] - node _T_947 = mux(_T_942, _T_945, _T_946) @[el2_lsu_bus_buffer.scala 290:48] - node _T_948 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 290:65] - node _T_949 = and(ibuf_merge_en, _T_948) @[el2_lsu_bus_buffer.scala 290:63] - node _T_950 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 290:92] - node _T_951 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 290:114] - node _T_952 = or(_T_950, _T_951) @[el2_lsu_bus_buffer.scala 290:96] - node _T_953 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 290:130] - node _T_954 = mux(_T_949, _T_952, _T_953) @[el2_lsu_bus_buffer.scala 290:48] - node _T_955 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 290:65] - node _T_956 = and(ibuf_merge_en, _T_955) @[el2_lsu_bus_buffer.scala 290:63] - node _T_957 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 290:92] - node _T_958 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 290:114] - node _T_959 = or(_T_957, _T_958) @[el2_lsu_bus_buffer.scala 290:96] - node _T_960 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 290:130] - node _T_961 = mux(_T_956, _T_959, _T_960) @[el2_lsu_bus_buffer.scala 290:48] - node _T_962 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 290:65] - node _T_963 = and(ibuf_merge_en, _T_962) @[el2_lsu_bus_buffer.scala 290:63] - node _T_964 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 290:92] - node _T_965 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 290:114] - node _T_966 = or(_T_964, _T_965) @[el2_lsu_bus_buffer.scala 290:96] - node _T_967 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 290:130] - node _T_968 = mux(_T_963, _T_966, _T_967) @[el2_lsu_bus_buffer.scala 290:48] + node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 252:59] + node _T_924 = bits(_T_923, 0, 0) @[el2_lsu_bus_buffer.scala 252:79] + node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 252:93] + node _T_926 = tail(_T_925, 1) @[el2_lsu_bus_buffer.scala 252:93] + node _T_927 = mux(_T_924, _T_926, ibuf_timer) @[el2_lsu_bus_buffer.scala 252:47] + node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_927) @[el2_lsu_bus_buffer.scala 252:26] + node _T_928 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 254:36] + node _T_929 = and(_T_928, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 254:54] + node _T_930 = and(_T_929, ibuf_valid) @[el2_lsu_bus_buffer.scala 254:80] + node _T_931 = and(_T_930, ibuf_write) @[el2_lsu_bus_buffer.scala 254:93] + node _T_932 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_buffer.scala 254:122] + node _T_933 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 254:142] + node _T_934 = eq(_T_932, _T_933) @[el2_lsu_bus_buffer.scala 254:129] + node _T_935 = and(_T_931, _T_934) @[el2_lsu_bus_buffer.scala 254:106] + node _T_936 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 254:152] + node _T_937 = and(_T_935, _T_936) @[el2_lsu_bus_buffer.scala 254:150] + node _T_938 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 254:175] + node _T_939 = and(_T_937, _T_938) @[el2_lsu_bus_buffer.scala 254:173] + ibuf_merge_en <= _T_939 @[el2_lsu_bus_buffer.scala 254:17] + node _T_940 = eq(io.ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 255:20] + ibuf_merge_in <= _T_940 @[el2_lsu_bus_buffer.scala 255:17] + node _T_941 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 256:65] + node _T_942 = and(ibuf_merge_en, _T_941) @[el2_lsu_bus_buffer.scala 256:63] + node _T_943 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 256:92] + node _T_944 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 256:114] + node _T_945 = or(_T_943, _T_944) @[el2_lsu_bus_buffer.scala 256:96] + node _T_946 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 256:130] + node _T_947 = mux(_T_942, _T_945, _T_946) @[el2_lsu_bus_buffer.scala 256:48] + node _T_948 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 256:65] + node _T_949 = and(ibuf_merge_en, _T_948) @[el2_lsu_bus_buffer.scala 256:63] + node _T_950 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 256:92] + node _T_951 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 256:114] + node _T_952 = or(_T_950, _T_951) @[el2_lsu_bus_buffer.scala 256:96] + node _T_953 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 256:130] + node _T_954 = mux(_T_949, _T_952, _T_953) @[el2_lsu_bus_buffer.scala 256:48] + node _T_955 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 256:65] + node _T_956 = and(ibuf_merge_en, _T_955) @[el2_lsu_bus_buffer.scala 256:63] + node _T_957 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 256:92] + node _T_958 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 256:114] + node _T_959 = or(_T_957, _T_958) @[el2_lsu_bus_buffer.scala 256:96] + node _T_960 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 256:130] + node _T_961 = mux(_T_956, _T_959, _T_960) @[el2_lsu_bus_buffer.scala 256:48] + node _T_962 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 256:65] + node _T_963 = and(ibuf_merge_en, _T_962) @[el2_lsu_bus_buffer.scala 256:63] + node _T_964 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 256:92] + node _T_965 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 256:114] + node _T_966 = or(_T_964, _T_965) @[el2_lsu_bus_buffer.scala 256:96] + node _T_967 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 256:130] + node _T_968 = mux(_T_963, _T_966, _T_967) @[el2_lsu_bus_buffer.scala 256:48] node _T_969 = cat(_T_968, _T_961) @[Cat.scala 29:58] node _T_970 = cat(_T_969, _T_954) @[Cat.scala 29:58] node ibuf_byteen_out = cat(_T_970, _T_947) @[Cat.scala 29:58] - node _T_971 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:62] - node _T_972 = and(ibuf_merge_en, _T_971) @[el2_lsu_bus_buffer.scala 291:60] - node _T_973 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 291:98] - node _T_974 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 291:118] - node _T_975 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 291:143] - node _T_976 = mux(_T_973, _T_974, _T_975) @[el2_lsu_bus_buffer.scala 291:81] - node _T_977 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 291:169] - node _T_978 = mux(_T_972, _T_976, _T_977) @[el2_lsu_bus_buffer.scala 291:45] - node _T_979 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:62] - node _T_980 = and(ibuf_merge_en, _T_979) @[el2_lsu_bus_buffer.scala 291:60] - node _T_981 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 291:98] - node _T_982 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 291:118] - node _T_983 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 291:143] - node _T_984 = mux(_T_981, _T_982, _T_983) @[el2_lsu_bus_buffer.scala 291:81] - node _T_985 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 291:169] - node _T_986 = mux(_T_980, _T_984, _T_985) @[el2_lsu_bus_buffer.scala 291:45] - node _T_987 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:62] - node _T_988 = and(ibuf_merge_en, _T_987) @[el2_lsu_bus_buffer.scala 291:60] - node _T_989 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 291:98] - node _T_990 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 291:118] - node _T_991 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 291:143] - node _T_992 = mux(_T_989, _T_990, _T_991) @[el2_lsu_bus_buffer.scala 291:81] - node _T_993 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 291:169] - node _T_994 = mux(_T_988, _T_992, _T_993) @[el2_lsu_bus_buffer.scala 291:45] - node _T_995 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:62] - node _T_996 = and(ibuf_merge_en, _T_995) @[el2_lsu_bus_buffer.scala 291:60] - node _T_997 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 291:98] - node _T_998 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 291:118] - node _T_999 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 291:143] - node _T_1000 = mux(_T_997, _T_998, _T_999) @[el2_lsu_bus_buffer.scala 291:81] - node _T_1001 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 291:169] - node _T_1002 = mux(_T_996, _T_1000, _T_1001) @[el2_lsu_bus_buffer.scala 291:45] + node _T_971 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:62] + node _T_972 = and(ibuf_merge_en, _T_971) @[el2_lsu_bus_buffer.scala 257:60] + node _T_973 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 257:98] + node _T_974 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 257:118] + node _T_975 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 257:143] + node _T_976 = mux(_T_973, _T_974, _T_975) @[el2_lsu_bus_buffer.scala 257:81] + node _T_977 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 257:169] + node _T_978 = mux(_T_972, _T_976, _T_977) @[el2_lsu_bus_buffer.scala 257:45] + node _T_979 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:62] + node _T_980 = and(ibuf_merge_en, _T_979) @[el2_lsu_bus_buffer.scala 257:60] + node _T_981 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 257:98] + node _T_982 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 257:118] + node _T_983 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 257:143] + node _T_984 = mux(_T_981, _T_982, _T_983) @[el2_lsu_bus_buffer.scala 257:81] + node _T_985 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 257:169] + node _T_986 = mux(_T_980, _T_984, _T_985) @[el2_lsu_bus_buffer.scala 257:45] + node _T_987 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:62] + node _T_988 = and(ibuf_merge_en, _T_987) @[el2_lsu_bus_buffer.scala 257:60] + node _T_989 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 257:98] + node _T_990 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 257:118] + node _T_991 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 257:143] + node _T_992 = mux(_T_989, _T_990, _T_991) @[el2_lsu_bus_buffer.scala 257:81] + node _T_993 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 257:169] + node _T_994 = mux(_T_988, _T_992, _T_993) @[el2_lsu_bus_buffer.scala 257:45] + node _T_995 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 257:62] + node _T_996 = and(ibuf_merge_en, _T_995) @[el2_lsu_bus_buffer.scala 257:60] + node _T_997 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 257:98] + node _T_998 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 257:118] + node _T_999 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 257:143] + node _T_1000 = mux(_T_997, _T_998, _T_999) @[el2_lsu_bus_buffer.scala 257:81] + node _T_1001 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 257:169] + node _T_1002 = mux(_T_996, _T_1000, _T_1001) @[el2_lsu_bus_buffer.scala 257:45] node _T_1003 = cat(_T_1002, _T_994) @[Cat.scala 29:58] node _T_1004 = cat(_T_1003, _T_986) @[Cat.scala 29:58] node ibuf_data_out = cat(_T_1004, _T_978) @[Cat.scala 29:58] - node _T_1005 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[el2_lsu_bus_buffer.scala 293:58] - node _T_1006 = eq(ibuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 293:93] - node _T_1007 = and(_T_1005, _T_1006) @[el2_lsu_bus_buffer.scala 293:91] - reg _T_1008 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 293:54] - _T_1008 <= _T_1007 @[el2_lsu_bus_buffer.scala 293:54] - ibuf_valid <= _T_1008 @[el2_lsu_bus_buffer.scala 293:14] + node _T_1005 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[el2_lsu_bus_buffer.scala 259:58] + node _T_1006 = eq(ibuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 259:93] + node _T_1007 = and(_T_1005, _T_1006) @[el2_lsu_bus_buffer.scala 259:91] + reg _T_1008 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 259:54] + _T_1008 <= _T_1007 @[el2_lsu_bus_buffer.scala 259:54] + ibuf_valid <= _T_1008 @[el2_lsu_bus_buffer.scala 259:14] reg _T_1009 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] _T_1009 <= ibuf_tag_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ibuf_tag <= _T_1009 @[el2_lsu_bus_buffer.scala 294:12] + ibuf_tag <= _T_1009 @[el2_lsu_bus_buffer.scala 260:12] reg ibuf_dualtag : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] ibuf_dualtag <= WrPtr0_r @[Reg.scala 28:23] @@ -9619,7 +9619,7 @@ circuit el2_lsu : when ibuf_wr_en : @[Reg.scala 28:19] _T_1010 <= io.is_sideeffects_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ibuf_sideeffect <= _T_1010 @[el2_lsu_bus_buffer.scala 299:19] + ibuf_sideeffect <= _T_1010 @[el2_lsu_bus_buffer.scala 265:19] reg ibuf_unsign : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] ibuf_unsign <= io.lsu_pkt_r.bits.unsign @[Reg.scala 28:23] @@ -9628,7 +9628,7 @@ circuit el2_lsu : when ibuf_wr_en : @[Reg.scala 28:19] _T_1011 <= io.lsu_pkt_r.bits.store @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ibuf_write <= _T_1011 @[el2_lsu_bus_buffer.scala 301:14] + ibuf_write <= _T_1011 @[el2_lsu_bus_buffer.scala 267:14] reg ibuf_sz : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23] @@ -9641,12 +9641,12 @@ circuit el2_lsu : rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_1012 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_1012 <= ibuf_addr_in @[el2_lib.scala 514:16] - ibuf_addr <= _T_1012 @[el2_lsu_bus_buffer.scala 303:13] + ibuf_addr <= _T_1012 @[el2_lsu_bus_buffer.scala 269:13] reg _T_1013 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when ibuf_wr_en : @[Reg.scala 28:19] _T_1013 <= ibuf_byteen_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ibuf_byteen <= _T_1013 @[el2_lsu_bus_buffer.scala 304:15] + ibuf_byteen <= _T_1013 @[el2_lsu_bus_buffer.scala 270:15] inst rvclkhdr_1 of rvclkhdr_25 @[el2_lib.scala 508:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -9655,38 +9655,38 @@ circuit el2_lsu : rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_1014 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_1014 <= ibuf_data_in @[el2_lib.scala 514:16] - ibuf_data <= _T_1014 @[el2_lsu_bus_buffer.scala 305:13] - reg _T_1015 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 306:55] - _T_1015 <= ibuf_timer_in @[el2_lsu_bus_buffer.scala 306:55] - ibuf_timer <= _T_1015 @[el2_lsu_bus_buffer.scala 306:14] + ibuf_data <= _T_1014 @[el2_lsu_bus_buffer.scala 271:13] + reg _T_1015 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 272:55] + _T_1015 <= ibuf_timer_in @[el2_lsu_bus_buffer.scala 272:55] + ibuf_timer <= _T_1015 @[el2_lsu_bus_buffer.scala 272:14] wire buf_numvld_wrcmd_any : UInt<4> buf_numvld_wrcmd_any <= UInt<1>("h00") wire buf_numvld_cmd_any : UInt<4> buf_numvld_cmd_any <= UInt<1>("h00") wire obuf_wr_timer : UInt<3> obuf_wr_timer <= UInt<1>("h00") - wire buf_nomerge : UInt<1>[4] @[el2_lsu_bus_buffer.scala 310:25] - buf_nomerge[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 311:15] - buf_nomerge[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 311:15] - buf_nomerge[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 311:15] - buf_nomerge[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 311:15] + wire buf_nomerge : UInt<1>[4] @[el2_lsu_bus_buffer.scala 276:25] + buf_nomerge[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 277:15] + buf_nomerge[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 277:15] + buf_nomerge[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 277:15] + buf_nomerge[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 277:15] wire buf_sideeffect : UInt<4> buf_sideeffect <= UInt<1>("h00") wire obuf_force_wr_en : UInt<1> obuf_force_wr_en <= UInt<1>("h00") wire obuf_wr_en : UInt<1> obuf_wr_en <= UInt<1>("h00") - node _T_1016 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 316:43] - node _T_1017 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 316:72] - node _T_1018 = and(_T_1016, _T_1017) @[el2_lsu_bus_buffer.scala 316:51] - node _T_1019 = neq(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 316:97] - node _T_1020 = and(_T_1018, _T_1019) @[el2_lsu_bus_buffer.scala 316:80] - node _T_1021 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:5] - node _T_1022 = and(_T_1020, _T_1021) @[el2_lsu_bus_buffer.scala 316:114] - node _T_1023 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:114] - node _T_1024 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 317:114] - node _T_1025 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 317:114] - node _T_1026 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 317:114] + node _T_1016 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 282:43] + node _T_1017 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 282:72] + node _T_1018 = and(_T_1016, _T_1017) @[el2_lsu_bus_buffer.scala 282:51] + node _T_1019 = neq(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 282:97] + node _T_1020 = and(_T_1018, _T_1019) @[el2_lsu_bus_buffer.scala 282:80] + node _T_1021 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 283:5] + node _T_1022 = and(_T_1020, _T_1021) @[el2_lsu_bus_buffer.scala 282:114] + node _T_1023 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 283:114] + node _T_1024 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 283:114] + node _T_1025 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 283:114] + node _T_1026 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 283:114] node _T_1027 = mux(_T_1023, buf_nomerge[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1028 = mux(_T_1024, buf_nomerge[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1029 = mux(_T_1025, buf_nomerge[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -9696,16 +9696,16 @@ circuit el2_lsu : node _T_1033 = or(_T_1032, _T_1030) @[Mux.scala 27:72] wire _T_1034 : UInt<1> @[Mux.scala 27:72] _T_1034 <= _T_1033 @[Mux.scala 27:72] - node _T_1035 = eq(_T_1034, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:31] - node _T_1036 = and(_T_1022, _T_1035) @[el2_lsu_bus_buffer.scala 317:29] - node _T_1037 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:88] - node _T_1038 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 318:111] - node _T_1039 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 318:88] - node _T_1040 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 318:111] - node _T_1041 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 318:88] - node _T_1042 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 318:111] - node _T_1043 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 318:88] - node _T_1044 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 318:111] + node _T_1035 = eq(_T_1034, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 283:31] + node _T_1036 = and(_T_1022, _T_1035) @[el2_lsu_bus_buffer.scala 283:29] + node _T_1037 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 284:88] + node _T_1038 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 284:111] + node _T_1039 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 284:88] + node _T_1040 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 284:111] + node _T_1041 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 284:88] + node _T_1042 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 284:111] + node _T_1043 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 284:88] + node _T_1044 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 284:111] node _T_1045 = mux(_T_1037, _T_1038, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1046 = mux(_T_1039, _T_1040, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1047 = mux(_T_1041, _T_1042, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9715,32 +9715,32 @@ circuit el2_lsu : node _T_1051 = or(_T_1050, _T_1048) @[Mux.scala 27:72] wire _T_1052 : UInt<1> @[Mux.scala 27:72] _T_1052 <= _T_1051 @[Mux.scala 27:72] - node _T_1053 = eq(_T_1052, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:5] - node _T_1054 = and(_T_1036, _T_1053) @[el2_lsu_bus_buffer.scala 317:140] - node _T_1055 = eq(obuf_force_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:119] - node obuf_wr_wait = and(_T_1054, _T_1055) @[el2_lsu_bus_buffer.scala 318:117] - node _T_1056 = orr(buf_numvld_cmd_any) @[el2_lsu_bus_buffer.scala 319:75] - node _T_1057 = lt(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 319:95] - node _T_1058 = and(_T_1056, _T_1057) @[el2_lsu_bus_buffer.scala 319:79] - node _T_1059 = add(obuf_wr_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 319:123] - node _T_1060 = tail(_T_1059, 1) @[el2_lsu_bus_buffer.scala 319:123] - node _T_1061 = mux(_T_1058, _T_1060, obuf_wr_timer) @[el2_lsu_bus_buffer.scala 319:55] - node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_1061) @[el2_lsu_bus_buffer.scala 319:29] - node _T_1062 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:41] - node _T_1063 = and(io.lsu_busreq_m, _T_1062) @[el2_lsu_bus_buffer.scala 320:39] - node _T_1064 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:60] - node _T_1065 = and(_T_1063, _T_1064) @[el2_lsu_bus_buffer.scala 320:58] - node _T_1066 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 320:93] - node _T_1067 = and(_T_1065, _T_1066) @[el2_lsu_bus_buffer.scala 320:72] - node _T_1068 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 320:117] - node _T_1069 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:208] - node _T_1070 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 320:228] - node _T_1071 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 320:208] - node _T_1072 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 320:228] - node _T_1073 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 320:208] - node _T_1074 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 320:228] - node _T_1075 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 320:208] - node _T_1076 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 320:228] + node _T_1053 = eq(_T_1052, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 284:5] + node _T_1054 = and(_T_1036, _T_1053) @[el2_lsu_bus_buffer.scala 283:140] + node _T_1055 = eq(obuf_force_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 284:119] + node obuf_wr_wait = and(_T_1054, _T_1055) @[el2_lsu_bus_buffer.scala 284:117] + node _T_1056 = orr(buf_numvld_cmd_any) @[el2_lsu_bus_buffer.scala 285:75] + node _T_1057 = lt(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 285:95] + node _T_1058 = and(_T_1056, _T_1057) @[el2_lsu_bus_buffer.scala 285:79] + node _T_1059 = add(obuf_wr_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 285:123] + node _T_1060 = tail(_T_1059, 1) @[el2_lsu_bus_buffer.scala 285:123] + node _T_1061 = mux(_T_1058, _T_1060, obuf_wr_timer) @[el2_lsu_bus_buffer.scala 285:55] + node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_1061) @[el2_lsu_bus_buffer.scala 285:29] + node _T_1062 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 286:41] + node _T_1063 = and(io.lsu_busreq_m, _T_1062) @[el2_lsu_bus_buffer.scala 286:39] + node _T_1064 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 286:60] + node _T_1065 = and(_T_1063, _T_1064) @[el2_lsu_bus_buffer.scala 286:58] + node _T_1066 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 286:93] + node _T_1067 = and(_T_1065, _T_1066) @[el2_lsu_bus_buffer.scala 286:72] + node _T_1068 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 286:117] + node _T_1069 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 286:208] + node _T_1070 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 286:228] + node _T_1071 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 286:208] + node _T_1072 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 286:228] + node _T_1073 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 286:208] + node _T_1074 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 286:228] + node _T_1075 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 286:208] + node _T_1076 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 286:228] node _T_1077 = mux(_T_1069, _T_1070, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1078 = mux(_T_1071, _T_1072, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1079 = mux(_T_1073, _T_1074, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9750,35 +9750,35 @@ circuit el2_lsu : node _T_1083 = or(_T_1082, _T_1080) @[Mux.scala 27:72] wire _T_1084 : UInt<30> @[Mux.scala 27:72] _T_1084 <= _T_1083 @[Mux.scala 27:72] - node _T_1085 = neq(_T_1068, _T_1084) @[el2_lsu_bus_buffer.scala 320:123] - node _T_1086 = and(_T_1067, _T_1085) @[el2_lsu_bus_buffer.scala 320:101] - obuf_force_wr_en <= _T_1086 @[el2_lsu_bus_buffer.scala 320:20] + node _T_1085 = neq(_T_1068, _T_1084) @[el2_lsu_bus_buffer.scala 286:123] + node _T_1086 = and(_T_1067, _T_1085) @[el2_lsu_bus_buffer.scala 286:101] + obuf_force_wr_en <= _T_1086 @[el2_lsu_bus_buffer.scala 286:20] wire buf_numvld_pend_any : UInt<4> buf_numvld_pend_any <= UInt<1>("h00") - node _T_1087 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 322:53] - node _T_1088 = and(ibuf_byp, _T_1087) @[el2_lsu_bus_buffer.scala 322:31] - node _T_1089 = eq(io.lsu_pkt_r.bits.store, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 322:64] - node _T_1090 = or(_T_1089, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 322:89] - node ibuf_buf_byp = and(_T_1088, _T_1090) @[el2_lsu_bus_buffer.scala 322:61] + node _T_1087 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:53] + node _T_1088 = and(ibuf_byp, _T_1087) @[el2_lsu_bus_buffer.scala 288:31] + node _T_1089 = eq(io.lsu_pkt_r.bits.store, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 288:64] + node _T_1090 = or(_T_1089, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 288:89] + node ibuf_buf_byp = and(_T_1088, _T_1090) @[el2_lsu_bus_buffer.scala 288:61] wire bus_sideeffect_pend : UInt<1> bus_sideeffect_pend <= UInt<1>("h00") wire found_cmdptr0 : UInt<1> found_cmdptr0 <= UInt<1>("h00") - wire buf_cmd_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 325:34] - buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 326:24] - buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 326:24] - buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 326:24] - buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 326:24] - wire buf_dual : UInt<1>[4] @[el2_lsu_bus_buffer.scala 327:22] - buf_dual[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 328:12] - buf_dual[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 328:12] - buf_dual[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 328:12] - buf_dual[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 328:12] - wire buf_samedw : UInt<1>[4] @[el2_lsu_bus_buffer.scala 329:24] - buf_samedw[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 330:14] - buf_samedw[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 330:14] - buf_samedw[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 330:14] - buf_samedw[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 330:14] + wire buf_cmd_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 291:34] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 292:24] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 292:24] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 292:24] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 292:24] + wire buf_dual : UInt<1>[4] @[el2_lsu_bus_buffer.scala 293:22] + buf_dual[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 294:12] + buf_dual[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 294:12] + buf_dual[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 294:12] + buf_dual[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 294:12] + wire buf_samedw : UInt<1>[4] @[el2_lsu_bus_buffer.scala 295:24] + buf_samedw[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 296:14] + buf_samedw[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 296:14] + buf_samedw[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 296:14] + buf_samedw[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 296:14] wire found_cmdptr1 : UInt<1> found_cmdptr1 <= UInt<1>("h00") wire bus_cmd_ready : UInt<1> @@ -9791,14 +9791,14 @@ circuit el2_lsu : lsu_bus_cntr_overflow <= UInt<1>("h00") wire bus_addr_match_pending : UInt<1> bus_addr_match_pending <= UInt<1>("h00") - node _T_1091 = and(ibuf_buf_byp, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 337:32] - node _T_1092 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 337:74] - node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:52] - node _T_1094 = and(_T_1091, _T_1093) @[el2_lsu_bus_buffer.scala 337:50] - node _T_1095 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1096 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1097 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1098 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1091 = and(ibuf_buf_byp, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 303:32] + node _T_1092 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 303:74] + node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 303:52] + node _T_1094 = and(_T_1091, _T_1093) @[el2_lsu_bus_buffer.scala 303:50] + node _T_1095 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1096 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1097 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1098 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1099 = mux(_T_1095, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1100 = mux(_T_1096, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1101 = mux(_T_1097, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -9808,19 +9808,19 @@ circuit el2_lsu : node _T_1105 = or(_T_1104, _T_1102) @[Mux.scala 27:72] wire _T_1106 : UInt<3> @[Mux.scala 27:72] _T_1106 <= _T_1105 @[Mux.scala 27:72] - node _T_1107 = eq(_T_1106, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 338:36] - node _T_1108 = and(_T_1107, found_cmdptr0) @[el2_lsu_bus_buffer.scala 338:47] + node _T_1107 = eq(_T_1106, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 304:36] + node _T_1108 = and(_T_1107, found_cmdptr0) @[el2_lsu_bus_buffer.scala 304:47] node _T_1109 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] node _T_1110 = cat(_T_1109, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] node _T_1111 = cat(_T_1110, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] - node _T_1112 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1113 = bits(_T_1111, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1114 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1115 = bits(_T_1111, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1116 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1117 = bits(_T_1111, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1118 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1119 = bits(_T_1111, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1112 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1113 = bits(_T_1111, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1114 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1115 = bits(_T_1111, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1116 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1117 = bits(_T_1111, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1118 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1119 = bits(_T_1111, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1120 = mux(_T_1112, _T_1113, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1121 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1122 = mux(_T_1116, _T_1117, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9830,16 +9830,16 @@ circuit el2_lsu : node _T_1126 = or(_T_1125, _T_1123) @[Mux.scala 27:72] wire _T_1127 : UInt<1> @[Mux.scala 27:72] _T_1127 <= _T_1126 @[Mux.scala 27:72] - node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 339:23] - node _T_1129 = and(_T_1108, _T_1128) @[el2_lsu_bus_buffer.scala 339:21] - node _T_1130 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1131 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1132 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1133 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1134 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1135 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1136 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1137 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 305:23] + node _T_1129 = and(_T_1108, _T_1128) @[el2_lsu_bus_buffer.scala 305:21] + node _T_1130 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1131 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1132 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1133 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1134 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1135 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1136 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1137 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1138 = mux(_T_1130, _T_1131, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1139 = mux(_T_1132, _T_1133, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1140 = mux(_T_1134, _T_1135, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9849,20 +9849,20 @@ circuit el2_lsu : node _T_1144 = or(_T_1143, _T_1141) @[Mux.scala 27:72] wire _T_1145 : UInt<1> @[Mux.scala 27:72] _T_1145 <= _T_1144 @[Mux.scala 27:72] - node _T_1146 = and(_T_1145, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 339:141] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 339:105] - node _T_1148 = and(_T_1129, _T_1147) @[el2_lsu_bus_buffer.scala 339:103] + node _T_1146 = and(_T_1145, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 305:141] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 305:105] + node _T_1148 = and(_T_1129, _T_1147) @[el2_lsu_bus_buffer.scala 305:103] node _T_1149 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] node _T_1150 = cat(_T_1149, buf_dual[1]) @[Cat.scala 29:58] node _T_1151 = cat(_T_1150, buf_dual[0]) @[Cat.scala 29:58] - node _T_1152 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1153 = bits(_T_1151, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1154 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1155 = bits(_T_1151, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1156 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1157 = bits(_T_1151, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1158 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1159 = bits(_T_1151, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1152 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1153 = bits(_T_1151, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1154 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1155 = bits(_T_1151, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1156 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1157 = bits(_T_1151, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1158 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1159 = bits(_T_1151, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1160 = mux(_T_1152, _T_1153, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1161 = mux(_T_1154, _T_1155, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1162 = mux(_T_1156, _T_1157, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9875,14 +9875,14 @@ circuit el2_lsu : node _T_1168 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58] node _T_1169 = cat(_T_1168, buf_samedw[1]) @[Cat.scala 29:58] node _T_1170 = cat(_T_1169, buf_samedw[0]) @[Cat.scala 29:58] - node _T_1171 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1172 = bits(_T_1170, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1173 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1174 = bits(_T_1170, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1175 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1176 = bits(_T_1170, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1177 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1178 = bits(_T_1170, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1171 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1172 = bits(_T_1170, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1173 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1174 = bits(_T_1170, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1175 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1176 = bits(_T_1170, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1177 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1178 = bits(_T_1170, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1179 = mux(_T_1171, _T_1172, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1180 = mux(_T_1173, _T_1174, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1181 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9892,15 +9892,15 @@ circuit el2_lsu : node _T_1185 = or(_T_1184, _T_1182) @[Mux.scala 27:72] wire _T_1186 : UInt<1> @[Mux.scala 27:72] _T_1186 <= _T_1185 @[Mux.scala 27:72] - node _T_1187 = and(_T_1167, _T_1186) @[el2_lsu_bus_buffer.scala 340:77] - node _T_1188 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1189 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1190 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1191 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1192 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1193 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1194 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1195 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1187 = and(_T_1167, _T_1186) @[el2_lsu_bus_buffer.scala 306:77] + node _T_1188 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1189 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1190 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1191 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1192 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1193 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1194 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1195 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1196 = mux(_T_1188, _T_1189, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1197 = mux(_T_1190, _T_1191, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1198 = mux(_T_1192, _T_1193, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9910,21 +9910,21 @@ circuit el2_lsu : node _T_1202 = or(_T_1201, _T_1199) @[Mux.scala 27:72] wire _T_1203 : UInt<1> @[Mux.scala 27:72] _T_1203 <= _T_1202 @[Mux.scala 27:72] - node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 340:150] - node _T_1205 = and(_T_1187, _T_1204) @[el2_lsu_bus_buffer.scala 340:148] - node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 340:8] - node _T_1207 = or(_T_1206, found_cmdptr1) @[el2_lsu_bus_buffer.scala 340:181] + node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 306:150] + node _T_1205 = and(_T_1187, _T_1204) @[el2_lsu_bus_buffer.scala 306:148] + node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 306:8] + node _T_1207 = or(_T_1206, found_cmdptr1) @[el2_lsu_bus_buffer.scala 306:181] node _T_1208 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58] node _T_1209 = cat(_T_1208, buf_nomerge[1]) @[Cat.scala 29:58] node _T_1210 = cat(_T_1209, buf_nomerge[0]) @[Cat.scala 29:58] - node _T_1211 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1212 = bits(_T_1210, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1213 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1214 = bits(_T_1210, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1215 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1216 = bits(_T_1210, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1217 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1218 = bits(_T_1210, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1211 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1212 = bits(_T_1210, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1213 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1214 = bits(_T_1210, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1215 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1216 = bits(_T_1210, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1217 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1218 = bits(_T_1210, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1219 = mux(_T_1211, _T_1212, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1220 = mux(_T_1213, _T_1214, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1221 = mux(_T_1215, _T_1216, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9934,38 +9934,38 @@ circuit el2_lsu : node _T_1225 = or(_T_1224, _T_1222) @[Mux.scala 27:72] wire _T_1226 : UInt<1> @[Mux.scala 27:72] _T_1226 <= _T_1225 @[Mux.scala 27:72] - node _T_1227 = or(_T_1207, _T_1226) @[el2_lsu_bus_buffer.scala 340:197] - node _T_1228 = or(_T_1227, obuf_force_wr_en) @[el2_lsu_bus_buffer.scala 340:269] - node _T_1229 = and(_T_1148, _T_1228) @[el2_lsu_bus_buffer.scala 339:164] - node _T_1230 = or(_T_1094, _T_1229) @[el2_lsu_bus_buffer.scala 337:98] - node _T_1231 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 341:48] - node _T_1232 = or(bus_cmd_ready, _T_1231) @[el2_lsu_bus_buffer.scala 341:46] - node _T_1233 = or(_T_1232, obuf_nosend) @[el2_lsu_bus_buffer.scala 341:60] - node _T_1234 = and(_T_1230, _T_1233) @[el2_lsu_bus_buffer.scala 341:29] - node _T_1235 = eq(obuf_wr_wait, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 341:77] - node _T_1236 = and(_T_1234, _T_1235) @[el2_lsu_bus_buffer.scala 341:75] - node _T_1237 = eq(lsu_bus_cntr_overflow, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 341:93] - node _T_1238 = and(_T_1236, _T_1237) @[el2_lsu_bus_buffer.scala 341:91] - node _T_1239 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 341:118] - node _T_1240 = and(_T_1238, _T_1239) @[el2_lsu_bus_buffer.scala 341:116] - node _T_1241 = and(_T_1240, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 341:142] - obuf_wr_en <= _T_1241 @[el2_lsu_bus_buffer.scala 337:14] + node _T_1227 = or(_T_1207, _T_1226) @[el2_lsu_bus_buffer.scala 306:197] + node _T_1228 = or(_T_1227, obuf_force_wr_en) @[el2_lsu_bus_buffer.scala 306:269] + node _T_1229 = and(_T_1148, _T_1228) @[el2_lsu_bus_buffer.scala 305:164] + node _T_1230 = or(_T_1094, _T_1229) @[el2_lsu_bus_buffer.scala 303:98] + node _T_1231 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 307:48] + node _T_1232 = or(bus_cmd_ready, _T_1231) @[el2_lsu_bus_buffer.scala 307:46] + node _T_1233 = or(_T_1232, obuf_nosend) @[el2_lsu_bus_buffer.scala 307:60] + node _T_1234 = and(_T_1230, _T_1233) @[el2_lsu_bus_buffer.scala 307:29] + node _T_1235 = eq(obuf_wr_wait, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 307:77] + node _T_1236 = and(_T_1234, _T_1235) @[el2_lsu_bus_buffer.scala 307:75] + node _T_1237 = eq(lsu_bus_cntr_overflow, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 307:93] + node _T_1238 = and(_T_1236, _T_1237) @[el2_lsu_bus_buffer.scala 307:91] + node _T_1239 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 307:118] + node _T_1240 = and(_T_1238, _T_1239) @[el2_lsu_bus_buffer.scala 307:116] + node _T_1241 = and(_T_1240, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 307:142] + obuf_wr_en <= _T_1241 @[el2_lsu_bus_buffer.scala 303:14] wire bus_cmd_sent : UInt<1> bus_cmd_sent <= UInt<1>("h00") - node _T_1242 = and(obuf_valid, obuf_nosend) @[el2_lsu_bus_buffer.scala 343:47] - node _T_1243 = or(bus_cmd_sent, _T_1242) @[el2_lsu_bus_buffer.scala 343:33] - node _T_1244 = eq(obuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 343:65] - node _T_1245 = and(_T_1243, _T_1244) @[el2_lsu_bus_buffer.scala 343:63] - node _T_1246 = and(_T_1245, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 343:77] - node obuf_rst = or(_T_1246, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 343:98] - node _T_1247 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1248 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1249 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1250 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1251 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1252 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1253 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1254 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1242 = and(obuf_valid, obuf_nosend) @[el2_lsu_bus_buffer.scala 309:47] + node _T_1243 = or(bus_cmd_sent, _T_1242) @[el2_lsu_bus_buffer.scala 309:33] + node _T_1244 = eq(obuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 309:65] + node _T_1245 = and(_T_1243, _T_1244) @[el2_lsu_bus_buffer.scala 309:63] + node _T_1246 = and(_T_1245, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 309:77] + node obuf_rst = or(_T_1246, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 309:98] + node _T_1247 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1248 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1249 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1250 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1251 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1252 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1253 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1254 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1255 = mux(_T_1247, _T_1248, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1256 = mux(_T_1249, _T_1250, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1257 = mux(_T_1251, _T_1252, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9975,15 +9975,15 @@ circuit el2_lsu : node _T_1261 = or(_T_1260, _T_1258) @[Mux.scala 27:72] wire _T_1262 : UInt<1> @[Mux.scala 27:72] _T_1262 <= _T_1261 @[Mux.scala 27:72] - node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.bits.store, _T_1262) @[el2_lsu_bus_buffer.scala 344:26] - node _T_1263 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1264 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1265 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1266 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1267 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1268 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1269 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1270 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.bits.store, _T_1262) @[el2_lsu_bus_buffer.scala 310:26] + node _T_1263 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1264 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1265 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1266 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1267 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1268 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1269 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1270 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1271 = mux(_T_1263, _T_1264, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1272 = mux(_T_1265, _T_1266, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1273 = mux(_T_1267, _T_1268, UInt<1>("h00")) @[Mux.scala 27:72] @@ -9993,11 +9993,11 @@ circuit el2_lsu : node _T_1277 = or(_T_1276, _T_1274) @[Mux.scala 27:72] wire _T_1278 : UInt<1> @[Mux.scala 27:72] _T_1278 <= _T_1277 @[Mux.scala 27:72] - node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1278) @[el2_lsu_bus_buffer.scala 345:31] - node _T_1279 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1280 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1281 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1282 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1278) @[el2_lsu_bus_buffer.scala 311:31] + node _T_1279 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1280 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1281 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1282 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1283 = mux(_T_1279, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1284 = mux(_T_1280, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1285 = mux(_T_1281, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10007,17 +10007,17 @@ circuit el2_lsu : node _T_1289 = or(_T_1288, _T_1286) @[Mux.scala 27:72] wire _T_1290 : UInt<32> @[Mux.scala 27:72] _T_1290 <= _T_1289 @[Mux.scala 27:72] - node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1290) @[el2_lsu_bus_buffer.scala 346:25] - wire buf_sz : UInt<2>[4] @[el2_lsu_bus_buffer.scala 347:20] - buf_sz[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 348:10] - buf_sz[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 348:10] - buf_sz[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 348:10] - buf_sz[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 348:10] + node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1290) @[el2_lsu_bus_buffer.scala 312:25] + wire buf_sz : UInt<2>[4] @[el2_lsu_bus_buffer.scala 313:20] + buf_sz[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:10] + buf_sz[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:10] + buf_sz[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:10] + buf_sz[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:10] node _T_1291 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_1292 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1293 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1294 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1295 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1292 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1293 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1294 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1295 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1296 = mux(_T_1292, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1297 = mux(_T_1293, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1298 = mux(_T_1294, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10027,41 +10027,41 @@ circuit el2_lsu : node _T_1302 = or(_T_1301, _T_1299) @[Mux.scala 27:72] wire _T_1303 : UInt<2> @[Mux.scala 27:72] _T_1303 <= _T_1302 @[Mux.scala 27:72] - node obuf_sz_in = mux(ibuf_buf_byp, _T_1291, _T_1303) @[el2_lsu_bus_buffer.scala 349:23] + node obuf_sz_in = mux(ibuf_buf_byp, _T_1291, _T_1303) @[el2_lsu_bus_buffer.scala 315:23] wire obuf_merge_en : UInt<1> obuf_merge_en <= UInt<1>("h00") - node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[el2_lsu_bus_buffer.scala 352:25] - node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, CmdPtr1) @[el2_lsu_bus_buffer.scala 355:25] + node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[el2_lsu_bus_buffer.scala 318:25] + node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, CmdPtr1) @[el2_lsu_bus_buffer.scala 321:25] wire obuf_cmd_done : UInt<1> obuf_cmd_done <= UInt<1>("h00") wire bus_wcmd_sent : UInt<1> bus_wcmd_sent <= UInt<1>("h00") - node _T_1304 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 358:39] - node _T_1305 = eq(_T_1304, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 358:26] - node _T_1306 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 358:68] - node obuf_cmd_done_in = and(_T_1305, _T_1306) @[el2_lsu_bus_buffer.scala 358:51] + node _T_1304 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 324:39] + node _T_1305 = eq(_T_1304, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 324:26] + node _T_1306 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 324:68] + node obuf_cmd_done_in = and(_T_1305, _T_1306) @[el2_lsu_bus_buffer.scala 324:51] wire obuf_data_done : UInt<1> obuf_data_done <= UInt<1>("h00") wire bus_wdata_sent : UInt<1> bus_wdata_sent <= UInt<1>("h00") - node _T_1307 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 361:40] - node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 361:27] - node _T_1309 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 361:70] - node obuf_data_done_in = and(_T_1308, _T_1309) @[el2_lsu_bus_buffer.scala 361:52] - node _T_1310 = bits(obuf_sz_in, 1, 0) @[el2_lsu_bus_buffer.scala 362:67] - node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 362:72] - node _T_1312 = bits(obuf_sz_in, 0, 0) @[el2_lsu_bus_buffer.scala 362:92] - node _T_1313 = bits(obuf_addr_in, 0, 0) @[el2_lsu_bus_buffer.scala 362:111] - node _T_1314 = eq(_T_1313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 362:98] - node _T_1315 = and(_T_1312, _T_1314) @[el2_lsu_bus_buffer.scala 362:96] - node _T_1316 = or(_T_1311, _T_1315) @[el2_lsu_bus_buffer.scala 362:79] - node _T_1317 = bits(obuf_sz_in, 1, 1) @[el2_lsu_bus_buffer.scala 362:129] - node _T_1318 = bits(obuf_addr_in, 1, 0) @[el2_lsu_bus_buffer.scala 362:147] - node _T_1319 = orr(_T_1318) @[el2_lsu_bus_buffer.scala 362:153] - node _T_1320 = eq(_T_1319, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 362:134] - node _T_1321 = and(_T_1317, _T_1320) @[el2_lsu_bus_buffer.scala 362:132] - node _T_1322 = or(_T_1316, _T_1321) @[el2_lsu_bus_buffer.scala 362:116] - node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1322) @[el2_lsu_bus_buffer.scala 362:28] + node _T_1307 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 327:40] + node _T_1308 = eq(_T_1307, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 327:27] + node _T_1309 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 327:70] + node obuf_data_done_in = and(_T_1308, _T_1309) @[el2_lsu_bus_buffer.scala 327:52] + node _T_1310 = bits(obuf_sz_in, 1, 0) @[el2_lsu_bus_buffer.scala 328:67] + node _T_1311 = eq(_T_1310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 328:72] + node _T_1312 = bits(obuf_sz_in, 0, 0) @[el2_lsu_bus_buffer.scala 328:92] + node _T_1313 = bits(obuf_addr_in, 0, 0) @[el2_lsu_bus_buffer.scala 328:111] + node _T_1314 = eq(_T_1313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 328:98] + node _T_1315 = and(_T_1312, _T_1314) @[el2_lsu_bus_buffer.scala 328:96] + node _T_1316 = or(_T_1311, _T_1315) @[el2_lsu_bus_buffer.scala 328:79] + node _T_1317 = bits(obuf_sz_in, 1, 1) @[el2_lsu_bus_buffer.scala 328:129] + node _T_1318 = bits(obuf_addr_in, 1, 0) @[el2_lsu_bus_buffer.scala 328:147] + node _T_1319 = orr(_T_1318) @[el2_lsu_bus_buffer.scala 328:153] + node _T_1320 = eq(_T_1319, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 328:134] + node _T_1321 = and(_T_1317, _T_1320) @[el2_lsu_bus_buffer.scala 328:132] + node _T_1322 = or(_T_1316, _T_1321) @[el2_lsu_bus_buffer.scala 328:116] + node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1322) @[el2_lsu_bus_buffer.scala 328:28] wire obuf_nosend_in : UInt<1> obuf_nosend_in <= UInt<1>("h00") wire obuf_rdrsp_pend : UInt<1> @@ -10074,57 +10074,57 @@ circuit el2_lsu : obuf_rdrsp_tag <= UInt<1>("h00") wire obuf_write : UInt<1> obuf_write <= UInt<1>("h00") - node _T_1323 = eq(obuf_nosend_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:44] - node _T_1324 = and(obuf_wr_en, _T_1323) @[el2_lsu_bus_buffer.scala 370:42] - node _T_1325 = eq(_T_1324, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:29] - node _T_1326 = and(_T_1325, obuf_rdrsp_pend) @[el2_lsu_bus_buffer.scala 370:61] - node _T_1327 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 370:116] - node _T_1328 = and(bus_rsp_read, _T_1327) @[el2_lsu_bus_buffer.scala 370:96] - node _T_1329 = eq(_T_1328, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:81] - node _T_1330 = and(_T_1326, _T_1329) @[el2_lsu_bus_buffer.scala 370:79] - node _T_1331 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 371:22] - node _T_1332 = and(bus_cmd_sent, _T_1331) @[el2_lsu_bus_buffer.scala 371:20] - node _T_1333 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 371:37] - node _T_1334 = and(_T_1332, _T_1333) @[el2_lsu_bus_buffer.scala 371:35] - node obuf_rdrsp_pend_in = or(_T_1330, _T_1334) @[el2_lsu_bus_buffer.scala 370:138] + node _T_1323 = eq(obuf_nosend_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 336:44] + node _T_1324 = and(obuf_wr_en, _T_1323) @[el2_lsu_bus_buffer.scala 336:42] + node _T_1325 = eq(_T_1324, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 336:29] + node _T_1326 = and(_T_1325, obuf_rdrsp_pend) @[el2_lsu_bus_buffer.scala 336:61] + node _T_1327 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 336:116] + node _T_1328 = and(bus_rsp_read, _T_1327) @[el2_lsu_bus_buffer.scala 336:96] + node _T_1329 = eq(_T_1328, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 336:81] + node _T_1330 = and(_T_1326, _T_1329) @[el2_lsu_bus_buffer.scala 336:79] + node _T_1331 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:22] + node _T_1332 = and(bus_cmd_sent, _T_1331) @[el2_lsu_bus_buffer.scala 337:20] + node _T_1333 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:37] + node _T_1334 = and(_T_1332, _T_1333) @[el2_lsu_bus_buffer.scala 337:35] + node obuf_rdrsp_pend_in = or(_T_1330, _T_1334) @[el2_lsu_bus_buffer.scala 336:138] wire obuf_tag0 : UInt<3> obuf_tag0 <= UInt<1>("h00") - node _T_1335 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:46] - node _T_1336 = and(bus_cmd_sent, _T_1335) @[el2_lsu_bus_buffer.scala 373:44] - node obuf_rdrsp_tag_in = mux(_T_1336, obuf_tag0, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 373:30] + node _T_1335 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 339:46] + node _T_1336 = and(bus_cmd_sent, _T_1335) @[el2_lsu_bus_buffer.scala 339:44] + node obuf_rdrsp_tag_in = mux(_T_1336, obuf_tag0, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 339:30] wire obuf_addr : UInt<32> obuf_addr <= UInt<1>("h00") wire obuf_sideeffect : UInt<1> obuf_sideeffect <= UInt<1>("h00") - node _T_1337 = bits(obuf_addr_in, 31, 3) @[el2_lsu_bus_buffer.scala 376:34] - node _T_1338 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 376:52] - node _T_1339 = eq(_T_1337, _T_1338) @[el2_lsu_bus_buffer.scala 376:40] - node _T_1340 = and(_T_1339, obuf_aligned_in) @[el2_lsu_bus_buffer.scala 376:60] - node _T_1341 = eq(obuf_sideeffect, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 376:80] - node _T_1342 = and(_T_1340, _T_1341) @[el2_lsu_bus_buffer.scala 376:78] - node _T_1343 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 376:99] - node _T_1344 = and(_T_1342, _T_1343) @[el2_lsu_bus_buffer.scala 376:97] - node _T_1345 = eq(obuf_write_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 376:113] - node _T_1346 = and(_T_1344, _T_1345) @[el2_lsu_bus_buffer.scala 376:111] - node _T_1347 = eq(io.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 376:130] - node _T_1348 = and(_T_1346, _T_1347) @[el2_lsu_bus_buffer.scala 376:128] - node _T_1349 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 377:20] - node _T_1350 = and(obuf_valid, _T_1349) @[el2_lsu_bus_buffer.scala 377:18] - node _T_1351 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 377:90] - node _T_1352 = and(bus_rsp_read, _T_1351) @[el2_lsu_bus_buffer.scala 377:70] - node _T_1353 = eq(_T_1352, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 377:55] - node _T_1354 = and(obuf_rdrsp_pend, _T_1353) @[el2_lsu_bus_buffer.scala 377:53] - node _T_1355 = or(_T_1350, _T_1354) @[el2_lsu_bus_buffer.scala 377:34] - node _T_1356 = and(_T_1348, _T_1355) @[el2_lsu_bus_buffer.scala 376:165] - obuf_nosend_in <= _T_1356 @[el2_lsu_bus_buffer.scala 376:18] - node _T_1357 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 378:60] + node _T_1337 = bits(obuf_addr_in, 31, 3) @[el2_lsu_bus_buffer.scala 342:34] + node _T_1338 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 342:52] + node _T_1339 = eq(_T_1337, _T_1338) @[el2_lsu_bus_buffer.scala 342:40] + node _T_1340 = and(_T_1339, obuf_aligned_in) @[el2_lsu_bus_buffer.scala 342:60] + node _T_1341 = eq(obuf_sideeffect, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:80] + node _T_1342 = and(_T_1340, _T_1341) @[el2_lsu_bus_buffer.scala 342:78] + node _T_1343 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:99] + node _T_1344 = and(_T_1342, _T_1343) @[el2_lsu_bus_buffer.scala 342:97] + node _T_1345 = eq(obuf_write_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:113] + node _T_1346 = and(_T_1344, _T_1345) @[el2_lsu_bus_buffer.scala 342:111] + node _T_1347 = eq(io.tlu_busbuff.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:130] + node _T_1348 = and(_T_1346, _T_1347) @[el2_lsu_bus_buffer.scala 342:128] + node _T_1349 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 343:20] + node _T_1350 = and(obuf_valid, _T_1349) @[el2_lsu_bus_buffer.scala 343:18] + node _T_1351 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 343:90] + node _T_1352 = and(bus_rsp_read, _T_1351) @[el2_lsu_bus_buffer.scala 343:70] + node _T_1353 = eq(_T_1352, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 343:55] + node _T_1354 = and(obuf_rdrsp_pend, _T_1353) @[el2_lsu_bus_buffer.scala 343:53] + node _T_1355 = or(_T_1350, _T_1354) @[el2_lsu_bus_buffer.scala 343:34] + node _T_1356 = and(_T_1348, _T_1355) @[el2_lsu_bus_buffer.scala 342:177] + obuf_nosend_in <= _T_1356 @[el2_lsu_bus_buffer.scala 342:18] + node _T_1357 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 344:60] node _T_1358 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58] node _T_1359 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58] - node _T_1360 = mux(_T_1357, _T_1358, _T_1359) @[el2_lsu_bus_buffer.scala 378:46] - node _T_1361 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1362 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1363 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1364 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1360 = mux(_T_1357, _T_1358, _T_1359) @[el2_lsu_bus_buffer.scala 344:46] + node _T_1361 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1362 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1363 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1364 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1365 = mux(_T_1361, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1366 = mux(_T_1362, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1367 = mux(_T_1363, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10134,12 +10134,12 @@ circuit el2_lsu : node _T_1371 = or(_T_1370, _T_1368) @[Mux.scala 27:72] wire _T_1372 : UInt<32> @[Mux.scala 27:72] _T_1372 <= _T_1371 @[Mux.scala 27:72] - node _T_1373 = bits(_T_1372, 2, 2) @[el2_lsu_bus_buffer.scala 379:36] - node _T_1374 = bits(_T_1373, 0, 0) @[el2_lsu_bus_buffer.scala 379:46] - node _T_1375 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1376 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1377 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1378 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1373 = bits(_T_1372, 2, 2) @[el2_lsu_bus_buffer.scala 345:36] + node _T_1374 = bits(_T_1373, 0, 0) @[el2_lsu_bus_buffer.scala 345:46] + node _T_1375 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1376 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1377 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1378 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1379 = mux(_T_1375, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1380 = mux(_T_1376, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1381 = mux(_T_1377, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10150,10 +10150,10 @@ circuit el2_lsu : wire _T_1386 : UInt<4> @[Mux.scala 27:72] _T_1386 <= _T_1385 @[Mux.scala 27:72] node _T_1387 = cat(_T_1386, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_1388 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1389 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1390 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1391 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1388 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1389 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1390 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1391 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1392 = mux(_T_1388, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1393 = mux(_T_1389, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1394 = mux(_T_1390, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10164,16 +10164,16 @@ circuit el2_lsu : wire _T_1399 : UInt<4> @[Mux.scala 27:72] _T_1399 <= _T_1398 @[Mux.scala 27:72] node _T_1400 = cat(UInt<4>("h00"), _T_1399) @[Cat.scala 29:58] - node _T_1401 = mux(_T_1374, _T_1387, _T_1400) @[el2_lsu_bus_buffer.scala 379:8] - node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1360, _T_1401) @[el2_lsu_bus_buffer.scala 378:28] - node _T_1402 = bits(io.end_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 380:60] + node _T_1401 = mux(_T_1374, _T_1387, _T_1400) @[el2_lsu_bus_buffer.scala 345:8] + node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1360, _T_1401) @[el2_lsu_bus_buffer.scala 344:28] + node _T_1402 = bits(io.end_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 346:60] node _T_1403 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58] node _T_1404 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58] - node _T_1405 = mux(_T_1402, _T_1403, _T_1404) @[el2_lsu_bus_buffer.scala 380:46] - node _T_1406 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1407 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1408 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1409 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1405 = mux(_T_1402, _T_1403, _T_1404) @[el2_lsu_bus_buffer.scala 346:46] + node _T_1406 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1407 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1408 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1409 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1410 = mux(_T_1406, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1411 = mux(_T_1407, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1412 = mux(_T_1408, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10183,12 +10183,12 @@ circuit el2_lsu : node _T_1416 = or(_T_1415, _T_1413) @[Mux.scala 27:72] wire _T_1417 : UInt<32> @[Mux.scala 27:72] _T_1417 <= _T_1416 @[Mux.scala 27:72] - node _T_1418 = bits(_T_1417, 2, 2) @[el2_lsu_bus_buffer.scala 381:36] - node _T_1419 = bits(_T_1418, 0, 0) @[el2_lsu_bus_buffer.scala 381:46] - node _T_1420 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1421 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1422 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1423 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1418 = bits(_T_1417, 2, 2) @[el2_lsu_bus_buffer.scala 347:36] + node _T_1419 = bits(_T_1418, 0, 0) @[el2_lsu_bus_buffer.scala 347:46] + node _T_1420 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1421 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1422 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1423 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1424 = mux(_T_1420, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1425 = mux(_T_1421, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1426 = mux(_T_1422, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10199,10 +10199,10 @@ circuit el2_lsu : wire _T_1431 : UInt<4> @[Mux.scala 27:72] _T_1431 <= _T_1430 @[Mux.scala 27:72] node _T_1432 = cat(_T_1431, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_1433 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1434 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1435 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1436 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1433 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1434 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1435 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1436 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1437 = mux(_T_1433, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1438 = mux(_T_1434, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1439 = mux(_T_1435, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10213,16 +10213,16 @@ circuit el2_lsu : wire _T_1444 : UInt<4> @[Mux.scala 27:72] _T_1444 <= _T_1443 @[Mux.scala 27:72] node _T_1445 = cat(UInt<4>("h00"), _T_1444) @[Cat.scala 29:58] - node _T_1446 = mux(_T_1419, _T_1432, _T_1445) @[el2_lsu_bus_buffer.scala 381:8] - node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1405, _T_1446) @[el2_lsu_bus_buffer.scala 380:28] - node _T_1447 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 383:58] + node _T_1446 = mux(_T_1419, _T_1432, _T_1445) @[el2_lsu_bus_buffer.scala 347:8] + node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1405, _T_1446) @[el2_lsu_bus_buffer.scala 346:28] + node _T_1447 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 349:58] node _T_1448 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58] node _T_1449 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58] - node _T_1450 = mux(_T_1447, _T_1448, _T_1449) @[el2_lsu_bus_buffer.scala 383:44] - node _T_1451 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1452 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1453 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1454 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1450 = mux(_T_1447, _T_1448, _T_1449) @[el2_lsu_bus_buffer.scala 349:44] + node _T_1451 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1452 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1453 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1454 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1455 = mux(_T_1451, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1456 = mux(_T_1452, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1457 = mux(_T_1453, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10232,12 +10232,12 @@ circuit el2_lsu : node _T_1461 = or(_T_1460, _T_1458) @[Mux.scala 27:72] wire _T_1462 : UInt<32> @[Mux.scala 27:72] _T_1462 <= _T_1461 @[Mux.scala 27:72] - node _T_1463 = bits(_T_1462, 2, 2) @[el2_lsu_bus_buffer.scala 384:36] - node _T_1464 = bits(_T_1463, 0, 0) @[el2_lsu_bus_buffer.scala 384:46] - node _T_1465 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1466 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1467 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1468 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1463 = bits(_T_1462, 2, 2) @[el2_lsu_bus_buffer.scala 350:36] + node _T_1464 = bits(_T_1463, 0, 0) @[el2_lsu_bus_buffer.scala 350:46] + node _T_1465 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1466 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1467 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1468 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1469 = mux(_T_1465, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1470 = mux(_T_1466, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1471 = mux(_T_1467, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10248,10 +10248,10 @@ circuit el2_lsu : wire _T_1476 : UInt<32> @[Mux.scala 27:72] _T_1476 <= _T_1475 @[Mux.scala 27:72] node _T_1477 = cat(_T_1476, UInt<32>("h00")) @[Cat.scala 29:58] - node _T_1478 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1479 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1480 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1481 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1478 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1479 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1480 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1481 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1482 = mux(_T_1478, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1483 = mux(_T_1479, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1484 = mux(_T_1480, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10262,16 +10262,16 @@ circuit el2_lsu : wire _T_1489 : UInt<32> @[Mux.scala 27:72] _T_1489 <= _T_1488 @[Mux.scala 27:72] node _T_1490 = cat(UInt<32>("h00"), _T_1489) @[Cat.scala 29:58] - node _T_1491 = mux(_T_1464, _T_1477, _T_1490) @[el2_lsu_bus_buffer.scala 384:8] - node obuf_data0_in = mux(ibuf_buf_byp, _T_1450, _T_1491) @[el2_lsu_bus_buffer.scala 383:26] - node _T_1492 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 385:58] + node _T_1491 = mux(_T_1464, _T_1477, _T_1490) @[el2_lsu_bus_buffer.scala 350:8] + node obuf_data0_in = mux(ibuf_buf_byp, _T_1450, _T_1491) @[el2_lsu_bus_buffer.scala 349:26] + node _T_1492 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 351:58] node _T_1493 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58] node _T_1494 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58] - node _T_1495 = mux(_T_1492, _T_1493, _T_1494) @[el2_lsu_bus_buffer.scala 385:44] - node _T_1496 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1497 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1498 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1499 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1495 = mux(_T_1492, _T_1493, _T_1494) @[el2_lsu_bus_buffer.scala 351:44] + node _T_1496 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1497 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1498 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1499 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1500 = mux(_T_1496, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1501 = mux(_T_1497, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1502 = mux(_T_1498, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10281,12 +10281,12 @@ circuit el2_lsu : node _T_1506 = or(_T_1505, _T_1503) @[Mux.scala 27:72] wire _T_1507 : UInt<32> @[Mux.scala 27:72] _T_1507 <= _T_1506 @[Mux.scala 27:72] - node _T_1508 = bits(_T_1507, 2, 2) @[el2_lsu_bus_buffer.scala 386:36] - node _T_1509 = bits(_T_1508, 0, 0) @[el2_lsu_bus_buffer.scala 386:46] - node _T_1510 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1511 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1512 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1513 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1508 = bits(_T_1507, 2, 2) @[el2_lsu_bus_buffer.scala 352:36] + node _T_1509 = bits(_T_1508, 0, 0) @[el2_lsu_bus_buffer.scala 352:46] + node _T_1510 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1511 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1512 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1513 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1514 = mux(_T_1510, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1515 = mux(_T_1511, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1516 = mux(_T_1512, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10297,10 +10297,10 @@ circuit el2_lsu : wire _T_1521 : UInt<32> @[Mux.scala 27:72] _T_1521 <= _T_1520 @[Mux.scala 27:72] node _T_1522 = cat(_T_1521, UInt<32>("h00")) @[Cat.scala 29:58] - node _T_1523 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1524 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1525 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1526 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1523 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1524 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1525 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1526 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1527 = mux(_T_1523, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1528 = mux(_T_1524, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1529 = mux(_T_1525, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10311,40 +10311,40 @@ circuit el2_lsu : wire _T_1534 : UInt<32> @[Mux.scala 27:72] _T_1534 <= _T_1533 @[Mux.scala 27:72] node _T_1535 = cat(UInt<32>("h00"), _T_1534) @[Cat.scala 29:58] - node _T_1536 = mux(_T_1509, _T_1522, _T_1535) @[el2_lsu_bus_buffer.scala 386:8] - node obuf_data1_in = mux(ibuf_buf_byp, _T_1495, _T_1536) @[el2_lsu_bus_buffer.scala 385:26] - node _T_1537 = bits(obuf_byteen0_in, 0, 0) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1538 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1539 = and(obuf_merge_en, _T_1538) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1540 = or(_T_1537, _T_1539) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1541 = bits(obuf_byteen0_in, 1, 1) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1542 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1543 = and(obuf_merge_en, _T_1542) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1544 = or(_T_1541, _T_1543) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1545 = bits(obuf_byteen0_in, 2, 2) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1546 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1547 = and(obuf_merge_en, _T_1546) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1548 = or(_T_1545, _T_1547) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1549 = bits(obuf_byteen0_in, 3, 3) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1550 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1551 = and(obuf_merge_en, _T_1550) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1552 = or(_T_1549, _T_1551) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1553 = bits(obuf_byteen0_in, 4, 4) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1554 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1555 = and(obuf_merge_en, _T_1554) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1556 = or(_T_1553, _T_1555) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1557 = bits(obuf_byteen0_in, 5, 5) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1558 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1559 = and(obuf_merge_en, _T_1558) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1560 = or(_T_1557, _T_1559) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1561 = bits(obuf_byteen0_in, 6, 6) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1562 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1563 = and(obuf_merge_en, _T_1562) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1564 = or(_T_1561, _T_1563) @[el2_lsu_bus_buffer.scala 387:63] - node _T_1565 = bits(obuf_byteen0_in, 7, 7) @[el2_lsu_bus_buffer.scala 387:59] - node _T_1566 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 387:97] - node _T_1567 = and(obuf_merge_en, _T_1566) @[el2_lsu_bus_buffer.scala 387:80] - node _T_1568 = or(_T_1565, _T_1567) @[el2_lsu_bus_buffer.scala 387:63] + node _T_1536 = mux(_T_1509, _T_1522, _T_1535) @[el2_lsu_bus_buffer.scala 352:8] + node obuf_data1_in = mux(ibuf_buf_byp, _T_1495, _T_1536) @[el2_lsu_bus_buffer.scala 351:26] + node _T_1537 = bits(obuf_byteen0_in, 0, 0) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1538 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1539 = and(obuf_merge_en, _T_1538) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1540 = or(_T_1537, _T_1539) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1541 = bits(obuf_byteen0_in, 1, 1) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1542 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1543 = and(obuf_merge_en, _T_1542) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1544 = or(_T_1541, _T_1543) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1545 = bits(obuf_byteen0_in, 2, 2) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1546 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1547 = and(obuf_merge_en, _T_1546) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1548 = or(_T_1545, _T_1547) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1549 = bits(obuf_byteen0_in, 3, 3) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1550 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1551 = and(obuf_merge_en, _T_1550) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1552 = or(_T_1549, _T_1551) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1553 = bits(obuf_byteen0_in, 4, 4) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1554 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1555 = and(obuf_merge_en, _T_1554) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1556 = or(_T_1553, _T_1555) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1557 = bits(obuf_byteen0_in, 5, 5) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1558 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1559 = and(obuf_merge_en, _T_1558) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1560 = or(_T_1557, _T_1559) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1561 = bits(obuf_byteen0_in, 6, 6) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1562 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1563 = and(obuf_merge_en, _T_1562) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1564 = or(_T_1561, _T_1563) @[el2_lsu_bus_buffer.scala 353:63] + node _T_1565 = bits(obuf_byteen0_in, 7, 7) @[el2_lsu_bus_buffer.scala 353:59] + node _T_1566 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 353:97] + node _T_1567 = and(obuf_merge_en, _T_1566) @[el2_lsu_bus_buffer.scala 353:80] + node _T_1568 = or(_T_1565, _T_1567) @[el2_lsu_bus_buffer.scala 353:63] node _T_1569 = cat(_T_1568, _T_1564) @[Cat.scala 29:58] node _T_1570 = cat(_T_1569, _T_1560) @[Cat.scala 29:58] node _T_1571 = cat(_T_1570, _T_1556) @[Cat.scala 29:58] @@ -10352,46 +10352,46 @@ circuit el2_lsu : node _T_1573 = cat(_T_1572, _T_1548) @[Cat.scala 29:58] node _T_1574 = cat(_T_1573, _T_1544) @[Cat.scala 29:58] node obuf_byteen_in = cat(_T_1574, _T_1540) @[Cat.scala 29:58] - node _T_1575 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1576 = and(obuf_merge_en, _T_1575) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1577 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1578 = bits(obuf_data0_in, 7, 0) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1579 = mux(_T_1576, _T_1577, _T_1578) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1580 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1581 = and(obuf_merge_en, _T_1580) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1582 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1583 = bits(obuf_data0_in, 15, 8) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1584 = mux(_T_1581, _T_1582, _T_1583) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1585 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1586 = and(obuf_merge_en, _T_1585) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1587 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1588 = bits(obuf_data0_in, 23, 16) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1589 = mux(_T_1586, _T_1587, _T_1588) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1590 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1591 = and(obuf_merge_en, _T_1590) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1592 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1593 = bits(obuf_data0_in, 31, 24) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1594 = mux(_T_1591, _T_1592, _T_1593) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1595 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1596 = and(obuf_merge_en, _T_1595) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1597 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1598 = bits(obuf_data0_in, 39, 32) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1599 = mux(_T_1596, _T_1597, _T_1598) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1600 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1601 = and(obuf_merge_en, _T_1600) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1602 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1603 = bits(obuf_data0_in, 47, 40) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1604 = mux(_T_1601, _T_1602, _T_1603) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1605 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1606 = and(obuf_merge_en, _T_1605) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1607 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1608 = bits(obuf_data0_in, 55, 48) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1609 = mux(_T_1606, _T_1607, _T_1608) @[el2_lsu_bus_buffer.scala 388:44] - node _T_1610 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 388:76] - node _T_1611 = and(obuf_merge_en, _T_1610) @[el2_lsu_bus_buffer.scala 388:59] - node _T_1612 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 388:94] - node _T_1613 = bits(obuf_data0_in, 63, 56) @[el2_lsu_bus_buffer.scala 388:123] - node _T_1614 = mux(_T_1611, _T_1612, _T_1613) @[el2_lsu_bus_buffer.scala 388:44] + node _T_1575 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1576 = and(obuf_merge_en, _T_1575) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1577 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1578 = bits(obuf_data0_in, 7, 0) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1579 = mux(_T_1576, _T_1577, _T_1578) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1580 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1581 = and(obuf_merge_en, _T_1580) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1582 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1583 = bits(obuf_data0_in, 15, 8) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1584 = mux(_T_1581, _T_1582, _T_1583) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1585 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1586 = and(obuf_merge_en, _T_1585) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1587 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1588 = bits(obuf_data0_in, 23, 16) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1589 = mux(_T_1586, _T_1587, _T_1588) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1590 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1591 = and(obuf_merge_en, _T_1590) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1592 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1593 = bits(obuf_data0_in, 31, 24) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1594 = mux(_T_1591, _T_1592, _T_1593) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1595 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1596 = and(obuf_merge_en, _T_1595) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1597 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1598 = bits(obuf_data0_in, 39, 32) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1599 = mux(_T_1596, _T_1597, _T_1598) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1600 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1601 = and(obuf_merge_en, _T_1600) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1602 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1603 = bits(obuf_data0_in, 47, 40) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1604 = mux(_T_1601, _T_1602, _T_1603) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1605 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1606 = and(obuf_merge_en, _T_1605) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1607 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1608 = bits(obuf_data0_in, 55, 48) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1609 = mux(_T_1606, _T_1607, _T_1608) @[el2_lsu_bus_buffer.scala 354:44] + node _T_1610 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 354:76] + node _T_1611 = and(obuf_merge_en, _T_1610) @[el2_lsu_bus_buffer.scala 354:59] + node _T_1612 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 354:94] + node _T_1613 = bits(obuf_data0_in, 63, 56) @[el2_lsu_bus_buffer.scala 354:123] + node _T_1614 = mux(_T_1611, _T_1612, _T_1613) @[el2_lsu_bus_buffer.scala 354:44] node _T_1615 = cat(_T_1614, _T_1609) @[Cat.scala 29:58] node _T_1616 = cat(_T_1615, _T_1604) @[Cat.scala 29:58] node _T_1617 = cat(_T_1616, _T_1599) @[Cat.scala 29:58] @@ -10399,18 +10399,18 @@ circuit el2_lsu : node _T_1619 = cat(_T_1618, _T_1589) @[Cat.scala 29:58] node _T_1620 = cat(_T_1619, _T_1584) @[Cat.scala 29:58] node obuf_data_in = cat(_T_1620, _T_1579) @[Cat.scala 29:58] - wire buf_dualhi : UInt<1>[4] @[el2_lsu_bus_buffer.scala 390:24] - buf_dualhi[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 391:14] - buf_dualhi[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 391:14] - buf_dualhi[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 391:14] - buf_dualhi[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 391:14] - node _T_1621 = neq(CmdPtr0, CmdPtr1) @[el2_lsu_bus_buffer.scala 392:30] - node _T_1622 = and(_T_1621, found_cmdptr0) @[el2_lsu_bus_buffer.scala 392:43] - node _T_1623 = and(_T_1622, found_cmdptr1) @[el2_lsu_bus_buffer.scala 392:59] - node _T_1624 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1625 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1626 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1627 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + wire buf_dualhi : UInt<1>[4] @[el2_lsu_bus_buffer.scala 356:24] + buf_dualhi[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 357:14] + buf_dualhi[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 357:14] + buf_dualhi[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 357:14] + buf_dualhi[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 357:14] + node _T_1621 = neq(CmdPtr0, CmdPtr1) @[el2_lsu_bus_buffer.scala 358:30] + node _T_1622 = and(_T_1621, found_cmdptr0) @[el2_lsu_bus_buffer.scala 358:43] + node _T_1623 = and(_T_1622, found_cmdptr1) @[el2_lsu_bus_buffer.scala 358:59] + node _T_1624 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1625 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1626 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1627 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1628 = mux(_T_1624, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1629 = mux(_T_1625, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1630 = mux(_T_1626, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10420,12 +10420,12 @@ circuit el2_lsu : node _T_1634 = or(_T_1633, _T_1631) @[Mux.scala 27:72] wire _T_1635 : UInt<3> @[Mux.scala 27:72] _T_1635 <= _T_1634 @[Mux.scala 27:72] - node _T_1636 = eq(_T_1635, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 392:107] - node _T_1637 = and(_T_1623, _T_1636) @[el2_lsu_bus_buffer.scala 392:75] - node _T_1638 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1639 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1640 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1641 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1636 = eq(_T_1635, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 358:107] + node _T_1637 = and(_T_1623, _T_1636) @[el2_lsu_bus_buffer.scala 358:75] + node _T_1638 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1639 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1640 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1641 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1642 = mux(_T_1638, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1643 = mux(_T_1639, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1644 = mux(_T_1640, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10435,19 +10435,19 @@ circuit el2_lsu : node _T_1648 = or(_T_1647, _T_1645) @[Mux.scala 27:72] wire _T_1649 : UInt<3> @[Mux.scala 27:72] _T_1649 <= _T_1648 @[Mux.scala 27:72] - node _T_1650 = eq(_T_1649, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 392:150] - node _T_1651 = and(_T_1637, _T_1650) @[el2_lsu_bus_buffer.scala 392:118] + node _T_1650 = eq(_T_1649, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 358:150] + node _T_1651 = and(_T_1637, _T_1650) @[el2_lsu_bus_buffer.scala 358:118] node _T_1652 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] node _T_1653 = cat(_T_1652, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] node _T_1654 = cat(_T_1653, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] - node _T_1655 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1656 = bits(_T_1654, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1657 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1658 = bits(_T_1654, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1659 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1660 = bits(_T_1654, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1661 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1662 = bits(_T_1654, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1655 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1656 = bits(_T_1654, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1657 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1658 = bits(_T_1654, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1659 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1660 = bits(_T_1654, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1661 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1662 = bits(_T_1654, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1663 = mux(_T_1655, _T_1656, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1664 = mux(_T_1657, _T_1658, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1665 = mux(_T_1659, _T_1660, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10457,16 +10457,16 @@ circuit el2_lsu : node _T_1669 = or(_T_1668, _T_1666) @[Mux.scala 27:72] wire _T_1670 : UInt<1> @[Mux.scala 27:72] _T_1670 <= _T_1669 @[Mux.scala 27:72] - node _T_1671 = eq(_T_1670, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:5] - node _T_1672 = and(_T_1651, _T_1671) @[el2_lsu_bus_buffer.scala 392:161] - node _T_1673 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1674 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1675 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1676 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1677 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1678 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1679 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1680 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1671 = eq(_T_1670, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 359:5] + node _T_1672 = and(_T_1651, _T_1671) @[el2_lsu_bus_buffer.scala 358:161] + node _T_1673 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1674 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1675 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1676 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1677 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1678 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1679 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1680 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1681 = mux(_T_1673, _T_1674, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1682 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1683 = mux(_T_1677, _T_1678, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10476,16 +10476,16 @@ circuit el2_lsu : node _T_1687 = or(_T_1686, _T_1684) @[Mux.scala 27:72] wire _T_1688 : UInt<1> @[Mux.scala 27:72] _T_1688 <= _T_1687 @[Mux.scala 27:72] - node _T_1689 = eq(_T_1688, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:87] - node _T_1690 = and(_T_1672, _T_1689) @[el2_lsu_bus_buffer.scala 393:85] - node _T_1691 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1692 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1693 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1694 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1695 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1696 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1697 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1698 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1689 = eq(_T_1688, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 359:87] + node _T_1690 = and(_T_1672, _T_1689) @[el2_lsu_bus_buffer.scala 359:85] + node _T_1691 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1692 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1693 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1694 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1695 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1696 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1697 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1698 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1699 = mux(_T_1691, _T_1692, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1700 = mux(_T_1693, _T_1694, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1701 = mux(_T_1695, _T_1696, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10495,14 +10495,14 @@ circuit el2_lsu : node _T_1705 = or(_T_1704, _T_1702) @[Mux.scala 27:72] wire _T_1706 : UInt<1> @[Mux.scala 27:72] _T_1706 <= _T_1705 @[Mux.scala 27:72] - node _T_1707 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1708 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1709 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1710 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1711 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1712 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1713 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1714 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1707 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1708 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1709 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1710 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1711 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1712 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1713 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1714 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1715 = mux(_T_1707, _T_1708, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1716 = mux(_T_1709, _T_1710, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1717 = mux(_T_1711, _T_1712, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10512,11 +10512,11 @@ circuit el2_lsu : node _T_1721 = or(_T_1720, _T_1718) @[Mux.scala 27:72] wire _T_1722 : UInt<1> @[Mux.scala 27:72] _T_1722 <= _T_1721 @[Mux.scala 27:72] - node _T_1723 = and(_T_1706, _T_1722) @[el2_lsu_bus_buffer.scala 394:36] - node _T_1724 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1725 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1726 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1727 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1723 = and(_T_1706, _T_1722) @[el2_lsu_bus_buffer.scala 360:36] + node _T_1724 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1725 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1726 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1727 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1728 = mux(_T_1724, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1729 = mux(_T_1725, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1730 = mux(_T_1726, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10526,11 +10526,11 @@ circuit el2_lsu : node _T_1734 = or(_T_1733, _T_1731) @[Mux.scala 27:72] wire _T_1735 : UInt<32> @[Mux.scala 27:72] _T_1735 <= _T_1734 @[Mux.scala 27:72] - node _T_1736 = bits(_T_1735, 31, 3) @[el2_lsu_bus_buffer.scala 395:35] - node _T_1737 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1738 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1739 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_1740 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_1736 = bits(_T_1735, 31, 3) @[el2_lsu_bus_buffer.scala 361:35] + node _T_1737 = eq(CmdPtr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1738 = eq(CmdPtr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1739 = eq(CmdPtr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_1740 = eq(CmdPtr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_1741 = mux(_T_1737, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1742 = mux(_T_1738, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_1743 = mux(_T_1739, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -10540,21 +10540,21 @@ circuit el2_lsu : node _T_1747 = or(_T_1746, _T_1744) @[Mux.scala 27:72] wire _T_1748 : UInt<32> @[Mux.scala 27:72] _T_1748 <= _T_1747 @[Mux.scala 27:72] - node _T_1749 = bits(_T_1748, 31, 3) @[el2_lsu_bus_buffer.scala 395:71] - node _T_1750 = eq(_T_1736, _T_1749) @[el2_lsu_bus_buffer.scala 395:41] - node _T_1751 = and(_T_1723, _T_1750) @[el2_lsu_bus_buffer.scala 394:67] - node _T_1752 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:81] - node _T_1753 = and(_T_1751, _T_1752) @[el2_lsu_bus_buffer.scala 395:79] - node _T_1754 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:107] - node _T_1755 = and(_T_1753, _T_1754) @[el2_lsu_bus_buffer.scala 395:105] - node _T_1756 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1757 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1758 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1759 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1760 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1761 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1762 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1763 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1749 = bits(_T_1748, 31, 3) @[el2_lsu_bus_buffer.scala 361:71] + node _T_1750 = eq(_T_1736, _T_1749) @[el2_lsu_bus_buffer.scala 361:41] + node _T_1751 = and(_T_1723, _T_1750) @[el2_lsu_bus_buffer.scala 360:67] + node _T_1752 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 361:81] + node _T_1753 = and(_T_1751, _T_1752) @[el2_lsu_bus_buffer.scala 361:79] + node _T_1754 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 361:107] + node _T_1755 = and(_T_1753, _T_1754) @[el2_lsu_bus_buffer.scala 361:105] + node _T_1756 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1757 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1758 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1759 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1760 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1761 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1762 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1763 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1764 = mux(_T_1756, _T_1757, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1765 = mux(_T_1758, _T_1759, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1766 = mux(_T_1760, _T_1761, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10564,18 +10564,18 @@ circuit el2_lsu : node _T_1770 = or(_T_1769, _T_1767) @[Mux.scala 27:72] wire _T_1771 : UInt<1> @[Mux.scala 27:72] _T_1771 <= _T_1770 @[Mux.scala 27:72] - node _T_1772 = eq(_T_1771, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:8] + node _T_1772 = eq(_T_1771, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 362:8] node _T_1773 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] node _T_1774 = cat(_T_1773, buf_dual[1]) @[Cat.scala 29:58] node _T_1775 = cat(_T_1774, buf_dual[0]) @[Cat.scala 29:58] - node _T_1776 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1777 = bits(_T_1775, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1778 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1779 = bits(_T_1775, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1780 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1781 = bits(_T_1775, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1782 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1783 = bits(_T_1775, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1776 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1777 = bits(_T_1775, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1778 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1779 = bits(_T_1775, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1780 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1781 = bits(_T_1775, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1782 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1783 = bits(_T_1775, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1784 = mux(_T_1776, _T_1777, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1785 = mux(_T_1778, _T_1779, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1786 = mux(_T_1780, _T_1781, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10585,18 +10585,18 @@ circuit el2_lsu : node _T_1790 = or(_T_1789, _T_1787) @[Mux.scala 27:72] wire _T_1791 : UInt<1> @[Mux.scala 27:72] _T_1791 <= _T_1790 @[Mux.scala 27:72] - node _T_1792 = and(_T_1772, _T_1791) @[el2_lsu_bus_buffer.scala 396:38] + node _T_1792 = and(_T_1772, _T_1791) @[el2_lsu_bus_buffer.scala 362:38] node _T_1793 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58] node _T_1794 = cat(_T_1793, buf_dualhi[1]) @[Cat.scala 29:58] node _T_1795 = cat(_T_1794, buf_dualhi[0]) @[Cat.scala 29:58] - node _T_1796 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1797 = bits(_T_1795, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1798 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1799 = bits(_T_1795, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1800 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1801 = bits(_T_1795, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1802 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1803 = bits(_T_1795, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1796 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1797 = bits(_T_1795, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1798 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1799 = bits(_T_1795, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1800 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1801 = bits(_T_1795, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1802 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1803 = bits(_T_1795, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1804 = mux(_T_1796, _T_1797, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1805 = mux(_T_1798, _T_1799, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1806 = mux(_T_1800, _T_1801, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10606,19 +10606,19 @@ circuit el2_lsu : node _T_1810 = or(_T_1809, _T_1807) @[Mux.scala 27:72] wire _T_1811 : UInt<1> @[Mux.scala 27:72] _T_1811 <= _T_1810 @[Mux.scala 27:72] - node _T_1812 = eq(_T_1811, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:109] - node _T_1813 = and(_T_1792, _T_1812) @[el2_lsu_bus_buffer.scala 396:107] + node _T_1812 = eq(_T_1811, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 362:109] + node _T_1813 = and(_T_1792, _T_1812) @[el2_lsu_bus_buffer.scala 362:107] node _T_1814 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58] node _T_1815 = cat(_T_1814, buf_samedw[1]) @[Cat.scala 29:58] node _T_1816 = cat(_T_1815, buf_samedw[0]) @[Cat.scala 29:58] - node _T_1817 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1818 = bits(_T_1816, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1819 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1820 = bits(_T_1816, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1821 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1822 = bits(_T_1816, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_1823 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_1824 = bits(_T_1816, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_1817 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1818 = bits(_T_1816, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1819 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1820 = bits(_T_1816, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1821 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1822 = bits(_T_1816, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_1823 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_1824 = bits(_T_1816, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_1825 = mux(_T_1817, _T_1818, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1826 = mux(_T_1819, _T_1820, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1827 = mux(_T_1821, _T_1822, UInt<1>("h00")) @[Mux.scala 27:72] @@ -10628,43 +10628,43 @@ circuit el2_lsu : node _T_1831 = or(_T_1830, _T_1828) @[Mux.scala 27:72] wire _T_1832 : UInt<1> @[Mux.scala 27:72] _T_1832 <= _T_1831 @[Mux.scala 27:72] - node _T_1833 = and(_T_1813, _T_1832) @[el2_lsu_bus_buffer.scala 396:179] - node _T_1834 = or(_T_1755, _T_1833) @[el2_lsu_bus_buffer.scala 395:128] - node _T_1835 = and(_T_1690, _T_1834) @[el2_lsu_bus_buffer.scala 393:122] - node _T_1836 = and(ibuf_buf_byp, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 397:19] - node _T_1837 = and(_T_1836, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 397:35] - node _T_1838 = or(_T_1835, _T_1837) @[el2_lsu_bus_buffer.scala 396:253] - obuf_merge_en <= _T_1838 @[el2_lsu_bus_buffer.scala 392:17] - reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 399:55] - obuf_wr_enQ <= obuf_wr_en @[el2_lsu_bus_buffer.scala 399:55] - node _T_1839 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 400:58] - node _T_1840 = eq(obuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 400:93] - node _T_1841 = and(_T_1839, _T_1840) @[el2_lsu_bus_buffer.scala 400:91] - reg _T_1842 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 400:54] - _T_1842 <= _T_1841 @[el2_lsu_bus_buffer.scala 400:54] - obuf_valid <= _T_1842 @[el2_lsu_bus_buffer.scala 400:14] + node _T_1833 = and(_T_1813, _T_1832) @[el2_lsu_bus_buffer.scala 362:179] + node _T_1834 = or(_T_1755, _T_1833) @[el2_lsu_bus_buffer.scala 361:128] + node _T_1835 = and(_T_1690, _T_1834) @[el2_lsu_bus_buffer.scala 359:122] + node _T_1836 = and(ibuf_buf_byp, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 363:19] + node _T_1837 = and(_T_1836, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 363:35] + node _T_1838 = or(_T_1835, _T_1837) @[el2_lsu_bus_buffer.scala 362:253] + obuf_merge_en <= _T_1838 @[el2_lsu_bus_buffer.scala 358:17] + reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 365:55] + obuf_wr_enQ <= obuf_wr_en @[el2_lsu_bus_buffer.scala 365:55] + node _T_1839 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 366:58] + node _T_1840 = eq(obuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 366:93] + node _T_1841 = and(_T_1839, _T_1840) @[el2_lsu_bus_buffer.scala 366:91] + reg _T_1842 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 366:54] + _T_1842 <= _T_1841 @[el2_lsu_bus_buffer.scala 366:54] + obuf_valid <= _T_1842 @[el2_lsu_bus_buffer.scala 366:14] reg _T_1843 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] _T_1843 <= obuf_nosend_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_nosend <= _T_1843 @[el2_lsu_bus_buffer.scala 401:15] - reg _T_1844 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 402:54] - _T_1844 <= obuf_cmd_done_in @[el2_lsu_bus_buffer.scala 402:54] - obuf_cmd_done <= _T_1844 @[el2_lsu_bus_buffer.scala 402:17] - reg _T_1845 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 403:55] - _T_1845 <= obuf_data_done_in @[el2_lsu_bus_buffer.scala 403:55] - obuf_data_done <= _T_1845 @[el2_lsu_bus_buffer.scala 403:18] - reg _T_1846 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 404:56] - _T_1846 <= obuf_rdrsp_pend_in @[el2_lsu_bus_buffer.scala 404:56] - obuf_rdrsp_pend <= _T_1846 @[el2_lsu_bus_buffer.scala 404:19] - reg _T_1847 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 405:55] - _T_1847 <= obuf_rdrsp_tag_in @[el2_lsu_bus_buffer.scala 405:55] - obuf_rdrsp_tag <= _T_1847 @[el2_lsu_bus_buffer.scala 405:18] + obuf_nosend <= _T_1843 @[el2_lsu_bus_buffer.scala 367:15] + reg _T_1844 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 368:54] + _T_1844 <= obuf_cmd_done_in @[el2_lsu_bus_buffer.scala 368:54] + obuf_cmd_done <= _T_1844 @[el2_lsu_bus_buffer.scala 368:17] + reg _T_1845 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 369:55] + _T_1845 <= obuf_data_done_in @[el2_lsu_bus_buffer.scala 369:55] + obuf_data_done <= _T_1845 @[el2_lsu_bus_buffer.scala 369:18] + reg _T_1846 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 370:56] + _T_1846 <= obuf_rdrsp_pend_in @[el2_lsu_bus_buffer.scala 370:56] + obuf_rdrsp_pend <= _T_1846 @[el2_lsu_bus_buffer.scala 370:19] + reg _T_1847 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 371:55] + _T_1847 <= obuf_rdrsp_tag_in @[el2_lsu_bus_buffer.scala 371:55] + obuf_rdrsp_tag <= _T_1847 @[el2_lsu_bus_buffer.scala 371:18] reg _T_1848 : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] _T_1848 <= obuf_tag0_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_tag0 <= _T_1848 @[el2_lsu_bus_buffer.scala 406:13] + obuf_tag0 <= _T_1848 @[el2_lsu_bus_buffer.scala 372:13] reg obuf_tag1 : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23] @@ -10677,12 +10677,12 @@ circuit el2_lsu : when obuf_wr_en : @[Reg.scala 28:19] _T_1849 <= obuf_write_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_write <= _T_1849 @[el2_lsu_bus_buffer.scala 409:14] + obuf_write <= _T_1849 @[el2_lsu_bus_buffer.scala 375:14] reg _T_1850 : UInt<1>, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] _T_1850 <= obuf_sideeffect_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - obuf_sideeffect <= _T_1850 @[el2_lsu_bus_buffer.scala 410:19] + obuf_sideeffect <= _T_1850 @[el2_lsu_bus_buffer.scala 376:19] reg obuf_sz : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] obuf_sz <= obuf_sz_in @[Reg.scala 28:23] @@ -10695,7 +10695,7 @@ circuit el2_lsu : rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_1851 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_1851 <= obuf_addr_in @[el2_lib.scala 514:16] - obuf_addr <= _T_1851 @[el2_lsu_bus_buffer.scala 412:13] + obuf_addr <= _T_1851 @[el2_lsu_bus_buffer.scala 378:13] reg obuf_byteen : UInt, io.lsu_bus_obuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23] @@ -10708,1909 +10708,1909 @@ circuit el2_lsu : rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg obuf_data : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] obuf_data <= obuf_data_in @[el2_lib.scala 514:16] - reg _T_1852 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 415:54] - _T_1852 <= obuf_wr_timer_in @[el2_lsu_bus_buffer.scala 415:54] - obuf_wr_timer <= _T_1852 @[el2_lsu_bus_buffer.scala 415:17] + reg _T_1852 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 381:54] + _T_1852 <= obuf_wr_timer_in @[el2_lsu_bus_buffer.scala 381:54] + obuf_wr_timer <= _T_1852 @[el2_lsu_bus_buffer.scala 381:17] wire WrPtr0_m : UInt<2> WrPtr0_m <= UInt<1>("h00") - node _T_1853 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 418:65] - node _T_1854 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 419:30] - node _T_1855 = and(ibuf_valid, _T_1854) @[el2_lsu_bus_buffer.scala 419:19] - node _T_1856 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:18] - node _T_1857 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:57] - node _T_1858 = and(io.ldst_dual_r, _T_1857) @[el2_lsu_bus_buffer.scala 420:45] - node _T_1859 = or(_T_1856, _T_1858) @[el2_lsu_bus_buffer.scala 420:27] - node _T_1860 = and(io.lsu_busreq_r, _T_1859) @[el2_lsu_bus_buffer.scala 419:58] - node _T_1861 = or(_T_1855, _T_1860) @[el2_lsu_bus_buffer.scala 419:39] - node _T_1862 = eq(_T_1861, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 419:5] - node _T_1863 = and(_T_1853, _T_1862) @[el2_lsu_bus_buffer.scala 418:76] - node _T_1864 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 418:65] - node _T_1865 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 419:30] - node _T_1866 = and(ibuf_valid, _T_1865) @[el2_lsu_bus_buffer.scala 419:19] - node _T_1867 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 420:18] - node _T_1868 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 420:57] - node _T_1869 = and(io.ldst_dual_r, _T_1868) @[el2_lsu_bus_buffer.scala 420:45] - node _T_1870 = or(_T_1867, _T_1869) @[el2_lsu_bus_buffer.scala 420:27] - node _T_1871 = and(io.lsu_busreq_r, _T_1870) @[el2_lsu_bus_buffer.scala 419:58] - node _T_1872 = or(_T_1866, _T_1871) @[el2_lsu_bus_buffer.scala 419:39] - node _T_1873 = eq(_T_1872, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 419:5] - node _T_1874 = and(_T_1864, _T_1873) @[el2_lsu_bus_buffer.scala 418:76] - node _T_1875 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 418:65] - node _T_1876 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 419:30] - node _T_1877 = and(ibuf_valid, _T_1876) @[el2_lsu_bus_buffer.scala 419:19] - node _T_1878 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 420:18] - node _T_1879 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 420:57] - node _T_1880 = and(io.ldst_dual_r, _T_1879) @[el2_lsu_bus_buffer.scala 420:45] - node _T_1881 = or(_T_1878, _T_1880) @[el2_lsu_bus_buffer.scala 420:27] - node _T_1882 = and(io.lsu_busreq_r, _T_1881) @[el2_lsu_bus_buffer.scala 419:58] - node _T_1883 = or(_T_1877, _T_1882) @[el2_lsu_bus_buffer.scala 419:39] - node _T_1884 = eq(_T_1883, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 419:5] - node _T_1885 = and(_T_1875, _T_1884) @[el2_lsu_bus_buffer.scala 418:76] - node _T_1886 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 418:65] - node _T_1887 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 419:30] - node _T_1888 = and(ibuf_valid, _T_1887) @[el2_lsu_bus_buffer.scala 419:19] - node _T_1889 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 420:18] - node _T_1890 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 420:57] - node _T_1891 = and(io.ldst_dual_r, _T_1890) @[el2_lsu_bus_buffer.scala 420:45] - node _T_1892 = or(_T_1889, _T_1891) @[el2_lsu_bus_buffer.scala 420:27] - node _T_1893 = and(io.lsu_busreq_r, _T_1892) @[el2_lsu_bus_buffer.scala 419:58] - node _T_1894 = or(_T_1888, _T_1893) @[el2_lsu_bus_buffer.scala 419:39] - node _T_1895 = eq(_T_1894, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 419:5] - node _T_1896 = and(_T_1886, _T_1895) @[el2_lsu_bus_buffer.scala 418:76] + node _T_1853 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 384:65] + node _T_1854 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 385:30] + node _T_1855 = and(ibuf_valid, _T_1854) @[el2_lsu_bus_buffer.scala 385:19] + node _T_1856 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 386:18] + node _T_1857 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 386:57] + node _T_1858 = and(io.ldst_dual_r, _T_1857) @[el2_lsu_bus_buffer.scala 386:45] + node _T_1859 = or(_T_1856, _T_1858) @[el2_lsu_bus_buffer.scala 386:27] + node _T_1860 = and(io.lsu_busreq_r, _T_1859) @[el2_lsu_bus_buffer.scala 385:58] + node _T_1861 = or(_T_1855, _T_1860) @[el2_lsu_bus_buffer.scala 385:39] + node _T_1862 = eq(_T_1861, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 385:5] + node _T_1863 = and(_T_1853, _T_1862) @[el2_lsu_bus_buffer.scala 384:76] + node _T_1864 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 384:65] + node _T_1865 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 385:30] + node _T_1866 = and(ibuf_valid, _T_1865) @[el2_lsu_bus_buffer.scala 385:19] + node _T_1867 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 386:18] + node _T_1868 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 386:57] + node _T_1869 = and(io.ldst_dual_r, _T_1868) @[el2_lsu_bus_buffer.scala 386:45] + node _T_1870 = or(_T_1867, _T_1869) @[el2_lsu_bus_buffer.scala 386:27] + node _T_1871 = and(io.lsu_busreq_r, _T_1870) @[el2_lsu_bus_buffer.scala 385:58] + node _T_1872 = or(_T_1866, _T_1871) @[el2_lsu_bus_buffer.scala 385:39] + node _T_1873 = eq(_T_1872, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 385:5] + node _T_1874 = and(_T_1864, _T_1873) @[el2_lsu_bus_buffer.scala 384:76] + node _T_1875 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 384:65] + node _T_1876 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 385:30] + node _T_1877 = and(ibuf_valid, _T_1876) @[el2_lsu_bus_buffer.scala 385:19] + node _T_1878 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 386:18] + node _T_1879 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 386:57] + node _T_1880 = and(io.ldst_dual_r, _T_1879) @[el2_lsu_bus_buffer.scala 386:45] + node _T_1881 = or(_T_1878, _T_1880) @[el2_lsu_bus_buffer.scala 386:27] + node _T_1882 = and(io.lsu_busreq_r, _T_1881) @[el2_lsu_bus_buffer.scala 385:58] + node _T_1883 = or(_T_1877, _T_1882) @[el2_lsu_bus_buffer.scala 385:39] + node _T_1884 = eq(_T_1883, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 385:5] + node _T_1885 = and(_T_1875, _T_1884) @[el2_lsu_bus_buffer.scala 384:76] + node _T_1886 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 384:65] + node _T_1887 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 385:30] + node _T_1888 = and(ibuf_valid, _T_1887) @[el2_lsu_bus_buffer.scala 385:19] + node _T_1889 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 386:18] + node _T_1890 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 386:57] + node _T_1891 = and(io.ldst_dual_r, _T_1890) @[el2_lsu_bus_buffer.scala 386:45] + node _T_1892 = or(_T_1889, _T_1891) @[el2_lsu_bus_buffer.scala 386:27] + node _T_1893 = and(io.lsu_busreq_r, _T_1892) @[el2_lsu_bus_buffer.scala 385:58] + node _T_1894 = or(_T_1888, _T_1893) @[el2_lsu_bus_buffer.scala 385:39] + node _T_1895 = eq(_T_1894, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 385:5] + node _T_1896 = and(_T_1886, _T_1895) @[el2_lsu_bus_buffer.scala 384:76] node _T_1897 = mux(_T_1896, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] node _T_1898 = mux(_T_1885, UInt<2>("h02"), _T_1897) @[Mux.scala 98:16] node _T_1899 = mux(_T_1874, UInt<1>("h01"), _T_1898) @[Mux.scala 98:16] node _T_1900 = mux(_T_1863, UInt<1>("h00"), _T_1899) @[Mux.scala 98:16] - WrPtr0_m <= _T_1900 @[el2_lsu_bus_buffer.scala 418:12] + WrPtr0_m <= _T_1900 @[el2_lsu_bus_buffer.scala 384:12] wire WrPtr1_m : UInt<2> WrPtr1_m <= UInt<1>("h00") - node _T_1901 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 424:65] - node _T_1902 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:103] - node _T_1903 = and(ibuf_valid, _T_1902) @[el2_lsu_bus_buffer.scala 424:92] - node _T_1904 = eq(WrPtr0_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:33] - node _T_1905 = and(io.lsu_busreq_m, _T_1904) @[el2_lsu_bus_buffer.scala 425:22] - node _T_1906 = or(_T_1903, _T_1905) @[el2_lsu_bus_buffer.scala 424:112] - node _T_1907 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:36] - node _T_1908 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:34] - node _T_1909 = and(io.ldst_dual_r, _T_1908) @[el2_lsu_bus_buffer.scala 427:23] - node _T_1910 = or(_T_1907, _T_1909) @[el2_lsu_bus_buffer.scala 426:46] - node _T_1911 = and(io.lsu_busreq_r, _T_1910) @[el2_lsu_bus_buffer.scala 426:22] - node _T_1912 = or(_T_1906, _T_1911) @[el2_lsu_bus_buffer.scala 425:42] - node _T_1913 = eq(_T_1912, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:78] - node _T_1914 = and(_T_1901, _T_1913) @[el2_lsu_bus_buffer.scala 424:76] - node _T_1915 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 424:65] - node _T_1916 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 424:103] - node _T_1917 = and(ibuf_valid, _T_1916) @[el2_lsu_bus_buffer.scala 424:92] - node _T_1918 = eq(WrPtr0_m, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:33] - node _T_1919 = and(io.lsu_busreq_m, _T_1918) @[el2_lsu_bus_buffer.scala 425:22] - node _T_1920 = or(_T_1917, _T_1919) @[el2_lsu_bus_buffer.scala 424:112] - node _T_1921 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:36] - node _T_1922 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 427:34] - node _T_1923 = and(io.ldst_dual_r, _T_1922) @[el2_lsu_bus_buffer.scala 427:23] - node _T_1924 = or(_T_1921, _T_1923) @[el2_lsu_bus_buffer.scala 426:46] - node _T_1925 = and(io.lsu_busreq_r, _T_1924) @[el2_lsu_bus_buffer.scala 426:22] - node _T_1926 = or(_T_1920, _T_1925) @[el2_lsu_bus_buffer.scala 425:42] - node _T_1927 = eq(_T_1926, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:78] - node _T_1928 = and(_T_1915, _T_1927) @[el2_lsu_bus_buffer.scala 424:76] - node _T_1929 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 424:65] - node _T_1930 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 424:103] - node _T_1931 = and(ibuf_valid, _T_1930) @[el2_lsu_bus_buffer.scala 424:92] - node _T_1932 = eq(WrPtr0_m, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:33] - node _T_1933 = and(io.lsu_busreq_m, _T_1932) @[el2_lsu_bus_buffer.scala 425:22] - node _T_1934 = or(_T_1931, _T_1933) @[el2_lsu_bus_buffer.scala 424:112] - node _T_1935 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:36] - node _T_1936 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 427:34] - node _T_1937 = and(io.ldst_dual_r, _T_1936) @[el2_lsu_bus_buffer.scala 427:23] - node _T_1938 = or(_T_1935, _T_1937) @[el2_lsu_bus_buffer.scala 426:46] - node _T_1939 = and(io.lsu_busreq_r, _T_1938) @[el2_lsu_bus_buffer.scala 426:22] - node _T_1940 = or(_T_1934, _T_1939) @[el2_lsu_bus_buffer.scala 425:42] - node _T_1941 = eq(_T_1940, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:78] - node _T_1942 = and(_T_1929, _T_1941) @[el2_lsu_bus_buffer.scala 424:76] - node _T_1943 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 424:65] - node _T_1944 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 424:103] - node _T_1945 = and(ibuf_valid, _T_1944) @[el2_lsu_bus_buffer.scala 424:92] - node _T_1946 = eq(WrPtr0_m, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:33] - node _T_1947 = and(io.lsu_busreq_m, _T_1946) @[el2_lsu_bus_buffer.scala 425:22] - node _T_1948 = or(_T_1945, _T_1947) @[el2_lsu_bus_buffer.scala 424:112] - node _T_1949 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:36] - node _T_1950 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 427:34] - node _T_1951 = and(io.ldst_dual_r, _T_1950) @[el2_lsu_bus_buffer.scala 427:23] - node _T_1952 = or(_T_1949, _T_1951) @[el2_lsu_bus_buffer.scala 426:46] - node _T_1953 = and(io.lsu_busreq_r, _T_1952) @[el2_lsu_bus_buffer.scala 426:22] - node _T_1954 = or(_T_1948, _T_1953) @[el2_lsu_bus_buffer.scala 425:42] - node _T_1955 = eq(_T_1954, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:78] - node _T_1956 = and(_T_1943, _T_1955) @[el2_lsu_bus_buffer.scala 424:76] + node _T_1901 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 390:65] + node _T_1902 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:103] + node _T_1903 = and(ibuf_valid, _T_1902) @[el2_lsu_bus_buffer.scala 390:92] + node _T_1904 = eq(WrPtr0_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 391:33] + node _T_1905 = and(io.lsu_busreq_m, _T_1904) @[el2_lsu_bus_buffer.scala 391:22] + node _T_1906 = or(_T_1903, _T_1905) @[el2_lsu_bus_buffer.scala 390:112] + node _T_1907 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:36] + node _T_1908 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:34] + node _T_1909 = and(io.ldst_dual_r, _T_1908) @[el2_lsu_bus_buffer.scala 393:23] + node _T_1910 = or(_T_1907, _T_1909) @[el2_lsu_bus_buffer.scala 392:46] + node _T_1911 = and(io.lsu_busreq_r, _T_1910) @[el2_lsu_bus_buffer.scala 392:22] + node _T_1912 = or(_T_1906, _T_1911) @[el2_lsu_bus_buffer.scala 391:42] + node _T_1913 = eq(_T_1912, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:78] + node _T_1914 = and(_T_1901, _T_1913) @[el2_lsu_bus_buffer.scala 390:76] + node _T_1915 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 390:65] + node _T_1916 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 390:103] + node _T_1917 = and(ibuf_valid, _T_1916) @[el2_lsu_bus_buffer.scala 390:92] + node _T_1918 = eq(WrPtr0_m, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 391:33] + node _T_1919 = and(io.lsu_busreq_m, _T_1918) @[el2_lsu_bus_buffer.scala 391:22] + node _T_1920 = or(_T_1917, _T_1919) @[el2_lsu_bus_buffer.scala 390:112] + node _T_1921 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 392:36] + node _T_1922 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 393:34] + node _T_1923 = and(io.ldst_dual_r, _T_1922) @[el2_lsu_bus_buffer.scala 393:23] + node _T_1924 = or(_T_1921, _T_1923) @[el2_lsu_bus_buffer.scala 392:46] + node _T_1925 = and(io.lsu_busreq_r, _T_1924) @[el2_lsu_bus_buffer.scala 392:22] + node _T_1926 = or(_T_1920, _T_1925) @[el2_lsu_bus_buffer.scala 391:42] + node _T_1927 = eq(_T_1926, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:78] + node _T_1928 = and(_T_1915, _T_1927) @[el2_lsu_bus_buffer.scala 390:76] + node _T_1929 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 390:65] + node _T_1930 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 390:103] + node _T_1931 = and(ibuf_valid, _T_1930) @[el2_lsu_bus_buffer.scala 390:92] + node _T_1932 = eq(WrPtr0_m, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 391:33] + node _T_1933 = and(io.lsu_busreq_m, _T_1932) @[el2_lsu_bus_buffer.scala 391:22] + node _T_1934 = or(_T_1931, _T_1933) @[el2_lsu_bus_buffer.scala 390:112] + node _T_1935 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 392:36] + node _T_1936 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 393:34] + node _T_1937 = and(io.ldst_dual_r, _T_1936) @[el2_lsu_bus_buffer.scala 393:23] + node _T_1938 = or(_T_1935, _T_1937) @[el2_lsu_bus_buffer.scala 392:46] + node _T_1939 = and(io.lsu_busreq_r, _T_1938) @[el2_lsu_bus_buffer.scala 392:22] + node _T_1940 = or(_T_1934, _T_1939) @[el2_lsu_bus_buffer.scala 391:42] + node _T_1941 = eq(_T_1940, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:78] + node _T_1942 = and(_T_1929, _T_1941) @[el2_lsu_bus_buffer.scala 390:76] + node _T_1943 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 390:65] + node _T_1944 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 390:103] + node _T_1945 = and(ibuf_valid, _T_1944) @[el2_lsu_bus_buffer.scala 390:92] + node _T_1946 = eq(WrPtr0_m, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 391:33] + node _T_1947 = and(io.lsu_busreq_m, _T_1946) @[el2_lsu_bus_buffer.scala 391:22] + node _T_1948 = or(_T_1945, _T_1947) @[el2_lsu_bus_buffer.scala 390:112] + node _T_1949 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 392:36] + node _T_1950 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 393:34] + node _T_1951 = and(io.ldst_dual_r, _T_1950) @[el2_lsu_bus_buffer.scala 393:23] + node _T_1952 = or(_T_1949, _T_1951) @[el2_lsu_bus_buffer.scala 392:46] + node _T_1953 = and(io.lsu_busreq_r, _T_1952) @[el2_lsu_bus_buffer.scala 392:22] + node _T_1954 = or(_T_1948, _T_1953) @[el2_lsu_bus_buffer.scala 391:42] + node _T_1955 = eq(_T_1954, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 390:78] + node _T_1956 = and(_T_1943, _T_1955) @[el2_lsu_bus_buffer.scala 390:76] node _T_1957 = mux(_T_1956, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] node _T_1958 = mux(_T_1942, UInt<2>("h02"), _T_1957) @[Mux.scala 98:16] node _T_1959 = mux(_T_1928, UInt<1>("h01"), _T_1958) @[Mux.scala 98:16] node _T_1960 = mux(_T_1914, UInt<1>("h00"), _T_1959) @[Mux.scala 98:16] - WrPtr1_m <= _T_1960 @[el2_lsu_bus_buffer.scala 424:12] - wire buf_age : UInt<4>[4] @[el2_lsu_bus_buffer.scala 429:21] - buf_age[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 430:11] - buf_age[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 430:11] - buf_age[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 430:11] - buf_age[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 430:11] - node _T_1961 = orr(buf_age[0]) @[el2_lsu_bus_buffer.scala 432:58] - node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:45] - node _T_1963 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:78] - node _T_1964 = and(_T_1962, _T_1963) @[el2_lsu_bus_buffer.scala 432:63] - node _T_1965 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:90] - node _T_1966 = and(_T_1964, _T_1965) @[el2_lsu_bus_buffer.scala 432:88] - node _T_1967 = orr(buf_age[1]) @[el2_lsu_bus_buffer.scala 432:58] - node _T_1968 = eq(_T_1967, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:45] - node _T_1969 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:78] - node _T_1970 = and(_T_1968, _T_1969) @[el2_lsu_bus_buffer.scala 432:63] - node _T_1971 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:90] - node _T_1972 = and(_T_1970, _T_1971) @[el2_lsu_bus_buffer.scala 432:88] - node _T_1973 = orr(buf_age[2]) @[el2_lsu_bus_buffer.scala 432:58] - node _T_1974 = eq(_T_1973, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:45] - node _T_1975 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:78] - node _T_1976 = and(_T_1974, _T_1975) @[el2_lsu_bus_buffer.scala 432:63] - node _T_1977 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:90] - node _T_1978 = and(_T_1976, _T_1977) @[el2_lsu_bus_buffer.scala 432:88] - node _T_1979 = orr(buf_age[3]) @[el2_lsu_bus_buffer.scala 432:58] - node _T_1980 = eq(_T_1979, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:45] - node _T_1981 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:78] - node _T_1982 = and(_T_1980, _T_1981) @[el2_lsu_bus_buffer.scala 432:63] - node _T_1983 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:90] - node _T_1984 = and(_T_1982, _T_1983) @[el2_lsu_bus_buffer.scala 432:88] + WrPtr1_m <= _T_1960 @[el2_lsu_bus_buffer.scala 390:12] + wire buf_age : UInt<4>[4] @[el2_lsu_bus_buffer.scala 395:21] + buf_age[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 396:11] + buf_age[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 396:11] + buf_age[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 396:11] + buf_age[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 396:11] + node _T_1961 = orr(buf_age[0]) @[el2_lsu_bus_buffer.scala 398:58] + node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:45] + node _T_1963 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 398:78] + node _T_1964 = and(_T_1962, _T_1963) @[el2_lsu_bus_buffer.scala 398:63] + node _T_1965 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:90] + node _T_1966 = and(_T_1964, _T_1965) @[el2_lsu_bus_buffer.scala 398:88] + node _T_1967 = orr(buf_age[1]) @[el2_lsu_bus_buffer.scala 398:58] + node _T_1968 = eq(_T_1967, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:45] + node _T_1969 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 398:78] + node _T_1970 = and(_T_1968, _T_1969) @[el2_lsu_bus_buffer.scala 398:63] + node _T_1971 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:90] + node _T_1972 = and(_T_1970, _T_1971) @[el2_lsu_bus_buffer.scala 398:88] + node _T_1973 = orr(buf_age[2]) @[el2_lsu_bus_buffer.scala 398:58] + node _T_1974 = eq(_T_1973, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:45] + node _T_1975 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 398:78] + node _T_1976 = and(_T_1974, _T_1975) @[el2_lsu_bus_buffer.scala 398:63] + node _T_1977 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:90] + node _T_1978 = and(_T_1976, _T_1977) @[el2_lsu_bus_buffer.scala 398:88] + node _T_1979 = orr(buf_age[3]) @[el2_lsu_bus_buffer.scala 398:58] + node _T_1980 = eq(_T_1979, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:45] + node _T_1981 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 398:78] + node _T_1982 = and(_T_1980, _T_1981) @[el2_lsu_bus_buffer.scala 398:63] + node _T_1983 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:90] + node _T_1984 = and(_T_1982, _T_1983) @[el2_lsu_bus_buffer.scala 398:88] node _T_1985 = cat(_T_1984, _T_1978) @[Cat.scala 29:58] node _T_1986 = cat(_T_1985, _T_1972) @[Cat.scala 29:58] node CmdPtr0Dec = cat(_T_1986, _T_1966) @[Cat.scala 29:58] - node _T_1987 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 433:62] - node _T_1988 = and(buf_age[0], _T_1987) @[el2_lsu_bus_buffer.scala 433:59] - node _T_1989 = orr(_T_1988) @[el2_lsu_bus_buffer.scala 433:76] - node _T_1990 = eq(_T_1989, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:45] - node _T_1991 = bits(CmdPtr0Dec, 0, 0) @[el2_lsu_bus_buffer.scala 433:94] - node _T_1992 = eq(_T_1991, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:83] - node _T_1993 = and(_T_1990, _T_1992) @[el2_lsu_bus_buffer.scala 433:81] - node _T_1994 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 433:113] - node _T_1995 = and(_T_1993, _T_1994) @[el2_lsu_bus_buffer.scala 433:98] - node _T_1996 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:125] - node _T_1997 = and(_T_1995, _T_1996) @[el2_lsu_bus_buffer.scala 433:123] - node _T_1998 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 433:62] - node _T_1999 = and(buf_age[1], _T_1998) @[el2_lsu_bus_buffer.scala 433:59] - node _T_2000 = orr(_T_1999) @[el2_lsu_bus_buffer.scala 433:76] - node _T_2001 = eq(_T_2000, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:45] - node _T_2002 = bits(CmdPtr0Dec, 1, 1) @[el2_lsu_bus_buffer.scala 433:94] - node _T_2003 = eq(_T_2002, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:83] - node _T_2004 = and(_T_2001, _T_2003) @[el2_lsu_bus_buffer.scala 433:81] - node _T_2005 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 433:113] - node _T_2006 = and(_T_2004, _T_2005) @[el2_lsu_bus_buffer.scala 433:98] - node _T_2007 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:125] - node _T_2008 = and(_T_2006, _T_2007) @[el2_lsu_bus_buffer.scala 433:123] - node _T_2009 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 433:62] - node _T_2010 = and(buf_age[2], _T_2009) @[el2_lsu_bus_buffer.scala 433:59] - node _T_2011 = orr(_T_2010) @[el2_lsu_bus_buffer.scala 433:76] - node _T_2012 = eq(_T_2011, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:45] - node _T_2013 = bits(CmdPtr0Dec, 2, 2) @[el2_lsu_bus_buffer.scala 433:94] - node _T_2014 = eq(_T_2013, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:83] - node _T_2015 = and(_T_2012, _T_2014) @[el2_lsu_bus_buffer.scala 433:81] - node _T_2016 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 433:113] - node _T_2017 = and(_T_2015, _T_2016) @[el2_lsu_bus_buffer.scala 433:98] - node _T_2018 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:125] - node _T_2019 = and(_T_2017, _T_2018) @[el2_lsu_bus_buffer.scala 433:123] - node _T_2020 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 433:62] - node _T_2021 = and(buf_age[3], _T_2020) @[el2_lsu_bus_buffer.scala 433:59] - node _T_2022 = orr(_T_2021) @[el2_lsu_bus_buffer.scala 433:76] - node _T_2023 = eq(_T_2022, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:45] - node _T_2024 = bits(CmdPtr0Dec, 3, 3) @[el2_lsu_bus_buffer.scala 433:94] - node _T_2025 = eq(_T_2024, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:83] - node _T_2026 = and(_T_2023, _T_2025) @[el2_lsu_bus_buffer.scala 433:81] - node _T_2027 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 433:113] - node _T_2028 = and(_T_2026, _T_2027) @[el2_lsu_bus_buffer.scala 433:98] - node _T_2029 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:125] - node _T_2030 = and(_T_2028, _T_2029) @[el2_lsu_bus_buffer.scala 433:123] + node _T_1987 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 399:62] + node _T_1988 = and(buf_age[0], _T_1987) @[el2_lsu_bus_buffer.scala 399:59] + node _T_1989 = orr(_T_1988) @[el2_lsu_bus_buffer.scala 399:76] + node _T_1990 = eq(_T_1989, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:45] + node _T_1991 = bits(CmdPtr0Dec, 0, 0) @[el2_lsu_bus_buffer.scala 399:94] + node _T_1992 = eq(_T_1991, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:83] + node _T_1993 = and(_T_1990, _T_1992) @[el2_lsu_bus_buffer.scala 399:81] + node _T_1994 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 399:113] + node _T_1995 = and(_T_1993, _T_1994) @[el2_lsu_bus_buffer.scala 399:98] + node _T_1996 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:125] + node _T_1997 = and(_T_1995, _T_1996) @[el2_lsu_bus_buffer.scala 399:123] + node _T_1998 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 399:62] + node _T_1999 = and(buf_age[1], _T_1998) @[el2_lsu_bus_buffer.scala 399:59] + node _T_2000 = orr(_T_1999) @[el2_lsu_bus_buffer.scala 399:76] + node _T_2001 = eq(_T_2000, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:45] + node _T_2002 = bits(CmdPtr0Dec, 1, 1) @[el2_lsu_bus_buffer.scala 399:94] + node _T_2003 = eq(_T_2002, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:83] + node _T_2004 = and(_T_2001, _T_2003) @[el2_lsu_bus_buffer.scala 399:81] + node _T_2005 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 399:113] + node _T_2006 = and(_T_2004, _T_2005) @[el2_lsu_bus_buffer.scala 399:98] + node _T_2007 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:125] + node _T_2008 = and(_T_2006, _T_2007) @[el2_lsu_bus_buffer.scala 399:123] + node _T_2009 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 399:62] + node _T_2010 = and(buf_age[2], _T_2009) @[el2_lsu_bus_buffer.scala 399:59] + node _T_2011 = orr(_T_2010) @[el2_lsu_bus_buffer.scala 399:76] + node _T_2012 = eq(_T_2011, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:45] + node _T_2013 = bits(CmdPtr0Dec, 2, 2) @[el2_lsu_bus_buffer.scala 399:94] + node _T_2014 = eq(_T_2013, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:83] + node _T_2015 = and(_T_2012, _T_2014) @[el2_lsu_bus_buffer.scala 399:81] + node _T_2016 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 399:113] + node _T_2017 = and(_T_2015, _T_2016) @[el2_lsu_bus_buffer.scala 399:98] + node _T_2018 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:125] + node _T_2019 = and(_T_2017, _T_2018) @[el2_lsu_bus_buffer.scala 399:123] + node _T_2020 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 399:62] + node _T_2021 = and(buf_age[3], _T_2020) @[el2_lsu_bus_buffer.scala 399:59] + node _T_2022 = orr(_T_2021) @[el2_lsu_bus_buffer.scala 399:76] + node _T_2023 = eq(_T_2022, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:45] + node _T_2024 = bits(CmdPtr0Dec, 3, 3) @[el2_lsu_bus_buffer.scala 399:94] + node _T_2025 = eq(_T_2024, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:83] + node _T_2026 = and(_T_2023, _T_2025) @[el2_lsu_bus_buffer.scala 399:81] + node _T_2027 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 399:113] + node _T_2028 = and(_T_2026, _T_2027) @[el2_lsu_bus_buffer.scala 399:98] + node _T_2029 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:125] + node _T_2030 = and(_T_2028, _T_2029) @[el2_lsu_bus_buffer.scala 399:123] node _T_2031 = cat(_T_2030, _T_2019) @[Cat.scala 29:58] node _T_2032 = cat(_T_2031, _T_2008) @[Cat.scala 29:58] node CmdPtr1Dec = cat(_T_2032, _T_1997) @[Cat.scala 29:58] - wire buf_rsp_pickage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 434:29] - buf_rsp_pickage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 435:19] - buf_rsp_pickage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 435:19] - buf_rsp_pickage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 435:19] - buf_rsp_pickage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 435:19] - node _T_2033 = orr(buf_rsp_pickage[0]) @[el2_lsu_bus_buffer.scala 436:65] - node _T_2034 = eq(_T_2033, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:44] - node _T_2035 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 436:85] - node _T_2036 = and(_T_2034, _T_2035) @[el2_lsu_bus_buffer.scala 436:70] - node _T_2037 = orr(buf_rsp_pickage[1]) @[el2_lsu_bus_buffer.scala 436:65] - node _T_2038 = eq(_T_2037, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:44] - node _T_2039 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 436:85] - node _T_2040 = and(_T_2038, _T_2039) @[el2_lsu_bus_buffer.scala 436:70] - node _T_2041 = orr(buf_rsp_pickage[2]) @[el2_lsu_bus_buffer.scala 436:65] - node _T_2042 = eq(_T_2041, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:44] - node _T_2043 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 436:85] - node _T_2044 = and(_T_2042, _T_2043) @[el2_lsu_bus_buffer.scala 436:70] - node _T_2045 = orr(buf_rsp_pickage[3]) @[el2_lsu_bus_buffer.scala 436:65] - node _T_2046 = eq(_T_2045, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:44] - node _T_2047 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 436:85] - node _T_2048 = and(_T_2046, _T_2047) @[el2_lsu_bus_buffer.scala 436:70] + wire buf_rsp_pickage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 400:29] + buf_rsp_pickage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 401:19] + buf_rsp_pickage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 401:19] + buf_rsp_pickage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 401:19] + buf_rsp_pickage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 401:19] + node _T_2033 = orr(buf_rsp_pickage[0]) @[el2_lsu_bus_buffer.scala 402:65] + node _T_2034 = eq(_T_2033, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:44] + node _T_2035 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 402:85] + node _T_2036 = and(_T_2034, _T_2035) @[el2_lsu_bus_buffer.scala 402:70] + node _T_2037 = orr(buf_rsp_pickage[1]) @[el2_lsu_bus_buffer.scala 402:65] + node _T_2038 = eq(_T_2037, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:44] + node _T_2039 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 402:85] + node _T_2040 = and(_T_2038, _T_2039) @[el2_lsu_bus_buffer.scala 402:70] + node _T_2041 = orr(buf_rsp_pickage[2]) @[el2_lsu_bus_buffer.scala 402:65] + node _T_2042 = eq(_T_2041, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:44] + node _T_2043 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 402:85] + node _T_2044 = and(_T_2042, _T_2043) @[el2_lsu_bus_buffer.scala 402:70] + node _T_2045 = orr(buf_rsp_pickage[3]) @[el2_lsu_bus_buffer.scala 402:65] + node _T_2046 = eq(_T_2045, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:44] + node _T_2047 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 402:85] + node _T_2048 = and(_T_2046, _T_2047) @[el2_lsu_bus_buffer.scala 402:70] node _T_2049 = cat(_T_2048, _T_2044) @[Cat.scala 29:58] node _T_2050 = cat(_T_2049, _T_2040) @[Cat.scala 29:58] node RspPtrDec = cat(_T_2050, _T_2036) @[Cat.scala 29:58] - node _T_2051 = orr(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 437:31] - found_cmdptr0 <= _T_2051 @[el2_lsu_bus_buffer.scala 437:17] - node _T_2052 = orr(CmdPtr1Dec) @[el2_lsu_bus_buffer.scala 438:31] - found_cmdptr1 <= _T_2052 @[el2_lsu_bus_buffer.scala 438:17] + node _T_2051 = orr(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 403:31] + found_cmdptr0 <= _T_2051 @[el2_lsu_bus_buffer.scala 403:17] + node _T_2052 = orr(CmdPtr1Dec) @[el2_lsu_bus_buffer.scala 404:31] + found_cmdptr1 <= _T_2052 @[el2_lsu_bus_buffer.scala 404:17] wire RspPtr : UInt<2> RspPtr <= UInt<1>("h00") node _T_2053 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_2054 = cat(_T_2053, CmdPtr0Dec) @[Cat.scala 29:58] - node _T_2055 = bits(_T_2054, 4, 4) @[el2_lsu_bus_buffer.scala 440:39] - node _T_2056 = bits(_T_2054, 5, 5) @[el2_lsu_bus_buffer.scala 440:45] - node _T_2057 = or(_T_2055, _T_2056) @[el2_lsu_bus_buffer.scala 440:42] - node _T_2058 = bits(_T_2054, 6, 6) @[el2_lsu_bus_buffer.scala 440:51] - node _T_2059 = or(_T_2057, _T_2058) @[el2_lsu_bus_buffer.scala 440:48] - node _T_2060 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 440:57] - node _T_2061 = or(_T_2059, _T_2060) @[el2_lsu_bus_buffer.scala 440:54] - node _T_2062 = bits(_T_2054, 2, 2) @[el2_lsu_bus_buffer.scala 440:64] - node _T_2063 = bits(_T_2054, 3, 3) @[el2_lsu_bus_buffer.scala 440:70] - node _T_2064 = or(_T_2062, _T_2063) @[el2_lsu_bus_buffer.scala 440:67] - node _T_2065 = bits(_T_2054, 6, 6) @[el2_lsu_bus_buffer.scala 440:76] - node _T_2066 = or(_T_2064, _T_2065) @[el2_lsu_bus_buffer.scala 440:73] - node _T_2067 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 440:82] - node _T_2068 = or(_T_2066, _T_2067) @[el2_lsu_bus_buffer.scala 440:79] - node _T_2069 = bits(_T_2054, 1, 1) @[el2_lsu_bus_buffer.scala 440:89] - node _T_2070 = bits(_T_2054, 3, 3) @[el2_lsu_bus_buffer.scala 440:95] - node _T_2071 = or(_T_2069, _T_2070) @[el2_lsu_bus_buffer.scala 440:92] - node _T_2072 = bits(_T_2054, 5, 5) @[el2_lsu_bus_buffer.scala 440:101] - node _T_2073 = or(_T_2071, _T_2072) @[el2_lsu_bus_buffer.scala 440:98] - node _T_2074 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 440:107] - node _T_2075 = or(_T_2073, _T_2074) @[el2_lsu_bus_buffer.scala 440:104] + node _T_2055 = bits(_T_2054, 4, 4) @[el2_lsu_bus_buffer.scala 406:39] + node _T_2056 = bits(_T_2054, 5, 5) @[el2_lsu_bus_buffer.scala 406:45] + node _T_2057 = or(_T_2055, _T_2056) @[el2_lsu_bus_buffer.scala 406:42] + node _T_2058 = bits(_T_2054, 6, 6) @[el2_lsu_bus_buffer.scala 406:51] + node _T_2059 = or(_T_2057, _T_2058) @[el2_lsu_bus_buffer.scala 406:48] + node _T_2060 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 406:57] + node _T_2061 = or(_T_2059, _T_2060) @[el2_lsu_bus_buffer.scala 406:54] + node _T_2062 = bits(_T_2054, 2, 2) @[el2_lsu_bus_buffer.scala 406:64] + node _T_2063 = bits(_T_2054, 3, 3) @[el2_lsu_bus_buffer.scala 406:70] + node _T_2064 = or(_T_2062, _T_2063) @[el2_lsu_bus_buffer.scala 406:67] + node _T_2065 = bits(_T_2054, 6, 6) @[el2_lsu_bus_buffer.scala 406:76] + node _T_2066 = or(_T_2064, _T_2065) @[el2_lsu_bus_buffer.scala 406:73] + node _T_2067 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 406:82] + node _T_2068 = or(_T_2066, _T_2067) @[el2_lsu_bus_buffer.scala 406:79] + node _T_2069 = bits(_T_2054, 1, 1) @[el2_lsu_bus_buffer.scala 406:89] + node _T_2070 = bits(_T_2054, 3, 3) @[el2_lsu_bus_buffer.scala 406:95] + node _T_2071 = or(_T_2069, _T_2070) @[el2_lsu_bus_buffer.scala 406:92] + node _T_2072 = bits(_T_2054, 5, 5) @[el2_lsu_bus_buffer.scala 406:101] + node _T_2073 = or(_T_2071, _T_2072) @[el2_lsu_bus_buffer.scala 406:98] + node _T_2074 = bits(_T_2054, 7, 7) @[el2_lsu_bus_buffer.scala 406:107] + node _T_2075 = or(_T_2073, _T_2074) @[el2_lsu_bus_buffer.scala 406:104] node _T_2076 = cat(_T_2061, _T_2068) @[Cat.scala 29:58] node _T_2077 = cat(_T_2076, _T_2075) @[Cat.scala 29:58] - CmdPtr0 <= _T_2077 @[el2_lsu_bus_buffer.scala 445:11] + CmdPtr0 <= _T_2077 @[el2_lsu_bus_buffer.scala 411:11] node _T_2078 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_2079 = cat(_T_2078, CmdPtr1Dec) @[Cat.scala 29:58] - node _T_2080 = bits(_T_2079, 4, 4) @[el2_lsu_bus_buffer.scala 440:39] - node _T_2081 = bits(_T_2079, 5, 5) @[el2_lsu_bus_buffer.scala 440:45] - node _T_2082 = or(_T_2080, _T_2081) @[el2_lsu_bus_buffer.scala 440:42] - node _T_2083 = bits(_T_2079, 6, 6) @[el2_lsu_bus_buffer.scala 440:51] - node _T_2084 = or(_T_2082, _T_2083) @[el2_lsu_bus_buffer.scala 440:48] - node _T_2085 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 440:57] - node _T_2086 = or(_T_2084, _T_2085) @[el2_lsu_bus_buffer.scala 440:54] - node _T_2087 = bits(_T_2079, 2, 2) @[el2_lsu_bus_buffer.scala 440:64] - node _T_2088 = bits(_T_2079, 3, 3) @[el2_lsu_bus_buffer.scala 440:70] - node _T_2089 = or(_T_2087, _T_2088) @[el2_lsu_bus_buffer.scala 440:67] - node _T_2090 = bits(_T_2079, 6, 6) @[el2_lsu_bus_buffer.scala 440:76] - node _T_2091 = or(_T_2089, _T_2090) @[el2_lsu_bus_buffer.scala 440:73] - node _T_2092 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 440:82] - node _T_2093 = or(_T_2091, _T_2092) @[el2_lsu_bus_buffer.scala 440:79] - node _T_2094 = bits(_T_2079, 1, 1) @[el2_lsu_bus_buffer.scala 440:89] - node _T_2095 = bits(_T_2079, 3, 3) @[el2_lsu_bus_buffer.scala 440:95] - node _T_2096 = or(_T_2094, _T_2095) @[el2_lsu_bus_buffer.scala 440:92] - node _T_2097 = bits(_T_2079, 5, 5) @[el2_lsu_bus_buffer.scala 440:101] - node _T_2098 = or(_T_2096, _T_2097) @[el2_lsu_bus_buffer.scala 440:98] - node _T_2099 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 440:107] - node _T_2100 = or(_T_2098, _T_2099) @[el2_lsu_bus_buffer.scala 440:104] + node _T_2080 = bits(_T_2079, 4, 4) @[el2_lsu_bus_buffer.scala 406:39] + node _T_2081 = bits(_T_2079, 5, 5) @[el2_lsu_bus_buffer.scala 406:45] + node _T_2082 = or(_T_2080, _T_2081) @[el2_lsu_bus_buffer.scala 406:42] + node _T_2083 = bits(_T_2079, 6, 6) @[el2_lsu_bus_buffer.scala 406:51] + node _T_2084 = or(_T_2082, _T_2083) @[el2_lsu_bus_buffer.scala 406:48] + node _T_2085 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 406:57] + node _T_2086 = or(_T_2084, _T_2085) @[el2_lsu_bus_buffer.scala 406:54] + node _T_2087 = bits(_T_2079, 2, 2) @[el2_lsu_bus_buffer.scala 406:64] + node _T_2088 = bits(_T_2079, 3, 3) @[el2_lsu_bus_buffer.scala 406:70] + node _T_2089 = or(_T_2087, _T_2088) @[el2_lsu_bus_buffer.scala 406:67] + node _T_2090 = bits(_T_2079, 6, 6) @[el2_lsu_bus_buffer.scala 406:76] + node _T_2091 = or(_T_2089, _T_2090) @[el2_lsu_bus_buffer.scala 406:73] + node _T_2092 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 406:82] + node _T_2093 = or(_T_2091, _T_2092) @[el2_lsu_bus_buffer.scala 406:79] + node _T_2094 = bits(_T_2079, 1, 1) @[el2_lsu_bus_buffer.scala 406:89] + node _T_2095 = bits(_T_2079, 3, 3) @[el2_lsu_bus_buffer.scala 406:95] + node _T_2096 = or(_T_2094, _T_2095) @[el2_lsu_bus_buffer.scala 406:92] + node _T_2097 = bits(_T_2079, 5, 5) @[el2_lsu_bus_buffer.scala 406:101] + node _T_2098 = or(_T_2096, _T_2097) @[el2_lsu_bus_buffer.scala 406:98] + node _T_2099 = bits(_T_2079, 7, 7) @[el2_lsu_bus_buffer.scala 406:107] + node _T_2100 = or(_T_2098, _T_2099) @[el2_lsu_bus_buffer.scala 406:104] node _T_2101 = cat(_T_2086, _T_2093) @[Cat.scala 29:58] node _T_2102 = cat(_T_2101, _T_2100) @[Cat.scala 29:58] - CmdPtr1 <= _T_2102 @[el2_lsu_bus_buffer.scala 447:11] + CmdPtr1 <= _T_2102 @[el2_lsu_bus_buffer.scala 413:11] node _T_2103 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_2104 = cat(_T_2103, RspPtrDec) @[Cat.scala 29:58] - node _T_2105 = bits(_T_2104, 4, 4) @[el2_lsu_bus_buffer.scala 440:39] - node _T_2106 = bits(_T_2104, 5, 5) @[el2_lsu_bus_buffer.scala 440:45] - node _T_2107 = or(_T_2105, _T_2106) @[el2_lsu_bus_buffer.scala 440:42] - node _T_2108 = bits(_T_2104, 6, 6) @[el2_lsu_bus_buffer.scala 440:51] - node _T_2109 = or(_T_2107, _T_2108) @[el2_lsu_bus_buffer.scala 440:48] - node _T_2110 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 440:57] - node _T_2111 = or(_T_2109, _T_2110) @[el2_lsu_bus_buffer.scala 440:54] - node _T_2112 = bits(_T_2104, 2, 2) @[el2_lsu_bus_buffer.scala 440:64] - node _T_2113 = bits(_T_2104, 3, 3) @[el2_lsu_bus_buffer.scala 440:70] - node _T_2114 = or(_T_2112, _T_2113) @[el2_lsu_bus_buffer.scala 440:67] - node _T_2115 = bits(_T_2104, 6, 6) @[el2_lsu_bus_buffer.scala 440:76] - node _T_2116 = or(_T_2114, _T_2115) @[el2_lsu_bus_buffer.scala 440:73] - node _T_2117 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 440:82] - node _T_2118 = or(_T_2116, _T_2117) @[el2_lsu_bus_buffer.scala 440:79] - node _T_2119 = bits(_T_2104, 1, 1) @[el2_lsu_bus_buffer.scala 440:89] - node _T_2120 = bits(_T_2104, 3, 3) @[el2_lsu_bus_buffer.scala 440:95] - node _T_2121 = or(_T_2119, _T_2120) @[el2_lsu_bus_buffer.scala 440:92] - node _T_2122 = bits(_T_2104, 5, 5) @[el2_lsu_bus_buffer.scala 440:101] - node _T_2123 = or(_T_2121, _T_2122) @[el2_lsu_bus_buffer.scala 440:98] - node _T_2124 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 440:107] - node _T_2125 = or(_T_2123, _T_2124) @[el2_lsu_bus_buffer.scala 440:104] + node _T_2105 = bits(_T_2104, 4, 4) @[el2_lsu_bus_buffer.scala 406:39] + node _T_2106 = bits(_T_2104, 5, 5) @[el2_lsu_bus_buffer.scala 406:45] + node _T_2107 = or(_T_2105, _T_2106) @[el2_lsu_bus_buffer.scala 406:42] + node _T_2108 = bits(_T_2104, 6, 6) @[el2_lsu_bus_buffer.scala 406:51] + node _T_2109 = or(_T_2107, _T_2108) @[el2_lsu_bus_buffer.scala 406:48] + node _T_2110 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 406:57] + node _T_2111 = or(_T_2109, _T_2110) @[el2_lsu_bus_buffer.scala 406:54] + node _T_2112 = bits(_T_2104, 2, 2) @[el2_lsu_bus_buffer.scala 406:64] + node _T_2113 = bits(_T_2104, 3, 3) @[el2_lsu_bus_buffer.scala 406:70] + node _T_2114 = or(_T_2112, _T_2113) @[el2_lsu_bus_buffer.scala 406:67] + node _T_2115 = bits(_T_2104, 6, 6) @[el2_lsu_bus_buffer.scala 406:76] + node _T_2116 = or(_T_2114, _T_2115) @[el2_lsu_bus_buffer.scala 406:73] + node _T_2117 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 406:82] + node _T_2118 = or(_T_2116, _T_2117) @[el2_lsu_bus_buffer.scala 406:79] + node _T_2119 = bits(_T_2104, 1, 1) @[el2_lsu_bus_buffer.scala 406:89] + node _T_2120 = bits(_T_2104, 3, 3) @[el2_lsu_bus_buffer.scala 406:95] + node _T_2121 = or(_T_2119, _T_2120) @[el2_lsu_bus_buffer.scala 406:92] + node _T_2122 = bits(_T_2104, 5, 5) @[el2_lsu_bus_buffer.scala 406:101] + node _T_2123 = or(_T_2121, _T_2122) @[el2_lsu_bus_buffer.scala 406:98] + node _T_2124 = bits(_T_2104, 7, 7) @[el2_lsu_bus_buffer.scala 406:107] + node _T_2125 = or(_T_2123, _T_2124) @[el2_lsu_bus_buffer.scala 406:104] node _T_2126 = cat(_T_2111, _T_2118) @[Cat.scala 29:58] node _T_2127 = cat(_T_2126, _T_2125) @[Cat.scala 29:58] - RspPtr <= _T_2127 @[el2_lsu_bus_buffer.scala 448:10] - wire buf_state_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 449:26] - buf_state_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 450:16] - buf_state_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 450:16] - buf_state_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 450:16] - buf_state_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 450:16] - wire buf_rspageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 451:25] - buf_rspageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 452:15] - buf_rspageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 452:15] - buf_rspageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 452:15] - buf_rspageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 452:15] - wire buf_rspage_set : UInt<4>[4] @[el2_lsu_bus_buffer.scala 453:28] - buf_rspage_set[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 454:18] - buf_rspage_set[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 454:18] - buf_rspage_set[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 454:18] - buf_rspage_set[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 454:18] - wire buf_rspage_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 455:27] - buf_rspage_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 456:17] - buf_rspage_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 456:17] - buf_rspage_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 456:17] - buf_rspage_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 456:17] - wire buf_rspage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 457:24] - buf_rspage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 458:14] - buf_rspage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 458:14] - buf_rspage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 458:14] - buf_rspage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 458:14] - node _T_2128 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2129 = and(_T_2128, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2130 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2131 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2132 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2133 = and(_T_2131, _T_2132) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2134 = or(_T_2130, _T_2133) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2135 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2136 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2137 = and(_T_2135, _T_2136) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2138 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2139 = and(_T_2137, _T_2138) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2140 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2141 = and(_T_2139, _T_2140) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2142 = or(_T_2134, _T_2141) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2143 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2144 = and(_T_2143, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2145 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2146 = and(_T_2144, _T_2145) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2147 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2148 = and(_T_2146, _T_2147) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2149 = or(_T_2142, _T_2148) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2150 = and(_T_2129, _T_2149) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2151 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2152 = or(_T_2150, _T_2151) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2153 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2154 = and(_T_2153, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2155 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2156 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2157 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2158 = and(_T_2156, _T_2157) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2159 = or(_T_2155, _T_2158) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2160 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2161 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2162 = and(_T_2160, _T_2161) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2163 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2164 = and(_T_2162, _T_2163) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2165 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2166 = and(_T_2164, _T_2165) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2167 = or(_T_2159, _T_2166) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2168 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2169 = and(_T_2168, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2170 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2171 = and(_T_2169, _T_2170) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2172 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2173 = and(_T_2171, _T_2172) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2174 = or(_T_2167, _T_2173) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2175 = and(_T_2154, _T_2174) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2176 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2177 = or(_T_2175, _T_2176) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2178 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2179 = and(_T_2178, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2180 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2181 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2182 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2183 = and(_T_2181, _T_2182) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2184 = or(_T_2180, _T_2183) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2185 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2186 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2187 = and(_T_2185, _T_2186) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2188 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2189 = and(_T_2187, _T_2188) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2190 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2191 = and(_T_2189, _T_2190) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2192 = or(_T_2184, _T_2191) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2193 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2194 = and(_T_2193, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2195 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2196 = and(_T_2194, _T_2195) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2197 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2198 = and(_T_2196, _T_2197) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2199 = or(_T_2192, _T_2198) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2200 = and(_T_2179, _T_2199) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2201 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2202 = or(_T_2200, _T_2201) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2203 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2204 = and(_T_2203, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2205 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2206 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2207 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2208 = and(_T_2206, _T_2207) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2209 = or(_T_2205, _T_2208) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2210 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2211 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2212 = and(_T_2210, _T_2211) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2213 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2214 = and(_T_2212, _T_2213) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2215 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2216 = and(_T_2214, _T_2215) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2217 = or(_T_2209, _T_2216) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2218 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2219 = and(_T_2218, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2220 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2221 = and(_T_2219, _T_2220) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2222 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2223 = and(_T_2221, _T_2222) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2224 = or(_T_2217, _T_2223) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2225 = and(_T_2204, _T_2224) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2226 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2227 = or(_T_2225, _T_2226) @[el2_lsu_bus_buffer.scala 463:97] + RspPtr <= _T_2127 @[el2_lsu_bus_buffer.scala 414:10] + wire buf_state_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 415:26] + buf_state_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 416:16] + buf_state_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 416:16] + buf_state_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 416:16] + buf_state_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 416:16] + wire buf_rspageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 417:25] + buf_rspageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 418:15] + buf_rspageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 418:15] + buf_rspageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 418:15] + buf_rspageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 418:15] + wire buf_rspage_set : UInt<4>[4] @[el2_lsu_bus_buffer.scala 419:28] + buf_rspage_set[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 420:18] + buf_rspage_set[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 420:18] + buf_rspage_set[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 420:18] + buf_rspage_set[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 420:18] + wire buf_rspage_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 421:27] + buf_rspage_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 422:17] + buf_rspage_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 422:17] + buf_rspage_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 422:17] + buf_rspage_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 422:17] + wire buf_rspage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 423:24] + buf_rspage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 424:14] + buf_rspage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 424:14] + buf_rspage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 424:14] + buf_rspage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 424:14] + node _T_2128 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2129 = and(_T_2128, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2130 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2131 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2132 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2133 = and(_T_2131, _T_2132) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2134 = or(_T_2130, _T_2133) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2135 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2136 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2137 = and(_T_2135, _T_2136) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2138 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2139 = and(_T_2137, _T_2138) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2140 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2141 = and(_T_2139, _T_2140) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2142 = or(_T_2134, _T_2141) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2143 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2144 = and(_T_2143, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2145 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2146 = and(_T_2144, _T_2145) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2147 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2148 = and(_T_2146, _T_2147) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2149 = or(_T_2142, _T_2148) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2150 = and(_T_2129, _T_2149) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2151 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2152 = or(_T_2150, _T_2151) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2153 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2154 = and(_T_2153, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2155 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2156 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2157 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2158 = and(_T_2156, _T_2157) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2159 = or(_T_2155, _T_2158) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2160 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2161 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2162 = and(_T_2160, _T_2161) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2163 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2164 = and(_T_2162, _T_2163) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2165 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2166 = and(_T_2164, _T_2165) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2167 = or(_T_2159, _T_2166) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2168 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2169 = and(_T_2168, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2170 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2171 = and(_T_2169, _T_2170) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2172 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2173 = and(_T_2171, _T_2172) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2174 = or(_T_2167, _T_2173) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2175 = and(_T_2154, _T_2174) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2176 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2177 = or(_T_2175, _T_2176) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2178 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2179 = and(_T_2178, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2180 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2181 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2182 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2183 = and(_T_2181, _T_2182) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2184 = or(_T_2180, _T_2183) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2185 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2186 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2187 = and(_T_2185, _T_2186) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2188 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2189 = and(_T_2187, _T_2188) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2190 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2191 = and(_T_2189, _T_2190) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2192 = or(_T_2184, _T_2191) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2193 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2194 = and(_T_2193, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2195 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2196 = and(_T_2194, _T_2195) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2197 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2198 = and(_T_2196, _T_2197) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2199 = or(_T_2192, _T_2198) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2200 = and(_T_2179, _T_2199) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2201 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2202 = or(_T_2200, _T_2201) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2203 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2204 = and(_T_2203, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2205 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2206 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2207 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2208 = and(_T_2206, _T_2207) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2209 = or(_T_2205, _T_2208) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2210 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2211 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2212 = and(_T_2210, _T_2211) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2213 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2214 = and(_T_2212, _T_2213) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2215 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2216 = and(_T_2214, _T_2215) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2217 = or(_T_2209, _T_2216) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2218 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2219 = and(_T_2218, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2220 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2221 = and(_T_2219, _T_2220) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2222 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2223 = and(_T_2221, _T_2222) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2224 = or(_T_2217, _T_2223) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2225 = and(_T_2204, _T_2224) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2226 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2227 = or(_T_2225, _T_2226) @[el2_lsu_bus_buffer.scala 429:97] node _T_2228 = cat(_T_2227, _T_2202) @[Cat.scala 29:58] node _T_2229 = cat(_T_2228, _T_2177) @[Cat.scala 29:58] node buf_age_in_0 = cat(_T_2229, _T_2152) @[Cat.scala 29:58] - node _T_2230 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2231 = and(_T_2230, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2232 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2233 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2234 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2235 = and(_T_2233, _T_2234) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2236 = or(_T_2232, _T_2235) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2237 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2238 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2239 = and(_T_2237, _T_2238) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2240 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2241 = and(_T_2239, _T_2240) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2242 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2243 = and(_T_2241, _T_2242) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2244 = or(_T_2236, _T_2243) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2245 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2246 = and(_T_2245, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2247 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2248 = and(_T_2246, _T_2247) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2249 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2250 = and(_T_2248, _T_2249) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2251 = or(_T_2244, _T_2250) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2252 = and(_T_2231, _T_2251) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2253 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2254 = or(_T_2252, _T_2253) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2255 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2256 = and(_T_2255, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2257 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2258 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2259 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2260 = and(_T_2258, _T_2259) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2261 = or(_T_2257, _T_2260) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2262 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2263 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2264 = and(_T_2262, _T_2263) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2265 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2266 = and(_T_2264, _T_2265) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2267 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2268 = and(_T_2266, _T_2267) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2269 = or(_T_2261, _T_2268) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2270 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2271 = and(_T_2270, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2272 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2273 = and(_T_2271, _T_2272) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2274 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2275 = and(_T_2273, _T_2274) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2276 = or(_T_2269, _T_2275) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2277 = and(_T_2256, _T_2276) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2278 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2279 = or(_T_2277, _T_2278) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2280 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2281 = and(_T_2280, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2282 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2283 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2284 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2285 = and(_T_2283, _T_2284) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2286 = or(_T_2282, _T_2285) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2287 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2288 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2289 = and(_T_2287, _T_2288) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2290 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2291 = and(_T_2289, _T_2290) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2292 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2293 = and(_T_2291, _T_2292) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2294 = or(_T_2286, _T_2293) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2295 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2296 = and(_T_2295, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2297 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2298 = and(_T_2296, _T_2297) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2299 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2300 = and(_T_2298, _T_2299) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2301 = or(_T_2294, _T_2300) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2302 = and(_T_2281, _T_2301) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2303 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2304 = or(_T_2302, _T_2303) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2305 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2306 = and(_T_2305, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2307 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2308 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2309 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2310 = and(_T_2308, _T_2309) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2311 = or(_T_2307, _T_2310) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2312 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2313 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2314 = and(_T_2312, _T_2313) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2315 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2316 = and(_T_2314, _T_2315) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2317 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2318 = and(_T_2316, _T_2317) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2319 = or(_T_2311, _T_2318) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2320 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2321 = and(_T_2320, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2322 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2323 = and(_T_2321, _T_2322) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2324 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2325 = and(_T_2323, _T_2324) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2326 = or(_T_2319, _T_2325) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2327 = and(_T_2306, _T_2326) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2328 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2329 = or(_T_2327, _T_2328) @[el2_lsu_bus_buffer.scala 463:97] + node _T_2230 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2231 = and(_T_2230, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2232 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2233 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2234 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2235 = and(_T_2233, _T_2234) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2236 = or(_T_2232, _T_2235) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2237 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2238 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2239 = and(_T_2237, _T_2238) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2240 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2241 = and(_T_2239, _T_2240) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2242 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2243 = and(_T_2241, _T_2242) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2244 = or(_T_2236, _T_2243) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2245 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2246 = and(_T_2245, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2247 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2248 = and(_T_2246, _T_2247) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2249 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2250 = and(_T_2248, _T_2249) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2251 = or(_T_2244, _T_2250) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2252 = and(_T_2231, _T_2251) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2253 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2254 = or(_T_2252, _T_2253) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2255 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2256 = and(_T_2255, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2257 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2258 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2259 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2260 = and(_T_2258, _T_2259) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2261 = or(_T_2257, _T_2260) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2262 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2263 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2264 = and(_T_2262, _T_2263) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2265 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2266 = and(_T_2264, _T_2265) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2267 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2268 = and(_T_2266, _T_2267) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2269 = or(_T_2261, _T_2268) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2270 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2271 = and(_T_2270, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2272 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2273 = and(_T_2271, _T_2272) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2274 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2275 = and(_T_2273, _T_2274) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2276 = or(_T_2269, _T_2275) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2277 = and(_T_2256, _T_2276) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2278 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2279 = or(_T_2277, _T_2278) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2280 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2281 = and(_T_2280, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2282 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2283 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2284 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2285 = and(_T_2283, _T_2284) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2286 = or(_T_2282, _T_2285) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2287 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2288 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2289 = and(_T_2287, _T_2288) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2290 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2291 = and(_T_2289, _T_2290) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2292 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2293 = and(_T_2291, _T_2292) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2294 = or(_T_2286, _T_2293) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2295 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2296 = and(_T_2295, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2297 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2298 = and(_T_2296, _T_2297) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2299 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2300 = and(_T_2298, _T_2299) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2301 = or(_T_2294, _T_2300) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2302 = and(_T_2281, _T_2301) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2303 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2304 = or(_T_2302, _T_2303) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2305 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2306 = and(_T_2305, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2307 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2308 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2309 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2310 = and(_T_2308, _T_2309) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2311 = or(_T_2307, _T_2310) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2312 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2313 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2314 = and(_T_2312, _T_2313) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2315 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2316 = and(_T_2314, _T_2315) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2317 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2318 = and(_T_2316, _T_2317) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2319 = or(_T_2311, _T_2318) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2320 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2321 = and(_T_2320, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2322 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2323 = and(_T_2321, _T_2322) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2324 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2325 = and(_T_2323, _T_2324) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2326 = or(_T_2319, _T_2325) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2327 = and(_T_2306, _T_2326) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2328 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2329 = or(_T_2327, _T_2328) @[el2_lsu_bus_buffer.scala 429:97] node _T_2330 = cat(_T_2329, _T_2304) @[Cat.scala 29:58] node _T_2331 = cat(_T_2330, _T_2279) @[Cat.scala 29:58] node buf_age_in_1 = cat(_T_2331, _T_2254) @[Cat.scala 29:58] - node _T_2332 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2333 = and(_T_2332, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2334 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2335 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2336 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2337 = and(_T_2335, _T_2336) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2338 = or(_T_2334, _T_2337) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2339 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2340 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2341 = and(_T_2339, _T_2340) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2342 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2343 = and(_T_2341, _T_2342) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2344 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2345 = and(_T_2343, _T_2344) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2346 = or(_T_2338, _T_2345) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2347 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2348 = and(_T_2347, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2349 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2350 = and(_T_2348, _T_2349) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2351 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2352 = and(_T_2350, _T_2351) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2353 = or(_T_2346, _T_2352) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2354 = and(_T_2333, _T_2353) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2355 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2356 = or(_T_2354, _T_2355) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2357 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2358 = and(_T_2357, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2359 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2360 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2361 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2362 = and(_T_2360, _T_2361) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2363 = or(_T_2359, _T_2362) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2364 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2365 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2366 = and(_T_2364, _T_2365) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2367 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2368 = and(_T_2366, _T_2367) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2369 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2370 = and(_T_2368, _T_2369) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2371 = or(_T_2363, _T_2370) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2372 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2373 = and(_T_2372, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2374 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2375 = and(_T_2373, _T_2374) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2376 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2377 = and(_T_2375, _T_2376) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2378 = or(_T_2371, _T_2377) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2379 = and(_T_2358, _T_2378) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2380 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2381 = or(_T_2379, _T_2380) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2382 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2383 = and(_T_2382, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2384 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2385 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2386 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2387 = and(_T_2385, _T_2386) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2388 = or(_T_2384, _T_2387) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2389 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2390 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2391 = and(_T_2389, _T_2390) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2392 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2393 = and(_T_2391, _T_2392) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2394 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2395 = and(_T_2393, _T_2394) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2396 = or(_T_2388, _T_2395) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2397 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2398 = and(_T_2397, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2399 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2400 = and(_T_2398, _T_2399) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2401 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2402 = and(_T_2400, _T_2401) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2403 = or(_T_2396, _T_2402) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2404 = and(_T_2383, _T_2403) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2405 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2406 = or(_T_2404, _T_2405) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2407 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2408 = and(_T_2407, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2409 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2410 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2411 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2412 = and(_T_2410, _T_2411) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2413 = or(_T_2409, _T_2412) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2414 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2415 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2416 = and(_T_2414, _T_2415) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2417 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2418 = and(_T_2416, _T_2417) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2419 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2420 = and(_T_2418, _T_2419) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2421 = or(_T_2413, _T_2420) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2422 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2423 = and(_T_2422, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2424 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2425 = and(_T_2423, _T_2424) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2426 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2427 = and(_T_2425, _T_2426) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2428 = or(_T_2421, _T_2427) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2429 = and(_T_2408, _T_2428) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2430 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2431 = or(_T_2429, _T_2430) @[el2_lsu_bus_buffer.scala 463:97] + node _T_2332 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2333 = and(_T_2332, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2334 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2335 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2336 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2337 = and(_T_2335, _T_2336) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2338 = or(_T_2334, _T_2337) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2339 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2340 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2341 = and(_T_2339, _T_2340) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2342 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2343 = and(_T_2341, _T_2342) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2344 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2345 = and(_T_2343, _T_2344) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2346 = or(_T_2338, _T_2345) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2347 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2348 = and(_T_2347, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2349 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2350 = and(_T_2348, _T_2349) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2351 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2352 = and(_T_2350, _T_2351) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2353 = or(_T_2346, _T_2352) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2354 = and(_T_2333, _T_2353) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2355 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2356 = or(_T_2354, _T_2355) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2357 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2358 = and(_T_2357, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2359 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2360 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2361 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2362 = and(_T_2360, _T_2361) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2363 = or(_T_2359, _T_2362) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2364 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2365 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2366 = and(_T_2364, _T_2365) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2367 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2368 = and(_T_2366, _T_2367) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2369 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2370 = and(_T_2368, _T_2369) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2371 = or(_T_2363, _T_2370) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2372 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2373 = and(_T_2372, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2374 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2375 = and(_T_2373, _T_2374) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2376 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2377 = and(_T_2375, _T_2376) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2378 = or(_T_2371, _T_2377) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2379 = and(_T_2358, _T_2378) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2380 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2381 = or(_T_2379, _T_2380) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2382 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2383 = and(_T_2382, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2384 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2385 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2386 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2387 = and(_T_2385, _T_2386) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2388 = or(_T_2384, _T_2387) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2389 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2390 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2391 = and(_T_2389, _T_2390) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2392 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2393 = and(_T_2391, _T_2392) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2394 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2395 = and(_T_2393, _T_2394) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2396 = or(_T_2388, _T_2395) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2397 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2398 = and(_T_2397, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2399 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2400 = and(_T_2398, _T_2399) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2401 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2402 = and(_T_2400, _T_2401) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2403 = or(_T_2396, _T_2402) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2404 = and(_T_2383, _T_2403) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2405 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2406 = or(_T_2404, _T_2405) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2407 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2408 = and(_T_2407, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2409 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2410 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2411 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2412 = and(_T_2410, _T_2411) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2413 = or(_T_2409, _T_2412) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2414 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2415 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2416 = and(_T_2414, _T_2415) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2417 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2418 = and(_T_2416, _T_2417) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2419 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2420 = and(_T_2418, _T_2419) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2421 = or(_T_2413, _T_2420) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2422 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2423 = and(_T_2422, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2424 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2425 = and(_T_2423, _T_2424) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2426 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2427 = and(_T_2425, _T_2426) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2428 = or(_T_2421, _T_2427) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2429 = and(_T_2408, _T_2428) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2430 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2431 = or(_T_2429, _T_2430) @[el2_lsu_bus_buffer.scala 429:97] node _T_2432 = cat(_T_2431, _T_2406) @[Cat.scala 29:58] node _T_2433 = cat(_T_2432, _T_2381) @[Cat.scala 29:58] node buf_age_in_2 = cat(_T_2433, _T_2356) @[Cat.scala 29:58] - node _T_2434 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2435 = and(_T_2434, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2436 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2437 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2438 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2439 = and(_T_2437, _T_2438) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2440 = or(_T_2436, _T_2439) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2441 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2442 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2443 = and(_T_2441, _T_2442) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2444 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2445 = and(_T_2443, _T_2444) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2446 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2447 = and(_T_2445, _T_2446) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2448 = or(_T_2440, _T_2447) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2449 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2450 = and(_T_2449, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2451 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2452 = and(_T_2450, _T_2451) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2453 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2454 = and(_T_2452, _T_2453) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2455 = or(_T_2448, _T_2454) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2456 = and(_T_2435, _T_2455) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2457 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2458 = or(_T_2456, _T_2457) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2459 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2460 = and(_T_2459, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2461 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2462 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2463 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2464 = and(_T_2462, _T_2463) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2465 = or(_T_2461, _T_2464) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2466 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2467 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2468 = and(_T_2466, _T_2467) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2469 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2470 = and(_T_2468, _T_2469) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2471 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2472 = and(_T_2470, _T_2471) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2473 = or(_T_2465, _T_2472) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2474 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2475 = and(_T_2474, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2476 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2477 = and(_T_2475, _T_2476) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2478 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2479 = and(_T_2477, _T_2478) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2480 = or(_T_2473, _T_2479) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2481 = and(_T_2460, _T_2480) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2482 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2483 = or(_T_2481, _T_2482) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2484 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2485 = and(_T_2484, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2486 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2487 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2488 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2489 = and(_T_2487, _T_2488) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2490 = or(_T_2486, _T_2489) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2491 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2492 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2493 = and(_T_2491, _T_2492) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2494 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2495 = and(_T_2493, _T_2494) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2496 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2497 = and(_T_2495, _T_2496) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2498 = or(_T_2490, _T_2497) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2499 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2500 = and(_T_2499, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2501 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2502 = and(_T_2500, _T_2501) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2503 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2504 = and(_T_2502, _T_2503) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2505 = or(_T_2498, _T_2504) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2506 = and(_T_2485, _T_2505) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2507 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2508 = or(_T_2506, _T_2507) @[el2_lsu_bus_buffer.scala 463:97] - node _T_2509 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 460:83] - node _T_2510 = and(_T_2509, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 460:94] - node _T_2511 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 461:20] - node _T_2512 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 461:47] - node _T_2513 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:59] - node _T_2514 = and(_T_2512, _T_2513) @[el2_lsu_bus_buffer.scala 461:57] - node _T_2515 = or(_T_2511, _T_2514) @[el2_lsu_bus_buffer.scala 461:31] - node _T_2516 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:23] - node _T_2517 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:53] - node _T_2518 = and(_T_2516, _T_2517) @[el2_lsu_bus_buffer.scala 462:41] - node _T_2519 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:83] - node _T_2520 = and(_T_2518, _T_2519) @[el2_lsu_bus_buffer.scala 462:71] - node _T_2521 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:104] - node _T_2522 = and(_T_2520, _T_2521) @[el2_lsu_bus_buffer.scala 462:92] - node _T_2523 = or(_T_2515, _T_2522) @[el2_lsu_bus_buffer.scala 461:86] - node _T_2524 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 463:17] - node _T_2525 = and(_T_2524, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 463:35] - node _T_2526 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:64] - node _T_2527 = and(_T_2525, _T_2526) @[el2_lsu_bus_buffer.scala 463:52] - node _T_2528 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 463:85] - node _T_2529 = and(_T_2527, _T_2528) @[el2_lsu_bus_buffer.scala 463:73] - node _T_2530 = or(_T_2523, _T_2529) @[el2_lsu_bus_buffer.scala 462:114] - node _T_2531 = and(_T_2510, _T_2530) @[el2_lsu_bus_buffer.scala 460:113] - node _T_2532 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 463:109] - node _T_2533 = or(_T_2531, _T_2532) @[el2_lsu_bus_buffer.scala 463:97] + node _T_2434 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2435 = and(_T_2434, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2436 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2437 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2438 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2439 = and(_T_2437, _T_2438) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2440 = or(_T_2436, _T_2439) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2441 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2442 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2443 = and(_T_2441, _T_2442) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2444 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2445 = and(_T_2443, _T_2444) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2446 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2447 = and(_T_2445, _T_2446) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2448 = or(_T_2440, _T_2447) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2449 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2450 = and(_T_2449, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2451 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2452 = and(_T_2450, _T_2451) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2453 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2454 = and(_T_2452, _T_2453) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2455 = or(_T_2448, _T_2454) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2456 = and(_T_2435, _T_2455) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2457 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2458 = or(_T_2456, _T_2457) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2459 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2460 = and(_T_2459, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2461 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2462 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2463 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2464 = and(_T_2462, _T_2463) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2465 = or(_T_2461, _T_2464) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2466 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2467 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2468 = and(_T_2466, _T_2467) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2469 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2470 = and(_T_2468, _T_2469) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2471 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2472 = and(_T_2470, _T_2471) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2473 = or(_T_2465, _T_2472) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2474 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2475 = and(_T_2474, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2476 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2477 = and(_T_2475, _T_2476) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2478 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2479 = and(_T_2477, _T_2478) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2480 = or(_T_2473, _T_2479) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2481 = and(_T_2460, _T_2480) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2482 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2483 = or(_T_2481, _T_2482) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2484 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2485 = and(_T_2484, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2486 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2487 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2488 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2489 = and(_T_2487, _T_2488) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2490 = or(_T_2486, _T_2489) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2491 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2492 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2493 = and(_T_2491, _T_2492) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2494 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2495 = and(_T_2493, _T_2494) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2496 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2497 = and(_T_2495, _T_2496) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2498 = or(_T_2490, _T_2497) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2499 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2500 = and(_T_2499, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2501 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2502 = and(_T_2500, _T_2501) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2503 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2504 = and(_T_2502, _T_2503) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2505 = or(_T_2498, _T_2504) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2506 = and(_T_2485, _T_2505) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2507 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2508 = or(_T_2506, _T_2507) @[el2_lsu_bus_buffer.scala 429:97] + node _T_2509 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 426:83] + node _T_2510 = and(_T_2509, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 426:94] + node _T_2511 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 427:20] + node _T_2512 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 427:47] + node _T_2513 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 427:59] + node _T_2514 = and(_T_2512, _T_2513) @[el2_lsu_bus_buffer.scala 427:57] + node _T_2515 = or(_T_2511, _T_2514) @[el2_lsu_bus_buffer.scala 427:31] + node _T_2516 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 428:23] + node _T_2517 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 428:53] + node _T_2518 = and(_T_2516, _T_2517) @[el2_lsu_bus_buffer.scala 428:41] + node _T_2519 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:83] + node _T_2520 = and(_T_2518, _T_2519) @[el2_lsu_bus_buffer.scala 428:71] + node _T_2521 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 428:104] + node _T_2522 = and(_T_2520, _T_2521) @[el2_lsu_bus_buffer.scala 428:92] + node _T_2523 = or(_T_2515, _T_2522) @[el2_lsu_bus_buffer.scala 427:86] + node _T_2524 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 429:17] + node _T_2525 = and(_T_2524, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 429:35] + node _T_2526 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:64] + node _T_2527 = and(_T_2525, _T_2526) @[el2_lsu_bus_buffer.scala 429:52] + node _T_2528 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 429:85] + node _T_2529 = and(_T_2527, _T_2528) @[el2_lsu_bus_buffer.scala 429:73] + node _T_2530 = or(_T_2523, _T_2529) @[el2_lsu_bus_buffer.scala 428:114] + node _T_2531 = and(_T_2510, _T_2530) @[el2_lsu_bus_buffer.scala 426:113] + node _T_2532 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 429:109] + node _T_2533 = or(_T_2531, _T_2532) @[el2_lsu_bus_buffer.scala 429:97] node _T_2534 = cat(_T_2533, _T_2508) @[Cat.scala 29:58] node _T_2535 = cat(_T_2534, _T_2483) @[Cat.scala 29:58] node buf_age_in_3 = cat(_T_2535, _T_2458) @[Cat.scala 29:58] - wire buf_ageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 464:22] - buf_ageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 465:12] - buf_ageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 465:12] - buf_ageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 465:12] - buf_ageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 465:12] - node _T_2536 = bits(buf_ageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2537 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2538 = and(_T_2537, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2539 = eq(_T_2538, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2540 = and(_T_2536, _T_2539) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2541 = bits(buf_ageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2542 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2543 = and(_T_2542, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2544 = eq(_T_2543, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2545 = and(_T_2541, _T_2544) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2546 = bits(buf_ageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2547 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2548 = and(_T_2547, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2549 = eq(_T_2548, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2550 = and(_T_2546, _T_2549) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2551 = bits(buf_ageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2552 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2553 = and(_T_2552, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2555 = and(_T_2551, _T_2554) @[el2_lsu_bus_buffer.scala 466:76] + wire buf_ageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 430:22] + buf_ageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 431:12] + buf_ageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 431:12] + buf_ageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 431:12] + buf_ageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 431:12] + node _T_2536 = bits(buf_ageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2537 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2538 = and(_T_2537, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2539 = eq(_T_2538, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2540 = and(_T_2536, _T_2539) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2541 = bits(buf_ageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2542 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2543 = and(_T_2542, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2544 = eq(_T_2543, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2545 = and(_T_2541, _T_2544) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2546 = bits(buf_ageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2547 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2548 = and(_T_2547, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2549 = eq(_T_2548, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2550 = and(_T_2546, _T_2549) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2551 = bits(buf_ageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2552 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2553 = and(_T_2552, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2555 = and(_T_2551, _T_2554) @[el2_lsu_bus_buffer.scala 432:76] node _T_2556 = cat(_T_2555, _T_2550) @[Cat.scala 29:58] node _T_2557 = cat(_T_2556, _T_2545) @[Cat.scala 29:58] node _T_2558 = cat(_T_2557, _T_2540) @[Cat.scala 29:58] - node _T_2559 = bits(buf_ageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2560 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2561 = and(_T_2560, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2562 = eq(_T_2561, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2563 = and(_T_2559, _T_2562) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2564 = bits(buf_ageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2565 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2566 = and(_T_2565, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2567 = eq(_T_2566, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2568 = and(_T_2564, _T_2567) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2569 = bits(buf_ageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2570 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2571 = and(_T_2570, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2572 = eq(_T_2571, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2573 = and(_T_2569, _T_2572) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2574 = bits(buf_ageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2575 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2576 = and(_T_2575, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2577 = eq(_T_2576, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2578 = and(_T_2574, _T_2577) @[el2_lsu_bus_buffer.scala 466:76] + node _T_2559 = bits(buf_ageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2560 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2561 = and(_T_2560, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2562 = eq(_T_2561, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2563 = and(_T_2559, _T_2562) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2564 = bits(buf_ageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2565 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2566 = and(_T_2565, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2567 = eq(_T_2566, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2568 = and(_T_2564, _T_2567) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2569 = bits(buf_ageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2570 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2571 = and(_T_2570, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2572 = eq(_T_2571, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2573 = and(_T_2569, _T_2572) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2574 = bits(buf_ageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2575 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2576 = and(_T_2575, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2577 = eq(_T_2576, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2578 = and(_T_2574, _T_2577) @[el2_lsu_bus_buffer.scala 432:76] node _T_2579 = cat(_T_2578, _T_2573) @[Cat.scala 29:58] node _T_2580 = cat(_T_2579, _T_2568) @[Cat.scala 29:58] node _T_2581 = cat(_T_2580, _T_2563) @[Cat.scala 29:58] - node _T_2582 = bits(buf_ageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2583 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2584 = and(_T_2583, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2585 = eq(_T_2584, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2586 = and(_T_2582, _T_2585) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2587 = bits(buf_ageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2588 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2589 = and(_T_2588, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2590 = eq(_T_2589, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2591 = and(_T_2587, _T_2590) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2592 = bits(buf_ageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2593 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2594 = and(_T_2593, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2595 = eq(_T_2594, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2596 = and(_T_2592, _T_2595) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2597 = bits(buf_ageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2598 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2599 = and(_T_2598, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2601 = and(_T_2597, _T_2600) @[el2_lsu_bus_buffer.scala 466:76] + node _T_2582 = bits(buf_ageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2583 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2584 = and(_T_2583, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2585 = eq(_T_2584, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2586 = and(_T_2582, _T_2585) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2587 = bits(buf_ageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2588 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2589 = and(_T_2588, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2590 = eq(_T_2589, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2591 = and(_T_2587, _T_2590) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2592 = bits(buf_ageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2593 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2594 = and(_T_2593, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2595 = eq(_T_2594, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2596 = and(_T_2592, _T_2595) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2597 = bits(buf_ageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2598 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2599 = and(_T_2598, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2601 = and(_T_2597, _T_2600) @[el2_lsu_bus_buffer.scala 432:76] node _T_2602 = cat(_T_2601, _T_2596) @[Cat.scala 29:58] node _T_2603 = cat(_T_2602, _T_2591) @[Cat.scala 29:58] node _T_2604 = cat(_T_2603, _T_2586) @[Cat.scala 29:58] - node _T_2605 = bits(buf_ageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2606 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2607 = and(_T_2606, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2608 = eq(_T_2607, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2609 = and(_T_2605, _T_2608) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2610 = bits(buf_ageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2611 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2612 = and(_T_2611, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2613 = eq(_T_2612, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2614 = and(_T_2610, _T_2613) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2615 = bits(buf_ageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2616 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2617 = and(_T_2616, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2618 = eq(_T_2617, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2619 = and(_T_2615, _T_2618) @[el2_lsu_bus_buffer.scala 466:76] - node _T_2620 = bits(buf_ageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 466:72] - node _T_2621 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:93] - node _T_2622 = and(_T_2621, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 466:103] - node _T_2623 = eq(_T_2622, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78] - node _T_2624 = and(_T_2620, _T_2623) @[el2_lsu_bus_buffer.scala 466:76] + node _T_2605 = bits(buf_ageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2606 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2607 = and(_T_2606, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2608 = eq(_T_2607, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2609 = and(_T_2605, _T_2608) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2610 = bits(buf_ageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2611 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2612 = and(_T_2611, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2613 = eq(_T_2612, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2614 = and(_T_2610, _T_2613) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2615 = bits(buf_ageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2616 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2617 = and(_T_2616, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2618 = eq(_T_2617, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2619 = and(_T_2615, _T_2618) @[el2_lsu_bus_buffer.scala 432:76] + node _T_2620 = bits(buf_ageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 432:72] + node _T_2621 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 432:93] + node _T_2622 = and(_T_2621, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 432:103] + node _T_2623 = eq(_T_2622, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 432:78] + node _T_2624 = and(_T_2620, _T_2623) @[el2_lsu_bus_buffer.scala 432:76] node _T_2625 = cat(_T_2624, _T_2619) @[Cat.scala 29:58] node _T_2626 = cat(_T_2625, _T_2614) @[Cat.scala 29:58] node _T_2627 = cat(_T_2626, _T_2609) @[Cat.scala 29:58] - buf_age[0] <= _T_2558 @[el2_lsu_bus_buffer.scala 466:11] - buf_age[1] <= _T_2581 @[el2_lsu_bus_buffer.scala 466:11] - buf_age[2] <= _T_2604 @[el2_lsu_bus_buffer.scala 466:11] - buf_age[3] <= _T_2627 @[el2_lsu_bus_buffer.scala 466:11] - node _T_2628 = eq(UInt<1>("h00"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2629 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2630 = eq(_T_2629, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2631 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2632 = and(_T_2630, _T_2631) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2633 = mux(_T_2628, UInt<1>("h00"), _T_2632) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2634 = eq(UInt<1>("h00"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2635 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2636 = eq(_T_2635, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2637 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2638 = and(_T_2636, _T_2637) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2639 = mux(_T_2634, UInt<1>("h00"), _T_2638) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2640 = eq(UInt<1>("h00"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2641 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2642 = eq(_T_2641, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2643 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2644 = and(_T_2642, _T_2643) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2645 = mux(_T_2640, UInt<1>("h00"), _T_2644) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2646 = eq(UInt<1>("h00"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2647 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2648 = eq(_T_2647, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2649 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2650 = and(_T_2648, _T_2649) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2651 = mux(_T_2646, UInt<1>("h00"), _T_2650) @[el2_lsu_bus_buffer.scala 467:72] + buf_age[0] <= _T_2558 @[el2_lsu_bus_buffer.scala 432:11] + buf_age[1] <= _T_2581 @[el2_lsu_bus_buffer.scala 432:11] + buf_age[2] <= _T_2604 @[el2_lsu_bus_buffer.scala 432:11] + buf_age[3] <= _T_2627 @[el2_lsu_bus_buffer.scala 432:11] + node _T_2628 = eq(UInt<1>("h00"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2629 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2630 = eq(_T_2629, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2631 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2632 = and(_T_2630, _T_2631) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2633 = mux(_T_2628, UInt<1>("h00"), _T_2632) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2634 = eq(UInt<1>("h00"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2635 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2636 = eq(_T_2635, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2637 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2638 = and(_T_2636, _T_2637) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2639 = mux(_T_2634, UInt<1>("h00"), _T_2638) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2640 = eq(UInt<1>("h00"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2641 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2642 = eq(_T_2641, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2643 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2644 = and(_T_2642, _T_2643) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2645 = mux(_T_2640, UInt<1>("h00"), _T_2644) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2646 = eq(UInt<1>("h00"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2647 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2648 = eq(_T_2647, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2649 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2650 = and(_T_2648, _T_2649) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2651 = mux(_T_2646, UInt<1>("h00"), _T_2650) @[el2_lsu_bus_buffer.scala 433:72] node _T_2652 = cat(_T_2651, _T_2645) @[Cat.scala 29:58] node _T_2653 = cat(_T_2652, _T_2639) @[Cat.scala 29:58] node _T_2654 = cat(_T_2653, _T_2633) @[Cat.scala 29:58] - node _T_2655 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2656 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2657 = eq(_T_2656, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2658 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2659 = and(_T_2657, _T_2658) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2660 = mux(_T_2655, UInt<1>("h00"), _T_2659) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2661 = eq(UInt<1>("h01"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2662 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2663 = eq(_T_2662, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2664 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2665 = and(_T_2663, _T_2664) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2666 = mux(_T_2661, UInt<1>("h00"), _T_2665) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2667 = eq(UInt<1>("h01"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2668 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2669 = eq(_T_2668, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2670 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2671 = and(_T_2669, _T_2670) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2672 = mux(_T_2667, UInt<1>("h00"), _T_2671) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2673 = eq(UInt<1>("h01"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2674 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2676 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2677 = and(_T_2675, _T_2676) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2678 = mux(_T_2673, UInt<1>("h00"), _T_2677) @[el2_lsu_bus_buffer.scala 467:72] + node _T_2655 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2656 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2657 = eq(_T_2656, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2658 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2659 = and(_T_2657, _T_2658) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2660 = mux(_T_2655, UInt<1>("h00"), _T_2659) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2661 = eq(UInt<1>("h01"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2662 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2663 = eq(_T_2662, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2664 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2665 = and(_T_2663, _T_2664) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2666 = mux(_T_2661, UInt<1>("h00"), _T_2665) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2667 = eq(UInt<1>("h01"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2668 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2669 = eq(_T_2668, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2670 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2671 = and(_T_2669, _T_2670) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2672 = mux(_T_2667, UInt<1>("h00"), _T_2671) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2673 = eq(UInt<1>("h01"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2674 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2676 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2677 = and(_T_2675, _T_2676) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2678 = mux(_T_2673, UInt<1>("h00"), _T_2677) @[el2_lsu_bus_buffer.scala 433:72] node _T_2679 = cat(_T_2678, _T_2672) @[Cat.scala 29:58] node _T_2680 = cat(_T_2679, _T_2666) @[Cat.scala 29:58] node _T_2681 = cat(_T_2680, _T_2660) @[Cat.scala 29:58] - node _T_2682 = eq(UInt<2>("h02"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2683 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2684 = eq(_T_2683, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2685 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2686 = and(_T_2684, _T_2685) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2687 = mux(_T_2682, UInt<1>("h00"), _T_2686) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2688 = eq(UInt<2>("h02"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2689 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2690 = eq(_T_2689, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2691 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2692 = and(_T_2690, _T_2691) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2693 = mux(_T_2688, UInt<1>("h00"), _T_2692) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2694 = eq(UInt<2>("h02"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2695 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2696 = eq(_T_2695, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2697 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2698 = and(_T_2696, _T_2697) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2699 = mux(_T_2694, UInt<1>("h00"), _T_2698) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2700 = eq(UInt<2>("h02"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2701 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2702 = eq(_T_2701, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2703 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2704 = and(_T_2702, _T_2703) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2705 = mux(_T_2700, UInt<1>("h00"), _T_2704) @[el2_lsu_bus_buffer.scala 467:72] + node _T_2682 = eq(UInt<2>("h02"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2683 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2684 = eq(_T_2683, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2685 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2686 = and(_T_2684, _T_2685) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2687 = mux(_T_2682, UInt<1>("h00"), _T_2686) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2688 = eq(UInt<2>("h02"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2689 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2690 = eq(_T_2689, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2691 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2692 = and(_T_2690, _T_2691) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2693 = mux(_T_2688, UInt<1>("h00"), _T_2692) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2694 = eq(UInt<2>("h02"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2695 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2696 = eq(_T_2695, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2697 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2698 = and(_T_2696, _T_2697) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2699 = mux(_T_2694, UInt<1>("h00"), _T_2698) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2700 = eq(UInt<2>("h02"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2701 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2702 = eq(_T_2701, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2703 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2704 = and(_T_2702, _T_2703) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2705 = mux(_T_2700, UInt<1>("h00"), _T_2704) @[el2_lsu_bus_buffer.scala 433:72] node _T_2706 = cat(_T_2705, _T_2699) @[Cat.scala 29:58] node _T_2707 = cat(_T_2706, _T_2693) @[Cat.scala 29:58] node _T_2708 = cat(_T_2707, _T_2687) @[Cat.scala 29:58] - node _T_2709 = eq(UInt<2>("h03"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2710 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2711 = eq(_T_2710, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2712 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2713 = and(_T_2711, _T_2712) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2714 = mux(_T_2709, UInt<1>("h00"), _T_2713) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2715 = eq(UInt<2>("h03"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2716 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2717 = eq(_T_2716, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2718 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2719 = and(_T_2717, _T_2718) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2720 = mux(_T_2715, UInt<1>("h00"), _T_2719) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2721 = eq(UInt<2>("h03"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2722 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2723 = eq(_T_2722, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2724 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2725 = and(_T_2723, _T_2724) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2726 = mux(_T_2721, UInt<1>("h00"), _T_2725) @[el2_lsu_bus_buffer.scala 467:72] - node _T_2727 = eq(UInt<2>("h03"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 467:76] - node _T_2728 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 467:100] - node _T_2729 = eq(_T_2728, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 467:89] - node _T_2730 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 467:119] - node _T_2731 = and(_T_2729, _T_2730) @[el2_lsu_bus_buffer.scala 467:104] - node _T_2732 = mux(_T_2727, UInt<1>("h00"), _T_2731) @[el2_lsu_bus_buffer.scala 467:72] + node _T_2709 = eq(UInt<2>("h03"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2710 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2711 = eq(_T_2710, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2712 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2713 = and(_T_2711, _T_2712) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2714 = mux(_T_2709, UInt<1>("h00"), _T_2713) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2715 = eq(UInt<2>("h03"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2716 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2717 = eq(_T_2716, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2718 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2719 = and(_T_2717, _T_2718) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2720 = mux(_T_2715, UInt<1>("h00"), _T_2719) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2721 = eq(UInt<2>("h03"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2722 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2723 = eq(_T_2722, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2724 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2725 = and(_T_2723, _T_2724) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2726 = mux(_T_2721, UInt<1>("h00"), _T_2725) @[el2_lsu_bus_buffer.scala 433:72] + node _T_2727 = eq(UInt<2>("h03"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 433:76] + node _T_2728 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 433:100] + node _T_2729 = eq(_T_2728, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 433:89] + node _T_2730 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:119] + node _T_2731 = and(_T_2729, _T_2730) @[el2_lsu_bus_buffer.scala 433:104] + node _T_2732 = mux(_T_2727, UInt<1>("h00"), _T_2731) @[el2_lsu_bus_buffer.scala 433:72] node _T_2733 = cat(_T_2732, _T_2726) @[Cat.scala 29:58] node _T_2734 = cat(_T_2733, _T_2720) @[Cat.scala 29:58] node _T_2735 = cat(_T_2734, _T_2714) @[Cat.scala 29:58] - buf_age_younger[0] <= _T_2654 @[el2_lsu_bus_buffer.scala 467:19] - buf_age_younger[1] <= _T_2681 @[el2_lsu_bus_buffer.scala 467:19] - buf_age_younger[2] <= _T_2708 @[el2_lsu_bus_buffer.scala 467:19] - buf_age_younger[3] <= _T_2735 @[el2_lsu_bus_buffer.scala 467:19] - node _T_2736 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2737 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2738 = and(_T_2736, _T_2737) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2739 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2740 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2741 = and(_T_2739, _T_2740) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2742 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2743 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2744 = and(_T_2742, _T_2743) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2745 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2746 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2747 = and(_T_2745, _T_2746) @[el2_lsu_bus_buffer.scala 468:87] + buf_age_younger[0] <= _T_2654 @[el2_lsu_bus_buffer.scala 433:19] + buf_age_younger[1] <= _T_2681 @[el2_lsu_bus_buffer.scala 433:19] + buf_age_younger[2] <= _T_2708 @[el2_lsu_bus_buffer.scala 433:19] + buf_age_younger[3] <= _T_2735 @[el2_lsu_bus_buffer.scala 433:19] + node _T_2736 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2737 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2738 = and(_T_2736, _T_2737) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2739 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2740 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2741 = and(_T_2739, _T_2740) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2742 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2743 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2744 = and(_T_2742, _T_2743) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2745 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2746 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2747 = and(_T_2745, _T_2746) @[el2_lsu_bus_buffer.scala 434:87] node _T_2748 = cat(_T_2747, _T_2744) @[Cat.scala 29:58] node _T_2749 = cat(_T_2748, _T_2741) @[Cat.scala 29:58] node _T_2750 = cat(_T_2749, _T_2738) @[Cat.scala 29:58] - node _T_2751 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2752 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2753 = and(_T_2751, _T_2752) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2754 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2755 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2756 = and(_T_2754, _T_2755) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2757 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2758 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2759 = and(_T_2757, _T_2758) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2760 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2761 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2762 = and(_T_2760, _T_2761) @[el2_lsu_bus_buffer.scala 468:87] + node _T_2751 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2752 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2753 = and(_T_2751, _T_2752) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2754 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2755 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2756 = and(_T_2754, _T_2755) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2757 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2758 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2759 = and(_T_2757, _T_2758) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2760 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2761 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2762 = and(_T_2760, _T_2761) @[el2_lsu_bus_buffer.scala 434:87] node _T_2763 = cat(_T_2762, _T_2759) @[Cat.scala 29:58] node _T_2764 = cat(_T_2763, _T_2756) @[Cat.scala 29:58] node _T_2765 = cat(_T_2764, _T_2753) @[Cat.scala 29:58] - node _T_2766 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2767 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2768 = and(_T_2766, _T_2767) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2769 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2770 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2771 = and(_T_2769, _T_2770) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2772 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2773 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2774 = and(_T_2772, _T_2773) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2775 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2776 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2777 = and(_T_2775, _T_2776) @[el2_lsu_bus_buffer.scala 468:87] + node _T_2766 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2767 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2768 = and(_T_2766, _T_2767) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2769 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2770 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2771 = and(_T_2769, _T_2770) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2772 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2773 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2774 = and(_T_2772, _T_2773) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2775 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2776 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2777 = and(_T_2775, _T_2776) @[el2_lsu_bus_buffer.scala 434:87] node _T_2778 = cat(_T_2777, _T_2774) @[Cat.scala 29:58] node _T_2779 = cat(_T_2778, _T_2771) @[Cat.scala 29:58] node _T_2780 = cat(_T_2779, _T_2768) @[Cat.scala 29:58] - node _T_2781 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2782 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2783 = and(_T_2781, _T_2782) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2784 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2785 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2786 = and(_T_2784, _T_2785) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2787 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2788 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2789 = and(_T_2787, _T_2788) @[el2_lsu_bus_buffer.scala 468:87] - node _T_2790 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 468:83] - node _T_2791 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 468:102] - node _T_2792 = and(_T_2790, _T_2791) @[el2_lsu_bus_buffer.scala 468:87] + node _T_2781 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2782 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2783 = and(_T_2781, _T_2782) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2784 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2785 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2786 = and(_T_2784, _T_2785) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2787 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2788 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2789 = and(_T_2787, _T_2788) @[el2_lsu_bus_buffer.scala 434:87] + node _T_2790 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 434:83] + node _T_2791 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:102] + node _T_2792 = and(_T_2790, _T_2791) @[el2_lsu_bus_buffer.scala 434:87] node _T_2793 = cat(_T_2792, _T_2789) @[Cat.scala 29:58] node _T_2794 = cat(_T_2793, _T_2786) @[Cat.scala 29:58] node _T_2795 = cat(_T_2794, _T_2783) @[Cat.scala 29:58] - buf_rsp_pickage[0] <= _T_2750 @[el2_lsu_bus_buffer.scala 468:19] - buf_rsp_pickage[1] <= _T_2765 @[el2_lsu_bus_buffer.scala 468:19] - buf_rsp_pickage[2] <= _T_2780 @[el2_lsu_bus_buffer.scala 468:19] - buf_rsp_pickage[3] <= _T_2795 @[el2_lsu_bus_buffer.scala 468:19] - node _T_2796 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2797 = and(_T_2796, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2798 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2799 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2800 = or(_T_2798, _T_2799) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2801 = eq(_T_2800, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2802 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2803 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2804 = and(_T_2802, _T_2803) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2805 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2806 = and(_T_2804, _T_2805) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2807 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2808 = and(_T_2806, _T_2807) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2809 = or(_T_2801, _T_2808) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2810 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2811 = and(_T_2810, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2812 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2813 = and(_T_2811, _T_2812) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2814 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2815 = and(_T_2813, _T_2814) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2816 = or(_T_2809, _T_2815) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2817 = and(_T_2797, _T_2816) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2818 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2819 = and(_T_2818, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2820 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2821 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2822 = or(_T_2820, _T_2821) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2823 = eq(_T_2822, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2824 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2825 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2826 = and(_T_2824, _T_2825) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2827 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2828 = and(_T_2826, _T_2827) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2829 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2830 = and(_T_2828, _T_2829) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2831 = or(_T_2823, _T_2830) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2832 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2833 = and(_T_2832, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2834 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2835 = and(_T_2833, _T_2834) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2836 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2837 = and(_T_2835, _T_2836) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2838 = or(_T_2831, _T_2837) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2839 = and(_T_2819, _T_2838) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2840 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2841 = and(_T_2840, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2842 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2843 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2844 = or(_T_2842, _T_2843) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2845 = eq(_T_2844, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2846 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2847 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2848 = and(_T_2846, _T_2847) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2849 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2850 = and(_T_2848, _T_2849) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2851 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2852 = and(_T_2850, _T_2851) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2853 = or(_T_2845, _T_2852) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2854 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2855 = and(_T_2854, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2856 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2857 = and(_T_2855, _T_2856) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2858 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2859 = and(_T_2857, _T_2858) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2860 = or(_T_2853, _T_2859) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2861 = and(_T_2841, _T_2860) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2862 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2863 = and(_T_2862, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2864 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2865 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2866 = or(_T_2864, _T_2865) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2867 = eq(_T_2866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2868 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2869 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2870 = and(_T_2868, _T_2869) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2871 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2872 = and(_T_2870, _T_2871) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2873 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2874 = and(_T_2872, _T_2873) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2875 = or(_T_2867, _T_2874) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2876 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2877 = and(_T_2876, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2878 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2879 = and(_T_2877, _T_2878) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2880 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2881 = and(_T_2879, _T_2880) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2882 = or(_T_2875, _T_2881) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2883 = and(_T_2863, _T_2882) @[el2_lsu_bus_buffer.scala 470:112] + buf_rsp_pickage[0] <= _T_2750 @[el2_lsu_bus_buffer.scala 434:19] + buf_rsp_pickage[1] <= _T_2765 @[el2_lsu_bus_buffer.scala 434:19] + buf_rsp_pickage[2] <= _T_2780 @[el2_lsu_bus_buffer.scala 434:19] + buf_rsp_pickage[3] <= _T_2795 @[el2_lsu_bus_buffer.scala 434:19] + node _T_2796 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2797 = and(_T_2796, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2798 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2799 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2800 = or(_T_2798, _T_2799) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2801 = eq(_T_2800, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2802 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2803 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2804 = and(_T_2802, _T_2803) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2805 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2806 = and(_T_2804, _T_2805) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2807 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2808 = and(_T_2806, _T_2807) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2809 = or(_T_2801, _T_2808) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2810 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2811 = and(_T_2810, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2812 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2813 = and(_T_2811, _T_2812) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2814 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2815 = and(_T_2813, _T_2814) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2816 = or(_T_2809, _T_2815) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2817 = and(_T_2797, _T_2816) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2818 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2819 = and(_T_2818, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2820 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2821 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2822 = or(_T_2820, _T_2821) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2823 = eq(_T_2822, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2824 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2825 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2826 = and(_T_2824, _T_2825) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2827 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2828 = and(_T_2826, _T_2827) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2829 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2830 = and(_T_2828, _T_2829) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2831 = or(_T_2823, _T_2830) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2832 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2833 = and(_T_2832, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2834 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2835 = and(_T_2833, _T_2834) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2836 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2837 = and(_T_2835, _T_2836) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2838 = or(_T_2831, _T_2837) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2839 = and(_T_2819, _T_2838) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2840 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2841 = and(_T_2840, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2842 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2843 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2844 = or(_T_2842, _T_2843) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2845 = eq(_T_2844, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2846 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2847 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2848 = and(_T_2846, _T_2847) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2849 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2850 = and(_T_2848, _T_2849) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2851 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2852 = and(_T_2850, _T_2851) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2853 = or(_T_2845, _T_2852) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2854 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2855 = and(_T_2854, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2856 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2857 = and(_T_2855, _T_2856) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2858 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2859 = and(_T_2857, _T_2858) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2860 = or(_T_2853, _T_2859) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2861 = and(_T_2841, _T_2860) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2862 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2863 = and(_T_2862, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2864 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2865 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2866 = or(_T_2864, _T_2865) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2867 = eq(_T_2866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2868 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2869 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2870 = and(_T_2868, _T_2869) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2871 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2872 = and(_T_2870, _T_2871) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2873 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2874 = and(_T_2872, _T_2873) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2875 = or(_T_2867, _T_2874) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2876 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2877 = and(_T_2876, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2878 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2879 = and(_T_2877, _T_2878) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2880 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2881 = and(_T_2879, _T_2880) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2882 = or(_T_2875, _T_2881) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2883 = and(_T_2863, _T_2882) @[el2_lsu_bus_buffer.scala 436:112] node _T_2884 = cat(_T_2883, _T_2861) @[Cat.scala 29:58] node _T_2885 = cat(_T_2884, _T_2839) @[Cat.scala 29:58] node _T_2886 = cat(_T_2885, _T_2817) @[Cat.scala 29:58] - node _T_2887 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2888 = and(_T_2887, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2889 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2890 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2891 = or(_T_2889, _T_2890) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2892 = eq(_T_2891, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2893 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2894 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2895 = and(_T_2893, _T_2894) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2896 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2897 = and(_T_2895, _T_2896) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2898 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2899 = and(_T_2897, _T_2898) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2900 = or(_T_2892, _T_2899) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2901 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2902 = and(_T_2901, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2903 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2904 = and(_T_2902, _T_2903) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2905 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2906 = and(_T_2904, _T_2905) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2907 = or(_T_2900, _T_2906) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2908 = and(_T_2888, _T_2907) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2909 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2910 = and(_T_2909, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2911 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2912 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2913 = or(_T_2911, _T_2912) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2914 = eq(_T_2913, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2915 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2916 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2917 = and(_T_2915, _T_2916) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2918 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2919 = and(_T_2917, _T_2918) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2920 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2921 = and(_T_2919, _T_2920) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2922 = or(_T_2914, _T_2921) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2923 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2924 = and(_T_2923, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2925 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2926 = and(_T_2924, _T_2925) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2927 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2928 = and(_T_2926, _T_2927) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2929 = or(_T_2922, _T_2928) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2930 = and(_T_2910, _T_2929) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2931 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2932 = and(_T_2931, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2933 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2934 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2935 = or(_T_2933, _T_2934) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2936 = eq(_T_2935, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2937 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2938 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2939 = and(_T_2937, _T_2938) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2940 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2941 = and(_T_2939, _T_2940) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2942 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2943 = and(_T_2941, _T_2942) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2944 = or(_T_2936, _T_2943) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2945 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2946 = and(_T_2945, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2947 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2948 = and(_T_2946, _T_2947) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2949 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2950 = and(_T_2948, _T_2949) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2951 = or(_T_2944, _T_2950) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2952 = and(_T_2932, _T_2951) @[el2_lsu_bus_buffer.scala 470:112] - node _T_2953 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2954 = and(_T_2953, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2955 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2956 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2957 = or(_T_2955, _T_2956) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2958 = eq(_T_2957, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2959 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2960 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2961 = and(_T_2959, _T_2960) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2962 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2963 = and(_T_2961, _T_2962) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2964 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2965 = and(_T_2963, _T_2964) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2966 = or(_T_2958, _T_2965) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2967 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2968 = and(_T_2967, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2969 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2970 = and(_T_2968, _T_2969) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2971 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2972 = and(_T_2970, _T_2971) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2973 = or(_T_2966, _T_2972) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2974 = and(_T_2954, _T_2973) @[el2_lsu_bus_buffer.scala 470:112] + node _T_2887 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2888 = and(_T_2887, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2889 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2890 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2891 = or(_T_2889, _T_2890) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2892 = eq(_T_2891, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2893 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2894 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2895 = and(_T_2893, _T_2894) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2896 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2897 = and(_T_2895, _T_2896) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2898 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2899 = and(_T_2897, _T_2898) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2900 = or(_T_2892, _T_2899) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2901 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2902 = and(_T_2901, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2903 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2904 = and(_T_2902, _T_2903) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2905 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2906 = and(_T_2904, _T_2905) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2907 = or(_T_2900, _T_2906) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2908 = and(_T_2888, _T_2907) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2909 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2910 = and(_T_2909, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2911 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2912 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2913 = or(_T_2911, _T_2912) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2914 = eq(_T_2913, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2915 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2916 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2917 = and(_T_2915, _T_2916) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2918 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2919 = and(_T_2917, _T_2918) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2920 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2921 = and(_T_2919, _T_2920) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2922 = or(_T_2914, _T_2921) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2923 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2924 = and(_T_2923, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2925 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2926 = and(_T_2924, _T_2925) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2927 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2928 = and(_T_2926, _T_2927) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2929 = or(_T_2922, _T_2928) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2930 = and(_T_2910, _T_2929) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2931 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2932 = and(_T_2931, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2933 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2934 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2935 = or(_T_2933, _T_2934) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2936 = eq(_T_2935, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2937 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2938 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2939 = and(_T_2937, _T_2938) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2940 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2941 = and(_T_2939, _T_2940) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2942 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2943 = and(_T_2941, _T_2942) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2944 = or(_T_2936, _T_2943) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2945 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2946 = and(_T_2945, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2947 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2948 = and(_T_2946, _T_2947) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2949 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2950 = and(_T_2948, _T_2949) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2951 = or(_T_2944, _T_2950) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2952 = and(_T_2932, _T_2951) @[el2_lsu_bus_buffer.scala 436:112] + node _T_2953 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2954 = and(_T_2953, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2955 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2956 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2957 = or(_T_2955, _T_2956) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2958 = eq(_T_2957, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2959 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2960 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2961 = and(_T_2959, _T_2960) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2962 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2963 = and(_T_2961, _T_2962) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2964 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2965 = and(_T_2963, _T_2964) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2966 = or(_T_2958, _T_2965) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2967 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2968 = and(_T_2967, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2969 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2970 = and(_T_2968, _T_2969) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2971 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2972 = and(_T_2970, _T_2971) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2973 = or(_T_2966, _T_2972) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2974 = and(_T_2954, _T_2973) @[el2_lsu_bus_buffer.scala 436:112] node _T_2975 = cat(_T_2974, _T_2952) @[Cat.scala 29:58] node _T_2976 = cat(_T_2975, _T_2930) @[Cat.scala 29:58] node _T_2977 = cat(_T_2976, _T_2908) @[Cat.scala 29:58] - node _T_2978 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_2979 = and(_T_2978, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_2980 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_2981 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_2982 = or(_T_2980, _T_2981) @[el2_lsu_bus_buffer.scala 471:32] - node _T_2983 = eq(_T_2982, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_2984 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_2985 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_2986 = and(_T_2984, _T_2985) @[el2_lsu_bus_buffer.scala 472:41] - node _T_2987 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_2988 = and(_T_2986, _T_2987) @[el2_lsu_bus_buffer.scala 472:71] - node _T_2989 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_2990 = and(_T_2988, _T_2989) @[el2_lsu_bus_buffer.scala 472:90] - node _T_2991 = or(_T_2983, _T_2990) @[el2_lsu_bus_buffer.scala 471:59] - node _T_2992 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_2993 = and(_T_2992, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_2994 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_2995 = and(_T_2993, _T_2994) @[el2_lsu_bus_buffer.scala 473:52] - node _T_2996 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_2997 = and(_T_2995, _T_2996) @[el2_lsu_bus_buffer.scala 473:71] - node _T_2998 = or(_T_2991, _T_2997) @[el2_lsu_bus_buffer.scala 472:110] - node _T_2999 = and(_T_2979, _T_2998) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3000 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3001 = and(_T_3000, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3002 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3003 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3004 = or(_T_3002, _T_3003) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3005 = eq(_T_3004, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3006 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3007 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3008 = and(_T_3006, _T_3007) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3009 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3010 = and(_T_3008, _T_3009) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3011 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3012 = and(_T_3010, _T_3011) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3013 = or(_T_3005, _T_3012) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3014 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3015 = and(_T_3014, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3016 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3017 = and(_T_3015, _T_3016) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3018 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3019 = and(_T_3017, _T_3018) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3020 = or(_T_3013, _T_3019) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3021 = and(_T_3001, _T_3020) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3022 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3023 = and(_T_3022, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3024 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3025 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3026 = or(_T_3024, _T_3025) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3027 = eq(_T_3026, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3028 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3029 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3030 = and(_T_3028, _T_3029) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3031 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3032 = and(_T_3030, _T_3031) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3033 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3034 = and(_T_3032, _T_3033) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3035 = or(_T_3027, _T_3034) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3036 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3037 = and(_T_3036, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3038 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3039 = and(_T_3037, _T_3038) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3040 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3041 = and(_T_3039, _T_3040) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3042 = or(_T_3035, _T_3041) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3043 = and(_T_3023, _T_3042) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3044 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3045 = and(_T_3044, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3046 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3047 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3048 = or(_T_3046, _T_3047) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3049 = eq(_T_3048, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3050 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3051 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3052 = and(_T_3050, _T_3051) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3053 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3054 = and(_T_3052, _T_3053) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3055 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3056 = and(_T_3054, _T_3055) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3057 = or(_T_3049, _T_3056) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3058 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3059 = and(_T_3058, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3060 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3061 = and(_T_3059, _T_3060) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3062 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3063 = and(_T_3061, _T_3062) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3064 = or(_T_3057, _T_3063) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3065 = and(_T_3045, _T_3064) @[el2_lsu_bus_buffer.scala 470:112] + node _T_2978 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_2979 = and(_T_2978, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_2980 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_2981 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_2982 = or(_T_2980, _T_2981) @[el2_lsu_bus_buffer.scala 437:32] + node _T_2983 = eq(_T_2982, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_2984 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_2985 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_2986 = and(_T_2984, _T_2985) @[el2_lsu_bus_buffer.scala 438:41] + node _T_2987 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_2988 = and(_T_2986, _T_2987) @[el2_lsu_bus_buffer.scala 438:71] + node _T_2989 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_2990 = and(_T_2988, _T_2989) @[el2_lsu_bus_buffer.scala 438:90] + node _T_2991 = or(_T_2983, _T_2990) @[el2_lsu_bus_buffer.scala 437:59] + node _T_2992 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_2993 = and(_T_2992, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_2994 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_2995 = and(_T_2993, _T_2994) @[el2_lsu_bus_buffer.scala 439:52] + node _T_2996 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_2997 = and(_T_2995, _T_2996) @[el2_lsu_bus_buffer.scala 439:71] + node _T_2998 = or(_T_2991, _T_2997) @[el2_lsu_bus_buffer.scala 438:110] + node _T_2999 = and(_T_2979, _T_2998) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3000 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3001 = and(_T_3000, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3002 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3003 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3004 = or(_T_3002, _T_3003) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3005 = eq(_T_3004, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3006 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3007 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3008 = and(_T_3006, _T_3007) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3009 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3010 = and(_T_3008, _T_3009) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3011 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3012 = and(_T_3010, _T_3011) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3013 = or(_T_3005, _T_3012) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3014 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3015 = and(_T_3014, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3016 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3017 = and(_T_3015, _T_3016) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3018 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3019 = and(_T_3017, _T_3018) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3020 = or(_T_3013, _T_3019) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3021 = and(_T_3001, _T_3020) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3022 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3023 = and(_T_3022, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3024 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3025 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3026 = or(_T_3024, _T_3025) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3027 = eq(_T_3026, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3028 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3029 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3030 = and(_T_3028, _T_3029) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3031 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3032 = and(_T_3030, _T_3031) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3033 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3034 = and(_T_3032, _T_3033) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3035 = or(_T_3027, _T_3034) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3036 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3037 = and(_T_3036, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3038 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3039 = and(_T_3037, _T_3038) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3040 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3041 = and(_T_3039, _T_3040) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3042 = or(_T_3035, _T_3041) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3043 = and(_T_3023, _T_3042) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3044 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3045 = and(_T_3044, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3046 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3047 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3048 = or(_T_3046, _T_3047) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3049 = eq(_T_3048, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3050 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3051 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3052 = and(_T_3050, _T_3051) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3053 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3054 = and(_T_3052, _T_3053) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3055 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3056 = and(_T_3054, _T_3055) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3057 = or(_T_3049, _T_3056) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3058 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3059 = and(_T_3058, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3060 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3061 = and(_T_3059, _T_3060) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3062 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3063 = and(_T_3061, _T_3062) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3064 = or(_T_3057, _T_3063) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3065 = and(_T_3045, _T_3064) @[el2_lsu_bus_buffer.scala 436:112] node _T_3066 = cat(_T_3065, _T_3043) @[Cat.scala 29:58] node _T_3067 = cat(_T_3066, _T_3021) @[Cat.scala 29:58] node _T_3068 = cat(_T_3067, _T_2999) @[Cat.scala 29:58] - node _T_3069 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3070 = and(_T_3069, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3071 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3072 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3073 = or(_T_3071, _T_3072) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3074 = eq(_T_3073, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3075 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3076 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3077 = and(_T_3075, _T_3076) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3078 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3079 = and(_T_3077, _T_3078) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3080 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3081 = and(_T_3079, _T_3080) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3082 = or(_T_3074, _T_3081) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3083 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3084 = and(_T_3083, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3085 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3086 = and(_T_3084, _T_3085) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3087 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3088 = and(_T_3086, _T_3087) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3089 = or(_T_3082, _T_3088) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3090 = and(_T_3070, _T_3089) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3091 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3092 = and(_T_3091, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3093 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3094 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3095 = or(_T_3093, _T_3094) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3096 = eq(_T_3095, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3097 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3098 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3099 = and(_T_3097, _T_3098) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3100 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3101 = and(_T_3099, _T_3100) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3102 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3103 = and(_T_3101, _T_3102) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3104 = or(_T_3096, _T_3103) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3105 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3106 = and(_T_3105, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3107 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3108 = and(_T_3106, _T_3107) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3109 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3110 = and(_T_3108, _T_3109) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3111 = or(_T_3104, _T_3110) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3112 = and(_T_3092, _T_3111) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3113 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3114 = and(_T_3113, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3115 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3116 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3117 = or(_T_3115, _T_3116) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3118 = eq(_T_3117, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3119 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3120 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3121 = and(_T_3119, _T_3120) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3122 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3123 = and(_T_3121, _T_3122) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3124 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3125 = and(_T_3123, _T_3124) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3126 = or(_T_3118, _T_3125) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3127 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3128 = and(_T_3127, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3129 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3130 = and(_T_3128, _T_3129) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3131 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3132 = and(_T_3130, _T_3131) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3133 = or(_T_3126, _T_3132) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3134 = and(_T_3114, _T_3133) @[el2_lsu_bus_buffer.scala 470:112] - node _T_3135 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:82] - node _T_3136 = and(_T_3135, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 470:93] - node _T_3137 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:21] - node _T_3138 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 471:47] - node _T_3139 = or(_T_3137, _T_3138) @[el2_lsu_bus_buffer.scala 471:32] - node _T_3140 = eq(_T_3139, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:6] - node _T_3141 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:23] - node _T_3142 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:53] - node _T_3143 = and(_T_3141, _T_3142) @[el2_lsu_bus_buffer.scala 472:41] - node _T_3144 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:82] - node _T_3145 = and(_T_3143, _T_3144) @[el2_lsu_bus_buffer.scala 472:71] - node _T_3146 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:101] - node _T_3147 = and(_T_3145, _T_3146) @[el2_lsu_bus_buffer.scala 472:90] - node _T_3148 = or(_T_3140, _T_3147) @[el2_lsu_bus_buffer.scala 471:59] - node _T_3149 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 473:17] - node _T_3150 = and(_T_3149, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 473:35] - node _T_3151 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:63] - node _T_3152 = and(_T_3150, _T_3151) @[el2_lsu_bus_buffer.scala 473:52] - node _T_3153 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 473:82] - node _T_3154 = and(_T_3152, _T_3153) @[el2_lsu_bus_buffer.scala 473:71] - node _T_3155 = or(_T_3148, _T_3154) @[el2_lsu_bus_buffer.scala 472:110] - node _T_3156 = and(_T_3136, _T_3155) @[el2_lsu_bus_buffer.scala 470:112] + node _T_3069 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3070 = and(_T_3069, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3071 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3072 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3073 = or(_T_3071, _T_3072) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3074 = eq(_T_3073, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3075 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3076 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3077 = and(_T_3075, _T_3076) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3078 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3079 = and(_T_3077, _T_3078) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3080 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3081 = and(_T_3079, _T_3080) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3082 = or(_T_3074, _T_3081) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3083 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3084 = and(_T_3083, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3085 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3086 = and(_T_3084, _T_3085) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3087 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3088 = and(_T_3086, _T_3087) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3089 = or(_T_3082, _T_3088) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3090 = and(_T_3070, _T_3089) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3091 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3092 = and(_T_3091, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3093 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3094 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3095 = or(_T_3093, _T_3094) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3096 = eq(_T_3095, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3097 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3098 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3099 = and(_T_3097, _T_3098) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3100 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3101 = and(_T_3099, _T_3100) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3102 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3103 = and(_T_3101, _T_3102) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3104 = or(_T_3096, _T_3103) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3105 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3106 = and(_T_3105, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3107 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3108 = and(_T_3106, _T_3107) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3109 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3110 = and(_T_3108, _T_3109) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3111 = or(_T_3104, _T_3110) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3112 = and(_T_3092, _T_3111) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3113 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3114 = and(_T_3113, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3115 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3116 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3117 = or(_T_3115, _T_3116) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3118 = eq(_T_3117, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3119 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3120 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3121 = and(_T_3119, _T_3120) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3122 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3123 = and(_T_3121, _T_3122) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3124 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3125 = and(_T_3123, _T_3124) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3126 = or(_T_3118, _T_3125) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3127 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3128 = and(_T_3127, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3129 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3130 = and(_T_3128, _T_3129) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3131 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3132 = and(_T_3130, _T_3131) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3133 = or(_T_3126, _T_3132) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3134 = and(_T_3114, _T_3133) @[el2_lsu_bus_buffer.scala 436:112] + node _T_3135 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 436:82] + node _T_3136 = and(_T_3135, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 436:93] + node _T_3137 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 437:21] + node _T_3138 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 437:47] + node _T_3139 = or(_T_3137, _T_3138) @[el2_lsu_bus_buffer.scala 437:32] + node _T_3140 = eq(_T_3139, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 437:6] + node _T_3141 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 438:23] + node _T_3142 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 438:53] + node _T_3143 = and(_T_3141, _T_3142) @[el2_lsu_bus_buffer.scala 438:41] + node _T_3144 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:82] + node _T_3145 = and(_T_3143, _T_3144) @[el2_lsu_bus_buffer.scala 438:71] + node _T_3146 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 438:101] + node _T_3147 = and(_T_3145, _T_3146) @[el2_lsu_bus_buffer.scala 438:90] + node _T_3148 = or(_T_3140, _T_3147) @[el2_lsu_bus_buffer.scala 437:59] + node _T_3149 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 439:17] + node _T_3150 = and(_T_3149, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 439:35] + node _T_3151 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:63] + node _T_3152 = and(_T_3150, _T_3151) @[el2_lsu_bus_buffer.scala 439:52] + node _T_3153 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 439:82] + node _T_3154 = and(_T_3152, _T_3153) @[el2_lsu_bus_buffer.scala 439:71] + node _T_3155 = or(_T_3148, _T_3154) @[el2_lsu_bus_buffer.scala 438:110] + node _T_3156 = and(_T_3136, _T_3155) @[el2_lsu_bus_buffer.scala 436:112] node _T_3157 = cat(_T_3156, _T_3134) @[Cat.scala 29:58] node _T_3158 = cat(_T_3157, _T_3112) @[Cat.scala 29:58] node _T_3159 = cat(_T_3158, _T_3090) @[Cat.scala 29:58] - buf_rspage_set[0] <= _T_2886 @[el2_lsu_bus_buffer.scala 470:18] - buf_rspage_set[1] <= _T_2977 @[el2_lsu_bus_buffer.scala 470:18] - buf_rspage_set[2] <= _T_3068 @[el2_lsu_bus_buffer.scala 470:18] - buf_rspage_set[3] <= _T_3159 @[el2_lsu_bus_buffer.scala 470:18] - node _T_3160 = bits(buf_rspage_set[0], 0, 0) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3161 = bits(buf_rspage[0], 0, 0) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3162 = or(_T_3160, _T_3161) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3163 = bits(buf_rspage_set[0], 1, 1) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3164 = bits(buf_rspage[0], 1, 1) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3165 = or(_T_3163, _T_3164) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3166 = bits(buf_rspage_set[0], 2, 2) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3167 = bits(buf_rspage[0], 2, 2) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3168 = or(_T_3166, _T_3167) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3169 = bits(buf_rspage_set[0], 3, 3) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3170 = bits(buf_rspage[0], 3, 3) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3171 = or(_T_3169, _T_3170) @[el2_lsu_bus_buffer.scala 474:88] + buf_rspage_set[0] <= _T_2886 @[el2_lsu_bus_buffer.scala 436:18] + buf_rspage_set[1] <= _T_2977 @[el2_lsu_bus_buffer.scala 436:18] + buf_rspage_set[2] <= _T_3068 @[el2_lsu_bus_buffer.scala 436:18] + buf_rspage_set[3] <= _T_3159 @[el2_lsu_bus_buffer.scala 436:18] + node _T_3160 = bits(buf_rspage_set[0], 0, 0) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3161 = bits(buf_rspage[0], 0, 0) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3162 = or(_T_3160, _T_3161) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3163 = bits(buf_rspage_set[0], 1, 1) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3164 = bits(buf_rspage[0], 1, 1) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3165 = or(_T_3163, _T_3164) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3166 = bits(buf_rspage_set[0], 2, 2) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3167 = bits(buf_rspage[0], 2, 2) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3168 = or(_T_3166, _T_3167) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3169 = bits(buf_rspage_set[0], 3, 3) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3170 = bits(buf_rspage[0], 3, 3) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3171 = or(_T_3169, _T_3170) @[el2_lsu_bus_buffer.scala 440:88] node _T_3172 = cat(_T_3171, _T_3168) @[Cat.scala 29:58] node _T_3173 = cat(_T_3172, _T_3165) @[Cat.scala 29:58] node _T_3174 = cat(_T_3173, _T_3162) @[Cat.scala 29:58] - node _T_3175 = bits(buf_rspage_set[1], 0, 0) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3176 = bits(buf_rspage[1], 0, 0) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3177 = or(_T_3175, _T_3176) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3178 = bits(buf_rspage_set[1], 1, 1) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3179 = bits(buf_rspage[1], 1, 1) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3180 = or(_T_3178, _T_3179) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3181 = bits(buf_rspage_set[1], 2, 2) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3182 = bits(buf_rspage[1], 2, 2) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3183 = or(_T_3181, _T_3182) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3184 = bits(buf_rspage_set[1], 3, 3) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3185 = bits(buf_rspage[1], 3, 3) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3186 = or(_T_3184, _T_3185) @[el2_lsu_bus_buffer.scala 474:88] + node _T_3175 = bits(buf_rspage_set[1], 0, 0) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3176 = bits(buf_rspage[1], 0, 0) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3177 = or(_T_3175, _T_3176) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3178 = bits(buf_rspage_set[1], 1, 1) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3179 = bits(buf_rspage[1], 1, 1) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3180 = or(_T_3178, _T_3179) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3181 = bits(buf_rspage_set[1], 2, 2) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3182 = bits(buf_rspage[1], 2, 2) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3183 = or(_T_3181, _T_3182) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3184 = bits(buf_rspage_set[1], 3, 3) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3185 = bits(buf_rspage[1], 3, 3) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3186 = or(_T_3184, _T_3185) @[el2_lsu_bus_buffer.scala 440:88] node _T_3187 = cat(_T_3186, _T_3183) @[Cat.scala 29:58] node _T_3188 = cat(_T_3187, _T_3180) @[Cat.scala 29:58] node _T_3189 = cat(_T_3188, _T_3177) @[Cat.scala 29:58] - node _T_3190 = bits(buf_rspage_set[2], 0, 0) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3191 = bits(buf_rspage[2], 0, 0) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3192 = or(_T_3190, _T_3191) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3193 = bits(buf_rspage_set[2], 1, 1) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3194 = bits(buf_rspage[2], 1, 1) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3195 = or(_T_3193, _T_3194) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3196 = bits(buf_rspage_set[2], 2, 2) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3197 = bits(buf_rspage[2], 2, 2) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3198 = or(_T_3196, _T_3197) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3199 = bits(buf_rspage_set[2], 3, 3) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3200 = bits(buf_rspage[2], 3, 3) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3201 = or(_T_3199, _T_3200) @[el2_lsu_bus_buffer.scala 474:88] + node _T_3190 = bits(buf_rspage_set[2], 0, 0) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3191 = bits(buf_rspage[2], 0, 0) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3192 = or(_T_3190, _T_3191) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3193 = bits(buf_rspage_set[2], 1, 1) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3194 = bits(buf_rspage[2], 1, 1) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3195 = or(_T_3193, _T_3194) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3196 = bits(buf_rspage_set[2], 2, 2) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3197 = bits(buf_rspage[2], 2, 2) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3198 = or(_T_3196, _T_3197) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3199 = bits(buf_rspage_set[2], 3, 3) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3200 = bits(buf_rspage[2], 3, 3) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3201 = or(_T_3199, _T_3200) @[el2_lsu_bus_buffer.scala 440:88] node _T_3202 = cat(_T_3201, _T_3198) @[Cat.scala 29:58] node _T_3203 = cat(_T_3202, _T_3195) @[Cat.scala 29:58] node _T_3204 = cat(_T_3203, _T_3192) @[Cat.scala 29:58] - node _T_3205 = bits(buf_rspage_set[3], 0, 0) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3206 = bits(buf_rspage[3], 0, 0) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3207 = or(_T_3205, _T_3206) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3208 = bits(buf_rspage_set[3], 1, 1) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3209 = bits(buf_rspage[3], 1, 1) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3210 = or(_T_3208, _T_3209) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3211 = bits(buf_rspage_set[3], 2, 2) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3212 = bits(buf_rspage[3], 2, 2) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3213 = or(_T_3211, _T_3212) @[el2_lsu_bus_buffer.scala 474:88] - node _T_3214 = bits(buf_rspage_set[3], 3, 3) @[el2_lsu_bus_buffer.scala 474:84] - node _T_3215 = bits(buf_rspage[3], 3, 3) @[el2_lsu_bus_buffer.scala 474:103] - node _T_3216 = or(_T_3214, _T_3215) @[el2_lsu_bus_buffer.scala 474:88] + node _T_3205 = bits(buf_rspage_set[3], 0, 0) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3206 = bits(buf_rspage[3], 0, 0) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3207 = or(_T_3205, _T_3206) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3208 = bits(buf_rspage_set[3], 1, 1) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3209 = bits(buf_rspage[3], 1, 1) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3210 = or(_T_3208, _T_3209) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3211 = bits(buf_rspage_set[3], 2, 2) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3212 = bits(buf_rspage[3], 2, 2) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3213 = or(_T_3211, _T_3212) @[el2_lsu_bus_buffer.scala 440:88] + node _T_3214 = bits(buf_rspage_set[3], 3, 3) @[el2_lsu_bus_buffer.scala 440:84] + node _T_3215 = bits(buf_rspage[3], 3, 3) @[el2_lsu_bus_buffer.scala 440:103] + node _T_3216 = or(_T_3214, _T_3215) @[el2_lsu_bus_buffer.scala 440:88] node _T_3217 = cat(_T_3216, _T_3213) @[Cat.scala 29:58] node _T_3218 = cat(_T_3217, _T_3210) @[Cat.scala 29:58] node _T_3219 = cat(_T_3218, _T_3207) @[Cat.scala 29:58] - buf_rspage_in[0] <= _T_3174 @[el2_lsu_bus_buffer.scala 474:17] - buf_rspage_in[1] <= _T_3189 @[el2_lsu_bus_buffer.scala 474:17] - buf_rspage_in[2] <= _T_3204 @[el2_lsu_bus_buffer.scala 474:17] - buf_rspage_in[3] <= _T_3219 @[el2_lsu_bus_buffer.scala 474:17] - node _T_3220 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3221 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3222 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3223 = or(_T_3221, _T_3222) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3224 = eq(_T_3223, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3225 = and(_T_3220, _T_3224) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3226 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3227 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3228 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3229 = or(_T_3227, _T_3228) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3230 = eq(_T_3229, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3231 = and(_T_3226, _T_3230) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3232 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3233 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3234 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3235 = or(_T_3233, _T_3234) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3236 = eq(_T_3235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3237 = and(_T_3232, _T_3236) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3238 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3239 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3240 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3241 = or(_T_3239, _T_3240) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3242 = eq(_T_3241, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3243 = and(_T_3238, _T_3242) @[el2_lsu_bus_buffer.scala 475:82] + buf_rspage_in[0] <= _T_3174 @[el2_lsu_bus_buffer.scala 440:17] + buf_rspage_in[1] <= _T_3189 @[el2_lsu_bus_buffer.scala 440:17] + buf_rspage_in[2] <= _T_3204 @[el2_lsu_bus_buffer.scala 440:17] + buf_rspage_in[3] <= _T_3219 @[el2_lsu_bus_buffer.scala 440:17] + node _T_3220 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3221 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3222 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3223 = or(_T_3221, _T_3222) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3224 = eq(_T_3223, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3225 = and(_T_3220, _T_3224) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3226 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3227 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3228 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3229 = or(_T_3227, _T_3228) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3230 = eq(_T_3229, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3231 = and(_T_3226, _T_3230) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3232 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3233 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3234 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3235 = or(_T_3233, _T_3234) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3236 = eq(_T_3235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3237 = and(_T_3232, _T_3236) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3238 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3239 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3240 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3241 = or(_T_3239, _T_3240) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3242 = eq(_T_3241, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3243 = and(_T_3238, _T_3242) @[el2_lsu_bus_buffer.scala 441:82] node _T_3244 = cat(_T_3243, _T_3237) @[Cat.scala 29:58] node _T_3245 = cat(_T_3244, _T_3231) @[Cat.scala 29:58] node _T_3246 = cat(_T_3245, _T_3225) @[Cat.scala 29:58] - node _T_3247 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3248 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3249 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3250 = or(_T_3248, _T_3249) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3251 = eq(_T_3250, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3252 = and(_T_3247, _T_3251) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3253 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3254 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3255 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3256 = or(_T_3254, _T_3255) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3257 = eq(_T_3256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3258 = and(_T_3253, _T_3257) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3259 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3260 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3261 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3262 = or(_T_3260, _T_3261) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3263 = eq(_T_3262, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3264 = and(_T_3259, _T_3263) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3265 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3266 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3267 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3268 = or(_T_3266, _T_3267) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3269 = eq(_T_3268, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3270 = and(_T_3265, _T_3269) @[el2_lsu_bus_buffer.scala 475:82] + node _T_3247 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3248 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3249 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3250 = or(_T_3248, _T_3249) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3251 = eq(_T_3250, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3252 = and(_T_3247, _T_3251) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3253 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3254 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3255 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3256 = or(_T_3254, _T_3255) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3257 = eq(_T_3256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3258 = and(_T_3253, _T_3257) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3259 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3260 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3261 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3262 = or(_T_3260, _T_3261) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3263 = eq(_T_3262, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3264 = and(_T_3259, _T_3263) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3265 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3266 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3267 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3268 = or(_T_3266, _T_3267) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3269 = eq(_T_3268, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3270 = and(_T_3265, _T_3269) @[el2_lsu_bus_buffer.scala 441:82] node _T_3271 = cat(_T_3270, _T_3264) @[Cat.scala 29:58] node _T_3272 = cat(_T_3271, _T_3258) @[Cat.scala 29:58] node _T_3273 = cat(_T_3272, _T_3252) @[Cat.scala 29:58] - node _T_3274 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3275 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3276 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3277 = or(_T_3275, _T_3276) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3278 = eq(_T_3277, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3279 = and(_T_3274, _T_3278) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3280 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3281 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3282 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3283 = or(_T_3281, _T_3282) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3284 = eq(_T_3283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3285 = and(_T_3280, _T_3284) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3286 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3287 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3288 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3289 = or(_T_3287, _T_3288) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3290 = eq(_T_3289, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3291 = and(_T_3286, _T_3290) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3292 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3293 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3294 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3295 = or(_T_3293, _T_3294) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3296 = eq(_T_3295, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3297 = and(_T_3292, _T_3296) @[el2_lsu_bus_buffer.scala 475:82] + node _T_3274 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3275 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3276 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3277 = or(_T_3275, _T_3276) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3278 = eq(_T_3277, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3279 = and(_T_3274, _T_3278) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3280 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3281 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3282 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3283 = or(_T_3281, _T_3282) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3284 = eq(_T_3283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3285 = and(_T_3280, _T_3284) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3286 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3287 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3288 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3289 = or(_T_3287, _T_3288) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3290 = eq(_T_3289, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3291 = and(_T_3286, _T_3290) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3292 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3293 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3294 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3295 = or(_T_3293, _T_3294) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3296 = eq(_T_3295, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3297 = and(_T_3292, _T_3296) @[el2_lsu_bus_buffer.scala 441:82] node _T_3298 = cat(_T_3297, _T_3291) @[Cat.scala 29:58] node _T_3299 = cat(_T_3298, _T_3285) @[Cat.scala 29:58] node _T_3300 = cat(_T_3299, _T_3279) @[Cat.scala 29:58] - node _T_3301 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3302 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3303 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3304 = or(_T_3302, _T_3303) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3305 = eq(_T_3304, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3306 = and(_T_3301, _T_3305) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3307 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3308 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3309 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3310 = or(_T_3308, _T_3309) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3311 = eq(_T_3310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3312 = and(_T_3307, _T_3311) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3313 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3314 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3315 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3316 = or(_T_3314, _T_3315) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3317 = eq(_T_3316, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3318 = and(_T_3313, _T_3317) @[el2_lsu_bus_buffer.scala 475:82] - node _T_3319 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 475:78] - node _T_3320 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 475:99] - node _T_3321 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:125] - node _T_3322 = or(_T_3320, _T_3321) @[el2_lsu_bus_buffer.scala 475:110] - node _T_3323 = eq(_T_3322, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:84] - node _T_3324 = and(_T_3319, _T_3323) @[el2_lsu_bus_buffer.scala 475:82] + node _T_3301 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3302 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3303 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3304 = or(_T_3302, _T_3303) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3305 = eq(_T_3304, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3306 = and(_T_3301, _T_3305) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3307 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3308 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3309 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3310 = or(_T_3308, _T_3309) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3311 = eq(_T_3310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3312 = and(_T_3307, _T_3311) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3313 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3314 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3315 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3316 = or(_T_3314, _T_3315) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3317 = eq(_T_3316, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3318 = and(_T_3313, _T_3317) @[el2_lsu_bus_buffer.scala 441:82] + node _T_3319 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 441:78] + node _T_3320 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 441:99] + node _T_3321 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 441:125] + node _T_3322 = or(_T_3320, _T_3321) @[el2_lsu_bus_buffer.scala 441:110] + node _T_3323 = eq(_T_3322, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 441:84] + node _T_3324 = and(_T_3319, _T_3323) @[el2_lsu_bus_buffer.scala 441:82] node _T_3325 = cat(_T_3324, _T_3318) @[Cat.scala 29:58] node _T_3326 = cat(_T_3325, _T_3312) @[Cat.scala 29:58] node _T_3327 = cat(_T_3326, _T_3306) @[Cat.scala 29:58] - buf_rspage[0] <= _T_3246 @[el2_lsu_bus_buffer.scala 475:14] - buf_rspage[1] <= _T_3273 @[el2_lsu_bus_buffer.scala 475:14] - buf_rspage[2] <= _T_3300 @[el2_lsu_bus_buffer.scala 475:14] - buf_rspage[3] <= _T_3327 @[el2_lsu_bus_buffer.scala 475:14] - node _T_3328 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 480:75] - node _T_3329 = and(ibuf_drain_vld, _T_3328) @[el2_lsu_bus_buffer.scala 480:63] - node _T_3330 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 480:75] - node _T_3331 = and(ibuf_drain_vld, _T_3330) @[el2_lsu_bus_buffer.scala 480:63] - node _T_3332 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 480:75] - node _T_3333 = and(ibuf_drain_vld, _T_3332) @[el2_lsu_bus_buffer.scala 480:63] - node _T_3334 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 480:75] - node _T_3335 = and(ibuf_drain_vld, _T_3334) @[el2_lsu_bus_buffer.scala 480:63] + buf_rspage[0] <= _T_3246 @[el2_lsu_bus_buffer.scala 441:14] + buf_rspage[1] <= _T_3273 @[el2_lsu_bus_buffer.scala 441:14] + buf_rspage[2] <= _T_3300 @[el2_lsu_bus_buffer.scala 441:14] + buf_rspage[3] <= _T_3327 @[el2_lsu_bus_buffer.scala 441:14] + node _T_3328 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 446:75] + node _T_3329 = and(ibuf_drain_vld, _T_3328) @[el2_lsu_bus_buffer.scala 446:63] + node _T_3330 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 446:75] + node _T_3331 = and(ibuf_drain_vld, _T_3330) @[el2_lsu_bus_buffer.scala 446:63] + node _T_3332 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 446:75] + node _T_3333 = and(ibuf_drain_vld, _T_3332) @[el2_lsu_bus_buffer.scala 446:63] + node _T_3334 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 446:75] + node _T_3335 = and(ibuf_drain_vld, _T_3334) @[el2_lsu_bus_buffer.scala 446:63] node _T_3336 = cat(_T_3335, _T_3333) @[Cat.scala 29:58] node _T_3337 = cat(_T_3336, _T_3331) @[Cat.scala 29:58] node _T_3338 = cat(_T_3337, _T_3329) @[Cat.scala 29:58] - ibuf_drainvec_vld <= _T_3338 @[el2_lsu_bus_buffer.scala 480:21] - node _T_3339 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 481:64] - node _T_3340 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 481:84] - node _T_3341 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:18] - node _T_3342 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:46] - node _T_3343 = and(_T_3341, _T_3342) @[el2_lsu_bus_buffer.scala 482:35] - node _T_3344 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:71] - node _T_3345 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:94] - node _T_3346 = mux(_T_3343, _T_3344, _T_3345) @[el2_lsu_bus_buffer.scala 482:8] - node _T_3347 = mux(_T_3339, _T_3340, _T_3346) @[el2_lsu_bus_buffer.scala 481:46] - node _T_3348 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 481:64] - node _T_3349 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 481:84] - node _T_3350 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:18] - node _T_3351 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 482:46] - node _T_3352 = and(_T_3350, _T_3351) @[el2_lsu_bus_buffer.scala 482:35] - node _T_3353 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:71] - node _T_3354 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:94] - node _T_3355 = mux(_T_3352, _T_3353, _T_3354) @[el2_lsu_bus_buffer.scala 482:8] - node _T_3356 = mux(_T_3348, _T_3349, _T_3355) @[el2_lsu_bus_buffer.scala 481:46] - node _T_3357 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 481:64] - node _T_3358 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 481:84] - node _T_3359 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:18] - node _T_3360 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 482:46] - node _T_3361 = and(_T_3359, _T_3360) @[el2_lsu_bus_buffer.scala 482:35] - node _T_3362 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:71] - node _T_3363 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:94] - node _T_3364 = mux(_T_3361, _T_3362, _T_3363) @[el2_lsu_bus_buffer.scala 482:8] - node _T_3365 = mux(_T_3357, _T_3358, _T_3364) @[el2_lsu_bus_buffer.scala 481:46] - node _T_3366 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 481:64] - node _T_3367 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 481:84] - node _T_3368 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:18] - node _T_3369 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 482:46] - node _T_3370 = and(_T_3368, _T_3369) @[el2_lsu_bus_buffer.scala 482:35] - node _T_3371 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:71] - node _T_3372 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 482:94] - node _T_3373 = mux(_T_3370, _T_3371, _T_3372) @[el2_lsu_bus_buffer.scala 482:8] - node _T_3374 = mux(_T_3366, _T_3367, _T_3373) @[el2_lsu_bus_buffer.scala 481:46] - buf_byteen_in[0] <= _T_3347 @[el2_lsu_bus_buffer.scala 481:17] - buf_byteen_in[1] <= _T_3356 @[el2_lsu_bus_buffer.scala 481:17] - buf_byteen_in[2] <= _T_3365 @[el2_lsu_bus_buffer.scala 481:17] - buf_byteen_in[3] <= _T_3374 @[el2_lsu_bus_buffer.scala 481:17] - node _T_3375 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 483:62] - node _T_3376 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:91] - node _T_3377 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:119] - node _T_3378 = and(_T_3376, _T_3377) @[el2_lsu_bus_buffer.scala 483:108] - node _T_3379 = mux(_T_3378, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 483:81] - node _T_3380 = mux(_T_3375, ibuf_addr, _T_3379) @[el2_lsu_bus_buffer.scala 483:44] - node _T_3381 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 483:62] - node _T_3382 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:91] - node _T_3383 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 483:119] - node _T_3384 = and(_T_3382, _T_3383) @[el2_lsu_bus_buffer.scala 483:108] - node _T_3385 = mux(_T_3384, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 483:81] - node _T_3386 = mux(_T_3381, ibuf_addr, _T_3385) @[el2_lsu_bus_buffer.scala 483:44] - node _T_3387 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 483:62] - node _T_3388 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:91] - node _T_3389 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 483:119] - node _T_3390 = and(_T_3388, _T_3389) @[el2_lsu_bus_buffer.scala 483:108] - node _T_3391 = mux(_T_3390, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 483:81] - node _T_3392 = mux(_T_3387, ibuf_addr, _T_3391) @[el2_lsu_bus_buffer.scala 483:44] - node _T_3393 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 483:62] - node _T_3394 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:91] - node _T_3395 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 483:119] - node _T_3396 = and(_T_3394, _T_3395) @[el2_lsu_bus_buffer.scala 483:108] - node _T_3397 = mux(_T_3396, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 483:81] - node _T_3398 = mux(_T_3393, ibuf_addr, _T_3397) @[el2_lsu_bus_buffer.scala 483:44] - buf_addr_in[0] <= _T_3380 @[el2_lsu_bus_buffer.scala 483:15] - buf_addr_in[1] <= _T_3386 @[el2_lsu_bus_buffer.scala 483:15] - buf_addr_in[2] <= _T_3392 @[el2_lsu_bus_buffer.scala 483:15] - buf_addr_in[3] <= _T_3398 @[el2_lsu_bus_buffer.scala 483:15] - node _T_3399 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 484:63] - node _T_3400 = mux(_T_3399, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:45] - node _T_3401 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 484:63] - node _T_3402 = mux(_T_3401, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:45] - node _T_3403 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 484:63] - node _T_3404 = mux(_T_3403, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:45] - node _T_3405 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 484:63] - node _T_3406 = mux(_T_3405, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 484:45] + ibuf_drainvec_vld <= _T_3338 @[el2_lsu_bus_buffer.scala 446:21] + node _T_3339 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 447:64] + node _T_3340 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 447:84] + node _T_3341 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 448:18] + node _T_3342 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 448:46] + node _T_3343 = and(_T_3341, _T_3342) @[el2_lsu_bus_buffer.scala 448:35] + node _T_3344 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:71] + node _T_3345 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:94] + node _T_3346 = mux(_T_3343, _T_3344, _T_3345) @[el2_lsu_bus_buffer.scala 448:8] + node _T_3347 = mux(_T_3339, _T_3340, _T_3346) @[el2_lsu_bus_buffer.scala 447:46] + node _T_3348 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 447:64] + node _T_3349 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 447:84] + node _T_3350 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 448:18] + node _T_3351 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 448:46] + node _T_3352 = and(_T_3350, _T_3351) @[el2_lsu_bus_buffer.scala 448:35] + node _T_3353 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:71] + node _T_3354 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:94] + node _T_3355 = mux(_T_3352, _T_3353, _T_3354) @[el2_lsu_bus_buffer.scala 448:8] + node _T_3356 = mux(_T_3348, _T_3349, _T_3355) @[el2_lsu_bus_buffer.scala 447:46] + node _T_3357 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 447:64] + node _T_3358 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 447:84] + node _T_3359 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 448:18] + node _T_3360 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 448:46] + node _T_3361 = and(_T_3359, _T_3360) @[el2_lsu_bus_buffer.scala 448:35] + node _T_3362 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:71] + node _T_3363 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:94] + node _T_3364 = mux(_T_3361, _T_3362, _T_3363) @[el2_lsu_bus_buffer.scala 448:8] + node _T_3365 = mux(_T_3357, _T_3358, _T_3364) @[el2_lsu_bus_buffer.scala 447:46] + node _T_3366 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 447:64] + node _T_3367 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 447:84] + node _T_3368 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 448:18] + node _T_3369 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 448:46] + node _T_3370 = and(_T_3368, _T_3369) @[el2_lsu_bus_buffer.scala 448:35] + node _T_3371 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:71] + node _T_3372 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 448:94] + node _T_3373 = mux(_T_3370, _T_3371, _T_3372) @[el2_lsu_bus_buffer.scala 448:8] + node _T_3374 = mux(_T_3366, _T_3367, _T_3373) @[el2_lsu_bus_buffer.scala 447:46] + buf_byteen_in[0] <= _T_3347 @[el2_lsu_bus_buffer.scala 447:17] + buf_byteen_in[1] <= _T_3356 @[el2_lsu_bus_buffer.scala 447:17] + buf_byteen_in[2] <= _T_3365 @[el2_lsu_bus_buffer.scala 447:17] + buf_byteen_in[3] <= _T_3374 @[el2_lsu_bus_buffer.scala 447:17] + node _T_3375 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 449:62] + node _T_3376 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:91] + node _T_3377 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 449:119] + node _T_3378 = and(_T_3376, _T_3377) @[el2_lsu_bus_buffer.scala 449:108] + node _T_3379 = mux(_T_3378, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 449:81] + node _T_3380 = mux(_T_3375, ibuf_addr, _T_3379) @[el2_lsu_bus_buffer.scala 449:44] + node _T_3381 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 449:62] + node _T_3382 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:91] + node _T_3383 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 449:119] + node _T_3384 = and(_T_3382, _T_3383) @[el2_lsu_bus_buffer.scala 449:108] + node _T_3385 = mux(_T_3384, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 449:81] + node _T_3386 = mux(_T_3381, ibuf_addr, _T_3385) @[el2_lsu_bus_buffer.scala 449:44] + node _T_3387 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 449:62] + node _T_3388 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:91] + node _T_3389 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 449:119] + node _T_3390 = and(_T_3388, _T_3389) @[el2_lsu_bus_buffer.scala 449:108] + node _T_3391 = mux(_T_3390, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 449:81] + node _T_3392 = mux(_T_3387, ibuf_addr, _T_3391) @[el2_lsu_bus_buffer.scala 449:44] + node _T_3393 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 449:62] + node _T_3394 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:91] + node _T_3395 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 449:119] + node _T_3396 = and(_T_3394, _T_3395) @[el2_lsu_bus_buffer.scala 449:108] + node _T_3397 = mux(_T_3396, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 449:81] + node _T_3398 = mux(_T_3393, ibuf_addr, _T_3397) @[el2_lsu_bus_buffer.scala 449:44] + buf_addr_in[0] <= _T_3380 @[el2_lsu_bus_buffer.scala 449:15] + buf_addr_in[1] <= _T_3386 @[el2_lsu_bus_buffer.scala 449:15] + buf_addr_in[2] <= _T_3392 @[el2_lsu_bus_buffer.scala 449:15] + buf_addr_in[3] <= _T_3398 @[el2_lsu_bus_buffer.scala 449:15] + node _T_3399 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 450:63] + node _T_3400 = mux(_T_3399, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:45] + node _T_3401 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 450:63] + node _T_3402 = mux(_T_3401, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:45] + node _T_3403 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 450:63] + node _T_3404 = mux(_T_3403, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:45] + node _T_3405 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 450:63] + node _T_3406 = mux(_T_3405, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:45] node _T_3407 = cat(_T_3406, _T_3404) @[Cat.scala 29:58] node _T_3408 = cat(_T_3407, _T_3402) @[Cat.scala 29:58] node _T_3409 = cat(_T_3408, _T_3400) @[Cat.scala 29:58] - buf_dual_in <= _T_3409 @[el2_lsu_bus_buffer.scala 484:15] - node _T_3410 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 485:65] - node _T_3411 = mux(_T_3410, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 485:47] - node _T_3412 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 485:65] - node _T_3413 = mux(_T_3412, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 485:47] - node _T_3414 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 485:65] - node _T_3415 = mux(_T_3414, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 485:47] - node _T_3416 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 485:65] - node _T_3417 = mux(_T_3416, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 485:47] + buf_dual_in <= _T_3409 @[el2_lsu_bus_buffer.scala 450:15] + node _T_3410 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 451:65] + node _T_3411 = mux(_T_3410, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 451:47] + node _T_3412 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 451:65] + node _T_3413 = mux(_T_3412, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 451:47] + node _T_3414 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 451:65] + node _T_3415 = mux(_T_3414, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 451:47] + node _T_3416 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 451:65] + node _T_3417 = mux(_T_3416, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 451:47] node _T_3418 = cat(_T_3417, _T_3415) @[Cat.scala 29:58] node _T_3419 = cat(_T_3418, _T_3413) @[Cat.scala 29:58] node _T_3420 = cat(_T_3419, _T_3411) @[Cat.scala 29:58] - buf_samedw_in <= _T_3420 @[el2_lsu_bus_buffer.scala 485:17] - node _T_3421 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 486:66] - node _T_3422 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 486:84] - node _T_3423 = mux(_T_3421, _T_3422, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 486:48] - node _T_3424 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 486:66] - node _T_3425 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 486:84] - node _T_3426 = mux(_T_3424, _T_3425, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 486:48] - node _T_3427 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 486:66] - node _T_3428 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 486:84] - node _T_3429 = mux(_T_3427, _T_3428, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 486:48] - node _T_3430 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 486:66] - node _T_3431 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 486:84] - node _T_3432 = mux(_T_3430, _T_3431, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 486:48] + buf_samedw_in <= _T_3420 @[el2_lsu_bus_buffer.scala 451:17] + node _T_3421 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 452:66] + node _T_3422 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 452:84] + node _T_3423 = mux(_T_3421, _T_3422, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 452:48] + node _T_3424 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 452:66] + node _T_3425 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 452:84] + node _T_3426 = mux(_T_3424, _T_3425, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 452:48] + node _T_3427 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 452:66] + node _T_3428 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 452:84] + node _T_3429 = mux(_T_3427, _T_3428, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 452:48] + node _T_3430 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 452:66] + node _T_3431 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 452:84] + node _T_3432 = mux(_T_3430, _T_3431, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 452:48] node _T_3433 = cat(_T_3432, _T_3429) @[Cat.scala 29:58] node _T_3434 = cat(_T_3433, _T_3426) @[Cat.scala 29:58] node _T_3435 = cat(_T_3434, _T_3423) @[Cat.scala 29:58] - buf_nomerge_in <= _T_3435 @[el2_lsu_bus_buffer.scala 486:18] - node _T_3436 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 487:65] - node _T_3437 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:90] - node _T_3438 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:118] - node _T_3439 = and(_T_3437, _T_3438) @[el2_lsu_bus_buffer.scala 487:107] - node _T_3440 = mux(_T_3436, ibuf_dual, _T_3439) @[el2_lsu_bus_buffer.scala 487:47] - node _T_3441 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 487:65] - node _T_3442 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:90] - node _T_3443 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 487:118] - node _T_3444 = and(_T_3442, _T_3443) @[el2_lsu_bus_buffer.scala 487:107] - node _T_3445 = mux(_T_3441, ibuf_dual, _T_3444) @[el2_lsu_bus_buffer.scala 487:47] - node _T_3446 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 487:65] - node _T_3447 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:90] - node _T_3448 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 487:118] - node _T_3449 = and(_T_3447, _T_3448) @[el2_lsu_bus_buffer.scala 487:107] - node _T_3450 = mux(_T_3446, ibuf_dual, _T_3449) @[el2_lsu_bus_buffer.scala 487:47] - node _T_3451 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 487:65] - node _T_3452 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:90] - node _T_3453 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 487:118] - node _T_3454 = and(_T_3452, _T_3453) @[el2_lsu_bus_buffer.scala 487:107] - node _T_3455 = mux(_T_3451, ibuf_dual, _T_3454) @[el2_lsu_bus_buffer.scala 487:47] + buf_nomerge_in <= _T_3435 @[el2_lsu_bus_buffer.scala 452:18] + node _T_3436 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 453:65] + node _T_3437 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 453:90] + node _T_3438 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 453:118] + node _T_3439 = and(_T_3437, _T_3438) @[el2_lsu_bus_buffer.scala 453:107] + node _T_3440 = mux(_T_3436, ibuf_dual, _T_3439) @[el2_lsu_bus_buffer.scala 453:47] + node _T_3441 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 453:65] + node _T_3442 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 453:90] + node _T_3443 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 453:118] + node _T_3444 = and(_T_3442, _T_3443) @[el2_lsu_bus_buffer.scala 453:107] + node _T_3445 = mux(_T_3441, ibuf_dual, _T_3444) @[el2_lsu_bus_buffer.scala 453:47] + node _T_3446 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 453:65] + node _T_3447 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 453:90] + node _T_3448 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 453:118] + node _T_3449 = and(_T_3447, _T_3448) @[el2_lsu_bus_buffer.scala 453:107] + node _T_3450 = mux(_T_3446, ibuf_dual, _T_3449) @[el2_lsu_bus_buffer.scala 453:47] + node _T_3451 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 453:65] + node _T_3452 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 453:90] + node _T_3453 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 453:118] + node _T_3454 = and(_T_3452, _T_3453) @[el2_lsu_bus_buffer.scala 453:107] + node _T_3455 = mux(_T_3451, ibuf_dual, _T_3454) @[el2_lsu_bus_buffer.scala 453:47] node _T_3456 = cat(_T_3455, _T_3450) @[Cat.scala 29:58] node _T_3457 = cat(_T_3456, _T_3445) @[Cat.scala 29:58] node _T_3458 = cat(_T_3457, _T_3440) @[Cat.scala 29:58] - buf_dualhi_in <= _T_3458 @[el2_lsu_bus_buffer.scala 487:17] - node _T_3459 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 488:65] - node _T_3460 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 488:97] - node _T_3461 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:125] - node _T_3462 = and(_T_3460, _T_3461) @[el2_lsu_bus_buffer.scala 488:114] - node _T_3463 = mux(_T_3462, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 488:87] - node _T_3464 = mux(_T_3459, ibuf_dualtag, _T_3463) @[el2_lsu_bus_buffer.scala 488:47] - node _T_3465 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 488:65] - node _T_3466 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 488:97] - node _T_3467 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 488:125] - node _T_3468 = and(_T_3466, _T_3467) @[el2_lsu_bus_buffer.scala 488:114] - node _T_3469 = mux(_T_3468, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 488:87] - node _T_3470 = mux(_T_3465, ibuf_dualtag, _T_3469) @[el2_lsu_bus_buffer.scala 488:47] - node _T_3471 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 488:65] - node _T_3472 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 488:97] - node _T_3473 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 488:125] - node _T_3474 = and(_T_3472, _T_3473) @[el2_lsu_bus_buffer.scala 488:114] - node _T_3475 = mux(_T_3474, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 488:87] - node _T_3476 = mux(_T_3471, ibuf_dualtag, _T_3475) @[el2_lsu_bus_buffer.scala 488:47] - node _T_3477 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 488:65] - node _T_3478 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 488:97] - node _T_3479 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 488:125] - node _T_3480 = and(_T_3478, _T_3479) @[el2_lsu_bus_buffer.scala 488:114] - node _T_3481 = mux(_T_3480, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 488:87] - node _T_3482 = mux(_T_3477, ibuf_dualtag, _T_3481) @[el2_lsu_bus_buffer.scala 488:47] - buf_dualtag_in[0] <= _T_3464 @[el2_lsu_bus_buffer.scala 488:18] - buf_dualtag_in[1] <= _T_3470 @[el2_lsu_bus_buffer.scala 488:18] - buf_dualtag_in[2] <= _T_3476 @[el2_lsu_bus_buffer.scala 488:18] - buf_dualtag_in[3] <= _T_3482 @[el2_lsu_bus_buffer.scala 488:18] - node _T_3483 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 489:69] - node _T_3484 = mux(_T_3483, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 489:51] - node _T_3485 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 489:69] - node _T_3486 = mux(_T_3485, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 489:51] - node _T_3487 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 489:69] - node _T_3488 = mux(_T_3487, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 489:51] - node _T_3489 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 489:69] - node _T_3490 = mux(_T_3489, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 489:51] + buf_dualhi_in <= _T_3458 @[el2_lsu_bus_buffer.scala 453:17] + node _T_3459 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 454:65] + node _T_3460 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 454:97] + node _T_3461 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 454:125] + node _T_3462 = and(_T_3460, _T_3461) @[el2_lsu_bus_buffer.scala 454:114] + node _T_3463 = mux(_T_3462, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 454:87] + node _T_3464 = mux(_T_3459, ibuf_dualtag, _T_3463) @[el2_lsu_bus_buffer.scala 454:47] + node _T_3465 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 454:65] + node _T_3466 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 454:97] + node _T_3467 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 454:125] + node _T_3468 = and(_T_3466, _T_3467) @[el2_lsu_bus_buffer.scala 454:114] + node _T_3469 = mux(_T_3468, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 454:87] + node _T_3470 = mux(_T_3465, ibuf_dualtag, _T_3469) @[el2_lsu_bus_buffer.scala 454:47] + node _T_3471 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 454:65] + node _T_3472 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 454:97] + node _T_3473 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 454:125] + node _T_3474 = and(_T_3472, _T_3473) @[el2_lsu_bus_buffer.scala 454:114] + node _T_3475 = mux(_T_3474, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 454:87] + node _T_3476 = mux(_T_3471, ibuf_dualtag, _T_3475) @[el2_lsu_bus_buffer.scala 454:47] + node _T_3477 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 454:65] + node _T_3478 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 454:97] + node _T_3479 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 454:125] + node _T_3480 = and(_T_3478, _T_3479) @[el2_lsu_bus_buffer.scala 454:114] + node _T_3481 = mux(_T_3480, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 454:87] + node _T_3482 = mux(_T_3477, ibuf_dualtag, _T_3481) @[el2_lsu_bus_buffer.scala 454:47] + buf_dualtag_in[0] <= _T_3464 @[el2_lsu_bus_buffer.scala 454:18] + buf_dualtag_in[1] <= _T_3470 @[el2_lsu_bus_buffer.scala 454:18] + buf_dualtag_in[2] <= _T_3476 @[el2_lsu_bus_buffer.scala 454:18] + buf_dualtag_in[3] <= _T_3482 @[el2_lsu_bus_buffer.scala 454:18] + node _T_3483 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 455:69] + node _T_3484 = mux(_T_3483, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 455:51] + node _T_3485 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 455:69] + node _T_3486 = mux(_T_3485, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 455:51] + node _T_3487 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 455:69] + node _T_3488 = mux(_T_3487, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 455:51] + node _T_3489 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 455:69] + node _T_3490 = mux(_T_3489, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 455:51] node _T_3491 = cat(_T_3490, _T_3488) @[Cat.scala 29:58] node _T_3492 = cat(_T_3491, _T_3486) @[Cat.scala 29:58] node _T_3493 = cat(_T_3492, _T_3484) @[Cat.scala 29:58] - buf_sideeffect_in <= _T_3493 @[el2_lsu_bus_buffer.scala 489:21] - node _T_3494 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 490:65] - node _T_3495 = mux(_T_3494, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 490:47] - node _T_3496 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 490:65] - node _T_3497 = mux(_T_3496, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 490:47] - node _T_3498 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 490:65] - node _T_3499 = mux(_T_3498, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 490:47] - node _T_3500 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 490:65] - node _T_3501 = mux(_T_3500, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 490:47] + buf_sideeffect_in <= _T_3493 @[el2_lsu_bus_buffer.scala 455:21] + node _T_3494 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 456:65] + node _T_3495 = mux(_T_3494, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 456:47] + node _T_3496 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 456:65] + node _T_3497 = mux(_T_3496, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 456:47] + node _T_3498 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 456:65] + node _T_3499 = mux(_T_3498, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 456:47] + node _T_3500 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 456:65] + node _T_3501 = mux(_T_3500, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[el2_lsu_bus_buffer.scala 456:47] node _T_3502 = cat(_T_3501, _T_3499) @[Cat.scala 29:58] node _T_3503 = cat(_T_3502, _T_3497) @[Cat.scala 29:58] node _T_3504 = cat(_T_3503, _T_3495) @[Cat.scala 29:58] - buf_unsign_in <= _T_3504 @[el2_lsu_bus_buffer.scala 490:17] - node _T_3505 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 491:60] + buf_unsign_in <= _T_3504 @[el2_lsu_bus_buffer.scala 456:17] + node _T_3505 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 457:60] node _T_3506 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3507 = mux(_T_3505, ibuf_sz, _T_3506) @[el2_lsu_bus_buffer.scala 491:42] - node _T_3508 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 491:60] + node _T_3507 = mux(_T_3505, ibuf_sz, _T_3506) @[el2_lsu_bus_buffer.scala 457:42] + node _T_3508 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 457:60] node _T_3509 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3510 = mux(_T_3508, ibuf_sz, _T_3509) @[el2_lsu_bus_buffer.scala 491:42] - node _T_3511 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 491:60] + node _T_3510 = mux(_T_3508, ibuf_sz, _T_3509) @[el2_lsu_bus_buffer.scala 457:42] + node _T_3511 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 457:60] node _T_3512 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3513 = mux(_T_3511, ibuf_sz, _T_3512) @[el2_lsu_bus_buffer.scala 491:42] - node _T_3514 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 491:60] + node _T_3513 = mux(_T_3511, ibuf_sz, _T_3512) @[el2_lsu_bus_buffer.scala 457:42] + node _T_3514 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 457:60] node _T_3515 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] - node _T_3516 = mux(_T_3514, ibuf_sz, _T_3515) @[el2_lsu_bus_buffer.scala 491:42] - buf_sz_in[0] <= _T_3507 @[el2_lsu_bus_buffer.scala 491:13] - buf_sz_in[1] <= _T_3510 @[el2_lsu_bus_buffer.scala 491:13] - buf_sz_in[2] <= _T_3513 @[el2_lsu_bus_buffer.scala 491:13] - buf_sz_in[3] <= _T_3516 @[el2_lsu_bus_buffer.scala 491:13] - node _T_3517 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 492:64] - node _T_3518 = mux(_T_3517, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 492:46] - node _T_3519 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 492:64] - node _T_3520 = mux(_T_3519, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 492:46] - node _T_3521 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 492:64] - node _T_3522 = mux(_T_3521, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 492:46] - node _T_3523 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 492:64] - node _T_3524 = mux(_T_3523, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 492:46] + node _T_3516 = mux(_T_3514, ibuf_sz, _T_3515) @[el2_lsu_bus_buffer.scala 457:42] + buf_sz_in[0] <= _T_3507 @[el2_lsu_bus_buffer.scala 457:13] + buf_sz_in[1] <= _T_3510 @[el2_lsu_bus_buffer.scala 457:13] + buf_sz_in[2] <= _T_3513 @[el2_lsu_bus_buffer.scala 457:13] + buf_sz_in[3] <= _T_3516 @[el2_lsu_bus_buffer.scala 457:13] + node _T_3517 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 458:64] + node _T_3518 = mux(_T_3517, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 458:46] + node _T_3519 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 458:64] + node _T_3520 = mux(_T_3519, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 458:46] + node _T_3521 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 458:64] + node _T_3522 = mux(_T_3521, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 458:46] + node _T_3523 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 458:64] + node _T_3524 = mux(_T_3523, ibuf_write, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_buffer.scala 458:46] node _T_3525 = cat(_T_3524, _T_3522) @[Cat.scala 29:58] node _T_3526 = cat(_T_3525, _T_3520) @[Cat.scala 29:58] node _T_3527 = cat(_T_3526, _T_3518) @[Cat.scala 29:58] - buf_write_in <= _T_3527 @[el2_lsu_bus_buffer.scala 492:16] + buf_write_in <= _T_3527 @[el2_lsu_bus_buffer.scala 458:16] node _T_3528 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30] when _T_3528 : @[Conditional.scala 40:58] - node _T_3529 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 497:56] - node _T_3530 = mux(_T_3529, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 497:31] - buf_nxtstate[0] <= _T_3530 @[el2_lsu_bus_buffer.scala 497:25] - node _T_3531 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 498:45] - node _T_3532 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:77] - node _T_3533 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 498:97] - node _T_3534 = and(_T_3532, _T_3533) @[el2_lsu_bus_buffer.scala 498:95] - node _T_3535 = eq(UInt<1>("h00"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 498:117] - node _T_3536 = and(_T_3534, _T_3535) @[el2_lsu_bus_buffer.scala 498:112] - node _T_3537 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:144] - node _T_3538 = eq(UInt<1>("h00"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 498:166] - node _T_3539 = and(_T_3537, _T_3538) @[el2_lsu_bus_buffer.scala 498:161] - node _T_3540 = or(_T_3536, _T_3539) @[el2_lsu_bus_buffer.scala 498:132] - node _T_3541 = and(_T_3531, _T_3540) @[el2_lsu_bus_buffer.scala 498:63] - node _T_3542 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:206] - node _T_3543 = and(ibuf_drain_vld, _T_3542) @[el2_lsu_bus_buffer.scala 498:201] - node _T_3544 = or(_T_3541, _T_3543) @[el2_lsu_bus_buffer.scala 498:183] - buf_state_en[0] <= _T_3544 @[el2_lsu_bus_buffer.scala 498:25] - buf_wr_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 499:22] - buf_data_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 500:24] - node _T_3545 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 501:52] - node _T_3546 = and(ibuf_drain_vld, _T_3545) @[el2_lsu_bus_buffer.scala 501:47] - node _T_3547 = bits(_T_3546, 0, 0) @[el2_lsu_bus_buffer.scala 501:73] - node _T_3548 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 501:90] - node _T_3549 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 501:114] - node _T_3550 = mux(_T_3547, _T_3548, _T_3549) @[el2_lsu_bus_buffer.scala 501:30] - buf_data_in[0] <= _T_3550 @[el2_lsu_bus_buffer.scala 501:24] + node _T_3529 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 463:56] + node _T_3530 = mux(_T_3529, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 463:31] + buf_nxtstate[0] <= _T_3530 @[el2_lsu_bus_buffer.scala 463:25] + node _T_3531 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 464:45] + node _T_3532 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:77] + node _T_3533 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:97] + node _T_3534 = and(_T_3532, _T_3533) @[el2_lsu_bus_buffer.scala 464:95] + node _T_3535 = eq(UInt<1>("h00"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 464:117] + node _T_3536 = and(_T_3534, _T_3535) @[el2_lsu_bus_buffer.scala 464:112] + node _T_3537 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:144] + node _T_3538 = eq(UInt<1>("h00"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 464:166] + node _T_3539 = and(_T_3537, _T_3538) @[el2_lsu_bus_buffer.scala 464:161] + node _T_3540 = or(_T_3536, _T_3539) @[el2_lsu_bus_buffer.scala 464:132] + node _T_3541 = and(_T_3531, _T_3540) @[el2_lsu_bus_buffer.scala 464:63] + node _T_3542 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 464:206] + node _T_3543 = and(ibuf_drain_vld, _T_3542) @[el2_lsu_bus_buffer.scala 464:201] + node _T_3544 = or(_T_3541, _T_3543) @[el2_lsu_bus_buffer.scala 464:183] + buf_state_en[0] <= _T_3544 @[el2_lsu_bus_buffer.scala 464:25] + buf_wr_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 465:22] + buf_data_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 466:24] + node _T_3545 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 467:52] + node _T_3546 = and(ibuf_drain_vld, _T_3545) @[el2_lsu_bus_buffer.scala 467:47] + node _T_3547 = bits(_T_3546, 0, 0) @[el2_lsu_bus_buffer.scala 467:73] + node _T_3548 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 467:90] + node _T_3549 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 467:114] + node _T_3550 = mux(_T_3547, _T_3548, _T_3549) @[el2_lsu_bus_buffer.scala 467:30] + buf_data_in[0] <= _T_3550 @[el2_lsu_bus_buffer.scala 467:24] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_3551 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30] when _T_3551 : @[Conditional.scala 39:67] - node _T_3552 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60] - node _T_3553 = mux(_T_3552, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 504:31] - buf_nxtstate[0] <= _T_3553 @[el2_lsu_bus_buffer.scala 504:25] - node _T_3554 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:46] - buf_state_en[0] <= _T_3554 @[el2_lsu_bus_buffer.scala 505:25] + node _T_3552 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60] + node _T_3553 = mux(_T_3552, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 470:31] + buf_nxtstate[0] <= _T_3553 @[el2_lsu_bus_buffer.scala 470:25] + node _T_3554 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 471:46] + buf_state_en[0] <= _T_3554 @[el2_lsu_bus_buffer.scala 471:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3555 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30] when _T_3555 : @[Conditional.scala 39:67] - node _T_3556 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] - node _T_3557 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 508:89] - node _T_3558 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 508:124] - node _T_3559 = and(_T_3557, _T_3558) @[el2_lsu_bus_buffer.scala 508:104] - node _T_3560 = mux(_T_3559, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:75] - node _T_3561 = mux(_T_3556, UInt<3>("h00"), _T_3560) @[el2_lsu_bus_buffer.scala 508:31] - buf_nxtstate[0] <= _T_3561 @[el2_lsu_bus_buffer.scala 508:25] - node _T_3562 = eq(obuf_tag0, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 509:48] - node _T_3563 = eq(obuf_tag1, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 509:104] - node _T_3564 = and(obuf_merge, _T_3563) @[el2_lsu_bus_buffer.scala 509:91] - node _T_3565 = or(_T_3562, _T_3564) @[el2_lsu_bus_buffer.scala 509:77] - node _T_3566 = and(_T_3565, obuf_valid) @[el2_lsu_bus_buffer.scala 509:135] - node _T_3567 = and(_T_3566, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 509:148] - buf_cmd_state_bus_en[0] <= _T_3567 @[el2_lsu_bus_buffer.scala 509:33] - buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[el2_lsu_bus_buffer.scala 510:29] - node _T_3568 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 511:49] - node _T_3569 = or(_T_3568, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 511:70] - buf_state_en[0] <= _T_3569 @[el2_lsu_bus_buffer.scala 511:25] - buf_ldfwd_in[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 512:25] - node _T_3570 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 513:56] - node _T_3571 = eq(_T_3570, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:46] - node _T_3572 = and(buf_state_en[0], _T_3571) @[el2_lsu_bus_buffer.scala 513:44] - node _T_3573 = and(_T_3572, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:60] - node _T_3574 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:76] - node _T_3575 = and(_T_3573, _T_3574) @[el2_lsu_bus_buffer.scala 513:74] - buf_ldfwd_en[0] <= _T_3575 @[el2_lsu_bus_buffer.scala 513:25] - node _T_3576 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 514:46] - buf_ldfwdtag_in[0] <= _T_3576 @[el2_lsu_bus_buffer.scala 514:28] - node _T_3577 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:47] - node _T_3578 = and(_T_3577, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:67] - node _T_3579 = and(_T_3578, bus_rsp_read) @[el2_lsu_bus_buffer.scala 515:81] - buf_data_en[0] <= _T_3579 @[el2_lsu_bus_buffer.scala 515:24] - node _T_3580 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 516:48] - node _T_3581 = and(_T_3580, obuf_nosend) @[el2_lsu_bus_buffer.scala 516:68] - node _T_3582 = and(_T_3581, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 516:82] - buf_error_en[0] <= _T_3582 @[el2_lsu_bus_buffer.scala 516:25] - node _T_3583 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:61] - node _T_3584 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 517:85] - node _T_3585 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 517:103] - node _T_3586 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:126] - node _T_3587 = mux(_T_3584, _T_3585, _T_3586) @[el2_lsu_bus_buffer.scala 517:73] - node _T_3588 = mux(buf_error_en[0], _T_3583, _T_3587) @[el2_lsu_bus_buffer.scala 517:30] - buf_data_in[0] <= _T_3588 @[el2_lsu_bus_buffer.scala 517:24] + node _T_3556 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 474:60] + node _T_3557 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 474:89] + node _T_3558 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 474:124] + node _T_3559 = and(_T_3557, _T_3558) @[el2_lsu_bus_buffer.scala 474:104] + node _T_3560 = mux(_T_3559, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 474:75] + node _T_3561 = mux(_T_3556, UInt<3>("h00"), _T_3560) @[el2_lsu_bus_buffer.scala 474:31] + buf_nxtstate[0] <= _T_3561 @[el2_lsu_bus_buffer.scala 474:25] + node _T_3562 = eq(obuf_tag0, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:48] + node _T_3563 = eq(obuf_tag1, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 475:104] + node _T_3564 = and(obuf_merge, _T_3563) @[el2_lsu_bus_buffer.scala 475:91] + node _T_3565 = or(_T_3562, _T_3564) @[el2_lsu_bus_buffer.scala 475:77] + node _T_3566 = and(_T_3565, obuf_valid) @[el2_lsu_bus_buffer.scala 475:135] + node _T_3567 = and(_T_3566, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 475:148] + buf_cmd_state_bus_en[0] <= _T_3567 @[el2_lsu_bus_buffer.scala 475:33] + buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[el2_lsu_bus_buffer.scala 476:29] + node _T_3568 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:49] + node _T_3569 = or(_T_3568, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 477:70] + buf_state_en[0] <= _T_3569 @[el2_lsu_bus_buffer.scala 477:25] + buf_ldfwd_in[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 478:25] + node _T_3570 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 479:56] + node _T_3571 = eq(_T_3570, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:46] + node _T_3572 = and(buf_state_en[0], _T_3571) @[el2_lsu_bus_buffer.scala 479:44] + node _T_3573 = and(_T_3572, obuf_nosend) @[el2_lsu_bus_buffer.scala 479:60] + node _T_3574 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:76] + node _T_3575 = and(_T_3573, _T_3574) @[el2_lsu_bus_buffer.scala 479:74] + buf_ldfwd_en[0] <= _T_3575 @[el2_lsu_bus_buffer.scala 479:25] + node _T_3576 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 480:46] + buf_ldfwdtag_in[0] <= _T_3576 @[el2_lsu_bus_buffer.scala 480:28] + node _T_3577 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 481:47] + node _T_3578 = and(_T_3577, obuf_nosend) @[el2_lsu_bus_buffer.scala 481:67] + node _T_3579 = and(_T_3578, bus_rsp_read) @[el2_lsu_bus_buffer.scala 481:81] + buf_data_en[0] <= _T_3579 @[el2_lsu_bus_buffer.scala 481:24] + node _T_3580 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 482:48] + node _T_3581 = and(_T_3580, obuf_nosend) @[el2_lsu_bus_buffer.scala 482:68] + node _T_3582 = and(_T_3581, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 482:82] + buf_error_en[0] <= _T_3582 @[el2_lsu_bus_buffer.scala 482:25] + node _T_3583 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:61] + node _T_3584 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 483:85] + node _T_3585 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 483:103] + node _T_3586 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:126] + node _T_3587 = mux(_T_3584, _T_3585, _T_3586) @[el2_lsu_bus_buffer.scala 483:73] + node _T_3588 = mux(buf_error_en[0], _T_3583, _T_3587) @[el2_lsu_bus_buffer.scala 483:30] + buf_data_in[0] <= _T_3588 @[el2_lsu_bus_buffer.scala 483:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3589 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30] when _T_3589 : @[Conditional.scala 39:67] - node _T_3590 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 520:67] - node _T_3591 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 520:94] - node _T_3592 = eq(_T_3591, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:73] - node _T_3593 = and(_T_3590, _T_3592) @[el2_lsu_bus_buffer.scala 520:71] - node _T_3594 = or(io.dec_tlu_force_halt, _T_3593) @[el2_lsu_bus_buffer.scala 520:55] - node _T_3595 = bits(_T_3594, 0, 0) @[el2_lsu_bus_buffer.scala 520:125] - node _T_3596 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:30] - node _T_3597 = and(buf_dual[0], _T_3596) @[el2_lsu_bus_buffer.scala 521:28] - node _T_3598 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 521:57] - node _T_3599 = eq(_T_3598, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:47] - node _T_3600 = and(_T_3597, _T_3599) @[el2_lsu_bus_buffer.scala 521:45] - node _T_3601 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:90] - node _T_3602 = and(_T_3600, _T_3601) @[el2_lsu_bus_buffer.scala 521:61] - node _T_3603 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 522:27] - node _T_3604 = or(_T_3603, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:31] - node _T_3605 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:70] - node _T_3606 = and(buf_dual[0], _T_3605) @[el2_lsu_bus_buffer.scala 522:68] - node _T_3607 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 522:97] - node _T_3608 = eq(_T_3607, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:87] - node _T_3609 = and(_T_3606, _T_3608) @[el2_lsu_bus_buffer.scala 522:85] - node _T_3610 = eq(buf_dualtag[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3611 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3612 = eq(buf_dualtag[0], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3613 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3614 = eq(buf_dualtag[0], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3615 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3616 = eq(buf_dualtag[0], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3617 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_3590 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 486:67] + node _T_3591 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 486:94] + node _T_3592 = eq(_T_3591, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 486:73] + node _T_3593 = and(_T_3590, _T_3592) @[el2_lsu_bus_buffer.scala 486:71] + node _T_3594 = or(io.dec_tlu_force_halt, _T_3593) @[el2_lsu_bus_buffer.scala 486:55] + node _T_3595 = bits(_T_3594, 0, 0) @[el2_lsu_bus_buffer.scala 486:125] + node _T_3596 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:30] + node _T_3597 = and(buf_dual[0], _T_3596) @[el2_lsu_bus_buffer.scala 487:28] + node _T_3598 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 487:57] + node _T_3599 = eq(_T_3598, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:47] + node _T_3600 = and(_T_3597, _T_3599) @[el2_lsu_bus_buffer.scala 487:45] + node _T_3601 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 487:90] + node _T_3602 = and(_T_3600, _T_3601) @[el2_lsu_bus_buffer.scala 487:61] + node _T_3603 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 488:27] + node _T_3604 = or(_T_3603, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:31] + node _T_3605 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:70] + node _T_3606 = and(buf_dual[0], _T_3605) @[el2_lsu_bus_buffer.scala 488:68] + node _T_3607 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 488:97] + node _T_3608 = eq(_T_3607, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:87] + node _T_3609 = and(_T_3606, _T_3608) @[el2_lsu_bus_buffer.scala 488:85] + node _T_3610 = eq(buf_dualtag[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3611 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3612 = eq(buf_dualtag[0], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3613 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3614 = eq(buf_dualtag[0], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3615 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3616 = eq(buf_dualtag[0], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3617 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_3618 = mux(_T_3610, _T_3611, UInt<1>("h00")) @[Mux.scala 27:72] node _T_3619 = mux(_T_3612, _T_3613, UInt<1>("h00")) @[Mux.scala 27:72] node _T_3620 = mux(_T_3614, _T_3615, UInt<1>("h00")) @[Mux.scala 27:72] @@ -12620,273 +12620,273 @@ circuit el2_lsu : node _T_3624 = or(_T_3623, _T_3621) @[Mux.scala 27:72] wire _T_3625 : UInt<1> @[Mux.scala 27:72] _T_3625 <= _T_3624 @[Mux.scala 27:72] - node _T_3626 = and(_T_3609, _T_3625) @[el2_lsu_bus_buffer.scala 522:101] - node _T_3627 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 522:167] - node _T_3628 = and(_T_3626, _T_3627) @[el2_lsu_bus_buffer.scala 522:138] - node _T_3629 = and(_T_3628, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:187] - node _T_3630 = or(_T_3604, _T_3629) @[el2_lsu_bus_buffer.scala 522:53] - node _T_3631 = mux(_T_3630, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 522:16] - node _T_3632 = mux(_T_3602, UInt<3>("h04"), _T_3631) @[el2_lsu_bus_buffer.scala 521:14] - node _T_3633 = mux(_T_3595, UInt<3>("h00"), _T_3632) @[el2_lsu_bus_buffer.scala 520:31] - buf_nxtstate[0] <= _T_3633 @[el2_lsu_bus_buffer.scala 520:25] - node _T_3634 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 523:73] - node _T_3635 = and(bus_rsp_write, _T_3634) @[el2_lsu_bus_buffer.scala 523:52] - node _T_3636 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 524:46] - node _T_3637 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 525:23] - node _T_3638 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 525:47] - node _T_3639 = and(_T_3637, _T_3638) @[el2_lsu_bus_buffer.scala 525:27] - node _T_3640 = or(_T_3636, _T_3639) @[el2_lsu_bus_buffer.scala 524:77] - node _T_3641 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 526:26] - node _T_3642 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 526:54] - node _T_3643 = not(_T_3642) @[el2_lsu_bus_buffer.scala 526:44] - node _T_3644 = and(_T_3641, _T_3643) @[el2_lsu_bus_buffer.scala 526:42] - node _T_3645 = and(_T_3644, buf_samedw[0]) @[el2_lsu_bus_buffer.scala 526:58] - node _T_3646 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 526:94] - node _T_3647 = and(_T_3645, _T_3646) @[el2_lsu_bus_buffer.scala 526:74] - node _T_3648 = or(_T_3640, _T_3647) @[el2_lsu_bus_buffer.scala 525:71] - node _T_3649 = and(bus_rsp_read, _T_3648) @[el2_lsu_bus_buffer.scala 524:25] - node _T_3650 = or(_T_3635, _T_3649) @[el2_lsu_bus_buffer.scala 523:105] - buf_resp_state_bus_en[0] <= _T_3650 @[el2_lsu_bus_buffer.scala 523:34] - buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[el2_lsu_bus_buffer.scala 527:29] - node _T_3651 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:49] - node _T_3652 = or(_T_3651, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 528:70] - buf_state_en[0] <= _T_3652 @[el2_lsu_bus_buffer.scala 528:25] - node _T_3653 = and(buf_state_bus_en[0], bus_rsp_read) @[el2_lsu_bus_buffer.scala 529:47] - node _T_3654 = and(_T_3653, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:62] - buf_data_en[0] <= _T_3654 @[el2_lsu_bus_buffer.scala 529:24] - node _T_3655 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 530:48] - node _T_3656 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 530:111] - node _T_3657 = and(bus_rsp_read_error, _T_3656) @[el2_lsu_bus_buffer.scala 530:91] - node _T_3658 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 531:42] - node _T_3659 = and(bus_rsp_read_error, _T_3658) @[el2_lsu_bus_buffer.scala 531:31] - node _T_3660 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 531:66] - node _T_3661 = and(_T_3659, _T_3660) @[el2_lsu_bus_buffer.scala 531:46] - node _T_3662 = or(_T_3657, _T_3661) @[el2_lsu_bus_buffer.scala 530:143] - node _T_3663 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 532:32] - node _T_3664 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 532:74] - node _T_3665 = and(_T_3663, _T_3664) @[el2_lsu_bus_buffer.scala 532:53] - node _T_3666 = or(_T_3662, _T_3665) @[el2_lsu_bus_buffer.scala 531:88] - node _T_3667 = and(_T_3655, _T_3666) @[el2_lsu_bus_buffer.scala 530:68] - buf_error_en[0] <= _T_3667 @[el2_lsu_bus_buffer.scala 530:25] - node _T_3668 = eq(buf_error_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 533:50] - node _T_3669 = and(buf_state_en[0], _T_3668) @[el2_lsu_bus_buffer.scala 533:48] - node _T_3670 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 533:84] - node _T_3671 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 533:102] - node _T_3672 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:125] - node _T_3673 = mux(_T_3670, _T_3671, _T_3672) @[el2_lsu_bus_buffer.scala 533:72] - node _T_3674 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:148] - node _T_3675 = mux(_T_3669, _T_3673, _T_3674) @[el2_lsu_bus_buffer.scala 533:30] - buf_data_in[0] <= _T_3675 @[el2_lsu_bus_buffer.scala 533:24] + node _T_3626 = and(_T_3609, _T_3625) @[el2_lsu_bus_buffer.scala 488:101] + node _T_3627 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 488:167] + node _T_3628 = and(_T_3626, _T_3627) @[el2_lsu_bus_buffer.scala 488:138] + node _T_3629 = and(_T_3628, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:187] + node _T_3630 = or(_T_3604, _T_3629) @[el2_lsu_bus_buffer.scala 488:53] + node _T_3631 = mux(_T_3630, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 488:16] + node _T_3632 = mux(_T_3602, UInt<3>("h04"), _T_3631) @[el2_lsu_bus_buffer.scala 487:14] + node _T_3633 = mux(_T_3595, UInt<3>("h00"), _T_3632) @[el2_lsu_bus_buffer.scala 486:31] + buf_nxtstate[0] <= _T_3633 @[el2_lsu_bus_buffer.scala 486:25] + node _T_3634 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 489:73] + node _T_3635 = and(bus_rsp_write, _T_3634) @[el2_lsu_bus_buffer.scala 489:52] + node _T_3636 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 490:46] + node _T_3637 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 491:23] + node _T_3638 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 491:47] + node _T_3639 = and(_T_3637, _T_3638) @[el2_lsu_bus_buffer.scala 491:27] + node _T_3640 = or(_T_3636, _T_3639) @[el2_lsu_bus_buffer.scala 490:77] + node _T_3641 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 492:26] + node _T_3642 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 492:54] + node _T_3643 = not(_T_3642) @[el2_lsu_bus_buffer.scala 492:44] + node _T_3644 = and(_T_3641, _T_3643) @[el2_lsu_bus_buffer.scala 492:42] + node _T_3645 = and(_T_3644, buf_samedw[0]) @[el2_lsu_bus_buffer.scala 492:58] + node _T_3646 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 492:94] + node _T_3647 = and(_T_3645, _T_3646) @[el2_lsu_bus_buffer.scala 492:74] + node _T_3648 = or(_T_3640, _T_3647) @[el2_lsu_bus_buffer.scala 491:71] + node _T_3649 = and(bus_rsp_read, _T_3648) @[el2_lsu_bus_buffer.scala 490:25] + node _T_3650 = or(_T_3635, _T_3649) @[el2_lsu_bus_buffer.scala 489:105] + buf_resp_state_bus_en[0] <= _T_3650 @[el2_lsu_bus_buffer.scala 489:34] + buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[el2_lsu_bus_buffer.scala 493:29] + node _T_3651 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 494:49] + node _T_3652 = or(_T_3651, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 494:70] + buf_state_en[0] <= _T_3652 @[el2_lsu_bus_buffer.scala 494:25] + node _T_3653 = and(buf_state_bus_en[0], bus_rsp_read) @[el2_lsu_bus_buffer.scala 495:47] + node _T_3654 = and(_T_3653, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 495:62] + buf_data_en[0] <= _T_3654 @[el2_lsu_bus_buffer.scala 495:24] + node _T_3655 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 496:48] + node _T_3656 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 496:111] + node _T_3657 = and(bus_rsp_read_error, _T_3656) @[el2_lsu_bus_buffer.scala 496:91] + node _T_3658 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 497:42] + node _T_3659 = and(bus_rsp_read_error, _T_3658) @[el2_lsu_bus_buffer.scala 497:31] + node _T_3660 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 497:66] + node _T_3661 = and(_T_3659, _T_3660) @[el2_lsu_bus_buffer.scala 497:46] + node _T_3662 = or(_T_3657, _T_3661) @[el2_lsu_bus_buffer.scala 496:143] + node _T_3663 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 498:32] + node _T_3664 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 498:74] + node _T_3665 = and(_T_3663, _T_3664) @[el2_lsu_bus_buffer.scala 498:53] + node _T_3666 = or(_T_3662, _T_3665) @[el2_lsu_bus_buffer.scala 497:88] + node _T_3667 = and(_T_3655, _T_3666) @[el2_lsu_bus_buffer.scala 496:68] + buf_error_en[0] <= _T_3667 @[el2_lsu_bus_buffer.scala 496:25] + node _T_3668 = eq(buf_error_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 499:50] + node _T_3669 = and(buf_state_en[0], _T_3668) @[el2_lsu_bus_buffer.scala 499:48] + node _T_3670 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 499:84] + node _T_3671 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 499:102] + node _T_3672 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:125] + node _T_3673 = mux(_T_3670, _T_3671, _T_3672) @[el2_lsu_bus_buffer.scala 499:72] + node _T_3674 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:148] + node _T_3675 = mux(_T_3669, _T_3673, _T_3674) @[el2_lsu_bus_buffer.scala 499:30] + buf_data_in[0] <= _T_3675 @[el2_lsu_bus_buffer.scala 499:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3676 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30] when _T_3676 : @[Conditional.scala 39:67] - node _T_3677 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 536:60] - node _T_3678 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 536:86] - node _T_3679 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 536:101] - node _T_3680 = bits(_T_3679, 0, 0) @[el2_lsu_bus_buffer.scala 536:101] - node _T_3681 = or(_T_3678, _T_3680) @[el2_lsu_bus_buffer.scala 536:90] - node _T_3682 = or(_T_3681, any_done_wait_state) @[el2_lsu_bus_buffer.scala 536:118] - node _T_3683 = mux(_T_3682, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 536:75] - node _T_3684 = mux(_T_3677, UInt<3>("h00"), _T_3683) @[el2_lsu_bus_buffer.scala 536:31] - buf_nxtstate[0] <= _T_3684 @[el2_lsu_bus_buffer.scala 536:25] - node _T_3685 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 537:66] - node _T_3686 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 538:21] - node _T_3687 = bits(_T_3686, 0, 0) @[el2_lsu_bus_buffer.scala 538:21] - node _T_3688 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[el2_lsu_bus_buffer.scala 538:58] - node _T_3689 = and(_T_3687, _T_3688) @[el2_lsu_bus_buffer.scala 538:38] - node _T_3690 = or(_T_3685, _T_3689) @[el2_lsu_bus_buffer.scala 537:95] - node _T_3691 = and(bus_rsp_read, _T_3690) @[el2_lsu_bus_buffer.scala 537:45] - buf_state_bus_en[0] <= _T_3691 @[el2_lsu_bus_buffer.scala 537:29] - node _T_3692 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 539:49] - node _T_3693 = or(_T_3692, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 539:70] - buf_state_en[0] <= _T_3693 @[el2_lsu_bus_buffer.scala 539:25] + node _T_3677 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 502:60] + node _T_3678 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 502:86] + node _T_3679 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 502:101] + node _T_3680 = bits(_T_3679, 0, 0) @[el2_lsu_bus_buffer.scala 502:101] + node _T_3681 = or(_T_3678, _T_3680) @[el2_lsu_bus_buffer.scala 502:90] + node _T_3682 = or(_T_3681, any_done_wait_state) @[el2_lsu_bus_buffer.scala 502:118] + node _T_3683 = mux(_T_3682, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 502:75] + node _T_3684 = mux(_T_3677, UInt<3>("h00"), _T_3683) @[el2_lsu_bus_buffer.scala 502:31] + buf_nxtstate[0] <= _T_3684 @[el2_lsu_bus_buffer.scala 502:25] + node _T_3685 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 503:66] + node _T_3686 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 504:21] + node _T_3687 = bits(_T_3686, 0, 0) @[el2_lsu_bus_buffer.scala 504:21] + node _T_3688 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[el2_lsu_bus_buffer.scala 504:58] + node _T_3689 = and(_T_3687, _T_3688) @[el2_lsu_bus_buffer.scala 504:38] + node _T_3690 = or(_T_3685, _T_3689) @[el2_lsu_bus_buffer.scala 503:95] + node _T_3691 = and(bus_rsp_read, _T_3690) @[el2_lsu_bus_buffer.scala 503:45] + buf_state_bus_en[0] <= _T_3691 @[el2_lsu_bus_buffer.scala 503:29] + node _T_3692 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 505:49] + node _T_3693 = or(_T_3692, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:70] + buf_state_en[0] <= _T_3693 @[el2_lsu_bus_buffer.scala 505:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3694 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30] when _T_3694 : @[Conditional.scala 39:67] - node _T_3695 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 542:60] - node _T_3696 = mux(_T_3695, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 542:31] - buf_nxtstate[0] <= _T_3696 @[el2_lsu_bus_buffer.scala 542:25] - node _T_3697 = eq(RspPtr, UInt<2>("h00")) @[el2_lsu_bus_buffer.scala 543:37] - node _T_3698 = eq(buf_dualtag[0], RspPtr) @[el2_lsu_bus_buffer.scala 543:98] - node _T_3699 = and(buf_dual[0], _T_3698) @[el2_lsu_bus_buffer.scala 543:80] - node _T_3700 = or(_T_3697, _T_3699) @[el2_lsu_bus_buffer.scala 543:65] - node _T_3701 = or(_T_3700, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 543:112] - buf_state_en[0] <= _T_3701 @[el2_lsu_bus_buffer.scala 543:25] + node _T_3695 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] + node _T_3696 = mux(_T_3695, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 508:31] + buf_nxtstate[0] <= _T_3696 @[el2_lsu_bus_buffer.scala 508:25] + node _T_3697 = eq(RspPtr, UInt<2>("h00")) @[el2_lsu_bus_buffer.scala 509:37] + node _T_3698 = eq(buf_dualtag[0], RspPtr) @[el2_lsu_bus_buffer.scala 509:98] + node _T_3699 = and(buf_dual[0], _T_3698) @[el2_lsu_bus_buffer.scala 509:80] + node _T_3700 = or(_T_3697, _T_3699) @[el2_lsu_bus_buffer.scala 509:65] + node _T_3701 = or(_T_3700, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 509:112] + buf_state_en[0] <= _T_3701 @[el2_lsu_bus_buffer.scala 509:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3702 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30] when _T_3702 : @[Conditional.scala 39:67] - buf_nxtstate[0] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 546:25] - buf_rst[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:20] - buf_state_en[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 548:25] - buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 549:25] - buf_ldfwd_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 550:25] + buf_nxtstate[0] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 512:25] + buf_rst[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 513:20] + buf_state_en[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 514:25] + buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 515:25] + buf_ldfwd_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 516:25] skip @[Conditional.scala 39:67] - node _T_3703 = bits(buf_state_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 553:108] + node _T_3703 = bits(buf_state_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 519:108] reg _T_3704 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3703 : @[Reg.scala 28:19] _T_3704 <= buf_nxtstate[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[0] <= _T_3704 @[el2_lsu_bus_buffer.scala 553:18] - reg _T_3705 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:60] - _T_3705 <= buf_age_in_0 @[el2_lsu_bus_buffer.scala 554:60] - buf_ageQ[0] <= _T_3705 @[el2_lsu_bus_buffer.scala 554:17] - reg _T_3706 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 555:63] - _T_3706 <= buf_rspage_in[0] @[el2_lsu_bus_buffer.scala 555:63] - buf_rspageQ[0] <= _T_3706 @[el2_lsu_bus_buffer.scala 555:20] - node _T_3707 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 556:109] + buf_state[0] <= _T_3704 @[el2_lsu_bus_buffer.scala 519:18] + reg _T_3705 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 520:60] + _T_3705 <= buf_age_in_0 @[el2_lsu_bus_buffer.scala 520:60] + buf_ageQ[0] <= _T_3705 @[el2_lsu_bus_buffer.scala 520:17] + reg _T_3706 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 521:63] + _T_3706 <= buf_rspage_in[0] @[el2_lsu_bus_buffer.scala 521:63] + buf_rspageQ[0] <= _T_3706 @[el2_lsu_bus_buffer.scala 521:20] + node _T_3707 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 522:109] reg _T_3708 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3707 : @[Reg.scala 28:19] _T_3708 <= buf_dualtag_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[0] <= _T_3708 @[el2_lsu_bus_buffer.scala 556:20] - node _T_3709 = bits(buf_dual_in, 0, 0) @[el2_lsu_bus_buffer.scala 557:74] - node _T_3710 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 557:107] + buf_dualtag[0] <= _T_3708 @[el2_lsu_bus_buffer.scala 522:20] + node _T_3709 = bits(buf_dual_in, 0, 0) @[el2_lsu_bus_buffer.scala 523:74] + node _T_3710 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 523:107] reg _T_3711 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3710 : @[Reg.scala 28:19] _T_3711 <= _T_3709 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dual[0] <= _T_3711 @[el2_lsu_bus_buffer.scala 557:17] - node _T_3712 = bits(buf_samedw_in, 0, 0) @[el2_lsu_bus_buffer.scala 558:78] - node _T_3713 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 558:111] + buf_dual[0] <= _T_3711 @[el2_lsu_bus_buffer.scala 523:17] + node _T_3712 = bits(buf_samedw_in, 0, 0) @[el2_lsu_bus_buffer.scala 524:78] + node _T_3713 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 524:111] reg _T_3714 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3713 : @[Reg.scala 28:19] _T_3714 <= _T_3712 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[0] <= _T_3714 @[el2_lsu_bus_buffer.scala 558:19] - node _T_3715 = bits(buf_nomerge_in, 0, 0) @[el2_lsu_bus_buffer.scala 559:80] - node _T_3716 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 559:113] + buf_samedw[0] <= _T_3714 @[el2_lsu_bus_buffer.scala 524:19] + node _T_3715 = bits(buf_nomerge_in, 0, 0) @[el2_lsu_bus_buffer.scala 525:80] + node _T_3716 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 525:113] reg _T_3717 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3716 : @[Reg.scala 28:19] _T_3717 <= _T_3715 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[0] <= _T_3717 @[el2_lsu_bus_buffer.scala 559:20] - node _T_3718 = bits(buf_dualhi_in, 0, 0) @[el2_lsu_bus_buffer.scala 560:78] - node _T_3719 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 560:111] + buf_nomerge[0] <= _T_3717 @[el2_lsu_bus_buffer.scala 525:20] + node _T_3718 = bits(buf_dualhi_in, 0, 0) @[el2_lsu_bus_buffer.scala 526:78] + node _T_3719 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 526:111] reg _T_3720 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3719 : @[Reg.scala 28:19] _T_3720 <= _T_3718 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[0] <= _T_3720 @[el2_lsu_bus_buffer.scala 560:19] + buf_dualhi[0] <= _T_3720 @[el2_lsu_bus_buffer.scala 526:19] node _T_3721 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30] when _T_3721 : @[Conditional.scala 40:58] - node _T_3722 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 497:56] - node _T_3723 = mux(_T_3722, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 497:31] - buf_nxtstate[1] <= _T_3723 @[el2_lsu_bus_buffer.scala 497:25] - node _T_3724 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 498:45] - node _T_3725 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:77] - node _T_3726 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 498:97] - node _T_3727 = and(_T_3725, _T_3726) @[el2_lsu_bus_buffer.scala 498:95] - node _T_3728 = eq(UInt<1>("h01"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 498:117] - node _T_3729 = and(_T_3727, _T_3728) @[el2_lsu_bus_buffer.scala 498:112] - node _T_3730 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:144] - node _T_3731 = eq(UInt<1>("h01"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 498:166] - node _T_3732 = and(_T_3730, _T_3731) @[el2_lsu_bus_buffer.scala 498:161] - node _T_3733 = or(_T_3729, _T_3732) @[el2_lsu_bus_buffer.scala 498:132] - node _T_3734 = and(_T_3724, _T_3733) @[el2_lsu_bus_buffer.scala 498:63] - node _T_3735 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:206] - node _T_3736 = and(ibuf_drain_vld, _T_3735) @[el2_lsu_bus_buffer.scala 498:201] - node _T_3737 = or(_T_3734, _T_3736) @[el2_lsu_bus_buffer.scala 498:183] - buf_state_en[1] <= _T_3737 @[el2_lsu_bus_buffer.scala 498:25] - buf_wr_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 499:22] - buf_data_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 500:24] - node _T_3738 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 501:52] - node _T_3739 = and(ibuf_drain_vld, _T_3738) @[el2_lsu_bus_buffer.scala 501:47] - node _T_3740 = bits(_T_3739, 0, 0) @[el2_lsu_bus_buffer.scala 501:73] - node _T_3741 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 501:90] - node _T_3742 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 501:114] - node _T_3743 = mux(_T_3740, _T_3741, _T_3742) @[el2_lsu_bus_buffer.scala 501:30] - buf_data_in[1] <= _T_3743 @[el2_lsu_bus_buffer.scala 501:24] + node _T_3722 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 463:56] + node _T_3723 = mux(_T_3722, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 463:31] + buf_nxtstate[1] <= _T_3723 @[el2_lsu_bus_buffer.scala 463:25] + node _T_3724 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 464:45] + node _T_3725 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:77] + node _T_3726 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:97] + node _T_3727 = and(_T_3725, _T_3726) @[el2_lsu_bus_buffer.scala 464:95] + node _T_3728 = eq(UInt<1>("h01"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 464:117] + node _T_3729 = and(_T_3727, _T_3728) @[el2_lsu_bus_buffer.scala 464:112] + node _T_3730 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:144] + node _T_3731 = eq(UInt<1>("h01"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 464:166] + node _T_3732 = and(_T_3730, _T_3731) @[el2_lsu_bus_buffer.scala 464:161] + node _T_3733 = or(_T_3729, _T_3732) @[el2_lsu_bus_buffer.scala 464:132] + node _T_3734 = and(_T_3724, _T_3733) @[el2_lsu_bus_buffer.scala 464:63] + node _T_3735 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 464:206] + node _T_3736 = and(ibuf_drain_vld, _T_3735) @[el2_lsu_bus_buffer.scala 464:201] + node _T_3737 = or(_T_3734, _T_3736) @[el2_lsu_bus_buffer.scala 464:183] + buf_state_en[1] <= _T_3737 @[el2_lsu_bus_buffer.scala 464:25] + buf_wr_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 465:22] + buf_data_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 466:24] + node _T_3738 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 467:52] + node _T_3739 = and(ibuf_drain_vld, _T_3738) @[el2_lsu_bus_buffer.scala 467:47] + node _T_3740 = bits(_T_3739, 0, 0) @[el2_lsu_bus_buffer.scala 467:73] + node _T_3741 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 467:90] + node _T_3742 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 467:114] + node _T_3743 = mux(_T_3740, _T_3741, _T_3742) @[el2_lsu_bus_buffer.scala 467:30] + buf_data_in[1] <= _T_3743 @[el2_lsu_bus_buffer.scala 467:24] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_3744 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30] when _T_3744 : @[Conditional.scala 39:67] - node _T_3745 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60] - node _T_3746 = mux(_T_3745, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 504:31] - buf_nxtstate[1] <= _T_3746 @[el2_lsu_bus_buffer.scala 504:25] - node _T_3747 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:46] - buf_state_en[1] <= _T_3747 @[el2_lsu_bus_buffer.scala 505:25] + node _T_3745 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60] + node _T_3746 = mux(_T_3745, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 470:31] + buf_nxtstate[1] <= _T_3746 @[el2_lsu_bus_buffer.scala 470:25] + node _T_3747 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 471:46] + buf_state_en[1] <= _T_3747 @[el2_lsu_bus_buffer.scala 471:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3748 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30] when _T_3748 : @[Conditional.scala 39:67] - node _T_3749 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] - node _T_3750 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 508:89] - node _T_3751 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 508:124] - node _T_3752 = and(_T_3750, _T_3751) @[el2_lsu_bus_buffer.scala 508:104] - node _T_3753 = mux(_T_3752, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:75] - node _T_3754 = mux(_T_3749, UInt<3>("h00"), _T_3753) @[el2_lsu_bus_buffer.scala 508:31] - buf_nxtstate[1] <= _T_3754 @[el2_lsu_bus_buffer.scala 508:25] - node _T_3755 = eq(obuf_tag0, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 509:48] - node _T_3756 = eq(obuf_tag1, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 509:104] - node _T_3757 = and(obuf_merge, _T_3756) @[el2_lsu_bus_buffer.scala 509:91] - node _T_3758 = or(_T_3755, _T_3757) @[el2_lsu_bus_buffer.scala 509:77] - node _T_3759 = and(_T_3758, obuf_valid) @[el2_lsu_bus_buffer.scala 509:135] - node _T_3760 = and(_T_3759, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 509:148] - buf_cmd_state_bus_en[1] <= _T_3760 @[el2_lsu_bus_buffer.scala 509:33] - buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[el2_lsu_bus_buffer.scala 510:29] - node _T_3761 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 511:49] - node _T_3762 = or(_T_3761, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 511:70] - buf_state_en[1] <= _T_3762 @[el2_lsu_bus_buffer.scala 511:25] - buf_ldfwd_in[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 512:25] - node _T_3763 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 513:56] - node _T_3764 = eq(_T_3763, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:46] - node _T_3765 = and(buf_state_en[1], _T_3764) @[el2_lsu_bus_buffer.scala 513:44] - node _T_3766 = and(_T_3765, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:60] - node _T_3767 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:76] - node _T_3768 = and(_T_3766, _T_3767) @[el2_lsu_bus_buffer.scala 513:74] - buf_ldfwd_en[1] <= _T_3768 @[el2_lsu_bus_buffer.scala 513:25] - node _T_3769 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 514:46] - buf_ldfwdtag_in[1] <= _T_3769 @[el2_lsu_bus_buffer.scala 514:28] - node _T_3770 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:47] - node _T_3771 = and(_T_3770, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:67] - node _T_3772 = and(_T_3771, bus_rsp_read) @[el2_lsu_bus_buffer.scala 515:81] - buf_data_en[1] <= _T_3772 @[el2_lsu_bus_buffer.scala 515:24] - node _T_3773 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 516:48] - node _T_3774 = and(_T_3773, obuf_nosend) @[el2_lsu_bus_buffer.scala 516:68] - node _T_3775 = and(_T_3774, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 516:82] - buf_error_en[1] <= _T_3775 @[el2_lsu_bus_buffer.scala 516:25] - node _T_3776 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:61] - node _T_3777 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 517:85] - node _T_3778 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 517:103] - node _T_3779 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:126] - node _T_3780 = mux(_T_3777, _T_3778, _T_3779) @[el2_lsu_bus_buffer.scala 517:73] - node _T_3781 = mux(buf_error_en[1], _T_3776, _T_3780) @[el2_lsu_bus_buffer.scala 517:30] - buf_data_in[1] <= _T_3781 @[el2_lsu_bus_buffer.scala 517:24] + node _T_3749 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 474:60] + node _T_3750 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 474:89] + node _T_3751 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 474:124] + node _T_3752 = and(_T_3750, _T_3751) @[el2_lsu_bus_buffer.scala 474:104] + node _T_3753 = mux(_T_3752, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 474:75] + node _T_3754 = mux(_T_3749, UInt<3>("h00"), _T_3753) @[el2_lsu_bus_buffer.scala 474:31] + buf_nxtstate[1] <= _T_3754 @[el2_lsu_bus_buffer.scala 474:25] + node _T_3755 = eq(obuf_tag0, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 475:48] + node _T_3756 = eq(obuf_tag1, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 475:104] + node _T_3757 = and(obuf_merge, _T_3756) @[el2_lsu_bus_buffer.scala 475:91] + node _T_3758 = or(_T_3755, _T_3757) @[el2_lsu_bus_buffer.scala 475:77] + node _T_3759 = and(_T_3758, obuf_valid) @[el2_lsu_bus_buffer.scala 475:135] + node _T_3760 = and(_T_3759, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 475:148] + buf_cmd_state_bus_en[1] <= _T_3760 @[el2_lsu_bus_buffer.scala 475:33] + buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[el2_lsu_bus_buffer.scala 476:29] + node _T_3761 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:49] + node _T_3762 = or(_T_3761, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 477:70] + buf_state_en[1] <= _T_3762 @[el2_lsu_bus_buffer.scala 477:25] + buf_ldfwd_in[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 478:25] + node _T_3763 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 479:56] + node _T_3764 = eq(_T_3763, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:46] + node _T_3765 = and(buf_state_en[1], _T_3764) @[el2_lsu_bus_buffer.scala 479:44] + node _T_3766 = and(_T_3765, obuf_nosend) @[el2_lsu_bus_buffer.scala 479:60] + node _T_3767 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:76] + node _T_3768 = and(_T_3766, _T_3767) @[el2_lsu_bus_buffer.scala 479:74] + buf_ldfwd_en[1] <= _T_3768 @[el2_lsu_bus_buffer.scala 479:25] + node _T_3769 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 480:46] + buf_ldfwdtag_in[1] <= _T_3769 @[el2_lsu_bus_buffer.scala 480:28] + node _T_3770 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 481:47] + node _T_3771 = and(_T_3770, obuf_nosend) @[el2_lsu_bus_buffer.scala 481:67] + node _T_3772 = and(_T_3771, bus_rsp_read) @[el2_lsu_bus_buffer.scala 481:81] + buf_data_en[1] <= _T_3772 @[el2_lsu_bus_buffer.scala 481:24] + node _T_3773 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 482:48] + node _T_3774 = and(_T_3773, obuf_nosend) @[el2_lsu_bus_buffer.scala 482:68] + node _T_3775 = and(_T_3774, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 482:82] + buf_error_en[1] <= _T_3775 @[el2_lsu_bus_buffer.scala 482:25] + node _T_3776 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:61] + node _T_3777 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 483:85] + node _T_3778 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 483:103] + node _T_3779 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:126] + node _T_3780 = mux(_T_3777, _T_3778, _T_3779) @[el2_lsu_bus_buffer.scala 483:73] + node _T_3781 = mux(buf_error_en[1], _T_3776, _T_3780) @[el2_lsu_bus_buffer.scala 483:30] + buf_data_in[1] <= _T_3781 @[el2_lsu_bus_buffer.scala 483:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3782 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30] when _T_3782 : @[Conditional.scala 39:67] - node _T_3783 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 520:67] - node _T_3784 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 520:94] - node _T_3785 = eq(_T_3784, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:73] - node _T_3786 = and(_T_3783, _T_3785) @[el2_lsu_bus_buffer.scala 520:71] - node _T_3787 = or(io.dec_tlu_force_halt, _T_3786) @[el2_lsu_bus_buffer.scala 520:55] - node _T_3788 = bits(_T_3787, 0, 0) @[el2_lsu_bus_buffer.scala 520:125] - node _T_3789 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:30] - node _T_3790 = and(buf_dual[1], _T_3789) @[el2_lsu_bus_buffer.scala 521:28] - node _T_3791 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 521:57] - node _T_3792 = eq(_T_3791, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:47] - node _T_3793 = and(_T_3790, _T_3792) @[el2_lsu_bus_buffer.scala 521:45] - node _T_3794 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:90] - node _T_3795 = and(_T_3793, _T_3794) @[el2_lsu_bus_buffer.scala 521:61] - node _T_3796 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 522:27] - node _T_3797 = or(_T_3796, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:31] - node _T_3798 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:70] - node _T_3799 = and(buf_dual[1], _T_3798) @[el2_lsu_bus_buffer.scala 522:68] - node _T_3800 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 522:97] - node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:87] - node _T_3802 = and(_T_3799, _T_3801) @[el2_lsu_bus_buffer.scala 522:85] - node _T_3803 = eq(buf_dualtag[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3804 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3805 = eq(buf_dualtag[1], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3806 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3807 = eq(buf_dualtag[1], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3808 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3809 = eq(buf_dualtag[1], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3810 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_3783 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 486:67] + node _T_3784 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 486:94] + node _T_3785 = eq(_T_3784, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 486:73] + node _T_3786 = and(_T_3783, _T_3785) @[el2_lsu_bus_buffer.scala 486:71] + node _T_3787 = or(io.dec_tlu_force_halt, _T_3786) @[el2_lsu_bus_buffer.scala 486:55] + node _T_3788 = bits(_T_3787, 0, 0) @[el2_lsu_bus_buffer.scala 486:125] + node _T_3789 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:30] + node _T_3790 = and(buf_dual[1], _T_3789) @[el2_lsu_bus_buffer.scala 487:28] + node _T_3791 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 487:57] + node _T_3792 = eq(_T_3791, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:47] + node _T_3793 = and(_T_3790, _T_3792) @[el2_lsu_bus_buffer.scala 487:45] + node _T_3794 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 487:90] + node _T_3795 = and(_T_3793, _T_3794) @[el2_lsu_bus_buffer.scala 487:61] + node _T_3796 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 488:27] + node _T_3797 = or(_T_3796, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:31] + node _T_3798 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:70] + node _T_3799 = and(buf_dual[1], _T_3798) @[el2_lsu_bus_buffer.scala 488:68] + node _T_3800 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 488:97] + node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:87] + node _T_3802 = and(_T_3799, _T_3801) @[el2_lsu_bus_buffer.scala 488:85] + node _T_3803 = eq(buf_dualtag[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3804 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3805 = eq(buf_dualtag[1], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3806 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3807 = eq(buf_dualtag[1], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3808 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3809 = eq(buf_dualtag[1], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3810 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_3811 = mux(_T_3803, _T_3804, UInt<1>("h00")) @[Mux.scala 27:72] node _T_3812 = mux(_T_3805, _T_3806, UInt<1>("h00")) @[Mux.scala 27:72] node _T_3813 = mux(_T_3807, _T_3808, UInt<1>("h00")) @[Mux.scala 27:72] @@ -12896,273 +12896,273 @@ circuit el2_lsu : node _T_3817 = or(_T_3816, _T_3814) @[Mux.scala 27:72] wire _T_3818 : UInt<1> @[Mux.scala 27:72] _T_3818 <= _T_3817 @[Mux.scala 27:72] - node _T_3819 = and(_T_3802, _T_3818) @[el2_lsu_bus_buffer.scala 522:101] - node _T_3820 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 522:167] - node _T_3821 = and(_T_3819, _T_3820) @[el2_lsu_bus_buffer.scala 522:138] - node _T_3822 = and(_T_3821, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:187] - node _T_3823 = or(_T_3797, _T_3822) @[el2_lsu_bus_buffer.scala 522:53] - node _T_3824 = mux(_T_3823, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 522:16] - node _T_3825 = mux(_T_3795, UInt<3>("h04"), _T_3824) @[el2_lsu_bus_buffer.scala 521:14] - node _T_3826 = mux(_T_3788, UInt<3>("h00"), _T_3825) @[el2_lsu_bus_buffer.scala 520:31] - buf_nxtstate[1] <= _T_3826 @[el2_lsu_bus_buffer.scala 520:25] - node _T_3827 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 523:73] - node _T_3828 = and(bus_rsp_write, _T_3827) @[el2_lsu_bus_buffer.scala 523:52] - node _T_3829 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 524:46] - node _T_3830 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 525:23] - node _T_3831 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 525:47] - node _T_3832 = and(_T_3830, _T_3831) @[el2_lsu_bus_buffer.scala 525:27] - node _T_3833 = or(_T_3829, _T_3832) @[el2_lsu_bus_buffer.scala 524:77] - node _T_3834 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 526:26] - node _T_3835 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 526:54] - node _T_3836 = not(_T_3835) @[el2_lsu_bus_buffer.scala 526:44] - node _T_3837 = and(_T_3834, _T_3836) @[el2_lsu_bus_buffer.scala 526:42] - node _T_3838 = and(_T_3837, buf_samedw[1]) @[el2_lsu_bus_buffer.scala 526:58] - node _T_3839 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 526:94] - node _T_3840 = and(_T_3838, _T_3839) @[el2_lsu_bus_buffer.scala 526:74] - node _T_3841 = or(_T_3833, _T_3840) @[el2_lsu_bus_buffer.scala 525:71] - node _T_3842 = and(bus_rsp_read, _T_3841) @[el2_lsu_bus_buffer.scala 524:25] - node _T_3843 = or(_T_3828, _T_3842) @[el2_lsu_bus_buffer.scala 523:105] - buf_resp_state_bus_en[1] <= _T_3843 @[el2_lsu_bus_buffer.scala 523:34] - buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[el2_lsu_bus_buffer.scala 527:29] - node _T_3844 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:49] - node _T_3845 = or(_T_3844, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 528:70] - buf_state_en[1] <= _T_3845 @[el2_lsu_bus_buffer.scala 528:25] - node _T_3846 = and(buf_state_bus_en[1], bus_rsp_read) @[el2_lsu_bus_buffer.scala 529:47] - node _T_3847 = and(_T_3846, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:62] - buf_data_en[1] <= _T_3847 @[el2_lsu_bus_buffer.scala 529:24] - node _T_3848 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 530:48] - node _T_3849 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 530:111] - node _T_3850 = and(bus_rsp_read_error, _T_3849) @[el2_lsu_bus_buffer.scala 530:91] - node _T_3851 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 531:42] - node _T_3852 = and(bus_rsp_read_error, _T_3851) @[el2_lsu_bus_buffer.scala 531:31] - node _T_3853 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 531:66] - node _T_3854 = and(_T_3852, _T_3853) @[el2_lsu_bus_buffer.scala 531:46] - node _T_3855 = or(_T_3850, _T_3854) @[el2_lsu_bus_buffer.scala 530:143] - node _T_3856 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 532:32] - node _T_3857 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 532:74] - node _T_3858 = and(_T_3856, _T_3857) @[el2_lsu_bus_buffer.scala 532:53] - node _T_3859 = or(_T_3855, _T_3858) @[el2_lsu_bus_buffer.scala 531:88] - node _T_3860 = and(_T_3848, _T_3859) @[el2_lsu_bus_buffer.scala 530:68] - buf_error_en[1] <= _T_3860 @[el2_lsu_bus_buffer.scala 530:25] - node _T_3861 = eq(buf_error_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 533:50] - node _T_3862 = and(buf_state_en[1], _T_3861) @[el2_lsu_bus_buffer.scala 533:48] - node _T_3863 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 533:84] - node _T_3864 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 533:102] - node _T_3865 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:125] - node _T_3866 = mux(_T_3863, _T_3864, _T_3865) @[el2_lsu_bus_buffer.scala 533:72] - node _T_3867 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:148] - node _T_3868 = mux(_T_3862, _T_3866, _T_3867) @[el2_lsu_bus_buffer.scala 533:30] - buf_data_in[1] <= _T_3868 @[el2_lsu_bus_buffer.scala 533:24] + node _T_3819 = and(_T_3802, _T_3818) @[el2_lsu_bus_buffer.scala 488:101] + node _T_3820 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 488:167] + node _T_3821 = and(_T_3819, _T_3820) @[el2_lsu_bus_buffer.scala 488:138] + node _T_3822 = and(_T_3821, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:187] + node _T_3823 = or(_T_3797, _T_3822) @[el2_lsu_bus_buffer.scala 488:53] + node _T_3824 = mux(_T_3823, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 488:16] + node _T_3825 = mux(_T_3795, UInt<3>("h04"), _T_3824) @[el2_lsu_bus_buffer.scala 487:14] + node _T_3826 = mux(_T_3788, UInt<3>("h00"), _T_3825) @[el2_lsu_bus_buffer.scala 486:31] + buf_nxtstate[1] <= _T_3826 @[el2_lsu_bus_buffer.scala 486:25] + node _T_3827 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 489:73] + node _T_3828 = and(bus_rsp_write, _T_3827) @[el2_lsu_bus_buffer.scala 489:52] + node _T_3829 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 490:46] + node _T_3830 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 491:23] + node _T_3831 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 491:47] + node _T_3832 = and(_T_3830, _T_3831) @[el2_lsu_bus_buffer.scala 491:27] + node _T_3833 = or(_T_3829, _T_3832) @[el2_lsu_bus_buffer.scala 490:77] + node _T_3834 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 492:26] + node _T_3835 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 492:54] + node _T_3836 = not(_T_3835) @[el2_lsu_bus_buffer.scala 492:44] + node _T_3837 = and(_T_3834, _T_3836) @[el2_lsu_bus_buffer.scala 492:42] + node _T_3838 = and(_T_3837, buf_samedw[1]) @[el2_lsu_bus_buffer.scala 492:58] + node _T_3839 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 492:94] + node _T_3840 = and(_T_3838, _T_3839) @[el2_lsu_bus_buffer.scala 492:74] + node _T_3841 = or(_T_3833, _T_3840) @[el2_lsu_bus_buffer.scala 491:71] + node _T_3842 = and(bus_rsp_read, _T_3841) @[el2_lsu_bus_buffer.scala 490:25] + node _T_3843 = or(_T_3828, _T_3842) @[el2_lsu_bus_buffer.scala 489:105] + buf_resp_state_bus_en[1] <= _T_3843 @[el2_lsu_bus_buffer.scala 489:34] + buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[el2_lsu_bus_buffer.scala 493:29] + node _T_3844 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 494:49] + node _T_3845 = or(_T_3844, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 494:70] + buf_state_en[1] <= _T_3845 @[el2_lsu_bus_buffer.scala 494:25] + node _T_3846 = and(buf_state_bus_en[1], bus_rsp_read) @[el2_lsu_bus_buffer.scala 495:47] + node _T_3847 = and(_T_3846, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 495:62] + buf_data_en[1] <= _T_3847 @[el2_lsu_bus_buffer.scala 495:24] + node _T_3848 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 496:48] + node _T_3849 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 496:111] + node _T_3850 = and(bus_rsp_read_error, _T_3849) @[el2_lsu_bus_buffer.scala 496:91] + node _T_3851 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 497:42] + node _T_3852 = and(bus_rsp_read_error, _T_3851) @[el2_lsu_bus_buffer.scala 497:31] + node _T_3853 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 497:66] + node _T_3854 = and(_T_3852, _T_3853) @[el2_lsu_bus_buffer.scala 497:46] + node _T_3855 = or(_T_3850, _T_3854) @[el2_lsu_bus_buffer.scala 496:143] + node _T_3856 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 498:32] + node _T_3857 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 498:74] + node _T_3858 = and(_T_3856, _T_3857) @[el2_lsu_bus_buffer.scala 498:53] + node _T_3859 = or(_T_3855, _T_3858) @[el2_lsu_bus_buffer.scala 497:88] + node _T_3860 = and(_T_3848, _T_3859) @[el2_lsu_bus_buffer.scala 496:68] + buf_error_en[1] <= _T_3860 @[el2_lsu_bus_buffer.scala 496:25] + node _T_3861 = eq(buf_error_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 499:50] + node _T_3862 = and(buf_state_en[1], _T_3861) @[el2_lsu_bus_buffer.scala 499:48] + node _T_3863 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 499:84] + node _T_3864 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 499:102] + node _T_3865 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:125] + node _T_3866 = mux(_T_3863, _T_3864, _T_3865) @[el2_lsu_bus_buffer.scala 499:72] + node _T_3867 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:148] + node _T_3868 = mux(_T_3862, _T_3866, _T_3867) @[el2_lsu_bus_buffer.scala 499:30] + buf_data_in[1] <= _T_3868 @[el2_lsu_bus_buffer.scala 499:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3869 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30] when _T_3869 : @[Conditional.scala 39:67] - node _T_3870 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 536:60] - node _T_3871 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 536:86] - node _T_3872 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 536:101] - node _T_3873 = bits(_T_3872, 0, 0) @[el2_lsu_bus_buffer.scala 536:101] - node _T_3874 = or(_T_3871, _T_3873) @[el2_lsu_bus_buffer.scala 536:90] - node _T_3875 = or(_T_3874, any_done_wait_state) @[el2_lsu_bus_buffer.scala 536:118] - node _T_3876 = mux(_T_3875, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 536:75] - node _T_3877 = mux(_T_3870, UInt<3>("h00"), _T_3876) @[el2_lsu_bus_buffer.scala 536:31] - buf_nxtstate[1] <= _T_3877 @[el2_lsu_bus_buffer.scala 536:25] - node _T_3878 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 537:66] - node _T_3879 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 538:21] - node _T_3880 = bits(_T_3879, 0, 0) @[el2_lsu_bus_buffer.scala 538:21] - node _T_3881 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[el2_lsu_bus_buffer.scala 538:58] - node _T_3882 = and(_T_3880, _T_3881) @[el2_lsu_bus_buffer.scala 538:38] - node _T_3883 = or(_T_3878, _T_3882) @[el2_lsu_bus_buffer.scala 537:95] - node _T_3884 = and(bus_rsp_read, _T_3883) @[el2_lsu_bus_buffer.scala 537:45] - buf_state_bus_en[1] <= _T_3884 @[el2_lsu_bus_buffer.scala 537:29] - node _T_3885 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 539:49] - node _T_3886 = or(_T_3885, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 539:70] - buf_state_en[1] <= _T_3886 @[el2_lsu_bus_buffer.scala 539:25] + node _T_3870 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 502:60] + node _T_3871 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 502:86] + node _T_3872 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 502:101] + node _T_3873 = bits(_T_3872, 0, 0) @[el2_lsu_bus_buffer.scala 502:101] + node _T_3874 = or(_T_3871, _T_3873) @[el2_lsu_bus_buffer.scala 502:90] + node _T_3875 = or(_T_3874, any_done_wait_state) @[el2_lsu_bus_buffer.scala 502:118] + node _T_3876 = mux(_T_3875, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 502:75] + node _T_3877 = mux(_T_3870, UInt<3>("h00"), _T_3876) @[el2_lsu_bus_buffer.scala 502:31] + buf_nxtstate[1] <= _T_3877 @[el2_lsu_bus_buffer.scala 502:25] + node _T_3878 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 503:66] + node _T_3879 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 504:21] + node _T_3880 = bits(_T_3879, 0, 0) @[el2_lsu_bus_buffer.scala 504:21] + node _T_3881 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[el2_lsu_bus_buffer.scala 504:58] + node _T_3882 = and(_T_3880, _T_3881) @[el2_lsu_bus_buffer.scala 504:38] + node _T_3883 = or(_T_3878, _T_3882) @[el2_lsu_bus_buffer.scala 503:95] + node _T_3884 = and(bus_rsp_read, _T_3883) @[el2_lsu_bus_buffer.scala 503:45] + buf_state_bus_en[1] <= _T_3884 @[el2_lsu_bus_buffer.scala 503:29] + node _T_3885 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 505:49] + node _T_3886 = or(_T_3885, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:70] + buf_state_en[1] <= _T_3886 @[el2_lsu_bus_buffer.scala 505:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3887 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30] when _T_3887 : @[Conditional.scala 39:67] - node _T_3888 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 542:60] - node _T_3889 = mux(_T_3888, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 542:31] - buf_nxtstate[1] <= _T_3889 @[el2_lsu_bus_buffer.scala 542:25] - node _T_3890 = eq(RspPtr, UInt<2>("h01")) @[el2_lsu_bus_buffer.scala 543:37] - node _T_3891 = eq(buf_dualtag[1], RspPtr) @[el2_lsu_bus_buffer.scala 543:98] - node _T_3892 = and(buf_dual[1], _T_3891) @[el2_lsu_bus_buffer.scala 543:80] - node _T_3893 = or(_T_3890, _T_3892) @[el2_lsu_bus_buffer.scala 543:65] - node _T_3894 = or(_T_3893, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 543:112] - buf_state_en[1] <= _T_3894 @[el2_lsu_bus_buffer.scala 543:25] + node _T_3888 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] + node _T_3889 = mux(_T_3888, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 508:31] + buf_nxtstate[1] <= _T_3889 @[el2_lsu_bus_buffer.scala 508:25] + node _T_3890 = eq(RspPtr, UInt<2>("h01")) @[el2_lsu_bus_buffer.scala 509:37] + node _T_3891 = eq(buf_dualtag[1], RspPtr) @[el2_lsu_bus_buffer.scala 509:98] + node _T_3892 = and(buf_dual[1], _T_3891) @[el2_lsu_bus_buffer.scala 509:80] + node _T_3893 = or(_T_3890, _T_3892) @[el2_lsu_bus_buffer.scala 509:65] + node _T_3894 = or(_T_3893, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 509:112] + buf_state_en[1] <= _T_3894 @[el2_lsu_bus_buffer.scala 509:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3895 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30] when _T_3895 : @[Conditional.scala 39:67] - buf_nxtstate[1] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 546:25] - buf_rst[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:20] - buf_state_en[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 548:25] - buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 549:25] - buf_ldfwd_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 550:25] + buf_nxtstate[1] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 512:25] + buf_rst[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 513:20] + buf_state_en[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 514:25] + buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 515:25] + buf_ldfwd_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 516:25] skip @[Conditional.scala 39:67] - node _T_3896 = bits(buf_state_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 553:108] + node _T_3896 = bits(buf_state_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 519:108] reg _T_3897 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3896 : @[Reg.scala 28:19] _T_3897 <= buf_nxtstate[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[1] <= _T_3897 @[el2_lsu_bus_buffer.scala 553:18] - reg _T_3898 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:60] - _T_3898 <= buf_age_in_1 @[el2_lsu_bus_buffer.scala 554:60] - buf_ageQ[1] <= _T_3898 @[el2_lsu_bus_buffer.scala 554:17] - reg _T_3899 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 555:63] - _T_3899 <= buf_rspage_in[1] @[el2_lsu_bus_buffer.scala 555:63] - buf_rspageQ[1] <= _T_3899 @[el2_lsu_bus_buffer.scala 555:20] - node _T_3900 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 556:109] + buf_state[1] <= _T_3897 @[el2_lsu_bus_buffer.scala 519:18] + reg _T_3898 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 520:60] + _T_3898 <= buf_age_in_1 @[el2_lsu_bus_buffer.scala 520:60] + buf_ageQ[1] <= _T_3898 @[el2_lsu_bus_buffer.scala 520:17] + reg _T_3899 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 521:63] + _T_3899 <= buf_rspage_in[1] @[el2_lsu_bus_buffer.scala 521:63] + buf_rspageQ[1] <= _T_3899 @[el2_lsu_bus_buffer.scala 521:20] + node _T_3900 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 522:109] reg _T_3901 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3900 : @[Reg.scala 28:19] _T_3901 <= buf_dualtag_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[1] <= _T_3901 @[el2_lsu_bus_buffer.scala 556:20] - node _T_3902 = bits(buf_dual_in, 1, 1) @[el2_lsu_bus_buffer.scala 557:74] - node _T_3903 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 557:107] + buf_dualtag[1] <= _T_3901 @[el2_lsu_bus_buffer.scala 522:20] + node _T_3902 = bits(buf_dual_in, 1, 1) @[el2_lsu_bus_buffer.scala 523:74] + node _T_3903 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 523:107] reg _T_3904 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3903 : @[Reg.scala 28:19] _T_3904 <= _T_3902 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dual[1] <= _T_3904 @[el2_lsu_bus_buffer.scala 557:17] - node _T_3905 = bits(buf_samedw_in, 1, 1) @[el2_lsu_bus_buffer.scala 558:78] - node _T_3906 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 558:111] + buf_dual[1] <= _T_3904 @[el2_lsu_bus_buffer.scala 523:17] + node _T_3905 = bits(buf_samedw_in, 1, 1) @[el2_lsu_bus_buffer.scala 524:78] + node _T_3906 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 524:111] reg _T_3907 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3906 : @[Reg.scala 28:19] _T_3907 <= _T_3905 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[1] <= _T_3907 @[el2_lsu_bus_buffer.scala 558:19] - node _T_3908 = bits(buf_nomerge_in, 1, 1) @[el2_lsu_bus_buffer.scala 559:80] - node _T_3909 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 559:113] + buf_samedw[1] <= _T_3907 @[el2_lsu_bus_buffer.scala 524:19] + node _T_3908 = bits(buf_nomerge_in, 1, 1) @[el2_lsu_bus_buffer.scala 525:80] + node _T_3909 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 525:113] reg _T_3910 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3909 : @[Reg.scala 28:19] _T_3910 <= _T_3908 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[1] <= _T_3910 @[el2_lsu_bus_buffer.scala 559:20] - node _T_3911 = bits(buf_dualhi_in, 1, 1) @[el2_lsu_bus_buffer.scala 560:78] - node _T_3912 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 560:111] + buf_nomerge[1] <= _T_3910 @[el2_lsu_bus_buffer.scala 525:20] + node _T_3911 = bits(buf_dualhi_in, 1, 1) @[el2_lsu_bus_buffer.scala 526:78] + node _T_3912 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 526:111] reg _T_3913 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3912 : @[Reg.scala 28:19] _T_3913 <= _T_3911 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[1] <= _T_3913 @[el2_lsu_bus_buffer.scala 560:19] + buf_dualhi[1] <= _T_3913 @[el2_lsu_bus_buffer.scala 526:19] node _T_3914 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30] when _T_3914 : @[Conditional.scala 40:58] - node _T_3915 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 497:56] - node _T_3916 = mux(_T_3915, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 497:31] - buf_nxtstate[2] <= _T_3916 @[el2_lsu_bus_buffer.scala 497:25] - node _T_3917 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 498:45] - node _T_3918 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:77] - node _T_3919 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 498:97] - node _T_3920 = and(_T_3918, _T_3919) @[el2_lsu_bus_buffer.scala 498:95] - node _T_3921 = eq(UInt<2>("h02"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 498:117] - node _T_3922 = and(_T_3920, _T_3921) @[el2_lsu_bus_buffer.scala 498:112] - node _T_3923 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:144] - node _T_3924 = eq(UInt<2>("h02"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 498:166] - node _T_3925 = and(_T_3923, _T_3924) @[el2_lsu_bus_buffer.scala 498:161] - node _T_3926 = or(_T_3922, _T_3925) @[el2_lsu_bus_buffer.scala 498:132] - node _T_3927 = and(_T_3917, _T_3926) @[el2_lsu_bus_buffer.scala 498:63] - node _T_3928 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:206] - node _T_3929 = and(ibuf_drain_vld, _T_3928) @[el2_lsu_bus_buffer.scala 498:201] - node _T_3930 = or(_T_3927, _T_3929) @[el2_lsu_bus_buffer.scala 498:183] - buf_state_en[2] <= _T_3930 @[el2_lsu_bus_buffer.scala 498:25] - buf_wr_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 499:22] - buf_data_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 500:24] - node _T_3931 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 501:52] - node _T_3932 = and(ibuf_drain_vld, _T_3931) @[el2_lsu_bus_buffer.scala 501:47] - node _T_3933 = bits(_T_3932, 0, 0) @[el2_lsu_bus_buffer.scala 501:73] - node _T_3934 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 501:90] - node _T_3935 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 501:114] - node _T_3936 = mux(_T_3933, _T_3934, _T_3935) @[el2_lsu_bus_buffer.scala 501:30] - buf_data_in[2] <= _T_3936 @[el2_lsu_bus_buffer.scala 501:24] + node _T_3915 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 463:56] + node _T_3916 = mux(_T_3915, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 463:31] + buf_nxtstate[2] <= _T_3916 @[el2_lsu_bus_buffer.scala 463:25] + node _T_3917 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 464:45] + node _T_3918 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:77] + node _T_3919 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:97] + node _T_3920 = and(_T_3918, _T_3919) @[el2_lsu_bus_buffer.scala 464:95] + node _T_3921 = eq(UInt<2>("h02"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 464:117] + node _T_3922 = and(_T_3920, _T_3921) @[el2_lsu_bus_buffer.scala 464:112] + node _T_3923 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:144] + node _T_3924 = eq(UInt<2>("h02"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 464:166] + node _T_3925 = and(_T_3923, _T_3924) @[el2_lsu_bus_buffer.scala 464:161] + node _T_3926 = or(_T_3922, _T_3925) @[el2_lsu_bus_buffer.scala 464:132] + node _T_3927 = and(_T_3917, _T_3926) @[el2_lsu_bus_buffer.scala 464:63] + node _T_3928 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 464:206] + node _T_3929 = and(ibuf_drain_vld, _T_3928) @[el2_lsu_bus_buffer.scala 464:201] + node _T_3930 = or(_T_3927, _T_3929) @[el2_lsu_bus_buffer.scala 464:183] + buf_state_en[2] <= _T_3930 @[el2_lsu_bus_buffer.scala 464:25] + buf_wr_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 465:22] + buf_data_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 466:24] + node _T_3931 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 467:52] + node _T_3932 = and(ibuf_drain_vld, _T_3931) @[el2_lsu_bus_buffer.scala 467:47] + node _T_3933 = bits(_T_3932, 0, 0) @[el2_lsu_bus_buffer.scala 467:73] + node _T_3934 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 467:90] + node _T_3935 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 467:114] + node _T_3936 = mux(_T_3933, _T_3934, _T_3935) @[el2_lsu_bus_buffer.scala 467:30] + buf_data_in[2] <= _T_3936 @[el2_lsu_bus_buffer.scala 467:24] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_3937 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30] when _T_3937 : @[Conditional.scala 39:67] - node _T_3938 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60] - node _T_3939 = mux(_T_3938, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 504:31] - buf_nxtstate[2] <= _T_3939 @[el2_lsu_bus_buffer.scala 504:25] - node _T_3940 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:46] - buf_state_en[2] <= _T_3940 @[el2_lsu_bus_buffer.scala 505:25] + node _T_3938 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60] + node _T_3939 = mux(_T_3938, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 470:31] + buf_nxtstate[2] <= _T_3939 @[el2_lsu_bus_buffer.scala 470:25] + node _T_3940 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 471:46] + buf_state_en[2] <= _T_3940 @[el2_lsu_bus_buffer.scala 471:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3941 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30] when _T_3941 : @[Conditional.scala 39:67] - node _T_3942 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] - node _T_3943 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 508:89] - node _T_3944 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 508:124] - node _T_3945 = and(_T_3943, _T_3944) @[el2_lsu_bus_buffer.scala 508:104] - node _T_3946 = mux(_T_3945, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:75] - node _T_3947 = mux(_T_3942, UInt<3>("h00"), _T_3946) @[el2_lsu_bus_buffer.scala 508:31] - buf_nxtstate[2] <= _T_3947 @[el2_lsu_bus_buffer.scala 508:25] - node _T_3948 = eq(obuf_tag0, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 509:48] - node _T_3949 = eq(obuf_tag1, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 509:104] - node _T_3950 = and(obuf_merge, _T_3949) @[el2_lsu_bus_buffer.scala 509:91] - node _T_3951 = or(_T_3948, _T_3950) @[el2_lsu_bus_buffer.scala 509:77] - node _T_3952 = and(_T_3951, obuf_valid) @[el2_lsu_bus_buffer.scala 509:135] - node _T_3953 = and(_T_3952, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 509:148] - buf_cmd_state_bus_en[2] <= _T_3953 @[el2_lsu_bus_buffer.scala 509:33] - buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[el2_lsu_bus_buffer.scala 510:29] - node _T_3954 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 511:49] - node _T_3955 = or(_T_3954, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 511:70] - buf_state_en[2] <= _T_3955 @[el2_lsu_bus_buffer.scala 511:25] - buf_ldfwd_in[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 512:25] - node _T_3956 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 513:56] - node _T_3957 = eq(_T_3956, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:46] - node _T_3958 = and(buf_state_en[2], _T_3957) @[el2_lsu_bus_buffer.scala 513:44] - node _T_3959 = and(_T_3958, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:60] - node _T_3960 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:76] - node _T_3961 = and(_T_3959, _T_3960) @[el2_lsu_bus_buffer.scala 513:74] - buf_ldfwd_en[2] <= _T_3961 @[el2_lsu_bus_buffer.scala 513:25] - node _T_3962 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 514:46] - buf_ldfwdtag_in[2] <= _T_3962 @[el2_lsu_bus_buffer.scala 514:28] - node _T_3963 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:47] - node _T_3964 = and(_T_3963, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:67] - node _T_3965 = and(_T_3964, bus_rsp_read) @[el2_lsu_bus_buffer.scala 515:81] - buf_data_en[2] <= _T_3965 @[el2_lsu_bus_buffer.scala 515:24] - node _T_3966 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 516:48] - node _T_3967 = and(_T_3966, obuf_nosend) @[el2_lsu_bus_buffer.scala 516:68] - node _T_3968 = and(_T_3967, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 516:82] - buf_error_en[2] <= _T_3968 @[el2_lsu_bus_buffer.scala 516:25] - node _T_3969 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:61] - node _T_3970 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 517:85] - node _T_3971 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 517:103] - node _T_3972 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:126] - node _T_3973 = mux(_T_3970, _T_3971, _T_3972) @[el2_lsu_bus_buffer.scala 517:73] - node _T_3974 = mux(buf_error_en[2], _T_3969, _T_3973) @[el2_lsu_bus_buffer.scala 517:30] - buf_data_in[2] <= _T_3974 @[el2_lsu_bus_buffer.scala 517:24] + node _T_3942 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 474:60] + node _T_3943 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 474:89] + node _T_3944 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 474:124] + node _T_3945 = and(_T_3943, _T_3944) @[el2_lsu_bus_buffer.scala 474:104] + node _T_3946 = mux(_T_3945, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 474:75] + node _T_3947 = mux(_T_3942, UInt<3>("h00"), _T_3946) @[el2_lsu_bus_buffer.scala 474:31] + buf_nxtstate[2] <= _T_3947 @[el2_lsu_bus_buffer.scala 474:25] + node _T_3948 = eq(obuf_tag0, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 475:48] + node _T_3949 = eq(obuf_tag1, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 475:104] + node _T_3950 = and(obuf_merge, _T_3949) @[el2_lsu_bus_buffer.scala 475:91] + node _T_3951 = or(_T_3948, _T_3950) @[el2_lsu_bus_buffer.scala 475:77] + node _T_3952 = and(_T_3951, obuf_valid) @[el2_lsu_bus_buffer.scala 475:135] + node _T_3953 = and(_T_3952, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 475:148] + buf_cmd_state_bus_en[2] <= _T_3953 @[el2_lsu_bus_buffer.scala 475:33] + buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[el2_lsu_bus_buffer.scala 476:29] + node _T_3954 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:49] + node _T_3955 = or(_T_3954, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 477:70] + buf_state_en[2] <= _T_3955 @[el2_lsu_bus_buffer.scala 477:25] + buf_ldfwd_in[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 478:25] + node _T_3956 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 479:56] + node _T_3957 = eq(_T_3956, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:46] + node _T_3958 = and(buf_state_en[2], _T_3957) @[el2_lsu_bus_buffer.scala 479:44] + node _T_3959 = and(_T_3958, obuf_nosend) @[el2_lsu_bus_buffer.scala 479:60] + node _T_3960 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:76] + node _T_3961 = and(_T_3959, _T_3960) @[el2_lsu_bus_buffer.scala 479:74] + buf_ldfwd_en[2] <= _T_3961 @[el2_lsu_bus_buffer.scala 479:25] + node _T_3962 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 480:46] + buf_ldfwdtag_in[2] <= _T_3962 @[el2_lsu_bus_buffer.scala 480:28] + node _T_3963 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 481:47] + node _T_3964 = and(_T_3963, obuf_nosend) @[el2_lsu_bus_buffer.scala 481:67] + node _T_3965 = and(_T_3964, bus_rsp_read) @[el2_lsu_bus_buffer.scala 481:81] + buf_data_en[2] <= _T_3965 @[el2_lsu_bus_buffer.scala 481:24] + node _T_3966 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 482:48] + node _T_3967 = and(_T_3966, obuf_nosend) @[el2_lsu_bus_buffer.scala 482:68] + node _T_3968 = and(_T_3967, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 482:82] + buf_error_en[2] <= _T_3968 @[el2_lsu_bus_buffer.scala 482:25] + node _T_3969 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:61] + node _T_3970 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 483:85] + node _T_3971 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 483:103] + node _T_3972 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:126] + node _T_3973 = mux(_T_3970, _T_3971, _T_3972) @[el2_lsu_bus_buffer.scala 483:73] + node _T_3974 = mux(buf_error_en[2], _T_3969, _T_3973) @[el2_lsu_bus_buffer.scala 483:30] + buf_data_in[2] <= _T_3974 @[el2_lsu_bus_buffer.scala 483:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_3975 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30] when _T_3975 : @[Conditional.scala 39:67] - node _T_3976 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 520:67] - node _T_3977 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 520:94] - node _T_3978 = eq(_T_3977, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:73] - node _T_3979 = and(_T_3976, _T_3978) @[el2_lsu_bus_buffer.scala 520:71] - node _T_3980 = or(io.dec_tlu_force_halt, _T_3979) @[el2_lsu_bus_buffer.scala 520:55] - node _T_3981 = bits(_T_3980, 0, 0) @[el2_lsu_bus_buffer.scala 520:125] - node _T_3982 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:30] - node _T_3983 = and(buf_dual[2], _T_3982) @[el2_lsu_bus_buffer.scala 521:28] - node _T_3984 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 521:57] - node _T_3985 = eq(_T_3984, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:47] - node _T_3986 = and(_T_3983, _T_3985) @[el2_lsu_bus_buffer.scala 521:45] - node _T_3987 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:90] - node _T_3988 = and(_T_3986, _T_3987) @[el2_lsu_bus_buffer.scala 521:61] - node _T_3989 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 522:27] - node _T_3990 = or(_T_3989, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:31] - node _T_3991 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:70] - node _T_3992 = and(buf_dual[2], _T_3991) @[el2_lsu_bus_buffer.scala 522:68] - node _T_3993 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 522:97] - node _T_3994 = eq(_T_3993, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:87] - node _T_3995 = and(_T_3992, _T_3994) @[el2_lsu_bus_buffer.scala 522:85] - node _T_3996 = eq(buf_dualtag[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3997 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_3998 = eq(buf_dualtag[2], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_3999 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4000 = eq(buf_dualtag[2], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4001 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4002 = eq(buf_dualtag[2], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4003 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_3976 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 486:67] + node _T_3977 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 486:94] + node _T_3978 = eq(_T_3977, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 486:73] + node _T_3979 = and(_T_3976, _T_3978) @[el2_lsu_bus_buffer.scala 486:71] + node _T_3980 = or(io.dec_tlu_force_halt, _T_3979) @[el2_lsu_bus_buffer.scala 486:55] + node _T_3981 = bits(_T_3980, 0, 0) @[el2_lsu_bus_buffer.scala 486:125] + node _T_3982 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:30] + node _T_3983 = and(buf_dual[2], _T_3982) @[el2_lsu_bus_buffer.scala 487:28] + node _T_3984 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 487:57] + node _T_3985 = eq(_T_3984, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:47] + node _T_3986 = and(_T_3983, _T_3985) @[el2_lsu_bus_buffer.scala 487:45] + node _T_3987 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 487:90] + node _T_3988 = and(_T_3986, _T_3987) @[el2_lsu_bus_buffer.scala 487:61] + node _T_3989 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 488:27] + node _T_3990 = or(_T_3989, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:31] + node _T_3991 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:70] + node _T_3992 = and(buf_dual[2], _T_3991) @[el2_lsu_bus_buffer.scala 488:68] + node _T_3993 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 488:97] + node _T_3994 = eq(_T_3993, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:87] + node _T_3995 = and(_T_3992, _T_3994) @[el2_lsu_bus_buffer.scala 488:85] + node _T_3996 = eq(buf_dualtag[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3997 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_3998 = eq(buf_dualtag[2], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_3999 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4000 = eq(buf_dualtag[2], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4001 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4002 = eq(buf_dualtag[2], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4003 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_4004 = mux(_T_3996, _T_3997, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4005 = mux(_T_3998, _T_3999, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4006 = mux(_T_4000, _T_4001, UInt<1>("h00")) @[Mux.scala 27:72] @@ -13172,273 +13172,273 @@ circuit el2_lsu : node _T_4010 = or(_T_4009, _T_4007) @[Mux.scala 27:72] wire _T_4011 : UInt<1> @[Mux.scala 27:72] _T_4011 <= _T_4010 @[Mux.scala 27:72] - node _T_4012 = and(_T_3995, _T_4011) @[el2_lsu_bus_buffer.scala 522:101] - node _T_4013 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 522:167] - node _T_4014 = and(_T_4012, _T_4013) @[el2_lsu_bus_buffer.scala 522:138] - node _T_4015 = and(_T_4014, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:187] - node _T_4016 = or(_T_3990, _T_4015) @[el2_lsu_bus_buffer.scala 522:53] - node _T_4017 = mux(_T_4016, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 522:16] - node _T_4018 = mux(_T_3988, UInt<3>("h04"), _T_4017) @[el2_lsu_bus_buffer.scala 521:14] - node _T_4019 = mux(_T_3981, UInt<3>("h00"), _T_4018) @[el2_lsu_bus_buffer.scala 520:31] - buf_nxtstate[2] <= _T_4019 @[el2_lsu_bus_buffer.scala 520:25] - node _T_4020 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 523:73] - node _T_4021 = and(bus_rsp_write, _T_4020) @[el2_lsu_bus_buffer.scala 523:52] - node _T_4022 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 524:46] - node _T_4023 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 525:23] - node _T_4024 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 525:47] - node _T_4025 = and(_T_4023, _T_4024) @[el2_lsu_bus_buffer.scala 525:27] - node _T_4026 = or(_T_4022, _T_4025) @[el2_lsu_bus_buffer.scala 524:77] - node _T_4027 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 526:26] - node _T_4028 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 526:54] - node _T_4029 = not(_T_4028) @[el2_lsu_bus_buffer.scala 526:44] - node _T_4030 = and(_T_4027, _T_4029) @[el2_lsu_bus_buffer.scala 526:42] - node _T_4031 = and(_T_4030, buf_samedw[2]) @[el2_lsu_bus_buffer.scala 526:58] - node _T_4032 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 526:94] - node _T_4033 = and(_T_4031, _T_4032) @[el2_lsu_bus_buffer.scala 526:74] - node _T_4034 = or(_T_4026, _T_4033) @[el2_lsu_bus_buffer.scala 525:71] - node _T_4035 = and(bus_rsp_read, _T_4034) @[el2_lsu_bus_buffer.scala 524:25] - node _T_4036 = or(_T_4021, _T_4035) @[el2_lsu_bus_buffer.scala 523:105] - buf_resp_state_bus_en[2] <= _T_4036 @[el2_lsu_bus_buffer.scala 523:34] - buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[el2_lsu_bus_buffer.scala 527:29] - node _T_4037 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:49] - node _T_4038 = or(_T_4037, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 528:70] - buf_state_en[2] <= _T_4038 @[el2_lsu_bus_buffer.scala 528:25] - node _T_4039 = and(buf_state_bus_en[2], bus_rsp_read) @[el2_lsu_bus_buffer.scala 529:47] - node _T_4040 = and(_T_4039, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:62] - buf_data_en[2] <= _T_4040 @[el2_lsu_bus_buffer.scala 529:24] - node _T_4041 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 530:48] - node _T_4042 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 530:111] - node _T_4043 = and(bus_rsp_read_error, _T_4042) @[el2_lsu_bus_buffer.scala 530:91] - node _T_4044 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 531:42] - node _T_4045 = and(bus_rsp_read_error, _T_4044) @[el2_lsu_bus_buffer.scala 531:31] - node _T_4046 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 531:66] - node _T_4047 = and(_T_4045, _T_4046) @[el2_lsu_bus_buffer.scala 531:46] - node _T_4048 = or(_T_4043, _T_4047) @[el2_lsu_bus_buffer.scala 530:143] - node _T_4049 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 532:32] - node _T_4050 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 532:74] - node _T_4051 = and(_T_4049, _T_4050) @[el2_lsu_bus_buffer.scala 532:53] - node _T_4052 = or(_T_4048, _T_4051) @[el2_lsu_bus_buffer.scala 531:88] - node _T_4053 = and(_T_4041, _T_4052) @[el2_lsu_bus_buffer.scala 530:68] - buf_error_en[2] <= _T_4053 @[el2_lsu_bus_buffer.scala 530:25] - node _T_4054 = eq(buf_error_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 533:50] - node _T_4055 = and(buf_state_en[2], _T_4054) @[el2_lsu_bus_buffer.scala 533:48] - node _T_4056 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 533:84] - node _T_4057 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 533:102] - node _T_4058 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:125] - node _T_4059 = mux(_T_4056, _T_4057, _T_4058) @[el2_lsu_bus_buffer.scala 533:72] - node _T_4060 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:148] - node _T_4061 = mux(_T_4055, _T_4059, _T_4060) @[el2_lsu_bus_buffer.scala 533:30] - buf_data_in[2] <= _T_4061 @[el2_lsu_bus_buffer.scala 533:24] + node _T_4012 = and(_T_3995, _T_4011) @[el2_lsu_bus_buffer.scala 488:101] + node _T_4013 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 488:167] + node _T_4014 = and(_T_4012, _T_4013) @[el2_lsu_bus_buffer.scala 488:138] + node _T_4015 = and(_T_4014, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:187] + node _T_4016 = or(_T_3990, _T_4015) @[el2_lsu_bus_buffer.scala 488:53] + node _T_4017 = mux(_T_4016, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 488:16] + node _T_4018 = mux(_T_3988, UInt<3>("h04"), _T_4017) @[el2_lsu_bus_buffer.scala 487:14] + node _T_4019 = mux(_T_3981, UInt<3>("h00"), _T_4018) @[el2_lsu_bus_buffer.scala 486:31] + buf_nxtstate[2] <= _T_4019 @[el2_lsu_bus_buffer.scala 486:25] + node _T_4020 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 489:73] + node _T_4021 = and(bus_rsp_write, _T_4020) @[el2_lsu_bus_buffer.scala 489:52] + node _T_4022 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 490:46] + node _T_4023 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 491:23] + node _T_4024 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 491:47] + node _T_4025 = and(_T_4023, _T_4024) @[el2_lsu_bus_buffer.scala 491:27] + node _T_4026 = or(_T_4022, _T_4025) @[el2_lsu_bus_buffer.scala 490:77] + node _T_4027 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 492:26] + node _T_4028 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 492:54] + node _T_4029 = not(_T_4028) @[el2_lsu_bus_buffer.scala 492:44] + node _T_4030 = and(_T_4027, _T_4029) @[el2_lsu_bus_buffer.scala 492:42] + node _T_4031 = and(_T_4030, buf_samedw[2]) @[el2_lsu_bus_buffer.scala 492:58] + node _T_4032 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 492:94] + node _T_4033 = and(_T_4031, _T_4032) @[el2_lsu_bus_buffer.scala 492:74] + node _T_4034 = or(_T_4026, _T_4033) @[el2_lsu_bus_buffer.scala 491:71] + node _T_4035 = and(bus_rsp_read, _T_4034) @[el2_lsu_bus_buffer.scala 490:25] + node _T_4036 = or(_T_4021, _T_4035) @[el2_lsu_bus_buffer.scala 489:105] + buf_resp_state_bus_en[2] <= _T_4036 @[el2_lsu_bus_buffer.scala 489:34] + buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[el2_lsu_bus_buffer.scala 493:29] + node _T_4037 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 494:49] + node _T_4038 = or(_T_4037, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 494:70] + buf_state_en[2] <= _T_4038 @[el2_lsu_bus_buffer.scala 494:25] + node _T_4039 = and(buf_state_bus_en[2], bus_rsp_read) @[el2_lsu_bus_buffer.scala 495:47] + node _T_4040 = and(_T_4039, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 495:62] + buf_data_en[2] <= _T_4040 @[el2_lsu_bus_buffer.scala 495:24] + node _T_4041 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 496:48] + node _T_4042 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 496:111] + node _T_4043 = and(bus_rsp_read_error, _T_4042) @[el2_lsu_bus_buffer.scala 496:91] + node _T_4044 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 497:42] + node _T_4045 = and(bus_rsp_read_error, _T_4044) @[el2_lsu_bus_buffer.scala 497:31] + node _T_4046 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 497:66] + node _T_4047 = and(_T_4045, _T_4046) @[el2_lsu_bus_buffer.scala 497:46] + node _T_4048 = or(_T_4043, _T_4047) @[el2_lsu_bus_buffer.scala 496:143] + node _T_4049 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 498:32] + node _T_4050 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 498:74] + node _T_4051 = and(_T_4049, _T_4050) @[el2_lsu_bus_buffer.scala 498:53] + node _T_4052 = or(_T_4048, _T_4051) @[el2_lsu_bus_buffer.scala 497:88] + node _T_4053 = and(_T_4041, _T_4052) @[el2_lsu_bus_buffer.scala 496:68] + buf_error_en[2] <= _T_4053 @[el2_lsu_bus_buffer.scala 496:25] + node _T_4054 = eq(buf_error_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 499:50] + node _T_4055 = and(buf_state_en[2], _T_4054) @[el2_lsu_bus_buffer.scala 499:48] + node _T_4056 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 499:84] + node _T_4057 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 499:102] + node _T_4058 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:125] + node _T_4059 = mux(_T_4056, _T_4057, _T_4058) @[el2_lsu_bus_buffer.scala 499:72] + node _T_4060 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:148] + node _T_4061 = mux(_T_4055, _T_4059, _T_4060) @[el2_lsu_bus_buffer.scala 499:30] + buf_data_in[2] <= _T_4061 @[el2_lsu_bus_buffer.scala 499:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4062 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30] when _T_4062 : @[Conditional.scala 39:67] - node _T_4063 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 536:60] - node _T_4064 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 536:86] - node _T_4065 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 536:101] - node _T_4066 = bits(_T_4065, 0, 0) @[el2_lsu_bus_buffer.scala 536:101] - node _T_4067 = or(_T_4064, _T_4066) @[el2_lsu_bus_buffer.scala 536:90] - node _T_4068 = or(_T_4067, any_done_wait_state) @[el2_lsu_bus_buffer.scala 536:118] - node _T_4069 = mux(_T_4068, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 536:75] - node _T_4070 = mux(_T_4063, UInt<3>("h00"), _T_4069) @[el2_lsu_bus_buffer.scala 536:31] - buf_nxtstate[2] <= _T_4070 @[el2_lsu_bus_buffer.scala 536:25] - node _T_4071 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 537:66] - node _T_4072 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 538:21] - node _T_4073 = bits(_T_4072, 0, 0) @[el2_lsu_bus_buffer.scala 538:21] - node _T_4074 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[el2_lsu_bus_buffer.scala 538:58] - node _T_4075 = and(_T_4073, _T_4074) @[el2_lsu_bus_buffer.scala 538:38] - node _T_4076 = or(_T_4071, _T_4075) @[el2_lsu_bus_buffer.scala 537:95] - node _T_4077 = and(bus_rsp_read, _T_4076) @[el2_lsu_bus_buffer.scala 537:45] - buf_state_bus_en[2] <= _T_4077 @[el2_lsu_bus_buffer.scala 537:29] - node _T_4078 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 539:49] - node _T_4079 = or(_T_4078, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 539:70] - buf_state_en[2] <= _T_4079 @[el2_lsu_bus_buffer.scala 539:25] + node _T_4063 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 502:60] + node _T_4064 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 502:86] + node _T_4065 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 502:101] + node _T_4066 = bits(_T_4065, 0, 0) @[el2_lsu_bus_buffer.scala 502:101] + node _T_4067 = or(_T_4064, _T_4066) @[el2_lsu_bus_buffer.scala 502:90] + node _T_4068 = or(_T_4067, any_done_wait_state) @[el2_lsu_bus_buffer.scala 502:118] + node _T_4069 = mux(_T_4068, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 502:75] + node _T_4070 = mux(_T_4063, UInt<3>("h00"), _T_4069) @[el2_lsu_bus_buffer.scala 502:31] + buf_nxtstate[2] <= _T_4070 @[el2_lsu_bus_buffer.scala 502:25] + node _T_4071 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 503:66] + node _T_4072 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 504:21] + node _T_4073 = bits(_T_4072, 0, 0) @[el2_lsu_bus_buffer.scala 504:21] + node _T_4074 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[el2_lsu_bus_buffer.scala 504:58] + node _T_4075 = and(_T_4073, _T_4074) @[el2_lsu_bus_buffer.scala 504:38] + node _T_4076 = or(_T_4071, _T_4075) @[el2_lsu_bus_buffer.scala 503:95] + node _T_4077 = and(bus_rsp_read, _T_4076) @[el2_lsu_bus_buffer.scala 503:45] + buf_state_bus_en[2] <= _T_4077 @[el2_lsu_bus_buffer.scala 503:29] + node _T_4078 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 505:49] + node _T_4079 = or(_T_4078, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:70] + buf_state_en[2] <= _T_4079 @[el2_lsu_bus_buffer.scala 505:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4080 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30] when _T_4080 : @[Conditional.scala 39:67] - node _T_4081 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 542:60] - node _T_4082 = mux(_T_4081, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 542:31] - buf_nxtstate[2] <= _T_4082 @[el2_lsu_bus_buffer.scala 542:25] - node _T_4083 = eq(RspPtr, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 543:37] - node _T_4084 = eq(buf_dualtag[2], RspPtr) @[el2_lsu_bus_buffer.scala 543:98] - node _T_4085 = and(buf_dual[2], _T_4084) @[el2_lsu_bus_buffer.scala 543:80] - node _T_4086 = or(_T_4083, _T_4085) @[el2_lsu_bus_buffer.scala 543:65] - node _T_4087 = or(_T_4086, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 543:112] - buf_state_en[2] <= _T_4087 @[el2_lsu_bus_buffer.scala 543:25] + node _T_4081 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] + node _T_4082 = mux(_T_4081, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 508:31] + buf_nxtstate[2] <= _T_4082 @[el2_lsu_bus_buffer.scala 508:25] + node _T_4083 = eq(RspPtr, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 509:37] + node _T_4084 = eq(buf_dualtag[2], RspPtr) @[el2_lsu_bus_buffer.scala 509:98] + node _T_4085 = and(buf_dual[2], _T_4084) @[el2_lsu_bus_buffer.scala 509:80] + node _T_4086 = or(_T_4083, _T_4085) @[el2_lsu_bus_buffer.scala 509:65] + node _T_4087 = or(_T_4086, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 509:112] + buf_state_en[2] <= _T_4087 @[el2_lsu_bus_buffer.scala 509:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4088 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30] when _T_4088 : @[Conditional.scala 39:67] - buf_nxtstate[2] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 546:25] - buf_rst[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:20] - buf_state_en[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 548:25] - buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 549:25] - buf_ldfwd_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 550:25] + buf_nxtstate[2] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 512:25] + buf_rst[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 513:20] + buf_state_en[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 514:25] + buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 515:25] + buf_ldfwd_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 516:25] skip @[Conditional.scala 39:67] - node _T_4089 = bits(buf_state_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 553:108] + node _T_4089 = bits(buf_state_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 519:108] reg _T_4090 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4089 : @[Reg.scala 28:19] _T_4090 <= buf_nxtstate[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[2] <= _T_4090 @[el2_lsu_bus_buffer.scala 553:18] - reg _T_4091 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:60] - _T_4091 <= buf_age_in_2 @[el2_lsu_bus_buffer.scala 554:60] - buf_ageQ[2] <= _T_4091 @[el2_lsu_bus_buffer.scala 554:17] - reg _T_4092 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 555:63] - _T_4092 <= buf_rspage_in[2] @[el2_lsu_bus_buffer.scala 555:63] - buf_rspageQ[2] <= _T_4092 @[el2_lsu_bus_buffer.scala 555:20] - node _T_4093 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 556:109] + buf_state[2] <= _T_4090 @[el2_lsu_bus_buffer.scala 519:18] + reg _T_4091 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 520:60] + _T_4091 <= buf_age_in_2 @[el2_lsu_bus_buffer.scala 520:60] + buf_ageQ[2] <= _T_4091 @[el2_lsu_bus_buffer.scala 520:17] + reg _T_4092 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 521:63] + _T_4092 <= buf_rspage_in[2] @[el2_lsu_bus_buffer.scala 521:63] + buf_rspageQ[2] <= _T_4092 @[el2_lsu_bus_buffer.scala 521:20] + node _T_4093 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 522:109] reg _T_4094 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4093 : @[Reg.scala 28:19] _T_4094 <= buf_dualtag_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[2] <= _T_4094 @[el2_lsu_bus_buffer.scala 556:20] - node _T_4095 = bits(buf_dual_in, 2, 2) @[el2_lsu_bus_buffer.scala 557:74] - node _T_4096 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 557:107] + buf_dualtag[2] <= _T_4094 @[el2_lsu_bus_buffer.scala 522:20] + node _T_4095 = bits(buf_dual_in, 2, 2) @[el2_lsu_bus_buffer.scala 523:74] + node _T_4096 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 523:107] reg _T_4097 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4096 : @[Reg.scala 28:19] _T_4097 <= _T_4095 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dual[2] <= _T_4097 @[el2_lsu_bus_buffer.scala 557:17] - node _T_4098 = bits(buf_samedw_in, 2, 2) @[el2_lsu_bus_buffer.scala 558:78] - node _T_4099 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 558:111] + buf_dual[2] <= _T_4097 @[el2_lsu_bus_buffer.scala 523:17] + node _T_4098 = bits(buf_samedw_in, 2, 2) @[el2_lsu_bus_buffer.scala 524:78] + node _T_4099 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 524:111] reg _T_4100 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4099 : @[Reg.scala 28:19] _T_4100 <= _T_4098 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[2] <= _T_4100 @[el2_lsu_bus_buffer.scala 558:19] - node _T_4101 = bits(buf_nomerge_in, 2, 2) @[el2_lsu_bus_buffer.scala 559:80] - node _T_4102 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 559:113] + buf_samedw[2] <= _T_4100 @[el2_lsu_bus_buffer.scala 524:19] + node _T_4101 = bits(buf_nomerge_in, 2, 2) @[el2_lsu_bus_buffer.scala 525:80] + node _T_4102 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 525:113] reg _T_4103 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4102 : @[Reg.scala 28:19] _T_4103 <= _T_4101 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[2] <= _T_4103 @[el2_lsu_bus_buffer.scala 559:20] - node _T_4104 = bits(buf_dualhi_in, 2, 2) @[el2_lsu_bus_buffer.scala 560:78] - node _T_4105 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 560:111] + buf_nomerge[2] <= _T_4103 @[el2_lsu_bus_buffer.scala 525:20] + node _T_4104 = bits(buf_dualhi_in, 2, 2) @[el2_lsu_bus_buffer.scala 526:78] + node _T_4105 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 526:111] reg _T_4106 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4105 : @[Reg.scala 28:19] _T_4106 <= _T_4104 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[2] <= _T_4106 @[el2_lsu_bus_buffer.scala 560:19] + buf_dualhi[2] <= _T_4106 @[el2_lsu_bus_buffer.scala 526:19] node _T_4107 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30] when _T_4107 : @[Conditional.scala 40:58] - node _T_4108 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 497:56] - node _T_4109 = mux(_T_4108, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 497:31] - buf_nxtstate[3] <= _T_4109 @[el2_lsu_bus_buffer.scala 497:25] - node _T_4110 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 498:45] - node _T_4111 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:77] - node _T_4112 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 498:97] - node _T_4113 = and(_T_4111, _T_4112) @[el2_lsu_bus_buffer.scala 498:95] - node _T_4114 = eq(UInt<2>("h03"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 498:117] - node _T_4115 = and(_T_4113, _T_4114) @[el2_lsu_bus_buffer.scala 498:112] - node _T_4116 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 498:144] - node _T_4117 = eq(UInt<2>("h03"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 498:166] - node _T_4118 = and(_T_4116, _T_4117) @[el2_lsu_bus_buffer.scala 498:161] - node _T_4119 = or(_T_4115, _T_4118) @[el2_lsu_bus_buffer.scala 498:132] - node _T_4120 = and(_T_4110, _T_4119) @[el2_lsu_bus_buffer.scala 498:63] - node _T_4121 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 498:206] - node _T_4122 = and(ibuf_drain_vld, _T_4121) @[el2_lsu_bus_buffer.scala 498:201] - node _T_4123 = or(_T_4120, _T_4122) @[el2_lsu_bus_buffer.scala 498:183] - buf_state_en[3] <= _T_4123 @[el2_lsu_bus_buffer.scala 498:25] - buf_wr_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 499:22] - buf_data_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 500:24] - node _T_4124 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 501:52] - node _T_4125 = and(ibuf_drain_vld, _T_4124) @[el2_lsu_bus_buffer.scala 501:47] - node _T_4126 = bits(_T_4125, 0, 0) @[el2_lsu_bus_buffer.scala 501:73] - node _T_4127 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 501:90] - node _T_4128 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 501:114] - node _T_4129 = mux(_T_4126, _T_4127, _T_4128) @[el2_lsu_bus_buffer.scala 501:30] - buf_data_in[3] <= _T_4129 @[el2_lsu_bus_buffer.scala 501:24] + node _T_4108 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 463:56] + node _T_4109 = mux(_T_4108, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 463:31] + buf_nxtstate[3] <= _T_4109 @[el2_lsu_bus_buffer.scala 463:25] + node _T_4110 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 464:45] + node _T_4111 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:77] + node _T_4112 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 464:97] + node _T_4113 = and(_T_4111, _T_4112) @[el2_lsu_bus_buffer.scala 464:95] + node _T_4114 = eq(UInt<2>("h03"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 464:117] + node _T_4115 = and(_T_4113, _T_4114) @[el2_lsu_bus_buffer.scala 464:112] + node _T_4116 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 464:144] + node _T_4117 = eq(UInt<2>("h03"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 464:166] + node _T_4118 = and(_T_4116, _T_4117) @[el2_lsu_bus_buffer.scala 464:161] + node _T_4119 = or(_T_4115, _T_4118) @[el2_lsu_bus_buffer.scala 464:132] + node _T_4120 = and(_T_4110, _T_4119) @[el2_lsu_bus_buffer.scala 464:63] + node _T_4121 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 464:206] + node _T_4122 = and(ibuf_drain_vld, _T_4121) @[el2_lsu_bus_buffer.scala 464:201] + node _T_4123 = or(_T_4120, _T_4122) @[el2_lsu_bus_buffer.scala 464:183] + buf_state_en[3] <= _T_4123 @[el2_lsu_bus_buffer.scala 464:25] + buf_wr_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 465:22] + buf_data_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 466:24] + node _T_4124 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 467:52] + node _T_4125 = and(ibuf_drain_vld, _T_4124) @[el2_lsu_bus_buffer.scala 467:47] + node _T_4126 = bits(_T_4125, 0, 0) @[el2_lsu_bus_buffer.scala 467:73] + node _T_4127 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 467:90] + node _T_4128 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 467:114] + node _T_4129 = mux(_T_4126, _T_4127, _T_4128) @[el2_lsu_bus_buffer.scala 467:30] + buf_data_in[3] <= _T_4129 @[el2_lsu_bus_buffer.scala 467:24] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_4130 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30] when _T_4130 : @[Conditional.scala 39:67] - node _T_4131 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60] - node _T_4132 = mux(_T_4131, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 504:31] - buf_nxtstate[3] <= _T_4132 @[el2_lsu_bus_buffer.scala 504:25] - node _T_4133 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:46] - buf_state_en[3] <= _T_4133 @[el2_lsu_bus_buffer.scala 505:25] + node _T_4131 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60] + node _T_4132 = mux(_T_4131, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 470:31] + buf_nxtstate[3] <= _T_4132 @[el2_lsu_bus_buffer.scala 470:25] + node _T_4133 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 471:46] + buf_state_en[3] <= _T_4133 @[el2_lsu_bus_buffer.scala 471:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4134 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30] when _T_4134 : @[Conditional.scala 39:67] - node _T_4135 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] - node _T_4136 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 508:89] - node _T_4137 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 508:124] - node _T_4138 = and(_T_4136, _T_4137) @[el2_lsu_bus_buffer.scala 508:104] - node _T_4139 = mux(_T_4138, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:75] - node _T_4140 = mux(_T_4135, UInt<3>("h00"), _T_4139) @[el2_lsu_bus_buffer.scala 508:31] - buf_nxtstate[3] <= _T_4140 @[el2_lsu_bus_buffer.scala 508:25] - node _T_4141 = eq(obuf_tag0, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 509:48] - node _T_4142 = eq(obuf_tag1, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 509:104] - node _T_4143 = and(obuf_merge, _T_4142) @[el2_lsu_bus_buffer.scala 509:91] - node _T_4144 = or(_T_4141, _T_4143) @[el2_lsu_bus_buffer.scala 509:77] - node _T_4145 = and(_T_4144, obuf_valid) @[el2_lsu_bus_buffer.scala 509:135] - node _T_4146 = and(_T_4145, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 509:148] - buf_cmd_state_bus_en[3] <= _T_4146 @[el2_lsu_bus_buffer.scala 509:33] - buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[el2_lsu_bus_buffer.scala 510:29] - node _T_4147 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 511:49] - node _T_4148 = or(_T_4147, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 511:70] - buf_state_en[3] <= _T_4148 @[el2_lsu_bus_buffer.scala 511:25] - buf_ldfwd_in[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 512:25] - node _T_4149 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 513:56] - node _T_4150 = eq(_T_4149, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:46] - node _T_4151 = and(buf_state_en[3], _T_4150) @[el2_lsu_bus_buffer.scala 513:44] - node _T_4152 = and(_T_4151, obuf_nosend) @[el2_lsu_bus_buffer.scala 513:60] - node _T_4153 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 513:76] - node _T_4154 = and(_T_4152, _T_4153) @[el2_lsu_bus_buffer.scala 513:74] - buf_ldfwd_en[3] <= _T_4154 @[el2_lsu_bus_buffer.scala 513:25] - node _T_4155 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 514:46] - buf_ldfwdtag_in[3] <= _T_4155 @[el2_lsu_bus_buffer.scala 514:28] - node _T_4156 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:47] - node _T_4157 = and(_T_4156, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:67] - node _T_4158 = and(_T_4157, bus_rsp_read) @[el2_lsu_bus_buffer.scala 515:81] - buf_data_en[3] <= _T_4158 @[el2_lsu_bus_buffer.scala 515:24] - node _T_4159 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 516:48] - node _T_4160 = and(_T_4159, obuf_nosend) @[el2_lsu_bus_buffer.scala 516:68] - node _T_4161 = and(_T_4160, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 516:82] - buf_error_en[3] <= _T_4161 @[el2_lsu_bus_buffer.scala 516:25] - node _T_4162 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:61] - node _T_4163 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 517:85] - node _T_4164 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 517:103] - node _T_4165 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 517:126] - node _T_4166 = mux(_T_4163, _T_4164, _T_4165) @[el2_lsu_bus_buffer.scala 517:73] - node _T_4167 = mux(buf_error_en[3], _T_4162, _T_4166) @[el2_lsu_bus_buffer.scala 517:30] - buf_data_in[3] <= _T_4167 @[el2_lsu_bus_buffer.scala 517:24] + node _T_4135 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 474:60] + node _T_4136 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 474:89] + node _T_4137 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 474:124] + node _T_4138 = and(_T_4136, _T_4137) @[el2_lsu_bus_buffer.scala 474:104] + node _T_4139 = mux(_T_4138, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 474:75] + node _T_4140 = mux(_T_4135, UInt<3>("h00"), _T_4139) @[el2_lsu_bus_buffer.scala 474:31] + buf_nxtstate[3] <= _T_4140 @[el2_lsu_bus_buffer.scala 474:25] + node _T_4141 = eq(obuf_tag0, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 475:48] + node _T_4142 = eq(obuf_tag1, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 475:104] + node _T_4143 = and(obuf_merge, _T_4142) @[el2_lsu_bus_buffer.scala 475:91] + node _T_4144 = or(_T_4141, _T_4143) @[el2_lsu_bus_buffer.scala 475:77] + node _T_4145 = and(_T_4144, obuf_valid) @[el2_lsu_bus_buffer.scala 475:135] + node _T_4146 = and(_T_4145, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 475:148] + buf_cmd_state_bus_en[3] <= _T_4146 @[el2_lsu_bus_buffer.scala 475:33] + buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[el2_lsu_bus_buffer.scala 476:29] + node _T_4147 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:49] + node _T_4148 = or(_T_4147, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 477:70] + buf_state_en[3] <= _T_4148 @[el2_lsu_bus_buffer.scala 477:25] + buf_ldfwd_in[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 478:25] + node _T_4149 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 479:56] + node _T_4150 = eq(_T_4149, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:46] + node _T_4151 = and(buf_state_en[3], _T_4150) @[el2_lsu_bus_buffer.scala 479:44] + node _T_4152 = and(_T_4151, obuf_nosend) @[el2_lsu_bus_buffer.scala 479:60] + node _T_4153 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:76] + node _T_4154 = and(_T_4152, _T_4153) @[el2_lsu_bus_buffer.scala 479:74] + buf_ldfwd_en[3] <= _T_4154 @[el2_lsu_bus_buffer.scala 479:25] + node _T_4155 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 480:46] + buf_ldfwdtag_in[3] <= _T_4155 @[el2_lsu_bus_buffer.scala 480:28] + node _T_4156 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 481:47] + node _T_4157 = and(_T_4156, obuf_nosend) @[el2_lsu_bus_buffer.scala 481:67] + node _T_4158 = and(_T_4157, bus_rsp_read) @[el2_lsu_bus_buffer.scala 481:81] + buf_data_en[3] <= _T_4158 @[el2_lsu_bus_buffer.scala 481:24] + node _T_4159 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 482:48] + node _T_4160 = and(_T_4159, obuf_nosend) @[el2_lsu_bus_buffer.scala 482:68] + node _T_4161 = and(_T_4160, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 482:82] + buf_error_en[3] <= _T_4161 @[el2_lsu_bus_buffer.scala 482:25] + node _T_4162 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:61] + node _T_4163 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 483:85] + node _T_4164 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 483:103] + node _T_4165 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 483:126] + node _T_4166 = mux(_T_4163, _T_4164, _T_4165) @[el2_lsu_bus_buffer.scala 483:73] + node _T_4167 = mux(buf_error_en[3], _T_4162, _T_4166) @[el2_lsu_bus_buffer.scala 483:30] + buf_data_in[3] <= _T_4167 @[el2_lsu_bus_buffer.scala 483:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4168 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30] when _T_4168 : @[Conditional.scala 39:67] - node _T_4169 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 520:67] - node _T_4170 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 520:94] - node _T_4171 = eq(_T_4170, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:73] - node _T_4172 = and(_T_4169, _T_4171) @[el2_lsu_bus_buffer.scala 520:71] - node _T_4173 = or(io.dec_tlu_force_halt, _T_4172) @[el2_lsu_bus_buffer.scala 520:55] - node _T_4174 = bits(_T_4173, 0, 0) @[el2_lsu_bus_buffer.scala 520:125] - node _T_4175 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:30] - node _T_4176 = and(buf_dual[3], _T_4175) @[el2_lsu_bus_buffer.scala 521:28] - node _T_4177 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 521:57] - node _T_4178 = eq(_T_4177, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:47] - node _T_4179 = and(_T_4176, _T_4178) @[el2_lsu_bus_buffer.scala 521:45] - node _T_4180 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:90] - node _T_4181 = and(_T_4179, _T_4180) @[el2_lsu_bus_buffer.scala 521:61] - node _T_4182 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 522:27] - node _T_4183 = or(_T_4182, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:31] - node _T_4184 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:70] - node _T_4185 = and(buf_dual[3], _T_4184) @[el2_lsu_bus_buffer.scala 522:68] - node _T_4186 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 522:97] - node _T_4187 = eq(_T_4186, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 522:87] - node _T_4188 = and(_T_4185, _T_4187) @[el2_lsu_bus_buffer.scala 522:85] - node _T_4189 = eq(buf_dualtag[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4190 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4191 = eq(buf_dualtag[3], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4192 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4193 = eq(buf_dualtag[3], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4194 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4195 = eq(buf_dualtag[3], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4196 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_4169 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 486:67] + node _T_4170 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 486:94] + node _T_4171 = eq(_T_4170, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 486:73] + node _T_4172 = and(_T_4169, _T_4171) @[el2_lsu_bus_buffer.scala 486:71] + node _T_4173 = or(io.dec_tlu_force_halt, _T_4172) @[el2_lsu_bus_buffer.scala 486:55] + node _T_4174 = bits(_T_4173, 0, 0) @[el2_lsu_bus_buffer.scala 486:125] + node _T_4175 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:30] + node _T_4176 = and(buf_dual[3], _T_4175) @[el2_lsu_bus_buffer.scala 487:28] + node _T_4177 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 487:57] + node _T_4178 = eq(_T_4177, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:47] + node _T_4179 = and(_T_4176, _T_4178) @[el2_lsu_bus_buffer.scala 487:45] + node _T_4180 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 487:90] + node _T_4181 = and(_T_4179, _T_4180) @[el2_lsu_bus_buffer.scala 487:61] + node _T_4182 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 488:27] + node _T_4183 = or(_T_4182, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:31] + node _T_4184 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:70] + node _T_4185 = and(buf_dual[3], _T_4184) @[el2_lsu_bus_buffer.scala 488:68] + node _T_4186 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 488:97] + node _T_4187 = eq(_T_4186, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 488:87] + node _T_4188 = and(_T_4185, _T_4187) @[el2_lsu_bus_buffer.scala 488:85] + node _T_4189 = eq(buf_dualtag[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4190 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4191 = eq(buf_dualtag[3], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4192 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4193 = eq(buf_dualtag[3], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4194 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4195 = eq(buf_dualtag[3], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4196 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_4197 = mux(_T_4189, _T_4190, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4198 = mux(_T_4191, _T_4192, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4199 = mux(_T_4193, _T_4194, UInt<1>("h00")) @[Mux.scala 27:72] @@ -13448,172 +13448,172 @@ circuit el2_lsu : node _T_4203 = or(_T_4202, _T_4200) @[Mux.scala 27:72] wire _T_4204 : UInt<1> @[Mux.scala 27:72] _T_4204 <= _T_4203 @[Mux.scala 27:72] - node _T_4205 = and(_T_4188, _T_4204) @[el2_lsu_bus_buffer.scala 522:101] - node _T_4206 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 522:167] - node _T_4207 = and(_T_4205, _T_4206) @[el2_lsu_bus_buffer.scala 522:138] - node _T_4208 = and(_T_4207, any_done_wait_state) @[el2_lsu_bus_buffer.scala 522:187] - node _T_4209 = or(_T_4183, _T_4208) @[el2_lsu_bus_buffer.scala 522:53] - node _T_4210 = mux(_T_4209, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 522:16] - node _T_4211 = mux(_T_4181, UInt<3>("h04"), _T_4210) @[el2_lsu_bus_buffer.scala 521:14] - node _T_4212 = mux(_T_4174, UInt<3>("h00"), _T_4211) @[el2_lsu_bus_buffer.scala 520:31] - buf_nxtstate[3] <= _T_4212 @[el2_lsu_bus_buffer.scala 520:25] - node _T_4213 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 523:73] - node _T_4214 = and(bus_rsp_write, _T_4213) @[el2_lsu_bus_buffer.scala 523:52] - node _T_4215 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 524:46] - node _T_4216 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 525:23] - node _T_4217 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 525:47] - node _T_4218 = and(_T_4216, _T_4217) @[el2_lsu_bus_buffer.scala 525:27] - node _T_4219 = or(_T_4215, _T_4218) @[el2_lsu_bus_buffer.scala 524:77] - node _T_4220 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 526:26] - node _T_4221 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 526:54] - node _T_4222 = not(_T_4221) @[el2_lsu_bus_buffer.scala 526:44] - node _T_4223 = and(_T_4220, _T_4222) @[el2_lsu_bus_buffer.scala 526:42] - node _T_4224 = and(_T_4223, buf_samedw[3]) @[el2_lsu_bus_buffer.scala 526:58] - node _T_4225 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 526:94] - node _T_4226 = and(_T_4224, _T_4225) @[el2_lsu_bus_buffer.scala 526:74] - node _T_4227 = or(_T_4219, _T_4226) @[el2_lsu_bus_buffer.scala 525:71] - node _T_4228 = and(bus_rsp_read, _T_4227) @[el2_lsu_bus_buffer.scala 524:25] - node _T_4229 = or(_T_4214, _T_4228) @[el2_lsu_bus_buffer.scala 523:105] - buf_resp_state_bus_en[3] <= _T_4229 @[el2_lsu_bus_buffer.scala 523:34] - buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[el2_lsu_bus_buffer.scala 527:29] - node _T_4230 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:49] - node _T_4231 = or(_T_4230, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 528:70] - buf_state_en[3] <= _T_4231 @[el2_lsu_bus_buffer.scala 528:25] - node _T_4232 = and(buf_state_bus_en[3], bus_rsp_read) @[el2_lsu_bus_buffer.scala 529:47] - node _T_4233 = and(_T_4232, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:62] - buf_data_en[3] <= _T_4233 @[el2_lsu_bus_buffer.scala 529:24] - node _T_4234 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 530:48] - node _T_4235 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 530:111] - node _T_4236 = and(bus_rsp_read_error, _T_4235) @[el2_lsu_bus_buffer.scala 530:91] - node _T_4237 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 531:42] - node _T_4238 = and(bus_rsp_read_error, _T_4237) @[el2_lsu_bus_buffer.scala 531:31] - node _T_4239 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 531:66] - node _T_4240 = and(_T_4238, _T_4239) @[el2_lsu_bus_buffer.scala 531:46] - node _T_4241 = or(_T_4236, _T_4240) @[el2_lsu_bus_buffer.scala 530:143] - node _T_4242 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 532:32] - node _T_4243 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 532:74] - node _T_4244 = and(_T_4242, _T_4243) @[el2_lsu_bus_buffer.scala 532:53] - node _T_4245 = or(_T_4241, _T_4244) @[el2_lsu_bus_buffer.scala 531:88] - node _T_4246 = and(_T_4234, _T_4245) @[el2_lsu_bus_buffer.scala 530:68] - buf_error_en[3] <= _T_4246 @[el2_lsu_bus_buffer.scala 530:25] - node _T_4247 = eq(buf_error_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 533:50] - node _T_4248 = and(buf_state_en[3], _T_4247) @[el2_lsu_bus_buffer.scala 533:48] - node _T_4249 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 533:84] - node _T_4250 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 533:102] - node _T_4251 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:125] - node _T_4252 = mux(_T_4249, _T_4250, _T_4251) @[el2_lsu_bus_buffer.scala 533:72] - node _T_4253 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 533:148] - node _T_4254 = mux(_T_4248, _T_4252, _T_4253) @[el2_lsu_bus_buffer.scala 533:30] - buf_data_in[3] <= _T_4254 @[el2_lsu_bus_buffer.scala 533:24] + node _T_4205 = and(_T_4188, _T_4204) @[el2_lsu_bus_buffer.scala 488:101] + node _T_4206 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 488:167] + node _T_4207 = and(_T_4205, _T_4206) @[el2_lsu_bus_buffer.scala 488:138] + node _T_4208 = and(_T_4207, any_done_wait_state) @[el2_lsu_bus_buffer.scala 488:187] + node _T_4209 = or(_T_4183, _T_4208) @[el2_lsu_bus_buffer.scala 488:53] + node _T_4210 = mux(_T_4209, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 488:16] + node _T_4211 = mux(_T_4181, UInt<3>("h04"), _T_4210) @[el2_lsu_bus_buffer.scala 487:14] + node _T_4212 = mux(_T_4174, UInt<3>("h00"), _T_4211) @[el2_lsu_bus_buffer.scala 486:31] + buf_nxtstate[3] <= _T_4212 @[el2_lsu_bus_buffer.scala 486:25] + node _T_4213 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 489:73] + node _T_4214 = and(bus_rsp_write, _T_4213) @[el2_lsu_bus_buffer.scala 489:52] + node _T_4215 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 490:46] + node _T_4216 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 491:23] + node _T_4217 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 491:47] + node _T_4218 = and(_T_4216, _T_4217) @[el2_lsu_bus_buffer.scala 491:27] + node _T_4219 = or(_T_4215, _T_4218) @[el2_lsu_bus_buffer.scala 490:77] + node _T_4220 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 492:26] + node _T_4221 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 492:54] + node _T_4222 = not(_T_4221) @[el2_lsu_bus_buffer.scala 492:44] + node _T_4223 = and(_T_4220, _T_4222) @[el2_lsu_bus_buffer.scala 492:42] + node _T_4224 = and(_T_4223, buf_samedw[3]) @[el2_lsu_bus_buffer.scala 492:58] + node _T_4225 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 492:94] + node _T_4226 = and(_T_4224, _T_4225) @[el2_lsu_bus_buffer.scala 492:74] + node _T_4227 = or(_T_4219, _T_4226) @[el2_lsu_bus_buffer.scala 491:71] + node _T_4228 = and(bus_rsp_read, _T_4227) @[el2_lsu_bus_buffer.scala 490:25] + node _T_4229 = or(_T_4214, _T_4228) @[el2_lsu_bus_buffer.scala 489:105] + buf_resp_state_bus_en[3] <= _T_4229 @[el2_lsu_bus_buffer.scala 489:34] + buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[el2_lsu_bus_buffer.scala 493:29] + node _T_4230 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 494:49] + node _T_4231 = or(_T_4230, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 494:70] + buf_state_en[3] <= _T_4231 @[el2_lsu_bus_buffer.scala 494:25] + node _T_4232 = and(buf_state_bus_en[3], bus_rsp_read) @[el2_lsu_bus_buffer.scala 495:47] + node _T_4233 = and(_T_4232, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 495:62] + buf_data_en[3] <= _T_4233 @[el2_lsu_bus_buffer.scala 495:24] + node _T_4234 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 496:48] + node _T_4235 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 496:111] + node _T_4236 = and(bus_rsp_read_error, _T_4235) @[el2_lsu_bus_buffer.scala 496:91] + node _T_4237 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 497:42] + node _T_4238 = and(bus_rsp_read_error, _T_4237) @[el2_lsu_bus_buffer.scala 497:31] + node _T_4239 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 497:66] + node _T_4240 = and(_T_4238, _T_4239) @[el2_lsu_bus_buffer.scala 497:46] + node _T_4241 = or(_T_4236, _T_4240) @[el2_lsu_bus_buffer.scala 496:143] + node _T_4242 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 498:32] + node _T_4243 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 498:74] + node _T_4244 = and(_T_4242, _T_4243) @[el2_lsu_bus_buffer.scala 498:53] + node _T_4245 = or(_T_4241, _T_4244) @[el2_lsu_bus_buffer.scala 497:88] + node _T_4246 = and(_T_4234, _T_4245) @[el2_lsu_bus_buffer.scala 496:68] + buf_error_en[3] <= _T_4246 @[el2_lsu_bus_buffer.scala 496:25] + node _T_4247 = eq(buf_error_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 499:50] + node _T_4248 = and(buf_state_en[3], _T_4247) @[el2_lsu_bus_buffer.scala 499:48] + node _T_4249 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 499:84] + node _T_4250 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 499:102] + node _T_4251 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:125] + node _T_4252 = mux(_T_4249, _T_4250, _T_4251) @[el2_lsu_bus_buffer.scala 499:72] + node _T_4253 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 499:148] + node _T_4254 = mux(_T_4248, _T_4252, _T_4253) @[el2_lsu_bus_buffer.scala 499:30] + buf_data_in[3] <= _T_4254 @[el2_lsu_bus_buffer.scala 499:24] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4255 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30] when _T_4255 : @[Conditional.scala 39:67] - node _T_4256 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 536:60] - node _T_4257 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 536:86] - node _T_4258 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 536:101] - node _T_4259 = bits(_T_4258, 0, 0) @[el2_lsu_bus_buffer.scala 536:101] - node _T_4260 = or(_T_4257, _T_4259) @[el2_lsu_bus_buffer.scala 536:90] - node _T_4261 = or(_T_4260, any_done_wait_state) @[el2_lsu_bus_buffer.scala 536:118] - node _T_4262 = mux(_T_4261, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 536:75] - node _T_4263 = mux(_T_4256, UInt<3>("h00"), _T_4262) @[el2_lsu_bus_buffer.scala 536:31] - buf_nxtstate[3] <= _T_4263 @[el2_lsu_bus_buffer.scala 536:25] - node _T_4264 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 537:66] - node _T_4265 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 538:21] - node _T_4266 = bits(_T_4265, 0, 0) @[el2_lsu_bus_buffer.scala 538:21] - node _T_4267 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[el2_lsu_bus_buffer.scala 538:58] - node _T_4268 = and(_T_4266, _T_4267) @[el2_lsu_bus_buffer.scala 538:38] - node _T_4269 = or(_T_4264, _T_4268) @[el2_lsu_bus_buffer.scala 537:95] - node _T_4270 = and(bus_rsp_read, _T_4269) @[el2_lsu_bus_buffer.scala 537:45] - buf_state_bus_en[3] <= _T_4270 @[el2_lsu_bus_buffer.scala 537:29] - node _T_4271 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 539:49] - node _T_4272 = or(_T_4271, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 539:70] - buf_state_en[3] <= _T_4272 @[el2_lsu_bus_buffer.scala 539:25] + node _T_4256 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 502:60] + node _T_4257 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 502:86] + node _T_4258 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 502:101] + node _T_4259 = bits(_T_4258, 0, 0) @[el2_lsu_bus_buffer.scala 502:101] + node _T_4260 = or(_T_4257, _T_4259) @[el2_lsu_bus_buffer.scala 502:90] + node _T_4261 = or(_T_4260, any_done_wait_state) @[el2_lsu_bus_buffer.scala 502:118] + node _T_4262 = mux(_T_4261, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 502:75] + node _T_4263 = mux(_T_4256, UInt<3>("h00"), _T_4262) @[el2_lsu_bus_buffer.scala 502:31] + buf_nxtstate[3] <= _T_4263 @[el2_lsu_bus_buffer.scala 502:25] + node _T_4264 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 503:66] + node _T_4265 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 504:21] + node _T_4266 = bits(_T_4265, 0, 0) @[el2_lsu_bus_buffer.scala 504:21] + node _T_4267 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[el2_lsu_bus_buffer.scala 504:58] + node _T_4268 = and(_T_4266, _T_4267) @[el2_lsu_bus_buffer.scala 504:38] + node _T_4269 = or(_T_4264, _T_4268) @[el2_lsu_bus_buffer.scala 503:95] + node _T_4270 = and(bus_rsp_read, _T_4269) @[el2_lsu_bus_buffer.scala 503:45] + buf_state_bus_en[3] <= _T_4270 @[el2_lsu_bus_buffer.scala 503:29] + node _T_4271 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 505:49] + node _T_4272 = or(_T_4271, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:70] + buf_state_en[3] <= _T_4272 @[el2_lsu_bus_buffer.scala 505:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4273 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30] when _T_4273 : @[Conditional.scala 39:67] - node _T_4274 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 542:60] - node _T_4275 = mux(_T_4274, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 542:31] - buf_nxtstate[3] <= _T_4275 @[el2_lsu_bus_buffer.scala 542:25] - node _T_4276 = eq(RspPtr, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 543:37] - node _T_4277 = eq(buf_dualtag[3], RspPtr) @[el2_lsu_bus_buffer.scala 543:98] - node _T_4278 = and(buf_dual[3], _T_4277) @[el2_lsu_bus_buffer.scala 543:80] - node _T_4279 = or(_T_4276, _T_4278) @[el2_lsu_bus_buffer.scala 543:65] - node _T_4280 = or(_T_4279, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 543:112] - buf_state_en[3] <= _T_4280 @[el2_lsu_bus_buffer.scala 543:25] + node _T_4274 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 508:60] + node _T_4275 = mux(_T_4274, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 508:31] + buf_nxtstate[3] <= _T_4275 @[el2_lsu_bus_buffer.scala 508:25] + node _T_4276 = eq(RspPtr, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 509:37] + node _T_4277 = eq(buf_dualtag[3], RspPtr) @[el2_lsu_bus_buffer.scala 509:98] + node _T_4278 = and(buf_dual[3], _T_4277) @[el2_lsu_bus_buffer.scala 509:80] + node _T_4279 = or(_T_4276, _T_4278) @[el2_lsu_bus_buffer.scala 509:65] + node _T_4280 = or(_T_4279, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 509:112] + buf_state_en[3] <= _T_4280 @[el2_lsu_bus_buffer.scala 509:25] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_4281 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30] when _T_4281 : @[Conditional.scala 39:67] - buf_nxtstate[3] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 546:25] - buf_rst[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:20] - buf_state_en[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 548:25] - buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 549:25] - buf_ldfwd_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 550:25] + buf_nxtstate[3] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 512:25] + buf_rst[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 513:20] + buf_state_en[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 514:25] + buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 515:25] + buf_ldfwd_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 516:25] skip @[Conditional.scala 39:67] - node _T_4282 = bits(buf_state_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 553:108] + node _T_4282 = bits(buf_state_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 519:108] reg _T_4283 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4282 : @[Reg.scala 28:19] _T_4283 <= buf_nxtstate[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_state[3] <= _T_4283 @[el2_lsu_bus_buffer.scala 553:18] - reg _T_4284 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:60] - _T_4284 <= buf_age_in_3 @[el2_lsu_bus_buffer.scala 554:60] - buf_ageQ[3] <= _T_4284 @[el2_lsu_bus_buffer.scala 554:17] - reg _T_4285 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 555:63] - _T_4285 <= buf_rspage_in[3] @[el2_lsu_bus_buffer.scala 555:63] - buf_rspageQ[3] <= _T_4285 @[el2_lsu_bus_buffer.scala 555:20] - node _T_4286 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 556:109] + buf_state[3] <= _T_4283 @[el2_lsu_bus_buffer.scala 519:18] + reg _T_4284 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 520:60] + _T_4284 <= buf_age_in_3 @[el2_lsu_bus_buffer.scala 520:60] + buf_ageQ[3] <= _T_4284 @[el2_lsu_bus_buffer.scala 520:17] + reg _T_4285 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 521:63] + _T_4285 <= buf_rspage_in[3] @[el2_lsu_bus_buffer.scala 521:63] + buf_rspageQ[3] <= _T_4285 @[el2_lsu_bus_buffer.scala 521:20] + node _T_4286 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 522:109] reg _T_4287 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4286 : @[Reg.scala 28:19] _T_4287 <= buf_dualtag_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualtag[3] <= _T_4287 @[el2_lsu_bus_buffer.scala 556:20] - node _T_4288 = bits(buf_dual_in, 3, 3) @[el2_lsu_bus_buffer.scala 557:74] - node _T_4289 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 557:107] + buf_dualtag[3] <= _T_4287 @[el2_lsu_bus_buffer.scala 522:20] + node _T_4288 = bits(buf_dual_in, 3, 3) @[el2_lsu_bus_buffer.scala 523:74] + node _T_4289 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 523:107] reg _T_4290 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4289 : @[Reg.scala 28:19] _T_4290 <= _T_4288 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dual[3] <= _T_4290 @[el2_lsu_bus_buffer.scala 557:17] - node _T_4291 = bits(buf_samedw_in, 3, 3) @[el2_lsu_bus_buffer.scala 558:78] - node _T_4292 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 558:111] + buf_dual[3] <= _T_4290 @[el2_lsu_bus_buffer.scala 523:17] + node _T_4291 = bits(buf_samedw_in, 3, 3) @[el2_lsu_bus_buffer.scala 524:78] + node _T_4292 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 524:111] reg _T_4293 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4292 : @[Reg.scala 28:19] _T_4293 <= _T_4291 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_samedw[3] <= _T_4293 @[el2_lsu_bus_buffer.scala 558:19] - node _T_4294 = bits(buf_nomerge_in, 3, 3) @[el2_lsu_bus_buffer.scala 559:80] - node _T_4295 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 559:113] + buf_samedw[3] <= _T_4293 @[el2_lsu_bus_buffer.scala 524:19] + node _T_4294 = bits(buf_nomerge_in, 3, 3) @[el2_lsu_bus_buffer.scala 525:80] + node _T_4295 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 525:113] reg _T_4296 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4295 : @[Reg.scala 28:19] _T_4296 <= _T_4294 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_nomerge[3] <= _T_4296 @[el2_lsu_bus_buffer.scala 559:20] - node _T_4297 = bits(buf_dualhi_in, 3, 3) @[el2_lsu_bus_buffer.scala 560:78] - node _T_4298 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 560:111] + buf_nomerge[3] <= _T_4296 @[el2_lsu_bus_buffer.scala 525:20] + node _T_4297 = bits(buf_dualhi_in, 3, 3) @[el2_lsu_bus_buffer.scala 526:78] + node _T_4298 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 526:111] reg _T_4299 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4298 : @[Reg.scala 28:19] _T_4299 <= _T_4297 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_dualhi[3] <= _T_4299 @[el2_lsu_bus_buffer.scala 560:19] - node _T_4300 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 563:131] + buf_dualhi[3] <= _T_4299 @[el2_lsu_bus_buffer.scala 526:19] + node _T_4300 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 529:131] reg _T_4301 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4300 : @[Reg.scala 28:19] _T_4301 <= buf_ldfwd_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4302 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 563:131] + node _T_4302 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 529:131] reg _T_4303 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4302 : @[Reg.scala 28:19] _T_4303 <= buf_ldfwd_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4304 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 563:131] + node _T_4304 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 529:131] reg _T_4305 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4304 : @[Reg.scala 28:19] _T_4305 <= buf_ldfwd_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4306 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 563:131] + node _T_4306 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 529:131] reg _T_4307 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4306 : @[Reg.scala 28:19] _T_4307 <= buf_ldfwd_in[3] @[Reg.scala 28:23] @@ -13621,51 +13621,51 @@ circuit el2_lsu : node _T_4308 = cat(_T_4307, _T_4305) @[Cat.scala 29:58] node _T_4309 = cat(_T_4308, _T_4303) @[Cat.scala 29:58] node _T_4310 = cat(_T_4309, _T_4301) @[Cat.scala 29:58] - buf_ldfwd <= _T_4310 @[el2_lsu_bus_buffer.scala 563:13] - node _T_4311 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 564:132] + buf_ldfwd <= _T_4310 @[el2_lsu_bus_buffer.scala 529:13] + node _T_4311 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 530:132] reg _T_4312 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4311 : @[Reg.scala 28:19] _T_4312 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4313 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 564:132] + node _T_4313 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 530:132] reg _T_4314 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4313 : @[Reg.scala 28:19] _T_4314 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4315 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 564:132] + node _T_4315 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 530:132] reg _T_4316 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4315 : @[Reg.scala 28:19] _T_4316 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4317 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 564:132] + node _T_4317 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 530:132] reg _T_4318 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4317 : @[Reg.scala 28:19] _T_4318 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_ldfwdtag[0] <= _T_4312 @[el2_lsu_bus_buffer.scala 564:16] - buf_ldfwdtag[1] <= _T_4314 @[el2_lsu_bus_buffer.scala 564:16] - buf_ldfwdtag[2] <= _T_4316 @[el2_lsu_bus_buffer.scala 564:16] - buf_ldfwdtag[3] <= _T_4318 @[el2_lsu_bus_buffer.scala 564:16] - node _T_4319 = bits(buf_sideeffect_in, 0, 0) @[el2_lsu_bus_buffer.scala 565:105] - node _T_4320 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 565:138] + buf_ldfwdtag[0] <= _T_4312 @[el2_lsu_bus_buffer.scala 530:16] + buf_ldfwdtag[1] <= _T_4314 @[el2_lsu_bus_buffer.scala 530:16] + buf_ldfwdtag[2] <= _T_4316 @[el2_lsu_bus_buffer.scala 530:16] + buf_ldfwdtag[3] <= _T_4318 @[el2_lsu_bus_buffer.scala 530:16] + node _T_4319 = bits(buf_sideeffect_in, 0, 0) @[el2_lsu_bus_buffer.scala 531:105] + node _T_4320 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 531:138] reg _T_4321 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4320 : @[Reg.scala 28:19] _T_4321 <= _T_4319 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4322 = bits(buf_sideeffect_in, 1, 1) @[el2_lsu_bus_buffer.scala 565:105] - node _T_4323 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 565:138] + node _T_4322 = bits(buf_sideeffect_in, 1, 1) @[el2_lsu_bus_buffer.scala 531:105] + node _T_4323 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 531:138] reg _T_4324 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4323 : @[Reg.scala 28:19] _T_4324 <= _T_4322 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4325 = bits(buf_sideeffect_in, 2, 2) @[el2_lsu_bus_buffer.scala 565:105] - node _T_4326 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 565:138] + node _T_4325 = bits(buf_sideeffect_in, 2, 2) @[el2_lsu_bus_buffer.scala 531:105] + node _T_4326 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 531:138] reg _T_4327 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4326 : @[Reg.scala 28:19] _T_4327 <= _T_4325 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4328 = bits(buf_sideeffect_in, 3, 3) @[el2_lsu_bus_buffer.scala 565:105] - node _T_4329 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 565:138] + node _T_4328 = bits(buf_sideeffect_in, 3, 3) @[el2_lsu_bus_buffer.scala 531:105] + node _T_4329 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 531:138] reg _T_4330 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4329 : @[Reg.scala 28:19] _T_4330 <= _T_4328 @[Reg.scala 28:23] @@ -13673,27 +13673,27 @@ circuit el2_lsu : node _T_4331 = cat(_T_4330, _T_4327) @[Cat.scala 29:58] node _T_4332 = cat(_T_4331, _T_4324) @[Cat.scala 29:58] node _T_4333 = cat(_T_4332, _T_4321) @[Cat.scala 29:58] - buf_sideeffect <= _T_4333 @[el2_lsu_bus_buffer.scala 565:18] - node _T_4334 = bits(buf_unsign_in, 0, 0) @[el2_lsu_bus_buffer.scala 566:97] - node _T_4335 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 566:130] + buf_sideeffect <= _T_4333 @[el2_lsu_bus_buffer.scala 531:18] + node _T_4334 = bits(buf_unsign_in, 0, 0) @[el2_lsu_bus_buffer.scala 532:97] + node _T_4335 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 532:130] reg _T_4336 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4335 : @[Reg.scala 28:19] _T_4336 <= _T_4334 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4337 = bits(buf_unsign_in, 1, 1) @[el2_lsu_bus_buffer.scala 566:97] - node _T_4338 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 566:130] + node _T_4337 = bits(buf_unsign_in, 1, 1) @[el2_lsu_bus_buffer.scala 532:97] + node _T_4338 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 532:130] reg _T_4339 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4338 : @[Reg.scala 28:19] _T_4339 <= _T_4337 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4340 = bits(buf_unsign_in, 2, 2) @[el2_lsu_bus_buffer.scala 566:97] - node _T_4341 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 566:130] + node _T_4340 = bits(buf_unsign_in, 2, 2) @[el2_lsu_bus_buffer.scala 532:97] + node _T_4341 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 532:130] reg _T_4342 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4341 : @[Reg.scala 28:19] _T_4342 <= _T_4340 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4343 = bits(buf_unsign_in, 3, 3) @[el2_lsu_bus_buffer.scala 566:97] - node _T_4344 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 566:130] + node _T_4343 = bits(buf_unsign_in, 3, 3) @[el2_lsu_bus_buffer.scala 532:97] + node _T_4344 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 532:130] reg _T_4345 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4344 : @[Reg.scala 28:19] _T_4345 <= _T_4343 @[Reg.scala 28:23] @@ -13701,27 +13701,27 @@ circuit el2_lsu : node _T_4346 = cat(_T_4345, _T_4342) @[Cat.scala 29:58] node _T_4347 = cat(_T_4346, _T_4339) @[Cat.scala 29:58] node _T_4348 = cat(_T_4347, _T_4336) @[Cat.scala 29:58] - buf_unsign <= _T_4348 @[el2_lsu_bus_buffer.scala 566:14] - node _T_4349 = bits(buf_write_in, 0, 0) @[el2_lsu_bus_buffer.scala 567:95] - node _T_4350 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 567:128] + buf_unsign <= _T_4348 @[el2_lsu_bus_buffer.scala 532:14] + node _T_4349 = bits(buf_write_in, 0, 0) @[el2_lsu_bus_buffer.scala 533:95] + node _T_4350 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 533:128] reg _T_4351 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4350 : @[Reg.scala 28:19] _T_4351 <= _T_4349 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4352 = bits(buf_write_in, 1, 1) @[el2_lsu_bus_buffer.scala 567:95] - node _T_4353 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 567:128] + node _T_4352 = bits(buf_write_in, 1, 1) @[el2_lsu_bus_buffer.scala 533:95] + node _T_4353 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 533:128] reg _T_4354 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4353 : @[Reg.scala 28:19] _T_4354 <= _T_4352 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4355 = bits(buf_write_in, 2, 2) @[el2_lsu_bus_buffer.scala 567:95] - node _T_4356 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 567:128] + node _T_4355 = bits(buf_write_in, 2, 2) @[el2_lsu_bus_buffer.scala 533:95] + node _T_4356 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 533:128] reg _T_4357 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4356 : @[Reg.scala 28:19] _T_4357 <= _T_4355 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4358 = bits(buf_write_in, 3, 3) @[el2_lsu_bus_buffer.scala 567:95] - node _T_4359 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 567:128] + node _T_4358 = bits(buf_write_in, 3, 3) @[el2_lsu_bus_buffer.scala 533:95] + node _T_4359 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 533:128] reg _T_4360 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4359 : @[Reg.scala 28:19] _T_4360 <= _T_4358 @[Reg.scala 28:23] @@ -13729,32 +13729,32 @@ circuit el2_lsu : node _T_4361 = cat(_T_4360, _T_4357) @[Cat.scala 29:58] node _T_4362 = cat(_T_4361, _T_4354) @[Cat.scala 29:58] node _T_4363 = cat(_T_4362, _T_4351) @[Cat.scala 29:58] - buf_write <= _T_4363 @[el2_lsu_bus_buffer.scala 567:13] - node _T_4364 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 568:117] + buf_write <= _T_4363 @[el2_lsu_bus_buffer.scala 533:13] + node _T_4364 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 534:117] reg _T_4365 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4364 : @[Reg.scala 28:19] _T_4365 <= buf_sz_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4366 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 568:117] + node _T_4366 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 534:117] reg _T_4367 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4366 : @[Reg.scala 28:19] _T_4367 <= buf_sz_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4368 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 568:117] + node _T_4368 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 534:117] reg _T_4369 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4368 : @[Reg.scala 28:19] _T_4369 <= buf_sz_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4370 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 568:117] + node _T_4370 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 534:117] reg _T_4371 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4370 : @[Reg.scala 28:19] _T_4371 <= buf_sz_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_sz[0] <= _T_4365 @[el2_lsu_bus_buffer.scala 568:10] - buf_sz[1] <= _T_4367 @[el2_lsu_bus_buffer.scala 568:10] - buf_sz[2] <= _T_4369 @[el2_lsu_bus_buffer.scala 568:10] - buf_sz[3] <= _T_4371 @[el2_lsu_bus_buffer.scala 568:10] - node _T_4372 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 569:80] + buf_sz[0] <= _T_4365 @[el2_lsu_bus_buffer.scala 534:10] + buf_sz[1] <= _T_4367 @[el2_lsu_bus_buffer.scala 534:10] + buf_sz[2] <= _T_4369 @[el2_lsu_bus_buffer.scala 534:10] + buf_sz[3] <= _T_4371 @[el2_lsu_bus_buffer.scala 534:10] + node _T_4372 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 535:80] inst rvclkhdr_4 of rvclkhdr_28 @[el2_lib.scala 508:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -13763,7 +13763,7 @@ circuit el2_lsu : rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_4373 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_4373 <= buf_addr_in[0] @[el2_lib.scala 514:16] - node _T_4374 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 569:80] + node _T_4374 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 535:80] inst rvclkhdr_5 of rvclkhdr_29 @[el2_lib.scala 508:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset @@ -13772,7 +13772,7 @@ circuit el2_lsu : rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_4375 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_4375 <= buf_addr_in[1] @[el2_lib.scala 514:16] - node _T_4376 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 569:80] + node _T_4376 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 535:80] inst rvclkhdr_6 of rvclkhdr_30 @[el2_lib.scala 508:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset @@ -13781,7 +13781,7 @@ circuit el2_lsu : rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_4377 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_4377 <= buf_addr_in[2] @[el2_lib.scala 514:16] - node _T_4378 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 569:80] + node _T_4378 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 535:80] inst rvclkhdr_7 of rvclkhdr_31 @[el2_lib.scala 508:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset @@ -13790,34 +13790,34 @@ circuit el2_lsu : rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_4379 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_4379 <= buf_addr_in[3] @[el2_lib.scala 514:16] - buf_addr[0] <= _T_4373 @[el2_lsu_bus_buffer.scala 569:12] - buf_addr[1] <= _T_4375 @[el2_lsu_bus_buffer.scala 569:12] - buf_addr[2] <= _T_4377 @[el2_lsu_bus_buffer.scala 569:12] - buf_addr[3] <= _T_4379 @[el2_lsu_bus_buffer.scala 569:12] - node _T_4380 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 570:125] + buf_addr[0] <= _T_4373 @[el2_lsu_bus_buffer.scala 535:12] + buf_addr[1] <= _T_4375 @[el2_lsu_bus_buffer.scala 535:12] + buf_addr[2] <= _T_4377 @[el2_lsu_bus_buffer.scala 535:12] + buf_addr[3] <= _T_4379 @[el2_lsu_bus_buffer.scala 535:12] + node _T_4380 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 536:125] reg _T_4381 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4380 : @[Reg.scala 28:19] _T_4381 <= buf_byteen_in[0] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4382 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 570:125] + node _T_4382 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 536:125] reg _T_4383 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4382 : @[Reg.scala 28:19] _T_4383 <= buf_byteen_in[1] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4384 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 570:125] + node _T_4384 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 536:125] reg _T_4385 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4384 : @[Reg.scala 28:19] _T_4385 <= buf_byteen_in[2] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_4386 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 570:125] + node _T_4386 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 536:125] reg _T_4387 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4386 : @[Reg.scala 28:19] _T_4387 <= buf_byteen_in[3] @[Reg.scala 28:23] skip @[Reg.scala 28:19] - buf_byteen[0] <= _T_4381 @[el2_lsu_bus_buffer.scala 570:14] - buf_byteen[1] <= _T_4383 @[el2_lsu_bus_buffer.scala 570:14] - buf_byteen[2] <= _T_4385 @[el2_lsu_bus_buffer.scala 570:14] - buf_byteen[3] <= _T_4387 @[el2_lsu_bus_buffer.scala 570:14] + buf_byteen[0] <= _T_4381 @[el2_lsu_bus_buffer.scala 536:14] + buf_byteen[1] <= _T_4383 @[el2_lsu_bus_buffer.scala 536:14] + buf_byteen[2] <= _T_4385 @[el2_lsu_bus_buffer.scala 536:14] + buf_byteen[3] <= _T_4387 @[el2_lsu_bus_buffer.scala 536:14] inst rvclkhdr_8 of rvclkhdr_32 @[el2_lib.scala 508:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset @@ -13850,175 +13850,175 @@ circuit el2_lsu : rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24] reg _T_4391 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16] _T_4391 <= buf_data_in[3] @[el2_lib.scala 514:16] - buf_data[0] <= _T_4388 @[el2_lsu_bus_buffer.scala 571:12] - buf_data[1] <= _T_4389 @[el2_lsu_bus_buffer.scala 571:12] - buf_data[2] <= _T_4390 @[el2_lsu_bus_buffer.scala 571:12] - buf_data[3] <= _T_4391 @[el2_lsu_bus_buffer.scala 571:12] - node _T_4392 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 572:119] - node _T_4393 = mux(buf_error_en[0], UInt<1>("h01"), _T_4392) @[el2_lsu_bus_buffer.scala 572:84] - node _T_4394 = eq(buf_rst[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 572:126] - node _T_4395 = and(_T_4393, _T_4394) @[el2_lsu_bus_buffer.scala 572:124] - reg _T_4396 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 572:80] - _T_4396 <= _T_4395 @[el2_lsu_bus_buffer.scala 572:80] - node _T_4397 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 572:119] - node _T_4398 = mux(buf_error_en[1], UInt<1>("h01"), _T_4397) @[el2_lsu_bus_buffer.scala 572:84] - node _T_4399 = eq(buf_rst[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 572:126] - node _T_4400 = and(_T_4398, _T_4399) @[el2_lsu_bus_buffer.scala 572:124] - reg _T_4401 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 572:80] - _T_4401 <= _T_4400 @[el2_lsu_bus_buffer.scala 572:80] - node _T_4402 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 572:119] - node _T_4403 = mux(buf_error_en[2], UInt<1>("h01"), _T_4402) @[el2_lsu_bus_buffer.scala 572:84] - node _T_4404 = eq(buf_rst[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 572:126] - node _T_4405 = and(_T_4403, _T_4404) @[el2_lsu_bus_buffer.scala 572:124] - reg _T_4406 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 572:80] - _T_4406 <= _T_4405 @[el2_lsu_bus_buffer.scala 572:80] - node _T_4407 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 572:119] - node _T_4408 = mux(buf_error_en[3], UInt<1>("h01"), _T_4407) @[el2_lsu_bus_buffer.scala 572:84] - node _T_4409 = eq(buf_rst[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 572:126] - node _T_4410 = and(_T_4408, _T_4409) @[el2_lsu_bus_buffer.scala 572:124] - reg _T_4411 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 572:80] - _T_4411 <= _T_4410 @[el2_lsu_bus_buffer.scala 572:80] + buf_data[0] <= _T_4388 @[el2_lsu_bus_buffer.scala 537:12] + buf_data[1] <= _T_4389 @[el2_lsu_bus_buffer.scala 537:12] + buf_data[2] <= _T_4390 @[el2_lsu_bus_buffer.scala 537:12] + buf_data[3] <= _T_4391 @[el2_lsu_bus_buffer.scala 537:12] + node _T_4392 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 538:119] + node _T_4393 = mux(buf_error_en[0], UInt<1>("h01"), _T_4392) @[el2_lsu_bus_buffer.scala 538:84] + node _T_4394 = eq(buf_rst[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:126] + node _T_4395 = and(_T_4393, _T_4394) @[el2_lsu_bus_buffer.scala 538:124] + reg _T_4396 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 538:80] + _T_4396 <= _T_4395 @[el2_lsu_bus_buffer.scala 538:80] + node _T_4397 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 538:119] + node _T_4398 = mux(buf_error_en[1], UInt<1>("h01"), _T_4397) @[el2_lsu_bus_buffer.scala 538:84] + node _T_4399 = eq(buf_rst[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:126] + node _T_4400 = and(_T_4398, _T_4399) @[el2_lsu_bus_buffer.scala 538:124] + reg _T_4401 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 538:80] + _T_4401 <= _T_4400 @[el2_lsu_bus_buffer.scala 538:80] + node _T_4402 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 538:119] + node _T_4403 = mux(buf_error_en[2], UInt<1>("h01"), _T_4402) @[el2_lsu_bus_buffer.scala 538:84] + node _T_4404 = eq(buf_rst[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:126] + node _T_4405 = and(_T_4403, _T_4404) @[el2_lsu_bus_buffer.scala 538:124] + reg _T_4406 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 538:80] + _T_4406 <= _T_4405 @[el2_lsu_bus_buffer.scala 538:80] + node _T_4407 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 538:119] + node _T_4408 = mux(buf_error_en[3], UInt<1>("h01"), _T_4407) @[el2_lsu_bus_buffer.scala 538:84] + node _T_4409 = eq(buf_rst[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:126] + node _T_4410 = and(_T_4408, _T_4409) @[el2_lsu_bus_buffer.scala 538:124] + reg _T_4411 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 538:80] + _T_4411 <= _T_4410 @[el2_lsu_bus_buffer.scala 538:80] node _T_4412 = cat(_T_4411, _T_4406) @[Cat.scala 29:58] node _T_4413 = cat(_T_4412, _T_4401) @[Cat.scala 29:58] node _T_4414 = cat(_T_4413, _T_4396) @[Cat.scala 29:58] - buf_error <= _T_4414 @[el2_lsu_bus_buffer.scala 572:13] + buf_error <= _T_4414 @[el2_lsu_bus_buffer.scala 538:13] node _T_4415 = cat(io.lsu_busreq_m, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_4416 = mux(io.ldst_dual_m, _T_4415, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 575:28] + node _T_4416 = mux(io.ldst_dual_m, _T_4415, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 541:28] node _T_4417 = cat(io.lsu_busreq_r, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_4418 = mux(io.ldst_dual_r, _T_4417, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 575:94] - node _T_4419 = add(_T_4416, _T_4418) @[el2_lsu_bus_buffer.scala 575:88] - node _T_4420 = add(_T_4419, ibuf_valid) @[el2_lsu_bus_buffer.scala 575:154] - node _T_4421 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 575:190] - node _T_4422 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 575:190] - node _T_4423 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 575:190] - node _T_4424 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 575:190] - node _T_4425 = add(_T_4421, _T_4422) @[el2_lsu_bus_buffer.scala 575:217] - node _T_4426 = add(_T_4425, _T_4423) @[el2_lsu_bus_buffer.scala 575:217] - node _T_4427 = add(_T_4426, _T_4424) @[el2_lsu_bus_buffer.scala 575:217] - node _T_4428 = add(_T_4420, _T_4427) @[el2_lsu_bus_buffer.scala 575:169] - node buf_numvld_any = tail(_T_4428, 1) @[el2_lsu_bus_buffer.scala 575:169] - node _T_4429 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 576:60] - node _T_4430 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:79] - node _T_4431 = and(_T_4429, _T_4430) @[el2_lsu_bus_buffer.scala 576:64] - node _T_4432 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:91] - node _T_4433 = and(_T_4431, _T_4432) @[el2_lsu_bus_buffer.scala 576:89] - node _T_4434 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 576:60] - node _T_4435 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:79] - node _T_4436 = and(_T_4434, _T_4435) @[el2_lsu_bus_buffer.scala 576:64] - node _T_4437 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:91] - node _T_4438 = and(_T_4436, _T_4437) @[el2_lsu_bus_buffer.scala 576:89] - node _T_4439 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 576:60] - node _T_4440 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:79] - node _T_4441 = and(_T_4439, _T_4440) @[el2_lsu_bus_buffer.scala 576:64] - node _T_4442 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:91] - node _T_4443 = and(_T_4441, _T_4442) @[el2_lsu_bus_buffer.scala 576:89] - node _T_4444 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 576:60] - node _T_4445 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:79] - node _T_4446 = and(_T_4444, _T_4445) @[el2_lsu_bus_buffer.scala 576:64] - node _T_4447 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:91] - node _T_4448 = and(_T_4446, _T_4447) @[el2_lsu_bus_buffer.scala 576:89] - node _T_4449 = add(_T_4448, _T_4443) @[el2_lsu_bus_buffer.scala 576:142] - node _T_4450 = add(_T_4449, _T_4438) @[el2_lsu_bus_buffer.scala 576:142] - node _T_4451 = add(_T_4450, _T_4433) @[el2_lsu_bus_buffer.scala 576:142] - buf_numvld_wrcmd_any <= _T_4451 @[el2_lsu_bus_buffer.scala 576:24] - node _T_4452 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:63] - node _T_4453 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:75] - node _T_4454 = and(_T_4452, _T_4453) @[el2_lsu_bus_buffer.scala 577:73] - node _T_4455 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:63] - node _T_4456 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:75] - node _T_4457 = and(_T_4455, _T_4456) @[el2_lsu_bus_buffer.scala 577:73] - node _T_4458 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:63] - node _T_4459 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:75] - node _T_4460 = and(_T_4458, _T_4459) @[el2_lsu_bus_buffer.scala 577:73] - node _T_4461 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:63] - node _T_4462 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:75] - node _T_4463 = and(_T_4461, _T_4462) @[el2_lsu_bus_buffer.scala 577:73] - node _T_4464 = add(_T_4463, _T_4460) @[el2_lsu_bus_buffer.scala 577:126] - node _T_4465 = add(_T_4464, _T_4457) @[el2_lsu_bus_buffer.scala 577:126] - node _T_4466 = add(_T_4465, _T_4454) @[el2_lsu_bus_buffer.scala 577:126] - buf_numvld_cmd_any <= _T_4466 @[el2_lsu_bus_buffer.scala 577:22] - node _T_4467 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 578:63] - node _T_4468 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 578:90] - node _T_4469 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 578:102] - node _T_4470 = and(_T_4468, _T_4469) @[el2_lsu_bus_buffer.scala 578:100] - node _T_4471 = or(_T_4467, _T_4470) @[el2_lsu_bus_buffer.scala 578:74] - node _T_4472 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 578:63] - node _T_4473 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 578:90] - node _T_4474 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 578:102] - node _T_4475 = and(_T_4473, _T_4474) @[el2_lsu_bus_buffer.scala 578:100] - node _T_4476 = or(_T_4472, _T_4475) @[el2_lsu_bus_buffer.scala 578:74] - node _T_4477 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 578:63] - node _T_4478 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 578:90] - node _T_4479 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 578:102] - node _T_4480 = and(_T_4478, _T_4479) @[el2_lsu_bus_buffer.scala 578:100] - node _T_4481 = or(_T_4477, _T_4480) @[el2_lsu_bus_buffer.scala 578:74] - node _T_4482 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 578:63] - node _T_4483 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 578:90] - node _T_4484 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 578:102] - node _T_4485 = and(_T_4483, _T_4484) @[el2_lsu_bus_buffer.scala 578:100] - node _T_4486 = or(_T_4482, _T_4485) @[el2_lsu_bus_buffer.scala 578:74] - node _T_4487 = add(_T_4486, _T_4481) @[el2_lsu_bus_buffer.scala 578:154] - node _T_4488 = add(_T_4487, _T_4476) @[el2_lsu_bus_buffer.scala 578:154] - node _T_4489 = add(_T_4488, _T_4471) @[el2_lsu_bus_buffer.scala 578:154] - buf_numvld_pend_any <= _T_4489 @[el2_lsu_bus_buffer.scala 578:23] - node _T_4490 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 579:61] - node _T_4491 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 579:61] - node _T_4492 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 579:61] - node _T_4493 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 579:61] - node _T_4494 = or(_T_4493, _T_4492) @[el2_lsu_bus_buffer.scala 579:93] - node _T_4495 = or(_T_4494, _T_4491) @[el2_lsu_bus_buffer.scala 579:93] - node _T_4496 = or(_T_4495, _T_4490) @[el2_lsu_bus_buffer.scala 579:93] - any_done_wait_state <= _T_4496 @[el2_lsu_bus_buffer.scala 579:23] - node _T_4497 = orr(buf_numvld_pend_any) @[el2_lsu_bus_buffer.scala 580:53] - io.lsu_bus_buffer_pend_any <= _T_4497 @[el2_lsu_bus_buffer.scala 580:30] - node _T_4498 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[el2_lsu_bus_buffer.scala 581:52] - node _T_4499 = geq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 581:92] - node _T_4500 = eq(buf_numvld_any, UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 581:121] - node _T_4501 = mux(_T_4498, _T_4499, _T_4500) @[el2_lsu_bus_buffer.scala 581:36] - io.lsu_bus_buffer_full_any <= _T_4501 @[el2_lsu_bus_buffer.scala 581:30] - node _T_4502 = orr(buf_state[0]) @[el2_lsu_bus_buffer.scala 582:52] - node _T_4503 = orr(buf_state[1]) @[el2_lsu_bus_buffer.scala 582:52] - node _T_4504 = orr(buf_state[2]) @[el2_lsu_bus_buffer.scala 582:52] - node _T_4505 = orr(buf_state[3]) @[el2_lsu_bus_buffer.scala 582:52] - node _T_4506 = or(_T_4502, _T_4503) @[el2_lsu_bus_buffer.scala 582:65] - node _T_4507 = or(_T_4506, _T_4504) @[el2_lsu_bus_buffer.scala 582:65] - node _T_4508 = or(_T_4507, _T_4505) @[el2_lsu_bus_buffer.scala 582:65] - node _T_4509 = eq(_T_4508, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 582:34] - node _T_4510 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 582:72] - node _T_4511 = and(_T_4509, _T_4510) @[el2_lsu_bus_buffer.scala 582:70] - node _T_4512 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 582:86] - node _T_4513 = and(_T_4511, _T_4512) @[el2_lsu_bus_buffer.scala 582:84] - io.lsu_bus_buffer_empty_any <= _T_4513 @[el2_lsu_bus_buffer.scala 582:31] - node _T_4514 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[el2_lsu_bus_buffer.scala 584:51] - node _T_4515 = and(_T_4514, io.lsu_pkt_m.bits.load) @[el2_lsu_bus_buffer.scala 584:72] - node _T_4516 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 584:99] - node _T_4517 = and(_T_4515, _T_4516) @[el2_lsu_bus_buffer.scala 584:97] - node _T_4518 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 584:116] - node _T_4519 = and(_T_4517, _T_4518) @[el2_lsu_bus_buffer.scala 584:114] - io.lsu_nonblock_load_valid_m <= _T_4519 @[el2_lsu_bus_buffer.scala 584:32] - io.lsu_nonblock_load_tag_m <= WrPtr0_m @[el2_lsu_bus_buffer.scala 585:30] + node _T_4418 = mux(io.ldst_dual_r, _T_4417, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 541:94] + node _T_4419 = add(_T_4416, _T_4418) @[el2_lsu_bus_buffer.scala 541:88] + node _T_4420 = add(_T_4419, ibuf_valid) @[el2_lsu_bus_buffer.scala 541:154] + node _T_4421 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 541:190] + node _T_4422 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 541:190] + node _T_4423 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 541:190] + node _T_4424 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 541:190] + node _T_4425 = add(_T_4421, _T_4422) @[el2_lsu_bus_buffer.scala 541:217] + node _T_4426 = add(_T_4425, _T_4423) @[el2_lsu_bus_buffer.scala 541:217] + node _T_4427 = add(_T_4426, _T_4424) @[el2_lsu_bus_buffer.scala 541:217] + node _T_4428 = add(_T_4420, _T_4427) @[el2_lsu_bus_buffer.scala 541:169] + node buf_numvld_any = tail(_T_4428, 1) @[el2_lsu_bus_buffer.scala 541:169] + node _T_4429 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 542:60] + node _T_4430 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 542:79] + node _T_4431 = and(_T_4429, _T_4430) @[el2_lsu_bus_buffer.scala 542:64] + node _T_4432 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 542:91] + node _T_4433 = and(_T_4431, _T_4432) @[el2_lsu_bus_buffer.scala 542:89] + node _T_4434 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 542:60] + node _T_4435 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 542:79] + node _T_4436 = and(_T_4434, _T_4435) @[el2_lsu_bus_buffer.scala 542:64] + node _T_4437 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 542:91] + node _T_4438 = and(_T_4436, _T_4437) @[el2_lsu_bus_buffer.scala 542:89] + node _T_4439 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 542:60] + node _T_4440 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 542:79] + node _T_4441 = and(_T_4439, _T_4440) @[el2_lsu_bus_buffer.scala 542:64] + node _T_4442 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 542:91] + node _T_4443 = and(_T_4441, _T_4442) @[el2_lsu_bus_buffer.scala 542:89] + node _T_4444 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 542:60] + node _T_4445 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 542:79] + node _T_4446 = and(_T_4444, _T_4445) @[el2_lsu_bus_buffer.scala 542:64] + node _T_4447 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 542:91] + node _T_4448 = and(_T_4446, _T_4447) @[el2_lsu_bus_buffer.scala 542:89] + node _T_4449 = add(_T_4448, _T_4443) @[el2_lsu_bus_buffer.scala 542:142] + node _T_4450 = add(_T_4449, _T_4438) @[el2_lsu_bus_buffer.scala 542:142] + node _T_4451 = add(_T_4450, _T_4433) @[el2_lsu_bus_buffer.scala 542:142] + buf_numvld_wrcmd_any <= _T_4451 @[el2_lsu_bus_buffer.scala 542:24] + node _T_4452 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 543:63] + node _T_4453 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:75] + node _T_4454 = and(_T_4452, _T_4453) @[el2_lsu_bus_buffer.scala 543:73] + node _T_4455 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 543:63] + node _T_4456 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:75] + node _T_4457 = and(_T_4455, _T_4456) @[el2_lsu_bus_buffer.scala 543:73] + node _T_4458 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 543:63] + node _T_4459 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:75] + node _T_4460 = and(_T_4458, _T_4459) @[el2_lsu_bus_buffer.scala 543:73] + node _T_4461 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 543:63] + node _T_4462 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:75] + node _T_4463 = and(_T_4461, _T_4462) @[el2_lsu_bus_buffer.scala 543:73] + node _T_4464 = add(_T_4463, _T_4460) @[el2_lsu_bus_buffer.scala 543:126] + node _T_4465 = add(_T_4464, _T_4457) @[el2_lsu_bus_buffer.scala 543:126] + node _T_4466 = add(_T_4465, _T_4454) @[el2_lsu_bus_buffer.scala 543:126] + buf_numvld_cmd_any <= _T_4466 @[el2_lsu_bus_buffer.scala 543:22] + node _T_4467 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 544:63] + node _T_4468 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 544:90] + node _T_4469 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 544:102] + node _T_4470 = and(_T_4468, _T_4469) @[el2_lsu_bus_buffer.scala 544:100] + node _T_4471 = or(_T_4467, _T_4470) @[el2_lsu_bus_buffer.scala 544:74] + node _T_4472 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 544:63] + node _T_4473 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 544:90] + node _T_4474 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 544:102] + node _T_4475 = and(_T_4473, _T_4474) @[el2_lsu_bus_buffer.scala 544:100] + node _T_4476 = or(_T_4472, _T_4475) @[el2_lsu_bus_buffer.scala 544:74] + node _T_4477 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 544:63] + node _T_4478 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 544:90] + node _T_4479 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 544:102] + node _T_4480 = and(_T_4478, _T_4479) @[el2_lsu_bus_buffer.scala 544:100] + node _T_4481 = or(_T_4477, _T_4480) @[el2_lsu_bus_buffer.scala 544:74] + node _T_4482 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 544:63] + node _T_4483 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 544:90] + node _T_4484 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 544:102] + node _T_4485 = and(_T_4483, _T_4484) @[el2_lsu_bus_buffer.scala 544:100] + node _T_4486 = or(_T_4482, _T_4485) @[el2_lsu_bus_buffer.scala 544:74] + node _T_4487 = add(_T_4486, _T_4481) @[el2_lsu_bus_buffer.scala 544:154] + node _T_4488 = add(_T_4487, _T_4476) @[el2_lsu_bus_buffer.scala 544:154] + node _T_4489 = add(_T_4488, _T_4471) @[el2_lsu_bus_buffer.scala 544:154] + buf_numvld_pend_any <= _T_4489 @[el2_lsu_bus_buffer.scala 544:23] + node _T_4490 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 545:61] + node _T_4491 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 545:61] + node _T_4492 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 545:61] + node _T_4493 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 545:61] + node _T_4494 = or(_T_4493, _T_4492) @[el2_lsu_bus_buffer.scala 545:93] + node _T_4495 = or(_T_4494, _T_4491) @[el2_lsu_bus_buffer.scala 545:93] + node _T_4496 = or(_T_4495, _T_4490) @[el2_lsu_bus_buffer.scala 545:93] + any_done_wait_state <= _T_4496 @[el2_lsu_bus_buffer.scala 545:23] + node _T_4497 = orr(buf_numvld_pend_any) @[el2_lsu_bus_buffer.scala 546:53] + io.lsu_bus_buffer_pend_any <= _T_4497 @[el2_lsu_bus_buffer.scala 546:30] + node _T_4498 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[el2_lsu_bus_buffer.scala 547:52] + node _T_4499 = geq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 547:92] + node _T_4500 = eq(buf_numvld_any, UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 547:121] + node _T_4501 = mux(_T_4498, _T_4499, _T_4500) @[el2_lsu_bus_buffer.scala 547:36] + io.lsu_bus_buffer_full_any <= _T_4501 @[el2_lsu_bus_buffer.scala 547:30] + node _T_4502 = orr(buf_state[0]) @[el2_lsu_bus_buffer.scala 548:52] + node _T_4503 = orr(buf_state[1]) @[el2_lsu_bus_buffer.scala 548:52] + node _T_4504 = orr(buf_state[2]) @[el2_lsu_bus_buffer.scala 548:52] + node _T_4505 = orr(buf_state[3]) @[el2_lsu_bus_buffer.scala 548:52] + node _T_4506 = or(_T_4502, _T_4503) @[el2_lsu_bus_buffer.scala 548:65] + node _T_4507 = or(_T_4506, _T_4504) @[el2_lsu_bus_buffer.scala 548:65] + node _T_4508 = or(_T_4507, _T_4505) @[el2_lsu_bus_buffer.scala 548:65] + node _T_4509 = eq(_T_4508, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 548:34] + node _T_4510 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 548:72] + node _T_4511 = and(_T_4509, _T_4510) @[el2_lsu_bus_buffer.scala 548:70] + node _T_4512 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 548:86] + node _T_4513 = and(_T_4511, _T_4512) @[el2_lsu_bus_buffer.scala 548:84] + io.lsu_bus_buffer_empty_any <= _T_4513 @[el2_lsu_bus_buffer.scala 548:31] + node _T_4514 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[el2_lsu_bus_buffer.scala 550:64] + node _T_4515 = and(_T_4514, io.lsu_pkt_m.bits.load) @[el2_lsu_bus_buffer.scala 550:85] + node _T_4516 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:112] + node _T_4517 = and(_T_4515, _T_4516) @[el2_lsu_bus_buffer.scala 550:110] + node _T_4518 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:129] + node _T_4519 = and(_T_4517, _T_4518) @[el2_lsu_bus_buffer.scala 550:127] + io.dctl_busbuff.lsu_nonblock_load_valid_m <= _T_4519 @[el2_lsu_bus_buffer.scala 550:45] + io.dctl_busbuff.lsu_nonblock_load_tag_m <= WrPtr0_m @[el2_lsu_bus_buffer.scala 551:43] wire lsu_nonblock_load_valid_r : UInt<1> lsu_nonblock_load_valid_r <= UInt<1>("h00") - node _T_4520 = eq(io.lsu_commit_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 587:61] - node _T_4521 = and(lsu_nonblock_load_valid_r, _T_4520) @[el2_lsu_bus_buffer.scala 587:59] - io.lsu_nonblock_load_inv_r <= _T_4521 @[el2_lsu_bus_buffer.scala 587:30] - io.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[el2_lsu_bus_buffer.scala 588:34] - node _T_4522 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80] - node _T_4523 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 589:127] - node _T_4524 = and(UInt<1>("h01"), _T_4523) @[el2_lsu_bus_buffer.scala 589:116] - node _T_4525 = eq(_T_4524, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:95] - node _T_4526 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80] - node _T_4527 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 589:127] - node _T_4528 = and(UInt<1>("h01"), _T_4527) @[el2_lsu_bus_buffer.scala 589:116] - node _T_4529 = eq(_T_4528, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:95] - node _T_4530 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80] - node _T_4531 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 589:127] - node _T_4532 = and(UInt<1>("h01"), _T_4531) @[el2_lsu_bus_buffer.scala 589:116] - node _T_4533 = eq(_T_4532, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:95] - node _T_4534 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80] - node _T_4535 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 589:127] - node _T_4536 = and(UInt<1>("h01"), _T_4535) @[el2_lsu_bus_buffer.scala 589:116] - node _T_4537 = eq(_T_4536, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:95] + node _T_4520 = eq(io.lsu_commit_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:74] + node _T_4521 = and(lsu_nonblock_load_valid_r, _T_4520) @[el2_lsu_bus_buffer.scala 553:72] + io.dctl_busbuff.lsu_nonblock_load_inv_r <= _T_4521 @[el2_lsu_bus_buffer.scala 553:43] + io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[el2_lsu_bus_buffer.scala 554:47] + node _T_4522 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 555:80] + node _T_4523 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 555:127] + node _T_4524 = and(UInt<1>("h01"), _T_4523) @[el2_lsu_bus_buffer.scala 555:116] + node _T_4525 = eq(_T_4524, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 555:95] + node _T_4526 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 555:80] + node _T_4527 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 555:127] + node _T_4528 = and(UInt<1>("h01"), _T_4527) @[el2_lsu_bus_buffer.scala 555:116] + node _T_4529 = eq(_T_4528, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 555:95] + node _T_4530 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 555:80] + node _T_4531 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 555:127] + node _T_4532 = and(UInt<1>("h01"), _T_4531) @[el2_lsu_bus_buffer.scala 555:116] + node _T_4533 = eq(_T_4532, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 555:95] + node _T_4534 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 555:80] + node _T_4535 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 555:127] + node _T_4536 = and(UInt<1>("h01"), _T_4535) @[el2_lsu_bus_buffer.scala 555:116] + node _T_4537 = eq(_T_4536, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 555:95] node _T_4538 = mux(_T_4522, _T_4525, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4539 = mux(_T_4526, _T_4529, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4540 = mux(_T_4530, _T_4533, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14028,26 +14028,26 @@ circuit el2_lsu : node _T_4544 = or(_T_4543, _T_4541) @[Mux.scala 27:72] wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72] lsu_nonblock_load_data_ready <= _T_4544 @[Mux.scala 27:72] - node _T_4545 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:80] - node _T_4546 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 590:104] - node _T_4547 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 590:120] - node _T_4548 = eq(_T_4547, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:110] - node _T_4549 = and(_T_4546, _T_4548) @[el2_lsu_bus_buffer.scala 590:108] - node _T_4550 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:80] - node _T_4551 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 590:104] - node _T_4552 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 590:120] - node _T_4553 = eq(_T_4552, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:110] - node _T_4554 = and(_T_4551, _T_4553) @[el2_lsu_bus_buffer.scala 590:108] - node _T_4555 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:80] - node _T_4556 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 590:104] - node _T_4557 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 590:120] - node _T_4558 = eq(_T_4557, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:110] - node _T_4559 = and(_T_4556, _T_4558) @[el2_lsu_bus_buffer.scala 590:108] - node _T_4560 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:80] - node _T_4561 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 590:104] - node _T_4562 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 590:120] - node _T_4563 = eq(_T_4562, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:110] - node _T_4564 = and(_T_4561, _T_4563) @[el2_lsu_bus_buffer.scala 590:108] + node _T_4545 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 556:93] + node _T_4546 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 556:117] + node _T_4547 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 556:133] + node _T_4548 = eq(_T_4547, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 556:123] + node _T_4549 = and(_T_4546, _T_4548) @[el2_lsu_bus_buffer.scala 556:121] + node _T_4550 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 556:93] + node _T_4551 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 556:117] + node _T_4552 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 556:133] + node _T_4553 = eq(_T_4552, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 556:123] + node _T_4554 = and(_T_4551, _T_4553) @[el2_lsu_bus_buffer.scala 556:121] + node _T_4555 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 556:93] + node _T_4556 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 556:117] + node _T_4557 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 556:133] + node _T_4558 = eq(_T_4557, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 556:123] + node _T_4559 = and(_T_4556, _T_4558) @[el2_lsu_bus_buffer.scala 556:121] + node _T_4560 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 556:93] + node _T_4561 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 556:117] + node _T_4562 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 556:133] + node _T_4563 = eq(_T_4562, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 556:123] + node _T_4564 = and(_T_4561, _T_4563) @[el2_lsu_bus_buffer.scala 556:121] node _T_4565 = mux(_T_4545, _T_4549, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4566 = mux(_T_4550, _T_4554, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4567 = mux(_T_4555, _T_4559, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14057,39 +14057,39 @@ circuit el2_lsu : node _T_4571 = or(_T_4570, _T_4568) @[Mux.scala 27:72] wire _T_4572 : UInt<1> @[Mux.scala 27:72] _T_4572 <= _T_4571 @[Mux.scala 27:72] - io.lsu_nonblock_load_data_error <= _T_4572 @[el2_lsu_bus_buffer.scala 590:35] - node _T_4573 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:79] - node _T_4574 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 591:102] - node _T_4575 = eq(_T_4574, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:92] - node _T_4576 = and(_T_4573, _T_4575) @[el2_lsu_bus_buffer.scala 591:90] - node _T_4577 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:109] - node _T_4578 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:124] - node _T_4579 = or(_T_4577, _T_4578) @[el2_lsu_bus_buffer.scala 591:122] - node _T_4580 = and(_T_4576, _T_4579) @[el2_lsu_bus_buffer.scala 591:106] - node _T_4581 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:79] - node _T_4582 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 591:102] - node _T_4583 = eq(_T_4582, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:92] - node _T_4584 = and(_T_4581, _T_4583) @[el2_lsu_bus_buffer.scala 591:90] - node _T_4585 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:109] - node _T_4586 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:124] - node _T_4587 = or(_T_4585, _T_4586) @[el2_lsu_bus_buffer.scala 591:122] - node _T_4588 = and(_T_4584, _T_4587) @[el2_lsu_bus_buffer.scala 591:106] - node _T_4589 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:79] - node _T_4590 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 591:102] - node _T_4591 = eq(_T_4590, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:92] - node _T_4592 = and(_T_4589, _T_4591) @[el2_lsu_bus_buffer.scala 591:90] - node _T_4593 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:109] - node _T_4594 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:124] - node _T_4595 = or(_T_4593, _T_4594) @[el2_lsu_bus_buffer.scala 591:122] - node _T_4596 = and(_T_4592, _T_4595) @[el2_lsu_bus_buffer.scala 591:106] - node _T_4597 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:79] - node _T_4598 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 591:102] - node _T_4599 = eq(_T_4598, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:92] - node _T_4600 = and(_T_4597, _T_4599) @[el2_lsu_bus_buffer.scala 591:90] - node _T_4601 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:109] - node _T_4602 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:124] - node _T_4603 = or(_T_4601, _T_4602) @[el2_lsu_bus_buffer.scala 591:122] - node _T_4604 = and(_T_4600, _T_4603) @[el2_lsu_bus_buffer.scala 591:106] + io.dctl_busbuff.lsu_nonblock_load_data_error <= _T_4572 @[el2_lsu_bus_buffer.scala 556:48] + node _T_4573 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 557:92] + node _T_4574 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 557:115] + node _T_4575 = eq(_T_4574, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:105] + node _T_4576 = and(_T_4573, _T_4575) @[el2_lsu_bus_buffer.scala 557:103] + node _T_4577 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:122] + node _T_4578 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:137] + node _T_4579 = or(_T_4577, _T_4578) @[el2_lsu_bus_buffer.scala 557:135] + node _T_4580 = and(_T_4576, _T_4579) @[el2_lsu_bus_buffer.scala 557:119] + node _T_4581 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 557:92] + node _T_4582 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 557:115] + node _T_4583 = eq(_T_4582, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:105] + node _T_4584 = and(_T_4581, _T_4583) @[el2_lsu_bus_buffer.scala 557:103] + node _T_4585 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:122] + node _T_4586 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:137] + node _T_4587 = or(_T_4585, _T_4586) @[el2_lsu_bus_buffer.scala 557:135] + node _T_4588 = and(_T_4584, _T_4587) @[el2_lsu_bus_buffer.scala 557:119] + node _T_4589 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 557:92] + node _T_4590 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 557:115] + node _T_4591 = eq(_T_4590, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:105] + node _T_4592 = and(_T_4589, _T_4591) @[el2_lsu_bus_buffer.scala 557:103] + node _T_4593 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:122] + node _T_4594 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:137] + node _T_4595 = or(_T_4593, _T_4594) @[el2_lsu_bus_buffer.scala 557:135] + node _T_4596 = and(_T_4592, _T_4595) @[el2_lsu_bus_buffer.scala 557:119] + node _T_4597 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 557:92] + node _T_4598 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 557:115] + node _T_4599 = eq(_T_4598, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:105] + node _T_4600 = and(_T_4597, _T_4599) @[el2_lsu_bus_buffer.scala 557:103] + node _T_4601 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:122] + node _T_4602 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 557:137] + node _T_4603 = or(_T_4601, _T_4602) @[el2_lsu_bus_buffer.scala 557:135] + node _T_4604 = and(_T_4600, _T_4603) @[el2_lsu_bus_buffer.scala 557:119] node _T_4605 = mux(_T_4580, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_4606 = mux(_T_4588, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_4607 = mux(_T_4596, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -14099,39 +14099,39 @@ circuit el2_lsu : node _T_4611 = or(_T_4610, _T_4608) @[Mux.scala 27:72] wire _T_4612 : UInt<2> @[Mux.scala 27:72] _T_4612 <= _T_4611 @[Mux.scala 27:72] - io.lsu_nonblock_load_data_tag <= _T_4612 @[el2_lsu_bus_buffer.scala 591:33] - node _T_4613 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78] - node _T_4614 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 592:101] - node _T_4615 = eq(_T_4614, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91] - node _T_4616 = and(_T_4613, _T_4615) @[el2_lsu_bus_buffer.scala 592:89] - node _T_4617 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:108] - node _T_4618 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:123] - node _T_4619 = or(_T_4617, _T_4618) @[el2_lsu_bus_buffer.scala 592:121] - node _T_4620 = and(_T_4616, _T_4619) @[el2_lsu_bus_buffer.scala 592:105] - node _T_4621 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78] - node _T_4622 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 592:101] - node _T_4623 = eq(_T_4622, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91] - node _T_4624 = and(_T_4621, _T_4623) @[el2_lsu_bus_buffer.scala 592:89] - node _T_4625 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:108] - node _T_4626 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:123] - node _T_4627 = or(_T_4625, _T_4626) @[el2_lsu_bus_buffer.scala 592:121] - node _T_4628 = and(_T_4624, _T_4627) @[el2_lsu_bus_buffer.scala 592:105] - node _T_4629 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78] - node _T_4630 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 592:101] - node _T_4631 = eq(_T_4630, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91] - node _T_4632 = and(_T_4629, _T_4631) @[el2_lsu_bus_buffer.scala 592:89] - node _T_4633 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:108] - node _T_4634 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:123] - node _T_4635 = or(_T_4633, _T_4634) @[el2_lsu_bus_buffer.scala 592:121] - node _T_4636 = and(_T_4632, _T_4635) @[el2_lsu_bus_buffer.scala 592:105] - node _T_4637 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78] - node _T_4638 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 592:101] - node _T_4639 = eq(_T_4638, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91] - node _T_4640 = and(_T_4637, _T_4639) @[el2_lsu_bus_buffer.scala 592:89] - node _T_4641 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:108] - node _T_4642 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:123] - node _T_4643 = or(_T_4641, _T_4642) @[el2_lsu_bus_buffer.scala 592:121] - node _T_4644 = and(_T_4640, _T_4643) @[el2_lsu_bus_buffer.scala 592:105] + io.dctl_busbuff.lsu_nonblock_load_data_tag <= _T_4612 @[el2_lsu_bus_buffer.scala 557:46] + node _T_4613 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 558:78] + node _T_4614 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 558:101] + node _T_4615 = eq(_T_4614, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:91] + node _T_4616 = and(_T_4613, _T_4615) @[el2_lsu_bus_buffer.scala 558:89] + node _T_4617 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:108] + node _T_4618 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:123] + node _T_4619 = or(_T_4617, _T_4618) @[el2_lsu_bus_buffer.scala 558:121] + node _T_4620 = and(_T_4616, _T_4619) @[el2_lsu_bus_buffer.scala 558:105] + node _T_4621 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 558:78] + node _T_4622 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 558:101] + node _T_4623 = eq(_T_4622, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:91] + node _T_4624 = and(_T_4621, _T_4623) @[el2_lsu_bus_buffer.scala 558:89] + node _T_4625 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:108] + node _T_4626 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:123] + node _T_4627 = or(_T_4625, _T_4626) @[el2_lsu_bus_buffer.scala 558:121] + node _T_4628 = and(_T_4624, _T_4627) @[el2_lsu_bus_buffer.scala 558:105] + node _T_4629 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 558:78] + node _T_4630 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 558:101] + node _T_4631 = eq(_T_4630, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:91] + node _T_4632 = and(_T_4629, _T_4631) @[el2_lsu_bus_buffer.scala 558:89] + node _T_4633 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:108] + node _T_4634 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:123] + node _T_4635 = or(_T_4633, _T_4634) @[el2_lsu_bus_buffer.scala 558:121] + node _T_4636 = and(_T_4632, _T_4635) @[el2_lsu_bus_buffer.scala 558:105] + node _T_4637 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 558:78] + node _T_4638 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 558:101] + node _T_4639 = eq(_T_4638, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:91] + node _T_4640 = and(_T_4637, _T_4639) @[el2_lsu_bus_buffer.scala 558:89] + node _T_4641 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:108] + node _T_4642 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 558:123] + node _T_4643 = or(_T_4641, _T_4642) @[el2_lsu_bus_buffer.scala 558:121] + node _T_4644 = and(_T_4640, _T_4643) @[el2_lsu_bus_buffer.scala 558:105] node _T_4645 = mux(_T_4620, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4646 = mux(_T_4628, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4647 = mux(_T_4636, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -14141,30 +14141,30 @@ circuit el2_lsu : node _T_4651 = or(_T_4650, _T_4648) @[Mux.scala 27:72] wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72] lsu_nonblock_load_data_lo <= _T_4651 @[Mux.scala 27:72] - node _T_4652 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 593:78] - node _T_4653 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 593:101] - node _T_4654 = eq(_T_4653, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 593:91] - node _T_4655 = and(_T_4652, _T_4654) @[el2_lsu_bus_buffer.scala 593:89] - node _T_4656 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 593:120] - node _T_4657 = and(_T_4655, _T_4656) @[el2_lsu_bus_buffer.scala 593:105] - node _T_4658 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 593:78] - node _T_4659 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 593:101] - node _T_4660 = eq(_T_4659, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 593:91] - node _T_4661 = and(_T_4658, _T_4660) @[el2_lsu_bus_buffer.scala 593:89] - node _T_4662 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 593:120] - node _T_4663 = and(_T_4661, _T_4662) @[el2_lsu_bus_buffer.scala 593:105] - node _T_4664 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 593:78] - node _T_4665 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 593:101] - node _T_4666 = eq(_T_4665, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 593:91] - node _T_4667 = and(_T_4664, _T_4666) @[el2_lsu_bus_buffer.scala 593:89] - node _T_4668 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 593:120] - node _T_4669 = and(_T_4667, _T_4668) @[el2_lsu_bus_buffer.scala 593:105] - node _T_4670 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 593:78] - node _T_4671 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 593:101] - node _T_4672 = eq(_T_4671, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 593:91] - node _T_4673 = and(_T_4670, _T_4672) @[el2_lsu_bus_buffer.scala 593:89] - node _T_4674 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 593:120] - node _T_4675 = and(_T_4673, _T_4674) @[el2_lsu_bus_buffer.scala 593:105] + node _T_4652 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 559:78] + node _T_4653 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 559:101] + node _T_4654 = eq(_T_4653, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 559:91] + node _T_4655 = and(_T_4652, _T_4654) @[el2_lsu_bus_buffer.scala 559:89] + node _T_4656 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 559:120] + node _T_4657 = and(_T_4655, _T_4656) @[el2_lsu_bus_buffer.scala 559:105] + node _T_4658 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 559:78] + node _T_4659 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 559:101] + node _T_4660 = eq(_T_4659, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 559:91] + node _T_4661 = and(_T_4658, _T_4660) @[el2_lsu_bus_buffer.scala 559:89] + node _T_4662 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 559:120] + node _T_4663 = and(_T_4661, _T_4662) @[el2_lsu_bus_buffer.scala 559:105] + node _T_4664 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 559:78] + node _T_4665 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 559:101] + node _T_4666 = eq(_T_4665, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 559:91] + node _T_4667 = and(_T_4664, _T_4666) @[el2_lsu_bus_buffer.scala 559:89] + node _T_4668 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 559:120] + node _T_4669 = and(_T_4667, _T_4668) @[el2_lsu_bus_buffer.scala 559:105] + node _T_4670 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 559:78] + node _T_4671 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 559:101] + node _T_4672 = eq(_T_4671, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 559:91] + node _T_4673 = and(_T_4670, _T_4672) @[el2_lsu_bus_buffer.scala 559:89] + node _T_4674 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 559:120] + node _T_4675 = and(_T_4673, _T_4674) @[el2_lsu_bus_buffer.scala 559:105] node _T_4676 = mux(_T_4657, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4677 = mux(_T_4663, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4678 = mux(_T_4669, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -14174,10 +14174,10 @@ circuit el2_lsu : node _T_4682 = or(_T_4681, _T_4679) @[Mux.scala 27:72] wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72] lsu_nonblock_load_data_hi <= _T_4682 @[Mux.scala 27:72] - node _T_4683 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4684 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4685 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4686 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node _T_4683 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4684 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4685 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4686 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_4687 = mux(_T_4683, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4688 = mux(_T_4684, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4689 = mux(_T_4685, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -14187,11 +14187,11 @@ circuit el2_lsu : node _T_4693 = or(_T_4692, _T_4690) @[Mux.scala 27:72] wire _T_4694 : UInt<32> @[Mux.scala 27:72] _T_4694 <= _T_4693 @[Mux.scala 27:72] - node lsu_nonblock_addr_offset = bits(_T_4694, 1, 0) @[el2_lsu_bus_buffer.scala 594:83] - node _T_4695 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4696 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4697 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 112:123] - node _T_4698 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 112:123] + node lsu_nonblock_addr_offset = bits(_T_4694, 1, 0) @[el2_lsu_bus_buffer.scala 560:96] + node _T_4695 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4696 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4697 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 78:123] + node _T_4698 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 78:123] node _T_4699 = mux(_T_4695, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4700 = mux(_T_4696, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4701 = mux(_T_4697, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -14201,14 +14201,14 @@ circuit el2_lsu : node _T_4705 = or(_T_4704, _T_4702) @[Mux.scala 27:72] wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72] lsu_nonblock_sz <= _T_4705 @[Mux.scala 27:72] - node _T_4706 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4707 = bits(buf_unsign, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4708 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4709 = bits(buf_unsign, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4710 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4711 = bits(buf_unsign, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4712 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4713 = bits(buf_unsign, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_4706 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4707 = bits(buf_unsign, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4708 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4709 = bits(buf_unsign, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4710 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4711 = bits(buf_unsign, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4712 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4713 = bits(buf_unsign, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_4714 = mux(_T_4706, _T_4707, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4715 = mux(_T_4708, _T_4709, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4716 = mux(_T_4710, _T_4711, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14221,14 +14221,14 @@ circuit el2_lsu : node _T_4721 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] node _T_4722 = cat(_T_4721, buf_dual[1]) @[Cat.scala 29:58] node _T_4723 = cat(_T_4722, buf_dual[0]) @[Cat.scala 29:58] - node _T_4724 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4725 = bits(_T_4723, 0, 0) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4726 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4727 = bits(_T_4723, 1, 1) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4728 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4729 = bits(_T_4723, 2, 2) @[el2_lsu_bus_buffer.scala 111:129] - node _T_4730 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:118] - node _T_4731 = bits(_T_4723, 3, 3) @[el2_lsu_bus_buffer.scala 111:129] + node _T_4724 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4725 = bits(_T_4723, 0, 0) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4726 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4727 = bits(_T_4723, 1, 1) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4728 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4729 = bits(_T_4723, 2, 2) @[el2_lsu_bus_buffer.scala 77:129] + node _T_4730 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 77:118] + node _T_4731 = bits(_T_4723, 3, 3) @[el2_lsu_bus_buffer.scala 77:129] node _T_4732 = mux(_T_4724, _T_4725, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4733 = mux(_T_4726, _T_4727, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4734 = mux(_T_4728, _T_4729, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14239,36 +14239,36 @@ circuit el2_lsu : wire lsu_nonblock_dual : UInt<1> @[Mux.scala 27:72] lsu_nonblock_dual <= _T_4738 @[Mux.scala 27:72] node _T_4739 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58] - node _T_4740 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[el2_lsu_bus_buffer.scala 598:121] - node lsu_nonblock_data_unalgn = dshr(_T_4739, _T_4740) @[el2_lsu_bus_buffer.scala 598:92] - node _T_4741 = eq(io.lsu_nonblock_load_data_error, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:69] - node _T_4742 = and(lsu_nonblock_load_data_ready, _T_4741) @[el2_lsu_bus_buffer.scala 600:67] - io.lsu_nonblock_load_data_valid <= _T_4742 @[el2_lsu_bus_buffer.scala 600:35] - node _T_4743 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 601:81] - node _T_4744 = and(lsu_nonblock_unsign, _T_4743) @[el2_lsu_bus_buffer.scala 601:63] - node _T_4745 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 601:131] + node _T_4740 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[el2_lsu_bus_buffer.scala 564:121] + node lsu_nonblock_data_unalgn = dshr(_T_4739, _T_4740) @[el2_lsu_bus_buffer.scala 564:92] + node _T_4741 = eq(io.dctl_busbuff.lsu_nonblock_load_data_error, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 566:82] + node _T_4742 = and(lsu_nonblock_load_data_ready, _T_4741) @[el2_lsu_bus_buffer.scala 566:80] + io.dctl_busbuff.lsu_nonblock_load_data_valid <= _T_4742 @[el2_lsu_bus_buffer.scala 566:48] + node _T_4743 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 567:94] + node _T_4744 = and(lsu_nonblock_unsign, _T_4743) @[el2_lsu_bus_buffer.scala 567:76] + node _T_4745 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 567:144] node _T_4746 = cat(UInt<24>("h00"), _T_4745) @[Cat.scala 29:58] - node _T_4747 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 602:45] - node _T_4748 = and(lsu_nonblock_unsign, _T_4747) @[el2_lsu_bus_buffer.scala 602:26] - node _T_4749 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 602:95] + node _T_4747 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 568:45] + node _T_4748 = and(lsu_nonblock_unsign, _T_4747) @[el2_lsu_bus_buffer.scala 568:26] + node _T_4749 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 568:95] node _T_4750 = cat(UInt<16>("h00"), _T_4749) @[Cat.scala 29:58] - node _T_4751 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 603:6] - node _T_4752 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 603:45] - node _T_4753 = and(_T_4751, _T_4752) @[el2_lsu_bus_buffer.scala 603:27] - node _T_4754 = bits(lsu_nonblock_data_unalgn, 7, 7) @[el2_lsu_bus_buffer.scala 603:93] + node _T_4751 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:6] + node _T_4752 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 569:45] + node _T_4753 = and(_T_4751, _T_4752) @[el2_lsu_bus_buffer.scala 569:27] + node _T_4754 = bits(lsu_nonblock_data_unalgn, 7, 7) @[el2_lsu_bus_buffer.scala 569:93] node _T_4755 = bits(_T_4754, 0, 0) @[Bitwise.scala 72:15] node _T_4756 = mux(_T_4755, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_4757 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 603:123] + node _T_4757 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 569:123] node _T_4758 = cat(_T_4756, _T_4757) @[Cat.scala 29:58] - node _T_4759 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 604:6] - node _T_4760 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 604:45] - node _T_4761 = and(_T_4759, _T_4760) @[el2_lsu_bus_buffer.scala 604:27] - node _T_4762 = bits(lsu_nonblock_data_unalgn, 15, 15) @[el2_lsu_bus_buffer.scala 604:93] + node _T_4759 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 570:6] + node _T_4760 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 570:45] + node _T_4761 = and(_T_4759, _T_4760) @[el2_lsu_bus_buffer.scala 570:27] + node _T_4762 = bits(lsu_nonblock_data_unalgn, 15, 15) @[el2_lsu_bus_buffer.scala 570:93] node _T_4763 = bits(_T_4762, 0, 0) @[Bitwise.scala 72:15] node _T_4764 = mux(_T_4763, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_4765 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 604:124] + node _T_4765 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 570:124] node _T_4766 = cat(_T_4764, _T_4765) @[Cat.scala 29:58] - node _T_4767 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 605:21] + node _T_4767 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 571:21] node _T_4768 = mux(_T_4744, _T_4746, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4769 = mux(_T_4748, _T_4750, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4770 = mux(_T_4753, _T_4758, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14280,75 +14280,75 @@ circuit el2_lsu : node _T_4776 = or(_T_4775, _T_4772) @[Mux.scala 27:72] wire _T_4777 : UInt<64> @[Mux.scala 27:72] _T_4777 <= _T_4776 @[Mux.scala 27:72] - io.lsu_nonblock_load_data <= _T_4777 @[el2_lsu_bus_buffer.scala 601:29] - node _T_4778 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62] - node _T_4779 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 606:89] - node _T_4780 = and(_T_4778, _T_4779) @[el2_lsu_bus_buffer.scala 606:73] - node _T_4781 = and(_T_4780, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93] - node _T_4782 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62] - node _T_4783 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 606:89] - node _T_4784 = and(_T_4782, _T_4783) @[el2_lsu_bus_buffer.scala 606:73] - node _T_4785 = and(_T_4784, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93] - node _T_4786 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62] - node _T_4787 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 606:89] - node _T_4788 = and(_T_4786, _T_4787) @[el2_lsu_bus_buffer.scala 606:73] - node _T_4789 = and(_T_4788, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93] - node _T_4790 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62] - node _T_4791 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 606:89] - node _T_4792 = and(_T_4790, _T_4791) @[el2_lsu_bus_buffer.scala 606:73] - node _T_4793 = and(_T_4792, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93] - node _T_4794 = or(_T_4781, _T_4785) @[el2_lsu_bus_buffer.scala 606:141] - node _T_4795 = or(_T_4794, _T_4789) @[el2_lsu_bus_buffer.scala 606:141] - node _T_4796 = or(_T_4795, _T_4793) @[el2_lsu_bus_buffer.scala 606:141] - bus_sideeffect_pend <= _T_4796 @[el2_lsu_bus_buffer.scala 606:23] - node _T_4797 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71] - node _T_4798 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25] - node _T_4799 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50] - node _T_4800 = bits(buf_addr[0], 31, 3) @[el2_lsu_bus_buffer.scala 608:70] - node _T_4801 = eq(_T_4799, _T_4800) @[el2_lsu_bus_buffer.scala 608:56] - node _T_4802 = and(_T_4798, _T_4801) @[el2_lsu_bus_buffer.scala 608:38] - node _T_4803 = eq(obuf_tag0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:92] - node _T_4804 = eq(obuf_tag1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:126] - node _T_4805 = and(obuf_merge, _T_4804) @[el2_lsu_bus_buffer.scala 608:114] - node _T_4806 = or(_T_4803, _T_4805) @[el2_lsu_bus_buffer.scala 608:100] - node _T_4807 = eq(_T_4806, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80] - node _T_4808 = and(_T_4802, _T_4807) @[el2_lsu_bus_buffer.scala 608:78] - node _T_4809 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71] - node _T_4810 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25] - node _T_4811 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50] - node _T_4812 = bits(buf_addr[1], 31, 3) @[el2_lsu_bus_buffer.scala 608:70] - node _T_4813 = eq(_T_4811, _T_4812) @[el2_lsu_bus_buffer.scala 608:56] - node _T_4814 = and(_T_4810, _T_4813) @[el2_lsu_bus_buffer.scala 608:38] - node _T_4815 = eq(obuf_tag0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 608:92] - node _T_4816 = eq(obuf_tag1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 608:126] - node _T_4817 = and(obuf_merge, _T_4816) @[el2_lsu_bus_buffer.scala 608:114] - node _T_4818 = or(_T_4815, _T_4817) @[el2_lsu_bus_buffer.scala 608:100] - node _T_4819 = eq(_T_4818, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80] - node _T_4820 = and(_T_4814, _T_4819) @[el2_lsu_bus_buffer.scala 608:78] - node _T_4821 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71] - node _T_4822 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25] - node _T_4823 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50] - node _T_4824 = bits(buf_addr[2], 31, 3) @[el2_lsu_bus_buffer.scala 608:70] - node _T_4825 = eq(_T_4823, _T_4824) @[el2_lsu_bus_buffer.scala 608:56] - node _T_4826 = and(_T_4822, _T_4825) @[el2_lsu_bus_buffer.scala 608:38] - node _T_4827 = eq(obuf_tag0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 608:92] - node _T_4828 = eq(obuf_tag1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 608:126] - node _T_4829 = and(obuf_merge, _T_4828) @[el2_lsu_bus_buffer.scala 608:114] - node _T_4830 = or(_T_4827, _T_4829) @[el2_lsu_bus_buffer.scala 608:100] - node _T_4831 = eq(_T_4830, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80] - node _T_4832 = and(_T_4826, _T_4831) @[el2_lsu_bus_buffer.scala 608:78] - node _T_4833 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71] - node _T_4834 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25] - node _T_4835 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50] - node _T_4836 = bits(buf_addr[3], 31, 3) @[el2_lsu_bus_buffer.scala 608:70] - node _T_4837 = eq(_T_4835, _T_4836) @[el2_lsu_bus_buffer.scala 608:56] - node _T_4838 = and(_T_4834, _T_4837) @[el2_lsu_bus_buffer.scala 608:38] - node _T_4839 = eq(obuf_tag0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 608:92] - node _T_4840 = eq(obuf_tag1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 608:126] - node _T_4841 = and(obuf_merge, _T_4840) @[el2_lsu_bus_buffer.scala 608:114] - node _T_4842 = or(_T_4839, _T_4841) @[el2_lsu_bus_buffer.scala 608:100] - node _T_4843 = eq(_T_4842, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80] - node _T_4844 = and(_T_4838, _T_4843) @[el2_lsu_bus_buffer.scala 608:78] + io.dctl_busbuff.lsu_nonblock_load_data <= _T_4777 @[el2_lsu_bus_buffer.scala 567:42] + node _T_4778 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 572:62] + node _T_4779 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 572:89] + node _T_4780 = and(_T_4778, _T_4779) @[el2_lsu_bus_buffer.scala 572:73] + node _T_4781 = and(_T_4780, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 572:93] + node _T_4782 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 572:62] + node _T_4783 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 572:89] + node _T_4784 = and(_T_4782, _T_4783) @[el2_lsu_bus_buffer.scala 572:73] + node _T_4785 = and(_T_4784, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 572:93] + node _T_4786 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 572:62] + node _T_4787 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 572:89] + node _T_4788 = and(_T_4786, _T_4787) @[el2_lsu_bus_buffer.scala 572:73] + node _T_4789 = and(_T_4788, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 572:93] + node _T_4790 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 572:62] + node _T_4791 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 572:89] + node _T_4792 = and(_T_4790, _T_4791) @[el2_lsu_bus_buffer.scala 572:73] + node _T_4793 = and(_T_4792, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 572:93] + node _T_4794 = or(_T_4781, _T_4785) @[el2_lsu_bus_buffer.scala 572:153] + node _T_4795 = or(_T_4794, _T_4789) @[el2_lsu_bus_buffer.scala 572:153] + node _T_4796 = or(_T_4795, _T_4793) @[el2_lsu_bus_buffer.scala 572:153] + bus_sideeffect_pend <= _T_4796 @[el2_lsu_bus_buffer.scala 572:23] + node _T_4797 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 573:71] + node _T_4798 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 574:25] + node _T_4799 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 574:50] + node _T_4800 = bits(buf_addr[0], 31, 3) @[el2_lsu_bus_buffer.scala 574:70] + node _T_4801 = eq(_T_4799, _T_4800) @[el2_lsu_bus_buffer.scala 574:56] + node _T_4802 = and(_T_4798, _T_4801) @[el2_lsu_bus_buffer.scala 574:38] + node _T_4803 = eq(obuf_tag0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:92] + node _T_4804 = eq(obuf_tag1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:126] + node _T_4805 = and(obuf_merge, _T_4804) @[el2_lsu_bus_buffer.scala 574:114] + node _T_4806 = or(_T_4803, _T_4805) @[el2_lsu_bus_buffer.scala 574:100] + node _T_4807 = eq(_T_4806, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:80] + node _T_4808 = and(_T_4802, _T_4807) @[el2_lsu_bus_buffer.scala 574:78] + node _T_4809 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 573:71] + node _T_4810 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 574:25] + node _T_4811 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 574:50] + node _T_4812 = bits(buf_addr[1], 31, 3) @[el2_lsu_bus_buffer.scala 574:70] + node _T_4813 = eq(_T_4811, _T_4812) @[el2_lsu_bus_buffer.scala 574:56] + node _T_4814 = and(_T_4810, _T_4813) @[el2_lsu_bus_buffer.scala 574:38] + node _T_4815 = eq(obuf_tag0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 574:92] + node _T_4816 = eq(obuf_tag1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 574:126] + node _T_4817 = and(obuf_merge, _T_4816) @[el2_lsu_bus_buffer.scala 574:114] + node _T_4818 = or(_T_4815, _T_4817) @[el2_lsu_bus_buffer.scala 574:100] + node _T_4819 = eq(_T_4818, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:80] + node _T_4820 = and(_T_4814, _T_4819) @[el2_lsu_bus_buffer.scala 574:78] + node _T_4821 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 573:71] + node _T_4822 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 574:25] + node _T_4823 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 574:50] + node _T_4824 = bits(buf_addr[2], 31, 3) @[el2_lsu_bus_buffer.scala 574:70] + node _T_4825 = eq(_T_4823, _T_4824) @[el2_lsu_bus_buffer.scala 574:56] + node _T_4826 = and(_T_4822, _T_4825) @[el2_lsu_bus_buffer.scala 574:38] + node _T_4827 = eq(obuf_tag0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 574:92] + node _T_4828 = eq(obuf_tag1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 574:126] + node _T_4829 = and(obuf_merge, _T_4828) @[el2_lsu_bus_buffer.scala 574:114] + node _T_4830 = or(_T_4827, _T_4829) @[el2_lsu_bus_buffer.scala 574:100] + node _T_4831 = eq(_T_4830, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:80] + node _T_4832 = and(_T_4826, _T_4831) @[el2_lsu_bus_buffer.scala 574:78] + node _T_4833 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 573:71] + node _T_4834 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 574:25] + node _T_4835 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 574:50] + node _T_4836 = bits(buf_addr[3], 31, 3) @[el2_lsu_bus_buffer.scala 574:70] + node _T_4837 = eq(_T_4835, _T_4836) @[el2_lsu_bus_buffer.scala 574:56] + node _T_4838 = and(_T_4834, _T_4837) @[el2_lsu_bus_buffer.scala 574:38] + node _T_4839 = eq(obuf_tag0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 574:92] + node _T_4840 = eq(obuf_tag1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 574:126] + node _T_4841 = and(obuf_merge, _T_4840) @[el2_lsu_bus_buffer.scala 574:114] + node _T_4842 = or(_T_4839, _T_4841) @[el2_lsu_bus_buffer.scala 574:100] + node _T_4843 = eq(_T_4842, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 574:80] + node _T_4844 = and(_T_4838, _T_4843) @[el2_lsu_bus_buffer.scala 574:78] node _T_4845 = mux(_T_4797, _T_4808, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4846 = mux(_T_4809, _T_4820, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4847 = mux(_T_4821, _T_4832, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14358,117 +14358,117 @@ circuit el2_lsu : node _T_4851 = or(_T_4850, _T_4848) @[Mux.scala 27:72] wire _T_4852 : UInt<1> @[Mux.scala 27:72] _T_4852 <= _T_4851 @[Mux.scala 27:72] - bus_addr_match_pending <= _T_4852 @[el2_lsu_bus_buffer.scala 607:26] - node _T_4853 = or(obuf_cmd_done, obuf_data_done) @[el2_lsu_bus_buffer.scala 610:54] - node _T_4854 = mux(obuf_cmd_done, io.lsu_axi_wready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 610:75] - node _T_4855 = and(io.lsu_axi_awready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 610:150] - node _T_4856 = mux(_T_4853, _T_4854, _T_4855) @[el2_lsu_bus_buffer.scala 610:39] - node _T_4857 = mux(obuf_write, _T_4856, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 610:23] - bus_cmd_ready <= _T_4857 @[el2_lsu_bus_buffer.scala 610:17] - node _T_4858 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 611:39] - bus_wcmd_sent <= _T_4858 @[el2_lsu_bus_buffer.scala 611:17] - node _T_4859 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 612:39] - bus_wdata_sent <= _T_4859 @[el2_lsu_bus_buffer.scala 612:18] - node _T_4860 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 613:35] - node _T_4861 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 613:70] - node _T_4862 = and(_T_4860, _T_4861) @[el2_lsu_bus_buffer.scala 613:52] - node _T_4863 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 613:111] - node _T_4864 = or(_T_4862, _T_4863) @[el2_lsu_bus_buffer.scala 613:89] - bus_cmd_sent <= _T_4864 @[el2_lsu_bus_buffer.scala 613:16] - node _T_4865 = and(io.lsu_axi_rvalid, io.lsu_axi_rready) @[el2_lsu_bus_buffer.scala 614:37] - bus_rsp_read <= _T_4865 @[el2_lsu_bus_buffer.scala 614:16] - node _T_4866 = and(io.lsu_axi_bvalid, io.lsu_axi_bready) @[el2_lsu_bus_buffer.scala 615:38] - bus_rsp_write <= _T_4866 @[el2_lsu_bus_buffer.scala 615:17] - bus_rsp_read_tag <= io.lsu_axi_rid @[el2_lsu_bus_buffer.scala 616:20] - bus_rsp_write_tag <= io.lsu_axi_bid @[el2_lsu_bus_buffer.scala 617:21] - node _T_4867 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 618:60] - node _T_4868 = and(bus_rsp_write, _T_4867) @[el2_lsu_bus_buffer.scala 618:40] - bus_rsp_write_error <= _T_4868 @[el2_lsu_bus_buffer.scala 618:23] - node _T_4869 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 619:58] - node _T_4870 = and(bus_rsp_read, _T_4869) @[el2_lsu_bus_buffer.scala 619:38] - bus_rsp_read_error <= _T_4870 @[el2_lsu_bus_buffer.scala 619:22] - bus_rsp_rdata <= io.lsu_axi_rdata @[el2_lsu_bus_buffer.scala 620:17] - node _T_4871 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 623:36] - node _T_4872 = eq(obuf_cmd_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 623:51] - node _T_4873 = and(_T_4871, _T_4872) @[el2_lsu_bus_buffer.scala 623:49] - node _T_4874 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 623:68] - node _T_4875 = and(_T_4873, _T_4874) @[el2_lsu_bus_buffer.scala 623:66] - io.lsu_axi_awvalid <= _T_4875 @[el2_lsu_bus_buffer.scala 623:22] - io.lsu_axi_awid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 624:19] - node _T_4876 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 625:69] + bus_addr_match_pending <= _T_4852 @[el2_lsu_bus_buffer.scala 573:26] + node _T_4853 = or(obuf_cmd_done, obuf_data_done) @[el2_lsu_bus_buffer.scala 576:54] + node _T_4854 = mux(obuf_cmd_done, io.lsu_axi.w.ready, io.lsu_axi.aw.ready) @[el2_lsu_bus_buffer.scala 576:75] + node _T_4855 = and(io.lsu_axi.aw.ready, io.lsu_axi.aw.ready) @[el2_lsu_bus_buffer.scala 576:153] + node _T_4856 = mux(_T_4853, _T_4854, _T_4855) @[el2_lsu_bus_buffer.scala 576:39] + node _T_4857 = mux(obuf_write, _T_4856, io.lsu_axi.ar.ready) @[el2_lsu_bus_buffer.scala 576:23] + bus_cmd_ready <= _T_4857 @[el2_lsu_bus_buffer.scala 576:17] + node _T_4858 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[el2_lsu_bus_buffer.scala 577:40] + bus_wcmd_sent <= _T_4858 @[el2_lsu_bus_buffer.scala 577:17] + node _T_4859 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[el2_lsu_bus_buffer.scala 578:40] + bus_wdata_sent <= _T_4859 @[el2_lsu_bus_buffer.scala 578:18] + node _T_4860 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 579:35] + node _T_4861 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 579:70] + node _T_4862 = and(_T_4860, _T_4861) @[el2_lsu_bus_buffer.scala 579:52] + node _T_4863 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[el2_lsu_bus_buffer.scala 579:112] + node _T_4864 = or(_T_4862, _T_4863) @[el2_lsu_bus_buffer.scala 579:89] + bus_cmd_sent <= _T_4864 @[el2_lsu_bus_buffer.scala 579:16] + node _T_4865 = and(io.lsu_axi.r.valid, io.lsu_axi.r.ready) @[el2_lsu_bus_buffer.scala 580:38] + bus_rsp_read <= _T_4865 @[el2_lsu_bus_buffer.scala 580:16] + node _T_4866 = and(io.lsu_axi.b.valid, io.lsu_axi.b.ready) @[el2_lsu_bus_buffer.scala 581:39] + bus_rsp_write <= _T_4866 @[el2_lsu_bus_buffer.scala 581:17] + bus_rsp_read_tag <= io.lsu_axi.r.bits.id @[el2_lsu_bus_buffer.scala 582:20] + bus_rsp_write_tag <= io.lsu_axi.b.bits.id @[el2_lsu_bus_buffer.scala 583:21] + node _T_4867 = neq(io.lsu_axi.b.bits.resp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 584:66] + node _T_4868 = and(bus_rsp_write, _T_4867) @[el2_lsu_bus_buffer.scala 584:40] + bus_rsp_write_error <= _T_4868 @[el2_lsu_bus_buffer.scala 584:23] + node _T_4869 = neq(io.lsu_axi.b.bits.resp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 585:64] + node _T_4870 = and(bus_rsp_read, _T_4869) @[el2_lsu_bus_buffer.scala 585:38] + bus_rsp_read_error <= _T_4870 @[el2_lsu_bus_buffer.scala 585:22] + bus_rsp_rdata <= io.lsu_axi.r.bits.data @[el2_lsu_bus_buffer.scala 586:17] + node _T_4871 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 589:37] + node _T_4872 = eq(obuf_cmd_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:52] + node _T_4873 = and(_T_4871, _T_4872) @[el2_lsu_bus_buffer.scala 589:50] + node _T_4874 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:69] + node _T_4875 = and(_T_4873, _T_4874) @[el2_lsu_bus_buffer.scala 589:67] + io.lsu_axi.aw.valid <= _T_4875 @[el2_lsu_bus_buffer.scala 589:23] + io.lsu_axi.aw.bits.id <= obuf_tag0 @[el2_lsu_bus_buffer.scala 590:25] + node _T_4876 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 591:75] node _T_4877 = cat(_T_4876, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_4878 = mux(obuf_sideeffect, obuf_addr, _T_4877) @[el2_lsu_bus_buffer.scala 625:27] - io.lsu_axi_awaddr <= _T_4878 @[el2_lsu_bus_buffer.scala 625:21] + node _T_4878 = mux(obuf_sideeffect, obuf_addr, _T_4877) @[el2_lsu_bus_buffer.scala 591:33] + io.lsu_axi.aw.bits.addr <= _T_4878 @[el2_lsu_bus_buffer.scala 591:27] node _T_4879 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] - node _T_4880 = mux(obuf_sideeffect, _T_4879, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 626:27] - io.lsu_axi_awsize <= _T_4880 @[el2_lsu_bus_buffer.scala 626:21] - io.lsu_axi_awprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 627:21] - node _T_4881 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 628:28] - io.lsu_axi_awcache <= _T_4881 @[el2_lsu_bus_buffer.scala 628:22] - node _T_4882 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 629:35] - io.lsu_axi_awregion <= _T_4882 @[el2_lsu_bus_buffer.scala 629:23] - io.lsu_axi_awlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 630:20] - io.lsu_axi_awburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 631:22] - io.lsu_axi_awqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 632:20] - io.lsu_axi_awlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 633:21] - node _T_4883 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 635:35] - node _T_4884 = eq(obuf_data_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 635:50] - node _T_4885 = and(_T_4883, _T_4884) @[el2_lsu_bus_buffer.scala 635:48] - node _T_4886 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 635:68] - node _T_4887 = and(_T_4885, _T_4886) @[el2_lsu_bus_buffer.scala 635:66] - io.lsu_axi_wvalid <= _T_4887 @[el2_lsu_bus_buffer.scala 635:21] + node _T_4880 = mux(obuf_sideeffect, _T_4879, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 592:33] + io.lsu_axi.aw.bits.size <= _T_4880 @[el2_lsu_bus_buffer.scala 592:27] + io.lsu_axi.aw.bits.prot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 593:27] + node _T_4881 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 594:34] + io.lsu_axi.aw.bits.cache <= _T_4881 @[el2_lsu_bus_buffer.scala 594:28] + node _T_4882 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 595:41] + io.lsu_axi.aw.bits.region <= _T_4882 @[el2_lsu_bus_buffer.scala 595:29] + io.lsu_axi.aw.bits.len <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 596:26] + io.lsu_axi.aw.bits.burst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 597:28] + io.lsu_axi.aw.bits.qos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 598:26] + io.lsu_axi.aw.bits.lock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 599:27] + node _T_4883 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 601:36] + node _T_4884 = eq(obuf_data_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 601:51] + node _T_4885 = and(_T_4883, _T_4884) @[el2_lsu_bus_buffer.scala 601:49] + node _T_4886 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 601:69] + node _T_4887 = and(_T_4885, _T_4886) @[el2_lsu_bus_buffer.scala 601:67] + io.lsu_axi.w.valid <= _T_4887 @[el2_lsu_bus_buffer.scala 601:22] node _T_4888 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15] node _T_4889 = mux(_T_4888, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - node _T_4890 = and(obuf_byteen, _T_4889) @[el2_lsu_bus_buffer.scala 636:35] - io.lsu_axi_wstrb <= _T_4890 @[el2_lsu_bus_buffer.scala 636:20] - io.lsu_axi_wdata <= obuf_data @[el2_lsu_bus_buffer.scala 637:20] - io.lsu_axi_wlast <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 638:20] - node _T_4891 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:38] - node _T_4892 = and(obuf_valid, _T_4891) @[el2_lsu_bus_buffer.scala 640:36] - node _T_4893 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:52] - node _T_4894 = and(_T_4892, _T_4893) @[el2_lsu_bus_buffer.scala 640:50] - node _T_4895 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:67] - node _T_4896 = and(_T_4894, _T_4895) @[el2_lsu_bus_buffer.scala 640:65] - io.lsu_axi_arvalid <= _T_4896 @[el2_lsu_bus_buffer.scala 640:22] - io.lsu_axi_arid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 641:19] - node _T_4897 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 642:69] + node _T_4890 = and(obuf_byteen, _T_4889) @[el2_lsu_bus_buffer.scala 602:41] + io.lsu_axi.w.bits.strb <= _T_4890 @[el2_lsu_bus_buffer.scala 602:26] + io.lsu_axi.w.bits.data <= obuf_data @[el2_lsu_bus_buffer.scala 603:26] + io.lsu_axi.w.bits.last <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 604:26] + node _T_4891 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 606:39] + node _T_4892 = and(obuf_valid, _T_4891) @[el2_lsu_bus_buffer.scala 606:37] + node _T_4893 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 606:53] + node _T_4894 = and(_T_4892, _T_4893) @[el2_lsu_bus_buffer.scala 606:51] + node _T_4895 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 606:68] + node _T_4896 = and(_T_4894, _T_4895) @[el2_lsu_bus_buffer.scala 606:66] + io.lsu_axi.ar.valid <= _T_4896 @[el2_lsu_bus_buffer.scala 606:23] + io.lsu_axi.ar.bits.id <= obuf_tag0 @[el2_lsu_bus_buffer.scala 607:25] + node _T_4897 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:75] node _T_4898 = cat(_T_4897, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_4899 = mux(obuf_sideeffect, obuf_addr, _T_4898) @[el2_lsu_bus_buffer.scala 642:27] - io.lsu_axi_araddr <= _T_4899 @[el2_lsu_bus_buffer.scala 642:21] + node _T_4899 = mux(obuf_sideeffect, obuf_addr, _T_4898) @[el2_lsu_bus_buffer.scala 608:33] + io.lsu_axi.ar.bits.addr <= _T_4899 @[el2_lsu_bus_buffer.scala 608:27] node _T_4900 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] - node _T_4901 = mux(obuf_sideeffect, _T_4900, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 643:27] - io.lsu_axi_arsize <= _T_4901 @[el2_lsu_bus_buffer.scala 643:21] - io.lsu_axi_arprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 644:21] - node _T_4902 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 645:28] - io.lsu_axi_arcache <= _T_4902 @[el2_lsu_bus_buffer.scala 645:22] - node _T_4903 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 646:35] - io.lsu_axi_arregion <= _T_4903 @[el2_lsu_bus_buffer.scala 646:23] - io.lsu_axi_arlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 647:20] - io.lsu_axi_arburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 648:22] - io.lsu_axi_arqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 649:20] - io.lsu_axi_arlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 650:21] - io.lsu_axi_bready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 651:21] - io.lsu_axi_rready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 652:21] - node _T_4904 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81] - node _T_4905 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 653:125] - node _T_4906 = and(io.lsu_bus_clk_en_q, _T_4905) @[el2_lsu_bus_buffer.scala 653:114] - node _T_4907 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 653:140] - node _T_4908 = and(_T_4906, _T_4907) @[el2_lsu_bus_buffer.scala 653:129] - node _T_4909 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81] - node _T_4910 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 653:125] - node _T_4911 = and(io.lsu_bus_clk_en_q, _T_4910) @[el2_lsu_bus_buffer.scala 653:114] - node _T_4912 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 653:140] - node _T_4913 = and(_T_4911, _T_4912) @[el2_lsu_bus_buffer.scala 653:129] - node _T_4914 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81] - node _T_4915 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 653:125] - node _T_4916 = and(io.lsu_bus_clk_en_q, _T_4915) @[el2_lsu_bus_buffer.scala 653:114] - node _T_4917 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 653:140] - node _T_4918 = and(_T_4916, _T_4917) @[el2_lsu_bus_buffer.scala 653:129] - node _T_4919 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81] - node _T_4920 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 653:125] - node _T_4921 = and(io.lsu_bus_clk_en_q, _T_4920) @[el2_lsu_bus_buffer.scala 653:114] - node _T_4922 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 653:140] - node _T_4923 = and(_T_4921, _T_4922) @[el2_lsu_bus_buffer.scala 653:129] + node _T_4901 = mux(obuf_sideeffect, _T_4900, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 609:33] + io.lsu_axi.ar.bits.size <= _T_4901 @[el2_lsu_bus_buffer.scala 609:27] + io.lsu_axi.ar.bits.prot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 610:27] + node _T_4902 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 611:34] + io.lsu_axi.ar.bits.cache <= _T_4902 @[el2_lsu_bus_buffer.scala 611:28] + node _T_4903 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 612:41] + io.lsu_axi.ar.bits.region <= _T_4903 @[el2_lsu_bus_buffer.scala 612:29] + io.lsu_axi.ar.bits.len <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 613:26] + io.lsu_axi.ar.bits.burst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 614:28] + io.lsu_axi.ar.bits.qos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 615:26] + io.lsu_axi.ar.bits.lock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 616:27] + io.lsu_axi.b.ready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 617:22] + io.lsu_axi.r.ready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 618:22] + node _T_4904 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 619:93] + node _T_4905 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 619:137] + node _T_4906 = and(io.lsu_bus_clk_en_q, _T_4905) @[el2_lsu_bus_buffer.scala 619:126] + node _T_4907 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 619:152] + node _T_4908 = and(_T_4906, _T_4907) @[el2_lsu_bus_buffer.scala 619:141] + node _T_4909 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 619:93] + node _T_4910 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 619:137] + node _T_4911 = and(io.lsu_bus_clk_en_q, _T_4910) @[el2_lsu_bus_buffer.scala 619:126] + node _T_4912 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 619:152] + node _T_4913 = and(_T_4911, _T_4912) @[el2_lsu_bus_buffer.scala 619:141] + node _T_4914 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 619:93] + node _T_4915 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 619:137] + node _T_4916 = and(io.lsu_bus_clk_en_q, _T_4915) @[el2_lsu_bus_buffer.scala 619:126] + node _T_4917 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 619:152] + node _T_4918 = and(_T_4916, _T_4917) @[el2_lsu_bus_buffer.scala 619:141] + node _T_4919 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 619:93] + node _T_4920 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 619:137] + node _T_4921 = and(io.lsu_bus_clk_en_q, _T_4920) @[el2_lsu_bus_buffer.scala 619:126] + node _T_4922 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 619:152] + node _T_4923 = and(_T_4921, _T_4922) @[el2_lsu_bus_buffer.scala 619:141] node _T_4924 = mux(_T_4904, _T_4908, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4925 = mux(_T_4909, _T_4913, UInt<1>("h00")) @[Mux.scala 27:72] node _T_4926 = mux(_T_4914, _T_4918, UInt<1>("h00")) @[Mux.scala 27:72] @@ -14478,27 +14478,27 @@ circuit el2_lsu : node _T_4930 = or(_T_4929, _T_4927) @[Mux.scala 27:72] wire _T_4931 : UInt<1> @[Mux.scala 27:72] _T_4931 <= _T_4930 @[Mux.scala 27:72] - io.lsu_imprecise_error_store_any <= _T_4931 @[el2_lsu_bus_buffer.scala 653:36] - node _T_4932 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:82] - node _T_4933 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 654:104] - node _T_4934 = and(_T_4932, _T_4933) @[el2_lsu_bus_buffer.scala 654:93] - node _T_4935 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 654:119] - node _T_4936 = and(_T_4934, _T_4935) @[el2_lsu_bus_buffer.scala 654:108] - node _T_4937 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:82] - node _T_4938 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 654:104] - node _T_4939 = and(_T_4937, _T_4938) @[el2_lsu_bus_buffer.scala 654:93] - node _T_4940 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 654:119] - node _T_4941 = and(_T_4939, _T_4940) @[el2_lsu_bus_buffer.scala 654:108] - node _T_4942 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:82] - node _T_4943 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 654:104] - node _T_4944 = and(_T_4942, _T_4943) @[el2_lsu_bus_buffer.scala 654:93] - node _T_4945 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 654:119] - node _T_4946 = and(_T_4944, _T_4945) @[el2_lsu_bus_buffer.scala 654:108] - node _T_4947 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:82] - node _T_4948 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 654:104] - node _T_4949 = and(_T_4947, _T_4948) @[el2_lsu_bus_buffer.scala 654:93] - node _T_4950 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 654:119] - node _T_4951 = and(_T_4949, _T_4950) @[el2_lsu_bus_buffer.scala 654:108] + io.tlu_busbuff.lsu_imprecise_error_store_any <= _T_4931 @[el2_lsu_bus_buffer.scala 619:48] + node _T_4932 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 620:82] + node _T_4933 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 620:104] + node _T_4934 = and(_T_4932, _T_4933) @[el2_lsu_bus_buffer.scala 620:93] + node _T_4935 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 620:119] + node _T_4936 = and(_T_4934, _T_4935) @[el2_lsu_bus_buffer.scala 620:108] + node _T_4937 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 620:82] + node _T_4938 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 620:104] + node _T_4939 = and(_T_4937, _T_4938) @[el2_lsu_bus_buffer.scala 620:93] + node _T_4940 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 620:119] + node _T_4941 = and(_T_4939, _T_4940) @[el2_lsu_bus_buffer.scala 620:108] + node _T_4942 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 620:82] + node _T_4943 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 620:104] + node _T_4944 = and(_T_4942, _T_4943) @[el2_lsu_bus_buffer.scala 620:93] + node _T_4945 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 620:119] + node _T_4946 = and(_T_4944, _T_4945) @[el2_lsu_bus_buffer.scala 620:108] + node _T_4947 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 620:82] + node _T_4948 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 620:104] + node _T_4949 = and(_T_4947, _T_4948) @[el2_lsu_bus_buffer.scala 620:93] + node _T_4950 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 620:119] + node _T_4951 = and(_T_4949, _T_4950) @[el2_lsu_bus_buffer.scala 620:108] node _T_4952 = mux(_T_4936, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_4953 = mux(_T_4941, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_4954 = mux(_T_4946, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -14508,54 +14508,54 @@ circuit el2_lsu : node _T_4958 = or(_T_4957, _T_4955) @[Mux.scala 27:72] wire lsu_imprecise_error_store_tag : UInt<2> @[Mux.scala 27:72] lsu_imprecise_error_store_tag <= _T_4958 @[Mux.scala 27:72] - node _T_4959 = eq(io.lsu_imprecise_error_store_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 656:72] - node _T_4960 = and(io.lsu_nonblock_load_data_error, _T_4959) @[el2_lsu_bus_buffer.scala 656:70] - io.lsu_imprecise_error_load_any <= _T_4960 @[el2_lsu_bus_buffer.scala 656:35] - node _T_4961 = mux(io.lsu_imprecise_error_store_any, buf_addr[lsu_imprecise_error_store_tag], buf_addr[io.lsu_nonblock_load_data_tag]) @[el2_lsu_bus_buffer.scala 657:41] - io.lsu_imprecise_error_addr_any <= _T_4961 @[el2_lsu_bus_buffer.scala 657:35] - lsu_bus_cntr_overflow <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 658:25] - io.lsu_bus_idle_any <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 660:23] - node _T_4962 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 663:46] - node _T_4963 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 663:89] - node _T_4964 = or(_T_4962, _T_4963) @[el2_lsu_bus_buffer.scala 663:68] - node _T_4965 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 663:132] - node _T_4966 = or(_T_4964, _T_4965) @[el2_lsu_bus_buffer.scala 663:110] - io.lsu_pmu_bus_trxn <= _T_4966 @[el2_lsu_bus_buffer.scala 663:23] - node _T_4967 = and(io.lsu_busreq_r, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 664:48] - node _T_4968 = and(_T_4967, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 664:65] - io.lsu_pmu_bus_misaligned <= _T_4968 @[el2_lsu_bus_buffer.scala 664:29] - node _T_4969 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_lsu_bus_buffer.scala 665:59] - io.lsu_pmu_bus_error <= _T_4969 @[el2_lsu_bus_buffer.scala 665:24] - node _T_4970 = eq(io.lsu_axi_awready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:48] - node _T_4971 = and(io.lsu_axi_awvalid, _T_4970) @[el2_lsu_bus_buffer.scala 667:46] - node _T_4972 = eq(io.lsu_axi_wready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:92] - node _T_4973 = and(io.lsu_axi_wvalid, _T_4972) @[el2_lsu_bus_buffer.scala 667:90] - node _T_4974 = or(_T_4971, _T_4973) @[el2_lsu_bus_buffer.scala 667:69] - node _T_4975 = eq(io.lsu_axi_arready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:136] - node _T_4976 = and(io.lsu_axi_arvalid, _T_4975) @[el2_lsu_bus_buffer.scala 667:134] - node _T_4977 = or(_T_4974, _T_4976) @[el2_lsu_bus_buffer.scala 667:112] - io.lsu_pmu_bus_busy <= _T_4977 @[el2_lsu_bus_buffer.scala 667:23] - reg _T_4978 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 669:49] - _T_4978 <= WrPtr0_m @[el2_lsu_bus_buffer.scala 669:49] - WrPtr0_r <= _T_4978 @[el2_lsu_bus_buffer.scala 669:12] - reg _T_4979 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 670:49] - _T_4979 <= WrPtr1_m @[el2_lsu_bus_buffer.scala 670:49] - WrPtr1_r <= _T_4979 @[el2_lsu_bus_buffer.scala 670:12] - node _T_4980 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 671:75] - node _T_4981 = and(io.lsu_busreq_m, _T_4980) @[el2_lsu_bus_buffer.scala 671:73] - node _T_4982 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 671:89] - node _T_4983 = and(_T_4981, _T_4982) @[el2_lsu_bus_buffer.scala 671:87] - reg _T_4984 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 671:56] - _T_4984 <= _T_4983 @[el2_lsu_bus_buffer.scala 671:56] - io.lsu_busreq_r <= _T_4984 @[el2_lsu_bus_buffer.scala 671:19] - reg _T_4985 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 672:66] - _T_4985 <= io.lsu_nonblock_load_valid_m @[el2_lsu_bus_buffer.scala 672:66] - lsu_nonblock_load_valid_r <= _T_4985 @[el2_lsu_bus_buffer.scala 672:29] + node _T_4959 = eq(io.tlu_busbuff.lsu_imprecise_error_store_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 622:97] + node _T_4960 = and(io.dctl_busbuff.lsu_nonblock_load_data_error, _T_4959) @[el2_lsu_bus_buffer.scala 622:95] + io.tlu_busbuff.lsu_imprecise_error_load_any <= _T_4960 @[el2_lsu_bus_buffer.scala 622:47] + node _T_4961 = mux(io.tlu_busbuff.lsu_imprecise_error_store_any, buf_addr[lsu_imprecise_error_store_tag], buf_addr[io.dctl_busbuff.lsu_nonblock_load_data_tag]) @[el2_lsu_bus_buffer.scala 623:53] + io.tlu_busbuff.lsu_imprecise_error_addr_any <= _T_4961 @[el2_lsu_bus_buffer.scala 623:47] + lsu_bus_cntr_overflow <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 624:25] + io.lsu_bus_idle_any <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 626:23] + node _T_4962 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[el2_lsu_bus_buffer.scala 629:59] + node _T_4963 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[el2_lsu_bus_buffer.scala 629:104] + node _T_4964 = or(_T_4962, _T_4963) @[el2_lsu_bus_buffer.scala 629:82] + node _T_4965 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[el2_lsu_bus_buffer.scala 629:149] + node _T_4966 = or(_T_4964, _T_4965) @[el2_lsu_bus_buffer.scala 629:126] + io.tlu_busbuff.lsu_pmu_bus_trxn <= _T_4966 @[el2_lsu_bus_buffer.scala 629:35] + node _T_4967 = and(io.lsu_busreq_r, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 630:60] + node _T_4968 = and(_T_4967, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 630:77] + io.tlu_busbuff.lsu_pmu_bus_misaligned <= _T_4968 @[el2_lsu_bus_buffer.scala 630:41] + node _T_4969 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[el2_lsu_bus_buffer.scala 631:83] + io.tlu_busbuff.lsu_pmu_bus_error <= _T_4969 @[el2_lsu_bus_buffer.scala 631:36] + node _T_4970 = eq(io.lsu_axi.aw.ready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 633:61] + node _T_4971 = and(io.lsu_axi.aw.valid, _T_4970) @[el2_lsu_bus_buffer.scala 633:59] + node _T_4972 = eq(io.lsu_axi.w.ready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 633:107] + node _T_4973 = and(io.lsu_axi.w.valid, _T_4972) @[el2_lsu_bus_buffer.scala 633:105] + node _T_4974 = or(_T_4971, _T_4973) @[el2_lsu_bus_buffer.scala 633:83] + node _T_4975 = eq(io.lsu_axi.ar.ready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 633:153] + node _T_4976 = and(io.lsu_axi.ar.valid, _T_4975) @[el2_lsu_bus_buffer.scala 633:151] + node _T_4977 = or(_T_4974, _T_4976) @[el2_lsu_bus_buffer.scala 633:128] + io.tlu_busbuff.lsu_pmu_bus_busy <= _T_4977 @[el2_lsu_bus_buffer.scala 633:35] + reg _T_4978 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 635:49] + _T_4978 <= WrPtr0_m @[el2_lsu_bus_buffer.scala 635:49] + WrPtr0_r <= _T_4978 @[el2_lsu_bus_buffer.scala 635:12] + reg _T_4979 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 636:49] + _T_4979 <= WrPtr1_m @[el2_lsu_bus_buffer.scala 636:49] + WrPtr1_r <= _T_4979 @[el2_lsu_bus_buffer.scala 636:12] + node _T_4980 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 637:75] + node _T_4981 = and(io.lsu_busreq_m, _T_4980) @[el2_lsu_bus_buffer.scala 637:73] + node _T_4982 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 637:89] + node _T_4983 = and(_T_4981, _T_4982) @[el2_lsu_bus_buffer.scala 637:87] + reg _T_4984 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 637:56] + _T_4984 <= _T_4983 @[el2_lsu_bus_buffer.scala 637:56] + io.lsu_busreq_r <= _T_4984 @[el2_lsu_bus_buffer.scala 637:19] + reg _T_4985 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 638:66] + _T_4985 <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[el2_lsu_bus_buffer.scala 638:66] + lsu_nonblock_load_valid_r <= _T_4985 @[el2_lsu_bus_buffer.scala 638:29] module el2_lsu_bus_intf : input clock : Clock input reset : AsyncReset - output io : {flip scan_mode : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip free_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_busreq_m : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<32>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip dec_tlu_force_halt : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, bus_read_data_m : UInt<32>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_axi_awvalid : UInt<1>, flip lsu_axi_awready : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awlock : UInt<1>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, flip lsu_axi_wready : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, flip lsu_axi_bvalid : UInt<1>, lsu_axi_bready : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, lsu_axi_arvalid : UInt<1>, flip lsu_axi_arready : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arlock : UInt<1>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, flip lsu_axi_rvalid : UInt<1>, lsu_axi_rready : UInt<1>, flip lsu_axi_rid : UInt<3>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rresp : UInt<2>, flip lsu_axi_rlast : UInt<1>, flip lsu_bus_clk_en : UInt<1>} + output io : {flip scan_mode : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, flip lsu_c1_m_clk : Clock, flip lsu_c1_r_clk : Clock, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip free_clk : Clock, flip lsu_busm_clk : Clock, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_busreq_m : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_d : UInt<32>, flip lsu_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_d : UInt<32>, flip end_addr_m : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip dec_tlu_force_halt : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, bus_read_data_m : UInt<32>, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, flip lsu_bus_clk_en : UInt<1>} wire lsu_bus_clk_en_q : UInt<1> lsu_bus_clk_en_q <= UInt<1>("h00") @@ -14645,131 +14645,134 @@ circuit el2_lsu : ld_full_hit_lo_m <= UInt<1>("h01") wire ld_full_hit_m : UInt<1> ld_full_hit_m <= UInt<1>("h00") - inst bus_buffer of el2_lsu_bus_buffer @[el2_lsu_bus_intf.scala 167:39] + inst bus_buffer of el2_lsu_bus_buffer @[el2_lsu_bus_intf.scala 121:39] bus_buffer.clock <= clock bus_buffer.reset <= reset - bus_buffer.io.scan_mode <= io.scan_mode @[el2_lsu_bus_intf.scala 169:29] - bus_buffer.io.dec_tlu_external_ldfwd_disable <= io.dec_tlu_external_ldfwd_disable @[el2_lsu_bus_intf.scala 171:51] - bus_buffer.io.dec_tlu_wb_coalescing_disable <= io.dec_tlu_wb_coalescing_disable @[el2_lsu_bus_intf.scala 172:51] - bus_buffer.io.dec_tlu_sideeffect_posted_disable <= io.dec_tlu_sideeffect_posted_disable @[el2_lsu_bus_intf.scala 173:51] - bus_buffer.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[el2_lsu_bus_intf.scala 174:51] - bus_buffer.io.lsu_c2_r_clk <= io.lsu_c2_r_clk @[el2_lsu_bus_intf.scala 175:51] - bus_buffer.io.lsu_bus_ibuf_c1_clk <= io.lsu_bus_ibuf_c1_clk @[el2_lsu_bus_intf.scala 176:51] - bus_buffer.io.lsu_bus_obuf_c1_clk <= io.lsu_bus_obuf_c1_clk @[el2_lsu_bus_intf.scala 177:51] - bus_buffer.io.lsu_bus_buf_c1_clk <= io.lsu_bus_buf_c1_clk @[el2_lsu_bus_intf.scala 178:51] - bus_buffer.io.lsu_free_c2_clk <= io.lsu_free_c2_clk @[el2_lsu_bus_intf.scala 179:51] - bus_buffer.io.lsu_busm_clk <= io.lsu_busm_clk @[el2_lsu_bus_intf.scala 180:51] - bus_buffer.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu_bus_intf.scala 181:51] - bus_buffer.io.lsu_pkt_m.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.dma <= io.lsu_pkt_m.bits.dma @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.unsign <= io.lsu_pkt_m.bits.unsign @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.store <= io.lsu_pkt_m.bits.store @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.load <= io.lsu_pkt_m.bits.load @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.dword <= io.lsu_pkt_m.bits.dword @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.word <= io.lsu_pkt_m.bits.word @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.half <= io.lsu_pkt_m.bits.half @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.by <= io.lsu_pkt_m.bits.by @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_m.valid <= io.lsu_pkt_m.valid @[el2_lsu_bus_intf.scala 184:27] - bus_buffer.io.lsu_pkt_r.bits.store_data_bypass_m <= io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.load_ldst_bypass_d <= io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.store_data_bypass_d <= io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.dma <= io.lsu_pkt_r.bits.dma @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.unsign <= io.lsu_pkt_r.bits.unsign @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.store <= io.lsu_pkt_r.bits.store @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.load <= io.lsu_pkt_r.bits.load @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.dword <= io.lsu_pkt_r.bits.dword @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.word <= io.lsu_pkt_r.bits.word @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.half <= io.lsu_pkt_r.bits.half @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.by <= io.lsu_pkt_r.bits.by @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.bits.fast_int <= io.lsu_pkt_r.bits.fast_int @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_pkt_r.valid <= io.lsu_pkt_r.valid @[el2_lsu_bus_intf.scala 185:27] - bus_buffer.io.lsu_addr_m <= io.lsu_addr_m @[el2_lsu_bus_intf.scala 188:51] - bus_buffer.io.end_addr_m <= io.end_addr_m @[el2_lsu_bus_intf.scala 189:51] - bus_buffer.io.lsu_addr_r <= io.lsu_addr_r @[el2_lsu_bus_intf.scala 190:51] - bus_buffer.io.end_addr_r <= io.end_addr_r @[el2_lsu_bus_intf.scala 191:51] - bus_buffer.io.store_data_r <= io.store_data_r @[el2_lsu_bus_intf.scala 192:51] - bus_buffer.io.lsu_busreq_m <= io.lsu_busreq_m @[el2_lsu_bus_intf.scala 194:51] - bus_buffer.io.flush_m_up <= io.flush_m_up @[el2_lsu_bus_intf.scala 195:51] - bus_buffer.io.flush_r <= io.flush_r @[el2_lsu_bus_intf.scala 196:51] - bus_buffer.io.lsu_commit_r <= io.lsu_commit_r @[el2_lsu_bus_intf.scala 197:51] - bus_buffer.io.lsu_axi_awready <= io.lsu_axi_awready @[el2_lsu_bus_intf.scala 198:51] - bus_buffer.io.lsu_axi_wready <= io.lsu_axi_wready @[el2_lsu_bus_intf.scala 199:51] - bus_buffer.io.lsu_axi_bvalid <= io.lsu_axi_bvalid @[el2_lsu_bus_intf.scala 200:51] - bus_buffer.io.lsu_axi_bresp <= io.lsu_axi_bresp @[el2_lsu_bus_intf.scala 201:51] - bus_buffer.io.lsu_axi_bid <= io.lsu_axi_bid @[el2_lsu_bus_intf.scala 202:51] - bus_buffer.io.lsu_axi_arready <= io.lsu_axi_arready @[el2_lsu_bus_intf.scala 203:51] - bus_buffer.io.lsu_axi_rvalid <= io.lsu_axi_rvalid @[el2_lsu_bus_intf.scala 204:51] - bus_buffer.io.lsu_axi_rid <= io.lsu_axi_rid @[el2_lsu_bus_intf.scala 205:51] - bus_buffer.io.lsu_axi_rdata <= io.lsu_axi_rdata @[el2_lsu_bus_intf.scala 206:51] - bus_buffer.io.lsu_axi_rresp <= io.lsu_axi_rresp @[el2_lsu_bus_intf.scala 207:51] - bus_buffer.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu_bus_intf.scala 208:51] - io.lsu_busreq_r <= bus_buffer.io.lsu_busreq_r @[el2_lsu_bus_intf.scala 210:38] - io.lsu_bus_buffer_pend_any <= bus_buffer.io.lsu_bus_buffer_pend_any @[el2_lsu_bus_intf.scala 211:38] - io.lsu_bus_buffer_full_any <= bus_buffer.io.lsu_bus_buffer_full_any @[el2_lsu_bus_intf.scala 212:38] - io.lsu_bus_buffer_empty_any <= bus_buffer.io.lsu_bus_buffer_empty_any @[el2_lsu_bus_intf.scala 213:38] - io.lsu_bus_idle_any <= bus_buffer.io.lsu_bus_idle_any @[el2_lsu_bus_intf.scala 214:38] - ld_byte_hit_buf_lo <= bus_buffer.io.ld_byte_hit_buf_lo @[el2_lsu_bus_intf.scala 215:38] - ld_byte_hit_buf_hi <= bus_buffer.io.ld_byte_hit_buf_hi @[el2_lsu_bus_intf.scala 216:38] - ld_fwddata_buf_lo <= bus_buffer.io.ld_fwddata_buf_lo @[el2_lsu_bus_intf.scala 217:38] - ld_fwddata_buf_hi <= bus_buffer.io.ld_fwddata_buf_hi @[el2_lsu_bus_intf.scala 218:38] - io.lsu_imprecise_error_load_any <= bus_buffer.io.lsu_imprecise_error_load_any @[el2_lsu_bus_intf.scala 219:38] - io.lsu_imprecise_error_store_any <= bus_buffer.io.lsu_imprecise_error_store_any @[el2_lsu_bus_intf.scala 220:38] - io.lsu_imprecise_error_addr_any <= bus_buffer.io.lsu_imprecise_error_addr_any @[el2_lsu_bus_intf.scala 221:38] - io.lsu_nonblock_load_valid_m <= bus_buffer.io.lsu_nonblock_load_valid_m @[el2_lsu_bus_intf.scala 222:38] - io.lsu_nonblock_load_tag_m <= bus_buffer.io.lsu_nonblock_load_tag_m @[el2_lsu_bus_intf.scala 223:38] - io.lsu_nonblock_load_inv_r <= bus_buffer.io.lsu_nonblock_load_inv_r @[el2_lsu_bus_intf.scala 224:38] - io.lsu_nonblock_load_inv_tag_r <= bus_buffer.io.lsu_nonblock_load_inv_tag_r @[el2_lsu_bus_intf.scala 225:38] - io.lsu_nonblock_load_data_valid <= bus_buffer.io.lsu_nonblock_load_data_valid @[el2_lsu_bus_intf.scala 226:38] - io.lsu_nonblock_load_data_error <= bus_buffer.io.lsu_nonblock_load_data_error @[el2_lsu_bus_intf.scala 227:38] - io.lsu_nonblock_load_data_tag <= bus_buffer.io.lsu_nonblock_load_data_tag @[el2_lsu_bus_intf.scala 228:38] - io.lsu_nonblock_load_data <= bus_buffer.io.lsu_nonblock_load_data @[el2_lsu_bus_intf.scala 229:38] - io.lsu_pmu_bus_trxn <= bus_buffer.io.lsu_pmu_bus_trxn @[el2_lsu_bus_intf.scala 230:38] - io.lsu_pmu_bus_misaligned <= bus_buffer.io.lsu_pmu_bus_misaligned @[el2_lsu_bus_intf.scala 231:38] - io.lsu_pmu_bus_error <= bus_buffer.io.lsu_pmu_bus_error @[el2_lsu_bus_intf.scala 232:38] - io.lsu_pmu_bus_busy <= bus_buffer.io.lsu_pmu_bus_busy @[el2_lsu_bus_intf.scala 233:38] - io.lsu_axi_awvalid <= bus_buffer.io.lsu_axi_awvalid @[el2_lsu_bus_intf.scala 234:38] - io.lsu_axi_awid <= bus_buffer.io.lsu_axi_awid @[el2_lsu_bus_intf.scala 235:38] - io.lsu_axi_awaddr <= bus_buffer.io.lsu_axi_awaddr @[el2_lsu_bus_intf.scala 236:38] - io.lsu_axi_awregion <= bus_buffer.io.lsu_axi_awregion @[el2_lsu_bus_intf.scala 237:38] - io.lsu_axi_awlen <= bus_buffer.io.lsu_axi_awlen @[el2_lsu_bus_intf.scala 238:38] - io.lsu_axi_awsize <= bus_buffer.io.lsu_axi_awsize @[el2_lsu_bus_intf.scala 239:38] - io.lsu_axi_awburst <= bus_buffer.io.lsu_axi_awburst @[el2_lsu_bus_intf.scala 240:38] - io.lsu_axi_awlock <= bus_buffer.io.lsu_axi_awlock @[el2_lsu_bus_intf.scala 241:38] - io.lsu_axi_awcache <= bus_buffer.io.lsu_axi_awcache @[el2_lsu_bus_intf.scala 242:38] - io.lsu_axi_awprot <= bus_buffer.io.lsu_axi_awprot @[el2_lsu_bus_intf.scala 243:38] - io.lsu_axi_awqos <= bus_buffer.io.lsu_axi_awqos @[el2_lsu_bus_intf.scala 244:38] - io.lsu_axi_wvalid <= bus_buffer.io.lsu_axi_wvalid @[el2_lsu_bus_intf.scala 245:38] - io.lsu_axi_wdata <= bus_buffer.io.lsu_axi_wdata @[el2_lsu_bus_intf.scala 246:38] - io.lsu_axi_wstrb <= bus_buffer.io.lsu_axi_wstrb @[el2_lsu_bus_intf.scala 247:38] - io.lsu_axi_wlast <= bus_buffer.io.lsu_axi_wlast @[el2_lsu_bus_intf.scala 248:38] - io.lsu_axi_bready <= bus_buffer.io.lsu_axi_bready @[el2_lsu_bus_intf.scala 249:38] - io.lsu_axi_arvalid <= bus_buffer.io.lsu_axi_arvalid @[el2_lsu_bus_intf.scala 250:38] - io.lsu_axi_arid <= bus_buffer.io.lsu_axi_arid @[el2_lsu_bus_intf.scala 251:38] - io.lsu_axi_araddr <= bus_buffer.io.lsu_axi_araddr @[el2_lsu_bus_intf.scala 252:38] - io.lsu_axi_arregion <= bus_buffer.io.lsu_axi_arregion @[el2_lsu_bus_intf.scala 253:38] - io.lsu_axi_arlen <= bus_buffer.io.lsu_axi_arlen @[el2_lsu_bus_intf.scala 254:38] - io.lsu_axi_arsize <= bus_buffer.io.lsu_axi_arsize @[el2_lsu_bus_intf.scala 255:38] - io.lsu_axi_arburst <= bus_buffer.io.lsu_axi_arburst @[el2_lsu_bus_intf.scala 256:38] - io.lsu_axi_arlock <= bus_buffer.io.lsu_axi_arlock @[el2_lsu_bus_intf.scala 257:38] - io.lsu_axi_arcache <= bus_buffer.io.lsu_axi_arcache @[el2_lsu_bus_intf.scala 258:38] - io.lsu_axi_arprot <= bus_buffer.io.lsu_axi_arprot @[el2_lsu_bus_intf.scala 259:38] - io.lsu_axi_arqos <= bus_buffer.io.lsu_axi_arqos @[el2_lsu_bus_intf.scala 260:38] - io.lsu_axi_rready <= bus_buffer.io.lsu_axi_rready @[el2_lsu_bus_intf.scala 261:38] - bus_buffer.io.no_word_merge_r <= no_word_merge_r @[el2_lsu_bus_intf.scala 263:51] - bus_buffer.io.no_dword_merge_r <= no_dword_merge_r @[el2_lsu_bus_intf.scala 264:51] - bus_buffer.io.is_sideeffects_r <= is_sideeffects_r @[el2_lsu_bus_intf.scala 265:51] - bus_buffer.io.ldst_dual_d <= ldst_dual_d @[el2_lsu_bus_intf.scala 266:51] - bus_buffer.io.ldst_dual_m <= ldst_dual_m @[el2_lsu_bus_intf.scala 267:51] - bus_buffer.io.ldst_dual_r <= ldst_dual_r @[el2_lsu_bus_intf.scala 268:51] - bus_buffer.io.ldst_byteen_ext_m <= ldst_byteen_ext_m @[el2_lsu_bus_intf.scala 269:51] - bus_buffer.io.ld_full_hit_m <= ld_full_hit_m @[el2_lsu_bus_intf.scala 270:51] - bus_buffer.io.lsu_bus_clk_en_q <= lsu_bus_clk_en_q @[el2_lsu_bus_intf.scala 271:51] - node _T = bits(io.lsu_pkt_m.bits.word, 0, 0) @[el2_lsu_bus_intf.scala 276:63] - node _T_1 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[el2_lsu_bus_intf.scala 276:107] - node _T_2 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[el2_lsu_bus_intf.scala 276:148] + bus_buffer.io.scan_mode <= io.scan_mode @[el2_lsu_bus_intf.scala 123:29] + io.tlu_busbuff.lsu_pmu_store_external_m <= bus_buffer.io.tlu_busbuff.lsu_pmu_store_external_m @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_pmu_load_external_m <= bus_buffer.io.tlu_busbuff.lsu_pmu_load_external_m @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_buffer.io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_imprecise_error_store_any <= bus_buffer.io.tlu_busbuff.lsu_imprecise_error_store_any @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_imprecise_error_load_any <= bus_buffer.io.tlu_busbuff.lsu_imprecise_error_load_any @[el2_lsu_bus_intf.scala 124:18] + bus_buffer.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[el2_lsu_bus_intf.scala 124:18] + bus_buffer.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.tlu_busbuff.dec_tlu_wb_coalescing_disable @[el2_lsu_bus_intf.scala 124:18] + bus_buffer.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.tlu_busbuff.dec_tlu_external_ldfwd_disable @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_pmu_bus_busy <= bus_buffer.io.tlu_busbuff.lsu_pmu_bus_busy @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_pmu_bus_error <= bus_buffer.io.tlu_busbuff.lsu_pmu_bus_error @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_buffer.io.tlu_busbuff.lsu_pmu_bus_misaligned @[el2_lsu_bus_intf.scala 124:18] + io.tlu_busbuff.lsu_pmu_bus_trxn <= bus_buffer.io.tlu_busbuff.lsu_pmu_bus_trxn @[el2_lsu_bus_intf.scala 124:18] + bus_buffer.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[el2_lsu_bus_intf.scala 136:51] + bus_buffer.io.lsu_c2_r_clk <= io.lsu_c2_r_clk @[el2_lsu_bus_intf.scala 137:51] + bus_buffer.io.lsu_bus_ibuf_c1_clk <= io.lsu_bus_ibuf_c1_clk @[el2_lsu_bus_intf.scala 138:51] + bus_buffer.io.lsu_bus_obuf_c1_clk <= io.lsu_bus_obuf_c1_clk @[el2_lsu_bus_intf.scala 139:51] + bus_buffer.io.lsu_bus_buf_c1_clk <= io.lsu_bus_buf_c1_clk @[el2_lsu_bus_intf.scala 140:51] + bus_buffer.io.lsu_free_c2_clk <= io.lsu_free_c2_clk @[el2_lsu_bus_intf.scala 141:51] + bus_buffer.io.lsu_busm_clk <= io.lsu_busm_clk @[el2_lsu_bus_intf.scala 142:51] + bus_buffer.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu_bus_intf.scala 143:51] + bus_buffer.io.lsu_pkt_m.bits.store_data_bypass_m <= io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.load_ldst_bypass_d <= io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.store_data_bypass_d <= io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.dma <= io.lsu_pkt_m.bits.dma @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.unsign <= io.lsu_pkt_m.bits.unsign @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.store <= io.lsu_pkt_m.bits.store @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.load <= io.lsu_pkt_m.bits.load @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.dword <= io.lsu_pkt_m.bits.dword @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.word <= io.lsu_pkt_m.bits.word @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.half <= io.lsu_pkt_m.bits.half @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.by <= io.lsu_pkt_m.bits.by @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.bits.fast_int <= io.lsu_pkt_m.bits.fast_int @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_m.valid <= io.lsu_pkt_m.valid @[el2_lsu_bus_intf.scala 146:27] + bus_buffer.io.lsu_pkt_r.bits.store_data_bypass_m <= io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.load_ldst_bypass_d <= io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.store_data_bypass_d <= io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.dma <= io.lsu_pkt_r.bits.dma @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.unsign <= io.lsu_pkt_r.bits.unsign @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.store <= io.lsu_pkt_r.bits.store @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.load <= io.lsu_pkt_r.bits.load @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.dword <= io.lsu_pkt_r.bits.dword @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.word <= io.lsu_pkt_r.bits.word @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.half <= io.lsu_pkt_r.bits.half @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.by <= io.lsu_pkt_r.bits.by @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.bits.fast_int <= io.lsu_pkt_r.bits.fast_int @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_pkt_r.valid <= io.lsu_pkt_r.valid @[el2_lsu_bus_intf.scala 147:27] + bus_buffer.io.lsu_addr_m <= io.lsu_addr_m @[el2_lsu_bus_intf.scala 150:51] + bus_buffer.io.end_addr_m <= io.end_addr_m @[el2_lsu_bus_intf.scala 151:51] + bus_buffer.io.lsu_addr_r <= io.lsu_addr_r @[el2_lsu_bus_intf.scala 152:51] + bus_buffer.io.end_addr_r <= io.end_addr_r @[el2_lsu_bus_intf.scala 153:51] + bus_buffer.io.store_data_r <= io.store_data_r @[el2_lsu_bus_intf.scala 154:51] + bus_buffer.io.lsu_busreq_m <= io.lsu_busreq_m @[el2_lsu_bus_intf.scala 156:51] + bus_buffer.io.flush_m_up <= io.flush_m_up @[el2_lsu_bus_intf.scala 157:51] + bus_buffer.io.flush_r <= io.flush_r @[el2_lsu_bus_intf.scala 158:51] + bus_buffer.io.lsu_commit_r <= io.lsu_commit_r @[el2_lsu_bus_intf.scala 159:51] + bus_buffer.io.lsu_axi.r.bits.last <= io.axi.r.bits.last @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.r.bits.resp <= io.axi.r.bits.resp @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.r.bits.data <= io.axi.r.bits.data @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.r.bits.id <= io.axi.r.bits.id @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.r.valid <= io.axi.r.valid @[el2_lsu_bus_intf.scala 160:43] + io.axi.r.ready <= bus_buffer.io.lsu_axi.r.ready @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.qos <= bus_buffer.io.lsu_axi.ar.bits.qos @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.prot <= bus_buffer.io.lsu_axi.ar.bits.prot @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.cache <= bus_buffer.io.lsu_axi.ar.bits.cache @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.lock <= bus_buffer.io.lsu_axi.ar.bits.lock @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.burst <= bus_buffer.io.lsu_axi.ar.bits.burst @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.size <= bus_buffer.io.lsu_axi.ar.bits.size @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.len <= bus_buffer.io.lsu_axi.ar.bits.len @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.region <= bus_buffer.io.lsu_axi.ar.bits.region @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.addr <= bus_buffer.io.lsu_axi.ar.bits.addr @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.bits.id <= bus_buffer.io.lsu_axi.ar.bits.id @[el2_lsu_bus_intf.scala 160:43] + io.axi.ar.valid <= bus_buffer.io.lsu_axi.ar.valid @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.ar.ready <= io.axi.ar.ready @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.b.bits.id <= io.axi.b.bits.id @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.b.bits.resp <= io.axi.b.bits.resp @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.b.valid <= io.axi.b.valid @[el2_lsu_bus_intf.scala 160:43] + io.axi.b.ready <= bus_buffer.io.lsu_axi.b.ready @[el2_lsu_bus_intf.scala 160:43] + io.axi.w.bits.last <= bus_buffer.io.lsu_axi.w.bits.last @[el2_lsu_bus_intf.scala 160:43] + io.axi.w.bits.strb <= bus_buffer.io.lsu_axi.w.bits.strb @[el2_lsu_bus_intf.scala 160:43] + io.axi.w.bits.data <= bus_buffer.io.lsu_axi.w.bits.data @[el2_lsu_bus_intf.scala 160:43] + io.axi.w.valid <= bus_buffer.io.lsu_axi.w.valid @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.w.ready <= io.axi.w.ready @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.qos <= bus_buffer.io.lsu_axi.aw.bits.qos @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.prot <= bus_buffer.io.lsu_axi.aw.bits.prot @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.cache <= bus_buffer.io.lsu_axi.aw.bits.cache @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.lock <= bus_buffer.io.lsu_axi.aw.bits.lock @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.burst <= bus_buffer.io.lsu_axi.aw.bits.burst @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.size <= bus_buffer.io.lsu_axi.aw.bits.size @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.len <= bus_buffer.io.lsu_axi.aw.bits.len @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.region <= bus_buffer.io.lsu_axi.aw.bits.region @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.addr <= bus_buffer.io.lsu_axi.aw.bits.addr @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.bits.id <= bus_buffer.io.lsu_axi.aw.bits.id @[el2_lsu_bus_intf.scala 160:43] + io.axi.aw.valid <= bus_buffer.io.lsu_axi.aw.valid @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_axi.aw.ready <= io.axi.aw.ready @[el2_lsu_bus_intf.scala 160:43] + bus_buffer.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu_bus_intf.scala 161:51] + io.lsu_busreq_r <= bus_buffer.io.lsu_busreq_r @[el2_lsu_bus_intf.scala 163:38] + io.lsu_bus_buffer_pend_any <= bus_buffer.io.lsu_bus_buffer_pend_any @[el2_lsu_bus_intf.scala 164:38] + io.lsu_bus_buffer_full_any <= bus_buffer.io.lsu_bus_buffer_full_any @[el2_lsu_bus_intf.scala 165:38] + io.lsu_bus_buffer_empty_any <= bus_buffer.io.lsu_bus_buffer_empty_any @[el2_lsu_bus_intf.scala 166:38] + io.lsu_bus_idle_any <= bus_buffer.io.lsu_bus_idle_any @[el2_lsu_bus_intf.scala 167:38] + ld_byte_hit_buf_lo <= bus_buffer.io.ld_byte_hit_buf_lo @[el2_lsu_bus_intf.scala 168:38] + ld_byte_hit_buf_hi <= bus_buffer.io.ld_byte_hit_buf_hi @[el2_lsu_bus_intf.scala 169:38] + ld_fwddata_buf_lo <= bus_buffer.io.ld_fwddata_buf_lo @[el2_lsu_bus_intf.scala 170:38] + ld_fwddata_buf_hi <= bus_buffer.io.ld_fwddata_buf_hi @[el2_lsu_bus_intf.scala 171:38] + io.dctl_busbuff.lsu_nonblock_load_data <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_data @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_data_tag @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_data_error <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_data_error @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_data_valid @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_inv_r @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_tag_m @[el2_lsu_bus_intf.scala 172:19] + io.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_buffer.io.dctl_busbuff.lsu_nonblock_load_valid_m @[el2_lsu_bus_intf.scala 172:19] + bus_buffer.io.no_word_merge_r <= no_word_merge_r @[el2_lsu_bus_intf.scala 189:51] + bus_buffer.io.no_dword_merge_r <= no_dword_merge_r @[el2_lsu_bus_intf.scala 190:51] + bus_buffer.io.is_sideeffects_r <= is_sideeffects_r @[el2_lsu_bus_intf.scala 191:51] + bus_buffer.io.ldst_dual_d <= ldst_dual_d @[el2_lsu_bus_intf.scala 192:51] + bus_buffer.io.ldst_dual_m <= ldst_dual_m @[el2_lsu_bus_intf.scala 193:51] + bus_buffer.io.ldst_dual_r <= ldst_dual_r @[el2_lsu_bus_intf.scala 194:51] + bus_buffer.io.ldst_byteen_ext_m <= ldst_byteen_ext_m @[el2_lsu_bus_intf.scala 195:51] + bus_buffer.io.ld_full_hit_m <= ld_full_hit_m @[el2_lsu_bus_intf.scala 196:51] + bus_buffer.io.lsu_bus_clk_en_q <= lsu_bus_clk_en_q @[el2_lsu_bus_intf.scala 197:51] + node _T = bits(io.lsu_pkt_m.bits.word, 0, 0) @[el2_lsu_bus_intf.scala 202:63] + node _T_1 = bits(io.lsu_pkt_m.bits.half, 0, 0) @[el2_lsu_bus_intf.scala 202:107] + node _T_2 = bits(io.lsu_pkt_m.bits.by, 0, 0) @[el2_lsu_bus_intf.scala 202:148] node _T_3 = mux(_T, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_4 = mux(_T_1, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_5 = mux(_T_2, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -14777,279 +14780,279 @@ circuit el2_lsu : node _T_7 = or(_T_6, _T_5) @[Mux.scala 27:72] wire _T_8 : UInt<4> @[Mux.scala 27:72] _T_8 <= _T_7 @[Mux.scala 27:72] - ldst_byteen_m <= _T_8 @[el2_lsu_bus_intf.scala 276:27] - node _T_9 = bits(io.lsu_addr_d, 2, 2) @[el2_lsu_bus_intf.scala 277:43] - node _T_10 = bits(io.end_addr_d, 2, 2) @[el2_lsu_bus_intf.scala 277:64] - node _T_11 = neq(_T_9, _T_10) @[el2_lsu_bus_intf.scala 277:47] - ldst_dual_d <= _T_11 @[el2_lsu_bus_intf.scala 277:27] - node _T_12 = bits(io.lsu_addr_r, 31, 3) @[el2_lsu_bus_intf.scala 278:44] - node _T_13 = bits(io.lsu_addr_m, 31, 3) @[el2_lsu_bus_intf.scala 278:68] - node _T_14 = eq(_T_12, _T_13) @[el2_lsu_bus_intf.scala 278:51] - addr_match_dw_lo_r_m <= _T_14 @[el2_lsu_bus_intf.scala 278:27] - node _T_15 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_intf.scala 279:68] - node _T_16 = bits(io.lsu_addr_m, 2, 2) @[el2_lsu_bus_intf.scala 279:85] - node _T_17 = xor(_T_15, _T_16) @[el2_lsu_bus_intf.scala 279:71] - node _T_18 = eq(_T_17, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 279:53] - node _T_19 = and(addr_match_dw_lo_r_m, _T_18) @[el2_lsu_bus_intf.scala 279:51] - addr_match_word_lo_r_m <= _T_19 @[el2_lsu_bus_intf.scala 279:27] - node _T_20 = eq(ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 280:48] - node _T_21 = and(io.lsu_busreq_r, _T_20) @[el2_lsu_bus_intf.scala 280:46] - node _T_22 = and(_T_21, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 280:61] - node _T_23 = eq(addr_match_word_lo_r_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 280:107] - node _T_24 = or(io.lsu_pkt_m.bits.load, _T_23) @[el2_lsu_bus_intf.scala 280:105] - node _T_25 = and(_T_22, _T_24) @[el2_lsu_bus_intf.scala 280:79] - no_word_merge_r <= _T_25 @[el2_lsu_bus_intf.scala 280:27] - node _T_26 = eq(ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 281:48] - node _T_27 = and(io.lsu_busreq_r, _T_26) @[el2_lsu_bus_intf.scala 281:46] - node _T_28 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 281:61] - node _T_29 = eq(addr_match_dw_lo_r_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 281:107] - node _T_30 = or(io.lsu_pkt_m.bits.load, _T_29) @[el2_lsu_bus_intf.scala 281:105] - node _T_31 = and(_T_28, _T_30) @[el2_lsu_bus_intf.scala 281:79] - no_dword_merge_r <= _T_31 @[el2_lsu_bus_intf.scala 281:27] - node _T_32 = bits(ldst_byteen_m, 3, 0) @[el2_lsu_bus_intf.scala 283:43] - node _T_33 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_bus_intf.scala 283:65] - node _T_34 = dshl(_T_32, _T_33) @[el2_lsu_bus_intf.scala 283:49] - ldst_byteen_ext_m <= _T_34 @[el2_lsu_bus_intf.scala 283:27] - node _T_35 = bits(ldst_byteen_r, 3, 0) @[el2_lsu_bus_intf.scala 284:43] - node _T_36 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_intf.scala 284:65] - node _T_37 = dshl(_T_35, _T_36) @[el2_lsu_bus_intf.scala 284:49] - ldst_byteen_ext_r <= _T_37 @[el2_lsu_bus_intf.scala 284:27] - node _T_38 = bits(io.store_data_r, 31, 0) @[el2_lsu_bus_intf.scala 285:45] - node _T_39 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_intf.scala 285:72] + ldst_byteen_m <= _T_8 @[el2_lsu_bus_intf.scala 202:27] + node _T_9 = bits(io.lsu_addr_d, 2, 2) @[el2_lsu_bus_intf.scala 203:43] + node _T_10 = bits(io.end_addr_d, 2, 2) @[el2_lsu_bus_intf.scala 203:64] + node _T_11 = neq(_T_9, _T_10) @[el2_lsu_bus_intf.scala 203:47] + ldst_dual_d <= _T_11 @[el2_lsu_bus_intf.scala 203:27] + node _T_12 = bits(io.lsu_addr_r, 31, 3) @[el2_lsu_bus_intf.scala 204:44] + node _T_13 = bits(io.lsu_addr_m, 31, 3) @[el2_lsu_bus_intf.scala 204:68] + node _T_14 = eq(_T_12, _T_13) @[el2_lsu_bus_intf.scala 204:51] + addr_match_dw_lo_r_m <= _T_14 @[el2_lsu_bus_intf.scala 204:27] + node _T_15 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_intf.scala 205:68] + node _T_16 = bits(io.lsu_addr_m, 2, 2) @[el2_lsu_bus_intf.scala 205:85] + node _T_17 = xor(_T_15, _T_16) @[el2_lsu_bus_intf.scala 205:71] + node _T_18 = eq(_T_17, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 205:53] + node _T_19 = and(addr_match_dw_lo_r_m, _T_18) @[el2_lsu_bus_intf.scala 205:51] + addr_match_word_lo_r_m <= _T_19 @[el2_lsu_bus_intf.scala 205:27] + node _T_20 = eq(ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 206:48] + node _T_21 = and(io.lsu_busreq_r, _T_20) @[el2_lsu_bus_intf.scala 206:46] + node _T_22 = and(_T_21, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 206:61] + node _T_23 = eq(addr_match_word_lo_r_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 206:107] + node _T_24 = or(io.lsu_pkt_m.bits.load, _T_23) @[el2_lsu_bus_intf.scala 206:105] + node _T_25 = and(_T_22, _T_24) @[el2_lsu_bus_intf.scala 206:79] + no_word_merge_r <= _T_25 @[el2_lsu_bus_intf.scala 206:27] + node _T_26 = eq(ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 207:48] + node _T_27 = and(io.lsu_busreq_r, _T_26) @[el2_lsu_bus_intf.scala 207:46] + node _T_28 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 207:61] + node _T_29 = eq(addr_match_dw_lo_r_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 207:107] + node _T_30 = or(io.lsu_pkt_m.bits.load, _T_29) @[el2_lsu_bus_intf.scala 207:105] + node _T_31 = and(_T_28, _T_30) @[el2_lsu_bus_intf.scala 207:79] + no_dword_merge_r <= _T_31 @[el2_lsu_bus_intf.scala 207:27] + node _T_32 = bits(ldst_byteen_m, 3, 0) @[el2_lsu_bus_intf.scala 209:43] + node _T_33 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_bus_intf.scala 209:65] + node _T_34 = dshl(_T_32, _T_33) @[el2_lsu_bus_intf.scala 209:49] + ldst_byteen_ext_m <= _T_34 @[el2_lsu_bus_intf.scala 209:27] + node _T_35 = bits(ldst_byteen_r, 3, 0) @[el2_lsu_bus_intf.scala 210:43] + node _T_36 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_intf.scala 210:65] + node _T_37 = dshl(_T_35, _T_36) @[el2_lsu_bus_intf.scala 210:49] + ldst_byteen_ext_r <= _T_37 @[el2_lsu_bus_intf.scala 210:27] + node _T_38 = bits(io.store_data_r, 31, 0) @[el2_lsu_bus_intf.scala 211:45] + node _T_39 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_intf.scala 211:72] node _T_40 = cat(_T_39, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_41 = dshl(_T_38, _T_40) @[el2_lsu_bus_intf.scala 285:52] - store_data_ext_r <= _T_41 @[el2_lsu_bus_intf.scala 285:27] - node _T_42 = bits(ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_intf.scala 286:47] - ldst_byteen_hi_m <= _T_42 @[el2_lsu_bus_intf.scala 286:27] - node _T_43 = bits(ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_intf.scala 287:47] - ldst_byteen_lo_m <= _T_43 @[el2_lsu_bus_intf.scala 287:27] - node _T_44 = bits(ldst_byteen_ext_r, 7, 4) @[el2_lsu_bus_intf.scala 288:47] - ldst_byteen_hi_r <= _T_44 @[el2_lsu_bus_intf.scala 288:27] - node _T_45 = bits(ldst_byteen_ext_r, 3, 0) @[el2_lsu_bus_intf.scala 289:47] - ldst_byteen_lo_r <= _T_45 @[el2_lsu_bus_intf.scala 289:27] - node _T_46 = bits(store_data_ext_r, 63, 32) @[el2_lsu_bus_intf.scala 291:46] - store_data_hi_r <= _T_46 @[el2_lsu_bus_intf.scala 291:27] - node _T_47 = bits(store_data_ext_r, 31, 0) @[el2_lsu_bus_intf.scala 292:46] - store_data_lo_r <= _T_47 @[el2_lsu_bus_intf.scala 292:27] - node _T_48 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 293:44] - node _T_49 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 293:68] - node _T_50 = eq(_T_48, _T_49) @[el2_lsu_bus_intf.scala 293:51] - node _T_51 = and(_T_50, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 293:76] - node _T_52 = and(_T_51, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 293:97] - node _T_53 = and(_T_52, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 293:123] - ld_addr_rhit_lo_lo <= _T_53 @[el2_lsu_bus_intf.scala 293:27] - node _T_54 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 294:44] - node _T_55 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 294:68] - node _T_56 = eq(_T_54, _T_55) @[el2_lsu_bus_intf.scala 294:51] - node _T_57 = and(_T_56, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 294:76] - node _T_58 = and(_T_57, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 294:97] - node _T_59 = and(_T_58, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 294:123] - ld_addr_rhit_lo_hi <= _T_59 @[el2_lsu_bus_intf.scala 294:27] - node _T_60 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 295:44] - node _T_61 = bits(io.end_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 295:68] - node _T_62 = eq(_T_60, _T_61) @[el2_lsu_bus_intf.scala 295:51] - node _T_63 = and(_T_62, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 295:76] - node _T_64 = and(_T_63, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 295:97] - node _T_65 = and(_T_64, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 295:123] - ld_addr_rhit_hi_lo <= _T_65 @[el2_lsu_bus_intf.scala 295:27] - node _T_66 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 296:44] - node _T_67 = bits(io.end_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 296:68] - node _T_68 = eq(_T_66, _T_67) @[el2_lsu_bus_intf.scala 296:51] - node _T_69 = and(_T_68, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 296:76] - node _T_70 = and(_T_69, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 296:97] - node _T_71 = and(_T_70, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 296:123] - ld_addr_rhit_hi_hi <= _T_71 @[el2_lsu_bus_intf.scala 296:27] - node _T_72 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_intf.scala 298:88] - node _T_73 = and(ld_addr_rhit_lo_lo, _T_72) @[el2_lsu_bus_intf.scala 298:70] - node _T_74 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 298:110] - node _T_75 = and(_T_73, _T_74) @[el2_lsu_bus_intf.scala 298:92] - node _T_76 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_intf.scala 298:88] - node _T_77 = and(ld_addr_rhit_lo_lo, _T_76) @[el2_lsu_bus_intf.scala 298:70] - node _T_78 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 298:110] - node _T_79 = and(_T_77, _T_78) @[el2_lsu_bus_intf.scala 298:92] - node _T_80 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_intf.scala 298:88] - node _T_81 = and(ld_addr_rhit_lo_lo, _T_80) @[el2_lsu_bus_intf.scala 298:70] - node _T_82 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 298:110] - node _T_83 = and(_T_81, _T_82) @[el2_lsu_bus_intf.scala 298:92] - node _T_84 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_intf.scala 298:88] - node _T_85 = and(ld_addr_rhit_lo_lo, _T_84) @[el2_lsu_bus_intf.scala 298:70] - node _T_86 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 298:110] - node _T_87 = and(_T_85, _T_86) @[el2_lsu_bus_intf.scala 298:92] + node _T_41 = dshl(_T_38, _T_40) @[el2_lsu_bus_intf.scala 211:52] + store_data_ext_r <= _T_41 @[el2_lsu_bus_intf.scala 211:27] + node _T_42 = bits(ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_intf.scala 212:47] + ldst_byteen_hi_m <= _T_42 @[el2_lsu_bus_intf.scala 212:27] + node _T_43 = bits(ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_intf.scala 213:47] + ldst_byteen_lo_m <= _T_43 @[el2_lsu_bus_intf.scala 213:27] + node _T_44 = bits(ldst_byteen_ext_r, 7, 4) @[el2_lsu_bus_intf.scala 214:47] + ldst_byteen_hi_r <= _T_44 @[el2_lsu_bus_intf.scala 214:27] + node _T_45 = bits(ldst_byteen_ext_r, 3, 0) @[el2_lsu_bus_intf.scala 215:47] + ldst_byteen_lo_r <= _T_45 @[el2_lsu_bus_intf.scala 215:27] + node _T_46 = bits(store_data_ext_r, 63, 32) @[el2_lsu_bus_intf.scala 217:46] + store_data_hi_r <= _T_46 @[el2_lsu_bus_intf.scala 217:27] + node _T_47 = bits(store_data_ext_r, 31, 0) @[el2_lsu_bus_intf.scala 218:46] + store_data_lo_r <= _T_47 @[el2_lsu_bus_intf.scala 218:27] + node _T_48 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 219:44] + node _T_49 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 219:68] + node _T_50 = eq(_T_48, _T_49) @[el2_lsu_bus_intf.scala 219:51] + node _T_51 = and(_T_50, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 219:76] + node _T_52 = and(_T_51, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 219:97] + node _T_53 = and(_T_52, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 219:123] + ld_addr_rhit_lo_lo <= _T_53 @[el2_lsu_bus_intf.scala 219:27] + node _T_54 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 220:44] + node _T_55 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 220:68] + node _T_56 = eq(_T_54, _T_55) @[el2_lsu_bus_intf.scala 220:51] + node _T_57 = and(_T_56, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 220:76] + node _T_58 = and(_T_57, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 220:97] + node _T_59 = and(_T_58, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 220:123] + ld_addr_rhit_lo_hi <= _T_59 @[el2_lsu_bus_intf.scala 220:27] + node _T_60 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 221:44] + node _T_61 = bits(io.end_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 221:68] + node _T_62 = eq(_T_60, _T_61) @[el2_lsu_bus_intf.scala 221:51] + node _T_63 = and(_T_62, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 221:76] + node _T_64 = and(_T_63, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 221:97] + node _T_65 = and(_T_64, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 221:123] + ld_addr_rhit_hi_lo <= _T_65 @[el2_lsu_bus_intf.scala 221:27] + node _T_66 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_intf.scala 222:44] + node _T_67 = bits(io.end_addr_r, 31, 2) @[el2_lsu_bus_intf.scala 222:68] + node _T_68 = eq(_T_66, _T_67) @[el2_lsu_bus_intf.scala 222:51] + node _T_69 = and(_T_68, io.lsu_pkt_r.valid) @[el2_lsu_bus_intf.scala 222:76] + node _T_70 = and(_T_69, io.lsu_pkt_r.bits.store) @[el2_lsu_bus_intf.scala 222:97] + node _T_71 = and(_T_70, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 222:123] + ld_addr_rhit_hi_hi <= _T_71 @[el2_lsu_bus_intf.scala 222:27] + node _T_72 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_intf.scala 224:88] + node _T_73 = and(ld_addr_rhit_lo_lo, _T_72) @[el2_lsu_bus_intf.scala 224:70] + node _T_74 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 224:110] + node _T_75 = and(_T_73, _T_74) @[el2_lsu_bus_intf.scala 224:92] + node _T_76 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_intf.scala 224:88] + node _T_77 = and(ld_addr_rhit_lo_lo, _T_76) @[el2_lsu_bus_intf.scala 224:70] + node _T_78 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 224:110] + node _T_79 = and(_T_77, _T_78) @[el2_lsu_bus_intf.scala 224:92] + node _T_80 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_intf.scala 224:88] + node _T_81 = and(ld_addr_rhit_lo_lo, _T_80) @[el2_lsu_bus_intf.scala 224:70] + node _T_82 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 224:110] + node _T_83 = and(_T_81, _T_82) @[el2_lsu_bus_intf.scala 224:92] + node _T_84 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_intf.scala 224:88] + node _T_85 = and(ld_addr_rhit_lo_lo, _T_84) @[el2_lsu_bus_intf.scala 224:70] + node _T_86 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 224:110] + node _T_87 = and(_T_85, _T_86) @[el2_lsu_bus_intf.scala 224:92] node _T_88 = cat(_T_87, _T_83) @[Cat.scala 29:58] node _T_89 = cat(_T_88, _T_79) @[Cat.scala 29:58] node _T_90 = cat(_T_89, _T_75) @[Cat.scala 29:58] - ld_byte_rhit_lo_lo <= _T_90 @[el2_lsu_bus_intf.scala 298:27] - node _T_91 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_intf.scala 299:88] - node _T_92 = and(ld_addr_rhit_lo_hi, _T_91) @[el2_lsu_bus_intf.scala 299:70] - node _T_93 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 299:110] - node _T_94 = and(_T_92, _T_93) @[el2_lsu_bus_intf.scala 299:92] - node _T_95 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_intf.scala 299:88] - node _T_96 = and(ld_addr_rhit_lo_hi, _T_95) @[el2_lsu_bus_intf.scala 299:70] - node _T_97 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 299:110] - node _T_98 = and(_T_96, _T_97) @[el2_lsu_bus_intf.scala 299:92] - node _T_99 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_intf.scala 299:88] - node _T_100 = and(ld_addr_rhit_lo_hi, _T_99) @[el2_lsu_bus_intf.scala 299:70] - node _T_101 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 299:110] - node _T_102 = and(_T_100, _T_101) @[el2_lsu_bus_intf.scala 299:92] - node _T_103 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_intf.scala 299:88] - node _T_104 = and(ld_addr_rhit_lo_hi, _T_103) @[el2_lsu_bus_intf.scala 299:70] - node _T_105 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 299:110] - node _T_106 = and(_T_104, _T_105) @[el2_lsu_bus_intf.scala 299:92] + ld_byte_rhit_lo_lo <= _T_90 @[el2_lsu_bus_intf.scala 224:27] + node _T_91 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_intf.scala 225:88] + node _T_92 = and(ld_addr_rhit_lo_hi, _T_91) @[el2_lsu_bus_intf.scala 225:70] + node _T_93 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 225:110] + node _T_94 = and(_T_92, _T_93) @[el2_lsu_bus_intf.scala 225:92] + node _T_95 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_intf.scala 225:88] + node _T_96 = and(ld_addr_rhit_lo_hi, _T_95) @[el2_lsu_bus_intf.scala 225:70] + node _T_97 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 225:110] + node _T_98 = and(_T_96, _T_97) @[el2_lsu_bus_intf.scala 225:92] + node _T_99 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_intf.scala 225:88] + node _T_100 = and(ld_addr_rhit_lo_hi, _T_99) @[el2_lsu_bus_intf.scala 225:70] + node _T_101 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 225:110] + node _T_102 = and(_T_100, _T_101) @[el2_lsu_bus_intf.scala 225:92] + node _T_103 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_intf.scala 225:88] + node _T_104 = and(ld_addr_rhit_lo_hi, _T_103) @[el2_lsu_bus_intf.scala 225:70] + node _T_105 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 225:110] + node _T_106 = and(_T_104, _T_105) @[el2_lsu_bus_intf.scala 225:92] node _T_107 = cat(_T_106, _T_102) @[Cat.scala 29:58] node _T_108 = cat(_T_107, _T_98) @[Cat.scala 29:58] node _T_109 = cat(_T_108, _T_94) @[Cat.scala 29:58] - ld_byte_rhit_lo_hi <= _T_109 @[el2_lsu_bus_intf.scala 299:27] - node _T_110 = bits(ldst_byteen_hi_r, 0, 0) @[el2_lsu_bus_intf.scala 300:88] - node _T_111 = and(ld_addr_rhit_hi_lo, _T_110) @[el2_lsu_bus_intf.scala 300:70] - node _T_112 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 300:110] - node _T_113 = and(_T_111, _T_112) @[el2_lsu_bus_intf.scala 300:92] - node _T_114 = bits(ldst_byteen_hi_r, 1, 1) @[el2_lsu_bus_intf.scala 300:88] - node _T_115 = and(ld_addr_rhit_hi_lo, _T_114) @[el2_lsu_bus_intf.scala 300:70] - node _T_116 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 300:110] - node _T_117 = and(_T_115, _T_116) @[el2_lsu_bus_intf.scala 300:92] - node _T_118 = bits(ldst_byteen_hi_r, 2, 2) @[el2_lsu_bus_intf.scala 300:88] - node _T_119 = and(ld_addr_rhit_hi_lo, _T_118) @[el2_lsu_bus_intf.scala 300:70] - node _T_120 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 300:110] - node _T_121 = and(_T_119, _T_120) @[el2_lsu_bus_intf.scala 300:92] - node _T_122 = bits(ldst_byteen_hi_r, 3, 3) @[el2_lsu_bus_intf.scala 300:88] - node _T_123 = and(ld_addr_rhit_hi_lo, _T_122) @[el2_lsu_bus_intf.scala 300:70] - node _T_124 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 300:110] - node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_intf.scala 300:92] + ld_byte_rhit_lo_hi <= _T_109 @[el2_lsu_bus_intf.scala 225:27] + node _T_110 = bits(ldst_byteen_hi_r, 0, 0) @[el2_lsu_bus_intf.scala 226:88] + node _T_111 = and(ld_addr_rhit_hi_lo, _T_110) @[el2_lsu_bus_intf.scala 226:70] + node _T_112 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 226:110] + node _T_113 = and(_T_111, _T_112) @[el2_lsu_bus_intf.scala 226:92] + node _T_114 = bits(ldst_byteen_hi_r, 1, 1) @[el2_lsu_bus_intf.scala 226:88] + node _T_115 = and(ld_addr_rhit_hi_lo, _T_114) @[el2_lsu_bus_intf.scala 226:70] + node _T_116 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 226:110] + node _T_117 = and(_T_115, _T_116) @[el2_lsu_bus_intf.scala 226:92] + node _T_118 = bits(ldst_byteen_hi_r, 2, 2) @[el2_lsu_bus_intf.scala 226:88] + node _T_119 = and(ld_addr_rhit_hi_lo, _T_118) @[el2_lsu_bus_intf.scala 226:70] + node _T_120 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 226:110] + node _T_121 = and(_T_119, _T_120) @[el2_lsu_bus_intf.scala 226:92] + node _T_122 = bits(ldst_byteen_hi_r, 3, 3) @[el2_lsu_bus_intf.scala 226:88] + node _T_123 = and(ld_addr_rhit_hi_lo, _T_122) @[el2_lsu_bus_intf.scala 226:70] + node _T_124 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 226:110] + node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_intf.scala 226:92] node _T_126 = cat(_T_125, _T_121) @[Cat.scala 29:58] node _T_127 = cat(_T_126, _T_117) @[Cat.scala 29:58] node _T_128 = cat(_T_127, _T_113) @[Cat.scala 29:58] - ld_byte_rhit_hi_lo <= _T_128 @[el2_lsu_bus_intf.scala 300:27] - node _T_129 = bits(ldst_byteen_hi_r, 0, 0) @[el2_lsu_bus_intf.scala 301:88] - node _T_130 = and(ld_addr_rhit_hi_hi, _T_129) @[el2_lsu_bus_intf.scala 301:70] - node _T_131 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 301:110] - node _T_132 = and(_T_130, _T_131) @[el2_lsu_bus_intf.scala 301:92] - node _T_133 = bits(ldst_byteen_hi_r, 1, 1) @[el2_lsu_bus_intf.scala 301:88] - node _T_134 = and(ld_addr_rhit_hi_hi, _T_133) @[el2_lsu_bus_intf.scala 301:70] - node _T_135 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 301:110] - node _T_136 = and(_T_134, _T_135) @[el2_lsu_bus_intf.scala 301:92] - node _T_137 = bits(ldst_byteen_hi_r, 2, 2) @[el2_lsu_bus_intf.scala 301:88] - node _T_138 = and(ld_addr_rhit_hi_hi, _T_137) @[el2_lsu_bus_intf.scala 301:70] - node _T_139 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 301:110] - node _T_140 = and(_T_138, _T_139) @[el2_lsu_bus_intf.scala 301:92] - node _T_141 = bits(ldst_byteen_hi_r, 3, 3) @[el2_lsu_bus_intf.scala 301:88] - node _T_142 = and(ld_addr_rhit_hi_hi, _T_141) @[el2_lsu_bus_intf.scala 301:70] - node _T_143 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 301:110] - node _T_144 = and(_T_142, _T_143) @[el2_lsu_bus_intf.scala 301:92] + ld_byte_rhit_hi_lo <= _T_128 @[el2_lsu_bus_intf.scala 226:27] + node _T_129 = bits(ldst_byteen_hi_r, 0, 0) @[el2_lsu_bus_intf.scala 227:88] + node _T_130 = and(ld_addr_rhit_hi_hi, _T_129) @[el2_lsu_bus_intf.scala 227:70] + node _T_131 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 227:110] + node _T_132 = and(_T_130, _T_131) @[el2_lsu_bus_intf.scala 227:92] + node _T_133 = bits(ldst_byteen_hi_r, 1, 1) @[el2_lsu_bus_intf.scala 227:88] + node _T_134 = and(ld_addr_rhit_hi_hi, _T_133) @[el2_lsu_bus_intf.scala 227:70] + node _T_135 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 227:110] + node _T_136 = and(_T_134, _T_135) @[el2_lsu_bus_intf.scala 227:92] + node _T_137 = bits(ldst_byteen_hi_r, 2, 2) @[el2_lsu_bus_intf.scala 227:88] + node _T_138 = and(ld_addr_rhit_hi_hi, _T_137) @[el2_lsu_bus_intf.scala 227:70] + node _T_139 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 227:110] + node _T_140 = and(_T_138, _T_139) @[el2_lsu_bus_intf.scala 227:92] + node _T_141 = bits(ldst_byteen_hi_r, 3, 3) @[el2_lsu_bus_intf.scala 227:88] + node _T_142 = and(ld_addr_rhit_hi_hi, _T_141) @[el2_lsu_bus_intf.scala 227:70] + node _T_143 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 227:110] + node _T_144 = and(_T_142, _T_143) @[el2_lsu_bus_intf.scala 227:92] node _T_145 = cat(_T_144, _T_140) @[Cat.scala 29:58] node _T_146 = cat(_T_145, _T_136) @[Cat.scala 29:58] node _T_147 = cat(_T_146, _T_132) @[Cat.scala 29:58] - ld_byte_rhit_hi_hi <= _T_147 @[el2_lsu_bus_intf.scala 301:27] - node _T_148 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 303:69] - node _T_149 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 303:93] - node _T_150 = or(_T_148, _T_149) @[el2_lsu_bus_intf.scala 303:73] - node _T_151 = bits(ld_byte_hit_buf_lo, 0, 0) @[el2_lsu_bus_intf.scala 303:117] - node _T_152 = or(_T_150, _T_151) @[el2_lsu_bus_intf.scala 303:97] - node _T_153 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 303:69] - node _T_154 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 303:93] - node _T_155 = or(_T_153, _T_154) @[el2_lsu_bus_intf.scala 303:73] - node _T_156 = bits(ld_byte_hit_buf_lo, 1, 1) @[el2_lsu_bus_intf.scala 303:117] - node _T_157 = or(_T_155, _T_156) @[el2_lsu_bus_intf.scala 303:97] - node _T_158 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 303:69] - node _T_159 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 303:93] - node _T_160 = or(_T_158, _T_159) @[el2_lsu_bus_intf.scala 303:73] - node _T_161 = bits(ld_byte_hit_buf_lo, 2, 2) @[el2_lsu_bus_intf.scala 303:117] - node _T_162 = or(_T_160, _T_161) @[el2_lsu_bus_intf.scala 303:97] - node _T_163 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 303:69] - node _T_164 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 303:93] - node _T_165 = or(_T_163, _T_164) @[el2_lsu_bus_intf.scala 303:73] - node _T_166 = bits(ld_byte_hit_buf_lo, 3, 3) @[el2_lsu_bus_intf.scala 303:117] - node _T_167 = or(_T_165, _T_166) @[el2_lsu_bus_intf.scala 303:97] + ld_byte_rhit_hi_hi <= _T_147 @[el2_lsu_bus_intf.scala 227:27] + node _T_148 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 229:69] + node _T_149 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 229:93] + node _T_150 = or(_T_148, _T_149) @[el2_lsu_bus_intf.scala 229:73] + node _T_151 = bits(ld_byte_hit_buf_lo, 0, 0) @[el2_lsu_bus_intf.scala 229:117] + node _T_152 = or(_T_150, _T_151) @[el2_lsu_bus_intf.scala 229:97] + node _T_153 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 229:69] + node _T_154 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 229:93] + node _T_155 = or(_T_153, _T_154) @[el2_lsu_bus_intf.scala 229:73] + node _T_156 = bits(ld_byte_hit_buf_lo, 1, 1) @[el2_lsu_bus_intf.scala 229:117] + node _T_157 = or(_T_155, _T_156) @[el2_lsu_bus_intf.scala 229:97] + node _T_158 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 229:69] + node _T_159 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 229:93] + node _T_160 = or(_T_158, _T_159) @[el2_lsu_bus_intf.scala 229:73] + node _T_161 = bits(ld_byte_hit_buf_lo, 2, 2) @[el2_lsu_bus_intf.scala 229:117] + node _T_162 = or(_T_160, _T_161) @[el2_lsu_bus_intf.scala 229:97] + node _T_163 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 229:69] + node _T_164 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 229:93] + node _T_165 = or(_T_163, _T_164) @[el2_lsu_bus_intf.scala 229:73] + node _T_166 = bits(ld_byte_hit_buf_lo, 3, 3) @[el2_lsu_bus_intf.scala 229:117] + node _T_167 = or(_T_165, _T_166) @[el2_lsu_bus_intf.scala 229:97] node _T_168 = cat(_T_167, _T_162) @[Cat.scala 29:58] node _T_169 = cat(_T_168, _T_157) @[Cat.scala 29:58] node _T_170 = cat(_T_169, _T_152) @[Cat.scala 29:58] - ld_byte_hit_lo <= _T_170 @[el2_lsu_bus_intf.scala 303:27] - node _T_171 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 304:69] - node _T_172 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 304:93] - node _T_173 = or(_T_171, _T_172) @[el2_lsu_bus_intf.scala 304:73] - node _T_174 = bits(ld_byte_hit_buf_hi, 0, 0) @[el2_lsu_bus_intf.scala 304:117] - node _T_175 = or(_T_173, _T_174) @[el2_lsu_bus_intf.scala 304:97] - node _T_176 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 304:69] - node _T_177 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 304:93] - node _T_178 = or(_T_176, _T_177) @[el2_lsu_bus_intf.scala 304:73] - node _T_179 = bits(ld_byte_hit_buf_hi, 1, 1) @[el2_lsu_bus_intf.scala 304:117] - node _T_180 = or(_T_178, _T_179) @[el2_lsu_bus_intf.scala 304:97] - node _T_181 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 304:69] - node _T_182 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 304:93] - node _T_183 = or(_T_181, _T_182) @[el2_lsu_bus_intf.scala 304:73] - node _T_184 = bits(ld_byte_hit_buf_hi, 2, 2) @[el2_lsu_bus_intf.scala 304:117] - node _T_185 = or(_T_183, _T_184) @[el2_lsu_bus_intf.scala 304:97] - node _T_186 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 304:69] - node _T_187 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 304:93] - node _T_188 = or(_T_186, _T_187) @[el2_lsu_bus_intf.scala 304:73] - node _T_189 = bits(ld_byte_hit_buf_hi, 3, 3) @[el2_lsu_bus_intf.scala 304:117] - node _T_190 = or(_T_188, _T_189) @[el2_lsu_bus_intf.scala 304:97] + ld_byte_hit_lo <= _T_170 @[el2_lsu_bus_intf.scala 229:27] + node _T_171 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 230:69] + node _T_172 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 230:93] + node _T_173 = or(_T_171, _T_172) @[el2_lsu_bus_intf.scala 230:73] + node _T_174 = bits(ld_byte_hit_buf_hi, 0, 0) @[el2_lsu_bus_intf.scala 230:117] + node _T_175 = or(_T_173, _T_174) @[el2_lsu_bus_intf.scala 230:97] + node _T_176 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 230:69] + node _T_177 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 230:93] + node _T_178 = or(_T_176, _T_177) @[el2_lsu_bus_intf.scala 230:73] + node _T_179 = bits(ld_byte_hit_buf_hi, 1, 1) @[el2_lsu_bus_intf.scala 230:117] + node _T_180 = or(_T_178, _T_179) @[el2_lsu_bus_intf.scala 230:97] + node _T_181 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 230:69] + node _T_182 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 230:93] + node _T_183 = or(_T_181, _T_182) @[el2_lsu_bus_intf.scala 230:73] + node _T_184 = bits(ld_byte_hit_buf_hi, 2, 2) @[el2_lsu_bus_intf.scala 230:117] + node _T_185 = or(_T_183, _T_184) @[el2_lsu_bus_intf.scala 230:97] + node _T_186 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 230:69] + node _T_187 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 230:93] + node _T_188 = or(_T_186, _T_187) @[el2_lsu_bus_intf.scala 230:73] + node _T_189 = bits(ld_byte_hit_buf_hi, 3, 3) @[el2_lsu_bus_intf.scala 230:117] + node _T_190 = or(_T_188, _T_189) @[el2_lsu_bus_intf.scala 230:97] node _T_191 = cat(_T_190, _T_185) @[Cat.scala 29:58] node _T_192 = cat(_T_191, _T_180) @[Cat.scala 29:58] node _T_193 = cat(_T_192, _T_175) @[Cat.scala 29:58] - ld_byte_hit_hi <= _T_193 @[el2_lsu_bus_intf.scala 304:27] - node _T_194 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 305:69] - node _T_195 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 305:93] - node _T_196 = or(_T_194, _T_195) @[el2_lsu_bus_intf.scala 305:73] - node _T_197 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 305:69] - node _T_198 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 305:93] - node _T_199 = or(_T_197, _T_198) @[el2_lsu_bus_intf.scala 305:73] - node _T_200 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 305:69] - node _T_201 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 305:93] - node _T_202 = or(_T_200, _T_201) @[el2_lsu_bus_intf.scala 305:73] - node _T_203 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 305:69] - node _T_204 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 305:93] - node _T_205 = or(_T_203, _T_204) @[el2_lsu_bus_intf.scala 305:73] + ld_byte_hit_hi <= _T_193 @[el2_lsu_bus_intf.scala 230:27] + node _T_194 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 231:69] + node _T_195 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 231:93] + node _T_196 = or(_T_194, _T_195) @[el2_lsu_bus_intf.scala 231:73] + node _T_197 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 231:69] + node _T_198 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 231:93] + node _T_199 = or(_T_197, _T_198) @[el2_lsu_bus_intf.scala 231:73] + node _T_200 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 231:69] + node _T_201 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 231:93] + node _T_202 = or(_T_200, _T_201) @[el2_lsu_bus_intf.scala 231:73] + node _T_203 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 231:69] + node _T_204 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 231:93] + node _T_205 = or(_T_203, _T_204) @[el2_lsu_bus_intf.scala 231:73] node _T_206 = cat(_T_205, _T_202) @[Cat.scala 29:58] node _T_207 = cat(_T_206, _T_199) @[Cat.scala 29:58] node _T_208 = cat(_T_207, _T_196) @[Cat.scala 29:58] - ld_byte_rhit_lo <= _T_208 @[el2_lsu_bus_intf.scala 305:27] - node _T_209 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 306:69] - node _T_210 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 306:93] - node _T_211 = or(_T_209, _T_210) @[el2_lsu_bus_intf.scala 306:73] - node _T_212 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 306:69] - node _T_213 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 306:93] - node _T_214 = or(_T_212, _T_213) @[el2_lsu_bus_intf.scala 306:73] - node _T_215 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 306:69] - node _T_216 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 306:93] - node _T_217 = or(_T_215, _T_216) @[el2_lsu_bus_intf.scala 306:73] - node _T_218 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 306:69] - node _T_219 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 306:93] - node _T_220 = or(_T_218, _T_219) @[el2_lsu_bus_intf.scala 306:73] + ld_byte_rhit_lo <= _T_208 @[el2_lsu_bus_intf.scala 231:27] + node _T_209 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 232:69] + node _T_210 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 232:93] + node _T_211 = or(_T_209, _T_210) @[el2_lsu_bus_intf.scala 232:73] + node _T_212 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 232:69] + node _T_213 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 232:93] + node _T_214 = or(_T_212, _T_213) @[el2_lsu_bus_intf.scala 232:73] + node _T_215 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 232:69] + node _T_216 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 232:93] + node _T_217 = or(_T_215, _T_216) @[el2_lsu_bus_intf.scala 232:73] + node _T_218 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 232:69] + node _T_219 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 232:93] + node _T_220 = or(_T_218, _T_219) @[el2_lsu_bus_intf.scala 232:73] node _T_221 = cat(_T_220, _T_217) @[Cat.scala 29:58] node _T_222 = cat(_T_221, _T_214) @[Cat.scala 29:58] node _T_223 = cat(_T_222, _T_211) @[Cat.scala 29:58] - ld_byte_rhit_hi <= _T_223 @[el2_lsu_bus_intf.scala 306:27] - node _T_224 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 307:79] - node _T_225 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_intf.scala 307:101] - node _T_226 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 307:136] - node _T_227 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_intf.scala 307:158] + ld_byte_rhit_hi <= _T_223 @[el2_lsu_bus_intf.scala 232:27] + node _T_224 = bits(ld_byte_rhit_lo_lo, 0, 0) @[el2_lsu_bus_intf.scala 233:79] + node _T_225 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_intf.scala 233:101] + node _T_226 = bits(ld_byte_rhit_hi_lo, 0, 0) @[el2_lsu_bus_intf.scala 233:136] + node _T_227 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_intf.scala 233:158] node _T_228 = mux(_T_224, _T_225, UInt<1>("h00")) @[Mux.scala 27:72] node _T_229 = mux(_T_226, _T_227, UInt<1>("h00")) @[Mux.scala 27:72] node _T_230 = or(_T_228, _T_229) @[Mux.scala 27:72] wire _T_231 : UInt<8> @[Mux.scala 27:72] _T_231 <= _T_230 @[Mux.scala 27:72] - node _T_232 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 307:79] - node _T_233 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_intf.scala 307:101] - node _T_234 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 307:136] - node _T_235 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_intf.scala 307:158] + node _T_232 = bits(ld_byte_rhit_lo_lo, 1, 1) @[el2_lsu_bus_intf.scala 233:79] + node _T_233 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_intf.scala 233:101] + node _T_234 = bits(ld_byte_rhit_hi_lo, 1, 1) @[el2_lsu_bus_intf.scala 233:136] + node _T_235 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_intf.scala 233:158] node _T_236 = mux(_T_232, _T_233, UInt<1>("h00")) @[Mux.scala 27:72] node _T_237 = mux(_T_234, _T_235, UInt<1>("h00")) @[Mux.scala 27:72] node _T_238 = or(_T_236, _T_237) @[Mux.scala 27:72] wire _T_239 : UInt<8> @[Mux.scala 27:72] _T_239 <= _T_238 @[Mux.scala 27:72] - node _T_240 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 307:79] - node _T_241 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_intf.scala 307:101] - node _T_242 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 307:136] - node _T_243 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_intf.scala 307:158] + node _T_240 = bits(ld_byte_rhit_lo_lo, 2, 2) @[el2_lsu_bus_intf.scala 233:79] + node _T_241 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_intf.scala 233:101] + node _T_242 = bits(ld_byte_rhit_hi_lo, 2, 2) @[el2_lsu_bus_intf.scala 233:136] + node _T_243 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_intf.scala 233:158] node _T_244 = mux(_T_240, _T_241, UInt<1>("h00")) @[Mux.scala 27:72] node _T_245 = mux(_T_242, _T_243, UInt<1>("h00")) @[Mux.scala 27:72] node _T_246 = or(_T_244, _T_245) @[Mux.scala 27:72] wire _T_247 : UInt<8> @[Mux.scala 27:72] _T_247 <= _T_246 @[Mux.scala 27:72] - node _T_248 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 307:79] - node _T_249 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_intf.scala 307:101] - node _T_250 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 307:136] - node _T_251 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_intf.scala 307:158] + node _T_248 = bits(ld_byte_rhit_lo_lo, 3, 3) @[el2_lsu_bus_intf.scala 233:79] + node _T_249 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_intf.scala 233:101] + node _T_250 = bits(ld_byte_rhit_hi_lo, 3, 3) @[el2_lsu_bus_intf.scala 233:136] + node _T_251 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_intf.scala 233:158] node _T_252 = mux(_T_248, _T_249, UInt<1>("h00")) @[Mux.scala 27:72] node _T_253 = mux(_T_250, _T_251, UInt<1>("h00")) @[Mux.scala 27:72] node _T_254 = or(_T_252, _T_253) @[Mux.scala 27:72] @@ -15058,38 +15061,38 @@ circuit el2_lsu : node _T_256 = cat(_T_255, _T_247) @[Cat.scala 29:58] node _T_257 = cat(_T_256, _T_239) @[Cat.scala 29:58] node _T_258 = cat(_T_257, _T_231) @[Cat.scala 29:58] - ld_fwddata_rpipe_lo <= _T_258 @[el2_lsu_bus_intf.scala 307:27] - node _T_259 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 308:79] - node _T_260 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_intf.scala 308:101] - node _T_261 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 308:136] - node _T_262 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_intf.scala 308:158] + ld_fwddata_rpipe_lo <= _T_258 @[el2_lsu_bus_intf.scala 233:27] + node _T_259 = bits(ld_byte_rhit_lo_hi, 0, 0) @[el2_lsu_bus_intf.scala 234:79] + node _T_260 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_intf.scala 234:101] + node _T_261 = bits(ld_byte_rhit_hi_hi, 0, 0) @[el2_lsu_bus_intf.scala 234:136] + node _T_262 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_intf.scala 234:158] node _T_263 = mux(_T_259, _T_260, UInt<1>("h00")) @[Mux.scala 27:72] node _T_264 = mux(_T_261, _T_262, UInt<1>("h00")) @[Mux.scala 27:72] node _T_265 = or(_T_263, _T_264) @[Mux.scala 27:72] wire _T_266 : UInt<8> @[Mux.scala 27:72] _T_266 <= _T_265 @[Mux.scala 27:72] - node _T_267 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 308:79] - node _T_268 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_intf.scala 308:101] - node _T_269 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 308:136] - node _T_270 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_intf.scala 308:158] + node _T_267 = bits(ld_byte_rhit_lo_hi, 1, 1) @[el2_lsu_bus_intf.scala 234:79] + node _T_268 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_intf.scala 234:101] + node _T_269 = bits(ld_byte_rhit_hi_hi, 1, 1) @[el2_lsu_bus_intf.scala 234:136] + node _T_270 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_intf.scala 234:158] node _T_271 = mux(_T_267, _T_268, UInt<1>("h00")) @[Mux.scala 27:72] node _T_272 = mux(_T_269, _T_270, UInt<1>("h00")) @[Mux.scala 27:72] node _T_273 = or(_T_271, _T_272) @[Mux.scala 27:72] wire _T_274 : UInt<8> @[Mux.scala 27:72] _T_274 <= _T_273 @[Mux.scala 27:72] - node _T_275 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 308:79] - node _T_276 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_intf.scala 308:101] - node _T_277 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 308:136] - node _T_278 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_intf.scala 308:158] + node _T_275 = bits(ld_byte_rhit_lo_hi, 2, 2) @[el2_lsu_bus_intf.scala 234:79] + node _T_276 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_intf.scala 234:101] + node _T_277 = bits(ld_byte_rhit_hi_hi, 2, 2) @[el2_lsu_bus_intf.scala 234:136] + node _T_278 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_intf.scala 234:158] node _T_279 = mux(_T_275, _T_276, UInt<1>("h00")) @[Mux.scala 27:72] node _T_280 = mux(_T_277, _T_278, UInt<1>("h00")) @[Mux.scala 27:72] node _T_281 = or(_T_279, _T_280) @[Mux.scala 27:72] wire _T_282 : UInt<8> @[Mux.scala 27:72] _T_282 <= _T_281 @[Mux.scala 27:72] - node _T_283 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 308:79] - node _T_284 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_intf.scala 308:101] - node _T_285 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 308:136] - node _T_286 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_intf.scala 308:158] + node _T_283 = bits(ld_byte_rhit_lo_hi, 3, 3) @[el2_lsu_bus_intf.scala 234:79] + node _T_284 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_intf.scala 234:101] + node _T_285 = bits(ld_byte_rhit_hi_hi, 3, 3) @[el2_lsu_bus_intf.scala 234:136] + node _T_286 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_intf.scala 234:158] node _T_287 = mux(_T_283, _T_284, UInt<1>("h00")) @[Mux.scala 27:72] node _T_288 = mux(_T_285, _T_286, UInt<1>("h00")) @[Mux.scala 27:72] node _T_289 = or(_T_287, _T_288) @[Mux.scala 27:72] @@ -15098,122 +15101,122 @@ circuit el2_lsu : node _T_291 = cat(_T_290, _T_282) @[Cat.scala 29:58] node _T_292 = cat(_T_291, _T_274) @[Cat.scala 29:58] node _T_293 = cat(_T_292, _T_266) @[Cat.scala 29:58] - ld_fwddata_rpipe_hi <= _T_293 @[el2_lsu_bus_intf.scala 308:27] - node _T_294 = bits(ld_byte_rhit_lo, 0, 0) @[el2_lsu_bus_intf.scala 309:70] - node _T_295 = bits(ld_fwddata_rpipe_lo, 7, 0) @[el2_lsu_bus_intf.scala 309:94] - node _T_296 = bits(ld_fwddata_buf_lo, 7, 0) @[el2_lsu_bus_intf.scala 309:128] - node _T_297 = mux(_T_294, _T_295, _T_296) @[el2_lsu_bus_intf.scala 309:54] - node _T_298 = bits(ld_byte_rhit_lo, 1, 1) @[el2_lsu_bus_intf.scala 309:70] - node _T_299 = bits(ld_fwddata_rpipe_lo, 15, 8) @[el2_lsu_bus_intf.scala 309:94] - node _T_300 = bits(ld_fwddata_buf_lo, 15, 8) @[el2_lsu_bus_intf.scala 309:128] - node _T_301 = mux(_T_298, _T_299, _T_300) @[el2_lsu_bus_intf.scala 309:54] - node _T_302 = bits(ld_byte_rhit_lo, 2, 2) @[el2_lsu_bus_intf.scala 309:70] - node _T_303 = bits(ld_fwddata_rpipe_lo, 23, 16) @[el2_lsu_bus_intf.scala 309:94] - node _T_304 = bits(ld_fwddata_buf_lo, 23, 16) @[el2_lsu_bus_intf.scala 309:128] - node _T_305 = mux(_T_302, _T_303, _T_304) @[el2_lsu_bus_intf.scala 309:54] - node _T_306 = bits(ld_byte_rhit_lo, 3, 3) @[el2_lsu_bus_intf.scala 309:70] - node _T_307 = bits(ld_fwddata_rpipe_lo, 31, 24) @[el2_lsu_bus_intf.scala 309:94] - node _T_308 = bits(ld_fwddata_buf_lo, 31, 24) @[el2_lsu_bus_intf.scala 309:128] - node _T_309 = mux(_T_306, _T_307, _T_308) @[el2_lsu_bus_intf.scala 309:54] + ld_fwddata_rpipe_hi <= _T_293 @[el2_lsu_bus_intf.scala 234:27] + node _T_294 = bits(ld_byte_rhit_lo, 0, 0) @[el2_lsu_bus_intf.scala 235:70] + node _T_295 = bits(ld_fwddata_rpipe_lo, 7, 0) @[el2_lsu_bus_intf.scala 235:94] + node _T_296 = bits(ld_fwddata_buf_lo, 7, 0) @[el2_lsu_bus_intf.scala 235:128] + node _T_297 = mux(_T_294, _T_295, _T_296) @[el2_lsu_bus_intf.scala 235:54] + node _T_298 = bits(ld_byte_rhit_lo, 1, 1) @[el2_lsu_bus_intf.scala 235:70] + node _T_299 = bits(ld_fwddata_rpipe_lo, 15, 8) @[el2_lsu_bus_intf.scala 235:94] + node _T_300 = bits(ld_fwddata_buf_lo, 15, 8) @[el2_lsu_bus_intf.scala 235:128] + node _T_301 = mux(_T_298, _T_299, _T_300) @[el2_lsu_bus_intf.scala 235:54] + node _T_302 = bits(ld_byte_rhit_lo, 2, 2) @[el2_lsu_bus_intf.scala 235:70] + node _T_303 = bits(ld_fwddata_rpipe_lo, 23, 16) @[el2_lsu_bus_intf.scala 235:94] + node _T_304 = bits(ld_fwddata_buf_lo, 23, 16) @[el2_lsu_bus_intf.scala 235:128] + node _T_305 = mux(_T_302, _T_303, _T_304) @[el2_lsu_bus_intf.scala 235:54] + node _T_306 = bits(ld_byte_rhit_lo, 3, 3) @[el2_lsu_bus_intf.scala 235:70] + node _T_307 = bits(ld_fwddata_rpipe_lo, 31, 24) @[el2_lsu_bus_intf.scala 235:94] + node _T_308 = bits(ld_fwddata_buf_lo, 31, 24) @[el2_lsu_bus_intf.scala 235:128] + node _T_309 = mux(_T_306, _T_307, _T_308) @[el2_lsu_bus_intf.scala 235:54] node _T_310 = cat(_T_309, _T_305) @[Cat.scala 29:58] node _T_311 = cat(_T_310, _T_301) @[Cat.scala 29:58] node _T_312 = cat(_T_311, _T_297) @[Cat.scala 29:58] - ld_fwddata_lo <= _T_312 @[el2_lsu_bus_intf.scala 309:27] - node _T_313 = bits(ld_byte_rhit_hi, 0, 0) @[el2_lsu_bus_intf.scala 310:70] - node _T_314 = bits(ld_fwddata_rpipe_hi, 7, 0) @[el2_lsu_bus_intf.scala 310:94] - node _T_315 = bits(ld_fwddata_buf_hi, 7, 0) @[el2_lsu_bus_intf.scala 310:128] - node _T_316 = mux(_T_313, _T_314, _T_315) @[el2_lsu_bus_intf.scala 310:54] - node _T_317 = bits(ld_byte_rhit_hi, 1, 1) @[el2_lsu_bus_intf.scala 310:70] - node _T_318 = bits(ld_fwddata_rpipe_hi, 15, 8) @[el2_lsu_bus_intf.scala 310:94] - node _T_319 = bits(ld_fwddata_buf_hi, 15, 8) @[el2_lsu_bus_intf.scala 310:128] - node _T_320 = mux(_T_317, _T_318, _T_319) @[el2_lsu_bus_intf.scala 310:54] - node _T_321 = bits(ld_byte_rhit_hi, 2, 2) @[el2_lsu_bus_intf.scala 310:70] - node _T_322 = bits(ld_fwddata_rpipe_hi, 23, 16) @[el2_lsu_bus_intf.scala 310:94] - node _T_323 = bits(ld_fwddata_buf_hi, 23, 16) @[el2_lsu_bus_intf.scala 310:128] - node _T_324 = mux(_T_321, _T_322, _T_323) @[el2_lsu_bus_intf.scala 310:54] - node _T_325 = bits(ld_byte_rhit_hi, 3, 3) @[el2_lsu_bus_intf.scala 310:70] - node _T_326 = bits(ld_fwddata_rpipe_hi, 31, 24) @[el2_lsu_bus_intf.scala 310:94] - node _T_327 = bits(ld_fwddata_buf_hi, 31, 24) @[el2_lsu_bus_intf.scala 310:128] - node _T_328 = mux(_T_325, _T_326, _T_327) @[el2_lsu_bus_intf.scala 310:54] + ld_fwddata_lo <= _T_312 @[el2_lsu_bus_intf.scala 235:27] + node _T_313 = bits(ld_byte_rhit_hi, 0, 0) @[el2_lsu_bus_intf.scala 236:70] + node _T_314 = bits(ld_fwddata_rpipe_hi, 7, 0) @[el2_lsu_bus_intf.scala 236:94] + node _T_315 = bits(ld_fwddata_buf_hi, 7, 0) @[el2_lsu_bus_intf.scala 236:128] + node _T_316 = mux(_T_313, _T_314, _T_315) @[el2_lsu_bus_intf.scala 236:54] + node _T_317 = bits(ld_byte_rhit_hi, 1, 1) @[el2_lsu_bus_intf.scala 236:70] + node _T_318 = bits(ld_fwddata_rpipe_hi, 15, 8) @[el2_lsu_bus_intf.scala 236:94] + node _T_319 = bits(ld_fwddata_buf_hi, 15, 8) @[el2_lsu_bus_intf.scala 236:128] + node _T_320 = mux(_T_317, _T_318, _T_319) @[el2_lsu_bus_intf.scala 236:54] + node _T_321 = bits(ld_byte_rhit_hi, 2, 2) @[el2_lsu_bus_intf.scala 236:70] + node _T_322 = bits(ld_fwddata_rpipe_hi, 23, 16) @[el2_lsu_bus_intf.scala 236:94] + node _T_323 = bits(ld_fwddata_buf_hi, 23, 16) @[el2_lsu_bus_intf.scala 236:128] + node _T_324 = mux(_T_321, _T_322, _T_323) @[el2_lsu_bus_intf.scala 236:54] + node _T_325 = bits(ld_byte_rhit_hi, 3, 3) @[el2_lsu_bus_intf.scala 236:70] + node _T_326 = bits(ld_fwddata_rpipe_hi, 31, 24) @[el2_lsu_bus_intf.scala 236:94] + node _T_327 = bits(ld_fwddata_buf_hi, 31, 24) @[el2_lsu_bus_intf.scala 236:128] + node _T_328 = mux(_T_325, _T_326, _T_327) @[el2_lsu_bus_intf.scala 236:54] node _T_329 = cat(_T_328, _T_324) @[Cat.scala 29:58] node _T_330 = cat(_T_329, _T_320) @[Cat.scala 29:58] node _T_331 = cat(_T_330, _T_316) @[Cat.scala 29:58] - ld_fwddata_hi <= _T_331 @[el2_lsu_bus_intf.scala 310:27] - node _T_332 = bits(ld_byte_hit_lo, 0, 0) @[el2_lsu_bus_intf.scala 311:66] - node _T_333 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 311:89] - node _T_334 = eq(_T_333, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 311:72] - node _T_335 = or(_T_332, _T_334) @[el2_lsu_bus_intf.scala 311:70] - node _T_336 = bits(ld_byte_hit_lo, 1, 1) @[el2_lsu_bus_intf.scala 311:66] - node _T_337 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 311:89] - node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 311:72] - node _T_339 = or(_T_336, _T_338) @[el2_lsu_bus_intf.scala 311:70] - node _T_340 = bits(ld_byte_hit_lo, 2, 2) @[el2_lsu_bus_intf.scala 311:66] - node _T_341 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 311:89] - node _T_342 = eq(_T_341, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 311:72] - node _T_343 = or(_T_340, _T_342) @[el2_lsu_bus_intf.scala 311:70] - node _T_344 = bits(ld_byte_hit_lo, 3, 3) @[el2_lsu_bus_intf.scala 311:66] - node _T_345 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 311:89] - node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 311:72] - node _T_347 = or(_T_344, _T_346) @[el2_lsu_bus_intf.scala 311:70] - node _T_348 = and(_T_335, _T_339) @[el2_lsu_bus_intf.scala 311:111] - node _T_349 = and(_T_348, _T_343) @[el2_lsu_bus_intf.scala 311:111] - node _T_350 = and(_T_349, _T_347) @[el2_lsu_bus_intf.scala 311:111] - ld_full_hit_lo_m <= _T_350 @[el2_lsu_bus_intf.scala 311:27] - node _T_351 = bits(ld_byte_hit_hi, 0, 0) @[el2_lsu_bus_intf.scala 312:66] - node _T_352 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 312:89] - node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 312:72] - node _T_354 = or(_T_351, _T_353) @[el2_lsu_bus_intf.scala 312:70] - node _T_355 = bits(ld_byte_hit_hi, 1, 1) @[el2_lsu_bus_intf.scala 312:66] - node _T_356 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 312:89] - node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 312:72] - node _T_358 = or(_T_355, _T_357) @[el2_lsu_bus_intf.scala 312:70] - node _T_359 = bits(ld_byte_hit_hi, 2, 2) @[el2_lsu_bus_intf.scala 312:66] - node _T_360 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 312:89] - node _T_361 = eq(_T_360, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 312:72] - node _T_362 = or(_T_359, _T_361) @[el2_lsu_bus_intf.scala 312:70] - node _T_363 = bits(ld_byte_hit_hi, 3, 3) @[el2_lsu_bus_intf.scala 312:66] - node _T_364 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 312:89] - node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 312:72] - node _T_366 = or(_T_363, _T_365) @[el2_lsu_bus_intf.scala 312:70] - node _T_367 = and(_T_354, _T_358) @[el2_lsu_bus_intf.scala 312:111] - node _T_368 = and(_T_367, _T_362) @[el2_lsu_bus_intf.scala 312:111] - node _T_369 = and(_T_368, _T_366) @[el2_lsu_bus_intf.scala 312:111] - ld_full_hit_hi_m <= _T_369 @[el2_lsu_bus_intf.scala 312:27] - node _T_370 = and(ld_full_hit_lo_m, ld_full_hit_hi_m) @[el2_lsu_bus_intf.scala 313:47] - node _T_371 = and(_T_370, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 313:66] - node _T_372 = and(_T_371, io.lsu_pkt_m.bits.load) @[el2_lsu_bus_intf.scala 313:84] - node _T_373 = eq(io.is_sideeffects_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 313:111] - node _T_374 = and(_T_372, _T_373) @[el2_lsu_bus_intf.scala 313:109] - ld_full_hit_m <= _T_374 @[el2_lsu_bus_intf.scala 313:27] - node _T_375 = bits(ld_fwddata_hi, 31, 0) @[el2_lsu_bus_intf.scala 314:47] - node _T_376 = bits(ld_fwddata_lo, 31, 0) @[el2_lsu_bus_intf.scala 314:68] + ld_fwddata_hi <= _T_331 @[el2_lsu_bus_intf.scala 236:27] + node _T_332 = bits(ld_byte_hit_lo, 0, 0) @[el2_lsu_bus_intf.scala 237:66] + node _T_333 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_intf.scala 237:89] + node _T_334 = eq(_T_333, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 237:72] + node _T_335 = or(_T_332, _T_334) @[el2_lsu_bus_intf.scala 237:70] + node _T_336 = bits(ld_byte_hit_lo, 1, 1) @[el2_lsu_bus_intf.scala 237:66] + node _T_337 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_intf.scala 237:89] + node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 237:72] + node _T_339 = or(_T_336, _T_338) @[el2_lsu_bus_intf.scala 237:70] + node _T_340 = bits(ld_byte_hit_lo, 2, 2) @[el2_lsu_bus_intf.scala 237:66] + node _T_341 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_intf.scala 237:89] + node _T_342 = eq(_T_341, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 237:72] + node _T_343 = or(_T_340, _T_342) @[el2_lsu_bus_intf.scala 237:70] + node _T_344 = bits(ld_byte_hit_lo, 3, 3) @[el2_lsu_bus_intf.scala 237:66] + node _T_345 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_intf.scala 237:89] + node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 237:72] + node _T_347 = or(_T_344, _T_346) @[el2_lsu_bus_intf.scala 237:70] + node _T_348 = and(_T_335, _T_339) @[el2_lsu_bus_intf.scala 237:111] + node _T_349 = and(_T_348, _T_343) @[el2_lsu_bus_intf.scala 237:111] + node _T_350 = and(_T_349, _T_347) @[el2_lsu_bus_intf.scala 237:111] + ld_full_hit_lo_m <= _T_350 @[el2_lsu_bus_intf.scala 237:27] + node _T_351 = bits(ld_byte_hit_hi, 0, 0) @[el2_lsu_bus_intf.scala 238:66] + node _T_352 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_intf.scala 238:89] + node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 238:72] + node _T_354 = or(_T_351, _T_353) @[el2_lsu_bus_intf.scala 238:70] + node _T_355 = bits(ld_byte_hit_hi, 1, 1) @[el2_lsu_bus_intf.scala 238:66] + node _T_356 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_intf.scala 238:89] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 238:72] + node _T_358 = or(_T_355, _T_357) @[el2_lsu_bus_intf.scala 238:70] + node _T_359 = bits(ld_byte_hit_hi, 2, 2) @[el2_lsu_bus_intf.scala 238:66] + node _T_360 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_intf.scala 238:89] + node _T_361 = eq(_T_360, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 238:72] + node _T_362 = or(_T_359, _T_361) @[el2_lsu_bus_intf.scala 238:70] + node _T_363 = bits(ld_byte_hit_hi, 3, 3) @[el2_lsu_bus_intf.scala 238:66] + node _T_364 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_intf.scala 238:89] + node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 238:72] + node _T_366 = or(_T_363, _T_365) @[el2_lsu_bus_intf.scala 238:70] + node _T_367 = and(_T_354, _T_358) @[el2_lsu_bus_intf.scala 238:111] + node _T_368 = and(_T_367, _T_362) @[el2_lsu_bus_intf.scala 238:111] + node _T_369 = and(_T_368, _T_366) @[el2_lsu_bus_intf.scala 238:111] + ld_full_hit_hi_m <= _T_369 @[el2_lsu_bus_intf.scala 238:27] + node _T_370 = and(ld_full_hit_lo_m, ld_full_hit_hi_m) @[el2_lsu_bus_intf.scala 239:47] + node _T_371 = and(_T_370, io.lsu_busreq_m) @[el2_lsu_bus_intf.scala 239:66] + node _T_372 = and(_T_371, io.lsu_pkt_m.bits.load) @[el2_lsu_bus_intf.scala 239:84] + node _T_373 = eq(io.is_sideeffects_m, UInt<1>("h00")) @[el2_lsu_bus_intf.scala 239:111] + node _T_374 = and(_T_372, _T_373) @[el2_lsu_bus_intf.scala 239:109] + ld_full_hit_m <= _T_374 @[el2_lsu_bus_intf.scala 239:27] + node _T_375 = bits(ld_fwddata_hi, 31, 0) @[el2_lsu_bus_intf.scala 240:47] + node _T_376 = bits(ld_fwddata_lo, 31, 0) @[el2_lsu_bus_intf.scala 240:68] node _T_377 = cat(_T_375, _T_376) @[Cat.scala 29:58] - node _T_378 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_bus_intf.scala 314:97] - node _T_379 = mul(UInt<4>("h08"), _T_378) @[el2_lsu_bus_intf.scala 314:83] - node _T_380 = dshr(_T_377, _T_379) @[el2_lsu_bus_intf.scala 314:76] - ld_fwddata_m <= _T_380 @[el2_lsu_bus_intf.scala 314:27] - node _T_381 = bits(ld_fwddata_m, 31, 0) @[el2_lsu_bus_intf.scala 315:42] - io.bus_read_data_m <= _T_381 @[el2_lsu_bus_intf.scala 315:27] - reg _T_382 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 318:32] - _T_382 <= io.lsu_bus_clk_en @[el2_lsu_bus_intf.scala 318:32] - lsu_bus_clk_en_q <= _T_382 @[el2_lsu_bus_intf.scala 318:22] - reg _T_383 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 321:27] - _T_383 <= ldst_dual_d @[el2_lsu_bus_intf.scala 321:27] - ldst_dual_m <= _T_383 @[el2_lsu_bus_intf.scala 321:17] - reg _T_384 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 324:33] - _T_384 <= ldst_dual_m @[el2_lsu_bus_intf.scala 324:33] - ldst_dual_r <= _T_384 @[el2_lsu_bus_intf.scala 324:23] - reg _T_385 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 325:33] - _T_385 <= io.is_sideeffects_m @[el2_lsu_bus_intf.scala 325:33] - is_sideeffects_r <= _T_385 @[el2_lsu_bus_intf.scala 325:23] - reg _T_386 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<4>("h00"))) @[el2_lsu_bus_intf.scala 326:33] - _T_386 <= ldst_byteen_m @[el2_lsu_bus_intf.scala 326:33] - ldst_byteen_r <= _T_386 @[el2_lsu_bus_intf.scala 326:23] + node _T_378 = bits(io.lsu_addr_m, 1, 0) @[el2_lsu_bus_intf.scala 240:97] + node _T_379 = mul(UInt<4>("h08"), _T_378) @[el2_lsu_bus_intf.scala 240:83] + node _T_380 = dshr(_T_377, _T_379) @[el2_lsu_bus_intf.scala 240:76] + ld_fwddata_m <= _T_380 @[el2_lsu_bus_intf.scala 240:27] + node _T_381 = bits(ld_fwddata_m, 31, 0) @[el2_lsu_bus_intf.scala 241:42] + io.bus_read_data_m <= _T_381 @[el2_lsu_bus_intf.scala 241:27] + reg _T_382 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 244:32] + _T_382 <= io.lsu_bus_clk_en @[el2_lsu_bus_intf.scala 244:32] + lsu_bus_clk_en_q <= _T_382 @[el2_lsu_bus_intf.scala 244:22] + reg _T_383 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 247:27] + _T_383 <= ldst_dual_d @[el2_lsu_bus_intf.scala 247:27] + ldst_dual_m <= _T_383 @[el2_lsu_bus_intf.scala 247:17] + reg _T_384 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 250:33] + _T_384 <= ldst_dual_m @[el2_lsu_bus_intf.scala 250:33] + ldst_dual_r <= _T_384 @[el2_lsu_bus_intf.scala 250:23] + reg _T_385 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_intf.scala 251:33] + _T_385 <= io.is_sideeffects_m @[el2_lsu_bus_intf.scala 251:33] + is_sideeffects_r <= _T_385 @[el2_lsu_bus_intf.scala 251:23] + reg _T_386 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<4>("h00"))) @[el2_lsu_bus_intf.scala 252:33] + _T_386 <= ldst_byteen_m @[el2_lsu_bus_intf.scala 252:33] + ldst_byteen_r <= _T_386 @[el2_lsu_bus_intf.scala 252:23] module el2_lsu : input clock : Clock input reset : AsyncReset - output io : {flip clk_override : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>, flip dec_lsu_offset_d : UInt<12>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip dec_lsu_valid_raw_d : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_load_stall_any : UInt<1>, lsu_store_stall_any : UInt<1>, lsu_fastint_stall_any : UInt<1>, lsu_idle_any : UInt<1>, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>, lsu_pmu_misaligned_m : UInt<1>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_trigger_match_m : UInt<4>, dccm_wren : UInt<1>, dccm_rden : UInt<1>, dccm_wr_addr_lo : UInt<16>, dccm_wr_addr_hi : UInt<16>, dccm_rd_addr_lo : UInt<16>, dccm_rd_addr_hi : UInt<16>, dccm_wr_data_lo : UInt<39>, dccm_wr_data_hi : UInt<39>, flip dccm_rd_data_lo : UInt<39>, flip dccm_rd_data_hi : UInt<39>, picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>, lsu_axi_awvalid : UInt<1>, lsu_axi_awlock : UInt<1>, flip lsu_axi_awready : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, flip lsu_axi_wready : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, flip lsu_axi_bvalid : UInt<1>, lsu_axi_bready : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, lsu_axi_arvalid : UInt<1>, lsu_axi_arlock : UInt<1>, flip lsu_axi_arready : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, flip lsu_axi_rvalid : UInt<1>, lsu_axi_rready : UInt<1>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rlast : UInt<1>, flip lsu_axi_rresp : UInt<2>, flip lsu_axi_rid : UInt<3>, flip lsu_bus_clk_en : UInt<1>, flip dma_dccm_req : UInt<1>, flip dma_mem_write : UInt<1>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, flip dma_mem_tag : UInt<3>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_wdata : UInt<64>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>, dccm_ready : UInt<1>, flip scan_mode : UInt<1>, flip free_clk : Clock} + output io : {flip clk_override : UInt<1>, lsu_dma : {dma_lsc_ctl : {flip dma_dccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>}, dma_dccm_ctl : {flip dma_mem_addr : UInt<32>, flip dma_mem_wdata : UInt<64>, dccm_dma_rvalid : UInt<1>, dccm_dma_ecc_error : UInt<1>, dccm_dma_rtag : UInt<3>, dccm_dma_rdata : UInt<64>}, dccm_ready : UInt<1>, flip dma_mem_tag : UInt<3>}, lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, lsu_exu : {flip exu_lsu_rs1_d : UInt<32>, flip exu_lsu_rs2_d : UInt<32>}, lsu_dec : {tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_pmu_load_external_m : UInt<1>, lsu_pmu_store_external_m : UInt<1>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}}, flip lsu_mem : {flip dccm_wren : UInt<1>, flip dccm_rden : UInt<1>, flip dccm_wr_addr_lo : UInt<16>, flip dccm_wr_addr_hi : UInt<16>, flip dccm_rd_addr_lo : UInt<16>, flip dccm_rd_addr_hi : UInt<16>, flip dccm_wr_data_lo : UInt<39>, flip dccm_wr_data_hi : UInt<39>, dccm_rd_data_lo : UInt<39>, dccm_rd_data_hi : UInt<39>}, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_core_ecc_disable : UInt<1>, flip dec_lsu_offset_d : UInt<12>, flip lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip trigger_pkt_any : {select : UInt<1>, match_pkt : UInt<1>, store : UInt<1>, load : UInt<1>, execute : UInt<1>, m : UInt<1>, tdata2 : UInt<32>}[4], flip dec_lsu_valid_raw_d : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, lsu_result_m : UInt<32>, lsu_result_corr_r : UInt<32>, lsu_load_stall_any : UInt<1>, lsu_store_stall_any : UInt<1>, lsu_fastint_stall_any : UInt<1>, lsu_idle_any : UInt<1>, lsu_fir_addr : UInt<31>, lsu_fir_error : UInt<2>, lsu_single_ecc_error_incr : UInt<1>, lsu_error_pkt_r : {valid : UInt<1>, bits : {single_ecc_error : UInt<1>, inst_type : UInt<1>, exc_type : UInt<1>, mscause : UInt<4>, addr : UInt<32>}}, lsu_pmu_misaligned_m : UInt<1>, lsu_trigger_match_m : UInt<4>, flip lsu_bus_clk_en : UInt<1>, flip scan_mode : UInt<1>, flip free_clk : Clock} wire dma_dccm_wdata : UInt<64> dma_dccm_wdata <= UInt<64>("h00") @@ -15227,583 +15230,585 @@ circuit el2_lsu : lsu_raw_fwd_lo_r <= UInt<1>("h00") wire lsu_raw_fwd_hi_r : UInt<1> lsu_raw_fwd_hi_r <= UInt<1>("h00") - inst lsu_lsc_ctl of el2_lsu_lsc_ctl @[el2_lsu.scala 154:30] + inst lsu_lsc_ctl of el2_lsu_lsc_ctl @[el2_lsu.scala 182:30] lsu_lsc_ctl.clock <= clock lsu_lsc_ctl.reset <= reset - io.lsu_result_m <= lsu_lsc_ctl.io.lsu_result_m @[el2_lsu.scala 155:19] - io.lsu_result_corr_r <= lsu_lsc_ctl.io.lsu_result_corr_r @[el2_lsu.scala 156:24] - inst dccm_ctl of el2_lsu_dccm_ctl @[el2_lsu.scala 157:30] + io.lsu_result_m <= lsu_lsc_ctl.io.lsu_result_m @[el2_lsu.scala 183:19] + io.lsu_result_corr_r <= lsu_lsc_ctl.io.lsu_result_corr_r @[el2_lsu.scala 184:24] + inst dccm_ctl of el2_lsu_dccm_ctl @[el2_lsu.scala 185:30] dccm_ctl.clock <= clock dccm_ctl.reset <= reset - inst stbuf of el2_lsu_stbuf @[el2_lsu.scala 158:30] + inst stbuf of el2_lsu_stbuf @[el2_lsu.scala 186:30] stbuf.clock <= clock stbuf.reset <= reset - inst ecc of el2_lsu_ecc @[el2_lsu.scala 159:30] + inst ecc of el2_lsu_ecc @[el2_lsu.scala 187:30] ecc.clock <= clock ecc.reset <= reset - inst trigger of el2_lsu_trigger @[el2_lsu.scala 160:30] + inst trigger of el2_lsu_trigger @[el2_lsu.scala 188:30] trigger.clock <= clock trigger.reset <= reset - inst clkdomain of el2_lsu_clkdomain @[el2_lsu.scala 161:30] + inst clkdomain of el2_lsu_clkdomain @[el2_lsu.scala 189:30] clkdomain.clock <= clock clkdomain.reset <= reset - inst bus_intf of el2_lsu_bus_intf @[el2_lsu.scala 162:30] + inst bus_intf of el2_lsu_bus_intf @[el2_lsu.scala 190:30] bus_intf.clock <= clock bus_intf.reset <= reset - node lsu_raw_fwd_lo_m = orr(stbuf.io.stbuf_fwdbyteen_lo_m) @[el2_lsu.scala 164:56] - node lsu_raw_fwd_hi_m = orr(stbuf.io.stbuf_fwdbyteen_hi_m) @[el2_lsu.scala 165:56] - node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[el2_lsu.scala 168:57] - node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 168:95] - io.lsu_store_stall_any <= _T_1 @[el2_lsu.scala 168:26] - node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 169:64] - io.lsu_load_stall_any <= _T_2 @[el2_lsu.scala 169:25] - io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[el2_lsu.scala 170:28] - node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 175:58] - node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[el2_lsu.scala 175:56] - node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[el2_lsu.scala 175:126] - node _T_6 = and(_T_4, _T_5) @[el2_lsu.scala 175:93] - node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 175:158] - node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[el2_lsu.scala 176:45] - node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 176:63] - node _T_9 = eq(_T_8, UInt<1>("h00")) @[el2_lsu.scala 176:20] - io.dccm_ready <= _T_9 @[el2_lsu.scala 176:17] - node _T_10 = and(io.dma_dccm_req, io.dma_mem_write) @[el2_lsu.scala 177:38] - node dma_dccm_wen = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[el2_lsu.scala 177:57] - node _T_11 = and(io.dma_dccm_req, io.dma_mem_write) @[el2_lsu.scala 178:38] - node dma_pic_wen = and(_T_11, lsu_lsc_ctl.io.addr_in_pic_d) @[el2_lsu.scala 178:57] - node _T_12 = bits(io.dma_mem_addr, 2, 0) @[el2_lsu.scala 179:60] + node lsu_raw_fwd_lo_m = orr(stbuf.io.stbuf_fwdbyteen_lo_m) @[el2_lsu.scala 192:56] + node lsu_raw_fwd_hi_m = orr(stbuf.io.stbuf_fwdbyteen_hi_m) @[el2_lsu.scala 193:56] + node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[el2_lsu.scala 196:57] + node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 196:95] + io.lsu_store_stall_any <= _T_1 @[el2_lsu.scala 196:26] + node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 197:64] + io.lsu_load_stall_any <= _T_2 @[el2_lsu.scala 197:25] + io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[el2_lsu.scala 198:28] + node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 203:58] + node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[el2_lsu.scala 203:56] + node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[el2_lsu.scala 203:126] + node _T_6 = and(_T_4, _T_5) @[el2_lsu.scala 203:93] + node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 203:158] + node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[el2_lsu.scala 204:53] + node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[el2_lsu.scala 204:71] + node _T_9 = eq(_T_8, UInt<1>("h00")) @[el2_lsu.scala 204:28] + io.lsu_dma.dccm_ready <= _T_9 @[el2_lsu.scala 204:25] + node _T_10 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_lsu.scala 205:58] + node dma_dccm_wen = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[el2_lsu.scala 205:97] + node _T_11 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[el2_lsu.scala 206:58] + node dma_pic_wen = and(_T_11, lsu_lsc_ctl.io.addr_in_pic_d) @[el2_lsu.scala 206:97] + node _T_12 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_addr, 2, 0) @[el2_lsu.scala 207:100] node _T_13 = cat(_T_12, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_14 = dshr(io.dma_mem_wdata, _T_13) @[el2_lsu.scala 179:38] - dma_dccm_wdata <= _T_14 @[el2_lsu.scala 179:18] - node _T_15 = bits(dma_dccm_wdata, 63, 32) @[el2_lsu.scala 180:38] - dma_dccm_wdata_hi <= _T_15 @[el2_lsu.scala 180:21] - node _T_16 = bits(dma_dccm_wdata, 31, 0) @[el2_lsu.scala 181:38] - dma_dccm_wdata_lo <= _T_16 @[el2_lsu.scala 181:21] - node _T_17 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 190:58] - node _T_18 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_17) @[el2_lsu.scala 190:56] - node _T_19 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 190:130] - node _T_20 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, _T_19) @[el2_lsu.scala 190:128] - node _T_21 = or(_T_18, _T_20) @[el2_lsu.scala 190:94] - node _T_22 = eq(_T_21, UInt<1>("h00")) @[el2_lsu.scala 190:22] - node _T_23 = and(_T_22, bus_intf.io.lsu_bus_buffer_empty_any) @[el2_lsu.scala 190:167] - node _T_24 = and(_T_23, bus_intf.io.lsu_bus_idle_any) @[el2_lsu.scala 190:206] - io.lsu_idle_any <= _T_24 @[el2_lsu.scala 190:19] - node _T_25 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, lsu_lsc_ctl.io.lsu_pkt_r.bits.store) @[el2_lsu.scala 192:61] - node _T_26 = and(_T_25, lsu_lsc_ctl.io.addr_in_dccm_r) @[el2_lsu.scala 192:99] - node _T_27 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_lsu.scala 192:133] - node _T_28 = and(_T_26, _T_27) @[el2_lsu.scala 192:131] - node _T_29 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 192:144] - node store_stbuf_reqvld_r = and(_T_28, _T_29) @[el2_lsu.scala 192:142] - node _T_30 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 194:90] - node _T_31 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_30) @[el2_lsu.scala 194:52] - node _T_32 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[el2_lsu.scala 194:162] - node lsu_cmpen_m = and(_T_31, _T_32) @[el2_lsu.scala 194:129] - node _T_33 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 196:92] - node _T_34 = and(_T_33, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 196:131] - node _T_35 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_34) @[el2_lsu.scala 196:53] - node _T_36 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_lsu.scala 196:167] - node _T_37 = and(_T_35, _T_36) @[el2_lsu.scala 196:165] - node _T_38 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[el2_lsu.scala 196:181] - node _T_39 = and(_T_37, _T_38) @[el2_lsu.scala 196:179] - node _T_40 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[el2_lsu.scala 196:209] - node lsu_busreq_m = and(_T_39, _T_40) @[el2_lsu.scala 196:207] - node _T_41 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[el2_lsu.scala 198:127] - node _T_42 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_41) @[el2_lsu.scala 198:100] - node _T_43 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[el2_lsu.scala 198:197] - node _T_44 = orr(_T_43) @[el2_lsu.scala 198:203] - node _T_45 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_44) @[el2_lsu.scala 198:170] - node _T_46 = or(_T_42, _T_45) @[el2_lsu.scala 198:132] - node _T_47 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_46) @[el2_lsu.scala 198:61] - io.lsu_pmu_misaligned_m <= _T_47 @[el2_lsu.scala 198:27] - node _T_48 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.load) @[el2_lsu.scala 199:65] - node _T_49 = and(_T_48, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 199:102] - io.lsu_pmu_load_external_m <= _T_49 @[el2_lsu.scala 199:31] - node _T_50 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 200:65] - node _T_51 = and(_T_50, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 200:103] - io.lsu_pmu_store_external_m <= _T_51 @[el2_lsu.scala 200:31] - lsu_lsc_ctl.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 204:46] - lsu_lsc_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 205:46] - lsu_lsc_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[el2_lsu.scala 206:46] - lsu_lsc_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 207:46] - lsu_lsc_ctl.io.lsu_store_c1_m_clk <= clkdomain.io.lsu_store_c1_m_clk @[el2_lsu.scala 208:46] - lsu_lsc_ctl.io.lsu_ld_data_r <= dccm_ctl.io.lsu_ld_data_r @[el2_lsu.scala 209:46] - lsu_lsc_ctl.io.lsu_ld_data_corr_r <= dccm_ctl.io.lsu_ld_data_corr_r @[el2_lsu.scala 210:46] - lsu_lsc_ctl.io.lsu_single_ecc_error_r <= ecc.io.lsu_single_ecc_error_r @[el2_lsu.scala 211:46] - lsu_lsc_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[el2_lsu.scala 212:46] - lsu_lsc_ctl.io.lsu_ld_data_m <= dccm_ctl.io.lsu_ld_data_m @[el2_lsu.scala 213:46] - lsu_lsc_ctl.io.lsu_single_ecc_error_m <= ecc.io.lsu_single_ecc_error_m @[el2_lsu.scala 214:46] - lsu_lsc_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[el2_lsu.scala 215:46] - lsu_lsc_ctl.io.flush_m_up <= io.dec_tlu_flush_lower_r @[el2_lsu.scala 216:46] - lsu_lsc_ctl.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[el2_lsu.scala 217:46] - lsu_lsc_ctl.io.exu_lsu_rs1_d <= io.exu_lsu_rs1_d @[el2_lsu.scala 218:46] - lsu_lsc_ctl.io.exu_lsu_rs2_d <= io.exu_lsu_rs2_d @[el2_lsu.scala 219:46] - lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.store <= io.lsu_p.bits.store @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.load <= io.lsu_p.bits.load @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.word <= io.lsu_p.bits.word @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.half <= io.lsu_p.bits.half @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.by <= io.lsu_p.bits.by @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.lsu_p.valid <= io.lsu_p.valid @[el2_lsu.scala 220:46] - lsu_lsc_ctl.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 221:46] - lsu_lsc_ctl.io.dec_lsu_offset_d <= io.dec_lsu_offset_d @[el2_lsu.scala 222:46] - lsu_lsc_ctl.io.picm_mask_data_m <= dccm_ctl.io.picm_mask_data_m @[el2_lsu.scala 223:46] - lsu_lsc_ctl.io.bus_read_data_m <= bus_intf.io.bus_read_data_m @[el2_lsu.scala 224:46] - lsu_lsc_ctl.io.dma_dccm_req <= io.dma_dccm_req @[el2_lsu.scala 225:46] - lsu_lsc_ctl.io.dma_mem_addr <= io.dma_mem_addr @[el2_lsu.scala 226:46] - lsu_lsc_ctl.io.dma_mem_sz <= io.dma_mem_sz @[el2_lsu.scala 227:46] - lsu_lsc_ctl.io.dma_mem_write <= io.dma_mem_write @[el2_lsu.scala 228:46] - lsu_lsc_ctl.io.dma_mem_wdata <= io.dma_mem_wdata @[el2_lsu.scala 229:46] - lsu_lsc_ctl.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[el2_lsu.scala 230:46] - lsu_lsc_ctl.io.scan_mode <= io.scan_mode @[el2_lsu.scala 231:46] - io.lsu_single_ecc_error_incr <= lsu_lsc_ctl.io.lsu_single_ecc_error_incr @[el2_lsu.scala 234:49] - io.lsu_error_pkt_r.bits.addr <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.addr @[el2_lsu.scala 235:49] - io.lsu_error_pkt_r.bits.mscause <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.mscause @[el2_lsu.scala 235:49] - io.lsu_error_pkt_r.bits.exc_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.exc_type @[el2_lsu.scala 235:49] - io.lsu_error_pkt_r.bits.inst_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.inst_type @[el2_lsu.scala 235:49] - io.lsu_error_pkt_r.bits.single_ecc_error <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.single_ecc_error @[el2_lsu.scala 235:49] - io.lsu_error_pkt_r.valid <= lsu_lsc_ctl.io.lsu_error_pkt_r.valid @[el2_lsu.scala 235:49] - io.lsu_fir_addr <= lsu_lsc_ctl.io.lsu_fir_addr @[el2_lsu.scala 236:49] - io.lsu_fir_error <= lsu_lsc_ctl.io.lsu_fir_error @[el2_lsu.scala 237:49] - dccm_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[el2_lsu.scala 240:46] - dccm_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 241:46] - dccm_ctl.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 242:46] - dccm_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 243:46] - dccm_ctl.io.lsu_store_c1_r_clk <= clkdomain.io.lsu_store_c1_r_clk @[el2_lsu.scala 244:46] - dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[el2_lsu.scala 246:46] - dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 247:46] - dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 248:46] - dccm_ctl.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 248:46] - dccm_ctl.io.addr_in_dccm_d <= lsu_lsc_ctl.io.addr_in_dccm_d @[el2_lsu.scala 249:46] - dccm_ctl.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 250:46] - dccm_ctl.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 251:46] - dccm_ctl.io.addr_in_pic_d <= lsu_lsc_ctl.io.addr_in_pic_d @[el2_lsu.scala 252:46] - dccm_ctl.io.addr_in_pic_m <= lsu_lsc_ctl.io.addr_in_pic_m @[el2_lsu.scala 253:46] - dccm_ctl.io.addr_in_pic_r <= lsu_lsc_ctl.io.addr_in_pic_r @[el2_lsu.scala 254:46] - dccm_ctl.io.lsu_raw_fwd_lo_r <= lsu_raw_fwd_lo_r @[el2_lsu.scala 255:46] - dccm_ctl.io.lsu_raw_fwd_hi_r <= lsu_raw_fwd_hi_r @[el2_lsu.scala 256:46] - dccm_ctl.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 257:46] - dccm_ctl.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 258:46] - dccm_ctl.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 259:46] - dccm_ctl.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 260:46] - dccm_ctl.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 261:46] - dccm_ctl.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 262:46] - dccm_ctl.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 263:46] - dccm_ctl.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[el2_lsu.scala 264:46] - dccm_ctl.io.stbuf_addr_any <= stbuf.io.stbuf_addr_any @[el2_lsu.scala 265:46] - dccm_ctl.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[el2_lsu.scala 266:46] - dccm_ctl.io.stbuf_ecc_any <= ecc.io.stbuf_ecc_any @[el2_lsu.scala 267:46] - dccm_ctl.io.stbuf_fwddata_hi_m <= stbuf.io.stbuf_fwddata_hi_m @[el2_lsu.scala 268:46] - dccm_ctl.io.stbuf_fwddata_lo_m <= stbuf.io.stbuf_fwddata_lo_m @[el2_lsu.scala 269:46] - dccm_ctl.io.stbuf_fwdbyteen_lo_m <= stbuf.io.stbuf_fwdbyteen_lo_m @[el2_lsu.scala 270:46] - dccm_ctl.io.stbuf_fwdbyteen_hi_m <= stbuf.io.stbuf_fwdbyteen_hi_m @[el2_lsu.scala 271:46] - dccm_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[el2_lsu.scala 272:46] - dccm_ctl.io.single_ecc_error_hi_r <= ecc.io.single_ecc_error_hi_r @[el2_lsu.scala 273:46] - dccm_ctl.io.single_ecc_error_lo_r <= ecc.io.single_ecc_error_lo_r @[el2_lsu.scala 274:46] - dccm_ctl.io.sec_data_hi_r <= ecc.io.sec_data_hi_r @[el2_lsu.scala 275:46] - dccm_ctl.io.sec_data_lo_r <= ecc.io.sec_data_lo_r @[el2_lsu.scala 276:46] - dccm_ctl.io.sec_data_hi_r_ff <= ecc.io.sec_data_hi_r_ff @[el2_lsu.scala 277:46] - dccm_ctl.io.sec_data_lo_r_ff <= ecc.io.sec_data_lo_r_ff @[el2_lsu.scala 278:46] - dccm_ctl.io.sec_data_ecc_hi_r_ff <= ecc.io.sec_data_ecc_hi_r_ff @[el2_lsu.scala 279:46] - dccm_ctl.io.sec_data_ecc_lo_r_ff <= ecc.io.sec_data_ecc_lo_r_ff @[el2_lsu.scala 280:46] - dccm_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[el2_lsu.scala 281:46] - dccm_ctl.io.sec_data_hi_m <= ecc.io.sec_data_hi_m @[el2_lsu.scala 282:46] - dccm_ctl.io.sec_data_lo_m <= ecc.io.sec_data_lo_m @[el2_lsu.scala 283:46] - dccm_ctl.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[el2_lsu.scala 284:46] - dccm_ctl.io.dma_dccm_wen <= dma_dccm_wen @[el2_lsu.scala 285:46] - dccm_ctl.io.dma_pic_wen <= dma_pic_wen @[el2_lsu.scala 286:46] - dccm_ctl.io.dma_mem_tag_m <= dma_mem_tag_m @[el2_lsu.scala 287:46] - dccm_ctl.io.dma_mem_addr <= io.dma_mem_addr @[el2_lsu.scala 288:46] - dccm_ctl.io.dma_mem_wdata <= io.dma_mem_wdata @[el2_lsu.scala 289:46] - dccm_ctl.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[el2_lsu.scala 290:46] - dccm_ctl.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[el2_lsu.scala 291:46] - dccm_ctl.io.dma_dccm_wdata_ecc_hi <= ecc.io.dma_dccm_wdata_ecc_hi @[el2_lsu.scala 292:46] - dccm_ctl.io.dma_dccm_wdata_ecc_lo <= ecc.io.dma_dccm_wdata_ecc_lo @[el2_lsu.scala 293:46] - dccm_ctl.io.dccm_rd_data_lo <= io.dccm_rd_data_lo @[el2_lsu.scala 294:46] - dccm_ctl.io.dccm_rd_data_hi <= io.dccm_rd_data_hi @[el2_lsu.scala 295:46] - dccm_ctl.io.picm_rd_data <= io.picm_rd_data @[el2_lsu.scala 296:46] - dccm_ctl.io.scan_mode <= io.scan_mode @[el2_lsu.scala 297:46] - io.dccm_dma_rvalid <= dccm_ctl.io.dccm_dma_rvalid @[el2_lsu.scala 299:49] - io.dccm_dma_ecc_error <= dccm_ctl.io.dccm_dma_ecc_error @[el2_lsu.scala 300:49] - io.dccm_dma_rtag <= dccm_ctl.io.dccm_dma_rtag @[el2_lsu.scala 301:49] - io.dccm_dma_rdata <= dccm_ctl.io.dccm_dma_rdata @[el2_lsu.scala 302:49] - io.dccm_wren <= dccm_ctl.io.dccm_wren @[el2_lsu.scala 303:49] - io.dccm_rden <= dccm_ctl.io.dccm_rden @[el2_lsu.scala 304:49] - io.dccm_wr_addr_lo <= dccm_ctl.io.dccm_wr_addr_lo @[el2_lsu.scala 305:49] - io.dccm_wr_data_lo <= dccm_ctl.io.dccm_wr_data_lo @[el2_lsu.scala 306:49] - io.dccm_rd_addr_lo <= dccm_ctl.io.dccm_rd_addr_lo @[el2_lsu.scala 307:49] - io.dccm_wr_addr_hi <= dccm_ctl.io.dccm_wr_addr_hi @[el2_lsu.scala 308:49] - io.dccm_wr_data_hi <= dccm_ctl.io.dccm_wr_data_hi @[el2_lsu.scala 309:49] - io.dccm_rd_addr_hi <= dccm_ctl.io.dccm_rd_addr_hi @[el2_lsu.scala 310:49] - io.picm_wren <= dccm_ctl.io.picm_wren @[el2_lsu.scala 311:49] - io.picm_rden <= dccm_ctl.io.picm_rden @[el2_lsu.scala 312:49] - io.picm_mken <= dccm_ctl.io.picm_mken @[el2_lsu.scala 313:49] - io.picm_rdaddr <= dccm_ctl.io.picm_rdaddr @[el2_lsu.scala 314:49] - io.picm_wraddr <= dccm_ctl.io.picm_wraddr @[el2_lsu.scala 315:49] - io.picm_wr_data <= dccm_ctl.io.picm_wr_data @[el2_lsu.scala 316:49] - stbuf.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 319:49] - stbuf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 320:48] - stbuf.io.lsu_stbuf_c1_clk <= clkdomain.io.lsu_stbuf_c1_clk @[el2_lsu.scala 321:54] - stbuf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 322:54] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 323:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 324:48] - stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 324:48] - stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[el2_lsu.scala 325:48] - stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 326:49] - stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 327:49] - stbuf.io.store_data_hi_r <= dccm_ctl.io.store_data_hi_r @[el2_lsu.scala 328:62] - stbuf.io.store_data_lo_r <= dccm_ctl.io.store_data_lo_r @[el2_lsu.scala 329:62] - stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[el2_lsu.scala 330:49] - stbuf.io.store_datafn_lo_r <= dccm_ctl.io.store_datafn_lo_r @[el2_lsu.scala 331:56] - stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[el2_lsu.scala 332:52] - stbuf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 333:64] - stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 334:64] - stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 335:64] - stbuf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 336:64] - stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 337:64] - stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 338:64] - stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 339:49] - stbuf.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 340:56] - stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[el2_lsu.scala 341:54] - stbuf.io.scan_mode <= io.scan_mode @[el2_lsu.scala 342:49] - ecc.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 346:52] - ecc.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 347:52] - ecc.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 348:52] - ecc.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 348:52] - ecc.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[el2_lsu.scala 349:54] - ecc.io.dec_tlu_core_ecc_disable <= io.dec_tlu_core_ecc_disable @[el2_lsu.scala 350:50] - ecc.io.lsu_dccm_rden_r <= dccm_ctl.io.lsu_dccm_rden_r @[el2_lsu.scala 351:56] - ecc.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 352:50] - ecc.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 353:58] - ecc.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 354:58] - ecc.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 355:58] - ecc.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 356:58] - ecc.io.dccm_rdata_hi_r <= dccm_ctl.io.dccm_rdata_hi_r @[el2_lsu.scala 357:54] - ecc.io.dccm_rdata_lo_r <= dccm_ctl.io.dccm_rdata_lo_r @[el2_lsu.scala 358:54] - ecc.io.dccm_rdata_hi_m <= dccm_ctl.io.dccm_rdata_hi_m @[el2_lsu.scala 359:54] - ecc.io.dccm_rdata_lo_m <= dccm_ctl.io.dccm_rdata_lo_m @[el2_lsu.scala 360:54] - ecc.io.dccm_data_ecc_hi_r <= dccm_ctl.io.dccm_data_ecc_hi_r @[el2_lsu.scala 361:50] - ecc.io.dccm_data_ecc_lo_r <= dccm_ctl.io.dccm_data_ecc_lo_r @[el2_lsu.scala 362:50] - ecc.io.dccm_data_ecc_hi_m <= dccm_ctl.io.dccm_data_ecc_hi_m @[el2_lsu.scala 363:50] - ecc.io.dccm_data_ecc_lo_m <= dccm_ctl.io.dccm_data_ecc_lo_m @[el2_lsu.scala 364:50] - ecc.io.ld_single_ecc_error_r <= dccm_ctl.io.ld_single_ecc_error_r @[el2_lsu.scala 365:50] - ecc.io.ld_single_ecc_error_r_ff <= dccm_ctl.io.ld_single_ecc_error_r_ff @[el2_lsu.scala 366:50] - ecc.io.lsu_dccm_rden_m <= dccm_ctl.io.lsu_dccm_rden_m @[el2_lsu.scala 367:50] - ecc.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 368:50] - ecc.io.dma_dccm_wen <= dma_dccm_wen @[el2_lsu.scala 369:50] - ecc.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[el2_lsu.scala 370:50] - ecc.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[el2_lsu.scala 371:50] - ecc.io.scan_mode <= io.scan_mode @[el2_lsu.scala 372:50] - trigger.io.trigger_pkt_any[0].tdata2 <= io.trigger_pkt_any[0].tdata2 @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].m <= io.trigger_pkt_any[0].m @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].execute <= io.trigger_pkt_any[0].execute @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].load <= io.trigger_pkt_any[0].load @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].store <= io.trigger_pkt_any[0].store @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].match_pkt <= io.trigger_pkt_any[0].match_pkt @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[0].select <= io.trigger_pkt_any[0].select @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].tdata2 <= io.trigger_pkt_any[1].tdata2 @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].m <= io.trigger_pkt_any[1].m @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].execute <= io.trigger_pkt_any[1].execute @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].load <= io.trigger_pkt_any[1].load @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].store <= io.trigger_pkt_any[1].store @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].match_pkt <= io.trigger_pkt_any[1].match_pkt @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[1].select <= io.trigger_pkt_any[1].select @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].tdata2 <= io.trigger_pkt_any[2].tdata2 @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].m <= io.trigger_pkt_any[2].m @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].execute <= io.trigger_pkt_any[2].execute @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].load <= io.trigger_pkt_any[2].load @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].store <= io.trigger_pkt_any[2].store @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].match_pkt <= io.trigger_pkt_any[2].match_pkt @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[2].select <= io.trigger_pkt_any[2].select @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].tdata2 <= io.trigger_pkt_any[3].tdata2 @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].m <= io.trigger_pkt_any[3].m @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].execute <= io.trigger_pkt_any[3].execute @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].load <= io.trigger_pkt_any[3].load @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].store <= io.trigger_pkt_any[3].store @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].match_pkt <= io.trigger_pkt_any[3].match_pkt @[el2_lsu.scala 376:50] - trigger.io.trigger_pkt_any[3].select <= io.trigger_pkt_any[3].select @[el2_lsu.scala 376:50] - trigger.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 377:50] - trigger.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 377:50] - trigger.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 378:50] - trigger.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[el2_lsu.scala 379:50] - io.lsu_trigger_match_m <= trigger.io.lsu_trigger_match_m @[el2_lsu.scala 381:50] - clkdomain.io.free_clk <= io.free_clk @[el2_lsu.scala 385:50] - clkdomain.io.clk_override <= io.clk_override @[el2_lsu.scala 386:50] - clkdomain.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 387:50] - clkdomain.io.dma_dccm_req <= io.dma_dccm_req @[el2_lsu.scala 388:50] - clkdomain.io.ldst_stbuf_reqvld_r <= stbuf.io.ldst_stbuf_reqvld_r @[el2_lsu.scala 389:50] - clkdomain.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[el2_lsu.scala 390:50] - clkdomain.io.stbuf_reqvld_flushed_any <= stbuf.io.stbuf_reqvld_flushed_any @[el2_lsu.scala 391:50] - clkdomain.io.lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[el2_lsu.scala 392:50] - clkdomain.io.lsu_bus_buffer_pend_any <= bus_intf.io.lsu_bus_buffer_pend_any @[el2_lsu.scala 393:50] - clkdomain.io.lsu_bus_buffer_empty_any <= bus_intf.io.lsu_bus_buffer_empty_any @[el2_lsu.scala 394:50] - clkdomain.io.lsu_stbuf_empty_any <= stbuf.io.lsu_stbuf_empty_any @[el2_lsu.scala 395:50] - clkdomain.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu.scala 396:50] - clkdomain.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.store <= io.lsu_p.bits.store @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.load <= io.lsu_p.bits.load @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.word <= io.lsu_p.bits.word @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.half <= io.lsu_p.bits.half @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.by <= io.lsu_p.bits.by @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[el2_lsu.scala 397:50] - clkdomain.io.lsu_p.valid <= io.lsu_p.valid @[el2_lsu.scala 397:50] - clkdomain.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[el2_lsu.scala 398:50] - clkdomain.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 399:50] - clkdomain.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 400:50] - clkdomain.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 400:50] - clkdomain.io.scan_mode <= io.scan_mode @[el2_lsu.scala 401:50] - bus_intf.io.scan_mode <= io.scan_mode @[el2_lsu.scala 405:49] - bus_intf.io.dec_tlu_external_ldfwd_disable <= io.dec_tlu_external_ldfwd_disable @[el2_lsu.scala 406:49] - bus_intf.io.dec_tlu_wb_coalescing_disable <= io.dec_tlu_wb_coalescing_disable @[el2_lsu.scala 407:49] - bus_intf.io.dec_tlu_sideeffect_posted_disable <= io.dec_tlu_sideeffect_posted_disable @[el2_lsu.scala 408:49] - bus_intf.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 409:49] - bus_intf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 410:49] - bus_intf.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 411:49] - bus_intf.io.lsu_bus_ibuf_c1_clk <= clkdomain.io.lsu_bus_ibuf_c1_clk @[el2_lsu.scala 412:49] - bus_intf.io.lsu_bus_obuf_c1_clk <= clkdomain.io.lsu_bus_obuf_c1_clk @[el2_lsu.scala 413:49] - bus_intf.io.lsu_bus_buf_c1_clk <= clkdomain.io.lsu_bus_buf_c1_clk @[el2_lsu.scala 414:49] - bus_intf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 415:49] - bus_intf.io.free_clk <= io.free_clk @[el2_lsu.scala 416:49] - bus_intf.io.lsu_busm_clk <= clkdomain.io.lsu_busm_clk @[el2_lsu.scala 417:49] - bus_intf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 418:49] - bus_intf.io.lsu_busreq_m <= lsu_busreq_m @[el2_lsu.scala 419:49] - bus_intf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 420:49] - bus_intf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 421:49] - bus_intf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 422:49] - bus_intf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 423:49] - bus_intf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 424:49] - bus_intf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 425:49] - bus_intf.io.store_data_r <= dccm_ctl.io.store_data_r @[el2_lsu.scala 426:49] - bus_intf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 427:49] - bus_intf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 428:49] - bus_intf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 428:49] - bus_intf.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[el2_lsu.scala 429:49] - bus_intf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 430:49] - bus_intf.io.is_sideeffects_m <= lsu_lsc_ctl.io.is_sideeffects_m @[el2_lsu.scala 431:49] - bus_intf.io.flush_m_up <= io.dec_tlu_flush_lower_r @[el2_lsu.scala 432:49] - bus_intf.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[el2_lsu.scala 433:49] - io.lsu_imprecise_error_load_any <= bus_intf.io.lsu_imprecise_error_load_any @[el2_lsu.scala 436:49] - io.lsu_imprecise_error_store_any <= bus_intf.io.lsu_imprecise_error_store_any @[el2_lsu.scala 437:49] - io.lsu_imprecise_error_addr_any <= bus_intf.io.lsu_imprecise_error_addr_any @[el2_lsu.scala 438:49] - io.lsu_nonblock_load_valid_m <= bus_intf.io.lsu_nonblock_load_valid_m @[el2_lsu.scala 439:49] - io.lsu_nonblock_load_tag_m <= bus_intf.io.lsu_nonblock_load_tag_m @[el2_lsu.scala 440:49] - io.lsu_nonblock_load_inv_r <= bus_intf.io.lsu_nonblock_load_inv_r @[el2_lsu.scala 441:49] - io.lsu_nonblock_load_inv_tag_r <= bus_intf.io.lsu_nonblock_load_inv_tag_r @[el2_lsu.scala 442:49] - io.lsu_nonblock_load_data_valid <= bus_intf.io.lsu_nonblock_load_data_valid @[el2_lsu.scala 443:49] - io.lsu_nonblock_load_data_error <= bus_intf.io.lsu_nonblock_load_data_error @[el2_lsu.scala 444:49] - io.lsu_nonblock_load_data_tag <= bus_intf.io.lsu_nonblock_load_data_tag @[el2_lsu.scala 445:49] - io.lsu_nonblock_load_data <= bus_intf.io.lsu_nonblock_load_data @[el2_lsu.scala 446:49] - io.lsu_pmu_bus_trxn <= bus_intf.io.lsu_pmu_bus_trxn @[el2_lsu.scala 447:49] - io.lsu_pmu_bus_misaligned <= bus_intf.io.lsu_pmu_bus_misaligned @[el2_lsu.scala 448:49] - io.lsu_pmu_bus_error <= bus_intf.io.lsu_pmu_bus_error @[el2_lsu.scala 449:49] - io.lsu_pmu_bus_busy <= bus_intf.io.lsu_pmu_bus_busy @[el2_lsu.scala 450:49] - io.lsu_axi_awvalid <= bus_intf.io.lsu_axi_awvalid @[el2_lsu.scala 451:49] - bus_intf.io.lsu_axi_awready <= io.lsu_axi_awready @[el2_lsu.scala 452:49] - io.lsu_axi_awid <= bus_intf.io.lsu_axi_awid @[el2_lsu.scala 453:49] - io.lsu_axi_awaddr <= bus_intf.io.lsu_axi_awaddr @[el2_lsu.scala 454:49] - io.lsu_axi_awregion <= bus_intf.io.lsu_axi_awregion @[el2_lsu.scala 455:49] - io.lsu_axi_awlen <= bus_intf.io.lsu_axi_awlen @[el2_lsu.scala 456:49] - io.lsu_axi_awsize <= bus_intf.io.lsu_axi_awsize @[el2_lsu.scala 457:49] - io.lsu_axi_awburst <= bus_intf.io.lsu_axi_awburst @[el2_lsu.scala 458:49] - io.lsu_axi_awlock <= bus_intf.io.lsu_axi_awlock @[el2_lsu.scala 459:49] - io.lsu_axi_awcache <= bus_intf.io.lsu_axi_awcache @[el2_lsu.scala 460:49] - io.lsu_axi_awprot <= bus_intf.io.lsu_axi_awprot @[el2_lsu.scala 461:49] - io.lsu_axi_awqos <= bus_intf.io.lsu_axi_awqos @[el2_lsu.scala 462:49] - io.lsu_axi_wvalid <= bus_intf.io.lsu_axi_wvalid @[el2_lsu.scala 463:49] - bus_intf.io.lsu_axi_wready <= io.lsu_axi_wready @[el2_lsu.scala 464:49] - io.lsu_axi_wdata <= bus_intf.io.lsu_axi_wdata @[el2_lsu.scala 465:49] - io.lsu_axi_wstrb <= bus_intf.io.lsu_axi_wstrb @[el2_lsu.scala 466:49] - io.lsu_axi_wlast <= bus_intf.io.lsu_axi_wlast @[el2_lsu.scala 467:49] - bus_intf.io.lsu_axi_bvalid <= io.lsu_axi_bvalid @[el2_lsu.scala 468:49] - io.lsu_axi_bready <= bus_intf.io.lsu_axi_bready @[el2_lsu.scala 469:49] - bus_intf.io.lsu_axi_bresp <= io.lsu_axi_bresp @[el2_lsu.scala 470:49] - bus_intf.io.lsu_axi_bid <= io.lsu_axi_bid @[el2_lsu.scala 471:49] - io.lsu_axi_arvalid <= bus_intf.io.lsu_axi_arvalid @[el2_lsu.scala 472:49] - bus_intf.io.lsu_axi_arready <= io.lsu_axi_arready @[el2_lsu.scala 473:49] - io.lsu_axi_arid <= bus_intf.io.lsu_axi_arid @[el2_lsu.scala 474:49] - io.lsu_axi_araddr <= bus_intf.io.lsu_axi_araddr @[el2_lsu.scala 475:49] - io.lsu_axi_arregion <= bus_intf.io.lsu_axi_arregion @[el2_lsu.scala 476:49] - io.lsu_axi_arlen <= bus_intf.io.lsu_axi_arlen @[el2_lsu.scala 477:49] - io.lsu_axi_arsize <= bus_intf.io.lsu_axi_arsize @[el2_lsu.scala 478:49] - io.lsu_axi_arburst <= bus_intf.io.lsu_axi_arburst @[el2_lsu.scala 479:49] - io.lsu_axi_arlock <= bus_intf.io.lsu_axi_arlock @[el2_lsu.scala 480:49] - io.lsu_axi_arcache <= bus_intf.io.lsu_axi_arcache @[el2_lsu.scala 481:49] - io.lsu_axi_arprot <= bus_intf.io.lsu_axi_arprot @[el2_lsu.scala 482:49] - io.lsu_axi_arqos <= bus_intf.io.lsu_axi_arqos @[el2_lsu.scala 483:49] - bus_intf.io.lsu_axi_rvalid <= io.lsu_axi_rvalid @[el2_lsu.scala 484:49] - io.lsu_axi_rready <= bus_intf.io.lsu_axi_rready @[el2_lsu.scala 485:49] - bus_intf.io.lsu_axi_rid <= io.lsu_axi_rid @[el2_lsu.scala 486:49] - bus_intf.io.lsu_axi_rdata <= io.lsu_axi_rdata @[el2_lsu.scala 487:49] - bus_intf.io.lsu_axi_rresp <= io.lsu_axi_rresp @[el2_lsu.scala 488:49] - bus_intf.io.lsu_axi_rlast <= io.lsu_axi_rlast @[el2_lsu.scala 489:49] - bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu.scala 490:49] - reg _T_52 : UInt, clkdomain.io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 492:67] - _T_52 <= io.dma_mem_tag @[el2_lsu.scala 492:67] - dma_mem_tag_m <= _T_52 @[el2_lsu.scala 492:57] - reg _T_53 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 493:67] - _T_53 <= lsu_raw_fwd_hi_m @[el2_lsu.scala 493:67] - lsu_raw_fwd_hi_r <= _T_53 @[el2_lsu.scala 493:57] - reg _T_54 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 494:67] - _T_54 <= lsu_raw_fwd_lo_m @[el2_lsu.scala 494:67] - lsu_raw_fwd_lo_r <= _T_54 @[el2_lsu.scala 494:57] + node _T_14 = dshr(io.lsu_dma.dma_lsc_ctl.dma_mem_wdata, _T_13) @[el2_lsu.scala 207:58] + dma_dccm_wdata <= _T_14 @[el2_lsu.scala 207:18] + node _T_15 = bits(dma_dccm_wdata, 63, 32) @[el2_lsu.scala 208:38] + dma_dccm_wdata_hi <= _T_15 @[el2_lsu.scala 208:21] + node _T_16 = bits(dma_dccm_wdata, 31, 0) @[el2_lsu.scala 209:38] + dma_dccm_wdata_lo <= _T_16 @[el2_lsu.scala 209:21] + node _T_17 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 218:58] + node _T_18 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_17) @[el2_lsu.scala 218:56] + node _T_19 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 218:130] + node _T_20 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, _T_19) @[el2_lsu.scala 218:128] + node _T_21 = or(_T_18, _T_20) @[el2_lsu.scala 218:94] + node _T_22 = eq(_T_21, UInt<1>("h00")) @[el2_lsu.scala 218:22] + node _T_23 = and(_T_22, bus_intf.io.lsu_bus_buffer_empty_any) @[el2_lsu.scala 218:167] + node _T_24 = and(_T_23, bus_intf.io.lsu_bus_idle_any) @[el2_lsu.scala 218:206] + io.lsu_idle_any <= _T_24 @[el2_lsu.scala 218:19] + node _T_25 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, lsu_lsc_ctl.io.lsu_pkt_r.bits.store) @[el2_lsu.scala 220:61] + node _T_26 = and(_T_25, lsu_lsc_ctl.io.addr_in_dccm_r) @[el2_lsu.scala 220:99] + node _T_27 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[el2_lsu.scala 220:133] + node _T_28 = and(_T_26, _T_27) @[el2_lsu.scala 220:131] + node _T_29 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[el2_lsu.scala 220:144] + node store_stbuf_reqvld_r = and(_T_28, _T_29) @[el2_lsu.scala 220:142] + node _T_30 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 222:90] + node _T_31 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_30) @[el2_lsu.scala 222:52] + node _T_32 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[el2_lsu.scala 222:162] + node lsu_cmpen_m = and(_T_31, _T_32) @[el2_lsu.scala 222:129] + node _T_33 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 224:92] + node _T_34 = and(_T_33, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 224:131] + node _T_35 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_34) @[el2_lsu.scala 224:53] + node _T_36 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_lsu.scala 224:167] + node _T_37 = and(_T_35, _T_36) @[el2_lsu.scala 224:165] + node _T_38 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[el2_lsu.scala 224:181] + node _T_39 = and(_T_37, _T_38) @[el2_lsu.scala 224:179] + node _T_40 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[el2_lsu.scala 224:209] + node lsu_busreq_m = and(_T_39, _T_40) @[el2_lsu.scala 224:207] + node _T_41 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[el2_lsu.scala 226:127] + node _T_42 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_41) @[el2_lsu.scala 226:100] + node _T_43 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[el2_lsu.scala 226:197] + node _T_44 = orr(_T_43) @[el2_lsu.scala 226:203] + node _T_45 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_44) @[el2_lsu.scala 226:170] + node _T_46 = or(_T_42, _T_45) @[el2_lsu.scala 226:132] + node _T_47 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_46) @[el2_lsu.scala 226:61] + io.lsu_pmu_misaligned_m <= _T_47 @[el2_lsu.scala 226:27] + node _T_48 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.load) @[el2_lsu.scala 227:85] + node _T_49 = and(_T_48, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 227:122] + io.lsu_dec.tlu_busbuff.lsu_pmu_load_external_m <= _T_49 @[el2_lsu.scala 227:51] + node _T_50 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[el2_lsu.scala 228:85] + node _T_51 = and(_T_50, lsu_lsc_ctl.io.addr_external_m) @[el2_lsu.scala 228:123] + io.lsu_dec.tlu_busbuff.lsu_pmu_store_external_m <= _T_51 @[el2_lsu.scala 228:51] + lsu_lsc_ctl.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 232:46] + lsu_lsc_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 233:46] + lsu_lsc_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[el2_lsu.scala 234:46] + lsu_lsc_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 235:46] + lsu_lsc_ctl.io.lsu_store_c1_m_clk <= clkdomain.io.lsu_store_c1_m_clk @[el2_lsu.scala 236:46] + lsu_lsc_ctl.io.lsu_ld_data_r <= dccm_ctl.io.lsu_ld_data_r @[el2_lsu.scala 237:46] + lsu_lsc_ctl.io.lsu_ld_data_corr_r <= dccm_ctl.io.lsu_ld_data_corr_r @[el2_lsu.scala 238:46] + lsu_lsc_ctl.io.lsu_single_ecc_error_r <= ecc.io.lsu_single_ecc_error_r @[el2_lsu.scala 239:46] + lsu_lsc_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[el2_lsu.scala 240:46] + lsu_lsc_ctl.io.lsu_ld_data_m <= dccm_ctl.io.lsu_ld_data_m @[el2_lsu.scala 241:46] + lsu_lsc_ctl.io.lsu_single_ecc_error_m <= ecc.io.lsu_single_ecc_error_m @[el2_lsu.scala 242:46] + lsu_lsc_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[el2_lsu.scala 243:46] + lsu_lsc_ctl.io.flush_m_up <= io.dec_tlu_flush_lower_r @[el2_lsu.scala 244:46] + lsu_lsc_ctl.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[el2_lsu.scala 245:46] + lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs2_d <= io.lsu_exu.exu_lsu_rs2_d @[el2_lsu.scala 246:46] + lsu_lsc_ctl.io.lsu_exu.exu_lsu_rs1_d <= io.lsu_exu.exu_lsu_rs1_d @[el2_lsu.scala 246:46] + lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.store <= io.lsu_p.bits.store @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.load <= io.lsu_p.bits.load @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.word <= io.lsu_p.bits.word @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.half <= io.lsu_p.bits.half @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.by <= io.lsu_p.bits.by @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.lsu_p.valid <= io.lsu_p.valid @[el2_lsu.scala 249:46] + lsu_lsc_ctl.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 250:46] + lsu_lsc_ctl.io.dec_lsu_offset_d <= io.dec_lsu_offset_d @[el2_lsu.scala 251:46] + lsu_lsc_ctl.io.picm_mask_data_m <= dccm_ctl.io.picm_mask_data_m @[el2_lsu.scala 252:46] + lsu_lsc_ctl.io.bus_read_data_m <= bus_intf.io.bus_read_data_m @[el2_lsu.scala 253:46] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[el2_lsu.scala 254:38] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[el2_lsu.scala 254:38] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[el2_lsu.scala 254:38] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[el2_lsu.scala 254:38] + lsu_lsc_ctl.io.dma_lsc_ctl.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[el2_lsu.scala 254:38] + lsu_lsc_ctl.io.dec_tlu_mrac_ff <= io.dec_tlu_mrac_ff @[el2_lsu.scala 260:46] + lsu_lsc_ctl.io.scan_mode <= io.scan_mode @[el2_lsu.scala 261:46] + io.lsu_single_ecc_error_incr <= lsu_lsc_ctl.io.lsu_single_ecc_error_incr @[el2_lsu.scala 264:49] + io.lsu_error_pkt_r.bits.addr <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.addr @[el2_lsu.scala 265:49] + io.lsu_error_pkt_r.bits.mscause <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.mscause @[el2_lsu.scala 265:49] + io.lsu_error_pkt_r.bits.exc_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.exc_type @[el2_lsu.scala 265:49] + io.lsu_error_pkt_r.bits.inst_type <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.inst_type @[el2_lsu.scala 265:49] + io.lsu_error_pkt_r.bits.single_ecc_error <= lsu_lsc_ctl.io.lsu_error_pkt_r.bits.single_ecc_error @[el2_lsu.scala 265:49] + io.lsu_error_pkt_r.valid <= lsu_lsc_ctl.io.lsu_error_pkt_r.valid @[el2_lsu.scala 265:49] + io.lsu_fir_addr <= lsu_lsc_ctl.io.lsu_fir_addr @[el2_lsu.scala 266:49] + io.lsu_fir_error <= lsu_lsc_ctl.io.lsu_fir_error @[el2_lsu.scala 267:49] + dccm_ctl.io.lsu_c2_m_clk <= clkdomain.io.lsu_c2_m_clk @[el2_lsu.scala 270:46] + dccm_ctl.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 271:46] + dccm_ctl.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 272:46] + dccm_ctl.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 273:46] + dccm_ctl.io.lsu_store_c1_r_clk <= clkdomain.io.lsu_store_c1_r_clk @[el2_lsu.scala 274:46] + dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[el2_lsu.scala 276:46] + dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 277:46] + dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 278:46] + dccm_ctl.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 278:46] + dccm_ctl.io.addr_in_dccm_d <= lsu_lsc_ctl.io.addr_in_dccm_d @[el2_lsu.scala 279:46] + dccm_ctl.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 280:46] + dccm_ctl.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 281:46] + dccm_ctl.io.addr_in_pic_d <= lsu_lsc_ctl.io.addr_in_pic_d @[el2_lsu.scala 282:46] + dccm_ctl.io.addr_in_pic_m <= lsu_lsc_ctl.io.addr_in_pic_m @[el2_lsu.scala 283:46] + dccm_ctl.io.addr_in_pic_r <= lsu_lsc_ctl.io.addr_in_pic_r @[el2_lsu.scala 284:46] + dccm_ctl.io.lsu_raw_fwd_lo_r <= lsu_raw_fwd_lo_r @[el2_lsu.scala 285:46] + dccm_ctl.io.lsu_raw_fwd_hi_r <= lsu_raw_fwd_hi_r @[el2_lsu.scala 286:46] + dccm_ctl.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 287:46] + dccm_ctl.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 288:46] + dccm_ctl.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 289:46] + dccm_ctl.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 290:46] + dccm_ctl.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 291:46] + dccm_ctl.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 292:46] + dccm_ctl.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 293:46] + dccm_ctl.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[el2_lsu.scala 294:46] + dccm_ctl.io.stbuf_addr_any <= stbuf.io.stbuf_addr_any @[el2_lsu.scala 295:46] + dccm_ctl.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[el2_lsu.scala 296:46] + dccm_ctl.io.stbuf_ecc_any <= ecc.io.stbuf_ecc_any @[el2_lsu.scala 297:46] + dccm_ctl.io.stbuf_fwddata_hi_m <= stbuf.io.stbuf_fwddata_hi_m @[el2_lsu.scala 298:46] + dccm_ctl.io.stbuf_fwddata_lo_m <= stbuf.io.stbuf_fwddata_lo_m @[el2_lsu.scala 299:46] + dccm_ctl.io.stbuf_fwdbyteen_lo_m <= stbuf.io.stbuf_fwdbyteen_lo_m @[el2_lsu.scala 300:46] + dccm_ctl.io.stbuf_fwdbyteen_hi_m <= stbuf.io.stbuf_fwdbyteen_hi_m @[el2_lsu.scala 301:46] + dccm_ctl.io.lsu_double_ecc_error_r <= ecc.io.lsu_double_ecc_error_r @[el2_lsu.scala 302:46] + dccm_ctl.io.single_ecc_error_hi_r <= ecc.io.single_ecc_error_hi_r @[el2_lsu.scala 303:46] + dccm_ctl.io.single_ecc_error_lo_r <= ecc.io.single_ecc_error_lo_r @[el2_lsu.scala 304:46] + dccm_ctl.io.sec_data_hi_r <= ecc.io.sec_data_hi_r @[el2_lsu.scala 305:46] + dccm_ctl.io.sec_data_lo_r <= ecc.io.sec_data_lo_r @[el2_lsu.scala 306:46] + dccm_ctl.io.sec_data_hi_r_ff <= ecc.io.sec_data_hi_r_ff @[el2_lsu.scala 307:46] + dccm_ctl.io.sec_data_lo_r_ff <= ecc.io.sec_data_lo_r_ff @[el2_lsu.scala 308:46] + dccm_ctl.io.sec_data_ecc_hi_r_ff <= ecc.io.sec_data_ecc_hi_r_ff @[el2_lsu.scala 309:46] + dccm_ctl.io.sec_data_ecc_lo_r_ff <= ecc.io.sec_data_ecc_lo_r_ff @[el2_lsu.scala 310:46] + dccm_ctl.io.lsu_double_ecc_error_m <= ecc.io.lsu_double_ecc_error_m @[el2_lsu.scala 311:46] + dccm_ctl.io.sec_data_hi_m <= ecc.io.sec_data_hi_m @[el2_lsu.scala 312:46] + dccm_ctl.io.sec_data_lo_m <= ecc.io.sec_data_lo_m @[el2_lsu.scala 313:46] + dccm_ctl.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[el2_lsu.scala 314:46] + dccm_ctl.io.dma_dccm_wen <= dma_dccm_wen @[el2_lsu.scala 315:46] + dccm_ctl.io.dma_pic_wen <= dma_pic_wen @[el2_lsu.scala 316:46] + dccm_ctl.io.dma_mem_tag_m <= dma_mem_tag_m @[el2_lsu.scala 317:46] + dccm_ctl.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[el2_lsu.scala 320:46] + dccm_ctl.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[el2_lsu.scala 321:46] + dccm_ctl.io.dma_dccm_wdata_ecc_hi <= ecc.io.dma_dccm_wdata_ecc_hi @[el2_lsu.scala 322:46] + dccm_ctl.io.dma_dccm_wdata_ecc_lo <= ecc.io.dma_dccm_wdata_ecc_lo @[el2_lsu.scala 323:46] + dccm_ctl.io.scan_mode <= io.scan_mode @[el2_lsu.scala 327:46] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rdata @[el2_lsu.scala 329:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rtag @[el2_lsu.scala 329:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_ecc_error @[el2_lsu.scala 329:27] + io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid <= dccm_ctl.io.dma_dccm_ctl.dccm_dma_rvalid @[el2_lsu.scala 329:27] + dccm_ctl.io.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_dccm_ctl.dma_mem_wdata @[el2_lsu.scala 329:27] + dccm_ctl.io.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_dccm_ctl.dma_mem_addr @[el2_lsu.scala 329:27] + dccm_ctl.io.lsu_mem.dccm_rd_data_hi <= io.lsu_mem.dccm_rd_data_hi @[el2_lsu.scala 346:14] + dccm_ctl.io.lsu_mem.dccm_rd_data_lo <= io.lsu_mem.dccm_rd_data_lo @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_wr_data_hi <= dccm_ctl.io.lsu_mem.dccm_wr_data_hi @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_wr_data_lo <= dccm_ctl.io.lsu_mem.dccm_wr_data_lo @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_rd_addr_hi <= dccm_ctl.io.lsu_mem.dccm_rd_addr_hi @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_rd_addr_lo <= dccm_ctl.io.lsu_mem.dccm_rd_addr_lo @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_wr_addr_hi <= dccm_ctl.io.lsu_mem.dccm_wr_addr_hi @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_wr_addr_lo <= dccm_ctl.io.lsu_mem.dccm_wr_addr_lo @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_rden <= dccm_ctl.io.lsu_mem.dccm_rden @[el2_lsu.scala 346:14] + io.lsu_mem.dccm_wren <= dccm_ctl.io.lsu_mem.dccm_wren @[el2_lsu.scala 346:14] + dccm_ctl.io.lsu_pic.picm_rd_data <= io.lsu_pic.picm_rd_data @[el2_lsu.scala 347:14] + io.lsu_pic.picm_wr_data <= dccm_ctl.io.lsu_pic.picm_wr_data @[el2_lsu.scala 347:14] + io.lsu_pic.picm_wraddr <= dccm_ctl.io.lsu_pic.picm_wraddr @[el2_lsu.scala 347:14] + io.lsu_pic.picm_rdaddr <= dccm_ctl.io.lsu_pic.picm_rdaddr @[el2_lsu.scala 347:14] + io.lsu_pic.picm_mken <= dccm_ctl.io.lsu_pic.picm_mken @[el2_lsu.scala 347:14] + io.lsu_pic.picm_rden <= dccm_ctl.io.lsu_pic.picm_rden @[el2_lsu.scala 347:14] + io.lsu_pic.picm_wren <= dccm_ctl.io.lsu_pic.picm_wren @[el2_lsu.scala 347:14] + stbuf.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 358:49] + stbuf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 359:48] + stbuf.io.lsu_stbuf_c1_clk <= clkdomain.io.lsu_stbuf_c1_clk @[el2_lsu.scala 360:54] + stbuf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 361:54] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 362:48] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 363:48] + stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 363:48] + stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[el2_lsu.scala 364:48] + stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 365:49] + stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 366:49] + stbuf.io.store_data_hi_r <= dccm_ctl.io.store_data_hi_r @[el2_lsu.scala 367:62] + stbuf.io.store_data_lo_r <= dccm_ctl.io.store_data_lo_r @[el2_lsu.scala 368:62] + stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[el2_lsu.scala 369:49] + stbuf.io.store_datafn_lo_r <= dccm_ctl.io.store_datafn_lo_r @[el2_lsu.scala 370:56] + stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[el2_lsu.scala 371:52] + stbuf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 372:64] + stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 373:64] + stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 374:64] + stbuf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 375:64] + stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 376:64] + stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 377:64] + stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 378:49] + stbuf.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 379:56] + stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[el2_lsu.scala 380:54] + stbuf.io.scan_mode <= io.scan_mode @[el2_lsu.scala 381:49] + ecc.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 385:52] + ecc.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 386:52] + ecc.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 387:52] + ecc.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 387:52] + ecc.io.stbuf_data_any <= stbuf.io.stbuf_data_any @[el2_lsu.scala 388:54] + ecc.io.dec_tlu_core_ecc_disable <= io.dec_tlu_core_ecc_disable @[el2_lsu.scala 389:50] + ecc.io.lsu_dccm_rden_r <= dccm_ctl.io.lsu_dccm_rden_r @[el2_lsu.scala 390:56] + ecc.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[el2_lsu.scala 391:50] + ecc.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 392:58] + ecc.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 393:58] + ecc.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 394:58] + ecc.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 395:58] + ecc.io.dccm_rdata_hi_r <= dccm_ctl.io.dccm_rdata_hi_r @[el2_lsu.scala 396:54] + ecc.io.dccm_rdata_lo_r <= dccm_ctl.io.dccm_rdata_lo_r @[el2_lsu.scala 397:54] + ecc.io.dccm_rdata_hi_m <= dccm_ctl.io.dccm_rdata_hi_m @[el2_lsu.scala 398:54] + ecc.io.dccm_rdata_lo_m <= dccm_ctl.io.dccm_rdata_lo_m @[el2_lsu.scala 399:54] + ecc.io.dccm_data_ecc_hi_r <= dccm_ctl.io.dccm_data_ecc_hi_r @[el2_lsu.scala 400:50] + ecc.io.dccm_data_ecc_lo_r <= dccm_ctl.io.dccm_data_ecc_lo_r @[el2_lsu.scala 401:50] + ecc.io.dccm_data_ecc_hi_m <= dccm_ctl.io.dccm_data_ecc_hi_m @[el2_lsu.scala 402:50] + ecc.io.dccm_data_ecc_lo_m <= dccm_ctl.io.dccm_data_ecc_lo_m @[el2_lsu.scala 403:50] + ecc.io.ld_single_ecc_error_r <= dccm_ctl.io.ld_single_ecc_error_r @[el2_lsu.scala 404:50] + ecc.io.ld_single_ecc_error_r_ff <= dccm_ctl.io.ld_single_ecc_error_r_ff @[el2_lsu.scala 405:50] + ecc.io.lsu_dccm_rden_m <= dccm_ctl.io.lsu_dccm_rden_m @[el2_lsu.scala 406:50] + ecc.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 407:50] + ecc.io.dma_dccm_wen <= dma_dccm_wen @[el2_lsu.scala 408:50] + ecc.io.dma_dccm_wdata_lo <= dma_dccm_wdata_lo @[el2_lsu.scala 409:50] + ecc.io.dma_dccm_wdata_hi <= dma_dccm_wdata_hi @[el2_lsu.scala 410:50] + ecc.io.scan_mode <= io.scan_mode @[el2_lsu.scala 411:50] + trigger.io.trigger_pkt_any[0].tdata2 <= io.trigger_pkt_any[0].tdata2 @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].m <= io.trigger_pkt_any[0].m @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].execute <= io.trigger_pkt_any[0].execute @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].load <= io.trigger_pkt_any[0].load @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].store <= io.trigger_pkt_any[0].store @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].match_pkt <= io.trigger_pkt_any[0].match_pkt @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[0].select <= io.trigger_pkt_any[0].select @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].tdata2 <= io.trigger_pkt_any[1].tdata2 @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].m <= io.trigger_pkt_any[1].m @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].execute <= io.trigger_pkt_any[1].execute @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].load <= io.trigger_pkt_any[1].load @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].store <= io.trigger_pkt_any[1].store @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].match_pkt <= io.trigger_pkt_any[1].match_pkt @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[1].select <= io.trigger_pkt_any[1].select @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].tdata2 <= io.trigger_pkt_any[2].tdata2 @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].m <= io.trigger_pkt_any[2].m @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].execute <= io.trigger_pkt_any[2].execute @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].load <= io.trigger_pkt_any[2].load @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].store <= io.trigger_pkt_any[2].store @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].match_pkt <= io.trigger_pkt_any[2].match_pkt @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[2].select <= io.trigger_pkt_any[2].select @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].tdata2 <= io.trigger_pkt_any[3].tdata2 @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].m <= io.trigger_pkt_any[3].m @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].execute <= io.trigger_pkt_any[3].execute @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].load <= io.trigger_pkt_any[3].load @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].store <= io.trigger_pkt_any[3].store @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].match_pkt <= io.trigger_pkt_any[3].match_pkt @[el2_lsu.scala 415:50] + trigger.io.trigger_pkt_any[3].select <= io.trigger_pkt_any[3].select @[el2_lsu.scala 415:50] + trigger.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 416:50] + trigger.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 416:50] + trigger.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 417:50] + trigger.io.store_data_m <= lsu_lsc_ctl.io.store_data_m @[el2_lsu.scala 418:50] + io.lsu_trigger_match_m <= trigger.io.lsu_trigger_match_m @[el2_lsu.scala 420:50] + clkdomain.io.free_clk <= io.free_clk @[el2_lsu.scala 424:50] + clkdomain.io.clk_override <= io.clk_override @[el2_lsu.scala 425:50] + clkdomain.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[el2_lsu.scala 426:50] + clkdomain.io.dma_dccm_req <= io.lsu_dma.dma_lsc_ctl.dma_dccm_req @[el2_lsu.scala 427:50] + clkdomain.io.ldst_stbuf_reqvld_r <= stbuf.io.ldst_stbuf_reqvld_r @[el2_lsu.scala 428:50] + clkdomain.io.stbuf_reqvld_any <= stbuf.io.stbuf_reqvld_any @[el2_lsu.scala 429:50] + clkdomain.io.stbuf_reqvld_flushed_any <= stbuf.io.stbuf_reqvld_flushed_any @[el2_lsu.scala 430:50] + clkdomain.io.lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[el2_lsu.scala 431:50] + clkdomain.io.lsu_bus_buffer_pend_any <= bus_intf.io.lsu_bus_buffer_pend_any @[el2_lsu.scala 432:50] + clkdomain.io.lsu_bus_buffer_empty_any <= bus_intf.io.lsu_bus_buffer_empty_any @[el2_lsu.scala 433:50] + clkdomain.io.lsu_stbuf_empty_any <= stbuf.io.lsu_stbuf_empty_any @[el2_lsu.scala 434:50] + clkdomain.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu.scala 435:50] + clkdomain.io.lsu_p.bits.store_data_bypass_m <= io.lsu_p.bits.store_data_bypass_m @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.load_ldst_bypass_d <= io.lsu_p.bits.load_ldst_bypass_d @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.store_data_bypass_d <= io.lsu_p.bits.store_data_bypass_d @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.dma <= io.lsu_p.bits.dma @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.unsign <= io.lsu_p.bits.unsign @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.store <= io.lsu_p.bits.store @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.load <= io.lsu_p.bits.load @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.dword <= io.lsu_p.bits.dword @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.word <= io.lsu_p.bits.word @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.half <= io.lsu_p.bits.half @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.by <= io.lsu_p.bits.by @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.bits.fast_int <= io.lsu_p.bits.fast_int @[el2_lsu.scala 436:50] + clkdomain.io.lsu_p.valid <= io.lsu_p.valid @[el2_lsu.scala 436:50] + clkdomain.io.lsu_pkt_d.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_m @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load_ldst_bypass_d @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store_data_bypass_d @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dma @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_d.bits.unsign @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.store <= lsu_lsc_ctl.io.lsu_pkt_d.bits.store @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.load <= lsu_lsc_ctl.io.lsu_pkt_d.bits.load @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_d.bits.dword @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.word <= lsu_lsc_ctl.io.lsu_pkt_d.bits.word @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.half <= lsu_lsc_ctl.io.lsu_pkt_d.bits.half @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.by <= lsu_lsc_ctl.io.lsu_pkt_d.bits.by @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_d.bits.fast_int @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_d.valid <= lsu_lsc_ctl.io.lsu_pkt_d.valid @[el2_lsu.scala 437:50] + clkdomain.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 438:50] + clkdomain.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 439:50] + clkdomain.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 439:50] + clkdomain.io.scan_mode <= io.scan_mode @[el2_lsu.scala 440:50] + bus_intf.io.scan_mode <= io.scan_mode @[el2_lsu.scala 444:49] + io.lsu_dec.tlu_busbuff.lsu_pmu_store_external_m <= bus_intf.io.tlu_busbuff.lsu_pmu_store_external_m @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_load_external_m <= bus_intf.io.tlu_busbuff.lsu_pmu_load_external_m @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_addr_any @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_store_any @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_load_any @[el2_lsu.scala 445:26] + bus_intf.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[el2_lsu.scala 445:26] + bus_intf.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable @[el2_lsu.scala 445:26] + bus_intf.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_busy @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_error @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_misaligned @[el2_lsu.scala 445:26] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_trxn @[el2_lsu.scala 445:26] + bus_intf.io.lsu_c1_m_clk <= clkdomain.io.lsu_c1_m_clk @[el2_lsu.scala 456:49] + bus_intf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[el2_lsu.scala 457:49] + bus_intf.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[el2_lsu.scala 458:49] + bus_intf.io.lsu_bus_ibuf_c1_clk <= clkdomain.io.lsu_bus_ibuf_c1_clk @[el2_lsu.scala 459:49] + bus_intf.io.lsu_bus_obuf_c1_clk <= clkdomain.io.lsu_bus_obuf_c1_clk @[el2_lsu.scala 460:49] + bus_intf.io.lsu_bus_buf_c1_clk <= clkdomain.io.lsu_bus_buf_c1_clk @[el2_lsu.scala 461:49] + bus_intf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[el2_lsu.scala 462:49] + bus_intf.io.free_clk <= io.free_clk @[el2_lsu.scala 463:49] + bus_intf.io.lsu_busm_clk <= clkdomain.io.lsu_busm_clk @[el2_lsu.scala 464:49] + bus_intf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[el2_lsu.scala 465:49] + bus_intf.io.lsu_busreq_m <= lsu_busreq_m @[el2_lsu.scala 466:49] + bus_intf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[el2_lsu.scala 467:49] + bus_intf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[el2_lsu.scala 468:49] + bus_intf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[el2_lsu.scala 469:49] + bus_intf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[el2_lsu.scala 470:49] + bus_intf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[el2_lsu.scala 471:49] + bus_intf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[el2_lsu.scala 472:49] + bus_intf.io.store_data_r <= dccm_ctl.io.store_data_r @[el2_lsu.scala 473:49] + bus_intf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[el2_lsu.scala 474:49] + bus_intf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[el2_lsu.scala 475:49] + bus_intf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[el2_lsu.scala 475:49] + bus_intf.io.dec_tlu_force_halt <= io.dec_tlu_force_halt @[el2_lsu.scala 476:49] + bus_intf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[el2_lsu.scala 477:49] + bus_intf.io.is_sideeffects_m <= lsu_lsc_ctl.io.is_sideeffects_m @[el2_lsu.scala 478:49] + bus_intf.io.flush_m_up <= io.dec_tlu_flush_lower_r @[el2_lsu.scala 479:49] + bus_intf.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[el2_lsu.scala 480:49] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_tag @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_error @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_valid @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_r @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_tag_m @[el2_lsu.scala 486:27] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_valid_m @[el2_lsu.scala 486:27] + bus_intf.io.axi.r.bits.last <= io.axi.r.bits.last @[el2_lsu.scala 499:49] + bus_intf.io.axi.r.bits.resp <= io.axi.r.bits.resp @[el2_lsu.scala 499:49] + bus_intf.io.axi.r.bits.data <= io.axi.r.bits.data @[el2_lsu.scala 499:49] + bus_intf.io.axi.r.bits.id <= io.axi.r.bits.id @[el2_lsu.scala 499:49] + bus_intf.io.axi.r.valid <= io.axi.r.valid @[el2_lsu.scala 499:49] + io.axi.r.ready <= bus_intf.io.axi.r.ready @[el2_lsu.scala 499:49] + io.axi.ar.bits.qos <= bus_intf.io.axi.ar.bits.qos @[el2_lsu.scala 499:49] + io.axi.ar.bits.prot <= bus_intf.io.axi.ar.bits.prot @[el2_lsu.scala 499:49] + io.axi.ar.bits.cache <= bus_intf.io.axi.ar.bits.cache @[el2_lsu.scala 499:49] + io.axi.ar.bits.lock <= bus_intf.io.axi.ar.bits.lock @[el2_lsu.scala 499:49] + io.axi.ar.bits.burst <= bus_intf.io.axi.ar.bits.burst @[el2_lsu.scala 499:49] + io.axi.ar.bits.size <= bus_intf.io.axi.ar.bits.size @[el2_lsu.scala 499:49] + io.axi.ar.bits.len <= bus_intf.io.axi.ar.bits.len @[el2_lsu.scala 499:49] + io.axi.ar.bits.region <= bus_intf.io.axi.ar.bits.region @[el2_lsu.scala 499:49] + io.axi.ar.bits.addr <= bus_intf.io.axi.ar.bits.addr @[el2_lsu.scala 499:49] + io.axi.ar.bits.id <= bus_intf.io.axi.ar.bits.id @[el2_lsu.scala 499:49] + io.axi.ar.valid <= bus_intf.io.axi.ar.valid @[el2_lsu.scala 499:49] + bus_intf.io.axi.ar.ready <= io.axi.ar.ready @[el2_lsu.scala 499:49] + bus_intf.io.axi.b.bits.id <= io.axi.b.bits.id @[el2_lsu.scala 499:49] + bus_intf.io.axi.b.bits.resp <= io.axi.b.bits.resp @[el2_lsu.scala 499:49] + bus_intf.io.axi.b.valid <= io.axi.b.valid @[el2_lsu.scala 499:49] + io.axi.b.ready <= bus_intf.io.axi.b.ready @[el2_lsu.scala 499:49] + io.axi.w.bits.last <= bus_intf.io.axi.w.bits.last @[el2_lsu.scala 499:49] + io.axi.w.bits.strb <= bus_intf.io.axi.w.bits.strb @[el2_lsu.scala 499:49] + io.axi.w.bits.data <= bus_intf.io.axi.w.bits.data @[el2_lsu.scala 499:49] + io.axi.w.valid <= bus_intf.io.axi.w.valid @[el2_lsu.scala 499:49] + bus_intf.io.axi.w.ready <= io.axi.w.ready @[el2_lsu.scala 499:49] + io.axi.aw.bits.qos <= bus_intf.io.axi.aw.bits.qos @[el2_lsu.scala 499:49] + io.axi.aw.bits.prot <= bus_intf.io.axi.aw.bits.prot @[el2_lsu.scala 499:49] + io.axi.aw.bits.cache <= bus_intf.io.axi.aw.bits.cache @[el2_lsu.scala 499:49] + io.axi.aw.bits.lock <= bus_intf.io.axi.aw.bits.lock @[el2_lsu.scala 499:49] + io.axi.aw.bits.burst <= bus_intf.io.axi.aw.bits.burst @[el2_lsu.scala 499:49] + io.axi.aw.bits.size <= bus_intf.io.axi.aw.bits.size @[el2_lsu.scala 499:49] + io.axi.aw.bits.len <= bus_intf.io.axi.aw.bits.len @[el2_lsu.scala 499:49] + io.axi.aw.bits.region <= bus_intf.io.axi.aw.bits.region @[el2_lsu.scala 499:49] + io.axi.aw.bits.addr <= bus_intf.io.axi.aw.bits.addr @[el2_lsu.scala 499:49] + io.axi.aw.bits.id <= bus_intf.io.axi.aw.bits.id @[el2_lsu.scala 499:49] + io.axi.aw.valid <= bus_intf.io.axi.aw.valid @[el2_lsu.scala 499:49] + bus_intf.io.axi.aw.ready <= io.axi.aw.ready @[el2_lsu.scala 499:49] + bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[el2_lsu.scala 539:49] + reg _T_52 : UInt, clkdomain.io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 541:67] + _T_52 <= io.lsu_dma.dma_mem_tag @[el2_lsu.scala 541:67] + dma_mem_tag_m <= _T_52 @[el2_lsu.scala 541:57] + reg _T_53 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 542:67] + _T_53 <= lsu_raw_fwd_hi_m @[el2_lsu.scala 542:67] + lsu_raw_fwd_hi_r <= _T_53 @[el2_lsu.scala 542:57] + reg _T_54 : UInt<1>, clkdomain.io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu.scala 543:67] + _T_54 <= lsu_raw_fwd_lo_m @[el2_lsu.scala 543:67] + lsu_raw_fwd_lo_r <= _T_54 @[el2_lsu.scala 543:57] diff --git a/el2_lsu.v b/el2_lsu.v index 95d03cac..2e62be26 100644 --- a/el2_lsu.v +++ b/el2_lsu.v @@ -198,8 +198,8 @@ module el2_lsu_lsc_ctl( input io_lsu_double_ecc_error_m, input io_flush_m_up, input io_flush_r, - input [31:0] io_exu_lsu_rs1_d, - input [31:0] io_exu_lsu_rs2_d, + input [31:0] io_lsu_exu_exu_lsu_rs1_d, + input [31:0] io_lsu_exu_exu_lsu_rs2_d, input io_lsu_p_valid, input io_lsu_p_bits_fast_int, input io_lsu_p_bits_by, @@ -246,11 +246,11 @@ module el2_lsu_lsc_ctl( output io_addr_in_pic_m, output io_addr_in_pic_r, output io_addr_external_m, - input io_dma_dccm_req, - input [31:0] io_dma_mem_addr, - input [2:0] io_dma_mem_sz, - input io_dma_mem_write, - input [63:0] io_dma_mem_wdata, + input io_dma_lsc_ctl_dma_dccm_req, + input [31:0] io_dma_lsc_ctl_dma_mem_addr, + input [2:0] io_dma_lsc_ctl_dma_mem_sz, + input io_dma_lsc_ctl_dma_mem_write, + input [63:0] io_dma_lsc_ctl_dma_mem_wdata, output io_lsu_pkt_d_valid, output io_lsu_pkt_d_bits_fast_int, output io_lsu_pkt_d_bits_by, @@ -331,33 +331,33 @@ module el2_lsu_lsc_ctl( reg [31:0] _RAND_42; reg [31:0] _RAND_43; `endif // RANDOMIZE_REG_INIT - wire addrcheck_reset; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_c2_m_clk; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [31:0] addrcheck_io_start_addr_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [31:0] addrcheck_io_end_addr_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_valid; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_store; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [31:0] addrcheck_io_dec_tlu_mrac_ff; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [3:0] addrcheck_io_rs1_region_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_is_sideeffects_m; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_addr_in_dccm_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_addr_in_pic_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_addr_external_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_access_fault_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_misaligned_fault_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [3:0] addrcheck_io_exc_mscause_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_fir_dccm_access_error_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire addrcheck_io_fir_nondccm_access_error_d; // @[el2_lsu_lsc_ctl.scala 119:25] - wire [31:0] lsu_rs1_d = io_dec_lsu_valid_raw_d ? io_exu_lsu_rs1_d : io_dma_mem_addr; // @[el2_lsu_lsc_ctl.scala 101:28] + wire addrcheck_reset; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_c2_m_clk; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [31:0] addrcheck_io_start_addr_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [31:0] addrcheck_io_end_addr_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_valid; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_store; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [31:0] addrcheck_io_dec_tlu_mrac_ff; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [3:0] addrcheck_io_rs1_region_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_is_sideeffects_m; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_addr_in_dccm_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_addr_in_pic_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_addr_external_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_access_fault_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_misaligned_fault_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [3:0] addrcheck_io_exc_mscause_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_fir_dccm_access_error_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire addrcheck_io_fir_nondccm_access_error_d; // @[el2_lsu_lsc_ctl.scala 122:25] + wire [31:0] lsu_rs1_d = io_dec_lsu_valid_raw_d ? io_lsu_exu_exu_lsu_rs1_d : io_dma_lsc_ctl_dma_mem_addr; // @[el2_lsu_lsc_ctl.scala 104:28] wire [11:0] _T_3 = io_dec_lsu_valid_raw_d ? 12'hfff : 12'h0; // @[Bitwise.scala 72:12] - wire [11:0] lsu_offset_d = io_dec_lsu_offset_d & _T_3; // @[el2_lsu_lsc_ctl.scala 102:51] - wire [31:0] rs1_d = io_lsu_pkt_d_bits_load_ldst_bypass_d ? io_lsu_result_m : lsu_rs1_d; // @[el2_lsu_lsc_ctl.scala 105:28] + wire [11:0] lsu_offset_d = io_dec_lsu_offset_d & _T_3; // @[el2_lsu_lsc_ctl.scala 105:51] + wire [31:0] rs1_d = io_lsu_pkt_d_bits_load_ldst_bypass_d ? io_lsu_result_m : lsu_rs1_d; // @[el2_lsu_lsc_ctl.scala 108:28] wire [12:0] _T_6 = {1'h0,rs1_d[11:0]}; // @[Cat.scala 29:58] wire [12:0] _T_8 = {1'h0,lsu_offset_d}; // @[Cat.scala 29:58] wire [12:0] _T_10 = _T_6 + _T_8; // @[el2_lib.scala 232:39] @@ -378,158 +378,158 @@ module el2_lsu_lsc_ctl( wire [19:0] _T_39 = _T_35 & _T_38; // @[el2_lib.scala 235:41] wire [19:0] _T_40 = _T_29 | _T_39; // @[el2_lib.scala 234:61] wire [2:0] _T_43 = io_lsu_pkt_d_bits_half ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_44 = _T_43 & 3'h1; // @[el2_lsu_lsc_ctl.scala 110:58] + wire [2:0] _T_44 = _T_43 & 3'h1; // @[el2_lsu_lsc_ctl.scala 113:58] wire [2:0] _T_46 = io_lsu_pkt_d_bits_word ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_47 = _T_46 & 3'h3; // @[el2_lsu_lsc_ctl.scala 111:40] - wire [2:0] _T_48 = _T_44 | _T_47; // @[el2_lsu_lsc_ctl.scala 110:70] + wire [2:0] _T_47 = _T_46 & 3'h3; // @[el2_lsu_lsc_ctl.scala 114:40] + wire [2:0] _T_48 = _T_44 | _T_47; // @[el2_lsu_lsc_ctl.scala 113:70] wire [2:0] _T_50 = io_lsu_pkt_d_bits_dword ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] addr_offset_d = _T_48 | _T_50; // @[el2_lsu_lsc_ctl.scala 111:52] + wire [2:0] addr_offset_d = _T_48 | _T_50; // @[el2_lsu_lsc_ctl.scala 114:52] wire [12:0] _T_54 = {lsu_offset_d[11],lsu_offset_d}; // @[Cat.scala 29:58] wire [11:0] _T_57 = {9'h0,addr_offset_d}; // @[Cat.scala 29:58] - wire [12:0] _GEN_0 = {{1'd0}, _T_57}; // @[el2_lsu_lsc_ctl.scala 114:60] - wire [12:0] end_addr_offset_d = _T_54 + _GEN_0; // @[el2_lsu_lsc_ctl.scala 114:60] + wire [12:0] _GEN_0 = {{1'd0}, _T_57}; // @[el2_lsu_lsc_ctl.scala 117:60] + wire [12:0] end_addr_offset_d = _T_54 + _GEN_0; // @[el2_lsu_lsc_ctl.scala 117:60] wire [18:0] _T_62 = end_addr_offset_d[12] ? 19'h7ffff : 19'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_64 = {_T_62,end_addr_offset_d}; // @[Cat.scala 29:58] - reg access_fault_m; // @[el2_lsu_lsc_ctl.scala 150:75] - reg misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 151:75] - reg [3:0] exc_mscause_m; // @[el2_lsu_lsc_ctl.scala 152:75] - reg fir_dccm_access_error_m; // @[el2_lsu_lsc_ctl.scala 153:75] - reg fir_nondccm_access_error_m; // @[el2_lsu_lsc_ctl.scala 154:75] - wire _T_69 = access_fault_m | misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 156:34] - wire _T_70 = ~io_lsu_double_ecc_error_r; // @[el2_lsu_lsc_ctl.scala 157:64] - wire _T_71 = io_lsu_single_ecc_error_r & _T_70; // @[el2_lsu_lsc_ctl.scala 157:62] - wire _T_72 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[el2_lsu_lsc_ctl.scala 157:111] - wire _T_73 = _T_71 & _T_72; // @[el2_lsu_lsc_ctl.scala 157:92] - wire _T_76 = _T_69 | io_lsu_double_ecc_error_m; // @[el2_lsu_lsc_ctl.scala 179:67] - wire _T_77 = _T_76 & io_lsu_pkt_m_valid; // @[el2_lsu_lsc_ctl.scala 179:96] - wire _T_78 = ~io_lsu_pkt_m_bits_dma; // @[el2_lsu_lsc_ctl.scala 179:119] - wire _T_79 = _T_77 & _T_78; // @[el2_lsu_lsc_ctl.scala 179:117] - wire _T_80 = ~io_lsu_pkt_m_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 179:144] - wire _T_81 = _T_79 & _T_80; // @[el2_lsu_lsc_ctl.scala 179:142] - wire _T_82 = ~io_flush_m_up; // @[el2_lsu_lsc_ctl.scala 179:174] - wire lsu_error_pkt_m_valid = _T_81 & _T_82; // @[el2_lsu_lsc_ctl.scala 179:172] - wire _T_84 = ~lsu_error_pkt_m_valid; // @[el2_lsu_lsc_ctl.scala 180:75] - wire _T_85 = io_lsu_single_ecc_error_m & _T_84; // @[el2_lsu_lsc_ctl.scala 180:73] - wire lsu_error_pkt_m_bits_exc_type = ~misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 182:46] - wire _T_90 = io_lsu_double_ecc_error_m & lsu_error_pkt_m_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 183:78] - wire _T_91 = ~access_fault_m; // @[el2_lsu_lsc_ctl.scala 183:102] - wire _T_92 = _T_90 & _T_91; // @[el2_lsu_lsc_ctl.scala 183:100] - wire _T_99 = io_lsu_pkt_m_bits_fast_int & io_lsu_double_ecc_error_m; // @[el2_lsu_lsc_ctl.scala 185:166] - reg _T_105_valid; // @[el2_lsu_lsc_ctl.scala 186:75] - reg _T_105_bits_single_ecc_error; // @[el2_lsu_lsc_ctl.scala 186:75] - reg _T_105_bits_inst_type; // @[el2_lsu_lsc_ctl.scala 186:75] - reg _T_105_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 186:75] - reg [3:0] _T_105_bits_mscause; // @[el2_lsu_lsc_ctl.scala 186:75] - reg [31:0] _T_105_bits_addr; // @[el2_lsu_lsc_ctl.scala 186:75] - reg [1:0] _T_106; // @[el2_lsu_lsc_ctl.scala 187:75] - wire dma_pkt_d_bits_load = ~io_dma_mem_write; // @[el2_lsu_lsc_ctl.scala 194:30] - wire dma_pkt_d_bits_by = io_dma_mem_sz == 3'h0; // @[el2_lsu_lsc_ctl.scala 195:50] - wire dma_pkt_d_bits_half = io_dma_mem_sz == 3'h1; // @[el2_lsu_lsc_ctl.scala 196:50] - wire dma_pkt_d_bits_word = io_dma_mem_sz == 3'h2; // @[el2_lsu_lsc_ctl.scala 197:50] - wire dma_pkt_d_bits_dword = io_dma_mem_sz == 3'h3; // @[el2_lsu_lsc_ctl.scala 198:50] - wire _T_118 = ~io_lsu_p_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 211:64] - wire _T_119 = io_flush_m_up & _T_118; // @[el2_lsu_lsc_ctl.scala 211:61] - wire _T_120 = ~_T_119; // @[el2_lsu_lsc_ctl.scala 211:45] - wire _T_121 = io_lsu_p_valid & _T_120; // @[el2_lsu_lsc_ctl.scala 211:43] - wire _T_123 = ~io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 212:68] - wire _T_124 = io_flush_m_up & _T_123; // @[el2_lsu_lsc_ctl.scala 212:65] - wire _T_125 = ~_T_124; // @[el2_lsu_lsc_ctl.scala 212:49] - wire _T_128 = io_flush_m_up & _T_78; // @[el2_lsu_lsc_ctl.scala 213:65] - wire _T_129 = ~_T_128; // @[el2_lsu_lsc_ctl.scala 213:49] - reg _T_132_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_by; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_half; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_word; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_dword; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_load; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_store; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_unsign; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_dma; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_132_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 215:65] - reg _T_134_bits_by; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_half; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_word; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_dword; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_load; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_store; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_unsign; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_134_bits_dma; // @[el2_lsu_lsc_ctl.scala 216:65] - reg _T_135; // @[el2_lsu_lsc_ctl.scala 217:65] - reg _T_136; // @[el2_lsu_lsc_ctl.scala 218:65] - wire [5:0] _T_139 = {io_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] - wire [63:0] dma_mem_wdata_shifted = io_dma_mem_wdata >> _T_139; // @[el2_lsu_lsc_ctl.scala 220:54] - reg [31:0] store_data_pre_m; // @[el2_lsu_lsc_ctl.scala 224:72] - reg [31:0] _T_146; // @[el2_lsu_lsc_ctl.scala 225:62] - reg [31:0] _T_147; // @[el2_lsu_lsc_ctl.scala 226:62] - reg [31:0] _T_148; // @[el2_lsu_lsc_ctl.scala 227:62] - reg [31:0] _T_149; // @[el2_lsu_lsc_ctl.scala 228:62] - reg _T_150; // @[el2_lsu_lsc_ctl.scala 229:62] - reg _T_151; // @[el2_lsu_lsc_ctl.scala 230:62] - reg _T_152; // @[el2_lsu_lsc_ctl.scala 231:62] - reg _T_153; // @[el2_lsu_lsc_ctl.scala 232:62] - reg _T_154; // @[el2_lsu_lsc_ctl.scala 233:62] - reg addr_external_r; // @[el2_lsu_lsc_ctl.scala 234:66] - reg [31:0] bus_read_data_r; // @[el2_lsu_lsc_ctl.scala 235:66] - wire _T_156 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[el2_lsu_lsc_ctl.scala 241:68] - wire _T_157 = io_lsu_pkt_r_valid & _T_156; // @[el2_lsu_lsc_ctl.scala 241:41] - wire _T_158 = ~io_flush_r; // @[el2_lsu_lsc_ctl.scala 241:96] - wire _T_159 = _T_157 & _T_158; // @[el2_lsu_lsc_ctl.scala 241:94] - wire _T_160 = ~io_lsu_pkt_r_bits_dma; // @[el2_lsu_lsc_ctl.scala 241:110] - wire _T_163 = ~io_addr_in_pic_m; // @[el2_lsu_lsc_ctl.scala 242:69] + reg access_fault_m; // @[el2_lsu_lsc_ctl.scala 153:75] + reg misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 154:75] + reg [3:0] exc_mscause_m; // @[el2_lsu_lsc_ctl.scala 155:75] + reg fir_dccm_access_error_m; // @[el2_lsu_lsc_ctl.scala 156:75] + reg fir_nondccm_access_error_m; // @[el2_lsu_lsc_ctl.scala 157:75] + wire _T_69 = access_fault_m | misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 159:34] + wire _T_70 = ~io_lsu_double_ecc_error_r; // @[el2_lsu_lsc_ctl.scala 160:64] + wire _T_71 = io_lsu_single_ecc_error_r & _T_70; // @[el2_lsu_lsc_ctl.scala 160:62] + wire _T_72 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[el2_lsu_lsc_ctl.scala 160:111] + wire _T_73 = _T_71 & _T_72; // @[el2_lsu_lsc_ctl.scala 160:92] + wire _T_76 = _T_69 | io_lsu_double_ecc_error_m; // @[el2_lsu_lsc_ctl.scala 182:67] + wire _T_77 = _T_76 & io_lsu_pkt_m_valid; // @[el2_lsu_lsc_ctl.scala 182:96] + wire _T_78 = ~io_lsu_pkt_m_bits_dma; // @[el2_lsu_lsc_ctl.scala 182:119] + wire _T_79 = _T_77 & _T_78; // @[el2_lsu_lsc_ctl.scala 182:117] + wire _T_80 = ~io_lsu_pkt_m_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 182:144] + wire _T_81 = _T_79 & _T_80; // @[el2_lsu_lsc_ctl.scala 182:142] + wire _T_82 = ~io_flush_m_up; // @[el2_lsu_lsc_ctl.scala 182:174] + wire lsu_error_pkt_m_valid = _T_81 & _T_82; // @[el2_lsu_lsc_ctl.scala 182:172] + wire _T_84 = ~lsu_error_pkt_m_valid; // @[el2_lsu_lsc_ctl.scala 183:75] + wire _T_85 = io_lsu_single_ecc_error_m & _T_84; // @[el2_lsu_lsc_ctl.scala 183:73] + wire lsu_error_pkt_m_bits_exc_type = ~misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 185:46] + wire _T_90 = io_lsu_double_ecc_error_m & lsu_error_pkt_m_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 186:78] + wire _T_91 = ~access_fault_m; // @[el2_lsu_lsc_ctl.scala 186:102] + wire _T_92 = _T_90 & _T_91; // @[el2_lsu_lsc_ctl.scala 186:100] + wire _T_99 = io_lsu_pkt_m_bits_fast_int & io_lsu_double_ecc_error_m; // @[el2_lsu_lsc_ctl.scala 188:166] + reg _T_105_valid; // @[el2_lsu_lsc_ctl.scala 189:75] + reg _T_105_bits_single_ecc_error; // @[el2_lsu_lsc_ctl.scala 189:75] + reg _T_105_bits_inst_type; // @[el2_lsu_lsc_ctl.scala 189:75] + reg _T_105_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 189:75] + reg [3:0] _T_105_bits_mscause; // @[el2_lsu_lsc_ctl.scala 189:75] + reg [31:0] _T_105_bits_addr; // @[el2_lsu_lsc_ctl.scala 189:75] + reg [1:0] _T_106; // @[el2_lsu_lsc_ctl.scala 190:75] + wire dma_pkt_d_bits_load = ~io_dma_lsc_ctl_dma_mem_write; // @[el2_lsu_lsc_ctl.scala 197:30] + wire dma_pkt_d_bits_by = io_dma_lsc_ctl_dma_mem_sz == 3'h0; // @[el2_lsu_lsc_ctl.scala 198:62] + wire dma_pkt_d_bits_half = io_dma_lsc_ctl_dma_mem_sz == 3'h1; // @[el2_lsu_lsc_ctl.scala 199:62] + wire dma_pkt_d_bits_word = io_dma_lsc_ctl_dma_mem_sz == 3'h2; // @[el2_lsu_lsc_ctl.scala 200:62] + wire dma_pkt_d_bits_dword = io_dma_lsc_ctl_dma_mem_sz == 3'h3; // @[el2_lsu_lsc_ctl.scala 201:62] + wire _T_118 = ~io_lsu_p_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 214:64] + wire _T_119 = io_flush_m_up & _T_118; // @[el2_lsu_lsc_ctl.scala 214:61] + wire _T_120 = ~_T_119; // @[el2_lsu_lsc_ctl.scala 214:45] + wire _T_121 = io_lsu_p_valid & _T_120; // @[el2_lsu_lsc_ctl.scala 214:43] + wire _T_123 = ~io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 215:68] + wire _T_124 = io_flush_m_up & _T_123; // @[el2_lsu_lsc_ctl.scala 215:65] + wire _T_125 = ~_T_124; // @[el2_lsu_lsc_ctl.scala 215:49] + wire _T_128 = io_flush_m_up & _T_78; // @[el2_lsu_lsc_ctl.scala 216:65] + wire _T_129 = ~_T_128; // @[el2_lsu_lsc_ctl.scala 216:49] + reg _T_132_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_by; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_half; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_word; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_dword; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_load; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_store; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_unsign; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_dma; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_132_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 218:65] + reg _T_134_bits_by; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_half; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_word; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_dword; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_load; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_store; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_unsign; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_134_bits_dma; // @[el2_lsu_lsc_ctl.scala 219:65] + reg _T_135; // @[el2_lsu_lsc_ctl.scala 220:65] + reg _T_136; // @[el2_lsu_lsc_ctl.scala 221:65] + wire [5:0] _T_139 = {io_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] + wire [63:0] dma_mem_wdata_shifted = io_dma_lsc_ctl_dma_mem_wdata >> _T_139; // @[el2_lsu_lsc_ctl.scala 223:66] + reg [31:0] store_data_pre_m; // @[el2_lsu_lsc_ctl.scala 227:72] + reg [31:0] _T_146; // @[el2_lsu_lsc_ctl.scala 228:62] + reg [31:0] _T_147; // @[el2_lsu_lsc_ctl.scala 229:62] + reg [31:0] _T_148; // @[el2_lsu_lsc_ctl.scala 230:62] + reg [31:0] _T_149; // @[el2_lsu_lsc_ctl.scala 231:62] + reg _T_150; // @[el2_lsu_lsc_ctl.scala 232:62] + reg _T_151; // @[el2_lsu_lsc_ctl.scala 233:62] + reg _T_152; // @[el2_lsu_lsc_ctl.scala 234:62] + reg _T_153; // @[el2_lsu_lsc_ctl.scala 235:62] + reg _T_154; // @[el2_lsu_lsc_ctl.scala 236:62] + reg addr_external_r; // @[el2_lsu_lsc_ctl.scala 237:66] + reg [31:0] bus_read_data_r; // @[el2_lsu_lsc_ctl.scala 238:66] + wire _T_156 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[el2_lsu_lsc_ctl.scala 244:68] + wire _T_157 = io_lsu_pkt_r_valid & _T_156; // @[el2_lsu_lsc_ctl.scala 244:41] + wire _T_158 = ~io_flush_r; // @[el2_lsu_lsc_ctl.scala 244:96] + wire _T_159 = _T_157 & _T_158; // @[el2_lsu_lsc_ctl.scala 244:94] + wire _T_160 = ~io_lsu_pkt_r_bits_dma; // @[el2_lsu_lsc_ctl.scala 244:110] + wire _T_163 = ~io_addr_in_pic_m; // @[el2_lsu_lsc_ctl.scala 245:69] wire [31:0] _T_165 = _T_163 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_166 = io_picm_mask_data_m | _T_165; // @[el2_lsu_lsc_ctl.scala 242:59] - wire [31:0] _T_168 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_result_m : store_data_pre_m; // @[el2_lsu_lsc_ctl.scala 242:94] - wire [31:0] lsu_ld_datafn_m = io_addr_external_m ? io_bus_read_data_m : io_lsu_ld_data_m; // @[el2_lsu_lsc_ctl.scala 263:33] - wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[el2_lsu_lsc_ctl.scala 264:33] - wire _T_174 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_by; // @[el2_lsu_lsc_ctl.scala 265:66] + wire [31:0] _T_166 = io_picm_mask_data_m | _T_165; // @[el2_lsu_lsc_ctl.scala 245:59] + wire [31:0] _T_168 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_result_m : store_data_pre_m; // @[el2_lsu_lsc_ctl.scala 245:94] + wire [31:0] lsu_ld_datafn_m = io_addr_external_m ? io_bus_read_data_m : io_lsu_ld_data_m; // @[el2_lsu_lsc_ctl.scala 266:33] + wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[el2_lsu_lsc_ctl.scala 267:33] + wire _T_174 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_by; // @[el2_lsu_lsc_ctl.scala 268:66] wire [31:0] _T_176 = _T_174 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_178 = {24'h0,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_179 = _T_176 & _T_178; // @[el2_lsu_lsc_ctl.scala 265:94] - wire _T_180 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_half; // @[el2_lsu_lsc_ctl.scala 266:43] + wire [31:0] _T_179 = _T_176 & _T_178; // @[el2_lsu_lsc_ctl.scala 268:94] + wire _T_180 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_half; // @[el2_lsu_lsc_ctl.scala 269:43] wire [31:0] _T_182 = _T_180 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_184 = {16'h0,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_185 = _T_182 & _T_184; // @[el2_lsu_lsc_ctl.scala 266:71] - wire [31:0] _T_186 = _T_179 | _T_185; // @[el2_lsu_lsc_ctl.scala 265:133] - wire _T_187 = ~io_lsu_pkt_m_bits_unsign; // @[el2_lsu_lsc_ctl.scala 267:17] - wire _T_188 = _T_187 & io_lsu_pkt_m_bits_by; // @[el2_lsu_lsc_ctl.scala 267:43] + wire [31:0] _T_185 = _T_182 & _T_184; // @[el2_lsu_lsc_ctl.scala 269:71] + wire [31:0] _T_186 = _T_179 | _T_185; // @[el2_lsu_lsc_ctl.scala 268:133] + wire _T_187 = ~io_lsu_pkt_m_bits_unsign; // @[el2_lsu_lsc_ctl.scala 270:17] + wire _T_188 = _T_187 & io_lsu_pkt_m_bits_by; // @[el2_lsu_lsc_ctl.scala 270:43] wire [31:0] _T_190 = _T_188 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [23:0] _T_193 = lsu_ld_datafn_m[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_195 = {_T_193,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_196 = _T_190 & _T_195; // @[el2_lsu_lsc_ctl.scala 267:71] - wire [31:0] _T_197 = _T_186 | _T_196; // @[el2_lsu_lsc_ctl.scala 266:114] - wire _T_199 = _T_187 & io_lsu_pkt_m_bits_half; // @[el2_lsu_lsc_ctl.scala 268:43] + wire [31:0] _T_196 = _T_190 & _T_195; // @[el2_lsu_lsc_ctl.scala 270:71] + wire [31:0] _T_197 = _T_186 | _T_196; // @[el2_lsu_lsc_ctl.scala 269:114] + wire _T_199 = _T_187 & io_lsu_pkt_m_bits_half; // @[el2_lsu_lsc_ctl.scala 271:43] wire [31:0] _T_201 = _T_199 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [15:0] _T_204 = lsu_ld_datafn_m[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_206 = {_T_204,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_207 = _T_201 & _T_206; // @[el2_lsu_lsc_ctl.scala 268:71] - wire [31:0] _T_208 = _T_197 | _T_207; // @[el2_lsu_lsc_ctl.scala 267:134] + wire [31:0] _T_207 = _T_201 & _T_206; // @[el2_lsu_lsc_ctl.scala 271:71] + wire [31:0] _T_208 = _T_197 | _T_207; // @[el2_lsu_lsc_ctl.scala 270:134] wire [31:0] _T_210 = io_lsu_pkt_m_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_212 = _T_210 & lsu_ld_datafn_m; // @[el2_lsu_lsc_ctl.scala 269:43] - wire _T_214 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[el2_lsu_lsc_ctl.scala 270:66] + wire [31:0] _T_212 = _T_210 & lsu_ld_datafn_m; // @[el2_lsu_lsc_ctl.scala 272:43] + wire _T_214 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[el2_lsu_lsc_ctl.scala 273:66] wire [31:0] _T_216 = _T_214 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_218 = {24'h0,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_219 = _T_216 & _T_218; // @[el2_lsu_lsc_ctl.scala 270:94] - wire _T_220 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[el2_lsu_lsc_ctl.scala 271:43] + wire [31:0] _T_219 = _T_216 & _T_218; // @[el2_lsu_lsc_ctl.scala 273:94] + wire _T_220 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[el2_lsu_lsc_ctl.scala 274:43] wire [31:0] _T_222 = _T_220 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_224 = {16'h0,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_225 = _T_222 & _T_224; // @[el2_lsu_lsc_ctl.scala 271:71] - wire [31:0] _T_226 = _T_219 | _T_225; // @[el2_lsu_lsc_ctl.scala 270:138] - wire _T_227 = ~io_lsu_pkt_r_bits_unsign; // @[el2_lsu_lsc_ctl.scala 272:17] - wire _T_228 = _T_227 & io_lsu_pkt_r_bits_by; // @[el2_lsu_lsc_ctl.scala 272:43] + wire [31:0] _T_225 = _T_222 & _T_224; // @[el2_lsu_lsc_ctl.scala 274:71] + wire [31:0] _T_226 = _T_219 | _T_225; // @[el2_lsu_lsc_ctl.scala 273:138] + wire _T_227 = ~io_lsu_pkt_r_bits_unsign; // @[el2_lsu_lsc_ctl.scala 275:17] + wire _T_228 = _T_227 & io_lsu_pkt_r_bits_by; // @[el2_lsu_lsc_ctl.scala 275:43] wire [31:0] _T_230 = _T_228 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [23:0] _T_233 = lsu_ld_datafn_corr_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_235 = {_T_233,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_236 = _T_230 & _T_235; // @[el2_lsu_lsc_ctl.scala 272:71] - wire [31:0] _T_237 = _T_226 | _T_236; // @[el2_lsu_lsc_ctl.scala 271:119] - wire _T_239 = _T_227 & io_lsu_pkt_r_bits_half; // @[el2_lsu_lsc_ctl.scala 273:43] + wire [31:0] _T_236 = _T_230 & _T_235; // @[el2_lsu_lsc_ctl.scala 275:71] + wire [31:0] _T_237 = _T_226 | _T_236; // @[el2_lsu_lsc_ctl.scala 274:119] + wire _T_239 = _T_227 & io_lsu_pkt_r_bits_half; // @[el2_lsu_lsc_ctl.scala 276:43] wire [31:0] _T_241 = _T_239 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [15:0] _T_244 = lsu_ld_datafn_corr_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_246 = {_T_244,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_247 = _T_241 & _T_246; // @[el2_lsu_lsc_ctl.scala 273:71] - wire [31:0] _T_248 = _T_237 | _T_247; // @[el2_lsu_lsc_ctl.scala 272:144] + wire [31:0] _T_247 = _T_241 & _T_246; // @[el2_lsu_lsc_ctl.scala 276:71] + wire [31:0] _T_248 = _T_237 | _T_247; // @[el2_lsu_lsc_ctl.scala 275:144] wire [31:0] _T_250 = io_lsu_pkt_r_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_252 = _T_250 & lsu_ld_datafn_corr_r; // @[el2_lsu_lsc_ctl.scala 274:43] - el2_lsu_addrcheck addrcheck ( // @[el2_lsu_lsc_ctl.scala 119:25] + wire [31:0] _T_252 = _T_250 & lsu_ld_datafn_corr_r; // @[el2_lsu_lsc_ctl.scala 277:43] + el2_lsu_addrcheck addrcheck ( // @[el2_lsu_lsc_ctl.scala 122:25] .reset(addrcheck_reset), .io_lsu_c2_m_clk(addrcheck_io_lsu_c2_m_clk), .io_start_addr_d(addrcheck_io_start_addr_d), @@ -554,81 +554,81 @@ module el2_lsu_lsc_ctl( .io_fir_dccm_access_error_d(addrcheck_io_fir_dccm_access_error_d), .io_fir_nondccm_access_error_d(addrcheck_io_fir_nondccm_access_error_d) ); - assign io_lsu_result_m = _T_208 | _T_212; // @[el2_lsu_lsc_ctl.scala 265:27] - assign io_lsu_result_corr_r = _T_248 | _T_252; // @[el2_lsu_lsc_ctl.scala 270:27] - assign io_lsu_addr_d = {_T_40,_T_10[11:0]}; // @[el2_lsu_lsc_ctl.scala 239:28] - assign io_lsu_addr_m = _T_146; // @[el2_lsu_lsc_ctl.scala 225:24] - assign io_lsu_addr_r = _T_147; // @[el2_lsu_lsc_ctl.scala 226:24] - assign io_end_addr_d = rs1_d + _T_64; // @[el2_lsu_lsc_ctl.scala 116:24] - assign io_end_addr_m = _T_148; // @[el2_lsu_lsc_ctl.scala 227:24] - assign io_end_addr_r = _T_149; // @[el2_lsu_lsc_ctl.scala 228:24] - assign io_store_data_m = _T_166 & _T_168; // @[el2_lsu_lsc_ctl.scala 242:29] - assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 156:16] - assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[el2_lsu_lsc_ctl.scala 129:42] - assign io_lsu_commit_r = _T_159 & _T_160; // @[el2_lsu_lsc_ctl.scala 241:19] - assign io_lsu_single_ecc_error_incr = _T_73 & io_lsu_pkt_r_valid; // @[el2_lsu_lsc_ctl.scala 157:32] - assign io_lsu_error_pkt_r_valid = _T_105_valid; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_105_bits_single_ecc_error; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_error_pkt_r_bits_inst_type = _T_105_bits_inst_type; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_error_pkt_r_bits_exc_type = _T_105_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_error_pkt_r_bits_mscause = _T_105_bits_mscause; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_error_pkt_r_bits_addr = _T_105_bits_addr; // @[el2_lsu_lsc_ctl.scala 186:38] - assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[el2_lsu_lsc_ctl.scala 237:28] - assign io_lsu_fir_error = _T_106; // @[el2_lsu_lsc_ctl.scala 187:38] - assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[el2_lsu_lsc_ctl.scala 130:42] - assign io_addr_in_dccm_m = _T_150; // @[el2_lsu_lsc_ctl.scala 229:24] - assign io_addr_in_dccm_r = _T_151; // @[el2_lsu_lsc_ctl.scala 230:24] - assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[el2_lsu_lsc_ctl.scala 131:42] - assign io_addr_in_pic_m = _T_152; // @[el2_lsu_lsc_ctl.scala 231:24] - assign io_addr_in_pic_r = _T_153; // @[el2_lsu_lsc_ctl.scala 232:24] - assign io_addr_external_m = _T_154; // @[el2_lsu_lsc_ctl.scala 233:24] - assign io_lsu_pkt_d_valid = _T_121 | io_dma_dccm_req; // @[el2_lsu_lsc_ctl.scala 207:20 el2_lsu_lsc_ctl.scala 211:24] - assign io_lsu_pkt_d_bits_fast_int = io_dec_lsu_valid_raw_d & io_lsu_p_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_by = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_by : dma_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_half = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_half : dma_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_word = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_word : dma_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_dword = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dword : dma_pkt_d_bits_dword; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_load = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_load : dma_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_store = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_store : io_dma_mem_write; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_unsign = io_dec_lsu_valid_raw_d & io_lsu_p_bits_unsign; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_dma = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dma : 1'h1; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_store_data_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_load_ldst_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_d_bits_store_data_bypass_m = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 207:20] - assign io_lsu_pkt_m_valid = _T_135; // @[el2_lsu_lsc_ctl.scala 215:28 el2_lsu_lsc_ctl.scala 217:28] - assign io_lsu_pkt_m_bits_fast_int = _T_132_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_by = _T_132_bits_by; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_half = _T_132_bits_half; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_word = _T_132_bits_word; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_dword = _T_132_bits_dword; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_load = _T_132_bits_load; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_store = _T_132_bits_store; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_unsign = _T_132_bits_unsign; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_dma = _T_132_bits_dma; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_m_bits_store_data_bypass_m = _T_132_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 215:28] - assign io_lsu_pkt_r_valid = _T_136; // @[el2_lsu_lsc_ctl.scala 216:28 el2_lsu_lsc_ctl.scala 218:28] - assign io_lsu_pkt_r_bits_by = _T_134_bits_by; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_half = _T_134_bits_half; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_word = _T_134_bits_word; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_dword = _T_134_bits_dword; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_load = _T_134_bits_load; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_store = _T_134_bits_store; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_unsign = _T_134_bits_unsign; // @[el2_lsu_lsc_ctl.scala 216:28] - assign io_lsu_pkt_r_bits_dma = _T_134_bits_dma; // @[el2_lsu_lsc_ctl.scala 216:28] + assign io_lsu_result_m = _T_208 | _T_212; // @[el2_lsu_lsc_ctl.scala 268:27] + assign io_lsu_result_corr_r = _T_248 | _T_252; // @[el2_lsu_lsc_ctl.scala 273:27] + assign io_lsu_addr_d = {_T_40,_T_10[11:0]}; // @[el2_lsu_lsc_ctl.scala 242:28] + assign io_lsu_addr_m = _T_146; // @[el2_lsu_lsc_ctl.scala 228:24] + assign io_lsu_addr_r = _T_147; // @[el2_lsu_lsc_ctl.scala 229:24] + assign io_end_addr_d = rs1_d + _T_64; // @[el2_lsu_lsc_ctl.scala 119:24] + assign io_end_addr_m = _T_148; // @[el2_lsu_lsc_ctl.scala 230:24] + assign io_end_addr_r = _T_149; // @[el2_lsu_lsc_ctl.scala 231:24] + assign io_store_data_m = _T_166 & _T_168; // @[el2_lsu_lsc_ctl.scala 245:29] + assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[el2_lsu_lsc_ctl.scala 159:16] + assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[el2_lsu_lsc_ctl.scala 132:42] + assign io_lsu_commit_r = _T_159 & _T_160; // @[el2_lsu_lsc_ctl.scala 244:19] + assign io_lsu_single_ecc_error_incr = _T_73 & io_lsu_pkt_r_valid; // @[el2_lsu_lsc_ctl.scala 160:32] + assign io_lsu_error_pkt_r_valid = _T_105_valid; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_105_bits_single_ecc_error; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_error_pkt_r_bits_inst_type = _T_105_bits_inst_type; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_error_pkt_r_bits_exc_type = _T_105_bits_exc_type; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_error_pkt_r_bits_mscause = _T_105_bits_mscause; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_error_pkt_r_bits_addr = _T_105_bits_addr; // @[el2_lsu_lsc_ctl.scala 189:38] + assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[el2_lsu_lsc_ctl.scala 240:28] + assign io_lsu_fir_error = _T_106; // @[el2_lsu_lsc_ctl.scala 190:38] + assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[el2_lsu_lsc_ctl.scala 133:42] + assign io_addr_in_dccm_m = _T_150; // @[el2_lsu_lsc_ctl.scala 232:24] + assign io_addr_in_dccm_r = _T_151; // @[el2_lsu_lsc_ctl.scala 233:24] + assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[el2_lsu_lsc_ctl.scala 134:42] + assign io_addr_in_pic_m = _T_152; // @[el2_lsu_lsc_ctl.scala 234:24] + assign io_addr_in_pic_r = _T_153; // @[el2_lsu_lsc_ctl.scala 235:24] + assign io_addr_external_m = _T_154; // @[el2_lsu_lsc_ctl.scala 236:24] + assign io_lsu_pkt_d_valid = _T_121 | io_dma_lsc_ctl_dma_dccm_req; // @[el2_lsu_lsc_ctl.scala 210:20 el2_lsu_lsc_ctl.scala 214:24] + assign io_lsu_pkt_d_bits_fast_int = io_dec_lsu_valid_raw_d & io_lsu_p_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_by = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_by : dma_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_half = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_half : dma_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_word = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_word : dma_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_dword = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dword : dma_pkt_d_bits_dword; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_load = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_load : dma_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_store = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_store : io_dma_lsc_ctl_dma_mem_write; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_unsign = io_dec_lsu_valid_raw_d & io_lsu_p_bits_unsign; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_dma = io_dec_lsu_valid_raw_d ? io_lsu_p_bits_dma : 1'h1; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_store_data_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_load_ldst_bypass_d = io_dec_lsu_valid_raw_d & io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_d_bits_store_data_bypass_m = io_dec_lsu_valid_raw_d & io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 210:20] + assign io_lsu_pkt_m_valid = _T_135; // @[el2_lsu_lsc_ctl.scala 218:28 el2_lsu_lsc_ctl.scala 220:28] + assign io_lsu_pkt_m_bits_fast_int = _T_132_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_by = _T_132_bits_by; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_half = _T_132_bits_half; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_word = _T_132_bits_word; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_dword = _T_132_bits_dword; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_load = _T_132_bits_load; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_store = _T_132_bits_store; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_unsign = _T_132_bits_unsign; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_dma = _T_132_bits_dma; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_m_bits_store_data_bypass_m = _T_132_bits_store_data_bypass_m; // @[el2_lsu_lsc_ctl.scala 218:28] + assign io_lsu_pkt_r_valid = _T_136; // @[el2_lsu_lsc_ctl.scala 219:28 el2_lsu_lsc_ctl.scala 221:28] + assign io_lsu_pkt_r_bits_by = _T_134_bits_by; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_half = _T_134_bits_half; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_word = _T_134_bits_word; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_dword = _T_134_bits_dword; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_load = _T_134_bits_load; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_store = _T_134_bits_store; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_unsign = _T_134_bits_unsign; // @[el2_lsu_lsc_ctl.scala 219:28] + assign io_lsu_pkt_r_bits_dma = _T_134_bits_dma; // @[el2_lsu_lsc_ctl.scala 219:28] assign addrcheck_reset = reset; - assign addrcheck_io_lsu_c2_m_clk = io_lsu_c2_m_clk; // @[el2_lsu_lsc_ctl.scala 121:42] - assign addrcheck_io_start_addr_d = {_T_40,_T_10[11:0]}; // @[el2_lsu_lsc_ctl.scala 123:42] - assign addrcheck_io_end_addr_d = rs1_d + _T_64; // @[el2_lsu_lsc_ctl.scala 124:42] - assign addrcheck_io_lsu_pkt_d_valid = io_lsu_pkt_d_valid; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_fast_int = io_lsu_pkt_d_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_by = io_lsu_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_half = io_lsu_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_word = io_lsu_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_load = io_lsu_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_store = io_lsu_pkt_d_bits_store; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_lsu_pkt_d_bits_dma = io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 125:42] - assign addrcheck_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[el2_lsu_lsc_ctl.scala 126:42] - assign addrcheck_io_rs1_region_d = rs1_d[31:28]; // @[el2_lsu_lsc_ctl.scala 127:42] + assign addrcheck_io_lsu_c2_m_clk = io_lsu_c2_m_clk; // @[el2_lsu_lsc_ctl.scala 124:42] + assign addrcheck_io_start_addr_d = {_T_40,_T_10[11:0]}; // @[el2_lsu_lsc_ctl.scala 126:42] + assign addrcheck_io_end_addr_d = rs1_d + _T_64; // @[el2_lsu_lsc_ctl.scala 127:42] + assign addrcheck_io_lsu_pkt_d_valid = io_lsu_pkt_d_valid; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_fast_int = io_lsu_pkt_d_bits_fast_int; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_by = io_lsu_pkt_d_bits_by; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_half = io_lsu_pkt_d_bits_half; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_word = io_lsu_pkt_d_bits_word; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_load = io_lsu_pkt_d_bits_load; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_store = io_lsu_pkt_d_bits_store; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_lsu_pkt_d_bits_dma = io_lsu_pkt_d_bits_dma; // @[el2_lsu_lsc_ctl.scala 128:42] + assign addrcheck_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[el2_lsu_lsc_ctl.scala 129:42] + assign addrcheck_io_rs1_region_d = rs1_d[31:28]; // @[el2_lsu_lsc_ctl.scala 130:42] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -1128,10 +1128,10 @@ end // initial store_data_pre_m <= 32'h0; end else if (io_lsu_pkt_d_bits_store_data_bypass_d) begin store_data_pre_m <= io_lsu_result_m; - end else if (io_dma_dccm_req) begin + end else if (io_dma_lsc_ctl_dma_dccm_req) begin store_data_pre_m <= dma_mem_wdata_shifted[31:0]; end else begin - store_data_pre_m <= io_exu_lsu_rs2_d; + store_data_pre_m <= io_lsu_exu_exu_lsu_rs2_d; end end always @(posedge io_lsu_c1_m_clk or posedge reset) begin @@ -1303,8 +1303,6 @@ module el2_lsu_dccm_ctl( input io_dma_dccm_wen, input io_dma_pic_wen, input [2:0] io_dma_mem_tag_m, - input [31:0] io_dma_mem_addr, - input [63:0] io_dma_mem_wdata, input [31:0] io_dma_dccm_wdata_lo, input [31:0] io_dma_dccm_wdata_hi, input [6:0] io_dma_dccm_wdata_ecc_hi, @@ -1319,10 +1317,12 @@ module el2_lsu_dccm_ctl( output [31:0] io_picm_mask_data_m, output io_lsu_stbuf_commit_any, output io_lsu_dccm_rden_m, - output io_dccm_dma_rvalid, - output io_dccm_dma_ecc_error, - output [2:0] io_dccm_dma_rtag, - output [63:0] io_dccm_dma_rdata, + input [31:0] io_dma_dccm_ctl_dma_mem_addr, + input [63:0] io_dma_dccm_ctl_dma_mem_wdata, + output io_dma_dccm_ctl_dccm_dma_rvalid, + output io_dma_dccm_ctl_dccm_dma_ecc_error, + output [2:0] io_dma_dccm_ctl_dccm_dma_rtag, + output [63:0] io_dma_dccm_ctl_dccm_dma_rdata, output io_dccm_wren, output io_dccm_rden, output [15:0] io_dccm_wr_addr_lo, @@ -1333,13 +1333,13 @@ module el2_lsu_dccm_ctl( output [38:0] io_dccm_wr_data_hi, output [15:0] io_dccm_rd_addr_hi, input [38:0] io_dccm_rd_data_hi, - output io_picm_wren, - output io_picm_rden, - output io_picm_mken, - output [31:0] io_picm_rdaddr, - output [31:0] io_picm_wraddr, - output [31:0] io_picm_wr_data, - input [31:0] io_picm_rd_data, + output io_lsu_pic_picm_wren, + output io_lsu_pic_picm_rden, + output io_lsu_pic_picm_mken, + output [31:0] io_lsu_pic_picm_rdaddr, + output [31:0] io_lsu_pic_picm_wraddr, + output [31:0] io_lsu_pic_picm_wr_data, + input [31:0] io_lsu_pic_picm_rd_data, input io_scan_mode ); `ifdef RANDOMIZE_REG_INIT @@ -1361,15 +1361,15 @@ module el2_lsu_dccm_ctl( wire rvclkhdr_1_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_1_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_1_io_scan_mode; // @[el2_lib.scala 508:23] - wire [63:0] picm_rd_data_m = {io_picm_rd_data,io_picm_rd_data}; // @[Cat.scala 29:58] + wire [63:0] picm_rd_data_m = {io_lsu_pic_picm_rd_data,io_lsu_pic_picm_rd_data}; // @[Cat.scala 29:58] wire [63:0] dccm_rdata_corr_m = {io_sec_data_hi_m,io_sec_data_lo_m}; // @[Cat.scala 29:58] wire [63:0] dccm_rdata_m = {io_dccm_rdata_hi_m,io_dccm_rdata_lo_m}; // @[Cat.scala 29:58] - wire _T = io_lsu_pkt_m_valid & io_lsu_pkt_m_bits_load; // @[el2_lsu_dccm_ctl.scala 161:50] - reg [63:0] _T_2; // @[el2_lsu_dccm_ctl.scala 171:65] + wire _T = io_lsu_pkt_m_valid & io_lsu_pkt_m_bits_load; // @[el2_lsu_dccm_ctl.scala 163:63] + reg [63:0] _T_2; // @[el2_lsu_dccm_ctl.scala 173:65] wire [7:0] _T_3 = {io_stbuf_fwdbyteen_hi_m,io_stbuf_fwdbyteen_lo_m}; // @[Cat.scala 29:58] wire [63:0] _T_6 = {io_stbuf_fwddata_hi_m,io_stbuf_fwddata_lo_m}; // @[Cat.scala 29:58] - wire [7:0] _T_11 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : dccm_rdata_corr_m[7:0]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_12 = _T_3[0] ? _T_6[7:0] : _T_11; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_11 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : dccm_rdata_corr_m[7:0]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_12 = _T_3[0] ? _T_6[7:0] : _T_11; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_16 = {{4'd0}, _T_12[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_18 = {_T_12[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_20 = _T_18 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1384,8 +1384,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_38 = {_T_31[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_40 = _T_38 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_41 = _T_36 | _T_40; // @[Bitwise.scala 103:39] - wire [7:0] _T_50 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : dccm_rdata_corr_m[15:8]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_51 = _T_3[1] ? _T_6[15:8] : _T_50; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_50 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : dccm_rdata_corr_m[15:8]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_51 = _T_3[1] ? _T_6[15:8] : _T_50; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_55 = {{4'd0}, _T_51[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_57 = {_T_51[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_59 = _T_57 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1400,8 +1400,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_77 = {_T_70[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_79 = _T_77 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_80 = _T_75 | _T_79; // @[Bitwise.scala 103:39] - wire [7:0] _T_89 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : dccm_rdata_corr_m[23:16]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_90 = _T_3[2] ? _T_6[23:16] : _T_89; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_89 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : dccm_rdata_corr_m[23:16]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_90 = _T_3[2] ? _T_6[23:16] : _T_89; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_94 = {{4'd0}, _T_90[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_96 = {_T_90[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_98 = _T_96 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1416,8 +1416,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_116 = {_T_109[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_118 = _T_116 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_119 = _T_114 | _T_118; // @[Bitwise.scala 103:39] - wire [7:0] _T_128 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : dccm_rdata_corr_m[31:24]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_129 = _T_3[3] ? _T_6[31:24] : _T_128; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_128 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : dccm_rdata_corr_m[31:24]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_129 = _T_3[3] ? _T_6[31:24] : _T_128; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_133 = {{4'd0}, _T_129[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_135 = {_T_129[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_137 = _T_135 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1432,8 +1432,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_155 = {_T_148[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_157 = _T_155 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_158 = _T_153 | _T_157; // @[Bitwise.scala 103:39] - wire [7:0] _T_167 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : dccm_rdata_corr_m[39:32]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_168 = _T_3[4] ? _T_6[39:32] : _T_167; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_167 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : dccm_rdata_corr_m[39:32]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_168 = _T_3[4] ? _T_6[39:32] : _T_167; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_172 = {{4'd0}, _T_168[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_174 = {_T_168[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_176 = _T_174 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1448,8 +1448,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_194 = {_T_187[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_196 = _T_194 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_197 = _T_192 | _T_196; // @[Bitwise.scala 103:39] - wire [7:0] _T_206 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : dccm_rdata_corr_m[47:40]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_207 = _T_3[5] ? _T_6[47:40] : _T_206; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_206 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : dccm_rdata_corr_m[47:40]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_207 = _T_3[5] ? _T_6[47:40] : _T_206; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_211 = {{4'd0}, _T_207[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_213 = {_T_207[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_215 = _T_213 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1464,8 +1464,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_233 = {_T_226[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_235 = _T_233 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_236 = _T_231 | _T_235; // @[Bitwise.scala 103:39] - wire [7:0] _T_245 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : dccm_rdata_corr_m[55:48]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_246 = _T_3[6] ? _T_6[55:48] : _T_245; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_245 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : dccm_rdata_corr_m[55:48]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_246 = _T_3[6] ? _T_6[55:48] : _T_245; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_250 = {{4'd0}, _T_246[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_252 = {_T_246[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_254 = _T_252 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1480,8 +1480,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_272 = {_T_265[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_274 = _T_272 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_275 = _T_270 | _T_274; // @[Bitwise.scala 103:39] - wire [7:0] _T_284 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : dccm_rdata_corr_m[63:56]; // @[el2_lsu_dccm_ctl.scala 172:213] - wire [7:0] _T_285 = _T_3[7] ? _T_6[63:56] : _T_284; // @[el2_lsu_dccm_ctl.scala 172:78] + wire [7:0] _T_284 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : dccm_rdata_corr_m[63:56]; // @[el2_lsu_dccm_ctl.scala 174:213] + wire [7:0] _T_285 = _T_3[7] ? _T_6[63:56] : _T_284; // @[el2_lsu_dccm_ctl.scala 174:78] wire [7:0] _T_289 = {{4'd0}, _T_285[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_291 = {_T_285[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_293 = _T_291 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1526,8 +1526,8 @@ module el2_lsu_dccm_ctl( wire [63:0] _T_378 = {_T_371[62:0], 1'h0}; // @[Bitwise.scala 103:65] wire [63:0] _T_380 = _T_378 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] wire [63:0] lsu_rdata_corr_m = _T_376 | _T_380; // @[Bitwise.scala 103:39] - wire [7:0] _T_390 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : dccm_rdata_m[7:0]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_391 = _T_3[0] ? _T_6[7:0] : _T_390; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_390 = io_addr_in_pic_m ? picm_rd_data_m[7:0] : dccm_rdata_m[7:0]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_391 = _T_3[0] ? _T_6[7:0] : _T_390; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_395 = {{4'd0}, _T_391[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_397 = {_T_391[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_399 = _T_397 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1542,8 +1542,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_417 = {_T_410[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_419 = _T_417 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_420 = _T_415 | _T_419; // @[Bitwise.scala 103:39] - wire [7:0] _T_429 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : dccm_rdata_m[15:8]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_430 = _T_3[1] ? _T_6[15:8] : _T_429; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_429 = io_addr_in_pic_m ? picm_rd_data_m[15:8] : dccm_rdata_m[15:8]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_430 = _T_3[1] ? _T_6[15:8] : _T_429; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_434 = {{4'd0}, _T_430[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_436 = {_T_430[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_438 = _T_436 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1558,8 +1558,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_456 = {_T_449[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_458 = _T_456 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_459 = _T_454 | _T_458; // @[Bitwise.scala 103:39] - wire [7:0] _T_468 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : dccm_rdata_m[23:16]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_469 = _T_3[2] ? _T_6[23:16] : _T_468; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_468 = io_addr_in_pic_m ? picm_rd_data_m[23:16] : dccm_rdata_m[23:16]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_469 = _T_3[2] ? _T_6[23:16] : _T_468; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_473 = {{4'd0}, _T_469[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_475 = {_T_469[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_477 = _T_475 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1574,8 +1574,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_495 = {_T_488[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_497 = _T_495 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_498 = _T_493 | _T_497; // @[Bitwise.scala 103:39] - wire [7:0] _T_507 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : dccm_rdata_m[31:24]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_508 = _T_3[3] ? _T_6[31:24] : _T_507; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_507 = io_addr_in_pic_m ? picm_rd_data_m[31:24] : dccm_rdata_m[31:24]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_508 = _T_3[3] ? _T_6[31:24] : _T_507; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_512 = {{4'd0}, _T_508[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_514 = {_T_508[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_516 = _T_514 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1590,8 +1590,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_534 = {_T_527[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_536 = _T_534 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_537 = _T_532 | _T_536; // @[Bitwise.scala 103:39] - wire [7:0] _T_546 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : dccm_rdata_m[39:32]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_547 = _T_3[4] ? _T_6[39:32] : _T_546; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_546 = io_addr_in_pic_m ? picm_rd_data_m[39:32] : dccm_rdata_m[39:32]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_547 = _T_3[4] ? _T_6[39:32] : _T_546; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_551 = {{4'd0}, _T_547[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_553 = {_T_547[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_555 = _T_553 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1606,8 +1606,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_573 = {_T_566[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_575 = _T_573 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_576 = _T_571 | _T_575; // @[Bitwise.scala 103:39] - wire [7:0] _T_585 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : dccm_rdata_m[47:40]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_586 = _T_3[5] ? _T_6[47:40] : _T_585; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_585 = io_addr_in_pic_m ? picm_rd_data_m[47:40] : dccm_rdata_m[47:40]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_586 = _T_3[5] ? _T_6[47:40] : _T_585; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_590 = {{4'd0}, _T_586[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_592 = {_T_586[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_594 = _T_592 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1622,8 +1622,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_612 = {_T_605[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_614 = _T_612 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_615 = _T_610 | _T_614; // @[Bitwise.scala 103:39] - wire [7:0] _T_624 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : dccm_rdata_m[55:48]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_625 = _T_3[6] ? _T_6[55:48] : _T_624; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_624 = io_addr_in_pic_m ? picm_rd_data_m[55:48] : dccm_rdata_m[55:48]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_625 = _T_3[6] ? _T_6[55:48] : _T_624; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_629 = {{4'd0}, _T_625[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_631 = {_T_625[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_633 = _T_631 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1638,8 +1638,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_651 = {_T_644[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_653 = _T_651 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_654 = _T_649 | _T_653; // @[Bitwise.scala 103:39] - wire [7:0] _T_663 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : dccm_rdata_m[63:56]; // @[el2_lsu_dccm_ctl.scala 173:213] - wire [7:0] _T_664 = _T_3[7] ? _T_6[63:56] : _T_663; // @[el2_lsu_dccm_ctl.scala 173:78] + wire [7:0] _T_663 = io_addr_in_pic_m ? picm_rd_data_m[63:56] : dccm_rdata_m[63:56]; // @[el2_lsu_dccm_ctl.scala 175:213] + wire [7:0] _T_664 = _T_3[7] ? _T_6[63:56] : _T_663; // @[el2_lsu_dccm_ctl.scala 175:78] wire [7:0] _T_668 = {{4'd0}, _T_664[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_670 = {_T_664[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_672 = _T_670 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1684,130 +1684,130 @@ module el2_lsu_dccm_ctl( wire [63:0] _T_757 = {_T_750[62:0], 1'h0}; // @[Bitwise.scala 103:65] wire [63:0] _T_759 = _T_757 & 64'haaaaaaaaaaaaaaaa; // @[Bitwise.scala 103:75] wire [63:0] lsu_rdata_m = _T_755 | _T_759; // @[Bitwise.scala 103:39] - wire [3:0] _GEN_42 = {{2'd0}, io_lsu_addr_m[1:0]}; // @[el2_lsu_dccm_ctl.scala 174:49] - wire [5:0] _T_762 = 4'h8 * _GEN_42; // @[el2_lsu_dccm_ctl.scala 174:49] - wire [63:0] _T_763 = lsu_rdata_m >> _T_762; // @[el2_lsu_dccm_ctl.scala 174:43] - wire _T_769 = io_lsu_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 179:60] - wire _T_772 = io_end_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 179:133] - wire _T_773 = _T_769 | _T_772; // @[el2_lsu_dccm_ctl.scala 179:101] - wire _T_774 = _T_773 & io_lsu_pkt_d_valid; // @[el2_lsu_dccm_ctl.scala 179:175] - wire _T_775 = _T_774 & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 179:196] - wire _T_776 = _T_775 & io_lsu_pkt_d_bits_dma; // @[el2_lsu_dccm_ctl.scala 179:222] - wire _T_777 = _T_776 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 179:246] - wire _T_780 = io_lsu_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 180:37] - wire _T_783 = io_end_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 180:110] - wire _T_784 = _T_780 | _T_783; // @[el2_lsu_dccm_ctl.scala 180:78] - wire _T_785 = _T_784 & io_lsu_pkt_m_valid; // @[el2_lsu_dccm_ctl.scala 180:152] - wire _T_786 = _T_785 & io_lsu_pkt_m_bits_store; // @[el2_lsu_dccm_ctl.scala 180:173] - wire _T_787 = _T_786 & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 180:199] - wire _T_788 = _T_787 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 180:223] - wire kill_ecc_corr_lo_r = _T_777 | _T_788; // @[el2_lsu_dccm_ctl.scala 179:267] - wire _T_791 = io_lsu_addr_d[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 182:60] - wire _T_794 = io_end_addr_d[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 182:133] - wire _T_795 = _T_791 | _T_794; // @[el2_lsu_dccm_ctl.scala 182:101] - wire _T_796 = _T_795 & io_lsu_pkt_d_valid; // @[el2_lsu_dccm_ctl.scala 182:175] - wire _T_797 = _T_796 & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 182:196] - wire _T_798 = _T_797 & io_lsu_pkt_d_bits_dma; // @[el2_lsu_dccm_ctl.scala 182:222] - wire _T_799 = _T_798 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 182:246] - wire _T_802 = io_lsu_addr_m[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 183:37] - wire _T_805 = io_end_addr_m[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 183:110] - wire _T_806 = _T_802 | _T_805; // @[el2_lsu_dccm_ctl.scala 183:78] - wire _T_807 = _T_806 & io_lsu_pkt_m_valid; // @[el2_lsu_dccm_ctl.scala 183:152] - wire _T_808 = _T_807 & io_lsu_pkt_m_bits_store; // @[el2_lsu_dccm_ctl.scala 183:173] - wire _T_809 = _T_808 & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 183:199] - wire _T_810 = _T_809 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 183:223] - wire kill_ecc_corr_hi_r = _T_799 | _T_810; // @[el2_lsu_dccm_ctl.scala 182:267] - wire _T_811 = io_lsu_pkt_r_bits_load & io_single_ecc_error_lo_r; // @[el2_lsu_dccm_ctl.scala 185:60] - wire _T_812 = ~io_lsu_raw_fwd_lo_r; // @[el2_lsu_dccm_ctl.scala 185:89] - wire ld_single_ecc_error_lo_r = _T_811 & _T_812; // @[el2_lsu_dccm_ctl.scala 185:87] - wire _T_813 = io_lsu_pkt_r_bits_load & io_single_ecc_error_hi_r; // @[el2_lsu_dccm_ctl.scala 186:60] - wire _T_814 = ~io_lsu_raw_fwd_hi_r; // @[el2_lsu_dccm_ctl.scala 186:89] - wire ld_single_ecc_error_hi_r = _T_813 & _T_814; // @[el2_lsu_dccm_ctl.scala 186:87] - wire _T_815 = ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r; // @[el2_lsu_dccm_ctl.scala 187:63] - wire _T_816 = ~io_lsu_double_ecc_error_r; // @[el2_lsu_dccm_ctl.scala 187:93] - wire _T_818 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[el2_lsu_dccm_ctl.scala 188:81] - wire _T_819 = ld_single_ecc_error_lo_r & _T_818; // @[el2_lsu_dccm_ctl.scala 188:62] - wire _T_820 = ~kill_ecc_corr_lo_r; // @[el2_lsu_dccm_ctl.scala 188:108] - wire _T_822 = ld_single_ecc_error_hi_r & _T_818; // @[el2_lsu_dccm_ctl.scala 189:62] - wire _T_823 = ~kill_ecc_corr_hi_r; // @[el2_lsu_dccm_ctl.scala 189:108] - reg lsu_double_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 191:74] - reg ld_single_ecc_error_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 192:74] - reg ld_single_ecc_error_lo_r_ff; // @[el2_lsu_dccm_ctl.scala 193:74] + wire [3:0] _GEN_42 = {{2'd0}, io_lsu_addr_m[1:0]}; // @[el2_lsu_dccm_ctl.scala 176:49] + wire [5:0] _T_762 = 4'h8 * _GEN_42; // @[el2_lsu_dccm_ctl.scala 176:49] + wire [63:0] _T_763 = lsu_rdata_m >> _T_762; // @[el2_lsu_dccm_ctl.scala 176:43] + wire _T_769 = io_lsu_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 181:60] + wire _T_772 = io_end_addr_d[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 181:133] + wire _T_773 = _T_769 | _T_772; // @[el2_lsu_dccm_ctl.scala 181:101] + wire _T_774 = _T_773 & io_lsu_pkt_d_valid; // @[el2_lsu_dccm_ctl.scala 181:175] + wire _T_775 = _T_774 & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 181:196] + wire _T_776 = _T_775 & io_lsu_pkt_d_bits_dma; // @[el2_lsu_dccm_ctl.scala 181:222] + wire _T_777 = _T_776 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 181:246] + wire _T_780 = io_lsu_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 182:37] + wire _T_783 = io_end_addr_m[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 182:110] + wire _T_784 = _T_780 | _T_783; // @[el2_lsu_dccm_ctl.scala 182:78] + wire _T_785 = _T_784 & io_lsu_pkt_m_valid; // @[el2_lsu_dccm_ctl.scala 182:152] + wire _T_786 = _T_785 & io_lsu_pkt_m_bits_store; // @[el2_lsu_dccm_ctl.scala 182:173] + wire _T_787 = _T_786 & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 182:199] + wire _T_788 = _T_787 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 182:223] + wire kill_ecc_corr_lo_r = _T_777 | _T_788; // @[el2_lsu_dccm_ctl.scala 181:267] + wire _T_791 = io_lsu_addr_d[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 184:60] + wire _T_794 = io_end_addr_d[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 184:133] + wire _T_795 = _T_791 | _T_794; // @[el2_lsu_dccm_ctl.scala 184:101] + wire _T_796 = _T_795 & io_lsu_pkt_d_valid; // @[el2_lsu_dccm_ctl.scala 184:175] + wire _T_797 = _T_796 & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 184:196] + wire _T_798 = _T_797 & io_lsu_pkt_d_bits_dma; // @[el2_lsu_dccm_ctl.scala 184:222] + wire _T_799 = _T_798 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 184:246] + wire _T_802 = io_lsu_addr_m[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 185:37] + wire _T_805 = io_end_addr_m[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 185:110] + wire _T_806 = _T_802 | _T_805; // @[el2_lsu_dccm_ctl.scala 185:78] + wire _T_807 = _T_806 & io_lsu_pkt_m_valid; // @[el2_lsu_dccm_ctl.scala 185:152] + wire _T_808 = _T_807 & io_lsu_pkt_m_bits_store; // @[el2_lsu_dccm_ctl.scala 185:173] + wire _T_809 = _T_808 & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 185:199] + wire _T_810 = _T_809 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 185:223] + wire kill_ecc_corr_hi_r = _T_799 | _T_810; // @[el2_lsu_dccm_ctl.scala 184:267] + wire _T_811 = io_lsu_pkt_r_bits_load & io_single_ecc_error_lo_r; // @[el2_lsu_dccm_ctl.scala 187:60] + wire _T_812 = ~io_lsu_raw_fwd_lo_r; // @[el2_lsu_dccm_ctl.scala 187:89] + wire ld_single_ecc_error_lo_r = _T_811 & _T_812; // @[el2_lsu_dccm_ctl.scala 187:87] + wire _T_813 = io_lsu_pkt_r_bits_load & io_single_ecc_error_hi_r; // @[el2_lsu_dccm_ctl.scala 188:60] + wire _T_814 = ~io_lsu_raw_fwd_hi_r; // @[el2_lsu_dccm_ctl.scala 188:89] + wire ld_single_ecc_error_hi_r = _T_813 & _T_814; // @[el2_lsu_dccm_ctl.scala 188:87] + wire _T_815 = ld_single_ecc_error_lo_r | ld_single_ecc_error_hi_r; // @[el2_lsu_dccm_ctl.scala 189:63] + wire _T_816 = ~io_lsu_double_ecc_error_r; // @[el2_lsu_dccm_ctl.scala 189:93] + wire _T_818 = io_lsu_commit_r | io_lsu_pkt_r_bits_dma; // @[el2_lsu_dccm_ctl.scala 190:81] + wire _T_819 = ld_single_ecc_error_lo_r & _T_818; // @[el2_lsu_dccm_ctl.scala 190:62] + wire _T_820 = ~kill_ecc_corr_lo_r; // @[el2_lsu_dccm_ctl.scala 190:108] + wire _T_822 = ld_single_ecc_error_hi_r & _T_818; // @[el2_lsu_dccm_ctl.scala 191:62] + wire _T_823 = ~kill_ecc_corr_hi_r; // @[el2_lsu_dccm_ctl.scala 191:108] + reg lsu_double_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 193:74] + reg ld_single_ecc_error_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 194:74] + reg ld_single_ecc_error_lo_r_ff; // @[el2_lsu_dccm_ctl.scala 195:74] reg [15:0] ld_sec_addr_hi_r_ff; // @[el2_lib.scala 514:16] reg [15:0] ld_sec_addr_lo_r_ff; // @[el2_lib.scala 514:16] - wire _T_830 = io_lsu_pkt_d_bits_word | io_lsu_pkt_d_bits_dword; // @[el2_lsu_dccm_ctl.scala 197:125] - wire _T_831 = ~_T_830; // @[el2_lsu_dccm_ctl.scala 197:100] - wire _T_833 = io_lsu_addr_d[1:0] != 2'h0; // @[el2_lsu_dccm_ctl.scala 197:174] - wire _T_834 = _T_831 | _T_833; // @[el2_lsu_dccm_ctl.scala 197:152] - wire _T_835 = io_lsu_pkt_d_bits_store & _T_834; // @[el2_lsu_dccm_ctl.scala 197:97] - wire _T_836 = io_lsu_pkt_d_bits_load | _T_835; // @[el2_lsu_dccm_ctl.scala 197:70] - wire _T_837 = io_lsu_pkt_d_valid & _T_836; // @[el2_lsu_dccm_ctl.scala 197:44] - wire lsu_dccm_rden_d = _T_837 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 197:191] - wire _T_838 = ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 200:63] - wire _T_839 = ~lsu_double_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 200:96] - wire _T_841 = lsu_dccm_rden_d | io_dma_dccm_wen; // @[el2_lsu_dccm_ctl.scala 201:75] - wire _T_842 = _T_841 | io_ld_single_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 201:93] - wire _T_843 = ~_T_842; // @[el2_lsu_dccm_ctl.scala 201:57] - wire _T_846 = io_stbuf_addr_any[3:2] == io_lsu_addr_d[3:2]; // @[el2_lsu_dccm_ctl.scala 202:95] - wire _T_849 = io_stbuf_addr_any[3:2] == io_end_addr_d[3:2]; // @[el2_lsu_dccm_ctl.scala 203:76] - wire _T_850 = _T_846 | _T_849; // @[el2_lsu_dccm_ctl.scala 202:171] - wire _T_851 = ~_T_850; // @[el2_lsu_dccm_ctl.scala 202:24] - wire _T_852 = lsu_dccm_rden_d & _T_851; // @[el2_lsu_dccm_ctl.scala 202:22] - wire _T_853 = _T_843 | _T_852; // @[el2_lsu_dccm_ctl.scala 201:124] - wire _T_855 = io_dma_dccm_wen | io_lsu_stbuf_commit_any; // @[el2_lsu_dccm_ctl.scala 207:41] - wire [15:0] _T_862 = ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff : ld_sec_addr_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 211:8] - wire [15:0] _T_866 = io_dma_dccm_wen ? io_lsu_addr_d[15:0] : io_stbuf_addr_any; // @[el2_lsu_dccm_ctl.scala 212:8] - wire [15:0] _T_872 = ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff : ld_sec_addr_lo_r_ff; // @[el2_lsu_dccm_ctl.scala 215:8] - wire [15:0] _T_876 = io_dma_dccm_wen ? io_end_addr_d : io_stbuf_addr_any; // @[el2_lsu_dccm_ctl.scala 216:8] + wire _T_830 = io_lsu_pkt_d_bits_word | io_lsu_pkt_d_bits_dword; // @[el2_lsu_dccm_ctl.scala 199:125] + wire _T_831 = ~_T_830; // @[el2_lsu_dccm_ctl.scala 199:100] + wire _T_833 = io_lsu_addr_d[1:0] != 2'h0; // @[el2_lsu_dccm_ctl.scala 199:174] + wire _T_834 = _T_831 | _T_833; // @[el2_lsu_dccm_ctl.scala 199:152] + wire _T_835 = io_lsu_pkt_d_bits_store & _T_834; // @[el2_lsu_dccm_ctl.scala 199:97] + wire _T_836 = io_lsu_pkt_d_bits_load | _T_835; // @[el2_lsu_dccm_ctl.scala 199:70] + wire _T_837 = io_lsu_pkt_d_valid & _T_836; // @[el2_lsu_dccm_ctl.scala 199:44] + wire lsu_dccm_rden_d = _T_837 & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 199:191] + wire _T_838 = ld_single_ecc_error_lo_r_ff | ld_single_ecc_error_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 202:63] + wire _T_839 = ~lsu_double_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 202:96] + wire _T_841 = lsu_dccm_rden_d | io_dma_dccm_wen; // @[el2_lsu_dccm_ctl.scala 203:75] + wire _T_842 = _T_841 | io_ld_single_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 203:93] + wire _T_843 = ~_T_842; // @[el2_lsu_dccm_ctl.scala 203:57] + wire _T_846 = io_stbuf_addr_any[3:2] == io_lsu_addr_d[3:2]; // @[el2_lsu_dccm_ctl.scala 204:95] + wire _T_849 = io_stbuf_addr_any[3:2] == io_end_addr_d[3:2]; // @[el2_lsu_dccm_ctl.scala 205:76] + wire _T_850 = _T_846 | _T_849; // @[el2_lsu_dccm_ctl.scala 204:171] + wire _T_851 = ~_T_850; // @[el2_lsu_dccm_ctl.scala 204:24] + wire _T_852 = lsu_dccm_rden_d & _T_851; // @[el2_lsu_dccm_ctl.scala 204:22] + wire _T_853 = _T_843 | _T_852; // @[el2_lsu_dccm_ctl.scala 203:124] + wire _T_855 = io_dma_dccm_wen | io_lsu_stbuf_commit_any; // @[el2_lsu_dccm_ctl.scala 209:41] + wire [15:0] _T_862 = ld_single_ecc_error_lo_r_ff ? ld_sec_addr_lo_r_ff : ld_sec_addr_hi_r_ff; // @[el2_lsu_dccm_ctl.scala 213:8] + wire [15:0] _T_866 = io_dma_dccm_wen ? io_lsu_addr_d[15:0] : io_stbuf_addr_any; // @[el2_lsu_dccm_ctl.scala 214:8] + wire [15:0] _T_872 = ld_single_ecc_error_hi_r_ff ? ld_sec_addr_hi_r_ff : ld_sec_addr_lo_r_ff; // @[el2_lsu_dccm_ctl.scala 217:8] + wire [15:0] _T_876 = io_dma_dccm_wen ? io_end_addr_d : io_stbuf_addr_any; // @[el2_lsu_dccm_ctl.scala 218:8] wire [38:0] _T_884 = {io_sec_data_ecc_lo_r_ff,io_sec_data_lo_r_ff}; // @[Cat.scala 29:58] wire [38:0] _T_887 = {io_sec_data_ecc_hi_r_ff,io_sec_data_hi_r_ff}; // @[Cat.scala 29:58] - wire [38:0] _T_888 = ld_single_ecc_error_lo_r_ff ? _T_884 : _T_887; // @[el2_lsu_dccm_ctl.scala 222:8] + wire [38:0] _T_888 = ld_single_ecc_error_lo_r_ff ? _T_884 : _T_887; // @[el2_lsu_dccm_ctl.scala 224:8] wire [38:0] _T_892 = {io_dma_dccm_wdata_ecc_lo,io_dma_dccm_wdata_lo}; // @[Cat.scala 29:58] wire [38:0] _T_895 = {io_stbuf_ecc_any,io_stbuf_data_any}; // @[Cat.scala 29:58] - wire [38:0] _T_896 = io_dma_dccm_wen ? _T_892 : _T_895; // @[el2_lsu_dccm_ctl.scala 224:8] - wire [38:0] _T_906 = ld_single_ecc_error_hi_r_ff ? _T_887 : _T_884; // @[el2_lsu_dccm_ctl.scala 228:8] + wire [38:0] _T_896 = io_dma_dccm_wen ? _T_892 : _T_895; // @[el2_lsu_dccm_ctl.scala 226:8] + wire [38:0] _T_906 = ld_single_ecc_error_hi_r_ff ? _T_887 : _T_884; // @[el2_lsu_dccm_ctl.scala 230:8] wire [38:0] _T_910 = {io_dma_dccm_wdata_ecc_hi,io_dma_dccm_wdata_hi}; // @[Cat.scala 29:58] - wire [38:0] _T_914 = io_dma_dccm_wen ? _T_910 : _T_895; // @[el2_lsu_dccm_ctl.scala 230:8] + wire [38:0] _T_914 = io_dma_dccm_wen ? _T_910 : _T_895; // @[el2_lsu_dccm_ctl.scala 232:8] wire [3:0] _T_917 = io_lsu_pkt_m_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] wire [3:0] _T_919 = io_lsu_pkt_m_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_920 = _T_919 & 4'h1; // @[el2_lsu_dccm_ctl.scala 234:94] + wire [3:0] _T_920 = _T_919 & 4'h1; // @[el2_lsu_dccm_ctl.scala 236:94] wire [3:0] _T_922 = io_lsu_pkt_m_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_923 = _T_922 & 4'h3; // @[el2_lsu_dccm_ctl.scala 235:38] - wire [3:0] _T_924 = _T_920 | _T_923; // @[el2_lsu_dccm_ctl.scala 234:107] + wire [3:0] _T_923 = _T_922 & 4'h3; // @[el2_lsu_dccm_ctl.scala 237:38] + wire [3:0] _T_924 = _T_920 | _T_923; // @[el2_lsu_dccm_ctl.scala 236:107] wire [3:0] _T_926 = io_lsu_pkt_m_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_928 = _T_924 | _T_926; // @[el2_lsu_dccm_ctl.scala 235:51] - wire [3:0] store_byteen_m = _T_917 & _T_928; // @[el2_lsu_dccm_ctl.scala 234:58] + wire [3:0] _T_928 = _T_924 | _T_926; // @[el2_lsu_dccm_ctl.scala 237:51] + wire [3:0] store_byteen_m = _T_917 & _T_928; // @[el2_lsu_dccm_ctl.scala 236:58] wire [3:0] _T_930 = io_lsu_pkt_r_bits_store ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] wire [3:0] _T_932 = io_lsu_pkt_r_bits_by ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_933 = _T_932 & 4'h1; // @[el2_lsu_dccm_ctl.scala 238:94] + wire [3:0] _T_933 = _T_932 & 4'h1; // @[el2_lsu_dccm_ctl.scala 240:94] wire [3:0] _T_935 = io_lsu_pkt_r_bits_half ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_936 = _T_935 & 4'h3; // @[el2_lsu_dccm_ctl.scala 239:38] - wire [3:0] _T_937 = _T_933 | _T_936; // @[el2_lsu_dccm_ctl.scala 238:107] + wire [3:0] _T_936 = _T_935 & 4'h3; // @[el2_lsu_dccm_ctl.scala 241:38] + wire [3:0] _T_937 = _T_933 | _T_936; // @[el2_lsu_dccm_ctl.scala 240:107] wire [3:0] _T_939 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_941 = _T_937 | _T_939; // @[el2_lsu_dccm_ctl.scala 239:51] - wire [3:0] store_byteen_r = _T_930 & _T_941; // @[el2_lsu_dccm_ctl.scala 238:58] - wire [6:0] _GEN_44 = {{3'd0}, store_byteen_m}; // @[el2_lsu_dccm_ctl.scala 242:45] - wire [6:0] _T_944 = _GEN_44 << io_lsu_addr_m[1:0]; // @[el2_lsu_dccm_ctl.scala 242:45] - wire [6:0] _GEN_45 = {{3'd0}, store_byteen_r}; // @[el2_lsu_dccm_ctl.scala 244:45] - wire [6:0] _T_947 = _GEN_45 << io_lsu_addr_r[1:0]; // @[el2_lsu_dccm_ctl.scala 244:45] - wire _T_950 = io_stbuf_addr_any[15:2] == io_lsu_addr_m[15:2]; // @[el2_lsu_dccm_ctl.scala 247:67] - wire dccm_wr_bypass_d_m_lo = _T_950 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 247:101] - wire _T_953 = io_stbuf_addr_any[15:2] == io_end_addr_m[15:2]; // @[el2_lsu_dccm_ctl.scala 248:67] - wire dccm_wr_bypass_d_m_hi = _T_953 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 248:101] - wire _T_956 = io_stbuf_addr_any[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 250:67] - wire dccm_wr_bypass_d_r_lo = _T_956 & io_addr_in_dccm_r; // @[el2_lsu_dccm_ctl.scala 250:101] - wire _T_959 = io_stbuf_addr_any[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 251:67] - wire dccm_wr_bypass_d_r_hi = _T_959 & io_addr_in_dccm_r; // @[el2_lsu_dccm_ctl.scala 251:101] + wire [3:0] _T_941 = _T_937 | _T_939; // @[el2_lsu_dccm_ctl.scala 241:51] + wire [3:0] store_byteen_r = _T_930 & _T_941; // @[el2_lsu_dccm_ctl.scala 240:58] + wire [6:0] _GEN_44 = {{3'd0}, store_byteen_m}; // @[el2_lsu_dccm_ctl.scala 244:45] + wire [6:0] _T_944 = _GEN_44 << io_lsu_addr_m[1:0]; // @[el2_lsu_dccm_ctl.scala 244:45] + wire [6:0] _GEN_45 = {{3'd0}, store_byteen_r}; // @[el2_lsu_dccm_ctl.scala 246:45] + wire [6:0] _T_947 = _GEN_45 << io_lsu_addr_r[1:0]; // @[el2_lsu_dccm_ctl.scala 246:45] + wire _T_950 = io_stbuf_addr_any[15:2] == io_lsu_addr_m[15:2]; // @[el2_lsu_dccm_ctl.scala 249:67] + wire dccm_wr_bypass_d_m_lo = _T_950 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 249:101] + wire _T_953 = io_stbuf_addr_any[15:2] == io_end_addr_m[15:2]; // @[el2_lsu_dccm_ctl.scala 250:67] + wire dccm_wr_bypass_d_m_hi = _T_953 & io_addr_in_dccm_m; // @[el2_lsu_dccm_ctl.scala 250:101] + wire _T_956 = io_stbuf_addr_any[15:2] == io_lsu_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 252:67] + wire dccm_wr_bypass_d_r_lo = _T_956 & io_addr_in_dccm_r; // @[el2_lsu_dccm_ctl.scala 252:101] + wire _T_959 = io_stbuf_addr_any[15:2] == io_end_addr_r[15:2]; // @[el2_lsu_dccm_ctl.scala 253:67] + wire dccm_wr_bypass_d_r_hi = _T_959 & io_addr_in_dccm_r; // @[el2_lsu_dccm_ctl.scala 253:101] wire [63:0] _T_962 = {32'h0,io_store_data_m}; // @[Cat.scala 29:58] - wire [126:0] _GEN_47 = {{63'd0}, _T_962}; // @[el2_lsu_dccm_ctl.scala 280:72] - wire [126:0] _T_965 = _GEN_47 << _T_762; // @[el2_lsu_dccm_ctl.scala 280:72] - wire [63:0] store_data_pre_m = _T_965[63:0]; // @[el2_lsu_dccm_ctl.scala 280:29] - wire [31:0] store_data_hi_m = store_data_pre_m[63:32]; // @[el2_lsu_dccm_ctl.scala 281:48] - wire [31:0] store_data_lo_m = store_data_pre_m[31:0]; // @[el2_lsu_dccm_ctl.scala 282:48] - wire [7:0] store_byteen_ext_m = {{1'd0}, _T_944}; // @[el2_lsu_dccm_ctl.scala 242:22] - wire _T_971 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_lo; // @[el2_lsu_dccm_ctl.scala 283:211] - wire [7:0] _T_975 = _T_971 ? io_stbuf_data_any[7:0] : io_sec_data_lo_m[7:0]; // @[el2_lsu_dccm_ctl.scala 283:185] - wire [7:0] _T_976 = store_byteen_ext_m[0] ? store_data_lo_m[7:0] : _T_975; // @[el2_lsu_dccm_ctl.scala 283:120] + wire [126:0] _GEN_47 = {{63'd0}, _T_962}; // @[el2_lsu_dccm_ctl.scala 282:72] + wire [126:0] _T_965 = _GEN_47 << _T_762; // @[el2_lsu_dccm_ctl.scala 282:72] + wire [63:0] store_data_pre_m = _T_965[63:0]; // @[el2_lsu_dccm_ctl.scala 282:29] + wire [31:0] store_data_hi_m = store_data_pre_m[63:32]; // @[el2_lsu_dccm_ctl.scala 283:48] + wire [31:0] store_data_lo_m = store_data_pre_m[31:0]; // @[el2_lsu_dccm_ctl.scala 284:48] + wire [7:0] store_byteen_ext_m = {{1'd0}, _T_944}; // @[el2_lsu_dccm_ctl.scala 244:22] + wire _T_971 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_lo; // @[el2_lsu_dccm_ctl.scala 285:211] + wire [7:0] _T_975 = _T_971 ? io_stbuf_data_any[7:0] : io_sec_data_lo_m[7:0]; // @[el2_lsu_dccm_ctl.scala 285:185] + wire [7:0] _T_976 = store_byteen_ext_m[0] ? store_data_lo_m[7:0] : _T_975; // @[el2_lsu_dccm_ctl.scala 285:120] wire [7:0] _T_980 = {{4'd0}, _T_976[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_982 = {_T_976[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_984 = _T_982 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1822,8 +1822,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1002 = {_T_995[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1004 = _T_1002 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1005 = _T_1000 | _T_1004; // @[Bitwise.scala 103:39] - wire [7:0] _T_1013 = _T_971 ? io_stbuf_data_any[15:8] : io_sec_data_lo_m[15:8]; // @[el2_lsu_dccm_ctl.scala 283:185] - wire [7:0] _T_1014 = store_byteen_ext_m[1] ? store_data_lo_m[15:8] : _T_1013; // @[el2_lsu_dccm_ctl.scala 283:120] + wire [7:0] _T_1013 = _T_971 ? io_stbuf_data_any[15:8] : io_sec_data_lo_m[15:8]; // @[el2_lsu_dccm_ctl.scala 285:185] + wire [7:0] _T_1014 = store_byteen_ext_m[1] ? store_data_lo_m[15:8] : _T_1013; // @[el2_lsu_dccm_ctl.scala 285:120] wire [7:0] _T_1018 = {{4'd0}, _T_1014[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1020 = {_T_1014[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1022 = _T_1020 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1838,8 +1838,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1040 = {_T_1033[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1042 = _T_1040 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1043 = _T_1038 | _T_1042; // @[Bitwise.scala 103:39] - wire [7:0] _T_1051 = _T_971 ? io_stbuf_data_any[23:16] : io_sec_data_lo_m[23:16]; // @[el2_lsu_dccm_ctl.scala 283:185] - wire [7:0] _T_1052 = store_byteen_ext_m[2] ? store_data_lo_m[23:16] : _T_1051; // @[el2_lsu_dccm_ctl.scala 283:120] + wire [7:0] _T_1051 = _T_971 ? io_stbuf_data_any[23:16] : io_sec_data_lo_m[23:16]; // @[el2_lsu_dccm_ctl.scala 285:185] + wire [7:0] _T_1052 = store_byteen_ext_m[2] ? store_data_lo_m[23:16] : _T_1051; // @[el2_lsu_dccm_ctl.scala 285:120] wire [7:0] _T_1056 = {{4'd0}, _T_1052[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1058 = {_T_1052[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1060 = _T_1058 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1854,8 +1854,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1078 = {_T_1071[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1080 = _T_1078 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1081 = _T_1076 | _T_1080; // @[Bitwise.scala 103:39] - wire [7:0] _T_1089 = _T_971 ? io_stbuf_data_any[31:24] : io_sec_data_lo_m[31:24]; // @[el2_lsu_dccm_ctl.scala 283:185] - wire [7:0] _T_1090 = store_byteen_ext_m[3] ? store_data_lo_m[31:24] : _T_1089; // @[el2_lsu_dccm_ctl.scala 283:120] + wire [7:0] _T_1089 = _T_971 ? io_stbuf_data_any[31:24] : io_sec_data_lo_m[31:24]; // @[el2_lsu_dccm_ctl.scala 285:185] + wire [7:0] _T_1090 = store_byteen_ext_m[3] ? store_data_lo_m[31:24] : _T_1089; // @[el2_lsu_dccm_ctl.scala 285:120] wire [7:0] _T_1094 = {{4'd0}, _T_1090[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1096 = {_T_1090[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1098 = _T_1096 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1894,10 +1894,10 @@ module el2_lsu_dccm_ctl( wire [31:0] _T_1167 = _GEN_59 & 32'h55555555; // @[Bitwise.scala 103:31] wire [31:0] _T_1169 = {_T_1162[30:0], 1'h0}; // @[Bitwise.scala 103:65] wire [31:0] _T_1171 = _T_1169 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - reg [31:0] _T_1173; // @[el2_lsu_dccm_ctl.scala 283:72] - wire _T_1177 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_hi; // @[el2_lsu_dccm_ctl.scala 284:211] - wire [7:0] _T_1181 = _T_1177 ? io_stbuf_data_any[7:0] : io_sec_data_hi_m[7:0]; // @[el2_lsu_dccm_ctl.scala 284:185] - wire [7:0] _T_1182 = store_byteen_ext_m[4] ? store_data_hi_m[7:0] : _T_1181; // @[el2_lsu_dccm_ctl.scala 284:120] + reg [31:0] _T_1173; // @[el2_lsu_dccm_ctl.scala 285:72] + wire _T_1177 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_m_hi; // @[el2_lsu_dccm_ctl.scala 286:211] + wire [7:0] _T_1181 = _T_1177 ? io_stbuf_data_any[7:0] : io_sec_data_hi_m[7:0]; // @[el2_lsu_dccm_ctl.scala 286:185] + wire [7:0] _T_1182 = store_byteen_ext_m[4] ? store_data_hi_m[7:0] : _T_1181; // @[el2_lsu_dccm_ctl.scala 286:120] wire [7:0] _T_1186 = {{4'd0}, _T_1182[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1188 = {_T_1182[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1190 = _T_1188 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1912,8 +1912,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1208 = {_T_1201[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1210 = _T_1208 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1211 = _T_1206 | _T_1210; // @[Bitwise.scala 103:39] - wire [7:0] _T_1219 = _T_1177 ? io_stbuf_data_any[15:8] : io_sec_data_hi_m[15:8]; // @[el2_lsu_dccm_ctl.scala 284:185] - wire [7:0] _T_1220 = store_byteen_ext_m[5] ? store_data_hi_m[15:8] : _T_1219; // @[el2_lsu_dccm_ctl.scala 284:120] + wire [7:0] _T_1219 = _T_1177 ? io_stbuf_data_any[15:8] : io_sec_data_hi_m[15:8]; // @[el2_lsu_dccm_ctl.scala 286:185] + wire [7:0] _T_1220 = store_byteen_ext_m[5] ? store_data_hi_m[15:8] : _T_1219; // @[el2_lsu_dccm_ctl.scala 286:120] wire [7:0] _T_1224 = {{4'd0}, _T_1220[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1226 = {_T_1220[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1228 = _T_1226 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1928,8 +1928,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1246 = {_T_1239[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1248 = _T_1246 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1249 = _T_1244 | _T_1248; // @[Bitwise.scala 103:39] - wire [7:0] _T_1257 = _T_1177 ? io_stbuf_data_any[23:16] : io_sec_data_hi_m[23:16]; // @[el2_lsu_dccm_ctl.scala 284:185] - wire [7:0] _T_1258 = store_byteen_ext_m[6] ? store_data_hi_m[23:16] : _T_1257; // @[el2_lsu_dccm_ctl.scala 284:120] + wire [7:0] _T_1257 = _T_1177 ? io_stbuf_data_any[23:16] : io_sec_data_hi_m[23:16]; // @[el2_lsu_dccm_ctl.scala 286:185] + wire [7:0] _T_1258 = store_byteen_ext_m[6] ? store_data_hi_m[23:16] : _T_1257; // @[el2_lsu_dccm_ctl.scala 286:120] wire [7:0] _T_1262 = {{4'd0}, _T_1258[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1264 = {_T_1258[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1266 = _T_1264 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1944,8 +1944,8 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1284 = {_T_1277[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1286 = _T_1284 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1287 = _T_1282 | _T_1286; // @[Bitwise.scala 103:39] - wire [7:0] _T_1295 = _T_1177 ? io_stbuf_data_any[31:24] : io_sec_data_hi_m[31:24]; // @[el2_lsu_dccm_ctl.scala 284:185] - wire [7:0] _T_1296 = store_byteen_ext_m[7] ? store_data_hi_m[31:24] : _T_1295; // @[el2_lsu_dccm_ctl.scala 284:120] + wire [7:0] _T_1295 = _T_1177 ? io_stbuf_data_any[31:24] : io_sec_data_hi_m[31:24]; // @[el2_lsu_dccm_ctl.scala 286:185] + wire [7:0] _T_1296 = store_byteen_ext_m[7] ? store_data_hi_m[31:24] : _T_1295; // @[el2_lsu_dccm_ctl.scala 286:120] wire [7:0] _T_1300 = {{4'd0}, _T_1296[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1302 = {_T_1296[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1304 = _T_1302 & 8'hf0; // @[Bitwise.scala 103:75] @@ -1984,12 +1984,12 @@ module el2_lsu_dccm_ctl( wire [31:0] _T_1373 = _GEN_71 & 32'h55555555; // @[Bitwise.scala 103:31] wire [31:0] _T_1375 = {_T_1368[30:0], 1'h0}; // @[Bitwise.scala 103:65] wire [31:0] _T_1377 = _T_1375 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - reg [31:0] _T_1379; // @[el2_lsu_dccm_ctl.scala 284:72] - wire _T_1380 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_lo; // @[el2_lsu_dccm_ctl.scala 285:105] - wire [7:0] store_byteen_ext_r = {{1'd0}, _T_947}; // @[el2_lsu_dccm_ctl.scala 244:22] - wire _T_1382 = ~store_byteen_ext_r[0]; // @[el2_lsu_dccm_ctl.scala 285:131] - wire _T_1383 = _T_1380 & _T_1382; // @[el2_lsu_dccm_ctl.scala 285:129] - wire [7:0] _T_1387 = _T_1383 ? io_stbuf_data_any[7:0] : io_store_data_lo_r[7:0]; // @[el2_lsu_dccm_ctl.scala 285:79] + reg [31:0] _T_1379; // @[el2_lsu_dccm_ctl.scala 286:72] + wire _T_1380 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_lo; // @[el2_lsu_dccm_ctl.scala 287:105] + wire [7:0] store_byteen_ext_r = {{1'd0}, _T_947}; // @[el2_lsu_dccm_ctl.scala 246:22] + wire _T_1382 = ~store_byteen_ext_r[0]; // @[el2_lsu_dccm_ctl.scala 287:131] + wire _T_1383 = _T_1380 & _T_1382; // @[el2_lsu_dccm_ctl.scala 287:129] + wire [7:0] _T_1387 = _T_1383 ? io_stbuf_data_any[7:0] : io_store_data_lo_r[7:0]; // @[el2_lsu_dccm_ctl.scala 287:79] wire [7:0] _T_1391 = {{4'd0}, _T_1387[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1393 = {_T_1387[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1395 = _T_1393 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2004,9 +2004,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1413 = {_T_1406[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1415 = _T_1413 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1416 = _T_1411 | _T_1415; // @[Bitwise.scala 103:39] - wire _T_1419 = ~store_byteen_ext_r[1]; // @[el2_lsu_dccm_ctl.scala 285:131] - wire _T_1420 = _T_1380 & _T_1419; // @[el2_lsu_dccm_ctl.scala 285:129] - wire [7:0] _T_1424 = _T_1420 ? io_stbuf_data_any[15:8] : io_store_data_lo_r[15:8]; // @[el2_lsu_dccm_ctl.scala 285:79] + wire _T_1419 = ~store_byteen_ext_r[1]; // @[el2_lsu_dccm_ctl.scala 287:131] + wire _T_1420 = _T_1380 & _T_1419; // @[el2_lsu_dccm_ctl.scala 287:129] + wire [7:0] _T_1424 = _T_1420 ? io_stbuf_data_any[15:8] : io_store_data_lo_r[15:8]; // @[el2_lsu_dccm_ctl.scala 287:79] wire [7:0] _T_1428 = {{4'd0}, _T_1424[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1430 = {_T_1424[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1432 = _T_1430 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2021,9 +2021,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1450 = {_T_1443[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1452 = _T_1450 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1453 = _T_1448 | _T_1452; // @[Bitwise.scala 103:39] - wire _T_1456 = ~store_byteen_ext_r[2]; // @[el2_lsu_dccm_ctl.scala 285:131] - wire _T_1457 = _T_1380 & _T_1456; // @[el2_lsu_dccm_ctl.scala 285:129] - wire [7:0] _T_1461 = _T_1457 ? io_stbuf_data_any[23:16] : io_store_data_lo_r[23:16]; // @[el2_lsu_dccm_ctl.scala 285:79] + wire _T_1456 = ~store_byteen_ext_r[2]; // @[el2_lsu_dccm_ctl.scala 287:131] + wire _T_1457 = _T_1380 & _T_1456; // @[el2_lsu_dccm_ctl.scala 287:129] + wire [7:0] _T_1461 = _T_1457 ? io_stbuf_data_any[23:16] : io_store_data_lo_r[23:16]; // @[el2_lsu_dccm_ctl.scala 287:79] wire [7:0] _T_1465 = {{4'd0}, _T_1461[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1467 = {_T_1461[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1469 = _T_1467 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2038,9 +2038,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1487 = {_T_1480[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1489 = _T_1487 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1490 = _T_1485 | _T_1489; // @[Bitwise.scala 103:39] - wire _T_1493 = ~store_byteen_ext_r[3]; // @[el2_lsu_dccm_ctl.scala 285:131] - wire _T_1494 = _T_1380 & _T_1493; // @[el2_lsu_dccm_ctl.scala 285:129] - wire [7:0] _T_1498 = _T_1494 ? io_stbuf_data_any[31:24] : io_store_data_lo_r[31:24]; // @[el2_lsu_dccm_ctl.scala 285:79] + wire _T_1493 = ~store_byteen_ext_r[3]; // @[el2_lsu_dccm_ctl.scala 287:131] + wire _T_1494 = _T_1380 & _T_1493; // @[el2_lsu_dccm_ctl.scala 287:129] + wire [7:0] _T_1498 = _T_1494 ? io_stbuf_data_any[31:24] : io_store_data_lo_r[31:24]; // @[el2_lsu_dccm_ctl.scala 287:79] wire [7:0] _T_1502 = {{4'd0}, _T_1498[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1504 = {_T_1498[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1506 = _T_1504 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2079,10 +2079,10 @@ module el2_lsu_dccm_ctl( wire [31:0] _T_1575 = _GEN_83 & 32'h55555555; // @[Bitwise.scala 103:31] wire [31:0] _T_1577 = {_T_1570[30:0], 1'h0}; // @[Bitwise.scala 103:65] wire [31:0] _T_1579 = _T_1577 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] - wire _T_1581 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_hi; // @[el2_lsu_dccm_ctl.scala 286:105] - wire _T_1583 = ~store_byteen_ext_r[4]; // @[el2_lsu_dccm_ctl.scala 286:131] - wire _T_1584 = _T_1581 & _T_1583; // @[el2_lsu_dccm_ctl.scala 286:129] - wire [7:0] _T_1588 = _T_1584 ? io_stbuf_data_any[7:0] : io_store_data_hi_r[7:0]; // @[el2_lsu_dccm_ctl.scala 286:79] + wire _T_1581 = io_lsu_stbuf_commit_any & dccm_wr_bypass_d_r_hi; // @[el2_lsu_dccm_ctl.scala 288:105] + wire _T_1583 = ~store_byteen_ext_r[4]; // @[el2_lsu_dccm_ctl.scala 288:131] + wire _T_1584 = _T_1581 & _T_1583; // @[el2_lsu_dccm_ctl.scala 288:129] + wire [7:0] _T_1588 = _T_1584 ? io_stbuf_data_any[7:0] : io_store_data_hi_r[7:0]; // @[el2_lsu_dccm_ctl.scala 288:79] wire [7:0] _T_1592 = {{4'd0}, _T_1588[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1594 = {_T_1588[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1596 = _T_1594 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2097,9 +2097,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1614 = {_T_1607[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1616 = _T_1614 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1617 = _T_1612 | _T_1616; // @[Bitwise.scala 103:39] - wire _T_1620 = ~store_byteen_ext_r[5]; // @[el2_lsu_dccm_ctl.scala 286:131] - wire _T_1621 = _T_1581 & _T_1620; // @[el2_lsu_dccm_ctl.scala 286:129] - wire [7:0] _T_1625 = _T_1621 ? io_stbuf_data_any[15:8] : io_store_data_hi_r[15:8]; // @[el2_lsu_dccm_ctl.scala 286:79] + wire _T_1620 = ~store_byteen_ext_r[5]; // @[el2_lsu_dccm_ctl.scala 288:131] + wire _T_1621 = _T_1581 & _T_1620; // @[el2_lsu_dccm_ctl.scala 288:129] + wire [7:0] _T_1625 = _T_1621 ? io_stbuf_data_any[15:8] : io_store_data_hi_r[15:8]; // @[el2_lsu_dccm_ctl.scala 288:79] wire [7:0] _T_1629 = {{4'd0}, _T_1625[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1631 = {_T_1625[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1633 = _T_1631 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2114,9 +2114,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1651 = {_T_1644[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1653 = _T_1651 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1654 = _T_1649 | _T_1653; // @[Bitwise.scala 103:39] - wire _T_1657 = ~store_byteen_ext_r[6]; // @[el2_lsu_dccm_ctl.scala 286:131] - wire _T_1658 = _T_1581 & _T_1657; // @[el2_lsu_dccm_ctl.scala 286:129] - wire [7:0] _T_1662 = _T_1658 ? io_stbuf_data_any[23:16] : io_store_data_hi_r[23:16]; // @[el2_lsu_dccm_ctl.scala 286:79] + wire _T_1657 = ~store_byteen_ext_r[6]; // @[el2_lsu_dccm_ctl.scala 288:131] + wire _T_1658 = _T_1581 & _T_1657; // @[el2_lsu_dccm_ctl.scala 288:129] + wire [7:0] _T_1662 = _T_1658 ? io_stbuf_data_any[23:16] : io_store_data_hi_r[23:16]; // @[el2_lsu_dccm_ctl.scala 288:79] wire [7:0] _T_1666 = {{4'd0}, _T_1662[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1668 = {_T_1662[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1670 = _T_1668 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2131,9 +2131,9 @@ module el2_lsu_dccm_ctl( wire [7:0] _T_1688 = {_T_1681[6:0], 1'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1690 = _T_1688 & 8'haa; // @[Bitwise.scala 103:75] wire [7:0] _T_1691 = _T_1686 | _T_1690; // @[Bitwise.scala 103:39] - wire _T_1694 = ~store_byteen_ext_r[7]; // @[el2_lsu_dccm_ctl.scala 286:131] - wire _T_1695 = _T_1581 & _T_1694; // @[el2_lsu_dccm_ctl.scala 286:129] - wire [7:0] _T_1699 = _T_1695 ? io_stbuf_data_any[31:24] : io_store_data_hi_r[31:24]; // @[el2_lsu_dccm_ctl.scala 286:79] + wire _T_1694 = ~store_byteen_ext_r[7]; // @[el2_lsu_dccm_ctl.scala 288:131] + wire _T_1695 = _T_1581 & _T_1694; // @[el2_lsu_dccm_ctl.scala 288:129] + wire [7:0] _T_1699 = _T_1695 ? io_stbuf_data_any[31:24] : io_store_data_hi_r[31:24]; // @[el2_lsu_dccm_ctl.scala 288:79] wire [7:0] _T_1703 = {{4'd0}, _T_1699[7:4]}; // @[Bitwise.scala 103:31] wire [7:0] _T_1705 = {_T_1699[3:0], 4'h0}; // @[Bitwise.scala 103:65] wire [7:0] _T_1707 = _T_1705 & 8'hf0; // @[Bitwise.scala 103:75] @@ -2173,9 +2173,9 @@ module el2_lsu_dccm_ctl( wire [31:0] _T_1778 = {_T_1771[30:0], 1'h0}; // @[Bitwise.scala 103:65] wire [31:0] _T_1780 = _T_1778 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] wire [63:0] _T_1784 = {io_store_data_hi_r,io_store_data_lo_r}; // @[Cat.scala 29:58] - wire [3:0] _GEN_96 = {{2'd0}, io_lsu_addr_r[1:0]}; // @[el2_lsu_dccm_ctl.scala 287:94] - wire [5:0] _T_1786 = 4'h8 * _GEN_96; // @[el2_lsu_dccm_ctl.scala 287:94] - wire [63:0] _T_1787 = _T_1784 >> _T_1786; // @[el2_lsu_dccm_ctl.scala 287:88] + wire [3:0] _GEN_96 = {{2'd0}, io_lsu_addr_r[1:0]}; // @[el2_lsu_dccm_ctl.scala 289:94] + wire [5:0] _T_1786 = 4'h8 * _GEN_96; // @[el2_lsu_dccm_ctl.scala 289:94] + wire [63:0] _T_1787 = _T_1784 >> _T_1786; // @[el2_lsu_dccm_ctl.scala 289:88] wire [7:0] _T_1790 = store_byteen_r[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [7:0] _T_1793 = store_byteen_r[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [7:0] _T_1796 = store_byteen_r[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] @@ -2205,17 +2205,17 @@ module el2_lsu_dccm_ctl( wire [31:0] _T_1849 = {_T_1842[30:0], 1'h0}; // @[Bitwise.scala 103:65] wire [31:0] _T_1851 = _T_1849 & 32'haaaaaaaa; // @[Bitwise.scala 103:75] wire [31:0] _T_1852 = _T_1847 | _T_1851; // @[Bitwise.scala 103:39] - wire [63:0] _GEN_101 = {{32'd0}, _T_1852}; // @[el2_lsu_dccm_ctl.scala 287:115] - wire [63:0] _T_1853 = _T_1787 & _GEN_101; // @[el2_lsu_dccm_ctl.scala 287:115] - wire _T_1858 = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_store; // @[el2_lsu_dccm_ctl.scala 294:50] - wire _T_1859 = _T_1858 & io_addr_in_pic_r; // @[el2_lsu_dccm_ctl.scala 294:76] - wire _T_1860 = _T_1859 & io_lsu_commit_r; // @[el2_lsu_dccm_ctl.scala 294:95] - wire _T_1862 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_load; // @[el2_lsu_dccm_ctl.scala 295:50] - wire _T_1864 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 296:50] + wire [63:0] _GEN_101 = {{32'd0}, _T_1852}; // @[el2_lsu_dccm_ctl.scala 289:115] + wire [63:0] _T_1853 = _T_1787 & _GEN_101; // @[el2_lsu_dccm_ctl.scala 289:115] + wire _T_1858 = io_lsu_pkt_r_valid & io_lsu_pkt_r_bits_store; // @[el2_lsu_dccm_ctl.scala 296:58] + wire _T_1859 = _T_1858 & io_addr_in_pic_r; // @[el2_lsu_dccm_ctl.scala 296:84] + wire _T_1860 = _T_1859 & io_lsu_commit_r; // @[el2_lsu_dccm_ctl.scala 296:103] + wire _T_1862 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_load; // @[el2_lsu_dccm_ctl.scala 297:58] + wire _T_1864 = io_lsu_pkt_d_valid & io_lsu_pkt_d_bits_store; // @[el2_lsu_dccm_ctl.scala 298:58] wire [31:0] _T_1868 = {17'h0,io_lsu_addr_d[14:0]}; // @[Cat.scala 29:58] - wire [14:0] _T_1874 = io_dma_pic_wen ? io_dma_mem_addr[14:0] : io_lsu_addr_r[14:0]; // @[el2_lsu_dccm_ctl.scala 298:85] + wire [14:0] _T_1874 = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_addr[14:0] : io_lsu_addr_r[14:0]; // @[el2_lsu_dccm_ctl.scala 300:93] wire [31:0] _T_1875 = {17'h0,_T_1874}; // @[Cat.scala 29:58] - reg _T_1882; // @[el2_lsu_dccm_ctl.scala 303:61] + reg _T_1882; // @[el2_lsu_dccm_ctl.scala 305:61] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -2228,40 +2228,40 @@ module el2_lsu_dccm_ctl( .io_en(rvclkhdr_1_io_en), .io_scan_mode(rvclkhdr_1_io_scan_mode) ); - assign io_lsu_ld_data_corr_r = _T_2[31:0]; // @[el2_lsu_dccm_ctl.scala 171:28] - assign io_dccm_rdata_hi_m = io_dccm_rd_data_hi[31:0]; // @[el2_lsu_dccm_ctl.scala 290:27] - assign io_dccm_rdata_lo_m = io_dccm_rd_data_lo[31:0]; // @[el2_lsu_dccm_ctl.scala 289:27] - assign io_dccm_data_ecc_hi_m = io_dccm_rd_data_hi[38:32]; // @[el2_lsu_dccm_ctl.scala 292:27] - assign io_dccm_data_ecc_lo_m = io_dccm_rd_data_lo[38:32]; // @[el2_lsu_dccm_ctl.scala 291:27] - assign io_lsu_ld_data_m = _T_763[31:0]; // @[el2_lsu_dccm_ctl.scala 174:28] - assign io_store_data_hi_r = _T_1379; // @[el2_lsu_dccm_ctl.scala 284:29] - assign io_store_data_lo_r = _T_1173; // @[el2_lsu_dccm_ctl.scala 283:29] - assign io_store_datafn_hi_r = _T_1776 | _T_1780; // @[el2_lsu_dccm_ctl.scala 286:29] - assign io_store_datafn_lo_r = _T_1575 | _T_1579; // @[el2_lsu_dccm_ctl.scala 285:29] - assign io_store_data_r = _T_1853[31:0]; // @[el2_lsu_dccm_ctl.scala 287:29] - assign io_ld_single_ecc_error_r = _T_815 & _T_816; // @[el2_lsu_dccm_ctl.scala 187:34] - assign io_ld_single_ecc_error_r_ff = _T_838 & _T_839; // @[el2_lsu_dccm_ctl.scala 200:31] - assign io_picm_mask_data_m = picm_rd_data_m[31:0]; // @[el2_lsu_dccm_ctl.scala 299:27] - assign io_lsu_stbuf_commit_any = io_stbuf_reqvld_any & _T_853; // @[el2_lsu_dccm_ctl.scala 201:31] - assign io_lsu_dccm_rden_m = _T_1882; // @[el2_lsu_dccm_ctl.scala 303:24] - assign io_dccm_dma_rvalid = _T & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 161:28] - assign io_dccm_dma_ecc_error = io_lsu_double_ecc_error_m; // @[el2_lsu_dccm_ctl.scala 162:28] - assign io_dccm_dma_rtag = io_dma_mem_tag_m; // @[el2_lsu_dccm_ctl.scala 164:28] - assign io_dccm_dma_rdata = _T_376 | _T_380; // @[el2_lsu_dccm_ctl.scala 163:28] - assign io_dccm_wren = _T_855 | io_ld_single_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 207:22] - assign io_dccm_rden = lsu_dccm_rden_d & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 208:22] - assign io_dccm_wr_addr_lo = io_ld_single_ecc_error_r_ff ? _T_862 : _T_866; // @[el2_lsu_dccm_ctl.scala 210:22] - assign io_dccm_wr_data_lo = io_ld_single_ecc_error_r_ff ? _T_888 : _T_896; // @[el2_lsu_dccm_ctl.scala 221:22] - assign io_dccm_rd_addr_lo = io_lsu_addr_d[15:0]; // @[el2_lsu_dccm_ctl.scala 218:22] - assign io_dccm_wr_addr_hi = io_ld_single_ecc_error_r_ff ? _T_872 : _T_876; // @[el2_lsu_dccm_ctl.scala 214:22] - assign io_dccm_wr_data_hi = io_ld_single_ecc_error_r_ff ? _T_906 : _T_914; // @[el2_lsu_dccm_ctl.scala 227:22] - assign io_dccm_rd_addr_hi = io_end_addr_d; // @[el2_lsu_dccm_ctl.scala 219:22] - assign io_picm_wren = _T_1860 | io_dma_pic_wen; // @[el2_lsu_dccm_ctl.scala 294:27] - assign io_picm_rden = _T_1862 & io_addr_in_pic_d; // @[el2_lsu_dccm_ctl.scala 295:27] - assign io_picm_mken = _T_1864 & io_addr_in_pic_d; // @[el2_lsu_dccm_ctl.scala 296:27] - assign io_picm_rdaddr = 32'hf00c0000 | _T_1868; // @[el2_lsu_dccm_ctl.scala 297:27] - assign io_picm_wraddr = 32'hf00c0000 | _T_1875; // @[el2_lsu_dccm_ctl.scala 298:27] - assign io_picm_wr_data = io_dma_pic_wen ? io_dma_mem_wdata[31:0] : io_store_datafn_lo_r; // @[el2_lsu_dccm_ctl.scala 300:27] + assign io_lsu_ld_data_corr_r = _T_2[31:0]; // @[el2_lsu_dccm_ctl.scala 173:28] + assign io_dccm_rdata_hi_m = io_dccm_rd_data_hi[31:0]; // @[el2_lsu_dccm_ctl.scala 292:27] + assign io_dccm_rdata_lo_m = io_dccm_rd_data_lo[31:0]; // @[el2_lsu_dccm_ctl.scala 291:27] + assign io_dccm_data_ecc_hi_m = io_dccm_rd_data_hi[38:32]; // @[el2_lsu_dccm_ctl.scala 294:27] + assign io_dccm_data_ecc_lo_m = io_dccm_rd_data_lo[38:32]; // @[el2_lsu_dccm_ctl.scala 293:27] + assign io_lsu_ld_data_m = _T_763[31:0]; // @[el2_lsu_dccm_ctl.scala 176:28] + assign io_store_data_hi_r = _T_1379; // @[el2_lsu_dccm_ctl.scala 286:29] + assign io_store_data_lo_r = _T_1173; // @[el2_lsu_dccm_ctl.scala 285:29] + assign io_store_datafn_hi_r = _T_1776 | _T_1780; // @[el2_lsu_dccm_ctl.scala 288:29] + assign io_store_datafn_lo_r = _T_1575 | _T_1579; // @[el2_lsu_dccm_ctl.scala 287:29] + assign io_store_data_r = _T_1853[31:0]; // @[el2_lsu_dccm_ctl.scala 289:29] + assign io_ld_single_ecc_error_r = _T_815 & _T_816; // @[el2_lsu_dccm_ctl.scala 189:34] + assign io_ld_single_ecc_error_r_ff = _T_838 & _T_839; // @[el2_lsu_dccm_ctl.scala 202:31] + assign io_picm_mask_data_m = picm_rd_data_m[31:0]; // @[el2_lsu_dccm_ctl.scala 301:27] + assign io_lsu_stbuf_commit_any = io_stbuf_reqvld_any & _T_853; // @[el2_lsu_dccm_ctl.scala 203:31] + assign io_lsu_dccm_rden_m = _T_1882; // @[el2_lsu_dccm_ctl.scala 305:24] + assign io_dma_dccm_ctl_dccm_dma_rvalid = _T & io_lsu_pkt_m_bits_dma; // @[el2_lsu_dccm_ctl.scala 163:41] + assign io_dma_dccm_ctl_dccm_dma_ecc_error = io_lsu_double_ecc_error_m; // @[el2_lsu_dccm_ctl.scala 164:41] + assign io_dma_dccm_ctl_dccm_dma_rtag = io_dma_mem_tag_m; // @[el2_lsu_dccm_ctl.scala 166:41] + assign io_dma_dccm_ctl_dccm_dma_rdata = _T_376 | _T_380; // @[el2_lsu_dccm_ctl.scala 165:41] + assign io_dccm_wren = _T_855 | io_ld_single_ecc_error_r_ff; // @[el2_lsu_dccm_ctl.scala 209:22] + assign io_dccm_rden = lsu_dccm_rden_d & io_addr_in_dccm_d; // @[el2_lsu_dccm_ctl.scala 210:22] + assign io_dccm_wr_addr_lo = io_ld_single_ecc_error_r_ff ? _T_862 : _T_866; // @[el2_lsu_dccm_ctl.scala 212:22] + assign io_dccm_wr_data_lo = io_ld_single_ecc_error_r_ff ? _T_888 : _T_896; // @[el2_lsu_dccm_ctl.scala 223:22] + assign io_dccm_rd_addr_lo = io_lsu_addr_d[15:0]; // @[el2_lsu_dccm_ctl.scala 220:22] + assign io_dccm_wr_addr_hi = io_ld_single_ecc_error_r_ff ? _T_872 : _T_876; // @[el2_lsu_dccm_ctl.scala 216:22] + assign io_dccm_wr_data_hi = io_ld_single_ecc_error_r_ff ? _T_906 : _T_914; // @[el2_lsu_dccm_ctl.scala 229:22] + assign io_dccm_rd_addr_hi = io_end_addr_d; // @[el2_lsu_dccm_ctl.scala 221:22] + assign io_lsu_pic_picm_wren = _T_1860 | io_dma_pic_wen; // @[el2_lsu_dccm_ctl.scala 296:35] + assign io_lsu_pic_picm_rden = _T_1862 & io_addr_in_pic_d; // @[el2_lsu_dccm_ctl.scala 297:35] + assign io_lsu_pic_picm_mken = _T_1864 & io_addr_in_pic_d; // @[el2_lsu_dccm_ctl.scala 298:35] + assign io_lsu_pic_picm_rdaddr = 32'hf00c0000 | _T_1868; // @[el2_lsu_dccm_ctl.scala 299:35] + assign io_lsu_pic_picm_wraddr = 32'hf00c0000 | _T_1875; // @[el2_lsu_dccm_ctl.scala 300:35] + assign io_lsu_pic_picm_wr_data = io_dma_pic_wen ? io_dma_dccm_ctl_dma_mem_wdata[31:0] : io_store_datafn_lo_r; // @[el2_lsu_dccm_ctl.scala 302:35] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = io_ld_single_ecc_error_r; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -5166,14 +5166,6 @@ module el2_lsu_bus_buffer( input io_ldst_dual_m, input io_ldst_dual_r, input [7:0] io_ldst_byteen_ext_m, - input io_lsu_axi_wready, - input io_lsu_axi_bvalid, - input [1:0] io_lsu_axi_bresp, - input [2:0] io_lsu_axi_bid, - input io_lsu_axi_arready, - input io_lsu_axi_rvalid, - input [2:0] io_lsu_axi_rid, - input [63:0] io_lsu_axi_rdata, input io_lsu_bus_clk_en, input io_lsu_bus_clk_en_q, output io_lsu_busreq_r, @@ -5199,24 +5191,33 @@ module el2_lsu_bus_buffer( output io_lsu_pmu_bus_misaligned, output io_lsu_pmu_bus_error, output io_lsu_pmu_bus_busy, - output io_lsu_axi_awvalid, - input io_lsu_axi_awready, - output [2:0] io_lsu_axi_awid, - output [31:0] io_lsu_axi_awaddr, - output [3:0] io_lsu_axi_awregion, - output [2:0] io_lsu_axi_awsize, - output [3:0] io_lsu_axi_awcache, - output io_lsu_axi_wvalid, - output [63:0] io_lsu_axi_wdata, - output [7:0] io_lsu_axi_wstrb, - output io_lsu_axi_bready, - output io_lsu_axi_arvalid, - output [2:0] io_lsu_axi_arid, - output [31:0] io_lsu_axi_araddr, - output [3:0] io_lsu_axi_arregion, - output [2:0] io_lsu_axi_arsize, - output [3:0] io_lsu_axi_arcache, - output io_lsu_axi_rready + output io_axi_wchannel_lsu_axi_awvalid, + input io_axi_wchannel_lsu_axi_awready, + output [2:0] io_axi_wchannel_lsu_axi_awid, + output [31:0] io_axi_wchannel_lsu_axi_awaddr, + output [3:0] io_axi_wchannel_lsu_axi_awregion, + output [2:0] io_axi_wchannel_lsu_axi_awsize, + output [3:0] io_axi_wchannel_lsu_axi_awcache, + output io_axi_wchannel_lsu_axi_wvalid, + input io_axi_wchannel_lsu_axi_wready, + output [63:0] io_axi_wchannel_lsu_axi_wdata, + output [7:0] io_axi_wchannel_lsu_axi_wstrb, + input io_axi_wchannel_lsu_axi_bvalid, + output io_axi_wchannel_lsu_axi_bready, + input [1:0] io_axi_wchannel_lsu_axi_bresp, + input [2:0] io_axi_wchannel_lsu_axi_bid, + output io_axi_rchannel_lsu_axi_arvalid, + input io_axi_rchannel_lsu_axi_arready, + output [2:0] io_axi_rchannel_lsu_axi_arid, + output [31:0] io_axi_rchannel_lsu_axi_araddr, + output [3:0] io_axi_rchannel_lsu_axi_arregion, + output [2:0] io_axi_rchannel_lsu_axi_arsize, + output [3:0] io_axi_rchannel_lsu_axi_arcache, + input io_axi_rchannel_lsu_axi_rvalid, + output io_axi_rchannel_lsu_axi_rready, + input [63:0] io_axi_rchannel_lsu_axi_rdata, + input [1:0] io_axi_rchannel_lsu_axi_rresp, + input [2:0] io_axi_rchannel_lsu_axi_rid ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -5375,463 +5376,463 @@ module el2_lsu_bus_buffer( wire rvclkhdr_11_io_clk; // @[el2_lib.scala 508:23] wire rvclkhdr_11_io_en; // @[el2_lib.scala 508:23] wire rvclkhdr_11_io_scan_mode; // @[el2_lib.scala 508:23] - wire [3:0] ldst_byteen_hi_m = io_ldst_byteen_ext_m[7:4]; // @[el2_lsu_bus_buffer.scala 127:46] - wire [3:0] ldst_byteen_lo_m = io_ldst_byteen_ext_m[3:0]; // @[el2_lsu_bus_buffer.scala 128:46] + wire [3:0] ldst_byteen_hi_m = io_ldst_byteen_ext_m[7:4]; // @[el2_lsu_bus_buffer.scala 134:46] + wire [3:0] ldst_byteen_lo_m = io_ldst_byteen_ext_m[3:0]; // @[el2_lsu_bus_buffer.scala 135:46] reg [31:0] buf_addr_0; // @[el2_lib.scala 514:16] - wire _T_2 = io_lsu_addr_m[31:2] == buf_addr_0[31:2]; // @[el2_lsu_bus_buffer.scala 130:74] + wire _T_2 = io_lsu_addr_m[31:2] == buf_addr_0[31:2]; // @[el2_lsu_bus_buffer.scala 137:74] reg _T_4360; // @[Reg.scala 27:20] reg _T_4357; // @[Reg.scala 27:20] reg _T_4354; // @[Reg.scala 27:20] reg _T_4351; // @[Reg.scala 27:20] wire [3:0] buf_write = {_T_4360,_T_4357,_T_4354,_T_4351}; // @[Cat.scala 29:58] - wire _T_4 = _T_2 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 130:98] + wire _T_4 = _T_2 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 137:98] reg [2:0] buf_state_0; // @[Reg.scala 27:20] - wire _T_5 = buf_state_0 != 3'h0; // @[el2_lsu_bus_buffer.scala 130:129] - wire _T_6 = _T_4 & _T_5; // @[el2_lsu_bus_buffer.scala 130:113] - wire ld_addr_hitvec_lo_0 = _T_6 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 130:141] + wire _T_5 = buf_state_0 != 3'h0; // @[el2_lsu_bus_buffer.scala 137:129] + wire _T_6 = _T_4 & _T_5; // @[el2_lsu_bus_buffer.scala 137:113] + wire ld_addr_hitvec_lo_0 = _T_6 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 137:141] reg [31:0] buf_addr_1; // @[el2_lib.scala 514:16] - wire _T_9 = io_lsu_addr_m[31:2] == buf_addr_1[31:2]; // @[el2_lsu_bus_buffer.scala 130:74] - wire _T_11 = _T_9 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 130:98] + wire _T_9 = io_lsu_addr_m[31:2] == buf_addr_1[31:2]; // @[el2_lsu_bus_buffer.scala 137:74] + wire _T_11 = _T_9 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 137:98] reg [2:0] buf_state_1; // @[Reg.scala 27:20] - wire _T_12 = buf_state_1 != 3'h0; // @[el2_lsu_bus_buffer.scala 130:129] - wire _T_13 = _T_11 & _T_12; // @[el2_lsu_bus_buffer.scala 130:113] - wire ld_addr_hitvec_lo_1 = _T_13 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 130:141] + wire _T_12 = buf_state_1 != 3'h0; // @[el2_lsu_bus_buffer.scala 137:129] + wire _T_13 = _T_11 & _T_12; // @[el2_lsu_bus_buffer.scala 137:113] + wire ld_addr_hitvec_lo_1 = _T_13 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 137:141] reg [31:0] buf_addr_2; // @[el2_lib.scala 514:16] - wire _T_16 = io_lsu_addr_m[31:2] == buf_addr_2[31:2]; // @[el2_lsu_bus_buffer.scala 130:74] - wire _T_18 = _T_16 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 130:98] + wire _T_16 = io_lsu_addr_m[31:2] == buf_addr_2[31:2]; // @[el2_lsu_bus_buffer.scala 137:74] + wire _T_18 = _T_16 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 137:98] reg [2:0] buf_state_2; // @[Reg.scala 27:20] - wire _T_19 = buf_state_2 != 3'h0; // @[el2_lsu_bus_buffer.scala 130:129] - wire _T_20 = _T_18 & _T_19; // @[el2_lsu_bus_buffer.scala 130:113] - wire ld_addr_hitvec_lo_2 = _T_20 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 130:141] + wire _T_19 = buf_state_2 != 3'h0; // @[el2_lsu_bus_buffer.scala 137:129] + wire _T_20 = _T_18 & _T_19; // @[el2_lsu_bus_buffer.scala 137:113] + wire ld_addr_hitvec_lo_2 = _T_20 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 137:141] reg [31:0] buf_addr_3; // @[el2_lib.scala 514:16] - wire _T_23 = io_lsu_addr_m[31:2] == buf_addr_3[31:2]; // @[el2_lsu_bus_buffer.scala 130:74] - wire _T_25 = _T_23 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 130:98] + wire _T_23 = io_lsu_addr_m[31:2] == buf_addr_3[31:2]; // @[el2_lsu_bus_buffer.scala 137:74] + wire _T_25 = _T_23 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 137:98] reg [2:0] buf_state_3; // @[Reg.scala 27:20] - wire _T_26 = buf_state_3 != 3'h0; // @[el2_lsu_bus_buffer.scala 130:129] - wire _T_27 = _T_25 & _T_26; // @[el2_lsu_bus_buffer.scala 130:113] - wire ld_addr_hitvec_lo_3 = _T_27 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 130:141] - wire _T_30 = io_end_addr_m[31:2] == buf_addr_0[31:2]; // @[el2_lsu_bus_buffer.scala 131:74] - wire _T_32 = _T_30 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 131:98] - wire _T_34 = _T_32 & _T_5; // @[el2_lsu_bus_buffer.scala 131:113] - wire ld_addr_hitvec_hi_0 = _T_34 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 131:141] - wire _T_37 = io_end_addr_m[31:2] == buf_addr_1[31:2]; // @[el2_lsu_bus_buffer.scala 131:74] - wire _T_39 = _T_37 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 131:98] - wire _T_41 = _T_39 & _T_12; // @[el2_lsu_bus_buffer.scala 131:113] - wire ld_addr_hitvec_hi_1 = _T_41 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 131:141] - wire _T_44 = io_end_addr_m[31:2] == buf_addr_2[31:2]; // @[el2_lsu_bus_buffer.scala 131:74] - wire _T_46 = _T_44 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 131:98] - wire _T_48 = _T_46 & _T_19; // @[el2_lsu_bus_buffer.scala 131:113] - wire ld_addr_hitvec_hi_2 = _T_48 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 131:141] - wire _T_51 = io_end_addr_m[31:2] == buf_addr_3[31:2]; // @[el2_lsu_bus_buffer.scala 131:74] - wire _T_53 = _T_51 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 131:98] - wire _T_55 = _T_53 & _T_26; // @[el2_lsu_bus_buffer.scala 131:113] - wire ld_addr_hitvec_hi_3 = _T_55 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 131:141] + wire _T_26 = buf_state_3 != 3'h0; // @[el2_lsu_bus_buffer.scala 137:129] + wire _T_27 = _T_25 & _T_26; // @[el2_lsu_bus_buffer.scala 137:113] + wire ld_addr_hitvec_lo_3 = _T_27 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 137:141] + wire _T_30 = io_end_addr_m[31:2] == buf_addr_0[31:2]; // @[el2_lsu_bus_buffer.scala 138:74] + wire _T_32 = _T_30 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 138:98] + wire _T_34 = _T_32 & _T_5; // @[el2_lsu_bus_buffer.scala 138:113] + wire ld_addr_hitvec_hi_0 = _T_34 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 138:141] + wire _T_37 = io_end_addr_m[31:2] == buf_addr_1[31:2]; // @[el2_lsu_bus_buffer.scala 138:74] + wire _T_39 = _T_37 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 138:98] + wire _T_41 = _T_39 & _T_12; // @[el2_lsu_bus_buffer.scala 138:113] + wire ld_addr_hitvec_hi_1 = _T_41 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 138:141] + wire _T_44 = io_end_addr_m[31:2] == buf_addr_2[31:2]; // @[el2_lsu_bus_buffer.scala 138:74] + wire _T_46 = _T_44 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 138:98] + wire _T_48 = _T_46 & _T_19; // @[el2_lsu_bus_buffer.scala 138:113] + wire ld_addr_hitvec_hi_2 = _T_48 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 138:141] + wire _T_51 = io_end_addr_m[31:2] == buf_addr_3[31:2]; // @[el2_lsu_bus_buffer.scala 138:74] + wire _T_53 = _T_51 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 138:98] + wire _T_55 = _T_53 & _T_26; // @[el2_lsu_bus_buffer.scala 138:113] + wire ld_addr_hitvec_hi_3 = _T_55 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 138:141] reg [3:0] buf_byteen_3; // @[Reg.scala 27:20] - wire _T_99 = ld_addr_hitvec_lo_3 & buf_byteen_3[0]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_101 = _T_99 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_99 = ld_addr_hitvec_lo_3 & buf_byteen_3[0]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_101 = _T_99 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 202:114] reg [3:0] buf_byteen_2; // @[Reg.scala 27:20] - wire _T_95 = ld_addr_hitvec_lo_2 & buf_byteen_2[0]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_97 = _T_95 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_95 = ld_addr_hitvec_lo_2 & buf_byteen_2[0]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_97 = _T_95 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 202:114] reg [3:0] buf_byteen_1; // @[Reg.scala 27:20] - wire _T_91 = ld_addr_hitvec_lo_1 & buf_byteen_1[0]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_93 = _T_91 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_91 = ld_addr_hitvec_lo_1 & buf_byteen_1[0]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_93 = _T_91 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 202:114] reg [3:0] buf_byteen_0; // @[Reg.scala 27:20] - wire _T_87 = ld_addr_hitvec_lo_0 & buf_byteen_0[0]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_89 = _T_87 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_87 = ld_addr_hitvec_lo_0 & buf_byteen_0[0]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_89 = _T_87 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_buffer.scala 202:114] wire [3:0] ld_byte_hitvec_lo_0 = {_T_101,_T_97,_T_93,_T_89}; // @[Cat.scala 29:58] - reg [3:0] buf_ageQ_3; // @[el2_lsu_bus_buffer.scala 554:60] - wire _T_2621 = buf_state_3 == 3'h2; // @[el2_lsu_bus_buffer.scala 466:93] + reg [3:0] buf_ageQ_3; // @[el2_lsu_bus_buffer.scala 561:60] + wire _T_2621 = buf_state_3 == 3'h2; // @[el2_lsu_bus_buffer.scala 473:93] wire _T_4107 = 3'h0 == buf_state_3; // @[Conditional.scala 37:30] wire _T_4130 = 3'h1 == buf_state_3; // @[Conditional.scala 37:30] wire _T_4134 = 3'h2 == buf_state_3; // @[Conditional.scala 37:30] reg [1:0] _T_1848; // @[Reg.scala 27:20] - wire [2:0] obuf_tag0 = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 406:13] - wire _T_4141 = obuf_tag0 == 3'h3; // @[el2_lsu_bus_buffer.scala 509:48] + wire [2:0] obuf_tag0 = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 413:13] + wire _T_4141 = obuf_tag0 == 3'h3; // @[el2_lsu_bus_buffer.scala 516:48] reg obuf_merge; // @[Reg.scala 27:20] reg [1:0] obuf_tag1; // @[Reg.scala 27:20] - wire [2:0] _GEN_358 = {{1'd0}, obuf_tag1}; // @[el2_lsu_bus_buffer.scala 509:104] - wire _T_4142 = _GEN_358 == 3'h3; // @[el2_lsu_bus_buffer.scala 509:104] - wire _T_4143 = obuf_merge & _T_4142; // @[el2_lsu_bus_buffer.scala 509:91] - wire _T_4144 = _T_4141 | _T_4143; // @[el2_lsu_bus_buffer.scala 509:77] - reg obuf_valid; // @[el2_lsu_bus_buffer.scala 400:54] - wire _T_4145 = _T_4144 & obuf_valid; // @[el2_lsu_bus_buffer.scala 509:135] - reg obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 399:55] - wire _T_4146 = _T_4145 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 509:148] + wire [2:0] _GEN_358 = {{1'd0}, obuf_tag1}; // @[el2_lsu_bus_buffer.scala 516:104] + wire _T_4142 = _GEN_358 == 3'h3; // @[el2_lsu_bus_buffer.scala 516:104] + wire _T_4143 = obuf_merge & _T_4142; // @[el2_lsu_bus_buffer.scala 516:91] + wire _T_4144 = _T_4141 | _T_4143; // @[el2_lsu_bus_buffer.scala 516:77] + reg obuf_valid; // @[el2_lsu_bus_buffer.scala 407:54] + wire _T_4145 = _T_4144 & obuf_valid; // @[el2_lsu_bus_buffer.scala 516:135] + reg obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 406:55] + wire _T_4146 = _T_4145 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 516:148] wire _GEN_280 = _T_4134 & _T_4146; // @[Conditional.scala 39:67] wire _GEN_293 = _T_4130 ? 1'h0 : _GEN_280; // @[Conditional.scala 39:67] wire buf_cmd_state_bus_en_3 = _T_4107 ? 1'h0 : _GEN_293; // @[Conditional.scala 40:58] - wire _T_2622 = _T_2621 & buf_cmd_state_bus_en_3; // @[el2_lsu_bus_buffer.scala 466:103] - wire _T_2623 = ~_T_2622; // @[el2_lsu_bus_buffer.scala 466:78] - wire _T_2624 = buf_ageQ_3[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2616 = buf_state_2 == 3'h2; // @[el2_lsu_bus_buffer.scala 466:93] + wire _T_2622 = _T_2621 & buf_cmd_state_bus_en_3; // @[el2_lsu_bus_buffer.scala 473:103] + wire _T_2623 = ~_T_2622; // @[el2_lsu_bus_buffer.scala 473:78] + wire _T_2624 = buf_ageQ_3[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2616 = buf_state_2 == 3'h2; // @[el2_lsu_bus_buffer.scala 473:93] wire _T_3914 = 3'h0 == buf_state_2; // @[Conditional.scala 37:30] wire _T_3937 = 3'h1 == buf_state_2; // @[Conditional.scala 37:30] wire _T_3941 = 3'h2 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_3948 = obuf_tag0 == 3'h2; // @[el2_lsu_bus_buffer.scala 509:48] - wire _T_3949 = _GEN_358 == 3'h2; // @[el2_lsu_bus_buffer.scala 509:104] - wire _T_3950 = obuf_merge & _T_3949; // @[el2_lsu_bus_buffer.scala 509:91] - wire _T_3951 = _T_3948 | _T_3950; // @[el2_lsu_bus_buffer.scala 509:77] - wire _T_3952 = _T_3951 & obuf_valid; // @[el2_lsu_bus_buffer.scala 509:135] - wire _T_3953 = _T_3952 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 509:148] + wire _T_3948 = obuf_tag0 == 3'h2; // @[el2_lsu_bus_buffer.scala 516:48] + wire _T_3949 = _GEN_358 == 3'h2; // @[el2_lsu_bus_buffer.scala 516:104] + wire _T_3950 = obuf_merge & _T_3949; // @[el2_lsu_bus_buffer.scala 516:91] + wire _T_3951 = _T_3948 | _T_3950; // @[el2_lsu_bus_buffer.scala 516:77] + wire _T_3952 = _T_3951 & obuf_valid; // @[el2_lsu_bus_buffer.scala 516:135] + wire _T_3953 = _T_3952 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 516:148] wire _GEN_204 = _T_3941 & _T_3953; // @[Conditional.scala 39:67] wire _GEN_217 = _T_3937 ? 1'h0 : _GEN_204; // @[Conditional.scala 39:67] wire buf_cmd_state_bus_en_2 = _T_3914 ? 1'h0 : _GEN_217; // @[Conditional.scala 40:58] - wire _T_2617 = _T_2616 & buf_cmd_state_bus_en_2; // @[el2_lsu_bus_buffer.scala 466:103] - wire _T_2618 = ~_T_2617; // @[el2_lsu_bus_buffer.scala 466:78] - wire _T_2619 = buf_ageQ_3[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2611 = buf_state_1 == 3'h2; // @[el2_lsu_bus_buffer.scala 466:93] + wire _T_2617 = _T_2616 & buf_cmd_state_bus_en_2; // @[el2_lsu_bus_buffer.scala 473:103] + wire _T_2618 = ~_T_2617; // @[el2_lsu_bus_buffer.scala 473:78] + wire _T_2619 = buf_ageQ_3[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2611 = buf_state_1 == 3'h2; // @[el2_lsu_bus_buffer.scala 473:93] wire _T_3721 = 3'h0 == buf_state_1; // @[Conditional.scala 37:30] wire _T_3744 = 3'h1 == buf_state_1; // @[Conditional.scala 37:30] wire _T_3748 = 3'h2 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3755 = obuf_tag0 == 3'h1; // @[el2_lsu_bus_buffer.scala 509:48] - wire _T_3756 = _GEN_358 == 3'h1; // @[el2_lsu_bus_buffer.scala 509:104] - wire _T_3757 = obuf_merge & _T_3756; // @[el2_lsu_bus_buffer.scala 509:91] - wire _T_3758 = _T_3755 | _T_3757; // @[el2_lsu_bus_buffer.scala 509:77] - wire _T_3759 = _T_3758 & obuf_valid; // @[el2_lsu_bus_buffer.scala 509:135] - wire _T_3760 = _T_3759 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 509:148] + wire _T_3755 = obuf_tag0 == 3'h1; // @[el2_lsu_bus_buffer.scala 516:48] + wire _T_3756 = _GEN_358 == 3'h1; // @[el2_lsu_bus_buffer.scala 516:104] + wire _T_3757 = obuf_merge & _T_3756; // @[el2_lsu_bus_buffer.scala 516:91] + wire _T_3758 = _T_3755 | _T_3757; // @[el2_lsu_bus_buffer.scala 516:77] + wire _T_3759 = _T_3758 & obuf_valid; // @[el2_lsu_bus_buffer.scala 516:135] + wire _T_3760 = _T_3759 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 516:148] wire _GEN_128 = _T_3748 & _T_3760; // @[Conditional.scala 39:67] wire _GEN_141 = _T_3744 ? 1'h0 : _GEN_128; // @[Conditional.scala 39:67] wire buf_cmd_state_bus_en_1 = _T_3721 ? 1'h0 : _GEN_141; // @[Conditional.scala 40:58] - wire _T_2612 = _T_2611 & buf_cmd_state_bus_en_1; // @[el2_lsu_bus_buffer.scala 466:103] - wire _T_2613 = ~_T_2612; // @[el2_lsu_bus_buffer.scala 466:78] - wire _T_2614 = buf_ageQ_3[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2606 = buf_state_0 == 3'h2; // @[el2_lsu_bus_buffer.scala 466:93] + wire _T_2612 = _T_2611 & buf_cmd_state_bus_en_1; // @[el2_lsu_bus_buffer.scala 473:103] + wire _T_2613 = ~_T_2612; // @[el2_lsu_bus_buffer.scala 473:78] + wire _T_2614 = buf_ageQ_3[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2606 = buf_state_0 == 3'h2; // @[el2_lsu_bus_buffer.scala 473:93] wire _T_3528 = 3'h0 == buf_state_0; // @[Conditional.scala 37:30] wire _T_3551 = 3'h1 == buf_state_0; // @[Conditional.scala 37:30] wire _T_3555 = 3'h2 == buf_state_0; // @[Conditional.scala 37:30] - wire _T_3562 = obuf_tag0 == 3'h0; // @[el2_lsu_bus_buffer.scala 509:48] - wire _T_3563 = _GEN_358 == 3'h0; // @[el2_lsu_bus_buffer.scala 509:104] - wire _T_3564 = obuf_merge & _T_3563; // @[el2_lsu_bus_buffer.scala 509:91] - wire _T_3565 = _T_3562 | _T_3564; // @[el2_lsu_bus_buffer.scala 509:77] - wire _T_3566 = _T_3565 & obuf_valid; // @[el2_lsu_bus_buffer.scala 509:135] - wire _T_3567 = _T_3566 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 509:148] + wire _T_3562 = obuf_tag0 == 3'h0; // @[el2_lsu_bus_buffer.scala 516:48] + wire _T_3563 = _GEN_358 == 3'h0; // @[el2_lsu_bus_buffer.scala 516:104] + wire _T_3564 = obuf_merge & _T_3563; // @[el2_lsu_bus_buffer.scala 516:91] + wire _T_3565 = _T_3562 | _T_3564; // @[el2_lsu_bus_buffer.scala 516:77] + wire _T_3566 = _T_3565 & obuf_valid; // @[el2_lsu_bus_buffer.scala 516:135] + wire _T_3567 = _T_3566 & obuf_wr_enQ; // @[el2_lsu_bus_buffer.scala 516:148] wire _GEN_52 = _T_3555 & _T_3567; // @[Conditional.scala 39:67] wire _GEN_65 = _T_3551 ? 1'h0 : _GEN_52; // @[Conditional.scala 39:67] wire buf_cmd_state_bus_en_0 = _T_3528 ? 1'h0 : _GEN_65; // @[Conditional.scala 40:58] - wire _T_2607 = _T_2606 & buf_cmd_state_bus_en_0; // @[el2_lsu_bus_buffer.scala 466:103] - wire _T_2608 = ~_T_2607; // @[el2_lsu_bus_buffer.scala 466:78] - wire _T_2609 = buf_ageQ_3[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 466:76] + wire _T_2607 = _T_2606 & buf_cmd_state_bus_en_0; // @[el2_lsu_bus_buffer.scala 473:103] + wire _T_2608 = ~_T_2607; // @[el2_lsu_bus_buffer.scala 473:78] + wire _T_2609 = buf_ageQ_3[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 473:76] wire [3:0] buf_age_3 = {_T_2624,_T_2619,_T_2614,_T_2609}; // @[Cat.scala 29:58] - wire _T_2723 = ~buf_age_3[2]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2725 = _T_2723 & _T_19; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2717 = ~buf_age_3[1]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2719 = _T_2717 & _T_12; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2711 = ~buf_age_3[0]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2713 = _T_2711 & _T_5; // @[el2_lsu_bus_buffer.scala 467:104] + wire _T_2723 = ~buf_age_3[2]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2725 = _T_2723 & _T_19; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2717 = ~buf_age_3[1]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2719 = _T_2717 & _T_12; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2711 = ~buf_age_3[0]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2713 = _T_2711 & _T_5; // @[el2_lsu_bus_buffer.scala 474:104] wire [3:0] buf_age_younger_3 = {1'h0,_T_2725,_T_2719,_T_2713}; // @[Cat.scala 29:58] - wire [3:0] _T_255 = ld_byte_hitvec_lo_0 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_256 = |_T_255; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_257 = ~_T_256; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_258 = ld_byte_hitvec_lo_0[3] & _T_257; // @[el2_lsu_bus_buffer.scala 200:97] + wire [3:0] _T_255 = ld_byte_hitvec_lo_0 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_256 = |_T_255; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_257 = ~_T_256; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_258 = ld_byte_hitvec_lo_0[3] & _T_257; // @[el2_lsu_bus_buffer.scala 207:97] reg [31:0] ibuf_addr; // @[el2_lib.scala 514:16] - wire _T_512 = io_lsu_addr_m[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 206:51] + wire _T_512 = io_lsu_addr_m[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 213:51] reg ibuf_write; // @[Reg.scala 27:20] - wire _T_513 = _T_512 & ibuf_write; // @[el2_lsu_bus_buffer.scala 206:73] - reg ibuf_valid; // @[el2_lsu_bus_buffer.scala 293:54] - wire _T_514 = _T_513 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 206:86] - wire ld_addr_ibuf_hit_lo = _T_514 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 206:99] + wire _T_513 = _T_512 & ibuf_write; // @[el2_lsu_bus_buffer.scala 213:73] + reg ibuf_valid; // @[el2_lsu_bus_buffer.scala 300:54] + wire _T_514 = _T_513 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 213:86] + wire ld_addr_ibuf_hit_lo = _T_514 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 213:99] wire [3:0] _T_521 = ld_addr_ibuf_hit_lo ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] reg [3:0] ibuf_byteen; // @[Reg.scala 27:20] - wire [3:0] _T_522 = _T_521 & ibuf_byteen; // @[el2_lsu_bus_buffer.scala 211:55] - wire [3:0] ld_byte_ibuf_hit_lo = _T_522 & ldst_byteen_lo_m; // @[el2_lsu_bus_buffer.scala 211:69] - wire _T_260 = ~ld_byte_ibuf_hit_lo[0]; // @[el2_lsu_bus_buffer.scala 200:150] - wire _T_261 = _T_258 & _T_260; // @[el2_lsu_bus_buffer.scala 200:148] - reg [3:0] buf_ageQ_2; // @[el2_lsu_bus_buffer.scala 554:60] - wire _T_2601 = buf_ageQ_2[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2596 = buf_ageQ_2[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2591 = buf_ageQ_2[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2586 = buf_ageQ_2[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 466:76] + wire [3:0] _T_522 = _T_521 & ibuf_byteen; // @[el2_lsu_bus_buffer.scala 218:55] + wire [3:0] ld_byte_ibuf_hit_lo = _T_522 & ldst_byteen_lo_m; // @[el2_lsu_bus_buffer.scala 218:69] + wire _T_260 = ~ld_byte_ibuf_hit_lo[0]; // @[el2_lsu_bus_buffer.scala 207:150] + wire _T_261 = _T_258 & _T_260; // @[el2_lsu_bus_buffer.scala 207:148] + reg [3:0] buf_ageQ_2; // @[el2_lsu_bus_buffer.scala 561:60] + wire _T_2601 = buf_ageQ_2[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2596 = buf_ageQ_2[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2591 = buf_ageQ_2[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2586 = buf_ageQ_2[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 473:76] wire [3:0] buf_age_2 = {_T_2601,_T_2596,_T_2591,_T_2586}; // @[Cat.scala 29:58] - wire _T_2702 = ~buf_age_2[3]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2704 = _T_2702 & _T_26; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2690 = ~buf_age_2[1]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2692 = _T_2690 & _T_12; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2684 = ~buf_age_2[0]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2686 = _T_2684 & _T_5; // @[el2_lsu_bus_buffer.scala 467:104] + wire _T_2702 = ~buf_age_2[3]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2704 = _T_2702 & _T_26; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2690 = ~buf_age_2[1]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2692 = _T_2690 & _T_12; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2684 = ~buf_age_2[0]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2686 = _T_2684 & _T_5; // @[el2_lsu_bus_buffer.scala 474:104] wire [3:0] buf_age_younger_2 = {_T_2704,1'h0,_T_2692,_T_2686}; // @[Cat.scala 29:58] - wire [3:0] _T_247 = ld_byte_hitvec_lo_0 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_248 = |_T_247; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_249 = ~_T_248; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_250 = ld_byte_hitvec_lo_0[2] & _T_249; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_253 = _T_250 & _T_260; // @[el2_lsu_bus_buffer.scala 200:148] - reg [3:0] buf_ageQ_1; // @[el2_lsu_bus_buffer.scala 554:60] - wire _T_2578 = buf_ageQ_1[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2573 = buf_ageQ_1[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2568 = buf_ageQ_1[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2563 = buf_ageQ_1[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 466:76] + wire [3:0] _T_247 = ld_byte_hitvec_lo_0 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_248 = |_T_247; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_249 = ~_T_248; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_250 = ld_byte_hitvec_lo_0[2] & _T_249; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_253 = _T_250 & _T_260; // @[el2_lsu_bus_buffer.scala 207:148] + reg [3:0] buf_ageQ_1; // @[el2_lsu_bus_buffer.scala 561:60] + wire _T_2578 = buf_ageQ_1[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2573 = buf_ageQ_1[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2568 = buf_ageQ_1[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2563 = buf_ageQ_1[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 473:76] wire [3:0] buf_age_1 = {_T_2578,_T_2573,_T_2568,_T_2563}; // @[Cat.scala 29:58] - wire _T_2675 = ~buf_age_1[3]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2677 = _T_2675 & _T_26; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2669 = ~buf_age_1[2]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2671 = _T_2669 & _T_19; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2657 = ~buf_age_1[0]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2659 = _T_2657 & _T_5; // @[el2_lsu_bus_buffer.scala 467:104] + wire _T_2675 = ~buf_age_1[3]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2677 = _T_2675 & _T_26; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2669 = ~buf_age_1[2]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2671 = _T_2669 & _T_19; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2657 = ~buf_age_1[0]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2659 = _T_2657 & _T_5; // @[el2_lsu_bus_buffer.scala 474:104] wire [3:0] buf_age_younger_1 = {_T_2677,_T_2671,1'h0,_T_2659}; // @[Cat.scala 29:58] - wire [3:0] _T_239 = ld_byte_hitvec_lo_0 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_240 = |_T_239; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_241 = ~_T_240; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_242 = ld_byte_hitvec_lo_0[1] & _T_241; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_245 = _T_242 & _T_260; // @[el2_lsu_bus_buffer.scala 200:148] - reg [3:0] buf_ageQ_0; // @[el2_lsu_bus_buffer.scala 554:60] - wire _T_2555 = buf_ageQ_0[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2550 = buf_ageQ_0[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2545 = buf_ageQ_0[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 466:76] - wire _T_2540 = buf_ageQ_0[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 466:76] + wire [3:0] _T_239 = ld_byte_hitvec_lo_0 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_240 = |_T_239; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_241 = ~_T_240; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_242 = ld_byte_hitvec_lo_0[1] & _T_241; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_245 = _T_242 & _T_260; // @[el2_lsu_bus_buffer.scala 207:148] + reg [3:0] buf_ageQ_0; // @[el2_lsu_bus_buffer.scala 561:60] + wire _T_2555 = buf_ageQ_0[3] & _T_2623; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2550 = buf_ageQ_0[2] & _T_2618; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2545 = buf_ageQ_0[1] & _T_2613; // @[el2_lsu_bus_buffer.scala 473:76] + wire _T_2540 = buf_ageQ_0[0] & _T_2608; // @[el2_lsu_bus_buffer.scala 473:76] wire [3:0] buf_age_0 = {_T_2555,_T_2550,_T_2545,_T_2540}; // @[Cat.scala 29:58] - wire _T_2648 = ~buf_age_0[3]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2650 = _T_2648 & _T_26; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2642 = ~buf_age_0[2]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2644 = _T_2642 & _T_19; // @[el2_lsu_bus_buffer.scala 467:104] - wire _T_2636 = ~buf_age_0[1]; // @[el2_lsu_bus_buffer.scala 467:89] - wire _T_2638 = _T_2636 & _T_12; // @[el2_lsu_bus_buffer.scala 467:104] + wire _T_2648 = ~buf_age_0[3]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2650 = _T_2648 & _T_26; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2642 = ~buf_age_0[2]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2644 = _T_2642 & _T_19; // @[el2_lsu_bus_buffer.scala 474:104] + wire _T_2636 = ~buf_age_0[1]; // @[el2_lsu_bus_buffer.scala 474:89] + wire _T_2638 = _T_2636 & _T_12; // @[el2_lsu_bus_buffer.scala 474:104] wire [3:0] buf_age_younger_0 = {_T_2650,_T_2644,_T_2638,1'h0}; // @[Cat.scala 29:58] - wire [3:0] _T_231 = ld_byte_hitvec_lo_0 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_232 = |_T_231; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_233 = ~_T_232; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_234 = ld_byte_hitvec_lo_0[0] & _T_233; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_237 = _T_234 & _T_260; // @[el2_lsu_bus_buffer.scala 200:148] + wire [3:0] _T_231 = ld_byte_hitvec_lo_0 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_232 = |_T_231; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_233 = ~_T_232; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_234 = ld_byte_hitvec_lo_0[0] & _T_233; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_237 = _T_234 & _T_260; // @[el2_lsu_bus_buffer.scala 207:148] wire [3:0] ld_byte_hitvecfn_lo_0 = {_T_261,_T_253,_T_245,_T_237}; // @[Cat.scala 29:58] - wire _T_56 = |ld_byte_hitvecfn_lo_0; // @[el2_lsu_bus_buffer.scala 192:73] - wire _T_58 = _T_56 | ld_byte_ibuf_hit_lo[0]; // @[el2_lsu_bus_buffer.scala 192:77] - wire _T_117 = ld_addr_hitvec_lo_3 & buf_byteen_3[1]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_119 = _T_117 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_113 = ld_addr_hitvec_lo_2 & buf_byteen_2[1]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_115 = _T_113 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_109 = ld_addr_hitvec_lo_1 & buf_byteen_1[1]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_111 = _T_109 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_105 = ld_addr_hitvec_lo_0 & buf_byteen_0[1]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_107 = _T_105 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_56 = |ld_byte_hitvecfn_lo_0; // @[el2_lsu_bus_buffer.scala 199:73] + wire _T_58 = _T_56 | ld_byte_ibuf_hit_lo[0]; // @[el2_lsu_bus_buffer.scala 199:77] + wire _T_117 = ld_addr_hitvec_lo_3 & buf_byteen_3[1]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_119 = _T_117 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_113 = ld_addr_hitvec_lo_2 & buf_byteen_2[1]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_115 = _T_113 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_109 = ld_addr_hitvec_lo_1 & buf_byteen_1[1]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_111 = _T_109 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_105 = ld_addr_hitvec_lo_0 & buf_byteen_0[1]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_107 = _T_105 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_buffer.scala 202:114] wire [3:0] ld_byte_hitvec_lo_1 = {_T_119,_T_115,_T_111,_T_107}; // @[Cat.scala 29:58] - wire [3:0] _T_290 = ld_byte_hitvec_lo_1 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_291 = |_T_290; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_292 = ~_T_291; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_293 = ld_byte_hitvec_lo_1[3] & _T_292; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_295 = ~ld_byte_ibuf_hit_lo[1]; // @[el2_lsu_bus_buffer.scala 200:150] - wire _T_296 = _T_293 & _T_295; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_282 = ld_byte_hitvec_lo_1 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_283 = |_T_282; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_284 = ~_T_283; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_285 = ld_byte_hitvec_lo_1[2] & _T_284; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_288 = _T_285 & _T_295; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_274 = ld_byte_hitvec_lo_1 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_275 = |_T_274; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_276 = ~_T_275; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_277 = ld_byte_hitvec_lo_1[1] & _T_276; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_280 = _T_277 & _T_295; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_266 = ld_byte_hitvec_lo_1 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_267 = |_T_266; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_268 = ~_T_267; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_269 = ld_byte_hitvec_lo_1[0] & _T_268; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_272 = _T_269 & _T_295; // @[el2_lsu_bus_buffer.scala 200:148] + wire [3:0] _T_290 = ld_byte_hitvec_lo_1 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_291 = |_T_290; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_292 = ~_T_291; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_293 = ld_byte_hitvec_lo_1[3] & _T_292; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_295 = ~ld_byte_ibuf_hit_lo[1]; // @[el2_lsu_bus_buffer.scala 207:150] + wire _T_296 = _T_293 & _T_295; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_282 = ld_byte_hitvec_lo_1 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_283 = |_T_282; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_284 = ~_T_283; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_285 = ld_byte_hitvec_lo_1[2] & _T_284; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_288 = _T_285 & _T_295; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_274 = ld_byte_hitvec_lo_1 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_275 = |_T_274; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_276 = ~_T_275; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_277 = ld_byte_hitvec_lo_1[1] & _T_276; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_280 = _T_277 & _T_295; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_266 = ld_byte_hitvec_lo_1 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_267 = |_T_266; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_268 = ~_T_267; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_269 = ld_byte_hitvec_lo_1[0] & _T_268; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_272 = _T_269 & _T_295; // @[el2_lsu_bus_buffer.scala 207:148] wire [3:0] ld_byte_hitvecfn_lo_1 = {_T_296,_T_288,_T_280,_T_272}; // @[Cat.scala 29:58] - wire _T_59 = |ld_byte_hitvecfn_lo_1; // @[el2_lsu_bus_buffer.scala 192:73] - wire _T_61 = _T_59 | ld_byte_ibuf_hit_lo[1]; // @[el2_lsu_bus_buffer.scala 192:77] - wire _T_135 = ld_addr_hitvec_lo_3 & buf_byteen_3[2]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_137 = _T_135 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_131 = ld_addr_hitvec_lo_2 & buf_byteen_2[2]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_133 = _T_131 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_127 = ld_addr_hitvec_lo_1 & buf_byteen_1[2]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_129 = _T_127 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_123 = ld_addr_hitvec_lo_0 & buf_byteen_0[2]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_125 = _T_123 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_59 = |ld_byte_hitvecfn_lo_1; // @[el2_lsu_bus_buffer.scala 199:73] + wire _T_61 = _T_59 | ld_byte_ibuf_hit_lo[1]; // @[el2_lsu_bus_buffer.scala 199:77] + wire _T_135 = ld_addr_hitvec_lo_3 & buf_byteen_3[2]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_137 = _T_135 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_131 = ld_addr_hitvec_lo_2 & buf_byteen_2[2]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_133 = _T_131 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_127 = ld_addr_hitvec_lo_1 & buf_byteen_1[2]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_129 = _T_127 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_123 = ld_addr_hitvec_lo_0 & buf_byteen_0[2]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_125 = _T_123 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_buffer.scala 202:114] wire [3:0] ld_byte_hitvec_lo_2 = {_T_137,_T_133,_T_129,_T_125}; // @[Cat.scala 29:58] - wire [3:0] _T_325 = ld_byte_hitvec_lo_2 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_326 = |_T_325; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_327 = ~_T_326; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_328 = ld_byte_hitvec_lo_2[3] & _T_327; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_330 = ~ld_byte_ibuf_hit_lo[2]; // @[el2_lsu_bus_buffer.scala 200:150] - wire _T_331 = _T_328 & _T_330; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_317 = ld_byte_hitvec_lo_2 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_318 = |_T_317; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_319 = ~_T_318; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_320 = ld_byte_hitvec_lo_2[2] & _T_319; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_323 = _T_320 & _T_330; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_309 = ld_byte_hitvec_lo_2 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_310 = |_T_309; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_311 = ~_T_310; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_312 = ld_byte_hitvec_lo_2[1] & _T_311; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_315 = _T_312 & _T_330; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_301 = ld_byte_hitvec_lo_2 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_302 = |_T_301; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_303 = ~_T_302; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_304 = ld_byte_hitvec_lo_2[0] & _T_303; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_307 = _T_304 & _T_330; // @[el2_lsu_bus_buffer.scala 200:148] + wire [3:0] _T_325 = ld_byte_hitvec_lo_2 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_326 = |_T_325; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_327 = ~_T_326; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_328 = ld_byte_hitvec_lo_2[3] & _T_327; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_330 = ~ld_byte_ibuf_hit_lo[2]; // @[el2_lsu_bus_buffer.scala 207:150] + wire _T_331 = _T_328 & _T_330; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_317 = ld_byte_hitvec_lo_2 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_318 = |_T_317; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_319 = ~_T_318; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_320 = ld_byte_hitvec_lo_2[2] & _T_319; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_323 = _T_320 & _T_330; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_309 = ld_byte_hitvec_lo_2 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_310 = |_T_309; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_311 = ~_T_310; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_312 = ld_byte_hitvec_lo_2[1] & _T_311; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_315 = _T_312 & _T_330; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_301 = ld_byte_hitvec_lo_2 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_302 = |_T_301; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_303 = ~_T_302; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_304 = ld_byte_hitvec_lo_2[0] & _T_303; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_307 = _T_304 & _T_330; // @[el2_lsu_bus_buffer.scala 207:148] wire [3:0] ld_byte_hitvecfn_lo_2 = {_T_331,_T_323,_T_315,_T_307}; // @[Cat.scala 29:58] - wire _T_62 = |ld_byte_hitvecfn_lo_2; // @[el2_lsu_bus_buffer.scala 192:73] - wire _T_64 = _T_62 | ld_byte_ibuf_hit_lo[2]; // @[el2_lsu_bus_buffer.scala 192:77] - wire _T_153 = ld_addr_hitvec_lo_3 & buf_byteen_3[3]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_155 = _T_153 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_149 = ld_addr_hitvec_lo_2 & buf_byteen_2[3]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_151 = _T_149 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_145 = ld_addr_hitvec_lo_1 & buf_byteen_1[3]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_147 = _T_145 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 195:114] - wire _T_141 = ld_addr_hitvec_lo_0 & buf_byteen_0[3]; // @[el2_lsu_bus_buffer.scala 195:95] - wire _T_143 = _T_141 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 195:114] + wire _T_62 = |ld_byte_hitvecfn_lo_2; // @[el2_lsu_bus_buffer.scala 199:73] + wire _T_64 = _T_62 | ld_byte_ibuf_hit_lo[2]; // @[el2_lsu_bus_buffer.scala 199:77] + wire _T_153 = ld_addr_hitvec_lo_3 & buf_byteen_3[3]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_155 = _T_153 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_149 = ld_addr_hitvec_lo_2 & buf_byteen_2[3]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_151 = _T_149 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_145 = ld_addr_hitvec_lo_1 & buf_byteen_1[3]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_147 = _T_145 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 202:114] + wire _T_141 = ld_addr_hitvec_lo_0 & buf_byteen_0[3]; // @[el2_lsu_bus_buffer.scala 202:95] + wire _T_143 = _T_141 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_buffer.scala 202:114] wire [3:0] ld_byte_hitvec_lo_3 = {_T_155,_T_151,_T_147,_T_143}; // @[Cat.scala 29:58] - wire [3:0] _T_360 = ld_byte_hitvec_lo_3 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_361 = |_T_360; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_362 = ~_T_361; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_363 = ld_byte_hitvec_lo_3[3] & _T_362; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_365 = ~ld_byte_ibuf_hit_lo[3]; // @[el2_lsu_bus_buffer.scala 200:150] - wire _T_366 = _T_363 & _T_365; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_352 = ld_byte_hitvec_lo_3 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_353 = |_T_352; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_354 = ~_T_353; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_355 = ld_byte_hitvec_lo_3[2] & _T_354; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_358 = _T_355 & _T_365; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_344 = ld_byte_hitvec_lo_3 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_345 = |_T_344; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_346 = ~_T_345; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_347 = ld_byte_hitvec_lo_3[1] & _T_346; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_350 = _T_347 & _T_365; // @[el2_lsu_bus_buffer.scala 200:148] - wire [3:0] _T_336 = ld_byte_hitvec_lo_3 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 200:122] - wire _T_337 = |_T_336; // @[el2_lsu_bus_buffer.scala 200:144] - wire _T_338 = ~_T_337; // @[el2_lsu_bus_buffer.scala 200:99] - wire _T_339 = ld_byte_hitvec_lo_3[0] & _T_338; // @[el2_lsu_bus_buffer.scala 200:97] - wire _T_342 = _T_339 & _T_365; // @[el2_lsu_bus_buffer.scala 200:148] + wire [3:0] _T_360 = ld_byte_hitvec_lo_3 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_361 = |_T_360; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_362 = ~_T_361; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_363 = ld_byte_hitvec_lo_3[3] & _T_362; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_365 = ~ld_byte_ibuf_hit_lo[3]; // @[el2_lsu_bus_buffer.scala 207:150] + wire _T_366 = _T_363 & _T_365; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_352 = ld_byte_hitvec_lo_3 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_353 = |_T_352; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_354 = ~_T_353; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_355 = ld_byte_hitvec_lo_3[2] & _T_354; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_358 = _T_355 & _T_365; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_344 = ld_byte_hitvec_lo_3 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_345 = |_T_344; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_346 = ~_T_345; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_347 = ld_byte_hitvec_lo_3[1] & _T_346; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_350 = _T_347 & _T_365; // @[el2_lsu_bus_buffer.scala 207:148] + wire [3:0] _T_336 = ld_byte_hitvec_lo_3 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 207:122] + wire _T_337 = |_T_336; // @[el2_lsu_bus_buffer.scala 207:144] + wire _T_338 = ~_T_337; // @[el2_lsu_bus_buffer.scala 207:99] + wire _T_339 = ld_byte_hitvec_lo_3[0] & _T_338; // @[el2_lsu_bus_buffer.scala 207:97] + wire _T_342 = _T_339 & _T_365; // @[el2_lsu_bus_buffer.scala 207:148] wire [3:0] ld_byte_hitvecfn_lo_3 = {_T_366,_T_358,_T_350,_T_342}; // @[Cat.scala 29:58] - wire _T_65 = |ld_byte_hitvecfn_lo_3; // @[el2_lsu_bus_buffer.scala 192:73] - wire _T_67 = _T_65 | ld_byte_ibuf_hit_lo[3]; // @[el2_lsu_bus_buffer.scala 192:77] + wire _T_65 = |ld_byte_hitvecfn_lo_3; // @[el2_lsu_bus_buffer.scala 199:73] + wire _T_67 = _T_65 | ld_byte_ibuf_hit_lo[3]; // @[el2_lsu_bus_buffer.scala 199:77] wire [2:0] _T_69 = {_T_67,_T_64,_T_61}; // @[Cat.scala 29:58] - wire _T_171 = ld_addr_hitvec_hi_3 & buf_byteen_3[0]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_173 = _T_171 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_167 = ld_addr_hitvec_hi_2 & buf_byteen_2[0]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_169 = _T_167 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_163 = ld_addr_hitvec_hi_1 & buf_byteen_1[0]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_165 = _T_163 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_159 = ld_addr_hitvec_hi_0 & buf_byteen_0[0]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_161 = _T_159 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 196:114] + wire _T_171 = ld_addr_hitvec_hi_3 & buf_byteen_3[0]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_173 = _T_171 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_167 = ld_addr_hitvec_hi_2 & buf_byteen_2[0]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_169 = _T_167 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_163 = ld_addr_hitvec_hi_1 & buf_byteen_1[0]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_165 = _T_163 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_159 = ld_addr_hitvec_hi_0 & buf_byteen_0[0]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_161 = _T_159 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_buffer.scala 203:114] wire [3:0] ld_byte_hitvec_hi_0 = {_T_173,_T_169,_T_165,_T_161}; // @[Cat.scala 29:58] - wire [3:0] _T_395 = ld_byte_hitvec_hi_0 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_396 = |_T_395; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_397 = ~_T_396; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_398 = ld_byte_hitvec_hi_0[3] & _T_397; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_517 = io_end_addr_m[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 207:51] - wire _T_518 = _T_517 & ibuf_write; // @[el2_lsu_bus_buffer.scala 207:73] - wire _T_519 = _T_518 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 207:86] - wire ld_addr_ibuf_hit_hi = _T_519 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 207:99] + wire [3:0] _T_395 = ld_byte_hitvec_hi_0 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_396 = |_T_395; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_397 = ~_T_396; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_398 = ld_byte_hitvec_hi_0[3] & _T_397; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_517 = io_end_addr_m[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 214:51] + wire _T_518 = _T_517 & ibuf_write; // @[el2_lsu_bus_buffer.scala 214:73] + wire _T_519 = _T_518 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 214:86] + wire ld_addr_ibuf_hit_hi = _T_519 & io_lsu_busreq_m; // @[el2_lsu_bus_buffer.scala 214:99] wire [3:0] _T_525 = ld_addr_ibuf_hit_hi ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_526 = _T_525 & ibuf_byteen; // @[el2_lsu_bus_buffer.scala 212:55] - wire [3:0] ld_byte_ibuf_hit_hi = _T_526 & ldst_byteen_hi_m; // @[el2_lsu_bus_buffer.scala 212:69] - wire _T_400 = ~ld_byte_ibuf_hit_hi[0]; // @[el2_lsu_bus_buffer.scala 201:150] - wire _T_401 = _T_398 & _T_400; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_387 = ld_byte_hitvec_hi_0 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_388 = |_T_387; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_389 = ~_T_388; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_390 = ld_byte_hitvec_hi_0[2] & _T_389; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_393 = _T_390 & _T_400; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_379 = ld_byte_hitvec_hi_0 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_380 = |_T_379; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_381 = ~_T_380; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_382 = ld_byte_hitvec_hi_0[1] & _T_381; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_385 = _T_382 & _T_400; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_371 = ld_byte_hitvec_hi_0 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_372 = |_T_371; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_373 = ~_T_372; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_374 = ld_byte_hitvec_hi_0[0] & _T_373; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_377 = _T_374 & _T_400; // @[el2_lsu_bus_buffer.scala 201:148] + wire [3:0] _T_526 = _T_525 & ibuf_byteen; // @[el2_lsu_bus_buffer.scala 219:55] + wire [3:0] ld_byte_ibuf_hit_hi = _T_526 & ldst_byteen_hi_m; // @[el2_lsu_bus_buffer.scala 219:69] + wire _T_400 = ~ld_byte_ibuf_hit_hi[0]; // @[el2_lsu_bus_buffer.scala 208:150] + wire _T_401 = _T_398 & _T_400; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_387 = ld_byte_hitvec_hi_0 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_388 = |_T_387; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_389 = ~_T_388; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_390 = ld_byte_hitvec_hi_0[2] & _T_389; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_393 = _T_390 & _T_400; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_379 = ld_byte_hitvec_hi_0 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_380 = |_T_379; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_381 = ~_T_380; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_382 = ld_byte_hitvec_hi_0[1] & _T_381; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_385 = _T_382 & _T_400; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_371 = ld_byte_hitvec_hi_0 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_372 = |_T_371; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_373 = ~_T_372; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_374 = ld_byte_hitvec_hi_0[0] & _T_373; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_377 = _T_374 & _T_400; // @[el2_lsu_bus_buffer.scala 208:148] wire [3:0] ld_byte_hitvecfn_hi_0 = {_T_401,_T_393,_T_385,_T_377}; // @[Cat.scala 29:58] - wire _T_71 = |ld_byte_hitvecfn_hi_0; // @[el2_lsu_bus_buffer.scala 193:73] - wire _T_73 = _T_71 | ld_byte_ibuf_hit_hi[0]; // @[el2_lsu_bus_buffer.scala 193:77] - wire _T_189 = ld_addr_hitvec_hi_3 & buf_byteen_3[1]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_191 = _T_189 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_185 = ld_addr_hitvec_hi_2 & buf_byteen_2[1]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_187 = _T_185 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_181 = ld_addr_hitvec_hi_1 & buf_byteen_1[1]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_183 = _T_181 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_177 = ld_addr_hitvec_hi_0 & buf_byteen_0[1]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_179 = _T_177 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 196:114] + wire _T_71 = |ld_byte_hitvecfn_hi_0; // @[el2_lsu_bus_buffer.scala 200:73] + wire _T_73 = _T_71 | ld_byte_ibuf_hit_hi[0]; // @[el2_lsu_bus_buffer.scala 200:77] + wire _T_189 = ld_addr_hitvec_hi_3 & buf_byteen_3[1]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_191 = _T_189 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_185 = ld_addr_hitvec_hi_2 & buf_byteen_2[1]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_187 = _T_185 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_181 = ld_addr_hitvec_hi_1 & buf_byteen_1[1]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_183 = _T_181 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_177 = ld_addr_hitvec_hi_0 & buf_byteen_0[1]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_179 = _T_177 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_buffer.scala 203:114] wire [3:0] ld_byte_hitvec_hi_1 = {_T_191,_T_187,_T_183,_T_179}; // @[Cat.scala 29:58] - wire [3:0] _T_430 = ld_byte_hitvec_hi_1 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_431 = |_T_430; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_432 = ~_T_431; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_433 = ld_byte_hitvec_hi_1[3] & _T_432; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_435 = ~ld_byte_ibuf_hit_hi[1]; // @[el2_lsu_bus_buffer.scala 201:150] - wire _T_436 = _T_433 & _T_435; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_422 = ld_byte_hitvec_hi_1 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_423 = |_T_422; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_424 = ~_T_423; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_425 = ld_byte_hitvec_hi_1[2] & _T_424; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_428 = _T_425 & _T_435; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_414 = ld_byte_hitvec_hi_1 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_415 = |_T_414; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_416 = ~_T_415; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_417 = ld_byte_hitvec_hi_1[1] & _T_416; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_420 = _T_417 & _T_435; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_406 = ld_byte_hitvec_hi_1 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_407 = |_T_406; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_408 = ~_T_407; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_409 = ld_byte_hitvec_hi_1[0] & _T_408; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_412 = _T_409 & _T_435; // @[el2_lsu_bus_buffer.scala 201:148] + wire [3:0] _T_430 = ld_byte_hitvec_hi_1 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_431 = |_T_430; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_432 = ~_T_431; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_433 = ld_byte_hitvec_hi_1[3] & _T_432; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_435 = ~ld_byte_ibuf_hit_hi[1]; // @[el2_lsu_bus_buffer.scala 208:150] + wire _T_436 = _T_433 & _T_435; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_422 = ld_byte_hitvec_hi_1 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_423 = |_T_422; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_424 = ~_T_423; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_425 = ld_byte_hitvec_hi_1[2] & _T_424; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_428 = _T_425 & _T_435; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_414 = ld_byte_hitvec_hi_1 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_415 = |_T_414; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_416 = ~_T_415; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_417 = ld_byte_hitvec_hi_1[1] & _T_416; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_420 = _T_417 & _T_435; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_406 = ld_byte_hitvec_hi_1 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_407 = |_T_406; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_408 = ~_T_407; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_409 = ld_byte_hitvec_hi_1[0] & _T_408; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_412 = _T_409 & _T_435; // @[el2_lsu_bus_buffer.scala 208:148] wire [3:0] ld_byte_hitvecfn_hi_1 = {_T_436,_T_428,_T_420,_T_412}; // @[Cat.scala 29:58] - wire _T_74 = |ld_byte_hitvecfn_hi_1; // @[el2_lsu_bus_buffer.scala 193:73] - wire _T_76 = _T_74 | ld_byte_ibuf_hit_hi[1]; // @[el2_lsu_bus_buffer.scala 193:77] - wire _T_207 = ld_addr_hitvec_hi_3 & buf_byteen_3[2]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_209 = _T_207 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_203 = ld_addr_hitvec_hi_2 & buf_byteen_2[2]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_205 = _T_203 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_199 = ld_addr_hitvec_hi_1 & buf_byteen_1[2]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_201 = _T_199 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_195 = ld_addr_hitvec_hi_0 & buf_byteen_0[2]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_197 = _T_195 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 196:114] + wire _T_74 = |ld_byte_hitvecfn_hi_1; // @[el2_lsu_bus_buffer.scala 200:73] + wire _T_76 = _T_74 | ld_byte_ibuf_hit_hi[1]; // @[el2_lsu_bus_buffer.scala 200:77] + wire _T_207 = ld_addr_hitvec_hi_3 & buf_byteen_3[2]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_209 = _T_207 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_203 = ld_addr_hitvec_hi_2 & buf_byteen_2[2]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_205 = _T_203 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_199 = ld_addr_hitvec_hi_1 & buf_byteen_1[2]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_201 = _T_199 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_195 = ld_addr_hitvec_hi_0 & buf_byteen_0[2]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_197 = _T_195 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_buffer.scala 203:114] wire [3:0] ld_byte_hitvec_hi_2 = {_T_209,_T_205,_T_201,_T_197}; // @[Cat.scala 29:58] - wire [3:0] _T_465 = ld_byte_hitvec_hi_2 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_466 = |_T_465; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_467 = ~_T_466; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_468 = ld_byte_hitvec_hi_2[3] & _T_467; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_470 = ~ld_byte_ibuf_hit_hi[2]; // @[el2_lsu_bus_buffer.scala 201:150] - wire _T_471 = _T_468 & _T_470; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_457 = ld_byte_hitvec_hi_2 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_458 = |_T_457; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_459 = ~_T_458; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_460 = ld_byte_hitvec_hi_2[2] & _T_459; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_463 = _T_460 & _T_470; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_449 = ld_byte_hitvec_hi_2 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_450 = |_T_449; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_451 = ~_T_450; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_452 = ld_byte_hitvec_hi_2[1] & _T_451; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_455 = _T_452 & _T_470; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_441 = ld_byte_hitvec_hi_2 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_442 = |_T_441; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_443 = ~_T_442; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_444 = ld_byte_hitvec_hi_2[0] & _T_443; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_447 = _T_444 & _T_470; // @[el2_lsu_bus_buffer.scala 201:148] + wire [3:0] _T_465 = ld_byte_hitvec_hi_2 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_466 = |_T_465; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_467 = ~_T_466; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_468 = ld_byte_hitvec_hi_2[3] & _T_467; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_470 = ~ld_byte_ibuf_hit_hi[2]; // @[el2_lsu_bus_buffer.scala 208:150] + wire _T_471 = _T_468 & _T_470; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_457 = ld_byte_hitvec_hi_2 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_458 = |_T_457; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_459 = ~_T_458; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_460 = ld_byte_hitvec_hi_2[2] & _T_459; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_463 = _T_460 & _T_470; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_449 = ld_byte_hitvec_hi_2 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_450 = |_T_449; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_451 = ~_T_450; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_452 = ld_byte_hitvec_hi_2[1] & _T_451; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_455 = _T_452 & _T_470; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_441 = ld_byte_hitvec_hi_2 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_442 = |_T_441; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_443 = ~_T_442; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_444 = ld_byte_hitvec_hi_2[0] & _T_443; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_447 = _T_444 & _T_470; // @[el2_lsu_bus_buffer.scala 208:148] wire [3:0] ld_byte_hitvecfn_hi_2 = {_T_471,_T_463,_T_455,_T_447}; // @[Cat.scala 29:58] - wire _T_77 = |ld_byte_hitvecfn_hi_2; // @[el2_lsu_bus_buffer.scala 193:73] - wire _T_79 = _T_77 | ld_byte_ibuf_hit_hi[2]; // @[el2_lsu_bus_buffer.scala 193:77] - wire _T_225 = ld_addr_hitvec_hi_3 & buf_byteen_3[3]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_227 = _T_225 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_221 = ld_addr_hitvec_hi_2 & buf_byteen_2[3]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_223 = _T_221 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_217 = ld_addr_hitvec_hi_1 & buf_byteen_1[3]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_219 = _T_217 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 196:114] - wire _T_213 = ld_addr_hitvec_hi_0 & buf_byteen_0[3]; // @[el2_lsu_bus_buffer.scala 196:95] - wire _T_215 = _T_213 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 196:114] + wire _T_77 = |ld_byte_hitvecfn_hi_2; // @[el2_lsu_bus_buffer.scala 200:73] + wire _T_79 = _T_77 | ld_byte_ibuf_hit_hi[2]; // @[el2_lsu_bus_buffer.scala 200:77] + wire _T_225 = ld_addr_hitvec_hi_3 & buf_byteen_3[3]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_227 = _T_225 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_221 = ld_addr_hitvec_hi_2 & buf_byteen_2[3]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_223 = _T_221 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_217 = ld_addr_hitvec_hi_1 & buf_byteen_1[3]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_219 = _T_217 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 203:114] + wire _T_213 = ld_addr_hitvec_hi_0 & buf_byteen_0[3]; // @[el2_lsu_bus_buffer.scala 203:95] + wire _T_215 = _T_213 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_buffer.scala 203:114] wire [3:0] ld_byte_hitvec_hi_3 = {_T_227,_T_223,_T_219,_T_215}; // @[Cat.scala 29:58] - wire [3:0] _T_500 = ld_byte_hitvec_hi_3 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_501 = |_T_500; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_502 = ~_T_501; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_503 = ld_byte_hitvec_hi_3[3] & _T_502; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_505 = ~ld_byte_ibuf_hit_hi[3]; // @[el2_lsu_bus_buffer.scala 201:150] - wire _T_506 = _T_503 & _T_505; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_492 = ld_byte_hitvec_hi_3 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_493 = |_T_492; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_494 = ~_T_493; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_495 = ld_byte_hitvec_hi_3[2] & _T_494; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_498 = _T_495 & _T_505; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_484 = ld_byte_hitvec_hi_3 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_485 = |_T_484; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_486 = ~_T_485; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_487 = ld_byte_hitvec_hi_3[1] & _T_486; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_490 = _T_487 & _T_505; // @[el2_lsu_bus_buffer.scala 201:148] - wire [3:0] _T_476 = ld_byte_hitvec_hi_3 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 201:122] - wire _T_477 = |_T_476; // @[el2_lsu_bus_buffer.scala 201:144] - wire _T_478 = ~_T_477; // @[el2_lsu_bus_buffer.scala 201:99] - wire _T_479 = ld_byte_hitvec_hi_3[0] & _T_478; // @[el2_lsu_bus_buffer.scala 201:97] - wire _T_482 = _T_479 & _T_505; // @[el2_lsu_bus_buffer.scala 201:148] + wire [3:0] _T_500 = ld_byte_hitvec_hi_3 & buf_age_younger_3; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_501 = |_T_500; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_502 = ~_T_501; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_503 = ld_byte_hitvec_hi_3[3] & _T_502; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_505 = ~ld_byte_ibuf_hit_hi[3]; // @[el2_lsu_bus_buffer.scala 208:150] + wire _T_506 = _T_503 & _T_505; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_492 = ld_byte_hitvec_hi_3 & buf_age_younger_2; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_493 = |_T_492; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_494 = ~_T_493; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_495 = ld_byte_hitvec_hi_3[2] & _T_494; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_498 = _T_495 & _T_505; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_484 = ld_byte_hitvec_hi_3 & buf_age_younger_1; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_485 = |_T_484; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_486 = ~_T_485; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_487 = ld_byte_hitvec_hi_3[1] & _T_486; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_490 = _T_487 & _T_505; // @[el2_lsu_bus_buffer.scala 208:148] + wire [3:0] _T_476 = ld_byte_hitvec_hi_3 & buf_age_younger_0; // @[el2_lsu_bus_buffer.scala 208:122] + wire _T_477 = |_T_476; // @[el2_lsu_bus_buffer.scala 208:144] + wire _T_478 = ~_T_477; // @[el2_lsu_bus_buffer.scala 208:99] + wire _T_479 = ld_byte_hitvec_hi_3[0] & _T_478; // @[el2_lsu_bus_buffer.scala 208:97] + wire _T_482 = _T_479 & _T_505; // @[el2_lsu_bus_buffer.scala 208:148] wire [3:0] ld_byte_hitvecfn_hi_3 = {_T_506,_T_498,_T_490,_T_482}; // @[Cat.scala 29:58] - wire _T_80 = |ld_byte_hitvecfn_hi_3; // @[el2_lsu_bus_buffer.scala 193:73] - wire _T_82 = _T_80 | ld_byte_ibuf_hit_hi[3]; // @[el2_lsu_bus_buffer.scala 193:77] + wire _T_80 = |ld_byte_hitvecfn_hi_3; // @[el2_lsu_bus_buffer.scala 200:73] + wire _T_82 = _T_80 | ld_byte_ibuf_hit_hi[3]; // @[el2_lsu_bus_buffer.scala 200:77] wire [2:0] _T_84 = {_T_82,_T_79,_T_76}; // @[Cat.scala 29:58] wire [7:0] _T_530 = ld_byte_ibuf_hit_lo[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [7:0] _T_533 = ld_byte_ibuf_hit_lo[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] @@ -5845,112 +5846,112 @@ module el2_lsu_bus_buffer( wire [31:0] ld_fwddata_buf_hi_initial = {_T_553,_T_550,_T_547,_T_544}; // @[Cat.scala 29:58] wire [7:0] _T_558 = ld_byte_hitvecfn_lo_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] reg [31:0] buf_data_0; // @[el2_lib.scala 514:16] - wire [7:0] _T_560 = _T_558 & buf_data_0[31:24]; // @[el2_lsu_bus_buffer.scala 219:91] + wire [7:0] _T_560 = _T_558 & buf_data_0[31:24]; // @[el2_lsu_bus_buffer.scala 226:91] wire [7:0] _T_563 = ld_byte_hitvecfn_lo_3[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] reg [31:0] buf_data_1; // @[el2_lib.scala 514:16] - wire [7:0] _T_565 = _T_563 & buf_data_1[31:24]; // @[el2_lsu_bus_buffer.scala 219:91] + wire [7:0] _T_565 = _T_563 & buf_data_1[31:24]; // @[el2_lsu_bus_buffer.scala 226:91] wire [7:0] _T_568 = ld_byte_hitvecfn_lo_3[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] reg [31:0] buf_data_2; // @[el2_lib.scala 514:16] - wire [7:0] _T_570 = _T_568 & buf_data_2[31:24]; // @[el2_lsu_bus_buffer.scala 219:91] + wire [7:0] _T_570 = _T_568 & buf_data_2[31:24]; // @[el2_lsu_bus_buffer.scala 226:91] wire [7:0] _T_573 = ld_byte_hitvecfn_lo_3[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] reg [31:0] buf_data_3; // @[el2_lib.scala 514:16] - wire [7:0] _T_575 = _T_573 & buf_data_3[31:24]; // @[el2_lsu_bus_buffer.scala 219:91] - wire [7:0] _T_576 = _T_560 | _T_565; // @[el2_lsu_bus_buffer.scala 219:123] - wire [7:0] _T_577 = _T_576 | _T_570; // @[el2_lsu_bus_buffer.scala 219:123] - wire [7:0] _T_578 = _T_577 | _T_575; // @[el2_lsu_bus_buffer.scala 219:123] + wire [7:0] _T_575 = _T_573 & buf_data_3[31:24]; // @[el2_lsu_bus_buffer.scala 226:91] + wire [7:0] _T_576 = _T_560 | _T_565; // @[el2_lsu_bus_buffer.scala 226:123] + wire [7:0] _T_577 = _T_576 | _T_570; // @[el2_lsu_bus_buffer.scala 226:123] + wire [7:0] _T_578 = _T_577 | _T_575; // @[el2_lsu_bus_buffer.scala 226:123] wire [7:0] _T_581 = ld_byte_hitvecfn_lo_2[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_583 = _T_581 & buf_data_0[23:16]; // @[el2_lsu_bus_buffer.scala 220:65] + wire [7:0] _T_583 = _T_581 & buf_data_0[23:16]; // @[el2_lsu_bus_buffer.scala 227:65] wire [7:0] _T_586 = ld_byte_hitvecfn_lo_2[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_588 = _T_586 & buf_data_1[23:16]; // @[el2_lsu_bus_buffer.scala 220:65] + wire [7:0] _T_588 = _T_586 & buf_data_1[23:16]; // @[el2_lsu_bus_buffer.scala 227:65] wire [7:0] _T_591 = ld_byte_hitvecfn_lo_2[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_593 = _T_591 & buf_data_2[23:16]; // @[el2_lsu_bus_buffer.scala 220:65] + wire [7:0] _T_593 = _T_591 & buf_data_2[23:16]; // @[el2_lsu_bus_buffer.scala 227:65] wire [7:0] _T_596 = ld_byte_hitvecfn_lo_2[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_598 = _T_596 & buf_data_3[23:16]; // @[el2_lsu_bus_buffer.scala 220:65] - wire [7:0] _T_599 = _T_583 | _T_588; // @[el2_lsu_bus_buffer.scala 220:97] - wire [7:0] _T_600 = _T_599 | _T_593; // @[el2_lsu_bus_buffer.scala 220:97] - wire [7:0] _T_601 = _T_600 | _T_598; // @[el2_lsu_bus_buffer.scala 220:97] + wire [7:0] _T_598 = _T_596 & buf_data_3[23:16]; // @[el2_lsu_bus_buffer.scala 227:65] + wire [7:0] _T_599 = _T_583 | _T_588; // @[el2_lsu_bus_buffer.scala 227:97] + wire [7:0] _T_600 = _T_599 | _T_593; // @[el2_lsu_bus_buffer.scala 227:97] + wire [7:0] _T_601 = _T_600 | _T_598; // @[el2_lsu_bus_buffer.scala 227:97] wire [7:0] _T_604 = ld_byte_hitvecfn_lo_1[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_606 = _T_604 & buf_data_0[15:8]; // @[el2_lsu_bus_buffer.scala 221:65] + wire [7:0] _T_606 = _T_604 & buf_data_0[15:8]; // @[el2_lsu_bus_buffer.scala 228:65] wire [7:0] _T_609 = ld_byte_hitvecfn_lo_1[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_611 = _T_609 & buf_data_1[15:8]; // @[el2_lsu_bus_buffer.scala 221:65] + wire [7:0] _T_611 = _T_609 & buf_data_1[15:8]; // @[el2_lsu_bus_buffer.scala 228:65] wire [7:0] _T_614 = ld_byte_hitvecfn_lo_1[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_616 = _T_614 & buf_data_2[15:8]; // @[el2_lsu_bus_buffer.scala 221:65] + wire [7:0] _T_616 = _T_614 & buf_data_2[15:8]; // @[el2_lsu_bus_buffer.scala 228:65] wire [7:0] _T_619 = ld_byte_hitvecfn_lo_1[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_621 = _T_619 & buf_data_3[15:8]; // @[el2_lsu_bus_buffer.scala 221:65] - wire [7:0] _T_622 = _T_606 | _T_611; // @[el2_lsu_bus_buffer.scala 221:97] - wire [7:0] _T_623 = _T_622 | _T_616; // @[el2_lsu_bus_buffer.scala 221:97] - wire [7:0] _T_624 = _T_623 | _T_621; // @[el2_lsu_bus_buffer.scala 221:97] + wire [7:0] _T_621 = _T_619 & buf_data_3[15:8]; // @[el2_lsu_bus_buffer.scala 228:65] + wire [7:0] _T_622 = _T_606 | _T_611; // @[el2_lsu_bus_buffer.scala 228:97] + wire [7:0] _T_623 = _T_622 | _T_616; // @[el2_lsu_bus_buffer.scala 228:97] + wire [7:0] _T_624 = _T_623 | _T_621; // @[el2_lsu_bus_buffer.scala 228:97] wire [7:0] _T_627 = ld_byte_hitvecfn_lo_0[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_629 = _T_627 & buf_data_0[7:0]; // @[el2_lsu_bus_buffer.scala 222:65] + wire [7:0] _T_629 = _T_627 & buf_data_0[7:0]; // @[el2_lsu_bus_buffer.scala 229:65] wire [7:0] _T_632 = ld_byte_hitvecfn_lo_0[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_634 = _T_632 & buf_data_1[7:0]; // @[el2_lsu_bus_buffer.scala 222:65] + wire [7:0] _T_634 = _T_632 & buf_data_1[7:0]; // @[el2_lsu_bus_buffer.scala 229:65] wire [7:0] _T_637 = ld_byte_hitvecfn_lo_0[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_639 = _T_637 & buf_data_2[7:0]; // @[el2_lsu_bus_buffer.scala 222:65] + wire [7:0] _T_639 = _T_637 & buf_data_2[7:0]; // @[el2_lsu_bus_buffer.scala 229:65] wire [7:0] _T_642 = ld_byte_hitvecfn_lo_0[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_644 = _T_642 & buf_data_3[7:0]; // @[el2_lsu_bus_buffer.scala 222:65] - wire [7:0] _T_645 = _T_629 | _T_634; // @[el2_lsu_bus_buffer.scala 222:97] - wire [7:0] _T_646 = _T_645 | _T_639; // @[el2_lsu_bus_buffer.scala 222:97] - wire [7:0] _T_647 = _T_646 | _T_644; // @[el2_lsu_bus_buffer.scala 222:97] + wire [7:0] _T_644 = _T_642 & buf_data_3[7:0]; // @[el2_lsu_bus_buffer.scala 229:65] + wire [7:0] _T_645 = _T_629 | _T_634; // @[el2_lsu_bus_buffer.scala 229:97] + wire [7:0] _T_646 = _T_645 | _T_639; // @[el2_lsu_bus_buffer.scala 229:97] + wire [7:0] _T_647 = _T_646 | _T_644; // @[el2_lsu_bus_buffer.scala 229:97] wire [31:0] _T_650 = {_T_578,_T_601,_T_624,_T_647}; // @[Cat.scala 29:58] reg [31:0] ibuf_data; // @[el2_lib.scala 514:16] - wire [31:0] _T_651 = ld_fwddata_buf_lo_initial & ibuf_data; // @[el2_lsu_bus_buffer.scala 223:32] + wire [31:0] _T_651 = ld_fwddata_buf_lo_initial & ibuf_data; // @[el2_lsu_bus_buffer.scala 230:32] wire [7:0] _T_655 = ld_byte_hitvecfn_hi_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_657 = _T_655 & buf_data_0[31:24]; // @[el2_lsu_bus_buffer.scala 225:91] + wire [7:0] _T_657 = _T_655 & buf_data_0[31:24]; // @[el2_lsu_bus_buffer.scala 232:91] wire [7:0] _T_660 = ld_byte_hitvecfn_hi_3[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_662 = _T_660 & buf_data_1[31:24]; // @[el2_lsu_bus_buffer.scala 225:91] + wire [7:0] _T_662 = _T_660 & buf_data_1[31:24]; // @[el2_lsu_bus_buffer.scala 232:91] wire [7:0] _T_665 = ld_byte_hitvecfn_hi_3[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_667 = _T_665 & buf_data_2[31:24]; // @[el2_lsu_bus_buffer.scala 225:91] + wire [7:0] _T_667 = _T_665 & buf_data_2[31:24]; // @[el2_lsu_bus_buffer.scala 232:91] wire [7:0] _T_670 = ld_byte_hitvecfn_hi_3[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_672 = _T_670 & buf_data_3[31:24]; // @[el2_lsu_bus_buffer.scala 225:91] - wire [7:0] _T_673 = _T_657 | _T_662; // @[el2_lsu_bus_buffer.scala 225:123] - wire [7:0] _T_674 = _T_673 | _T_667; // @[el2_lsu_bus_buffer.scala 225:123] - wire [7:0] _T_675 = _T_674 | _T_672; // @[el2_lsu_bus_buffer.scala 225:123] + wire [7:0] _T_672 = _T_670 & buf_data_3[31:24]; // @[el2_lsu_bus_buffer.scala 232:91] + wire [7:0] _T_673 = _T_657 | _T_662; // @[el2_lsu_bus_buffer.scala 232:123] + wire [7:0] _T_674 = _T_673 | _T_667; // @[el2_lsu_bus_buffer.scala 232:123] + wire [7:0] _T_675 = _T_674 | _T_672; // @[el2_lsu_bus_buffer.scala 232:123] wire [7:0] _T_678 = ld_byte_hitvecfn_hi_2[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_680 = _T_678 & buf_data_0[23:16]; // @[el2_lsu_bus_buffer.scala 226:65] + wire [7:0] _T_680 = _T_678 & buf_data_0[23:16]; // @[el2_lsu_bus_buffer.scala 233:65] wire [7:0] _T_683 = ld_byte_hitvecfn_hi_2[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_685 = _T_683 & buf_data_1[23:16]; // @[el2_lsu_bus_buffer.scala 226:65] + wire [7:0] _T_685 = _T_683 & buf_data_1[23:16]; // @[el2_lsu_bus_buffer.scala 233:65] wire [7:0] _T_688 = ld_byte_hitvecfn_hi_2[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_690 = _T_688 & buf_data_2[23:16]; // @[el2_lsu_bus_buffer.scala 226:65] + wire [7:0] _T_690 = _T_688 & buf_data_2[23:16]; // @[el2_lsu_bus_buffer.scala 233:65] wire [7:0] _T_693 = ld_byte_hitvecfn_hi_2[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_695 = _T_693 & buf_data_3[23:16]; // @[el2_lsu_bus_buffer.scala 226:65] - wire [7:0] _T_696 = _T_680 | _T_685; // @[el2_lsu_bus_buffer.scala 226:97] - wire [7:0] _T_697 = _T_696 | _T_690; // @[el2_lsu_bus_buffer.scala 226:97] - wire [7:0] _T_698 = _T_697 | _T_695; // @[el2_lsu_bus_buffer.scala 226:97] + wire [7:0] _T_695 = _T_693 & buf_data_3[23:16]; // @[el2_lsu_bus_buffer.scala 233:65] + wire [7:0] _T_696 = _T_680 | _T_685; // @[el2_lsu_bus_buffer.scala 233:97] + wire [7:0] _T_697 = _T_696 | _T_690; // @[el2_lsu_bus_buffer.scala 233:97] + wire [7:0] _T_698 = _T_697 | _T_695; // @[el2_lsu_bus_buffer.scala 233:97] wire [7:0] _T_701 = ld_byte_hitvecfn_hi_1[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_703 = _T_701 & buf_data_0[15:8]; // @[el2_lsu_bus_buffer.scala 227:65] + wire [7:0] _T_703 = _T_701 & buf_data_0[15:8]; // @[el2_lsu_bus_buffer.scala 234:65] wire [7:0] _T_706 = ld_byte_hitvecfn_hi_1[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_708 = _T_706 & buf_data_1[15:8]; // @[el2_lsu_bus_buffer.scala 227:65] + wire [7:0] _T_708 = _T_706 & buf_data_1[15:8]; // @[el2_lsu_bus_buffer.scala 234:65] wire [7:0] _T_711 = ld_byte_hitvecfn_hi_1[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_713 = _T_711 & buf_data_2[15:8]; // @[el2_lsu_bus_buffer.scala 227:65] + wire [7:0] _T_713 = _T_711 & buf_data_2[15:8]; // @[el2_lsu_bus_buffer.scala 234:65] wire [7:0] _T_716 = ld_byte_hitvecfn_hi_1[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_718 = _T_716 & buf_data_3[15:8]; // @[el2_lsu_bus_buffer.scala 227:65] - wire [7:0] _T_719 = _T_703 | _T_708; // @[el2_lsu_bus_buffer.scala 227:97] - wire [7:0] _T_720 = _T_719 | _T_713; // @[el2_lsu_bus_buffer.scala 227:97] - wire [7:0] _T_721 = _T_720 | _T_718; // @[el2_lsu_bus_buffer.scala 227:97] + wire [7:0] _T_718 = _T_716 & buf_data_3[15:8]; // @[el2_lsu_bus_buffer.scala 234:65] + wire [7:0] _T_719 = _T_703 | _T_708; // @[el2_lsu_bus_buffer.scala 234:97] + wire [7:0] _T_720 = _T_719 | _T_713; // @[el2_lsu_bus_buffer.scala 234:97] + wire [7:0] _T_721 = _T_720 | _T_718; // @[el2_lsu_bus_buffer.scala 234:97] wire [7:0] _T_724 = ld_byte_hitvecfn_hi_0[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_726 = _T_724 & buf_data_0[7:0]; // @[el2_lsu_bus_buffer.scala 228:65] + wire [7:0] _T_726 = _T_724 & buf_data_0[7:0]; // @[el2_lsu_bus_buffer.scala 235:65] wire [7:0] _T_729 = ld_byte_hitvecfn_hi_0[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_731 = _T_729 & buf_data_1[7:0]; // @[el2_lsu_bus_buffer.scala 228:65] + wire [7:0] _T_731 = _T_729 & buf_data_1[7:0]; // @[el2_lsu_bus_buffer.scala 235:65] wire [7:0] _T_734 = ld_byte_hitvecfn_hi_0[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_736 = _T_734 & buf_data_2[7:0]; // @[el2_lsu_bus_buffer.scala 228:65] + wire [7:0] _T_736 = _T_734 & buf_data_2[7:0]; // @[el2_lsu_bus_buffer.scala 235:65] wire [7:0] _T_739 = ld_byte_hitvecfn_hi_0[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [7:0] _T_741 = _T_739 & buf_data_3[7:0]; // @[el2_lsu_bus_buffer.scala 228:65] - wire [7:0] _T_742 = _T_726 | _T_731; // @[el2_lsu_bus_buffer.scala 228:97] - wire [7:0] _T_743 = _T_742 | _T_736; // @[el2_lsu_bus_buffer.scala 228:97] - wire [7:0] _T_744 = _T_743 | _T_741; // @[el2_lsu_bus_buffer.scala 228:97] + wire [7:0] _T_741 = _T_739 & buf_data_3[7:0]; // @[el2_lsu_bus_buffer.scala 235:65] + wire [7:0] _T_742 = _T_726 | _T_731; // @[el2_lsu_bus_buffer.scala 235:97] + wire [7:0] _T_743 = _T_742 | _T_736; // @[el2_lsu_bus_buffer.scala 235:97] + wire [7:0] _T_744 = _T_743 | _T_741; // @[el2_lsu_bus_buffer.scala 235:97] wire [31:0] _T_747 = {_T_675,_T_698,_T_721,_T_744}; // @[Cat.scala 29:58] - wire [31:0] _T_748 = ld_fwddata_buf_hi_initial & ibuf_data; // @[el2_lsu_bus_buffer.scala 229:32] + wire [31:0] _T_748 = ld_fwddata_buf_hi_initial & ibuf_data; // @[el2_lsu_bus_buffer.scala 236:32] wire [3:0] _T_750 = io_lsu_pkt_r_bits_by ? 4'h1 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_751 = io_lsu_pkt_r_bits_half ? 4'h3 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_752 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_753 = _T_750 | _T_751; // @[Mux.scala 27:72] wire [3:0] ldst_byteen_r = _T_753 | _T_752; // @[Mux.scala 27:72] - wire _T_756 = io_lsu_addr_r[1:0] == 2'h0; // @[el2_lsu_bus_buffer.scala 236:55] - wire _T_758 = io_lsu_addr_r[1:0] == 2'h1; // @[el2_lsu_bus_buffer.scala 237:24] + wire _T_756 = io_lsu_addr_r[1:0] == 2'h0; // @[el2_lsu_bus_buffer.scala 243:55] + wire _T_758 = io_lsu_addr_r[1:0] == 2'h1; // @[el2_lsu_bus_buffer.scala 244:24] wire [3:0] _T_760 = {3'h0,ldst_byteen_r[3]}; // @[Cat.scala 29:58] - wire _T_762 = io_lsu_addr_r[1:0] == 2'h2; // @[el2_lsu_bus_buffer.scala 238:24] + wire _T_762 = io_lsu_addr_r[1:0] == 2'h2; // @[el2_lsu_bus_buffer.scala 245:24] wire [3:0] _T_764 = {2'h0,ldst_byteen_r[3:2]}; // @[Cat.scala 29:58] - wire _T_766 = io_lsu_addr_r[1:0] == 2'h3; // @[el2_lsu_bus_buffer.scala 239:24] + wire _T_766 = io_lsu_addr_r[1:0] == 2'h3; // @[el2_lsu_bus_buffer.scala 246:24] wire [3:0] _T_768 = {1'h0,ldst_byteen_r[3:1]}; // @[Cat.scala 29:58] wire [3:0] _T_770 = _T_758 ? _T_760 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_771 = _T_762 ? _T_764 : 4'h0; // @[Mux.scala 27:72] @@ -5985,162 +5986,162 @@ module el2_lsu_bus_buffer( wire [31:0] _T_836 = _T_832 | _T_833; // @[Mux.scala 27:72] wire [31:0] _T_837 = _T_836 | _T_834; // @[Mux.scala 27:72] wire [31:0] store_data_lo_r = _T_837 | _T_835; // @[Mux.scala 27:72] - wire ldst_samedw_r = io_lsu_addr_r[3] == io_end_addr_r[3]; // @[el2_lsu_bus_buffer.scala 256:40] - wire _T_844 = ~io_lsu_addr_r[0]; // @[el2_lsu_bus_buffer.scala 258:31] + wire ldst_samedw_r = io_lsu_addr_r[3] == io_end_addr_r[3]; // @[el2_lsu_bus_buffer.scala 263:40] + wire _T_844 = ~io_lsu_addr_r[0]; // @[el2_lsu_bus_buffer.scala 265:31] wire _T_845 = io_lsu_pkt_r_bits_word & _T_756; // @[Mux.scala 27:72] wire _T_846 = io_lsu_pkt_r_bits_half & _T_844; // @[Mux.scala 27:72] wire _T_848 = _T_845 | _T_846; // @[Mux.scala 27:72] wire is_aligned_r = _T_848 | io_lsu_pkt_r_bits_by; // @[Mux.scala 27:72] - wire _T_850 = io_lsu_pkt_r_bits_load | io_no_word_merge_r; // @[el2_lsu_bus_buffer.scala 260:60] - wire _T_851 = io_lsu_busreq_r & _T_850; // @[el2_lsu_bus_buffer.scala 260:34] - wire _T_852 = ~ibuf_valid; // @[el2_lsu_bus_buffer.scala 260:84] - wire ibuf_byp = _T_851 & _T_852; // @[el2_lsu_bus_buffer.scala 260:82] - wire _T_853 = io_lsu_busreq_r & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 261:36] - wire _T_854 = ~ibuf_byp; // @[el2_lsu_bus_buffer.scala 261:56] - wire ibuf_wr_en = _T_853 & _T_854; // @[el2_lsu_bus_buffer.scala 261:54] - wire _T_855 = ~ibuf_wr_en; // @[el2_lsu_bus_buffer.scala 263:36] - reg [2:0] ibuf_timer; // @[el2_lsu_bus_buffer.scala 306:55] - wire _T_864 = ibuf_timer == 3'h7; // @[el2_lsu_bus_buffer.scala 269:62] - wire _T_865 = ibuf_wr_en | _T_864; // @[el2_lsu_bus_buffer.scala 269:48] - wire _T_929 = _T_853 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 288:54] - wire _T_930 = _T_929 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 288:80] - wire _T_931 = _T_930 & ibuf_write; // @[el2_lsu_bus_buffer.scala 288:93] - wire _T_934 = io_lsu_addr_r[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 288:129] - wire _T_935 = _T_931 & _T_934; // @[el2_lsu_bus_buffer.scala 288:106] - wire _T_936 = ~io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 288:152] - wire _T_937 = _T_935 & _T_936; // @[el2_lsu_bus_buffer.scala 288:150] - wire _T_938 = ~io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_buffer.scala 288:175] - wire ibuf_merge_en = _T_937 & _T_938; // @[el2_lsu_bus_buffer.scala 288:173] - wire ibuf_merge_in = ~io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 289:20] - wire _T_866 = ibuf_merge_en & ibuf_merge_in; // @[el2_lsu_bus_buffer.scala 269:98] - wire _T_867 = ~_T_866; // @[el2_lsu_bus_buffer.scala 269:82] - wire _T_868 = _T_865 & _T_867; // @[el2_lsu_bus_buffer.scala 269:80] - wire _T_869 = _T_868 | ibuf_byp; // @[el2_lsu_bus_buffer.scala 270:5] - wire _T_857 = ~io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 264:44] - wire _T_858 = io_lsu_busreq_m & _T_857; // @[el2_lsu_bus_buffer.scala 264:42] - wire _T_859 = _T_858 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 264:61] - wire _T_862 = ibuf_addr[31:2] != io_lsu_addr_m[31:2]; // @[el2_lsu_bus_buffer.scala 264:120] - wire _T_863 = io_lsu_pkt_m_bits_load | _T_862; // @[el2_lsu_bus_buffer.scala 264:100] - wire ibuf_force_drain = _T_859 & _T_863; // @[el2_lsu_bus_buffer.scala 264:74] - wire _T_870 = _T_869 | ibuf_force_drain; // @[el2_lsu_bus_buffer.scala 270:16] + wire _T_850 = io_lsu_pkt_r_bits_load | io_no_word_merge_r; // @[el2_lsu_bus_buffer.scala 267:60] + wire _T_851 = io_lsu_busreq_r & _T_850; // @[el2_lsu_bus_buffer.scala 267:34] + wire _T_852 = ~ibuf_valid; // @[el2_lsu_bus_buffer.scala 267:84] + wire ibuf_byp = _T_851 & _T_852; // @[el2_lsu_bus_buffer.scala 267:82] + wire _T_853 = io_lsu_busreq_r & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 268:36] + wire _T_854 = ~ibuf_byp; // @[el2_lsu_bus_buffer.scala 268:56] + wire ibuf_wr_en = _T_853 & _T_854; // @[el2_lsu_bus_buffer.scala 268:54] + wire _T_855 = ~ibuf_wr_en; // @[el2_lsu_bus_buffer.scala 270:36] + reg [2:0] ibuf_timer; // @[el2_lsu_bus_buffer.scala 313:55] + wire _T_864 = ibuf_timer == 3'h7; // @[el2_lsu_bus_buffer.scala 276:62] + wire _T_865 = ibuf_wr_en | _T_864; // @[el2_lsu_bus_buffer.scala 276:48] + wire _T_929 = _T_853 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 295:54] + wire _T_930 = _T_929 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 295:80] + wire _T_931 = _T_930 & ibuf_write; // @[el2_lsu_bus_buffer.scala 295:93] + wire _T_934 = io_lsu_addr_r[31:2] == ibuf_addr[31:2]; // @[el2_lsu_bus_buffer.scala 295:129] + wire _T_935 = _T_931 & _T_934; // @[el2_lsu_bus_buffer.scala 295:106] + wire _T_936 = ~io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 295:152] + wire _T_937 = _T_935 & _T_936; // @[el2_lsu_bus_buffer.scala 295:150] + wire _T_938 = ~io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_buffer.scala 295:175] + wire ibuf_merge_en = _T_937 & _T_938; // @[el2_lsu_bus_buffer.scala 295:173] + wire ibuf_merge_in = ~io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 296:20] + wire _T_866 = ibuf_merge_en & ibuf_merge_in; // @[el2_lsu_bus_buffer.scala 276:98] + wire _T_867 = ~_T_866; // @[el2_lsu_bus_buffer.scala 276:82] + wire _T_868 = _T_865 & _T_867; // @[el2_lsu_bus_buffer.scala 276:80] + wire _T_869 = _T_868 | ibuf_byp; // @[el2_lsu_bus_buffer.scala 277:5] + wire _T_857 = ~io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 271:44] + wire _T_858 = io_lsu_busreq_m & _T_857; // @[el2_lsu_bus_buffer.scala 271:42] + wire _T_859 = _T_858 & ibuf_valid; // @[el2_lsu_bus_buffer.scala 271:61] + wire _T_862 = ibuf_addr[31:2] != io_lsu_addr_m[31:2]; // @[el2_lsu_bus_buffer.scala 271:120] + wire _T_863 = io_lsu_pkt_m_bits_load | _T_862; // @[el2_lsu_bus_buffer.scala 271:100] + wire ibuf_force_drain = _T_859 & _T_863; // @[el2_lsu_bus_buffer.scala 271:74] + wire _T_870 = _T_869 | ibuf_force_drain; // @[el2_lsu_bus_buffer.scala 277:16] reg ibuf_sideeffect; // @[Reg.scala 27:20] - wire _T_871 = _T_870 | ibuf_sideeffect; // @[el2_lsu_bus_buffer.scala 270:35] - wire _T_872 = ~ibuf_write; // @[el2_lsu_bus_buffer.scala 270:55] - wire _T_873 = _T_871 | _T_872; // @[el2_lsu_bus_buffer.scala 270:53] - wire _T_874 = _T_873 | io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_buffer.scala 270:67] - wire ibuf_drain_vld = ibuf_valid & _T_874; // @[el2_lsu_bus_buffer.scala 269:32] - wire _T_856 = ibuf_drain_vld & _T_855; // @[el2_lsu_bus_buffer.scala 263:34] - wire ibuf_rst = _T_856 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 263:49] - reg [1:0] WrPtr1_r; // @[el2_lsu_bus_buffer.scala 670:49] - reg [1:0] WrPtr0_r; // @[el2_lsu_bus_buffer.scala 669:49] + wire _T_871 = _T_870 | ibuf_sideeffect; // @[el2_lsu_bus_buffer.scala 277:35] + wire _T_872 = ~ibuf_write; // @[el2_lsu_bus_buffer.scala 277:55] + wire _T_873 = _T_871 | _T_872; // @[el2_lsu_bus_buffer.scala 277:53] + wire _T_874 = _T_873 | io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_buffer.scala 277:67] + wire ibuf_drain_vld = ibuf_valid & _T_874; // @[el2_lsu_bus_buffer.scala 276:32] + wire _T_856 = ibuf_drain_vld & _T_855; // @[el2_lsu_bus_buffer.scala 270:34] + wire ibuf_rst = _T_856 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 270:49] + reg [1:0] WrPtr1_r; // @[el2_lsu_bus_buffer.scala 677:49] + reg [1:0] WrPtr0_r; // @[el2_lsu_bus_buffer.scala 676:49] reg [1:0] ibuf_tag; // @[Reg.scala 27:20] wire [1:0] ibuf_sz_in = {io_lsu_pkt_r_bits_word,io_lsu_pkt_r_bits_half}; // @[Cat.scala 29:58] - wire [3:0] _T_881 = ibuf_byteen | ldst_byteen_lo_r; // @[el2_lsu_bus_buffer.scala 279:77] - wire [7:0] _T_889 = ldst_byteen_lo_r[0] ? store_data_lo_r[7:0] : ibuf_data[7:0]; // @[el2_lsu_bus_buffer.scala 284:8] - wire [7:0] _T_892 = io_ldst_dual_r ? store_data_hi_r[7:0] : store_data_lo_r[7:0]; // @[el2_lsu_bus_buffer.scala 285:8] - wire [7:0] _T_893 = _T_866 ? _T_889 : _T_892; // @[el2_lsu_bus_buffer.scala 283:46] - wire [7:0] _T_898 = ldst_byteen_lo_r[1] ? store_data_lo_r[15:8] : ibuf_data[15:8]; // @[el2_lsu_bus_buffer.scala 284:8] - wire [7:0] _T_901 = io_ldst_dual_r ? store_data_hi_r[15:8] : store_data_lo_r[15:8]; // @[el2_lsu_bus_buffer.scala 285:8] - wire [7:0] _T_902 = _T_866 ? _T_898 : _T_901; // @[el2_lsu_bus_buffer.scala 283:46] - wire [7:0] _T_907 = ldst_byteen_lo_r[2] ? store_data_lo_r[23:16] : ibuf_data[23:16]; // @[el2_lsu_bus_buffer.scala 284:8] - wire [7:0] _T_910 = io_ldst_dual_r ? store_data_hi_r[23:16] : store_data_lo_r[23:16]; // @[el2_lsu_bus_buffer.scala 285:8] - wire [7:0] _T_911 = _T_866 ? _T_907 : _T_910; // @[el2_lsu_bus_buffer.scala 283:46] - wire [7:0] _T_916 = ldst_byteen_lo_r[3] ? store_data_lo_r[31:24] : ibuf_data[31:24]; // @[el2_lsu_bus_buffer.scala 284:8] - wire [7:0] _T_919 = io_ldst_dual_r ? store_data_hi_r[31:24] : store_data_lo_r[31:24]; // @[el2_lsu_bus_buffer.scala 285:8] - wire [7:0] _T_920 = _T_866 ? _T_916 : _T_919; // @[el2_lsu_bus_buffer.scala 283:46] + wire [3:0] _T_881 = ibuf_byteen | ldst_byteen_lo_r; // @[el2_lsu_bus_buffer.scala 286:77] + wire [7:0] _T_889 = ldst_byteen_lo_r[0] ? store_data_lo_r[7:0] : ibuf_data[7:0]; // @[el2_lsu_bus_buffer.scala 291:8] + wire [7:0] _T_892 = io_ldst_dual_r ? store_data_hi_r[7:0] : store_data_lo_r[7:0]; // @[el2_lsu_bus_buffer.scala 292:8] + wire [7:0] _T_893 = _T_866 ? _T_889 : _T_892; // @[el2_lsu_bus_buffer.scala 290:46] + wire [7:0] _T_898 = ldst_byteen_lo_r[1] ? store_data_lo_r[15:8] : ibuf_data[15:8]; // @[el2_lsu_bus_buffer.scala 291:8] + wire [7:0] _T_901 = io_ldst_dual_r ? store_data_hi_r[15:8] : store_data_lo_r[15:8]; // @[el2_lsu_bus_buffer.scala 292:8] + wire [7:0] _T_902 = _T_866 ? _T_898 : _T_901; // @[el2_lsu_bus_buffer.scala 290:46] + wire [7:0] _T_907 = ldst_byteen_lo_r[2] ? store_data_lo_r[23:16] : ibuf_data[23:16]; // @[el2_lsu_bus_buffer.scala 291:8] + wire [7:0] _T_910 = io_ldst_dual_r ? store_data_hi_r[23:16] : store_data_lo_r[23:16]; // @[el2_lsu_bus_buffer.scala 292:8] + wire [7:0] _T_911 = _T_866 ? _T_907 : _T_910; // @[el2_lsu_bus_buffer.scala 290:46] + wire [7:0] _T_916 = ldst_byteen_lo_r[3] ? store_data_lo_r[31:24] : ibuf_data[31:24]; // @[el2_lsu_bus_buffer.scala 291:8] + wire [7:0] _T_919 = io_ldst_dual_r ? store_data_hi_r[31:24] : store_data_lo_r[31:24]; // @[el2_lsu_bus_buffer.scala 292:8] + wire [7:0] _T_920 = _T_866 ? _T_916 : _T_919; // @[el2_lsu_bus_buffer.scala 290:46] wire [23:0] _T_922 = {_T_920,_T_911,_T_902}; // @[Cat.scala 29:58] - wire _T_923 = ibuf_timer < 3'h7; // @[el2_lsu_bus_buffer.scala 286:59] - wire [2:0] _T_926 = ibuf_timer + 3'h1; // @[el2_lsu_bus_buffer.scala 286:93] - wire _T_941 = ~ibuf_merge_in; // @[el2_lsu_bus_buffer.scala 290:65] - wire _T_942 = ibuf_merge_en & _T_941; // @[el2_lsu_bus_buffer.scala 290:63] - wire _T_945 = ibuf_byteen[0] | ldst_byteen_lo_r[0]; // @[el2_lsu_bus_buffer.scala 290:96] - wire _T_947 = _T_942 ? _T_945 : ibuf_byteen[0]; // @[el2_lsu_bus_buffer.scala 290:48] - wire _T_952 = ibuf_byteen[1] | ldst_byteen_lo_r[1]; // @[el2_lsu_bus_buffer.scala 290:96] - wire _T_954 = _T_942 ? _T_952 : ibuf_byteen[1]; // @[el2_lsu_bus_buffer.scala 290:48] - wire _T_959 = ibuf_byteen[2] | ldst_byteen_lo_r[2]; // @[el2_lsu_bus_buffer.scala 290:96] - wire _T_961 = _T_942 ? _T_959 : ibuf_byteen[2]; // @[el2_lsu_bus_buffer.scala 290:48] - wire _T_966 = ibuf_byteen[3] | ldst_byteen_lo_r[3]; // @[el2_lsu_bus_buffer.scala 290:96] - wire _T_968 = _T_942 ? _T_966 : ibuf_byteen[3]; // @[el2_lsu_bus_buffer.scala 290:48] + wire _T_923 = ibuf_timer < 3'h7; // @[el2_lsu_bus_buffer.scala 293:59] + wire [2:0] _T_926 = ibuf_timer + 3'h1; // @[el2_lsu_bus_buffer.scala 293:93] + wire _T_941 = ~ibuf_merge_in; // @[el2_lsu_bus_buffer.scala 297:65] + wire _T_942 = ibuf_merge_en & _T_941; // @[el2_lsu_bus_buffer.scala 297:63] + wire _T_945 = ibuf_byteen[0] | ldst_byteen_lo_r[0]; // @[el2_lsu_bus_buffer.scala 297:96] + wire _T_947 = _T_942 ? _T_945 : ibuf_byteen[0]; // @[el2_lsu_bus_buffer.scala 297:48] + wire _T_952 = ibuf_byteen[1] | ldst_byteen_lo_r[1]; // @[el2_lsu_bus_buffer.scala 297:96] + wire _T_954 = _T_942 ? _T_952 : ibuf_byteen[1]; // @[el2_lsu_bus_buffer.scala 297:48] + wire _T_959 = ibuf_byteen[2] | ldst_byteen_lo_r[2]; // @[el2_lsu_bus_buffer.scala 297:96] + wire _T_961 = _T_942 ? _T_959 : ibuf_byteen[2]; // @[el2_lsu_bus_buffer.scala 297:48] + wire _T_966 = ibuf_byteen[3] | ldst_byteen_lo_r[3]; // @[el2_lsu_bus_buffer.scala 297:96] + wire _T_968 = _T_942 ? _T_966 : ibuf_byteen[3]; // @[el2_lsu_bus_buffer.scala 297:48] wire [3:0] ibuf_byteen_out = {_T_968,_T_961,_T_954,_T_947}; // @[Cat.scala 29:58] - wire [7:0] _T_978 = _T_942 ? _T_889 : ibuf_data[7:0]; // @[el2_lsu_bus_buffer.scala 291:45] - wire [7:0] _T_986 = _T_942 ? _T_898 : ibuf_data[15:8]; // @[el2_lsu_bus_buffer.scala 291:45] - wire [7:0] _T_994 = _T_942 ? _T_907 : ibuf_data[23:16]; // @[el2_lsu_bus_buffer.scala 291:45] - wire [7:0] _T_1002 = _T_942 ? _T_916 : ibuf_data[31:24]; // @[el2_lsu_bus_buffer.scala 291:45] + wire [7:0] _T_978 = _T_942 ? _T_889 : ibuf_data[7:0]; // @[el2_lsu_bus_buffer.scala 298:45] + wire [7:0] _T_986 = _T_942 ? _T_898 : ibuf_data[15:8]; // @[el2_lsu_bus_buffer.scala 298:45] + wire [7:0] _T_994 = _T_942 ? _T_907 : ibuf_data[23:16]; // @[el2_lsu_bus_buffer.scala 298:45] + wire [7:0] _T_1002 = _T_942 ? _T_916 : ibuf_data[31:24]; // @[el2_lsu_bus_buffer.scala 298:45] wire [31:0] ibuf_data_out = {_T_1002,_T_994,_T_986,_T_978}; // @[Cat.scala 29:58] - wire _T_1005 = ibuf_wr_en | ibuf_valid; // @[el2_lsu_bus_buffer.scala 293:58] - wire _T_1006 = ~ibuf_rst; // @[el2_lsu_bus_buffer.scala 293:93] + wire _T_1005 = ibuf_wr_en | ibuf_valid; // @[el2_lsu_bus_buffer.scala 300:58] + wire _T_1006 = ~ibuf_rst; // @[el2_lsu_bus_buffer.scala 300:93] reg [1:0] ibuf_dualtag; // @[Reg.scala 27:20] reg ibuf_dual; // @[Reg.scala 27:20] reg ibuf_samedw; // @[Reg.scala 27:20] reg ibuf_nomerge; // @[Reg.scala 27:20] reg ibuf_unsign; // @[Reg.scala 27:20] reg [1:0] ibuf_sz; // @[Reg.scala 27:20] - wire _T_4446 = buf_write[3] & _T_2621; // @[el2_lsu_bus_buffer.scala 576:64] - wire _T_4447 = ~buf_cmd_state_bus_en_3; // @[el2_lsu_bus_buffer.scala 576:91] - wire _T_4448 = _T_4446 & _T_4447; // @[el2_lsu_bus_buffer.scala 576:89] - wire _T_4441 = buf_write[2] & _T_2616; // @[el2_lsu_bus_buffer.scala 576:64] - wire _T_4442 = ~buf_cmd_state_bus_en_2; // @[el2_lsu_bus_buffer.scala 576:91] - wire _T_4443 = _T_4441 & _T_4442; // @[el2_lsu_bus_buffer.scala 576:89] - wire [1:0] _T_4449 = _T_4448 + _T_4443; // @[el2_lsu_bus_buffer.scala 576:142] - wire _T_4436 = buf_write[1] & _T_2611; // @[el2_lsu_bus_buffer.scala 576:64] - wire _T_4437 = ~buf_cmd_state_bus_en_1; // @[el2_lsu_bus_buffer.scala 576:91] - wire _T_4438 = _T_4436 & _T_4437; // @[el2_lsu_bus_buffer.scala 576:89] - wire [1:0] _GEN_362 = {{1'd0}, _T_4438}; // @[el2_lsu_bus_buffer.scala 576:142] - wire [2:0] _T_4450 = _T_4449 + _GEN_362; // @[el2_lsu_bus_buffer.scala 576:142] - wire _T_4431 = buf_write[0] & _T_2606; // @[el2_lsu_bus_buffer.scala 576:64] - wire _T_4432 = ~buf_cmd_state_bus_en_0; // @[el2_lsu_bus_buffer.scala 576:91] - wire _T_4433 = _T_4431 & _T_4432; // @[el2_lsu_bus_buffer.scala 576:89] - wire [2:0] _GEN_363 = {{2'd0}, _T_4433}; // @[el2_lsu_bus_buffer.scala 576:142] - wire [3:0] buf_numvld_wrcmd_any = _T_4450 + _GEN_363; // @[el2_lsu_bus_buffer.scala 576:142] - wire _T_1016 = buf_numvld_wrcmd_any == 4'h1; // @[el2_lsu_bus_buffer.scala 316:43] - wire _T_4463 = _T_2621 & _T_4447; // @[el2_lsu_bus_buffer.scala 577:73] - wire _T_4460 = _T_2616 & _T_4442; // @[el2_lsu_bus_buffer.scala 577:73] - wire [1:0] _T_4464 = _T_4463 + _T_4460; // @[el2_lsu_bus_buffer.scala 577:126] - wire _T_4457 = _T_2611 & _T_4437; // @[el2_lsu_bus_buffer.scala 577:73] - wire [1:0] _GEN_364 = {{1'd0}, _T_4457}; // @[el2_lsu_bus_buffer.scala 577:126] - wire [2:0] _T_4465 = _T_4464 + _GEN_364; // @[el2_lsu_bus_buffer.scala 577:126] - wire _T_4454 = _T_2606 & _T_4432; // @[el2_lsu_bus_buffer.scala 577:73] - wire [2:0] _GEN_365 = {{2'd0}, _T_4454}; // @[el2_lsu_bus_buffer.scala 577:126] - wire [3:0] buf_numvld_cmd_any = _T_4465 + _GEN_365; // @[el2_lsu_bus_buffer.scala 577:126] - wire _T_1017 = buf_numvld_cmd_any == 4'h1; // @[el2_lsu_bus_buffer.scala 316:72] - wire _T_1018 = _T_1016 & _T_1017; // @[el2_lsu_bus_buffer.scala 316:51] - reg [2:0] obuf_wr_timer; // @[el2_lsu_bus_buffer.scala 415:54] - wire _T_1019 = obuf_wr_timer != 3'h7; // @[el2_lsu_bus_buffer.scala 316:97] - wire _T_1020 = _T_1018 & _T_1019; // @[el2_lsu_bus_buffer.scala 316:80] - wire _T_1022 = _T_1020 & _T_938; // @[el2_lsu_bus_buffer.scala 316:114] - wire _T_1979 = |buf_age_3; // @[el2_lsu_bus_buffer.scala 432:58] - wire _T_1980 = ~_T_1979; // @[el2_lsu_bus_buffer.scala 432:45] - wire _T_1982 = _T_1980 & _T_2621; // @[el2_lsu_bus_buffer.scala 432:63] - wire _T_1984 = _T_1982 & _T_4447; // @[el2_lsu_bus_buffer.scala 432:88] - wire _T_1973 = |buf_age_2; // @[el2_lsu_bus_buffer.scala 432:58] - wire _T_1974 = ~_T_1973; // @[el2_lsu_bus_buffer.scala 432:45] - wire _T_1976 = _T_1974 & _T_2616; // @[el2_lsu_bus_buffer.scala 432:63] - wire _T_1978 = _T_1976 & _T_4442; // @[el2_lsu_bus_buffer.scala 432:88] - wire _T_1967 = |buf_age_1; // @[el2_lsu_bus_buffer.scala 432:58] - wire _T_1968 = ~_T_1967; // @[el2_lsu_bus_buffer.scala 432:45] - wire _T_1970 = _T_1968 & _T_2611; // @[el2_lsu_bus_buffer.scala 432:63] - wire _T_1972 = _T_1970 & _T_4437; // @[el2_lsu_bus_buffer.scala 432:88] - wire _T_1961 = |buf_age_0; // @[el2_lsu_bus_buffer.scala 432:58] - wire _T_1962 = ~_T_1961; // @[el2_lsu_bus_buffer.scala 432:45] - wire _T_1964 = _T_1962 & _T_2606; // @[el2_lsu_bus_buffer.scala 432:63] - wire _T_1966 = _T_1964 & _T_4432; // @[el2_lsu_bus_buffer.scala 432:88] + wire _T_4446 = buf_write[3] & _T_2621; // @[el2_lsu_bus_buffer.scala 583:64] + wire _T_4447 = ~buf_cmd_state_bus_en_3; // @[el2_lsu_bus_buffer.scala 583:91] + wire _T_4448 = _T_4446 & _T_4447; // @[el2_lsu_bus_buffer.scala 583:89] + wire _T_4441 = buf_write[2] & _T_2616; // @[el2_lsu_bus_buffer.scala 583:64] + wire _T_4442 = ~buf_cmd_state_bus_en_2; // @[el2_lsu_bus_buffer.scala 583:91] + wire _T_4443 = _T_4441 & _T_4442; // @[el2_lsu_bus_buffer.scala 583:89] + wire [1:0] _T_4449 = _T_4448 + _T_4443; // @[el2_lsu_bus_buffer.scala 583:142] + wire _T_4436 = buf_write[1] & _T_2611; // @[el2_lsu_bus_buffer.scala 583:64] + wire _T_4437 = ~buf_cmd_state_bus_en_1; // @[el2_lsu_bus_buffer.scala 583:91] + wire _T_4438 = _T_4436 & _T_4437; // @[el2_lsu_bus_buffer.scala 583:89] + wire [1:0] _GEN_362 = {{1'd0}, _T_4438}; // @[el2_lsu_bus_buffer.scala 583:142] + wire [2:0] _T_4450 = _T_4449 + _GEN_362; // @[el2_lsu_bus_buffer.scala 583:142] + wire _T_4431 = buf_write[0] & _T_2606; // @[el2_lsu_bus_buffer.scala 583:64] + wire _T_4432 = ~buf_cmd_state_bus_en_0; // @[el2_lsu_bus_buffer.scala 583:91] + wire _T_4433 = _T_4431 & _T_4432; // @[el2_lsu_bus_buffer.scala 583:89] + wire [2:0] _GEN_363 = {{2'd0}, _T_4433}; // @[el2_lsu_bus_buffer.scala 583:142] + wire [3:0] buf_numvld_wrcmd_any = _T_4450 + _GEN_363; // @[el2_lsu_bus_buffer.scala 583:142] + wire _T_1016 = buf_numvld_wrcmd_any == 4'h1; // @[el2_lsu_bus_buffer.scala 323:43] + wire _T_4463 = _T_2621 & _T_4447; // @[el2_lsu_bus_buffer.scala 584:73] + wire _T_4460 = _T_2616 & _T_4442; // @[el2_lsu_bus_buffer.scala 584:73] + wire [1:0] _T_4464 = _T_4463 + _T_4460; // @[el2_lsu_bus_buffer.scala 584:126] + wire _T_4457 = _T_2611 & _T_4437; // @[el2_lsu_bus_buffer.scala 584:73] + wire [1:0] _GEN_364 = {{1'd0}, _T_4457}; // @[el2_lsu_bus_buffer.scala 584:126] + wire [2:0] _T_4465 = _T_4464 + _GEN_364; // @[el2_lsu_bus_buffer.scala 584:126] + wire _T_4454 = _T_2606 & _T_4432; // @[el2_lsu_bus_buffer.scala 584:73] + wire [2:0] _GEN_365 = {{2'd0}, _T_4454}; // @[el2_lsu_bus_buffer.scala 584:126] + wire [3:0] buf_numvld_cmd_any = _T_4465 + _GEN_365; // @[el2_lsu_bus_buffer.scala 584:126] + wire _T_1017 = buf_numvld_cmd_any == 4'h1; // @[el2_lsu_bus_buffer.scala 323:72] + wire _T_1018 = _T_1016 & _T_1017; // @[el2_lsu_bus_buffer.scala 323:51] + reg [2:0] obuf_wr_timer; // @[el2_lsu_bus_buffer.scala 422:54] + wire _T_1019 = obuf_wr_timer != 3'h7; // @[el2_lsu_bus_buffer.scala 323:97] + wire _T_1020 = _T_1018 & _T_1019; // @[el2_lsu_bus_buffer.scala 323:80] + wire _T_1022 = _T_1020 & _T_938; // @[el2_lsu_bus_buffer.scala 323:114] + wire _T_1979 = |buf_age_3; // @[el2_lsu_bus_buffer.scala 439:58] + wire _T_1980 = ~_T_1979; // @[el2_lsu_bus_buffer.scala 439:45] + wire _T_1982 = _T_1980 & _T_2621; // @[el2_lsu_bus_buffer.scala 439:63] + wire _T_1984 = _T_1982 & _T_4447; // @[el2_lsu_bus_buffer.scala 439:88] + wire _T_1973 = |buf_age_2; // @[el2_lsu_bus_buffer.scala 439:58] + wire _T_1974 = ~_T_1973; // @[el2_lsu_bus_buffer.scala 439:45] + wire _T_1976 = _T_1974 & _T_2616; // @[el2_lsu_bus_buffer.scala 439:63] + wire _T_1978 = _T_1976 & _T_4442; // @[el2_lsu_bus_buffer.scala 439:88] + wire _T_1967 = |buf_age_1; // @[el2_lsu_bus_buffer.scala 439:58] + wire _T_1968 = ~_T_1967; // @[el2_lsu_bus_buffer.scala 439:45] + wire _T_1970 = _T_1968 & _T_2611; // @[el2_lsu_bus_buffer.scala 439:63] + wire _T_1972 = _T_1970 & _T_4437; // @[el2_lsu_bus_buffer.scala 439:88] + wire _T_1961 = |buf_age_0; // @[el2_lsu_bus_buffer.scala 439:58] + wire _T_1962 = ~_T_1961; // @[el2_lsu_bus_buffer.scala 439:45] + wire _T_1964 = _T_1962 & _T_2606; // @[el2_lsu_bus_buffer.scala 439:63] + wire _T_1966 = _T_1964 & _T_4432; // @[el2_lsu_bus_buffer.scala 439:88] wire [3:0] CmdPtr0Dec = {_T_1984,_T_1978,_T_1972,_T_1966}; // @[Cat.scala 29:58] wire [7:0] _T_2054 = {4'h0,_T_1984,_T_1978,_T_1972,_T_1966}; // @[Cat.scala 29:58] - wire _T_2057 = _T_2054[4] | _T_2054[5]; // @[el2_lsu_bus_buffer.scala 440:42] - wire _T_2059 = _T_2057 | _T_2054[6]; // @[el2_lsu_bus_buffer.scala 440:48] - wire _T_2061 = _T_2059 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 440:54] - wire _T_2064 = _T_2054[2] | _T_2054[3]; // @[el2_lsu_bus_buffer.scala 440:67] - wire _T_2066 = _T_2064 | _T_2054[6]; // @[el2_lsu_bus_buffer.scala 440:73] - wire _T_2068 = _T_2066 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 440:79] - wire _T_2071 = _T_2054[1] | _T_2054[3]; // @[el2_lsu_bus_buffer.scala 440:92] - wire _T_2073 = _T_2071 | _T_2054[5]; // @[el2_lsu_bus_buffer.scala 440:98] - wire _T_2075 = _T_2073 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 440:104] + wire _T_2057 = _T_2054[4] | _T_2054[5]; // @[el2_lsu_bus_buffer.scala 447:42] + wire _T_2059 = _T_2057 | _T_2054[6]; // @[el2_lsu_bus_buffer.scala 447:48] + wire _T_2061 = _T_2059 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 447:54] + wire _T_2064 = _T_2054[2] | _T_2054[3]; // @[el2_lsu_bus_buffer.scala 447:67] + wire _T_2066 = _T_2064 | _T_2054[6]; // @[el2_lsu_bus_buffer.scala 447:73] + wire _T_2068 = _T_2066 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 447:79] + wire _T_2071 = _T_2054[1] | _T_2054[3]; // @[el2_lsu_bus_buffer.scala 447:92] + wire _T_2073 = _T_2071 | _T_2054[5]; // @[el2_lsu_bus_buffer.scala 447:98] + wire _T_2075 = _T_2073 | _T_2054[7]; // @[el2_lsu_bus_buffer.scala 447:104] wire [2:0] _T_2077 = {_T_2061,_T_2068,_T_2075}; // @[Cat.scala 29:58] - wire [1:0] CmdPtr0 = _T_2077[1:0]; // @[el2_lsu_bus_buffer.scala 445:11] - wire _T_1023 = CmdPtr0 == 2'h0; // @[el2_lsu_bus_buffer.scala 317:114] - wire _T_1024 = CmdPtr0 == 2'h1; // @[el2_lsu_bus_buffer.scala 317:114] - wire _T_1025 = CmdPtr0 == 2'h2; // @[el2_lsu_bus_buffer.scala 317:114] - wire _T_1026 = CmdPtr0 == 2'h3; // @[el2_lsu_bus_buffer.scala 317:114] + wire [1:0] CmdPtr0 = _T_2077[1:0]; // @[el2_lsu_bus_buffer.scala 452:11] + wire _T_1023 = CmdPtr0 == 2'h0; // @[el2_lsu_bus_buffer.scala 324:114] + wire _T_1024 = CmdPtr0 == 2'h1; // @[el2_lsu_bus_buffer.scala 324:114] + wire _T_1025 = CmdPtr0 == 2'h2; // @[el2_lsu_bus_buffer.scala 324:114] + wire _T_1026 = CmdPtr0 == 2'h3; // @[el2_lsu_bus_buffer.scala 324:114] reg buf_nomerge_0; // @[Reg.scala 27:20] wire _T_1027 = _T_1023 & buf_nomerge_0; // @[Mux.scala 27:72] reg buf_nomerge_1; // @[Reg.scala 27:20] @@ -6152,8 +6153,8 @@ module el2_lsu_bus_buffer( wire _T_1031 = _T_1027 | _T_1028; // @[Mux.scala 27:72] wire _T_1032 = _T_1031 | _T_1029; // @[Mux.scala 27:72] wire _T_1033 = _T_1032 | _T_1030; // @[Mux.scala 27:72] - wire _T_1035 = ~_T_1033; // @[el2_lsu_bus_buffer.scala 317:31] - wire _T_1036 = _T_1022 & _T_1035; // @[el2_lsu_bus_buffer.scala 317:29] + wire _T_1035 = ~_T_1033; // @[el2_lsu_bus_buffer.scala 324:31] + wire _T_1036 = _T_1022 & _T_1035; // @[el2_lsu_bus_buffer.scala 324:29] reg _T_4330; // @[Reg.scala 27:20] reg _T_4327; // @[Reg.scala 27:20] reg _T_4324; // @[Reg.scala 27:20] @@ -6166,10 +6167,10 @@ module el2_lsu_bus_buffer( wire _T_1049 = _T_1045 | _T_1046; // @[Mux.scala 27:72] wire _T_1050 = _T_1049 | _T_1047; // @[Mux.scala 27:72] wire _T_1051 = _T_1050 | _T_1048; // @[Mux.scala 27:72] - wire _T_1053 = ~_T_1051; // @[el2_lsu_bus_buffer.scala 318:5] - wire _T_1054 = _T_1036 & _T_1053; // @[el2_lsu_bus_buffer.scala 317:140] - wire _T_1065 = _T_858 & _T_852; // @[el2_lsu_bus_buffer.scala 320:58] - wire _T_1067 = _T_1065 & _T_1017; // @[el2_lsu_bus_buffer.scala 320:72] + wire _T_1053 = ~_T_1051; // @[el2_lsu_bus_buffer.scala 325:5] + wire _T_1054 = _T_1036 & _T_1053; // @[el2_lsu_bus_buffer.scala 324:140] + wire _T_1065 = _T_858 & _T_852; // @[el2_lsu_bus_buffer.scala 327:58] + wire _T_1067 = _T_1065 & _T_1017; // @[el2_lsu_bus_buffer.scala 327:72] wire [29:0] _T_1077 = _T_1023 ? buf_addr_0[31:2] : 30'h0; // @[Mux.scala 27:72] wire [29:0] _T_1078 = _T_1024 ? buf_addr_1[31:2] : 30'h0; // @[Mux.scala 27:72] wire [29:0] _T_1081 = _T_1077 | _T_1078; // @[Mux.scala 27:72] @@ -6177,51 +6178,51 @@ module el2_lsu_bus_buffer( wire [29:0] _T_1082 = _T_1081 | _T_1079; // @[Mux.scala 27:72] wire [29:0] _T_1080 = _T_1026 ? buf_addr_3[31:2] : 30'h0; // @[Mux.scala 27:72] wire [29:0] _T_1083 = _T_1082 | _T_1080; // @[Mux.scala 27:72] - wire _T_1085 = io_lsu_addr_m[31:2] != _T_1083; // @[el2_lsu_bus_buffer.scala 320:123] - wire obuf_force_wr_en = _T_1067 & _T_1085; // @[el2_lsu_bus_buffer.scala 320:101] - wire _T_1055 = ~obuf_force_wr_en; // @[el2_lsu_bus_buffer.scala 318:119] - wire obuf_wr_wait = _T_1054 & _T_1055; // @[el2_lsu_bus_buffer.scala 318:117] - wire _T_1056 = |buf_numvld_cmd_any; // @[el2_lsu_bus_buffer.scala 319:75] - wire _T_1057 = obuf_wr_timer < 3'h7; // @[el2_lsu_bus_buffer.scala 319:95] - wire _T_1058 = _T_1056 & _T_1057; // @[el2_lsu_bus_buffer.scala 319:79] - wire [2:0] _T_1060 = obuf_wr_timer + 3'h1; // @[el2_lsu_bus_buffer.scala 319:123] - wire _T_4482 = buf_state_3 == 3'h1; // @[el2_lsu_bus_buffer.scala 578:63] - wire _T_4486 = _T_4482 | _T_4463; // @[el2_lsu_bus_buffer.scala 578:74] - wire _T_4477 = buf_state_2 == 3'h1; // @[el2_lsu_bus_buffer.scala 578:63] - wire _T_4481 = _T_4477 | _T_4460; // @[el2_lsu_bus_buffer.scala 578:74] - wire [1:0] _T_4487 = _T_4486 + _T_4481; // @[el2_lsu_bus_buffer.scala 578:154] - wire _T_4472 = buf_state_1 == 3'h1; // @[el2_lsu_bus_buffer.scala 578:63] - wire _T_4476 = _T_4472 | _T_4457; // @[el2_lsu_bus_buffer.scala 578:74] - wire [1:0] _GEN_366 = {{1'd0}, _T_4476}; // @[el2_lsu_bus_buffer.scala 578:154] - wire [2:0] _T_4488 = _T_4487 + _GEN_366; // @[el2_lsu_bus_buffer.scala 578:154] - wire _T_4467 = buf_state_0 == 3'h1; // @[el2_lsu_bus_buffer.scala 578:63] - wire _T_4471 = _T_4467 | _T_4454; // @[el2_lsu_bus_buffer.scala 578:74] - wire [2:0] _GEN_367 = {{2'd0}, _T_4471}; // @[el2_lsu_bus_buffer.scala 578:154] - wire [3:0] buf_numvld_pend_any = _T_4488 + _GEN_367; // @[el2_lsu_bus_buffer.scala 578:154] - wire _T_1087 = buf_numvld_pend_any == 4'h0; // @[el2_lsu_bus_buffer.scala 322:53] - wire _T_1088 = ibuf_byp & _T_1087; // @[el2_lsu_bus_buffer.scala 322:31] - wire _T_1089 = ~io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 322:64] - wire _T_1090 = _T_1089 | io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 322:89] - wire ibuf_buf_byp = _T_1088 & _T_1090; // @[el2_lsu_bus_buffer.scala 322:61] - wire _T_1091 = ibuf_buf_byp & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 337:32] - wire _T_4778 = buf_state_0 == 3'h3; // @[el2_lsu_bus_buffer.scala 606:62] - wire _T_4780 = _T_4778 & buf_sideeffect[0]; // @[el2_lsu_bus_buffer.scala 606:73] - wire _T_4781 = _T_4780 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 606:93] - wire _T_4782 = buf_state_1 == 3'h3; // @[el2_lsu_bus_buffer.scala 606:62] - wire _T_4784 = _T_4782 & buf_sideeffect[1]; // @[el2_lsu_bus_buffer.scala 606:73] - wire _T_4785 = _T_4784 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 606:93] - wire _T_4794 = _T_4781 | _T_4785; // @[el2_lsu_bus_buffer.scala 606:141] - wire _T_4786 = buf_state_2 == 3'h3; // @[el2_lsu_bus_buffer.scala 606:62] - wire _T_4788 = _T_4786 & buf_sideeffect[2]; // @[el2_lsu_bus_buffer.scala 606:73] - wire _T_4789 = _T_4788 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 606:93] - wire _T_4795 = _T_4794 | _T_4789; // @[el2_lsu_bus_buffer.scala 606:141] - wire _T_4790 = buf_state_3 == 3'h3; // @[el2_lsu_bus_buffer.scala 606:62] - wire _T_4792 = _T_4790 & buf_sideeffect[3]; // @[el2_lsu_bus_buffer.scala 606:73] - wire _T_4793 = _T_4792 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 606:93] - wire bus_sideeffect_pend = _T_4795 | _T_4793; // @[el2_lsu_bus_buffer.scala 606:141] - wire _T_1092 = io_is_sideeffects_r & bus_sideeffect_pend; // @[el2_lsu_bus_buffer.scala 337:74] - wire _T_1093 = ~_T_1092; // @[el2_lsu_bus_buffer.scala 337:52] - wire _T_1094 = _T_1091 & _T_1093; // @[el2_lsu_bus_buffer.scala 337:50] + wire _T_1085 = io_lsu_addr_m[31:2] != _T_1083; // @[el2_lsu_bus_buffer.scala 327:123] + wire obuf_force_wr_en = _T_1067 & _T_1085; // @[el2_lsu_bus_buffer.scala 327:101] + wire _T_1055 = ~obuf_force_wr_en; // @[el2_lsu_bus_buffer.scala 325:119] + wire obuf_wr_wait = _T_1054 & _T_1055; // @[el2_lsu_bus_buffer.scala 325:117] + wire _T_1056 = |buf_numvld_cmd_any; // @[el2_lsu_bus_buffer.scala 326:75] + wire _T_1057 = obuf_wr_timer < 3'h7; // @[el2_lsu_bus_buffer.scala 326:95] + wire _T_1058 = _T_1056 & _T_1057; // @[el2_lsu_bus_buffer.scala 326:79] + wire [2:0] _T_1060 = obuf_wr_timer + 3'h1; // @[el2_lsu_bus_buffer.scala 326:123] + wire _T_4482 = buf_state_3 == 3'h1; // @[el2_lsu_bus_buffer.scala 585:63] + wire _T_4486 = _T_4482 | _T_4463; // @[el2_lsu_bus_buffer.scala 585:74] + wire _T_4477 = buf_state_2 == 3'h1; // @[el2_lsu_bus_buffer.scala 585:63] + wire _T_4481 = _T_4477 | _T_4460; // @[el2_lsu_bus_buffer.scala 585:74] + wire [1:0] _T_4487 = _T_4486 + _T_4481; // @[el2_lsu_bus_buffer.scala 585:154] + wire _T_4472 = buf_state_1 == 3'h1; // @[el2_lsu_bus_buffer.scala 585:63] + wire _T_4476 = _T_4472 | _T_4457; // @[el2_lsu_bus_buffer.scala 585:74] + wire [1:0] _GEN_366 = {{1'd0}, _T_4476}; // @[el2_lsu_bus_buffer.scala 585:154] + wire [2:0] _T_4488 = _T_4487 + _GEN_366; // @[el2_lsu_bus_buffer.scala 585:154] + wire _T_4467 = buf_state_0 == 3'h1; // @[el2_lsu_bus_buffer.scala 585:63] + wire _T_4471 = _T_4467 | _T_4454; // @[el2_lsu_bus_buffer.scala 585:74] + wire [2:0] _GEN_367 = {{2'd0}, _T_4471}; // @[el2_lsu_bus_buffer.scala 585:154] + wire [3:0] buf_numvld_pend_any = _T_4488 + _GEN_367; // @[el2_lsu_bus_buffer.scala 585:154] + wire _T_1087 = buf_numvld_pend_any == 4'h0; // @[el2_lsu_bus_buffer.scala 329:53] + wire _T_1088 = ibuf_byp & _T_1087; // @[el2_lsu_bus_buffer.scala 329:31] + wire _T_1089 = ~io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 329:64] + wire _T_1090 = _T_1089 | io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 329:89] + wire ibuf_buf_byp = _T_1088 & _T_1090; // @[el2_lsu_bus_buffer.scala 329:61] + wire _T_1091 = ibuf_buf_byp & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 344:32] + wire _T_4778 = buf_state_0 == 3'h3; // @[el2_lsu_bus_buffer.scala 613:62] + wire _T_4780 = _T_4778 & buf_sideeffect[0]; // @[el2_lsu_bus_buffer.scala 613:73] + wire _T_4781 = _T_4780 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 613:93] + wire _T_4782 = buf_state_1 == 3'h3; // @[el2_lsu_bus_buffer.scala 613:62] + wire _T_4784 = _T_4782 & buf_sideeffect[1]; // @[el2_lsu_bus_buffer.scala 613:73] + wire _T_4785 = _T_4784 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 613:93] + wire _T_4794 = _T_4781 | _T_4785; // @[el2_lsu_bus_buffer.scala 613:141] + wire _T_4786 = buf_state_2 == 3'h3; // @[el2_lsu_bus_buffer.scala 613:62] + wire _T_4788 = _T_4786 & buf_sideeffect[2]; // @[el2_lsu_bus_buffer.scala 613:73] + wire _T_4789 = _T_4788 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 613:93] + wire _T_4795 = _T_4794 | _T_4789; // @[el2_lsu_bus_buffer.scala 613:141] + wire _T_4790 = buf_state_3 == 3'h3; // @[el2_lsu_bus_buffer.scala 613:62] + wire _T_4792 = _T_4790 & buf_sideeffect[3]; // @[el2_lsu_bus_buffer.scala 613:73] + wire _T_4793 = _T_4792 & io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_buffer.scala 613:93] + wire bus_sideeffect_pend = _T_4795 | _T_4793; // @[el2_lsu_bus_buffer.scala 613:141] + wire _T_1092 = io_is_sideeffects_r & bus_sideeffect_pend; // @[el2_lsu_bus_buffer.scala 344:74] + wire _T_1093 = ~_T_1092; // @[el2_lsu_bus_buffer.scala 344:52] + wire _T_1094 = _T_1091 & _T_1093; // @[el2_lsu_bus_buffer.scala 344:50] wire [2:0] _T_1099 = _T_1023 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1100 = _T_1024 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1103 = _T_1099 | _T_1100; // @[Mux.scala 27:72] @@ -6229,9 +6230,9 @@ module el2_lsu_bus_buffer( wire [2:0] _T_1104 = _T_1103 | _T_1101; // @[Mux.scala 27:72] wire [2:0] _T_1102 = _T_1026 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1105 = _T_1104 | _T_1102; // @[Mux.scala 27:72] - wire _T_1107 = _T_1105 == 3'h2; // @[el2_lsu_bus_buffer.scala 338:36] - wire found_cmdptr0 = |CmdPtr0Dec; // @[el2_lsu_bus_buffer.scala 437:31] - wire _T_1108 = _T_1107 & found_cmdptr0; // @[el2_lsu_bus_buffer.scala 338:47] + wire _T_1107 = _T_1105 == 3'h2; // @[el2_lsu_bus_buffer.scala 345:36] + wire found_cmdptr0 = |CmdPtr0Dec; // @[el2_lsu_bus_buffer.scala 444:31] + wire _T_1108 = _T_1107 & found_cmdptr0; // @[el2_lsu_bus_buffer.scala 345:47] wire [3:0] _T_1111 = {buf_cmd_state_bus_en_3,buf_cmd_state_bus_en_2,buf_cmd_state_bus_en_1,buf_cmd_state_bus_en_0}; // @[Cat.scala 29:58] wire _T_1120 = _T_1023 & _T_1111[0]; // @[Mux.scala 27:72] wire _T_1121 = _T_1024 & _T_1111[1]; // @[Mux.scala 27:72] @@ -6240,11 +6241,11 @@ module el2_lsu_bus_buffer( wire _T_1125 = _T_1124 | _T_1122; // @[Mux.scala 27:72] wire _T_1123 = _T_1026 & _T_1111[3]; // @[Mux.scala 27:72] wire _T_1126 = _T_1125 | _T_1123; // @[Mux.scala 27:72] - wire _T_1128 = ~_T_1126; // @[el2_lsu_bus_buffer.scala 339:23] - wire _T_1129 = _T_1108 & _T_1128; // @[el2_lsu_bus_buffer.scala 339:21] - wire _T_1146 = _T_1051 & bus_sideeffect_pend; // @[el2_lsu_bus_buffer.scala 339:141] - wire _T_1147 = ~_T_1146; // @[el2_lsu_bus_buffer.scala 339:105] - wire _T_1148 = _T_1129 & _T_1147; // @[el2_lsu_bus_buffer.scala 339:103] + wire _T_1128 = ~_T_1126; // @[el2_lsu_bus_buffer.scala 346:23] + wire _T_1129 = _T_1108 & _T_1128; // @[el2_lsu_bus_buffer.scala 346:21] + wire _T_1146 = _T_1051 & bus_sideeffect_pend; // @[el2_lsu_bus_buffer.scala 346:141] + wire _T_1147 = ~_T_1146; // @[el2_lsu_bus_buffer.scala 346:105] + wire _T_1148 = _T_1129 & _T_1147; // @[el2_lsu_bus_buffer.scala 346:103] reg buf_dual_3; // @[Reg.scala 27:20] reg buf_dual_2; // @[Reg.scala 27:20] reg buf_dual_1; // @[Reg.scala 27:20] @@ -6269,7 +6270,7 @@ module el2_lsu_bus_buffer( wire _T_1184 = _T_1183 | _T_1181; // @[Mux.scala 27:72] wire _T_1182 = _T_1026 & _T_1170[3]; // @[Mux.scala 27:72] wire _T_1185 = _T_1184 | _T_1182; // @[Mux.scala 27:72] - wire _T_1187 = _T_1166 & _T_1185; // @[el2_lsu_bus_buffer.scala 340:77] + wire _T_1187 = _T_1166 & _T_1185; // @[el2_lsu_bus_buffer.scala 347:77] wire _T_1196 = _T_1023 & buf_write[0]; // @[Mux.scala 27:72] wire _T_1197 = _T_1024 & buf_write[1]; // @[Mux.scala 27:72] wire _T_1200 = _T_1196 | _T_1197; // @[Mux.scala 27:72] @@ -6277,41 +6278,41 @@ module el2_lsu_bus_buffer( wire _T_1201 = _T_1200 | _T_1198; // @[Mux.scala 27:72] wire _T_1199 = _T_1026 & buf_write[3]; // @[Mux.scala 27:72] wire _T_1202 = _T_1201 | _T_1199; // @[Mux.scala 27:72] - wire _T_1204 = ~_T_1202; // @[el2_lsu_bus_buffer.scala 340:150] - wire _T_1205 = _T_1187 & _T_1204; // @[el2_lsu_bus_buffer.scala 340:148] - wire _T_1206 = ~_T_1205; // @[el2_lsu_bus_buffer.scala 340:8] - wire [3:0] _T_2020 = ~CmdPtr0Dec; // @[el2_lsu_bus_buffer.scala 433:62] - wire [3:0] _T_2021 = buf_age_3 & _T_2020; // @[el2_lsu_bus_buffer.scala 433:59] - wire _T_2022 = |_T_2021; // @[el2_lsu_bus_buffer.scala 433:76] - wire _T_2023 = ~_T_2022; // @[el2_lsu_bus_buffer.scala 433:45] - wire _T_2025 = ~CmdPtr0Dec[3]; // @[el2_lsu_bus_buffer.scala 433:83] - wire _T_2026 = _T_2023 & _T_2025; // @[el2_lsu_bus_buffer.scala 433:81] - wire _T_2028 = _T_2026 & _T_2621; // @[el2_lsu_bus_buffer.scala 433:98] - wire _T_2030 = _T_2028 & _T_4447; // @[el2_lsu_bus_buffer.scala 433:123] - wire [3:0] _T_2010 = buf_age_2 & _T_2020; // @[el2_lsu_bus_buffer.scala 433:59] - wire _T_2011 = |_T_2010; // @[el2_lsu_bus_buffer.scala 433:76] - wire _T_2012 = ~_T_2011; // @[el2_lsu_bus_buffer.scala 433:45] - wire _T_2014 = ~CmdPtr0Dec[2]; // @[el2_lsu_bus_buffer.scala 433:83] - wire _T_2015 = _T_2012 & _T_2014; // @[el2_lsu_bus_buffer.scala 433:81] - wire _T_2017 = _T_2015 & _T_2616; // @[el2_lsu_bus_buffer.scala 433:98] - wire _T_2019 = _T_2017 & _T_4442; // @[el2_lsu_bus_buffer.scala 433:123] - wire [3:0] _T_1999 = buf_age_1 & _T_2020; // @[el2_lsu_bus_buffer.scala 433:59] - wire _T_2000 = |_T_1999; // @[el2_lsu_bus_buffer.scala 433:76] - wire _T_2001 = ~_T_2000; // @[el2_lsu_bus_buffer.scala 433:45] - wire _T_2003 = ~CmdPtr0Dec[1]; // @[el2_lsu_bus_buffer.scala 433:83] - wire _T_2004 = _T_2001 & _T_2003; // @[el2_lsu_bus_buffer.scala 433:81] - wire _T_2006 = _T_2004 & _T_2611; // @[el2_lsu_bus_buffer.scala 433:98] - wire _T_2008 = _T_2006 & _T_4437; // @[el2_lsu_bus_buffer.scala 433:123] - wire [3:0] _T_1988 = buf_age_0 & _T_2020; // @[el2_lsu_bus_buffer.scala 433:59] - wire _T_1989 = |_T_1988; // @[el2_lsu_bus_buffer.scala 433:76] - wire _T_1990 = ~_T_1989; // @[el2_lsu_bus_buffer.scala 433:45] - wire _T_1992 = ~CmdPtr0Dec[0]; // @[el2_lsu_bus_buffer.scala 433:83] - wire _T_1993 = _T_1990 & _T_1992; // @[el2_lsu_bus_buffer.scala 433:81] - wire _T_1995 = _T_1993 & _T_2606; // @[el2_lsu_bus_buffer.scala 433:98] - wire _T_1997 = _T_1995 & _T_4432; // @[el2_lsu_bus_buffer.scala 433:123] + wire _T_1204 = ~_T_1202; // @[el2_lsu_bus_buffer.scala 347:150] + wire _T_1205 = _T_1187 & _T_1204; // @[el2_lsu_bus_buffer.scala 347:148] + wire _T_1206 = ~_T_1205; // @[el2_lsu_bus_buffer.scala 347:8] + wire [3:0] _T_2020 = ~CmdPtr0Dec; // @[el2_lsu_bus_buffer.scala 440:62] + wire [3:0] _T_2021 = buf_age_3 & _T_2020; // @[el2_lsu_bus_buffer.scala 440:59] + wire _T_2022 = |_T_2021; // @[el2_lsu_bus_buffer.scala 440:76] + wire _T_2023 = ~_T_2022; // @[el2_lsu_bus_buffer.scala 440:45] + wire _T_2025 = ~CmdPtr0Dec[3]; // @[el2_lsu_bus_buffer.scala 440:83] + wire _T_2026 = _T_2023 & _T_2025; // @[el2_lsu_bus_buffer.scala 440:81] + wire _T_2028 = _T_2026 & _T_2621; // @[el2_lsu_bus_buffer.scala 440:98] + wire _T_2030 = _T_2028 & _T_4447; // @[el2_lsu_bus_buffer.scala 440:123] + wire [3:0] _T_2010 = buf_age_2 & _T_2020; // @[el2_lsu_bus_buffer.scala 440:59] + wire _T_2011 = |_T_2010; // @[el2_lsu_bus_buffer.scala 440:76] + wire _T_2012 = ~_T_2011; // @[el2_lsu_bus_buffer.scala 440:45] + wire _T_2014 = ~CmdPtr0Dec[2]; // @[el2_lsu_bus_buffer.scala 440:83] + wire _T_2015 = _T_2012 & _T_2014; // @[el2_lsu_bus_buffer.scala 440:81] + wire _T_2017 = _T_2015 & _T_2616; // @[el2_lsu_bus_buffer.scala 440:98] + wire _T_2019 = _T_2017 & _T_4442; // @[el2_lsu_bus_buffer.scala 440:123] + wire [3:0] _T_1999 = buf_age_1 & _T_2020; // @[el2_lsu_bus_buffer.scala 440:59] + wire _T_2000 = |_T_1999; // @[el2_lsu_bus_buffer.scala 440:76] + wire _T_2001 = ~_T_2000; // @[el2_lsu_bus_buffer.scala 440:45] + wire _T_2003 = ~CmdPtr0Dec[1]; // @[el2_lsu_bus_buffer.scala 440:83] + wire _T_2004 = _T_2001 & _T_2003; // @[el2_lsu_bus_buffer.scala 440:81] + wire _T_2006 = _T_2004 & _T_2611; // @[el2_lsu_bus_buffer.scala 440:98] + wire _T_2008 = _T_2006 & _T_4437; // @[el2_lsu_bus_buffer.scala 440:123] + wire [3:0] _T_1988 = buf_age_0 & _T_2020; // @[el2_lsu_bus_buffer.scala 440:59] + wire _T_1989 = |_T_1988; // @[el2_lsu_bus_buffer.scala 440:76] + wire _T_1990 = ~_T_1989; // @[el2_lsu_bus_buffer.scala 440:45] + wire _T_1992 = ~CmdPtr0Dec[0]; // @[el2_lsu_bus_buffer.scala 440:83] + wire _T_1993 = _T_1990 & _T_1992; // @[el2_lsu_bus_buffer.scala 440:81] + wire _T_1995 = _T_1993 & _T_2606; // @[el2_lsu_bus_buffer.scala 440:98] + wire _T_1997 = _T_1995 & _T_4432; // @[el2_lsu_bus_buffer.scala 440:123] wire [3:0] CmdPtr1Dec = {_T_2030,_T_2019,_T_2008,_T_1997}; // @[Cat.scala 29:58] - wire found_cmdptr1 = |CmdPtr1Dec; // @[el2_lsu_bus_buffer.scala 438:31] - wire _T_1207 = _T_1206 | found_cmdptr1; // @[el2_lsu_bus_buffer.scala 340:181] + wire found_cmdptr1 = |CmdPtr1Dec; // @[el2_lsu_bus_buffer.scala 445:31] + wire _T_1207 = _T_1206 | found_cmdptr1; // @[el2_lsu_bus_buffer.scala 347:181] wire [3:0] _T_1210 = {buf_nomerge_3,buf_nomerge_2,buf_nomerge_1,buf_nomerge_0}; // @[Cat.scala 29:58] wire _T_1219 = _T_1023 & _T_1210[0]; // @[Mux.scala 27:72] wire _T_1220 = _T_1024 & _T_1210[1]; // @[Mux.scala 27:72] @@ -6320,77 +6321,77 @@ module el2_lsu_bus_buffer( wire _T_1224 = _T_1223 | _T_1221; // @[Mux.scala 27:72] wire _T_1222 = _T_1026 & _T_1210[3]; // @[Mux.scala 27:72] wire _T_1225 = _T_1224 | _T_1222; // @[Mux.scala 27:72] - wire _T_1227 = _T_1207 | _T_1225; // @[el2_lsu_bus_buffer.scala 340:197] - wire _T_1228 = _T_1227 | obuf_force_wr_en; // @[el2_lsu_bus_buffer.scala 340:269] - wire _T_1229 = _T_1148 & _T_1228; // @[el2_lsu_bus_buffer.scala 339:164] - wire _T_1230 = _T_1094 | _T_1229; // @[el2_lsu_bus_buffer.scala 337:98] + wire _T_1227 = _T_1207 | _T_1225; // @[el2_lsu_bus_buffer.scala 347:197] + wire _T_1228 = _T_1227 | obuf_force_wr_en; // @[el2_lsu_bus_buffer.scala 347:269] + wire _T_1229 = _T_1148 & _T_1228; // @[el2_lsu_bus_buffer.scala 346:164] + wire _T_1230 = _T_1094 | _T_1229; // @[el2_lsu_bus_buffer.scala 344:98] reg obuf_write; // @[Reg.scala 27:20] - reg obuf_cmd_done; // @[el2_lsu_bus_buffer.scala 402:54] - reg obuf_data_done; // @[el2_lsu_bus_buffer.scala 403:55] - wire _T_4853 = obuf_cmd_done | obuf_data_done; // @[el2_lsu_bus_buffer.scala 610:54] - wire _T_4854 = obuf_cmd_done ? io_lsu_axi_wready : io_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 610:75] - wire _T_4856 = _T_4853 ? _T_4854 : io_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 610:39] - wire bus_cmd_ready = obuf_write ? _T_4856 : io_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 610:23] - wire _T_1231 = ~obuf_valid; // @[el2_lsu_bus_buffer.scala 341:48] - wire _T_1232 = bus_cmd_ready | _T_1231; // @[el2_lsu_bus_buffer.scala 341:46] + reg obuf_cmd_done; // @[el2_lsu_bus_buffer.scala 409:54] + reg obuf_data_done; // @[el2_lsu_bus_buffer.scala 410:55] + wire _T_4853 = obuf_cmd_done | obuf_data_done; // @[el2_lsu_bus_buffer.scala 617:54] + wire _T_4854 = obuf_cmd_done ? io_axi_wchannel_lsu_axi_wready : io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 617:75] + wire _T_4856 = _T_4853 ? _T_4854 : io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 617:39] + wire bus_cmd_ready = obuf_write ? _T_4856 : io_axi_rchannel_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 617:23] + wire _T_1231 = ~obuf_valid; // @[el2_lsu_bus_buffer.scala 348:48] + wire _T_1232 = bus_cmd_ready | _T_1231; // @[el2_lsu_bus_buffer.scala 348:46] reg obuf_nosend; // @[Reg.scala 27:20] - wire _T_1233 = _T_1232 | obuf_nosend; // @[el2_lsu_bus_buffer.scala 341:60] - wire _T_1234 = _T_1230 & _T_1233; // @[el2_lsu_bus_buffer.scala 341:29] - wire _T_1235 = ~obuf_wr_wait; // @[el2_lsu_bus_buffer.scala 341:77] - wire _T_1236 = _T_1234 & _T_1235; // @[el2_lsu_bus_buffer.scala 341:75] + wire _T_1233 = _T_1232 | obuf_nosend; // @[el2_lsu_bus_buffer.scala 348:60] + wire _T_1234 = _T_1230 & _T_1233; // @[el2_lsu_bus_buffer.scala 348:29] + wire _T_1235 = ~obuf_wr_wait; // @[el2_lsu_bus_buffer.scala 348:77] + wire _T_1236 = _T_1234 & _T_1235; // @[el2_lsu_bus_buffer.scala 348:75] reg [31:0] obuf_addr; // @[el2_lib.scala 514:16] - wire _T_4801 = obuf_addr[31:3] == buf_addr_0[31:3]; // @[el2_lsu_bus_buffer.scala 608:56] - wire _T_4802 = obuf_valid & _T_4801; // @[el2_lsu_bus_buffer.scala 608:38] - wire _T_4804 = obuf_tag1 == 2'h0; // @[el2_lsu_bus_buffer.scala 608:126] - wire _T_4805 = obuf_merge & _T_4804; // @[el2_lsu_bus_buffer.scala 608:114] - wire _T_4806 = _T_3562 | _T_4805; // @[el2_lsu_bus_buffer.scala 608:100] - wire _T_4807 = ~_T_4806; // @[el2_lsu_bus_buffer.scala 608:80] - wire _T_4808 = _T_4802 & _T_4807; // @[el2_lsu_bus_buffer.scala 608:78] + wire _T_4801 = obuf_addr[31:3] == buf_addr_0[31:3]; // @[el2_lsu_bus_buffer.scala 615:56] + wire _T_4802 = obuf_valid & _T_4801; // @[el2_lsu_bus_buffer.scala 615:38] + wire _T_4804 = obuf_tag1 == 2'h0; // @[el2_lsu_bus_buffer.scala 615:126] + wire _T_4805 = obuf_merge & _T_4804; // @[el2_lsu_bus_buffer.scala 615:114] + wire _T_4806 = _T_3562 | _T_4805; // @[el2_lsu_bus_buffer.scala 615:100] + wire _T_4807 = ~_T_4806; // @[el2_lsu_bus_buffer.scala 615:80] + wire _T_4808 = _T_4802 & _T_4807; // @[el2_lsu_bus_buffer.scala 615:78] wire _T_4845 = _T_4778 & _T_4808; // @[Mux.scala 27:72] - wire _T_4813 = obuf_addr[31:3] == buf_addr_1[31:3]; // @[el2_lsu_bus_buffer.scala 608:56] - wire _T_4814 = obuf_valid & _T_4813; // @[el2_lsu_bus_buffer.scala 608:38] - wire _T_4816 = obuf_tag1 == 2'h1; // @[el2_lsu_bus_buffer.scala 608:126] - wire _T_4817 = obuf_merge & _T_4816; // @[el2_lsu_bus_buffer.scala 608:114] - wire _T_4818 = _T_3755 | _T_4817; // @[el2_lsu_bus_buffer.scala 608:100] - wire _T_4819 = ~_T_4818; // @[el2_lsu_bus_buffer.scala 608:80] - wire _T_4820 = _T_4814 & _T_4819; // @[el2_lsu_bus_buffer.scala 608:78] + wire _T_4813 = obuf_addr[31:3] == buf_addr_1[31:3]; // @[el2_lsu_bus_buffer.scala 615:56] + wire _T_4814 = obuf_valid & _T_4813; // @[el2_lsu_bus_buffer.scala 615:38] + wire _T_4816 = obuf_tag1 == 2'h1; // @[el2_lsu_bus_buffer.scala 615:126] + wire _T_4817 = obuf_merge & _T_4816; // @[el2_lsu_bus_buffer.scala 615:114] + wire _T_4818 = _T_3755 | _T_4817; // @[el2_lsu_bus_buffer.scala 615:100] + wire _T_4819 = ~_T_4818; // @[el2_lsu_bus_buffer.scala 615:80] + wire _T_4820 = _T_4814 & _T_4819; // @[el2_lsu_bus_buffer.scala 615:78] wire _T_4846 = _T_4782 & _T_4820; // @[Mux.scala 27:72] wire _T_4849 = _T_4845 | _T_4846; // @[Mux.scala 27:72] - wire _T_4825 = obuf_addr[31:3] == buf_addr_2[31:3]; // @[el2_lsu_bus_buffer.scala 608:56] - wire _T_4826 = obuf_valid & _T_4825; // @[el2_lsu_bus_buffer.scala 608:38] - wire _T_4828 = obuf_tag1 == 2'h2; // @[el2_lsu_bus_buffer.scala 608:126] - wire _T_4829 = obuf_merge & _T_4828; // @[el2_lsu_bus_buffer.scala 608:114] - wire _T_4830 = _T_3948 | _T_4829; // @[el2_lsu_bus_buffer.scala 608:100] - wire _T_4831 = ~_T_4830; // @[el2_lsu_bus_buffer.scala 608:80] - wire _T_4832 = _T_4826 & _T_4831; // @[el2_lsu_bus_buffer.scala 608:78] + wire _T_4825 = obuf_addr[31:3] == buf_addr_2[31:3]; // @[el2_lsu_bus_buffer.scala 615:56] + wire _T_4826 = obuf_valid & _T_4825; // @[el2_lsu_bus_buffer.scala 615:38] + wire _T_4828 = obuf_tag1 == 2'h2; // @[el2_lsu_bus_buffer.scala 615:126] + wire _T_4829 = obuf_merge & _T_4828; // @[el2_lsu_bus_buffer.scala 615:114] + wire _T_4830 = _T_3948 | _T_4829; // @[el2_lsu_bus_buffer.scala 615:100] + wire _T_4831 = ~_T_4830; // @[el2_lsu_bus_buffer.scala 615:80] + wire _T_4832 = _T_4826 & _T_4831; // @[el2_lsu_bus_buffer.scala 615:78] wire _T_4847 = _T_4786 & _T_4832; // @[Mux.scala 27:72] wire _T_4850 = _T_4849 | _T_4847; // @[Mux.scala 27:72] - wire _T_4837 = obuf_addr[31:3] == buf_addr_3[31:3]; // @[el2_lsu_bus_buffer.scala 608:56] - wire _T_4838 = obuf_valid & _T_4837; // @[el2_lsu_bus_buffer.scala 608:38] - wire _T_4840 = obuf_tag1 == 2'h3; // @[el2_lsu_bus_buffer.scala 608:126] - wire _T_4841 = obuf_merge & _T_4840; // @[el2_lsu_bus_buffer.scala 608:114] - wire _T_4842 = _T_4141 | _T_4841; // @[el2_lsu_bus_buffer.scala 608:100] - wire _T_4843 = ~_T_4842; // @[el2_lsu_bus_buffer.scala 608:80] - wire _T_4844 = _T_4838 & _T_4843; // @[el2_lsu_bus_buffer.scala 608:78] + wire _T_4837 = obuf_addr[31:3] == buf_addr_3[31:3]; // @[el2_lsu_bus_buffer.scala 615:56] + wire _T_4838 = obuf_valid & _T_4837; // @[el2_lsu_bus_buffer.scala 615:38] + wire _T_4840 = obuf_tag1 == 2'h3; // @[el2_lsu_bus_buffer.scala 615:126] + wire _T_4841 = obuf_merge & _T_4840; // @[el2_lsu_bus_buffer.scala 615:114] + wire _T_4842 = _T_4141 | _T_4841; // @[el2_lsu_bus_buffer.scala 615:100] + wire _T_4843 = ~_T_4842; // @[el2_lsu_bus_buffer.scala 615:80] + wire _T_4844 = _T_4838 & _T_4843; // @[el2_lsu_bus_buffer.scala 615:78] wire _T_4848 = _T_4790 & _T_4844; // @[Mux.scala 27:72] wire bus_addr_match_pending = _T_4850 | _T_4848; // @[Mux.scala 27:72] - wire _T_1239 = ~bus_addr_match_pending; // @[el2_lsu_bus_buffer.scala 341:118] - wire _T_1240 = _T_1236 & _T_1239; // @[el2_lsu_bus_buffer.scala 341:116] - wire obuf_wr_en = _T_1240 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 341:142] - wire _T_1242 = obuf_valid & obuf_nosend; // @[el2_lsu_bus_buffer.scala 343:47] - wire bus_wcmd_sent = io_lsu_axi_awvalid & io_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 611:39] - wire _T_4860 = obuf_cmd_done | bus_wcmd_sent; // @[el2_lsu_bus_buffer.scala 613:35] - wire bus_wdata_sent = io_lsu_axi_wvalid & io_lsu_axi_wready; // @[el2_lsu_bus_buffer.scala 612:39] - wire _T_4861 = obuf_data_done | bus_wdata_sent; // @[el2_lsu_bus_buffer.scala 613:70] - wire _T_4862 = _T_4860 & _T_4861; // @[el2_lsu_bus_buffer.scala 613:52] - wire _T_4863 = io_lsu_axi_arvalid & io_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 613:111] - wire bus_cmd_sent = _T_4862 | _T_4863; // @[el2_lsu_bus_buffer.scala 613:89] - wire _T_1243 = bus_cmd_sent | _T_1242; // @[el2_lsu_bus_buffer.scala 343:33] - wire _T_1244 = ~obuf_wr_en; // @[el2_lsu_bus_buffer.scala 343:65] - wire _T_1245 = _T_1243 & _T_1244; // @[el2_lsu_bus_buffer.scala 343:63] - wire _T_1246 = _T_1245 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 343:77] - wire obuf_rst = _T_1246 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 343:98] - wire obuf_write_in = ibuf_buf_byp ? io_lsu_pkt_r_bits_store : _T_1202; // @[el2_lsu_bus_buffer.scala 344:26] + wire _T_1239 = ~bus_addr_match_pending; // @[el2_lsu_bus_buffer.scala 348:118] + wire _T_1240 = _T_1236 & _T_1239; // @[el2_lsu_bus_buffer.scala 348:116] + wire obuf_wr_en = _T_1240 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 348:142] + wire _T_1242 = obuf_valid & obuf_nosend; // @[el2_lsu_bus_buffer.scala 350:47] + wire bus_wcmd_sent = io_axi_wchannel_lsu_axi_awvalid & io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 618:52] + wire _T_4860 = obuf_cmd_done | bus_wcmd_sent; // @[el2_lsu_bus_buffer.scala 620:35] + wire bus_wdata_sent = io_axi_wchannel_lsu_axi_wvalid & io_axi_wchannel_lsu_axi_wready; // @[el2_lsu_bus_buffer.scala 619:52] + wire _T_4861 = obuf_data_done | bus_wdata_sent; // @[el2_lsu_bus_buffer.scala 620:70] + wire _T_4862 = _T_4860 & _T_4861; // @[el2_lsu_bus_buffer.scala 620:52] + wire _T_4863 = io_axi_rchannel_lsu_axi_arvalid & io_axi_rchannel_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 620:124] + wire bus_cmd_sent = _T_4862 | _T_4863; // @[el2_lsu_bus_buffer.scala 620:89] + wire _T_1243 = bus_cmd_sent | _T_1242; // @[el2_lsu_bus_buffer.scala 350:33] + wire _T_1244 = ~obuf_wr_en; // @[el2_lsu_bus_buffer.scala 350:65] + wire _T_1245 = _T_1243 & _T_1244; // @[el2_lsu_bus_buffer.scala 350:63] + wire _T_1246 = _T_1245 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 350:77] + wire obuf_rst = _T_1246 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 350:98] + wire obuf_write_in = ibuf_buf_byp ? io_lsu_pkt_r_bits_store : _T_1202; // @[el2_lsu_bus_buffer.scala 351:26] wire [31:0] _T_1283 = _T_1023 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1284 = _T_1024 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1285 = _T_1025 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] @@ -6398,7 +6399,7 @@ module el2_lsu_bus_buffer( wire [31:0] _T_1287 = _T_1283 | _T_1284; // @[Mux.scala 27:72] wire [31:0] _T_1288 = _T_1287 | _T_1285; // @[Mux.scala 27:72] wire [31:0] _T_1289 = _T_1288 | _T_1286; // @[Mux.scala 27:72] - wire [31:0] obuf_addr_in = ibuf_buf_byp ? io_lsu_addr_r : _T_1289; // @[el2_lsu_bus_buffer.scala 346:25] + wire [31:0] obuf_addr_in = ibuf_buf_byp ? io_lsu_addr_r : _T_1289; // @[el2_lsu_bus_buffer.scala 353:25] reg [1:0] buf_sz_0; // @[Reg.scala 27:20] wire [1:0] _T_1296 = _T_1023 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] reg [1:0] buf_sz_1; // @[Reg.scala 27:20] @@ -6410,63 +6411,63 @@ module el2_lsu_bus_buffer( wire [1:0] _T_1300 = _T_1296 | _T_1297; // @[Mux.scala 27:72] wire [1:0] _T_1301 = _T_1300 | _T_1298; // @[Mux.scala 27:72] wire [1:0] _T_1302 = _T_1301 | _T_1299; // @[Mux.scala 27:72] - wire [1:0] obuf_sz_in = ibuf_buf_byp ? ibuf_sz_in : _T_1302; // @[el2_lsu_bus_buffer.scala 349:23] + wire [1:0] obuf_sz_in = ibuf_buf_byp ? ibuf_sz_in : _T_1302; // @[el2_lsu_bus_buffer.scala 356:23] wire [7:0] _T_2079 = {4'h0,_T_2030,_T_2019,_T_2008,_T_1997}; // @[Cat.scala 29:58] - wire _T_2082 = _T_2079[4] | _T_2079[5]; // @[el2_lsu_bus_buffer.scala 440:42] - wire _T_2084 = _T_2082 | _T_2079[6]; // @[el2_lsu_bus_buffer.scala 440:48] - wire _T_2086 = _T_2084 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 440:54] - wire _T_2089 = _T_2079[2] | _T_2079[3]; // @[el2_lsu_bus_buffer.scala 440:67] - wire _T_2091 = _T_2089 | _T_2079[6]; // @[el2_lsu_bus_buffer.scala 440:73] - wire _T_2093 = _T_2091 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 440:79] - wire _T_2096 = _T_2079[1] | _T_2079[3]; // @[el2_lsu_bus_buffer.scala 440:92] - wire _T_2098 = _T_2096 | _T_2079[5]; // @[el2_lsu_bus_buffer.scala 440:98] - wire _T_2100 = _T_2098 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 440:104] + wire _T_2082 = _T_2079[4] | _T_2079[5]; // @[el2_lsu_bus_buffer.scala 447:42] + wire _T_2084 = _T_2082 | _T_2079[6]; // @[el2_lsu_bus_buffer.scala 447:48] + wire _T_2086 = _T_2084 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 447:54] + wire _T_2089 = _T_2079[2] | _T_2079[3]; // @[el2_lsu_bus_buffer.scala 447:67] + wire _T_2091 = _T_2089 | _T_2079[6]; // @[el2_lsu_bus_buffer.scala 447:73] + wire _T_2093 = _T_2091 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 447:79] + wire _T_2096 = _T_2079[1] | _T_2079[3]; // @[el2_lsu_bus_buffer.scala 447:92] + wire _T_2098 = _T_2096 | _T_2079[5]; // @[el2_lsu_bus_buffer.scala 447:98] + wire _T_2100 = _T_2098 | _T_2079[7]; // @[el2_lsu_bus_buffer.scala 447:104] wire [2:0] _T_2102 = {_T_2086,_T_2093,_T_2100}; // @[Cat.scala 29:58] - wire [1:0] CmdPtr1 = _T_2102[1:0]; // @[el2_lsu_bus_buffer.scala 447:11] - wire _T_1304 = obuf_wr_en | obuf_rst; // @[el2_lsu_bus_buffer.scala 358:39] - wire _T_1305 = ~_T_1304; // @[el2_lsu_bus_buffer.scala 358:26] - wire _T_1311 = obuf_sz_in == 2'h0; // @[el2_lsu_bus_buffer.scala 362:72] - wire _T_1314 = ~obuf_addr_in[0]; // @[el2_lsu_bus_buffer.scala 362:98] - wire _T_1315 = obuf_sz_in[0] & _T_1314; // @[el2_lsu_bus_buffer.scala 362:96] - wire _T_1316 = _T_1311 | _T_1315; // @[el2_lsu_bus_buffer.scala 362:79] - wire _T_1319 = |obuf_addr_in[1:0]; // @[el2_lsu_bus_buffer.scala 362:153] - wire _T_1320 = ~_T_1319; // @[el2_lsu_bus_buffer.scala 362:134] - wire _T_1321 = obuf_sz_in[1] & _T_1320; // @[el2_lsu_bus_buffer.scala 362:132] - wire _T_1322 = _T_1316 | _T_1321; // @[el2_lsu_bus_buffer.scala 362:116] - wire obuf_aligned_in = ibuf_buf_byp ? is_aligned_r : _T_1322; // @[el2_lsu_bus_buffer.scala 362:28] - wire _T_1339 = obuf_addr_in[31:3] == obuf_addr[31:3]; // @[el2_lsu_bus_buffer.scala 376:40] - wire _T_1340 = _T_1339 & obuf_aligned_in; // @[el2_lsu_bus_buffer.scala 376:60] + wire [1:0] CmdPtr1 = _T_2102[1:0]; // @[el2_lsu_bus_buffer.scala 454:11] + wire _T_1304 = obuf_wr_en | obuf_rst; // @[el2_lsu_bus_buffer.scala 365:39] + wire _T_1305 = ~_T_1304; // @[el2_lsu_bus_buffer.scala 365:26] + wire _T_1311 = obuf_sz_in == 2'h0; // @[el2_lsu_bus_buffer.scala 369:72] + wire _T_1314 = ~obuf_addr_in[0]; // @[el2_lsu_bus_buffer.scala 369:98] + wire _T_1315 = obuf_sz_in[0] & _T_1314; // @[el2_lsu_bus_buffer.scala 369:96] + wire _T_1316 = _T_1311 | _T_1315; // @[el2_lsu_bus_buffer.scala 369:79] + wire _T_1319 = |obuf_addr_in[1:0]; // @[el2_lsu_bus_buffer.scala 369:153] + wire _T_1320 = ~_T_1319; // @[el2_lsu_bus_buffer.scala 369:134] + wire _T_1321 = obuf_sz_in[1] & _T_1320; // @[el2_lsu_bus_buffer.scala 369:132] + wire _T_1322 = _T_1316 | _T_1321; // @[el2_lsu_bus_buffer.scala 369:116] + wire obuf_aligned_in = ibuf_buf_byp ? is_aligned_r : _T_1322; // @[el2_lsu_bus_buffer.scala 369:28] + wire _T_1339 = obuf_addr_in[31:3] == obuf_addr[31:3]; // @[el2_lsu_bus_buffer.scala 383:40] + wire _T_1340 = _T_1339 & obuf_aligned_in; // @[el2_lsu_bus_buffer.scala 383:60] reg obuf_sideeffect; // @[Reg.scala 27:20] - wire _T_1341 = ~obuf_sideeffect; // @[el2_lsu_bus_buffer.scala 376:80] - wire _T_1342 = _T_1340 & _T_1341; // @[el2_lsu_bus_buffer.scala 376:78] - wire _T_1343 = ~obuf_write; // @[el2_lsu_bus_buffer.scala 376:99] - wire _T_1344 = _T_1342 & _T_1343; // @[el2_lsu_bus_buffer.scala 376:97] - wire _T_1345 = ~obuf_write_in; // @[el2_lsu_bus_buffer.scala 376:113] - wire _T_1346 = _T_1344 & _T_1345; // @[el2_lsu_bus_buffer.scala 376:111] - wire _T_1347 = ~io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_buffer.scala 376:130] - wire _T_1348 = _T_1346 & _T_1347; // @[el2_lsu_bus_buffer.scala 376:128] - wire _T_1349 = ~obuf_nosend; // @[el2_lsu_bus_buffer.scala 377:20] - wire _T_1350 = obuf_valid & _T_1349; // @[el2_lsu_bus_buffer.scala 377:18] - reg obuf_rdrsp_pend; // @[el2_lsu_bus_buffer.scala 404:56] - wire bus_rsp_read = io_lsu_axi_rvalid & io_lsu_axi_rready; // @[el2_lsu_bus_buffer.scala 614:37] - reg [2:0] obuf_rdrsp_tag; // @[el2_lsu_bus_buffer.scala 405:55] - wire _T_1351 = io_lsu_axi_rid == obuf_rdrsp_tag; // @[el2_lsu_bus_buffer.scala 377:90] - wire _T_1352 = bus_rsp_read & _T_1351; // @[el2_lsu_bus_buffer.scala 377:70] - wire _T_1353 = ~_T_1352; // @[el2_lsu_bus_buffer.scala 377:55] - wire _T_1354 = obuf_rdrsp_pend & _T_1353; // @[el2_lsu_bus_buffer.scala 377:53] - wire _T_1355 = _T_1350 | _T_1354; // @[el2_lsu_bus_buffer.scala 377:34] - wire obuf_nosend_in = _T_1348 & _T_1355; // @[el2_lsu_bus_buffer.scala 376:165] - wire _T_1323 = ~obuf_nosend_in; // @[el2_lsu_bus_buffer.scala 370:44] - wire _T_1324 = obuf_wr_en & _T_1323; // @[el2_lsu_bus_buffer.scala 370:42] - wire _T_1325 = ~_T_1324; // @[el2_lsu_bus_buffer.scala 370:29] - wire _T_1326 = _T_1325 & obuf_rdrsp_pend; // @[el2_lsu_bus_buffer.scala 370:61] - wire _T_1330 = _T_1326 & _T_1353; // @[el2_lsu_bus_buffer.scala 370:79] - wire _T_1332 = bus_cmd_sent & _T_1343; // @[el2_lsu_bus_buffer.scala 371:20] - wire _T_1333 = ~io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 371:37] - wire _T_1334 = _T_1332 & _T_1333; // @[el2_lsu_bus_buffer.scala 371:35] + wire _T_1341 = ~obuf_sideeffect; // @[el2_lsu_bus_buffer.scala 383:80] + wire _T_1342 = _T_1340 & _T_1341; // @[el2_lsu_bus_buffer.scala 383:78] + wire _T_1343 = ~obuf_write; // @[el2_lsu_bus_buffer.scala 383:99] + wire _T_1344 = _T_1342 & _T_1343; // @[el2_lsu_bus_buffer.scala 383:97] + wire _T_1345 = ~obuf_write_in; // @[el2_lsu_bus_buffer.scala 383:113] + wire _T_1346 = _T_1344 & _T_1345; // @[el2_lsu_bus_buffer.scala 383:111] + wire _T_1347 = ~io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_buffer.scala 383:130] + wire _T_1348 = _T_1346 & _T_1347; // @[el2_lsu_bus_buffer.scala 383:128] + wire _T_1349 = ~obuf_nosend; // @[el2_lsu_bus_buffer.scala 384:20] + wire _T_1350 = obuf_valid & _T_1349; // @[el2_lsu_bus_buffer.scala 384:18] + reg obuf_rdrsp_pend; // @[el2_lsu_bus_buffer.scala 411:56] + wire bus_rsp_read = io_axi_rchannel_lsu_axi_rvalid & io_axi_rchannel_lsu_axi_rready; // @[el2_lsu_bus_buffer.scala 621:50] + reg [2:0] obuf_rdrsp_tag; // @[el2_lsu_bus_buffer.scala 412:55] + wire _T_1351 = io_axi_rchannel_lsu_axi_rid == obuf_rdrsp_tag; // @[el2_lsu_bus_buffer.scala 384:90] + wire _T_1352 = bus_rsp_read & _T_1351; // @[el2_lsu_bus_buffer.scala 384:70] + wire _T_1353 = ~_T_1352; // @[el2_lsu_bus_buffer.scala 384:55] + wire _T_1354 = obuf_rdrsp_pend & _T_1353; // @[el2_lsu_bus_buffer.scala 384:53] + wire _T_1355 = _T_1350 | _T_1354; // @[el2_lsu_bus_buffer.scala 384:34] + wire obuf_nosend_in = _T_1348 & _T_1355; // @[el2_lsu_bus_buffer.scala 383:165] + wire _T_1323 = ~obuf_nosend_in; // @[el2_lsu_bus_buffer.scala 377:44] + wire _T_1324 = obuf_wr_en & _T_1323; // @[el2_lsu_bus_buffer.scala 377:42] + wire _T_1325 = ~_T_1324; // @[el2_lsu_bus_buffer.scala 377:29] + wire _T_1326 = _T_1325 & obuf_rdrsp_pend; // @[el2_lsu_bus_buffer.scala 377:61] + wire _T_1330 = _T_1326 & _T_1353; // @[el2_lsu_bus_buffer.scala 377:79] + wire _T_1332 = bus_cmd_sent & _T_1343; // @[el2_lsu_bus_buffer.scala 378:20] + wire _T_1333 = ~io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 378:37] + wire _T_1334 = _T_1332 & _T_1333; // @[el2_lsu_bus_buffer.scala 378:35] wire [7:0] _T_1358 = {ldst_byteen_lo_r,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1359 = {4'h0,ldst_byteen_lo_r}; // @[Cat.scala 29:58] - wire [7:0] _T_1360 = io_lsu_addr_r[2] ? _T_1358 : _T_1359; // @[el2_lsu_bus_buffer.scala 378:46] + wire [7:0] _T_1360 = io_lsu_addr_r[2] ? _T_1358 : _T_1359; // @[el2_lsu_bus_buffer.scala 385:46] wire [3:0] _T_1379 = _T_1023 ? buf_byteen_0 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_1380 = _T_1024 ? buf_byteen_1 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_1381 = _T_1025 ? buf_byteen_2 : 4'h0; // @[Mux.scala 27:72] @@ -6476,15 +6477,15 @@ module el2_lsu_bus_buffer( wire [3:0] _T_1385 = _T_1384 | _T_1382; // @[Mux.scala 27:72] wire [7:0] _T_1387 = {_T_1385,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1400 = {4'h0,_T_1385}; // @[Cat.scala 29:58] - wire [7:0] _T_1401 = _T_1289[2] ? _T_1387 : _T_1400; // @[el2_lsu_bus_buffer.scala 379:8] - wire [7:0] obuf_byteen0_in = ibuf_buf_byp ? _T_1360 : _T_1401; // @[el2_lsu_bus_buffer.scala 378:28] + wire [7:0] _T_1401 = _T_1289[2] ? _T_1387 : _T_1400; // @[el2_lsu_bus_buffer.scala 386:8] + wire [7:0] obuf_byteen0_in = ibuf_buf_byp ? _T_1360 : _T_1401; // @[el2_lsu_bus_buffer.scala 385:28] wire [7:0] _T_1403 = {ldst_byteen_hi_r,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1404 = {4'h0,ldst_byteen_hi_r}; // @[Cat.scala 29:58] - wire [7:0] _T_1405 = io_end_addr_r[2] ? _T_1403 : _T_1404; // @[el2_lsu_bus_buffer.scala 380:46] - wire _T_1406 = CmdPtr1 == 2'h0; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_1407 = CmdPtr1 == 2'h1; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_1408 = CmdPtr1 == 2'h2; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_1409 = CmdPtr1 == 2'h3; // @[el2_lsu_bus_buffer.scala 112:123] + wire [7:0] _T_1405 = io_end_addr_r[2] ? _T_1403 : _T_1404; // @[el2_lsu_bus_buffer.scala 387:46] + wire _T_1406 = CmdPtr1 == 2'h0; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_1407 = CmdPtr1 == 2'h1; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_1408 = CmdPtr1 == 2'h2; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_1409 = CmdPtr1 == 2'h3; // @[el2_lsu_bus_buffer.scala 119:123] wire [31:0] _T_1410 = _T_1406 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1411 = _T_1407 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1412 = _T_1408 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] @@ -6501,11 +6502,11 @@ module el2_lsu_bus_buffer( wire [3:0] _T_1430 = _T_1429 | _T_1427; // @[Mux.scala 27:72] wire [7:0] _T_1432 = {_T_1430,4'h0}; // @[Cat.scala 29:58] wire [7:0] _T_1445 = {4'h0,_T_1430}; // @[Cat.scala 29:58] - wire [7:0] _T_1446 = _T_1416[2] ? _T_1432 : _T_1445; // @[el2_lsu_bus_buffer.scala 381:8] - wire [7:0] obuf_byteen1_in = ibuf_buf_byp ? _T_1405 : _T_1446; // @[el2_lsu_bus_buffer.scala 380:28] + wire [7:0] _T_1446 = _T_1416[2] ? _T_1432 : _T_1445; // @[el2_lsu_bus_buffer.scala 388:8] + wire [7:0] obuf_byteen1_in = ibuf_buf_byp ? _T_1405 : _T_1446; // @[el2_lsu_bus_buffer.scala 387:28] wire [63:0] _T_1448 = {store_data_lo_r,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1449 = {32'h0,store_data_lo_r}; // @[Cat.scala 29:58] - wire [63:0] _T_1450 = io_lsu_addr_r[2] ? _T_1448 : _T_1449; // @[el2_lsu_bus_buffer.scala 383:44] + wire [63:0] _T_1450 = io_lsu_addr_r[2] ? _T_1448 : _T_1449; // @[el2_lsu_bus_buffer.scala 390:44] wire [31:0] _T_1469 = _T_1023 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1470 = _T_1024 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1471 = _T_1025 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] @@ -6515,11 +6516,11 @@ module el2_lsu_bus_buffer( wire [31:0] _T_1475 = _T_1474 | _T_1472; // @[Mux.scala 27:72] wire [63:0] _T_1477 = {_T_1475,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1490 = {32'h0,_T_1475}; // @[Cat.scala 29:58] - wire [63:0] _T_1491 = _T_1289[2] ? _T_1477 : _T_1490; // @[el2_lsu_bus_buffer.scala 384:8] - wire [63:0] obuf_data0_in = ibuf_buf_byp ? _T_1450 : _T_1491; // @[el2_lsu_bus_buffer.scala 383:26] + wire [63:0] _T_1491 = _T_1289[2] ? _T_1477 : _T_1490; // @[el2_lsu_bus_buffer.scala 391:8] + wire [63:0] obuf_data0_in = ibuf_buf_byp ? _T_1450 : _T_1491; // @[el2_lsu_bus_buffer.scala 390:26] wire [63:0] _T_1493 = {store_data_hi_r,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1494 = {32'h0,store_data_hi_r}; // @[Cat.scala 29:58] - wire [63:0] _T_1495 = io_lsu_addr_r[2] ? _T_1493 : _T_1494; // @[el2_lsu_bus_buffer.scala 385:44] + wire [63:0] _T_1495 = io_lsu_addr_r[2] ? _T_1493 : _T_1494; // @[el2_lsu_bus_buffer.scala 392:44] wire [31:0] _T_1514 = _T_1406 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1515 = _T_1407 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1516 = _T_1408 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] @@ -6529,12 +6530,12 @@ module el2_lsu_bus_buffer( wire [31:0] _T_1520 = _T_1519 | _T_1517; // @[Mux.scala 27:72] wire [63:0] _T_1522 = {_T_1520,32'h0}; // @[Cat.scala 29:58] wire [63:0] _T_1535 = {32'h0,_T_1520}; // @[Cat.scala 29:58] - wire [63:0] _T_1536 = _T_1416[2] ? _T_1522 : _T_1535; // @[el2_lsu_bus_buffer.scala 386:8] - wire [63:0] obuf_data1_in = ibuf_buf_byp ? _T_1495 : _T_1536; // @[el2_lsu_bus_buffer.scala 385:26] - wire _T_1621 = CmdPtr0 != CmdPtr1; // @[el2_lsu_bus_buffer.scala 392:30] - wire _T_1622 = _T_1621 & found_cmdptr0; // @[el2_lsu_bus_buffer.scala 392:43] - wire _T_1623 = _T_1622 & found_cmdptr1; // @[el2_lsu_bus_buffer.scala 392:59] - wire _T_1637 = _T_1623 & _T_1107; // @[el2_lsu_bus_buffer.scala 392:75] + wire [63:0] _T_1536 = _T_1416[2] ? _T_1522 : _T_1535; // @[el2_lsu_bus_buffer.scala 393:8] + wire [63:0] obuf_data1_in = ibuf_buf_byp ? _T_1495 : _T_1536; // @[el2_lsu_bus_buffer.scala 392:26] + wire _T_1621 = CmdPtr0 != CmdPtr1; // @[el2_lsu_bus_buffer.scala 399:30] + wire _T_1622 = _T_1621 & found_cmdptr0; // @[el2_lsu_bus_buffer.scala 399:43] + wire _T_1623 = _T_1622 & found_cmdptr1; // @[el2_lsu_bus_buffer.scala 399:59] + wire _T_1637 = _T_1623 & _T_1107; // @[el2_lsu_bus_buffer.scala 399:75] wire [2:0] _T_1642 = _T_1406 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1643 = _T_1407 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1646 = _T_1642 | _T_1643; // @[Mux.scala 27:72] @@ -6542,11 +6543,11 @@ module el2_lsu_bus_buffer( wire [2:0] _T_1647 = _T_1646 | _T_1644; // @[Mux.scala 27:72] wire [2:0] _T_1645 = _T_1409 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_1648 = _T_1647 | _T_1645; // @[Mux.scala 27:72] - wire _T_1650 = _T_1648 == 3'h2; // @[el2_lsu_bus_buffer.scala 392:150] - wire _T_1651 = _T_1637 & _T_1650; // @[el2_lsu_bus_buffer.scala 392:118] - wire _T_1672 = _T_1651 & _T_1128; // @[el2_lsu_bus_buffer.scala 392:161] - wire _T_1690 = _T_1672 & _T_1053; // @[el2_lsu_bus_buffer.scala 393:85] - wire _T_1792 = _T_1204 & _T_1166; // @[el2_lsu_bus_buffer.scala 396:38] + wire _T_1650 = _T_1648 == 3'h2; // @[el2_lsu_bus_buffer.scala 399:150] + wire _T_1651 = _T_1637 & _T_1650; // @[el2_lsu_bus_buffer.scala 399:118] + wire _T_1672 = _T_1651 & _T_1128; // @[el2_lsu_bus_buffer.scala 399:161] + wire _T_1690 = _T_1672 & _T_1053; // @[el2_lsu_bus_buffer.scala 400:85] + wire _T_1792 = _T_1204 & _T_1166; // @[el2_lsu_bus_buffer.scala 403:38] reg buf_dualhi_3; // @[Reg.scala 27:20] reg buf_dualhi_2; // @[Reg.scala 27:20] reg buf_dualhi_1; // @[Reg.scala 27:20] @@ -6559,224 +6560,224 @@ module el2_lsu_bus_buffer( wire _T_1809 = _T_1808 | _T_1806; // @[Mux.scala 27:72] wire _T_1807 = _T_1026 & _T_1795[3]; // @[Mux.scala 27:72] wire _T_1810 = _T_1809 | _T_1807; // @[Mux.scala 27:72] - wire _T_1812 = ~_T_1810; // @[el2_lsu_bus_buffer.scala 396:109] - wire _T_1813 = _T_1792 & _T_1812; // @[el2_lsu_bus_buffer.scala 396:107] - wire _T_1833 = _T_1813 & _T_1185; // @[el2_lsu_bus_buffer.scala 396:179] - wire _T_1835 = _T_1690 & _T_1833; // @[el2_lsu_bus_buffer.scala 393:122] - wire _T_1836 = ibuf_buf_byp & ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 397:19] - wire _T_1837 = _T_1836 & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 397:35] - wire obuf_merge_en = _T_1835 | _T_1837; // @[el2_lsu_bus_buffer.scala 396:253] - wire _T_1539 = obuf_merge_en & obuf_byteen1_in[0]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1540 = obuf_byteen0_in[0] | _T_1539; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1543 = obuf_merge_en & obuf_byteen1_in[1]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1544 = obuf_byteen0_in[1] | _T_1543; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1547 = obuf_merge_en & obuf_byteen1_in[2]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1548 = obuf_byteen0_in[2] | _T_1547; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1551 = obuf_merge_en & obuf_byteen1_in[3]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1552 = obuf_byteen0_in[3] | _T_1551; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1555 = obuf_merge_en & obuf_byteen1_in[4]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1556 = obuf_byteen0_in[4] | _T_1555; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1559 = obuf_merge_en & obuf_byteen1_in[5]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1560 = obuf_byteen0_in[5] | _T_1559; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1563 = obuf_merge_en & obuf_byteen1_in[6]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1564 = obuf_byteen0_in[6] | _T_1563; // @[el2_lsu_bus_buffer.scala 387:63] - wire _T_1567 = obuf_merge_en & obuf_byteen1_in[7]; // @[el2_lsu_bus_buffer.scala 387:80] - wire _T_1568 = obuf_byteen0_in[7] | _T_1567; // @[el2_lsu_bus_buffer.scala 387:63] + wire _T_1812 = ~_T_1810; // @[el2_lsu_bus_buffer.scala 403:109] + wire _T_1813 = _T_1792 & _T_1812; // @[el2_lsu_bus_buffer.scala 403:107] + wire _T_1833 = _T_1813 & _T_1185; // @[el2_lsu_bus_buffer.scala 403:179] + wire _T_1835 = _T_1690 & _T_1833; // @[el2_lsu_bus_buffer.scala 400:122] + wire _T_1836 = ibuf_buf_byp & ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 404:19] + wire _T_1837 = _T_1836 & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 404:35] + wire obuf_merge_en = _T_1835 | _T_1837; // @[el2_lsu_bus_buffer.scala 403:253] + wire _T_1539 = obuf_merge_en & obuf_byteen1_in[0]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1540 = obuf_byteen0_in[0] | _T_1539; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1543 = obuf_merge_en & obuf_byteen1_in[1]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1544 = obuf_byteen0_in[1] | _T_1543; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1547 = obuf_merge_en & obuf_byteen1_in[2]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1548 = obuf_byteen0_in[2] | _T_1547; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1551 = obuf_merge_en & obuf_byteen1_in[3]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1552 = obuf_byteen0_in[3] | _T_1551; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1555 = obuf_merge_en & obuf_byteen1_in[4]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1556 = obuf_byteen0_in[4] | _T_1555; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1559 = obuf_merge_en & obuf_byteen1_in[5]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1560 = obuf_byteen0_in[5] | _T_1559; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1563 = obuf_merge_en & obuf_byteen1_in[6]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1564 = obuf_byteen0_in[6] | _T_1563; // @[el2_lsu_bus_buffer.scala 394:63] + wire _T_1567 = obuf_merge_en & obuf_byteen1_in[7]; // @[el2_lsu_bus_buffer.scala 394:80] + wire _T_1568 = obuf_byteen0_in[7] | _T_1567; // @[el2_lsu_bus_buffer.scala 394:63] wire [7:0] obuf_byteen_in = {_T_1568,_T_1564,_T_1560,_T_1556,_T_1552,_T_1548,_T_1544,_T_1540}; // @[Cat.scala 29:58] - wire [7:0] _T_1579 = _T_1539 ? obuf_data1_in[7:0] : obuf_data0_in[7:0]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1584 = _T_1543 ? obuf_data1_in[15:8] : obuf_data0_in[15:8]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1589 = _T_1547 ? obuf_data1_in[23:16] : obuf_data0_in[23:16]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1594 = _T_1551 ? obuf_data1_in[31:24] : obuf_data0_in[31:24]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1599 = _T_1555 ? obuf_data1_in[39:32] : obuf_data0_in[39:32]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1604 = _T_1559 ? obuf_data1_in[47:40] : obuf_data0_in[47:40]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1609 = _T_1563 ? obuf_data1_in[55:48] : obuf_data0_in[55:48]; // @[el2_lsu_bus_buffer.scala 388:44] - wire [7:0] _T_1614 = _T_1567 ? obuf_data1_in[63:56] : obuf_data0_in[63:56]; // @[el2_lsu_bus_buffer.scala 388:44] + wire [7:0] _T_1579 = _T_1539 ? obuf_data1_in[7:0] : obuf_data0_in[7:0]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1584 = _T_1543 ? obuf_data1_in[15:8] : obuf_data0_in[15:8]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1589 = _T_1547 ? obuf_data1_in[23:16] : obuf_data0_in[23:16]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1594 = _T_1551 ? obuf_data1_in[31:24] : obuf_data0_in[31:24]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1599 = _T_1555 ? obuf_data1_in[39:32] : obuf_data0_in[39:32]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1604 = _T_1559 ? obuf_data1_in[47:40] : obuf_data0_in[47:40]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1609 = _T_1563 ? obuf_data1_in[55:48] : obuf_data0_in[55:48]; // @[el2_lsu_bus_buffer.scala 395:44] + wire [7:0] _T_1614 = _T_1567 ? obuf_data1_in[63:56] : obuf_data0_in[63:56]; // @[el2_lsu_bus_buffer.scala 395:44] wire [55:0] _T_1620 = {_T_1614,_T_1609,_T_1604,_T_1599,_T_1594,_T_1589,_T_1584}; // @[Cat.scala 29:58] - wire _T_1839 = obuf_wr_en | obuf_valid; // @[el2_lsu_bus_buffer.scala 400:58] - wire _T_1840 = ~obuf_rst; // @[el2_lsu_bus_buffer.scala 400:93] + wire _T_1839 = obuf_wr_en | obuf_valid; // @[el2_lsu_bus_buffer.scala 407:58] + wire _T_1840 = ~obuf_rst; // @[el2_lsu_bus_buffer.scala 407:93] reg [1:0] obuf_sz; // @[Reg.scala 27:20] reg [7:0] obuf_byteen; // @[Reg.scala 27:20] reg [63:0] obuf_data; // @[el2_lib.scala 514:16] - wire _T_1853 = buf_state_0 == 3'h0; // @[el2_lsu_bus_buffer.scala 418:65] - wire _T_1854 = ibuf_tag == 2'h0; // @[el2_lsu_bus_buffer.scala 419:30] - wire _T_1855 = ibuf_valid & _T_1854; // @[el2_lsu_bus_buffer.scala 419:19] - wire _T_1856 = WrPtr0_r == 2'h0; // @[el2_lsu_bus_buffer.scala 420:18] - wire _T_1857 = WrPtr1_r == 2'h0; // @[el2_lsu_bus_buffer.scala 420:57] - wire _T_1858 = io_ldst_dual_r & _T_1857; // @[el2_lsu_bus_buffer.scala 420:45] - wire _T_1859 = _T_1856 | _T_1858; // @[el2_lsu_bus_buffer.scala 420:27] - wire _T_1860 = io_lsu_busreq_r & _T_1859; // @[el2_lsu_bus_buffer.scala 419:58] - wire _T_1861 = _T_1855 | _T_1860; // @[el2_lsu_bus_buffer.scala 419:39] - wire _T_1862 = ~_T_1861; // @[el2_lsu_bus_buffer.scala 419:5] - wire _T_1863 = _T_1853 & _T_1862; // @[el2_lsu_bus_buffer.scala 418:76] - wire _T_1864 = buf_state_1 == 3'h0; // @[el2_lsu_bus_buffer.scala 418:65] - wire _T_1865 = ibuf_tag == 2'h1; // @[el2_lsu_bus_buffer.scala 419:30] - wire _T_1866 = ibuf_valid & _T_1865; // @[el2_lsu_bus_buffer.scala 419:19] - wire _T_1867 = WrPtr0_r == 2'h1; // @[el2_lsu_bus_buffer.scala 420:18] - wire _T_1868 = WrPtr1_r == 2'h1; // @[el2_lsu_bus_buffer.scala 420:57] - wire _T_1869 = io_ldst_dual_r & _T_1868; // @[el2_lsu_bus_buffer.scala 420:45] - wire _T_1870 = _T_1867 | _T_1869; // @[el2_lsu_bus_buffer.scala 420:27] - wire _T_1871 = io_lsu_busreq_r & _T_1870; // @[el2_lsu_bus_buffer.scala 419:58] - wire _T_1872 = _T_1866 | _T_1871; // @[el2_lsu_bus_buffer.scala 419:39] - wire _T_1873 = ~_T_1872; // @[el2_lsu_bus_buffer.scala 419:5] - wire _T_1874 = _T_1864 & _T_1873; // @[el2_lsu_bus_buffer.scala 418:76] - wire _T_1875 = buf_state_2 == 3'h0; // @[el2_lsu_bus_buffer.scala 418:65] - wire _T_1876 = ibuf_tag == 2'h2; // @[el2_lsu_bus_buffer.scala 419:30] - wire _T_1877 = ibuf_valid & _T_1876; // @[el2_lsu_bus_buffer.scala 419:19] - wire _T_1878 = WrPtr0_r == 2'h2; // @[el2_lsu_bus_buffer.scala 420:18] - wire _T_1879 = WrPtr1_r == 2'h2; // @[el2_lsu_bus_buffer.scala 420:57] - wire _T_1880 = io_ldst_dual_r & _T_1879; // @[el2_lsu_bus_buffer.scala 420:45] - wire _T_1881 = _T_1878 | _T_1880; // @[el2_lsu_bus_buffer.scala 420:27] - wire _T_1882 = io_lsu_busreq_r & _T_1881; // @[el2_lsu_bus_buffer.scala 419:58] - wire _T_1883 = _T_1877 | _T_1882; // @[el2_lsu_bus_buffer.scala 419:39] - wire _T_1884 = ~_T_1883; // @[el2_lsu_bus_buffer.scala 419:5] - wire _T_1885 = _T_1875 & _T_1884; // @[el2_lsu_bus_buffer.scala 418:76] - wire _T_1886 = buf_state_3 == 3'h0; // @[el2_lsu_bus_buffer.scala 418:65] - wire _T_1887 = ibuf_tag == 2'h3; // @[el2_lsu_bus_buffer.scala 419:30] - wire _T_1889 = WrPtr0_r == 2'h3; // @[el2_lsu_bus_buffer.scala 420:18] - wire _T_1890 = WrPtr1_r == 2'h3; // @[el2_lsu_bus_buffer.scala 420:57] + wire _T_1853 = buf_state_0 == 3'h0; // @[el2_lsu_bus_buffer.scala 425:65] + wire _T_1854 = ibuf_tag == 2'h0; // @[el2_lsu_bus_buffer.scala 426:30] + wire _T_1855 = ibuf_valid & _T_1854; // @[el2_lsu_bus_buffer.scala 426:19] + wire _T_1856 = WrPtr0_r == 2'h0; // @[el2_lsu_bus_buffer.scala 427:18] + wire _T_1857 = WrPtr1_r == 2'h0; // @[el2_lsu_bus_buffer.scala 427:57] + wire _T_1858 = io_ldst_dual_r & _T_1857; // @[el2_lsu_bus_buffer.scala 427:45] + wire _T_1859 = _T_1856 | _T_1858; // @[el2_lsu_bus_buffer.scala 427:27] + wire _T_1860 = io_lsu_busreq_r & _T_1859; // @[el2_lsu_bus_buffer.scala 426:58] + wire _T_1861 = _T_1855 | _T_1860; // @[el2_lsu_bus_buffer.scala 426:39] + wire _T_1862 = ~_T_1861; // @[el2_lsu_bus_buffer.scala 426:5] + wire _T_1863 = _T_1853 & _T_1862; // @[el2_lsu_bus_buffer.scala 425:76] + wire _T_1864 = buf_state_1 == 3'h0; // @[el2_lsu_bus_buffer.scala 425:65] + wire _T_1865 = ibuf_tag == 2'h1; // @[el2_lsu_bus_buffer.scala 426:30] + wire _T_1866 = ibuf_valid & _T_1865; // @[el2_lsu_bus_buffer.scala 426:19] + wire _T_1867 = WrPtr0_r == 2'h1; // @[el2_lsu_bus_buffer.scala 427:18] + wire _T_1868 = WrPtr1_r == 2'h1; // @[el2_lsu_bus_buffer.scala 427:57] + wire _T_1869 = io_ldst_dual_r & _T_1868; // @[el2_lsu_bus_buffer.scala 427:45] + wire _T_1870 = _T_1867 | _T_1869; // @[el2_lsu_bus_buffer.scala 427:27] + wire _T_1871 = io_lsu_busreq_r & _T_1870; // @[el2_lsu_bus_buffer.scala 426:58] + wire _T_1872 = _T_1866 | _T_1871; // @[el2_lsu_bus_buffer.scala 426:39] + wire _T_1873 = ~_T_1872; // @[el2_lsu_bus_buffer.scala 426:5] + wire _T_1874 = _T_1864 & _T_1873; // @[el2_lsu_bus_buffer.scala 425:76] + wire _T_1875 = buf_state_2 == 3'h0; // @[el2_lsu_bus_buffer.scala 425:65] + wire _T_1876 = ibuf_tag == 2'h2; // @[el2_lsu_bus_buffer.scala 426:30] + wire _T_1877 = ibuf_valid & _T_1876; // @[el2_lsu_bus_buffer.scala 426:19] + wire _T_1878 = WrPtr0_r == 2'h2; // @[el2_lsu_bus_buffer.scala 427:18] + wire _T_1879 = WrPtr1_r == 2'h2; // @[el2_lsu_bus_buffer.scala 427:57] + wire _T_1880 = io_ldst_dual_r & _T_1879; // @[el2_lsu_bus_buffer.scala 427:45] + wire _T_1881 = _T_1878 | _T_1880; // @[el2_lsu_bus_buffer.scala 427:27] + wire _T_1882 = io_lsu_busreq_r & _T_1881; // @[el2_lsu_bus_buffer.scala 426:58] + wire _T_1883 = _T_1877 | _T_1882; // @[el2_lsu_bus_buffer.scala 426:39] + wire _T_1884 = ~_T_1883; // @[el2_lsu_bus_buffer.scala 426:5] + wire _T_1885 = _T_1875 & _T_1884; // @[el2_lsu_bus_buffer.scala 425:76] + wire _T_1886 = buf_state_3 == 3'h0; // @[el2_lsu_bus_buffer.scala 425:65] + wire _T_1887 = ibuf_tag == 2'h3; // @[el2_lsu_bus_buffer.scala 426:30] + wire _T_1889 = WrPtr0_r == 2'h3; // @[el2_lsu_bus_buffer.scala 427:18] + wire _T_1890 = WrPtr1_r == 2'h3; // @[el2_lsu_bus_buffer.scala 427:57] wire [1:0] _T_1898 = _T_1885 ? 2'h2 : 2'h3; // @[Mux.scala 98:16] wire [1:0] _T_1899 = _T_1874 ? 2'h1 : _T_1898; // @[Mux.scala 98:16] wire [1:0] WrPtr0_m = _T_1863 ? 2'h0 : _T_1899; // @[Mux.scala 98:16] - wire _T_1904 = WrPtr0_m == 2'h0; // @[el2_lsu_bus_buffer.scala 425:33] - wire _T_1905 = io_lsu_busreq_m & _T_1904; // @[el2_lsu_bus_buffer.scala 425:22] - wire _T_1906 = _T_1855 | _T_1905; // @[el2_lsu_bus_buffer.scala 424:112] - wire _T_1912 = _T_1906 | _T_1860; // @[el2_lsu_bus_buffer.scala 425:42] - wire _T_1913 = ~_T_1912; // @[el2_lsu_bus_buffer.scala 424:78] - wire _T_1914 = _T_1853 & _T_1913; // @[el2_lsu_bus_buffer.scala 424:76] - wire _T_1918 = WrPtr0_m == 2'h1; // @[el2_lsu_bus_buffer.scala 425:33] - wire _T_1919 = io_lsu_busreq_m & _T_1918; // @[el2_lsu_bus_buffer.scala 425:22] - wire _T_1920 = _T_1866 | _T_1919; // @[el2_lsu_bus_buffer.scala 424:112] - wire _T_1926 = _T_1920 | _T_1871; // @[el2_lsu_bus_buffer.scala 425:42] - wire _T_1927 = ~_T_1926; // @[el2_lsu_bus_buffer.scala 424:78] - wire _T_1928 = _T_1864 & _T_1927; // @[el2_lsu_bus_buffer.scala 424:76] - wire _T_1932 = WrPtr0_m == 2'h2; // @[el2_lsu_bus_buffer.scala 425:33] - wire _T_1933 = io_lsu_busreq_m & _T_1932; // @[el2_lsu_bus_buffer.scala 425:22] - wire _T_1934 = _T_1877 | _T_1933; // @[el2_lsu_bus_buffer.scala 424:112] - wire _T_1940 = _T_1934 | _T_1882; // @[el2_lsu_bus_buffer.scala 425:42] - wire _T_1941 = ~_T_1940; // @[el2_lsu_bus_buffer.scala 424:78] - wire _T_1942 = _T_1875 & _T_1941; // @[el2_lsu_bus_buffer.scala 424:76] - reg [3:0] buf_rspageQ_0; // @[el2_lsu_bus_buffer.scala 555:63] - wire _T_2746 = buf_state_3 == 3'h5; // @[el2_lsu_bus_buffer.scala 468:102] - wire _T_2747 = buf_rspageQ_0[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2743 = buf_state_2 == 3'h5; // @[el2_lsu_bus_buffer.scala 468:102] - wire _T_2744 = buf_rspageQ_0[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2740 = buf_state_1 == 3'h5; // @[el2_lsu_bus_buffer.scala 468:102] - wire _T_2741 = buf_rspageQ_0[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2737 = buf_state_0 == 3'h5; // @[el2_lsu_bus_buffer.scala 468:102] - wire _T_2738 = buf_rspageQ_0[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 468:87] + wire _T_1904 = WrPtr0_m == 2'h0; // @[el2_lsu_bus_buffer.scala 432:33] + wire _T_1905 = io_lsu_busreq_m & _T_1904; // @[el2_lsu_bus_buffer.scala 432:22] + wire _T_1906 = _T_1855 | _T_1905; // @[el2_lsu_bus_buffer.scala 431:112] + wire _T_1912 = _T_1906 | _T_1860; // @[el2_lsu_bus_buffer.scala 432:42] + wire _T_1913 = ~_T_1912; // @[el2_lsu_bus_buffer.scala 431:78] + wire _T_1914 = _T_1853 & _T_1913; // @[el2_lsu_bus_buffer.scala 431:76] + wire _T_1918 = WrPtr0_m == 2'h1; // @[el2_lsu_bus_buffer.scala 432:33] + wire _T_1919 = io_lsu_busreq_m & _T_1918; // @[el2_lsu_bus_buffer.scala 432:22] + wire _T_1920 = _T_1866 | _T_1919; // @[el2_lsu_bus_buffer.scala 431:112] + wire _T_1926 = _T_1920 | _T_1871; // @[el2_lsu_bus_buffer.scala 432:42] + wire _T_1927 = ~_T_1926; // @[el2_lsu_bus_buffer.scala 431:78] + wire _T_1928 = _T_1864 & _T_1927; // @[el2_lsu_bus_buffer.scala 431:76] + wire _T_1932 = WrPtr0_m == 2'h2; // @[el2_lsu_bus_buffer.scala 432:33] + wire _T_1933 = io_lsu_busreq_m & _T_1932; // @[el2_lsu_bus_buffer.scala 432:22] + wire _T_1934 = _T_1877 | _T_1933; // @[el2_lsu_bus_buffer.scala 431:112] + wire _T_1940 = _T_1934 | _T_1882; // @[el2_lsu_bus_buffer.scala 432:42] + wire _T_1941 = ~_T_1940; // @[el2_lsu_bus_buffer.scala 431:78] + wire _T_1942 = _T_1875 & _T_1941; // @[el2_lsu_bus_buffer.scala 431:76] + reg [3:0] buf_rspageQ_0; // @[el2_lsu_bus_buffer.scala 562:63] + wire _T_2746 = buf_state_3 == 3'h5; // @[el2_lsu_bus_buffer.scala 475:102] + wire _T_2747 = buf_rspageQ_0[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2743 = buf_state_2 == 3'h5; // @[el2_lsu_bus_buffer.scala 475:102] + wire _T_2744 = buf_rspageQ_0[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2740 = buf_state_1 == 3'h5; // @[el2_lsu_bus_buffer.scala 475:102] + wire _T_2741 = buf_rspageQ_0[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2737 = buf_state_0 == 3'h5; // @[el2_lsu_bus_buffer.scala 475:102] + wire _T_2738 = buf_rspageQ_0[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 475:87] wire [3:0] buf_rsp_pickage_0 = {_T_2747,_T_2744,_T_2741,_T_2738}; // @[Cat.scala 29:58] - wire _T_2033 = |buf_rsp_pickage_0; // @[el2_lsu_bus_buffer.scala 436:65] - wire _T_2034 = ~_T_2033; // @[el2_lsu_bus_buffer.scala 436:44] - wire _T_2036 = _T_2034 & _T_2737; // @[el2_lsu_bus_buffer.scala 436:70] - reg [3:0] buf_rspageQ_1; // @[el2_lsu_bus_buffer.scala 555:63] - wire _T_2762 = buf_rspageQ_1[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2759 = buf_rspageQ_1[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2756 = buf_rspageQ_1[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2753 = buf_rspageQ_1[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 468:87] + wire _T_2033 = |buf_rsp_pickage_0; // @[el2_lsu_bus_buffer.scala 443:65] + wire _T_2034 = ~_T_2033; // @[el2_lsu_bus_buffer.scala 443:44] + wire _T_2036 = _T_2034 & _T_2737; // @[el2_lsu_bus_buffer.scala 443:70] + reg [3:0] buf_rspageQ_1; // @[el2_lsu_bus_buffer.scala 562:63] + wire _T_2762 = buf_rspageQ_1[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2759 = buf_rspageQ_1[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2756 = buf_rspageQ_1[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2753 = buf_rspageQ_1[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 475:87] wire [3:0] buf_rsp_pickage_1 = {_T_2762,_T_2759,_T_2756,_T_2753}; // @[Cat.scala 29:58] - wire _T_2037 = |buf_rsp_pickage_1; // @[el2_lsu_bus_buffer.scala 436:65] - wire _T_2038 = ~_T_2037; // @[el2_lsu_bus_buffer.scala 436:44] - wire _T_2040 = _T_2038 & _T_2740; // @[el2_lsu_bus_buffer.scala 436:70] - reg [3:0] buf_rspageQ_2; // @[el2_lsu_bus_buffer.scala 555:63] - wire _T_2777 = buf_rspageQ_2[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2774 = buf_rspageQ_2[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2771 = buf_rspageQ_2[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2768 = buf_rspageQ_2[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 468:87] + wire _T_2037 = |buf_rsp_pickage_1; // @[el2_lsu_bus_buffer.scala 443:65] + wire _T_2038 = ~_T_2037; // @[el2_lsu_bus_buffer.scala 443:44] + wire _T_2040 = _T_2038 & _T_2740; // @[el2_lsu_bus_buffer.scala 443:70] + reg [3:0] buf_rspageQ_2; // @[el2_lsu_bus_buffer.scala 562:63] + wire _T_2777 = buf_rspageQ_2[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2774 = buf_rspageQ_2[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2771 = buf_rspageQ_2[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2768 = buf_rspageQ_2[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 475:87] wire [3:0] buf_rsp_pickage_2 = {_T_2777,_T_2774,_T_2771,_T_2768}; // @[Cat.scala 29:58] - wire _T_2041 = |buf_rsp_pickage_2; // @[el2_lsu_bus_buffer.scala 436:65] - wire _T_2042 = ~_T_2041; // @[el2_lsu_bus_buffer.scala 436:44] - wire _T_2044 = _T_2042 & _T_2743; // @[el2_lsu_bus_buffer.scala 436:70] - reg [3:0] buf_rspageQ_3; // @[el2_lsu_bus_buffer.scala 555:63] - wire _T_2792 = buf_rspageQ_3[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2789 = buf_rspageQ_3[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2786 = buf_rspageQ_3[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 468:87] - wire _T_2783 = buf_rspageQ_3[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 468:87] + wire _T_2041 = |buf_rsp_pickage_2; // @[el2_lsu_bus_buffer.scala 443:65] + wire _T_2042 = ~_T_2041; // @[el2_lsu_bus_buffer.scala 443:44] + wire _T_2044 = _T_2042 & _T_2743; // @[el2_lsu_bus_buffer.scala 443:70] + reg [3:0] buf_rspageQ_3; // @[el2_lsu_bus_buffer.scala 562:63] + wire _T_2792 = buf_rspageQ_3[3] & _T_2746; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2789 = buf_rspageQ_3[2] & _T_2743; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2786 = buf_rspageQ_3[1] & _T_2740; // @[el2_lsu_bus_buffer.scala 475:87] + wire _T_2783 = buf_rspageQ_3[0] & _T_2737; // @[el2_lsu_bus_buffer.scala 475:87] wire [3:0] buf_rsp_pickage_3 = {_T_2792,_T_2789,_T_2786,_T_2783}; // @[Cat.scala 29:58] - wire _T_2045 = |buf_rsp_pickage_3; // @[el2_lsu_bus_buffer.scala 436:65] - wire _T_2046 = ~_T_2045; // @[el2_lsu_bus_buffer.scala 436:44] - wire _T_2048 = _T_2046 & _T_2746; // @[el2_lsu_bus_buffer.scala 436:70] + wire _T_2045 = |buf_rsp_pickage_3; // @[el2_lsu_bus_buffer.scala 443:65] + wire _T_2046 = ~_T_2045; // @[el2_lsu_bus_buffer.scala 443:44] + wire _T_2048 = _T_2046 & _T_2746; // @[el2_lsu_bus_buffer.scala 443:70] wire [7:0] _T_2104 = {4'h0,_T_2048,_T_2044,_T_2040,_T_2036}; // @[Cat.scala 29:58] - wire _T_2107 = _T_2104[4] | _T_2104[5]; // @[el2_lsu_bus_buffer.scala 440:42] - wire _T_2109 = _T_2107 | _T_2104[6]; // @[el2_lsu_bus_buffer.scala 440:48] - wire _T_2111 = _T_2109 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 440:54] - wire _T_2114 = _T_2104[2] | _T_2104[3]; // @[el2_lsu_bus_buffer.scala 440:67] - wire _T_2116 = _T_2114 | _T_2104[6]; // @[el2_lsu_bus_buffer.scala 440:73] - wire _T_2118 = _T_2116 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 440:79] - wire _T_2121 = _T_2104[1] | _T_2104[3]; // @[el2_lsu_bus_buffer.scala 440:92] - wire _T_2123 = _T_2121 | _T_2104[5]; // @[el2_lsu_bus_buffer.scala 440:98] - wire _T_2125 = _T_2123 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 440:104] + wire _T_2107 = _T_2104[4] | _T_2104[5]; // @[el2_lsu_bus_buffer.scala 447:42] + wire _T_2109 = _T_2107 | _T_2104[6]; // @[el2_lsu_bus_buffer.scala 447:48] + wire _T_2111 = _T_2109 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 447:54] + wire _T_2114 = _T_2104[2] | _T_2104[3]; // @[el2_lsu_bus_buffer.scala 447:67] + wire _T_2116 = _T_2114 | _T_2104[6]; // @[el2_lsu_bus_buffer.scala 447:73] + wire _T_2118 = _T_2116 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 447:79] + wire _T_2121 = _T_2104[1] | _T_2104[3]; // @[el2_lsu_bus_buffer.scala 447:92] + wire _T_2123 = _T_2121 | _T_2104[5]; // @[el2_lsu_bus_buffer.scala 447:98] + wire _T_2125 = _T_2123 | _T_2104[7]; // @[el2_lsu_bus_buffer.scala 447:104] wire [2:0] _T_2127 = {_T_2111,_T_2118,_T_2125}; // @[Cat.scala 29:58] - wire _T_3532 = ibuf_byp | io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 498:77] - wire _T_3533 = ~ibuf_merge_en; // @[el2_lsu_bus_buffer.scala 498:97] - wire _T_3534 = _T_3532 & _T_3533; // @[el2_lsu_bus_buffer.scala 498:95] - wire _T_3535 = 2'h0 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 498:117] - wire _T_3536 = _T_3534 & _T_3535; // @[el2_lsu_bus_buffer.scala 498:112] - wire _T_3537 = ibuf_byp & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 498:144] - wire _T_3538 = 2'h0 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 498:166] - wire _T_3539 = _T_3537 & _T_3538; // @[el2_lsu_bus_buffer.scala 498:161] - wire _T_3540 = _T_3536 | _T_3539; // @[el2_lsu_bus_buffer.scala 498:132] - wire _T_3541 = _T_853 & _T_3540; // @[el2_lsu_bus_buffer.scala 498:63] - wire _T_3542 = 2'h0 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 498:206] - wire _T_3543 = ibuf_drain_vld & _T_3542; // @[el2_lsu_bus_buffer.scala 498:201] - wire _T_3544 = _T_3541 | _T_3543; // @[el2_lsu_bus_buffer.scala 498:183] - wire _T_3554 = io_lsu_bus_clk_en | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 505:46] + wire _T_3532 = ibuf_byp | io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 505:77] + wire _T_3533 = ~ibuf_merge_en; // @[el2_lsu_bus_buffer.scala 505:97] + wire _T_3534 = _T_3532 & _T_3533; // @[el2_lsu_bus_buffer.scala 505:95] + wire _T_3535 = 2'h0 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 505:117] + wire _T_3536 = _T_3534 & _T_3535; // @[el2_lsu_bus_buffer.scala 505:112] + wire _T_3537 = ibuf_byp & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 505:144] + wire _T_3538 = 2'h0 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 505:166] + wire _T_3539 = _T_3537 & _T_3538; // @[el2_lsu_bus_buffer.scala 505:161] + wire _T_3540 = _T_3536 | _T_3539; // @[el2_lsu_bus_buffer.scala 505:132] + wire _T_3541 = _T_853 & _T_3540; // @[el2_lsu_bus_buffer.scala 505:63] + wire _T_3542 = 2'h0 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 505:206] + wire _T_3543 = ibuf_drain_vld & _T_3542; // @[el2_lsu_bus_buffer.scala 505:201] + wire _T_3544 = _T_3541 | _T_3543; // @[el2_lsu_bus_buffer.scala 505:183] + wire _T_3554 = io_lsu_bus_clk_en | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 512:46] wire _T_3589 = 3'h3 == buf_state_0; // @[Conditional.scala 37:30] - wire bus_rsp_write = io_lsu_axi_bvalid & io_lsu_axi_bready; // @[el2_lsu_bus_buffer.scala 615:38] - wire _T_3634 = io_lsu_axi_bid == 3'h0; // @[el2_lsu_bus_buffer.scala 523:73] - wire _T_3635 = bus_rsp_write & _T_3634; // @[el2_lsu_bus_buffer.scala 523:52] - wire _T_3636 = io_lsu_axi_rid == 3'h0; // @[el2_lsu_bus_buffer.scala 524:46] + wire bus_rsp_write = io_axi_wchannel_lsu_axi_bvalid & io_axi_wchannel_lsu_axi_bready; // @[el2_lsu_bus_buffer.scala 622:51] + wire _T_3634 = io_axi_wchannel_lsu_axi_bid == 3'h0; // @[el2_lsu_bus_buffer.scala 530:73] + wire _T_3635 = bus_rsp_write & _T_3634; // @[el2_lsu_bus_buffer.scala 530:52] + wire _T_3636 = io_axi_rchannel_lsu_axi_rid == 3'h0; // @[el2_lsu_bus_buffer.scala 531:46] reg _T_4307; // @[Reg.scala 27:20] reg _T_4305; // @[Reg.scala 27:20] reg _T_4303; // @[Reg.scala 27:20] reg _T_4301; // @[Reg.scala 27:20] wire [3:0] buf_ldfwd = {_T_4307,_T_4305,_T_4303,_T_4301}; // @[Cat.scala 29:58] reg [1:0] buf_ldfwdtag_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_368 = {{1'd0}, buf_ldfwdtag_0}; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_3638 = io_lsu_axi_rid == _GEN_368; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_3639 = buf_ldfwd[0] & _T_3638; // @[el2_lsu_bus_buffer.scala 525:27] - wire _T_3640 = _T_3636 | _T_3639; // @[el2_lsu_bus_buffer.scala 524:77] - wire _T_3641 = buf_dual_0 & buf_dualhi_0; // @[el2_lsu_bus_buffer.scala 526:26] - wire _T_3643 = ~buf_write[0]; // @[el2_lsu_bus_buffer.scala 526:44] - wire _T_3644 = _T_3641 & _T_3643; // @[el2_lsu_bus_buffer.scala 526:42] - wire _T_3645 = _T_3644 & buf_samedw_0; // @[el2_lsu_bus_buffer.scala 526:58] + wire [2:0] _GEN_368 = {{1'd0}, buf_ldfwdtag_0}; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_3638 = io_axi_rchannel_lsu_axi_rid == _GEN_368; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_3639 = buf_ldfwd[0] & _T_3638; // @[el2_lsu_bus_buffer.scala 532:27] + wire _T_3640 = _T_3636 | _T_3639; // @[el2_lsu_bus_buffer.scala 531:77] + wire _T_3641 = buf_dual_0 & buf_dualhi_0; // @[el2_lsu_bus_buffer.scala 533:26] + wire _T_3643 = ~buf_write[0]; // @[el2_lsu_bus_buffer.scala 533:44] + wire _T_3644 = _T_3641 & _T_3643; // @[el2_lsu_bus_buffer.scala 533:42] + wire _T_3645 = _T_3644 & buf_samedw_0; // @[el2_lsu_bus_buffer.scala 533:58] reg [1:0] buf_dualtag_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_369 = {{1'd0}, buf_dualtag_0}; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_3646 = io_lsu_axi_rid == _GEN_369; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_3647 = _T_3645 & _T_3646; // @[el2_lsu_bus_buffer.scala 526:74] - wire _T_3648 = _T_3640 | _T_3647; // @[el2_lsu_bus_buffer.scala 525:71] - wire _T_3649 = bus_rsp_read & _T_3648; // @[el2_lsu_bus_buffer.scala 524:25] - wire _T_3650 = _T_3635 | _T_3649; // @[el2_lsu_bus_buffer.scala 523:105] + wire [2:0] _GEN_369 = {{1'd0}, buf_dualtag_0}; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_3646 = io_axi_rchannel_lsu_axi_rid == _GEN_369; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_3647 = _T_3645 & _T_3646; // @[el2_lsu_bus_buffer.scala 533:74] + wire _T_3648 = _T_3640 | _T_3647; // @[el2_lsu_bus_buffer.scala 532:71] + wire _T_3649 = bus_rsp_read & _T_3648; // @[el2_lsu_bus_buffer.scala 531:25] + wire _T_3650 = _T_3635 | _T_3649; // @[el2_lsu_bus_buffer.scala 530:105] wire _GEN_42 = _T_3589 & _T_3650; // @[Conditional.scala 39:67] wire _GEN_61 = _T_3555 ? 1'h0 : _GEN_42; // @[Conditional.scala 39:67] wire _GEN_73 = _T_3551 ? 1'h0 : _GEN_61; // @[Conditional.scala 39:67] wire buf_resp_state_bus_en_0 = _T_3528 ? 1'h0 : _GEN_73; // @[Conditional.scala 40:58] wire _T_3676 = 3'h4 == buf_state_0; // @[Conditional.scala 37:30] - wire [3:0] _T_3686 = buf_ldfwd >> buf_dualtag_0; // @[el2_lsu_bus_buffer.scala 538:21] + wire [3:0] _T_3686 = buf_ldfwd >> buf_dualtag_0; // @[el2_lsu_bus_buffer.scala 545:21] reg [1:0] buf_ldfwdtag_3; // @[Reg.scala 27:20] reg [1:0] buf_ldfwdtag_2; // @[Reg.scala 27:20] reg [1:0] buf_ldfwdtag_1; // @[Reg.scala 27:20] - wire [1:0] _GEN_23 = 2'h1 == buf_dualtag_0 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_24 = 2'h2 == buf_dualtag_0 ? buf_ldfwdtag_2 : _GEN_23; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_25 = 2'h3 == buf_dualtag_0 ? buf_ldfwdtag_3 : _GEN_24; // @[el2_lsu_bus_buffer.scala 538:58] - wire [2:0] _GEN_371 = {{1'd0}, _GEN_25}; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_3688 = io_lsu_axi_rid == _GEN_371; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_3689 = _T_3686[0] & _T_3688; // @[el2_lsu_bus_buffer.scala 538:38] - wire _T_3690 = _T_3646 | _T_3689; // @[el2_lsu_bus_buffer.scala 537:95] - wire _T_3691 = bus_rsp_read & _T_3690; // @[el2_lsu_bus_buffer.scala 537:45] + wire [1:0] _GEN_23 = 2'h1 == buf_dualtag_0 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_24 = 2'h2 == buf_dualtag_0 ? buf_ldfwdtag_2 : _GEN_23; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_25 = 2'h3 == buf_dualtag_0 ? buf_ldfwdtag_3 : _GEN_24; // @[el2_lsu_bus_buffer.scala 545:58] + wire [2:0] _GEN_371 = {{1'd0}, _GEN_25}; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_3688 = io_axi_rchannel_lsu_axi_rid == _GEN_371; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_3689 = _T_3686[0] & _T_3688; // @[el2_lsu_bus_buffer.scala 545:38] + wire _T_3690 = _T_3646 | _T_3689; // @[el2_lsu_bus_buffer.scala 544:95] + wire _T_3691 = bus_rsp_read & _T_3690; // @[el2_lsu_bus_buffer.scala 544:45] wire _GEN_36 = _T_3676 & _T_3691; // @[Conditional.scala 39:67] wire _GEN_43 = _T_3589 ? buf_resp_state_bus_en_0 : _GEN_36; // @[Conditional.scala 39:67] wire _GEN_53 = _T_3555 ? buf_cmd_state_bus_en_0 : _GEN_43; // @[Conditional.scala 39:67] wire _GEN_66 = _T_3551 ? 1'h0 : _GEN_53; // @[Conditional.scala 39:67] wire buf_state_bus_en_0 = _T_3528 ? 1'h0 : _GEN_66; // @[Conditional.scala 40:58] - wire _T_3568 = buf_state_bus_en_0 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 511:49] - wire _T_3569 = _T_3568 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 511:70] + wire _T_3568 = buf_state_bus_en_0 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 518:49] + wire _T_3569 = _T_3568 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 518:70] wire _T_3694 = 3'h5 == buf_state_0; // @[Conditional.scala 37:30] - wire [1:0] RspPtr = _T_2127[1:0]; // @[el2_lsu_bus_buffer.scala 448:10] - wire _T_3697 = RspPtr == 2'h0; // @[el2_lsu_bus_buffer.scala 543:37] - wire _T_3698 = buf_dualtag_0 == RspPtr; // @[el2_lsu_bus_buffer.scala 543:98] - wire _T_3699 = buf_dual_0 & _T_3698; // @[el2_lsu_bus_buffer.scala 543:80] - wire _T_3700 = _T_3697 | _T_3699; // @[el2_lsu_bus_buffer.scala 543:65] - wire _T_3701 = _T_3700 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 543:112] + wire [1:0] RspPtr = _T_2127[1:0]; // @[el2_lsu_bus_buffer.scala 455:10] + wire _T_3697 = RspPtr == 2'h0; // @[el2_lsu_bus_buffer.scala 550:37] + wire _T_3698 = buf_dualtag_0 == RspPtr; // @[el2_lsu_bus_buffer.scala 550:98] + wire _T_3699 = buf_dual_0 & _T_3698; // @[el2_lsu_bus_buffer.scala 550:80] + wire _T_3700 = _T_3697 | _T_3699; // @[el2_lsu_bus_buffer.scala 550:65] + wire _T_3701 = _T_3700 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 550:112] wire _T_3702 = 3'h6 == buf_state_0; // @[Conditional.scala 37:30] wire _GEN_31 = _T_3694 ? _T_3701 : _T_3702; // @[Conditional.scala 39:67] wire _GEN_37 = _T_3676 ? _T_3569 : _GEN_31; // @[Conditional.scala 39:67] @@ -6784,93 +6785,93 @@ module el2_lsu_bus_buffer( wire _GEN_54 = _T_3555 ? _T_3569 : _GEN_44; // @[Conditional.scala 39:67] wire _GEN_64 = _T_3551 ? _T_3554 : _GEN_54; // @[Conditional.scala 39:67] wire buf_state_en_0 = _T_3528 ? _T_3544 : _GEN_64; // @[Conditional.scala 40:58] - wire _T_2129 = _T_1853 & buf_state_en_0; // @[el2_lsu_bus_buffer.scala 460:94] - wire _T_2135 = ibuf_drain_vld & io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 462:23] - wire _T_2137 = _T_2135 & _T_3532; // @[el2_lsu_bus_buffer.scala 462:41] - wire _T_2139 = _T_2137 & _T_1856; // @[el2_lsu_bus_buffer.scala 462:71] - wire _T_2141 = _T_2139 & _T_1854; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2142 = _T_4471 | _T_2141; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2143 = ibuf_byp & io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 463:17] - wire _T_2144 = _T_2143 & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 463:35] - wire _T_2146 = _T_2144 & _T_1857; // @[el2_lsu_bus_buffer.scala 463:52] - wire _T_2148 = _T_2146 & _T_1856; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2149 = _T_2142 | _T_2148; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2150 = _T_2129 & _T_2149; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2152 = _T_2150 | buf_age_0[0]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2166 = _T_2139 & _T_1865; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2167 = _T_4476 | _T_2166; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2173 = _T_2146 & _T_1867; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2174 = _T_2167 | _T_2173; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2175 = _T_2129 & _T_2174; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2177 = _T_2175 | buf_age_0[1]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2191 = _T_2139 & _T_1876; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2192 = _T_4481 | _T_2191; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2198 = _T_2146 & _T_1878; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2199 = _T_2192 | _T_2198; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2200 = _T_2129 & _T_2199; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2202 = _T_2200 | buf_age_0[2]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2216 = _T_2139 & _T_1887; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2217 = _T_4486 | _T_2216; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2223 = _T_2146 & _T_1889; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2224 = _T_2217 | _T_2223; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2225 = _T_2129 & _T_2224; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2227 = _T_2225 | buf_age_0[3]; // @[el2_lsu_bus_buffer.scala 463:97] + wire _T_2129 = _T_1853 & buf_state_en_0; // @[el2_lsu_bus_buffer.scala 467:94] + wire _T_2135 = ibuf_drain_vld & io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 469:23] + wire _T_2137 = _T_2135 & _T_3532; // @[el2_lsu_bus_buffer.scala 469:41] + wire _T_2139 = _T_2137 & _T_1856; // @[el2_lsu_bus_buffer.scala 469:71] + wire _T_2141 = _T_2139 & _T_1854; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2142 = _T_4471 | _T_2141; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2143 = ibuf_byp & io_lsu_busreq_r; // @[el2_lsu_bus_buffer.scala 470:17] + wire _T_2144 = _T_2143 & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 470:35] + wire _T_2146 = _T_2144 & _T_1857; // @[el2_lsu_bus_buffer.scala 470:52] + wire _T_2148 = _T_2146 & _T_1856; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2149 = _T_2142 | _T_2148; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2150 = _T_2129 & _T_2149; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2152 = _T_2150 | buf_age_0[0]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2166 = _T_2139 & _T_1865; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2167 = _T_4476 | _T_2166; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2173 = _T_2146 & _T_1867; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2174 = _T_2167 | _T_2173; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2175 = _T_2129 & _T_2174; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2177 = _T_2175 | buf_age_0[1]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2191 = _T_2139 & _T_1876; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2192 = _T_4481 | _T_2191; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2198 = _T_2146 & _T_1878; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2199 = _T_2192 | _T_2198; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2200 = _T_2129 & _T_2199; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2202 = _T_2200 | buf_age_0[2]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2216 = _T_2139 & _T_1887; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2217 = _T_4486 | _T_2216; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2223 = _T_2146 & _T_1889; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2224 = _T_2217 | _T_2223; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2225 = _T_2129 & _T_2224; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2227 = _T_2225 | buf_age_0[3]; // @[el2_lsu_bus_buffer.scala 470:97] wire [2:0] _T_2229 = {_T_2227,_T_2202,_T_2177}; // @[Cat.scala 29:58] - wire _T_3728 = 2'h1 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 498:117] - wire _T_3729 = _T_3534 & _T_3728; // @[el2_lsu_bus_buffer.scala 498:112] - wire _T_3731 = 2'h1 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 498:166] - wire _T_3732 = _T_3537 & _T_3731; // @[el2_lsu_bus_buffer.scala 498:161] - wire _T_3733 = _T_3729 | _T_3732; // @[el2_lsu_bus_buffer.scala 498:132] - wire _T_3734 = _T_853 & _T_3733; // @[el2_lsu_bus_buffer.scala 498:63] - wire _T_3735 = 2'h1 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 498:206] - wire _T_3736 = ibuf_drain_vld & _T_3735; // @[el2_lsu_bus_buffer.scala 498:201] - wire _T_3737 = _T_3734 | _T_3736; // @[el2_lsu_bus_buffer.scala 498:183] + wire _T_3728 = 2'h1 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 505:117] + wire _T_3729 = _T_3534 & _T_3728; // @[el2_lsu_bus_buffer.scala 505:112] + wire _T_3731 = 2'h1 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 505:166] + wire _T_3732 = _T_3537 & _T_3731; // @[el2_lsu_bus_buffer.scala 505:161] + wire _T_3733 = _T_3729 | _T_3732; // @[el2_lsu_bus_buffer.scala 505:132] + wire _T_3734 = _T_853 & _T_3733; // @[el2_lsu_bus_buffer.scala 505:63] + wire _T_3735 = 2'h1 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 505:206] + wire _T_3736 = ibuf_drain_vld & _T_3735; // @[el2_lsu_bus_buffer.scala 505:201] + wire _T_3737 = _T_3734 | _T_3736; // @[el2_lsu_bus_buffer.scala 505:183] wire _T_3782 = 3'h3 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3827 = io_lsu_axi_bid == 3'h1; // @[el2_lsu_bus_buffer.scala 523:73] - wire _T_3828 = bus_rsp_write & _T_3827; // @[el2_lsu_bus_buffer.scala 523:52] - wire _T_3829 = io_lsu_axi_rid == 3'h1; // @[el2_lsu_bus_buffer.scala 524:46] - wire [2:0] _GEN_372 = {{1'd0}, buf_ldfwdtag_1}; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_3831 = io_lsu_axi_rid == _GEN_372; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_3832 = buf_ldfwd[1] & _T_3831; // @[el2_lsu_bus_buffer.scala 525:27] - wire _T_3833 = _T_3829 | _T_3832; // @[el2_lsu_bus_buffer.scala 524:77] - wire _T_3834 = buf_dual_1 & buf_dualhi_1; // @[el2_lsu_bus_buffer.scala 526:26] - wire _T_3836 = ~buf_write[1]; // @[el2_lsu_bus_buffer.scala 526:44] - wire _T_3837 = _T_3834 & _T_3836; // @[el2_lsu_bus_buffer.scala 526:42] - wire _T_3838 = _T_3837 & buf_samedw_1; // @[el2_lsu_bus_buffer.scala 526:58] + wire _T_3827 = io_axi_wchannel_lsu_axi_bid == 3'h1; // @[el2_lsu_bus_buffer.scala 530:73] + wire _T_3828 = bus_rsp_write & _T_3827; // @[el2_lsu_bus_buffer.scala 530:52] + wire _T_3829 = io_axi_rchannel_lsu_axi_rid == 3'h1; // @[el2_lsu_bus_buffer.scala 531:46] + wire [2:0] _GEN_372 = {{1'd0}, buf_ldfwdtag_1}; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_3831 = io_axi_rchannel_lsu_axi_rid == _GEN_372; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_3832 = buf_ldfwd[1] & _T_3831; // @[el2_lsu_bus_buffer.scala 532:27] + wire _T_3833 = _T_3829 | _T_3832; // @[el2_lsu_bus_buffer.scala 531:77] + wire _T_3834 = buf_dual_1 & buf_dualhi_1; // @[el2_lsu_bus_buffer.scala 533:26] + wire _T_3836 = ~buf_write[1]; // @[el2_lsu_bus_buffer.scala 533:44] + wire _T_3837 = _T_3834 & _T_3836; // @[el2_lsu_bus_buffer.scala 533:42] + wire _T_3838 = _T_3837 & buf_samedw_1; // @[el2_lsu_bus_buffer.scala 533:58] reg [1:0] buf_dualtag_1; // @[Reg.scala 27:20] - wire [2:0] _GEN_373 = {{1'd0}, buf_dualtag_1}; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_3839 = io_lsu_axi_rid == _GEN_373; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_3840 = _T_3838 & _T_3839; // @[el2_lsu_bus_buffer.scala 526:74] - wire _T_3841 = _T_3833 | _T_3840; // @[el2_lsu_bus_buffer.scala 525:71] - wire _T_3842 = bus_rsp_read & _T_3841; // @[el2_lsu_bus_buffer.scala 524:25] - wire _T_3843 = _T_3828 | _T_3842; // @[el2_lsu_bus_buffer.scala 523:105] + wire [2:0] _GEN_373 = {{1'd0}, buf_dualtag_1}; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_3839 = io_axi_rchannel_lsu_axi_rid == _GEN_373; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_3840 = _T_3838 & _T_3839; // @[el2_lsu_bus_buffer.scala 533:74] + wire _T_3841 = _T_3833 | _T_3840; // @[el2_lsu_bus_buffer.scala 532:71] + wire _T_3842 = bus_rsp_read & _T_3841; // @[el2_lsu_bus_buffer.scala 531:25] + wire _T_3843 = _T_3828 | _T_3842; // @[el2_lsu_bus_buffer.scala 530:105] wire _GEN_118 = _T_3782 & _T_3843; // @[Conditional.scala 39:67] wire _GEN_137 = _T_3748 ? 1'h0 : _GEN_118; // @[Conditional.scala 39:67] wire _GEN_149 = _T_3744 ? 1'h0 : _GEN_137; // @[Conditional.scala 39:67] wire buf_resp_state_bus_en_1 = _T_3721 ? 1'h0 : _GEN_149; // @[Conditional.scala 40:58] wire _T_3869 = 3'h4 == buf_state_1; // @[Conditional.scala 37:30] - wire [3:0] _T_3879 = buf_ldfwd >> buf_dualtag_1; // @[el2_lsu_bus_buffer.scala 538:21] - wire [1:0] _GEN_99 = 2'h1 == buf_dualtag_1 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_100 = 2'h2 == buf_dualtag_1 ? buf_ldfwdtag_2 : _GEN_99; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_101 = 2'h3 == buf_dualtag_1 ? buf_ldfwdtag_3 : _GEN_100; // @[el2_lsu_bus_buffer.scala 538:58] - wire [2:0] _GEN_375 = {{1'd0}, _GEN_101}; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_3881 = io_lsu_axi_rid == _GEN_375; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_3882 = _T_3879[0] & _T_3881; // @[el2_lsu_bus_buffer.scala 538:38] - wire _T_3883 = _T_3839 | _T_3882; // @[el2_lsu_bus_buffer.scala 537:95] - wire _T_3884 = bus_rsp_read & _T_3883; // @[el2_lsu_bus_buffer.scala 537:45] + wire [3:0] _T_3879 = buf_ldfwd >> buf_dualtag_1; // @[el2_lsu_bus_buffer.scala 545:21] + wire [1:0] _GEN_99 = 2'h1 == buf_dualtag_1 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_100 = 2'h2 == buf_dualtag_1 ? buf_ldfwdtag_2 : _GEN_99; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_101 = 2'h3 == buf_dualtag_1 ? buf_ldfwdtag_3 : _GEN_100; // @[el2_lsu_bus_buffer.scala 545:58] + wire [2:0] _GEN_375 = {{1'd0}, _GEN_101}; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_3881 = io_axi_rchannel_lsu_axi_rid == _GEN_375; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_3882 = _T_3879[0] & _T_3881; // @[el2_lsu_bus_buffer.scala 545:38] + wire _T_3883 = _T_3839 | _T_3882; // @[el2_lsu_bus_buffer.scala 544:95] + wire _T_3884 = bus_rsp_read & _T_3883; // @[el2_lsu_bus_buffer.scala 544:45] wire _GEN_112 = _T_3869 & _T_3884; // @[Conditional.scala 39:67] wire _GEN_119 = _T_3782 ? buf_resp_state_bus_en_1 : _GEN_112; // @[Conditional.scala 39:67] wire _GEN_129 = _T_3748 ? buf_cmd_state_bus_en_1 : _GEN_119; // @[Conditional.scala 39:67] wire _GEN_142 = _T_3744 ? 1'h0 : _GEN_129; // @[Conditional.scala 39:67] wire buf_state_bus_en_1 = _T_3721 ? 1'h0 : _GEN_142; // @[Conditional.scala 40:58] - wire _T_3761 = buf_state_bus_en_1 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 511:49] - wire _T_3762 = _T_3761 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 511:70] + wire _T_3761 = buf_state_bus_en_1 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 518:49] + wire _T_3762 = _T_3761 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 518:70] wire _T_3887 = 3'h5 == buf_state_1; // @[Conditional.scala 37:30] - wire _T_3890 = RspPtr == 2'h1; // @[el2_lsu_bus_buffer.scala 543:37] - wire _T_3891 = buf_dualtag_1 == RspPtr; // @[el2_lsu_bus_buffer.scala 543:98] - wire _T_3892 = buf_dual_1 & _T_3891; // @[el2_lsu_bus_buffer.scala 543:80] - wire _T_3893 = _T_3890 | _T_3892; // @[el2_lsu_bus_buffer.scala 543:65] - wire _T_3894 = _T_3893 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 543:112] + wire _T_3890 = RspPtr == 2'h1; // @[el2_lsu_bus_buffer.scala 550:37] + wire _T_3891 = buf_dualtag_1 == RspPtr; // @[el2_lsu_bus_buffer.scala 550:98] + wire _T_3892 = buf_dual_1 & _T_3891; // @[el2_lsu_bus_buffer.scala 550:80] + wire _T_3893 = _T_3890 | _T_3892; // @[el2_lsu_bus_buffer.scala 550:65] + wire _T_3894 = _T_3893 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 550:112] wire _T_3895 = 3'h6 == buf_state_1; // @[Conditional.scala 37:30] wire _GEN_107 = _T_3887 ? _T_3894 : _T_3895; // @[Conditional.scala 39:67] wire _GEN_113 = _T_3869 ? _T_3762 : _GEN_107; // @[Conditional.scala 39:67] @@ -6878,89 +6879,89 @@ module el2_lsu_bus_buffer( wire _GEN_130 = _T_3748 ? _T_3762 : _GEN_120; // @[Conditional.scala 39:67] wire _GEN_140 = _T_3744 ? _T_3554 : _GEN_130; // @[Conditional.scala 39:67] wire buf_state_en_1 = _T_3721 ? _T_3737 : _GEN_140; // @[Conditional.scala 40:58] - wire _T_2231 = _T_1864 & buf_state_en_1; // @[el2_lsu_bus_buffer.scala 460:94] - wire _T_2241 = _T_2137 & _T_1867; // @[el2_lsu_bus_buffer.scala 462:71] - wire _T_2243 = _T_2241 & _T_1854; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2244 = _T_4471 | _T_2243; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2248 = _T_2144 & _T_1868; // @[el2_lsu_bus_buffer.scala 463:52] - wire _T_2250 = _T_2248 & _T_1856; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2251 = _T_2244 | _T_2250; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2252 = _T_2231 & _T_2251; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2254 = _T_2252 | buf_age_1[0]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2268 = _T_2241 & _T_1865; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2269 = _T_4476 | _T_2268; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2275 = _T_2248 & _T_1867; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2276 = _T_2269 | _T_2275; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2277 = _T_2231 & _T_2276; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2279 = _T_2277 | buf_age_1[1]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2293 = _T_2241 & _T_1876; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2294 = _T_4481 | _T_2293; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2300 = _T_2248 & _T_1878; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2301 = _T_2294 | _T_2300; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2302 = _T_2231 & _T_2301; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2304 = _T_2302 | buf_age_1[2]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2318 = _T_2241 & _T_1887; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2319 = _T_4486 | _T_2318; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2325 = _T_2248 & _T_1889; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2326 = _T_2319 | _T_2325; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2327 = _T_2231 & _T_2326; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2329 = _T_2327 | buf_age_1[3]; // @[el2_lsu_bus_buffer.scala 463:97] + wire _T_2231 = _T_1864 & buf_state_en_1; // @[el2_lsu_bus_buffer.scala 467:94] + wire _T_2241 = _T_2137 & _T_1867; // @[el2_lsu_bus_buffer.scala 469:71] + wire _T_2243 = _T_2241 & _T_1854; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2244 = _T_4471 | _T_2243; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2248 = _T_2144 & _T_1868; // @[el2_lsu_bus_buffer.scala 470:52] + wire _T_2250 = _T_2248 & _T_1856; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2251 = _T_2244 | _T_2250; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2252 = _T_2231 & _T_2251; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2254 = _T_2252 | buf_age_1[0]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2268 = _T_2241 & _T_1865; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2269 = _T_4476 | _T_2268; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2275 = _T_2248 & _T_1867; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2276 = _T_2269 | _T_2275; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2277 = _T_2231 & _T_2276; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2279 = _T_2277 | buf_age_1[1]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2293 = _T_2241 & _T_1876; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2294 = _T_4481 | _T_2293; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2300 = _T_2248 & _T_1878; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2301 = _T_2294 | _T_2300; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2302 = _T_2231 & _T_2301; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2304 = _T_2302 | buf_age_1[2]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2318 = _T_2241 & _T_1887; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2319 = _T_4486 | _T_2318; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2325 = _T_2248 & _T_1889; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2326 = _T_2319 | _T_2325; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2327 = _T_2231 & _T_2326; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2329 = _T_2327 | buf_age_1[3]; // @[el2_lsu_bus_buffer.scala 470:97] wire [2:0] _T_2331 = {_T_2329,_T_2304,_T_2279}; // @[Cat.scala 29:58] - wire _T_3921 = 2'h2 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 498:117] - wire _T_3922 = _T_3534 & _T_3921; // @[el2_lsu_bus_buffer.scala 498:112] - wire _T_3924 = 2'h2 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 498:166] - wire _T_3925 = _T_3537 & _T_3924; // @[el2_lsu_bus_buffer.scala 498:161] - wire _T_3926 = _T_3922 | _T_3925; // @[el2_lsu_bus_buffer.scala 498:132] - wire _T_3927 = _T_853 & _T_3926; // @[el2_lsu_bus_buffer.scala 498:63] - wire _T_3928 = 2'h2 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 498:206] - wire _T_3929 = ibuf_drain_vld & _T_3928; // @[el2_lsu_bus_buffer.scala 498:201] - wire _T_3930 = _T_3927 | _T_3929; // @[el2_lsu_bus_buffer.scala 498:183] + wire _T_3921 = 2'h2 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 505:117] + wire _T_3922 = _T_3534 & _T_3921; // @[el2_lsu_bus_buffer.scala 505:112] + wire _T_3924 = 2'h2 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 505:166] + wire _T_3925 = _T_3537 & _T_3924; // @[el2_lsu_bus_buffer.scala 505:161] + wire _T_3926 = _T_3922 | _T_3925; // @[el2_lsu_bus_buffer.scala 505:132] + wire _T_3927 = _T_853 & _T_3926; // @[el2_lsu_bus_buffer.scala 505:63] + wire _T_3928 = 2'h2 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 505:206] + wire _T_3929 = ibuf_drain_vld & _T_3928; // @[el2_lsu_bus_buffer.scala 505:201] + wire _T_3930 = _T_3927 | _T_3929; // @[el2_lsu_bus_buffer.scala 505:183] wire _T_3975 = 3'h3 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_4020 = io_lsu_axi_bid == 3'h2; // @[el2_lsu_bus_buffer.scala 523:73] - wire _T_4021 = bus_rsp_write & _T_4020; // @[el2_lsu_bus_buffer.scala 523:52] - wire _T_4022 = io_lsu_axi_rid == 3'h2; // @[el2_lsu_bus_buffer.scala 524:46] - wire [2:0] _GEN_376 = {{1'd0}, buf_ldfwdtag_2}; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_4024 = io_lsu_axi_rid == _GEN_376; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_4025 = buf_ldfwd[2] & _T_4024; // @[el2_lsu_bus_buffer.scala 525:27] - wire _T_4026 = _T_4022 | _T_4025; // @[el2_lsu_bus_buffer.scala 524:77] - wire _T_4027 = buf_dual_2 & buf_dualhi_2; // @[el2_lsu_bus_buffer.scala 526:26] - wire _T_4029 = ~buf_write[2]; // @[el2_lsu_bus_buffer.scala 526:44] - wire _T_4030 = _T_4027 & _T_4029; // @[el2_lsu_bus_buffer.scala 526:42] - wire _T_4031 = _T_4030 & buf_samedw_2; // @[el2_lsu_bus_buffer.scala 526:58] + wire _T_4020 = io_axi_wchannel_lsu_axi_bid == 3'h2; // @[el2_lsu_bus_buffer.scala 530:73] + wire _T_4021 = bus_rsp_write & _T_4020; // @[el2_lsu_bus_buffer.scala 530:52] + wire _T_4022 = io_axi_rchannel_lsu_axi_rid == 3'h2; // @[el2_lsu_bus_buffer.scala 531:46] + wire [2:0] _GEN_376 = {{1'd0}, buf_ldfwdtag_2}; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_4024 = io_axi_rchannel_lsu_axi_rid == _GEN_376; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_4025 = buf_ldfwd[2] & _T_4024; // @[el2_lsu_bus_buffer.scala 532:27] + wire _T_4026 = _T_4022 | _T_4025; // @[el2_lsu_bus_buffer.scala 531:77] + wire _T_4027 = buf_dual_2 & buf_dualhi_2; // @[el2_lsu_bus_buffer.scala 533:26] + wire _T_4029 = ~buf_write[2]; // @[el2_lsu_bus_buffer.scala 533:44] + wire _T_4030 = _T_4027 & _T_4029; // @[el2_lsu_bus_buffer.scala 533:42] + wire _T_4031 = _T_4030 & buf_samedw_2; // @[el2_lsu_bus_buffer.scala 533:58] reg [1:0] buf_dualtag_2; // @[Reg.scala 27:20] - wire [2:0] _GEN_377 = {{1'd0}, buf_dualtag_2}; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_4032 = io_lsu_axi_rid == _GEN_377; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_4033 = _T_4031 & _T_4032; // @[el2_lsu_bus_buffer.scala 526:74] - wire _T_4034 = _T_4026 | _T_4033; // @[el2_lsu_bus_buffer.scala 525:71] - wire _T_4035 = bus_rsp_read & _T_4034; // @[el2_lsu_bus_buffer.scala 524:25] - wire _T_4036 = _T_4021 | _T_4035; // @[el2_lsu_bus_buffer.scala 523:105] + wire [2:0] _GEN_377 = {{1'd0}, buf_dualtag_2}; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_4032 = io_axi_rchannel_lsu_axi_rid == _GEN_377; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_4033 = _T_4031 & _T_4032; // @[el2_lsu_bus_buffer.scala 533:74] + wire _T_4034 = _T_4026 | _T_4033; // @[el2_lsu_bus_buffer.scala 532:71] + wire _T_4035 = bus_rsp_read & _T_4034; // @[el2_lsu_bus_buffer.scala 531:25] + wire _T_4036 = _T_4021 | _T_4035; // @[el2_lsu_bus_buffer.scala 530:105] wire _GEN_194 = _T_3975 & _T_4036; // @[Conditional.scala 39:67] wire _GEN_213 = _T_3941 ? 1'h0 : _GEN_194; // @[Conditional.scala 39:67] wire _GEN_225 = _T_3937 ? 1'h0 : _GEN_213; // @[Conditional.scala 39:67] wire buf_resp_state_bus_en_2 = _T_3914 ? 1'h0 : _GEN_225; // @[Conditional.scala 40:58] wire _T_4062 = 3'h4 == buf_state_2; // @[Conditional.scala 37:30] - wire [3:0] _T_4072 = buf_ldfwd >> buf_dualtag_2; // @[el2_lsu_bus_buffer.scala 538:21] - wire [1:0] _GEN_175 = 2'h1 == buf_dualtag_2 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_176 = 2'h2 == buf_dualtag_2 ? buf_ldfwdtag_2 : _GEN_175; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_177 = 2'h3 == buf_dualtag_2 ? buf_ldfwdtag_3 : _GEN_176; // @[el2_lsu_bus_buffer.scala 538:58] - wire [2:0] _GEN_379 = {{1'd0}, _GEN_177}; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_4074 = io_lsu_axi_rid == _GEN_379; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_4075 = _T_4072[0] & _T_4074; // @[el2_lsu_bus_buffer.scala 538:38] - wire _T_4076 = _T_4032 | _T_4075; // @[el2_lsu_bus_buffer.scala 537:95] - wire _T_4077 = bus_rsp_read & _T_4076; // @[el2_lsu_bus_buffer.scala 537:45] + wire [3:0] _T_4072 = buf_ldfwd >> buf_dualtag_2; // @[el2_lsu_bus_buffer.scala 545:21] + wire [1:0] _GEN_175 = 2'h1 == buf_dualtag_2 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_176 = 2'h2 == buf_dualtag_2 ? buf_ldfwdtag_2 : _GEN_175; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_177 = 2'h3 == buf_dualtag_2 ? buf_ldfwdtag_3 : _GEN_176; // @[el2_lsu_bus_buffer.scala 545:58] + wire [2:0] _GEN_379 = {{1'd0}, _GEN_177}; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_4074 = io_axi_rchannel_lsu_axi_rid == _GEN_379; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_4075 = _T_4072[0] & _T_4074; // @[el2_lsu_bus_buffer.scala 545:38] + wire _T_4076 = _T_4032 | _T_4075; // @[el2_lsu_bus_buffer.scala 544:95] + wire _T_4077 = bus_rsp_read & _T_4076; // @[el2_lsu_bus_buffer.scala 544:45] wire _GEN_188 = _T_4062 & _T_4077; // @[Conditional.scala 39:67] wire _GEN_195 = _T_3975 ? buf_resp_state_bus_en_2 : _GEN_188; // @[Conditional.scala 39:67] wire _GEN_205 = _T_3941 ? buf_cmd_state_bus_en_2 : _GEN_195; // @[Conditional.scala 39:67] wire _GEN_218 = _T_3937 ? 1'h0 : _GEN_205; // @[Conditional.scala 39:67] wire buf_state_bus_en_2 = _T_3914 ? 1'h0 : _GEN_218; // @[Conditional.scala 40:58] - wire _T_3954 = buf_state_bus_en_2 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 511:49] - wire _T_3955 = _T_3954 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 511:70] + wire _T_3954 = buf_state_bus_en_2 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 518:49] + wire _T_3955 = _T_3954 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 518:70] wire _T_4080 = 3'h5 == buf_state_2; // @[Conditional.scala 37:30] - wire _T_4083 = RspPtr == 2'h2; // @[el2_lsu_bus_buffer.scala 543:37] - wire _T_4084 = buf_dualtag_2 == RspPtr; // @[el2_lsu_bus_buffer.scala 543:98] - wire _T_4085 = buf_dual_2 & _T_4084; // @[el2_lsu_bus_buffer.scala 543:80] - wire _T_4086 = _T_4083 | _T_4085; // @[el2_lsu_bus_buffer.scala 543:65] - wire _T_4087 = _T_4086 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 543:112] + wire _T_4083 = RspPtr == 2'h2; // @[el2_lsu_bus_buffer.scala 550:37] + wire _T_4084 = buf_dualtag_2 == RspPtr; // @[el2_lsu_bus_buffer.scala 550:98] + wire _T_4085 = buf_dual_2 & _T_4084; // @[el2_lsu_bus_buffer.scala 550:80] + wire _T_4086 = _T_4083 | _T_4085; // @[el2_lsu_bus_buffer.scala 550:65] + wire _T_4087 = _T_4086 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 550:112] wire _T_4088 = 3'h6 == buf_state_2; // @[Conditional.scala 37:30] wire _GEN_183 = _T_4080 ? _T_4087 : _T_4088; // @[Conditional.scala 39:67] wire _GEN_189 = _T_4062 ? _T_3955 : _GEN_183; // @[Conditional.scala 39:67] @@ -6968,89 +6969,89 @@ module el2_lsu_bus_buffer( wire _GEN_206 = _T_3941 ? _T_3955 : _GEN_196; // @[Conditional.scala 39:67] wire _GEN_216 = _T_3937 ? _T_3554 : _GEN_206; // @[Conditional.scala 39:67] wire buf_state_en_2 = _T_3914 ? _T_3930 : _GEN_216; // @[Conditional.scala 40:58] - wire _T_2333 = _T_1875 & buf_state_en_2; // @[el2_lsu_bus_buffer.scala 460:94] - wire _T_2343 = _T_2137 & _T_1878; // @[el2_lsu_bus_buffer.scala 462:71] - wire _T_2345 = _T_2343 & _T_1854; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2346 = _T_4471 | _T_2345; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2350 = _T_2144 & _T_1879; // @[el2_lsu_bus_buffer.scala 463:52] - wire _T_2352 = _T_2350 & _T_1856; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2353 = _T_2346 | _T_2352; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2354 = _T_2333 & _T_2353; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2356 = _T_2354 | buf_age_2[0]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2370 = _T_2343 & _T_1865; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2371 = _T_4476 | _T_2370; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2377 = _T_2350 & _T_1867; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2378 = _T_2371 | _T_2377; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2379 = _T_2333 & _T_2378; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2381 = _T_2379 | buf_age_2[1]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2395 = _T_2343 & _T_1876; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2396 = _T_4481 | _T_2395; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2402 = _T_2350 & _T_1878; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2403 = _T_2396 | _T_2402; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2404 = _T_2333 & _T_2403; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2406 = _T_2404 | buf_age_2[2]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2420 = _T_2343 & _T_1887; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2421 = _T_4486 | _T_2420; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2427 = _T_2350 & _T_1889; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2428 = _T_2421 | _T_2427; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2429 = _T_2333 & _T_2428; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2431 = _T_2429 | buf_age_2[3]; // @[el2_lsu_bus_buffer.scala 463:97] + wire _T_2333 = _T_1875 & buf_state_en_2; // @[el2_lsu_bus_buffer.scala 467:94] + wire _T_2343 = _T_2137 & _T_1878; // @[el2_lsu_bus_buffer.scala 469:71] + wire _T_2345 = _T_2343 & _T_1854; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2346 = _T_4471 | _T_2345; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2350 = _T_2144 & _T_1879; // @[el2_lsu_bus_buffer.scala 470:52] + wire _T_2352 = _T_2350 & _T_1856; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2353 = _T_2346 | _T_2352; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2354 = _T_2333 & _T_2353; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2356 = _T_2354 | buf_age_2[0]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2370 = _T_2343 & _T_1865; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2371 = _T_4476 | _T_2370; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2377 = _T_2350 & _T_1867; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2378 = _T_2371 | _T_2377; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2379 = _T_2333 & _T_2378; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2381 = _T_2379 | buf_age_2[1]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2395 = _T_2343 & _T_1876; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2396 = _T_4481 | _T_2395; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2402 = _T_2350 & _T_1878; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2403 = _T_2396 | _T_2402; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2404 = _T_2333 & _T_2403; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2406 = _T_2404 | buf_age_2[2]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2420 = _T_2343 & _T_1887; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2421 = _T_4486 | _T_2420; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2427 = _T_2350 & _T_1889; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2428 = _T_2421 | _T_2427; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2429 = _T_2333 & _T_2428; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2431 = _T_2429 | buf_age_2[3]; // @[el2_lsu_bus_buffer.scala 470:97] wire [2:0] _T_2433 = {_T_2431,_T_2406,_T_2381}; // @[Cat.scala 29:58] - wire _T_4114 = 2'h3 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 498:117] - wire _T_4115 = _T_3534 & _T_4114; // @[el2_lsu_bus_buffer.scala 498:112] - wire _T_4117 = 2'h3 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 498:166] - wire _T_4118 = _T_3537 & _T_4117; // @[el2_lsu_bus_buffer.scala 498:161] - wire _T_4119 = _T_4115 | _T_4118; // @[el2_lsu_bus_buffer.scala 498:132] - wire _T_4120 = _T_853 & _T_4119; // @[el2_lsu_bus_buffer.scala 498:63] - wire _T_4121 = 2'h3 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 498:206] - wire _T_4122 = ibuf_drain_vld & _T_4121; // @[el2_lsu_bus_buffer.scala 498:201] - wire _T_4123 = _T_4120 | _T_4122; // @[el2_lsu_bus_buffer.scala 498:183] + wire _T_4114 = 2'h3 == WrPtr0_r; // @[el2_lsu_bus_buffer.scala 505:117] + wire _T_4115 = _T_3534 & _T_4114; // @[el2_lsu_bus_buffer.scala 505:112] + wire _T_4117 = 2'h3 == WrPtr1_r; // @[el2_lsu_bus_buffer.scala 505:166] + wire _T_4118 = _T_3537 & _T_4117; // @[el2_lsu_bus_buffer.scala 505:161] + wire _T_4119 = _T_4115 | _T_4118; // @[el2_lsu_bus_buffer.scala 505:132] + wire _T_4120 = _T_853 & _T_4119; // @[el2_lsu_bus_buffer.scala 505:63] + wire _T_4121 = 2'h3 == ibuf_tag; // @[el2_lsu_bus_buffer.scala 505:206] + wire _T_4122 = ibuf_drain_vld & _T_4121; // @[el2_lsu_bus_buffer.scala 505:201] + wire _T_4123 = _T_4120 | _T_4122; // @[el2_lsu_bus_buffer.scala 505:183] wire _T_4168 = 3'h3 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4213 = io_lsu_axi_bid == 3'h3; // @[el2_lsu_bus_buffer.scala 523:73] - wire _T_4214 = bus_rsp_write & _T_4213; // @[el2_lsu_bus_buffer.scala 523:52] - wire _T_4215 = io_lsu_axi_rid == 3'h3; // @[el2_lsu_bus_buffer.scala 524:46] - wire [2:0] _GEN_380 = {{1'd0}, buf_ldfwdtag_3}; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_4217 = io_lsu_axi_rid == _GEN_380; // @[el2_lsu_bus_buffer.scala 525:47] - wire _T_4218 = buf_ldfwd[3] & _T_4217; // @[el2_lsu_bus_buffer.scala 525:27] - wire _T_4219 = _T_4215 | _T_4218; // @[el2_lsu_bus_buffer.scala 524:77] - wire _T_4220 = buf_dual_3 & buf_dualhi_3; // @[el2_lsu_bus_buffer.scala 526:26] - wire _T_4222 = ~buf_write[3]; // @[el2_lsu_bus_buffer.scala 526:44] - wire _T_4223 = _T_4220 & _T_4222; // @[el2_lsu_bus_buffer.scala 526:42] - wire _T_4224 = _T_4223 & buf_samedw_3; // @[el2_lsu_bus_buffer.scala 526:58] + wire _T_4213 = io_axi_wchannel_lsu_axi_bid == 3'h3; // @[el2_lsu_bus_buffer.scala 530:73] + wire _T_4214 = bus_rsp_write & _T_4213; // @[el2_lsu_bus_buffer.scala 530:52] + wire _T_4215 = io_axi_rchannel_lsu_axi_rid == 3'h3; // @[el2_lsu_bus_buffer.scala 531:46] + wire [2:0] _GEN_380 = {{1'd0}, buf_ldfwdtag_3}; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_4217 = io_axi_rchannel_lsu_axi_rid == _GEN_380; // @[el2_lsu_bus_buffer.scala 532:47] + wire _T_4218 = buf_ldfwd[3] & _T_4217; // @[el2_lsu_bus_buffer.scala 532:27] + wire _T_4219 = _T_4215 | _T_4218; // @[el2_lsu_bus_buffer.scala 531:77] + wire _T_4220 = buf_dual_3 & buf_dualhi_3; // @[el2_lsu_bus_buffer.scala 533:26] + wire _T_4222 = ~buf_write[3]; // @[el2_lsu_bus_buffer.scala 533:44] + wire _T_4223 = _T_4220 & _T_4222; // @[el2_lsu_bus_buffer.scala 533:42] + wire _T_4224 = _T_4223 & buf_samedw_3; // @[el2_lsu_bus_buffer.scala 533:58] reg [1:0] buf_dualtag_3; // @[Reg.scala 27:20] - wire [2:0] _GEN_381 = {{1'd0}, buf_dualtag_3}; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_4225 = io_lsu_axi_rid == _GEN_381; // @[el2_lsu_bus_buffer.scala 526:94] - wire _T_4226 = _T_4224 & _T_4225; // @[el2_lsu_bus_buffer.scala 526:74] - wire _T_4227 = _T_4219 | _T_4226; // @[el2_lsu_bus_buffer.scala 525:71] - wire _T_4228 = bus_rsp_read & _T_4227; // @[el2_lsu_bus_buffer.scala 524:25] - wire _T_4229 = _T_4214 | _T_4228; // @[el2_lsu_bus_buffer.scala 523:105] + wire [2:0] _GEN_381 = {{1'd0}, buf_dualtag_3}; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_4225 = io_axi_rchannel_lsu_axi_rid == _GEN_381; // @[el2_lsu_bus_buffer.scala 533:94] + wire _T_4226 = _T_4224 & _T_4225; // @[el2_lsu_bus_buffer.scala 533:74] + wire _T_4227 = _T_4219 | _T_4226; // @[el2_lsu_bus_buffer.scala 532:71] + wire _T_4228 = bus_rsp_read & _T_4227; // @[el2_lsu_bus_buffer.scala 531:25] + wire _T_4229 = _T_4214 | _T_4228; // @[el2_lsu_bus_buffer.scala 530:105] wire _GEN_270 = _T_4168 & _T_4229; // @[Conditional.scala 39:67] wire _GEN_289 = _T_4134 ? 1'h0 : _GEN_270; // @[Conditional.scala 39:67] wire _GEN_301 = _T_4130 ? 1'h0 : _GEN_289; // @[Conditional.scala 39:67] wire buf_resp_state_bus_en_3 = _T_4107 ? 1'h0 : _GEN_301; // @[Conditional.scala 40:58] wire _T_4255 = 3'h4 == buf_state_3; // @[Conditional.scala 37:30] - wire [3:0] _T_4265 = buf_ldfwd >> buf_dualtag_3; // @[el2_lsu_bus_buffer.scala 538:21] - wire [1:0] _GEN_251 = 2'h1 == buf_dualtag_3 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_252 = 2'h2 == buf_dualtag_3 ? buf_ldfwdtag_2 : _GEN_251; // @[el2_lsu_bus_buffer.scala 538:58] - wire [1:0] _GEN_253 = 2'h3 == buf_dualtag_3 ? buf_ldfwdtag_3 : _GEN_252; // @[el2_lsu_bus_buffer.scala 538:58] - wire [2:0] _GEN_383 = {{1'd0}, _GEN_253}; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_4267 = io_lsu_axi_rid == _GEN_383; // @[el2_lsu_bus_buffer.scala 538:58] - wire _T_4268 = _T_4265[0] & _T_4267; // @[el2_lsu_bus_buffer.scala 538:38] - wire _T_4269 = _T_4225 | _T_4268; // @[el2_lsu_bus_buffer.scala 537:95] - wire _T_4270 = bus_rsp_read & _T_4269; // @[el2_lsu_bus_buffer.scala 537:45] + wire [3:0] _T_4265 = buf_ldfwd >> buf_dualtag_3; // @[el2_lsu_bus_buffer.scala 545:21] + wire [1:0] _GEN_251 = 2'h1 == buf_dualtag_3 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_252 = 2'h2 == buf_dualtag_3 ? buf_ldfwdtag_2 : _GEN_251; // @[el2_lsu_bus_buffer.scala 545:58] + wire [1:0] _GEN_253 = 2'h3 == buf_dualtag_3 ? buf_ldfwdtag_3 : _GEN_252; // @[el2_lsu_bus_buffer.scala 545:58] + wire [2:0] _GEN_383 = {{1'd0}, _GEN_253}; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_4267 = io_axi_rchannel_lsu_axi_rid == _GEN_383; // @[el2_lsu_bus_buffer.scala 545:58] + wire _T_4268 = _T_4265[0] & _T_4267; // @[el2_lsu_bus_buffer.scala 545:38] + wire _T_4269 = _T_4225 | _T_4268; // @[el2_lsu_bus_buffer.scala 544:95] + wire _T_4270 = bus_rsp_read & _T_4269; // @[el2_lsu_bus_buffer.scala 544:45] wire _GEN_264 = _T_4255 & _T_4270; // @[Conditional.scala 39:67] wire _GEN_271 = _T_4168 ? buf_resp_state_bus_en_3 : _GEN_264; // @[Conditional.scala 39:67] wire _GEN_281 = _T_4134 ? buf_cmd_state_bus_en_3 : _GEN_271; // @[Conditional.scala 39:67] wire _GEN_294 = _T_4130 ? 1'h0 : _GEN_281; // @[Conditional.scala 39:67] wire buf_state_bus_en_3 = _T_4107 ? 1'h0 : _GEN_294; // @[Conditional.scala 40:58] - wire _T_4147 = buf_state_bus_en_3 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 511:49] - wire _T_4148 = _T_4147 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 511:70] + wire _T_4147 = buf_state_bus_en_3 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 518:49] + wire _T_4148 = _T_4147 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 518:70] wire _T_4273 = 3'h5 == buf_state_3; // @[Conditional.scala 37:30] - wire _T_4276 = RspPtr == 2'h3; // @[el2_lsu_bus_buffer.scala 543:37] - wire _T_4277 = buf_dualtag_3 == RspPtr; // @[el2_lsu_bus_buffer.scala 543:98] - wire _T_4278 = buf_dual_3 & _T_4277; // @[el2_lsu_bus_buffer.scala 543:80] - wire _T_4279 = _T_4276 | _T_4278; // @[el2_lsu_bus_buffer.scala 543:65] - wire _T_4280 = _T_4279 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 543:112] + wire _T_4276 = RspPtr == 2'h3; // @[el2_lsu_bus_buffer.scala 550:37] + wire _T_4277 = buf_dualtag_3 == RspPtr; // @[el2_lsu_bus_buffer.scala 550:98] + wire _T_4278 = buf_dual_3 & _T_4277; // @[el2_lsu_bus_buffer.scala 550:80] + wire _T_4279 = _T_4276 | _T_4278; // @[el2_lsu_bus_buffer.scala 550:65] + wire _T_4280 = _T_4279 | io_dec_tlu_force_halt; // @[el2_lsu_bus_buffer.scala 550:112] wire _T_4281 = 3'h6 == buf_state_3; // @[Conditional.scala 37:30] wire _GEN_259 = _T_4273 ? _T_4280 : _T_4281; // @[Conditional.scala 39:67] wire _GEN_265 = _T_4255 ? _T_4148 : _GEN_259; // @[Conditional.scala 39:67] @@ -7058,232 +7059,233 @@ module el2_lsu_bus_buffer( wire _GEN_282 = _T_4134 ? _T_4148 : _GEN_272; // @[Conditional.scala 39:67] wire _GEN_292 = _T_4130 ? _T_3554 : _GEN_282; // @[Conditional.scala 39:67] wire buf_state_en_3 = _T_4107 ? _T_4123 : _GEN_292; // @[Conditional.scala 40:58] - wire _T_2435 = _T_1886 & buf_state_en_3; // @[el2_lsu_bus_buffer.scala 460:94] - wire _T_2445 = _T_2137 & _T_1889; // @[el2_lsu_bus_buffer.scala 462:71] - wire _T_2447 = _T_2445 & _T_1854; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2448 = _T_4471 | _T_2447; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2452 = _T_2144 & _T_1890; // @[el2_lsu_bus_buffer.scala 463:52] - wire _T_2454 = _T_2452 & _T_1856; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2455 = _T_2448 | _T_2454; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2456 = _T_2435 & _T_2455; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2458 = _T_2456 | buf_age_3[0]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2472 = _T_2445 & _T_1865; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2473 = _T_4476 | _T_2472; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2479 = _T_2452 & _T_1867; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2480 = _T_2473 | _T_2479; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2481 = _T_2435 & _T_2480; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2483 = _T_2481 | buf_age_3[1]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2497 = _T_2445 & _T_1876; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2498 = _T_4481 | _T_2497; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2504 = _T_2452 & _T_1878; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2505 = _T_2498 | _T_2504; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2506 = _T_2435 & _T_2505; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2508 = _T_2506 | buf_age_3[2]; // @[el2_lsu_bus_buffer.scala 463:97] - wire _T_2522 = _T_2445 & _T_1887; // @[el2_lsu_bus_buffer.scala 462:92] - wire _T_2523 = _T_4486 | _T_2522; // @[el2_lsu_bus_buffer.scala 461:86] - wire _T_2529 = _T_2452 & _T_1889; // @[el2_lsu_bus_buffer.scala 463:73] - wire _T_2530 = _T_2523 | _T_2529; // @[el2_lsu_bus_buffer.scala 462:114] - wire _T_2531 = _T_2435 & _T_2530; // @[el2_lsu_bus_buffer.scala 460:113] - wire _T_2533 = _T_2531 | buf_age_3[3]; // @[el2_lsu_bus_buffer.scala 463:97] + wire _T_2435 = _T_1886 & buf_state_en_3; // @[el2_lsu_bus_buffer.scala 467:94] + wire _T_2445 = _T_2137 & _T_1889; // @[el2_lsu_bus_buffer.scala 469:71] + wire _T_2447 = _T_2445 & _T_1854; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2448 = _T_4471 | _T_2447; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2452 = _T_2144 & _T_1890; // @[el2_lsu_bus_buffer.scala 470:52] + wire _T_2454 = _T_2452 & _T_1856; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2455 = _T_2448 | _T_2454; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2456 = _T_2435 & _T_2455; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2458 = _T_2456 | buf_age_3[0]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2472 = _T_2445 & _T_1865; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2473 = _T_4476 | _T_2472; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2479 = _T_2452 & _T_1867; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2480 = _T_2473 | _T_2479; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2481 = _T_2435 & _T_2480; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2483 = _T_2481 | buf_age_3[1]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2497 = _T_2445 & _T_1876; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2498 = _T_4481 | _T_2497; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2504 = _T_2452 & _T_1878; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2505 = _T_2498 | _T_2504; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2506 = _T_2435 & _T_2505; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2508 = _T_2506 | buf_age_3[2]; // @[el2_lsu_bus_buffer.scala 470:97] + wire _T_2522 = _T_2445 & _T_1887; // @[el2_lsu_bus_buffer.scala 469:92] + wire _T_2523 = _T_4486 | _T_2522; // @[el2_lsu_bus_buffer.scala 468:86] + wire _T_2529 = _T_2452 & _T_1889; // @[el2_lsu_bus_buffer.scala 470:73] + wire _T_2530 = _T_2523 | _T_2529; // @[el2_lsu_bus_buffer.scala 469:114] + wire _T_2531 = _T_2435 & _T_2530; // @[el2_lsu_bus_buffer.scala 467:113] + wire _T_2533 = _T_2531 | buf_age_3[3]; // @[el2_lsu_bus_buffer.scala 470:97] wire [2:0] _T_2535 = {_T_2533,_T_2508,_T_2483}; // @[Cat.scala 29:58] - wire _T_2799 = buf_state_0 == 3'h6; // @[el2_lsu_bus_buffer.scala 471:47] - wire _T_2800 = _T_1853 | _T_2799; // @[el2_lsu_bus_buffer.scala 471:32] - wire _T_2801 = ~_T_2800; // @[el2_lsu_bus_buffer.scala 471:6] - wire _T_2809 = _T_2801 | _T_2141; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2816 = _T_2809 | _T_2148; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2817 = _T_2129 & _T_2816; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2821 = buf_state_1 == 3'h6; // @[el2_lsu_bus_buffer.scala 471:47] - wire _T_2822 = _T_1864 | _T_2821; // @[el2_lsu_bus_buffer.scala 471:32] - wire _T_2823 = ~_T_2822; // @[el2_lsu_bus_buffer.scala 471:6] - wire _T_2831 = _T_2823 | _T_2166; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2838 = _T_2831 | _T_2173; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2839 = _T_2129 & _T_2838; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2843 = buf_state_2 == 3'h6; // @[el2_lsu_bus_buffer.scala 471:47] - wire _T_2844 = _T_1875 | _T_2843; // @[el2_lsu_bus_buffer.scala 471:32] - wire _T_2845 = ~_T_2844; // @[el2_lsu_bus_buffer.scala 471:6] - wire _T_2853 = _T_2845 | _T_2191; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2860 = _T_2853 | _T_2198; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2861 = _T_2129 & _T_2860; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2865 = buf_state_3 == 3'h6; // @[el2_lsu_bus_buffer.scala 471:47] - wire _T_2866 = _T_1886 | _T_2865; // @[el2_lsu_bus_buffer.scala 471:32] - wire _T_2867 = ~_T_2866; // @[el2_lsu_bus_buffer.scala 471:6] - wire _T_2875 = _T_2867 | _T_2216; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2882 = _T_2875 | _T_2223; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2883 = _T_2129 & _T_2882; // @[el2_lsu_bus_buffer.scala 470:112] + wire _T_2799 = buf_state_0 == 3'h6; // @[el2_lsu_bus_buffer.scala 478:47] + wire _T_2800 = _T_1853 | _T_2799; // @[el2_lsu_bus_buffer.scala 478:32] + wire _T_2801 = ~_T_2800; // @[el2_lsu_bus_buffer.scala 478:6] + wire _T_2809 = _T_2801 | _T_2141; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2816 = _T_2809 | _T_2148; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2817 = _T_2129 & _T_2816; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2821 = buf_state_1 == 3'h6; // @[el2_lsu_bus_buffer.scala 478:47] + wire _T_2822 = _T_1864 | _T_2821; // @[el2_lsu_bus_buffer.scala 478:32] + wire _T_2823 = ~_T_2822; // @[el2_lsu_bus_buffer.scala 478:6] + wire _T_2831 = _T_2823 | _T_2166; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2838 = _T_2831 | _T_2173; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2839 = _T_2129 & _T_2838; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2843 = buf_state_2 == 3'h6; // @[el2_lsu_bus_buffer.scala 478:47] + wire _T_2844 = _T_1875 | _T_2843; // @[el2_lsu_bus_buffer.scala 478:32] + wire _T_2845 = ~_T_2844; // @[el2_lsu_bus_buffer.scala 478:6] + wire _T_2853 = _T_2845 | _T_2191; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2860 = _T_2853 | _T_2198; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2861 = _T_2129 & _T_2860; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2865 = buf_state_3 == 3'h6; // @[el2_lsu_bus_buffer.scala 478:47] + wire _T_2866 = _T_1886 | _T_2865; // @[el2_lsu_bus_buffer.scala 478:32] + wire _T_2867 = ~_T_2866; // @[el2_lsu_bus_buffer.scala 478:6] + wire _T_2875 = _T_2867 | _T_2216; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2882 = _T_2875 | _T_2223; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2883 = _T_2129 & _T_2882; // @[el2_lsu_bus_buffer.scala 477:112] wire [3:0] buf_rspage_set_0 = {_T_2883,_T_2861,_T_2839,_T_2817}; // @[Cat.scala 29:58] - wire _T_2900 = _T_2801 | _T_2243; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2907 = _T_2900 | _T_2250; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2908 = _T_2231 & _T_2907; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2922 = _T_2823 | _T_2268; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2929 = _T_2922 | _T_2275; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2930 = _T_2231 & _T_2929; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2944 = _T_2845 | _T_2293; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2951 = _T_2944 | _T_2300; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2952 = _T_2231 & _T_2951; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_2966 = _T_2867 | _T_2318; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2973 = _T_2966 | _T_2325; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2974 = _T_2231 & _T_2973; // @[el2_lsu_bus_buffer.scala 470:112] + wire _T_2900 = _T_2801 | _T_2243; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2907 = _T_2900 | _T_2250; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2908 = _T_2231 & _T_2907; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2922 = _T_2823 | _T_2268; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2929 = _T_2922 | _T_2275; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2930 = _T_2231 & _T_2929; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2944 = _T_2845 | _T_2293; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2951 = _T_2944 | _T_2300; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2952 = _T_2231 & _T_2951; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_2966 = _T_2867 | _T_2318; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2973 = _T_2966 | _T_2325; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2974 = _T_2231 & _T_2973; // @[el2_lsu_bus_buffer.scala 477:112] wire [3:0] buf_rspage_set_1 = {_T_2974,_T_2952,_T_2930,_T_2908}; // @[Cat.scala 29:58] - wire _T_2991 = _T_2801 | _T_2345; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_2998 = _T_2991 | _T_2352; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_2999 = _T_2333 & _T_2998; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3013 = _T_2823 | _T_2370; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3020 = _T_3013 | _T_2377; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3021 = _T_2333 & _T_3020; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3035 = _T_2845 | _T_2395; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3042 = _T_3035 | _T_2402; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3043 = _T_2333 & _T_3042; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3057 = _T_2867 | _T_2420; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3064 = _T_3057 | _T_2427; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3065 = _T_2333 & _T_3064; // @[el2_lsu_bus_buffer.scala 470:112] + wire _T_2991 = _T_2801 | _T_2345; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_2998 = _T_2991 | _T_2352; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_2999 = _T_2333 & _T_2998; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3013 = _T_2823 | _T_2370; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3020 = _T_3013 | _T_2377; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3021 = _T_2333 & _T_3020; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3035 = _T_2845 | _T_2395; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3042 = _T_3035 | _T_2402; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3043 = _T_2333 & _T_3042; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3057 = _T_2867 | _T_2420; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3064 = _T_3057 | _T_2427; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3065 = _T_2333 & _T_3064; // @[el2_lsu_bus_buffer.scala 477:112] wire [3:0] buf_rspage_set_2 = {_T_3065,_T_3043,_T_3021,_T_2999}; // @[Cat.scala 29:58] - wire _T_3082 = _T_2801 | _T_2447; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3089 = _T_3082 | _T_2454; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3090 = _T_2435 & _T_3089; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3104 = _T_2823 | _T_2472; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3111 = _T_3104 | _T_2479; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3112 = _T_2435 & _T_3111; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3126 = _T_2845 | _T_2497; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3133 = _T_3126 | _T_2504; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3134 = _T_2435 & _T_3133; // @[el2_lsu_bus_buffer.scala 470:112] - wire _T_3148 = _T_2867 | _T_2522; // @[el2_lsu_bus_buffer.scala 471:59] - wire _T_3155 = _T_3148 | _T_2529; // @[el2_lsu_bus_buffer.scala 472:110] - wire _T_3156 = _T_2435 & _T_3155; // @[el2_lsu_bus_buffer.scala 470:112] + wire _T_3082 = _T_2801 | _T_2447; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3089 = _T_3082 | _T_2454; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3090 = _T_2435 & _T_3089; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3104 = _T_2823 | _T_2472; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3111 = _T_3104 | _T_2479; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3112 = _T_2435 & _T_3111; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3126 = _T_2845 | _T_2497; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3133 = _T_3126 | _T_2504; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3134 = _T_2435 & _T_3133; // @[el2_lsu_bus_buffer.scala 477:112] + wire _T_3148 = _T_2867 | _T_2522; // @[el2_lsu_bus_buffer.scala 478:59] + wire _T_3155 = _T_3148 | _T_2529; // @[el2_lsu_bus_buffer.scala 479:110] + wire _T_3156 = _T_2435 & _T_3155; // @[el2_lsu_bus_buffer.scala 477:112] wire [3:0] buf_rspage_set_3 = {_T_3156,_T_3134,_T_3112,_T_3090}; // @[Cat.scala 29:58] - wire _T_3241 = _T_2865 | _T_1886; // @[el2_lsu_bus_buffer.scala 475:110] - wire _T_3242 = ~_T_3241; // @[el2_lsu_bus_buffer.scala 475:84] - wire _T_3243 = buf_rspageQ_0[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3235 = _T_2843 | _T_1875; // @[el2_lsu_bus_buffer.scala 475:110] - wire _T_3236 = ~_T_3235; // @[el2_lsu_bus_buffer.scala 475:84] - wire _T_3237 = buf_rspageQ_0[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3229 = _T_2821 | _T_1864; // @[el2_lsu_bus_buffer.scala 475:110] - wire _T_3230 = ~_T_3229; // @[el2_lsu_bus_buffer.scala 475:84] - wire _T_3231 = buf_rspageQ_0[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3223 = _T_2799 | _T_1853; // @[el2_lsu_bus_buffer.scala 475:110] - wire _T_3224 = ~_T_3223; // @[el2_lsu_bus_buffer.scala 475:84] - wire _T_3225 = buf_rspageQ_0[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 475:82] + wire _T_3241 = _T_2865 | _T_1886; // @[el2_lsu_bus_buffer.scala 482:110] + wire _T_3242 = ~_T_3241; // @[el2_lsu_bus_buffer.scala 482:84] + wire _T_3243 = buf_rspageQ_0[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3235 = _T_2843 | _T_1875; // @[el2_lsu_bus_buffer.scala 482:110] + wire _T_3236 = ~_T_3235; // @[el2_lsu_bus_buffer.scala 482:84] + wire _T_3237 = buf_rspageQ_0[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3229 = _T_2821 | _T_1864; // @[el2_lsu_bus_buffer.scala 482:110] + wire _T_3230 = ~_T_3229; // @[el2_lsu_bus_buffer.scala 482:84] + wire _T_3231 = buf_rspageQ_0[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3223 = _T_2799 | _T_1853; // @[el2_lsu_bus_buffer.scala 482:110] + wire _T_3224 = ~_T_3223; // @[el2_lsu_bus_buffer.scala 482:84] + wire _T_3225 = buf_rspageQ_0[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 482:82] wire [3:0] buf_rspage_0 = {_T_3243,_T_3237,_T_3231,_T_3225}; // @[Cat.scala 29:58] - wire _T_3162 = buf_rspage_set_0[0] | buf_rspage_0[0]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3165 = buf_rspage_set_0[1] | buf_rspage_0[1]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3168 = buf_rspage_set_0[2] | buf_rspage_0[2]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3171 = buf_rspage_set_0[3] | buf_rspage_0[3]; // @[el2_lsu_bus_buffer.scala 474:88] + wire _T_3162 = buf_rspage_set_0[0] | buf_rspage_0[0]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3165 = buf_rspage_set_0[1] | buf_rspage_0[1]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3168 = buf_rspage_set_0[2] | buf_rspage_0[2]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3171 = buf_rspage_set_0[3] | buf_rspage_0[3]; // @[el2_lsu_bus_buffer.scala 481:88] wire [2:0] _T_3173 = {_T_3171,_T_3168,_T_3165}; // @[Cat.scala 29:58] - wire _T_3270 = buf_rspageQ_1[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3264 = buf_rspageQ_1[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3258 = buf_rspageQ_1[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3252 = buf_rspageQ_1[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 475:82] + wire _T_3270 = buf_rspageQ_1[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3264 = buf_rspageQ_1[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3258 = buf_rspageQ_1[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3252 = buf_rspageQ_1[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 482:82] wire [3:0] buf_rspage_1 = {_T_3270,_T_3264,_T_3258,_T_3252}; // @[Cat.scala 29:58] - wire _T_3177 = buf_rspage_set_1[0] | buf_rspage_1[0]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3180 = buf_rspage_set_1[1] | buf_rspage_1[1]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3183 = buf_rspage_set_1[2] | buf_rspage_1[2]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3186 = buf_rspage_set_1[3] | buf_rspage_1[3]; // @[el2_lsu_bus_buffer.scala 474:88] + wire _T_3177 = buf_rspage_set_1[0] | buf_rspage_1[0]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3180 = buf_rspage_set_1[1] | buf_rspage_1[1]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3183 = buf_rspage_set_1[2] | buf_rspage_1[2]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3186 = buf_rspage_set_1[3] | buf_rspage_1[3]; // @[el2_lsu_bus_buffer.scala 481:88] wire [2:0] _T_3188 = {_T_3186,_T_3183,_T_3180}; // @[Cat.scala 29:58] - wire _T_3297 = buf_rspageQ_2[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3291 = buf_rspageQ_2[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3285 = buf_rspageQ_2[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3279 = buf_rspageQ_2[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 475:82] + wire _T_3297 = buf_rspageQ_2[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3291 = buf_rspageQ_2[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3285 = buf_rspageQ_2[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3279 = buf_rspageQ_2[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 482:82] wire [3:0] buf_rspage_2 = {_T_3297,_T_3291,_T_3285,_T_3279}; // @[Cat.scala 29:58] - wire _T_3192 = buf_rspage_set_2[0] | buf_rspage_2[0]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3195 = buf_rspage_set_2[1] | buf_rspage_2[1]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3198 = buf_rspage_set_2[2] | buf_rspage_2[2]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3201 = buf_rspage_set_2[3] | buf_rspage_2[3]; // @[el2_lsu_bus_buffer.scala 474:88] + wire _T_3192 = buf_rspage_set_2[0] | buf_rspage_2[0]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3195 = buf_rspage_set_2[1] | buf_rspage_2[1]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3198 = buf_rspage_set_2[2] | buf_rspage_2[2]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3201 = buf_rspage_set_2[3] | buf_rspage_2[3]; // @[el2_lsu_bus_buffer.scala 481:88] wire [2:0] _T_3203 = {_T_3201,_T_3198,_T_3195}; // @[Cat.scala 29:58] - wire _T_3324 = buf_rspageQ_3[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3318 = buf_rspageQ_3[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3312 = buf_rspageQ_3[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 475:82] - wire _T_3306 = buf_rspageQ_3[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 475:82] + wire _T_3324 = buf_rspageQ_3[3] & _T_3242; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3318 = buf_rspageQ_3[2] & _T_3236; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3312 = buf_rspageQ_3[1] & _T_3230; // @[el2_lsu_bus_buffer.scala 482:82] + wire _T_3306 = buf_rspageQ_3[0] & _T_3224; // @[el2_lsu_bus_buffer.scala 482:82] wire [3:0] buf_rspage_3 = {_T_3324,_T_3318,_T_3312,_T_3306}; // @[Cat.scala 29:58] - wire _T_3207 = buf_rspage_set_3[0] | buf_rspage_3[0]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3210 = buf_rspage_set_3[1] | buf_rspage_3[1]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3213 = buf_rspage_set_3[2] | buf_rspage_3[2]; // @[el2_lsu_bus_buffer.scala 474:88] - wire _T_3216 = buf_rspage_set_3[3] | buf_rspage_3[3]; // @[el2_lsu_bus_buffer.scala 474:88] + wire _T_3207 = buf_rspage_set_3[0] | buf_rspage_3[0]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3210 = buf_rspage_set_3[1] | buf_rspage_3[1]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3213 = buf_rspage_set_3[2] | buf_rspage_3[2]; // @[el2_lsu_bus_buffer.scala 481:88] + wire _T_3216 = buf_rspage_set_3[3] | buf_rspage_3[3]; // @[el2_lsu_bus_buffer.scala 481:88] wire [2:0] _T_3218 = {_T_3216,_T_3213,_T_3210}; // @[Cat.scala 29:58] - wire _T_3329 = ibuf_drain_vld & _T_1854; // @[el2_lsu_bus_buffer.scala 480:63] - wire _T_3331 = ibuf_drain_vld & _T_1865; // @[el2_lsu_bus_buffer.scala 480:63] - wire _T_3333 = ibuf_drain_vld & _T_1876; // @[el2_lsu_bus_buffer.scala 480:63] - wire _T_3335 = ibuf_drain_vld & _T_1887; // @[el2_lsu_bus_buffer.scala 480:63] + wire _T_3329 = ibuf_drain_vld & _T_1854; // @[el2_lsu_bus_buffer.scala 487:63] + wire _T_3331 = ibuf_drain_vld & _T_1865; // @[el2_lsu_bus_buffer.scala 487:63] + wire _T_3333 = ibuf_drain_vld & _T_1876; // @[el2_lsu_bus_buffer.scala 487:63] + wire _T_3335 = ibuf_drain_vld & _T_1887; // @[el2_lsu_bus_buffer.scala 487:63] wire [3:0] ibuf_drainvec_vld = {_T_3335,_T_3333,_T_3331,_T_3329}; // @[Cat.scala 29:58] - wire _T_3343 = _T_3537 & _T_1857; // @[el2_lsu_bus_buffer.scala 482:35] - wire _T_3352 = _T_3537 & _T_1868; // @[el2_lsu_bus_buffer.scala 482:35] - wire _T_3361 = _T_3537 & _T_1879; // @[el2_lsu_bus_buffer.scala 482:35] - wire _T_3370 = _T_3537 & _T_1890; // @[el2_lsu_bus_buffer.scala 482:35] - wire _T_3400 = ibuf_drainvec_vld[0] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 484:45] - wire _T_3402 = ibuf_drainvec_vld[1] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 484:45] - wire _T_3404 = ibuf_drainvec_vld[2] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 484:45] - wire _T_3406 = ibuf_drainvec_vld[3] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 484:45] + wire _T_3343 = _T_3537 & _T_1857; // @[el2_lsu_bus_buffer.scala 489:35] + wire _T_3352 = _T_3537 & _T_1868; // @[el2_lsu_bus_buffer.scala 489:35] + wire _T_3361 = _T_3537 & _T_1879; // @[el2_lsu_bus_buffer.scala 489:35] + wire _T_3370 = _T_3537 & _T_1890; // @[el2_lsu_bus_buffer.scala 489:35] + wire _T_3400 = ibuf_drainvec_vld[0] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 491:45] + wire _T_3402 = ibuf_drainvec_vld[1] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 491:45] + wire _T_3404 = ibuf_drainvec_vld[2] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 491:45] + wire _T_3406 = ibuf_drainvec_vld[3] ? ibuf_dual : io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 491:45] wire [3:0] buf_dual_in = {_T_3406,_T_3404,_T_3402,_T_3400}; // @[Cat.scala 29:58] - wire _T_3411 = ibuf_drainvec_vld[0] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 485:47] - wire _T_3413 = ibuf_drainvec_vld[1] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 485:47] - wire _T_3415 = ibuf_drainvec_vld[2] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 485:47] - wire _T_3417 = ibuf_drainvec_vld[3] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 485:47] + wire _T_3411 = ibuf_drainvec_vld[0] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 492:47] + wire _T_3413 = ibuf_drainvec_vld[1] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 492:47] + wire _T_3415 = ibuf_drainvec_vld[2] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 492:47] + wire _T_3417 = ibuf_drainvec_vld[3] ? ibuf_samedw : ldst_samedw_r; // @[el2_lsu_bus_buffer.scala 492:47] wire [3:0] buf_samedw_in = {_T_3417,_T_3415,_T_3413,_T_3411}; // @[Cat.scala 29:58] - wire _T_3422 = ibuf_nomerge | ibuf_force_drain; // @[el2_lsu_bus_buffer.scala 486:84] - wire _T_3423 = ibuf_drainvec_vld[0] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 486:48] - wire _T_3426 = ibuf_drainvec_vld[1] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 486:48] - wire _T_3429 = ibuf_drainvec_vld[2] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 486:48] - wire _T_3432 = ibuf_drainvec_vld[3] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 486:48] + wire _T_3422 = ibuf_nomerge | ibuf_force_drain; // @[el2_lsu_bus_buffer.scala 493:84] + wire _T_3423 = ibuf_drainvec_vld[0] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 493:48] + wire _T_3426 = ibuf_drainvec_vld[1] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 493:48] + wire _T_3429 = ibuf_drainvec_vld[2] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 493:48] + wire _T_3432 = ibuf_drainvec_vld[3] ? _T_3422 : io_no_dword_merge_r; // @[el2_lsu_bus_buffer.scala 493:48] wire [3:0] buf_nomerge_in = {_T_3432,_T_3429,_T_3426,_T_3423}; // @[Cat.scala 29:58] - wire _T_3440 = ibuf_drainvec_vld[0] ? ibuf_dual : _T_3343; // @[el2_lsu_bus_buffer.scala 487:47] - wire _T_3445 = ibuf_drainvec_vld[1] ? ibuf_dual : _T_3352; // @[el2_lsu_bus_buffer.scala 487:47] - wire _T_3450 = ibuf_drainvec_vld[2] ? ibuf_dual : _T_3361; // @[el2_lsu_bus_buffer.scala 487:47] - wire _T_3455 = ibuf_drainvec_vld[3] ? ibuf_dual : _T_3370; // @[el2_lsu_bus_buffer.scala 487:47] + wire _T_3440 = ibuf_drainvec_vld[0] ? ibuf_dual : _T_3343; // @[el2_lsu_bus_buffer.scala 494:47] + wire _T_3445 = ibuf_drainvec_vld[1] ? ibuf_dual : _T_3352; // @[el2_lsu_bus_buffer.scala 494:47] + wire _T_3450 = ibuf_drainvec_vld[2] ? ibuf_dual : _T_3361; // @[el2_lsu_bus_buffer.scala 494:47] + wire _T_3455 = ibuf_drainvec_vld[3] ? ibuf_dual : _T_3370; // @[el2_lsu_bus_buffer.scala 494:47] wire [3:0] buf_dualhi_in = {_T_3455,_T_3450,_T_3445,_T_3440}; // @[Cat.scala 29:58] - wire _T_3484 = ibuf_drainvec_vld[0] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 489:51] - wire _T_3486 = ibuf_drainvec_vld[1] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 489:51] - wire _T_3488 = ibuf_drainvec_vld[2] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 489:51] - wire _T_3490 = ibuf_drainvec_vld[3] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 489:51] + wire _T_3484 = ibuf_drainvec_vld[0] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 496:51] + wire _T_3486 = ibuf_drainvec_vld[1] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 496:51] + wire _T_3488 = ibuf_drainvec_vld[2] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 496:51] + wire _T_3490 = ibuf_drainvec_vld[3] ? ibuf_sideeffect : io_is_sideeffects_r; // @[el2_lsu_bus_buffer.scala 496:51] wire [3:0] buf_sideeffect_in = {_T_3490,_T_3488,_T_3486,_T_3484}; // @[Cat.scala 29:58] - wire _T_3495 = ibuf_drainvec_vld[0] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 490:47] - wire _T_3497 = ibuf_drainvec_vld[1] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 490:47] - wire _T_3499 = ibuf_drainvec_vld[2] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 490:47] - wire _T_3501 = ibuf_drainvec_vld[3] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 490:47] + wire _T_3495 = ibuf_drainvec_vld[0] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 497:47] + wire _T_3497 = ibuf_drainvec_vld[1] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 497:47] + wire _T_3499 = ibuf_drainvec_vld[2] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 497:47] + wire _T_3501 = ibuf_drainvec_vld[3] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_buffer.scala 497:47] wire [3:0] buf_unsign_in = {_T_3501,_T_3499,_T_3497,_T_3495}; // @[Cat.scala 29:58] - wire _T_3518 = ibuf_drainvec_vld[0] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 492:46] - wire _T_3520 = ibuf_drainvec_vld[1] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 492:46] - wire _T_3522 = ibuf_drainvec_vld[2] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 492:46] - wire _T_3524 = ibuf_drainvec_vld[3] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 492:46] + wire _T_3518 = ibuf_drainvec_vld[0] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 499:46] + wire _T_3520 = ibuf_drainvec_vld[1] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 499:46] + wire _T_3522 = ibuf_drainvec_vld[2] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 499:46] + wire _T_3524 = ibuf_drainvec_vld[3] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_buffer.scala 499:46] wire [3:0] buf_write_in = {_T_3524,_T_3522,_T_3520,_T_3518}; // @[Cat.scala 29:58] - wire _T_3557 = obuf_nosend & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 508:89] - wire _T_3559 = _T_3557 & _T_1351; // @[el2_lsu_bus_buffer.scala 508:104] - wire _T_3572 = buf_state_en_0 & _T_3643; // @[el2_lsu_bus_buffer.scala 513:44] - wire _T_3573 = _T_3572 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 513:60] - wire _T_3575 = _T_3573 & _T_1333; // @[el2_lsu_bus_buffer.scala 513:74] - wire _T_3578 = _T_3568 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 515:67] - wire _T_3579 = _T_3578 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 515:81] - wire _T_4869 = io_lsu_axi_bresp != 2'h0; // @[el2_lsu_bus_buffer.scala 619:58] - wire bus_rsp_read_error = bus_rsp_read & _T_4869; // @[el2_lsu_bus_buffer.scala 619:38] - wire _T_3582 = _T_3578 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 516:82] - wire _T_3657 = bus_rsp_read_error & _T_3636; // @[el2_lsu_bus_buffer.scala 530:91] - wire _T_3659 = bus_rsp_read_error & buf_ldfwd[0]; // @[el2_lsu_bus_buffer.scala 531:31] - wire _T_3661 = _T_3659 & _T_3638; // @[el2_lsu_bus_buffer.scala 531:46] - wire _T_3662 = _T_3657 | _T_3661; // @[el2_lsu_bus_buffer.scala 530:143] - wire bus_rsp_write_error = bus_rsp_write & _T_4869; // @[el2_lsu_bus_buffer.scala 618:40] - wire _T_3665 = bus_rsp_write_error & _T_3634; // @[el2_lsu_bus_buffer.scala 532:53] - wire _T_3666 = _T_3662 | _T_3665; // @[el2_lsu_bus_buffer.scala 531:88] - wire _T_3667 = _T_3568 & _T_3666; // @[el2_lsu_bus_buffer.scala 530:68] + wire _T_3557 = obuf_nosend & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 515:89] + wire _T_3559 = _T_3557 & _T_1351; // @[el2_lsu_bus_buffer.scala 515:104] + wire _T_3572 = buf_state_en_0 & _T_3643; // @[el2_lsu_bus_buffer.scala 520:44] + wire _T_3573 = _T_3572 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 520:60] + wire _T_3575 = _T_3573 & _T_1333; // @[el2_lsu_bus_buffer.scala 520:74] + wire _T_3578 = _T_3568 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 522:67] + wire _T_3579 = _T_3578 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 522:81] + wire _T_4869 = io_axi_rchannel_lsu_axi_rresp != 2'h0; // @[el2_lsu_bus_buffer.scala 626:71] + wire bus_rsp_read_error = bus_rsp_read & _T_4869; // @[el2_lsu_bus_buffer.scala 626:38] + wire _T_3582 = _T_3578 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 523:82] + wire _T_3657 = bus_rsp_read_error & _T_3636; // @[el2_lsu_bus_buffer.scala 537:91] + wire _T_3659 = bus_rsp_read_error & buf_ldfwd[0]; // @[el2_lsu_bus_buffer.scala 538:31] + wire _T_3661 = _T_3659 & _T_3638; // @[el2_lsu_bus_buffer.scala 538:46] + wire _T_3662 = _T_3657 | _T_3661; // @[el2_lsu_bus_buffer.scala 537:143] + wire _T_4867 = io_axi_wchannel_lsu_axi_bresp != 2'h0; // @[el2_lsu_bus_buffer.scala 625:73] + wire bus_rsp_write_error = bus_rsp_write & _T_4867; // @[el2_lsu_bus_buffer.scala 625:40] + wire _T_3665 = bus_rsp_write_error & _T_3634; // @[el2_lsu_bus_buffer.scala 539:53] + wire _T_3666 = _T_3662 | _T_3665; // @[el2_lsu_bus_buffer.scala 538:88] + wire _T_3667 = _T_3568 & _T_3666; // @[el2_lsu_bus_buffer.scala 537:68] wire _GEN_46 = _T_3589 & _T_3667; // @[Conditional.scala 39:67] wire _GEN_59 = _T_3555 ? _T_3582 : _GEN_46; // @[Conditional.scala 39:67] wire _GEN_71 = _T_3551 ? 1'h0 : _GEN_59; // @[Conditional.scala 39:67] wire buf_error_en_0 = _T_3528 ? 1'h0 : _GEN_71; // @[Conditional.scala 40:58] - wire _T_3592 = ~bus_rsp_write_error; // @[el2_lsu_bus_buffer.scala 520:73] - wire _T_3593 = buf_write[0] & _T_3592; // @[el2_lsu_bus_buffer.scala 520:71] - wire _T_3594 = io_dec_tlu_force_halt | _T_3593; // @[el2_lsu_bus_buffer.scala 520:55] - wire _T_3596 = ~buf_samedw_0; // @[el2_lsu_bus_buffer.scala 521:30] - wire _T_3597 = buf_dual_0 & _T_3596; // @[el2_lsu_bus_buffer.scala 521:28] - wire _T_3600 = _T_3597 & _T_3643; // @[el2_lsu_bus_buffer.scala 521:45] - wire [2:0] _GEN_19 = 2'h1 == buf_dualtag_0 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_20 = 2'h2 == buf_dualtag_0 ? buf_state_2 : _GEN_19; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_21 = 2'h3 == buf_dualtag_0 ? buf_state_3 : _GEN_20; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3601 = _GEN_21 != 3'h4; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3602 = _T_3600 & _T_3601; // @[el2_lsu_bus_buffer.scala 521:61] - wire _T_4494 = _T_2746 | _T_2743; // @[el2_lsu_bus_buffer.scala 579:93] - wire _T_4495 = _T_4494 | _T_2740; // @[el2_lsu_bus_buffer.scala 579:93] - wire any_done_wait_state = _T_4495 | _T_2737; // @[el2_lsu_bus_buffer.scala 579:93] - wire _T_3604 = buf_ldfwd[0] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:31] - wire _T_3610 = buf_dualtag_0 == 2'h0; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3612 = buf_dualtag_0 == 2'h1; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3614 = buf_dualtag_0 == 2'h2; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3616 = buf_dualtag_0 == 2'h3; // @[el2_lsu_bus_buffer.scala 111:118] + wire _T_3592 = ~bus_rsp_write_error; // @[el2_lsu_bus_buffer.scala 527:73] + wire _T_3593 = buf_write[0] & _T_3592; // @[el2_lsu_bus_buffer.scala 527:71] + wire _T_3594 = io_dec_tlu_force_halt | _T_3593; // @[el2_lsu_bus_buffer.scala 527:55] + wire _T_3596 = ~buf_samedw_0; // @[el2_lsu_bus_buffer.scala 528:30] + wire _T_3597 = buf_dual_0 & _T_3596; // @[el2_lsu_bus_buffer.scala 528:28] + wire _T_3600 = _T_3597 & _T_3643; // @[el2_lsu_bus_buffer.scala 528:45] + wire [2:0] _GEN_19 = 2'h1 == buf_dualtag_0 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_20 = 2'h2 == buf_dualtag_0 ? buf_state_2 : _GEN_19; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_21 = 2'h3 == buf_dualtag_0 ? buf_state_3 : _GEN_20; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3601 = _GEN_21 != 3'h4; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3602 = _T_3600 & _T_3601; // @[el2_lsu_bus_buffer.scala 528:61] + wire _T_4494 = _T_2746 | _T_2743; // @[el2_lsu_bus_buffer.scala 586:93] + wire _T_4495 = _T_4494 | _T_2740; // @[el2_lsu_bus_buffer.scala 586:93] + wire any_done_wait_state = _T_4495 | _T_2737; // @[el2_lsu_bus_buffer.scala 586:93] + wire _T_3604 = buf_ldfwd[0] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:31] + wire _T_3610 = buf_dualtag_0 == 2'h0; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3612 = buf_dualtag_0 == 2'h1; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3614 = buf_dualtag_0 == 2'h2; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3616 = buf_dualtag_0 == 2'h3; // @[el2_lsu_bus_buffer.scala 118:118] wire _T_3618 = _T_3610 & buf_ldfwd[0]; // @[Mux.scala 27:72] wire _T_3619 = _T_3612 & buf_ldfwd[1]; // @[Mux.scala 27:72] wire _T_3620 = _T_3614 & buf_ldfwd[2]; // @[Mux.scala 27:72] @@ -7291,17 +7293,17 @@ module el2_lsu_bus_buffer( wire _T_3622 = _T_3618 | _T_3619; // @[Mux.scala 27:72] wire _T_3623 = _T_3622 | _T_3620; // @[Mux.scala 27:72] wire _T_3624 = _T_3623 | _T_3621; // @[Mux.scala 27:72] - wire _T_3626 = _T_3600 & _T_3624; // @[el2_lsu_bus_buffer.scala 522:101] - wire _T_3627 = _GEN_21 == 3'h4; // @[el2_lsu_bus_buffer.scala 522:167] - wire _T_3628 = _T_3626 & _T_3627; // @[el2_lsu_bus_buffer.scala 522:138] - wire _T_3629 = _T_3628 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:187] - wire _T_3630 = _T_3604 | _T_3629; // @[el2_lsu_bus_buffer.scala 522:53] - wire _T_3653 = buf_state_bus_en_0 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 529:47] - wire _T_3654 = _T_3653 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 529:62] - wire _T_3668 = ~buf_error_en_0; // @[el2_lsu_bus_buffer.scala 533:50] - wire _T_3669 = buf_state_en_0 & _T_3668; // @[el2_lsu_bus_buffer.scala 533:48] - wire _T_3681 = buf_ldfwd[0] | _T_3686[0]; // @[el2_lsu_bus_buffer.scala 536:90] - wire _T_3682 = _T_3681 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 536:118] + wire _T_3626 = _T_3600 & _T_3624; // @[el2_lsu_bus_buffer.scala 529:101] + wire _T_3627 = _GEN_21 == 3'h4; // @[el2_lsu_bus_buffer.scala 529:167] + wire _T_3628 = _T_3626 & _T_3627; // @[el2_lsu_bus_buffer.scala 529:138] + wire _T_3629 = _T_3628 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:187] + wire _T_3630 = _T_3604 | _T_3629; // @[el2_lsu_bus_buffer.scala 529:53] + wire _T_3653 = buf_state_bus_en_0 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 536:47] + wire _T_3654 = _T_3653 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 536:62] + wire _T_3668 = ~buf_error_en_0; // @[el2_lsu_bus_buffer.scala 540:50] + wire _T_3669 = buf_state_en_0 & _T_3668; // @[el2_lsu_bus_buffer.scala 540:48] + wire _T_3681 = buf_ldfwd[0] | _T_3686[0]; // @[el2_lsu_bus_buffer.scala 543:90] + wire _T_3682 = _T_3681 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 543:118] wire _GEN_29 = _T_3702 & buf_state_en_0; // @[Conditional.scala 39:67] wire _GEN_32 = _T_3694 ? 1'h0 : _T_3702; // @[Conditional.scala 39:67] wire _GEN_34 = _T_3694 ? 1'h0 : _GEN_29; // @[Conditional.scala 39:67] @@ -7319,38 +7321,38 @@ module el2_lsu_bus_buffer( wire buf_wr_en_0 = _T_3528 & buf_state_en_0; // @[Conditional.scala 40:58] wire buf_ldfwd_en_0 = _T_3528 ? 1'h0 : _GEN_68; // @[Conditional.scala 40:58] wire buf_rst_0 = _T_3528 ? 1'h0 : _GEN_74; // @[Conditional.scala 40:58] - wire _T_3765 = buf_state_en_1 & _T_3836; // @[el2_lsu_bus_buffer.scala 513:44] - wire _T_3766 = _T_3765 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 513:60] - wire _T_3768 = _T_3766 & _T_1333; // @[el2_lsu_bus_buffer.scala 513:74] - wire _T_3771 = _T_3761 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 515:67] - wire _T_3772 = _T_3771 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 515:81] - wire _T_3775 = _T_3771 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 516:82] - wire _T_3850 = bus_rsp_read_error & _T_3829; // @[el2_lsu_bus_buffer.scala 530:91] - wire _T_3852 = bus_rsp_read_error & buf_ldfwd[1]; // @[el2_lsu_bus_buffer.scala 531:31] - wire _T_3854 = _T_3852 & _T_3831; // @[el2_lsu_bus_buffer.scala 531:46] - wire _T_3855 = _T_3850 | _T_3854; // @[el2_lsu_bus_buffer.scala 530:143] - wire _T_3858 = bus_rsp_write_error & _T_3827; // @[el2_lsu_bus_buffer.scala 532:53] - wire _T_3859 = _T_3855 | _T_3858; // @[el2_lsu_bus_buffer.scala 531:88] - wire _T_3860 = _T_3761 & _T_3859; // @[el2_lsu_bus_buffer.scala 530:68] + wire _T_3765 = buf_state_en_1 & _T_3836; // @[el2_lsu_bus_buffer.scala 520:44] + wire _T_3766 = _T_3765 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 520:60] + wire _T_3768 = _T_3766 & _T_1333; // @[el2_lsu_bus_buffer.scala 520:74] + wire _T_3771 = _T_3761 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 522:67] + wire _T_3772 = _T_3771 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 522:81] + wire _T_3775 = _T_3771 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 523:82] + wire _T_3850 = bus_rsp_read_error & _T_3829; // @[el2_lsu_bus_buffer.scala 537:91] + wire _T_3852 = bus_rsp_read_error & buf_ldfwd[1]; // @[el2_lsu_bus_buffer.scala 538:31] + wire _T_3854 = _T_3852 & _T_3831; // @[el2_lsu_bus_buffer.scala 538:46] + wire _T_3855 = _T_3850 | _T_3854; // @[el2_lsu_bus_buffer.scala 537:143] + wire _T_3858 = bus_rsp_write_error & _T_3827; // @[el2_lsu_bus_buffer.scala 539:53] + wire _T_3859 = _T_3855 | _T_3858; // @[el2_lsu_bus_buffer.scala 538:88] + wire _T_3860 = _T_3761 & _T_3859; // @[el2_lsu_bus_buffer.scala 537:68] wire _GEN_122 = _T_3782 & _T_3860; // @[Conditional.scala 39:67] wire _GEN_135 = _T_3748 ? _T_3775 : _GEN_122; // @[Conditional.scala 39:67] wire _GEN_147 = _T_3744 ? 1'h0 : _GEN_135; // @[Conditional.scala 39:67] wire buf_error_en_1 = _T_3721 ? 1'h0 : _GEN_147; // @[Conditional.scala 40:58] - wire _T_3786 = buf_write[1] & _T_3592; // @[el2_lsu_bus_buffer.scala 520:71] - wire _T_3787 = io_dec_tlu_force_halt | _T_3786; // @[el2_lsu_bus_buffer.scala 520:55] - wire _T_3789 = ~buf_samedw_1; // @[el2_lsu_bus_buffer.scala 521:30] - wire _T_3790 = buf_dual_1 & _T_3789; // @[el2_lsu_bus_buffer.scala 521:28] - wire _T_3793 = _T_3790 & _T_3836; // @[el2_lsu_bus_buffer.scala 521:45] - wire [2:0] _GEN_95 = 2'h1 == buf_dualtag_1 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_96 = 2'h2 == buf_dualtag_1 ? buf_state_2 : _GEN_95; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_97 = 2'h3 == buf_dualtag_1 ? buf_state_3 : _GEN_96; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3794 = _GEN_97 != 3'h4; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3795 = _T_3793 & _T_3794; // @[el2_lsu_bus_buffer.scala 521:61] - wire _T_3797 = buf_ldfwd[1] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:31] - wire _T_3803 = buf_dualtag_1 == 2'h0; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3805 = buf_dualtag_1 == 2'h1; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3807 = buf_dualtag_1 == 2'h2; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3809 = buf_dualtag_1 == 2'h3; // @[el2_lsu_bus_buffer.scala 111:118] + wire _T_3786 = buf_write[1] & _T_3592; // @[el2_lsu_bus_buffer.scala 527:71] + wire _T_3787 = io_dec_tlu_force_halt | _T_3786; // @[el2_lsu_bus_buffer.scala 527:55] + wire _T_3789 = ~buf_samedw_1; // @[el2_lsu_bus_buffer.scala 528:30] + wire _T_3790 = buf_dual_1 & _T_3789; // @[el2_lsu_bus_buffer.scala 528:28] + wire _T_3793 = _T_3790 & _T_3836; // @[el2_lsu_bus_buffer.scala 528:45] + wire [2:0] _GEN_95 = 2'h1 == buf_dualtag_1 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_96 = 2'h2 == buf_dualtag_1 ? buf_state_2 : _GEN_95; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_97 = 2'h3 == buf_dualtag_1 ? buf_state_3 : _GEN_96; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3794 = _GEN_97 != 3'h4; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3795 = _T_3793 & _T_3794; // @[el2_lsu_bus_buffer.scala 528:61] + wire _T_3797 = buf_ldfwd[1] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:31] + wire _T_3803 = buf_dualtag_1 == 2'h0; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3805 = buf_dualtag_1 == 2'h1; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3807 = buf_dualtag_1 == 2'h2; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3809 = buf_dualtag_1 == 2'h3; // @[el2_lsu_bus_buffer.scala 118:118] wire _T_3811 = _T_3803 & buf_ldfwd[0]; // @[Mux.scala 27:72] wire _T_3812 = _T_3805 & buf_ldfwd[1]; // @[Mux.scala 27:72] wire _T_3813 = _T_3807 & buf_ldfwd[2]; // @[Mux.scala 27:72] @@ -7358,17 +7360,17 @@ module el2_lsu_bus_buffer( wire _T_3815 = _T_3811 | _T_3812; // @[Mux.scala 27:72] wire _T_3816 = _T_3815 | _T_3813; // @[Mux.scala 27:72] wire _T_3817 = _T_3816 | _T_3814; // @[Mux.scala 27:72] - wire _T_3819 = _T_3793 & _T_3817; // @[el2_lsu_bus_buffer.scala 522:101] - wire _T_3820 = _GEN_97 == 3'h4; // @[el2_lsu_bus_buffer.scala 522:167] - wire _T_3821 = _T_3819 & _T_3820; // @[el2_lsu_bus_buffer.scala 522:138] - wire _T_3822 = _T_3821 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:187] - wire _T_3823 = _T_3797 | _T_3822; // @[el2_lsu_bus_buffer.scala 522:53] - wire _T_3846 = buf_state_bus_en_1 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 529:47] - wire _T_3847 = _T_3846 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 529:62] - wire _T_3861 = ~buf_error_en_1; // @[el2_lsu_bus_buffer.scala 533:50] - wire _T_3862 = buf_state_en_1 & _T_3861; // @[el2_lsu_bus_buffer.scala 533:48] - wire _T_3874 = buf_ldfwd[1] | _T_3879[0]; // @[el2_lsu_bus_buffer.scala 536:90] - wire _T_3875 = _T_3874 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 536:118] + wire _T_3819 = _T_3793 & _T_3817; // @[el2_lsu_bus_buffer.scala 529:101] + wire _T_3820 = _GEN_97 == 3'h4; // @[el2_lsu_bus_buffer.scala 529:167] + wire _T_3821 = _T_3819 & _T_3820; // @[el2_lsu_bus_buffer.scala 529:138] + wire _T_3822 = _T_3821 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:187] + wire _T_3823 = _T_3797 | _T_3822; // @[el2_lsu_bus_buffer.scala 529:53] + wire _T_3846 = buf_state_bus_en_1 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 536:47] + wire _T_3847 = _T_3846 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 536:62] + wire _T_3861 = ~buf_error_en_1; // @[el2_lsu_bus_buffer.scala 540:50] + wire _T_3862 = buf_state_en_1 & _T_3861; // @[el2_lsu_bus_buffer.scala 540:48] + wire _T_3874 = buf_ldfwd[1] | _T_3879[0]; // @[el2_lsu_bus_buffer.scala 543:90] + wire _T_3875 = _T_3874 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 543:118] wire _GEN_105 = _T_3895 & buf_state_en_1; // @[Conditional.scala 39:67] wire _GEN_108 = _T_3887 ? 1'h0 : _T_3895; // @[Conditional.scala 39:67] wire _GEN_110 = _T_3887 ? 1'h0 : _GEN_105; // @[Conditional.scala 39:67] @@ -7386,38 +7388,38 @@ module el2_lsu_bus_buffer( wire buf_wr_en_1 = _T_3721 & buf_state_en_1; // @[Conditional.scala 40:58] wire buf_ldfwd_en_1 = _T_3721 ? 1'h0 : _GEN_144; // @[Conditional.scala 40:58] wire buf_rst_1 = _T_3721 ? 1'h0 : _GEN_150; // @[Conditional.scala 40:58] - wire _T_3958 = buf_state_en_2 & _T_4029; // @[el2_lsu_bus_buffer.scala 513:44] - wire _T_3959 = _T_3958 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 513:60] - wire _T_3961 = _T_3959 & _T_1333; // @[el2_lsu_bus_buffer.scala 513:74] - wire _T_3964 = _T_3954 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 515:67] - wire _T_3965 = _T_3964 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 515:81] - wire _T_3968 = _T_3964 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 516:82] - wire _T_4043 = bus_rsp_read_error & _T_4022; // @[el2_lsu_bus_buffer.scala 530:91] - wire _T_4045 = bus_rsp_read_error & buf_ldfwd[2]; // @[el2_lsu_bus_buffer.scala 531:31] - wire _T_4047 = _T_4045 & _T_4024; // @[el2_lsu_bus_buffer.scala 531:46] - wire _T_4048 = _T_4043 | _T_4047; // @[el2_lsu_bus_buffer.scala 530:143] - wire _T_4051 = bus_rsp_write_error & _T_4020; // @[el2_lsu_bus_buffer.scala 532:53] - wire _T_4052 = _T_4048 | _T_4051; // @[el2_lsu_bus_buffer.scala 531:88] - wire _T_4053 = _T_3954 & _T_4052; // @[el2_lsu_bus_buffer.scala 530:68] + wire _T_3958 = buf_state_en_2 & _T_4029; // @[el2_lsu_bus_buffer.scala 520:44] + wire _T_3959 = _T_3958 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 520:60] + wire _T_3961 = _T_3959 & _T_1333; // @[el2_lsu_bus_buffer.scala 520:74] + wire _T_3964 = _T_3954 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 522:67] + wire _T_3965 = _T_3964 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 522:81] + wire _T_3968 = _T_3964 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 523:82] + wire _T_4043 = bus_rsp_read_error & _T_4022; // @[el2_lsu_bus_buffer.scala 537:91] + wire _T_4045 = bus_rsp_read_error & buf_ldfwd[2]; // @[el2_lsu_bus_buffer.scala 538:31] + wire _T_4047 = _T_4045 & _T_4024; // @[el2_lsu_bus_buffer.scala 538:46] + wire _T_4048 = _T_4043 | _T_4047; // @[el2_lsu_bus_buffer.scala 537:143] + wire _T_4051 = bus_rsp_write_error & _T_4020; // @[el2_lsu_bus_buffer.scala 539:53] + wire _T_4052 = _T_4048 | _T_4051; // @[el2_lsu_bus_buffer.scala 538:88] + wire _T_4053 = _T_3954 & _T_4052; // @[el2_lsu_bus_buffer.scala 537:68] wire _GEN_198 = _T_3975 & _T_4053; // @[Conditional.scala 39:67] wire _GEN_211 = _T_3941 ? _T_3968 : _GEN_198; // @[Conditional.scala 39:67] wire _GEN_223 = _T_3937 ? 1'h0 : _GEN_211; // @[Conditional.scala 39:67] wire buf_error_en_2 = _T_3914 ? 1'h0 : _GEN_223; // @[Conditional.scala 40:58] - wire _T_3979 = buf_write[2] & _T_3592; // @[el2_lsu_bus_buffer.scala 520:71] - wire _T_3980 = io_dec_tlu_force_halt | _T_3979; // @[el2_lsu_bus_buffer.scala 520:55] - wire _T_3982 = ~buf_samedw_2; // @[el2_lsu_bus_buffer.scala 521:30] - wire _T_3983 = buf_dual_2 & _T_3982; // @[el2_lsu_bus_buffer.scala 521:28] - wire _T_3986 = _T_3983 & _T_4029; // @[el2_lsu_bus_buffer.scala 521:45] - wire [2:0] _GEN_171 = 2'h1 == buf_dualtag_2 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_172 = 2'h2 == buf_dualtag_2 ? buf_state_2 : _GEN_171; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_173 = 2'h3 == buf_dualtag_2 ? buf_state_3 : _GEN_172; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3987 = _GEN_173 != 3'h4; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_3988 = _T_3986 & _T_3987; // @[el2_lsu_bus_buffer.scala 521:61] - wire _T_3990 = buf_ldfwd[2] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:31] - wire _T_3996 = buf_dualtag_2 == 2'h0; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_3998 = buf_dualtag_2 == 2'h1; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_4000 = buf_dualtag_2 == 2'h2; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_4002 = buf_dualtag_2 == 2'h3; // @[el2_lsu_bus_buffer.scala 111:118] + wire _T_3979 = buf_write[2] & _T_3592; // @[el2_lsu_bus_buffer.scala 527:71] + wire _T_3980 = io_dec_tlu_force_halt | _T_3979; // @[el2_lsu_bus_buffer.scala 527:55] + wire _T_3982 = ~buf_samedw_2; // @[el2_lsu_bus_buffer.scala 528:30] + wire _T_3983 = buf_dual_2 & _T_3982; // @[el2_lsu_bus_buffer.scala 528:28] + wire _T_3986 = _T_3983 & _T_4029; // @[el2_lsu_bus_buffer.scala 528:45] + wire [2:0] _GEN_171 = 2'h1 == buf_dualtag_2 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_172 = 2'h2 == buf_dualtag_2 ? buf_state_2 : _GEN_171; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_173 = 2'h3 == buf_dualtag_2 ? buf_state_3 : _GEN_172; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3987 = _GEN_173 != 3'h4; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_3988 = _T_3986 & _T_3987; // @[el2_lsu_bus_buffer.scala 528:61] + wire _T_3990 = buf_ldfwd[2] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:31] + wire _T_3996 = buf_dualtag_2 == 2'h0; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_3998 = buf_dualtag_2 == 2'h1; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_4000 = buf_dualtag_2 == 2'h2; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_4002 = buf_dualtag_2 == 2'h3; // @[el2_lsu_bus_buffer.scala 118:118] wire _T_4004 = _T_3996 & buf_ldfwd[0]; // @[Mux.scala 27:72] wire _T_4005 = _T_3998 & buf_ldfwd[1]; // @[Mux.scala 27:72] wire _T_4006 = _T_4000 & buf_ldfwd[2]; // @[Mux.scala 27:72] @@ -7425,17 +7427,17 @@ module el2_lsu_bus_buffer( wire _T_4008 = _T_4004 | _T_4005; // @[Mux.scala 27:72] wire _T_4009 = _T_4008 | _T_4006; // @[Mux.scala 27:72] wire _T_4010 = _T_4009 | _T_4007; // @[Mux.scala 27:72] - wire _T_4012 = _T_3986 & _T_4010; // @[el2_lsu_bus_buffer.scala 522:101] - wire _T_4013 = _GEN_173 == 3'h4; // @[el2_lsu_bus_buffer.scala 522:167] - wire _T_4014 = _T_4012 & _T_4013; // @[el2_lsu_bus_buffer.scala 522:138] - wire _T_4015 = _T_4014 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:187] - wire _T_4016 = _T_3990 | _T_4015; // @[el2_lsu_bus_buffer.scala 522:53] - wire _T_4039 = buf_state_bus_en_2 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 529:47] - wire _T_4040 = _T_4039 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 529:62] - wire _T_4054 = ~buf_error_en_2; // @[el2_lsu_bus_buffer.scala 533:50] - wire _T_4055 = buf_state_en_2 & _T_4054; // @[el2_lsu_bus_buffer.scala 533:48] - wire _T_4067 = buf_ldfwd[2] | _T_4072[0]; // @[el2_lsu_bus_buffer.scala 536:90] - wire _T_4068 = _T_4067 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 536:118] + wire _T_4012 = _T_3986 & _T_4010; // @[el2_lsu_bus_buffer.scala 529:101] + wire _T_4013 = _GEN_173 == 3'h4; // @[el2_lsu_bus_buffer.scala 529:167] + wire _T_4014 = _T_4012 & _T_4013; // @[el2_lsu_bus_buffer.scala 529:138] + wire _T_4015 = _T_4014 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:187] + wire _T_4016 = _T_3990 | _T_4015; // @[el2_lsu_bus_buffer.scala 529:53] + wire _T_4039 = buf_state_bus_en_2 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 536:47] + wire _T_4040 = _T_4039 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 536:62] + wire _T_4054 = ~buf_error_en_2; // @[el2_lsu_bus_buffer.scala 540:50] + wire _T_4055 = buf_state_en_2 & _T_4054; // @[el2_lsu_bus_buffer.scala 540:48] + wire _T_4067 = buf_ldfwd[2] | _T_4072[0]; // @[el2_lsu_bus_buffer.scala 543:90] + wire _T_4068 = _T_4067 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 543:118] wire _GEN_181 = _T_4088 & buf_state_en_2; // @[Conditional.scala 39:67] wire _GEN_184 = _T_4080 ? 1'h0 : _T_4088; // @[Conditional.scala 39:67] wire _GEN_186 = _T_4080 ? 1'h0 : _GEN_181; // @[Conditional.scala 39:67] @@ -7453,38 +7455,38 @@ module el2_lsu_bus_buffer( wire buf_wr_en_2 = _T_3914 & buf_state_en_2; // @[Conditional.scala 40:58] wire buf_ldfwd_en_2 = _T_3914 ? 1'h0 : _GEN_220; // @[Conditional.scala 40:58] wire buf_rst_2 = _T_3914 ? 1'h0 : _GEN_226; // @[Conditional.scala 40:58] - wire _T_4151 = buf_state_en_3 & _T_4222; // @[el2_lsu_bus_buffer.scala 513:44] - wire _T_4152 = _T_4151 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 513:60] - wire _T_4154 = _T_4152 & _T_1333; // @[el2_lsu_bus_buffer.scala 513:74] - wire _T_4157 = _T_4147 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 515:67] - wire _T_4158 = _T_4157 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 515:81] - wire _T_4161 = _T_4157 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 516:82] - wire _T_4236 = bus_rsp_read_error & _T_4215; // @[el2_lsu_bus_buffer.scala 530:91] - wire _T_4238 = bus_rsp_read_error & buf_ldfwd[3]; // @[el2_lsu_bus_buffer.scala 531:31] - wire _T_4240 = _T_4238 & _T_4217; // @[el2_lsu_bus_buffer.scala 531:46] - wire _T_4241 = _T_4236 | _T_4240; // @[el2_lsu_bus_buffer.scala 530:143] - wire _T_4244 = bus_rsp_write_error & _T_4213; // @[el2_lsu_bus_buffer.scala 532:53] - wire _T_4245 = _T_4241 | _T_4244; // @[el2_lsu_bus_buffer.scala 531:88] - wire _T_4246 = _T_4147 & _T_4245; // @[el2_lsu_bus_buffer.scala 530:68] + wire _T_4151 = buf_state_en_3 & _T_4222; // @[el2_lsu_bus_buffer.scala 520:44] + wire _T_4152 = _T_4151 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 520:60] + wire _T_4154 = _T_4152 & _T_1333; // @[el2_lsu_bus_buffer.scala 520:74] + wire _T_4157 = _T_4147 & obuf_nosend; // @[el2_lsu_bus_buffer.scala 522:67] + wire _T_4158 = _T_4157 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 522:81] + wire _T_4161 = _T_4157 & bus_rsp_read_error; // @[el2_lsu_bus_buffer.scala 523:82] + wire _T_4236 = bus_rsp_read_error & _T_4215; // @[el2_lsu_bus_buffer.scala 537:91] + wire _T_4238 = bus_rsp_read_error & buf_ldfwd[3]; // @[el2_lsu_bus_buffer.scala 538:31] + wire _T_4240 = _T_4238 & _T_4217; // @[el2_lsu_bus_buffer.scala 538:46] + wire _T_4241 = _T_4236 | _T_4240; // @[el2_lsu_bus_buffer.scala 537:143] + wire _T_4244 = bus_rsp_write_error & _T_4213; // @[el2_lsu_bus_buffer.scala 539:53] + wire _T_4245 = _T_4241 | _T_4244; // @[el2_lsu_bus_buffer.scala 538:88] + wire _T_4246 = _T_4147 & _T_4245; // @[el2_lsu_bus_buffer.scala 537:68] wire _GEN_274 = _T_4168 & _T_4246; // @[Conditional.scala 39:67] wire _GEN_287 = _T_4134 ? _T_4161 : _GEN_274; // @[Conditional.scala 39:67] wire _GEN_299 = _T_4130 ? 1'h0 : _GEN_287; // @[Conditional.scala 39:67] wire buf_error_en_3 = _T_4107 ? 1'h0 : _GEN_299; // @[Conditional.scala 40:58] - wire _T_4172 = buf_write[3] & _T_3592; // @[el2_lsu_bus_buffer.scala 520:71] - wire _T_4173 = io_dec_tlu_force_halt | _T_4172; // @[el2_lsu_bus_buffer.scala 520:55] - wire _T_4175 = ~buf_samedw_3; // @[el2_lsu_bus_buffer.scala 521:30] - wire _T_4176 = buf_dual_3 & _T_4175; // @[el2_lsu_bus_buffer.scala 521:28] - wire _T_4179 = _T_4176 & _T_4222; // @[el2_lsu_bus_buffer.scala 521:45] - wire [2:0] _GEN_247 = 2'h1 == buf_dualtag_3 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_248 = 2'h2 == buf_dualtag_3 ? buf_state_2 : _GEN_247; // @[el2_lsu_bus_buffer.scala 521:90] - wire [2:0] _GEN_249 = 2'h3 == buf_dualtag_3 ? buf_state_3 : _GEN_248; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_4180 = _GEN_249 != 3'h4; // @[el2_lsu_bus_buffer.scala 521:90] - wire _T_4181 = _T_4179 & _T_4180; // @[el2_lsu_bus_buffer.scala 521:61] - wire _T_4183 = buf_ldfwd[3] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:31] - wire _T_4189 = buf_dualtag_3 == 2'h0; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_4191 = buf_dualtag_3 == 2'h1; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_4193 = buf_dualtag_3 == 2'h2; // @[el2_lsu_bus_buffer.scala 111:118] - wire _T_4195 = buf_dualtag_3 == 2'h3; // @[el2_lsu_bus_buffer.scala 111:118] + wire _T_4172 = buf_write[3] & _T_3592; // @[el2_lsu_bus_buffer.scala 527:71] + wire _T_4173 = io_dec_tlu_force_halt | _T_4172; // @[el2_lsu_bus_buffer.scala 527:55] + wire _T_4175 = ~buf_samedw_3; // @[el2_lsu_bus_buffer.scala 528:30] + wire _T_4176 = buf_dual_3 & _T_4175; // @[el2_lsu_bus_buffer.scala 528:28] + wire _T_4179 = _T_4176 & _T_4222; // @[el2_lsu_bus_buffer.scala 528:45] + wire [2:0] _GEN_247 = 2'h1 == buf_dualtag_3 ? buf_state_1 : buf_state_0; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_248 = 2'h2 == buf_dualtag_3 ? buf_state_2 : _GEN_247; // @[el2_lsu_bus_buffer.scala 528:90] + wire [2:0] _GEN_249 = 2'h3 == buf_dualtag_3 ? buf_state_3 : _GEN_248; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_4180 = _GEN_249 != 3'h4; // @[el2_lsu_bus_buffer.scala 528:90] + wire _T_4181 = _T_4179 & _T_4180; // @[el2_lsu_bus_buffer.scala 528:61] + wire _T_4183 = buf_ldfwd[3] | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:31] + wire _T_4189 = buf_dualtag_3 == 2'h0; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_4191 = buf_dualtag_3 == 2'h1; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_4193 = buf_dualtag_3 == 2'h2; // @[el2_lsu_bus_buffer.scala 118:118] + wire _T_4195 = buf_dualtag_3 == 2'h3; // @[el2_lsu_bus_buffer.scala 118:118] wire _T_4197 = _T_4189 & buf_ldfwd[0]; // @[Mux.scala 27:72] wire _T_4198 = _T_4191 & buf_ldfwd[1]; // @[Mux.scala 27:72] wire _T_4199 = _T_4193 & buf_ldfwd[2]; // @[Mux.scala 27:72] @@ -7492,17 +7494,17 @@ module el2_lsu_bus_buffer( wire _T_4201 = _T_4197 | _T_4198; // @[Mux.scala 27:72] wire _T_4202 = _T_4201 | _T_4199; // @[Mux.scala 27:72] wire _T_4203 = _T_4202 | _T_4200; // @[Mux.scala 27:72] - wire _T_4205 = _T_4179 & _T_4203; // @[el2_lsu_bus_buffer.scala 522:101] - wire _T_4206 = _GEN_249 == 3'h4; // @[el2_lsu_bus_buffer.scala 522:167] - wire _T_4207 = _T_4205 & _T_4206; // @[el2_lsu_bus_buffer.scala 522:138] - wire _T_4208 = _T_4207 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 522:187] - wire _T_4209 = _T_4183 | _T_4208; // @[el2_lsu_bus_buffer.scala 522:53] - wire _T_4232 = buf_state_bus_en_3 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 529:47] - wire _T_4233 = _T_4232 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 529:62] - wire _T_4247 = ~buf_error_en_3; // @[el2_lsu_bus_buffer.scala 533:50] - wire _T_4248 = buf_state_en_3 & _T_4247; // @[el2_lsu_bus_buffer.scala 533:48] - wire _T_4260 = buf_ldfwd[3] | _T_4265[0]; // @[el2_lsu_bus_buffer.scala 536:90] - wire _T_4261 = _T_4260 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 536:118] + wire _T_4205 = _T_4179 & _T_4203; // @[el2_lsu_bus_buffer.scala 529:101] + wire _T_4206 = _GEN_249 == 3'h4; // @[el2_lsu_bus_buffer.scala 529:167] + wire _T_4207 = _T_4205 & _T_4206; // @[el2_lsu_bus_buffer.scala 529:138] + wire _T_4208 = _T_4207 & any_done_wait_state; // @[el2_lsu_bus_buffer.scala 529:187] + wire _T_4209 = _T_4183 | _T_4208; // @[el2_lsu_bus_buffer.scala 529:53] + wire _T_4232 = buf_state_bus_en_3 & bus_rsp_read; // @[el2_lsu_bus_buffer.scala 536:47] + wire _T_4233 = _T_4232 & io_lsu_bus_clk_en; // @[el2_lsu_bus_buffer.scala 536:62] + wire _T_4247 = ~buf_error_en_3; // @[el2_lsu_bus_buffer.scala 540:50] + wire _T_4248 = buf_state_en_3 & _T_4247; // @[el2_lsu_bus_buffer.scala 540:48] + wire _T_4260 = buf_ldfwd[3] | _T_4265[0]; // @[el2_lsu_bus_buffer.scala 543:90] + wire _T_4261 = _T_4260 | any_done_wait_state; // @[el2_lsu_bus_buffer.scala 543:118] wire _GEN_257 = _T_4281 & buf_state_en_3; // @[Conditional.scala 39:67] wire _GEN_260 = _T_4273 ? 1'h0 : _T_4281; // @[Conditional.scala 39:67] wire _GEN_262 = _T_4273 ? 1'h0 : _GEN_257; // @[Conditional.scala 39:67] @@ -7525,51 +7527,51 @@ module el2_lsu_bus_buffer( reg _T_4342; // @[Reg.scala 27:20] reg _T_4345; // @[Reg.scala 27:20] wire [3:0] buf_unsign = {_T_4345,_T_4342,_T_4339,_T_4336}; // @[Cat.scala 29:58] - reg _T_4411; // @[el2_lsu_bus_buffer.scala 572:80] - reg _T_4406; // @[el2_lsu_bus_buffer.scala 572:80] - reg _T_4401; // @[el2_lsu_bus_buffer.scala 572:80] - reg _T_4396; // @[el2_lsu_bus_buffer.scala 572:80] + reg _T_4411; // @[el2_lsu_bus_buffer.scala 579:80] + reg _T_4406; // @[el2_lsu_bus_buffer.scala 579:80] + reg _T_4401; // @[el2_lsu_bus_buffer.scala 579:80] + reg _T_4396; // @[el2_lsu_bus_buffer.scala 579:80] wire [3:0] buf_error = {_T_4411,_T_4406,_T_4401,_T_4396}; // @[Cat.scala 29:58] - wire _T_4393 = buf_error_en_0 | buf_error[0]; // @[el2_lsu_bus_buffer.scala 572:84] - wire _T_4394 = ~buf_rst_0; // @[el2_lsu_bus_buffer.scala 572:126] - wire _T_4398 = buf_error_en_1 | buf_error[1]; // @[el2_lsu_bus_buffer.scala 572:84] - wire _T_4399 = ~buf_rst_1; // @[el2_lsu_bus_buffer.scala 572:126] - wire _T_4403 = buf_error_en_2 | buf_error[2]; // @[el2_lsu_bus_buffer.scala 572:84] - wire _T_4404 = ~buf_rst_2; // @[el2_lsu_bus_buffer.scala 572:126] - wire _T_4408 = buf_error_en_3 | buf_error[3]; // @[el2_lsu_bus_buffer.scala 572:84] - wire _T_4409 = ~buf_rst_3; // @[el2_lsu_bus_buffer.scala 572:126] + wire _T_4393 = buf_error_en_0 | buf_error[0]; // @[el2_lsu_bus_buffer.scala 579:84] + wire _T_4394 = ~buf_rst_0; // @[el2_lsu_bus_buffer.scala 579:126] + wire _T_4398 = buf_error_en_1 | buf_error[1]; // @[el2_lsu_bus_buffer.scala 579:84] + wire _T_4399 = ~buf_rst_1; // @[el2_lsu_bus_buffer.scala 579:126] + wire _T_4403 = buf_error_en_2 | buf_error[2]; // @[el2_lsu_bus_buffer.scala 579:84] + wire _T_4404 = ~buf_rst_2; // @[el2_lsu_bus_buffer.scala 579:126] + wire _T_4408 = buf_error_en_3 | buf_error[3]; // @[el2_lsu_bus_buffer.scala 579:84] + wire _T_4409 = ~buf_rst_3; // @[el2_lsu_bus_buffer.scala 579:126] wire [1:0] _T_4415 = {io_lsu_busreq_m,1'h0}; // @[Cat.scala 29:58] - wire [1:0] _T_4416 = io_ldst_dual_m ? _T_4415 : {{1'd0}, io_lsu_busreq_m}; // @[el2_lsu_bus_buffer.scala 575:28] + wire [1:0] _T_4416 = io_ldst_dual_m ? _T_4415 : {{1'd0}, io_lsu_busreq_m}; // @[el2_lsu_bus_buffer.scala 582:28] wire [1:0] _T_4417 = {io_lsu_busreq_r,1'h0}; // @[Cat.scala 29:58] - wire [1:0] _T_4418 = io_ldst_dual_r ? _T_4417 : {{1'd0}, io_lsu_busreq_r}; // @[el2_lsu_bus_buffer.scala 575:94] - wire [2:0] _T_4419 = _T_4416 + _T_4418; // @[el2_lsu_bus_buffer.scala 575:88] - wire [2:0] _GEN_388 = {{2'd0}, ibuf_valid}; // @[el2_lsu_bus_buffer.scala 575:154] - wire [3:0] _T_4420 = _T_4419 + _GEN_388; // @[el2_lsu_bus_buffer.scala 575:154] - wire [1:0] _T_4425 = _T_5 + _T_12; // @[el2_lsu_bus_buffer.scala 575:217] - wire [1:0] _GEN_389 = {{1'd0}, _T_19}; // @[el2_lsu_bus_buffer.scala 575:217] - wire [2:0] _T_4426 = _T_4425 + _GEN_389; // @[el2_lsu_bus_buffer.scala 575:217] - wire [2:0] _GEN_390 = {{2'd0}, _T_26}; // @[el2_lsu_bus_buffer.scala 575:217] - wire [3:0] _T_4427 = _T_4426 + _GEN_390; // @[el2_lsu_bus_buffer.scala 575:217] - wire [3:0] buf_numvld_any = _T_4420 + _T_4427; // @[el2_lsu_bus_buffer.scala 575:169] - wire _T_4498 = io_ldst_dual_d & io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_buffer.scala 581:52] - wire _T_4499 = buf_numvld_any >= 4'h3; // @[el2_lsu_bus_buffer.scala 581:92] - wire _T_4500 = buf_numvld_any == 4'h4; // @[el2_lsu_bus_buffer.scala 581:121] - wire _T_4502 = |buf_state_0; // @[el2_lsu_bus_buffer.scala 582:52] - wire _T_4503 = |buf_state_1; // @[el2_lsu_bus_buffer.scala 582:52] - wire _T_4504 = |buf_state_2; // @[el2_lsu_bus_buffer.scala 582:52] - wire _T_4505 = |buf_state_3; // @[el2_lsu_bus_buffer.scala 582:52] - wire _T_4506 = _T_4502 | _T_4503; // @[el2_lsu_bus_buffer.scala 582:65] - wire _T_4507 = _T_4506 | _T_4504; // @[el2_lsu_bus_buffer.scala 582:65] - wire _T_4508 = _T_4507 | _T_4505; // @[el2_lsu_bus_buffer.scala 582:65] - wire _T_4509 = ~_T_4508; // @[el2_lsu_bus_buffer.scala 582:34] - wire _T_4511 = _T_4509 & _T_852; // @[el2_lsu_bus_buffer.scala 582:70] - wire _T_4514 = io_lsu_busreq_m & io_lsu_pkt_m_valid; // @[el2_lsu_bus_buffer.scala 584:51] - wire _T_4515 = _T_4514 & io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_buffer.scala 584:72] - wire _T_4516 = ~io_flush_m_up; // @[el2_lsu_bus_buffer.scala 584:99] - wire _T_4517 = _T_4515 & _T_4516; // @[el2_lsu_bus_buffer.scala 584:97] - wire _T_4518 = ~io_ld_full_hit_m; // @[el2_lsu_bus_buffer.scala 584:116] - wire _T_4520 = ~io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 587:61] - reg lsu_nonblock_load_valid_r; // @[el2_lsu_bus_buffer.scala 672:66] + wire [1:0] _T_4418 = io_ldst_dual_r ? _T_4417 : {{1'd0}, io_lsu_busreq_r}; // @[el2_lsu_bus_buffer.scala 582:94] + wire [2:0] _T_4419 = _T_4416 + _T_4418; // @[el2_lsu_bus_buffer.scala 582:88] + wire [2:0] _GEN_388 = {{2'd0}, ibuf_valid}; // @[el2_lsu_bus_buffer.scala 582:154] + wire [3:0] _T_4420 = _T_4419 + _GEN_388; // @[el2_lsu_bus_buffer.scala 582:154] + wire [1:0] _T_4425 = _T_5 + _T_12; // @[el2_lsu_bus_buffer.scala 582:217] + wire [1:0] _GEN_389 = {{1'd0}, _T_19}; // @[el2_lsu_bus_buffer.scala 582:217] + wire [2:0] _T_4426 = _T_4425 + _GEN_389; // @[el2_lsu_bus_buffer.scala 582:217] + wire [2:0] _GEN_390 = {{2'd0}, _T_26}; // @[el2_lsu_bus_buffer.scala 582:217] + wire [3:0] _T_4427 = _T_4426 + _GEN_390; // @[el2_lsu_bus_buffer.scala 582:217] + wire [3:0] buf_numvld_any = _T_4420 + _T_4427; // @[el2_lsu_bus_buffer.scala 582:169] + wire _T_4498 = io_ldst_dual_d & io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_buffer.scala 588:52] + wire _T_4499 = buf_numvld_any >= 4'h3; // @[el2_lsu_bus_buffer.scala 588:92] + wire _T_4500 = buf_numvld_any == 4'h4; // @[el2_lsu_bus_buffer.scala 588:121] + wire _T_4502 = |buf_state_0; // @[el2_lsu_bus_buffer.scala 589:52] + wire _T_4503 = |buf_state_1; // @[el2_lsu_bus_buffer.scala 589:52] + wire _T_4504 = |buf_state_2; // @[el2_lsu_bus_buffer.scala 589:52] + wire _T_4505 = |buf_state_3; // @[el2_lsu_bus_buffer.scala 589:52] + wire _T_4506 = _T_4502 | _T_4503; // @[el2_lsu_bus_buffer.scala 589:65] + wire _T_4507 = _T_4506 | _T_4504; // @[el2_lsu_bus_buffer.scala 589:65] + wire _T_4508 = _T_4507 | _T_4505; // @[el2_lsu_bus_buffer.scala 589:65] + wire _T_4509 = ~_T_4508; // @[el2_lsu_bus_buffer.scala 589:34] + wire _T_4511 = _T_4509 & _T_852; // @[el2_lsu_bus_buffer.scala 589:70] + wire _T_4514 = io_lsu_busreq_m & io_lsu_pkt_m_valid; // @[el2_lsu_bus_buffer.scala 591:51] + wire _T_4515 = _T_4514 & io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_buffer.scala 591:72] + wire _T_4516 = ~io_flush_m_up; // @[el2_lsu_bus_buffer.scala 591:99] + wire _T_4517 = _T_4515 & _T_4516; // @[el2_lsu_bus_buffer.scala 591:97] + wire _T_4518 = ~io_ld_full_hit_m; // @[el2_lsu_bus_buffer.scala 591:116] + wire _T_4520 = ~io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 594:61] + reg lsu_nonblock_load_valid_r; // @[el2_lsu_bus_buffer.scala 679:66] wire _T_4538 = _T_2799 & _T_3643; // @[Mux.scala 27:72] wire _T_4539 = _T_2821 & _T_3836; // @[Mux.scala 27:72] wire _T_4540 = _T_2843 & _T_4029; // @[Mux.scala 27:72] @@ -7577,32 +7579,32 @@ module el2_lsu_bus_buffer( wire _T_4542 = _T_4538 | _T_4539; // @[Mux.scala 27:72] wire _T_4543 = _T_4542 | _T_4540; // @[Mux.scala 27:72] wire lsu_nonblock_load_data_ready = _T_4543 | _T_4541; // @[Mux.scala 27:72] - wire _T_4549 = buf_error[0] & _T_3643; // @[el2_lsu_bus_buffer.scala 590:108] - wire _T_4554 = buf_error[1] & _T_3836; // @[el2_lsu_bus_buffer.scala 590:108] - wire _T_4559 = buf_error[2] & _T_4029; // @[el2_lsu_bus_buffer.scala 590:108] - wire _T_4564 = buf_error[3] & _T_4222; // @[el2_lsu_bus_buffer.scala 590:108] + wire _T_4549 = buf_error[0] & _T_3643; // @[el2_lsu_bus_buffer.scala 597:108] + wire _T_4554 = buf_error[1] & _T_3836; // @[el2_lsu_bus_buffer.scala 597:108] + wire _T_4559 = buf_error[2] & _T_4029; // @[el2_lsu_bus_buffer.scala 597:108] + wire _T_4564 = buf_error[3] & _T_4222; // @[el2_lsu_bus_buffer.scala 597:108] wire _T_4565 = _T_2799 & _T_4549; // @[Mux.scala 27:72] wire _T_4566 = _T_2821 & _T_4554; // @[Mux.scala 27:72] wire _T_4567 = _T_2843 & _T_4559; // @[Mux.scala 27:72] wire _T_4568 = _T_2865 & _T_4564; // @[Mux.scala 27:72] wire _T_4569 = _T_4565 | _T_4566; // @[Mux.scala 27:72] wire _T_4570 = _T_4569 | _T_4567; // @[Mux.scala 27:72] - wire _T_4577 = ~buf_dual_0; // @[el2_lsu_bus_buffer.scala 591:109] - wire _T_4578 = ~buf_dualhi_0; // @[el2_lsu_bus_buffer.scala 591:124] - wire _T_4579 = _T_4577 | _T_4578; // @[el2_lsu_bus_buffer.scala 591:122] - wire _T_4580 = _T_4538 & _T_4579; // @[el2_lsu_bus_buffer.scala 591:106] - wire _T_4585 = ~buf_dual_1; // @[el2_lsu_bus_buffer.scala 591:109] - wire _T_4586 = ~buf_dualhi_1; // @[el2_lsu_bus_buffer.scala 591:124] - wire _T_4587 = _T_4585 | _T_4586; // @[el2_lsu_bus_buffer.scala 591:122] - wire _T_4588 = _T_4539 & _T_4587; // @[el2_lsu_bus_buffer.scala 591:106] - wire _T_4593 = ~buf_dual_2; // @[el2_lsu_bus_buffer.scala 591:109] - wire _T_4594 = ~buf_dualhi_2; // @[el2_lsu_bus_buffer.scala 591:124] - wire _T_4595 = _T_4593 | _T_4594; // @[el2_lsu_bus_buffer.scala 591:122] - wire _T_4596 = _T_4540 & _T_4595; // @[el2_lsu_bus_buffer.scala 591:106] - wire _T_4601 = ~buf_dual_3; // @[el2_lsu_bus_buffer.scala 591:109] - wire _T_4602 = ~buf_dualhi_3; // @[el2_lsu_bus_buffer.scala 591:124] - wire _T_4603 = _T_4601 | _T_4602; // @[el2_lsu_bus_buffer.scala 591:122] - wire _T_4604 = _T_4541 & _T_4603; // @[el2_lsu_bus_buffer.scala 591:106] + wire _T_4577 = ~buf_dual_0; // @[el2_lsu_bus_buffer.scala 598:109] + wire _T_4578 = ~buf_dualhi_0; // @[el2_lsu_bus_buffer.scala 598:124] + wire _T_4579 = _T_4577 | _T_4578; // @[el2_lsu_bus_buffer.scala 598:122] + wire _T_4580 = _T_4538 & _T_4579; // @[el2_lsu_bus_buffer.scala 598:106] + wire _T_4585 = ~buf_dual_1; // @[el2_lsu_bus_buffer.scala 598:109] + wire _T_4586 = ~buf_dualhi_1; // @[el2_lsu_bus_buffer.scala 598:124] + wire _T_4587 = _T_4585 | _T_4586; // @[el2_lsu_bus_buffer.scala 598:122] + wire _T_4588 = _T_4539 & _T_4587; // @[el2_lsu_bus_buffer.scala 598:106] + wire _T_4593 = ~buf_dual_2; // @[el2_lsu_bus_buffer.scala 598:109] + wire _T_4594 = ~buf_dualhi_2; // @[el2_lsu_bus_buffer.scala 598:124] + wire _T_4595 = _T_4593 | _T_4594; // @[el2_lsu_bus_buffer.scala 598:122] + wire _T_4596 = _T_4540 & _T_4595; // @[el2_lsu_bus_buffer.scala 598:106] + wire _T_4601 = ~buf_dual_3; // @[el2_lsu_bus_buffer.scala 598:109] + wire _T_4602 = ~buf_dualhi_3; // @[el2_lsu_bus_buffer.scala 598:124] + wire _T_4603 = _T_4601 | _T_4602; // @[el2_lsu_bus_buffer.scala 598:122] + wire _T_4604 = _T_4541 & _T_4603; // @[el2_lsu_bus_buffer.scala 598:106] wire [1:0] _T_4607 = _T_4596 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_4608 = _T_4604 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_391 = {{1'd0}, _T_4588}; // @[Mux.scala 27:72] @@ -7614,10 +7616,10 @@ module el2_lsu_bus_buffer( wire [31:0] _T_4649 = _T_4645 | _T_4646; // @[Mux.scala 27:72] wire [31:0] _T_4650 = _T_4649 | _T_4647; // @[Mux.scala 27:72] wire [31:0] lsu_nonblock_load_data_lo = _T_4650 | _T_4648; // @[Mux.scala 27:72] - wire _T_4657 = _T_4538 & _T_3641; // @[el2_lsu_bus_buffer.scala 593:105] - wire _T_4663 = _T_4539 & _T_3834; // @[el2_lsu_bus_buffer.scala 593:105] - wire _T_4669 = _T_4540 & _T_4027; // @[el2_lsu_bus_buffer.scala 593:105] - wire _T_4675 = _T_4541 & _T_4220; // @[el2_lsu_bus_buffer.scala 593:105] + wire _T_4657 = _T_4538 & _T_3641; // @[el2_lsu_bus_buffer.scala 600:105] + wire _T_4663 = _T_4539 & _T_3834; // @[el2_lsu_bus_buffer.scala 600:105] + wire _T_4669 = _T_4540 & _T_4027; // @[el2_lsu_bus_buffer.scala 600:105] + wire _T_4675 = _T_4541 & _T_4220; // @[el2_lsu_bus_buffer.scala 600:105] wire [31:0] _T_4676 = _T_4657 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4677 = _T_4663 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4678 = _T_4669 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] @@ -7625,10 +7627,10 @@ module el2_lsu_bus_buffer( wire [31:0] _T_4680 = _T_4676 | _T_4677; // @[Mux.scala 27:72] wire [31:0] _T_4681 = _T_4680 | _T_4678; // @[Mux.scala 27:72] wire [31:0] lsu_nonblock_load_data_hi = _T_4681 | _T_4679; // @[Mux.scala 27:72] - wire _T_4683 = io_lsu_nonblock_load_data_tag == 2'h0; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_4684 = io_lsu_nonblock_load_data_tag == 2'h1; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_4685 = io_lsu_nonblock_load_data_tag == 2'h2; // @[el2_lsu_bus_buffer.scala 112:123] - wire _T_4686 = io_lsu_nonblock_load_data_tag == 2'h3; // @[el2_lsu_bus_buffer.scala 112:123] + wire _T_4683 = io_lsu_nonblock_load_data_tag == 2'h0; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_4684 = io_lsu_nonblock_load_data_tag == 2'h1; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_4685 = io_lsu_nonblock_load_data_tag == 2'h2; // @[el2_lsu_bus_buffer.scala 119:123] + wire _T_4686 = io_lsu_nonblock_load_data_tag == 2'h3; // @[el2_lsu_bus_buffer.scala 119:123] wire [31:0] _T_4687 = _T_4683 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4688 = _T_4684 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4689 = _T_4685 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] @@ -7636,7 +7638,7 @@ module el2_lsu_bus_buffer( wire [31:0] _T_4691 = _T_4687 | _T_4688; // @[Mux.scala 27:72] wire [31:0] _T_4692 = _T_4691 | _T_4689; // @[Mux.scala 27:72] wire [31:0] _T_4693 = _T_4692 | _T_4690; // @[Mux.scala 27:72] - wire [1:0] lsu_nonblock_addr_offset = _T_4693[1:0]; // @[el2_lsu_bus_buffer.scala 594:83] + wire [1:0] lsu_nonblock_addr_offset = _T_4693[1:0]; // @[el2_lsu_bus_buffer.scala 601:83] wire [1:0] _T_4699 = _T_4683 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_4700 = _T_4684 ? buf_sz_1 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_4701 = _T_4685 ? buf_sz_2 : 2'h0; // @[Mux.scala 27:72] @@ -7652,24 +7654,24 @@ module el2_lsu_bus_buffer( wire _T_4719 = _T_4718 | _T_4716; // @[Mux.scala 27:72] wire lsu_nonblock_unsign = _T_4719 | _T_4717; // @[Mux.scala 27:72] wire [63:0] _T_4739 = {lsu_nonblock_load_data_hi,lsu_nonblock_load_data_lo}; // @[Cat.scala 29:58] - wire [3:0] _GEN_392 = {{2'd0}, lsu_nonblock_addr_offset}; // @[el2_lsu_bus_buffer.scala 598:121] - wire [5:0] _T_4740 = _GEN_392 * 4'h8; // @[el2_lsu_bus_buffer.scala 598:121] - wire [63:0] lsu_nonblock_data_unalgn = _T_4739 >> _T_4740; // @[el2_lsu_bus_buffer.scala 598:92] - wire _T_4741 = ~io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_buffer.scala 600:69] - wire _T_4743 = lsu_nonblock_sz == 2'h0; // @[el2_lsu_bus_buffer.scala 601:81] - wire _T_4744 = lsu_nonblock_unsign & _T_4743; // @[el2_lsu_bus_buffer.scala 601:63] + wire [3:0] _GEN_392 = {{2'd0}, lsu_nonblock_addr_offset}; // @[el2_lsu_bus_buffer.scala 605:121] + wire [5:0] _T_4740 = _GEN_392 * 4'h8; // @[el2_lsu_bus_buffer.scala 605:121] + wire [63:0] lsu_nonblock_data_unalgn = _T_4739 >> _T_4740; // @[el2_lsu_bus_buffer.scala 605:92] + wire _T_4741 = ~io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_buffer.scala 607:69] + wire _T_4743 = lsu_nonblock_sz == 2'h0; // @[el2_lsu_bus_buffer.scala 608:81] + wire _T_4744 = lsu_nonblock_unsign & _T_4743; // @[el2_lsu_bus_buffer.scala 608:63] wire [31:0] _T_4746 = {24'h0,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] - wire _T_4747 = lsu_nonblock_sz == 2'h1; // @[el2_lsu_bus_buffer.scala 602:45] - wire _T_4748 = lsu_nonblock_unsign & _T_4747; // @[el2_lsu_bus_buffer.scala 602:26] + wire _T_4747 = lsu_nonblock_sz == 2'h1; // @[el2_lsu_bus_buffer.scala 609:45] + wire _T_4748 = lsu_nonblock_unsign & _T_4747; // @[el2_lsu_bus_buffer.scala 609:26] wire [31:0] _T_4750 = {16'h0,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] - wire _T_4751 = ~lsu_nonblock_unsign; // @[el2_lsu_bus_buffer.scala 603:6] - wire _T_4753 = _T_4751 & _T_4743; // @[el2_lsu_bus_buffer.scala 603:27] + wire _T_4751 = ~lsu_nonblock_unsign; // @[el2_lsu_bus_buffer.scala 610:6] + wire _T_4753 = _T_4751 & _T_4743; // @[el2_lsu_bus_buffer.scala 610:27] wire [23:0] _T_4756 = lsu_nonblock_data_unalgn[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_4758 = {_T_4756,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] - wire _T_4761 = _T_4751 & _T_4747; // @[el2_lsu_bus_buffer.scala 604:27] + wire _T_4761 = _T_4751 & _T_4747; // @[el2_lsu_bus_buffer.scala 611:27] wire [15:0] _T_4764 = lsu_nonblock_data_unalgn[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_4766 = {_T_4764,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] - wire _T_4767 = lsu_nonblock_sz == 2'h2; // @[el2_lsu_bus_buffer.scala 605:21] + wire _T_4767 = lsu_nonblock_sz == 2'h2; // @[el2_lsu_bus_buffer.scala 612:21] wire [31:0] _T_4768 = _T_4744 ? _T_4746 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4769 = _T_4748 ? _T_4750 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_4770 = _T_4753 ? _T_4758 : 32'h0; // @[Mux.scala 27:72] @@ -7680,60 +7682,60 @@ module el2_lsu_bus_buffer( wire [31:0] _T_4775 = _T_4774 | _T_4771; // @[Mux.scala 27:72] wire [63:0] _GEN_393 = {{32'd0}, _T_4775}; // @[Mux.scala 27:72] wire [63:0] _T_4776 = _GEN_393 | _T_4772; // @[Mux.scala 27:72] - wire _T_4871 = obuf_valid & obuf_write; // @[el2_lsu_bus_buffer.scala 623:36] - wire _T_4872 = ~obuf_cmd_done; // @[el2_lsu_bus_buffer.scala 623:51] - wire _T_4873 = _T_4871 & _T_4872; // @[el2_lsu_bus_buffer.scala 623:49] + wire _T_4871 = obuf_valid & obuf_write; // @[el2_lsu_bus_buffer.scala 630:49] + wire _T_4872 = ~obuf_cmd_done; // @[el2_lsu_bus_buffer.scala 630:64] + wire _T_4873 = _T_4871 & _T_4872; // @[el2_lsu_bus_buffer.scala 630:62] wire [31:0] _T_4877 = {obuf_addr[31:3],3'h0}; // @[Cat.scala 29:58] wire [2:0] _T_4879 = {1'h0,obuf_sz}; // @[Cat.scala 29:58] - wire _T_4884 = ~obuf_data_done; // @[el2_lsu_bus_buffer.scala 635:50] - wire _T_4885 = _T_4871 & _T_4884; // @[el2_lsu_bus_buffer.scala 635:48] + wire _T_4884 = ~obuf_data_done; // @[el2_lsu_bus_buffer.scala 642:63] + wire _T_4885 = _T_4871 & _T_4884; // @[el2_lsu_bus_buffer.scala 642:61] wire [7:0] _T_4889 = obuf_write ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire _T_4892 = obuf_valid & _T_1343; // @[el2_lsu_bus_buffer.scala 640:36] - wire _T_4894 = _T_4892 & _T_1349; // @[el2_lsu_bus_buffer.scala 640:50] - wire _T_4906 = io_lsu_bus_clk_en_q & buf_error[0]; // @[el2_lsu_bus_buffer.scala 653:114] - wire _T_4908 = _T_4906 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 653:129] - wire _T_4911 = io_lsu_bus_clk_en_q & buf_error[1]; // @[el2_lsu_bus_buffer.scala 653:114] - wire _T_4913 = _T_4911 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 653:129] - wire _T_4916 = io_lsu_bus_clk_en_q & buf_error[2]; // @[el2_lsu_bus_buffer.scala 653:114] - wire _T_4918 = _T_4916 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 653:129] - wire _T_4921 = io_lsu_bus_clk_en_q & buf_error[3]; // @[el2_lsu_bus_buffer.scala 653:114] - wire _T_4923 = _T_4921 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 653:129] + wire _T_4892 = obuf_valid & _T_1343; // @[el2_lsu_bus_buffer.scala 647:49] + wire _T_4894 = _T_4892 & _T_1349; // @[el2_lsu_bus_buffer.scala 647:63] + wire _T_4906 = io_lsu_bus_clk_en_q & buf_error[0]; // @[el2_lsu_bus_buffer.scala 660:114] + wire _T_4908 = _T_4906 & buf_write[0]; // @[el2_lsu_bus_buffer.scala 660:129] + wire _T_4911 = io_lsu_bus_clk_en_q & buf_error[1]; // @[el2_lsu_bus_buffer.scala 660:114] + wire _T_4913 = _T_4911 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 660:129] + wire _T_4916 = io_lsu_bus_clk_en_q & buf_error[2]; // @[el2_lsu_bus_buffer.scala 660:114] + wire _T_4918 = _T_4916 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 660:129] + wire _T_4921 = io_lsu_bus_clk_en_q & buf_error[3]; // @[el2_lsu_bus_buffer.scala 660:114] + wire _T_4923 = _T_4921 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 660:129] wire _T_4924 = _T_2799 & _T_4908; // @[Mux.scala 27:72] wire _T_4925 = _T_2821 & _T_4913; // @[Mux.scala 27:72] wire _T_4926 = _T_2843 & _T_4918; // @[Mux.scala 27:72] wire _T_4927 = _T_2865 & _T_4923; // @[Mux.scala 27:72] wire _T_4928 = _T_4924 | _T_4925; // @[Mux.scala 27:72] wire _T_4929 = _T_4928 | _T_4926; // @[Mux.scala 27:72] - wire _T_4939 = _T_2821 & buf_error[1]; // @[el2_lsu_bus_buffer.scala 654:93] - wire _T_4941 = _T_4939 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 654:108] - wire _T_4944 = _T_2843 & buf_error[2]; // @[el2_lsu_bus_buffer.scala 654:93] - wire _T_4946 = _T_4944 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 654:108] - wire _T_4949 = _T_2865 & buf_error[3]; // @[el2_lsu_bus_buffer.scala 654:93] - wire _T_4951 = _T_4949 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 654:108] + wire _T_4939 = _T_2821 & buf_error[1]; // @[el2_lsu_bus_buffer.scala 661:93] + wire _T_4941 = _T_4939 & buf_write[1]; // @[el2_lsu_bus_buffer.scala 661:108] + wire _T_4944 = _T_2843 & buf_error[2]; // @[el2_lsu_bus_buffer.scala 661:93] + wire _T_4946 = _T_4944 & buf_write[2]; // @[el2_lsu_bus_buffer.scala 661:108] + wire _T_4949 = _T_2865 & buf_error[3]; // @[el2_lsu_bus_buffer.scala 661:93] + wire _T_4951 = _T_4949 & buf_write[3]; // @[el2_lsu_bus_buffer.scala 661:108] wire [1:0] _T_4954 = _T_4946 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_4955 = _T_4951 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_394 = {{1'd0}, _T_4941}; // @[Mux.scala 27:72] wire [1:0] _T_4957 = _GEN_394 | _T_4954; // @[Mux.scala 27:72] wire [1:0] lsu_imprecise_error_store_tag = _T_4957 | _T_4955; // @[Mux.scala 27:72] - wire _T_4959 = ~io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_buffer.scala 656:72] - wire [31:0] _GEN_351 = 2'h1 == lsu_imprecise_error_store_tag ? buf_addr_1 : buf_addr_0; // @[el2_lsu_bus_buffer.scala 657:41] - wire [31:0] _GEN_352 = 2'h2 == lsu_imprecise_error_store_tag ? buf_addr_2 : _GEN_351; // @[el2_lsu_bus_buffer.scala 657:41] - wire [31:0] _GEN_353 = 2'h3 == lsu_imprecise_error_store_tag ? buf_addr_3 : _GEN_352; // @[el2_lsu_bus_buffer.scala 657:41] - wire [31:0] _GEN_355 = 2'h1 == io_lsu_nonblock_load_data_tag ? buf_addr_1 : buf_addr_0; // @[el2_lsu_bus_buffer.scala 657:41] - wire [31:0] _GEN_356 = 2'h2 == io_lsu_nonblock_load_data_tag ? buf_addr_2 : _GEN_355; // @[el2_lsu_bus_buffer.scala 657:41] - wire [31:0] _GEN_357 = 2'h3 == io_lsu_nonblock_load_data_tag ? buf_addr_3 : _GEN_356; // @[el2_lsu_bus_buffer.scala 657:41] - wire _T_4964 = bus_wcmd_sent | bus_wdata_sent; // @[el2_lsu_bus_buffer.scala 663:68] - wire _T_4967 = io_lsu_busreq_r & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 664:48] - wire _T_4970 = ~io_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 667:48] - wire _T_4971 = io_lsu_axi_awvalid & _T_4970; // @[el2_lsu_bus_buffer.scala 667:46] - wire _T_4972 = ~io_lsu_axi_wready; // @[el2_lsu_bus_buffer.scala 667:92] - wire _T_4973 = io_lsu_axi_wvalid & _T_4972; // @[el2_lsu_bus_buffer.scala 667:90] - wire _T_4974 = _T_4971 | _T_4973; // @[el2_lsu_bus_buffer.scala 667:69] - wire _T_4975 = ~io_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 667:136] - wire _T_4976 = io_lsu_axi_arvalid & _T_4975; // @[el2_lsu_bus_buffer.scala 667:134] - wire _T_4980 = ~io_flush_r; // @[el2_lsu_bus_buffer.scala 671:75] - wire _T_4981 = io_lsu_busreq_m & _T_4980; // @[el2_lsu_bus_buffer.scala 671:73] - reg _T_4984; // @[el2_lsu_bus_buffer.scala 671:56] + wire _T_4959 = ~io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_buffer.scala 663:72] + wire [31:0] _GEN_351 = 2'h1 == lsu_imprecise_error_store_tag ? buf_addr_1 : buf_addr_0; // @[el2_lsu_bus_buffer.scala 664:41] + wire [31:0] _GEN_352 = 2'h2 == lsu_imprecise_error_store_tag ? buf_addr_2 : _GEN_351; // @[el2_lsu_bus_buffer.scala 664:41] + wire [31:0] _GEN_353 = 2'h3 == lsu_imprecise_error_store_tag ? buf_addr_3 : _GEN_352; // @[el2_lsu_bus_buffer.scala 664:41] + wire [31:0] _GEN_355 = 2'h1 == io_lsu_nonblock_load_data_tag ? buf_addr_1 : buf_addr_0; // @[el2_lsu_bus_buffer.scala 664:41] + wire [31:0] _GEN_356 = 2'h2 == io_lsu_nonblock_load_data_tag ? buf_addr_2 : _GEN_355; // @[el2_lsu_bus_buffer.scala 664:41] + wire [31:0] _GEN_357 = 2'h3 == io_lsu_nonblock_load_data_tag ? buf_addr_3 : _GEN_356; // @[el2_lsu_bus_buffer.scala 664:41] + wire _T_4964 = bus_wcmd_sent | bus_wdata_sent; // @[el2_lsu_bus_buffer.scala 670:94] + wire _T_4967 = io_lsu_busreq_r & io_ldst_dual_r; // @[el2_lsu_bus_buffer.scala 671:48] + wire _T_4970 = ~io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_buffer.scala 674:61] + wire _T_4971 = io_axi_wchannel_lsu_axi_awvalid & _T_4970; // @[el2_lsu_bus_buffer.scala 674:59] + wire _T_4972 = ~io_axi_wchannel_lsu_axi_wready; // @[el2_lsu_bus_buffer.scala 674:131] + wire _T_4973 = io_axi_wchannel_lsu_axi_wvalid & _T_4972; // @[el2_lsu_bus_buffer.scala 674:129] + wire _T_4974 = _T_4971 | _T_4973; // @[el2_lsu_bus_buffer.scala 674:95] + wire _T_4975 = ~io_axi_rchannel_lsu_axi_arready; // @[el2_lsu_bus_buffer.scala 674:201] + wire _T_4976 = io_axi_rchannel_lsu_axi_arvalid & _T_4975; // @[el2_lsu_bus_buffer.scala 674:199] + wire _T_4980 = ~io_flush_r; // @[el2_lsu_bus_buffer.scala 678:75] + wire _T_4981 = io_lsu_busreq_m & _T_4980; // @[el2_lsu_bus_buffer.scala 678:73] + reg _T_4984; // @[el2_lsu_bus_buffer.scala 678:56] rvclkhdr rvclkhdr ( // @[el2_lib.scala 508:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -7806,46 +7808,46 @@ module el2_lsu_bus_buffer( .io_en(rvclkhdr_11_io_en), .io_scan_mode(rvclkhdr_11_io_scan_mode) ); - assign io_lsu_busreq_r = _T_4984; // @[el2_lsu_bus_buffer.scala 671:19] - assign io_lsu_bus_buffer_pend_any = |buf_numvld_pend_any; // @[el2_lsu_bus_buffer.scala 580:30] - assign io_lsu_bus_buffer_full_any = _T_4498 ? _T_4499 : _T_4500; // @[el2_lsu_bus_buffer.scala 581:30] - assign io_lsu_bus_buffer_empty_any = _T_4511 & _T_1231; // @[el2_lsu_bus_buffer.scala 582:31] - assign io_ld_byte_hit_buf_lo = {_T_69,_T_58}; // @[el2_lsu_bus_buffer.scala 192:25] - assign io_ld_byte_hit_buf_hi = {_T_84,_T_73}; // @[el2_lsu_bus_buffer.scala 193:25] - assign io_ld_fwddata_buf_lo = _T_650 | _T_651; // @[el2_lsu_bus_buffer.scala 219:24] - assign io_ld_fwddata_buf_hi = _T_747 | _T_748; // @[el2_lsu_bus_buffer.scala 225:24] - assign io_lsu_imprecise_error_load_any = io_lsu_nonblock_load_data_error & _T_4959; // @[el2_lsu_bus_buffer.scala 656:35] - assign io_lsu_imprecise_error_store_any = _T_4929 | _T_4927; // @[el2_lsu_bus_buffer.scala 653:36] - assign io_lsu_imprecise_error_addr_any = io_lsu_imprecise_error_store_any ? _GEN_353 : _GEN_357; // @[el2_lsu_bus_buffer.scala 657:35] - assign io_lsu_nonblock_load_valid_m = _T_4517 & _T_4518; // @[el2_lsu_bus_buffer.scala 584:32] - assign io_lsu_nonblock_load_tag_m = _T_1863 ? 2'h0 : _T_1899; // @[el2_lsu_bus_buffer.scala 585:30] - assign io_lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r & _T_4520; // @[el2_lsu_bus_buffer.scala 587:30] - assign io_lsu_nonblock_load_inv_tag_r = WrPtr0_r; // @[el2_lsu_bus_buffer.scala 588:34] - assign io_lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready & _T_4741; // @[el2_lsu_bus_buffer.scala 600:35] - assign io_lsu_nonblock_load_data_error = _T_4570 | _T_4568; // @[el2_lsu_bus_buffer.scala 590:35] - assign io_lsu_nonblock_load_data_tag = _T_4610 | _T_4608; // @[el2_lsu_bus_buffer.scala 591:33] - assign io_lsu_nonblock_load_data = _T_4776[31:0]; // @[el2_lsu_bus_buffer.scala 601:29] - assign io_lsu_pmu_bus_trxn = _T_4964 | _T_4863; // @[el2_lsu_bus_buffer.scala 663:23] - assign io_lsu_pmu_bus_misaligned = _T_4967 & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 664:29] - assign io_lsu_pmu_bus_error = io_lsu_imprecise_error_load_any | io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_buffer.scala 665:24] - assign io_lsu_pmu_bus_busy = _T_4974 | _T_4976; // @[el2_lsu_bus_buffer.scala 667:23] - assign io_lsu_axi_awvalid = _T_4873 & _T_1239; // @[el2_lsu_bus_buffer.scala 623:22] - assign io_lsu_axi_awid = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 624:19] - assign io_lsu_axi_awaddr = obuf_sideeffect ? obuf_addr : _T_4877; // @[el2_lsu_bus_buffer.scala 625:21] - assign io_lsu_axi_awregion = obuf_addr[31:28]; // @[el2_lsu_bus_buffer.scala 629:23] - assign io_lsu_axi_awsize = obuf_sideeffect ? _T_4879 : 3'h3; // @[el2_lsu_bus_buffer.scala 626:21] - assign io_lsu_axi_awcache = obuf_sideeffect ? 4'h0 : 4'hf; // @[el2_lsu_bus_buffer.scala 628:22] - assign io_lsu_axi_wvalid = _T_4885 & _T_1239; // @[el2_lsu_bus_buffer.scala 635:21] - assign io_lsu_axi_wdata = obuf_data; // @[el2_lsu_bus_buffer.scala 637:20] - assign io_lsu_axi_wstrb = obuf_byteen & _T_4889; // @[el2_lsu_bus_buffer.scala 636:20] - assign io_lsu_axi_bready = 1'h1; // @[el2_lsu_bus_buffer.scala 651:21] - assign io_lsu_axi_arvalid = _T_4894 & _T_1239; // @[el2_lsu_bus_buffer.scala 640:22] - assign io_lsu_axi_arid = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 641:19] - assign io_lsu_axi_araddr = obuf_sideeffect ? obuf_addr : _T_4877; // @[el2_lsu_bus_buffer.scala 642:21] - assign io_lsu_axi_arregion = obuf_addr[31:28]; // @[el2_lsu_bus_buffer.scala 646:23] - assign io_lsu_axi_arsize = obuf_sideeffect ? _T_4879 : 3'h3; // @[el2_lsu_bus_buffer.scala 643:21] - assign io_lsu_axi_arcache = obuf_sideeffect ? 4'h0 : 4'hf; // @[el2_lsu_bus_buffer.scala 645:22] - assign io_lsu_axi_rready = 1'h1; // @[el2_lsu_bus_buffer.scala 652:21] + assign io_lsu_busreq_r = _T_4984; // @[el2_lsu_bus_buffer.scala 678:19] + assign io_lsu_bus_buffer_pend_any = |buf_numvld_pend_any; // @[el2_lsu_bus_buffer.scala 587:30] + assign io_lsu_bus_buffer_full_any = _T_4498 ? _T_4499 : _T_4500; // @[el2_lsu_bus_buffer.scala 588:30] + assign io_lsu_bus_buffer_empty_any = _T_4511 & _T_1231; // @[el2_lsu_bus_buffer.scala 589:31] + assign io_ld_byte_hit_buf_lo = {_T_69,_T_58}; // @[el2_lsu_bus_buffer.scala 199:25] + assign io_ld_byte_hit_buf_hi = {_T_84,_T_73}; // @[el2_lsu_bus_buffer.scala 200:25] + assign io_ld_fwddata_buf_lo = _T_650 | _T_651; // @[el2_lsu_bus_buffer.scala 226:24] + assign io_ld_fwddata_buf_hi = _T_747 | _T_748; // @[el2_lsu_bus_buffer.scala 232:24] + assign io_lsu_imprecise_error_load_any = io_lsu_nonblock_load_data_error & _T_4959; // @[el2_lsu_bus_buffer.scala 663:35] + assign io_lsu_imprecise_error_store_any = _T_4929 | _T_4927; // @[el2_lsu_bus_buffer.scala 660:36] + assign io_lsu_imprecise_error_addr_any = io_lsu_imprecise_error_store_any ? _GEN_353 : _GEN_357; // @[el2_lsu_bus_buffer.scala 664:35] + assign io_lsu_nonblock_load_valid_m = _T_4517 & _T_4518; // @[el2_lsu_bus_buffer.scala 591:32] + assign io_lsu_nonblock_load_tag_m = _T_1863 ? 2'h0 : _T_1899; // @[el2_lsu_bus_buffer.scala 592:30] + assign io_lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r & _T_4520; // @[el2_lsu_bus_buffer.scala 594:30] + assign io_lsu_nonblock_load_inv_tag_r = WrPtr0_r; // @[el2_lsu_bus_buffer.scala 595:34] + assign io_lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready & _T_4741; // @[el2_lsu_bus_buffer.scala 607:35] + assign io_lsu_nonblock_load_data_error = _T_4570 | _T_4568; // @[el2_lsu_bus_buffer.scala 597:35] + assign io_lsu_nonblock_load_data_tag = _T_4610 | _T_4608; // @[el2_lsu_bus_buffer.scala 598:33] + assign io_lsu_nonblock_load_data = _T_4776[31:0]; // @[el2_lsu_bus_buffer.scala 608:29] + assign io_lsu_pmu_bus_trxn = _T_4964 | _T_4863; // @[el2_lsu_bus_buffer.scala 670:23] + assign io_lsu_pmu_bus_misaligned = _T_4967 & io_lsu_commit_r; // @[el2_lsu_bus_buffer.scala 671:29] + assign io_lsu_pmu_bus_error = io_lsu_imprecise_error_load_any | io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_buffer.scala 672:24] + assign io_lsu_pmu_bus_busy = _T_4974 | _T_4976; // @[el2_lsu_bus_buffer.scala 674:23] + assign io_axi_wchannel_lsu_axi_awvalid = _T_4873 & _T_1239; // @[el2_lsu_bus_buffer.scala 630:35] + assign io_axi_wchannel_lsu_axi_awid = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 631:32] + assign io_axi_wchannel_lsu_axi_awaddr = obuf_sideeffect ? obuf_addr : _T_4877; // @[el2_lsu_bus_buffer.scala 632:34] + assign io_axi_wchannel_lsu_axi_awregion = obuf_addr[31:28]; // @[el2_lsu_bus_buffer.scala 636:36] + assign io_axi_wchannel_lsu_axi_awsize = obuf_sideeffect ? _T_4879 : 3'h3; // @[el2_lsu_bus_buffer.scala 633:34] + assign io_axi_wchannel_lsu_axi_awcache = obuf_sideeffect ? 4'h0 : 4'hf; // @[el2_lsu_bus_buffer.scala 635:35] + assign io_axi_wchannel_lsu_axi_wvalid = _T_4885 & _T_1239; // @[el2_lsu_bus_buffer.scala 642:34] + assign io_axi_wchannel_lsu_axi_wdata = obuf_data; // @[el2_lsu_bus_buffer.scala 644:33] + assign io_axi_wchannel_lsu_axi_wstrb = obuf_byteen & _T_4889; // @[el2_lsu_bus_buffer.scala 643:33] + assign io_axi_wchannel_lsu_axi_bready = 1'h1; // @[el2_lsu_bus_buffer.scala 658:34] + assign io_axi_rchannel_lsu_axi_arvalid = _T_4894 & _T_1239; // @[el2_lsu_bus_buffer.scala 647:35] + assign io_axi_rchannel_lsu_axi_arid = {{1'd0}, _T_1848}; // @[el2_lsu_bus_buffer.scala 648:32] + assign io_axi_rchannel_lsu_axi_araddr = obuf_sideeffect ? obuf_addr : _T_4877; // @[el2_lsu_bus_buffer.scala 649:34] + assign io_axi_rchannel_lsu_axi_arregion = obuf_addr[31:28]; // @[el2_lsu_bus_buffer.scala 653:36] + assign io_axi_rchannel_lsu_axi_arsize = obuf_sideeffect ? _T_4879 : 3'h3; // @[el2_lsu_bus_buffer.scala 650:34] + assign io_axi_rchannel_lsu_axi_arcache = obuf_sideeffect ? 4'h0 : 4'hf; // @[el2_lsu_bus_buffer.scala 652:35] + assign io_axi_rchannel_lsu_axi_rready = 1'h1; // @[el2_lsu_bus_buffer.scala 659:34] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 510:18] assign rvclkhdr_io_en = _T_853 & _T_854; // @[el2_lib.scala 511:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 512:24] @@ -8915,21 +8917,21 @@ end // initial buf_data_0 <= 32'h0; end else if (_T_3555) begin if (buf_error_en_0) begin - buf_data_0 <= io_lsu_axi_rdata[31:0]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end else if (buf_addr_0[2]) begin - buf_data_0 <= io_lsu_axi_rdata[63:32]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_0 <= io_lsu_axi_rdata[31:0]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else if (_T_3589) begin if (_T_3669) begin if (buf_addr_0[2]) begin - buf_data_0 <= io_lsu_axi_rdata[63:32]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_0 <= io_lsu_axi_rdata[31:0]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin - buf_data_0 <= io_lsu_axi_rdata[31:0]; + buf_data_0 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin buf_data_0 <= 32'h0; @@ -8948,21 +8950,21 @@ end // initial buf_data_1 <= 32'h0; end else if (_T_3748) begin if (buf_error_en_1) begin - buf_data_1 <= io_lsu_axi_rdata[31:0]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end else if (buf_addr_1[2]) begin - buf_data_1 <= io_lsu_axi_rdata[63:32]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_1 <= io_lsu_axi_rdata[31:0]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else if (_T_3782) begin if (_T_3862) begin if (buf_addr_1[2]) begin - buf_data_1 <= io_lsu_axi_rdata[63:32]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_1 <= io_lsu_axi_rdata[31:0]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin - buf_data_1 <= io_lsu_axi_rdata[31:0]; + buf_data_1 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin buf_data_1 <= 32'h0; @@ -8981,21 +8983,21 @@ end // initial buf_data_2 <= 32'h0; end else if (_T_3941) begin if (buf_error_en_2) begin - buf_data_2 <= io_lsu_axi_rdata[31:0]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end else if (buf_addr_2[2]) begin - buf_data_2 <= io_lsu_axi_rdata[63:32]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_2 <= io_lsu_axi_rdata[31:0]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else if (_T_3975) begin if (_T_4055) begin if (buf_addr_2[2]) begin - buf_data_2 <= io_lsu_axi_rdata[63:32]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_2 <= io_lsu_axi_rdata[31:0]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin - buf_data_2 <= io_lsu_axi_rdata[31:0]; + buf_data_2 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin buf_data_2 <= 32'h0; @@ -9014,21 +9016,21 @@ end // initial buf_data_3 <= 32'h0; end else if (_T_4134) begin if (buf_error_en_3) begin - buf_data_3 <= io_lsu_axi_rdata[31:0]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end else if (buf_addr_3[2]) begin - buf_data_3 <= io_lsu_axi_rdata[63:32]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_3 <= io_lsu_axi_rdata[31:0]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else if (_T_4168) begin if (_T_4248) begin if (buf_addr_3[2]) begin - buf_data_3 <= io_lsu_axi_rdata[63:32]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[63:32]; end else begin - buf_data_3 <= io_lsu_axi_rdata[31:0]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin - buf_data_3 <= io_lsu_axi_rdata[31:0]; + buf_data_3 <= io_axi_rchannel_lsu_axi_rdata[31:0]; end end else begin buf_data_3 <= 32'h0; @@ -9747,30 +9749,31 @@ module el2_lsu_bus_intf( output io_lsu_pmu_bus_misaligned, output io_lsu_pmu_bus_error, output io_lsu_pmu_bus_busy, - output io_lsu_axi_awvalid, - input io_lsu_axi_awready, - output [2:0] io_lsu_axi_awid, - output [31:0] io_lsu_axi_awaddr, - output [3:0] io_lsu_axi_awregion, - output [2:0] io_lsu_axi_awsize, - output [3:0] io_lsu_axi_awcache, - output io_lsu_axi_wvalid, - input io_lsu_axi_wready, - output [63:0] io_lsu_axi_wdata, - output [7:0] io_lsu_axi_wstrb, - input io_lsu_axi_bvalid, - input [1:0] io_lsu_axi_bresp, - input [2:0] io_lsu_axi_bid, - output io_lsu_axi_arvalid, - input io_lsu_axi_arready, - output [2:0] io_lsu_axi_arid, - output [31:0] io_lsu_axi_araddr, - output [3:0] io_lsu_axi_arregion, - output [2:0] io_lsu_axi_arsize, - output [3:0] io_lsu_axi_arcache, - input io_lsu_axi_rvalid, - input [2:0] io_lsu_axi_rid, - input [63:0] io_lsu_axi_rdata, + output io_axi_wchannel_lsu_axi_awvalid, + input io_axi_wchannel_lsu_axi_awready, + output [2:0] io_axi_wchannel_lsu_axi_awid, + output [31:0] io_axi_wchannel_lsu_axi_awaddr, + output [3:0] io_axi_wchannel_lsu_axi_awregion, + output [2:0] io_axi_wchannel_lsu_axi_awsize, + output [3:0] io_axi_wchannel_lsu_axi_awcache, + output io_axi_wchannel_lsu_axi_wvalid, + input io_axi_wchannel_lsu_axi_wready, + output [63:0] io_axi_wchannel_lsu_axi_wdata, + output [7:0] io_axi_wchannel_lsu_axi_wstrb, + input io_axi_wchannel_lsu_axi_bvalid, + input [1:0] io_axi_wchannel_lsu_axi_bresp, + input [2:0] io_axi_wchannel_lsu_axi_bid, + output io_axi_rchannel_lsu_axi_arvalid, + input io_axi_rchannel_lsu_axi_arready, + output [2:0] io_axi_rchannel_lsu_axi_arid, + output [31:0] io_axi_rchannel_lsu_axi_araddr, + output [3:0] io_axi_rchannel_lsu_axi_arregion, + output [2:0] io_axi_rchannel_lsu_axi_arsize, + output [3:0] io_axi_rchannel_lsu_axi_arcache, + input io_axi_rchannel_lsu_axi_rvalid, + input [63:0] io_axi_rchannel_lsu_axi_rdata, + input [1:0] io_axi_rchannel_lsu_axi_rresp, + input [2:0] io_axi_rchannel_lsu_axi_rid, input io_lsu_bus_clk_en ); `ifdef RANDOMIZE_REG_INIT @@ -9780,201 +9783,202 @@ module el2_lsu_bus_intf( reg [31:0] _RAND_3; reg [31:0] _RAND_4; `endif // RANDOMIZE_REG_INIT - wire bus_buffer_clock; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_reset; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_scan_mode; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_dec_tlu_force_halt; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_c2_r_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_obuf_c1_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_buf_c1_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_free_c2_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_busm_clk; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_m_valid; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_by; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_half; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_word; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_load; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_addr_m; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_end_addr_m; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_addr_r; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_end_addr_r; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_store_data_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_no_word_merge_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_no_dword_merge_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_ld_full_hit_m; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_flush_m_up; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_flush_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_commit_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_is_sideeffects_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_ldst_dual_d; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_ldst_dual_m; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_ldst_dual_r; // @[el2_lsu_bus_intf.scala 167:39] - wire [7:0] bus_buffer_io_ldst_byteen_ext_m; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_wready; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_bvalid; // @[el2_lsu_bus_intf.scala 167:39] - wire [1:0] bus_buffer_io_lsu_axi_bresp; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_bid; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_arready; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_rvalid; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_rid; // @[el2_lsu_bus_intf.scala 167:39] - wire [63:0] bus_buffer_io_lsu_axi_rdata; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_clk_en; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_busreq_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_buffer_pend_any; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_buffer_full_any; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_bus_buffer_empty_any; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_ld_byte_hit_buf_lo; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_ld_byte_hit_buf_hi; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_ld_fwddata_buf_lo; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_ld_fwddata_buf_hi; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_imprecise_error_load_any; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_imprecise_error_addr_any; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_nonblock_load_valid_m; // @[el2_lsu_bus_intf.scala 167:39] - wire [1:0] bus_buffer_io_lsu_nonblock_load_tag_m; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_nonblock_load_inv_r; // @[el2_lsu_bus_intf.scala 167:39] - wire [1:0] bus_buffer_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_nonblock_load_data_valid; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_intf.scala 167:39] - wire [1:0] bus_buffer_io_lsu_nonblock_load_data_tag; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_nonblock_load_data; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pmu_bus_trxn; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pmu_bus_misaligned; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pmu_bus_error; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_pmu_bus_busy; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_awvalid; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_awready; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_awid; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_axi_awaddr; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_lsu_axi_awregion; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_awsize; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_lsu_axi_awcache; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_wvalid; // @[el2_lsu_bus_intf.scala 167:39] - wire [63:0] bus_buffer_io_lsu_axi_wdata; // @[el2_lsu_bus_intf.scala 167:39] - wire [7:0] bus_buffer_io_lsu_axi_wstrb; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_bready; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_arvalid; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_arid; // @[el2_lsu_bus_intf.scala 167:39] - wire [31:0] bus_buffer_io_lsu_axi_araddr; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_lsu_axi_arregion; // @[el2_lsu_bus_intf.scala 167:39] - wire [2:0] bus_buffer_io_lsu_axi_arsize; // @[el2_lsu_bus_intf.scala 167:39] - wire [3:0] bus_buffer_io_lsu_axi_arcache; // @[el2_lsu_bus_intf.scala 167:39] - wire bus_buffer_io_lsu_axi_rready; // @[el2_lsu_bus_intf.scala 167:39] + wire bus_buffer_clock; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_reset; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_scan_mode; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_dec_tlu_force_halt; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_c2_r_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_obuf_c1_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_buf_c1_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_free_c2_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_busm_clk; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_m_valid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_by; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_half; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_word; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_load; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_lsu_addr_m; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_end_addr_m; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_lsu_addr_r; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_end_addr_r; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_store_data_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_no_word_merge_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_no_dword_merge_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_ld_full_hit_m; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_flush_m_up; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_flush_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_commit_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_is_sideeffects_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_ldst_dual_d; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_ldst_dual_m; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_ldst_dual_r; // @[el2_lsu_bus_intf.scala 169:39] + wire [7:0] bus_buffer_io_ldst_byteen_ext_m; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_clk_en; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_busreq_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_buffer_pend_any; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_buffer_full_any; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_bus_buffer_empty_any; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_ld_byte_hit_buf_lo; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_ld_byte_hit_buf_hi; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_ld_fwddata_buf_lo; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_ld_fwddata_buf_hi; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_imprecise_error_load_any; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_lsu_imprecise_error_addr_any; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_nonblock_load_valid_m; // @[el2_lsu_bus_intf.scala 169:39] + wire [1:0] bus_buffer_io_lsu_nonblock_load_tag_m; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_nonblock_load_inv_r; // @[el2_lsu_bus_intf.scala 169:39] + wire [1:0] bus_buffer_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_nonblock_load_data_valid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_intf.scala 169:39] + wire [1:0] bus_buffer_io_lsu_nonblock_load_data_tag; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_lsu_nonblock_load_data; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pmu_bus_trxn; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pmu_bus_misaligned; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pmu_bus_error; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_lsu_pmu_bus_busy; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_awvalid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_wchannel_lsu_axi_awid; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_axi_wchannel_lsu_axi_awaddr; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_axi_wchannel_lsu_axi_awregion; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_wchannel_lsu_axi_awsize; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_axi_wchannel_lsu_axi_awcache; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_wvalid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_wready; // @[el2_lsu_bus_intf.scala 169:39] + wire [63:0] bus_buffer_io_axi_wchannel_lsu_axi_wdata; // @[el2_lsu_bus_intf.scala 169:39] + wire [7:0] bus_buffer_io_axi_wchannel_lsu_axi_wstrb; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_bvalid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_wchannel_lsu_axi_bready; // @[el2_lsu_bus_intf.scala 169:39] + wire [1:0] bus_buffer_io_axi_wchannel_lsu_axi_bresp; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_wchannel_lsu_axi_bid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_rchannel_lsu_axi_arvalid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_rchannel_lsu_axi_arready; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_rchannel_lsu_axi_arid; // @[el2_lsu_bus_intf.scala 169:39] + wire [31:0] bus_buffer_io_axi_rchannel_lsu_axi_araddr; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_axi_rchannel_lsu_axi_arregion; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_rchannel_lsu_axi_arsize; // @[el2_lsu_bus_intf.scala 169:39] + wire [3:0] bus_buffer_io_axi_rchannel_lsu_axi_arcache; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_rchannel_lsu_axi_rvalid; // @[el2_lsu_bus_intf.scala 169:39] + wire bus_buffer_io_axi_rchannel_lsu_axi_rready; // @[el2_lsu_bus_intf.scala 169:39] + wire [63:0] bus_buffer_io_axi_rchannel_lsu_axi_rdata; // @[el2_lsu_bus_intf.scala 169:39] + wire [1:0] bus_buffer_io_axi_rchannel_lsu_axi_rresp; // @[el2_lsu_bus_intf.scala 169:39] + wire [2:0] bus_buffer_io_axi_rchannel_lsu_axi_rid; // @[el2_lsu_bus_intf.scala 169:39] wire [3:0] _T_3 = io_lsu_pkt_m_bits_word ? 4'hf : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_4 = io_lsu_pkt_m_bits_half ? 4'h3 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_5 = io_lsu_pkt_m_bits_by ? 4'h1 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_6 = _T_3 | _T_4; // @[Mux.scala 27:72] wire [3:0] ldst_byteen_m = _T_6 | _T_5; // @[Mux.scala 27:72] - wire addr_match_dw_lo_r_m = io_lsu_addr_r[31:3] == io_lsu_addr_m[31:3]; // @[el2_lsu_bus_intf.scala 278:51] - wire _T_17 = io_lsu_addr_r[2] ^ io_lsu_addr_m[2]; // @[el2_lsu_bus_intf.scala 279:71] - wire _T_18 = ~_T_17; // @[el2_lsu_bus_intf.scala 279:53] - wire addr_match_word_lo_r_m = addr_match_dw_lo_r_m & _T_18; // @[el2_lsu_bus_intf.scala 279:51] - reg ldst_dual_r; // @[el2_lsu_bus_intf.scala 324:33] - wire _T_20 = ~ldst_dual_r; // @[el2_lsu_bus_intf.scala 280:48] - wire _T_21 = io_lsu_busreq_r & _T_20; // @[el2_lsu_bus_intf.scala 280:46] - wire _T_22 = _T_21 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 280:61] - wire _T_23 = ~addr_match_word_lo_r_m; // @[el2_lsu_bus_intf.scala 280:107] - wire _T_24 = io_lsu_pkt_m_bits_load | _T_23; // @[el2_lsu_bus_intf.scala 280:105] - wire _T_29 = ~addr_match_dw_lo_r_m; // @[el2_lsu_bus_intf.scala 281:107] - wire _T_30 = io_lsu_pkt_m_bits_load | _T_29; // @[el2_lsu_bus_intf.scala 281:105] - wire [6:0] _GEN_0 = {{3'd0}, ldst_byteen_m}; // @[el2_lsu_bus_intf.scala 283:49] - wire [6:0] _T_34 = _GEN_0 << io_lsu_addr_m[1:0]; // @[el2_lsu_bus_intf.scala 283:49] - reg [3:0] ldst_byteen_r; // @[el2_lsu_bus_intf.scala 326:33] - wire [6:0] _GEN_1 = {{3'd0}, ldst_byteen_r}; // @[el2_lsu_bus_intf.scala 284:49] - wire [6:0] _T_37 = _GEN_1 << io_lsu_addr_r[1:0]; // @[el2_lsu_bus_intf.scala 284:49] + wire addr_match_dw_lo_r_m = io_lsu_addr_r[31:3] == io_lsu_addr_m[31:3]; // @[el2_lsu_bus_intf.scala 292:51] + wire _T_17 = io_lsu_addr_r[2] ^ io_lsu_addr_m[2]; // @[el2_lsu_bus_intf.scala 293:71] + wire _T_18 = ~_T_17; // @[el2_lsu_bus_intf.scala 293:53] + wire addr_match_word_lo_r_m = addr_match_dw_lo_r_m & _T_18; // @[el2_lsu_bus_intf.scala 293:51] + reg ldst_dual_r; // @[el2_lsu_bus_intf.scala 338:33] + wire _T_20 = ~ldst_dual_r; // @[el2_lsu_bus_intf.scala 294:48] + wire _T_21 = io_lsu_busreq_r & _T_20; // @[el2_lsu_bus_intf.scala 294:46] + wire _T_22 = _T_21 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 294:61] + wire _T_23 = ~addr_match_word_lo_r_m; // @[el2_lsu_bus_intf.scala 294:107] + wire _T_24 = io_lsu_pkt_m_bits_load | _T_23; // @[el2_lsu_bus_intf.scala 294:105] + wire _T_29 = ~addr_match_dw_lo_r_m; // @[el2_lsu_bus_intf.scala 295:107] + wire _T_30 = io_lsu_pkt_m_bits_load | _T_29; // @[el2_lsu_bus_intf.scala 295:105] + wire [6:0] _GEN_0 = {{3'd0}, ldst_byteen_m}; // @[el2_lsu_bus_intf.scala 297:49] + wire [6:0] _T_34 = _GEN_0 << io_lsu_addr_m[1:0]; // @[el2_lsu_bus_intf.scala 297:49] + reg [3:0] ldst_byteen_r; // @[el2_lsu_bus_intf.scala 340:33] + wire [6:0] _GEN_1 = {{3'd0}, ldst_byteen_r}; // @[el2_lsu_bus_intf.scala 298:49] + wire [6:0] _T_37 = _GEN_1 << io_lsu_addr_r[1:0]; // @[el2_lsu_bus_intf.scala 298:49] wire [4:0] _T_40 = {io_lsu_addr_r[1:0],3'h0}; // @[Cat.scala 29:58] - wire [62:0] _GEN_2 = {{31'd0}, io_store_data_r}; // @[el2_lsu_bus_intf.scala 285:52] - wire [62:0] _T_41 = _GEN_2 << _T_40; // @[el2_lsu_bus_intf.scala 285:52] - wire [7:0] ldst_byteen_ext_m = {{1'd0}, _T_34}; // @[el2_lsu_bus_intf.scala 283:27] - wire [3:0] ldst_byteen_hi_m = ldst_byteen_ext_m[7:4]; // @[el2_lsu_bus_intf.scala 286:47] - wire [3:0] ldst_byteen_lo_m = ldst_byteen_ext_m[3:0]; // @[el2_lsu_bus_intf.scala 287:47] - wire [7:0] ldst_byteen_ext_r = {{1'd0}, _T_37}; // @[el2_lsu_bus_intf.scala 284:27] - wire [3:0] ldst_byteen_hi_r = ldst_byteen_ext_r[7:4]; // @[el2_lsu_bus_intf.scala 288:47] - wire [3:0] ldst_byteen_lo_r = ldst_byteen_ext_r[3:0]; // @[el2_lsu_bus_intf.scala 289:47] - wire [63:0] store_data_ext_r = {{1'd0}, _T_41}; // @[el2_lsu_bus_intf.scala 285:27] - wire [31:0] store_data_hi_r = store_data_ext_r[63:32]; // @[el2_lsu_bus_intf.scala 291:46] - wire [31:0] store_data_lo_r = store_data_ext_r[31:0]; // @[el2_lsu_bus_intf.scala 292:46] - wire _T_50 = io_lsu_addr_m[31:2] == io_lsu_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 293:51] - wire _T_51 = _T_50 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 293:76] - wire _T_52 = _T_51 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 293:97] - wire ld_addr_rhit_lo_lo = _T_52 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 293:123] - wire _T_56 = io_end_addr_m[31:2] == io_lsu_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 294:51] - wire _T_57 = _T_56 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 294:76] - wire _T_58 = _T_57 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 294:97] - wire ld_addr_rhit_lo_hi = _T_58 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 294:123] - wire _T_62 = io_lsu_addr_m[31:2] == io_end_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 295:51] - wire _T_63 = _T_62 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 295:76] - wire _T_64 = _T_63 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 295:97] - wire ld_addr_rhit_hi_lo = _T_64 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 295:123] - wire _T_68 = io_end_addr_m[31:2] == io_end_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 296:51] - wire _T_69 = _T_68 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 296:76] - wire _T_70 = _T_69 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 296:97] - wire ld_addr_rhit_hi_hi = _T_70 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 296:123] - wire _T_73 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[0]; // @[el2_lsu_bus_intf.scala 298:70] - wire _T_75 = _T_73 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 298:92] - wire _T_77 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[1]; // @[el2_lsu_bus_intf.scala 298:70] - wire _T_79 = _T_77 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 298:92] - wire _T_81 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[2]; // @[el2_lsu_bus_intf.scala 298:70] - wire _T_83 = _T_81 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 298:92] - wire _T_85 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[3]; // @[el2_lsu_bus_intf.scala 298:70] - wire _T_87 = _T_85 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 298:92] + wire [62:0] _GEN_2 = {{31'd0}, io_store_data_r}; // @[el2_lsu_bus_intf.scala 299:52] + wire [62:0] _T_41 = _GEN_2 << _T_40; // @[el2_lsu_bus_intf.scala 299:52] + wire [7:0] ldst_byteen_ext_m = {{1'd0}, _T_34}; // @[el2_lsu_bus_intf.scala 297:27] + wire [3:0] ldst_byteen_hi_m = ldst_byteen_ext_m[7:4]; // @[el2_lsu_bus_intf.scala 300:47] + wire [3:0] ldst_byteen_lo_m = ldst_byteen_ext_m[3:0]; // @[el2_lsu_bus_intf.scala 301:47] + wire [7:0] ldst_byteen_ext_r = {{1'd0}, _T_37}; // @[el2_lsu_bus_intf.scala 298:27] + wire [3:0] ldst_byteen_hi_r = ldst_byteen_ext_r[7:4]; // @[el2_lsu_bus_intf.scala 302:47] + wire [3:0] ldst_byteen_lo_r = ldst_byteen_ext_r[3:0]; // @[el2_lsu_bus_intf.scala 303:47] + wire [63:0] store_data_ext_r = {{1'd0}, _T_41}; // @[el2_lsu_bus_intf.scala 299:27] + wire [31:0] store_data_hi_r = store_data_ext_r[63:32]; // @[el2_lsu_bus_intf.scala 305:46] + wire [31:0] store_data_lo_r = store_data_ext_r[31:0]; // @[el2_lsu_bus_intf.scala 306:46] + wire _T_50 = io_lsu_addr_m[31:2] == io_lsu_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 307:51] + wire _T_51 = _T_50 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 307:76] + wire _T_52 = _T_51 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 307:97] + wire ld_addr_rhit_lo_lo = _T_52 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 307:123] + wire _T_56 = io_end_addr_m[31:2] == io_lsu_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 308:51] + wire _T_57 = _T_56 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 308:76] + wire _T_58 = _T_57 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 308:97] + wire ld_addr_rhit_lo_hi = _T_58 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 308:123] + wire _T_62 = io_lsu_addr_m[31:2] == io_end_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 309:51] + wire _T_63 = _T_62 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 309:76] + wire _T_64 = _T_63 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 309:97] + wire ld_addr_rhit_hi_lo = _T_64 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 309:123] + wire _T_68 = io_end_addr_m[31:2] == io_end_addr_r[31:2]; // @[el2_lsu_bus_intf.scala 310:51] + wire _T_69 = _T_68 & io_lsu_pkt_r_valid; // @[el2_lsu_bus_intf.scala 310:76] + wire _T_70 = _T_69 & io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 310:97] + wire ld_addr_rhit_hi_hi = _T_70 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 310:123] + wire _T_73 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[0]; // @[el2_lsu_bus_intf.scala 312:70] + wire _T_75 = _T_73 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 312:92] + wire _T_77 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[1]; // @[el2_lsu_bus_intf.scala 312:70] + wire _T_79 = _T_77 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 312:92] + wire _T_81 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[2]; // @[el2_lsu_bus_intf.scala 312:70] + wire _T_83 = _T_81 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 312:92] + wire _T_85 = ld_addr_rhit_lo_lo & ldst_byteen_lo_r[3]; // @[el2_lsu_bus_intf.scala 312:70] + wire _T_87 = _T_85 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 312:92] wire [3:0] ld_byte_rhit_lo_lo = {_T_87,_T_83,_T_79,_T_75}; // @[Cat.scala 29:58] - wire _T_92 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[0]; // @[el2_lsu_bus_intf.scala 299:70] - wire _T_94 = _T_92 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 299:92] - wire _T_96 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[1]; // @[el2_lsu_bus_intf.scala 299:70] - wire _T_98 = _T_96 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 299:92] - wire _T_100 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[2]; // @[el2_lsu_bus_intf.scala 299:70] - wire _T_102 = _T_100 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 299:92] - wire _T_104 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[3]; // @[el2_lsu_bus_intf.scala 299:70] - wire _T_106 = _T_104 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 299:92] + wire _T_92 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[0]; // @[el2_lsu_bus_intf.scala 313:70] + wire _T_94 = _T_92 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 313:92] + wire _T_96 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[1]; // @[el2_lsu_bus_intf.scala 313:70] + wire _T_98 = _T_96 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 313:92] + wire _T_100 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[2]; // @[el2_lsu_bus_intf.scala 313:70] + wire _T_102 = _T_100 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 313:92] + wire _T_104 = ld_addr_rhit_lo_hi & ldst_byteen_lo_r[3]; // @[el2_lsu_bus_intf.scala 313:70] + wire _T_106 = _T_104 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 313:92] wire [3:0] ld_byte_rhit_lo_hi = {_T_106,_T_102,_T_98,_T_94}; // @[Cat.scala 29:58] - wire _T_111 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[0]; // @[el2_lsu_bus_intf.scala 300:70] - wire _T_113 = _T_111 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 300:92] - wire _T_115 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[1]; // @[el2_lsu_bus_intf.scala 300:70] - wire _T_117 = _T_115 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 300:92] - wire _T_119 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[2]; // @[el2_lsu_bus_intf.scala 300:70] - wire _T_121 = _T_119 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 300:92] - wire _T_123 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[3]; // @[el2_lsu_bus_intf.scala 300:70] - wire _T_125 = _T_123 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 300:92] + wire _T_111 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[0]; // @[el2_lsu_bus_intf.scala 314:70] + wire _T_113 = _T_111 & ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 314:92] + wire _T_115 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[1]; // @[el2_lsu_bus_intf.scala 314:70] + wire _T_117 = _T_115 & ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 314:92] + wire _T_119 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[2]; // @[el2_lsu_bus_intf.scala 314:70] + wire _T_121 = _T_119 & ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 314:92] + wire _T_123 = ld_addr_rhit_hi_lo & ldst_byteen_hi_r[3]; // @[el2_lsu_bus_intf.scala 314:70] + wire _T_125 = _T_123 & ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 314:92] wire [3:0] ld_byte_rhit_hi_lo = {_T_125,_T_121,_T_117,_T_113}; // @[Cat.scala 29:58] - wire _T_130 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[0]; // @[el2_lsu_bus_intf.scala 301:70] - wire _T_132 = _T_130 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 301:92] - wire _T_134 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[1]; // @[el2_lsu_bus_intf.scala 301:70] - wire _T_136 = _T_134 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 301:92] - wire _T_138 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[2]; // @[el2_lsu_bus_intf.scala 301:70] - wire _T_140 = _T_138 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 301:92] - wire _T_142 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[3]; // @[el2_lsu_bus_intf.scala 301:70] - wire _T_144 = _T_142 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 301:92] + wire _T_130 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[0]; // @[el2_lsu_bus_intf.scala 315:70] + wire _T_132 = _T_130 & ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 315:92] + wire _T_134 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[1]; // @[el2_lsu_bus_intf.scala 315:70] + wire _T_136 = _T_134 & ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 315:92] + wire _T_138 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[2]; // @[el2_lsu_bus_intf.scala 315:70] + wire _T_140 = _T_138 & ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 315:92] + wire _T_142 = ld_addr_rhit_hi_hi & ldst_byteen_hi_r[3]; // @[el2_lsu_bus_intf.scala 315:70] + wire _T_144 = _T_142 & ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 315:92] wire [3:0] ld_byte_rhit_hi_hi = {_T_144,_T_140,_T_136,_T_132}; // @[Cat.scala 29:58] - wire _T_150 = ld_byte_rhit_lo_lo[0] | ld_byte_rhit_hi_lo[0]; // @[el2_lsu_bus_intf.scala 303:73] - wire [3:0] ld_byte_hit_buf_lo = bus_buffer_io_ld_byte_hit_buf_lo; // @[el2_lsu_bus_intf.scala 215:38] - wire _T_152 = _T_150 | ld_byte_hit_buf_lo[0]; // @[el2_lsu_bus_intf.scala 303:97] - wire _T_155 = ld_byte_rhit_lo_lo[1] | ld_byte_rhit_hi_lo[1]; // @[el2_lsu_bus_intf.scala 303:73] - wire _T_157 = _T_155 | ld_byte_hit_buf_lo[1]; // @[el2_lsu_bus_intf.scala 303:97] - wire _T_160 = ld_byte_rhit_lo_lo[2] | ld_byte_rhit_hi_lo[2]; // @[el2_lsu_bus_intf.scala 303:73] - wire _T_162 = _T_160 | ld_byte_hit_buf_lo[2]; // @[el2_lsu_bus_intf.scala 303:97] - wire _T_165 = ld_byte_rhit_lo_lo[3] | ld_byte_rhit_hi_lo[3]; // @[el2_lsu_bus_intf.scala 303:73] - wire _T_167 = _T_165 | ld_byte_hit_buf_lo[3]; // @[el2_lsu_bus_intf.scala 303:97] + wire _T_150 = ld_byte_rhit_lo_lo[0] | ld_byte_rhit_hi_lo[0]; // @[el2_lsu_bus_intf.scala 317:73] + wire [3:0] ld_byte_hit_buf_lo = bus_buffer_io_ld_byte_hit_buf_lo; // @[el2_lsu_bus_intf.scala 217:38] + wire _T_152 = _T_150 | ld_byte_hit_buf_lo[0]; // @[el2_lsu_bus_intf.scala 317:97] + wire _T_155 = ld_byte_rhit_lo_lo[1] | ld_byte_rhit_hi_lo[1]; // @[el2_lsu_bus_intf.scala 317:73] + wire _T_157 = _T_155 | ld_byte_hit_buf_lo[1]; // @[el2_lsu_bus_intf.scala 317:97] + wire _T_160 = ld_byte_rhit_lo_lo[2] | ld_byte_rhit_hi_lo[2]; // @[el2_lsu_bus_intf.scala 317:73] + wire _T_162 = _T_160 | ld_byte_hit_buf_lo[2]; // @[el2_lsu_bus_intf.scala 317:97] + wire _T_165 = ld_byte_rhit_lo_lo[3] | ld_byte_rhit_hi_lo[3]; // @[el2_lsu_bus_intf.scala 317:73] + wire _T_167 = _T_165 | ld_byte_hit_buf_lo[3]; // @[el2_lsu_bus_intf.scala 317:97] wire [3:0] ld_byte_hit_lo = {_T_167,_T_162,_T_157,_T_152}; // @[Cat.scala 29:58] - wire _T_173 = ld_byte_rhit_lo_hi[0] | ld_byte_rhit_hi_hi[0]; // @[el2_lsu_bus_intf.scala 304:73] - wire [3:0] ld_byte_hit_buf_hi = bus_buffer_io_ld_byte_hit_buf_hi; // @[el2_lsu_bus_intf.scala 216:38] - wire _T_175 = _T_173 | ld_byte_hit_buf_hi[0]; // @[el2_lsu_bus_intf.scala 304:97] - wire _T_178 = ld_byte_rhit_lo_hi[1] | ld_byte_rhit_hi_hi[1]; // @[el2_lsu_bus_intf.scala 304:73] - wire _T_180 = _T_178 | ld_byte_hit_buf_hi[1]; // @[el2_lsu_bus_intf.scala 304:97] - wire _T_183 = ld_byte_rhit_lo_hi[2] | ld_byte_rhit_hi_hi[2]; // @[el2_lsu_bus_intf.scala 304:73] - wire _T_185 = _T_183 | ld_byte_hit_buf_hi[2]; // @[el2_lsu_bus_intf.scala 304:97] - wire _T_188 = ld_byte_rhit_lo_hi[3] | ld_byte_rhit_hi_hi[3]; // @[el2_lsu_bus_intf.scala 304:73] - wire _T_190 = _T_188 | ld_byte_hit_buf_hi[3]; // @[el2_lsu_bus_intf.scala 304:97] + wire _T_173 = ld_byte_rhit_lo_hi[0] | ld_byte_rhit_hi_hi[0]; // @[el2_lsu_bus_intf.scala 318:73] + wire [3:0] ld_byte_hit_buf_hi = bus_buffer_io_ld_byte_hit_buf_hi; // @[el2_lsu_bus_intf.scala 218:38] + wire _T_175 = _T_173 | ld_byte_hit_buf_hi[0]; // @[el2_lsu_bus_intf.scala 318:97] + wire _T_178 = ld_byte_rhit_lo_hi[1] | ld_byte_rhit_hi_hi[1]; // @[el2_lsu_bus_intf.scala 318:73] + wire _T_180 = _T_178 | ld_byte_hit_buf_hi[1]; // @[el2_lsu_bus_intf.scala 318:97] + wire _T_183 = ld_byte_rhit_lo_hi[2] | ld_byte_rhit_hi_hi[2]; // @[el2_lsu_bus_intf.scala 318:73] + wire _T_185 = _T_183 | ld_byte_hit_buf_hi[2]; // @[el2_lsu_bus_intf.scala 318:97] + wire _T_188 = ld_byte_rhit_lo_hi[3] | ld_byte_rhit_hi_hi[3]; // @[el2_lsu_bus_intf.scala 318:73] + wire _T_190 = _T_188 | ld_byte_hit_buf_hi[3]; // @[el2_lsu_bus_intf.scala 318:97] wire [3:0] ld_byte_hit_hi = {_T_190,_T_185,_T_180,_T_175}; // @[Cat.scala 29:58] wire [3:0] ld_byte_rhit_lo = {_T_165,_T_160,_T_155,_T_150}; // @[Cat.scala 29:58] wire [3:0] ld_byte_rhit_hi = {_T_188,_T_183,_T_178,_T_173}; // @[Cat.scala 29:58] @@ -10004,54 +10008,54 @@ module el2_lsu_bus_intf( wire [7:0] _T_288 = ld_byte_rhit_hi_hi[3] ? store_data_hi_r[31:24] : 8'h0; // @[Mux.scala 27:72] wire [7:0] _T_289 = _T_287 | _T_288; // @[Mux.scala 27:72] wire [31:0] ld_fwddata_rpipe_hi = {_T_289,_T_281,_T_273,_T_265}; // @[Cat.scala 29:58] - wire [31:0] ld_fwddata_buf_lo = bus_buffer_io_ld_fwddata_buf_lo; // @[el2_lsu_bus_intf.scala 217:38] - wire [7:0] _T_297 = ld_byte_rhit_lo[0] ? ld_fwddata_rpipe_lo[7:0] : ld_fwddata_buf_lo[7:0]; // @[el2_lsu_bus_intf.scala 309:54] - wire [7:0] _T_301 = ld_byte_rhit_lo[1] ? ld_fwddata_rpipe_lo[15:8] : ld_fwddata_buf_lo[15:8]; // @[el2_lsu_bus_intf.scala 309:54] - wire [7:0] _T_305 = ld_byte_rhit_lo[2] ? ld_fwddata_rpipe_lo[23:16] : ld_fwddata_buf_lo[23:16]; // @[el2_lsu_bus_intf.scala 309:54] - wire [7:0] _T_309 = ld_byte_rhit_lo[3] ? ld_fwddata_rpipe_lo[31:24] : ld_fwddata_buf_lo[31:24]; // @[el2_lsu_bus_intf.scala 309:54] + wire [31:0] ld_fwddata_buf_lo = bus_buffer_io_ld_fwddata_buf_lo; // @[el2_lsu_bus_intf.scala 219:38] + wire [7:0] _T_297 = ld_byte_rhit_lo[0] ? ld_fwddata_rpipe_lo[7:0] : ld_fwddata_buf_lo[7:0]; // @[el2_lsu_bus_intf.scala 323:54] + wire [7:0] _T_301 = ld_byte_rhit_lo[1] ? ld_fwddata_rpipe_lo[15:8] : ld_fwddata_buf_lo[15:8]; // @[el2_lsu_bus_intf.scala 323:54] + wire [7:0] _T_305 = ld_byte_rhit_lo[2] ? ld_fwddata_rpipe_lo[23:16] : ld_fwddata_buf_lo[23:16]; // @[el2_lsu_bus_intf.scala 323:54] + wire [7:0] _T_309 = ld_byte_rhit_lo[3] ? ld_fwddata_rpipe_lo[31:24] : ld_fwddata_buf_lo[31:24]; // @[el2_lsu_bus_intf.scala 323:54] wire [31:0] _T_312 = {_T_309,_T_305,_T_301,_T_297}; // @[Cat.scala 29:58] - wire [31:0] ld_fwddata_buf_hi = bus_buffer_io_ld_fwddata_buf_hi; // @[el2_lsu_bus_intf.scala 218:38] - wire [7:0] _T_316 = ld_byte_rhit_hi[0] ? ld_fwddata_rpipe_hi[7:0] : ld_fwddata_buf_hi[7:0]; // @[el2_lsu_bus_intf.scala 310:54] - wire [7:0] _T_320 = ld_byte_rhit_hi[1] ? ld_fwddata_rpipe_hi[15:8] : ld_fwddata_buf_hi[15:8]; // @[el2_lsu_bus_intf.scala 310:54] - wire [7:0] _T_324 = ld_byte_rhit_hi[2] ? ld_fwddata_rpipe_hi[23:16] : ld_fwddata_buf_hi[23:16]; // @[el2_lsu_bus_intf.scala 310:54] - wire [7:0] _T_328 = ld_byte_rhit_hi[3] ? ld_fwddata_rpipe_hi[31:24] : ld_fwddata_buf_hi[31:24]; // @[el2_lsu_bus_intf.scala 310:54] + wire [31:0] ld_fwddata_buf_hi = bus_buffer_io_ld_fwddata_buf_hi; // @[el2_lsu_bus_intf.scala 220:38] + wire [7:0] _T_316 = ld_byte_rhit_hi[0] ? ld_fwddata_rpipe_hi[7:0] : ld_fwddata_buf_hi[7:0]; // @[el2_lsu_bus_intf.scala 324:54] + wire [7:0] _T_320 = ld_byte_rhit_hi[1] ? ld_fwddata_rpipe_hi[15:8] : ld_fwddata_buf_hi[15:8]; // @[el2_lsu_bus_intf.scala 324:54] + wire [7:0] _T_324 = ld_byte_rhit_hi[2] ? ld_fwddata_rpipe_hi[23:16] : ld_fwddata_buf_hi[23:16]; // @[el2_lsu_bus_intf.scala 324:54] + wire [7:0] _T_328 = ld_byte_rhit_hi[3] ? ld_fwddata_rpipe_hi[31:24] : ld_fwddata_buf_hi[31:24]; // @[el2_lsu_bus_intf.scala 324:54] wire [31:0] _T_331 = {_T_328,_T_324,_T_320,_T_316}; // @[Cat.scala 29:58] - wire _T_334 = ~ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 311:72] - wire _T_335 = ld_byte_hit_lo[0] | _T_334; // @[el2_lsu_bus_intf.scala 311:70] - wire _T_338 = ~ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 311:72] - wire _T_339 = ld_byte_hit_lo[1] | _T_338; // @[el2_lsu_bus_intf.scala 311:70] - wire _T_342 = ~ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 311:72] - wire _T_343 = ld_byte_hit_lo[2] | _T_342; // @[el2_lsu_bus_intf.scala 311:70] - wire _T_346 = ~ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 311:72] - wire _T_347 = ld_byte_hit_lo[3] | _T_346; // @[el2_lsu_bus_intf.scala 311:70] - wire _T_348 = _T_335 & _T_339; // @[el2_lsu_bus_intf.scala 311:111] - wire _T_349 = _T_348 & _T_343; // @[el2_lsu_bus_intf.scala 311:111] - wire ld_full_hit_lo_m = _T_349 & _T_347; // @[el2_lsu_bus_intf.scala 311:111] - wire _T_353 = ~ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 312:72] - wire _T_354 = ld_byte_hit_hi[0] | _T_353; // @[el2_lsu_bus_intf.scala 312:70] - wire _T_357 = ~ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 312:72] - wire _T_358 = ld_byte_hit_hi[1] | _T_357; // @[el2_lsu_bus_intf.scala 312:70] - wire _T_361 = ~ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 312:72] - wire _T_362 = ld_byte_hit_hi[2] | _T_361; // @[el2_lsu_bus_intf.scala 312:70] - wire _T_365 = ~ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 312:72] - wire _T_366 = ld_byte_hit_hi[3] | _T_365; // @[el2_lsu_bus_intf.scala 312:70] - wire _T_367 = _T_354 & _T_358; // @[el2_lsu_bus_intf.scala 312:111] - wire _T_368 = _T_367 & _T_362; // @[el2_lsu_bus_intf.scala 312:111] - wire ld_full_hit_hi_m = _T_368 & _T_366; // @[el2_lsu_bus_intf.scala 312:111] - wire _T_370 = ld_full_hit_lo_m & ld_full_hit_hi_m; // @[el2_lsu_bus_intf.scala 313:47] - wire _T_371 = _T_370 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 313:66] - wire _T_372 = _T_371 & io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 313:84] - wire _T_373 = ~io_is_sideeffects_m; // @[el2_lsu_bus_intf.scala 313:111] - wire [63:0] ld_fwddata_hi = {{32'd0}, _T_331}; // @[el2_lsu_bus_intf.scala 310:27] - wire [63:0] ld_fwddata_lo = {{32'd0}, _T_312}; // @[el2_lsu_bus_intf.scala 309:27] + wire _T_334 = ~ldst_byteen_lo_m[0]; // @[el2_lsu_bus_intf.scala 325:72] + wire _T_335 = ld_byte_hit_lo[0] | _T_334; // @[el2_lsu_bus_intf.scala 325:70] + wire _T_338 = ~ldst_byteen_lo_m[1]; // @[el2_lsu_bus_intf.scala 325:72] + wire _T_339 = ld_byte_hit_lo[1] | _T_338; // @[el2_lsu_bus_intf.scala 325:70] + wire _T_342 = ~ldst_byteen_lo_m[2]; // @[el2_lsu_bus_intf.scala 325:72] + wire _T_343 = ld_byte_hit_lo[2] | _T_342; // @[el2_lsu_bus_intf.scala 325:70] + wire _T_346 = ~ldst_byteen_lo_m[3]; // @[el2_lsu_bus_intf.scala 325:72] + wire _T_347 = ld_byte_hit_lo[3] | _T_346; // @[el2_lsu_bus_intf.scala 325:70] + wire _T_348 = _T_335 & _T_339; // @[el2_lsu_bus_intf.scala 325:111] + wire _T_349 = _T_348 & _T_343; // @[el2_lsu_bus_intf.scala 325:111] + wire ld_full_hit_lo_m = _T_349 & _T_347; // @[el2_lsu_bus_intf.scala 325:111] + wire _T_353 = ~ldst_byteen_hi_m[0]; // @[el2_lsu_bus_intf.scala 326:72] + wire _T_354 = ld_byte_hit_hi[0] | _T_353; // @[el2_lsu_bus_intf.scala 326:70] + wire _T_357 = ~ldst_byteen_hi_m[1]; // @[el2_lsu_bus_intf.scala 326:72] + wire _T_358 = ld_byte_hit_hi[1] | _T_357; // @[el2_lsu_bus_intf.scala 326:70] + wire _T_361 = ~ldst_byteen_hi_m[2]; // @[el2_lsu_bus_intf.scala 326:72] + wire _T_362 = ld_byte_hit_hi[2] | _T_361; // @[el2_lsu_bus_intf.scala 326:70] + wire _T_365 = ~ldst_byteen_hi_m[3]; // @[el2_lsu_bus_intf.scala 326:72] + wire _T_366 = ld_byte_hit_hi[3] | _T_365; // @[el2_lsu_bus_intf.scala 326:70] + wire _T_367 = _T_354 & _T_358; // @[el2_lsu_bus_intf.scala 326:111] + wire _T_368 = _T_367 & _T_362; // @[el2_lsu_bus_intf.scala 326:111] + wire ld_full_hit_hi_m = _T_368 & _T_366; // @[el2_lsu_bus_intf.scala 326:111] + wire _T_370 = ld_full_hit_lo_m & ld_full_hit_hi_m; // @[el2_lsu_bus_intf.scala 327:47] + wire _T_371 = _T_370 & io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 327:66] + wire _T_372 = _T_371 & io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 327:84] + wire _T_373 = ~io_is_sideeffects_m; // @[el2_lsu_bus_intf.scala 327:111] + wire [63:0] ld_fwddata_hi = {{32'd0}, _T_331}; // @[el2_lsu_bus_intf.scala 324:27] + wire [63:0] ld_fwddata_lo = {{32'd0}, _T_312}; // @[el2_lsu_bus_intf.scala 323:27] wire [63:0] _T_377 = {ld_fwddata_hi[31:0],ld_fwddata_lo[31:0]}; // @[Cat.scala 29:58] - wire [3:0] _GEN_3 = {{2'd0}, io_lsu_addr_m[1:0]}; // @[el2_lsu_bus_intf.scala 314:83] - wire [5:0] _T_379 = 4'h8 * _GEN_3; // @[el2_lsu_bus_intf.scala 314:83] - wire [63:0] ld_fwddata_m = _T_377 >> _T_379; // @[el2_lsu_bus_intf.scala 314:76] - reg lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 318:32] - reg ldst_dual_m; // @[el2_lsu_bus_intf.scala 321:27] - reg is_sideeffects_r; // @[el2_lsu_bus_intf.scala 325:33] - el2_lsu_bus_buffer bus_buffer ( // @[el2_lsu_bus_intf.scala 167:39] + wire [3:0] _GEN_3 = {{2'd0}, io_lsu_addr_m[1:0]}; // @[el2_lsu_bus_intf.scala 328:83] + wire [5:0] _T_379 = 4'h8 * _GEN_3; // @[el2_lsu_bus_intf.scala 328:83] + wire [63:0] ld_fwddata_m = _T_377 >> _T_379; // @[el2_lsu_bus_intf.scala 328:76] + reg lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 332:32] + reg ldst_dual_m; // @[el2_lsu_bus_intf.scala 335:27] + reg is_sideeffects_r; // @[el2_lsu_bus_intf.scala 339:33] + el2_lsu_bus_buffer bus_buffer ( // @[el2_lsu_bus_intf.scala 169:39] .clock(bus_buffer_clock), .reset(bus_buffer_reset), .io_scan_mode(bus_buffer_io_scan_mode), @@ -10091,14 +10095,6 @@ module el2_lsu_bus_intf( .io_ldst_dual_m(bus_buffer_io_ldst_dual_m), .io_ldst_dual_r(bus_buffer_io_ldst_dual_r), .io_ldst_byteen_ext_m(bus_buffer_io_ldst_byteen_ext_m), - .io_lsu_axi_wready(bus_buffer_io_lsu_axi_wready), - .io_lsu_axi_bvalid(bus_buffer_io_lsu_axi_bvalid), - .io_lsu_axi_bresp(bus_buffer_io_lsu_axi_bresp), - .io_lsu_axi_bid(bus_buffer_io_lsu_axi_bid), - .io_lsu_axi_arready(bus_buffer_io_lsu_axi_arready), - .io_lsu_axi_rvalid(bus_buffer_io_lsu_axi_rvalid), - .io_lsu_axi_rid(bus_buffer_io_lsu_axi_rid), - .io_lsu_axi_rdata(bus_buffer_io_lsu_axi_rdata), .io_lsu_bus_clk_en(bus_buffer_io_lsu_bus_clk_en), .io_lsu_bus_clk_en_q(bus_buffer_io_lsu_bus_clk_en_q), .io_lsu_busreq_r(bus_buffer_io_lsu_busreq_r), @@ -10124,110 +10120,120 @@ module el2_lsu_bus_intf( .io_lsu_pmu_bus_misaligned(bus_buffer_io_lsu_pmu_bus_misaligned), .io_lsu_pmu_bus_error(bus_buffer_io_lsu_pmu_bus_error), .io_lsu_pmu_bus_busy(bus_buffer_io_lsu_pmu_bus_busy), - .io_lsu_axi_awvalid(bus_buffer_io_lsu_axi_awvalid), - .io_lsu_axi_awready(bus_buffer_io_lsu_axi_awready), - .io_lsu_axi_awid(bus_buffer_io_lsu_axi_awid), - .io_lsu_axi_awaddr(bus_buffer_io_lsu_axi_awaddr), - .io_lsu_axi_awregion(bus_buffer_io_lsu_axi_awregion), - .io_lsu_axi_awsize(bus_buffer_io_lsu_axi_awsize), - .io_lsu_axi_awcache(bus_buffer_io_lsu_axi_awcache), - .io_lsu_axi_wvalid(bus_buffer_io_lsu_axi_wvalid), - .io_lsu_axi_wdata(bus_buffer_io_lsu_axi_wdata), - .io_lsu_axi_wstrb(bus_buffer_io_lsu_axi_wstrb), - .io_lsu_axi_bready(bus_buffer_io_lsu_axi_bready), - .io_lsu_axi_arvalid(bus_buffer_io_lsu_axi_arvalid), - .io_lsu_axi_arid(bus_buffer_io_lsu_axi_arid), - .io_lsu_axi_araddr(bus_buffer_io_lsu_axi_araddr), - .io_lsu_axi_arregion(bus_buffer_io_lsu_axi_arregion), - .io_lsu_axi_arsize(bus_buffer_io_lsu_axi_arsize), - .io_lsu_axi_arcache(bus_buffer_io_lsu_axi_arcache), - .io_lsu_axi_rready(bus_buffer_io_lsu_axi_rready) + .io_axi_wchannel_lsu_axi_awvalid(bus_buffer_io_axi_wchannel_lsu_axi_awvalid), + .io_axi_wchannel_lsu_axi_awready(bus_buffer_io_axi_wchannel_lsu_axi_awready), + .io_axi_wchannel_lsu_axi_awid(bus_buffer_io_axi_wchannel_lsu_axi_awid), + .io_axi_wchannel_lsu_axi_awaddr(bus_buffer_io_axi_wchannel_lsu_axi_awaddr), + .io_axi_wchannel_lsu_axi_awregion(bus_buffer_io_axi_wchannel_lsu_axi_awregion), + .io_axi_wchannel_lsu_axi_awsize(bus_buffer_io_axi_wchannel_lsu_axi_awsize), + .io_axi_wchannel_lsu_axi_awcache(bus_buffer_io_axi_wchannel_lsu_axi_awcache), + .io_axi_wchannel_lsu_axi_wvalid(bus_buffer_io_axi_wchannel_lsu_axi_wvalid), + .io_axi_wchannel_lsu_axi_wready(bus_buffer_io_axi_wchannel_lsu_axi_wready), + .io_axi_wchannel_lsu_axi_wdata(bus_buffer_io_axi_wchannel_lsu_axi_wdata), + .io_axi_wchannel_lsu_axi_wstrb(bus_buffer_io_axi_wchannel_lsu_axi_wstrb), + .io_axi_wchannel_lsu_axi_bvalid(bus_buffer_io_axi_wchannel_lsu_axi_bvalid), + .io_axi_wchannel_lsu_axi_bready(bus_buffer_io_axi_wchannel_lsu_axi_bready), + .io_axi_wchannel_lsu_axi_bresp(bus_buffer_io_axi_wchannel_lsu_axi_bresp), + .io_axi_wchannel_lsu_axi_bid(bus_buffer_io_axi_wchannel_lsu_axi_bid), + .io_axi_rchannel_lsu_axi_arvalid(bus_buffer_io_axi_rchannel_lsu_axi_arvalid), + .io_axi_rchannel_lsu_axi_arready(bus_buffer_io_axi_rchannel_lsu_axi_arready), + .io_axi_rchannel_lsu_axi_arid(bus_buffer_io_axi_rchannel_lsu_axi_arid), + .io_axi_rchannel_lsu_axi_araddr(bus_buffer_io_axi_rchannel_lsu_axi_araddr), + .io_axi_rchannel_lsu_axi_arregion(bus_buffer_io_axi_rchannel_lsu_axi_arregion), + .io_axi_rchannel_lsu_axi_arsize(bus_buffer_io_axi_rchannel_lsu_axi_arsize), + .io_axi_rchannel_lsu_axi_arcache(bus_buffer_io_axi_rchannel_lsu_axi_arcache), + .io_axi_rchannel_lsu_axi_rvalid(bus_buffer_io_axi_rchannel_lsu_axi_rvalid), + .io_axi_rchannel_lsu_axi_rready(bus_buffer_io_axi_rchannel_lsu_axi_rready), + .io_axi_rchannel_lsu_axi_rdata(bus_buffer_io_axi_rchannel_lsu_axi_rdata), + .io_axi_rchannel_lsu_axi_rresp(bus_buffer_io_axi_rchannel_lsu_axi_rresp), + .io_axi_rchannel_lsu_axi_rid(bus_buffer_io_axi_rchannel_lsu_axi_rid) ); - assign io_lsu_busreq_r = bus_buffer_io_lsu_busreq_r; // @[el2_lsu_bus_intf.scala 210:38] - assign io_lsu_bus_buffer_pend_any = bus_buffer_io_lsu_bus_buffer_pend_any; // @[el2_lsu_bus_intf.scala 211:38] - assign io_lsu_bus_buffer_full_any = bus_buffer_io_lsu_bus_buffer_full_any; // @[el2_lsu_bus_intf.scala 212:38] - assign io_lsu_bus_buffer_empty_any = bus_buffer_io_lsu_bus_buffer_empty_any; // @[el2_lsu_bus_intf.scala 213:38] - assign io_bus_read_data_m = ld_fwddata_m[31:0]; // @[el2_lsu_bus_intf.scala 315:27] - assign io_lsu_imprecise_error_load_any = bus_buffer_io_lsu_imprecise_error_load_any; // @[el2_lsu_bus_intf.scala 219:38] - assign io_lsu_imprecise_error_store_any = bus_buffer_io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_intf.scala 220:38] - assign io_lsu_imprecise_error_addr_any = bus_buffer_io_lsu_imprecise_error_addr_any; // @[el2_lsu_bus_intf.scala 221:38] - assign io_lsu_nonblock_load_valid_m = bus_buffer_io_lsu_nonblock_load_valid_m; // @[el2_lsu_bus_intf.scala 222:38] - assign io_lsu_nonblock_load_tag_m = bus_buffer_io_lsu_nonblock_load_tag_m; // @[el2_lsu_bus_intf.scala 223:38] - assign io_lsu_nonblock_load_inv_r = bus_buffer_io_lsu_nonblock_load_inv_r; // @[el2_lsu_bus_intf.scala 224:38] - assign io_lsu_nonblock_load_inv_tag_r = bus_buffer_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu_bus_intf.scala 225:38] - assign io_lsu_nonblock_load_data_valid = bus_buffer_io_lsu_nonblock_load_data_valid; // @[el2_lsu_bus_intf.scala 226:38] - assign io_lsu_nonblock_load_data_error = bus_buffer_io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_intf.scala 227:38] - assign io_lsu_nonblock_load_data_tag = bus_buffer_io_lsu_nonblock_load_data_tag; // @[el2_lsu_bus_intf.scala 228:38] - assign io_lsu_nonblock_load_data = bus_buffer_io_lsu_nonblock_load_data; // @[el2_lsu_bus_intf.scala 229:38] - assign io_lsu_pmu_bus_trxn = bus_buffer_io_lsu_pmu_bus_trxn; // @[el2_lsu_bus_intf.scala 230:38] - assign io_lsu_pmu_bus_misaligned = bus_buffer_io_lsu_pmu_bus_misaligned; // @[el2_lsu_bus_intf.scala 231:38] - assign io_lsu_pmu_bus_error = bus_buffer_io_lsu_pmu_bus_error; // @[el2_lsu_bus_intf.scala 232:38] - assign io_lsu_pmu_bus_busy = bus_buffer_io_lsu_pmu_bus_busy; // @[el2_lsu_bus_intf.scala 233:38] - assign io_lsu_axi_awvalid = bus_buffer_io_lsu_axi_awvalid; // @[el2_lsu_bus_intf.scala 234:38] - assign io_lsu_axi_awid = bus_buffer_io_lsu_axi_awid; // @[el2_lsu_bus_intf.scala 235:38] - assign io_lsu_axi_awaddr = bus_buffer_io_lsu_axi_awaddr; // @[el2_lsu_bus_intf.scala 236:38] - assign io_lsu_axi_awregion = bus_buffer_io_lsu_axi_awregion; // @[el2_lsu_bus_intf.scala 237:38] - assign io_lsu_axi_awsize = bus_buffer_io_lsu_axi_awsize; // @[el2_lsu_bus_intf.scala 239:38] - assign io_lsu_axi_awcache = bus_buffer_io_lsu_axi_awcache; // @[el2_lsu_bus_intf.scala 242:38] - assign io_lsu_axi_wvalid = bus_buffer_io_lsu_axi_wvalid; // @[el2_lsu_bus_intf.scala 245:38] - assign io_lsu_axi_wdata = bus_buffer_io_lsu_axi_wdata; // @[el2_lsu_bus_intf.scala 246:38] - assign io_lsu_axi_wstrb = bus_buffer_io_lsu_axi_wstrb; // @[el2_lsu_bus_intf.scala 247:38] - assign io_lsu_axi_arvalid = bus_buffer_io_lsu_axi_arvalid; // @[el2_lsu_bus_intf.scala 250:38] - assign io_lsu_axi_arid = bus_buffer_io_lsu_axi_arid; // @[el2_lsu_bus_intf.scala 251:38] - assign io_lsu_axi_araddr = bus_buffer_io_lsu_axi_araddr; // @[el2_lsu_bus_intf.scala 252:38] - assign io_lsu_axi_arregion = bus_buffer_io_lsu_axi_arregion; // @[el2_lsu_bus_intf.scala 253:38] - assign io_lsu_axi_arsize = bus_buffer_io_lsu_axi_arsize; // @[el2_lsu_bus_intf.scala 255:38] - assign io_lsu_axi_arcache = bus_buffer_io_lsu_axi_arcache; // @[el2_lsu_bus_intf.scala 258:38] + assign io_lsu_busreq_r = bus_buffer_io_lsu_busreq_r; // @[el2_lsu_bus_intf.scala 212:38] + assign io_lsu_bus_buffer_pend_any = bus_buffer_io_lsu_bus_buffer_pend_any; // @[el2_lsu_bus_intf.scala 213:38] + assign io_lsu_bus_buffer_full_any = bus_buffer_io_lsu_bus_buffer_full_any; // @[el2_lsu_bus_intf.scala 214:38] + assign io_lsu_bus_buffer_empty_any = bus_buffer_io_lsu_bus_buffer_empty_any; // @[el2_lsu_bus_intf.scala 215:38] + assign io_bus_read_data_m = ld_fwddata_m[31:0]; // @[el2_lsu_bus_intf.scala 329:27] + assign io_lsu_imprecise_error_load_any = bus_buffer_io_lsu_imprecise_error_load_any; // @[el2_lsu_bus_intf.scala 221:38] + assign io_lsu_imprecise_error_store_any = bus_buffer_io_lsu_imprecise_error_store_any; // @[el2_lsu_bus_intf.scala 222:38] + assign io_lsu_imprecise_error_addr_any = bus_buffer_io_lsu_imprecise_error_addr_any; // @[el2_lsu_bus_intf.scala 223:38] + assign io_lsu_nonblock_load_valid_m = bus_buffer_io_lsu_nonblock_load_valid_m; // @[el2_lsu_bus_intf.scala 224:38] + assign io_lsu_nonblock_load_tag_m = bus_buffer_io_lsu_nonblock_load_tag_m; // @[el2_lsu_bus_intf.scala 225:38] + assign io_lsu_nonblock_load_inv_r = bus_buffer_io_lsu_nonblock_load_inv_r; // @[el2_lsu_bus_intf.scala 226:38] + assign io_lsu_nonblock_load_inv_tag_r = bus_buffer_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu_bus_intf.scala 227:38] + assign io_lsu_nonblock_load_data_valid = bus_buffer_io_lsu_nonblock_load_data_valid; // @[el2_lsu_bus_intf.scala 228:38] + assign io_lsu_nonblock_load_data_error = bus_buffer_io_lsu_nonblock_load_data_error; // @[el2_lsu_bus_intf.scala 229:38] + assign io_lsu_nonblock_load_data_tag = bus_buffer_io_lsu_nonblock_load_data_tag; // @[el2_lsu_bus_intf.scala 230:38] + assign io_lsu_nonblock_load_data = bus_buffer_io_lsu_nonblock_load_data; // @[el2_lsu_bus_intf.scala 231:38] + assign io_lsu_pmu_bus_trxn = bus_buffer_io_lsu_pmu_bus_trxn; // @[el2_lsu_bus_intf.scala 232:38] + assign io_lsu_pmu_bus_misaligned = bus_buffer_io_lsu_pmu_bus_misaligned; // @[el2_lsu_bus_intf.scala 233:38] + assign io_lsu_pmu_bus_error = bus_buffer_io_lsu_pmu_bus_error; // @[el2_lsu_bus_intf.scala 234:38] + assign io_lsu_pmu_bus_busy = bus_buffer_io_lsu_pmu_bus_busy; // @[el2_lsu_bus_intf.scala 235:38] + assign io_axi_wchannel_lsu_axi_awvalid = bus_buffer_io_axi_wchannel_lsu_axi_awvalid; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_awid = bus_buffer_io_axi_wchannel_lsu_axi_awid; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_awaddr = bus_buffer_io_axi_wchannel_lsu_axi_awaddr; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_awregion = bus_buffer_io_axi_wchannel_lsu_axi_awregion; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_awsize = bus_buffer_io_axi_wchannel_lsu_axi_awsize; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_awcache = bus_buffer_io_axi_wchannel_lsu_axi_awcache; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_wvalid = bus_buffer_io_axi_wchannel_lsu_axi_wvalid; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_wdata = bus_buffer_io_axi_wchannel_lsu_axi_wdata; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_wchannel_lsu_axi_wstrb = bus_buffer_io_axi_wchannel_lsu_axi_wstrb; // @[el2_lsu_bus_intf.scala 236:19] + assign io_axi_rchannel_lsu_axi_arvalid = bus_buffer_io_axi_rchannel_lsu_axi_arvalid; // @[el2_lsu_bus_intf.scala 258:19] + assign io_axi_rchannel_lsu_axi_arid = bus_buffer_io_axi_rchannel_lsu_axi_arid; // @[el2_lsu_bus_intf.scala 258:19] + assign io_axi_rchannel_lsu_axi_araddr = bus_buffer_io_axi_rchannel_lsu_axi_araddr; // @[el2_lsu_bus_intf.scala 258:19] + assign io_axi_rchannel_lsu_axi_arregion = bus_buffer_io_axi_rchannel_lsu_axi_arregion; // @[el2_lsu_bus_intf.scala 258:19] + assign io_axi_rchannel_lsu_axi_arsize = bus_buffer_io_axi_rchannel_lsu_axi_arsize; // @[el2_lsu_bus_intf.scala 258:19] + assign io_axi_rchannel_lsu_axi_arcache = bus_buffer_io_axi_rchannel_lsu_axi_arcache; // @[el2_lsu_bus_intf.scala 258:19] assign bus_buffer_clock = clock; assign bus_buffer_reset = reset; - assign bus_buffer_io_scan_mode = io_scan_mode; // @[el2_lsu_bus_intf.scala 169:29] - assign bus_buffer_io_dec_tlu_external_ldfwd_disable = io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_intf.scala 171:51] - assign bus_buffer_io_dec_tlu_wb_coalescing_disable = io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_intf.scala 172:51] - assign bus_buffer_io_dec_tlu_sideeffect_posted_disable = io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_intf.scala 173:51] - assign bus_buffer_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[el2_lsu_bus_intf.scala 174:51] - assign bus_buffer_io_lsu_c2_r_clk = io_lsu_c2_r_clk; // @[el2_lsu_bus_intf.scala 175:51] - assign bus_buffer_io_lsu_bus_ibuf_c1_clk = io_lsu_bus_ibuf_c1_clk; // @[el2_lsu_bus_intf.scala 176:51] - assign bus_buffer_io_lsu_bus_obuf_c1_clk = io_lsu_bus_obuf_c1_clk; // @[el2_lsu_bus_intf.scala 177:51] - assign bus_buffer_io_lsu_bus_buf_c1_clk = io_lsu_bus_buf_c1_clk; // @[el2_lsu_bus_intf.scala 178:51] - assign bus_buffer_io_lsu_free_c2_clk = io_lsu_free_c2_clk; // @[el2_lsu_bus_intf.scala 179:51] - assign bus_buffer_io_lsu_busm_clk = io_lsu_busm_clk; // @[el2_lsu_bus_intf.scala 180:51] - assign bus_buffer_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_intf.scala 181:51] - assign bus_buffer_io_lsu_pkt_m_valid = io_lsu_pkt_m_valid; // @[el2_lsu_bus_intf.scala 184:27] - assign bus_buffer_io_lsu_pkt_m_bits_load = io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 184:27] - assign bus_buffer_io_lsu_pkt_r_bits_by = io_lsu_pkt_r_bits_by; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_pkt_r_bits_half = io_lsu_pkt_r_bits_half; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_pkt_r_bits_word = io_lsu_pkt_r_bits_word; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_pkt_r_bits_load = io_lsu_pkt_r_bits_load; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_pkt_r_bits_store = io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_pkt_r_bits_unsign = io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_intf.scala 185:27] - assign bus_buffer_io_lsu_addr_m = io_lsu_addr_m; // @[el2_lsu_bus_intf.scala 188:51] - assign bus_buffer_io_end_addr_m = io_end_addr_m; // @[el2_lsu_bus_intf.scala 189:51] - assign bus_buffer_io_lsu_addr_r = io_lsu_addr_r; // @[el2_lsu_bus_intf.scala 190:51] - assign bus_buffer_io_end_addr_r = io_end_addr_r; // @[el2_lsu_bus_intf.scala 191:51] - assign bus_buffer_io_store_data_r = io_store_data_r; // @[el2_lsu_bus_intf.scala 192:51] - assign bus_buffer_io_no_word_merge_r = _T_22 & _T_24; // @[el2_lsu_bus_intf.scala 263:51] - assign bus_buffer_io_no_dword_merge_r = _T_22 & _T_30; // @[el2_lsu_bus_intf.scala 264:51] - assign bus_buffer_io_lsu_busreq_m = io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 194:51] - assign bus_buffer_io_ld_full_hit_m = _T_372 & _T_373; // @[el2_lsu_bus_intf.scala 270:51] - assign bus_buffer_io_flush_m_up = io_flush_m_up; // @[el2_lsu_bus_intf.scala 195:51] - assign bus_buffer_io_flush_r = io_flush_r; // @[el2_lsu_bus_intf.scala 196:51] - assign bus_buffer_io_lsu_commit_r = io_lsu_commit_r; // @[el2_lsu_bus_intf.scala 197:51] - assign bus_buffer_io_is_sideeffects_r = is_sideeffects_r; // @[el2_lsu_bus_intf.scala 265:51] - assign bus_buffer_io_ldst_dual_d = io_lsu_addr_d[2] != io_end_addr_d[2]; // @[el2_lsu_bus_intf.scala 266:51] - assign bus_buffer_io_ldst_dual_m = ldst_dual_m; // @[el2_lsu_bus_intf.scala 267:51] - assign bus_buffer_io_ldst_dual_r = ldst_dual_r; // @[el2_lsu_bus_intf.scala 268:51] - assign bus_buffer_io_ldst_byteen_ext_m = {{1'd0}, _T_34}; // @[el2_lsu_bus_intf.scala 269:51] - assign bus_buffer_io_lsu_axi_wready = io_lsu_axi_wready; // @[el2_lsu_bus_intf.scala 199:51] - assign bus_buffer_io_lsu_axi_bvalid = io_lsu_axi_bvalid; // @[el2_lsu_bus_intf.scala 200:51] - assign bus_buffer_io_lsu_axi_bresp = io_lsu_axi_bresp; // @[el2_lsu_bus_intf.scala 201:51] - assign bus_buffer_io_lsu_axi_bid = io_lsu_axi_bid; // @[el2_lsu_bus_intf.scala 202:51] - assign bus_buffer_io_lsu_axi_arready = io_lsu_axi_arready; // @[el2_lsu_bus_intf.scala 203:51] - assign bus_buffer_io_lsu_axi_rvalid = io_lsu_axi_rvalid; // @[el2_lsu_bus_intf.scala 204:51] - assign bus_buffer_io_lsu_axi_rid = io_lsu_axi_rid; // @[el2_lsu_bus_intf.scala 205:51] - assign bus_buffer_io_lsu_axi_rdata = io_lsu_axi_rdata; // @[el2_lsu_bus_intf.scala 206:51] - assign bus_buffer_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu_bus_intf.scala 208:51] - assign bus_buffer_io_lsu_bus_clk_en_q = lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 271:51] - assign bus_buffer_io_lsu_axi_awready = io_lsu_axi_awready; // @[el2_lsu_bus_intf.scala 198:51] + assign bus_buffer_io_scan_mode = io_scan_mode; // @[el2_lsu_bus_intf.scala 171:29] + assign bus_buffer_io_dec_tlu_external_ldfwd_disable = io_dec_tlu_external_ldfwd_disable; // @[el2_lsu_bus_intf.scala 173:51] + assign bus_buffer_io_dec_tlu_wb_coalescing_disable = io_dec_tlu_wb_coalescing_disable; // @[el2_lsu_bus_intf.scala 174:51] + assign bus_buffer_io_dec_tlu_sideeffect_posted_disable = io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu_bus_intf.scala 175:51] + assign bus_buffer_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[el2_lsu_bus_intf.scala 176:51] + assign bus_buffer_io_lsu_c2_r_clk = io_lsu_c2_r_clk; // @[el2_lsu_bus_intf.scala 177:51] + assign bus_buffer_io_lsu_bus_ibuf_c1_clk = io_lsu_bus_ibuf_c1_clk; // @[el2_lsu_bus_intf.scala 178:51] + assign bus_buffer_io_lsu_bus_obuf_c1_clk = io_lsu_bus_obuf_c1_clk; // @[el2_lsu_bus_intf.scala 179:51] + assign bus_buffer_io_lsu_bus_buf_c1_clk = io_lsu_bus_buf_c1_clk; // @[el2_lsu_bus_intf.scala 180:51] + assign bus_buffer_io_lsu_free_c2_clk = io_lsu_free_c2_clk; // @[el2_lsu_bus_intf.scala 181:51] + assign bus_buffer_io_lsu_busm_clk = io_lsu_busm_clk; // @[el2_lsu_bus_intf.scala 182:51] + assign bus_buffer_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu_bus_intf.scala 183:51] + assign bus_buffer_io_lsu_pkt_m_valid = io_lsu_pkt_m_valid; // @[el2_lsu_bus_intf.scala 186:27] + assign bus_buffer_io_lsu_pkt_m_bits_load = io_lsu_pkt_m_bits_load; // @[el2_lsu_bus_intf.scala 186:27] + assign bus_buffer_io_lsu_pkt_r_bits_by = io_lsu_pkt_r_bits_by; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_pkt_r_bits_half = io_lsu_pkt_r_bits_half; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_pkt_r_bits_word = io_lsu_pkt_r_bits_word; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_pkt_r_bits_load = io_lsu_pkt_r_bits_load; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_pkt_r_bits_store = io_lsu_pkt_r_bits_store; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_pkt_r_bits_unsign = io_lsu_pkt_r_bits_unsign; // @[el2_lsu_bus_intf.scala 187:27] + assign bus_buffer_io_lsu_addr_m = io_lsu_addr_m; // @[el2_lsu_bus_intf.scala 190:51] + assign bus_buffer_io_end_addr_m = io_end_addr_m; // @[el2_lsu_bus_intf.scala 191:51] + assign bus_buffer_io_lsu_addr_r = io_lsu_addr_r; // @[el2_lsu_bus_intf.scala 192:51] + assign bus_buffer_io_end_addr_r = io_end_addr_r; // @[el2_lsu_bus_intf.scala 193:51] + assign bus_buffer_io_store_data_r = io_store_data_r; // @[el2_lsu_bus_intf.scala 194:51] + assign bus_buffer_io_no_word_merge_r = _T_22 & _T_24; // @[el2_lsu_bus_intf.scala 277:51] + assign bus_buffer_io_no_dword_merge_r = _T_22 & _T_30; // @[el2_lsu_bus_intf.scala 278:51] + assign bus_buffer_io_lsu_busreq_m = io_lsu_busreq_m; // @[el2_lsu_bus_intf.scala 196:51] + assign bus_buffer_io_ld_full_hit_m = _T_372 & _T_373; // @[el2_lsu_bus_intf.scala 284:51] + assign bus_buffer_io_flush_m_up = io_flush_m_up; // @[el2_lsu_bus_intf.scala 197:51] + assign bus_buffer_io_flush_r = io_flush_r; // @[el2_lsu_bus_intf.scala 198:51] + assign bus_buffer_io_lsu_commit_r = io_lsu_commit_r; // @[el2_lsu_bus_intf.scala 199:51] + assign bus_buffer_io_is_sideeffects_r = is_sideeffects_r; // @[el2_lsu_bus_intf.scala 279:51] + assign bus_buffer_io_ldst_dual_d = io_lsu_addr_d[2] != io_end_addr_d[2]; // @[el2_lsu_bus_intf.scala 280:51] + assign bus_buffer_io_ldst_dual_m = ldst_dual_m; // @[el2_lsu_bus_intf.scala 281:51] + assign bus_buffer_io_ldst_dual_r = ldst_dual_r; // @[el2_lsu_bus_intf.scala 282:51] + assign bus_buffer_io_ldst_byteen_ext_m = {{1'd0}, _T_34}; // @[el2_lsu_bus_intf.scala 283:51] + assign bus_buffer_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu_bus_intf.scala 210:51] + assign bus_buffer_io_lsu_bus_clk_en_q = lsu_bus_clk_en_q; // @[el2_lsu_bus_intf.scala 285:51] + assign bus_buffer_io_axi_wchannel_lsu_axi_awready = io_axi_wchannel_lsu_axi_awready; // @[el2_lsu_bus_intf.scala 236:19] + assign bus_buffer_io_axi_wchannel_lsu_axi_wready = io_axi_wchannel_lsu_axi_wready; // @[el2_lsu_bus_intf.scala 236:19] + assign bus_buffer_io_axi_wchannel_lsu_axi_bvalid = io_axi_wchannel_lsu_axi_bvalid; // @[el2_lsu_bus_intf.scala 236:19] + assign bus_buffer_io_axi_wchannel_lsu_axi_bresp = io_axi_wchannel_lsu_axi_bresp; // @[el2_lsu_bus_intf.scala 236:19] + assign bus_buffer_io_axi_wchannel_lsu_axi_bid = io_axi_wchannel_lsu_axi_bid; // @[el2_lsu_bus_intf.scala 236:19] + assign bus_buffer_io_axi_rchannel_lsu_axi_arready = io_axi_rchannel_lsu_axi_arready; // @[el2_lsu_bus_intf.scala 258:19] + assign bus_buffer_io_axi_rchannel_lsu_axi_rvalid = io_axi_rchannel_lsu_axi_rvalid; // @[el2_lsu_bus_intf.scala 258:19] + assign bus_buffer_io_axi_rchannel_lsu_axi_rdata = io_axi_rchannel_lsu_axi_rdata; // @[el2_lsu_bus_intf.scala 258:19] + assign bus_buffer_io_axi_rchannel_lsu_axi_rresp = io_axi_rchannel_lsu_axi_rresp; // @[el2_lsu_bus_intf.scala 258:19] + assign bus_buffer_io_axi_rchannel_lsu_axi_rid = io_axi_rchannel_lsu_axi_rid; // @[el2_lsu_bus_intf.scala 258:19] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -10335,6 +10341,67 @@ module el2_lsu( input clock, input reset, input io_clk_override, + input io_lsu_dma_dma_lsc_ctl_dma_dccm_req, + input [31:0] io_lsu_dma_dma_lsc_ctl_dma_mem_addr, + input [2:0] io_lsu_dma_dma_lsc_ctl_dma_mem_sz, + input io_lsu_dma_dma_lsc_ctl_dma_mem_write, + input [63:0] io_lsu_dma_dma_lsc_ctl_dma_mem_wdata, + input [31:0] io_lsu_dma_dma_dccm_ctl_dma_mem_addr, + input [63:0] io_lsu_dma_dma_dccm_ctl_dma_mem_wdata, + output io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid, + output io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error, + output [2:0] io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag, + output [63:0] io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata, + output io_lsu_dma_dccm_ready, + input [2:0] io_lsu_dma_dma_mem_tag, + output io_lsu_pic_picm_wren, + output io_lsu_pic_picm_rden, + output io_lsu_pic_picm_mken, + output [31:0] io_lsu_pic_picm_rdaddr, + output [31:0] io_lsu_pic_picm_wraddr, + output [31:0] io_lsu_pic_picm_wr_data, + input [31:0] io_lsu_pic_picm_rd_data, + input [31:0] io_lsu_exu_exu_lsu_rs1_d, + input [31:0] io_lsu_exu_exu_lsu_rs2_d, + output io_axi_wchannel_lsu_axi_awvalid, + output io_axi_wchannel_lsu_axi_awlock, + input io_axi_wchannel_lsu_axi_awready, + output [2:0] io_axi_wchannel_lsu_axi_awid, + output [31:0] io_axi_wchannel_lsu_axi_awaddr, + output [3:0] io_axi_wchannel_lsu_axi_awregion, + output [7:0] io_axi_wchannel_lsu_axi_awlen, + output [2:0] io_axi_wchannel_lsu_axi_awsize, + output [1:0] io_axi_wchannel_lsu_axi_awburst, + output [3:0] io_axi_wchannel_lsu_axi_awcache, + output [2:0] io_axi_wchannel_lsu_axi_awprot, + output [3:0] io_axi_wchannel_lsu_axi_awqos, + output io_axi_wchannel_lsu_axi_wvalid, + input io_axi_wchannel_lsu_axi_wready, + output [63:0] io_axi_wchannel_lsu_axi_wdata, + output [7:0] io_axi_wchannel_lsu_axi_wstrb, + output io_axi_wchannel_lsu_axi_wlast, + input io_axi_wchannel_lsu_axi_bvalid, + output io_axi_wchannel_lsu_axi_bready, + input [1:0] io_axi_wchannel_lsu_axi_bresp, + input [2:0] io_axi_wchannel_lsu_axi_bid, + output io_axi_rchannel_lsu_axi_arvalid, + output io_axi_rchannel_lsu_axi_arlock, + input io_axi_rchannel_lsu_axi_arready, + output [2:0] io_axi_rchannel_lsu_axi_arid, + output [31:0] io_axi_rchannel_lsu_axi_araddr, + output [3:0] io_axi_rchannel_lsu_axi_arregion, + output [7:0] io_axi_rchannel_lsu_axi_arlen, + output [2:0] io_axi_rchannel_lsu_axi_arsize, + output [1:0] io_axi_rchannel_lsu_axi_arburst, + output [3:0] io_axi_rchannel_lsu_axi_arcache, + output [2:0] io_axi_rchannel_lsu_axi_arprot, + output [3:0] io_axi_rchannel_lsu_axi_arqos, + input io_axi_rchannel_lsu_axi_rvalid, + output io_axi_rchannel_lsu_axi_rready, + input [63:0] io_axi_rchannel_lsu_axi_rdata, + input io_axi_rchannel_lsu_axi_rlast, + input [1:0] io_axi_rchannel_lsu_axi_rresp, + input [2:0] io_axi_rchannel_lsu_axi_rid, input io_dec_tlu_flush_lower_r, input io_dec_tlu_i0_kill_writeb_r, input io_dec_tlu_force_halt, @@ -10342,8 +10409,6 @@ module el2_lsu( input io_dec_tlu_wb_coalescing_disable, input io_dec_tlu_sideeffect_posted_disable, input io_dec_tlu_core_ecc_disable, - input [31:0] io_exu_lsu_rs1_d, - input [31:0] io_exu_lsu_rs2_d, input [11:0] io_dec_lsu_offset_d, input io_lsu_p_valid, input io_lsu_p_bits_fast_int, @@ -10432,64 +10497,7 @@ module el2_lsu( output [38:0] io_dccm_wr_data_hi, input [38:0] io_dccm_rd_data_lo, input [38:0] io_dccm_rd_data_hi, - output io_picm_wren, - output io_picm_rden, - output io_picm_mken, - output [31:0] io_picm_rdaddr, - output [31:0] io_picm_wraddr, - output [31:0] io_picm_wr_data, - input [31:0] io_picm_rd_data, - output io_lsu_axi_awvalid, - output io_lsu_axi_awlock, - input io_lsu_axi_awready, - output [2:0] io_lsu_axi_awid, - output [31:0] io_lsu_axi_awaddr, - output [3:0] io_lsu_axi_awregion, - output [7:0] io_lsu_axi_awlen, - output [2:0] io_lsu_axi_awsize, - output [1:0] io_lsu_axi_awburst, - output [3:0] io_lsu_axi_awcache, - output [2:0] io_lsu_axi_awprot, - output [3:0] io_lsu_axi_awqos, - output io_lsu_axi_wvalid, - input io_lsu_axi_wready, - output [63:0] io_lsu_axi_wdata, - output [7:0] io_lsu_axi_wstrb, - output io_lsu_axi_wlast, - input io_lsu_axi_bvalid, - output io_lsu_axi_bready, - input [1:0] io_lsu_axi_bresp, - input [2:0] io_lsu_axi_bid, - output io_lsu_axi_arvalid, - output io_lsu_axi_arlock, - input io_lsu_axi_arready, - output [2:0] io_lsu_axi_arid, - output [31:0] io_lsu_axi_araddr, - output [3:0] io_lsu_axi_arregion, - output [7:0] io_lsu_axi_arlen, - output [2:0] io_lsu_axi_arsize, - output [1:0] io_lsu_axi_arburst, - output [3:0] io_lsu_axi_arcache, - output [2:0] io_lsu_axi_arprot, - output [3:0] io_lsu_axi_arqos, - input io_lsu_axi_rvalid, - output io_lsu_axi_rready, - input [63:0] io_lsu_axi_rdata, - input io_lsu_axi_rlast, - input [1:0] io_lsu_axi_rresp, - input [2:0] io_lsu_axi_rid, input io_lsu_bus_clk_en, - input io_dma_dccm_req, - input io_dma_mem_write, - output io_dccm_dma_rvalid, - output io_dccm_dma_ecc_error, - input [2:0] io_dma_mem_tag, - input [31:0] io_dma_mem_addr, - input [2:0] io_dma_mem_sz, - input [63:0] io_dma_mem_wdata, - output [2:0] io_dccm_dma_rtag, - output [63:0] io_dccm_dma_rdata, - output io_dccm_ready, input io_scan_mode, input io_free_clk ); @@ -10498,481 +10506,482 @@ module el2_lsu( reg [31:0] _RAND_1; reg [31:0] _RAND_2; `endif // RANDOMIZE_REG_INIT - wire lsu_lsc_ctl_reset; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_c1_m_clk; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_c1_r_clk; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_c2_m_clk; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_c2_r_clk; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_flush_m_up; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_flush_r; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_exu_lsu_rs1_d; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_exu_lsu_rs2_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_valid; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_fast_int; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_by; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_half; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_word; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_dword; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_load; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_unsign; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_dma; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 154:30] - wire [11:0] lsu_lsc_ctl_io_dec_lsu_offset_d; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_bus_read_data_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_result_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_result_corr_r; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_d; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_dec_tlu_mrac_ff; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_exc_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_is_sideeffects_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[el2_lsu.scala 154:30] - wire [3:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[el2_lsu.scala 154:30] - wire [30:0] lsu_lsc_ctl_io_lsu_fir_addr; // @[el2_lsu.scala 154:30] - wire [1:0] lsu_lsc_ctl_io_lsu_fir_error; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_dma_dccm_req; // @[el2_lsu.scala 154:30] - wire [31:0] lsu_lsc_ctl_io_dma_mem_addr; // @[el2_lsu.scala 154:30] - wire [2:0] lsu_lsc_ctl_io_dma_mem_sz; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_dma_mem_write; // @[el2_lsu.scala 154:30] - wire [63:0] lsu_lsc_ctl_io_dma_mem_wdata; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_fast_int; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_by; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_half; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_unsign; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load_ldst_bypass_d; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dword; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_unsign; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store_data_bypass_m; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 154:30] - wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 154:30] - wire dccm_ctl_clock; // @[el2_lsu.scala 157:30] - wire dccm_ctl_reset; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_c2_m_clk; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_c2_r_clk; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_free_c2_clk; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_raw_fwd_lo_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_raw_fwd_hi_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_commit_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_lsu_addr_d; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_lsu_addr_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_lsu_addr_r; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_end_addr_d; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_end_addr_m; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_end_addr_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_stbuf_reqvld_any; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_stbuf_addr_any; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_stbuf_data_any; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_stbuf_ecc_any; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 157:30] - wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 157:30] - wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_single_ecc_error_hi_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_single_ecc_error_lo_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_sec_data_hi_r_ff; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_sec_data_lo_r_ff; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_dccm_rdata_hi_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_dccm_rdata_lo_m; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_sec_data_hi_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_sec_data_lo_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_data_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dma_dccm_wen; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dma_pic_wen; // @[el2_lsu.scala 157:30] - wire [2:0] dccm_ctl_io_dma_mem_tag_m; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_dma_mem_addr; // @[el2_lsu.scala 157:30] - wire [63:0] dccm_ctl_io_dma_mem_wdata; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_dma_dccm_wdata_lo; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_dma_dccm_wdata_hi; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 157:30] - wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_data_hi_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_data_lo_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_datafn_hi_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_datafn_lo_r; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_store_data_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_lsu_dccm_rden_m; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dccm_dma_rvalid; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dccm_dma_ecc_error; // @[el2_lsu.scala 157:30] - wire [2:0] dccm_ctl_io_dccm_dma_rtag; // @[el2_lsu.scala 157:30] - wire [63:0] dccm_ctl_io_dccm_dma_rdata; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dccm_wren; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_dccm_rden; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_dccm_wr_addr_lo; // @[el2_lsu.scala 157:30] - wire [38:0] dccm_ctl_io_dccm_wr_data_lo; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_dccm_rd_addr_lo; // @[el2_lsu.scala 157:30] - wire [38:0] dccm_ctl_io_dccm_rd_data_lo; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_dccm_wr_addr_hi; // @[el2_lsu.scala 157:30] - wire [38:0] dccm_ctl_io_dccm_wr_data_hi; // @[el2_lsu.scala 157:30] - wire [15:0] dccm_ctl_io_dccm_rd_addr_hi; // @[el2_lsu.scala 157:30] - wire [38:0] dccm_ctl_io_dccm_rd_data_hi; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_picm_wren; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_picm_rden; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_picm_mken; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_picm_rdaddr; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_picm_wraddr; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_picm_wr_data; // @[el2_lsu.scala 157:30] - wire [31:0] dccm_ctl_io_picm_rd_data; // @[el2_lsu.scala 157:30] - wire dccm_ctl_io_scan_mode; // @[el2_lsu.scala 157:30] - wire stbuf_clock; // @[el2_lsu.scala 158:30] - wire stbuf_reset; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_c1_m_clk; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_c1_r_clk; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_free_c2_clk; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_m_valid; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_valid; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 158:30] - wire stbuf_io_store_stbuf_reqvld_r; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_commit_r; // @[el2_lsu.scala 158:30] - wire stbuf_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_store_data_hi_r; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_store_data_lo_r; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_store_datafn_hi_r; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_store_datafn_lo_r; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 158:30] - wire [15:0] stbuf_io_lsu_addr_d; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_lsu_addr_m; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_lsu_addr_r; // @[el2_lsu.scala 158:30] - wire [15:0] stbuf_io_end_addr_d; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_end_addr_m; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_end_addr_r; // @[el2_lsu.scala 158:30] - wire stbuf_io_addr_in_dccm_m; // @[el2_lsu.scala 158:30] - wire stbuf_io_addr_in_dccm_r; // @[el2_lsu.scala 158:30] - wire stbuf_io_scan_mode; // @[el2_lsu.scala 158:30] - wire stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 158:30] - wire stbuf_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 158:30] - wire [15:0] stbuf_io_stbuf_addr_any; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_stbuf_data_any; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_stbuf_full_any; // @[el2_lsu.scala 158:30] - wire stbuf_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 158:30] - wire stbuf_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 158:30] - wire [31:0] stbuf_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 158:30] - wire [3:0] stbuf_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 158:30] - wire [3:0] stbuf_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 158:30] - wire ecc_clock; // @[el2_lsu.scala 159:30] - wire ecc_reset; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_c2_r_clk; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_pkt_m_valid; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_stbuf_data_any; // @[el2_lsu.scala 159:30] - wire ecc_io_dec_tlu_core_ecc_disable; // @[el2_lsu.scala 159:30] - wire [15:0] ecc_io_lsu_addr_m; // @[el2_lsu.scala 159:30] - wire [15:0] ecc_io_end_addr_m; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_dccm_rdata_hi_m; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_dccm_rdata_lo_m; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 159:30] - wire ecc_io_ld_single_ecc_error_r; // @[el2_lsu.scala 159:30] - wire ecc_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_dccm_rden_m; // @[el2_lsu.scala 159:30] - wire ecc_io_addr_in_dccm_m; // @[el2_lsu.scala 159:30] - wire ecc_io_dma_dccm_wen; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_dma_dccm_wdata_lo; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_dma_dccm_wdata_hi; // @[el2_lsu.scala 159:30] - wire ecc_io_scan_mode; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_hi_r; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_lo_r; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_hi_m; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_lo_m; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_hi_r_ff; // @[el2_lsu.scala 159:30] - wire [31:0] ecc_io_sec_data_lo_r_ff; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_stbuf_ecc_any; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 159:30] - wire [6:0] ecc_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 159:30] - wire ecc_io_single_ecc_error_hi_r; // @[el2_lsu.scala 159:30] - wire ecc_io_single_ecc_error_lo_r; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 159:30] - wire ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 159:30] - wire trigger_io_trigger_pkt_any_0_select; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_0_match_pkt; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_0_store; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_0_load; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_trigger_pkt_any_0_tdata2; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_1_select; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_1_match_pkt; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_1_store; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_1_load; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_trigger_pkt_any_1_tdata2; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_2_select; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_2_match_pkt; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_2_store; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_2_load; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_trigger_pkt_any_2_tdata2; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_3_select; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_3_match_pkt; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_3_store; // @[el2_lsu.scala 160:30] - wire trigger_io_trigger_pkt_any_3_load; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_trigger_pkt_any_3_tdata2; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_valid; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 160:30] - wire trigger_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_lsu_addr_m; // @[el2_lsu.scala 160:30] - wire [31:0] trigger_io_store_data_m; // @[el2_lsu.scala 160:30] - wire [3:0] trigger_io_lsu_trigger_match_m; // @[el2_lsu.scala 160:30] - wire clkdomain_clock; // @[el2_lsu.scala 161:30] - wire clkdomain_reset; // @[el2_lsu.scala 161:30] - wire clkdomain_io_free_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_clk_override; // @[el2_lsu.scala 161:30] - wire clkdomain_io_dma_dccm_req; // @[el2_lsu.scala 161:30] - wire clkdomain_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 161:30] - wire clkdomain_io_stbuf_reqvld_any; // @[el2_lsu.scala 161:30] - wire clkdomain_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_busreq_r; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_clk_en; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_p_valid; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_pkt_d_valid; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_pkt_m_valid; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_pkt_r_valid; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_busm_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 161:30] - wire clkdomain_io_scan_mode; // @[el2_lsu.scala 161:30] - wire bus_intf_clock; // @[el2_lsu.scala 162:30] - wire bus_intf_reset; // @[el2_lsu.scala 162:30] - wire bus_intf_io_scan_mode; // @[el2_lsu.scala 162:30] - wire bus_intf_io_dec_tlu_external_ldfwd_disable; // @[el2_lsu.scala 162:30] - wire bus_intf_io_dec_tlu_wb_coalescing_disable; // @[el2_lsu.scala 162:30] - wire bus_intf_io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_c1_m_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_c1_r_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_c2_r_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_free_c2_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_free_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_busm_clk; // @[el2_lsu.scala 162:30] - wire bus_intf_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_busreq_m; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_m_valid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_valid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_addr_d; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_addr_m; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_addr_r; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_end_addr_d; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_end_addr_m; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_end_addr_r; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_store_data_r; // @[el2_lsu.scala 162:30] - wire bus_intf_io_dec_tlu_force_halt; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_commit_r; // @[el2_lsu.scala 162:30] - wire bus_intf_io_is_sideeffects_m; // @[el2_lsu.scala 162:30] - wire bus_intf_io_flush_m_up; // @[el2_lsu.scala 162:30] - wire bus_intf_io_flush_r; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_busreq_r; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_buffer_full_any; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_bus_read_data_m; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_imprecise_error_load_any; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_imprecise_error_store_any; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_imprecise_error_addr_any; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_nonblock_load_valid_m; // @[el2_lsu.scala 162:30] - wire [1:0] bus_intf_io_lsu_nonblock_load_tag_m; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_nonblock_load_inv_r; // @[el2_lsu.scala 162:30] - wire [1:0] bus_intf_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_nonblock_load_data_valid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_nonblock_load_data_error; // @[el2_lsu.scala 162:30] - wire [1:0] bus_intf_io_lsu_nonblock_load_data_tag; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_nonblock_load_data; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pmu_bus_trxn; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pmu_bus_misaligned; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pmu_bus_error; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_pmu_bus_busy; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_awvalid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_awready; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_awid; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_axi_awaddr; // @[el2_lsu.scala 162:30] - wire [3:0] bus_intf_io_lsu_axi_awregion; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_awsize; // @[el2_lsu.scala 162:30] - wire [3:0] bus_intf_io_lsu_axi_awcache; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_wvalid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_wready; // @[el2_lsu.scala 162:30] - wire [63:0] bus_intf_io_lsu_axi_wdata; // @[el2_lsu.scala 162:30] - wire [7:0] bus_intf_io_lsu_axi_wstrb; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_bvalid; // @[el2_lsu.scala 162:30] - wire [1:0] bus_intf_io_lsu_axi_bresp; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_bid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_arvalid; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_arready; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_arid; // @[el2_lsu.scala 162:30] - wire [31:0] bus_intf_io_lsu_axi_araddr; // @[el2_lsu.scala 162:30] - wire [3:0] bus_intf_io_lsu_axi_arregion; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_arsize; // @[el2_lsu.scala 162:30] - wire [3:0] bus_intf_io_lsu_axi_arcache; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_axi_rvalid; // @[el2_lsu.scala 162:30] - wire [2:0] bus_intf_io_lsu_axi_rid; // @[el2_lsu.scala 162:30] - wire [63:0] bus_intf_io_lsu_axi_rdata; // @[el2_lsu.scala 162:30] - wire bus_intf_io_lsu_bus_clk_en; // @[el2_lsu.scala 162:30] - wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[el2_lsu.scala 168:57] - wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 175:58] - wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[el2_lsu.scala 175:56] - wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 175:126] - wire _T_6 = _T_4 & _T_5; // @[el2_lsu.scala 175:93] - wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 175:158] - wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[el2_lsu.scala 176:45] - wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 176:63] - wire _T_10 = io_dma_dccm_req & io_dma_mem_write; // @[el2_lsu.scala 177:38] - wire [5:0] _T_13 = {io_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] - wire [63:0] dma_dccm_wdata = io_dma_mem_wdata >> _T_13; // @[el2_lsu.scala 179:38] - wire _T_19 = ~lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 190:130] - wire _T_20 = lsu_lsc_ctl_io_lsu_pkt_r_valid & _T_19; // @[el2_lsu.scala 190:128] - wire _T_21 = _T_4 | _T_20; // @[el2_lsu.scala 190:94] - wire _T_22 = ~_T_21; // @[el2_lsu.scala 190:22] - wire _T_25 = lsu_lsc_ctl_io_lsu_pkt_r_valid & lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 192:61] - wire _T_26 = _T_25 & lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 192:99] - wire _T_27 = ~io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 192:133] - wire _T_28 = _T_26 & _T_27; // @[el2_lsu.scala 192:131] - wire _T_30 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 194:90] - wire _T_34 = _T_30 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 196:131] - wire _T_35 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_34; // @[el2_lsu.scala 196:53] - wire _T_36 = ~io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 196:167] - wire _T_37 = _T_35 & _T_36; // @[el2_lsu.scala 196:165] - wire _T_38 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[el2_lsu.scala 196:181] - wire _T_39 = _T_37 & _T_38; // @[el2_lsu.scala 196:179] - wire _T_40 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[el2_lsu.scala 196:209] - wire _T_42 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[el2_lsu.scala 198:100] - wire _T_44 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[el2_lsu.scala 198:203] - wire _T_45 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_44; // @[el2_lsu.scala 198:170] - wire _T_46 = _T_42 | _T_45; // @[el2_lsu.scala 198:132] - wire _T_48 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 199:65] - wire _T_50 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 200:65] - reg [2:0] dma_mem_tag_m; // @[el2_lsu.scala 492:67] - reg lsu_raw_fwd_hi_r; // @[el2_lsu.scala 493:67] - reg lsu_raw_fwd_lo_r; // @[el2_lsu.scala 494:67] - el2_lsu_lsc_ctl lsu_lsc_ctl ( // @[el2_lsu.scala 154:30] + wire lsu_lsc_ctl_reset; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_c1_m_clk; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_c1_r_clk; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_c2_m_clk; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_c2_r_clk; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_flush_m_up; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_flush_r; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_valid; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_fast_int; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_by; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_half; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_word; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_dword; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_load; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_unsign; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_dma; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 238:30] + wire [11:0] lsu_lsc_ctl_io_dec_lsu_offset_d; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_bus_read_data_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_result_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_result_corr_r; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_d; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_dec_tlu_mrac_ff; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_exc_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_is_sideeffects_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[el2_lsu.scala 238:30] + wire [3:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[el2_lsu.scala 238:30] + wire [30:0] lsu_lsc_ctl_io_lsu_fir_addr; // @[el2_lsu.scala 238:30] + wire [1:0] lsu_lsc_ctl_io_lsu_fir_error; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req; // @[el2_lsu.scala 238:30] + wire [31:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr; // @[el2_lsu.scala 238:30] + wire [2:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write; // @[el2_lsu.scala 238:30] + wire [63:0] lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_fast_int; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_by; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_half; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_unsign; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_load_ldst_bypass_d; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_d_bits_store_data_bypass_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dword; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_unsign; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_m_bits_store_data_bypass_m; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 238:30] + wire lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 238:30] + wire dccm_ctl_clock; // @[el2_lsu.scala 241:30] + wire dccm_ctl_reset; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_c2_m_clk; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_c2_r_clk; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_free_c2_clk; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_raw_fwd_lo_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_raw_fwd_hi_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_commit_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_addr_d; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_lsu_addr_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_addr_r; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_end_addr_d; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_end_addr_m; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_end_addr_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_stbuf_reqvld_any; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_stbuf_addr_any; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_stbuf_data_any; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_stbuf_ecc_any; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 241:30] + wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 241:30] + wire [3:0] dccm_ctl_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_single_ecc_error_hi_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_single_ecc_error_lo_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_sec_data_hi_r_ff; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_sec_data_lo_r_ff; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_dccm_rdata_hi_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_dccm_rdata_lo_m; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_sec_data_hi_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_sec_data_lo_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_data_m; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dma_dccm_wen; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dma_pic_wen; // @[el2_lsu.scala 241:30] + wire [2:0] dccm_ctl_io_dma_mem_tag_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_dma_dccm_wdata_lo; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_dma_dccm_wdata_hi; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 241:30] + wire [6:0] dccm_ctl_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_data_hi_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_data_lo_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_datafn_hi_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_datafn_lo_r; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_store_data_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_dccm_rden_m; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_addr; // @[el2_lsu.scala 241:30] + wire [63:0] dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[el2_lsu.scala 241:30] + wire [2:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[el2_lsu.scala 241:30] + wire [63:0] dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dccm_wren; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_dccm_rden; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_dccm_wr_addr_lo; // @[el2_lsu.scala 241:30] + wire [38:0] dccm_ctl_io_dccm_wr_data_lo; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_dccm_rd_addr_lo; // @[el2_lsu.scala 241:30] + wire [38:0] dccm_ctl_io_dccm_rd_data_lo; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_dccm_wr_addr_hi; // @[el2_lsu.scala 241:30] + wire [38:0] dccm_ctl_io_dccm_wr_data_hi; // @[el2_lsu.scala 241:30] + wire [15:0] dccm_ctl_io_dccm_rd_addr_hi; // @[el2_lsu.scala 241:30] + wire [38:0] dccm_ctl_io_dccm_rd_data_hi; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pic_picm_wren; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pic_picm_rden; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_lsu_pic_picm_mken; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_rdaddr; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_wraddr; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_wr_data; // @[el2_lsu.scala 241:30] + wire [31:0] dccm_ctl_io_lsu_pic_picm_rd_data; // @[el2_lsu.scala 241:30] + wire dccm_ctl_io_scan_mode; // @[el2_lsu.scala 241:30] + wire stbuf_clock; // @[el2_lsu.scala 242:30] + wire stbuf_reset; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_c1_m_clk; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_c1_r_clk; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_free_c2_clk; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_m_valid; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_valid; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 242:30] + wire stbuf_io_store_stbuf_reqvld_r; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_commit_r; // @[el2_lsu.scala 242:30] + wire stbuf_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_store_data_hi_r; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_store_data_lo_r; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_store_datafn_hi_r; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_store_datafn_lo_r; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 242:30] + wire [15:0] stbuf_io_lsu_addr_d; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_lsu_addr_m; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_lsu_addr_r; // @[el2_lsu.scala 242:30] + wire [15:0] stbuf_io_end_addr_d; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_end_addr_m; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_end_addr_r; // @[el2_lsu.scala 242:30] + wire stbuf_io_addr_in_dccm_m; // @[el2_lsu.scala 242:30] + wire stbuf_io_addr_in_dccm_r; // @[el2_lsu.scala 242:30] + wire stbuf_io_scan_mode; // @[el2_lsu.scala 242:30] + wire stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 242:30] + wire stbuf_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 242:30] + wire [15:0] stbuf_io_stbuf_addr_any; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_stbuf_data_any; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_stbuf_full_any; // @[el2_lsu.scala 242:30] + wire stbuf_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 242:30] + wire stbuf_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 242:30] + wire [31:0] stbuf_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 242:30] + wire [3:0] stbuf_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 242:30] + wire [3:0] stbuf_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 242:30] + wire ecc_clock; // @[el2_lsu.scala 243:30] + wire ecc_reset; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_c2_r_clk; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_pkt_m_valid; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_stbuf_data_any; // @[el2_lsu.scala 243:30] + wire ecc_io_dec_tlu_core_ecc_disable; // @[el2_lsu.scala 243:30] + wire [15:0] ecc_io_lsu_addr_m; // @[el2_lsu.scala 243:30] + wire [15:0] ecc_io_end_addr_m; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_dccm_rdata_hi_m; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_dccm_rdata_lo_m; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 243:30] + wire ecc_io_ld_single_ecc_error_r; // @[el2_lsu.scala 243:30] + wire ecc_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_dccm_rden_m; // @[el2_lsu.scala 243:30] + wire ecc_io_addr_in_dccm_m; // @[el2_lsu.scala 243:30] + wire ecc_io_dma_dccm_wen; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_dma_dccm_wdata_lo; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_dma_dccm_wdata_hi; // @[el2_lsu.scala 243:30] + wire ecc_io_scan_mode; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_hi_r; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_lo_r; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_hi_m; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_lo_m; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_hi_r_ff; // @[el2_lsu.scala 243:30] + wire [31:0] ecc_io_sec_data_lo_r_ff; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_stbuf_ecc_any; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 243:30] + wire [6:0] ecc_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 243:30] + wire ecc_io_single_ecc_error_hi_r; // @[el2_lsu.scala 243:30] + wire ecc_io_single_ecc_error_lo_r; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 243:30] + wire ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 243:30] + wire trigger_io_trigger_pkt_any_0_select; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_0_match_pkt; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_0_store; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_0_load; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_trigger_pkt_any_0_tdata2; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_1_select; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_1_match_pkt; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_1_store; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_1_load; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_trigger_pkt_any_1_tdata2; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_2_select; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_2_match_pkt; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_2_store; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_2_load; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_trigger_pkt_any_2_tdata2; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_3_select; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_3_match_pkt; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_3_store; // @[el2_lsu.scala 244:30] + wire trigger_io_trigger_pkt_any_3_load; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_trigger_pkt_any_3_tdata2; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_valid; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 244:30] + wire trigger_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_lsu_addr_m; // @[el2_lsu.scala 244:30] + wire [31:0] trigger_io_store_data_m; // @[el2_lsu.scala 244:30] + wire [3:0] trigger_io_lsu_trigger_match_m; // @[el2_lsu.scala 244:30] + wire clkdomain_clock; // @[el2_lsu.scala 245:30] + wire clkdomain_reset; // @[el2_lsu.scala 245:30] + wire clkdomain_io_free_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_clk_override; // @[el2_lsu.scala 245:30] + wire clkdomain_io_dma_dccm_req; // @[el2_lsu.scala 245:30] + wire clkdomain_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 245:30] + wire clkdomain_io_stbuf_reqvld_any; // @[el2_lsu.scala 245:30] + wire clkdomain_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_busreq_r; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_clk_en; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_p_valid; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_pkt_d_valid; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_pkt_m_valid; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_pkt_r_valid; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_busm_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 245:30] + wire clkdomain_io_scan_mode; // @[el2_lsu.scala 245:30] + wire bus_intf_clock; // @[el2_lsu.scala 246:30] + wire bus_intf_reset; // @[el2_lsu.scala 246:30] + wire bus_intf_io_scan_mode; // @[el2_lsu.scala 246:30] + wire bus_intf_io_dec_tlu_external_ldfwd_disable; // @[el2_lsu.scala 246:30] + wire bus_intf_io_dec_tlu_wb_coalescing_disable; // @[el2_lsu.scala 246:30] + wire bus_intf_io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_c1_m_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_c1_r_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_c2_r_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_free_c2_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_free_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_busm_clk; // @[el2_lsu.scala 246:30] + wire bus_intf_io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_busreq_m; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_m_valid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_valid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_lsu_addr_d; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_lsu_addr_m; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_lsu_addr_r; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_end_addr_d; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_end_addr_m; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_end_addr_r; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_store_data_r; // @[el2_lsu.scala 246:30] + wire bus_intf_io_dec_tlu_force_halt; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_commit_r; // @[el2_lsu.scala 246:30] + wire bus_intf_io_is_sideeffects_m; // @[el2_lsu.scala 246:30] + wire bus_intf_io_flush_m_up; // @[el2_lsu.scala 246:30] + wire bus_intf_io_flush_r; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_busreq_r; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_buffer_full_any; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_bus_read_data_m; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_imprecise_error_load_any; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_imprecise_error_store_any; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_lsu_imprecise_error_addr_any; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_nonblock_load_valid_m; // @[el2_lsu.scala 246:30] + wire [1:0] bus_intf_io_lsu_nonblock_load_tag_m; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_nonblock_load_inv_r; // @[el2_lsu.scala 246:30] + wire [1:0] bus_intf_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_nonblock_load_data_valid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_nonblock_load_data_error; // @[el2_lsu.scala 246:30] + wire [1:0] bus_intf_io_lsu_nonblock_load_data_tag; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_lsu_nonblock_load_data; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pmu_bus_trxn; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pmu_bus_misaligned; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pmu_bus_error; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_pmu_bus_busy; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_wchannel_lsu_axi_awvalid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_wchannel_lsu_axi_awready; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_wchannel_lsu_axi_awid; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_axi_wchannel_lsu_axi_awaddr; // @[el2_lsu.scala 246:30] + wire [3:0] bus_intf_io_axi_wchannel_lsu_axi_awregion; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_wchannel_lsu_axi_awsize; // @[el2_lsu.scala 246:30] + wire [3:0] bus_intf_io_axi_wchannel_lsu_axi_awcache; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_wchannel_lsu_axi_wvalid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_wchannel_lsu_axi_wready; // @[el2_lsu.scala 246:30] + wire [63:0] bus_intf_io_axi_wchannel_lsu_axi_wdata; // @[el2_lsu.scala 246:30] + wire [7:0] bus_intf_io_axi_wchannel_lsu_axi_wstrb; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_wchannel_lsu_axi_bvalid; // @[el2_lsu.scala 246:30] + wire [1:0] bus_intf_io_axi_wchannel_lsu_axi_bresp; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_wchannel_lsu_axi_bid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_rchannel_lsu_axi_arvalid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_rchannel_lsu_axi_arready; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_rchannel_lsu_axi_arid; // @[el2_lsu.scala 246:30] + wire [31:0] bus_intf_io_axi_rchannel_lsu_axi_araddr; // @[el2_lsu.scala 246:30] + wire [3:0] bus_intf_io_axi_rchannel_lsu_axi_arregion; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_rchannel_lsu_axi_arsize; // @[el2_lsu.scala 246:30] + wire [3:0] bus_intf_io_axi_rchannel_lsu_axi_arcache; // @[el2_lsu.scala 246:30] + wire bus_intf_io_axi_rchannel_lsu_axi_rvalid; // @[el2_lsu.scala 246:30] + wire [63:0] bus_intf_io_axi_rchannel_lsu_axi_rdata; // @[el2_lsu.scala 246:30] + wire [1:0] bus_intf_io_axi_rchannel_lsu_axi_rresp; // @[el2_lsu.scala 246:30] + wire [2:0] bus_intf_io_axi_rchannel_lsu_axi_rid; // @[el2_lsu.scala 246:30] + wire bus_intf_io_lsu_bus_clk_en; // @[el2_lsu.scala 246:30] + wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[el2_lsu.scala 252:57] + wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 259:58] + wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[el2_lsu.scala 259:56] + wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 259:126] + wire _T_6 = _T_4 & _T_5; // @[el2_lsu.scala 259:93] + wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 259:158] + wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[el2_lsu.scala 260:53] + wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 260:71] + wire _T_10 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_lsu.scala 261:58] + wire [5:0] _T_13 = {io_lsu_dma_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] + wire [63:0] dma_dccm_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata >> _T_13; // @[el2_lsu.scala 263:58] + wire _T_19 = ~lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 274:130] + wire _T_20 = lsu_lsc_ctl_io_lsu_pkt_r_valid & _T_19; // @[el2_lsu.scala 274:128] + wire _T_21 = _T_4 | _T_20; // @[el2_lsu.scala 274:94] + wire _T_22 = ~_T_21; // @[el2_lsu.scala 274:22] + wire _T_25 = lsu_lsc_ctl_io_lsu_pkt_r_valid & lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 276:61] + wire _T_26 = _T_25 & lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 276:99] + wire _T_27 = ~io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 276:133] + wire _T_28 = _T_26 & _T_27; // @[el2_lsu.scala 276:131] + wire _T_30 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 278:90] + wire _T_34 = _T_30 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 280:131] + wire _T_35 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_34; // @[el2_lsu.scala 280:53] + wire _T_36 = ~io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 280:167] + wire _T_37 = _T_35 & _T_36; // @[el2_lsu.scala 280:165] + wire _T_38 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[el2_lsu.scala 280:181] + wire _T_39 = _T_37 & _T_38; // @[el2_lsu.scala 280:179] + wire _T_40 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[el2_lsu.scala 280:209] + wire _T_42 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[el2_lsu.scala 282:100] + wire _T_44 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[el2_lsu.scala 282:203] + wire _T_45 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_44; // @[el2_lsu.scala 282:170] + wire _T_46 = _T_42 | _T_45; // @[el2_lsu.scala 282:132] + wire _T_48 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 283:65] + wire _T_50 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 284:65] + reg [2:0] dma_mem_tag_m; // @[el2_lsu.scala 587:67] + reg lsu_raw_fwd_hi_r; // @[el2_lsu.scala 588:67] + reg lsu_raw_fwd_lo_r; // @[el2_lsu.scala 589:67] + el2_lsu_lsc_ctl lsu_lsc_ctl ( // @[el2_lsu.scala 238:30] .reset(lsu_lsc_ctl_reset), .io_lsu_c1_m_clk(lsu_lsc_ctl_io_lsu_c1_m_clk), .io_lsu_c1_r_clk(lsu_lsc_ctl_io_lsu_c1_r_clk), @@ -10987,8 +10996,8 @@ module el2_lsu( .io_lsu_double_ecc_error_m(lsu_lsc_ctl_io_lsu_double_ecc_error_m), .io_flush_m_up(lsu_lsc_ctl_io_flush_m_up), .io_flush_r(lsu_lsc_ctl_io_flush_r), - .io_exu_lsu_rs1_d(lsu_lsc_ctl_io_exu_lsu_rs1_d), - .io_exu_lsu_rs2_d(lsu_lsc_ctl_io_exu_lsu_rs2_d), + .io_lsu_exu_exu_lsu_rs1_d(lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d), + .io_lsu_exu_exu_lsu_rs2_d(lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d), .io_lsu_p_valid(lsu_lsc_ctl_io_lsu_p_valid), .io_lsu_p_bits_fast_int(lsu_lsc_ctl_io_lsu_p_bits_fast_int), .io_lsu_p_bits_by(lsu_lsc_ctl_io_lsu_p_bits_by), @@ -11035,11 +11044,11 @@ module el2_lsu( .io_addr_in_pic_m(lsu_lsc_ctl_io_addr_in_pic_m), .io_addr_in_pic_r(lsu_lsc_ctl_io_addr_in_pic_r), .io_addr_external_m(lsu_lsc_ctl_io_addr_external_m), - .io_dma_dccm_req(lsu_lsc_ctl_io_dma_dccm_req), - .io_dma_mem_addr(lsu_lsc_ctl_io_dma_mem_addr), - .io_dma_mem_sz(lsu_lsc_ctl_io_dma_mem_sz), - .io_dma_mem_write(lsu_lsc_ctl_io_dma_mem_write), - .io_dma_mem_wdata(lsu_lsc_ctl_io_dma_mem_wdata), + .io_dma_lsc_ctl_dma_dccm_req(lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req), + .io_dma_lsc_ctl_dma_mem_addr(lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr), + .io_dma_lsc_ctl_dma_mem_sz(lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz), + .io_dma_lsc_ctl_dma_mem_write(lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write), + .io_dma_lsc_ctl_dma_mem_wdata(lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata), .io_lsu_pkt_d_valid(lsu_lsc_ctl_io_lsu_pkt_d_valid), .io_lsu_pkt_d_bits_fast_int(lsu_lsc_ctl_io_lsu_pkt_d_bits_fast_int), .io_lsu_pkt_d_bits_by(lsu_lsc_ctl_io_lsu_pkt_d_bits_by), @@ -11074,7 +11083,7 @@ module el2_lsu( .io_lsu_pkt_r_bits_unsign(lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign), .io_lsu_pkt_r_bits_dma(lsu_lsc_ctl_io_lsu_pkt_r_bits_dma) ); - el2_lsu_dccm_ctl dccm_ctl ( // @[el2_lsu.scala 157:30] + el2_lsu_dccm_ctl dccm_ctl ( // @[el2_lsu.scala 241:30] .clock(dccm_ctl_clock), .reset(dccm_ctl_reset), .io_lsu_c2_m_clk(dccm_ctl_io_lsu_c2_m_clk), @@ -11144,8 +11153,6 @@ module el2_lsu( .io_dma_dccm_wen(dccm_ctl_io_dma_dccm_wen), .io_dma_pic_wen(dccm_ctl_io_dma_pic_wen), .io_dma_mem_tag_m(dccm_ctl_io_dma_mem_tag_m), - .io_dma_mem_addr(dccm_ctl_io_dma_mem_addr), - .io_dma_mem_wdata(dccm_ctl_io_dma_mem_wdata), .io_dma_dccm_wdata_lo(dccm_ctl_io_dma_dccm_wdata_lo), .io_dma_dccm_wdata_hi(dccm_ctl_io_dma_dccm_wdata_hi), .io_dma_dccm_wdata_ecc_hi(dccm_ctl_io_dma_dccm_wdata_ecc_hi), @@ -11160,10 +11167,12 @@ module el2_lsu( .io_picm_mask_data_m(dccm_ctl_io_picm_mask_data_m), .io_lsu_stbuf_commit_any(dccm_ctl_io_lsu_stbuf_commit_any), .io_lsu_dccm_rden_m(dccm_ctl_io_lsu_dccm_rden_m), - .io_dccm_dma_rvalid(dccm_ctl_io_dccm_dma_rvalid), - .io_dccm_dma_ecc_error(dccm_ctl_io_dccm_dma_ecc_error), - .io_dccm_dma_rtag(dccm_ctl_io_dccm_dma_rtag), - .io_dccm_dma_rdata(dccm_ctl_io_dccm_dma_rdata), + .io_dma_dccm_ctl_dma_mem_addr(dccm_ctl_io_dma_dccm_ctl_dma_mem_addr), + .io_dma_dccm_ctl_dma_mem_wdata(dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata), + .io_dma_dccm_ctl_dccm_dma_rvalid(dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid), + .io_dma_dccm_ctl_dccm_dma_ecc_error(dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error), + .io_dma_dccm_ctl_dccm_dma_rtag(dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag), + .io_dma_dccm_ctl_dccm_dma_rdata(dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata), .io_dccm_wren(dccm_ctl_io_dccm_wren), .io_dccm_rden(dccm_ctl_io_dccm_rden), .io_dccm_wr_addr_lo(dccm_ctl_io_dccm_wr_addr_lo), @@ -11174,16 +11183,16 @@ module el2_lsu( .io_dccm_wr_data_hi(dccm_ctl_io_dccm_wr_data_hi), .io_dccm_rd_addr_hi(dccm_ctl_io_dccm_rd_addr_hi), .io_dccm_rd_data_hi(dccm_ctl_io_dccm_rd_data_hi), - .io_picm_wren(dccm_ctl_io_picm_wren), - .io_picm_rden(dccm_ctl_io_picm_rden), - .io_picm_mken(dccm_ctl_io_picm_mken), - .io_picm_rdaddr(dccm_ctl_io_picm_rdaddr), - .io_picm_wraddr(dccm_ctl_io_picm_wraddr), - .io_picm_wr_data(dccm_ctl_io_picm_wr_data), - .io_picm_rd_data(dccm_ctl_io_picm_rd_data), + .io_lsu_pic_picm_wren(dccm_ctl_io_lsu_pic_picm_wren), + .io_lsu_pic_picm_rden(dccm_ctl_io_lsu_pic_picm_rden), + .io_lsu_pic_picm_mken(dccm_ctl_io_lsu_pic_picm_mken), + .io_lsu_pic_picm_rdaddr(dccm_ctl_io_lsu_pic_picm_rdaddr), + .io_lsu_pic_picm_wraddr(dccm_ctl_io_lsu_pic_picm_wraddr), + .io_lsu_pic_picm_wr_data(dccm_ctl_io_lsu_pic_picm_wr_data), + .io_lsu_pic_picm_rd_data(dccm_ctl_io_lsu_pic_picm_rd_data), .io_scan_mode(dccm_ctl_io_scan_mode) ); - el2_lsu_stbuf stbuf ( // @[el2_lsu.scala 158:30] + el2_lsu_stbuf stbuf ( // @[el2_lsu.scala 242:30] .clock(stbuf_clock), .reset(stbuf_reset), .io_lsu_c1_m_clk(stbuf_io_lsu_c1_m_clk), @@ -11229,7 +11238,7 @@ module el2_lsu( .io_stbuf_fwdbyteen_hi_m(stbuf_io_stbuf_fwdbyteen_hi_m), .io_stbuf_fwdbyteen_lo_m(stbuf_io_stbuf_fwdbyteen_lo_m) ); - el2_lsu_ecc ecc ( // @[el2_lsu.scala 159:30] + el2_lsu_ecc ecc ( // @[el2_lsu.scala 243:30] .clock(ecc_clock), .reset(ecc_reset), .io_lsu_c2_r_clk(ecc_io_lsu_c2_r_clk), @@ -11271,7 +11280,7 @@ module el2_lsu( .io_lsu_single_ecc_error_m(ecc_io_lsu_single_ecc_error_m), .io_lsu_double_ecc_error_m(ecc_io_lsu_double_ecc_error_m) ); - el2_lsu_trigger trigger ( // @[el2_lsu.scala 160:30] + el2_lsu_trigger trigger ( // @[el2_lsu.scala 244:30] .io_trigger_pkt_any_0_select(trigger_io_trigger_pkt_any_0_select), .io_trigger_pkt_any_0_match_pkt(trigger_io_trigger_pkt_any_0_match_pkt), .io_trigger_pkt_any_0_store(trigger_io_trigger_pkt_any_0_store), @@ -11302,7 +11311,7 @@ module el2_lsu( .io_store_data_m(trigger_io_store_data_m), .io_lsu_trigger_match_m(trigger_io_lsu_trigger_match_m) ); - el2_lsu_clkdomain clkdomain ( // @[el2_lsu.scala 161:30] + el2_lsu_clkdomain clkdomain ( // @[el2_lsu.scala 245:30] .clock(clkdomain_clock), .reset(clkdomain_reset), .io_free_clk(clkdomain_io_free_clk), @@ -11336,7 +11345,7 @@ module el2_lsu( .io_lsu_free_c2_clk(clkdomain_io_lsu_free_c2_clk), .io_scan_mode(clkdomain_io_scan_mode) ); - el2_lsu_bus_intf bus_intf ( // @[el2_lsu.scala 162:30] + el2_lsu_bus_intf bus_intf ( // @[el2_lsu.scala 246:30] .clock(bus_intf_clock), .reset(bus_intf_reset), .io_scan_mode(bus_intf_io_scan_mode), @@ -11398,380 +11407,382 @@ module el2_lsu( .io_lsu_pmu_bus_misaligned(bus_intf_io_lsu_pmu_bus_misaligned), .io_lsu_pmu_bus_error(bus_intf_io_lsu_pmu_bus_error), .io_lsu_pmu_bus_busy(bus_intf_io_lsu_pmu_bus_busy), - .io_lsu_axi_awvalid(bus_intf_io_lsu_axi_awvalid), - .io_lsu_axi_awready(bus_intf_io_lsu_axi_awready), - .io_lsu_axi_awid(bus_intf_io_lsu_axi_awid), - .io_lsu_axi_awaddr(bus_intf_io_lsu_axi_awaddr), - .io_lsu_axi_awregion(bus_intf_io_lsu_axi_awregion), - .io_lsu_axi_awsize(bus_intf_io_lsu_axi_awsize), - .io_lsu_axi_awcache(bus_intf_io_lsu_axi_awcache), - .io_lsu_axi_wvalid(bus_intf_io_lsu_axi_wvalid), - .io_lsu_axi_wready(bus_intf_io_lsu_axi_wready), - .io_lsu_axi_wdata(bus_intf_io_lsu_axi_wdata), - .io_lsu_axi_wstrb(bus_intf_io_lsu_axi_wstrb), - .io_lsu_axi_bvalid(bus_intf_io_lsu_axi_bvalid), - .io_lsu_axi_bresp(bus_intf_io_lsu_axi_bresp), - .io_lsu_axi_bid(bus_intf_io_lsu_axi_bid), - .io_lsu_axi_arvalid(bus_intf_io_lsu_axi_arvalid), - .io_lsu_axi_arready(bus_intf_io_lsu_axi_arready), - .io_lsu_axi_arid(bus_intf_io_lsu_axi_arid), - .io_lsu_axi_araddr(bus_intf_io_lsu_axi_araddr), - .io_lsu_axi_arregion(bus_intf_io_lsu_axi_arregion), - .io_lsu_axi_arsize(bus_intf_io_lsu_axi_arsize), - .io_lsu_axi_arcache(bus_intf_io_lsu_axi_arcache), - .io_lsu_axi_rvalid(bus_intf_io_lsu_axi_rvalid), - .io_lsu_axi_rid(bus_intf_io_lsu_axi_rid), - .io_lsu_axi_rdata(bus_intf_io_lsu_axi_rdata), + .io_axi_wchannel_lsu_axi_awvalid(bus_intf_io_axi_wchannel_lsu_axi_awvalid), + .io_axi_wchannel_lsu_axi_awready(bus_intf_io_axi_wchannel_lsu_axi_awready), + .io_axi_wchannel_lsu_axi_awid(bus_intf_io_axi_wchannel_lsu_axi_awid), + .io_axi_wchannel_lsu_axi_awaddr(bus_intf_io_axi_wchannel_lsu_axi_awaddr), + .io_axi_wchannel_lsu_axi_awregion(bus_intf_io_axi_wchannel_lsu_axi_awregion), + .io_axi_wchannel_lsu_axi_awsize(bus_intf_io_axi_wchannel_lsu_axi_awsize), + .io_axi_wchannel_lsu_axi_awcache(bus_intf_io_axi_wchannel_lsu_axi_awcache), + .io_axi_wchannel_lsu_axi_wvalid(bus_intf_io_axi_wchannel_lsu_axi_wvalid), + .io_axi_wchannel_lsu_axi_wready(bus_intf_io_axi_wchannel_lsu_axi_wready), + .io_axi_wchannel_lsu_axi_wdata(bus_intf_io_axi_wchannel_lsu_axi_wdata), + .io_axi_wchannel_lsu_axi_wstrb(bus_intf_io_axi_wchannel_lsu_axi_wstrb), + .io_axi_wchannel_lsu_axi_bvalid(bus_intf_io_axi_wchannel_lsu_axi_bvalid), + .io_axi_wchannel_lsu_axi_bresp(bus_intf_io_axi_wchannel_lsu_axi_bresp), + .io_axi_wchannel_lsu_axi_bid(bus_intf_io_axi_wchannel_lsu_axi_bid), + .io_axi_rchannel_lsu_axi_arvalid(bus_intf_io_axi_rchannel_lsu_axi_arvalid), + .io_axi_rchannel_lsu_axi_arready(bus_intf_io_axi_rchannel_lsu_axi_arready), + .io_axi_rchannel_lsu_axi_arid(bus_intf_io_axi_rchannel_lsu_axi_arid), + .io_axi_rchannel_lsu_axi_araddr(bus_intf_io_axi_rchannel_lsu_axi_araddr), + .io_axi_rchannel_lsu_axi_arregion(bus_intf_io_axi_rchannel_lsu_axi_arregion), + .io_axi_rchannel_lsu_axi_arsize(bus_intf_io_axi_rchannel_lsu_axi_arsize), + .io_axi_rchannel_lsu_axi_arcache(bus_intf_io_axi_rchannel_lsu_axi_arcache), + .io_axi_rchannel_lsu_axi_rvalid(bus_intf_io_axi_rchannel_lsu_axi_rvalid), + .io_axi_rchannel_lsu_axi_rdata(bus_intf_io_axi_rchannel_lsu_axi_rdata), + .io_axi_rchannel_lsu_axi_rresp(bus_intf_io_axi_rchannel_lsu_axi_rresp), + .io_axi_rchannel_lsu_axi_rid(bus_intf_io_axi_rchannel_lsu_axi_rid), .io_lsu_bus_clk_en(bus_intf_io_lsu_bus_clk_en) ); - assign io_lsu_result_m = lsu_lsc_ctl_io_lsu_result_m; // @[el2_lsu.scala 155:19] - assign io_lsu_result_corr_r = lsu_lsc_ctl_io_lsu_result_corr_r; // @[el2_lsu.scala 156:24] - assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 169:25] - assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 168:26] - assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 170:28] - assign io_lsu_idle_any = _T_22 & bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 190:19] - assign io_lsu_fir_addr = lsu_lsc_ctl_io_lsu_fir_addr; // @[el2_lsu.scala 236:49] - assign io_lsu_fir_error = lsu_lsc_ctl_io_lsu_fir_error; // @[el2_lsu.scala 237:49] - assign io_lsu_single_ecc_error_incr = lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[el2_lsu.scala 234:49] - assign io_lsu_error_pkt_r_valid = lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[el2_lsu.scala 235:49] - assign io_lsu_error_pkt_r_bits_single_ecc_error = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_lsu.scala 235:49] - assign io_lsu_error_pkt_r_bits_inst_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[el2_lsu.scala 235:49] - assign io_lsu_error_pkt_r_bits_exc_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[el2_lsu.scala 235:49] - assign io_lsu_error_pkt_r_bits_mscause = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[el2_lsu.scala 235:49] - assign io_lsu_error_pkt_r_bits_addr = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[el2_lsu.scala 235:49] - assign io_lsu_imprecise_error_load_any = bus_intf_io_lsu_imprecise_error_load_any; // @[el2_lsu.scala 436:49] - assign io_lsu_imprecise_error_store_any = bus_intf_io_lsu_imprecise_error_store_any; // @[el2_lsu.scala 437:49] - assign io_lsu_imprecise_error_addr_any = bus_intf_io_lsu_imprecise_error_addr_any; // @[el2_lsu.scala 438:49] - assign io_lsu_nonblock_load_valid_m = bus_intf_io_lsu_nonblock_load_valid_m; // @[el2_lsu.scala 439:49] - assign io_lsu_nonblock_load_tag_m = bus_intf_io_lsu_nonblock_load_tag_m; // @[el2_lsu.scala 440:49] - assign io_lsu_nonblock_load_inv_r = bus_intf_io_lsu_nonblock_load_inv_r; // @[el2_lsu.scala 441:49] - assign io_lsu_nonblock_load_inv_tag_r = bus_intf_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu.scala 442:49] - assign io_lsu_nonblock_load_data_valid = bus_intf_io_lsu_nonblock_load_data_valid; // @[el2_lsu.scala 443:49] - assign io_lsu_nonblock_load_data_error = bus_intf_io_lsu_nonblock_load_data_error; // @[el2_lsu.scala 444:49] - assign io_lsu_nonblock_load_data_tag = bus_intf_io_lsu_nonblock_load_data_tag; // @[el2_lsu.scala 445:49] - assign io_lsu_nonblock_load_data = bus_intf_io_lsu_nonblock_load_data; // @[el2_lsu.scala 446:49] - assign io_lsu_pmu_load_external_m = _T_48 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 199:31] - assign io_lsu_pmu_store_external_m = _T_50 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 200:31] - assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_46; // @[el2_lsu.scala 198:27] - assign io_lsu_pmu_bus_trxn = bus_intf_io_lsu_pmu_bus_trxn; // @[el2_lsu.scala 447:49] - assign io_lsu_pmu_bus_misaligned = bus_intf_io_lsu_pmu_bus_misaligned; // @[el2_lsu.scala 448:49] - assign io_lsu_pmu_bus_error = bus_intf_io_lsu_pmu_bus_error; // @[el2_lsu.scala 449:49] - assign io_lsu_pmu_bus_busy = bus_intf_io_lsu_pmu_bus_busy; // @[el2_lsu.scala 450:49] - assign io_lsu_trigger_match_m = trigger_io_lsu_trigger_match_m; // @[el2_lsu.scala 381:50] - assign io_dccm_wren = dccm_ctl_io_dccm_wren; // @[el2_lsu.scala 303:49] - assign io_dccm_rden = dccm_ctl_io_dccm_rden; // @[el2_lsu.scala 304:49] - assign io_dccm_wr_addr_lo = dccm_ctl_io_dccm_wr_addr_lo; // @[el2_lsu.scala 305:49] - assign io_dccm_wr_addr_hi = dccm_ctl_io_dccm_wr_addr_hi; // @[el2_lsu.scala 308:49] - assign io_dccm_rd_addr_lo = dccm_ctl_io_dccm_rd_addr_lo; // @[el2_lsu.scala 307:49] - assign io_dccm_rd_addr_hi = dccm_ctl_io_dccm_rd_addr_hi; // @[el2_lsu.scala 310:49] - assign io_dccm_wr_data_lo = dccm_ctl_io_dccm_wr_data_lo; // @[el2_lsu.scala 306:49] - assign io_dccm_wr_data_hi = dccm_ctl_io_dccm_wr_data_hi; // @[el2_lsu.scala 309:49] - assign io_picm_wren = dccm_ctl_io_picm_wren; // @[el2_lsu.scala 311:49] - assign io_picm_rden = dccm_ctl_io_picm_rden; // @[el2_lsu.scala 312:49] - assign io_picm_mken = dccm_ctl_io_picm_mken; // @[el2_lsu.scala 313:49] - assign io_picm_rdaddr = dccm_ctl_io_picm_rdaddr; // @[el2_lsu.scala 314:49] - assign io_picm_wraddr = dccm_ctl_io_picm_wraddr; // @[el2_lsu.scala 315:49] - assign io_picm_wr_data = dccm_ctl_io_picm_wr_data; // @[el2_lsu.scala 316:49] - assign io_lsu_axi_awvalid = bus_intf_io_lsu_axi_awvalid; // @[el2_lsu.scala 451:49] - assign io_lsu_axi_awlock = 1'h0; // @[el2_lsu.scala 459:49] - assign io_lsu_axi_awid = bus_intf_io_lsu_axi_awid; // @[el2_lsu.scala 453:49] - assign io_lsu_axi_awaddr = bus_intf_io_lsu_axi_awaddr; // @[el2_lsu.scala 454:49] - assign io_lsu_axi_awregion = bus_intf_io_lsu_axi_awregion; // @[el2_lsu.scala 455:49] - assign io_lsu_axi_awlen = 8'h0; // @[el2_lsu.scala 456:49] - assign io_lsu_axi_awsize = bus_intf_io_lsu_axi_awsize; // @[el2_lsu.scala 457:49] - assign io_lsu_axi_awburst = 2'h1; // @[el2_lsu.scala 458:49] - assign io_lsu_axi_awcache = bus_intf_io_lsu_axi_awcache; // @[el2_lsu.scala 460:49] - assign io_lsu_axi_awprot = 3'h0; // @[el2_lsu.scala 461:49] - assign io_lsu_axi_awqos = 4'h0; // @[el2_lsu.scala 462:49] - assign io_lsu_axi_wvalid = bus_intf_io_lsu_axi_wvalid; // @[el2_lsu.scala 463:49] - assign io_lsu_axi_wdata = bus_intf_io_lsu_axi_wdata; // @[el2_lsu.scala 465:49] - assign io_lsu_axi_wstrb = bus_intf_io_lsu_axi_wstrb; // @[el2_lsu.scala 466:49] - assign io_lsu_axi_wlast = 1'h1; // @[el2_lsu.scala 467:49] - assign io_lsu_axi_bready = 1'h1; // @[el2_lsu.scala 469:49] - assign io_lsu_axi_arvalid = bus_intf_io_lsu_axi_arvalid; // @[el2_lsu.scala 472:49] - assign io_lsu_axi_arlock = 1'h0; // @[el2_lsu.scala 480:49] - assign io_lsu_axi_arid = bus_intf_io_lsu_axi_arid; // @[el2_lsu.scala 474:49] - assign io_lsu_axi_araddr = bus_intf_io_lsu_axi_araddr; // @[el2_lsu.scala 475:49] - assign io_lsu_axi_arregion = bus_intf_io_lsu_axi_arregion; // @[el2_lsu.scala 476:49] - assign io_lsu_axi_arlen = 8'h0; // @[el2_lsu.scala 477:49] - assign io_lsu_axi_arsize = bus_intf_io_lsu_axi_arsize; // @[el2_lsu.scala 478:49] - assign io_lsu_axi_arburst = 2'h1; // @[el2_lsu.scala 479:49] - assign io_lsu_axi_arcache = bus_intf_io_lsu_axi_arcache; // @[el2_lsu.scala 481:49] - assign io_lsu_axi_arprot = 3'h0; // @[el2_lsu.scala 482:49] - assign io_lsu_axi_arqos = 4'h0; // @[el2_lsu.scala 483:49] - assign io_lsu_axi_rready = 1'h1; // @[el2_lsu.scala 485:49] - assign io_dccm_dma_rvalid = dccm_ctl_io_dccm_dma_rvalid; // @[el2_lsu.scala 299:49] - assign io_dccm_dma_ecc_error = dccm_ctl_io_dccm_dma_ecc_error; // @[el2_lsu.scala 300:49] - assign io_dccm_dma_rtag = dccm_ctl_io_dccm_dma_rtag; // @[el2_lsu.scala 301:49] - assign io_dccm_dma_rdata = dccm_ctl_io_dccm_dma_rdata; // @[el2_lsu.scala 302:49] - assign io_dccm_ready = ~_T_8; // @[el2_lsu.scala 176:17] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rvalid; // @[el2_lsu.scala 385:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error = dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[el2_lsu.scala 385:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[el2_lsu.scala 385:27] + assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[el2_lsu.scala 385:27] + assign io_lsu_dma_dccm_ready = ~_T_8; // @[el2_lsu.scala 260:25] + assign io_lsu_pic_picm_wren = dccm_ctl_io_lsu_pic_picm_wren; // @[el2_lsu.scala 401:14] + assign io_lsu_pic_picm_rden = dccm_ctl_io_lsu_pic_picm_rden; // @[el2_lsu.scala 401:14] + assign io_lsu_pic_picm_mken = dccm_ctl_io_lsu_pic_picm_mken; // @[el2_lsu.scala 401:14] + assign io_lsu_pic_picm_rdaddr = dccm_ctl_io_lsu_pic_picm_rdaddr; // @[el2_lsu.scala 401:14] + assign io_lsu_pic_picm_wraddr = dccm_ctl_io_lsu_pic_picm_wraddr; // @[el2_lsu.scala 401:14] + assign io_lsu_pic_picm_wr_data = dccm_ctl_io_lsu_pic_picm_wr_data; // @[el2_lsu.scala 401:14] + assign io_axi_wchannel_lsu_axi_awvalid = bus_intf_io_axi_wchannel_lsu_axi_awvalid; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awlock = 1'h0; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awid = bus_intf_io_axi_wchannel_lsu_axi_awid; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awaddr = bus_intf_io_axi_wchannel_lsu_axi_awaddr; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awregion = bus_intf_io_axi_wchannel_lsu_axi_awregion; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awlen = 8'h0; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awsize = bus_intf_io_axi_wchannel_lsu_axi_awsize; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awburst = 2'h1; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awcache = bus_intf_io_axi_wchannel_lsu_axi_awcache; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awprot = 3'h0; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_awqos = 4'h0; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_wvalid = bus_intf_io_axi_wchannel_lsu_axi_wvalid; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_wdata = bus_intf_io_axi_wchannel_lsu_axi_wdata; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_wstrb = bus_intf_io_axi_wchannel_lsu_axi_wstrb; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_wlast = 1'h1; // @[el2_lsu.scala 544:19] + assign io_axi_wchannel_lsu_axi_bready = 1'h1; // @[el2_lsu.scala 544:19] + assign io_axi_rchannel_lsu_axi_arvalid = bus_intf_io_axi_rchannel_lsu_axi_arvalid; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arlock = 1'h0; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arid = bus_intf_io_axi_rchannel_lsu_axi_arid; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_araddr = bus_intf_io_axi_rchannel_lsu_axi_araddr; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arregion = bus_intf_io_axi_rchannel_lsu_axi_arregion; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arlen = 8'h0; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arsize = bus_intf_io_axi_rchannel_lsu_axi_arsize; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arburst = 2'h1; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arcache = bus_intf_io_axi_rchannel_lsu_axi_arcache; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arprot = 3'h0; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_arqos = 4'h0; // @[el2_lsu.scala 566:19] + assign io_axi_rchannel_lsu_axi_rready = 1'h1; // @[el2_lsu.scala 566:19] + assign io_lsu_result_m = lsu_lsc_ctl_io_lsu_result_m; // @[el2_lsu.scala 239:19] + assign io_lsu_result_corr_r = lsu_lsc_ctl_io_lsu_result_corr_r; // @[el2_lsu.scala 240:24] + assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 253:25] + assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 252:26] + assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 254:28] + assign io_lsu_idle_any = _T_22 & bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 274:19] + assign io_lsu_fir_addr = lsu_lsc_ctl_io_lsu_fir_addr; // @[el2_lsu.scala 322:49] + assign io_lsu_fir_error = lsu_lsc_ctl_io_lsu_fir_error; // @[el2_lsu.scala 323:49] + assign io_lsu_single_ecc_error_incr = lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[el2_lsu.scala 320:49] + assign io_lsu_error_pkt_r_valid = lsu_lsc_ctl_io_lsu_error_pkt_r_valid; // @[el2_lsu.scala 321:49] + assign io_lsu_error_pkt_r_bits_single_ecc_error = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_single_ecc_error; // @[el2_lsu.scala 321:49] + assign io_lsu_error_pkt_r_bits_inst_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_inst_type; // @[el2_lsu.scala 321:49] + assign io_lsu_error_pkt_r_bits_exc_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[el2_lsu.scala 321:49] + assign io_lsu_error_pkt_r_bits_mscause = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[el2_lsu.scala 321:49] + assign io_lsu_error_pkt_r_bits_addr = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[el2_lsu.scala 321:49] + assign io_lsu_imprecise_error_load_any = bus_intf_io_lsu_imprecise_error_load_any; // @[el2_lsu.scala 529:49] + assign io_lsu_imprecise_error_store_any = bus_intf_io_lsu_imprecise_error_store_any; // @[el2_lsu.scala 530:49] + assign io_lsu_imprecise_error_addr_any = bus_intf_io_lsu_imprecise_error_addr_any; // @[el2_lsu.scala 531:49] + assign io_lsu_nonblock_load_valid_m = bus_intf_io_lsu_nonblock_load_valid_m; // @[el2_lsu.scala 532:49] + assign io_lsu_nonblock_load_tag_m = bus_intf_io_lsu_nonblock_load_tag_m; // @[el2_lsu.scala 533:49] + assign io_lsu_nonblock_load_inv_r = bus_intf_io_lsu_nonblock_load_inv_r; // @[el2_lsu.scala 534:49] + assign io_lsu_nonblock_load_inv_tag_r = bus_intf_io_lsu_nonblock_load_inv_tag_r; // @[el2_lsu.scala 535:49] + assign io_lsu_nonblock_load_data_valid = bus_intf_io_lsu_nonblock_load_data_valid; // @[el2_lsu.scala 536:49] + assign io_lsu_nonblock_load_data_error = bus_intf_io_lsu_nonblock_load_data_error; // @[el2_lsu.scala 537:49] + assign io_lsu_nonblock_load_data_tag = bus_intf_io_lsu_nonblock_load_data_tag; // @[el2_lsu.scala 538:49] + assign io_lsu_nonblock_load_data = bus_intf_io_lsu_nonblock_load_data; // @[el2_lsu.scala 539:49] + assign io_lsu_pmu_load_external_m = _T_48 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 283:31] + assign io_lsu_pmu_store_external_m = _T_50 & lsu_lsc_ctl_io_addr_external_m; // @[el2_lsu.scala 284:31] + assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_46; // @[el2_lsu.scala 282:27] + assign io_lsu_pmu_bus_trxn = bus_intf_io_lsu_pmu_bus_trxn; // @[el2_lsu.scala 540:49] + assign io_lsu_pmu_bus_misaligned = bus_intf_io_lsu_pmu_bus_misaligned; // @[el2_lsu.scala 541:49] + assign io_lsu_pmu_bus_error = bus_intf_io_lsu_pmu_bus_error; // @[el2_lsu.scala 542:49] + assign io_lsu_pmu_bus_busy = bus_intf_io_lsu_pmu_bus_busy; // @[el2_lsu.scala 543:49] + assign io_lsu_trigger_match_m = trigger_io_lsu_trigger_match_m; // @[el2_lsu.scala 474:50] + assign io_dccm_wren = dccm_ctl_io_dccm_wren; // @[el2_lsu.scala 392:49] + assign io_dccm_rden = dccm_ctl_io_dccm_rden; // @[el2_lsu.scala 393:49] + assign io_dccm_wr_addr_lo = dccm_ctl_io_dccm_wr_addr_lo; // @[el2_lsu.scala 394:49] + assign io_dccm_wr_addr_hi = dccm_ctl_io_dccm_wr_addr_hi; // @[el2_lsu.scala 397:49] + assign io_dccm_rd_addr_lo = dccm_ctl_io_dccm_rd_addr_lo; // @[el2_lsu.scala 396:49] + assign io_dccm_rd_addr_hi = dccm_ctl_io_dccm_rd_addr_hi; // @[el2_lsu.scala 399:49] + assign io_dccm_wr_data_lo = dccm_ctl_io_dccm_wr_data_lo; // @[el2_lsu.scala 395:49] + assign io_dccm_wr_data_hi = dccm_ctl_io_dccm_wr_data_hi; // @[el2_lsu.scala 398:49] assign lsu_lsc_ctl_reset = reset; - assign lsu_lsc_ctl_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 204:46] - assign lsu_lsc_ctl_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 205:46] - assign lsu_lsc_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 206:46] - assign lsu_lsc_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 207:46] - assign lsu_lsc_ctl_io_lsu_store_c1_m_clk = clkdomain_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 208:46] - assign lsu_lsc_ctl_io_lsu_ld_data_corr_r = dccm_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 210:46] - assign lsu_lsc_ctl_io_lsu_single_ecc_error_r = ecc_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 211:46] - assign lsu_lsc_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 212:46] - assign lsu_lsc_ctl_io_lsu_ld_data_m = dccm_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 213:46] - assign lsu_lsc_ctl_io_lsu_single_ecc_error_m = ecc_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 214:46] - assign lsu_lsc_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 215:46] - assign lsu_lsc_ctl_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 216:46] - assign lsu_lsc_ctl_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 217:46] - assign lsu_lsc_ctl_io_exu_lsu_rs1_d = io_exu_lsu_rs1_d; // @[el2_lsu.scala 218:46] - assign lsu_lsc_ctl_io_exu_lsu_rs2_d = io_exu_lsu_rs2_d; // @[el2_lsu.scala 219:46] - assign lsu_lsc_ctl_io_lsu_p_valid = io_lsu_p_valid; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_fast_int = io_lsu_p_bits_fast_int; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_by = io_lsu_p_bits_by; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_half = io_lsu_p_bits_half; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_word = io_lsu_p_bits_word; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_dword = io_lsu_p_bits_dword; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_load = io_lsu_p_bits_load; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store = io_lsu_p_bits_store; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_unsign = io_lsu_p_bits_unsign; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_dma = io_lsu_p_bits_dma; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d = io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d = io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m = io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu.scala 220:46] - assign lsu_lsc_ctl_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 221:46] - assign lsu_lsc_ctl_io_dec_lsu_offset_d = io_dec_lsu_offset_d; // @[el2_lsu.scala 222:46] - assign lsu_lsc_ctl_io_picm_mask_data_m = dccm_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 223:46] - assign lsu_lsc_ctl_io_bus_read_data_m = bus_intf_io_bus_read_data_m; // @[el2_lsu.scala 224:46] - assign lsu_lsc_ctl_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[el2_lsu.scala 230:46] - assign lsu_lsc_ctl_io_dma_dccm_req = io_dma_dccm_req; // @[el2_lsu.scala 225:46] - assign lsu_lsc_ctl_io_dma_mem_addr = io_dma_mem_addr; // @[el2_lsu.scala 226:46] - assign lsu_lsc_ctl_io_dma_mem_sz = io_dma_mem_sz; // @[el2_lsu.scala 227:46] - assign lsu_lsc_ctl_io_dma_mem_write = io_dma_mem_write; // @[el2_lsu.scala 228:46] - assign lsu_lsc_ctl_io_dma_mem_wdata = io_dma_mem_wdata; // @[el2_lsu.scala 229:46] + assign lsu_lsc_ctl_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 288:46] + assign lsu_lsc_ctl_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 289:46] + assign lsu_lsc_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 290:46] + assign lsu_lsc_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 291:46] + assign lsu_lsc_ctl_io_lsu_store_c1_m_clk = clkdomain_io_lsu_store_c1_m_clk; // @[el2_lsu.scala 292:46] + assign lsu_lsc_ctl_io_lsu_ld_data_corr_r = dccm_ctl_io_lsu_ld_data_corr_r; // @[el2_lsu.scala 294:46] + assign lsu_lsc_ctl_io_lsu_single_ecc_error_r = ecc_io_lsu_single_ecc_error_r; // @[el2_lsu.scala 295:46] + assign lsu_lsc_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 296:46] + assign lsu_lsc_ctl_io_lsu_ld_data_m = dccm_ctl_io_lsu_ld_data_m; // @[el2_lsu.scala 297:46] + assign lsu_lsc_ctl_io_lsu_single_ecc_error_m = ecc_io_lsu_single_ecc_error_m; // @[el2_lsu.scala 298:46] + assign lsu_lsc_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 299:46] + assign lsu_lsc_ctl_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 300:46] + assign lsu_lsc_ctl_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 301:46] + assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs1_d = io_lsu_exu_exu_lsu_rs1_d; // @[el2_lsu.scala 302:46] + assign lsu_lsc_ctl_io_lsu_exu_exu_lsu_rs2_d = io_lsu_exu_exu_lsu_rs2_d; // @[el2_lsu.scala 302:46] + assign lsu_lsc_ctl_io_lsu_p_valid = io_lsu_p_valid; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_fast_int = io_lsu_p_bits_fast_int; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_by = io_lsu_p_bits_by; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_half = io_lsu_p_bits_half; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_word = io_lsu_p_bits_word; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_dword = io_lsu_p_bits_dword; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_load = io_lsu_p_bits_load; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store = io_lsu_p_bits_store; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_unsign = io_lsu_p_bits_unsign; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_dma = io_lsu_p_bits_dma; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_d = io_lsu_p_bits_store_data_bypass_d; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_load_ldst_bypass_d = io_lsu_p_bits_load_ldst_bypass_d; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_lsu_p_bits_store_data_bypass_m = io_lsu_p_bits_store_data_bypass_m; // @[el2_lsu.scala 305:46] + assign lsu_lsc_ctl_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 306:46] + assign lsu_lsc_ctl_io_dec_lsu_offset_d = io_dec_lsu_offset_d; // @[el2_lsu.scala 307:46] + assign lsu_lsc_ctl_io_picm_mask_data_m = dccm_ctl_io_picm_mask_data_m; // @[el2_lsu.scala 308:46] + assign lsu_lsc_ctl_io_bus_read_data_m = bus_intf_io_bus_read_data_m; // @[el2_lsu.scala 309:46] + assign lsu_lsc_ctl_io_dec_tlu_mrac_ff = io_dec_tlu_mrac_ff; // @[el2_lsu.scala 316:46] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[el2_lsu.scala 310:38] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[el2_lsu.scala 310:38] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_sz = io_lsu_dma_dma_lsc_ctl_dma_mem_sz; // @[el2_lsu.scala 310:38] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_write = io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[el2_lsu.scala 310:38] + assign lsu_lsc_ctl_io_dma_lsc_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[el2_lsu.scala 310:38] assign dccm_ctl_clock = clock; assign dccm_ctl_reset = reset; - assign dccm_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 240:46] - assign dccm_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 241:46] - assign dccm_ctl_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 242:46] - assign dccm_ctl_io_lsu_store_c1_r_clk = clkdomain_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 244:46] - assign dccm_ctl_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_d_bits_word = lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_d_bits_dword = lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_d_bits_load = lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_d_bits_dma = lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 246:46] - assign dccm_ctl_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 247:46] - assign dccm_ctl_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 248:46] - assign dccm_ctl_io_addr_in_dccm_d = lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 249:46] - assign dccm_ctl_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 250:46] - assign dccm_ctl_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 251:46] - assign dccm_ctl_io_addr_in_pic_d = lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 252:46] - assign dccm_ctl_io_addr_in_pic_m = lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 253:46] - assign dccm_ctl_io_addr_in_pic_r = lsu_lsc_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 254:46] - assign dccm_ctl_io_lsu_raw_fwd_lo_r = lsu_raw_fwd_lo_r; // @[el2_lsu.scala 255:46] - assign dccm_ctl_io_lsu_raw_fwd_hi_r = lsu_raw_fwd_hi_r; // @[el2_lsu.scala 256:46] - assign dccm_ctl_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 257:46] - assign dccm_ctl_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 258:46] - assign dccm_ctl_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[el2_lsu.scala 259:46] - assign dccm_ctl_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 260:46] - assign dccm_ctl_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d[15:0]; // @[el2_lsu.scala 261:46] - assign dccm_ctl_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[el2_lsu.scala 262:46] - assign dccm_ctl_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r[15:0]; // @[el2_lsu.scala 263:46] - assign dccm_ctl_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 264:46] - assign dccm_ctl_io_stbuf_addr_any = stbuf_io_stbuf_addr_any; // @[el2_lsu.scala 265:46] - assign dccm_ctl_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[el2_lsu.scala 266:46] - assign dccm_ctl_io_stbuf_ecc_any = ecc_io_stbuf_ecc_any; // @[el2_lsu.scala 267:46] - assign dccm_ctl_io_stbuf_fwddata_hi_m = stbuf_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 268:46] - assign dccm_ctl_io_stbuf_fwddata_lo_m = stbuf_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 269:46] - assign dccm_ctl_io_stbuf_fwdbyteen_lo_m = stbuf_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 270:46] - assign dccm_ctl_io_stbuf_fwdbyteen_hi_m = stbuf_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 271:46] - assign dccm_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 272:46] - assign dccm_ctl_io_single_ecc_error_hi_r = ecc_io_single_ecc_error_hi_r; // @[el2_lsu.scala 273:46] - assign dccm_ctl_io_single_ecc_error_lo_r = ecc_io_single_ecc_error_lo_r; // @[el2_lsu.scala 274:46] - assign dccm_ctl_io_sec_data_hi_r_ff = ecc_io_sec_data_hi_r_ff; // @[el2_lsu.scala 277:46] - assign dccm_ctl_io_sec_data_lo_r_ff = ecc_io_sec_data_lo_r_ff; // @[el2_lsu.scala 278:46] - assign dccm_ctl_io_sec_data_ecc_hi_r_ff = ecc_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 279:46] - assign dccm_ctl_io_sec_data_ecc_lo_r_ff = ecc_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 280:46] - assign dccm_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 281:46] - assign dccm_ctl_io_sec_data_hi_m = ecc_io_sec_data_hi_m; // @[el2_lsu.scala 282:46] - assign dccm_ctl_io_sec_data_lo_m = ecc_io_sec_data_lo_m; // @[el2_lsu.scala 283:46] - assign dccm_ctl_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 284:46] - assign dccm_ctl_io_dma_dccm_wen = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 285:46] - assign dccm_ctl_io_dma_pic_wen = _T_10 & lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 286:46] - assign dccm_ctl_io_dma_mem_tag_m = dma_mem_tag_m; // @[el2_lsu.scala 287:46] - assign dccm_ctl_io_dma_mem_addr = io_dma_mem_addr; // @[el2_lsu.scala 288:46] - assign dccm_ctl_io_dma_mem_wdata = io_dma_mem_wdata; // @[el2_lsu.scala 289:46] - assign dccm_ctl_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[el2_lsu.scala 290:46] - assign dccm_ctl_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[el2_lsu.scala 291:46] - assign dccm_ctl_io_dma_dccm_wdata_ecc_hi = ecc_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 292:46] - assign dccm_ctl_io_dma_dccm_wdata_ecc_lo = ecc_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 293:46] - assign dccm_ctl_io_dccm_rd_data_lo = io_dccm_rd_data_lo; // @[el2_lsu.scala 294:46] - assign dccm_ctl_io_dccm_rd_data_hi = io_dccm_rd_data_hi; // @[el2_lsu.scala 295:46] - assign dccm_ctl_io_picm_rd_data = io_picm_rd_data; // @[el2_lsu.scala 296:46] - assign dccm_ctl_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 297:46] + assign dccm_ctl_io_lsu_c2_m_clk = clkdomain_io_lsu_c2_m_clk; // @[el2_lsu.scala 326:46] + assign dccm_ctl_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 327:46] + assign dccm_ctl_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 328:46] + assign dccm_ctl_io_lsu_store_c1_r_clk = clkdomain_io_lsu_store_c1_r_clk; // @[el2_lsu.scala 330:46] + assign dccm_ctl_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_d_bits_word = lsu_lsc_ctl_io_lsu_pkt_d_bits_word; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_d_bits_dword = lsu_lsc_ctl_io_lsu_pkt_d_bits_dword; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_d_bits_load = lsu_lsc_ctl_io_lsu_pkt_d_bits_load; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_d_bits_dma = lsu_lsc_ctl_io_lsu_pkt_d_bits_dma; // @[el2_lsu.scala 332:46] + assign dccm_ctl_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 333:46] + assign dccm_ctl_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 334:46] + assign dccm_ctl_io_addr_in_dccm_d = lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 335:46] + assign dccm_ctl_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 336:46] + assign dccm_ctl_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 337:46] + assign dccm_ctl_io_addr_in_pic_d = lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 338:46] + assign dccm_ctl_io_addr_in_pic_m = lsu_lsc_ctl_io_addr_in_pic_m; // @[el2_lsu.scala 339:46] + assign dccm_ctl_io_addr_in_pic_r = lsu_lsc_ctl_io_addr_in_pic_r; // @[el2_lsu.scala 340:46] + assign dccm_ctl_io_lsu_raw_fwd_lo_r = lsu_raw_fwd_lo_r; // @[el2_lsu.scala 341:46] + assign dccm_ctl_io_lsu_raw_fwd_hi_r = lsu_raw_fwd_hi_r; // @[el2_lsu.scala 342:46] + assign dccm_ctl_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 343:46] + assign dccm_ctl_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 344:46] + assign dccm_ctl_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[el2_lsu.scala 345:46] + assign dccm_ctl_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 346:46] + assign dccm_ctl_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d[15:0]; // @[el2_lsu.scala 347:46] + assign dccm_ctl_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[el2_lsu.scala 348:46] + assign dccm_ctl_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r[15:0]; // @[el2_lsu.scala 349:46] + assign dccm_ctl_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 350:46] + assign dccm_ctl_io_stbuf_addr_any = stbuf_io_stbuf_addr_any; // @[el2_lsu.scala 351:46] + assign dccm_ctl_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[el2_lsu.scala 352:46] + assign dccm_ctl_io_stbuf_ecc_any = ecc_io_stbuf_ecc_any; // @[el2_lsu.scala 353:46] + assign dccm_ctl_io_stbuf_fwddata_hi_m = stbuf_io_stbuf_fwddata_hi_m; // @[el2_lsu.scala 354:46] + assign dccm_ctl_io_stbuf_fwddata_lo_m = stbuf_io_stbuf_fwddata_lo_m; // @[el2_lsu.scala 355:46] + assign dccm_ctl_io_stbuf_fwdbyteen_lo_m = stbuf_io_stbuf_fwdbyteen_lo_m; // @[el2_lsu.scala 356:46] + assign dccm_ctl_io_stbuf_fwdbyteen_hi_m = stbuf_io_stbuf_fwdbyteen_hi_m; // @[el2_lsu.scala 357:46] + assign dccm_ctl_io_lsu_double_ecc_error_r = ecc_io_lsu_double_ecc_error_r; // @[el2_lsu.scala 358:46] + assign dccm_ctl_io_single_ecc_error_hi_r = ecc_io_single_ecc_error_hi_r; // @[el2_lsu.scala 359:46] + assign dccm_ctl_io_single_ecc_error_lo_r = ecc_io_single_ecc_error_lo_r; // @[el2_lsu.scala 360:46] + assign dccm_ctl_io_sec_data_hi_r_ff = ecc_io_sec_data_hi_r_ff; // @[el2_lsu.scala 363:46] + assign dccm_ctl_io_sec_data_lo_r_ff = ecc_io_sec_data_lo_r_ff; // @[el2_lsu.scala 364:46] + assign dccm_ctl_io_sec_data_ecc_hi_r_ff = ecc_io_sec_data_ecc_hi_r_ff; // @[el2_lsu.scala 365:46] + assign dccm_ctl_io_sec_data_ecc_lo_r_ff = ecc_io_sec_data_ecc_lo_r_ff; // @[el2_lsu.scala 366:46] + assign dccm_ctl_io_lsu_double_ecc_error_m = ecc_io_lsu_double_ecc_error_m; // @[el2_lsu.scala 367:46] + assign dccm_ctl_io_sec_data_hi_m = ecc_io_sec_data_hi_m; // @[el2_lsu.scala 368:46] + assign dccm_ctl_io_sec_data_lo_m = ecc_io_sec_data_lo_m; // @[el2_lsu.scala 369:46] + assign dccm_ctl_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 370:46] + assign dccm_ctl_io_dma_dccm_wen = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 371:46] + assign dccm_ctl_io_dma_pic_wen = _T_10 & lsu_lsc_ctl_io_addr_in_pic_d; // @[el2_lsu.scala 372:46] + assign dccm_ctl_io_dma_mem_tag_m = dma_mem_tag_m; // @[el2_lsu.scala 373:46] + assign dccm_ctl_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[el2_lsu.scala 376:46] + assign dccm_ctl_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[el2_lsu.scala 377:46] + assign dccm_ctl_io_dma_dccm_wdata_ecc_hi = ecc_io_dma_dccm_wdata_ecc_hi; // @[el2_lsu.scala 378:46] + assign dccm_ctl_io_dma_dccm_wdata_ecc_lo = ecc_io_dma_dccm_wdata_ecc_lo; // @[el2_lsu.scala 379:46] + assign dccm_ctl_io_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_dccm_ctl_dma_mem_addr; // @[el2_lsu.scala 385:27] + assign dccm_ctl_io_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_dccm_ctl_dma_mem_wdata; // @[el2_lsu.scala 385:27] + assign dccm_ctl_io_dccm_rd_data_lo = io_dccm_rd_data_lo; // @[el2_lsu.scala 380:46] + assign dccm_ctl_io_dccm_rd_data_hi = io_dccm_rd_data_hi; // @[el2_lsu.scala 381:46] + assign dccm_ctl_io_lsu_pic_picm_rd_data = io_lsu_pic_picm_rd_data; // @[el2_lsu.scala 401:14] + assign dccm_ctl_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 383:46] assign stbuf_clock = clock; assign stbuf_reset = reset; - assign stbuf_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 319:49] - assign stbuf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 320:48] - assign stbuf_io_lsu_stbuf_c1_clk = clkdomain_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 321:54] - assign stbuf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 322:54] - assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 323:48] - assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 323:48] - assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 323:48] - assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 324:48] - assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 324:48] - assign stbuf_io_store_stbuf_reqvld_r = _T_28 & _T_19; // @[el2_lsu.scala 325:48] - assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 326:49] - assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 327:49] - assign stbuf_io_store_data_hi_r = dccm_ctl_io_store_data_hi_r; // @[el2_lsu.scala 328:62] - assign stbuf_io_store_data_lo_r = dccm_ctl_io_store_data_lo_r; // @[el2_lsu.scala 329:62] - assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[el2_lsu.scala 330:49] - assign stbuf_io_store_datafn_lo_r = dccm_ctl_io_store_datafn_lo_r; // @[el2_lsu.scala 331:56] - assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 332:52] - assign stbuf_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d[15:0]; // @[el2_lsu.scala 333:64] - assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 334:64] - assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 335:64] - assign stbuf_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d[15:0]; // @[el2_lsu.scala 336:64] - assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 337:64] - assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 338:64] - assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 339:49] - assign stbuf_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 340:56] - assign stbuf_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 342:49] + assign stbuf_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 412:49] + assign stbuf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 413:48] + assign stbuf_io_lsu_stbuf_c1_clk = clkdomain_io_lsu_stbuf_c1_clk; // @[el2_lsu.scala 414:54] + assign stbuf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 415:54] + assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 416:48] + assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 416:48] + assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 416:48] + assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 417:48] + assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[el2_lsu.scala 417:48] + assign stbuf_io_store_stbuf_reqvld_r = _T_28 & _T_19; // @[el2_lsu.scala 418:48] + assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 419:49] + assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 420:49] + assign stbuf_io_store_data_hi_r = dccm_ctl_io_store_data_hi_r; // @[el2_lsu.scala 421:62] + assign stbuf_io_store_data_lo_r = dccm_ctl_io_store_data_lo_r; // @[el2_lsu.scala 422:62] + assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[el2_lsu.scala 423:49] + assign stbuf_io_store_datafn_lo_r = dccm_ctl_io_store_datafn_lo_r; // @[el2_lsu.scala 424:56] + assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[el2_lsu.scala 425:52] + assign stbuf_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d[15:0]; // @[el2_lsu.scala 426:64] + assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 427:64] + assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 428:64] + assign stbuf_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d[15:0]; // @[el2_lsu.scala 429:64] + assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 430:64] + assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 431:64] + assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 432:49] + assign stbuf_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[el2_lsu.scala 433:56] + assign stbuf_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 435:49] assign ecc_clock = clock; assign ecc_reset = reset; - assign ecc_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 346:52] - assign ecc_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 347:52] - assign ecc_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 347:52] - assign ecc_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 347:52] - assign ecc_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 347:52] - assign ecc_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[el2_lsu.scala 349:54] - assign ecc_io_dec_tlu_core_ecc_disable = io_dec_tlu_core_ecc_disable; // @[el2_lsu.scala 350:50] - assign ecc_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[el2_lsu.scala 355:58] - assign ecc_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[el2_lsu.scala 356:58] - assign ecc_io_dccm_rdata_hi_m = dccm_ctl_io_dccm_rdata_hi_m; // @[el2_lsu.scala 359:54] - assign ecc_io_dccm_rdata_lo_m = dccm_ctl_io_dccm_rdata_lo_m; // @[el2_lsu.scala 360:54] - assign ecc_io_dccm_data_ecc_hi_m = dccm_ctl_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 363:50] - assign ecc_io_dccm_data_ecc_lo_m = dccm_ctl_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 364:50] - assign ecc_io_ld_single_ecc_error_r = dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 365:50] - assign ecc_io_ld_single_ecc_error_r_ff = dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 366:50] - assign ecc_io_lsu_dccm_rden_m = dccm_ctl_io_lsu_dccm_rden_m; // @[el2_lsu.scala 367:50] - assign ecc_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 368:50] - assign ecc_io_dma_dccm_wen = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 369:50] - assign ecc_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[el2_lsu.scala 370:50] - assign ecc_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[el2_lsu.scala 371:50] - assign ecc_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 372:50] - assign trigger_io_trigger_pkt_any_0_select = io_trigger_pkt_any_0_select; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_0_match_pkt = io_trigger_pkt_any_0_match_pkt; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_0_store = io_trigger_pkt_any_0_store; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_0_load = io_trigger_pkt_any_0_load; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_0_tdata2 = io_trigger_pkt_any_0_tdata2; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_1_select = io_trigger_pkt_any_1_select; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_1_match_pkt = io_trigger_pkt_any_1_match_pkt; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_1_store = io_trigger_pkt_any_1_store; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_1_load = io_trigger_pkt_any_1_load; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_1_tdata2 = io_trigger_pkt_any_1_tdata2; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_2_select = io_trigger_pkt_any_2_select; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_2_match_pkt = io_trigger_pkt_any_2_match_pkt; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_2_store = io_trigger_pkt_any_2_store; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_2_load = io_trigger_pkt_any_2_load; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_2_tdata2 = io_trigger_pkt_any_2_tdata2; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_3_select = io_trigger_pkt_any_3_select; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_3_match_pkt = io_trigger_pkt_any_3_match_pkt; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_3_store = io_trigger_pkt_any_3_store; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_3_load = io_trigger_pkt_any_3_load; // @[el2_lsu.scala 376:50] - assign trigger_io_trigger_pkt_any_3_tdata2 = io_trigger_pkt_any_3_tdata2; // @[el2_lsu.scala 376:50] - assign trigger_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 377:50] - assign trigger_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 378:50] - assign trigger_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 379:50] + assign ecc_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 439:52] + assign ecc_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 440:52] + assign ecc_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 440:52] + assign ecc_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 440:52] + assign ecc_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 440:52] + assign ecc_io_stbuf_data_any = stbuf_io_stbuf_data_any; // @[el2_lsu.scala 442:54] + assign ecc_io_dec_tlu_core_ecc_disable = io_dec_tlu_core_ecc_disable; // @[el2_lsu.scala 443:50] + assign ecc_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m[15:0]; // @[el2_lsu.scala 448:58] + assign ecc_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m[15:0]; // @[el2_lsu.scala 449:58] + assign ecc_io_dccm_rdata_hi_m = dccm_ctl_io_dccm_rdata_hi_m; // @[el2_lsu.scala 452:54] + assign ecc_io_dccm_rdata_lo_m = dccm_ctl_io_dccm_rdata_lo_m; // @[el2_lsu.scala 453:54] + assign ecc_io_dccm_data_ecc_hi_m = dccm_ctl_io_dccm_data_ecc_hi_m; // @[el2_lsu.scala 456:50] + assign ecc_io_dccm_data_ecc_lo_m = dccm_ctl_io_dccm_data_ecc_lo_m; // @[el2_lsu.scala 457:50] + assign ecc_io_ld_single_ecc_error_r = dccm_ctl_io_ld_single_ecc_error_r; // @[el2_lsu.scala 458:50] + assign ecc_io_ld_single_ecc_error_r_ff = dccm_ctl_io_ld_single_ecc_error_r_ff; // @[el2_lsu.scala 459:50] + assign ecc_io_lsu_dccm_rden_m = dccm_ctl_io_lsu_dccm_rden_m; // @[el2_lsu.scala 460:50] + assign ecc_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[el2_lsu.scala 461:50] + assign ecc_io_dma_dccm_wen = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[el2_lsu.scala 462:50] + assign ecc_io_dma_dccm_wdata_lo = dma_dccm_wdata[31:0]; // @[el2_lsu.scala 463:50] + assign ecc_io_dma_dccm_wdata_hi = dma_dccm_wdata[63:32]; // @[el2_lsu.scala 464:50] + assign ecc_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 465:50] + assign trigger_io_trigger_pkt_any_0_select = io_trigger_pkt_any_0_select; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_0_match_pkt = io_trigger_pkt_any_0_match_pkt; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_0_store = io_trigger_pkt_any_0_store; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_0_load = io_trigger_pkt_any_0_load; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_0_tdata2 = io_trigger_pkt_any_0_tdata2; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_1_select = io_trigger_pkt_any_1_select; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_1_match_pkt = io_trigger_pkt_any_1_match_pkt; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_1_store = io_trigger_pkt_any_1_store; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_1_load = io_trigger_pkt_any_1_load; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_1_tdata2 = io_trigger_pkt_any_1_tdata2; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_2_select = io_trigger_pkt_any_2_select; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_2_match_pkt = io_trigger_pkt_any_2_match_pkt; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_2_store = io_trigger_pkt_any_2_store; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_2_load = io_trigger_pkt_any_2_load; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_2_tdata2 = io_trigger_pkt_any_2_tdata2; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_3_select = io_trigger_pkt_any_3_select; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_3_match_pkt = io_trigger_pkt_any_3_match_pkt; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_3_store = io_trigger_pkt_any_3_store; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_3_load = io_trigger_pkt_any_3_load; // @[el2_lsu.scala 469:50] + assign trigger_io_trigger_pkt_any_3_tdata2 = io_trigger_pkt_any_3_tdata2; // @[el2_lsu.scala 469:50] + assign trigger_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[el2_lsu.scala 470:50] + assign trigger_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 471:50] + assign trigger_io_store_data_m = lsu_lsc_ctl_io_store_data_m; // @[el2_lsu.scala 472:50] assign clkdomain_clock = clock; assign clkdomain_reset = reset; - assign clkdomain_io_free_clk = io_free_clk; // @[el2_lsu.scala 385:50] - assign clkdomain_io_clk_override = io_clk_override; // @[el2_lsu.scala 386:50] - assign clkdomain_io_dma_dccm_req = io_dma_dccm_req; // @[el2_lsu.scala 388:50] - assign clkdomain_io_ldst_stbuf_reqvld_r = stbuf_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 389:50] - assign clkdomain_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 390:50] - assign clkdomain_io_stbuf_reqvld_flushed_any = stbuf_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 391:50] - assign clkdomain_io_lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[el2_lsu.scala 392:50] - assign clkdomain_io_lsu_bus_buffer_pend_any = bus_intf_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 393:50] - assign clkdomain_io_lsu_bus_buffer_empty_any = bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 394:50] - assign clkdomain_io_lsu_stbuf_empty_any = stbuf_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 395:50] - assign clkdomain_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu.scala 396:50] - assign clkdomain_io_lsu_p_valid = io_lsu_p_valid; // @[el2_lsu.scala 397:50] - assign clkdomain_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 398:50] - assign clkdomain_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 398:50] - assign clkdomain_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 399:50] - assign clkdomain_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 399:50] - assign clkdomain_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 400:50] - assign clkdomain_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 401:50] + assign clkdomain_io_free_clk = io_free_clk; // @[el2_lsu.scala 478:50] + assign clkdomain_io_clk_override = io_clk_override; // @[el2_lsu.scala 479:50] + assign clkdomain_io_dma_dccm_req = io_lsu_dma_dma_lsc_ctl_dma_dccm_req; // @[el2_lsu.scala 481:50] + assign clkdomain_io_ldst_stbuf_reqvld_r = stbuf_io_ldst_stbuf_reqvld_r; // @[el2_lsu.scala 482:50] + assign clkdomain_io_stbuf_reqvld_any = stbuf_io_stbuf_reqvld_any; // @[el2_lsu.scala 483:50] + assign clkdomain_io_stbuf_reqvld_flushed_any = stbuf_io_stbuf_reqvld_flushed_any; // @[el2_lsu.scala 484:50] + assign clkdomain_io_lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[el2_lsu.scala 485:50] + assign clkdomain_io_lsu_bus_buffer_pend_any = bus_intf_io_lsu_bus_buffer_pend_any; // @[el2_lsu.scala 486:50] + assign clkdomain_io_lsu_bus_buffer_empty_any = bus_intf_io_lsu_bus_buffer_empty_any; // @[el2_lsu.scala 487:50] + assign clkdomain_io_lsu_stbuf_empty_any = stbuf_io_lsu_stbuf_empty_any; // @[el2_lsu.scala 488:50] + assign clkdomain_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu.scala 489:50] + assign clkdomain_io_lsu_p_valid = io_lsu_p_valid; // @[el2_lsu.scala 490:50] + assign clkdomain_io_lsu_pkt_d_valid = lsu_lsc_ctl_io_lsu_pkt_d_valid; // @[el2_lsu.scala 491:50] + assign clkdomain_io_lsu_pkt_d_bits_store = lsu_lsc_ctl_io_lsu_pkt_d_bits_store; // @[el2_lsu.scala 491:50] + assign clkdomain_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 492:50] + assign clkdomain_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[el2_lsu.scala 492:50] + assign clkdomain_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 493:50] + assign clkdomain_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 494:50] assign bus_intf_clock = clock; assign bus_intf_reset = reset; - assign bus_intf_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 405:49] - assign bus_intf_io_dec_tlu_external_ldfwd_disable = io_dec_tlu_external_ldfwd_disable; // @[el2_lsu.scala 406:49] - assign bus_intf_io_dec_tlu_wb_coalescing_disable = io_dec_tlu_wb_coalescing_disable; // @[el2_lsu.scala 407:49] - assign bus_intf_io_dec_tlu_sideeffect_posted_disable = io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu.scala 408:49] - assign bus_intf_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 409:49] - assign bus_intf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 410:49] - assign bus_intf_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 411:49] - assign bus_intf_io_lsu_bus_ibuf_c1_clk = clkdomain_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 412:49] - assign bus_intf_io_lsu_bus_obuf_c1_clk = clkdomain_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 413:49] - assign bus_intf_io_lsu_bus_buf_c1_clk = clkdomain_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 414:49] - assign bus_intf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 415:49] - assign bus_intf_io_free_clk = io_free_clk; // @[el2_lsu.scala 416:49] - assign bus_intf_io_lsu_busm_clk = clkdomain_io_lsu_busm_clk; // @[el2_lsu.scala 417:49] - assign bus_intf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 418:49] - assign bus_intf_io_lsu_busreq_m = _T_39 & _T_40; // @[el2_lsu.scala 419:49] - assign bus_intf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 427:49] - assign bus_intf_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 427:49] - assign bus_intf_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 427:49] - assign bus_intf_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 427:49] - assign bus_intf_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 427:49] - assign bus_intf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_pkt_r_bits_unsign = lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 428:49] - assign bus_intf_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 420:49] - assign bus_intf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 421:49] - assign bus_intf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 422:49] - assign bus_intf_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d; // @[el2_lsu.scala 423:49] - assign bus_intf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 424:49] - assign bus_intf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 425:49] - assign bus_intf_io_store_data_r = dccm_ctl_io_store_data_r; // @[el2_lsu.scala 426:49] - assign bus_intf_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[el2_lsu.scala 429:49] - assign bus_intf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 430:49] - assign bus_intf_io_is_sideeffects_m = lsu_lsc_ctl_io_is_sideeffects_m; // @[el2_lsu.scala 431:49] - assign bus_intf_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 432:49] - assign bus_intf_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 433:49] - assign bus_intf_io_lsu_axi_awready = io_lsu_axi_awready; // @[el2_lsu.scala 452:49] - assign bus_intf_io_lsu_axi_wready = io_lsu_axi_wready; // @[el2_lsu.scala 464:49] - assign bus_intf_io_lsu_axi_bvalid = io_lsu_axi_bvalid; // @[el2_lsu.scala 468:49] - assign bus_intf_io_lsu_axi_bresp = io_lsu_axi_bresp; // @[el2_lsu.scala 470:49] - assign bus_intf_io_lsu_axi_bid = io_lsu_axi_bid; // @[el2_lsu.scala 471:49] - assign bus_intf_io_lsu_axi_arready = io_lsu_axi_arready; // @[el2_lsu.scala 473:49] - assign bus_intf_io_lsu_axi_rvalid = io_lsu_axi_rvalid; // @[el2_lsu.scala 484:49] - assign bus_intf_io_lsu_axi_rid = io_lsu_axi_rid; // @[el2_lsu.scala 486:49] - assign bus_intf_io_lsu_axi_rdata = io_lsu_axi_rdata; // @[el2_lsu.scala 487:49] - assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu.scala 490:49] + assign bus_intf_io_scan_mode = io_scan_mode; // @[el2_lsu.scala 498:49] + assign bus_intf_io_dec_tlu_external_ldfwd_disable = io_dec_tlu_external_ldfwd_disable; // @[el2_lsu.scala 499:49] + assign bus_intf_io_dec_tlu_wb_coalescing_disable = io_dec_tlu_wb_coalescing_disable; // @[el2_lsu.scala 500:49] + assign bus_intf_io_dec_tlu_sideeffect_posted_disable = io_dec_tlu_sideeffect_posted_disable; // @[el2_lsu.scala 501:49] + assign bus_intf_io_lsu_c1_m_clk = clkdomain_io_lsu_c1_m_clk; // @[el2_lsu.scala 502:49] + assign bus_intf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[el2_lsu.scala 503:49] + assign bus_intf_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[el2_lsu.scala 504:49] + assign bus_intf_io_lsu_bus_ibuf_c1_clk = clkdomain_io_lsu_bus_ibuf_c1_clk; // @[el2_lsu.scala 505:49] + assign bus_intf_io_lsu_bus_obuf_c1_clk = clkdomain_io_lsu_bus_obuf_c1_clk; // @[el2_lsu.scala 506:49] + assign bus_intf_io_lsu_bus_buf_c1_clk = clkdomain_io_lsu_bus_buf_c1_clk; // @[el2_lsu.scala 507:49] + assign bus_intf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[el2_lsu.scala 508:49] + assign bus_intf_io_free_clk = io_free_clk; // @[el2_lsu.scala 509:49] + assign bus_intf_io_lsu_busm_clk = clkdomain_io_lsu_busm_clk; // @[el2_lsu.scala 510:49] + assign bus_intf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[el2_lsu.scala 511:49] + assign bus_intf_io_lsu_busreq_m = _T_39 & _T_40; // @[el2_lsu.scala 512:49] + assign bus_intf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[el2_lsu.scala 520:49] + assign bus_intf_io_lsu_pkt_m_bits_by = lsu_lsc_ctl_io_lsu_pkt_m_bits_by; // @[el2_lsu.scala 520:49] + assign bus_intf_io_lsu_pkt_m_bits_half = lsu_lsc_ctl_io_lsu_pkt_m_bits_half; // @[el2_lsu.scala 520:49] + assign bus_intf_io_lsu_pkt_m_bits_word = lsu_lsc_ctl_io_lsu_pkt_m_bits_word; // @[el2_lsu.scala 520:49] + assign bus_intf_io_lsu_pkt_m_bits_load = lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[el2_lsu.scala 520:49] + assign bus_intf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_load = lsu_lsc_ctl_io_lsu_pkt_r_bits_load; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_pkt_r_bits_unsign = lsu_lsc_ctl_io_lsu_pkt_r_bits_unsign; // @[el2_lsu.scala 521:49] + assign bus_intf_io_lsu_addr_d = lsu_lsc_ctl_io_lsu_addr_d; // @[el2_lsu.scala 513:49] + assign bus_intf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[el2_lsu.scala 514:49] + assign bus_intf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[el2_lsu.scala 515:49] + assign bus_intf_io_end_addr_d = lsu_lsc_ctl_io_end_addr_d; // @[el2_lsu.scala 516:49] + assign bus_intf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[el2_lsu.scala 517:49] + assign bus_intf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[el2_lsu.scala 518:49] + assign bus_intf_io_store_data_r = dccm_ctl_io_store_data_r; // @[el2_lsu.scala 519:49] + assign bus_intf_io_dec_tlu_force_halt = io_dec_tlu_force_halt; // @[el2_lsu.scala 522:49] + assign bus_intf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[el2_lsu.scala 523:49] + assign bus_intf_io_is_sideeffects_m = lsu_lsc_ctl_io_is_sideeffects_m; // @[el2_lsu.scala 524:49] + assign bus_intf_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[el2_lsu.scala 525:49] + assign bus_intf_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[el2_lsu.scala 526:49] + assign bus_intf_io_axi_wchannel_lsu_axi_awready = io_axi_wchannel_lsu_axi_awready; // @[el2_lsu.scala 544:19] + assign bus_intf_io_axi_wchannel_lsu_axi_wready = io_axi_wchannel_lsu_axi_wready; // @[el2_lsu.scala 544:19] + assign bus_intf_io_axi_wchannel_lsu_axi_bvalid = io_axi_wchannel_lsu_axi_bvalid; // @[el2_lsu.scala 544:19] + assign bus_intf_io_axi_wchannel_lsu_axi_bresp = io_axi_wchannel_lsu_axi_bresp; // @[el2_lsu.scala 544:19] + assign bus_intf_io_axi_wchannel_lsu_axi_bid = io_axi_wchannel_lsu_axi_bid; // @[el2_lsu.scala 544:19] + assign bus_intf_io_axi_rchannel_lsu_axi_arready = io_axi_rchannel_lsu_axi_arready; // @[el2_lsu.scala 566:19] + assign bus_intf_io_axi_rchannel_lsu_axi_rvalid = io_axi_rchannel_lsu_axi_rvalid; // @[el2_lsu.scala 566:19] + assign bus_intf_io_axi_rchannel_lsu_axi_rdata = io_axi_rchannel_lsu_axi_rdata; // @[el2_lsu.scala 566:19] + assign bus_intf_io_axi_rchannel_lsu_axi_rresp = io_axi_rchannel_lsu_axi_rresp; // @[el2_lsu.scala 566:19] + assign bus_intf_io_axi_rchannel_lsu_axi_rid = io_axi_rchannel_lsu_axi_rid; // @[el2_lsu.scala 566:19] + assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[el2_lsu.scala 585:49] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -11833,7 +11844,7 @@ end // initial if (reset) begin dma_mem_tag_m <= 3'h0; end else begin - dma_mem_tag_m <= io_dma_mem_tag; + dma_mem_tag_m <= io_lsu_dma_dma_mem_tag; end end always @(posedge clkdomain_io_lsu_c2_r_clk or posedge reset) begin diff --git a/el2_pic_ctrl.anno.json b/el2_pic_ctrl.anno.json index 2317d16a..3d283038 100644 --- a/el2_pic_ctrl.anno.json +++ b/el2_pic_ctrl.anno.json @@ -1,7 +1,7 @@ [ { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_pic_ctrl|el2_pic_ctrl>io_picm_rd_data", + "sink":"~el2_pic_ctrl|el2_pic_ctrl>io_lsu_pic_picm_rd_data", "sources":[ "~el2_pic_ctrl|el2_pic_ctrl>io_extintsrc_req" ] diff --git a/el2_pic_ctrl.fir b/el2_pic_ctrl.fir index d9540ba8..d759f1d4 100644 --- a/el2_pic_ctrl.fir +++ b/el2_pic_ctrl.fir @@ -123,7 +123,7 @@ circuit el2_pic_ctrl : module el2_pic_ctrl : input clock : Clock input reset : AsyncReset - output io : {flip scan_mode : UInt<1>, flip free_clk : Clock, flip active_clk : Clock, flip clk_override : UInt<1>, flip extintsrc_req : UInt<32>, flip picm_rdaddr : UInt<32>, flip picm_wraddr : UInt<32>, flip picm_wr_data : UInt<32>, flip picm_wren : UInt<1>, flip picm_rden : UInt<1>, flip picm_mken : UInt<1>, flip meicurpl : UInt<4>, flip meipt : UInt<4>, mexintpend : UInt<1>, claimid : UInt<8>, pl : UInt<4>, picm_rd_data : UInt<32>, mhwakeup : UInt<1>} + output io : {flip scan_mode : UInt<1>, flip free_clk : Clock, flip active_clk : Clock, flip clk_override : UInt<1>, flip extintsrc_req : UInt<32>, flip lsu_pic : {picm_wren : UInt<1>, picm_rden : UInt<1>, picm_mken : UInt<1>, picm_rdaddr : UInt<32>, picm_wraddr : UInt<32>, picm_wr_data : UInt<32>, flip picm_rd_data : UInt<32>}, flip meicurpl : UInt<4>, flip meipt : UInt<4>, mexintpend : UInt<1>, claimid : UInt<8>, pl : UInt<4>, mhwakeup : UInt<1>} wire GW_CONFIG : UInt<32> GW_CONFIG <= UInt<1>("h00") @@ -131,113 +131,113 @@ circuit el2_pic_ctrl : intpend_rd_out <= UInt<32>("h00") wire intenable_rd_out : UInt<1> intenable_rd_out <= UInt<1>("h00") - wire intpriority_reg_inv : UInt<4>[32] @[el2_pic_ctl.scala 73:42] + wire intpriority_reg_inv : UInt<4>[32] @[el2_pic_ctl.scala 75:42] wire intpend_reg_extended : UInt<64> intpend_reg_extended <= UInt<64>("h00") wire selected_int_priority : UInt<4> selected_int_priority <= UInt<4>("h00") - wire intpend_w_prior_en : UInt<4>[32] @[el2_pic_ctl.scala 76:42] - wire intpend_id : UInt<8>[32] @[el2_pic_ctl.scala 77:42] - wire levelx_intpend_w_prior_en : UInt<4>[10][4] @[el2_pic_ctl.scala 78:42] - levelx_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - levelx_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 79:158] - wire levelx_intpend_id : UInt<8>[10][4] @[el2_pic_ctl.scala 80:42] - levelx_intpend_id[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - levelx_intpend_id[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:150] - wire l2_intpend_w_prior_en_ff : UInt<4>[8] @[el2_pic_ctl.scala 82:42] - l2_intpend_w_prior_en_ff[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[1] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[2] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[3] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[4] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[5] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[6] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - l2_intpend_w_prior_en_ff[7] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:109] - wire l2_intpend_id_ff : UInt<8>[8] @[el2_pic_ctl.scala 84:42] - l2_intpend_id_ff[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[1] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[2] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[3] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[4] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[5] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[6] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] - l2_intpend_id_ff[7] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:101] + wire intpend_w_prior_en : UInt<4>[32] @[el2_pic_ctl.scala 78:42] + wire intpend_id : UInt<8>[32] @[el2_pic_ctl.scala 79:42] + wire levelx_intpend_w_prior_en : UInt<4>[10][4] @[el2_pic_ctl.scala 80:42] + levelx_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + levelx_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 81:158] + wire levelx_intpend_id : UInt<8>[10][4] @[el2_pic_ctl.scala 82:42] + levelx_intpend_id[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + levelx_intpend_id[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 83:150] + wire l2_intpend_w_prior_en_ff : UInt<4>[8] @[el2_pic_ctl.scala 84:42] + l2_intpend_w_prior_en_ff[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[1] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[2] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[3] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[4] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[5] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[6] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + l2_intpend_w_prior_en_ff[7] <= UInt<1>("h00") @[el2_pic_ctl.scala 85:109] + wire l2_intpend_id_ff : UInt<8>[8] @[el2_pic_ctl.scala 86:42] + l2_intpend_id_ff[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[1] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[2] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[3] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[4] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[5] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[6] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] + l2_intpend_id_ff[7] <= UInt<1>("h00") @[el2_pic_ctl.scala 87:101] wire config_reg : UInt<1> config_reg <= UInt<1>("h00") wire intpriord : UInt<1> @@ -262,3268 +262,3268 @@ circuit el2_pic_ctrl : picm_mken_ff <= UInt<1>("h00") wire claimid_in : UInt<8> claimid_in <= UInt<8>("h00") - wire pic_raddr_c1_clk : Clock @[el2_pic_ctl.scala 101:42] - wire pic_data_c1_clk : Clock @[el2_pic_ctl.scala 102:42] - wire pic_pri_c1_clk : Clock @[el2_pic_ctl.scala 103:42] - wire pic_int_c1_clk : Clock @[el2_pic_ctl.scala 104:42] - wire gw_config_c1_clk : Clock @[el2_pic_ctl.scala 105:42] - reg _T : UInt, pic_raddr_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 107:56] - _T <= io.picm_rdaddr @[el2_pic_ctl.scala 107:56] - picm_raddr_ff <= _T @[el2_pic_ctl.scala 107:46] - reg _T_1 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 108:57] - _T_1 <= io.picm_wraddr @[el2_pic_ctl.scala 108:57] - picm_waddr_ff <= _T_1 @[el2_pic_ctl.scala 108:46] - reg _T_2 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 109:55] - _T_2 <= io.picm_wren @[el2_pic_ctl.scala 109:55] - picm_wren_ff <= _T_2 @[el2_pic_ctl.scala 109:45] - reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 110:55] - _T_3 <= io.picm_rden @[el2_pic_ctl.scala 110:55] - picm_rden_ff <= _T_3 @[el2_pic_ctl.scala 110:45] - reg _T_4 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 111:55] - _T_4 <= io.picm_mken @[el2_pic_ctl.scala 111:55] - picm_mken_ff <= _T_4 @[el2_pic_ctl.scala 111:45] - reg _T_5 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 112:58] - _T_5 <= io.picm_wr_data @[el2_pic_ctl.scala 112:58] - picm_wr_data_ff <= _T_5 @[el2_pic_ctl.scala 112:48] - node _T_6 = xor(picm_raddr_ff, UInt<32>("h0f00c2000")) @[el2_pic_ctl.scala 114:59] - node temp_raddr_intenable_base_match = not(_T_6) @[el2_pic_ctl.scala 114:43] - node _T_7 = bits(temp_raddr_intenable_base_match, 31, 7) @[el2_pic_ctl.scala 115:71] - node raddr_intenable_base_match = andr(_T_7) @[el2_pic_ctl.scala 115:89] - node _T_8 = bits(picm_raddr_ff, 31, 7) @[el2_pic_ctl.scala 117:53] - node raddr_intpriority_base_match = eq(_T_8, UInt<25>("h01e01800")) @[el2_pic_ctl.scala 117:71] - node _T_9 = bits(picm_raddr_ff, 31, 7) @[el2_pic_ctl.scala 118:53] - node raddr_config_gw_base_match = eq(_T_9, UInt<25>("h01e01880")) @[el2_pic_ctl.scala 118:71] - node _T_10 = bits(picm_raddr_ff, 31, 0) @[el2_pic_ctl.scala 119:53] - node raddr_config_pic_match = eq(_T_10, UInt<32>("h0f00c3000")) @[el2_pic_ctl.scala 119:71] - node _T_11 = bits(picm_raddr_ff, 31, 6) @[el2_pic_ctl.scala 120:53] - node addr_intpend_base_match = eq(_T_11, UInt<26>("h03c03040")) @[el2_pic_ctl.scala 120:71] - node _T_12 = bits(picm_waddr_ff, 31, 0) @[el2_pic_ctl.scala 122:53] - node waddr_config_pic_match = eq(_T_12, UInt<32>("h0f00c3000")) @[el2_pic_ctl.scala 122:71] - node _T_13 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 123:53] - node addr_clear_gw_base_match = eq(_T_13, UInt<25>("h01e018a0")) @[el2_pic_ctl.scala 123:71] - node _T_14 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 124:53] - node waddr_intpriority_base_match = eq(_T_14, UInt<25>("h01e01800")) @[el2_pic_ctl.scala 124:71] - node _T_15 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 125:53] - node waddr_intenable_base_match = eq(_T_15, UInt<25>("h01e01840")) @[el2_pic_ctl.scala 125:71] - node _T_16 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 126:53] - node waddr_config_gw_base_match = eq(_T_16, UInt<25>("h01e01880")) @[el2_pic_ctl.scala 126:71] - node _T_17 = and(picm_rden_ff, picm_wren_ff) @[el2_pic_ctl.scala 127:53] - node _T_18 = eq(picm_raddr_ff, picm_waddr_ff) @[el2_pic_ctl.scala 127:86] - node picm_bypass_ff = and(_T_17, _T_18) @[el2_pic_ctl.scala 127:68] - node _T_19 = or(io.picm_mken, io.picm_rden) @[el2_pic_ctl.scala 131:42] - node pic_raddr_c1_clken = or(_T_19, io.clk_override) @[el2_pic_ctl.scala 131:57] - node pic_data_c1_clken = or(io.picm_wren, io.clk_override) @[el2_pic_ctl.scala 132:42] - node _T_20 = and(waddr_intpriority_base_match, picm_wren_ff) @[el2_pic_ctl.scala 133:59] - node _T_21 = and(raddr_intpriority_base_match, picm_rden_ff) @[el2_pic_ctl.scala 133:108] - node _T_22 = or(_T_20, _T_21) @[el2_pic_ctl.scala 133:76] - node pic_pri_c1_clken = or(_T_22, io.clk_override) @[el2_pic_ctl.scala 133:124] - node _T_23 = and(waddr_intenable_base_match, picm_wren_ff) @[el2_pic_ctl.scala 134:57] - node _T_24 = and(raddr_intenable_base_match, picm_rden_ff) @[el2_pic_ctl.scala 134:104] - node _T_25 = or(_T_23, _T_24) @[el2_pic_ctl.scala 134:74] - node pic_int_c1_clken = or(_T_25, io.clk_override) @[el2_pic_ctl.scala 134:120] - node _T_26 = and(waddr_config_gw_base_match, picm_wren_ff) @[el2_pic_ctl.scala 135:59] - node _T_27 = and(raddr_config_gw_base_match, picm_rden_ff) @[el2_pic_ctl.scala 135:108] - node _T_28 = or(_T_26, _T_27) @[el2_pic_ctl.scala 135:76] - node gw_config_c1_clken = or(_T_28, io.clk_override) @[el2_pic_ctl.scala 135:124] + wire pic_raddr_c1_clk : Clock @[el2_pic_ctl.scala 103:42] + wire pic_data_c1_clk : Clock @[el2_pic_ctl.scala 104:42] + wire pic_pri_c1_clk : Clock @[el2_pic_ctl.scala 105:42] + wire pic_int_c1_clk : Clock @[el2_pic_ctl.scala 106:42] + wire gw_config_c1_clk : Clock @[el2_pic_ctl.scala 107:42] + reg _T : UInt, pic_raddr_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 109:56] + _T <= io.lsu_pic.picm_rdaddr @[el2_pic_ctl.scala 109:56] + picm_raddr_ff <= _T @[el2_pic_ctl.scala 109:46] + reg _T_1 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 110:57] + _T_1 <= io.lsu_pic.picm_wraddr @[el2_pic_ctl.scala 110:57] + picm_waddr_ff <= _T_1 @[el2_pic_ctl.scala 110:46] + reg _T_2 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 111:55] + _T_2 <= io.lsu_pic.picm_wren @[el2_pic_ctl.scala 111:55] + picm_wren_ff <= _T_2 @[el2_pic_ctl.scala 111:45] + reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 112:55] + _T_3 <= io.lsu_pic.picm_rden @[el2_pic_ctl.scala 112:55] + picm_rden_ff <= _T_3 @[el2_pic_ctl.scala 112:45] + reg _T_4 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 113:55] + _T_4 <= io.lsu_pic.picm_mken @[el2_pic_ctl.scala 113:55] + picm_mken_ff <= _T_4 @[el2_pic_ctl.scala 113:45] + reg _T_5 : UInt, pic_data_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 114:58] + _T_5 <= io.lsu_pic.picm_wr_data @[el2_pic_ctl.scala 114:58] + picm_wr_data_ff <= _T_5 @[el2_pic_ctl.scala 114:48] + node _T_6 = xor(picm_raddr_ff, UInt<32>("h0f00c2000")) @[el2_pic_ctl.scala 116:59] + node temp_raddr_intenable_base_match = not(_T_6) @[el2_pic_ctl.scala 116:43] + node _T_7 = bits(temp_raddr_intenable_base_match, 31, 7) @[el2_pic_ctl.scala 117:71] + node raddr_intenable_base_match = andr(_T_7) @[el2_pic_ctl.scala 117:89] + node _T_8 = bits(picm_raddr_ff, 31, 7) @[el2_pic_ctl.scala 119:53] + node raddr_intpriority_base_match = eq(_T_8, UInt<25>("h01e01800")) @[el2_pic_ctl.scala 119:71] + node _T_9 = bits(picm_raddr_ff, 31, 7) @[el2_pic_ctl.scala 120:53] + node raddr_config_gw_base_match = eq(_T_9, UInt<25>("h01e01880")) @[el2_pic_ctl.scala 120:71] + node _T_10 = bits(picm_raddr_ff, 31, 0) @[el2_pic_ctl.scala 121:53] + node raddr_config_pic_match = eq(_T_10, UInt<32>("h0f00c3000")) @[el2_pic_ctl.scala 121:71] + node _T_11 = bits(picm_raddr_ff, 31, 6) @[el2_pic_ctl.scala 122:53] + node addr_intpend_base_match = eq(_T_11, UInt<26>("h03c03040")) @[el2_pic_ctl.scala 122:71] + node _T_12 = bits(picm_waddr_ff, 31, 0) @[el2_pic_ctl.scala 124:53] + node waddr_config_pic_match = eq(_T_12, UInt<32>("h0f00c3000")) @[el2_pic_ctl.scala 124:71] + node _T_13 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 125:53] + node addr_clear_gw_base_match = eq(_T_13, UInt<25>("h01e018a0")) @[el2_pic_ctl.scala 125:71] + node _T_14 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 126:53] + node waddr_intpriority_base_match = eq(_T_14, UInt<25>("h01e01800")) @[el2_pic_ctl.scala 126:71] + node _T_15 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 127:53] + node waddr_intenable_base_match = eq(_T_15, UInt<25>("h01e01840")) @[el2_pic_ctl.scala 127:71] + node _T_16 = bits(picm_waddr_ff, 31, 7) @[el2_pic_ctl.scala 128:53] + node waddr_config_gw_base_match = eq(_T_16, UInt<25>("h01e01880")) @[el2_pic_ctl.scala 128:71] + node _T_17 = and(picm_rden_ff, picm_wren_ff) @[el2_pic_ctl.scala 129:53] + node _T_18 = eq(picm_raddr_ff, picm_waddr_ff) @[el2_pic_ctl.scala 129:86] + node picm_bypass_ff = and(_T_17, _T_18) @[el2_pic_ctl.scala 129:68] + node _T_19 = or(io.lsu_pic.picm_mken, io.lsu_pic.picm_rden) @[el2_pic_ctl.scala 133:50] + node pic_raddr_c1_clken = or(_T_19, io.clk_override) @[el2_pic_ctl.scala 133:73] + node pic_data_c1_clken = or(io.lsu_pic.picm_wren, io.clk_override) @[el2_pic_ctl.scala 134:50] + node _T_20 = and(waddr_intpriority_base_match, picm_wren_ff) @[el2_pic_ctl.scala 135:59] + node _T_21 = and(raddr_intpriority_base_match, picm_rden_ff) @[el2_pic_ctl.scala 135:108] + node _T_22 = or(_T_20, _T_21) @[el2_pic_ctl.scala 135:76] + node pic_pri_c1_clken = or(_T_22, io.clk_override) @[el2_pic_ctl.scala 135:124] + node _T_23 = and(waddr_intenable_base_match, picm_wren_ff) @[el2_pic_ctl.scala 136:57] + node _T_24 = and(raddr_intenable_base_match, picm_rden_ff) @[el2_pic_ctl.scala 136:104] + node _T_25 = or(_T_23, _T_24) @[el2_pic_ctl.scala 136:74] + node pic_int_c1_clken = or(_T_25, io.clk_override) @[el2_pic_ctl.scala 136:120] + node _T_26 = and(waddr_config_gw_base_match, picm_wren_ff) @[el2_pic_ctl.scala 137:59] + node _T_27 = and(raddr_config_gw_base_match, picm_rden_ff) @[el2_pic_ctl.scala 137:108] + node _T_28 = or(_T_26, _T_27) @[el2_pic_ctl.scala 137:76] + node gw_config_c1_clken = or(_T_28, io.clk_override) @[el2_pic_ctl.scala 137:124] inst rvclkhdr of rvclkhdr @[el2_lib.scala 483:22] rvclkhdr.clock <= clock rvclkhdr.reset <= reset rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr.io.en <= pic_raddr_c1_clken @[el2_lib.scala 485:16] rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - pic_raddr_c1_clk <= rvclkhdr.io.l1clk @[el2_pic_ctl.scala 138:21] + pic_raddr_c1_clk <= rvclkhdr.io.l1clk @[el2_pic_ctl.scala 140:21] inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 483:22] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset rvclkhdr_1.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_1.io.en <= pic_data_c1_clken @[el2_lib.scala 485:16] rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - pic_data_c1_clk <= rvclkhdr_1.io.l1clk @[el2_pic_ctl.scala 139:21] - node _T_29 = bits(pic_pri_c1_clken, 0, 0) @[el2_pic_ctl.scala 140:56] + pic_data_c1_clk <= rvclkhdr_1.io.l1clk @[el2_pic_ctl.scala 141:21] + node _T_29 = bits(pic_pri_c1_clken, 0, 0) @[el2_pic_ctl.scala 142:56] inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 483:22] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset rvclkhdr_2.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_2.io.en <= _T_29 @[el2_lib.scala 485:16] rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - pic_pri_c1_clk <= rvclkhdr_2.io.l1clk @[el2_pic_ctl.scala 140:21] - node _T_30 = bits(pic_int_c1_clken, 0, 0) @[el2_pic_ctl.scala 141:56] + pic_pri_c1_clk <= rvclkhdr_2.io.l1clk @[el2_pic_ctl.scala 142:21] + node _T_30 = bits(pic_int_c1_clken, 0, 0) @[el2_pic_ctl.scala 143:56] inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 483:22] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_3.io.en <= _T_30 @[el2_lib.scala 485:16] rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - pic_int_c1_clk <= rvclkhdr_3.io.l1clk @[el2_pic_ctl.scala 141:21] - node _T_31 = bits(gw_config_c1_clken, 0, 0) @[el2_pic_ctl.scala 142:58] + pic_int_c1_clk <= rvclkhdr_3.io.l1clk @[el2_pic_ctl.scala 143:21] + node _T_31 = bits(gw_config_c1_clken, 0, 0) @[el2_pic_ctl.scala 144:58] inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 483:22] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset rvclkhdr_4.io.clk <= clock @[el2_lib.scala 484:17] rvclkhdr_4.io.en <= _T_31 @[el2_lib.scala 485:16] rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23] - gw_config_c1_clk <= rvclkhdr_4.io.l1clk @[el2_pic_ctl.scala 142:21] - node _T_32 = bits(io.extintsrc_req, 31, 1) @[el2_pic_ctl.scala 145:58] + gw_config_c1_clk <= rvclkhdr_4.io.l1clk @[el2_pic_ctl.scala 144:21] + node _T_32 = bits(io.extintsrc_req, 31, 1) @[el2_pic_ctl.scala 147:58] reg _T_33 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 177:81] _T_33 <= _T_32 @[el2_lib.scala 177:81] reg _T_34 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 177:58] _T_34 <= _T_33 @[el2_lib.scala 177:58] - node _T_35 = bits(io.extintsrc_req, 0, 0) @[el2_pic_ctl.scala 145:113] + node _T_35 = bits(io.extintsrc_req, 0, 0) @[el2_pic_ctl.scala 147:113] node extintsrc_req_sync = cat(_T_34, _T_35) @[Cat.scala 29:58] - node _T_36 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_37 = eq(_T_36, UInt<1>("h01")) @[el2_pic_ctl.scala 147:139] - node _T_38 = and(waddr_intpriority_base_match, _T_37) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_1 = and(_T_38, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_39 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_40 = eq(_T_39, UInt<2>("h02")) @[el2_pic_ctl.scala 147:139] - node _T_41 = and(waddr_intpriority_base_match, _T_40) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_2 = and(_T_41, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_42 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_43 = eq(_T_42, UInt<2>("h03")) @[el2_pic_ctl.scala 147:139] - node _T_44 = and(waddr_intpriority_base_match, _T_43) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_3 = and(_T_44, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_45 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_46 = eq(_T_45, UInt<3>("h04")) @[el2_pic_ctl.scala 147:139] - node _T_47 = and(waddr_intpriority_base_match, _T_46) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_4 = and(_T_47, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_48 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_49 = eq(_T_48, UInt<3>("h05")) @[el2_pic_ctl.scala 147:139] - node _T_50 = and(waddr_intpriority_base_match, _T_49) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_5 = and(_T_50, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_51 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_52 = eq(_T_51, UInt<3>("h06")) @[el2_pic_ctl.scala 147:139] - node _T_53 = and(waddr_intpriority_base_match, _T_52) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_6 = and(_T_53, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_54 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_55 = eq(_T_54, UInt<3>("h07")) @[el2_pic_ctl.scala 147:139] - node _T_56 = and(waddr_intpriority_base_match, _T_55) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_7 = and(_T_56, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_57 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_58 = eq(_T_57, UInt<4>("h08")) @[el2_pic_ctl.scala 147:139] - node _T_59 = and(waddr_intpriority_base_match, _T_58) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_8 = and(_T_59, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_60 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_61 = eq(_T_60, UInt<4>("h09")) @[el2_pic_ctl.scala 147:139] - node _T_62 = and(waddr_intpriority_base_match, _T_61) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_9 = and(_T_62, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_63 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_64 = eq(_T_63, UInt<4>("h0a")) @[el2_pic_ctl.scala 147:139] - node _T_65 = and(waddr_intpriority_base_match, _T_64) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_10 = and(_T_65, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_66 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_67 = eq(_T_66, UInt<4>("h0b")) @[el2_pic_ctl.scala 147:139] - node _T_68 = and(waddr_intpriority_base_match, _T_67) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_11 = and(_T_68, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_69 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_70 = eq(_T_69, UInt<4>("h0c")) @[el2_pic_ctl.scala 147:139] - node _T_71 = and(waddr_intpriority_base_match, _T_70) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_12 = and(_T_71, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_72 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_73 = eq(_T_72, UInt<4>("h0d")) @[el2_pic_ctl.scala 147:139] - node _T_74 = and(waddr_intpriority_base_match, _T_73) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_13 = and(_T_74, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_75 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_76 = eq(_T_75, UInt<4>("h0e")) @[el2_pic_ctl.scala 147:139] - node _T_77 = and(waddr_intpriority_base_match, _T_76) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_14 = and(_T_77, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_78 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_79 = eq(_T_78, UInt<4>("h0f")) @[el2_pic_ctl.scala 147:139] - node _T_80 = and(waddr_intpriority_base_match, _T_79) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_15 = and(_T_80, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_81 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_82 = eq(_T_81, UInt<5>("h010")) @[el2_pic_ctl.scala 147:139] - node _T_83 = and(waddr_intpriority_base_match, _T_82) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_16 = and(_T_83, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_84 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_85 = eq(_T_84, UInt<5>("h011")) @[el2_pic_ctl.scala 147:139] - node _T_86 = and(waddr_intpriority_base_match, _T_85) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_17 = and(_T_86, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_87 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_88 = eq(_T_87, UInt<5>("h012")) @[el2_pic_ctl.scala 147:139] - node _T_89 = and(waddr_intpriority_base_match, _T_88) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_18 = and(_T_89, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_90 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_91 = eq(_T_90, UInt<5>("h013")) @[el2_pic_ctl.scala 147:139] - node _T_92 = and(waddr_intpriority_base_match, _T_91) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_19 = and(_T_92, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_93 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_94 = eq(_T_93, UInt<5>("h014")) @[el2_pic_ctl.scala 147:139] - node _T_95 = and(waddr_intpriority_base_match, _T_94) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_20 = and(_T_95, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_96 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_97 = eq(_T_96, UInt<5>("h015")) @[el2_pic_ctl.scala 147:139] - node _T_98 = and(waddr_intpriority_base_match, _T_97) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_21 = and(_T_98, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_99 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_100 = eq(_T_99, UInt<5>("h016")) @[el2_pic_ctl.scala 147:139] - node _T_101 = and(waddr_intpriority_base_match, _T_100) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_22 = and(_T_101, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_102 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_103 = eq(_T_102, UInt<5>("h017")) @[el2_pic_ctl.scala 147:139] - node _T_104 = and(waddr_intpriority_base_match, _T_103) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_23 = and(_T_104, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_105 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_106 = eq(_T_105, UInt<5>("h018")) @[el2_pic_ctl.scala 147:139] - node _T_107 = and(waddr_intpriority_base_match, _T_106) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_24 = and(_T_107, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_108 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_109 = eq(_T_108, UInt<5>("h019")) @[el2_pic_ctl.scala 147:139] - node _T_110 = and(waddr_intpriority_base_match, _T_109) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_25 = and(_T_110, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_111 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_112 = eq(_T_111, UInt<5>("h01a")) @[el2_pic_ctl.scala 147:139] - node _T_113 = and(waddr_intpriority_base_match, _T_112) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_26 = and(_T_113, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_114 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_115 = eq(_T_114, UInt<5>("h01b")) @[el2_pic_ctl.scala 147:139] - node _T_116 = and(waddr_intpriority_base_match, _T_115) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_27 = and(_T_116, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_117 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_118 = eq(_T_117, UInt<5>("h01c")) @[el2_pic_ctl.scala 147:139] - node _T_119 = and(waddr_intpriority_base_match, _T_118) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_28 = and(_T_119, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_120 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_121 = eq(_T_120, UInt<5>("h01d")) @[el2_pic_ctl.scala 147:139] - node _T_122 = and(waddr_intpriority_base_match, _T_121) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_29 = and(_T_122, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_123 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_124 = eq(_T_123, UInt<5>("h01e")) @[el2_pic_ctl.scala 147:139] - node _T_125 = and(waddr_intpriority_base_match, _T_124) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_30 = and(_T_125, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_126 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 147:122] - node _T_127 = eq(_T_126, UInt<5>("h01f")) @[el2_pic_ctl.scala 147:139] - node _T_128 = and(waddr_intpriority_base_match, _T_127) @[el2_pic_ctl.scala 147:106] - node intpriority_reg_we_31 = and(_T_128, picm_wren_ff) @[el2_pic_ctl.scala 147:153] - node _T_129 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_130 = eq(_T_129, UInt<1>("h01")) @[el2_pic_ctl.scala 148:139] - node _T_131 = and(raddr_intpriority_base_match, _T_130) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_1 = and(_T_131, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_132 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_133 = eq(_T_132, UInt<2>("h02")) @[el2_pic_ctl.scala 148:139] - node _T_134 = and(raddr_intpriority_base_match, _T_133) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_2 = and(_T_134, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_135 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_136 = eq(_T_135, UInt<2>("h03")) @[el2_pic_ctl.scala 148:139] - node _T_137 = and(raddr_intpriority_base_match, _T_136) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_3 = and(_T_137, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_138 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_139 = eq(_T_138, UInt<3>("h04")) @[el2_pic_ctl.scala 148:139] - node _T_140 = and(raddr_intpriority_base_match, _T_139) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_4 = and(_T_140, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_141 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_142 = eq(_T_141, UInt<3>("h05")) @[el2_pic_ctl.scala 148:139] - node _T_143 = and(raddr_intpriority_base_match, _T_142) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_5 = and(_T_143, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_144 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_145 = eq(_T_144, UInt<3>("h06")) @[el2_pic_ctl.scala 148:139] - node _T_146 = and(raddr_intpriority_base_match, _T_145) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_6 = and(_T_146, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_147 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_148 = eq(_T_147, UInt<3>("h07")) @[el2_pic_ctl.scala 148:139] - node _T_149 = and(raddr_intpriority_base_match, _T_148) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_7 = and(_T_149, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_150 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_151 = eq(_T_150, UInt<4>("h08")) @[el2_pic_ctl.scala 148:139] - node _T_152 = and(raddr_intpriority_base_match, _T_151) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_8 = and(_T_152, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_153 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_154 = eq(_T_153, UInt<4>("h09")) @[el2_pic_ctl.scala 148:139] - node _T_155 = and(raddr_intpriority_base_match, _T_154) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_9 = and(_T_155, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_156 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_157 = eq(_T_156, UInt<4>("h0a")) @[el2_pic_ctl.scala 148:139] - node _T_158 = and(raddr_intpriority_base_match, _T_157) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_10 = and(_T_158, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_159 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_160 = eq(_T_159, UInt<4>("h0b")) @[el2_pic_ctl.scala 148:139] - node _T_161 = and(raddr_intpriority_base_match, _T_160) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_11 = and(_T_161, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_162 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_163 = eq(_T_162, UInt<4>("h0c")) @[el2_pic_ctl.scala 148:139] - node _T_164 = and(raddr_intpriority_base_match, _T_163) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_12 = and(_T_164, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_165 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_166 = eq(_T_165, UInt<4>("h0d")) @[el2_pic_ctl.scala 148:139] - node _T_167 = and(raddr_intpriority_base_match, _T_166) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_13 = and(_T_167, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_168 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_169 = eq(_T_168, UInt<4>("h0e")) @[el2_pic_ctl.scala 148:139] - node _T_170 = and(raddr_intpriority_base_match, _T_169) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_14 = and(_T_170, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_171 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_172 = eq(_T_171, UInt<4>("h0f")) @[el2_pic_ctl.scala 148:139] - node _T_173 = and(raddr_intpriority_base_match, _T_172) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_15 = and(_T_173, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_174 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_175 = eq(_T_174, UInt<5>("h010")) @[el2_pic_ctl.scala 148:139] - node _T_176 = and(raddr_intpriority_base_match, _T_175) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_16 = and(_T_176, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_177 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_178 = eq(_T_177, UInt<5>("h011")) @[el2_pic_ctl.scala 148:139] - node _T_179 = and(raddr_intpriority_base_match, _T_178) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_17 = and(_T_179, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_180 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_181 = eq(_T_180, UInt<5>("h012")) @[el2_pic_ctl.scala 148:139] - node _T_182 = and(raddr_intpriority_base_match, _T_181) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_18 = and(_T_182, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_183 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_184 = eq(_T_183, UInt<5>("h013")) @[el2_pic_ctl.scala 148:139] - node _T_185 = and(raddr_intpriority_base_match, _T_184) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_19 = and(_T_185, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_186 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_187 = eq(_T_186, UInt<5>("h014")) @[el2_pic_ctl.scala 148:139] - node _T_188 = and(raddr_intpriority_base_match, _T_187) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_20 = and(_T_188, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_189 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_190 = eq(_T_189, UInt<5>("h015")) @[el2_pic_ctl.scala 148:139] - node _T_191 = and(raddr_intpriority_base_match, _T_190) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_21 = and(_T_191, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_192 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_193 = eq(_T_192, UInt<5>("h016")) @[el2_pic_ctl.scala 148:139] - node _T_194 = and(raddr_intpriority_base_match, _T_193) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_22 = and(_T_194, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_195 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_196 = eq(_T_195, UInt<5>("h017")) @[el2_pic_ctl.scala 148:139] - node _T_197 = and(raddr_intpriority_base_match, _T_196) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_23 = and(_T_197, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_198 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_199 = eq(_T_198, UInt<5>("h018")) @[el2_pic_ctl.scala 148:139] - node _T_200 = and(raddr_intpriority_base_match, _T_199) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_24 = and(_T_200, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_201 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_202 = eq(_T_201, UInt<5>("h019")) @[el2_pic_ctl.scala 148:139] - node _T_203 = and(raddr_intpriority_base_match, _T_202) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_25 = and(_T_203, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_204 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_205 = eq(_T_204, UInt<5>("h01a")) @[el2_pic_ctl.scala 148:139] - node _T_206 = and(raddr_intpriority_base_match, _T_205) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_26 = and(_T_206, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_207 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_208 = eq(_T_207, UInt<5>("h01b")) @[el2_pic_ctl.scala 148:139] - node _T_209 = and(raddr_intpriority_base_match, _T_208) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_27 = and(_T_209, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_210 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_211 = eq(_T_210, UInt<5>("h01c")) @[el2_pic_ctl.scala 148:139] - node _T_212 = and(raddr_intpriority_base_match, _T_211) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_28 = and(_T_212, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_213 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_214 = eq(_T_213, UInt<5>("h01d")) @[el2_pic_ctl.scala 148:139] - node _T_215 = and(raddr_intpriority_base_match, _T_214) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_29 = and(_T_215, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_216 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_217 = eq(_T_216, UInt<5>("h01e")) @[el2_pic_ctl.scala 148:139] - node _T_218 = and(raddr_intpriority_base_match, _T_217) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_30 = and(_T_218, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_219 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 148:122] - node _T_220 = eq(_T_219, UInt<5>("h01f")) @[el2_pic_ctl.scala 148:139] - node _T_221 = and(raddr_intpriority_base_match, _T_220) @[el2_pic_ctl.scala 148:106] - node intpriority_reg_re_31 = and(_T_221, picm_rden_ff) @[el2_pic_ctl.scala 148:153] - node _T_222 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_223 = eq(_T_222, UInt<1>("h01")) @[el2_pic_ctl.scala 149:139] - node _T_224 = and(waddr_intenable_base_match, _T_223) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_1 = and(_T_224, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_225 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_226 = eq(_T_225, UInt<2>("h02")) @[el2_pic_ctl.scala 149:139] - node _T_227 = and(waddr_intenable_base_match, _T_226) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_2 = and(_T_227, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_228 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_229 = eq(_T_228, UInt<2>("h03")) @[el2_pic_ctl.scala 149:139] - node _T_230 = and(waddr_intenable_base_match, _T_229) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_3 = and(_T_230, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_231 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_232 = eq(_T_231, UInt<3>("h04")) @[el2_pic_ctl.scala 149:139] - node _T_233 = and(waddr_intenable_base_match, _T_232) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_4 = and(_T_233, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_234 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_235 = eq(_T_234, UInt<3>("h05")) @[el2_pic_ctl.scala 149:139] - node _T_236 = and(waddr_intenable_base_match, _T_235) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_5 = and(_T_236, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_237 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_238 = eq(_T_237, UInt<3>("h06")) @[el2_pic_ctl.scala 149:139] - node _T_239 = and(waddr_intenable_base_match, _T_238) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_6 = and(_T_239, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_240 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_241 = eq(_T_240, UInt<3>("h07")) @[el2_pic_ctl.scala 149:139] - node _T_242 = and(waddr_intenable_base_match, _T_241) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_7 = and(_T_242, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_243 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_244 = eq(_T_243, UInt<4>("h08")) @[el2_pic_ctl.scala 149:139] - node _T_245 = and(waddr_intenable_base_match, _T_244) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_8 = and(_T_245, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_246 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_247 = eq(_T_246, UInt<4>("h09")) @[el2_pic_ctl.scala 149:139] - node _T_248 = and(waddr_intenable_base_match, _T_247) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_9 = and(_T_248, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_249 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_250 = eq(_T_249, UInt<4>("h0a")) @[el2_pic_ctl.scala 149:139] - node _T_251 = and(waddr_intenable_base_match, _T_250) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_10 = and(_T_251, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_252 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_253 = eq(_T_252, UInt<4>("h0b")) @[el2_pic_ctl.scala 149:139] - node _T_254 = and(waddr_intenable_base_match, _T_253) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_11 = and(_T_254, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_255 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_256 = eq(_T_255, UInt<4>("h0c")) @[el2_pic_ctl.scala 149:139] - node _T_257 = and(waddr_intenable_base_match, _T_256) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_12 = and(_T_257, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_258 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_259 = eq(_T_258, UInt<4>("h0d")) @[el2_pic_ctl.scala 149:139] - node _T_260 = and(waddr_intenable_base_match, _T_259) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_13 = and(_T_260, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_261 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_262 = eq(_T_261, UInt<4>("h0e")) @[el2_pic_ctl.scala 149:139] - node _T_263 = and(waddr_intenable_base_match, _T_262) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_14 = and(_T_263, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_264 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_265 = eq(_T_264, UInt<4>("h0f")) @[el2_pic_ctl.scala 149:139] - node _T_266 = and(waddr_intenable_base_match, _T_265) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_15 = and(_T_266, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_267 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_268 = eq(_T_267, UInt<5>("h010")) @[el2_pic_ctl.scala 149:139] - node _T_269 = and(waddr_intenable_base_match, _T_268) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_16 = and(_T_269, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_270 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_271 = eq(_T_270, UInt<5>("h011")) @[el2_pic_ctl.scala 149:139] - node _T_272 = and(waddr_intenable_base_match, _T_271) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_17 = and(_T_272, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_273 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_274 = eq(_T_273, UInt<5>("h012")) @[el2_pic_ctl.scala 149:139] - node _T_275 = and(waddr_intenable_base_match, _T_274) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_18 = and(_T_275, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_276 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_277 = eq(_T_276, UInt<5>("h013")) @[el2_pic_ctl.scala 149:139] - node _T_278 = and(waddr_intenable_base_match, _T_277) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_19 = and(_T_278, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_279 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_280 = eq(_T_279, UInt<5>("h014")) @[el2_pic_ctl.scala 149:139] - node _T_281 = and(waddr_intenable_base_match, _T_280) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_20 = and(_T_281, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_282 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_283 = eq(_T_282, UInt<5>("h015")) @[el2_pic_ctl.scala 149:139] - node _T_284 = and(waddr_intenable_base_match, _T_283) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_21 = and(_T_284, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_285 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_286 = eq(_T_285, UInt<5>("h016")) @[el2_pic_ctl.scala 149:139] - node _T_287 = and(waddr_intenable_base_match, _T_286) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_22 = and(_T_287, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_288 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_289 = eq(_T_288, UInt<5>("h017")) @[el2_pic_ctl.scala 149:139] - node _T_290 = and(waddr_intenable_base_match, _T_289) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_23 = and(_T_290, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_291 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_292 = eq(_T_291, UInt<5>("h018")) @[el2_pic_ctl.scala 149:139] - node _T_293 = and(waddr_intenable_base_match, _T_292) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_24 = and(_T_293, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_294 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_295 = eq(_T_294, UInt<5>("h019")) @[el2_pic_ctl.scala 149:139] - node _T_296 = and(waddr_intenable_base_match, _T_295) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_25 = and(_T_296, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_297 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_298 = eq(_T_297, UInt<5>("h01a")) @[el2_pic_ctl.scala 149:139] - node _T_299 = and(waddr_intenable_base_match, _T_298) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_26 = and(_T_299, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_300 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_301 = eq(_T_300, UInt<5>("h01b")) @[el2_pic_ctl.scala 149:139] - node _T_302 = and(waddr_intenable_base_match, _T_301) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_27 = and(_T_302, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_303 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_304 = eq(_T_303, UInt<5>("h01c")) @[el2_pic_ctl.scala 149:139] - node _T_305 = and(waddr_intenable_base_match, _T_304) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_28 = and(_T_305, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_306 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_307 = eq(_T_306, UInt<5>("h01d")) @[el2_pic_ctl.scala 149:139] - node _T_308 = and(waddr_intenable_base_match, _T_307) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_29 = and(_T_308, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_309 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_310 = eq(_T_309, UInt<5>("h01e")) @[el2_pic_ctl.scala 149:139] - node _T_311 = and(waddr_intenable_base_match, _T_310) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_30 = and(_T_311, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_312 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] - node _T_313 = eq(_T_312, UInt<5>("h01f")) @[el2_pic_ctl.scala 149:139] - node _T_314 = and(waddr_intenable_base_match, _T_313) @[el2_pic_ctl.scala 149:106] - node intenable_reg_we_31 = and(_T_314, picm_wren_ff) @[el2_pic_ctl.scala 149:153] - node _T_315 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_316 = eq(_T_315, UInt<1>("h01")) @[el2_pic_ctl.scala 150:139] - node _T_317 = and(raddr_intenable_base_match, _T_316) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_1 = and(_T_317, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_318 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_319 = eq(_T_318, UInt<2>("h02")) @[el2_pic_ctl.scala 150:139] - node _T_320 = and(raddr_intenable_base_match, _T_319) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_2 = and(_T_320, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_321 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_322 = eq(_T_321, UInt<2>("h03")) @[el2_pic_ctl.scala 150:139] - node _T_323 = and(raddr_intenable_base_match, _T_322) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_3 = and(_T_323, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_324 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_325 = eq(_T_324, UInt<3>("h04")) @[el2_pic_ctl.scala 150:139] - node _T_326 = and(raddr_intenable_base_match, _T_325) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_4 = and(_T_326, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_327 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_328 = eq(_T_327, UInt<3>("h05")) @[el2_pic_ctl.scala 150:139] - node _T_329 = and(raddr_intenable_base_match, _T_328) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_5 = and(_T_329, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_330 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_331 = eq(_T_330, UInt<3>("h06")) @[el2_pic_ctl.scala 150:139] - node _T_332 = and(raddr_intenable_base_match, _T_331) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_6 = and(_T_332, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_333 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_334 = eq(_T_333, UInt<3>("h07")) @[el2_pic_ctl.scala 150:139] - node _T_335 = and(raddr_intenable_base_match, _T_334) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_7 = and(_T_335, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_336 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_337 = eq(_T_336, UInt<4>("h08")) @[el2_pic_ctl.scala 150:139] - node _T_338 = and(raddr_intenable_base_match, _T_337) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_8 = and(_T_338, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_339 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_340 = eq(_T_339, UInt<4>("h09")) @[el2_pic_ctl.scala 150:139] - node _T_341 = and(raddr_intenable_base_match, _T_340) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_9 = and(_T_341, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_342 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_343 = eq(_T_342, UInt<4>("h0a")) @[el2_pic_ctl.scala 150:139] - node _T_344 = and(raddr_intenable_base_match, _T_343) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_10 = and(_T_344, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_345 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_346 = eq(_T_345, UInt<4>("h0b")) @[el2_pic_ctl.scala 150:139] - node _T_347 = and(raddr_intenable_base_match, _T_346) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_11 = and(_T_347, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_348 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_349 = eq(_T_348, UInt<4>("h0c")) @[el2_pic_ctl.scala 150:139] - node _T_350 = and(raddr_intenable_base_match, _T_349) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_12 = and(_T_350, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_351 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_352 = eq(_T_351, UInt<4>("h0d")) @[el2_pic_ctl.scala 150:139] - node _T_353 = and(raddr_intenable_base_match, _T_352) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_13 = and(_T_353, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_354 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_355 = eq(_T_354, UInt<4>("h0e")) @[el2_pic_ctl.scala 150:139] - node _T_356 = and(raddr_intenable_base_match, _T_355) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_14 = and(_T_356, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_357 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_358 = eq(_T_357, UInt<4>("h0f")) @[el2_pic_ctl.scala 150:139] - node _T_359 = and(raddr_intenable_base_match, _T_358) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_15 = and(_T_359, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_360 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_361 = eq(_T_360, UInt<5>("h010")) @[el2_pic_ctl.scala 150:139] - node _T_362 = and(raddr_intenable_base_match, _T_361) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_16 = and(_T_362, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_363 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_364 = eq(_T_363, UInt<5>("h011")) @[el2_pic_ctl.scala 150:139] - node _T_365 = and(raddr_intenable_base_match, _T_364) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_17 = and(_T_365, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_366 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_367 = eq(_T_366, UInt<5>("h012")) @[el2_pic_ctl.scala 150:139] - node _T_368 = and(raddr_intenable_base_match, _T_367) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_18 = and(_T_368, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_369 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_370 = eq(_T_369, UInt<5>("h013")) @[el2_pic_ctl.scala 150:139] - node _T_371 = and(raddr_intenable_base_match, _T_370) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_19 = and(_T_371, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_372 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_373 = eq(_T_372, UInt<5>("h014")) @[el2_pic_ctl.scala 150:139] - node _T_374 = and(raddr_intenable_base_match, _T_373) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_20 = and(_T_374, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_375 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_376 = eq(_T_375, UInt<5>("h015")) @[el2_pic_ctl.scala 150:139] - node _T_377 = and(raddr_intenable_base_match, _T_376) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_21 = and(_T_377, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_378 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_379 = eq(_T_378, UInt<5>("h016")) @[el2_pic_ctl.scala 150:139] - node _T_380 = and(raddr_intenable_base_match, _T_379) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_22 = and(_T_380, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_381 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_382 = eq(_T_381, UInt<5>("h017")) @[el2_pic_ctl.scala 150:139] - node _T_383 = and(raddr_intenable_base_match, _T_382) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_23 = and(_T_383, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_384 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_385 = eq(_T_384, UInt<5>("h018")) @[el2_pic_ctl.scala 150:139] - node _T_386 = and(raddr_intenable_base_match, _T_385) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_24 = and(_T_386, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_387 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_388 = eq(_T_387, UInt<5>("h019")) @[el2_pic_ctl.scala 150:139] - node _T_389 = and(raddr_intenable_base_match, _T_388) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_25 = and(_T_389, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_390 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_391 = eq(_T_390, UInt<5>("h01a")) @[el2_pic_ctl.scala 150:139] - node _T_392 = and(raddr_intenable_base_match, _T_391) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_26 = and(_T_392, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_393 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_394 = eq(_T_393, UInt<5>("h01b")) @[el2_pic_ctl.scala 150:139] - node _T_395 = and(raddr_intenable_base_match, _T_394) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_27 = and(_T_395, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_396 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_397 = eq(_T_396, UInt<5>("h01c")) @[el2_pic_ctl.scala 150:139] - node _T_398 = and(raddr_intenable_base_match, _T_397) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_28 = and(_T_398, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_399 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_400 = eq(_T_399, UInt<5>("h01d")) @[el2_pic_ctl.scala 150:139] - node _T_401 = and(raddr_intenable_base_match, _T_400) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_29 = and(_T_401, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_402 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_403 = eq(_T_402, UInt<5>("h01e")) @[el2_pic_ctl.scala 150:139] - node _T_404 = and(raddr_intenable_base_match, _T_403) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_30 = and(_T_404, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_405 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] - node _T_406 = eq(_T_405, UInt<5>("h01f")) @[el2_pic_ctl.scala 150:139] - node _T_407 = and(raddr_intenable_base_match, _T_406) @[el2_pic_ctl.scala 150:106] - node intenable_reg_re_31 = and(_T_407, picm_rden_ff) @[el2_pic_ctl.scala 150:153] - node _T_408 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_409 = eq(_T_408, UInt<1>("h01")) @[el2_pic_ctl.scala 151:139] - node _T_410 = and(waddr_config_gw_base_match, _T_409) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_1 = and(_T_410, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_411 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_412 = eq(_T_411, UInt<2>("h02")) @[el2_pic_ctl.scala 151:139] - node _T_413 = and(waddr_config_gw_base_match, _T_412) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_2 = and(_T_413, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_414 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_415 = eq(_T_414, UInt<2>("h03")) @[el2_pic_ctl.scala 151:139] - node _T_416 = and(waddr_config_gw_base_match, _T_415) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_3 = and(_T_416, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_417 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_418 = eq(_T_417, UInt<3>("h04")) @[el2_pic_ctl.scala 151:139] - node _T_419 = and(waddr_config_gw_base_match, _T_418) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_4 = and(_T_419, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_420 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_421 = eq(_T_420, UInt<3>("h05")) @[el2_pic_ctl.scala 151:139] - node _T_422 = and(waddr_config_gw_base_match, _T_421) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_5 = and(_T_422, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_423 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_424 = eq(_T_423, UInt<3>("h06")) @[el2_pic_ctl.scala 151:139] - node _T_425 = and(waddr_config_gw_base_match, _T_424) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_6 = and(_T_425, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_426 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_427 = eq(_T_426, UInt<3>("h07")) @[el2_pic_ctl.scala 151:139] - node _T_428 = and(waddr_config_gw_base_match, _T_427) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_7 = and(_T_428, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_429 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_430 = eq(_T_429, UInt<4>("h08")) @[el2_pic_ctl.scala 151:139] - node _T_431 = and(waddr_config_gw_base_match, _T_430) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_8 = and(_T_431, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_432 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_433 = eq(_T_432, UInt<4>("h09")) @[el2_pic_ctl.scala 151:139] - node _T_434 = and(waddr_config_gw_base_match, _T_433) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_9 = and(_T_434, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_435 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_436 = eq(_T_435, UInt<4>("h0a")) @[el2_pic_ctl.scala 151:139] - node _T_437 = and(waddr_config_gw_base_match, _T_436) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_10 = and(_T_437, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_438 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_439 = eq(_T_438, UInt<4>("h0b")) @[el2_pic_ctl.scala 151:139] - node _T_440 = and(waddr_config_gw_base_match, _T_439) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_11 = and(_T_440, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_441 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_442 = eq(_T_441, UInt<4>("h0c")) @[el2_pic_ctl.scala 151:139] - node _T_443 = and(waddr_config_gw_base_match, _T_442) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_12 = and(_T_443, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_444 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_445 = eq(_T_444, UInt<4>("h0d")) @[el2_pic_ctl.scala 151:139] - node _T_446 = and(waddr_config_gw_base_match, _T_445) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_13 = and(_T_446, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_447 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_448 = eq(_T_447, UInt<4>("h0e")) @[el2_pic_ctl.scala 151:139] - node _T_449 = and(waddr_config_gw_base_match, _T_448) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_14 = and(_T_449, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_450 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_451 = eq(_T_450, UInt<4>("h0f")) @[el2_pic_ctl.scala 151:139] - node _T_452 = and(waddr_config_gw_base_match, _T_451) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_15 = and(_T_452, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_453 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_454 = eq(_T_453, UInt<5>("h010")) @[el2_pic_ctl.scala 151:139] - node _T_455 = and(waddr_config_gw_base_match, _T_454) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_16 = and(_T_455, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_456 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_457 = eq(_T_456, UInt<5>("h011")) @[el2_pic_ctl.scala 151:139] - node _T_458 = and(waddr_config_gw_base_match, _T_457) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_17 = and(_T_458, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_459 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_460 = eq(_T_459, UInt<5>("h012")) @[el2_pic_ctl.scala 151:139] - node _T_461 = and(waddr_config_gw_base_match, _T_460) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_18 = and(_T_461, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_462 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_463 = eq(_T_462, UInt<5>("h013")) @[el2_pic_ctl.scala 151:139] - node _T_464 = and(waddr_config_gw_base_match, _T_463) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_19 = and(_T_464, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_465 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_466 = eq(_T_465, UInt<5>("h014")) @[el2_pic_ctl.scala 151:139] - node _T_467 = and(waddr_config_gw_base_match, _T_466) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_20 = and(_T_467, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_468 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_469 = eq(_T_468, UInt<5>("h015")) @[el2_pic_ctl.scala 151:139] - node _T_470 = and(waddr_config_gw_base_match, _T_469) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_21 = and(_T_470, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_471 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_472 = eq(_T_471, UInt<5>("h016")) @[el2_pic_ctl.scala 151:139] - node _T_473 = and(waddr_config_gw_base_match, _T_472) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_22 = and(_T_473, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_474 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_475 = eq(_T_474, UInt<5>("h017")) @[el2_pic_ctl.scala 151:139] - node _T_476 = and(waddr_config_gw_base_match, _T_475) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_23 = and(_T_476, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_477 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_478 = eq(_T_477, UInt<5>("h018")) @[el2_pic_ctl.scala 151:139] - node _T_479 = and(waddr_config_gw_base_match, _T_478) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_24 = and(_T_479, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_480 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_481 = eq(_T_480, UInt<5>("h019")) @[el2_pic_ctl.scala 151:139] - node _T_482 = and(waddr_config_gw_base_match, _T_481) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_25 = and(_T_482, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_483 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_484 = eq(_T_483, UInt<5>("h01a")) @[el2_pic_ctl.scala 151:139] - node _T_485 = and(waddr_config_gw_base_match, _T_484) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_26 = and(_T_485, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_486 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_487 = eq(_T_486, UInt<5>("h01b")) @[el2_pic_ctl.scala 151:139] - node _T_488 = and(waddr_config_gw_base_match, _T_487) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_27 = and(_T_488, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_489 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_490 = eq(_T_489, UInt<5>("h01c")) @[el2_pic_ctl.scala 151:139] - node _T_491 = and(waddr_config_gw_base_match, _T_490) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_28 = and(_T_491, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_492 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_493 = eq(_T_492, UInt<5>("h01d")) @[el2_pic_ctl.scala 151:139] - node _T_494 = and(waddr_config_gw_base_match, _T_493) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_29 = and(_T_494, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_495 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_496 = eq(_T_495, UInt<5>("h01e")) @[el2_pic_ctl.scala 151:139] - node _T_497 = and(waddr_config_gw_base_match, _T_496) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_30 = and(_T_497, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_498 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] - node _T_499 = eq(_T_498, UInt<5>("h01f")) @[el2_pic_ctl.scala 151:139] - node _T_500 = and(waddr_config_gw_base_match, _T_499) @[el2_pic_ctl.scala 151:106] - node gw_config_reg_we_31 = and(_T_500, picm_wren_ff) @[el2_pic_ctl.scala 151:153] - node _T_501 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_502 = eq(_T_501, UInt<1>("h01")) @[el2_pic_ctl.scala 152:139] - node _T_503 = and(raddr_config_gw_base_match, _T_502) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_1 = and(_T_503, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_504 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_505 = eq(_T_504, UInt<2>("h02")) @[el2_pic_ctl.scala 152:139] - node _T_506 = and(raddr_config_gw_base_match, _T_505) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_2 = and(_T_506, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_507 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_508 = eq(_T_507, UInt<2>("h03")) @[el2_pic_ctl.scala 152:139] - node _T_509 = and(raddr_config_gw_base_match, _T_508) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_3 = and(_T_509, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_510 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_511 = eq(_T_510, UInt<3>("h04")) @[el2_pic_ctl.scala 152:139] - node _T_512 = and(raddr_config_gw_base_match, _T_511) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_4 = and(_T_512, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_513 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_514 = eq(_T_513, UInt<3>("h05")) @[el2_pic_ctl.scala 152:139] - node _T_515 = and(raddr_config_gw_base_match, _T_514) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_5 = and(_T_515, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_516 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_517 = eq(_T_516, UInt<3>("h06")) @[el2_pic_ctl.scala 152:139] - node _T_518 = and(raddr_config_gw_base_match, _T_517) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_6 = and(_T_518, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_519 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_520 = eq(_T_519, UInt<3>("h07")) @[el2_pic_ctl.scala 152:139] - node _T_521 = and(raddr_config_gw_base_match, _T_520) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_7 = and(_T_521, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_522 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_523 = eq(_T_522, UInt<4>("h08")) @[el2_pic_ctl.scala 152:139] - node _T_524 = and(raddr_config_gw_base_match, _T_523) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_8 = and(_T_524, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_525 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_526 = eq(_T_525, UInt<4>("h09")) @[el2_pic_ctl.scala 152:139] - node _T_527 = and(raddr_config_gw_base_match, _T_526) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_9 = and(_T_527, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_528 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_529 = eq(_T_528, UInt<4>("h0a")) @[el2_pic_ctl.scala 152:139] - node _T_530 = and(raddr_config_gw_base_match, _T_529) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_10 = and(_T_530, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_531 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_532 = eq(_T_531, UInt<4>("h0b")) @[el2_pic_ctl.scala 152:139] - node _T_533 = and(raddr_config_gw_base_match, _T_532) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_11 = and(_T_533, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_534 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_535 = eq(_T_534, UInt<4>("h0c")) @[el2_pic_ctl.scala 152:139] - node _T_536 = and(raddr_config_gw_base_match, _T_535) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_12 = and(_T_536, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_537 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_538 = eq(_T_537, UInt<4>("h0d")) @[el2_pic_ctl.scala 152:139] - node _T_539 = and(raddr_config_gw_base_match, _T_538) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_13 = and(_T_539, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_540 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_541 = eq(_T_540, UInt<4>("h0e")) @[el2_pic_ctl.scala 152:139] - node _T_542 = and(raddr_config_gw_base_match, _T_541) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_14 = and(_T_542, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_543 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_544 = eq(_T_543, UInt<4>("h0f")) @[el2_pic_ctl.scala 152:139] - node _T_545 = and(raddr_config_gw_base_match, _T_544) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_15 = and(_T_545, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_546 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_547 = eq(_T_546, UInt<5>("h010")) @[el2_pic_ctl.scala 152:139] - node _T_548 = and(raddr_config_gw_base_match, _T_547) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_16 = and(_T_548, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_549 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_550 = eq(_T_549, UInt<5>("h011")) @[el2_pic_ctl.scala 152:139] - node _T_551 = and(raddr_config_gw_base_match, _T_550) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_17 = and(_T_551, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_552 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_553 = eq(_T_552, UInt<5>("h012")) @[el2_pic_ctl.scala 152:139] - node _T_554 = and(raddr_config_gw_base_match, _T_553) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_18 = and(_T_554, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_555 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_556 = eq(_T_555, UInt<5>("h013")) @[el2_pic_ctl.scala 152:139] - node _T_557 = and(raddr_config_gw_base_match, _T_556) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_19 = and(_T_557, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_558 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_559 = eq(_T_558, UInt<5>("h014")) @[el2_pic_ctl.scala 152:139] - node _T_560 = and(raddr_config_gw_base_match, _T_559) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_20 = and(_T_560, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_561 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_562 = eq(_T_561, UInt<5>("h015")) @[el2_pic_ctl.scala 152:139] - node _T_563 = and(raddr_config_gw_base_match, _T_562) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_21 = and(_T_563, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_564 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_565 = eq(_T_564, UInt<5>("h016")) @[el2_pic_ctl.scala 152:139] - node _T_566 = and(raddr_config_gw_base_match, _T_565) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_22 = and(_T_566, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_567 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_568 = eq(_T_567, UInt<5>("h017")) @[el2_pic_ctl.scala 152:139] - node _T_569 = and(raddr_config_gw_base_match, _T_568) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_23 = and(_T_569, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_570 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_571 = eq(_T_570, UInt<5>("h018")) @[el2_pic_ctl.scala 152:139] - node _T_572 = and(raddr_config_gw_base_match, _T_571) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_24 = and(_T_572, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_573 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_574 = eq(_T_573, UInt<5>("h019")) @[el2_pic_ctl.scala 152:139] - node _T_575 = and(raddr_config_gw_base_match, _T_574) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_25 = and(_T_575, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_576 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_577 = eq(_T_576, UInt<5>("h01a")) @[el2_pic_ctl.scala 152:139] - node _T_578 = and(raddr_config_gw_base_match, _T_577) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_26 = and(_T_578, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_579 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_580 = eq(_T_579, UInt<5>("h01b")) @[el2_pic_ctl.scala 152:139] - node _T_581 = and(raddr_config_gw_base_match, _T_580) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_27 = and(_T_581, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_582 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_583 = eq(_T_582, UInt<5>("h01c")) @[el2_pic_ctl.scala 152:139] - node _T_584 = and(raddr_config_gw_base_match, _T_583) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_28 = and(_T_584, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_585 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_586 = eq(_T_585, UInt<5>("h01d")) @[el2_pic_ctl.scala 152:139] - node _T_587 = and(raddr_config_gw_base_match, _T_586) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_29 = and(_T_587, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_588 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_589 = eq(_T_588, UInt<5>("h01e")) @[el2_pic_ctl.scala 152:139] - node _T_590 = and(raddr_config_gw_base_match, _T_589) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_30 = and(_T_590, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_591 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] - node _T_592 = eq(_T_591, UInt<5>("h01f")) @[el2_pic_ctl.scala 152:139] - node _T_593 = and(raddr_config_gw_base_match, _T_592) @[el2_pic_ctl.scala 152:106] - node gw_config_reg_re_31 = and(_T_593, picm_rden_ff) @[el2_pic_ctl.scala 152:153] - node _T_594 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_595 = eq(_T_594, UInt<1>("h01")) @[el2_pic_ctl.scala 153:139] - node _T_596 = and(addr_clear_gw_base_match, _T_595) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_1 = and(_T_596, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_597 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_598 = eq(_T_597, UInt<2>("h02")) @[el2_pic_ctl.scala 153:139] - node _T_599 = and(addr_clear_gw_base_match, _T_598) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_2 = and(_T_599, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_600 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_601 = eq(_T_600, UInt<2>("h03")) @[el2_pic_ctl.scala 153:139] - node _T_602 = and(addr_clear_gw_base_match, _T_601) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_3 = and(_T_602, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_603 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_604 = eq(_T_603, UInt<3>("h04")) @[el2_pic_ctl.scala 153:139] - node _T_605 = and(addr_clear_gw_base_match, _T_604) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_4 = and(_T_605, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_606 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_607 = eq(_T_606, UInt<3>("h05")) @[el2_pic_ctl.scala 153:139] - node _T_608 = and(addr_clear_gw_base_match, _T_607) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_5 = and(_T_608, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_609 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_610 = eq(_T_609, UInt<3>("h06")) @[el2_pic_ctl.scala 153:139] - node _T_611 = and(addr_clear_gw_base_match, _T_610) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_6 = and(_T_611, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_612 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_613 = eq(_T_612, UInt<3>("h07")) @[el2_pic_ctl.scala 153:139] - node _T_614 = and(addr_clear_gw_base_match, _T_613) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_7 = and(_T_614, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_615 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_616 = eq(_T_615, UInt<4>("h08")) @[el2_pic_ctl.scala 153:139] - node _T_617 = and(addr_clear_gw_base_match, _T_616) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_8 = and(_T_617, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_618 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_619 = eq(_T_618, UInt<4>("h09")) @[el2_pic_ctl.scala 153:139] - node _T_620 = and(addr_clear_gw_base_match, _T_619) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_9 = and(_T_620, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_621 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_622 = eq(_T_621, UInt<4>("h0a")) @[el2_pic_ctl.scala 153:139] - node _T_623 = and(addr_clear_gw_base_match, _T_622) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_10 = and(_T_623, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_624 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_625 = eq(_T_624, UInt<4>("h0b")) @[el2_pic_ctl.scala 153:139] - node _T_626 = and(addr_clear_gw_base_match, _T_625) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_11 = and(_T_626, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_627 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_628 = eq(_T_627, UInt<4>("h0c")) @[el2_pic_ctl.scala 153:139] - node _T_629 = and(addr_clear_gw_base_match, _T_628) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_12 = and(_T_629, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_630 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_631 = eq(_T_630, UInt<4>("h0d")) @[el2_pic_ctl.scala 153:139] - node _T_632 = and(addr_clear_gw_base_match, _T_631) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_13 = and(_T_632, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_633 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_634 = eq(_T_633, UInt<4>("h0e")) @[el2_pic_ctl.scala 153:139] - node _T_635 = and(addr_clear_gw_base_match, _T_634) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_14 = and(_T_635, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_636 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_637 = eq(_T_636, UInt<4>("h0f")) @[el2_pic_ctl.scala 153:139] - node _T_638 = and(addr_clear_gw_base_match, _T_637) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_15 = and(_T_638, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_639 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_640 = eq(_T_639, UInt<5>("h010")) @[el2_pic_ctl.scala 153:139] - node _T_641 = and(addr_clear_gw_base_match, _T_640) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_16 = and(_T_641, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_642 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_643 = eq(_T_642, UInt<5>("h011")) @[el2_pic_ctl.scala 153:139] - node _T_644 = and(addr_clear_gw_base_match, _T_643) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_17 = and(_T_644, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_645 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_646 = eq(_T_645, UInt<5>("h012")) @[el2_pic_ctl.scala 153:139] - node _T_647 = and(addr_clear_gw_base_match, _T_646) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_18 = and(_T_647, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_648 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_649 = eq(_T_648, UInt<5>("h013")) @[el2_pic_ctl.scala 153:139] - node _T_650 = and(addr_clear_gw_base_match, _T_649) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_19 = and(_T_650, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_651 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_652 = eq(_T_651, UInt<5>("h014")) @[el2_pic_ctl.scala 153:139] - node _T_653 = and(addr_clear_gw_base_match, _T_652) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_20 = and(_T_653, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_654 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_655 = eq(_T_654, UInt<5>("h015")) @[el2_pic_ctl.scala 153:139] - node _T_656 = and(addr_clear_gw_base_match, _T_655) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_21 = and(_T_656, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_657 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_658 = eq(_T_657, UInt<5>("h016")) @[el2_pic_ctl.scala 153:139] - node _T_659 = and(addr_clear_gw_base_match, _T_658) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_22 = and(_T_659, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_660 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_661 = eq(_T_660, UInt<5>("h017")) @[el2_pic_ctl.scala 153:139] - node _T_662 = and(addr_clear_gw_base_match, _T_661) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_23 = and(_T_662, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_663 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_664 = eq(_T_663, UInt<5>("h018")) @[el2_pic_ctl.scala 153:139] - node _T_665 = and(addr_clear_gw_base_match, _T_664) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_24 = and(_T_665, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_666 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_667 = eq(_T_666, UInt<5>("h019")) @[el2_pic_ctl.scala 153:139] - node _T_668 = and(addr_clear_gw_base_match, _T_667) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_25 = and(_T_668, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_669 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_670 = eq(_T_669, UInt<5>("h01a")) @[el2_pic_ctl.scala 153:139] - node _T_671 = and(addr_clear_gw_base_match, _T_670) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_26 = and(_T_671, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_672 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_673 = eq(_T_672, UInt<5>("h01b")) @[el2_pic_ctl.scala 153:139] - node _T_674 = and(addr_clear_gw_base_match, _T_673) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_27 = and(_T_674, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_675 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_676 = eq(_T_675, UInt<5>("h01c")) @[el2_pic_ctl.scala 153:139] - node _T_677 = and(addr_clear_gw_base_match, _T_676) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_28 = and(_T_677, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_678 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_679 = eq(_T_678, UInt<5>("h01d")) @[el2_pic_ctl.scala 153:139] - node _T_680 = and(addr_clear_gw_base_match, _T_679) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_29 = and(_T_680, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_681 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_682 = eq(_T_681, UInt<5>("h01e")) @[el2_pic_ctl.scala 153:139] - node _T_683 = and(addr_clear_gw_base_match, _T_682) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_30 = and(_T_683, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - node _T_684 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] - node _T_685 = eq(_T_684, UInt<5>("h01f")) @[el2_pic_ctl.scala 153:139] - node _T_686 = and(addr_clear_gw_base_match, _T_685) @[el2_pic_ctl.scala 153:106] - node gw_clear_reg_we_31 = and(_T_686, picm_wren_ff) @[el2_pic_ctl.scala 153:153] - wire intpriority_reg : UInt<4>[32] @[el2_pic_ctl.scala 154:32] - intpriority_reg[0] <= UInt<4>("h00") @[el2_pic_ctl.scala 155:208] - node _T_687 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_688 = bits(intpriority_reg_we_1, 0, 0) @[el2_pic_ctl.scala 155:174] + node _T_36 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_37 = eq(_T_36, UInt<1>("h01")) @[el2_pic_ctl.scala 149:139] + node _T_38 = and(waddr_intpriority_base_match, _T_37) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_1 = and(_T_38, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_39 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_40 = eq(_T_39, UInt<2>("h02")) @[el2_pic_ctl.scala 149:139] + node _T_41 = and(waddr_intpriority_base_match, _T_40) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_2 = and(_T_41, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_42 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_43 = eq(_T_42, UInt<2>("h03")) @[el2_pic_ctl.scala 149:139] + node _T_44 = and(waddr_intpriority_base_match, _T_43) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_3 = and(_T_44, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_45 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_46 = eq(_T_45, UInt<3>("h04")) @[el2_pic_ctl.scala 149:139] + node _T_47 = and(waddr_intpriority_base_match, _T_46) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_4 = and(_T_47, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_48 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_49 = eq(_T_48, UInt<3>("h05")) @[el2_pic_ctl.scala 149:139] + node _T_50 = and(waddr_intpriority_base_match, _T_49) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_5 = and(_T_50, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_51 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_52 = eq(_T_51, UInt<3>("h06")) @[el2_pic_ctl.scala 149:139] + node _T_53 = and(waddr_intpriority_base_match, _T_52) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_6 = and(_T_53, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_54 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_55 = eq(_T_54, UInt<3>("h07")) @[el2_pic_ctl.scala 149:139] + node _T_56 = and(waddr_intpriority_base_match, _T_55) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_7 = and(_T_56, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_57 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_58 = eq(_T_57, UInt<4>("h08")) @[el2_pic_ctl.scala 149:139] + node _T_59 = and(waddr_intpriority_base_match, _T_58) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_8 = and(_T_59, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_60 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_61 = eq(_T_60, UInt<4>("h09")) @[el2_pic_ctl.scala 149:139] + node _T_62 = and(waddr_intpriority_base_match, _T_61) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_9 = and(_T_62, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_63 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_64 = eq(_T_63, UInt<4>("h0a")) @[el2_pic_ctl.scala 149:139] + node _T_65 = and(waddr_intpriority_base_match, _T_64) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_10 = and(_T_65, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_66 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_67 = eq(_T_66, UInt<4>("h0b")) @[el2_pic_ctl.scala 149:139] + node _T_68 = and(waddr_intpriority_base_match, _T_67) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_11 = and(_T_68, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_69 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_70 = eq(_T_69, UInt<4>("h0c")) @[el2_pic_ctl.scala 149:139] + node _T_71 = and(waddr_intpriority_base_match, _T_70) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_12 = and(_T_71, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_72 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_73 = eq(_T_72, UInt<4>("h0d")) @[el2_pic_ctl.scala 149:139] + node _T_74 = and(waddr_intpriority_base_match, _T_73) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_13 = and(_T_74, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_75 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_76 = eq(_T_75, UInt<4>("h0e")) @[el2_pic_ctl.scala 149:139] + node _T_77 = and(waddr_intpriority_base_match, _T_76) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_14 = and(_T_77, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_78 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_79 = eq(_T_78, UInt<4>("h0f")) @[el2_pic_ctl.scala 149:139] + node _T_80 = and(waddr_intpriority_base_match, _T_79) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_15 = and(_T_80, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_81 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_82 = eq(_T_81, UInt<5>("h010")) @[el2_pic_ctl.scala 149:139] + node _T_83 = and(waddr_intpriority_base_match, _T_82) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_16 = and(_T_83, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_84 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_85 = eq(_T_84, UInt<5>("h011")) @[el2_pic_ctl.scala 149:139] + node _T_86 = and(waddr_intpriority_base_match, _T_85) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_17 = and(_T_86, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_87 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_88 = eq(_T_87, UInt<5>("h012")) @[el2_pic_ctl.scala 149:139] + node _T_89 = and(waddr_intpriority_base_match, _T_88) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_18 = and(_T_89, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_90 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_91 = eq(_T_90, UInt<5>("h013")) @[el2_pic_ctl.scala 149:139] + node _T_92 = and(waddr_intpriority_base_match, _T_91) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_19 = and(_T_92, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_93 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_94 = eq(_T_93, UInt<5>("h014")) @[el2_pic_ctl.scala 149:139] + node _T_95 = and(waddr_intpriority_base_match, _T_94) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_20 = and(_T_95, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_96 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_97 = eq(_T_96, UInt<5>("h015")) @[el2_pic_ctl.scala 149:139] + node _T_98 = and(waddr_intpriority_base_match, _T_97) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_21 = and(_T_98, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_99 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_100 = eq(_T_99, UInt<5>("h016")) @[el2_pic_ctl.scala 149:139] + node _T_101 = and(waddr_intpriority_base_match, _T_100) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_22 = and(_T_101, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_102 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_103 = eq(_T_102, UInt<5>("h017")) @[el2_pic_ctl.scala 149:139] + node _T_104 = and(waddr_intpriority_base_match, _T_103) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_23 = and(_T_104, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_105 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_106 = eq(_T_105, UInt<5>("h018")) @[el2_pic_ctl.scala 149:139] + node _T_107 = and(waddr_intpriority_base_match, _T_106) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_24 = and(_T_107, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_108 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_109 = eq(_T_108, UInt<5>("h019")) @[el2_pic_ctl.scala 149:139] + node _T_110 = and(waddr_intpriority_base_match, _T_109) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_25 = and(_T_110, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_111 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_112 = eq(_T_111, UInt<5>("h01a")) @[el2_pic_ctl.scala 149:139] + node _T_113 = and(waddr_intpriority_base_match, _T_112) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_26 = and(_T_113, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_114 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_115 = eq(_T_114, UInt<5>("h01b")) @[el2_pic_ctl.scala 149:139] + node _T_116 = and(waddr_intpriority_base_match, _T_115) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_27 = and(_T_116, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_117 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_118 = eq(_T_117, UInt<5>("h01c")) @[el2_pic_ctl.scala 149:139] + node _T_119 = and(waddr_intpriority_base_match, _T_118) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_28 = and(_T_119, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_120 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_121 = eq(_T_120, UInt<5>("h01d")) @[el2_pic_ctl.scala 149:139] + node _T_122 = and(waddr_intpriority_base_match, _T_121) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_29 = and(_T_122, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_123 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_124 = eq(_T_123, UInt<5>("h01e")) @[el2_pic_ctl.scala 149:139] + node _T_125 = and(waddr_intpriority_base_match, _T_124) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_30 = and(_T_125, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_126 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 149:122] + node _T_127 = eq(_T_126, UInt<5>("h01f")) @[el2_pic_ctl.scala 149:139] + node _T_128 = and(waddr_intpriority_base_match, _T_127) @[el2_pic_ctl.scala 149:106] + node intpriority_reg_we_31 = and(_T_128, picm_wren_ff) @[el2_pic_ctl.scala 149:153] + node _T_129 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_130 = eq(_T_129, UInt<1>("h01")) @[el2_pic_ctl.scala 150:139] + node _T_131 = and(raddr_intpriority_base_match, _T_130) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_1 = and(_T_131, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_132 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_133 = eq(_T_132, UInt<2>("h02")) @[el2_pic_ctl.scala 150:139] + node _T_134 = and(raddr_intpriority_base_match, _T_133) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_2 = and(_T_134, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_135 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_136 = eq(_T_135, UInt<2>("h03")) @[el2_pic_ctl.scala 150:139] + node _T_137 = and(raddr_intpriority_base_match, _T_136) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_3 = and(_T_137, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_138 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_139 = eq(_T_138, UInt<3>("h04")) @[el2_pic_ctl.scala 150:139] + node _T_140 = and(raddr_intpriority_base_match, _T_139) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_4 = and(_T_140, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_141 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_142 = eq(_T_141, UInt<3>("h05")) @[el2_pic_ctl.scala 150:139] + node _T_143 = and(raddr_intpriority_base_match, _T_142) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_5 = and(_T_143, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_144 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_145 = eq(_T_144, UInt<3>("h06")) @[el2_pic_ctl.scala 150:139] + node _T_146 = and(raddr_intpriority_base_match, _T_145) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_6 = and(_T_146, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_147 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_148 = eq(_T_147, UInt<3>("h07")) @[el2_pic_ctl.scala 150:139] + node _T_149 = and(raddr_intpriority_base_match, _T_148) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_7 = and(_T_149, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_150 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_151 = eq(_T_150, UInt<4>("h08")) @[el2_pic_ctl.scala 150:139] + node _T_152 = and(raddr_intpriority_base_match, _T_151) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_8 = and(_T_152, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_153 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_154 = eq(_T_153, UInt<4>("h09")) @[el2_pic_ctl.scala 150:139] + node _T_155 = and(raddr_intpriority_base_match, _T_154) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_9 = and(_T_155, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_156 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_157 = eq(_T_156, UInt<4>("h0a")) @[el2_pic_ctl.scala 150:139] + node _T_158 = and(raddr_intpriority_base_match, _T_157) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_10 = and(_T_158, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_159 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_160 = eq(_T_159, UInt<4>("h0b")) @[el2_pic_ctl.scala 150:139] + node _T_161 = and(raddr_intpriority_base_match, _T_160) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_11 = and(_T_161, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_162 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_163 = eq(_T_162, UInt<4>("h0c")) @[el2_pic_ctl.scala 150:139] + node _T_164 = and(raddr_intpriority_base_match, _T_163) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_12 = and(_T_164, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_165 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_166 = eq(_T_165, UInt<4>("h0d")) @[el2_pic_ctl.scala 150:139] + node _T_167 = and(raddr_intpriority_base_match, _T_166) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_13 = and(_T_167, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_168 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_169 = eq(_T_168, UInt<4>("h0e")) @[el2_pic_ctl.scala 150:139] + node _T_170 = and(raddr_intpriority_base_match, _T_169) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_14 = and(_T_170, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_171 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_172 = eq(_T_171, UInt<4>("h0f")) @[el2_pic_ctl.scala 150:139] + node _T_173 = and(raddr_intpriority_base_match, _T_172) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_15 = and(_T_173, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_174 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_175 = eq(_T_174, UInt<5>("h010")) @[el2_pic_ctl.scala 150:139] + node _T_176 = and(raddr_intpriority_base_match, _T_175) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_16 = and(_T_176, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_177 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_178 = eq(_T_177, UInt<5>("h011")) @[el2_pic_ctl.scala 150:139] + node _T_179 = and(raddr_intpriority_base_match, _T_178) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_17 = and(_T_179, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_180 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_181 = eq(_T_180, UInt<5>("h012")) @[el2_pic_ctl.scala 150:139] + node _T_182 = and(raddr_intpriority_base_match, _T_181) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_18 = and(_T_182, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_183 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_184 = eq(_T_183, UInt<5>("h013")) @[el2_pic_ctl.scala 150:139] + node _T_185 = and(raddr_intpriority_base_match, _T_184) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_19 = and(_T_185, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_186 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_187 = eq(_T_186, UInt<5>("h014")) @[el2_pic_ctl.scala 150:139] + node _T_188 = and(raddr_intpriority_base_match, _T_187) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_20 = and(_T_188, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_189 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_190 = eq(_T_189, UInt<5>("h015")) @[el2_pic_ctl.scala 150:139] + node _T_191 = and(raddr_intpriority_base_match, _T_190) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_21 = and(_T_191, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_192 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_193 = eq(_T_192, UInt<5>("h016")) @[el2_pic_ctl.scala 150:139] + node _T_194 = and(raddr_intpriority_base_match, _T_193) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_22 = and(_T_194, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_195 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_196 = eq(_T_195, UInt<5>("h017")) @[el2_pic_ctl.scala 150:139] + node _T_197 = and(raddr_intpriority_base_match, _T_196) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_23 = and(_T_197, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_198 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_199 = eq(_T_198, UInt<5>("h018")) @[el2_pic_ctl.scala 150:139] + node _T_200 = and(raddr_intpriority_base_match, _T_199) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_24 = and(_T_200, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_201 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_202 = eq(_T_201, UInt<5>("h019")) @[el2_pic_ctl.scala 150:139] + node _T_203 = and(raddr_intpriority_base_match, _T_202) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_25 = and(_T_203, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_204 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_205 = eq(_T_204, UInt<5>("h01a")) @[el2_pic_ctl.scala 150:139] + node _T_206 = and(raddr_intpriority_base_match, _T_205) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_26 = and(_T_206, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_207 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_208 = eq(_T_207, UInt<5>("h01b")) @[el2_pic_ctl.scala 150:139] + node _T_209 = and(raddr_intpriority_base_match, _T_208) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_27 = and(_T_209, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_210 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_211 = eq(_T_210, UInt<5>("h01c")) @[el2_pic_ctl.scala 150:139] + node _T_212 = and(raddr_intpriority_base_match, _T_211) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_28 = and(_T_212, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_213 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_214 = eq(_T_213, UInt<5>("h01d")) @[el2_pic_ctl.scala 150:139] + node _T_215 = and(raddr_intpriority_base_match, _T_214) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_29 = and(_T_215, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_216 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_217 = eq(_T_216, UInt<5>("h01e")) @[el2_pic_ctl.scala 150:139] + node _T_218 = and(raddr_intpriority_base_match, _T_217) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_30 = and(_T_218, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_219 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 150:122] + node _T_220 = eq(_T_219, UInt<5>("h01f")) @[el2_pic_ctl.scala 150:139] + node _T_221 = and(raddr_intpriority_base_match, _T_220) @[el2_pic_ctl.scala 150:106] + node intpriority_reg_re_31 = and(_T_221, picm_rden_ff) @[el2_pic_ctl.scala 150:153] + node _T_222 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_223 = eq(_T_222, UInt<1>("h01")) @[el2_pic_ctl.scala 151:139] + node _T_224 = and(waddr_intenable_base_match, _T_223) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_1 = and(_T_224, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_225 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_226 = eq(_T_225, UInt<2>("h02")) @[el2_pic_ctl.scala 151:139] + node _T_227 = and(waddr_intenable_base_match, _T_226) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_2 = and(_T_227, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_228 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_229 = eq(_T_228, UInt<2>("h03")) @[el2_pic_ctl.scala 151:139] + node _T_230 = and(waddr_intenable_base_match, _T_229) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_3 = and(_T_230, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_231 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_232 = eq(_T_231, UInt<3>("h04")) @[el2_pic_ctl.scala 151:139] + node _T_233 = and(waddr_intenable_base_match, _T_232) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_4 = and(_T_233, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_234 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_235 = eq(_T_234, UInt<3>("h05")) @[el2_pic_ctl.scala 151:139] + node _T_236 = and(waddr_intenable_base_match, _T_235) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_5 = and(_T_236, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_237 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_238 = eq(_T_237, UInt<3>("h06")) @[el2_pic_ctl.scala 151:139] + node _T_239 = and(waddr_intenable_base_match, _T_238) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_6 = and(_T_239, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_240 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_241 = eq(_T_240, UInt<3>("h07")) @[el2_pic_ctl.scala 151:139] + node _T_242 = and(waddr_intenable_base_match, _T_241) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_7 = and(_T_242, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_243 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_244 = eq(_T_243, UInt<4>("h08")) @[el2_pic_ctl.scala 151:139] + node _T_245 = and(waddr_intenable_base_match, _T_244) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_8 = and(_T_245, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_246 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_247 = eq(_T_246, UInt<4>("h09")) @[el2_pic_ctl.scala 151:139] + node _T_248 = and(waddr_intenable_base_match, _T_247) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_9 = and(_T_248, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_249 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_250 = eq(_T_249, UInt<4>("h0a")) @[el2_pic_ctl.scala 151:139] + node _T_251 = and(waddr_intenable_base_match, _T_250) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_10 = and(_T_251, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_252 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_253 = eq(_T_252, UInt<4>("h0b")) @[el2_pic_ctl.scala 151:139] + node _T_254 = and(waddr_intenable_base_match, _T_253) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_11 = and(_T_254, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_255 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_256 = eq(_T_255, UInt<4>("h0c")) @[el2_pic_ctl.scala 151:139] + node _T_257 = and(waddr_intenable_base_match, _T_256) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_12 = and(_T_257, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_258 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_259 = eq(_T_258, UInt<4>("h0d")) @[el2_pic_ctl.scala 151:139] + node _T_260 = and(waddr_intenable_base_match, _T_259) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_13 = and(_T_260, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_261 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_262 = eq(_T_261, UInt<4>("h0e")) @[el2_pic_ctl.scala 151:139] + node _T_263 = and(waddr_intenable_base_match, _T_262) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_14 = and(_T_263, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_264 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_265 = eq(_T_264, UInt<4>("h0f")) @[el2_pic_ctl.scala 151:139] + node _T_266 = and(waddr_intenable_base_match, _T_265) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_15 = and(_T_266, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_267 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_268 = eq(_T_267, UInt<5>("h010")) @[el2_pic_ctl.scala 151:139] + node _T_269 = and(waddr_intenable_base_match, _T_268) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_16 = and(_T_269, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_270 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_271 = eq(_T_270, UInt<5>("h011")) @[el2_pic_ctl.scala 151:139] + node _T_272 = and(waddr_intenable_base_match, _T_271) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_17 = and(_T_272, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_273 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_274 = eq(_T_273, UInt<5>("h012")) @[el2_pic_ctl.scala 151:139] + node _T_275 = and(waddr_intenable_base_match, _T_274) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_18 = and(_T_275, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_276 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_277 = eq(_T_276, UInt<5>("h013")) @[el2_pic_ctl.scala 151:139] + node _T_278 = and(waddr_intenable_base_match, _T_277) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_19 = and(_T_278, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_279 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_280 = eq(_T_279, UInt<5>("h014")) @[el2_pic_ctl.scala 151:139] + node _T_281 = and(waddr_intenable_base_match, _T_280) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_20 = and(_T_281, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_282 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_283 = eq(_T_282, UInt<5>("h015")) @[el2_pic_ctl.scala 151:139] + node _T_284 = and(waddr_intenable_base_match, _T_283) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_21 = and(_T_284, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_285 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_286 = eq(_T_285, UInt<5>("h016")) @[el2_pic_ctl.scala 151:139] + node _T_287 = and(waddr_intenable_base_match, _T_286) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_22 = and(_T_287, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_288 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_289 = eq(_T_288, UInt<5>("h017")) @[el2_pic_ctl.scala 151:139] + node _T_290 = and(waddr_intenable_base_match, _T_289) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_23 = and(_T_290, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_291 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_292 = eq(_T_291, UInt<5>("h018")) @[el2_pic_ctl.scala 151:139] + node _T_293 = and(waddr_intenable_base_match, _T_292) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_24 = and(_T_293, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_294 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_295 = eq(_T_294, UInt<5>("h019")) @[el2_pic_ctl.scala 151:139] + node _T_296 = and(waddr_intenable_base_match, _T_295) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_25 = and(_T_296, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_297 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_298 = eq(_T_297, UInt<5>("h01a")) @[el2_pic_ctl.scala 151:139] + node _T_299 = and(waddr_intenable_base_match, _T_298) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_26 = and(_T_299, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_300 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_301 = eq(_T_300, UInt<5>("h01b")) @[el2_pic_ctl.scala 151:139] + node _T_302 = and(waddr_intenable_base_match, _T_301) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_27 = and(_T_302, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_303 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_304 = eq(_T_303, UInt<5>("h01c")) @[el2_pic_ctl.scala 151:139] + node _T_305 = and(waddr_intenable_base_match, _T_304) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_28 = and(_T_305, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_306 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_307 = eq(_T_306, UInt<5>("h01d")) @[el2_pic_ctl.scala 151:139] + node _T_308 = and(waddr_intenable_base_match, _T_307) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_29 = and(_T_308, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_309 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_310 = eq(_T_309, UInt<5>("h01e")) @[el2_pic_ctl.scala 151:139] + node _T_311 = and(waddr_intenable_base_match, _T_310) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_30 = and(_T_311, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_312 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 151:122] + node _T_313 = eq(_T_312, UInt<5>("h01f")) @[el2_pic_ctl.scala 151:139] + node _T_314 = and(waddr_intenable_base_match, _T_313) @[el2_pic_ctl.scala 151:106] + node intenable_reg_we_31 = and(_T_314, picm_wren_ff) @[el2_pic_ctl.scala 151:153] + node _T_315 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_316 = eq(_T_315, UInt<1>("h01")) @[el2_pic_ctl.scala 152:139] + node _T_317 = and(raddr_intenable_base_match, _T_316) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_1 = and(_T_317, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_318 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_319 = eq(_T_318, UInt<2>("h02")) @[el2_pic_ctl.scala 152:139] + node _T_320 = and(raddr_intenable_base_match, _T_319) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_2 = and(_T_320, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_321 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_322 = eq(_T_321, UInt<2>("h03")) @[el2_pic_ctl.scala 152:139] + node _T_323 = and(raddr_intenable_base_match, _T_322) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_3 = and(_T_323, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_324 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_325 = eq(_T_324, UInt<3>("h04")) @[el2_pic_ctl.scala 152:139] + node _T_326 = and(raddr_intenable_base_match, _T_325) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_4 = and(_T_326, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_327 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_328 = eq(_T_327, UInt<3>("h05")) @[el2_pic_ctl.scala 152:139] + node _T_329 = and(raddr_intenable_base_match, _T_328) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_5 = and(_T_329, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_330 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_331 = eq(_T_330, UInt<3>("h06")) @[el2_pic_ctl.scala 152:139] + node _T_332 = and(raddr_intenable_base_match, _T_331) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_6 = and(_T_332, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_333 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_334 = eq(_T_333, UInt<3>("h07")) @[el2_pic_ctl.scala 152:139] + node _T_335 = and(raddr_intenable_base_match, _T_334) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_7 = and(_T_335, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_336 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_337 = eq(_T_336, UInt<4>("h08")) @[el2_pic_ctl.scala 152:139] + node _T_338 = and(raddr_intenable_base_match, _T_337) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_8 = and(_T_338, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_339 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_340 = eq(_T_339, UInt<4>("h09")) @[el2_pic_ctl.scala 152:139] + node _T_341 = and(raddr_intenable_base_match, _T_340) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_9 = and(_T_341, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_342 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_343 = eq(_T_342, UInt<4>("h0a")) @[el2_pic_ctl.scala 152:139] + node _T_344 = and(raddr_intenable_base_match, _T_343) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_10 = and(_T_344, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_345 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_346 = eq(_T_345, UInt<4>("h0b")) @[el2_pic_ctl.scala 152:139] + node _T_347 = and(raddr_intenable_base_match, _T_346) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_11 = and(_T_347, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_348 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_349 = eq(_T_348, UInt<4>("h0c")) @[el2_pic_ctl.scala 152:139] + node _T_350 = and(raddr_intenable_base_match, _T_349) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_12 = and(_T_350, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_351 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_352 = eq(_T_351, UInt<4>("h0d")) @[el2_pic_ctl.scala 152:139] + node _T_353 = and(raddr_intenable_base_match, _T_352) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_13 = and(_T_353, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_354 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_355 = eq(_T_354, UInt<4>("h0e")) @[el2_pic_ctl.scala 152:139] + node _T_356 = and(raddr_intenable_base_match, _T_355) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_14 = and(_T_356, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_357 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_358 = eq(_T_357, UInt<4>("h0f")) @[el2_pic_ctl.scala 152:139] + node _T_359 = and(raddr_intenable_base_match, _T_358) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_15 = and(_T_359, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_360 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_361 = eq(_T_360, UInt<5>("h010")) @[el2_pic_ctl.scala 152:139] + node _T_362 = and(raddr_intenable_base_match, _T_361) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_16 = and(_T_362, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_363 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_364 = eq(_T_363, UInt<5>("h011")) @[el2_pic_ctl.scala 152:139] + node _T_365 = and(raddr_intenable_base_match, _T_364) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_17 = and(_T_365, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_366 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_367 = eq(_T_366, UInt<5>("h012")) @[el2_pic_ctl.scala 152:139] + node _T_368 = and(raddr_intenable_base_match, _T_367) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_18 = and(_T_368, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_369 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_370 = eq(_T_369, UInt<5>("h013")) @[el2_pic_ctl.scala 152:139] + node _T_371 = and(raddr_intenable_base_match, _T_370) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_19 = and(_T_371, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_372 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_373 = eq(_T_372, UInt<5>("h014")) @[el2_pic_ctl.scala 152:139] + node _T_374 = and(raddr_intenable_base_match, _T_373) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_20 = and(_T_374, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_375 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_376 = eq(_T_375, UInt<5>("h015")) @[el2_pic_ctl.scala 152:139] + node _T_377 = and(raddr_intenable_base_match, _T_376) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_21 = and(_T_377, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_378 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_379 = eq(_T_378, UInt<5>("h016")) @[el2_pic_ctl.scala 152:139] + node _T_380 = and(raddr_intenable_base_match, _T_379) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_22 = and(_T_380, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_381 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_382 = eq(_T_381, UInt<5>("h017")) @[el2_pic_ctl.scala 152:139] + node _T_383 = and(raddr_intenable_base_match, _T_382) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_23 = and(_T_383, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_384 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_385 = eq(_T_384, UInt<5>("h018")) @[el2_pic_ctl.scala 152:139] + node _T_386 = and(raddr_intenable_base_match, _T_385) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_24 = and(_T_386, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_387 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_388 = eq(_T_387, UInt<5>("h019")) @[el2_pic_ctl.scala 152:139] + node _T_389 = and(raddr_intenable_base_match, _T_388) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_25 = and(_T_389, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_390 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_391 = eq(_T_390, UInt<5>("h01a")) @[el2_pic_ctl.scala 152:139] + node _T_392 = and(raddr_intenable_base_match, _T_391) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_26 = and(_T_392, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_393 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_394 = eq(_T_393, UInt<5>("h01b")) @[el2_pic_ctl.scala 152:139] + node _T_395 = and(raddr_intenable_base_match, _T_394) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_27 = and(_T_395, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_396 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_397 = eq(_T_396, UInt<5>("h01c")) @[el2_pic_ctl.scala 152:139] + node _T_398 = and(raddr_intenable_base_match, _T_397) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_28 = and(_T_398, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_399 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_400 = eq(_T_399, UInt<5>("h01d")) @[el2_pic_ctl.scala 152:139] + node _T_401 = and(raddr_intenable_base_match, _T_400) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_29 = and(_T_401, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_402 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_403 = eq(_T_402, UInt<5>("h01e")) @[el2_pic_ctl.scala 152:139] + node _T_404 = and(raddr_intenable_base_match, _T_403) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_30 = and(_T_404, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_405 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 152:122] + node _T_406 = eq(_T_405, UInt<5>("h01f")) @[el2_pic_ctl.scala 152:139] + node _T_407 = and(raddr_intenable_base_match, _T_406) @[el2_pic_ctl.scala 152:106] + node intenable_reg_re_31 = and(_T_407, picm_rden_ff) @[el2_pic_ctl.scala 152:153] + node _T_408 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_409 = eq(_T_408, UInt<1>("h01")) @[el2_pic_ctl.scala 153:139] + node _T_410 = and(waddr_config_gw_base_match, _T_409) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_1 = and(_T_410, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_411 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_412 = eq(_T_411, UInt<2>("h02")) @[el2_pic_ctl.scala 153:139] + node _T_413 = and(waddr_config_gw_base_match, _T_412) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_2 = and(_T_413, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_414 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_415 = eq(_T_414, UInt<2>("h03")) @[el2_pic_ctl.scala 153:139] + node _T_416 = and(waddr_config_gw_base_match, _T_415) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_3 = and(_T_416, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_417 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_418 = eq(_T_417, UInt<3>("h04")) @[el2_pic_ctl.scala 153:139] + node _T_419 = and(waddr_config_gw_base_match, _T_418) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_4 = and(_T_419, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_420 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_421 = eq(_T_420, UInt<3>("h05")) @[el2_pic_ctl.scala 153:139] + node _T_422 = and(waddr_config_gw_base_match, _T_421) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_5 = and(_T_422, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_423 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_424 = eq(_T_423, UInt<3>("h06")) @[el2_pic_ctl.scala 153:139] + node _T_425 = and(waddr_config_gw_base_match, _T_424) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_6 = and(_T_425, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_426 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_427 = eq(_T_426, UInt<3>("h07")) @[el2_pic_ctl.scala 153:139] + node _T_428 = and(waddr_config_gw_base_match, _T_427) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_7 = and(_T_428, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_429 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_430 = eq(_T_429, UInt<4>("h08")) @[el2_pic_ctl.scala 153:139] + node _T_431 = and(waddr_config_gw_base_match, _T_430) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_8 = and(_T_431, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_432 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_433 = eq(_T_432, UInt<4>("h09")) @[el2_pic_ctl.scala 153:139] + node _T_434 = and(waddr_config_gw_base_match, _T_433) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_9 = and(_T_434, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_435 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_436 = eq(_T_435, UInt<4>("h0a")) @[el2_pic_ctl.scala 153:139] + node _T_437 = and(waddr_config_gw_base_match, _T_436) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_10 = and(_T_437, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_438 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_439 = eq(_T_438, UInt<4>("h0b")) @[el2_pic_ctl.scala 153:139] + node _T_440 = and(waddr_config_gw_base_match, _T_439) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_11 = and(_T_440, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_441 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_442 = eq(_T_441, UInt<4>("h0c")) @[el2_pic_ctl.scala 153:139] + node _T_443 = and(waddr_config_gw_base_match, _T_442) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_12 = and(_T_443, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_444 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_445 = eq(_T_444, UInt<4>("h0d")) @[el2_pic_ctl.scala 153:139] + node _T_446 = and(waddr_config_gw_base_match, _T_445) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_13 = and(_T_446, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_447 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_448 = eq(_T_447, UInt<4>("h0e")) @[el2_pic_ctl.scala 153:139] + node _T_449 = and(waddr_config_gw_base_match, _T_448) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_14 = and(_T_449, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_450 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_451 = eq(_T_450, UInt<4>("h0f")) @[el2_pic_ctl.scala 153:139] + node _T_452 = and(waddr_config_gw_base_match, _T_451) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_15 = and(_T_452, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_453 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_454 = eq(_T_453, UInt<5>("h010")) @[el2_pic_ctl.scala 153:139] + node _T_455 = and(waddr_config_gw_base_match, _T_454) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_16 = and(_T_455, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_456 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_457 = eq(_T_456, UInt<5>("h011")) @[el2_pic_ctl.scala 153:139] + node _T_458 = and(waddr_config_gw_base_match, _T_457) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_17 = and(_T_458, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_459 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_460 = eq(_T_459, UInt<5>("h012")) @[el2_pic_ctl.scala 153:139] + node _T_461 = and(waddr_config_gw_base_match, _T_460) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_18 = and(_T_461, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_462 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_463 = eq(_T_462, UInt<5>("h013")) @[el2_pic_ctl.scala 153:139] + node _T_464 = and(waddr_config_gw_base_match, _T_463) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_19 = and(_T_464, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_465 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_466 = eq(_T_465, UInt<5>("h014")) @[el2_pic_ctl.scala 153:139] + node _T_467 = and(waddr_config_gw_base_match, _T_466) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_20 = and(_T_467, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_468 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_469 = eq(_T_468, UInt<5>("h015")) @[el2_pic_ctl.scala 153:139] + node _T_470 = and(waddr_config_gw_base_match, _T_469) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_21 = and(_T_470, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_471 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_472 = eq(_T_471, UInt<5>("h016")) @[el2_pic_ctl.scala 153:139] + node _T_473 = and(waddr_config_gw_base_match, _T_472) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_22 = and(_T_473, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_474 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_475 = eq(_T_474, UInt<5>("h017")) @[el2_pic_ctl.scala 153:139] + node _T_476 = and(waddr_config_gw_base_match, _T_475) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_23 = and(_T_476, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_477 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_478 = eq(_T_477, UInt<5>("h018")) @[el2_pic_ctl.scala 153:139] + node _T_479 = and(waddr_config_gw_base_match, _T_478) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_24 = and(_T_479, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_480 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_481 = eq(_T_480, UInt<5>("h019")) @[el2_pic_ctl.scala 153:139] + node _T_482 = and(waddr_config_gw_base_match, _T_481) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_25 = and(_T_482, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_483 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_484 = eq(_T_483, UInt<5>("h01a")) @[el2_pic_ctl.scala 153:139] + node _T_485 = and(waddr_config_gw_base_match, _T_484) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_26 = and(_T_485, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_486 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_487 = eq(_T_486, UInt<5>("h01b")) @[el2_pic_ctl.scala 153:139] + node _T_488 = and(waddr_config_gw_base_match, _T_487) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_27 = and(_T_488, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_489 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_490 = eq(_T_489, UInt<5>("h01c")) @[el2_pic_ctl.scala 153:139] + node _T_491 = and(waddr_config_gw_base_match, _T_490) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_28 = and(_T_491, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_492 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_493 = eq(_T_492, UInt<5>("h01d")) @[el2_pic_ctl.scala 153:139] + node _T_494 = and(waddr_config_gw_base_match, _T_493) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_29 = and(_T_494, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_495 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_496 = eq(_T_495, UInt<5>("h01e")) @[el2_pic_ctl.scala 153:139] + node _T_497 = and(waddr_config_gw_base_match, _T_496) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_30 = and(_T_497, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_498 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 153:122] + node _T_499 = eq(_T_498, UInt<5>("h01f")) @[el2_pic_ctl.scala 153:139] + node _T_500 = and(waddr_config_gw_base_match, _T_499) @[el2_pic_ctl.scala 153:106] + node gw_config_reg_we_31 = and(_T_500, picm_wren_ff) @[el2_pic_ctl.scala 153:153] + node _T_501 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_502 = eq(_T_501, UInt<1>("h01")) @[el2_pic_ctl.scala 154:139] + node _T_503 = and(raddr_config_gw_base_match, _T_502) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_1 = and(_T_503, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_504 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_505 = eq(_T_504, UInt<2>("h02")) @[el2_pic_ctl.scala 154:139] + node _T_506 = and(raddr_config_gw_base_match, _T_505) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_2 = and(_T_506, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_507 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_508 = eq(_T_507, UInt<2>("h03")) @[el2_pic_ctl.scala 154:139] + node _T_509 = and(raddr_config_gw_base_match, _T_508) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_3 = and(_T_509, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_510 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_511 = eq(_T_510, UInt<3>("h04")) @[el2_pic_ctl.scala 154:139] + node _T_512 = and(raddr_config_gw_base_match, _T_511) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_4 = and(_T_512, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_513 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_514 = eq(_T_513, UInt<3>("h05")) @[el2_pic_ctl.scala 154:139] + node _T_515 = and(raddr_config_gw_base_match, _T_514) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_5 = and(_T_515, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_516 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_517 = eq(_T_516, UInt<3>("h06")) @[el2_pic_ctl.scala 154:139] + node _T_518 = and(raddr_config_gw_base_match, _T_517) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_6 = and(_T_518, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_519 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_520 = eq(_T_519, UInt<3>("h07")) @[el2_pic_ctl.scala 154:139] + node _T_521 = and(raddr_config_gw_base_match, _T_520) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_7 = and(_T_521, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_522 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_523 = eq(_T_522, UInt<4>("h08")) @[el2_pic_ctl.scala 154:139] + node _T_524 = and(raddr_config_gw_base_match, _T_523) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_8 = and(_T_524, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_525 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_526 = eq(_T_525, UInt<4>("h09")) @[el2_pic_ctl.scala 154:139] + node _T_527 = and(raddr_config_gw_base_match, _T_526) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_9 = and(_T_527, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_528 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_529 = eq(_T_528, UInt<4>("h0a")) @[el2_pic_ctl.scala 154:139] + node _T_530 = and(raddr_config_gw_base_match, _T_529) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_10 = and(_T_530, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_531 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_532 = eq(_T_531, UInt<4>("h0b")) @[el2_pic_ctl.scala 154:139] + node _T_533 = and(raddr_config_gw_base_match, _T_532) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_11 = and(_T_533, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_534 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_535 = eq(_T_534, UInt<4>("h0c")) @[el2_pic_ctl.scala 154:139] + node _T_536 = and(raddr_config_gw_base_match, _T_535) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_12 = and(_T_536, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_537 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_538 = eq(_T_537, UInt<4>("h0d")) @[el2_pic_ctl.scala 154:139] + node _T_539 = and(raddr_config_gw_base_match, _T_538) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_13 = and(_T_539, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_540 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_541 = eq(_T_540, UInt<4>("h0e")) @[el2_pic_ctl.scala 154:139] + node _T_542 = and(raddr_config_gw_base_match, _T_541) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_14 = and(_T_542, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_543 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_544 = eq(_T_543, UInt<4>("h0f")) @[el2_pic_ctl.scala 154:139] + node _T_545 = and(raddr_config_gw_base_match, _T_544) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_15 = and(_T_545, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_546 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_547 = eq(_T_546, UInt<5>("h010")) @[el2_pic_ctl.scala 154:139] + node _T_548 = and(raddr_config_gw_base_match, _T_547) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_16 = and(_T_548, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_549 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_550 = eq(_T_549, UInt<5>("h011")) @[el2_pic_ctl.scala 154:139] + node _T_551 = and(raddr_config_gw_base_match, _T_550) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_17 = and(_T_551, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_552 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_553 = eq(_T_552, UInt<5>("h012")) @[el2_pic_ctl.scala 154:139] + node _T_554 = and(raddr_config_gw_base_match, _T_553) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_18 = and(_T_554, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_555 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_556 = eq(_T_555, UInt<5>("h013")) @[el2_pic_ctl.scala 154:139] + node _T_557 = and(raddr_config_gw_base_match, _T_556) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_19 = and(_T_557, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_558 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_559 = eq(_T_558, UInt<5>("h014")) @[el2_pic_ctl.scala 154:139] + node _T_560 = and(raddr_config_gw_base_match, _T_559) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_20 = and(_T_560, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_561 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_562 = eq(_T_561, UInt<5>("h015")) @[el2_pic_ctl.scala 154:139] + node _T_563 = and(raddr_config_gw_base_match, _T_562) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_21 = and(_T_563, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_564 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_565 = eq(_T_564, UInt<5>("h016")) @[el2_pic_ctl.scala 154:139] + node _T_566 = and(raddr_config_gw_base_match, _T_565) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_22 = and(_T_566, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_567 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_568 = eq(_T_567, UInt<5>("h017")) @[el2_pic_ctl.scala 154:139] + node _T_569 = and(raddr_config_gw_base_match, _T_568) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_23 = and(_T_569, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_570 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_571 = eq(_T_570, UInt<5>("h018")) @[el2_pic_ctl.scala 154:139] + node _T_572 = and(raddr_config_gw_base_match, _T_571) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_24 = and(_T_572, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_573 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_574 = eq(_T_573, UInt<5>("h019")) @[el2_pic_ctl.scala 154:139] + node _T_575 = and(raddr_config_gw_base_match, _T_574) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_25 = and(_T_575, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_576 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_577 = eq(_T_576, UInt<5>("h01a")) @[el2_pic_ctl.scala 154:139] + node _T_578 = and(raddr_config_gw_base_match, _T_577) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_26 = and(_T_578, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_579 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_580 = eq(_T_579, UInt<5>("h01b")) @[el2_pic_ctl.scala 154:139] + node _T_581 = and(raddr_config_gw_base_match, _T_580) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_27 = and(_T_581, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_582 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_583 = eq(_T_582, UInt<5>("h01c")) @[el2_pic_ctl.scala 154:139] + node _T_584 = and(raddr_config_gw_base_match, _T_583) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_28 = and(_T_584, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_585 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_586 = eq(_T_585, UInt<5>("h01d")) @[el2_pic_ctl.scala 154:139] + node _T_587 = and(raddr_config_gw_base_match, _T_586) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_29 = and(_T_587, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_588 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_589 = eq(_T_588, UInt<5>("h01e")) @[el2_pic_ctl.scala 154:139] + node _T_590 = and(raddr_config_gw_base_match, _T_589) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_30 = and(_T_590, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_591 = bits(picm_raddr_ff, 6, 2) @[el2_pic_ctl.scala 154:122] + node _T_592 = eq(_T_591, UInt<5>("h01f")) @[el2_pic_ctl.scala 154:139] + node _T_593 = and(raddr_config_gw_base_match, _T_592) @[el2_pic_ctl.scala 154:106] + node gw_config_reg_re_31 = and(_T_593, picm_rden_ff) @[el2_pic_ctl.scala 154:153] + node _T_594 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_595 = eq(_T_594, UInt<1>("h01")) @[el2_pic_ctl.scala 155:139] + node _T_596 = and(addr_clear_gw_base_match, _T_595) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_1 = and(_T_596, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_597 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_598 = eq(_T_597, UInt<2>("h02")) @[el2_pic_ctl.scala 155:139] + node _T_599 = and(addr_clear_gw_base_match, _T_598) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_2 = and(_T_599, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_600 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_601 = eq(_T_600, UInt<2>("h03")) @[el2_pic_ctl.scala 155:139] + node _T_602 = and(addr_clear_gw_base_match, _T_601) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_3 = and(_T_602, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_603 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_604 = eq(_T_603, UInt<3>("h04")) @[el2_pic_ctl.scala 155:139] + node _T_605 = and(addr_clear_gw_base_match, _T_604) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_4 = and(_T_605, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_606 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_607 = eq(_T_606, UInt<3>("h05")) @[el2_pic_ctl.scala 155:139] + node _T_608 = and(addr_clear_gw_base_match, _T_607) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_5 = and(_T_608, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_609 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_610 = eq(_T_609, UInt<3>("h06")) @[el2_pic_ctl.scala 155:139] + node _T_611 = and(addr_clear_gw_base_match, _T_610) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_6 = and(_T_611, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_612 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_613 = eq(_T_612, UInt<3>("h07")) @[el2_pic_ctl.scala 155:139] + node _T_614 = and(addr_clear_gw_base_match, _T_613) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_7 = and(_T_614, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_615 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_616 = eq(_T_615, UInt<4>("h08")) @[el2_pic_ctl.scala 155:139] + node _T_617 = and(addr_clear_gw_base_match, _T_616) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_8 = and(_T_617, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_618 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_619 = eq(_T_618, UInt<4>("h09")) @[el2_pic_ctl.scala 155:139] + node _T_620 = and(addr_clear_gw_base_match, _T_619) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_9 = and(_T_620, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_621 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_622 = eq(_T_621, UInt<4>("h0a")) @[el2_pic_ctl.scala 155:139] + node _T_623 = and(addr_clear_gw_base_match, _T_622) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_10 = and(_T_623, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_624 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_625 = eq(_T_624, UInt<4>("h0b")) @[el2_pic_ctl.scala 155:139] + node _T_626 = and(addr_clear_gw_base_match, _T_625) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_11 = and(_T_626, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_627 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_628 = eq(_T_627, UInt<4>("h0c")) @[el2_pic_ctl.scala 155:139] + node _T_629 = and(addr_clear_gw_base_match, _T_628) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_12 = and(_T_629, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_630 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_631 = eq(_T_630, UInt<4>("h0d")) @[el2_pic_ctl.scala 155:139] + node _T_632 = and(addr_clear_gw_base_match, _T_631) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_13 = and(_T_632, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_633 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_634 = eq(_T_633, UInt<4>("h0e")) @[el2_pic_ctl.scala 155:139] + node _T_635 = and(addr_clear_gw_base_match, _T_634) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_14 = and(_T_635, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_636 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_637 = eq(_T_636, UInt<4>("h0f")) @[el2_pic_ctl.scala 155:139] + node _T_638 = and(addr_clear_gw_base_match, _T_637) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_15 = and(_T_638, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_639 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_640 = eq(_T_639, UInt<5>("h010")) @[el2_pic_ctl.scala 155:139] + node _T_641 = and(addr_clear_gw_base_match, _T_640) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_16 = and(_T_641, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_642 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_643 = eq(_T_642, UInt<5>("h011")) @[el2_pic_ctl.scala 155:139] + node _T_644 = and(addr_clear_gw_base_match, _T_643) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_17 = and(_T_644, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_645 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_646 = eq(_T_645, UInt<5>("h012")) @[el2_pic_ctl.scala 155:139] + node _T_647 = and(addr_clear_gw_base_match, _T_646) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_18 = and(_T_647, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_648 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_649 = eq(_T_648, UInt<5>("h013")) @[el2_pic_ctl.scala 155:139] + node _T_650 = and(addr_clear_gw_base_match, _T_649) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_19 = and(_T_650, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_651 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_652 = eq(_T_651, UInt<5>("h014")) @[el2_pic_ctl.scala 155:139] + node _T_653 = and(addr_clear_gw_base_match, _T_652) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_20 = and(_T_653, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_654 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_655 = eq(_T_654, UInt<5>("h015")) @[el2_pic_ctl.scala 155:139] + node _T_656 = and(addr_clear_gw_base_match, _T_655) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_21 = and(_T_656, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_657 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_658 = eq(_T_657, UInt<5>("h016")) @[el2_pic_ctl.scala 155:139] + node _T_659 = and(addr_clear_gw_base_match, _T_658) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_22 = and(_T_659, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_660 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_661 = eq(_T_660, UInt<5>("h017")) @[el2_pic_ctl.scala 155:139] + node _T_662 = and(addr_clear_gw_base_match, _T_661) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_23 = and(_T_662, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_663 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_664 = eq(_T_663, UInt<5>("h018")) @[el2_pic_ctl.scala 155:139] + node _T_665 = and(addr_clear_gw_base_match, _T_664) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_24 = and(_T_665, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_666 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_667 = eq(_T_666, UInt<5>("h019")) @[el2_pic_ctl.scala 155:139] + node _T_668 = and(addr_clear_gw_base_match, _T_667) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_25 = and(_T_668, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_669 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_670 = eq(_T_669, UInt<5>("h01a")) @[el2_pic_ctl.scala 155:139] + node _T_671 = and(addr_clear_gw_base_match, _T_670) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_26 = and(_T_671, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_672 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_673 = eq(_T_672, UInt<5>("h01b")) @[el2_pic_ctl.scala 155:139] + node _T_674 = and(addr_clear_gw_base_match, _T_673) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_27 = and(_T_674, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_675 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_676 = eq(_T_675, UInt<5>("h01c")) @[el2_pic_ctl.scala 155:139] + node _T_677 = and(addr_clear_gw_base_match, _T_676) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_28 = and(_T_677, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_678 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_679 = eq(_T_678, UInt<5>("h01d")) @[el2_pic_ctl.scala 155:139] + node _T_680 = and(addr_clear_gw_base_match, _T_679) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_29 = and(_T_680, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_681 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_682 = eq(_T_681, UInt<5>("h01e")) @[el2_pic_ctl.scala 155:139] + node _T_683 = and(addr_clear_gw_base_match, _T_682) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_30 = and(_T_683, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + node _T_684 = bits(picm_waddr_ff, 6, 2) @[el2_pic_ctl.scala 155:122] + node _T_685 = eq(_T_684, UInt<5>("h01f")) @[el2_pic_ctl.scala 155:139] + node _T_686 = and(addr_clear_gw_base_match, _T_685) @[el2_pic_ctl.scala 155:106] + node gw_clear_reg_we_31 = and(_T_686, picm_wren_ff) @[el2_pic_ctl.scala 155:153] + wire intpriority_reg : UInt<4>[32] @[el2_pic_ctl.scala 156:32] + intpriority_reg[0] <= UInt<4>("h00") @[el2_pic_ctl.scala 157:208] + node _T_687 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_688 = bits(intpriority_reg_we_1, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_689 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_688 : @[Reg.scala 28:19] _T_689 <= _T_687 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[1] <= _T_689 @[el2_pic_ctl.scala 155:71] - node _T_690 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_691 = bits(intpriority_reg_we_2, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[1] <= _T_689 @[el2_pic_ctl.scala 157:71] + node _T_690 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_691 = bits(intpriority_reg_we_2, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_692 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_691 : @[Reg.scala 28:19] _T_692 <= _T_690 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[2] <= _T_692 @[el2_pic_ctl.scala 155:71] - node _T_693 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_694 = bits(intpriority_reg_we_3, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[2] <= _T_692 @[el2_pic_ctl.scala 157:71] + node _T_693 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_694 = bits(intpriority_reg_we_3, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_695 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_694 : @[Reg.scala 28:19] _T_695 <= _T_693 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[3] <= _T_695 @[el2_pic_ctl.scala 155:71] - node _T_696 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_697 = bits(intpriority_reg_we_4, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[3] <= _T_695 @[el2_pic_ctl.scala 157:71] + node _T_696 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_697 = bits(intpriority_reg_we_4, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_698 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_697 : @[Reg.scala 28:19] _T_698 <= _T_696 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[4] <= _T_698 @[el2_pic_ctl.scala 155:71] - node _T_699 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_700 = bits(intpriority_reg_we_5, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[4] <= _T_698 @[el2_pic_ctl.scala 157:71] + node _T_699 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_700 = bits(intpriority_reg_we_5, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_701 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_700 : @[Reg.scala 28:19] _T_701 <= _T_699 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[5] <= _T_701 @[el2_pic_ctl.scala 155:71] - node _T_702 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_703 = bits(intpriority_reg_we_6, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[5] <= _T_701 @[el2_pic_ctl.scala 157:71] + node _T_702 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_703 = bits(intpriority_reg_we_6, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_704 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_703 : @[Reg.scala 28:19] _T_704 <= _T_702 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[6] <= _T_704 @[el2_pic_ctl.scala 155:71] - node _T_705 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_706 = bits(intpriority_reg_we_7, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[6] <= _T_704 @[el2_pic_ctl.scala 157:71] + node _T_705 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_706 = bits(intpriority_reg_we_7, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_707 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_706 : @[Reg.scala 28:19] _T_707 <= _T_705 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[7] <= _T_707 @[el2_pic_ctl.scala 155:71] - node _T_708 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_709 = bits(intpriority_reg_we_8, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[7] <= _T_707 @[el2_pic_ctl.scala 157:71] + node _T_708 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_709 = bits(intpriority_reg_we_8, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_710 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_709 : @[Reg.scala 28:19] _T_710 <= _T_708 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[8] <= _T_710 @[el2_pic_ctl.scala 155:71] - node _T_711 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_712 = bits(intpriority_reg_we_9, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[8] <= _T_710 @[el2_pic_ctl.scala 157:71] + node _T_711 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_712 = bits(intpriority_reg_we_9, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_713 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_712 : @[Reg.scala 28:19] _T_713 <= _T_711 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[9] <= _T_713 @[el2_pic_ctl.scala 155:71] - node _T_714 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_715 = bits(intpriority_reg_we_10, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[9] <= _T_713 @[el2_pic_ctl.scala 157:71] + node _T_714 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_715 = bits(intpriority_reg_we_10, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_716 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_715 : @[Reg.scala 28:19] _T_716 <= _T_714 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[10] <= _T_716 @[el2_pic_ctl.scala 155:71] - node _T_717 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_718 = bits(intpriority_reg_we_11, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[10] <= _T_716 @[el2_pic_ctl.scala 157:71] + node _T_717 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_718 = bits(intpriority_reg_we_11, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_719 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_718 : @[Reg.scala 28:19] _T_719 <= _T_717 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[11] <= _T_719 @[el2_pic_ctl.scala 155:71] - node _T_720 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_721 = bits(intpriority_reg_we_12, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[11] <= _T_719 @[el2_pic_ctl.scala 157:71] + node _T_720 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_721 = bits(intpriority_reg_we_12, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_722 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_721 : @[Reg.scala 28:19] _T_722 <= _T_720 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[12] <= _T_722 @[el2_pic_ctl.scala 155:71] - node _T_723 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_724 = bits(intpriority_reg_we_13, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[12] <= _T_722 @[el2_pic_ctl.scala 157:71] + node _T_723 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_724 = bits(intpriority_reg_we_13, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_725 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_724 : @[Reg.scala 28:19] _T_725 <= _T_723 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[13] <= _T_725 @[el2_pic_ctl.scala 155:71] - node _T_726 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_727 = bits(intpriority_reg_we_14, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[13] <= _T_725 @[el2_pic_ctl.scala 157:71] + node _T_726 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_727 = bits(intpriority_reg_we_14, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_728 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_727 : @[Reg.scala 28:19] _T_728 <= _T_726 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[14] <= _T_728 @[el2_pic_ctl.scala 155:71] - node _T_729 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_730 = bits(intpriority_reg_we_15, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[14] <= _T_728 @[el2_pic_ctl.scala 157:71] + node _T_729 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_730 = bits(intpriority_reg_we_15, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_731 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_730 : @[Reg.scala 28:19] _T_731 <= _T_729 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[15] <= _T_731 @[el2_pic_ctl.scala 155:71] - node _T_732 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_733 = bits(intpriority_reg_we_16, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[15] <= _T_731 @[el2_pic_ctl.scala 157:71] + node _T_732 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_733 = bits(intpriority_reg_we_16, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_734 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_733 : @[Reg.scala 28:19] _T_734 <= _T_732 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[16] <= _T_734 @[el2_pic_ctl.scala 155:71] - node _T_735 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_736 = bits(intpriority_reg_we_17, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[16] <= _T_734 @[el2_pic_ctl.scala 157:71] + node _T_735 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_736 = bits(intpriority_reg_we_17, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_737 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_736 : @[Reg.scala 28:19] _T_737 <= _T_735 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[17] <= _T_737 @[el2_pic_ctl.scala 155:71] - node _T_738 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_739 = bits(intpriority_reg_we_18, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[17] <= _T_737 @[el2_pic_ctl.scala 157:71] + node _T_738 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_739 = bits(intpriority_reg_we_18, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_740 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_739 : @[Reg.scala 28:19] _T_740 <= _T_738 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[18] <= _T_740 @[el2_pic_ctl.scala 155:71] - node _T_741 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_742 = bits(intpriority_reg_we_19, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[18] <= _T_740 @[el2_pic_ctl.scala 157:71] + node _T_741 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_742 = bits(intpriority_reg_we_19, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_743 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_742 : @[Reg.scala 28:19] _T_743 <= _T_741 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[19] <= _T_743 @[el2_pic_ctl.scala 155:71] - node _T_744 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_745 = bits(intpriority_reg_we_20, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[19] <= _T_743 @[el2_pic_ctl.scala 157:71] + node _T_744 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_745 = bits(intpriority_reg_we_20, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_746 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_745 : @[Reg.scala 28:19] _T_746 <= _T_744 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[20] <= _T_746 @[el2_pic_ctl.scala 155:71] - node _T_747 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_748 = bits(intpriority_reg_we_21, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[20] <= _T_746 @[el2_pic_ctl.scala 157:71] + node _T_747 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_748 = bits(intpriority_reg_we_21, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_749 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_748 : @[Reg.scala 28:19] _T_749 <= _T_747 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[21] <= _T_749 @[el2_pic_ctl.scala 155:71] - node _T_750 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_751 = bits(intpriority_reg_we_22, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[21] <= _T_749 @[el2_pic_ctl.scala 157:71] + node _T_750 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_751 = bits(intpriority_reg_we_22, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_752 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_751 : @[Reg.scala 28:19] _T_752 <= _T_750 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[22] <= _T_752 @[el2_pic_ctl.scala 155:71] - node _T_753 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_754 = bits(intpriority_reg_we_23, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[22] <= _T_752 @[el2_pic_ctl.scala 157:71] + node _T_753 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_754 = bits(intpriority_reg_we_23, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_755 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_754 : @[Reg.scala 28:19] _T_755 <= _T_753 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[23] <= _T_755 @[el2_pic_ctl.scala 155:71] - node _T_756 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_757 = bits(intpriority_reg_we_24, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[23] <= _T_755 @[el2_pic_ctl.scala 157:71] + node _T_756 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_757 = bits(intpriority_reg_we_24, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_758 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_757 : @[Reg.scala 28:19] _T_758 <= _T_756 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[24] <= _T_758 @[el2_pic_ctl.scala 155:71] - node _T_759 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_760 = bits(intpriority_reg_we_25, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[24] <= _T_758 @[el2_pic_ctl.scala 157:71] + node _T_759 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_760 = bits(intpriority_reg_we_25, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_761 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_760 : @[Reg.scala 28:19] _T_761 <= _T_759 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[25] <= _T_761 @[el2_pic_ctl.scala 155:71] - node _T_762 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_763 = bits(intpriority_reg_we_26, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[25] <= _T_761 @[el2_pic_ctl.scala 157:71] + node _T_762 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_763 = bits(intpriority_reg_we_26, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_764 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_763 : @[Reg.scala 28:19] _T_764 <= _T_762 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[26] <= _T_764 @[el2_pic_ctl.scala 155:71] - node _T_765 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_766 = bits(intpriority_reg_we_27, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[26] <= _T_764 @[el2_pic_ctl.scala 157:71] + node _T_765 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_766 = bits(intpriority_reg_we_27, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_767 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_766 : @[Reg.scala 28:19] _T_767 <= _T_765 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[27] <= _T_767 @[el2_pic_ctl.scala 155:71] - node _T_768 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_769 = bits(intpriority_reg_we_28, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[27] <= _T_767 @[el2_pic_ctl.scala 157:71] + node _T_768 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_769 = bits(intpriority_reg_we_28, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_770 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_769 : @[Reg.scala 28:19] _T_770 <= _T_768 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[28] <= _T_770 @[el2_pic_ctl.scala 155:71] - node _T_771 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_772 = bits(intpriority_reg_we_29, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[28] <= _T_770 @[el2_pic_ctl.scala 157:71] + node _T_771 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_772 = bits(intpriority_reg_we_29, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_773 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_772 : @[Reg.scala 28:19] _T_773 <= _T_771 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[29] <= _T_773 @[el2_pic_ctl.scala 155:71] - node _T_774 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_775 = bits(intpriority_reg_we_30, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[29] <= _T_773 @[el2_pic_ctl.scala 157:71] + node _T_774 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_775 = bits(intpriority_reg_we_30, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_776 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_775 : @[Reg.scala 28:19] _T_776 <= _T_774 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[30] <= _T_776 @[el2_pic_ctl.scala 155:71] - node _T_777 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 155:125] - node _T_778 = bits(intpriority_reg_we_31, 0, 0) @[el2_pic_ctl.scala 155:174] + intpriority_reg[30] <= _T_776 @[el2_pic_ctl.scala 157:71] + node _T_777 = bits(picm_wr_data_ff, 3, 0) @[el2_pic_ctl.scala 157:125] + node _T_778 = bits(intpriority_reg_we_31, 0, 0) @[el2_pic_ctl.scala 157:174] reg _T_779 : UInt, pic_pri_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_778 : @[Reg.scala 28:19] _T_779 <= _T_777 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intpriority_reg[31] <= _T_779 @[el2_pic_ctl.scala 155:71] - wire intenable_reg : UInt<1>[32] @[el2_pic_ctl.scala 156:32] - intenable_reg[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 157:182] - node _T_780 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_781 = bits(intenable_reg_we_1, 0, 0) @[el2_pic_ctl.scala 157:150] + intpriority_reg[31] <= _T_779 @[el2_pic_ctl.scala 157:71] + wire intenable_reg : UInt<1>[32] @[el2_pic_ctl.scala 158:32] + intenable_reg[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 159:182] + node _T_780 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_781 = bits(intenable_reg_we_1, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_782 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_781 : @[Reg.scala 28:19] _T_782 <= _T_780 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[1] <= _T_782 @[el2_pic_ctl.scala 157:68] - node _T_783 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_784 = bits(intenable_reg_we_2, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[1] <= _T_782 @[el2_pic_ctl.scala 159:68] + node _T_783 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_784 = bits(intenable_reg_we_2, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_785 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_784 : @[Reg.scala 28:19] _T_785 <= _T_783 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[2] <= _T_785 @[el2_pic_ctl.scala 157:68] - node _T_786 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_787 = bits(intenable_reg_we_3, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[2] <= _T_785 @[el2_pic_ctl.scala 159:68] + node _T_786 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_787 = bits(intenable_reg_we_3, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_788 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_787 : @[Reg.scala 28:19] _T_788 <= _T_786 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[3] <= _T_788 @[el2_pic_ctl.scala 157:68] - node _T_789 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_790 = bits(intenable_reg_we_4, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[3] <= _T_788 @[el2_pic_ctl.scala 159:68] + node _T_789 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_790 = bits(intenable_reg_we_4, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_791 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_790 : @[Reg.scala 28:19] _T_791 <= _T_789 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[4] <= _T_791 @[el2_pic_ctl.scala 157:68] - node _T_792 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_793 = bits(intenable_reg_we_5, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[4] <= _T_791 @[el2_pic_ctl.scala 159:68] + node _T_792 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_793 = bits(intenable_reg_we_5, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_794 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_793 : @[Reg.scala 28:19] _T_794 <= _T_792 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[5] <= _T_794 @[el2_pic_ctl.scala 157:68] - node _T_795 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_796 = bits(intenable_reg_we_6, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[5] <= _T_794 @[el2_pic_ctl.scala 159:68] + node _T_795 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_796 = bits(intenable_reg_we_6, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_797 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_796 : @[Reg.scala 28:19] _T_797 <= _T_795 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[6] <= _T_797 @[el2_pic_ctl.scala 157:68] - node _T_798 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_799 = bits(intenable_reg_we_7, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[6] <= _T_797 @[el2_pic_ctl.scala 159:68] + node _T_798 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_799 = bits(intenable_reg_we_7, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_800 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_799 : @[Reg.scala 28:19] _T_800 <= _T_798 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[7] <= _T_800 @[el2_pic_ctl.scala 157:68] - node _T_801 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_802 = bits(intenable_reg_we_8, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[7] <= _T_800 @[el2_pic_ctl.scala 159:68] + node _T_801 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_802 = bits(intenable_reg_we_8, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_803 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_802 : @[Reg.scala 28:19] _T_803 <= _T_801 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[8] <= _T_803 @[el2_pic_ctl.scala 157:68] - node _T_804 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_805 = bits(intenable_reg_we_9, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[8] <= _T_803 @[el2_pic_ctl.scala 159:68] + node _T_804 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_805 = bits(intenable_reg_we_9, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_806 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_805 : @[Reg.scala 28:19] _T_806 <= _T_804 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[9] <= _T_806 @[el2_pic_ctl.scala 157:68] - node _T_807 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_808 = bits(intenable_reg_we_10, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[9] <= _T_806 @[el2_pic_ctl.scala 159:68] + node _T_807 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_808 = bits(intenable_reg_we_10, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_809 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_808 : @[Reg.scala 28:19] _T_809 <= _T_807 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[10] <= _T_809 @[el2_pic_ctl.scala 157:68] - node _T_810 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_811 = bits(intenable_reg_we_11, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[10] <= _T_809 @[el2_pic_ctl.scala 159:68] + node _T_810 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_811 = bits(intenable_reg_we_11, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_812 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_811 : @[Reg.scala 28:19] _T_812 <= _T_810 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[11] <= _T_812 @[el2_pic_ctl.scala 157:68] - node _T_813 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_814 = bits(intenable_reg_we_12, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[11] <= _T_812 @[el2_pic_ctl.scala 159:68] + node _T_813 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_814 = bits(intenable_reg_we_12, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_815 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_814 : @[Reg.scala 28:19] _T_815 <= _T_813 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[12] <= _T_815 @[el2_pic_ctl.scala 157:68] - node _T_816 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_817 = bits(intenable_reg_we_13, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[12] <= _T_815 @[el2_pic_ctl.scala 159:68] + node _T_816 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_817 = bits(intenable_reg_we_13, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_818 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_817 : @[Reg.scala 28:19] _T_818 <= _T_816 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[13] <= _T_818 @[el2_pic_ctl.scala 157:68] - node _T_819 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_820 = bits(intenable_reg_we_14, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[13] <= _T_818 @[el2_pic_ctl.scala 159:68] + node _T_819 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_820 = bits(intenable_reg_we_14, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_821 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_820 : @[Reg.scala 28:19] _T_821 <= _T_819 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[14] <= _T_821 @[el2_pic_ctl.scala 157:68] - node _T_822 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_823 = bits(intenable_reg_we_15, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[14] <= _T_821 @[el2_pic_ctl.scala 159:68] + node _T_822 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_823 = bits(intenable_reg_we_15, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_824 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_823 : @[Reg.scala 28:19] _T_824 <= _T_822 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[15] <= _T_824 @[el2_pic_ctl.scala 157:68] - node _T_825 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_826 = bits(intenable_reg_we_16, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[15] <= _T_824 @[el2_pic_ctl.scala 159:68] + node _T_825 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_826 = bits(intenable_reg_we_16, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_827 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_826 : @[Reg.scala 28:19] _T_827 <= _T_825 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[16] <= _T_827 @[el2_pic_ctl.scala 157:68] - node _T_828 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_829 = bits(intenable_reg_we_17, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[16] <= _T_827 @[el2_pic_ctl.scala 159:68] + node _T_828 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_829 = bits(intenable_reg_we_17, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_830 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_829 : @[Reg.scala 28:19] _T_830 <= _T_828 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[17] <= _T_830 @[el2_pic_ctl.scala 157:68] - node _T_831 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_832 = bits(intenable_reg_we_18, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[17] <= _T_830 @[el2_pic_ctl.scala 159:68] + node _T_831 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_832 = bits(intenable_reg_we_18, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_833 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_832 : @[Reg.scala 28:19] _T_833 <= _T_831 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[18] <= _T_833 @[el2_pic_ctl.scala 157:68] - node _T_834 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_835 = bits(intenable_reg_we_19, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[18] <= _T_833 @[el2_pic_ctl.scala 159:68] + node _T_834 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_835 = bits(intenable_reg_we_19, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_836 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_835 : @[Reg.scala 28:19] _T_836 <= _T_834 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[19] <= _T_836 @[el2_pic_ctl.scala 157:68] - node _T_837 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_838 = bits(intenable_reg_we_20, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[19] <= _T_836 @[el2_pic_ctl.scala 159:68] + node _T_837 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_838 = bits(intenable_reg_we_20, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_839 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_838 : @[Reg.scala 28:19] _T_839 <= _T_837 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[20] <= _T_839 @[el2_pic_ctl.scala 157:68] - node _T_840 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_841 = bits(intenable_reg_we_21, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[20] <= _T_839 @[el2_pic_ctl.scala 159:68] + node _T_840 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_841 = bits(intenable_reg_we_21, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_842 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_841 : @[Reg.scala 28:19] _T_842 <= _T_840 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[21] <= _T_842 @[el2_pic_ctl.scala 157:68] - node _T_843 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_844 = bits(intenable_reg_we_22, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[21] <= _T_842 @[el2_pic_ctl.scala 159:68] + node _T_843 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_844 = bits(intenable_reg_we_22, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_845 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_844 : @[Reg.scala 28:19] _T_845 <= _T_843 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[22] <= _T_845 @[el2_pic_ctl.scala 157:68] - node _T_846 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_847 = bits(intenable_reg_we_23, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[22] <= _T_845 @[el2_pic_ctl.scala 159:68] + node _T_846 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_847 = bits(intenable_reg_we_23, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_848 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_847 : @[Reg.scala 28:19] _T_848 <= _T_846 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[23] <= _T_848 @[el2_pic_ctl.scala 157:68] - node _T_849 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_850 = bits(intenable_reg_we_24, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[23] <= _T_848 @[el2_pic_ctl.scala 159:68] + node _T_849 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_850 = bits(intenable_reg_we_24, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_851 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_850 : @[Reg.scala 28:19] _T_851 <= _T_849 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[24] <= _T_851 @[el2_pic_ctl.scala 157:68] - node _T_852 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_853 = bits(intenable_reg_we_25, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[24] <= _T_851 @[el2_pic_ctl.scala 159:68] + node _T_852 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_853 = bits(intenable_reg_we_25, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_854 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_853 : @[Reg.scala 28:19] _T_854 <= _T_852 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[25] <= _T_854 @[el2_pic_ctl.scala 157:68] - node _T_855 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_856 = bits(intenable_reg_we_26, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[25] <= _T_854 @[el2_pic_ctl.scala 159:68] + node _T_855 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_856 = bits(intenable_reg_we_26, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_857 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_856 : @[Reg.scala 28:19] _T_857 <= _T_855 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[26] <= _T_857 @[el2_pic_ctl.scala 157:68] - node _T_858 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_859 = bits(intenable_reg_we_27, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[26] <= _T_857 @[el2_pic_ctl.scala 159:68] + node _T_858 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_859 = bits(intenable_reg_we_27, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_860 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_859 : @[Reg.scala 28:19] _T_860 <= _T_858 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[27] <= _T_860 @[el2_pic_ctl.scala 157:68] - node _T_861 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_862 = bits(intenable_reg_we_28, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[27] <= _T_860 @[el2_pic_ctl.scala 159:68] + node _T_861 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_862 = bits(intenable_reg_we_28, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_863 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_862 : @[Reg.scala 28:19] _T_863 <= _T_861 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[28] <= _T_863 @[el2_pic_ctl.scala 157:68] - node _T_864 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_865 = bits(intenable_reg_we_29, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[28] <= _T_863 @[el2_pic_ctl.scala 159:68] + node _T_864 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_865 = bits(intenable_reg_we_29, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_866 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_865 : @[Reg.scala 28:19] _T_866 <= _T_864 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[29] <= _T_866 @[el2_pic_ctl.scala 157:68] - node _T_867 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_868 = bits(intenable_reg_we_30, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[29] <= _T_866 @[el2_pic_ctl.scala 159:68] + node _T_867 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_868 = bits(intenable_reg_we_30, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_869 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_868 : @[Reg.scala 28:19] _T_869 <= _T_867 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[30] <= _T_869 @[el2_pic_ctl.scala 157:68] - node _T_870 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 157:122] - node _T_871 = bits(intenable_reg_we_31, 0, 0) @[el2_pic_ctl.scala 157:150] + intenable_reg[30] <= _T_869 @[el2_pic_ctl.scala 159:68] + node _T_870 = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 159:122] + node _T_871 = bits(intenable_reg_we_31, 0, 0) @[el2_pic_ctl.scala 159:150] reg _T_872 : UInt, pic_int_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_871 : @[Reg.scala 28:19] _T_872 <= _T_870 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - intenable_reg[31] <= _T_872 @[el2_pic_ctl.scala 157:68] - wire gw_config_reg : UInt<2>[32] @[el2_pic_ctl.scala 158:32] - gw_config_reg[0] <= UInt<2>("h00") @[el2_pic_ctl.scala 159:190] - node _T_873 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_874 = bits(gw_config_reg_we_1, 0, 0) @[el2_pic_ctl.scala 159:156] + intenable_reg[31] <= _T_872 @[el2_pic_ctl.scala 159:68] + wire gw_config_reg : UInt<2>[32] @[el2_pic_ctl.scala 160:32] + gw_config_reg[0] <= UInt<2>("h00") @[el2_pic_ctl.scala 161:190] + node _T_873 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_874 = bits(gw_config_reg_we_1, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_875 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_874 : @[Reg.scala 28:19] _T_875 <= _T_873 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[1] <= _T_875 @[el2_pic_ctl.scala 159:70] - node _T_876 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_877 = bits(gw_config_reg_we_2, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[1] <= _T_875 @[el2_pic_ctl.scala 161:70] + node _T_876 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_877 = bits(gw_config_reg_we_2, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_878 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_877 : @[Reg.scala 28:19] _T_878 <= _T_876 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[2] <= _T_878 @[el2_pic_ctl.scala 159:70] - node _T_879 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_880 = bits(gw_config_reg_we_3, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[2] <= _T_878 @[el2_pic_ctl.scala 161:70] + node _T_879 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_880 = bits(gw_config_reg_we_3, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_881 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_880 : @[Reg.scala 28:19] _T_881 <= _T_879 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[3] <= _T_881 @[el2_pic_ctl.scala 159:70] - node _T_882 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_883 = bits(gw_config_reg_we_4, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[3] <= _T_881 @[el2_pic_ctl.scala 161:70] + node _T_882 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_883 = bits(gw_config_reg_we_4, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_884 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_883 : @[Reg.scala 28:19] _T_884 <= _T_882 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[4] <= _T_884 @[el2_pic_ctl.scala 159:70] - node _T_885 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_886 = bits(gw_config_reg_we_5, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[4] <= _T_884 @[el2_pic_ctl.scala 161:70] + node _T_885 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_886 = bits(gw_config_reg_we_5, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_887 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_886 : @[Reg.scala 28:19] _T_887 <= _T_885 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[5] <= _T_887 @[el2_pic_ctl.scala 159:70] - node _T_888 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_889 = bits(gw_config_reg_we_6, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[5] <= _T_887 @[el2_pic_ctl.scala 161:70] + node _T_888 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_889 = bits(gw_config_reg_we_6, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_890 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_889 : @[Reg.scala 28:19] _T_890 <= _T_888 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[6] <= _T_890 @[el2_pic_ctl.scala 159:70] - node _T_891 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_892 = bits(gw_config_reg_we_7, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[6] <= _T_890 @[el2_pic_ctl.scala 161:70] + node _T_891 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_892 = bits(gw_config_reg_we_7, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_893 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_892 : @[Reg.scala 28:19] _T_893 <= _T_891 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[7] <= _T_893 @[el2_pic_ctl.scala 159:70] - node _T_894 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_895 = bits(gw_config_reg_we_8, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[7] <= _T_893 @[el2_pic_ctl.scala 161:70] + node _T_894 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_895 = bits(gw_config_reg_we_8, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_896 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_895 : @[Reg.scala 28:19] _T_896 <= _T_894 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[8] <= _T_896 @[el2_pic_ctl.scala 159:70] - node _T_897 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_898 = bits(gw_config_reg_we_9, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[8] <= _T_896 @[el2_pic_ctl.scala 161:70] + node _T_897 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_898 = bits(gw_config_reg_we_9, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_899 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_898 : @[Reg.scala 28:19] _T_899 <= _T_897 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[9] <= _T_899 @[el2_pic_ctl.scala 159:70] - node _T_900 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_901 = bits(gw_config_reg_we_10, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[9] <= _T_899 @[el2_pic_ctl.scala 161:70] + node _T_900 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_901 = bits(gw_config_reg_we_10, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_902 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_901 : @[Reg.scala 28:19] _T_902 <= _T_900 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[10] <= _T_902 @[el2_pic_ctl.scala 159:70] - node _T_903 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_904 = bits(gw_config_reg_we_11, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[10] <= _T_902 @[el2_pic_ctl.scala 161:70] + node _T_903 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_904 = bits(gw_config_reg_we_11, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_905 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_904 : @[Reg.scala 28:19] _T_905 <= _T_903 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[11] <= _T_905 @[el2_pic_ctl.scala 159:70] - node _T_906 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_907 = bits(gw_config_reg_we_12, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[11] <= _T_905 @[el2_pic_ctl.scala 161:70] + node _T_906 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_907 = bits(gw_config_reg_we_12, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_908 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_907 : @[Reg.scala 28:19] _T_908 <= _T_906 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[12] <= _T_908 @[el2_pic_ctl.scala 159:70] - node _T_909 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_910 = bits(gw_config_reg_we_13, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[12] <= _T_908 @[el2_pic_ctl.scala 161:70] + node _T_909 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_910 = bits(gw_config_reg_we_13, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_911 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_910 : @[Reg.scala 28:19] _T_911 <= _T_909 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[13] <= _T_911 @[el2_pic_ctl.scala 159:70] - node _T_912 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_913 = bits(gw_config_reg_we_14, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[13] <= _T_911 @[el2_pic_ctl.scala 161:70] + node _T_912 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_913 = bits(gw_config_reg_we_14, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_914 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_913 : @[Reg.scala 28:19] _T_914 <= _T_912 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[14] <= _T_914 @[el2_pic_ctl.scala 159:70] - node _T_915 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_916 = bits(gw_config_reg_we_15, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[14] <= _T_914 @[el2_pic_ctl.scala 161:70] + node _T_915 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_916 = bits(gw_config_reg_we_15, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_917 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_916 : @[Reg.scala 28:19] _T_917 <= _T_915 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[15] <= _T_917 @[el2_pic_ctl.scala 159:70] - node _T_918 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_919 = bits(gw_config_reg_we_16, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[15] <= _T_917 @[el2_pic_ctl.scala 161:70] + node _T_918 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_919 = bits(gw_config_reg_we_16, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_920 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_919 : @[Reg.scala 28:19] _T_920 <= _T_918 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[16] <= _T_920 @[el2_pic_ctl.scala 159:70] - node _T_921 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_922 = bits(gw_config_reg_we_17, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[16] <= _T_920 @[el2_pic_ctl.scala 161:70] + node _T_921 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_922 = bits(gw_config_reg_we_17, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_923 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_922 : @[Reg.scala 28:19] _T_923 <= _T_921 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[17] <= _T_923 @[el2_pic_ctl.scala 159:70] - node _T_924 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_925 = bits(gw_config_reg_we_18, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[17] <= _T_923 @[el2_pic_ctl.scala 161:70] + node _T_924 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_925 = bits(gw_config_reg_we_18, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_926 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_925 : @[Reg.scala 28:19] _T_926 <= _T_924 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[18] <= _T_926 @[el2_pic_ctl.scala 159:70] - node _T_927 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_928 = bits(gw_config_reg_we_19, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[18] <= _T_926 @[el2_pic_ctl.scala 161:70] + node _T_927 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_928 = bits(gw_config_reg_we_19, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_929 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_928 : @[Reg.scala 28:19] _T_929 <= _T_927 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[19] <= _T_929 @[el2_pic_ctl.scala 159:70] - node _T_930 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_931 = bits(gw_config_reg_we_20, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[19] <= _T_929 @[el2_pic_ctl.scala 161:70] + node _T_930 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_931 = bits(gw_config_reg_we_20, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_932 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_931 : @[Reg.scala 28:19] _T_932 <= _T_930 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[20] <= _T_932 @[el2_pic_ctl.scala 159:70] - node _T_933 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_934 = bits(gw_config_reg_we_21, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[20] <= _T_932 @[el2_pic_ctl.scala 161:70] + node _T_933 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_934 = bits(gw_config_reg_we_21, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_935 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_934 : @[Reg.scala 28:19] _T_935 <= _T_933 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[21] <= _T_935 @[el2_pic_ctl.scala 159:70] - node _T_936 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_937 = bits(gw_config_reg_we_22, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[21] <= _T_935 @[el2_pic_ctl.scala 161:70] + node _T_936 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_937 = bits(gw_config_reg_we_22, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_938 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_937 : @[Reg.scala 28:19] _T_938 <= _T_936 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[22] <= _T_938 @[el2_pic_ctl.scala 159:70] - node _T_939 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_940 = bits(gw_config_reg_we_23, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[22] <= _T_938 @[el2_pic_ctl.scala 161:70] + node _T_939 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_940 = bits(gw_config_reg_we_23, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_941 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_940 : @[Reg.scala 28:19] _T_941 <= _T_939 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[23] <= _T_941 @[el2_pic_ctl.scala 159:70] - node _T_942 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_943 = bits(gw_config_reg_we_24, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[23] <= _T_941 @[el2_pic_ctl.scala 161:70] + node _T_942 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_943 = bits(gw_config_reg_we_24, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_944 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_943 : @[Reg.scala 28:19] _T_944 <= _T_942 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[24] <= _T_944 @[el2_pic_ctl.scala 159:70] - node _T_945 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_946 = bits(gw_config_reg_we_25, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[24] <= _T_944 @[el2_pic_ctl.scala 161:70] + node _T_945 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_946 = bits(gw_config_reg_we_25, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_947 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_946 : @[Reg.scala 28:19] _T_947 <= _T_945 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[25] <= _T_947 @[el2_pic_ctl.scala 159:70] - node _T_948 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_949 = bits(gw_config_reg_we_26, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[25] <= _T_947 @[el2_pic_ctl.scala 161:70] + node _T_948 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_949 = bits(gw_config_reg_we_26, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_950 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_949 : @[Reg.scala 28:19] _T_950 <= _T_948 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[26] <= _T_950 @[el2_pic_ctl.scala 159:70] - node _T_951 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_952 = bits(gw_config_reg_we_27, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[26] <= _T_950 @[el2_pic_ctl.scala 161:70] + node _T_951 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_952 = bits(gw_config_reg_we_27, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_953 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_952 : @[Reg.scala 28:19] _T_953 <= _T_951 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[27] <= _T_953 @[el2_pic_ctl.scala 159:70] - node _T_954 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_955 = bits(gw_config_reg_we_28, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[27] <= _T_953 @[el2_pic_ctl.scala 161:70] + node _T_954 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_955 = bits(gw_config_reg_we_28, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_956 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_955 : @[Reg.scala 28:19] _T_956 <= _T_954 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[28] <= _T_956 @[el2_pic_ctl.scala 159:70] - node _T_957 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_958 = bits(gw_config_reg_we_29, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[28] <= _T_956 @[el2_pic_ctl.scala 161:70] + node _T_957 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_958 = bits(gw_config_reg_we_29, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_959 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_958 : @[Reg.scala 28:19] _T_959 <= _T_957 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[29] <= _T_959 @[el2_pic_ctl.scala 159:70] - node _T_960 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_961 = bits(gw_config_reg_we_30, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[29] <= _T_959 @[el2_pic_ctl.scala 161:70] + node _T_960 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_961 = bits(gw_config_reg_we_30, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_962 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_961 : @[Reg.scala 28:19] _T_962 <= _T_960 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[30] <= _T_962 @[el2_pic_ctl.scala 159:70] - node _T_963 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 159:126] - node _T_964 = bits(gw_config_reg_we_31, 0, 0) @[el2_pic_ctl.scala 159:156] + gw_config_reg[30] <= _T_962 @[el2_pic_ctl.scala 161:70] + node _T_963 = bits(picm_wr_data_ff, 1, 0) @[el2_pic_ctl.scala 161:126] + node _T_964 = bits(gw_config_reg_we_31, 0, 0) @[el2_pic_ctl.scala 161:156] reg _T_965 : UInt, gw_config_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_964 : @[Reg.scala 28:19] _T_965 <= _T_963 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - gw_config_reg[31] <= _T_965 @[el2_pic_ctl.scala 159:70] - node _T_966 = bits(extintsrc_req_sync, 1, 1) @[el2_pic_ctl.scala 162:43] - node _T_967 = bits(gw_config_reg[1], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_968 = bits(gw_config_reg[1], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_969 = bits(gw_clear_reg_we_1, 0, 0) @[el2_pic_ctl.scala 162:115] + gw_config_reg[31] <= _T_965 @[el2_pic_ctl.scala 161:70] + node _T_966 = bits(extintsrc_req_sync, 1, 1) @[el2_pic_ctl.scala 164:43] + node _T_967 = bits(gw_config_reg[1], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_968 = bits(gw_config_reg[1], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_969 = bits(gw_clear_reg_we_1, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending : UInt<1> gw_int_pending <= UInt<1>("h00") - node _T_970 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 37:50] - node _T_971 = eq(_T_969, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_972 = and(gw_int_pending, _T_971) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in = or(_T_970, _T_972) @[el2_pic_ctl.scala 37:72] - reg _T_973 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_973 <= gw_int_pending_in @[el2_pic_ctl.scala 38:30] - gw_int_pending <= _T_973 @[el2_pic_ctl.scala 38:20] - node _T_974 = bits(_T_968, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_975 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 39:55] - node _T_976 = or(_T_975, gw_int_pending) @[el2_pic_ctl.scala 39:78] - node _T_977 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_1 = mux(_T_974, _T_976, _T_977) @[el2_pic_ctl.scala 39:8] - node _T_978 = bits(extintsrc_req_sync, 2, 2) @[el2_pic_ctl.scala 162:43] - node _T_979 = bits(gw_config_reg[2], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_980 = bits(gw_config_reg[2], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_981 = bits(gw_clear_reg_we_2, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_970 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 39:50] + node _T_971 = eq(_T_969, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_972 = and(gw_int_pending, _T_971) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in = or(_T_970, _T_972) @[el2_pic_ctl.scala 39:72] + reg _T_973 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_973 <= gw_int_pending_in @[el2_pic_ctl.scala 40:30] + gw_int_pending <= _T_973 @[el2_pic_ctl.scala 40:20] + node _T_974 = bits(_T_968, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_975 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 41:55] + node _T_976 = or(_T_975, gw_int_pending) @[el2_pic_ctl.scala 41:78] + node _T_977 = xor(_T_966, _T_967) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_1 = mux(_T_974, _T_976, _T_977) @[el2_pic_ctl.scala 41:8] + node _T_978 = bits(extintsrc_req_sync, 2, 2) @[el2_pic_ctl.scala 164:43] + node _T_979 = bits(gw_config_reg[2], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_980 = bits(gw_config_reg[2], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_981 = bits(gw_clear_reg_we_2, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_1 : UInt<1> gw_int_pending_1 <= UInt<1>("h00") - node _T_982 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 37:50] - node _T_983 = eq(_T_981, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_984 = and(gw_int_pending_1, _T_983) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_1 = or(_T_982, _T_984) @[el2_pic_ctl.scala 37:72] - reg _T_985 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_985 <= gw_int_pending_in_1 @[el2_pic_ctl.scala 38:30] - gw_int_pending_1 <= _T_985 @[el2_pic_ctl.scala 38:20] - node _T_986 = bits(_T_980, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_987 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 39:55] - node _T_988 = or(_T_987, gw_int_pending_1) @[el2_pic_ctl.scala 39:78] - node _T_989 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_2 = mux(_T_986, _T_988, _T_989) @[el2_pic_ctl.scala 39:8] - node _T_990 = bits(extintsrc_req_sync, 3, 3) @[el2_pic_ctl.scala 162:43] - node _T_991 = bits(gw_config_reg[3], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_992 = bits(gw_config_reg[3], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_993 = bits(gw_clear_reg_we_3, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_982 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 39:50] + node _T_983 = eq(_T_981, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_984 = and(gw_int_pending_1, _T_983) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_1 = or(_T_982, _T_984) @[el2_pic_ctl.scala 39:72] + reg _T_985 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_985 <= gw_int_pending_in_1 @[el2_pic_ctl.scala 40:30] + gw_int_pending_1 <= _T_985 @[el2_pic_ctl.scala 40:20] + node _T_986 = bits(_T_980, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_987 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 41:55] + node _T_988 = or(_T_987, gw_int_pending_1) @[el2_pic_ctl.scala 41:78] + node _T_989 = xor(_T_978, _T_979) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_2 = mux(_T_986, _T_988, _T_989) @[el2_pic_ctl.scala 41:8] + node _T_990 = bits(extintsrc_req_sync, 3, 3) @[el2_pic_ctl.scala 164:43] + node _T_991 = bits(gw_config_reg[3], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_992 = bits(gw_config_reg[3], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_993 = bits(gw_clear_reg_we_3, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_2 : UInt<1> gw_int_pending_2 <= UInt<1>("h00") - node _T_994 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 37:50] - node _T_995 = eq(_T_993, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_996 = and(gw_int_pending_2, _T_995) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_2 = or(_T_994, _T_996) @[el2_pic_ctl.scala 37:72] - reg _T_997 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_997 <= gw_int_pending_in_2 @[el2_pic_ctl.scala 38:30] - gw_int_pending_2 <= _T_997 @[el2_pic_ctl.scala 38:20] - node _T_998 = bits(_T_992, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_999 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 39:55] - node _T_1000 = or(_T_999, gw_int_pending_2) @[el2_pic_ctl.scala 39:78] - node _T_1001 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_3 = mux(_T_998, _T_1000, _T_1001) @[el2_pic_ctl.scala 39:8] - node _T_1002 = bits(extintsrc_req_sync, 4, 4) @[el2_pic_ctl.scala 162:43] - node _T_1003 = bits(gw_config_reg[4], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1004 = bits(gw_config_reg[4], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1005 = bits(gw_clear_reg_we_4, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_994 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 39:50] + node _T_995 = eq(_T_993, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_996 = and(gw_int_pending_2, _T_995) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_2 = or(_T_994, _T_996) @[el2_pic_ctl.scala 39:72] + reg _T_997 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_997 <= gw_int_pending_in_2 @[el2_pic_ctl.scala 40:30] + gw_int_pending_2 <= _T_997 @[el2_pic_ctl.scala 40:20] + node _T_998 = bits(_T_992, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_999 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 41:55] + node _T_1000 = or(_T_999, gw_int_pending_2) @[el2_pic_ctl.scala 41:78] + node _T_1001 = xor(_T_990, _T_991) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_3 = mux(_T_998, _T_1000, _T_1001) @[el2_pic_ctl.scala 41:8] + node _T_1002 = bits(extintsrc_req_sync, 4, 4) @[el2_pic_ctl.scala 164:43] + node _T_1003 = bits(gw_config_reg[4], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1004 = bits(gw_config_reg[4], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1005 = bits(gw_clear_reg_we_4, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_3 : UInt<1> gw_int_pending_3 <= UInt<1>("h00") - node _T_1006 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 37:50] - node _T_1007 = eq(_T_1005, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1008 = and(gw_int_pending_3, _T_1007) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_3 = or(_T_1006, _T_1008) @[el2_pic_ctl.scala 37:72] - reg _T_1009 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1009 <= gw_int_pending_in_3 @[el2_pic_ctl.scala 38:30] - gw_int_pending_3 <= _T_1009 @[el2_pic_ctl.scala 38:20] - node _T_1010 = bits(_T_1004, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1011 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 39:55] - node _T_1012 = or(_T_1011, gw_int_pending_3) @[el2_pic_ctl.scala 39:78] - node _T_1013 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_4 = mux(_T_1010, _T_1012, _T_1013) @[el2_pic_ctl.scala 39:8] - node _T_1014 = bits(extintsrc_req_sync, 5, 5) @[el2_pic_ctl.scala 162:43] - node _T_1015 = bits(gw_config_reg[5], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1016 = bits(gw_config_reg[5], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1017 = bits(gw_clear_reg_we_5, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1006 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 39:50] + node _T_1007 = eq(_T_1005, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1008 = and(gw_int_pending_3, _T_1007) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_3 = or(_T_1006, _T_1008) @[el2_pic_ctl.scala 39:72] + reg _T_1009 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1009 <= gw_int_pending_in_3 @[el2_pic_ctl.scala 40:30] + gw_int_pending_3 <= _T_1009 @[el2_pic_ctl.scala 40:20] + node _T_1010 = bits(_T_1004, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1011 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 41:55] + node _T_1012 = or(_T_1011, gw_int_pending_3) @[el2_pic_ctl.scala 41:78] + node _T_1013 = xor(_T_1002, _T_1003) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_4 = mux(_T_1010, _T_1012, _T_1013) @[el2_pic_ctl.scala 41:8] + node _T_1014 = bits(extintsrc_req_sync, 5, 5) @[el2_pic_ctl.scala 164:43] + node _T_1015 = bits(gw_config_reg[5], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1016 = bits(gw_config_reg[5], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1017 = bits(gw_clear_reg_we_5, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_4 : UInt<1> gw_int_pending_4 <= UInt<1>("h00") - node _T_1018 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 37:50] - node _T_1019 = eq(_T_1017, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1020 = and(gw_int_pending_4, _T_1019) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_4 = or(_T_1018, _T_1020) @[el2_pic_ctl.scala 37:72] - reg _T_1021 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1021 <= gw_int_pending_in_4 @[el2_pic_ctl.scala 38:30] - gw_int_pending_4 <= _T_1021 @[el2_pic_ctl.scala 38:20] - node _T_1022 = bits(_T_1016, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1023 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 39:55] - node _T_1024 = or(_T_1023, gw_int_pending_4) @[el2_pic_ctl.scala 39:78] - node _T_1025 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_5 = mux(_T_1022, _T_1024, _T_1025) @[el2_pic_ctl.scala 39:8] - node _T_1026 = bits(extintsrc_req_sync, 6, 6) @[el2_pic_ctl.scala 162:43] - node _T_1027 = bits(gw_config_reg[6], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1028 = bits(gw_config_reg[6], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1029 = bits(gw_clear_reg_we_6, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1018 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 39:50] + node _T_1019 = eq(_T_1017, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1020 = and(gw_int_pending_4, _T_1019) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_4 = or(_T_1018, _T_1020) @[el2_pic_ctl.scala 39:72] + reg _T_1021 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1021 <= gw_int_pending_in_4 @[el2_pic_ctl.scala 40:30] + gw_int_pending_4 <= _T_1021 @[el2_pic_ctl.scala 40:20] + node _T_1022 = bits(_T_1016, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1023 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 41:55] + node _T_1024 = or(_T_1023, gw_int_pending_4) @[el2_pic_ctl.scala 41:78] + node _T_1025 = xor(_T_1014, _T_1015) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_5 = mux(_T_1022, _T_1024, _T_1025) @[el2_pic_ctl.scala 41:8] + node _T_1026 = bits(extintsrc_req_sync, 6, 6) @[el2_pic_ctl.scala 164:43] + node _T_1027 = bits(gw_config_reg[6], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1028 = bits(gw_config_reg[6], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1029 = bits(gw_clear_reg_we_6, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_5 : UInt<1> gw_int_pending_5 <= UInt<1>("h00") - node _T_1030 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 37:50] - node _T_1031 = eq(_T_1029, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1032 = and(gw_int_pending_5, _T_1031) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_5 = or(_T_1030, _T_1032) @[el2_pic_ctl.scala 37:72] - reg _T_1033 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1033 <= gw_int_pending_in_5 @[el2_pic_ctl.scala 38:30] - gw_int_pending_5 <= _T_1033 @[el2_pic_ctl.scala 38:20] - node _T_1034 = bits(_T_1028, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1035 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 39:55] - node _T_1036 = or(_T_1035, gw_int_pending_5) @[el2_pic_ctl.scala 39:78] - node _T_1037 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_6 = mux(_T_1034, _T_1036, _T_1037) @[el2_pic_ctl.scala 39:8] - node _T_1038 = bits(extintsrc_req_sync, 7, 7) @[el2_pic_ctl.scala 162:43] - node _T_1039 = bits(gw_config_reg[7], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1040 = bits(gw_config_reg[7], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1041 = bits(gw_clear_reg_we_7, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1030 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 39:50] + node _T_1031 = eq(_T_1029, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1032 = and(gw_int_pending_5, _T_1031) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_5 = or(_T_1030, _T_1032) @[el2_pic_ctl.scala 39:72] + reg _T_1033 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1033 <= gw_int_pending_in_5 @[el2_pic_ctl.scala 40:30] + gw_int_pending_5 <= _T_1033 @[el2_pic_ctl.scala 40:20] + node _T_1034 = bits(_T_1028, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1035 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 41:55] + node _T_1036 = or(_T_1035, gw_int_pending_5) @[el2_pic_ctl.scala 41:78] + node _T_1037 = xor(_T_1026, _T_1027) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_6 = mux(_T_1034, _T_1036, _T_1037) @[el2_pic_ctl.scala 41:8] + node _T_1038 = bits(extintsrc_req_sync, 7, 7) @[el2_pic_ctl.scala 164:43] + node _T_1039 = bits(gw_config_reg[7], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1040 = bits(gw_config_reg[7], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1041 = bits(gw_clear_reg_we_7, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_6 : UInt<1> gw_int_pending_6 <= UInt<1>("h00") - node _T_1042 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 37:50] - node _T_1043 = eq(_T_1041, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1044 = and(gw_int_pending_6, _T_1043) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_6 = or(_T_1042, _T_1044) @[el2_pic_ctl.scala 37:72] - reg _T_1045 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1045 <= gw_int_pending_in_6 @[el2_pic_ctl.scala 38:30] - gw_int_pending_6 <= _T_1045 @[el2_pic_ctl.scala 38:20] - node _T_1046 = bits(_T_1040, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1047 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 39:55] - node _T_1048 = or(_T_1047, gw_int_pending_6) @[el2_pic_ctl.scala 39:78] - node _T_1049 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_7 = mux(_T_1046, _T_1048, _T_1049) @[el2_pic_ctl.scala 39:8] - node _T_1050 = bits(extintsrc_req_sync, 8, 8) @[el2_pic_ctl.scala 162:43] - node _T_1051 = bits(gw_config_reg[8], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1052 = bits(gw_config_reg[8], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1053 = bits(gw_clear_reg_we_8, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1042 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 39:50] + node _T_1043 = eq(_T_1041, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1044 = and(gw_int_pending_6, _T_1043) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_6 = or(_T_1042, _T_1044) @[el2_pic_ctl.scala 39:72] + reg _T_1045 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1045 <= gw_int_pending_in_6 @[el2_pic_ctl.scala 40:30] + gw_int_pending_6 <= _T_1045 @[el2_pic_ctl.scala 40:20] + node _T_1046 = bits(_T_1040, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1047 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 41:55] + node _T_1048 = or(_T_1047, gw_int_pending_6) @[el2_pic_ctl.scala 41:78] + node _T_1049 = xor(_T_1038, _T_1039) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_7 = mux(_T_1046, _T_1048, _T_1049) @[el2_pic_ctl.scala 41:8] + node _T_1050 = bits(extintsrc_req_sync, 8, 8) @[el2_pic_ctl.scala 164:43] + node _T_1051 = bits(gw_config_reg[8], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1052 = bits(gw_config_reg[8], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1053 = bits(gw_clear_reg_we_8, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_7 : UInt<1> gw_int_pending_7 <= UInt<1>("h00") - node _T_1054 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 37:50] - node _T_1055 = eq(_T_1053, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1056 = and(gw_int_pending_7, _T_1055) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_7 = or(_T_1054, _T_1056) @[el2_pic_ctl.scala 37:72] - reg _T_1057 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1057 <= gw_int_pending_in_7 @[el2_pic_ctl.scala 38:30] - gw_int_pending_7 <= _T_1057 @[el2_pic_ctl.scala 38:20] - node _T_1058 = bits(_T_1052, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1059 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 39:55] - node _T_1060 = or(_T_1059, gw_int_pending_7) @[el2_pic_ctl.scala 39:78] - node _T_1061 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_8 = mux(_T_1058, _T_1060, _T_1061) @[el2_pic_ctl.scala 39:8] - node _T_1062 = bits(extintsrc_req_sync, 9, 9) @[el2_pic_ctl.scala 162:43] - node _T_1063 = bits(gw_config_reg[9], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1064 = bits(gw_config_reg[9], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1065 = bits(gw_clear_reg_we_9, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1054 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 39:50] + node _T_1055 = eq(_T_1053, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1056 = and(gw_int_pending_7, _T_1055) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_7 = or(_T_1054, _T_1056) @[el2_pic_ctl.scala 39:72] + reg _T_1057 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1057 <= gw_int_pending_in_7 @[el2_pic_ctl.scala 40:30] + gw_int_pending_7 <= _T_1057 @[el2_pic_ctl.scala 40:20] + node _T_1058 = bits(_T_1052, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1059 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 41:55] + node _T_1060 = or(_T_1059, gw_int_pending_7) @[el2_pic_ctl.scala 41:78] + node _T_1061 = xor(_T_1050, _T_1051) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_8 = mux(_T_1058, _T_1060, _T_1061) @[el2_pic_ctl.scala 41:8] + node _T_1062 = bits(extintsrc_req_sync, 9, 9) @[el2_pic_ctl.scala 164:43] + node _T_1063 = bits(gw_config_reg[9], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1064 = bits(gw_config_reg[9], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1065 = bits(gw_clear_reg_we_9, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_8 : UInt<1> gw_int_pending_8 <= UInt<1>("h00") - node _T_1066 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 37:50] - node _T_1067 = eq(_T_1065, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1068 = and(gw_int_pending_8, _T_1067) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_8 = or(_T_1066, _T_1068) @[el2_pic_ctl.scala 37:72] - reg _T_1069 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1069 <= gw_int_pending_in_8 @[el2_pic_ctl.scala 38:30] - gw_int_pending_8 <= _T_1069 @[el2_pic_ctl.scala 38:20] - node _T_1070 = bits(_T_1064, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1071 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 39:55] - node _T_1072 = or(_T_1071, gw_int_pending_8) @[el2_pic_ctl.scala 39:78] - node _T_1073 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_9 = mux(_T_1070, _T_1072, _T_1073) @[el2_pic_ctl.scala 39:8] - node _T_1074 = bits(extintsrc_req_sync, 10, 10) @[el2_pic_ctl.scala 162:43] - node _T_1075 = bits(gw_config_reg[10], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1076 = bits(gw_config_reg[10], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1077 = bits(gw_clear_reg_we_10, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1066 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 39:50] + node _T_1067 = eq(_T_1065, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1068 = and(gw_int_pending_8, _T_1067) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_8 = or(_T_1066, _T_1068) @[el2_pic_ctl.scala 39:72] + reg _T_1069 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1069 <= gw_int_pending_in_8 @[el2_pic_ctl.scala 40:30] + gw_int_pending_8 <= _T_1069 @[el2_pic_ctl.scala 40:20] + node _T_1070 = bits(_T_1064, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1071 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 41:55] + node _T_1072 = or(_T_1071, gw_int_pending_8) @[el2_pic_ctl.scala 41:78] + node _T_1073 = xor(_T_1062, _T_1063) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_9 = mux(_T_1070, _T_1072, _T_1073) @[el2_pic_ctl.scala 41:8] + node _T_1074 = bits(extintsrc_req_sync, 10, 10) @[el2_pic_ctl.scala 164:43] + node _T_1075 = bits(gw_config_reg[10], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1076 = bits(gw_config_reg[10], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1077 = bits(gw_clear_reg_we_10, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_9 : UInt<1> gw_int_pending_9 <= UInt<1>("h00") - node _T_1078 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 37:50] - node _T_1079 = eq(_T_1077, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1080 = and(gw_int_pending_9, _T_1079) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_9 = or(_T_1078, _T_1080) @[el2_pic_ctl.scala 37:72] - reg _T_1081 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1081 <= gw_int_pending_in_9 @[el2_pic_ctl.scala 38:30] - gw_int_pending_9 <= _T_1081 @[el2_pic_ctl.scala 38:20] - node _T_1082 = bits(_T_1076, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1083 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 39:55] - node _T_1084 = or(_T_1083, gw_int_pending_9) @[el2_pic_ctl.scala 39:78] - node _T_1085 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_10 = mux(_T_1082, _T_1084, _T_1085) @[el2_pic_ctl.scala 39:8] - node _T_1086 = bits(extintsrc_req_sync, 11, 11) @[el2_pic_ctl.scala 162:43] - node _T_1087 = bits(gw_config_reg[11], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1088 = bits(gw_config_reg[11], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1089 = bits(gw_clear_reg_we_11, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1078 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 39:50] + node _T_1079 = eq(_T_1077, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1080 = and(gw_int_pending_9, _T_1079) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_9 = or(_T_1078, _T_1080) @[el2_pic_ctl.scala 39:72] + reg _T_1081 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1081 <= gw_int_pending_in_9 @[el2_pic_ctl.scala 40:30] + gw_int_pending_9 <= _T_1081 @[el2_pic_ctl.scala 40:20] + node _T_1082 = bits(_T_1076, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1083 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 41:55] + node _T_1084 = or(_T_1083, gw_int_pending_9) @[el2_pic_ctl.scala 41:78] + node _T_1085 = xor(_T_1074, _T_1075) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_10 = mux(_T_1082, _T_1084, _T_1085) @[el2_pic_ctl.scala 41:8] + node _T_1086 = bits(extintsrc_req_sync, 11, 11) @[el2_pic_ctl.scala 164:43] + node _T_1087 = bits(gw_config_reg[11], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1088 = bits(gw_config_reg[11], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1089 = bits(gw_clear_reg_we_11, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_10 : UInt<1> gw_int_pending_10 <= UInt<1>("h00") - node _T_1090 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 37:50] - node _T_1091 = eq(_T_1089, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1092 = and(gw_int_pending_10, _T_1091) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_10 = or(_T_1090, _T_1092) @[el2_pic_ctl.scala 37:72] - reg _T_1093 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1093 <= gw_int_pending_in_10 @[el2_pic_ctl.scala 38:30] - gw_int_pending_10 <= _T_1093 @[el2_pic_ctl.scala 38:20] - node _T_1094 = bits(_T_1088, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1095 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 39:55] - node _T_1096 = or(_T_1095, gw_int_pending_10) @[el2_pic_ctl.scala 39:78] - node _T_1097 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_11 = mux(_T_1094, _T_1096, _T_1097) @[el2_pic_ctl.scala 39:8] - node _T_1098 = bits(extintsrc_req_sync, 12, 12) @[el2_pic_ctl.scala 162:43] - node _T_1099 = bits(gw_config_reg[12], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1100 = bits(gw_config_reg[12], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1101 = bits(gw_clear_reg_we_12, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1090 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 39:50] + node _T_1091 = eq(_T_1089, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1092 = and(gw_int_pending_10, _T_1091) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_10 = or(_T_1090, _T_1092) @[el2_pic_ctl.scala 39:72] + reg _T_1093 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1093 <= gw_int_pending_in_10 @[el2_pic_ctl.scala 40:30] + gw_int_pending_10 <= _T_1093 @[el2_pic_ctl.scala 40:20] + node _T_1094 = bits(_T_1088, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1095 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 41:55] + node _T_1096 = or(_T_1095, gw_int_pending_10) @[el2_pic_ctl.scala 41:78] + node _T_1097 = xor(_T_1086, _T_1087) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_11 = mux(_T_1094, _T_1096, _T_1097) @[el2_pic_ctl.scala 41:8] + node _T_1098 = bits(extintsrc_req_sync, 12, 12) @[el2_pic_ctl.scala 164:43] + node _T_1099 = bits(gw_config_reg[12], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1100 = bits(gw_config_reg[12], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1101 = bits(gw_clear_reg_we_12, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_11 : UInt<1> gw_int_pending_11 <= UInt<1>("h00") - node _T_1102 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 37:50] - node _T_1103 = eq(_T_1101, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1104 = and(gw_int_pending_11, _T_1103) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_11 = or(_T_1102, _T_1104) @[el2_pic_ctl.scala 37:72] - reg _T_1105 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1105 <= gw_int_pending_in_11 @[el2_pic_ctl.scala 38:30] - gw_int_pending_11 <= _T_1105 @[el2_pic_ctl.scala 38:20] - node _T_1106 = bits(_T_1100, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1107 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 39:55] - node _T_1108 = or(_T_1107, gw_int_pending_11) @[el2_pic_ctl.scala 39:78] - node _T_1109 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_12 = mux(_T_1106, _T_1108, _T_1109) @[el2_pic_ctl.scala 39:8] - node _T_1110 = bits(extintsrc_req_sync, 13, 13) @[el2_pic_ctl.scala 162:43] - node _T_1111 = bits(gw_config_reg[13], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1112 = bits(gw_config_reg[13], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1113 = bits(gw_clear_reg_we_13, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1102 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 39:50] + node _T_1103 = eq(_T_1101, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1104 = and(gw_int_pending_11, _T_1103) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_11 = or(_T_1102, _T_1104) @[el2_pic_ctl.scala 39:72] + reg _T_1105 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1105 <= gw_int_pending_in_11 @[el2_pic_ctl.scala 40:30] + gw_int_pending_11 <= _T_1105 @[el2_pic_ctl.scala 40:20] + node _T_1106 = bits(_T_1100, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1107 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 41:55] + node _T_1108 = or(_T_1107, gw_int_pending_11) @[el2_pic_ctl.scala 41:78] + node _T_1109 = xor(_T_1098, _T_1099) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_12 = mux(_T_1106, _T_1108, _T_1109) @[el2_pic_ctl.scala 41:8] + node _T_1110 = bits(extintsrc_req_sync, 13, 13) @[el2_pic_ctl.scala 164:43] + node _T_1111 = bits(gw_config_reg[13], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1112 = bits(gw_config_reg[13], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1113 = bits(gw_clear_reg_we_13, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_12 : UInt<1> gw_int_pending_12 <= UInt<1>("h00") - node _T_1114 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 37:50] - node _T_1115 = eq(_T_1113, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1116 = and(gw_int_pending_12, _T_1115) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_12 = or(_T_1114, _T_1116) @[el2_pic_ctl.scala 37:72] - reg _T_1117 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1117 <= gw_int_pending_in_12 @[el2_pic_ctl.scala 38:30] - gw_int_pending_12 <= _T_1117 @[el2_pic_ctl.scala 38:20] - node _T_1118 = bits(_T_1112, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1119 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 39:55] - node _T_1120 = or(_T_1119, gw_int_pending_12) @[el2_pic_ctl.scala 39:78] - node _T_1121 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_13 = mux(_T_1118, _T_1120, _T_1121) @[el2_pic_ctl.scala 39:8] - node _T_1122 = bits(extintsrc_req_sync, 14, 14) @[el2_pic_ctl.scala 162:43] - node _T_1123 = bits(gw_config_reg[14], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1124 = bits(gw_config_reg[14], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1125 = bits(gw_clear_reg_we_14, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1114 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 39:50] + node _T_1115 = eq(_T_1113, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1116 = and(gw_int_pending_12, _T_1115) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_12 = or(_T_1114, _T_1116) @[el2_pic_ctl.scala 39:72] + reg _T_1117 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1117 <= gw_int_pending_in_12 @[el2_pic_ctl.scala 40:30] + gw_int_pending_12 <= _T_1117 @[el2_pic_ctl.scala 40:20] + node _T_1118 = bits(_T_1112, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1119 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 41:55] + node _T_1120 = or(_T_1119, gw_int_pending_12) @[el2_pic_ctl.scala 41:78] + node _T_1121 = xor(_T_1110, _T_1111) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_13 = mux(_T_1118, _T_1120, _T_1121) @[el2_pic_ctl.scala 41:8] + node _T_1122 = bits(extintsrc_req_sync, 14, 14) @[el2_pic_ctl.scala 164:43] + node _T_1123 = bits(gw_config_reg[14], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1124 = bits(gw_config_reg[14], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1125 = bits(gw_clear_reg_we_14, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_13 : UInt<1> gw_int_pending_13 <= UInt<1>("h00") - node _T_1126 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 37:50] - node _T_1127 = eq(_T_1125, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1128 = and(gw_int_pending_13, _T_1127) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_13 = or(_T_1126, _T_1128) @[el2_pic_ctl.scala 37:72] - reg _T_1129 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1129 <= gw_int_pending_in_13 @[el2_pic_ctl.scala 38:30] - gw_int_pending_13 <= _T_1129 @[el2_pic_ctl.scala 38:20] - node _T_1130 = bits(_T_1124, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1131 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 39:55] - node _T_1132 = or(_T_1131, gw_int_pending_13) @[el2_pic_ctl.scala 39:78] - node _T_1133 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_14 = mux(_T_1130, _T_1132, _T_1133) @[el2_pic_ctl.scala 39:8] - node _T_1134 = bits(extintsrc_req_sync, 15, 15) @[el2_pic_ctl.scala 162:43] - node _T_1135 = bits(gw_config_reg[15], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1136 = bits(gw_config_reg[15], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1137 = bits(gw_clear_reg_we_15, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1126 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 39:50] + node _T_1127 = eq(_T_1125, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1128 = and(gw_int_pending_13, _T_1127) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_13 = or(_T_1126, _T_1128) @[el2_pic_ctl.scala 39:72] + reg _T_1129 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1129 <= gw_int_pending_in_13 @[el2_pic_ctl.scala 40:30] + gw_int_pending_13 <= _T_1129 @[el2_pic_ctl.scala 40:20] + node _T_1130 = bits(_T_1124, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1131 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 41:55] + node _T_1132 = or(_T_1131, gw_int_pending_13) @[el2_pic_ctl.scala 41:78] + node _T_1133 = xor(_T_1122, _T_1123) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_14 = mux(_T_1130, _T_1132, _T_1133) @[el2_pic_ctl.scala 41:8] + node _T_1134 = bits(extintsrc_req_sync, 15, 15) @[el2_pic_ctl.scala 164:43] + node _T_1135 = bits(gw_config_reg[15], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1136 = bits(gw_config_reg[15], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1137 = bits(gw_clear_reg_we_15, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_14 : UInt<1> gw_int_pending_14 <= UInt<1>("h00") - node _T_1138 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 37:50] - node _T_1139 = eq(_T_1137, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1140 = and(gw_int_pending_14, _T_1139) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_14 = or(_T_1138, _T_1140) @[el2_pic_ctl.scala 37:72] - reg _T_1141 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1141 <= gw_int_pending_in_14 @[el2_pic_ctl.scala 38:30] - gw_int_pending_14 <= _T_1141 @[el2_pic_ctl.scala 38:20] - node _T_1142 = bits(_T_1136, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1143 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 39:55] - node _T_1144 = or(_T_1143, gw_int_pending_14) @[el2_pic_ctl.scala 39:78] - node _T_1145 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_15 = mux(_T_1142, _T_1144, _T_1145) @[el2_pic_ctl.scala 39:8] - node _T_1146 = bits(extintsrc_req_sync, 16, 16) @[el2_pic_ctl.scala 162:43] - node _T_1147 = bits(gw_config_reg[16], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1148 = bits(gw_config_reg[16], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1149 = bits(gw_clear_reg_we_16, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1138 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 39:50] + node _T_1139 = eq(_T_1137, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1140 = and(gw_int_pending_14, _T_1139) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_14 = or(_T_1138, _T_1140) @[el2_pic_ctl.scala 39:72] + reg _T_1141 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1141 <= gw_int_pending_in_14 @[el2_pic_ctl.scala 40:30] + gw_int_pending_14 <= _T_1141 @[el2_pic_ctl.scala 40:20] + node _T_1142 = bits(_T_1136, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1143 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 41:55] + node _T_1144 = or(_T_1143, gw_int_pending_14) @[el2_pic_ctl.scala 41:78] + node _T_1145 = xor(_T_1134, _T_1135) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_15 = mux(_T_1142, _T_1144, _T_1145) @[el2_pic_ctl.scala 41:8] + node _T_1146 = bits(extintsrc_req_sync, 16, 16) @[el2_pic_ctl.scala 164:43] + node _T_1147 = bits(gw_config_reg[16], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1148 = bits(gw_config_reg[16], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1149 = bits(gw_clear_reg_we_16, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_15 : UInt<1> gw_int_pending_15 <= UInt<1>("h00") - node _T_1150 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 37:50] - node _T_1151 = eq(_T_1149, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1152 = and(gw_int_pending_15, _T_1151) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_15 = or(_T_1150, _T_1152) @[el2_pic_ctl.scala 37:72] - reg _T_1153 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1153 <= gw_int_pending_in_15 @[el2_pic_ctl.scala 38:30] - gw_int_pending_15 <= _T_1153 @[el2_pic_ctl.scala 38:20] - node _T_1154 = bits(_T_1148, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1155 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 39:55] - node _T_1156 = or(_T_1155, gw_int_pending_15) @[el2_pic_ctl.scala 39:78] - node _T_1157 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_16 = mux(_T_1154, _T_1156, _T_1157) @[el2_pic_ctl.scala 39:8] - node _T_1158 = bits(extintsrc_req_sync, 17, 17) @[el2_pic_ctl.scala 162:43] - node _T_1159 = bits(gw_config_reg[17], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1160 = bits(gw_config_reg[17], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1161 = bits(gw_clear_reg_we_17, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1150 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 39:50] + node _T_1151 = eq(_T_1149, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1152 = and(gw_int_pending_15, _T_1151) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_15 = or(_T_1150, _T_1152) @[el2_pic_ctl.scala 39:72] + reg _T_1153 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1153 <= gw_int_pending_in_15 @[el2_pic_ctl.scala 40:30] + gw_int_pending_15 <= _T_1153 @[el2_pic_ctl.scala 40:20] + node _T_1154 = bits(_T_1148, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1155 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 41:55] + node _T_1156 = or(_T_1155, gw_int_pending_15) @[el2_pic_ctl.scala 41:78] + node _T_1157 = xor(_T_1146, _T_1147) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_16 = mux(_T_1154, _T_1156, _T_1157) @[el2_pic_ctl.scala 41:8] + node _T_1158 = bits(extintsrc_req_sync, 17, 17) @[el2_pic_ctl.scala 164:43] + node _T_1159 = bits(gw_config_reg[17], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1160 = bits(gw_config_reg[17], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1161 = bits(gw_clear_reg_we_17, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_16 : UInt<1> gw_int_pending_16 <= UInt<1>("h00") - node _T_1162 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 37:50] - node _T_1163 = eq(_T_1161, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1164 = and(gw_int_pending_16, _T_1163) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_16 = or(_T_1162, _T_1164) @[el2_pic_ctl.scala 37:72] - reg _T_1165 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1165 <= gw_int_pending_in_16 @[el2_pic_ctl.scala 38:30] - gw_int_pending_16 <= _T_1165 @[el2_pic_ctl.scala 38:20] - node _T_1166 = bits(_T_1160, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1167 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 39:55] - node _T_1168 = or(_T_1167, gw_int_pending_16) @[el2_pic_ctl.scala 39:78] - node _T_1169 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_17 = mux(_T_1166, _T_1168, _T_1169) @[el2_pic_ctl.scala 39:8] - node _T_1170 = bits(extintsrc_req_sync, 18, 18) @[el2_pic_ctl.scala 162:43] - node _T_1171 = bits(gw_config_reg[18], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1172 = bits(gw_config_reg[18], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1173 = bits(gw_clear_reg_we_18, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1162 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 39:50] + node _T_1163 = eq(_T_1161, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1164 = and(gw_int_pending_16, _T_1163) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_16 = or(_T_1162, _T_1164) @[el2_pic_ctl.scala 39:72] + reg _T_1165 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1165 <= gw_int_pending_in_16 @[el2_pic_ctl.scala 40:30] + gw_int_pending_16 <= _T_1165 @[el2_pic_ctl.scala 40:20] + node _T_1166 = bits(_T_1160, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1167 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 41:55] + node _T_1168 = or(_T_1167, gw_int_pending_16) @[el2_pic_ctl.scala 41:78] + node _T_1169 = xor(_T_1158, _T_1159) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_17 = mux(_T_1166, _T_1168, _T_1169) @[el2_pic_ctl.scala 41:8] + node _T_1170 = bits(extintsrc_req_sync, 18, 18) @[el2_pic_ctl.scala 164:43] + node _T_1171 = bits(gw_config_reg[18], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1172 = bits(gw_config_reg[18], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1173 = bits(gw_clear_reg_we_18, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_17 : UInt<1> gw_int_pending_17 <= UInt<1>("h00") - node _T_1174 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 37:50] - node _T_1175 = eq(_T_1173, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1176 = and(gw_int_pending_17, _T_1175) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_17 = or(_T_1174, _T_1176) @[el2_pic_ctl.scala 37:72] - reg _T_1177 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1177 <= gw_int_pending_in_17 @[el2_pic_ctl.scala 38:30] - gw_int_pending_17 <= _T_1177 @[el2_pic_ctl.scala 38:20] - node _T_1178 = bits(_T_1172, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1179 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 39:55] - node _T_1180 = or(_T_1179, gw_int_pending_17) @[el2_pic_ctl.scala 39:78] - node _T_1181 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_18 = mux(_T_1178, _T_1180, _T_1181) @[el2_pic_ctl.scala 39:8] - node _T_1182 = bits(extintsrc_req_sync, 19, 19) @[el2_pic_ctl.scala 162:43] - node _T_1183 = bits(gw_config_reg[19], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1184 = bits(gw_config_reg[19], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1185 = bits(gw_clear_reg_we_19, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1174 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 39:50] + node _T_1175 = eq(_T_1173, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1176 = and(gw_int_pending_17, _T_1175) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_17 = or(_T_1174, _T_1176) @[el2_pic_ctl.scala 39:72] + reg _T_1177 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1177 <= gw_int_pending_in_17 @[el2_pic_ctl.scala 40:30] + gw_int_pending_17 <= _T_1177 @[el2_pic_ctl.scala 40:20] + node _T_1178 = bits(_T_1172, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1179 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 41:55] + node _T_1180 = or(_T_1179, gw_int_pending_17) @[el2_pic_ctl.scala 41:78] + node _T_1181 = xor(_T_1170, _T_1171) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_18 = mux(_T_1178, _T_1180, _T_1181) @[el2_pic_ctl.scala 41:8] + node _T_1182 = bits(extintsrc_req_sync, 19, 19) @[el2_pic_ctl.scala 164:43] + node _T_1183 = bits(gw_config_reg[19], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1184 = bits(gw_config_reg[19], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1185 = bits(gw_clear_reg_we_19, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_18 : UInt<1> gw_int_pending_18 <= UInt<1>("h00") - node _T_1186 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 37:50] - node _T_1187 = eq(_T_1185, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1188 = and(gw_int_pending_18, _T_1187) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_18 = or(_T_1186, _T_1188) @[el2_pic_ctl.scala 37:72] - reg _T_1189 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1189 <= gw_int_pending_in_18 @[el2_pic_ctl.scala 38:30] - gw_int_pending_18 <= _T_1189 @[el2_pic_ctl.scala 38:20] - node _T_1190 = bits(_T_1184, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1191 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 39:55] - node _T_1192 = or(_T_1191, gw_int_pending_18) @[el2_pic_ctl.scala 39:78] - node _T_1193 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_19 = mux(_T_1190, _T_1192, _T_1193) @[el2_pic_ctl.scala 39:8] - node _T_1194 = bits(extintsrc_req_sync, 20, 20) @[el2_pic_ctl.scala 162:43] - node _T_1195 = bits(gw_config_reg[20], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1196 = bits(gw_config_reg[20], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1197 = bits(gw_clear_reg_we_20, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1186 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 39:50] + node _T_1187 = eq(_T_1185, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1188 = and(gw_int_pending_18, _T_1187) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_18 = or(_T_1186, _T_1188) @[el2_pic_ctl.scala 39:72] + reg _T_1189 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1189 <= gw_int_pending_in_18 @[el2_pic_ctl.scala 40:30] + gw_int_pending_18 <= _T_1189 @[el2_pic_ctl.scala 40:20] + node _T_1190 = bits(_T_1184, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1191 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 41:55] + node _T_1192 = or(_T_1191, gw_int_pending_18) @[el2_pic_ctl.scala 41:78] + node _T_1193 = xor(_T_1182, _T_1183) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_19 = mux(_T_1190, _T_1192, _T_1193) @[el2_pic_ctl.scala 41:8] + node _T_1194 = bits(extintsrc_req_sync, 20, 20) @[el2_pic_ctl.scala 164:43] + node _T_1195 = bits(gw_config_reg[20], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1196 = bits(gw_config_reg[20], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1197 = bits(gw_clear_reg_we_20, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_19 : UInt<1> gw_int_pending_19 <= UInt<1>("h00") - node _T_1198 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 37:50] - node _T_1199 = eq(_T_1197, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1200 = and(gw_int_pending_19, _T_1199) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_19 = or(_T_1198, _T_1200) @[el2_pic_ctl.scala 37:72] - reg _T_1201 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1201 <= gw_int_pending_in_19 @[el2_pic_ctl.scala 38:30] - gw_int_pending_19 <= _T_1201 @[el2_pic_ctl.scala 38:20] - node _T_1202 = bits(_T_1196, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1203 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 39:55] - node _T_1204 = or(_T_1203, gw_int_pending_19) @[el2_pic_ctl.scala 39:78] - node _T_1205 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_20 = mux(_T_1202, _T_1204, _T_1205) @[el2_pic_ctl.scala 39:8] - node _T_1206 = bits(extintsrc_req_sync, 21, 21) @[el2_pic_ctl.scala 162:43] - node _T_1207 = bits(gw_config_reg[21], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1208 = bits(gw_config_reg[21], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1209 = bits(gw_clear_reg_we_21, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1198 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 39:50] + node _T_1199 = eq(_T_1197, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1200 = and(gw_int_pending_19, _T_1199) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_19 = or(_T_1198, _T_1200) @[el2_pic_ctl.scala 39:72] + reg _T_1201 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1201 <= gw_int_pending_in_19 @[el2_pic_ctl.scala 40:30] + gw_int_pending_19 <= _T_1201 @[el2_pic_ctl.scala 40:20] + node _T_1202 = bits(_T_1196, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1203 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 41:55] + node _T_1204 = or(_T_1203, gw_int_pending_19) @[el2_pic_ctl.scala 41:78] + node _T_1205 = xor(_T_1194, _T_1195) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_20 = mux(_T_1202, _T_1204, _T_1205) @[el2_pic_ctl.scala 41:8] + node _T_1206 = bits(extintsrc_req_sync, 21, 21) @[el2_pic_ctl.scala 164:43] + node _T_1207 = bits(gw_config_reg[21], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1208 = bits(gw_config_reg[21], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1209 = bits(gw_clear_reg_we_21, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_20 : UInt<1> gw_int_pending_20 <= UInt<1>("h00") - node _T_1210 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 37:50] - node _T_1211 = eq(_T_1209, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1212 = and(gw_int_pending_20, _T_1211) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_20 = or(_T_1210, _T_1212) @[el2_pic_ctl.scala 37:72] - reg _T_1213 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1213 <= gw_int_pending_in_20 @[el2_pic_ctl.scala 38:30] - gw_int_pending_20 <= _T_1213 @[el2_pic_ctl.scala 38:20] - node _T_1214 = bits(_T_1208, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1215 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 39:55] - node _T_1216 = or(_T_1215, gw_int_pending_20) @[el2_pic_ctl.scala 39:78] - node _T_1217 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_21 = mux(_T_1214, _T_1216, _T_1217) @[el2_pic_ctl.scala 39:8] - node _T_1218 = bits(extintsrc_req_sync, 22, 22) @[el2_pic_ctl.scala 162:43] - node _T_1219 = bits(gw_config_reg[22], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1220 = bits(gw_config_reg[22], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1221 = bits(gw_clear_reg_we_22, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1210 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 39:50] + node _T_1211 = eq(_T_1209, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1212 = and(gw_int_pending_20, _T_1211) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_20 = or(_T_1210, _T_1212) @[el2_pic_ctl.scala 39:72] + reg _T_1213 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1213 <= gw_int_pending_in_20 @[el2_pic_ctl.scala 40:30] + gw_int_pending_20 <= _T_1213 @[el2_pic_ctl.scala 40:20] + node _T_1214 = bits(_T_1208, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1215 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 41:55] + node _T_1216 = or(_T_1215, gw_int_pending_20) @[el2_pic_ctl.scala 41:78] + node _T_1217 = xor(_T_1206, _T_1207) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_21 = mux(_T_1214, _T_1216, _T_1217) @[el2_pic_ctl.scala 41:8] + node _T_1218 = bits(extintsrc_req_sync, 22, 22) @[el2_pic_ctl.scala 164:43] + node _T_1219 = bits(gw_config_reg[22], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1220 = bits(gw_config_reg[22], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1221 = bits(gw_clear_reg_we_22, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_21 : UInt<1> gw_int_pending_21 <= UInt<1>("h00") - node _T_1222 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 37:50] - node _T_1223 = eq(_T_1221, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1224 = and(gw_int_pending_21, _T_1223) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_21 = or(_T_1222, _T_1224) @[el2_pic_ctl.scala 37:72] - reg _T_1225 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1225 <= gw_int_pending_in_21 @[el2_pic_ctl.scala 38:30] - gw_int_pending_21 <= _T_1225 @[el2_pic_ctl.scala 38:20] - node _T_1226 = bits(_T_1220, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1227 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 39:55] - node _T_1228 = or(_T_1227, gw_int_pending_21) @[el2_pic_ctl.scala 39:78] - node _T_1229 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_22 = mux(_T_1226, _T_1228, _T_1229) @[el2_pic_ctl.scala 39:8] - node _T_1230 = bits(extintsrc_req_sync, 23, 23) @[el2_pic_ctl.scala 162:43] - node _T_1231 = bits(gw_config_reg[23], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1232 = bits(gw_config_reg[23], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1233 = bits(gw_clear_reg_we_23, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1222 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 39:50] + node _T_1223 = eq(_T_1221, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1224 = and(gw_int_pending_21, _T_1223) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_21 = or(_T_1222, _T_1224) @[el2_pic_ctl.scala 39:72] + reg _T_1225 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1225 <= gw_int_pending_in_21 @[el2_pic_ctl.scala 40:30] + gw_int_pending_21 <= _T_1225 @[el2_pic_ctl.scala 40:20] + node _T_1226 = bits(_T_1220, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1227 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 41:55] + node _T_1228 = or(_T_1227, gw_int_pending_21) @[el2_pic_ctl.scala 41:78] + node _T_1229 = xor(_T_1218, _T_1219) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_22 = mux(_T_1226, _T_1228, _T_1229) @[el2_pic_ctl.scala 41:8] + node _T_1230 = bits(extintsrc_req_sync, 23, 23) @[el2_pic_ctl.scala 164:43] + node _T_1231 = bits(gw_config_reg[23], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1232 = bits(gw_config_reg[23], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1233 = bits(gw_clear_reg_we_23, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_22 : UInt<1> gw_int_pending_22 <= UInt<1>("h00") - node _T_1234 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 37:50] - node _T_1235 = eq(_T_1233, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1236 = and(gw_int_pending_22, _T_1235) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_22 = or(_T_1234, _T_1236) @[el2_pic_ctl.scala 37:72] - reg _T_1237 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1237 <= gw_int_pending_in_22 @[el2_pic_ctl.scala 38:30] - gw_int_pending_22 <= _T_1237 @[el2_pic_ctl.scala 38:20] - node _T_1238 = bits(_T_1232, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1239 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 39:55] - node _T_1240 = or(_T_1239, gw_int_pending_22) @[el2_pic_ctl.scala 39:78] - node _T_1241 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_23 = mux(_T_1238, _T_1240, _T_1241) @[el2_pic_ctl.scala 39:8] - node _T_1242 = bits(extintsrc_req_sync, 24, 24) @[el2_pic_ctl.scala 162:43] - node _T_1243 = bits(gw_config_reg[24], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1244 = bits(gw_config_reg[24], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1245 = bits(gw_clear_reg_we_24, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1234 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 39:50] + node _T_1235 = eq(_T_1233, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1236 = and(gw_int_pending_22, _T_1235) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_22 = or(_T_1234, _T_1236) @[el2_pic_ctl.scala 39:72] + reg _T_1237 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1237 <= gw_int_pending_in_22 @[el2_pic_ctl.scala 40:30] + gw_int_pending_22 <= _T_1237 @[el2_pic_ctl.scala 40:20] + node _T_1238 = bits(_T_1232, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1239 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 41:55] + node _T_1240 = or(_T_1239, gw_int_pending_22) @[el2_pic_ctl.scala 41:78] + node _T_1241 = xor(_T_1230, _T_1231) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_23 = mux(_T_1238, _T_1240, _T_1241) @[el2_pic_ctl.scala 41:8] + node _T_1242 = bits(extintsrc_req_sync, 24, 24) @[el2_pic_ctl.scala 164:43] + node _T_1243 = bits(gw_config_reg[24], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1244 = bits(gw_config_reg[24], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1245 = bits(gw_clear_reg_we_24, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_23 : UInt<1> gw_int_pending_23 <= UInt<1>("h00") - node _T_1246 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 37:50] - node _T_1247 = eq(_T_1245, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1248 = and(gw_int_pending_23, _T_1247) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_23 = or(_T_1246, _T_1248) @[el2_pic_ctl.scala 37:72] - reg _T_1249 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1249 <= gw_int_pending_in_23 @[el2_pic_ctl.scala 38:30] - gw_int_pending_23 <= _T_1249 @[el2_pic_ctl.scala 38:20] - node _T_1250 = bits(_T_1244, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1251 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 39:55] - node _T_1252 = or(_T_1251, gw_int_pending_23) @[el2_pic_ctl.scala 39:78] - node _T_1253 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_24 = mux(_T_1250, _T_1252, _T_1253) @[el2_pic_ctl.scala 39:8] - node _T_1254 = bits(extintsrc_req_sync, 25, 25) @[el2_pic_ctl.scala 162:43] - node _T_1255 = bits(gw_config_reg[25], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1256 = bits(gw_config_reg[25], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1257 = bits(gw_clear_reg_we_25, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1246 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 39:50] + node _T_1247 = eq(_T_1245, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1248 = and(gw_int_pending_23, _T_1247) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_23 = or(_T_1246, _T_1248) @[el2_pic_ctl.scala 39:72] + reg _T_1249 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1249 <= gw_int_pending_in_23 @[el2_pic_ctl.scala 40:30] + gw_int_pending_23 <= _T_1249 @[el2_pic_ctl.scala 40:20] + node _T_1250 = bits(_T_1244, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1251 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 41:55] + node _T_1252 = or(_T_1251, gw_int_pending_23) @[el2_pic_ctl.scala 41:78] + node _T_1253 = xor(_T_1242, _T_1243) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_24 = mux(_T_1250, _T_1252, _T_1253) @[el2_pic_ctl.scala 41:8] + node _T_1254 = bits(extintsrc_req_sync, 25, 25) @[el2_pic_ctl.scala 164:43] + node _T_1255 = bits(gw_config_reg[25], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1256 = bits(gw_config_reg[25], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1257 = bits(gw_clear_reg_we_25, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_24 : UInt<1> gw_int_pending_24 <= UInt<1>("h00") - node _T_1258 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 37:50] - node _T_1259 = eq(_T_1257, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1260 = and(gw_int_pending_24, _T_1259) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_24 = or(_T_1258, _T_1260) @[el2_pic_ctl.scala 37:72] - reg _T_1261 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1261 <= gw_int_pending_in_24 @[el2_pic_ctl.scala 38:30] - gw_int_pending_24 <= _T_1261 @[el2_pic_ctl.scala 38:20] - node _T_1262 = bits(_T_1256, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1263 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 39:55] - node _T_1264 = or(_T_1263, gw_int_pending_24) @[el2_pic_ctl.scala 39:78] - node _T_1265 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_25 = mux(_T_1262, _T_1264, _T_1265) @[el2_pic_ctl.scala 39:8] - node _T_1266 = bits(extintsrc_req_sync, 26, 26) @[el2_pic_ctl.scala 162:43] - node _T_1267 = bits(gw_config_reg[26], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1268 = bits(gw_config_reg[26], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1269 = bits(gw_clear_reg_we_26, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1258 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 39:50] + node _T_1259 = eq(_T_1257, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1260 = and(gw_int_pending_24, _T_1259) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_24 = or(_T_1258, _T_1260) @[el2_pic_ctl.scala 39:72] + reg _T_1261 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1261 <= gw_int_pending_in_24 @[el2_pic_ctl.scala 40:30] + gw_int_pending_24 <= _T_1261 @[el2_pic_ctl.scala 40:20] + node _T_1262 = bits(_T_1256, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1263 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 41:55] + node _T_1264 = or(_T_1263, gw_int_pending_24) @[el2_pic_ctl.scala 41:78] + node _T_1265 = xor(_T_1254, _T_1255) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_25 = mux(_T_1262, _T_1264, _T_1265) @[el2_pic_ctl.scala 41:8] + node _T_1266 = bits(extintsrc_req_sync, 26, 26) @[el2_pic_ctl.scala 164:43] + node _T_1267 = bits(gw_config_reg[26], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1268 = bits(gw_config_reg[26], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1269 = bits(gw_clear_reg_we_26, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_25 : UInt<1> gw_int_pending_25 <= UInt<1>("h00") - node _T_1270 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 37:50] - node _T_1271 = eq(_T_1269, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1272 = and(gw_int_pending_25, _T_1271) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_25 = or(_T_1270, _T_1272) @[el2_pic_ctl.scala 37:72] - reg _T_1273 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1273 <= gw_int_pending_in_25 @[el2_pic_ctl.scala 38:30] - gw_int_pending_25 <= _T_1273 @[el2_pic_ctl.scala 38:20] - node _T_1274 = bits(_T_1268, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1275 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 39:55] - node _T_1276 = or(_T_1275, gw_int_pending_25) @[el2_pic_ctl.scala 39:78] - node _T_1277 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_26 = mux(_T_1274, _T_1276, _T_1277) @[el2_pic_ctl.scala 39:8] - node _T_1278 = bits(extintsrc_req_sync, 27, 27) @[el2_pic_ctl.scala 162:43] - node _T_1279 = bits(gw_config_reg[27], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1280 = bits(gw_config_reg[27], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1281 = bits(gw_clear_reg_we_27, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1270 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 39:50] + node _T_1271 = eq(_T_1269, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1272 = and(gw_int_pending_25, _T_1271) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_25 = or(_T_1270, _T_1272) @[el2_pic_ctl.scala 39:72] + reg _T_1273 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1273 <= gw_int_pending_in_25 @[el2_pic_ctl.scala 40:30] + gw_int_pending_25 <= _T_1273 @[el2_pic_ctl.scala 40:20] + node _T_1274 = bits(_T_1268, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1275 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 41:55] + node _T_1276 = or(_T_1275, gw_int_pending_25) @[el2_pic_ctl.scala 41:78] + node _T_1277 = xor(_T_1266, _T_1267) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_26 = mux(_T_1274, _T_1276, _T_1277) @[el2_pic_ctl.scala 41:8] + node _T_1278 = bits(extintsrc_req_sync, 27, 27) @[el2_pic_ctl.scala 164:43] + node _T_1279 = bits(gw_config_reg[27], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1280 = bits(gw_config_reg[27], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1281 = bits(gw_clear_reg_we_27, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_26 : UInt<1> gw_int_pending_26 <= UInt<1>("h00") - node _T_1282 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 37:50] - node _T_1283 = eq(_T_1281, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1284 = and(gw_int_pending_26, _T_1283) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_26 = or(_T_1282, _T_1284) @[el2_pic_ctl.scala 37:72] - reg _T_1285 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1285 <= gw_int_pending_in_26 @[el2_pic_ctl.scala 38:30] - gw_int_pending_26 <= _T_1285 @[el2_pic_ctl.scala 38:20] - node _T_1286 = bits(_T_1280, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1287 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 39:55] - node _T_1288 = or(_T_1287, gw_int_pending_26) @[el2_pic_ctl.scala 39:78] - node _T_1289 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_27 = mux(_T_1286, _T_1288, _T_1289) @[el2_pic_ctl.scala 39:8] - node _T_1290 = bits(extintsrc_req_sync, 28, 28) @[el2_pic_ctl.scala 162:43] - node _T_1291 = bits(gw_config_reg[28], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1292 = bits(gw_config_reg[28], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1293 = bits(gw_clear_reg_we_28, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1282 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 39:50] + node _T_1283 = eq(_T_1281, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1284 = and(gw_int_pending_26, _T_1283) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_26 = or(_T_1282, _T_1284) @[el2_pic_ctl.scala 39:72] + reg _T_1285 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1285 <= gw_int_pending_in_26 @[el2_pic_ctl.scala 40:30] + gw_int_pending_26 <= _T_1285 @[el2_pic_ctl.scala 40:20] + node _T_1286 = bits(_T_1280, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1287 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 41:55] + node _T_1288 = or(_T_1287, gw_int_pending_26) @[el2_pic_ctl.scala 41:78] + node _T_1289 = xor(_T_1278, _T_1279) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_27 = mux(_T_1286, _T_1288, _T_1289) @[el2_pic_ctl.scala 41:8] + node _T_1290 = bits(extintsrc_req_sync, 28, 28) @[el2_pic_ctl.scala 164:43] + node _T_1291 = bits(gw_config_reg[28], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1292 = bits(gw_config_reg[28], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1293 = bits(gw_clear_reg_we_28, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_27 : UInt<1> gw_int_pending_27 <= UInt<1>("h00") - node _T_1294 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 37:50] - node _T_1295 = eq(_T_1293, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1296 = and(gw_int_pending_27, _T_1295) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_27 = or(_T_1294, _T_1296) @[el2_pic_ctl.scala 37:72] - reg _T_1297 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1297 <= gw_int_pending_in_27 @[el2_pic_ctl.scala 38:30] - gw_int_pending_27 <= _T_1297 @[el2_pic_ctl.scala 38:20] - node _T_1298 = bits(_T_1292, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1299 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 39:55] - node _T_1300 = or(_T_1299, gw_int_pending_27) @[el2_pic_ctl.scala 39:78] - node _T_1301 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_28 = mux(_T_1298, _T_1300, _T_1301) @[el2_pic_ctl.scala 39:8] - node _T_1302 = bits(extintsrc_req_sync, 29, 29) @[el2_pic_ctl.scala 162:43] - node _T_1303 = bits(gw_config_reg[29], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1304 = bits(gw_config_reg[29], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1305 = bits(gw_clear_reg_we_29, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1294 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 39:50] + node _T_1295 = eq(_T_1293, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1296 = and(gw_int_pending_27, _T_1295) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_27 = or(_T_1294, _T_1296) @[el2_pic_ctl.scala 39:72] + reg _T_1297 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1297 <= gw_int_pending_in_27 @[el2_pic_ctl.scala 40:30] + gw_int_pending_27 <= _T_1297 @[el2_pic_ctl.scala 40:20] + node _T_1298 = bits(_T_1292, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1299 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 41:55] + node _T_1300 = or(_T_1299, gw_int_pending_27) @[el2_pic_ctl.scala 41:78] + node _T_1301 = xor(_T_1290, _T_1291) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_28 = mux(_T_1298, _T_1300, _T_1301) @[el2_pic_ctl.scala 41:8] + node _T_1302 = bits(extintsrc_req_sync, 29, 29) @[el2_pic_ctl.scala 164:43] + node _T_1303 = bits(gw_config_reg[29], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1304 = bits(gw_config_reg[29], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1305 = bits(gw_clear_reg_we_29, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_28 : UInt<1> gw_int_pending_28 <= UInt<1>("h00") - node _T_1306 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 37:50] - node _T_1307 = eq(_T_1305, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1308 = and(gw_int_pending_28, _T_1307) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_28 = or(_T_1306, _T_1308) @[el2_pic_ctl.scala 37:72] - reg _T_1309 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1309 <= gw_int_pending_in_28 @[el2_pic_ctl.scala 38:30] - gw_int_pending_28 <= _T_1309 @[el2_pic_ctl.scala 38:20] - node _T_1310 = bits(_T_1304, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1311 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 39:55] - node _T_1312 = or(_T_1311, gw_int_pending_28) @[el2_pic_ctl.scala 39:78] - node _T_1313 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_29 = mux(_T_1310, _T_1312, _T_1313) @[el2_pic_ctl.scala 39:8] - node _T_1314 = bits(extintsrc_req_sync, 30, 30) @[el2_pic_ctl.scala 162:43] - node _T_1315 = bits(gw_config_reg[30], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1316 = bits(gw_config_reg[30], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1317 = bits(gw_clear_reg_we_30, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1306 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 39:50] + node _T_1307 = eq(_T_1305, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1308 = and(gw_int_pending_28, _T_1307) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_28 = or(_T_1306, _T_1308) @[el2_pic_ctl.scala 39:72] + reg _T_1309 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1309 <= gw_int_pending_in_28 @[el2_pic_ctl.scala 40:30] + gw_int_pending_28 <= _T_1309 @[el2_pic_ctl.scala 40:20] + node _T_1310 = bits(_T_1304, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1311 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 41:55] + node _T_1312 = or(_T_1311, gw_int_pending_28) @[el2_pic_ctl.scala 41:78] + node _T_1313 = xor(_T_1302, _T_1303) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_29 = mux(_T_1310, _T_1312, _T_1313) @[el2_pic_ctl.scala 41:8] + node _T_1314 = bits(extintsrc_req_sync, 30, 30) @[el2_pic_ctl.scala 164:43] + node _T_1315 = bits(gw_config_reg[30], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1316 = bits(gw_config_reg[30], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1317 = bits(gw_clear_reg_we_30, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_29 : UInt<1> gw_int_pending_29 <= UInt<1>("h00") - node _T_1318 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 37:50] - node _T_1319 = eq(_T_1317, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1320 = and(gw_int_pending_29, _T_1319) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_29 = or(_T_1318, _T_1320) @[el2_pic_ctl.scala 37:72] - reg _T_1321 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1321 <= gw_int_pending_in_29 @[el2_pic_ctl.scala 38:30] - gw_int_pending_29 <= _T_1321 @[el2_pic_ctl.scala 38:20] - node _T_1322 = bits(_T_1316, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1323 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 39:55] - node _T_1324 = or(_T_1323, gw_int_pending_29) @[el2_pic_ctl.scala 39:78] - node _T_1325 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_30 = mux(_T_1322, _T_1324, _T_1325) @[el2_pic_ctl.scala 39:8] - node _T_1326 = bits(extintsrc_req_sync, 31, 31) @[el2_pic_ctl.scala 162:43] - node _T_1327 = bits(gw_config_reg[31], 0, 0) @[el2_pic_ctl.scala 162:64] - node _T_1328 = bits(gw_config_reg[31], 1, 1) @[el2_pic_ctl.scala 162:85] - node _T_1329 = bits(gw_clear_reg_we_31, 0, 0) @[el2_pic_ctl.scala 162:115] + node _T_1318 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 39:50] + node _T_1319 = eq(_T_1317, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1320 = and(gw_int_pending_29, _T_1319) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_29 = or(_T_1318, _T_1320) @[el2_pic_ctl.scala 39:72] + reg _T_1321 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1321 <= gw_int_pending_in_29 @[el2_pic_ctl.scala 40:30] + gw_int_pending_29 <= _T_1321 @[el2_pic_ctl.scala 40:20] + node _T_1322 = bits(_T_1316, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1323 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 41:55] + node _T_1324 = or(_T_1323, gw_int_pending_29) @[el2_pic_ctl.scala 41:78] + node _T_1325 = xor(_T_1314, _T_1315) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_30 = mux(_T_1322, _T_1324, _T_1325) @[el2_pic_ctl.scala 41:8] + node _T_1326 = bits(extintsrc_req_sync, 31, 31) @[el2_pic_ctl.scala 164:43] + node _T_1327 = bits(gw_config_reg[31], 0, 0) @[el2_pic_ctl.scala 164:64] + node _T_1328 = bits(gw_config_reg[31], 1, 1) @[el2_pic_ctl.scala 164:85] + node _T_1329 = bits(gw_clear_reg_we_31, 0, 0) @[el2_pic_ctl.scala 164:115] wire gw_int_pending_30 : UInt<1> gw_int_pending_30 <= UInt<1>("h00") - node _T_1330 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 37:50] - node _T_1331 = eq(_T_1329, UInt<1>("h00")) @[el2_pic_ctl.scala 37:92] - node _T_1332 = and(gw_int_pending_30, _T_1331) @[el2_pic_ctl.scala 37:90] - node gw_int_pending_in_30 = or(_T_1330, _T_1332) @[el2_pic_ctl.scala 37:72] - reg _T_1333 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 38:30] - _T_1333 <= gw_int_pending_in_30 @[el2_pic_ctl.scala 38:30] - gw_int_pending_30 <= _T_1333 @[el2_pic_ctl.scala 38:20] - node _T_1334 = bits(_T_1328, 0, 0) @[el2_pic_ctl.scala 39:30] - node _T_1335 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 39:55] - node _T_1336 = or(_T_1335, gw_int_pending_30) @[el2_pic_ctl.scala 39:78] - node _T_1337 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 39:117] - node extintsrc_req_gw_31 = mux(_T_1334, _T_1336, _T_1337) @[el2_pic_ctl.scala 39:8] - node _T_1338 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1339 = not(intpriority_reg[0]) @[el2_pic_ctl.scala 166:89] - node _T_1340 = mux(_T_1338, _T_1339, intpriority_reg[0]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[0] <= _T_1340 @[el2_pic_ctl.scala 166:64] - node _T_1341 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1342 = not(intpriority_reg[1]) @[el2_pic_ctl.scala 166:89] - node _T_1343 = mux(_T_1341, _T_1342, intpriority_reg[1]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[1] <= _T_1343 @[el2_pic_ctl.scala 166:64] - node _T_1344 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1345 = not(intpriority_reg[2]) @[el2_pic_ctl.scala 166:89] - node _T_1346 = mux(_T_1344, _T_1345, intpriority_reg[2]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[2] <= _T_1346 @[el2_pic_ctl.scala 166:64] - node _T_1347 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1348 = not(intpriority_reg[3]) @[el2_pic_ctl.scala 166:89] - node _T_1349 = mux(_T_1347, _T_1348, intpriority_reg[3]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[3] <= _T_1349 @[el2_pic_ctl.scala 166:64] - node _T_1350 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1351 = not(intpriority_reg[4]) @[el2_pic_ctl.scala 166:89] - node _T_1352 = mux(_T_1350, _T_1351, intpriority_reg[4]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[4] <= _T_1352 @[el2_pic_ctl.scala 166:64] - node _T_1353 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1354 = not(intpriority_reg[5]) @[el2_pic_ctl.scala 166:89] - node _T_1355 = mux(_T_1353, _T_1354, intpriority_reg[5]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[5] <= _T_1355 @[el2_pic_ctl.scala 166:64] - node _T_1356 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1357 = not(intpriority_reg[6]) @[el2_pic_ctl.scala 166:89] - node _T_1358 = mux(_T_1356, _T_1357, intpriority_reg[6]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[6] <= _T_1358 @[el2_pic_ctl.scala 166:64] - node _T_1359 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1360 = not(intpriority_reg[7]) @[el2_pic_ctl.scala 166:89] - node _T_1361 = mux(_T_1359, _T_1360, intpriority_reg[7]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[7] <= _T_1361 @[el2_pic_ctl.scala 166:64] - node _T_1362 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1363 = not(intpriority_reg[8]) @[el2_pic_ctl.scala 166:89] - node _T_1364 = mux(_T_1362, _T_1363, intpriority_reg[8]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[8] <= _T_1364 @[el2_pic_ctl.scala 166:64] - node _T_1365 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1366 = not(intpriority_reg[9]) @[el2_pic_ctl.scala 166:89] - node _T_1367 = mux(_T_1365, _T_1366, intpriority_reg[9]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[9] <= _T_1367 @[el2_pic_ctl.scala 166:64] - node _T_1368 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1369 = not(intpriority_reg[10]) @[el2_pic_ctl.scala 166:89] - node _T_1370 = mux(_T_1368, _T_1369, intpriority_reg[10]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[10] <= _T_1370 @[el2_pic_ctl.scala 166:64] - node _T_1371 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1372 = not(intpriority_reg[11]) @[el2_pic_ctl.scala 166:89] - node _T_1373 = mux(_T_1371, _T_1372, intpriority_reg[11]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[11] <= _T_1373 @[el2_pic_ctl.scala 166:64] - node _T_1374 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1375 = not(intpriority_reg[12]) @[el2_pic_ctl.scala 166:89] - node _T_1376 = mux(_T_1374, _T_1375, intpriority_reg[12]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[12] <= _T_1376 @[el2_pic_ctl.scala 166:64] - node _T_1377 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1378 = not(intpriority_reg[13]) @[el2_pic_ctl.scala 166:89] - node _T_1379 = mux(_T_1377, _T_1378, intpriority_reg[13]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[13] <= _T_1379 @[el2_pic_ctl.scala 166:64] - node _T_1380 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1381 = not(intpriority_reg[14]) @[el2_pic_ctl.scala 166:89] - node _T_1382 = mux(_T_1380, _T_1381, intpriority_reg[14]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[14] <= _T_1382 @[el2_pic_ctl.scala 166:64] - node _T_1383 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1384 = not(intpriority_reg[15]) @[el2_pic_ctl.scala 166:89] - node _T_1385 = mux(_T_1383, _T_1384, intpriority_reg[15]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[15] <= _T_1385 @[el2_pic_ctl.scala 166:64] - node _T_1386 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1387 = not(intpriority_reg[16]) @[el2_pic_ctl.scala 166:89] - node _T_1388 = mux(_T_1386, _T_1387, intpriority_reg[16]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[16] <= _T_1388 @[el2_pic_ctl.scala 166:64] - node _T_1389 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1390 = not(intpriority_reg[17]) @[el2_pic_ctl.scala 166:89] - node _T_1391 = mux(_T_1389, _T_1390, intpriority_reg[17]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[17] <= _T_1391 @[el2_pic_ctl.scala 166:64] - node _T_1392 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1393 = not(intpriority_reg[18]) @[el2_pic_ctl.scala 166:89] - node _T_1394 = mux(_T_1392, _T_1393, intpriority_reg[18]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[18] <= _T_1394 @[el2_pic_ctl.scala 166:64] - node _T_1395 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1396 = not(intpriority_reg[19]) @[el2_pic_ctl.scala 166:89] - node _T_1397 = mux(_T_1395, _T_1396, intpriority_reg[19]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[19] <= _T_1397 @[el2_pic_ctl.scala 166:64] - node _T_1398 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1399 = not(intpriority_reg[20]) @[el2_pic_ctl.scala 166:89] - node _T_1400 = mux(_T_1398, _T_1399, intpriority_reg[20]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[20] <= _T_1400 @[el2_pic_ctl.scala 166:64] - node _T_1401 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1402 = not(intpriority_reg[21]) @[el2_pic_ctl.scala 166:89] - node _T_1403 = mux(_T_1401, _T_1402, intpriority_reg[21]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[21] <= _T_1403 @[el2_pic_ctl.scala 166:64] - node _T_1404 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1405 = not(intpriority_reg[22]) @[el2_pic_ctl.scala 166:89] - node _T_1406 = mux(_T_1404, _T_1405, intpriority_reg[22]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[22] <= _T_1406 @[el2_pic_ctl.scala 166:64] - node _T_1407 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1408 = not(intpriority_reg[23]) @[el2_pic_ctl.scala 166:89] - node _T_1409 = mux(_T_1407, _T_1408, intpriority_reg[23]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[23] <= _T_1409 @[el2_pic_ctl.scala 166:64] - node _T_1410 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1411 = not(intpriority_reg[24]) @[el2_pic_ctl.scala 166:89] - node _T_1412 = mux(_T_1410, _T_1411, intpriority_reg[24]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[24] <= _T_1412 @[el2_pic_ctl.scala 166:64] - node _T_1413 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1414 = not(intpriority_reg[25]) @[el2_pic_ctl.scala 166:89] - node _T_1415 = mux(_T_1413, _T_1414, intpriority_reg[25]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[25] <= _T_1415 @[el2_pic_ctl.scala 166:64] - node _T_1416 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1417 = not(intpriority_reg[26]) @[el2_pic_ctl.scala 166:89] - node _T_1418 = mux(_T_1416, _T_1417, intpriority_reg[26]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[26] <= _T_1418 @[el2_pic_ctl.scala 166:64] - node _T_1419 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1420 = not(intpriority_reg[27]) @[el2_pic_ctl.scala 166:89] - node _T_1421 = mux(_T_1419, _T_1420, intpriority_reg[27]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[27] <= _T_1421 @[el2_pic_ctl.scala 166:64] - node _T_1422 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1423 = not(intpriority_reg[28]) @[el2_pic_ctl.scala 166:89] - node _T_1424 = mux(_T_1422, _T_1423, intpriority_reg[28]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[28] <= _T_1424 @[el2_pic_ctl.scala 166:64] - node _T_1425 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1426 = not(intpriority_reg[29]) @[el2_pic_ctl.scala 166:89] - node _T_1427 = mux(_T_1425, _T_1426, intpriority_reg[29]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[29] <= _T_1427 @[el2_pic_ctl.scala 166:64] - node _T_1428 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1429 = not(intpriority_reg[30]) @[el2_pic_ctl.scala 166:89] - node _T_1430 = mux(_T_1428, _T_1429, intpriority_reg[30]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[30] <= _T_1430 @[el2_pic_ctl.scala 166:64] - node _T_1431 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 166:81] - node _T_1432 = not(intpriority_reg[31]) @[el2_pic_ctl.scala 166:89] - node _T_1433 = mux(_T_1431, _T_1432, intpriority_reg[31]) @[el2_pic_ctl.scala 166:70] - intpriority_reg_inv[31] <= _T_1433 @[el2_pic_ctl.scala 166:64] - node _T_1434 = and(UInt<1>("h00"), intenable_reg[0]) @[el2_pic_ctl.scala 167:109] + node _T_1330 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 39:50] + node _T_1331 = eq(_T_1329, UInt<1>("h00")) @[el2_pic_ctl.scala 39:92] + node _T_1332 = and(gw_int_pending_30, _T_1331) @[el2_pic_ctl.scala 39:90] + node gw_int_pending_in_30 = or(_T_1330, _T_1332) @[el2_pic_ctl.scala 39:72] + reg _T_1333 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 40:30] + _T_1333 <= gw_int_pending_in_30 @[el2_pic_ctl.scala 40:30] + gw_int_pending_30 <= _T_1333 @[el2_pic_ctl.scala 40:20] + node _T_1334 = bits(_T_1328, 0, 0) @[el2_pic_ctl.scala 41:30] + node _T_1335 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 41:55] + node _T_1336 = or(_T_1335, gw_int_pending_30) @[el2_pic_ctl.scala 41:78] + node _T_1337 = xor(_T_1326, _T_1327) @[el2_pic_ctl.scala 41:117] + node extintsrc_req_gw_31 = mux(_T_1334, _T_1336, _T_1337) @[el2_pic_ctl.scala 41:8] + node _T_1338 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1339 = not(intpriority_reg[0]) @[el2_pic_ctl.scala 168:89] + node _T_1340 = mux(_T_1338, _T_1339, intpriority_reg[0]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[0] <= _T_1340 @[el2_pic_ctl.scala 168:64] + node _T_1341 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1342 = not(intpriority_reg[1]) @[el2_pic_ctl.scala 168:89] + node _T_1343 = mux(_T_1341, _T_1342, intpriority_reg[1]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[1] <= _T_1343 @[el2_pic_ctl.scala 168:64] + node _T_1344 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1345 = not(intpriority_reg[2]) @[el2_pic_ctl.scala 168:89] + node _T_1346 = mux(_T_1344, _T_1345, intpriority_reg[2]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[2] <= _T_1346 @[el2_pic_ctl.scala 168:64] + node _T_1347 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1348 = not(intpriority_reg[3]) @[el2_pic_ctl.scala 168:89] + node _T_1349 = mux(_T_1347, _T_1348, intpriority_reg[3]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[3] <= _T_1349 @[el2_pic_ctl.scala 168:64] + node _T_1350 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1351 = not(intpriority_reg[4]) @[el2_pic_ctl.scala 168:89] + node _T_1352 = mux(_T_1350, _T_1351, intpriority_reg[4]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[4] <= _T_1352 @[el2_pic_ctl.scala 168:64] + node _T_1353 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1354 = not(intpriority_reg[5]) @[el2_pic_ctl.scala 168:89] + node _T_1355 = mux(_T_1353, _T_1354, intpriority_reg[5]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[5] <= _T_1355 @[el2_pic_ctl.scala 168:64] + node _T_1356 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1357 = not(intpriority_reg[6]) @[el2_pic_ctl.scala 168:89] + node _T_1358 = mux(_T_1356, _T_1357, intpriority_reg[6]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[6] <= _T_1358 @[el2_pic_ctl.scala 168:64] + node _T_1359 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1360 = not(intpriority_reg[7]) @[el2_pic_ctl.scala 168:89] + node _T_1361 = mux(_T_1359, _T_1360, intpriority_reg[7]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[7] <= _T_1361 @[el2_pic_ctl.scala 168:64] + node _T_1362 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1363 = not(intpriority_reg[8]) @[el2_pic_ctl.scala 168:89] + node _T_1364 = mux(_T_1362, _T_1363, intpriority_reg[8]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[8] <= _T_1364 @[el2_pic_ctl.scala 168:64] + node _T_1365 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1366 = not(intpriority_reg[9]) @[el2_pic_ctl.scala 168:89] + node _T_1367 = mux(_T_1365, _T_1366, intpriority_reg[9]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[9] <= _T_1367 @[el2_pic_ctl.scala 168:64] + node _T_1368 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1369 = not(intpriority_reg[10]) @[el2_pic_ctl.scala 168:89] + node _T_1370 = mux(_T_1368, _T_1369, intpriority_reg[10]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[10] <= _T_1370 @[el2_pic_ctl.scala 168:64] + node _T_1371 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1372 = not(intpriority_reg[11]) @[el2_pic_ctl.scala 168:89] + node _T_1373 = mux(_T_1371, _T_1372, intpriority_reg[11]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[11] <= _T_1373 @[el2_pic_ctl.scala 168:64] + node _T_1374 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1375 = not(intpriority_reg[12]) @[el2_pic_ctl.scala 168:89] + node _T_1376 = mux(_T_1374, _T_1375, intpriority_reg[12]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[12] <= _T_1376 @[el2_pic_ctl.scala 168:64] + node _T_1377 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1378 = not(intpriority_reg[13]) @[el2_pic_ctl.scala 168:89] + node _T_1379 = mux(_T_1377, _T_1378, intpriority_reg[13]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[13] <= _T_1379 @[el2_pic_ctl.scala 168:64] + node _T_1380 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1381 = not(intpriority_reg[14]) @[el2_pic_ctl.scala 168:89] + node _T_1382 = mux(_T_1380, _T_1381, intpriority_reg[14]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[14] <= _T_1382 @[el2_pic_ctl.scala 168:64] + node _T_1383 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1384 = not(intpriority_reg[15]) @[el2_pic_ctl.scala 168:89] + node _T_1385 = mux(_T_1383, _T_1384, intpriority_reg[15]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[15] <= _T_1385 @[el2_pic_ctl.scala 168:64] + node _T_1386 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1387 = not(intpriority_reg[16]) @[el2_pic_ctl.scala 168:89] + node _T_1388 = mux(_T_1386, _T_1387, intpriority_reg[16]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[16] <= _T_1388 @[el2_pic_ctl.scala 168:64] + node _T_1389 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1390 = not(intpriority_reg[17]) @[el2_pic_ctl.scala 168:89] + node _T_1391 = mux(_T_1389, _T_1390, intpriority_reg[17]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[17] <= _T_1391 @[el2_pic_ctl.scala 168:64] + node _T_1392 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1393 = not(intpriority_reg[18]) @[el2_pic_ctl.scala 168:89] + node _T_1394 = mux(_T_1392, _T_1393, intpriority_reg[18]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[18] <= _T_1394 @[el2_pic_ctl.scala 168:64] + node _T_1395 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1396 = not(intpriority_reg[19]) @[el2_pic_ctl.scala 168:89] + node _T_1397 = mux(_T_1395, _T_1396, intpriority_reg[19]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[19] <= _T_1397 @[el2_pic_ctl.scala 168:64] + node _T_1398 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1399 = not(intpriority_reg[20]) @[el2_pic_ctl.scala 168:89] + node _T_1400 = mux(_T_1398, _T_1399, intpriority_reg[20]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[20] <= _T_1400 @[el2_pic_ctl.scala 168:64] + node _T_1401 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1402 = not(intpriority_reg[21]) @[el2_pic_ctl.scala 168:89] + node _T_1403 = mux(_T_1401, _T_1402, intpriority_reg[21]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[21] <= _T_1403 @[el2_pic_ctl.scala 168:64] + node _T_1404 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1405 = not(intpriority_reg[22]) @[el2_pic_ctl.scala 168:89] + node _T_1406 = mux(_T_1404, _T_1405, intpriority_reg[22]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[22] <= _T_1406 @[el2_pic_ctl.scala 168:64] + node _T_1407 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1408 = not(intpriority_reg[23]) @[el2_pic_ctl.scala 168:89] + node _T_1409 = mux(_T_1407, _T_1408, intpriority_reg[23]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[23] <= _T_1409 @[el2_pic_ctl.scala 168:64] + node _T_1410 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1411 = not(intpriority_reg[24]) @[el2_pic_ctl.scala 168:89] + node _T_1412 = mux(_T_1410, _T_1411, intpriority_reg[24]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[24] <= _T_1412 @[el2_pic_ctl.scala 168:64] + node _T_1413 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1414 = not(intpriority_reg[25]) @[el2_pic_ctl.scala 168:89] + node _T_1415 = mux(_T_1413, _T_1414, intpriority_reg[25]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[25] <= _T_1415 @[el2_pic_ctl.scala 168:64] + node _T_1416 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1417 = not(intpriority_reg[26]) @[el2_pic_ctl.scala 168:89] + node _T_1418 = mux(_T_1416, _T_1417, intpriority_reg[26]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[26] <= _T_1418 @[el2_pic_ctl.scala 168:64] + node _T_1419 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1420 = not(intpriority_reg[27]) @[el2_pic_ctl.scala 168:89] + node _T_1421 = mux(_T_1419, _T_1420, intpriority_reg[27]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[27] <= _T_1421 @[el2_pic_ctl.scala 168:64] + node _T_1422 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1423 = not(intpriority_reg[28]) @[el2_pic_ctl.scala 168:89] + node _T_1424 = mux(_T_1422, _T_1423, intpriority_reg[28]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[28] <= _T_1424 @[el2_pic_ctl.scala 168:64] + node _T_1425 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1426 = not(intpriority_reg[29]) @[el2_pic_ctl.scala 168:89] + node _T_1427 = mux(_T_1425, _T_1426, intpriority_reg[29]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[29] <= _T_1427 @[el2_pic_ctl.scala 168:64] + node _T_1428 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1429 = not(intpriority_reg[30]) @[el2_pic_ctl.scala 168:89] + node _T_1430 = mux(_T_1428, _T_1429, intpriority_reg[30]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[30] <= _T_1430 @[el2_pic_ctl.scala 168:64] + node _T_1431 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 168:81] + node _T_1432 = not(intpriority_reg[31]) @[el2_pic_ctl.scala 168:89] + node _T_1433 = mux(_T_1431, _T_1432, intpriority_reg[31]) @[el2_pic_ctl.scala 168:70] + intpriority_reg_inv[31] <= _T_1433 @[el2_pic_ctl.scala 168:64] + node _T_1434 = and(UInt<1>("h00"), intenable_reg[0]) @[el2_pic_ctl.scala 169:109] node _T_1435 = bits(_T_1434, 0, 0) @[Bitwise.scala 72:15] node _T_1436 = mux(_T_1435, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1437 = and(_T_1436, intpriority_reg_inv[0]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[0] <= _T_1437 @[el2_pic_ctl.scala 167:63] - node _T_1438 = and(extintsrc_req_gw_1, intenable_reg[1]) @[el2_pic_ctl.scala 167:109] + node _T_1437 = and(_T_1436, intpriority_reg_inv[0]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[0] <= _T_1437 @[el2_pic_ctl.scala 169:63] + node _T_1438 = and(extintsrc_req_gw_1, intenable_reg[1]) @[el2_pic_ctl.scala 169:109] node _T_1439 = bits(_T_1438, 0, 0) @[Bitwise.scala 72:15] node _T_1440 = mux(_T_1439, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1441 = and(_T_1440, intpriority_reg_inv[1]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[1] <= _T_1441 @[el2_pic_ctl.scala 167:63] - node _T_1442 = and(extintsrc_req_gw_2, intenable_reg[2]) @[el2_pic_ctl.scala 167:109] + node _T_1441 = and(_T_1440, intpriority_reg_inv[1]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[1] <= _T_1441 @[el2_pic_ctl.scala 169:63] + node _T_1442 = and(extintsrc_req_gw_2, intenable_reg[2]) @[el2_pic_ctl.scala 169:109] node _T_1443 = bits(_T_1442, 0, 0) @[Bitwise.scala 72:15] node _T_1444 = mux(_T_1443, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1445 = and(_T_1444, intpriority_reg_inv[2]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[2] <= _T_1445 @[el2_pic_ctl.scala 167:63] - node _T_1446 = and(extintsrc_req_gw_3, intenable_reg[3]) @[el2_pic_ctl.scala 167:109] + node _T_1445 = and(_T_1444, intpriority_reg_inv[2]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[2] <= _T_1445 @[el2_pic_ctl.scala 169:63] + node _T_1446 = and(extintsrc_req_gw_3, intenable_reg[3]) @[el2_pic_ctl.scala 169:109] node _T_1447 = bits(_T_1446, 0, 0) @[Bitwise.scala 72:15] node _T_1448 = mux(_T_1447, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1449 = and(_T_1448, intpriority_reg_inv[3]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[3] <= _T_1449 @[el2_pic_ctl.scala 167:63] - node _T_1450 = and(extintsrc_req_gw_4, intenable_reg[4]) @[el2_pic_ctl.scala 167:109] + node _T_1449 = and(_T_1448, intpriority_reg_inv[3]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[3] <= _T_1449 @[el2_pic_ctl.scala 169:63] + node _T_1450 = and(extintsrc_req_gw_4, intenable_reg[4]) @[el2_pic_ctl.scala 169:109] node _T_1451 = bits(_T_1450, 0, 0) @[Bitwise.scala 72:15] node _T_1452 = mux(_T_1451, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1453 = and(_T_1452, intpriority_reg_inv[4]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[4] <= _T_1453 @[el2_pic_ctl.scala 167:63] - node _T_1454 = and(extintsrc_req_gw_5, intenable_reg[5]) @[el2_pic_ctl.scala 167:109] + node _T_1453 = and(_T_1452, intpriority_reg_inv[4]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[4] <= _T_1453 @[el2_pic_ctl.scala 169:63] + node _T_1454 = and(extintsrc_req_gw_5, intenable_reg[5]) @[el2_pic_ctl.scala 169:109] node _T_1455 = bits(_T_1454, 0, 0) @[Bitwise.scala 72:15] node _T_1456 = mux(_T_1455, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1457 = and(_T_1456, intpriority_reg_inv[5]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[5] <= _T_1457 @[el2_pic_ctl.scala 167:63] - node _T_1458 = and(extintsrc_req_gw_6, intenable_reg[6]) @[el2_pic_ctl.scala 167:109] + node _T_1457 = and(_T_1456, intpriority_reg_inv[5]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[5] <= _T_1457 @[el2_pic_ctl.scala 169:63] + node _T_1458 = and(extintsrc_req_gw_6, intenable_reg[6]) @[el2_pic_ctl.scala 169:109] node _T_1459 = bits(_T_1458, 0, 0) @[Bitwise.scala 72:15] node _T_1460 = mux(_T_1459, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1461 = and(_T_1460, intpriority_reg_inv[6]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[6] <= _T_1461 @[el2_pic_ctl.scala 167:63] - node _T_1462 = and(extintsrc_req_gw_7, intenable_reg[7]) @[el2_pic_ctl.scala 167:109] + node _T_1461 = and(_T_1460, intpriority_reg_inv[6]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[6] <= _T_1461 @[el2_pic_ctl.scala 169:63] + node _T_1462 = and(extintsrc_req_gw_7, intenable_reg[7]) @[el2_pic_ctl.scala 169:109] node _T_1463 = bits(_T_1462, 0, 0) @[Bitwise.scala 72:15] node _T_1464 = mux(_T_1463, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1465 = and(_T_1464, intpriority_reg_inv[7]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[7] <= _T_1465 @[el2_pic_ctl.scala 167:63] - node _T_1466 = and(extintsrc_req_gw_8, intenable_reg[8]) @[el2_pic_ctl.scala 167:109] + node _T_1465 = and(_T_1464, intpriority_reg_inv[7]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[7] <= _T_1465 @[el2_pic_ctl.scala 169:63] + node _T_1466 = and(extintsrc_req_gw_8, intenable_reg[8]) @[el2_pic_ctl.scala 169:109] node _T_1467 = bits(_T_1466, 0, 0) @[Bitwise.scala 72:15] node _T_1468 = mux(_T_1467, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1469 = and(_T_1468, intpriority_reg_inv[8]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[8] <= _T_1469 @[el2_pic_ctl.scala 167:63] - node _T_1470 = and(extintsrc_req_gw_9, intenable_reg[9]) @[el2_pic_ctl.scala 167:109] + node _T_1469 = and(_T_1468, intpriority_reg_inv[8]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[8] <= _T_1469 @[el2_pic_ctl.scala 169:63] + node _T_1470 = and(extintsrc_req_gw_9, intenable_reg[9]) @[el2_pic_ctl.scala 169:109] node _T_1471 = bits(_T_1470, 0, 0) @[Bitwise.scala 72:15] node _T_1472 = mux(_T_1471, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1473 = and(_T_1472, intpriority_reg_inv[9]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[9] <= _T_1473 @[el2_pic_ctl.scala 167:63] - node _T_1474 = and(extintsrc_req_gw_10, intenable_reg[10]) @[el2_pic_ctl.scala 167:109] + node _T_1473 = and(_T_1472, intpriority_reg_inv[9]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[9] <= _T_1473 @[el2_pic_ctl.scala 169:63] + node _T_1474 = and(extintsrc_req_gw_10, intenable_reg[10]) @[el2_pic_ctl.scala 169:109] node _T_1475 = bits(_T_1474, 0, 0) @[Bitwise.scala 72:15] node _T_1476 = mux(_T_1475, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1477 = and(_T_1476, intpriority_reg_inv[10]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[10] <= _T_1477 @[el2_pic_ctl.scala 167:63] - node _T_1478 = and(extintsrc_req_gw_11, intenable_reg[11]) @[el2_pic_ctl.scala 167:109] + node _T_1477 = and(_T_1476, intpriority_reg_inv[10]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[10] <= _T_1477 @[el2_pic_ctl.scala 169:63] + node _T_1478 = and(extintsrc_req_gw_11, intenable_reg[11]) @[el2_pic_ctl.scala 169:109] node _T_1479 = bits(_T_1478, 0, 0) @[Bitwise.scala 72:15] node _T_1480 = mux(_T_1479, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1481 = and(_T_1480, intpriority_reg_inv[11]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[11] <= _T_1481 @[el2_pic_ctl.scala 167:63] - node _T_1482 = and(extintsrc_req_gw_12, intenable_reg[12]) @[el2_pic_ctl.scala 167:109] + node _T_1481 = and(_T_1480, intpriority_reg_inv[11]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[11] <= _T_1481 @[el2_pic_ctl.scala 169:63] + node _T_1482 = and(extintsrc_req_gw_12, intenable_reg[12]) @[el2_pic_ctl.scala 169:109] node _T_1483 = bits(_T_1482, 0, 0) @[Bitwise.scala 72:15] node _T_1484 = mux(_T_1483, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1485 = and(_T_1484, intpriority_reg_inv[12]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[12] <= _T_1485 @[el2_pic_ctl.scala 167:63] - node _T_1486 = and(extintsrc_req_gw_13, intenable_reg[13]) @[el2_pic_ctl.scala 167:109] + node _T_1485 = and(_T_1484, intpriority_reg_inv[12]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[12] <= _T_1485 @[el2_pic_ctl.scala 169:63] + node _T_1486 = and(extintsrc_req_gw_13, intenable_reg[13]) @[el2_pic_ctl.scala 169:109] node _T_1487 = bits(_T_1486, 0, 0) @[Bitwise.scala 72:15] node _T_1488 = mux(_T_1487, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1489 = and(_T_1488, intpriority_reg_inv[13]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[13] <= _T_1489 @[el2_pic_ctl.scala 167:63] - node _T_1490 = and(extintsrc_req_gw_14, intenable_reg[14]) @[el2_pic_ctl.scala 167:109] + node _T_1489 = and(_T_1488, intpriority_reg_inv[13]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[13] <= _T_1489 @[el2_pic_ctl.scala 169:63] + node _T_1490 = and(extintsrc_req_gw_14, intenable_reg[14]) @[el2_pic_ctl.scala 169:109] node _T_1491 = bits(_T_1490, 0, 0) @[Bitwise.scala 72:15] node _T_1492 = mux(_T_1491, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1493 = and(_T_1492, intpriority_reg_inv[14]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[14] <= _T_1493 @[el2_pic_ctl.scala 167:63] - node _T_1494 = and(extintsrc_req_gw_15, intenable_reg[15]) @[el2_pic_ctl.scala 167:109] + node _T_1493 = and(_T_1492, intpriority_reg_inv[14]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[14] <= _T_1493 @[el2_pic_ctl.scala 169:63] + node _T_1494 = and(extintsrc_req_gw_15, intenable_reg[15]) @[el2_pic_ctl.scala 169:109] node _T_1495 = bits(_T_1494, 0, 0) @[Bitwise.scala 72:15] node _T_1496 = mux(_T_1495, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1497 = and(_T_1496, intpriority_reg_inv[15]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[15] <= _T_1497 @[el2_pic_ctl.scala 167:63] - node _T_1498 = and(extintsrc_req_gw_16, intenable_reg[16]) @[el2_pic_ctl.scala 167:109] + node _T_1497 = and(_T_1496, intpriority_reg_inv[15]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[15] <= _T_1497 @[el2_pic_ctl.scala 169:63] + node _T_1498 = and(extintsrc_req_gw_16, intenable_reg[16]) @[el2_pic_ctl.scala 169:109] node _T_1499 = bits(_T_1498, 0, 0) @[Bitwise.scala 72:15] node _T_1500 = mux(_T_1499, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1501 = and(_T_1500, intpriority_reg_inv[16]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[16] <= _T_1501 @[el2_pic_ctl.scala 167:63] - node _T_1502 = and(extintsrc_req_gw_17, intenable_reg[17]) @[el2_pic_ctl.scala 167:109] + node _T_1501 = and(_T_1500, intpriority_reg_inv[16]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[16] <= _T_1501 @[el2_pic_ctl.scala 169:63] + node _T_1502 = and(extintsrc_req_gw_17, intenable_reg[17]) @[el2_pic_ctl.scala 169:109] node _T_1503 = bits(_T_1502, 0, 0) @[Bitwise.scala 72:15] node _T_1504 = mux(_T_1503, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1505 = and(_T_1504, intpriority_reg_inv[17]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[17] <= _T_1505 @[el2_pic_ctl.scala 167:63] - node _T_1506 = and(extintsrc_req_gw_18, intenable_reg[18]) @[el2_pic_ctl.scala 167:109] + node _T_1505 = and(_T_1504, intpriority_reg_inv[17]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[17] <= _T_1505 @[el2_pic_ctl.scala 169:63] + node _T_1506 = and(extintsrc_req_gw_18, intenable_reg[18]) @[el2_pic_ctl.scala 169:109] node _T_1507 = bits(_T_1506, 0, 0) @[Bitwise.scala 72:15] node _T_1508 = mux(_T_1507, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1509 = and(_T_1508, intpriority_reg_inv[18]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[18] <= _T_1509 @[el2_pic_ctl.scala 167:63] - node _T_1510 = and(extintsrc_req_gw_19, intenable_reg[19]) @[el2_pic_ctl.scala 167:109] + node _T_1509 = and(_T_1508, intpriority_reg_inv[18]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[18] <= _T_1509 @[el2_pic_ctl.scala 169:63] + node _T_1510 = and(extintsrc_req_gw_19, intenable_reg[19]) @[el2_pic_ctl.scala 169:109] node _T_1511 = bits(_T_1510, 0, 0) @[Bitwise.scala 72:15] node _T_1512 = mux(_T_1511, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1513 = and(_T_1512, intpriority_reg_inv[19]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[19] <= _T_1513 @[el2_pic_ctl.scala 167:63] - node _T_1514 = and(extintsrc_req_gw_20, intenable_reg[20]) @[el2_pic_ctl.scala 167:109] + node _T_1513 = and(_T_1512, intpriority_reg_inv[19]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[19] <= _T_1513 @[el2_pic_ctl.scala 169:63] + node _T_1514 = and(extintsrc_req_gw_20, intenable_reg[20]) @[el2_pic_ctl.scala 169:109] node _T_1515 = bits(_T_1514, 0, 0) @[Bitwise.scala 72:15] node _T_1516 = mux(_T_1515, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1517 = and(_T_1516, intpriority_reg_inv[20]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[20] <= _T_1517 @[el2_pic_ctl.scala 167:63] - node _T_1518 = and(extintsrc_req_gw_21, intenable_reg[21]) @[el2_pic_ctl.scala 167:109] + node _T_1517 = and(_T_1516, intpriority_reg_inv[20]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[20] <= _T_1517 @[el2_pic_ctl.scala 169:63] + node _T_1518 = and(extintsrc_req_gw_21, intenable_reg[21]) @[el2_pic_ctl.scala 169:109] node _T_1519 = bits(_T_1518, 0, 0) @[Bitwise.scala 72:15] node _T_1520 = mux(_T_1519, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1521 = and(_T_1520, intpriority_reg_inv[21]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[21] <= _T_1521 @[el2_pic_ctl.scala 167:63] - node _T_1522 = and(extintsrc_req_gw_22, intenable_reg[22]) @[el2_pic_ctl.scala 167:109] + node _T_1521 = and(_T_1520, intpriority_reg_inv[21]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[21] <= _T_1521 @[el2_pic_ctl.scala 169:63] + node _T_1522 = and(extintsrc_req_gw_22, intenable_reg[22]) @[el2_pic_ctl.scala 169:109] node _T_1523 = bits(_T_1522, 0, 0) @[Bitwise.scala 72:15] node _T_1524 = mux(_T_1523, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1525 = and(_T_1524, intpriority_reg_inv[22]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[22] <= _T_1525 @[el2_pic_ctl.scala 167:63] - node _T_1526 = and(extintsrc_req_gw_23, intenable_reg[23]) @[el2_pic_ctl.scala 167:109] + node _T_1525 = and(_T_1524, intpriority_reg_inv[22]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[22] <= _T_1525 @[el2_pic_ctl.scala 169:63] + node _T_1526 = and(extintsrc_req_gw_23, intenable_reg[23]) @[el2_pic_ctl.scala 169:109] node _T_1527 = bits(_T_1526, 0, 0) @[Bitwise.scala 72:15] node _T_1528 = mux(_T_1527, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1529 = and(_T_1528, intpriority_reg_inv[23]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[23] <= _T_1529 @[el2_pic_ctl.scala 167:63] - node _T_1530 = and(extintsrc_req_gw_24, intenable_reg[24]) @[el2_pic_ctl.scala 167:109] + node _T_1529 = and(_T_1528, intpriority_reg_inv[23]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[23] <= _T_1529 @[el2_pic_ctl.scala 169:63] + node _T_1530 = and(extintsrc_req_gw_24, intenable_reg[24]) @[el2_pic_ctl.scala 169:109] node _T_1531 = bits(_T_1530, 0, 0) @[Bitwise.scala 72:15] node _T_1532 = mux(_T_1531, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1533 = and(_T_1532, intpriority_reg_inv[24]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[24] <= _T_1533 @[el2_pic_ctl.scala 167:63] - node _T_1534 = and(extintsrc_req_gw_25, intenable_reg[25]) @[el2_pic_ctl.scala 167:109] + node _T_1533 = and(_T_1532, intpriority_reg_inv[24]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[24] <= _T_1533 @[el2_pic_ctl.scala 169:63] + node _T_1534 = and(extintsrc_req_gw_25, intenable_reg[25]) @[el2_pic_ctl.scala 169:109] node _T_1535 = bits(_T_1534, 0, 0) @[Bitwise.scala 72:15] node _T_1536 = mux(_T_1535, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1537 = and(_T_1536, intpriority_reg_inv[25]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[25] <= _T_1537 @[el2_pic_ctl.scala 167:63] - node _T_1538 = and(extintsrc_req_gw_26, intenable_reg[26]) @[el2_pic_ctl.scala 167:109] + node _T_1537 = and(_T_1536, intpriority_reg_inv[25]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[25] <= _T_1537 @[el2_pic_ctl.scala 169:63] + node _T_1538 = and(extintsrc_req_gw_26, intenable_reg[26]) @[el2_pic_ctl.scala 169:109] node _T_1539 = bits(_T_1538, 0, 0) @[Bitwise.scala 72:15] node _T_1540 = mux(_T_1539, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1541 = and(_T_1540, intpriority_reg_inv[26]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[26] <= _T_1541 @[el2_pic_ctl.scala 167:63] - node _T_1542 = and(extintsrc_req_gw_27, intenable_reg[27]) @[el2_pic_ctl.scala 167:109] + node _T_1541 = and(_T_1540, intpriority_reg_inv[26]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[26] <= _T_1541 @[el2_pic_ctl.scala 169:63] + node _T_1542 = and(extintsrc_req_gw_27, intenable_reg[27]) @[el2_pic_ctl.scala 169:109] node _T_1543 = bits(_T_1542, 0, 0) @[Bitwise.scala 72:15] node _T_1544 = mux(_T_1543, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1545 = and(_T_1544, intpriority_reg_inv[27]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[27] <= _T_1545 @[el2_pic_ctl.scala 167:63] - node _T_1546 = and(extintsrc_req_gw_28, intenable_reg[28]) @[el2_pic_ctl.scala 167:109] + node _T_1545 = and(_T_1544, intpriority_reg_inv[27]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[27] <= _T_1545 @[el2_pic_ctl.scala 169:63] + node _T_1546 = and(extintsrc_req_gw_28, intenable_reg[28]) @[el2_pic_ctl.scala 169:109] node _T_1547 = bits(_T_1546, 0, 0) @[Bitwise.scala 72:15] node _T_1548 = mux(_T_1547, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1549 = and(_T_1548, intpriority_reg_inv[28]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[28] <= _T_1549 @[el2_pic_ctl.scala 167:63] - node _T_1550 = and(extintsrc_req_gw_29, intenable_reg[29]) @[el2_pic_ctl.scala 167:109] + node _T_1549 = and(_T_1548, intpriority_reg_inv[28]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[28] <= _T_1549 @[el2_pic_ctl.scala 169:63] + node _T_1550 = and(extintsrc_req_gw_29, intenable_reg[29]) @[el2_pic_ctl.scala 169:109] node _T_1551 = bits(_T_1550, 0, 0) @[Bitwise.scala 72:15] node _T_1552 = mux(_T_1551, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1553 = and(_T_1552, intpriority_reg_inv[29]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[29] <= _T_1553 @[el2_pic_ctl.scala 167:63] - node _T_1554 = and(extintsrc_req_gw_30, intenable_reg[30]) @[el2_pic_ctl.scala 167:109] + node _T_1553 = and(_T_1552, intpriority_reg_inv[29]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[29] <= _T_1553 @[el2_pic_ctl.scala 169:63] + node _T_1554 = and(extintsrc_req_gw_30, intenable_reg[30]) @[el2_pic_ctl.scala 169:109] node _T_1555 = bits(_T_1554, 0, 0) @[Bitwise.scala 72:15] node _T_1556 = mux(_T_1555, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1557 = and(_T_1556, intpriority_reg_inv[30]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[30] <= _T_1557 @[el2_pic_ctl.scala 167:63] - node _T_1558 = and(extintsrc_req_gw_31, intenable_reg[31]) @[el2_pic_ctl.scala 167:109] + node _T_1557 = and(_T_1556, intpriority_reg_inv[30]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[30] <= _T_1557 @[el2_pic_ctl.scala 169:63] + node _T_1558 = and(extintsrc_req_gw_31, intenable_reg[31]) @[el2_pic_ctl.scala 169:109] node _T_1559 = bits(_T_1558, 0, 0) @[Bitwise.scala 72:15] node _T_1560 = mux(_T_1559, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1561 = and(_T_1560, intpriority_reg_inv[31]) @[el2_pic_ctl.scala 167:129] - intpend_w_prior_en[31] <= _T_1561 @[el2_pic_ctl.scala 167:63] - intpend_id[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 168:55] - intpend_id[1] <= UInt<1>("h01") @[el2_pic_ctl.scala 168:55] - intpend_id[2] <= UInt<2>("h02") @[el2_pic_ctl.scala 168:55] - intpend_id[3] <= UInt<2>("h03") @[el2_pic_ctl.scala 168:55] - intpend_id[4] <= UInt<3>("h04") @[el2_pic_ctl.scala 168:55] - intpend_id[5] <= UInt<3>("h05") @[el2_pic_ctl.scala 168:55] - intpend_id[6] <= UInt<3>("h06") @[el2_pic_ctl.scala 168:55] - intpend_id[7] <= UInt<3>("h07") @[el2_pic_ctl.scala 168:55] - intpend_id[8] <= UInt<4>("h08") @[el2_pic_ctl.scala 168:55] - intpend_id[9] <= UInt<4>("h09") @[el2_pic_ctl.scala 168:55] - intpend_id[10] <= UInt<4>("h0a") @[el2_pic_ctl.scala 168:55] - intpend_id[11] <= UInt<4>("h0b") @[el2_pic_ctl.scala 168:55] - intpend_id[12] <= UInt<4>("h0c") @[el2_pic_ctl.scala 168:55] - intpend_id[13] <= UInt<4>("h0d") @[el2_pic_ctl.scala 168:55] - intpend_id[14] <= UInt<4>("h0e") @[el2_pic_ctl.scala 168:55] - intpend_id[15] <= UInt<4>("h0f") @[el2_pic_ctl.scala 168:55] - intpend_id[16] <= UInt<5>("h010") @[el2_pic_ctl.scala 168:55] - intpend_id[17] <= UInt<5>("h011") @[el2_pic_ctl.scala 168:55] - intpend_id[18] <= UInt<5>("h012") @[el2_pic_ctl.scala 168:55] - intpend_id[19] <= UInt<5>("h013") @[el2_pic_ctl.scala 168:55] - intpend_id[20] <= UInt<5>("h014") @[el2_pic_ctl.scala 168:55] - intpend_id[21] <= UInt<5>("h015") @[el2_pic_ctl.scala 168:55] - intpend_id[22] <= UInt<5>("h016") @[el2_pic_ctl.scala 168:55] - intpend_id[23] <= UInt<5>("h017") @[el2_pic_ctl.scala 168:55] - intpend_id[24] <= UInt<5>("h018") @[el2_pic_ctl.scala 168:55] - intpend_id[25] <= UInt<5>("h019") @[el2_pic_ctl.scala 168:55] - intpend_id[26] <= UInt<5>("h01a") @[el2_pic_ctl.scala 168:55] - intpend_id[27] <= UInt<5>("h01b") @[el2_pic_ctl.scala 168:55] - intpend_id[28] <= UInt<5>("h01c") @[el2_pic_ctl.scala 168:55] - intpend_id[29] <= UInt<5>("h01d") @[el2_pic_ctl.scala 168:55] - intpend_id[30] <= UInt<5>("h01e") @[el2_pic_ctl.scala 168:55] - intpend_id[31] <= UInt<5>("h01f") @[el2_pic_ctl.scala 168:55] - wire level_intpend_w_prior_en : UInt<4>[34][6] @[el2_pic_ctl.scala 219:40] - wire level_intpend_id : UInt<8>[34][6] @[el2_pic_ctl.scala 220:32] - level_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[0][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[0][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[1][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[1][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[2][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[2][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[3][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[3][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[4][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[4][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] - level_intpend_w_prior_en[5][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 223:38] - level_intpend_id[5][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 224:30] + node _T_1561 = and(_T_1560, intpriority_reg_inv[31]) @[el2_pic_ctl.scala 169:129] + intpend_w_prior_en[31] <= _T_1561 @[el2_pic_ctl.scala 169:63] + intpend_id[0] <= UInt<1>("h00") @[el2_pic_ctl.scala 170:55] + intpend_id[1] <= UInt<1>("h01") @[el2_pic_ctl.scala 170:55] + intpend_id[2] <= UInt<2>("h02") @[el2_pic_ctl.scala 170:55] + intpend_id[3] <= UInt<2>("h03") @[el2_pic_ctl.scala 170:55] + intpend_id[4] <= UInt<3>("h04") @[el2_pic_ctl.scala 170:55] + intpend_id[5] <= UInt<3>("h05") @[el2_pic_ctl.scala 170:55] + intpend_id[6] <= UInt<3>("h06") @[el2_pic_ctl.scala 170:55] + intpend_id[7] <= UInt<3>("h07") @[el2_pic_ctl.scala 170:55] + intpend_id[8] <= UInt<4>("h08") @[el2_pic_ctl.scala 170:55] + intpend_id[9] <= UInt<4>("h09") @[el2_pic_ctl.scala 170:55] + intpend_id[10] <= UInt<4>("h0a") @[el2_pic_ctl.scala 170:55] + intpend_id[11] <= UInt<4>("h0b") @[el2_pic_ctl.scala 170:55] + intpend_id[12] <= UInt<4>("h0c") @[el2_pic_ctl.scala 170:55] + intpend_id[13] <= UInt<4>("h0d") @[el2_pic_ctl.scala 170:55] + intpend_id[14] <= UInt<4>("h0e") @[el2_pic_ctl.scala 170:55] + intpend_id[15] <= UInt<4>("h0f") @[el2_pic_ctl.scala 170:55] + intpend_id[16] <= UInt<5>("h010") @[el2_pic_ctl.scala 170:55] + intpend_id[17] <= UInt<5>("h011") @[el2_pic_ctl.scala 170:55] + intpend_id[18] <= UInt<5>("h012") @[el2_pic_ctl.scala 170:55] + intpend_id[19] <= UInt<5>("h013") @[el2_pic_ctl.scala 170:55] + intpend_id[20] <= UInt<5>("h014") @[el2_pic_ctl.scala 170:55] + intpend_id[21] <= UInt<5>("h015") @[el2_pic_ctl.scala 170:55] + intpend_id[22] <= UInt<5>("h016") @[el2_pic_ctl.scala 170:55] + intpend_id[23] <= UInt<5>("h017") @[el2_pic_ctl.scala 170:55] + intpend_id[24] <= UInt<5>("h018") @[el2_pic_ctl.scala 170:55] + intpend_id[25] <= UInt<5>("h019") @[el2_pic_ctl.scala 170:55] + intpend_id[26] <= UInt<5>("h01a") @[el2_pic_ctl.scala 170:55] + intpend_id[27] <= UInt<5>("h01b") @[el2_pic_ctl.scala 170:55] + intpend_id[28] <= UInt<5>("h01c") @[el2_pic_ctl.scala 170:55] + intpend_id[29] <= UInt<5>("h01d") @[el2_pic_ctl.scala 170:55] + intpend_id[30] <= UInt<5>("h01e") @[el2_pic_ctl.scala 170:55] + intpend_id[31] <= UInt<5>("h01f") @[el2_pic_ctl.scala 170:55] + wire level_intpend_w_prior_en : UInt<4>[34][6] @[el2_pic_ctl.scala 221:40] + wire level_intpend_id : UInt<8>[34][6] @[el2_pic_ctl.scala 222:32] + level_intpend_w_prior_en[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[0][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[0][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[1][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[1][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[2][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[2][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[3][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[3][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[4][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[4][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][0] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][1] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][4] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][6] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][7] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][8] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][10] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][11] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][12] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][13] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][14] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][15] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][16] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][18] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][19] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][20] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][21] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][22] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][23] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][24] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][25] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][26] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][27] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][28] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][29] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][30] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][31] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][32] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] + level_intpend_w_prior_en[5][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 225:38] + level_intpend_id[5][33] <= UInt<1>("h00") @[el2_pic_ctl.scala 226:30] node _T_1562 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] node _T_1563 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - level_intpend_w_prior_en[0][0] <= intpend_w_prior_en[0] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][1] <= intpend_w_prior_en[1] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][2] <= intpend_w_prior_en[2] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][3] <= intpend_w_prior_en[3] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][4] <= intpend_w_prior_en[4] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][5] <= intpend_w_prior_en[5] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][6] <= intpend_w_prior_en[6] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][7] <= intpend_w_prior_en[7] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][8] <= intpend_w_prior_en[8] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][9] <= intpend_w_prior_en[9] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][10] <= intpend_w_prior_en[10] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][11] <= intpend_w_prior_en[11] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][12] <= intpend_w_prior_en[12] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][13] <= intpend_w_prior_en[13] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][14] <= intpend_w_prior_en[14] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][15] <= intpend_w_prior_en[15] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][16] <= intpend_w_prior_en[16] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][17] <= intpend_w_prior_en[17] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][18] <= intpend_w_prior_en[18] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][19] <= intpend_w_prior_en[19] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][20] <= intpend_w_prior_en[20] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][21] <= intpend_w_prior_en[21] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][22] <= intpend_w_prior_en[22] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][23] <= intpend_w_prior_en[23] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][24] <= intpend_w_prior_en[24] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][25] <= intpend_w_prior_en[25] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][26] <= intpend_w_prior_en[26] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][27] <= intpend_w_prior_en[27] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][28] <= intpend_w_prior_en[28] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][29] <= intpend_w_prior_en[29] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][30] <= intpend_w_prior_en[30] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][31] <= intpend_w_prior_en[31] @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][32] <= _T_1562 @[el2_pic_ctl.scala 226:33] - level_intpend_w_prior_en[0][33] <= _T_1563 @[el2_pic_ctl.scala 226:33] + level_intpend_w_prior_en[0][0] <= intpend_w_prior_en[0] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][1] <= intpend_w_prior_en[1] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][2] <= intpend_w_prior_en[2] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][3] <= intpend_w_prior_en[3] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][4] <= intpend_w_prior_en[4] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][5] <= intpend_w_prior_en[5] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][6] <= intpend_w_prior_en[6] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][7] <= intpend_w_prior_en[7] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][8] <= intpend_w_prior_en[8] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][9] <= intpend_w_prior_en[9] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][10] <= intpend_w_prior_en[10] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][11] <= intpend_w_prior_en[11] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][12] <= intpend_w_prior_en[12] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][13] <= intpend_w_prior_en[13] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][14] <= intpend_w_prior_en[14] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][15] <= intpend_w_prior_en[15] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][16] <= intpend_w_prior_en[16] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][17] <= intpend_w_prior_en[17] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][18] <= intpend_w_prior_en[18] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][19] <= intpend_w_prior_en[19] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][20] <= intpend_w_prior_en[20] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][21] <= intpend_w_prior_en[21] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][22] <= intpend_w_prior_en[22] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][23] <= intpend_w_prior_en[23] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][24] <= intpend_w_prior_en[24] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][25] <= intpend_w_prior_en[25] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][26] <= intpend_w_prior_en[26] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][27] <= intpend_w_prior_en[27] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][28] <= intpend_w_prior_en[28] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][29] <= intpend_w_prior_en[29] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][30] <= intpend_w_prior_en[30] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][31] <= intpend_w_prior_en[31] @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][32] <= _T_1562 @[el2_pic_ctl.scala 228:33] + level_intpend_w_prior_en[0][33] <= _T_1563 @[el2_pic_ctl.scala 228:33] node _T_1564 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] node _T_1565 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] - level_intpend_id[0][0] <= intpend_id[0] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][1] <= intpend_id[1] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][2] <= intpend_id[2] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][3] <= intpend_id[3] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][4] <= intpend_id[4] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][5] <= intpend_id[5] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][6] <= intpend_id[6] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][7] <= intpend_id[7] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][8] <= intpend_id[8] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][9] <= intpend_id[9] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][10] <= intpend_id[10] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][11] <= intpend_id[11] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][12] <= intpend_id[12] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][13] <= intpend_id[13] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][14] <= intpend_id[14] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][15] <= intpend_id[15] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][16] <= intpend_id[16] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][17] <= intpend_id[17] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][18] <= intpend_id[18] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][19] <= intpend_id[19] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][20] <= intpend_id[20] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][21] <= intpend_id[21] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][22] <= intpend_id[22] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][23] <= intpend_id[23] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][24] <= intpend_id[24] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][25] <= intpend_id[25] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][26] <= intpend_id[26] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][27] <= intpend_id[27] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][28] <= intpend_id[28] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][29] <= intpend_id[29] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][30] <= intpend_id[30] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][31] <= intpend_id[31] @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][32] <= _T_1564 @[el2_pic_ctl.scala 227:33] - level_intpend_id[0][33] <= _T_1565 @[el2_pic_ctl.scala 227:33] - node _T_1566 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[el2_pic_ctl.scala 33:20] - node out_id = mux(_T_1566, level_intpend_id[0][1], level_intpend_id[0][0]) @[el2_pic_ctl.scala 33:9] - node _T_1567 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[el2_pic_ctl.scala 33:60] - node out_priority = mux(_T_1567, level_intpend_w_prior_en[0][1], level_intpend_w_prior_en[0][0]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][0] <= out_id @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][0] <= out_priority @[el2_pic_ctl.scala 239:43] - node _T_1568 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[el2_pic_ctl.scala 33:20] - node out_id_1 = mux(_T_1568, level_intpend_id[0][3], level_intpend_id[0][2]) @[el2_pic_ctl.scala 33:9] - node _T_1569 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[el2_pic_ctl.scala 33:60] - node out_priority_1 = mux(_T_1569, level_intpend_w_prior_en[0][3], level_intpend_w_prior_en[0][2]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][1] <= out_id_1 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][1] <= out_priority_1 @[el2_pic_ctl.scala 239:43] - node _T_1570 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[el2_pic_ctl.scala 33:20] - node out_id_2 = mux(_T_1570, level_intpend_id[0][5], level_intpend_id[0][4]) @[el2_pic_ctl.scala 33:9] - node _T_1571 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[el2_pic_ctl.scala 33:60] - node out_priority_2 = mux(_T_1571, level_intpend_w_prior_en[0][5], level_intpend_w_prior_en[0][4]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][2] <= out_id_2 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][2] <= out_priority_2 @[el2_pic_ctl.scala 239:43] - node _T_1572 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[el2_pic_ctl.scala 33:20] - node out_id_3 = mux(_T_1572, level_intpend_id[0][7], level_intpend_id[0][6]) @[el2_pic_ctl.scala 33:9] - node _T_1573 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[el2_pic_ctl.scala 33:60] - node out_priority_3 = mux(_T_1573, level_intpend_w_prior_en[0][7], level_intpend_w_prior_en[0][6]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][3] <= out_id_3 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][3] <= out_priority_3 @[el2_pic_ctl.scala 239:43] - node _T_1574 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[el2_pic_ctl.scala 33:20] - node out_id_4 = mux(_T_1574, level_intpend_id[0][9], level_intpend_id[0][8]) @[el2_pic_ctl.scala 33:9] - node _T_1575 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[el2_pic_ctl.scala 33:60] - node out_priority_4 = mux(_T_1575, level_intpend_w_prior_en[0][9], level_intpend_w_prior_en[0][8]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][4] <= out_id_4 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][4] <= out_priority_4 @[el2_pic_ctl.scala 239:43] - node _T_1576 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[el2_pic_ctl.scala 33:20] - node out_id_5 = mux(_T_1576, level_intpend_id[0][11], level_intpend_id[0][10]) @[el2_pic_ctl.scala 33:9] - node _T_1577 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[el2_pic_ctl.scala 33:60] - node out_priority_5 = mux(_T_1577, level_intpend_w_prior_en[0][11], level_intpend_w_prior_en[0][10]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][5] <= out_id_5 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][5] <= out_priority_5 @[el2_pic_ctl.scala 239:43] - node _T_1578 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[el2_pic_ctl.scala 33:20] - node out_id_6 = mux(_T_1578, level_intpend_id[0][13], level_intpend_id[0][12]) @[el2_pic_ctl.scala 33:9] - node _T_1579 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[el2_pic_ctl.scala 33:60] - node out_priority_6 = mux(_T_1579, level_intpend_w_prior_en[0][13], level_intpend_w_prior_en[0][12]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][6] <= out_id_6 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][6] <= out_priority_6 @[el2_pic_ctl.scala 239:43] - node _T_1580 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[el2_pic_ctl.scala 33:20] - node out_id_7 = mux(_T_1580, level_intpend_id[0][15], level_intpend_id[0][14]) @[el2_pic_ctl.scala 33:9] - node _T_1581 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[el2_pic_ctl.scala 33:60] - node out_priority_7 = mux(_T_1581, level_intpend_w_prior_en[0][15], level_intpend_w_prior_en[0][14]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][7] <= out_id_7 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][7] <= out_priority_7 @[el2_pic_ctl.scala 239:43] - node _T_1582 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[el2_pic_ctl.scala 33:20] - node out_id_8 = mux(_T_1582, level_intpend_id[0][17], level_intpend_id[0][16]) @[el2_pic_ctl.scala 33:9] - node _T_1583 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[el2_pic_ctl.scala 33:60] - node out_priority_8 = mux(_T_1583, level_intpend_w_prior_en[0][17], level_intpend_w_prior_en[0][16]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][8] <= out_id_8 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][8] <= out_priority_8 @[el2_pic_ctl.scala 239:43] - node _T_1584 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[el2_pic_ctl.scala 33:20] - node out_id_9 = mux(_T_1584, level_intpend_id[0][19], level_intpend_id[0][18]) @[el2_pic_ctl.scala 33:9] - node _T_1585 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[el2_pic_ctl.scala 33:60] - node out_priority_9 = mux(_T_1585, level_intpend_w_prior_en[0][19], level_intpend_w_prior_en[0][18]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][9] <= out_id_9 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][9] <= out_priority_9 @[el2_pic_ctl.scala 239:43] - node _T_1586 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[el2_pic_ctl.scala 33:20] - node out_id_10 = mux(_T_1586, level_intpend_id[0][21], level_intpend_id[0][20]) @[el2_pic_ctl.scala 33:9] - node _T_1587 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[el2_pic_ctl.scala 33:60] - node out_priority_10 = mux(_T_1587, level_intpend_w_prior_en[0][21], level_intpend_w_prior_en[0][20]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][10] <= out_id_10 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][10] <= out_priority_10 @[el2_pic_ctl.scala 239:43] - node _T_1588 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[el2_pic_ctl.scala 33:20] - node out_id_11 = mux(_T_1588, level_intpend_id[0][23], level_intpend_id[0][22]) @[el2_pic_ctl.scala 33:9] - node _T_1589 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[el2_pic_ctl.scala 33:60] - node out_priority_11 = mux(_T_1589, level_intpend_w_prior_en[0][23], level_intpend_w_prior_en[0][22]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][11] <= out_id_11 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][11] <= out_priority_11 @[el2_pic_ctl.scala 239:43] - node _T_1590 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[el2_pic_ctl.scala 33:20] - node out_id_12 = mux(_T_1590, level_intpend_id[0][25], level_intpend_id[0][24]) @[el2_pic_ctl.scala 33:9] - node _T_1591 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[el2_pic_ctl.scala 33:60] - node out_priority_12 = mux(_T_1591, level_intpend_w_prior_en[0][25], level_intpend_w_prior_en[0][24]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][12] <= out_id_12 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][12] <= out_priority_12 @[el2_pic_ctl.scala 239:43] - node _T_1592 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[el2_pic_ctl.scala 33:20] - node out_id_13 = mux(_T_1592, level_intpend_id[0][27], level_intpend_id[0][26]) @[el2_pic_ctl.scala 33:9] - node _T_1593 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[el2_pic_ctl.scala 33:60] - node out_priority_13 = mux(_T_1593, level_intpend_w_prior_en[0][27], level_intpend_w_prior_en[0][26]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][13] <= out_id_13 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][13] <= out_priority_13 @[el2_pic_ctl.scala 239:43] - node _T_1594 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[el2_pic_ctl.scala 33:20] - node out_id_14 = mux(_T_1594, level_intpend_id[0][29], level_intpend_id[0][28]) @[el2_pic_ctl.scala 33:9] - node _T_1595 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[el2_pic_ctl.scala 33:60] - node out_priority_14 = mux(_T_1595, level_intpend_w_prior_en[0][29], level_intpend_w_prior_en[0][28]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][14] <= out_id_14 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][14] <= out_priority_14 @[el2_pic_ctl.scala 239:43] - node _T_1596 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[el2_pic_ctl.scala 33:20] - node out_id_15 = mux(_T_1596, level_intpend_id[0][31], level_intpend_id[0][30]) @[el2_pic_ctl.scala 33:9] - node _T_1597 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[el2_pic_ctl.scala 33:60] - node out_priority_15 = mux(_T_1597, level_intpend_w_prior_en[0][31], level_intpend_w_prior_en[0][30]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][15] <= out_id_15 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][15] <= out_priority_15 @[el2_pic_ctl.scala 239:43] - level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 234:46] - level_intpend_id[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 235:46] - node _T_1598 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[el2_pic_ctl.scala 33:20] - node out_id_16 = mux(_T_1598, level_intpend_id[0][33], level_intpend_id[0][32]) @[el2_pic_ctl.scala 33:9] - node _T_1599 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[el2_pic_ctl.scala 33:60] - node out_priority_16 = mux(_T_1599, level_intpend_w_prior_en[0][33], level_intpend_w_prior_en[0][32]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[1][16] <= out_id_16 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[1][16] <= out_priority_16 @[el2_pic_ctl.scala 239:43] - node _T_1600 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[el2_pic_ctl.scala 33:20] - node out_id_17 = mux(_T_1600, level_intpend_id[1][1], level_intpend_id[1][0]) @[el2_pic_ctl.scala 33:9] - node _T_1601 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[el2_pic_ctl.scala 33:60] - node out_priority_17 = mux(_T_1601, level_intpend_w_prior_en[1][1], level_intpend_w_prior_en[1][0]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][0] <= out_id_17 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][0] <= out_priority_17 @[el2_pic_ctl.scala 239:43] - node _T_1602 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[el2_pic_ctl.scala 33:20] - node out_id_18 = mux(_T_1602, level_intpend_id[1][3], level_intpend_id[1][2]) @[el2_pic_ctl.scala 33:9] - node _T_1603 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[el2_pic_ctl.scala 33:60] - node out_priority_18 = mux(_T_1603, level_intpend_w_prior_en[1][3], level_intpend_w_prior_en[1][2]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][1] <= out_id_18 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][1] <= out_priority_18 @[el2_pic_ctl.scala 239:43] - node _T_1604 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[el2_pic_ctl.scala 33:20] - node out_id_19 = mux(_T_1604, level_intpend_id[1][5], level_intpend_id[1][4]) @[el2_pic_ctl.scala 33:9] - node _T_1605 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[el2_pic_ctl.scala 33:60] - node out_priority_19 = mux(_T_1605, level_intpend_w_prior_en[1][5], level_intpend_w_prior_en[1][4]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][2] <= out_id_19 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][2] <= out_priority_19 @[el2_pic_ctl.scala 239:43] - node _T_1606 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[el2_pic_ctl.scala 33:20] - node out_id_20 = mux(_T_1606, level_intpend_id[1][7], level_intpend_id[1][6]) @[el2_pic_ctl.scala 33:9] - node _T_1607 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[el2_pic_ctl.scala 33:60] - node out_priority_20 = mux(_T_1607, level_intpend_w_prior_en[1][7], level_intpend_w_prior_en[1][6]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][3] <= out_id_20 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][3] <= out_priority_20 @[el2_pic_ctl.scala 239:43] - node _T_1608 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[el2_pic_ctl.scala 33:20] - node out_id_21 = mux(_T_1608, level_intpend_id[1][9], level_intpend_id[1][8]) @[el2_pic_ctl.scala 33:9] - node _T_1609 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[el2_pic_ctl.scala 33:60] - node out_priority_21 = mux(_T_1609, level_intpend_w_prior_en[1][9], level_intpend_w_prior_en[1][8]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][4] <= out_id_21 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][4] <= out_priority_21 @[el2_pic_ctl.scala 239:43] - node _T_1610 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[el2_pic_ctl.scala 33:20] - node out_id_22 = mux(_T_1610, level_intpend_id[1][11], level_intpend_id[1][10]) @[el2_pic_ctl.scala 33:9] - node _T_1611 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[el2_pic_ctl.scala 33:60] - node out_priority_22 = mux(_T_1611, level_intpend_w_prior_en[1][11], level_intpend_w_prior_en[1][10]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][5] <= out_id_22 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][5] <= out_priority_22 @[el2_pic_ctl.scala 239:43] - node _T_1612 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[el2_pic_ctl.scala 33:20] - node out_id_23 = mux(_T_1612, level_intpend_id[1][13], level_intpend_id[1][12]) @[el2_pic_ctl.scala 33:9] - node _T_1613 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[el2_pic_ctl.scala 33:60] - node out_priority_23 = mux(_T_1613, level_intpend_w_prior_en[1][13], level_intpend_w_prior_en[1][12]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][6] <= out_id_23 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][6] <= out_priority_23 @[el2_pic_ctl.scala 239:43] - node _T_1614 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[el2_pic_ctl.scala 33:20] - node out_id_24 = mux(_T_1614, level_intpend_id[1][15], level_intpend_id[1][14]) @[el2_pic_ctl.scala 33:9] - node _T_1615 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[el2_pic_ctl.scala 33:60] - node out_priority_24 = mux(_T_1615, level_intpend_w_prior_en[1][15], level_intpend_w_prior_en[1][14]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][7] <= out_id_24 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][7] <= out_priority_24 @[el2_pic_ctl.scala 239:43] - level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 234:46] - level_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 235:46] - node _T_1616 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[el2_pic_ctl.scala 33:20] - node out_id_25 = mux(_T_1616, level_intpend_id[1][17], level_intpend_id[1][16]) @[el2_pic_ctl.scala 33:9] - node _T_1617 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[el2_pic_ctl.scala 33:60] - node out_priority_25 = mux(_T_1617, level_intpend_w_prior_en[1][17], level_intpend_w_prior_en[1][16]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[2][8] <= out_id_25 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[2][8] <= out_priority_25 @[el2_pic_ctl.scala 239:43] - node _T_1618 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[el2_pic_ctl.scala 33:20] - node out_id_26 = mux(_T_1618, level_intpend_id[2][1], level_intpend_id[2][0]) @[el2_pic_ctl.scala 33:9] - node _T_1619 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[el2_pic_ctl.scala 33:60] - node out_priority_26 = mux(_T_1619, level_intpend_w_prior_en[2][1], level_intpend_w_prior_en[2][0]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[3][0] <= out_id_26 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[3][0] <= out_priority_26 @[el2_pic_ctl.scala 239:43] - node _T_1620 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[el2_pic_ctl.scala 33:20] - node out_id_27 = mux(_T_1620, level_intpend_id[2][3], level_intpend_id[2][2]) @[el2_pic_ctl.scala 33:9] - node _T_1621 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[el2_pic_ctl.scala 33:60] - node out_priority_27 = mux(_T_1621, level_intpend_w_prior_en[2][3], level_intpend_w_prior_en[2][2]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[3][1] <= out_id_27 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[3][1] <= out_priority_27 @[el2_pic_ctl.scala 239:43] - node _T_1622 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[el2_pic_ctl.scala 33:20] - node out_id_28 = mux(_T_1622, level_intpend_id[2][5], level_intpend_id[2][4]) @[el2_pic_ctl.scala 33:9] - node _T_1623 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[el2_pic_ctl.scala 33:60] - node out_priority_28 = mux(_T_1623, level_intpend_w_prior_en[2][5], level_intpend_w_prior_en[2][4]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[3][2] <= out_id_28 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[3][2] <= out_priority_28 @[el2_pic_ctl.scala 239:43] - node _T_1624 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[el2_pic_ctl.scala 33:20] - node out_id_29 = mux(_T_1624, level_intpend_id[2][7], level_intpend_id[2][6]) @[el2_pic_ctl.scala 33:9] - node _T_1625 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[el2_pic_ctl.scala 33:60] - node out_priority_29 = mux(_T_1625, level_intpend_w_prior_en[2][7], level_intpend_w_prior_en[2][6]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[3][3] <= out_id_29 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[3][3] <= out_priority_29 @[el2_pic_ctl.scala 239:43] - level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 234:46] - level_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 235:46] - node _T_1626 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[el2_pic_ctl.scala 33:20] - node out_id_30 = mux(_T_1626, level_intpend_id[2][9], level_intpend_id[2][8]) @[el2_pic_ctl.scala 33:9] - node _T_1627 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[el2_pic_ctl.scala 33:60] - node out_priority_30 = mux(_T_1627, level_intpend_w_prior_en[2][9], level_intpend_w_prior_en[2][8]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[3][4] <= out_id_30 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[3][4] <= out_priority_30 @[el2_pic_ctl.scala 239:43] - node _T_1628 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[el2_pic_ctl.scala 33:20] - node out_id_31 = mux(_T_1628, level_intpend_id[3][1], level_intpend_id[3][0]) @[el2_pic_ctl.scala 33:9] - node _T_1629 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[el2_pic_ctl.scala 33:60] - node out_priority_31 = mux(_T_1629, level_intpend_w_prior_en[3][1], level_intpend_w_prior_en[3][0]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[4][0] <= out_id_31 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[4][0] <= out_priority_31 @[el2_pic_ctl.scala 239:43] - node _T_1630 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[el2_pic_ctl.scala 33:20] - node out_id_32 = mux(_T_1630, level_intpend_id[3][3], level_intpend_id[3][2]) @[el2_pic_ctl.scala 33:9] - node _T_1631 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[el2_pic_ctl.scala 33:60] - node out_priority_32 = mux(_T_1631, level_intpend_w_prior_en[3][3], level_intpend_w_prior_en[3][2]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[4][1] <= out_id_32 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[4][1] <= out_priority_32 @[el2_pic_ctl.scala 239:43] - level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 234:46] - level_intpend_id[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 235:46] - node _T_1632 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[el2_pic_ctl.scala 33:20] - node out_id_33 = mux(_T_1632, level_intpend_id[3][5], level_intpend_id[3][4]) @[el2_pic_ctl.scala 33:9] - node _T_1633 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[el2_pic_ctl.scala 33:60] - node out_priority_33 = mux(_T_1633, level_intpend_w_prior_en[3][5], level_intpend_w_prior_en[3][4]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[4][2] <= out_id_33 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[4][2] <= out_priority_33 @[el2_pic_ctl.scala 239:43] - node _T_1634 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[el2_pic_ctl.scala 33:20] - node out_id_34 = mux(_T_1634, level_intpend_id[4][1], level_intpend_id[4][0]) @[el2_pic_ctl.scala 33:9] - node _T_1635 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[el2_pic_ctl.scala 33:60] - node out_priority_34 = mux(_T_1635, level_intpend_w_prior_en[4][1], level_intpend_w_prior_en[4][0]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[5][0] <= out_id_34 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[5][0] <= out_priority_34 @[el2_pic_ctl.scala 239:43] - level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 234:46] - level_intpend_id[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 235:46] - node _T_1636 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[el2_pic_ctl.scala 33:20] - node out_id_35 = mux(_T_1636, level_intpend_id[4][3], level_intpend_id[4][2]) @[el2_pic_ctl.scala 33:9] - node _T_1637 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[el2_pic_ctl.scala 33:60] - node out_priority_35 = mux(_T_1637, level_intpend_w_prior_en[4][3], level_intpend_w_prior_en[4][2]) @[el2_pic_ctl.scala 33:49] - level_intpend_id[5][1] <= out_id_35 @[el2_pic_ctl.scala 238:43] - level_intpend_w_prior_en[5][1] <= out_priority_35 @[el2_pic_ctl.scala 239:43] - claimid_in <= level_intpend_id[5][0] @[el2_pic_ctl.scala 242:29] - selected_int_priority <= level_intpend_w_prior_en[5][0] @[el2_pic_ctl.scala 243:29] - node config_reg_we = and(waddr_config_pic_match, picm_wren_ff) @[el2_pic_ctl.scala 255:47] - node config_reg_re = and(raddr_config_pic_match, picm_rden_ff) @[el2_pic_ctl.scala 256:47] - node config_reg_in = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 257:39] - node _T_1638 = bits(config_reg_we, 0, 0) @[el2_pic_ctl.scala 258:82] + level_intpend_id[0][0] <= intpend_id[0] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][1] <= intpend_id[1] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][2] <= intpend_id[2] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][3] <= intpend_id[3] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][4] <= intpend_id[4] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][5] <= intpend_id[5] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][6] <= intpend_id[6] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][7] <= intpend_id[7] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][8] <= intpend_id[8] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][9] <= intpend_id[9] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][10] <= intpend_id[10] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][11] <= intpend_id[11] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][12] <= intpend_id[12] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][13] <= intpend_id[13] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][14] <= intpend_id[14] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][15] <= intpend_id[15] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][16] <= intpend_id[16] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][17] <= intpend_id[17] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][18] <= intpend_id[18] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][19] <= intpend_id[19] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][20] <= intpend_id[20] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][21] <= intpend_id[21] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][22] <= intpend_id[22] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][23] <= intpend_id[23] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][24] <= intpend_id[24] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][25] <= intpend_id[25] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][26] <= intpend_id[26] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][27] <= intpend_id[27] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][28] <= intpend_id[28] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][29] <= intpend_id[29] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][30] <= intpend_id[30] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][31] <= intpend_id[31] @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][32] <= _T_1564 @[el2_pic_ctl.scala 229:33] + level_intpend_id[0][33] <= _T_1565 @[el2_pic_ctl.scala 229:33] + node _T_1566 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[el2_pic_ctl.scala 35:20] + node out_id = mux(_T_1566, level_intpend_id[0][1], level_intpend_id[0][0]) @[el2_pic_ctl.scala 35:9] + node _T_1567 = lt(level_intpend_w_prior_en[0][0], level_intpend_w_prior_en[0][1]) @[el2_pic_ctl.scala 35:60] + node out_priority = mux(_T_1567, level_intpend_w_prior_en[0][1], level_intpend_w_prior_en[0][0]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][0] <= out_id @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][0] <= out_priority @[el2_pic_ctl.scala 241:43] + node _T_1568 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[el2_pic_ctl.scala 35:20] + node out_id_1 = mux(_T_1568, level_intpend_id[0][3], level_intpend_id[0][2]) @[el2_pic_ctl.scala 35:9] + node _T_1569 = lt(level_intpend_w_prior_en[0][2], level_intpend_w_prior_en[0][3]) @[el2_pic_ctl.scala 35:60] + node out_priority_1 = mux(_T_1569, level_intpend_w_prior_en[0][3], level_intpend_w_prior_en[0][2]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][1] <= out_id_1 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][1] <= out_priority_1 @[el2_pic_ctl.scala 241:43] + node _T_1570 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[el2_pic_ctl.scala 35:20] + node out_id_2 = mux(_T_1570, level_intpend_id[0][5], level_intpend_id[0][4]) @[el2_pic_ctl.scala 35:9] + node _T_1571 = lt(level_intpend_w_prior_en[0][4], level_intpend_w_prior_en[0][5]) @[el2_pic_ctl.scala 35:60] + node out_priority_2 = mux(_T_1571, level_intpend_w_prior_en[0][5], level_intpend_w_prior_en[0][4]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][2] <= out_id_2 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][2] <= out_priority_2 @[el2_pic_ctl.scala 241:43] + node _T_1572 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[el2_pic_ctl.scala 35:20] + node out_id_3 = mux(_T_1572, level_intpend_id[0][7], level_intpend_id[0][6]) @[el2_pic_ctl.scala 35:9] + node _T_1573 = lt(level_intpend_w_prior_en[0][6], level_intpend_w_prior_en[0][7]) @[el2_pic_ctl.scala 35:60] + node out_priority_3 = mux(_T_1573, level_intpend_w_prior_en[0][7], level_intpend_w_prior_en[0][6]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][3] <= out_id_3 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][3] <= out_priority_3 @[el2_pic_ctl.scala 241:43] + node _T_1574 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[el2_pic_ctl.scala 35:20] + node out_id_4 = mux(_T_1574, level_intpend_id[0][9], level_intpend_id[0][8]) @[el2_pic_ctl.scala 35:9] + node _T_1575 = lt(level_intpend_w_prior_en[0][8], level_intpend_w_prior_en[0][9]) @[el2_pic_ctl.scala 35:60] + node out_priority_4 = mux(_T_1575, level_intpend_w_prior_en[0][9], level_intpend_w_prior_en[0][8]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][4] <= out_id_4 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][4] <= out_priority_4 @[el2_pic_ctl.scala 241:43] + node _T_1576 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[el2_pic_ctl.scala 35:20] + node out_id_5 = mux(_T_1576, level_intpend_id[0][11], level_intpend_id[0][10]) @[el2_pic_ctl.scala 35:9] + node _T_1577 = lt(level_intpend_w_prior_en[0][10], level_intpend_w_prior_en[0][11]) @[el2_pic_ctl.scala 35:60] + node out_priority_5 = mux(_T_1577, level_intpend_w_prior_en[0][11], level_intpend_w_prior_en[0][10]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][5] <= out_id_5 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][5] <= out_priority_5 @[el2_pic_ctl.scala 241:43] + node _T_1578 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[el2_pic_ctl.scala 35:20] + node out_id_6 = mux(_T_1578, level_intpend_id[0][13], level_intpend_id[0][12]) @[el2_pic_ctl.scala 35:9] + node _T_1579 = lt(level_intpend_w_prior_en[0][12], level_intpend_w_prior_en[0][13]) @[el2_pic_ctl.scala 35:60] + node out_priority_6 = mux(_T_1579, level_intpend_w_prior_en[0][13], level_intpend_w_prior_en[0][12]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][6] <= out_id_6 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][6] <= out_priority_6 @[el2_pic_ctl.scala 241:43] + node _T_1580 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[el2_pic_ctl.scala 35:20] + node out_id_7 = mux(_T_1580, level_intpend_id[0][15], level_intpend_id[0][14]) @[el2_pic_ctl.scala 35:9] + node _T_1581 = lt(level_intpend_w_prior_en[0][14], level_intpend_w_prior_en[0][15]) @[el2_pic_ctl.scala 35:60] + node out_priority_7 = mux(_T_1581, level_intpend_w_prior_en[0][15], level_intpend_w_prior_en[0][14]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][7] <= out_id_7 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][7] <= out_priority_7 @[el2_pic_ctl.scala 241:43] + node _T_1582 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[el2_pic_ctl.scala 35:20] + node out_id_8 = mux(_T_1582, level_intpend_id[0][17], level_intpend_id[0][16]) @[el2_pic_ctl.scala 35:9] + node _T_1583 = lt(level_intpend_w_prior_en[0][16], level_intpend_w_prior_en[0][17]) @[el2_pic_ctl.scala 35:60] + node out_priority_8 = mux(_T_1583, level_intpend_w_prior_en[0][17], level_intpend_w_prior_en[0][16]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][8] <= out_id_8 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][8] <= out_priority_8 @[el2_pic_ctl.scala 241:43] + node _T_1584 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[el2_pic_ctl.scala 35:20] + node out_id_9 = mux(_T_1584, level_intpend_id[0][19], level_intpend_id[0][18]) @[el2_pic_ctl.scala 35:9] + node _T_1585 = lt(level_intpend_w_prior_en[0][18], level_intpend_w_prior_en[0][19]) @[el2_pic_ctl.scala 35:60] + node out_priority_9 = mux(_T_1585, level_intpend_w_prior_en[0][19], level_intpend_w_prior_en[0][18]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][9] <= out_id_9 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][9] <= out_priority_9 @[el2_pic_ctl.scala 241:43] + node _T_1586 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[el2_pic_ctl.scala 35:20] + node out_id_10 = mux(_T_1586, level_intpend_id[0][21], level_intpend_id[0][20]) @[el2_pic_ctl.scala 35:9] + node _T_1587 = lt(level_intpend_w_prior_en[0][20], level_intpend_w_prior_en[0][21]) @[el2_pic_ctl.scala 35:60] + node out_priority_10 = mux(_T_1587, level_intpend_w_prior_en[0][21], level_intpend_w_prior_en[0][20]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][10] <= out_id_10 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][10] <= out_priority_10 @[el2_pic_ctl.scala 241:43] + node _T_1588 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[el2_pic_ctl.scala 35:20] + node out_id_11 = mux(_T_1588, level_intpend_id[0][23], level_intpend_id[0][22]) @[el2_pic_ctl.scala 35:9] + node _T_1589 = lt(level_intpend_w_prior_en[0][22], level_intpend_w_prior_en[0][23]) @[el2_pic_ctl.scala 35:60] + node out_priority_11 = mux(_T_1589, level_intpend_w_prior_en[0][23], level_intpend_w_prior_en[0][22]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][11] <= out_id_11 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][11] <= out_priority_11 @[el2_pic_ctl.scala 241:43] + node _T_1590 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[el2_pic_ctl.scala 35:20] + node out_id_12 = mux(_T_1590, level_intpend_id[0][25], level_intpend_id[0][24]) @[el2_pic_ctl.scala 35:9] + node _T_1591 = lt(level_intpend_w_prior_en[0][24], level_intpend_w_prior_en[0][25]) @[el2_pic_ctl.scala 35:60] + node out_priority_12 = mux(_T_1591, level_intpend_w_prior_en[0][25], level_intpend_w_prior_en[0][24]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][12] <= out_id_12 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][12] <= out_priority_12 @[el2_pic_ctl.scala 241:43] + node _T_1592 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[el2_pic_ctl.scala 35:20] + node out_id_13 = mux(_T_1592, level_intpend_id[0][27], level_intpend_id[0][26]) @[el2_pic_ctl.scala 35:9] + node _T_1593 = lt(level_intpend_w_prior_en[0][26], level_intpend_w_prior_en[0][27]) @[el2_pic_ctl.scala 35:60] + node out_priority_13 = mux(_T_1593, level_intpend_w_prior_en[0][27], level_intpend_w_prior_en[0][26]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][13] <= out_id_13 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][13] <= out_priority_13 @[el2_pic_ctl.scala 241:43] + node _T_1594 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[el2_pic_ctl.scala 35:20] + node out_id_14 = mux(_T_1594, level_intpend_id[0][29], level_intpend_id[0][28]) @[el2_pic_ctl.scala 35:9] + node _T_1595 = lt(level_intpend_w_prior_en[0][28], level_intpend_w_prior_en[0][29]) @[el2_pic_ctl.scala 35:60] + node out_priority_14 = mux(_T_1595, level_intpend_w_prior_en[0][29], level_intpend_w_prior_en[0][28]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][14] <= out_id_14 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][14] <= out_priority_14 @[el2_pic_ctl.scala 241:43] + node _T_1596 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[el2_pic_ctl.scala 35:20] + node out_id_15 = mux(_T_1596, level_intpend_id[0][31], level_intpend_id[0][30]) @[el2_pic_ctl.scala 35:9] + node _T_1597 = lt(level_intpend_w_prior_en[0][30], level_intpend_w_prior_en[0][31]) @[el2_pic_ctl.scala 35:60] + node out_priority_15 = mux(_T_1597, level_intpend_w_prior_en[0][31], level_intpend_w_prior_en[0][30]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][15] <= out_id_15 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][15] <= out_priority_15 @[el2_pic_ctl.scala 241:43] + level_intpend_w_prior_en[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 236:46] + level_intpend_id[1][17] <= UInt<1>("h00") @[el2_pic_ctl.scala 237:46] + node _T_1598 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[el2_pic_ctl.scala 35:20] + node out_id_16 = mux(_T_1598, level_intpend_id[0][33], level_intpend_id[0][32]) @[el2_pic_ctl.scala 35:9] + node _T_1599 = lt(level_intpend_w_prior_en[0][32], level_intpend_w_prior_en[0][33]) @[el2_pic_ctl.scala 35:60] + node out_priority_16 = mux(_T_1599, level_intpend_w_prior_en[0][33], level_intpend_w_prior_en[0][32]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[1][16] <= out_id_16 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[1][16] <= out_priority_16 @[el2_pic_ctl.scala 241:43] + node _T_1600 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[el2_pic_ctl.scala 35:20] + node out_id_17 = mux(_T_1600, level_intpend_id[1][1], level_intpend_id[1][0]) @[el2_pic_ctl.scala 35:9] + node _T_1601 = lt(level_intpend_w_prior_en[1][0], level_intpend_w_prior_en[1][1]) @[el2_pic_ctl.scala 35:60] + node out_priority_17 = mux(_T_1601, level_intpend_w_prior_en[1][1], level_intpend_w_prior_en[1][0]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][0] <= out_id_17 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][0] <= out_priority_17 @[el2_pic_ctl.scala 241:43] + node _T_1602 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[el2_pic_ctl.scala 35:20] + node out_id_18 = mux(_T_1602, level_intpend_id[1][3], level_intpend_id[1][2]) @[el2_pic_ctl.scala 35:9] + node _T_1603 = lt(level_intpend_w_prior_en[1][2], level_intpend_w_prior_en[1][3]) @[el2_pic_ctl.scala 35:60] + node out_priority_18 = mux(_T_1603, level_intpend_w_prior_en[1][3], level_intpend_w_prior_en[1][2]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][1] <= out_id_18 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][1] <= out_priority_18 @[el2_pic_ctl.scala 241:43] + node _T_1604 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[el2_pic_ctl.scala 35:20] + node out_id_19 = mux(_T_1604, level_intpend_id[1][5], level_intpend_id[1][4]) @[el2_pic_ctl.scala 35:9] + node _T_1605 = lt(level_intpend_w_prior_en[1][4], level_intpend_w_prior_en[1][5]) @[el2_pic_ctl.scala 35:60] + node out_priority_19 = mux(_T_1605, level_intpend_w_prior_en[1][5], level_intpend_w_prior_en[1][4]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][2] <= out_id_19 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][2] <= out_priority_19 @[el2_pic_ctl.scala 241:43] + node _T_1606 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[el2_pic_ctl.scala 35:20] + node out_id_20 = mux(_T_1606, level_intpend_id[1][7], level_intpend_id[1][6]) @[el2_pic_ctl.scala 35:9] + node _T_1607 = lt(level_intpend_w_prior_en[1][6], level_intpend_w_prior_en[1][7]) @[el2_pic_ctl.scala 35:60] + node out_priority_20 = mux(_T_1607, level_intpend_w_prior_en[1][7], level_intpend_w_prior_en[1][6]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][3] <= out_id_20 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][3] <= out_priority_20 @[el2_pic_ctl.scala 241:43] + node _T_1608 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[el2_pic_ctl.scala 35:20] + node out_id_21 = mux(_T_1608, level_intpend_id[1][9], level_intpend_id[1][8]) @[el2_pic_ctl.scala 35:9] + node _T_1609 = lt(level_intpend_w_prior_en[1][8], level_intpend_w_prior_en[1][9]) @[el2_pic_ctl.scala 35:60] + node out_priority_21 = mux(_T_1609, level_intpend_w_prior_en[1][9], level_intpend_w_prior_en[1][8]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][4] <= out_id_21 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][4] <= out_priority_21 @[el2_pic_ctl.scala 241:43] + node _T_1610 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[el2_pic_ctl.scala 35:20] + node out_id_22 = mux(_T_1610, level_intpend_id[1][11], level_intpend_id[1][10]) @[el2_pic_ctl.scala 35:9] + node _T_1611 = lt(level_intpend_w_prior_en[1][10], level_intpend_w_prior_en[1][11]) @[el2_pic_ctl.scala 35:60] + node out_priority_22 = mux(_T_1611, level_intpend_w_prior_en[1][11], level_intpend_w_prior_en[1][10]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][5] <= out_id_22 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][5] <= out_priority_22 @[el2_pic_ctl.scala 241:43] + node _T_1612 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[el2_pic_ctl.scala 35:20] + node out_id_23 = mux(_T_1612, level_intpend_id[1][13], level_intpend_id[1][12]) @[el2_pic_ctl.scala 35:9] + node _T_1613 = lt(level_intpend_w_prior_en[1][12], level_intpend_w_prior_en[1][13]) @[el2_pic_ctl.scala 35:60] + node out_priority_23 = mux(_T_1613, level_intpend_w_prior_en[1][13], level_intpend_w_prior_en[1][12]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][6] <= out_id_23 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][6] <= out_priority_23 @[el2_pic_ctl.scala 241:43] + node _T_1614 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[el2_pic_ctl.scala 35:20] + node out_id_24 = mux(_T_1614, level_intpend_id[1][15], level_intpend_id[1][14]) @[el2_pic_ctl.scala 35:9] + node _T_1615 = lt(level_intpend_w_prior_en[1][14], level_intpend_w_prior_en[1][15]) @[el2_pic_ctl.scala 35:60] + node out_priority_24 = mux(_T_1615, level_intpend_w_prior_en[1][15], level_intpend_w_prior_en[1][14]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][7] <= out_id_24 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][7] <= out_priority_24 @[el2_pic_ctl.scala 241:43] + level_intpend_w_prior_en[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 236:46] + level_intpend_id[2][9] <= UInt<1>("h00") @[el2_pic_ctl.scala 237:46] + node _T_1616 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[el2_pic_ctl.scala 35:20] + node out_id_25 = mux(_T_1616, level_intpend_id[1][17], level_intpend_id[1][16]) @[el2_pic_ctl.scala 35:9] + node _T_1617 = lt(level_intpend_w_prior_en[1][16], level_intpend_w_prior_en[1][17]) @[el2_pic_ctl.scala 35:60] + node out_priority_25 = mux(_T_1617, level_intpend_w_prior_en[1][17], level_intpend_w_prior_en[1][16]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[2][8] <= out_id_25 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[2][8] <= out_priority_25 @[el2_pic_ctl.scala 241:43] + node _T_1618 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[el2_pic_ctl.scala 35:20] + node out_id_26 = mux(_T_1618, level_intpend_id[2][1], level_intpend_id[2][0]) @[el2_pic_ctl.scala 35:9] + node _T_1619 = lt(level_intpend_w_prior_en[2][0], level_intpend_w_prior_en[2][1]) @[el2_pic_ctl.scala 35:60] + node out_priority_26 = mux(_T_1619, level_intpend_w_prior_en[2][1], level_intpend_w_prior_en[2][0]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[3][0] <= out_id_26 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[3][0] <= out_priority_26 @[el2_pic_ctl.scala 241:43] + node _T_1620 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[el2_pic_ctl.scala 35:20] + node out_id_27 = mux(_T_1620, level_intpend_id[2][3], level_intpend_id[2][2]) @[el2_pic_ctl.scala 35:9] + node _T_1621 = lt(level_intpend_w_prior_en[2][2], level_intpend_w_prior_en[2][3]) @[el2_pic_ctl.scala 35:60] + node out_priority_27 = mux(_T_1621, level_intpend_w_prior_en[2][3], level_intpend_w_prior_en[2][2]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[3][1] <= out_id_27 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[3][1] <= out_priority_27 @[el2_pic_ctl.scala 241:43] + node _T_1622 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[el2_pic_ctl.scala 35:20] + node out_id_28 = mux(_T_1622, level_intpend_id[2][5], level_intpend_id[2][4]) @[el2_pic_ctl.scala 35:9] + node _T_1623 = lt(level_intpend_w_prior_en[2][4], level_intpend_w_prior_en[2][5]) @[el2_pic_ctl.scala 35:60] + node out_priority_28 = mux(_T_1623, level_intpend_w_prior_en[2][5], level_intpend_w_prior_en[2][4]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[3][2] <= out_id_28 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[3][2] <= out_priority_28 @[el2_pic_ctl.scala 241:43] + node _T_1624 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[el2_pic_ctl.scala 35:20] + node out_id_29 = mux(_T_1624, level_intpend_id[2][7], level_intpend_id[2][6]) @[el2_pic_ctl.scala 35:9] + node _T_1625 = lt(level_intpend_w_prior_en[2][6], level_intpend_w_prior_en[2][7]) @[el2_pic_ctl.scala 35:60] + node out_priority_29 = mux(_T_1625, level_intpend_w_prior_en[2][7], level_intpend_w_prior_en[2][6]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[3][3] <= out_id_29 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[3][3] <= out_priority_29 @[el2_pic_ctl.scala 241:43] + level_intpend_w_prior_en[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 236:46] + level_intpend_id[3][5] <= UInt<1>("h00") @[el2_pic_ctl.scala 237:46] + node _T_1626 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[el2_pic_ctl.scala 35:20] + node out_id_30 = mux(_T_1626, level_intpend_id[2][9], level_intpend_id[2][8]) @[el2_pic_ctl.scala 35:9] + node _T_1627 = lt(level_intpend_w_prior_en[2][8], level_intpend_w_prior_en[2][9]) @[el2_pic_ctl.scala 35:60] + node out_priority_30 = mux(_T_1627, level_intpend_w_prior_en[2][9], level_intpend_w_prior_en[2][8]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[3][4] <= out_id_30 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[3][4] <= out_priority_30 @[el2_pic_ctl.scala 241:43] + node _T_1628 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[el2_pic_ctl.scala 35:20] + node out_id_31 = mux(_T_1628, level_intpend_id[3][1], level_intpend_id[3][0]) @[el2_pic_ctl.scala 35:9] + node _T_1629 = lt(level_intpend_w_prior_en[3][0], level_intpend_w_prior_en[3][1]) @[el2_pic_ctl.scala 35:60] + node out_priority_31 = mux(_T_1629, level_intpend_w_prior_en[3][1], level_intpend_w_prior_en[3][0]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[4][0] <= out_id_31 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[4][0] <= out_priority_31 @[el2_pic_ctl.scala 241:43] + node _T_1630 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[el2_pic_ctl.scala 35:20] + node out_id_32 = mux(_T_1630, level_intpend_id[3][3], level_intpend_id[3][2]) @[el2_pic_ctl.scala 35:9] + node _T_1631 = lt(level_intpend_w_prior_en[3][2], level_intpend_w_prior_en[3][3]) @[el2_pic_ctl.scala 35:60] + node out_priority_32 = mux(_T_1631, level_intpend_w_prior_en[3][3], level_intpend_w_prior_en[3][2]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[4][1] <= out_id_32 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[4][1] <= out_priority_32 @[el2_pic_ctl.scala 241:43] + level_intpend_w_prior_en[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 236:46] + level_intpend_id[4][3] <= UInt<1>("h00") @[el2_pic_ctl.scala 237:46] + node _T_1632 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[el2_pic_ctl.scala 35:20] + node out_id_33 = mux(_T_1632, level_intpend_id[3][5], level_intpend_id[3][4]) @[el2_pic_ctl.scala 35:9] + node _T_1633 = lt(level_intpend_w_prior_en[3][4], level_intpend_w_prior_en[3][5]) @[el2_pic_ctl.scala 35:60] + node out_priority_33 = mux(_T_1633, level_intpend_w_prior_en[3][5], level_intpend_w_prior_en[3][4]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[4][2] <= out_id_33 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[4][2] <= out_priority_33 @[el2_pic_ctl.scala 241:43] + node _T_1634 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[el2_pic_ctl.scala 35:20] + node out_id_34 = mux(_T_1634, level_intpend_id[4][1], level_intpend_id[4][0]) @[el2_pic_ctl.scala 35:9] + node _T_1635 = lt(level_intpend_w_prior_en[4][0], level_intpend_w_prior_en[4][1]) @[el2_pic_ctl.scala 35:60] + node out_priority_34 = mux(_T_1635, level_intpend_w_prior_en[4][1], level_intpend_w_prior_en[4][0]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[5][0] <= out_id_34 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[5][0] <= out_priority_34 @[el2_pic_ctl.scala 241:43] + level_intpend_w_prior_en[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 236:46] + level_intpend_id[5][2] <= UInt<1>("h00") @[el2_pic_ctl.scala 237:46] + node _T_1636 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[el2_pic_ctl.scala 35:20] + node out_id_35 = mux(_T_1636, level_intpend_id[4][3], level_intpend_id[4][2]) @[el2_pic_ctl.scala 35:9] + node _T_1637 = lt(level_intpend_w_prior_en[4][2], level_intpend_w_prior_en[4][3]) @[el2_pic_ctl.scala 35:60] + node out_priority_35 = mux(_T_1637, level_intpend_w_prior_en[4][3], level_intpend_w_prior_en[4][2]) @[el2_pic_ctl.scala 35:49] + level_intpend_id[5][1] <= out_id_35 @[el2_pic_ctl.scala 240:43] + level_intpend_w_prior_en[5][1] <= out_priority_35 @[el2_pic_ctl.scala 241:43] + claimid_in <= level_intpend_id[5][0] @[el2_pic_ctl.scala 244:29] + selected_int_priority <= level_intpend_w_prior_en[5][0] @[el2_pic_ctl.scala 245:29] + node config_reg_we = and(waddr_config_pic_match, picm_wren_ff) @[el2_pic_ctl.scala 257:47] + node config_reg_re = and(raddr_config_pic_match, picm_rden_ff) @[el2_pic_ctl.scala 258:47] + node config_reg_in = bits(picm_wr_data_ff, 0, 0) @[el2_pic_ctl.scala 259:39] + node _T_1638 = bits(config_reg_we, 0, 0) @[el2_pic_ctl.scala 260:82] reg _T_1639 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_1638 : @[Reg.scala 28:19] _T_1639 <= config_reg_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - config_reg <= _T_1639 @[el2_pic_ctl.scala 258:37] - intpriord <= config_reg @[el2_pic_ctl.scala 259:14] - node _T_1640 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 267:31] - node _T_1641 = not(selected_int_priority) @[el2_pic_ctl.scala 267:38] - node pl_in_q = mux(_T_1640, _T_1641, selected_int_priority) @[el2_pic_ctl.scala 267:20] - reg _T_1642 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 268:47] - _T_1642 <= claimid_in @[el2_pic_ctl.scala 268:47] - io.claimid <= _T_1642 @[el2_pic_ctl.scala 268:37] - reg _T_1643 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 269:42] - _T_1643 <= pl_in_q @[el2_pic_ctl.scala 269:42] - io.pl <= _T_1643 @[el2_pic_ctl.scala 269:32] - node _T_1644 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 270:33] - node _T_1645 = not(io.meipt) @[el2_pic_ctl.scala 270:40] - node meipt_inv = mux(_T_1644, _T_1645, io.meipt) @[el2_pic_ctl.scala 270:22] - node _T_1646 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 271:36] - node _T_1647 = not(io.meicurpl) @[el2_pic_ctl.scala 271:43] - node meicurpl_inv = mux(_T_1646, _T_1647, io.meicurpl) @[el2_pic_ctl.scala 271:25] - node _T_1648 = gt(selected_int_priority, meipt_inv) @[el2_pic_ctl.scala 272:47] - node _T_1649 = gt(selected_int_priority, meicurpl_inv) @[el2_pic_ctl.scala 272:86] - node mexintpend_in = and(_T_1648, _T_1649) @[el2_pic_ctl.scala 272:60] - reg _T_1650 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 273:50] - _T_1650 <= mexintpend_in @[el2_pic_ctl.scala 273:50] - io.mexintpend <= _T_1650 @[el2_pic_ctl.scala 273:17] - node _T_1651 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 274:30] - node maxint = mux(_T_1651, UInt<1>("h00"), UInt<4>("h0f")) @[el2_pic_ctl.scala 274:19] - node mhwakeup_in = eq(pl_in_q, maxint) @[el2_pic_ctl.scala 275:29] - reg _T_1652 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 276:48] - _T_1652 <= mhwakeup_in @[el2_pic_ctl.scala 276:48] - io.mhwakeup <= _T_1652 @[el2_pic_ctl.scala 276:15] - node intpend_reg_read = and(addr_intpend_base_match, picm_rden_ff) @[el2_pic_ctl.scala 282:60] - node intpriority_reg_read = and(raddr_intpriority_base_match, picm_rden_ff) @[el2_pic_ctl.scala 283:60] - node intenable_reg_read = and(raddr_intenable_base_match, picm_rden_ff) @[el2_pic_ctl.scala 284:60] - node gw_config_reg_read = and(raddr_config_gw_base_match, picm_rden_ff) @[el2_pic_ctl.scala 285:60] + config_reg <= _T_1639 @[el2_pic_ctl.scala 260:37] + intpriord <= config_reg @[el2_pic_ctl.scala 261:14] + node _T_1640 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 269:31] + node _T_1641 = not(selected_int_priority) @[el2_pic_ctl.scala 269:38] + node pl_in_q = mux(_T_1640, _T_1641, selected_int_priority) @[el2_pic_ctl.scala 269:20] + reg _T_1642 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 270:47] + _T_1642 <= claimid_in @[el2_pic_ctl.scala 270:47] + io.claimid <= _T_1642 @[el2_pic_ctl.scala 270:37] + reg _T_1643 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 271:42] + _T_1643 <= pl_in_q @[el2_pic_ctl.scala 271:42] + io.pl <= _T_1643 @[el2_pic_ctl.scala 271:32] + node _T_1644 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 272:33] + node _T_1645 = not(io.meipt) @[el2_pic_ctl.scala 272:40] + node meipt_inv = mux(_T_1644, _T_1645, io.meipt) @[el2_pic_ctl.scala 272:22] + node _T_1646 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 273:36] + node _T_1647 = not(io.meicurpl) @[el2_pic_ctl.scala 273:43] + node meicurpl_inv = mux(_T_1646, _T_1647, io.meicurpl) @[el2_pic_ctl.scala 273:25] + node _T_1648 = gt(selected_int_priority, meipt_inv) @[el2_pic_ctl.scala 274:47] + node _T_1649 = gt(selected_int_priority, meicurpl_inv) @[el2_pic_ctl.scala 274:86] + node mexintpend_in = and(_T_1648, _T_1649) @[el2_pic_ctl.scala 274:60] + reg _T_1650 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 275:50] + _T_1650 <= mexintpend_in @[el2_pic_ctl.scala 275:50] + io.mexintpend <= _T_1650 @[el2_pic_ctl.scala 275:17] + node _T_1651 = bits(intpriord, 0, 0) @[el2_pic_ctl.scala 276:30] + node maxint = mux(_T_1651, UInt<1>("h00"), UInt<4>("h0f")) @[el2_pic_ctl.scala 276:19] + node mhwakeup_in = eq(pl_in_q, maxint) @[el2_pic_ctl.scala 277:29] + reg _T_1652 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_pic_ctl.scala 278:48] + _T_1652 <= mhwakeup_in @[el2_pic_ctl.scala 278:48] + io.mhwakeup <= _T_1652 @[el2_pic_ctl.scala 278:15] + node intpend_reg_read = and(addr_intpend_base_match, picm_rden_ff) @[el2_pic_ctl.scala 284:60] + node intpriority_reg_read = and(raddr_intpriority_base_match, picm_rden_ff) @[el2_pic_ctl.scala 285:60] + node intenable_reg_read = and(raddr_intenable_base_match, picm_rden_ff) @[el2_pic_ctl.scala 286:60] + node gw_config_reg_read = and(raddr_config_gw_base_match, picm_rden_ff) @[el2_pic_ctl.scala 287:60] node _T_1653 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_1654 = cat(extintsrc_req_gw_31, extintsrc_req_gw_30) @[Cat.scala 29:58] node _T_1655 = cat(_T_1654, extintsrc_req_gw_29) @[Cat.scala 29:58] @@ -3557,280 +3557,280 @@ circuit el2_pic_ctrl : node _T_1683 = cat(_T_1682, extintsrc_req_gw_1) @[Cat.scala 29:58] node _T_1684 = cat(_T_1683, UInt<1>("h00")) @[Cat.scala 29:58] node _T_1685 = cat(_T_1653, _T_1684) @[Cat.scala 29:58] - intpend_reg_extended <= _T_1685 @[el2_pic_ctl.scala 287:25] - wire intpend_rd_part_out : UInt<32>[2] @[el2_pic_ctl.scala 289:33] - node _T_1686 = bits(picm_raddr_ff, 5, 2) @[el2_pic_ctl.scala 290:98] - node _T_1687 = and(intpend_reg_read, _T_1686) @[el2_pic_ctl.scala 290:83] - node _T_1688 = eq(_T_1687, UInt<1>("h00")) @[el2_pic_ctl.scala 290:105] + intpend_reg_extended <= _T_1685 @[el2_pic_ctl.scala 289:25] + wire intpend_rd_part_out : UInt<32>[2] @[el2_pic_ctl.scala 291:33] + node _T_1686 = bits(picm_raddr_ff, 5, 2) @[el2_pic_ctl.scala 292:98] + node _T_1687 = and(intpend_reg_read, _T_1686) @[el2_pic_ctl.scala 292:83] + node _T_1688 = eq(_T_1687, UInt<1>("h00")) @[el2_pic_ctl.scala 292:105] node _T_1689 = bits(_T_1688, 0, 0) @[Bitwise.scala 72:15] node _T_1690 = mux(_T_1689, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_1691 = bits(intpend_reg_extended, 31, 0) @[el2_pic_ctl.scala 290:141] - node _T_1692 = and(_T_1690, _T_1691) @[el2_pic_ctl.scala 290:119] - intpend_rd_part_out[0] <= _T_1692 @[el2_pic_ctl.scala 290:54] - node _T_1693 = bits(picm_raddr_ff, 5, 2) @[el2_pic_ctl.scala 290:98] - node _T_1694 = and(intpend_reg_read, _T_1693) @[el2_pic_ctl.scala 290:83] - node _T_1695 = eq(_T_1694, UInt<1>("h01")) @[el2_pic_ctl.scala 290:105] + node _T_1691 = bits(intpend_reg_extended, 31, 0) @[el2_pic_ctl.scala 292:141] + node _T_1692 = and(_T_1690, _T_1691) @[el2_pic_ctl.scala 292:119] + intpend_rd_part_out[0] <= _T_1692 @[el2_pic_ctl.scala 292:54] + node _T_1693 = bits(picm_raddr_ff, 5, 2) @[el2_pic_ctl.scala 292:98] + node _T_1694 = and(intpend_reg_read, _T_1693) @[el2_pic_ctl.scala 292:83] + node _T_1695 = eq(_T_1694, UInt<1>("h01")) @[el2_pic_ctl.scala 292:105] node _T_1696 = bits(_T_1695, 0, 0) @[Bitwise.scala 72:15] node _T_1697 = mux(_T_1696, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_1698 = bits(intpend_reg_extended, 63, 32) @[el2_pic_ctl.scala 290:141] - node _T_1699 = and(_T_1697, _T_1698) @[el2_pic_ctl.scala 290:119] - intpend_rd_part_out[1] <= _T_1699 @[el2_pic_ctl.scala 290:54] - node _T_1700 = or(intpend_rd_part_out[0], intpend_rd_part_out[1]) @[el2_pic_ctl.scala 291:89] - intpend_rd_out <= _T_1700 @[el2_pic_ctl.scala 291:26] - when UInt<1>("h00") : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[0] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1701 = bits(intenable_reg_re_1, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1701 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[1] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1702 = bits(intenable_reg_re_2, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1702 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[2] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1703 = bits(intenable_reg_re_3, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1703 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[3] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1704 = bits(intenable_reg_re_4, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1704 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[4] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1705 = bits(intenable_reg_re_5, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1705 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[5] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1706 = bits(intenable_reg_re_6, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1706 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[6] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1707 = bits(intenable_reg_re_7, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1707 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[7] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1708 = bits(intenable_reg_re_8, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1708 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[8] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1709 = bits(intenable_reg_re_9, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1709 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[9] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1710 = bits(intenable_reg_re_10, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1710 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[10] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1711 = bits(intenable_reg_re_11, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1711 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[11] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1712 = bits(intenable_reg_re_12, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1712 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[12] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1713 = bits(intenable_reg_re_13, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1713 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[13] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1714 = bits(intenable_reg_re_14, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1714 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[14] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1715 = bits(intenable_reg_re_15, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1715 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[15] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1716 = bits(intenable_reg_re_16, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1716 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[16] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1717 = bits(intenable_reg_re_17, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1717 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[17] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1718 = bits(intenable_reg_re_18, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1718 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[18] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1719 = bits(intenable_reg_re_19, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1719 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[19] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1720 = bits(intenable_reg_re_20, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1720 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[20] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1721 = bits(intenable_reg_re_21, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1721 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[21] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1722 = bits(intenable_reg_re_22, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1722 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[22] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1723 = bits(intenable_reg_re_23, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1723 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[23] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1724 = bits(intenable_reg_re_24, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1724 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[24] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1725 = bits(intenable_reg_re_25, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1725 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[25] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1726 = bits(intenable_reg_re_26, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1726 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[26] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1727 = bits(intenable_reg_re_27, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1727 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[27] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1728 = bits(intenable_reg_re_28, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1728 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[28] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1729 = bits(intenable_reg_re_29, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1729 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[29] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1730 = bits(intenable_reg_re_30, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1730 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[30] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1731 = bits(intenable_reg_re_31, 0, 0) @[el2_pic_ctl.scala 292:69] - when _T_1731 : @[el2_pic_ctl.scala 292:76] - intenable_rd_out <= intenable_reg[31] @[el2_pic_ctl.scala 292:95] - skip @[el2_pic_ctl.scala 292:76] - else : @[el2_pic_ctl.scala 292:126] - intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 292:144] - skip @[el2_pic_ctl.scala 292:126] - node _T_1732 = bits(intpriority_reg_re_1, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1733 = bits(intpriority_reg_re_2, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1734 = bits(intpriority_reg_re_3, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1735 = bits(intpriority_reg_re_4, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1736 = bits(intpriority_reg_re_5, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1737 = bits(intpriority_reg_re_6, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1738 = bits(intpriority_reg_re_7, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1739 = bits(intpriority_reg_re_8, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1740 = bits(intpriority_reg_re_9, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1741 = bits(intpriority_reg_re_10, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1742 = bits(intpriority_reg_re_11, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1743 = bits(intpriority_reg_re_12, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1744 = bits(intpriority_reg_re_13, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1745 = bits(intpriority_reg_re_14, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1746 = bits(intpriority_reg_re_15, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1747 = bits(intpriority_reg_re_16, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1748 = bits(intpriority_reg_re_17, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1749 = bits(intpriority_reg_re_18, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1750 = bits(intpriority_reg_re_19, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1751 = bits(intpriority_reg_re_20, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1752 = bits(intpriority_reg_re_21, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1753 = bits(intpriority_reg_re_22, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1754 = bits(intpriority_reg_re_23, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1755 = bits(intpriority_reg_re_24, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1756 = bits(intpriority_reg_re_25, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1757 = bits(intpriority_reg_re_26, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1758 = bits(intpriority_reg_re_27, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1759 = bits(intpriority_reg_re_28, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1760 = bits(intpriority_reg_re_29, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1761 = bits(intpriority_reg_re_30, 0, 0) @[el2_pic_ctl.scala 294:102] - node _T_1762 = bits(intpriority_reg_re_31, 0, 0) @[el2_pic_ctl.scala 294:102] + node _T_1698 = bits(intpend_reg_extended, 63, 32) @[el2_pic_ctl.scala 292:141] + node _T_1699 = and(_T_1697, _T_1698) @[el2_pic_ctl.scala 292:119] + intpend_rd_part_out[1] <= _T_1699 @[el2_pic_ctl.scala 292:54] + node _T_1700 = or(intpend_rd_part_out[0], intpend_rd_part_out[1]) @[el2_pic_ctl.scala 293:89] + intpend_rd_out <= _T_1700 @[el2_pic_ctl.scala 293:26] + when UInt<1>("h00") : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[0] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1701 = bits(intenable_reg_re_1, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1701 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[1] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1702 = bits(intenable_reg_re_2, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1702 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[2] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1703 = bits(intenable_reg_re_3, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1703 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[3] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1704 = bits(intenable_reg_re_4, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1704 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[4] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1705 = bits(intenable_reg_re_5, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1705 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[5] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1706 = bits(intenable_reg_re_6, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1706 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[6] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1707 = bits(intenable_reg_re_7, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1707 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[7] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1708 = bits(intenable_reg_re_8, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1708 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[8] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1709 = bits(intenable_reg_re_9, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1709 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[9] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1710 = bits(intenable_reg_re_10, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1710 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[10] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1711 = bits(intenable_reg_re_11, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1711 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[11] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1712 = bits(intenable_reg_re_12, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1712 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[12] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1713 = bits(intenable_reg_re_13, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1713 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[13] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1714 = bits(intenable_reg_re_14, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1714 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[14] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1715 = bits(intenable_reg_re_15, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1715 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[15] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1716 = bits(intenable_reg_re_16, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1716 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[16] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1717 = bits(intenable_reg_re_17, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1717 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[17] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1718 = bits(intenable_reg_re_18, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1718 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[18] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1719 = bits(intenable_reg_re_19, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1719 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[19] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1720 = bits(intenable_reg_re_20, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1720 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[20] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1721 = bits(intenable_reg_re_21, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1721 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[21] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1722 = bits(intenable_reg_re_22, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1722 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[22] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1723 = bits(intenable_reg_re_23, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1723 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[23] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1724 = bits(intenable_reg_re_24, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1724 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[24] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1725 = bits(intenable_reg_re_25, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1725 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[25] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1726 = bits(intenable_reg_re_26, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1726 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[26] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1727 = bits(intenable_reg_re_27, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1727 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[27] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1728 = bits(intenable_reg_re_28, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1728 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[28] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1729 = bits(intenable_reg_re_29, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1729 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[29] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1730 = bits(intenable_reg_re_30, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1730 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[30] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1731 = bits(intenable_reg_re_31, 0, 0) @[el2_pic_ctl.scala 294:69] + when _T_1731 : @[el2_pic_ctl.scala 294:76] + intenable_rd_out <= intenable_reg[31] @[el2_pic_ctl.scala 294:95] + skip @[el2_pic_ctl.scala 294:76] + else : @[el2_pic_ctl.scala 294:126] + intenable_rd_out <= UInt<1>("h00") @[el2_pic_ctl.scala 294:144] + skip @[el2_pic_ctl.scala 294:126] + node _T_1732 = bits(intpriority_reg_re_1, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1733 = bits(intpriority_reg_re_2, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1734 = bits(intpriority_reg_re_3, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1735 = bits(intpriority_reg_re_4, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1736 = bits(intpriority_reg_re_5, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1737 = bits(intpriority_reg_re_6, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1738 = bits(intpriority_reg_re_7, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1739 = bits(intpriority_reg_re_8, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1740 = bits(intpriority_reg_re_9, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1741 = bits(intpriority_reg_re_10, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1742 = bits(intpriority_reg_re_11, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1743 = bits(intpriority_reg_re_12, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1744 = bits(intpriority_reg_re_13, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1745 = bits(intpriority_reg_re_14, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1746 = bits(intpriority_reg_re_15, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1747 = bits(intpriority_reg_re_16, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1748 = bits(intpriority_reg_re_17, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1749 = bits(intpriority_reg_re_18, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1750 = bits(intpriority_reg_re_19, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1751 = bits(intpriority_reg_re_20, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1752 = bits(intpriority_reg_re_21, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1753 = bits(intpriority_reg_re_22, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1754 = bits(intpriority_reg_re_23, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1755 = bits(intpriority_reg_re_24, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1756 = bits(intpriority_reg_re_25, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1757 = bits(intpriority_reg_re_26, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1758 = bits(intpriority_reg_re_27, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1759 = bits(intpriority_reg_re_28, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1760 = bits(intpriority_reg_re_29, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1761 = bits(intpriority_reg_re_30, 0, 0) @[el2_pic_ctl.scala 296:102] + node _T_1762 = bits(intpriority_reg_re_31, 0, 0) @[el2_pic_ctl.scala 296:102] node _T_1763 = mux(_T_1762, intpriority_reg[31], UInt<1>("h00")) @[Mux.scala 98:16] node _T_1764 = mux(_T_1761, intpriority_reg[30], _T_1763) @[Mux.scala 98:16] node _T_1765 = mux(_T_1760, intpriority_reg[29], _T_1764) @[Mux.scala 98:16] @@ -3863,37 +3863,37 @@ circuit el2_pic_ctrl : node _T_1792 = mux(_T_1733, intpriority_reg[2], _T_1791) @[Mux.scala 98:16] node _T_1793 = mux(_T_1732, intpriority_reg[1], _T_1792) @[Mux.scala 98:16] node intpriority_rd_out = mux(UInt<1>("h00"), intpriority_reg[0], _T_1793) @[Mux.scala 98:16] - node _T_1794 = bits(gw_config_reg_re_1, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1795 = bits(gw_config_reg_re_2, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1796 = bits(gw_config_reg_re_3, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1797 = bits(gw_config_reg_re_4, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1798 = bits(gw_config_reg_re_5, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1799 = bits(gw_config_reg_re_6, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1800 = bits(gw_config_reg_re_7, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1801 = bits(gw_config_reg_re_8, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1802 = bits(gw_config_reg_re_9, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1803 = bits(gw_config_reg_re_10, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1804 = bits(gw_config_reg_re_11, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1805 = bits(gw_config_reg_re_12, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1806 = bits(gw_config_reg_re_13, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1807 = bits(gw_config_reg_re_14, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1808 = bits(gw_config_reg_re_15, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1809 = bits(gw_config_reg_re_16, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1810 = bits(gw_config_reg_re_17, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1811 = bits(gw_config_reg_re_18, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1812 = bits(gw_config_reg_re_19, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1813 = bits(gw_config_reg_re_20, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1814 = bits(gw_config_reg_re_21, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1815 = bits(gw_config_reg_re_22, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1816 = bits(gw_config_reg_re_23, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1817 = bits(gw_config_reg_re_24, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1818 = bits(gw_config_reg_re_25, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1819 = bits(gw_config_reg_re_26, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1820 = bits(gw_config_reg_re_27, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1821 = bits(gw_config_reg_re_28, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1822 = bits(gw_config_reg_re_29, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1823 = bits(gw_config_reg_re_30, 0, 0) @[el2_pic_ctl.scala 295:100] - node _T_1824 = bits(gw_config_reg_re_31, 0, 0) @[el2_pic_ctl.scala 295:100] + node _T_1794 = bits(gw_config_reg_re_1, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1795 = bits(gw_config_reg_re_2, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1796 = bits(gw_config_reg_re_3, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1797 = bits(gw_config_reg_re_4, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1798 = bits(gw_config_reg_re_5, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1799 = bits(gw_config_reg_re_6, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1800 = bits(gw_config_reg_re_7, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1801 = bits(gw_config_reg_re_8, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1802 = bits(gw_config_reg_re_9, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1803 = bits(gw_config_reg_re_10, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1804 = bits(gw_config_reg_re_11, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1805 = bits(gw_config_reg_re_12, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1806 = bits(gw_config_reg_re_13, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1807 = bits(gw_config_reg_re_14, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1808 = bits(gw_config_reg_re_15, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1809 = bits(gw_config_reg_re_16, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1810 = bits(gw_config_reg_re_17, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1811 = bits(gw_config_reg_re_18, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1812 = bits(gw_config_reg_re_19, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1813 = bits(gw_config_reg_re_20, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1814 = bits(gw_config_reg_re_21, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1815 = bits(gw_config_reg_re_22, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1816 = bits(gw_config_reg_re_23, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1817 = bits(gw_config_reg_re_24, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1818 = bits(gw_config_reg_re_25, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1819 = bits(gw_config_reg_re_26, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1820 = bits(gw_config_reg_re_27, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1821 = bits(gw_config_reg_re_28, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1822 = bits(gw_config_reg_re_29, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1823 = bits(gw_config_reg_re_30, 0, 0) @[el2_pic_ctl.scala 297:100] + node _T_1824 = bits(gw_config_reg_re_31, 0, 0) @[el2_pic_ctl.scala 297:100] node _T_1825 = mux(_T_1824, gw_config_reg[31], UInt<1>("h00")) @[Mux.scala 98:16] node _T_1826 = mux(_T_1823, gw_config_reg[30], _T_1825) @[Mux.scala 98:16] node _T_1827 = mux(_T_1822, gw_config_reg[29], _T_1826) @[Mux.scala 98:16] @@ -3928,37 +3928,37 @@ circuit el2_pic_ctrl : node gw_config_rd_out = mux(UInt<1>("h00"), gw_config_reg[0], _T_1855) @[Mux.scala 98:16] wire picm_rd_data_in : UInt<32> picm_rd_data_in <= UInt<1>("h00") - node _T_1856 = bits(intpend_reg_read, 0, 0) @[el2_pic_ctl.scala 300:22] - node _T_1857 = bits(intpriority_reg_read, 0, 0) @[el2_pic_ctl.scala 301:26] + node _T_1856 = bits(intpend_reg_read, 0, 0) @[el2_pic_ctl.scala 302:22] + node _T_1857 = bits(intpriority_reg_read, 0, 0) @[el2_pic_ctl.scala 303:26] node _T_1858 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_1859 = cat(_T_1858, intpriority_rd_out) @[Cat.scala 29:58] - node _T_1860 = bits(intenable_reg_read, 0, 0) @[el2_pic_ctl.scala 302:24] + node _T_1860 = bits(intenable_reg_read, 0, 0) @[el2_pic_ctl.scala 304:24] node _T_1861 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] node _T_1862 = cat(_T_1861, intenable_rd_out) @[Cat.scala 29:58] - node _T_1863 = bits(gw_config_reg_read, 0, 0) @[el2_pic_ctl.scala 303:24] + node _T_1863 = bits(gw_config_reg_read, 0, 0) @[el2_pic_ctl.scala 305:24] node _T_1864 = mux(UInt<1>("h00"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12] node _T_1865 = cat(_T_1864, gw_config_rd_out) @[Cat.scala 29:58] - node _T_1866 = bits(config_reg_re, 0, 0) @[el2_pic_ctl.scala 304:19] + node _T_1866 = bits(config_reg_re, 0, 0) @[el2_pic_ctl.scala 306:19] node _T_1867 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] node _T_1868 = cat(_T_1867, config_reg) @[Cat.scala 29:58] - node _T_1869 = bits(mask, 3, 3) @[el2_pic_ctl.scala 305:25] - node _T_1870 = and(picm_mken_ff, _T_1869) @[el2_pic_ctl.scala 305:19] - node _T_1871 = bits(_T_1870, 0, 0) @[el2_pic_ctl.scala 305:30] + node _T_1869 = bits(mask, 3, 3) @[el2_pic_ctl.scala 307:25] + node _T_1870 = and(picm_mken_ff, _T_1869) @[el2_pic_ctl.scala 307:19] + node _T_1871 = bits(_T_1870, 0, 0) @[el2_pic_ctl.scala 307:30] node _T_1872 = mux(UInt<1>("h00"), UInt<30>("h03fffffff"), UInt<30>("h00")) @[Bitwise.scala 72:12] node _T_1873 = cat(_T_1872, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_1874 = bits(mask, 2, 2) @[el2_pic_ctl.scala 306:25] - node _T_1875 = and(picm_mken_ff, _T_1874) @[el2_pic_ctl.scala 306:19] - node _T_1876 = bits(_T_1875, 0, 0) @[el2_pic_ctl.scala 306:30] + node _T_1874 = bits(mask, 2, 2) @[el2_pic_ctl.scala 308:25] + node _T_1875 = and(picm_mken_ff, _T_1874) @[el2_pic_ctl.scala 308:19] + node _T_1876 = bits(_T_1875, 0, 0) @[el2_pic_ctl.scala 308:30] node _T_1877 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] node _T_1878 = cat(_T_1877, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1879 = bits(mask, 1, 1) @[el2_pic_ctl.scala 307:25] - node _T_1880 = and(picm_mken_ff, _T_1879) @[el2_pic_ctl.scala 307:19] - node _T_1881 = bits(_T_1880, 0, 0) @[el2_pic_ctl.scala 307:30] + node _T_1879 = bits(mask, 1, 1) @[el2_pic_ctl.scala 309:25] + node _T_1880 = and(picm_mken_ff, _T_1879) @[el2_pic_ctl.scala 309:19] + node _T_1881 = bits(_T_1880, 0, 0) @[el2_pic_ctl.scala 309:30] node _T_1882 = mux(UInt<1>("h00"), UInt<28>("h0fffffff"), UInt<28>("h00")) @[Bitwise.scala 72:12] node _T_1883 = cat(_T_1882, UInt<4>("h0f")) @[Cat.scala 29:58] - node _T_1884 = bits(mask, 0, 0) @[el2_pic_ctl.scala 308:25] - node _T_1885 = and(picm_mken_ff, _T_1884) @[el2_pic_ctl.scala 308:19] - node _T_1886 = bits(_T_1885, 0, 0) @[el2_pic_ctl.scala 308:30] + node _T_1884 = bits(mask, 0, 0) @[el2_pic_ctl.scala 310:25] + node _T_1885 = and(picm_mken_ff, _T_1884) @[el2_pic_ctl.scala 310:19] + node _T_1886 = bits(_T_1885, 0, 0) @[el2_pic_ctl.scala 310:30] node _T_1887 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] node _T_1888 = mux(_T_1856, intpend_rd_out, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1889 = mux(_T_1857, _T_1859, UInt<1>("h00")) @[Mux.scala 27:72] @@ -3979,479 +3979,479 @@ circuit el2_pic_ctrl : node _T_1904 = or(_T_1903, _T_1896) @[Mux.scala 27:72] wire _T_1905 : UInt<32> @[Mux.scala 27:72] _T_1905 <= _T_1904 @[Mux.scala 27:72] - picm_rd_data_in <= _T_1905 @[el2_pic_ctl.scala 299:19] - node _T_1906 = bits(picm_bypass_ff, 0, 0) @[el2_pic_ctl.scala 311:41] - node _T_1907 = mux(_T_1906, picm_wr_data_ff, picm_rd_data_in) @[el2_pic_ctl.scala 311:25] - io.picm_rd_data <= _T_1907 @[el2_pic_ctl.scala 311:19] - node address = bits(picm_raddr_ff, 14, 0) @[el2_pic_ctl.scala 312:30] - mask <= UInt<4>("h01") @[el2_pic_ctl.scala 314:8] + picm_rd_data_in <= _T_1905 @[el2_pic_ctl.scala 301:19] + node _T_1906 = bits(picm_bypass_ff, 0, 0) @[el2_pic_ctl.scala 313:49] + node _T_1907 = mux(_T_1906, picm_wr_data_ff, picm_rd_data_in) @[el2_pic_ctl.scala 313:33] + io.lsu_pic.picm_rd_data <= _T_1907 @[el2_pic_ctl.scala 313:27] + node address = bits(picm_raddr_ff, 14, 0) @[el2_pic_ctl.scala 314:30] + mask <= UInt<4>("h01") @[el2_pic_ctl.scala 316:8] node _T_1908 = eq(UInt<15>("h03000"), address) @[Conditional.scala 37:30] when _T_1908 : @[Conditional.scala 40:58] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 316:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 318:44] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_1909 = eq(UInt<15>("h04004"), address) @[Conditional.scala 37:30] when _T_1909 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 317:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 319:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1910 = eq(UInt<15>("h04008"), address) @[Conditional.scala 37:30] when _T_1910 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 318:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 320:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1911 = eq(UInt<15>("h0400c"), address) @[Conditional.scala 37:30] when _T_1911 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 319:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 321:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1912 = eq(UInt<15>("h04010"), address) @[Conditional.scala 37:30] when _T_1912 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 320:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 322:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1913 = eq(UInt<15>("h04014"), address) @[Conditional.scala 37:30] when _T_1913 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 321:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 323:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1914 = eq(UInt<15>("h04018"), address) @[Conditional.scala 37:30] when _T_1914 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 322:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 324:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1915 = eq(UInt<15>("h0401c"), address) @[Conditional.scala 37:30] when _T_1915 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 323:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 325:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1916 = eq(UInt<15>("h04020"), address) @[Conditional.scala 37:30] when _T_1916 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 324:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 326:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1917 = eq(UInt<15>("h04024"), address) @[Conditional.scala 37:30] when _T_1917 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 325:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 327:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1918 = eq(UInt<15>("h04028"), address) @[Conditional.scala 37:30] when _T_1918 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 326:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 328:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1919 = eq(UInt<15>("h0402c"), address) @[Conditional.scala 37:30] when _T_1919 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 327:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 329:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1920 = eq(UInt<15>("h04030"), address) @[Conditional.scala 37:30] when _T_1920 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 328:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 330:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1921 = eq(UInt<15>("h04034"), address) @[Conditional.scala 37:30] when _T_1921 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 329:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 331:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1922 = eq(UInt<15>("h04038"), address) @[Conditional.scala 37:30] when _T_1922 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 330:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 332:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1923 = eq(UInt<15>("h0403c"), address) @[Conditional.scala 37:30] when _T_1923 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 331:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 333:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1924 = eq(UInt<15>("h04040"), address) @[Conditional.scala 37:30] when _T_1924 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 332:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 334:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1925 = eq(UInt<15>("h04044"), address) @[Conditional.scala 37:30] when _T_1925 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 333:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 335:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1926 = eq(UInt<15>("h04048"), address) @[Conditional.scala 37:30] when _T_1926 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 334:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 336:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1927 = eq(UInt<15>("h0404c"), address) @[Conditional.scala 37:30] when _T_1927 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 335:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 337:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1928 = eq(UInt<15>("h04050"), address) @[Conditional.scala 37:30] when _T_1928 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 336:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 338:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1929 = eq(UInt<15>("h04054"), address) @[Conditional.scala 37:30] when _T_1929 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 337:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 339:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1930 = eq(UInt<15>("h04058"), address) @[Conditional.scala 37:30] when _T_1930 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 338:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 340:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1931 = eq(UInt<15>("h0405c"), address) @[Conditional.scala 37:30] when _T_1931 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 339:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 341:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1932 = eq(UInt<15>("h04060"), address) @[Conditional.scala 37:30] when _T_1932 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 340:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 342:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1933 = eq(UInt<15>("h04064"), address) @[Conditional.scala 37:30] when _T_1933 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 341:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 343:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1934 = eq(UInt<15>("h04068"), address) @[Conditional.scala 37:30] when _T_1934 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 342:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 344:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1935 = eq(UInt<15>("h0406c"), address) @[Conditional.scala 37:30] when _T_1935 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 343:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 345:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1936 = eq(UInt<15>("h04070"), address) @[Conditional.scala 37:30] when _T_1936 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 344:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 346:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1937 = eq(UInt<15>("h04074"), address) @[Conditional.scala 37:30] when _T_1937 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 345:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 347:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1938 = eq(UInt<15>("h04078"), address) @[Conditional.scala 37:30] when _T_1938 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 346:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 348:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1939 = eq(UInt<15>("h0407c"), address) @[Conditional.scala 37:30] when _T_1939 : @[Conditional.scala 39:67] - mask <= UInt<4>("h08") @[el2_pic_ctl.scala 347:44] + mask <= UInt<4>("h08") @[el2_pic_ctl.scala 349:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1940 = eq(UInt<15>("h02004"), address) @[Conditional.scala 37:30] when _T_1940 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 348:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 350:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1941 = eq(UInt<15>("h02008"), address) @[Conditional.scala 37:30] when _T_1941 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 349:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 351:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1942 = eq(UInt<15>("h0200c"), address) @[Conditional.scala 37:30] when _T_1942 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 350:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 352:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1943 = eq(UInt<15>("h02010"), address) @[Conditional.scala 37:30] when _T_1943 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 351:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 353:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1944 = eq(UInt<15>("h02014"), address) @[Conditional.scala 37:30] when _T_1944 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 352:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 354:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1945 = eq(UInt<15>("h02018"), address) @[Conditional.scala 37:30] when _T_1945 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 353:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 355:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1946 = eq(UInt<15>("h0201c"), address) @[Conditional.scala 37:30] when _T_1946 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 354:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 356:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1947 = eq(UInt<15>("h02020"), address) @[Conditional.scala 37:30] when _T_1947 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 355:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 357:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1948 = eq(UInt<15>("h02024"), address) @[Conditional.scala 37:30] when _T_1948 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 356:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 358:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1949 = eq(UInt<15>("h02028"), address) @[Conditional.scala 37:30] when _T_1949 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 357:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 359:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1950 = eq(UInt<15>("h0202c"), address) @[Conditional.scala 37:30] when _T_1950 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 358:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 360:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1951 = eq(UInt<15>("h02030"), address) @[Conditional.scala 37:30] when _T_1951 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 359:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 361:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1952 = eq(UInt<15>("h02034"), address) @[Conditional.scala 37:30] when _T_1952 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 360:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 362:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1953 = eq(UInt<15>("h02038"), address) @[Conditional.scala 37:30] when _T_1953 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 361:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 363:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1954 = eq(UInt<15>("h0203c"), address) @[Conditional.scala 37:30] when _T_1954 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 362:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 364:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1955 = eq(UInt<15>("h02040"), address) @[Conditional.scala 37:30] when _T_1955 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 363:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 365:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1956 = eq(UInt<15>("h02044"), address) @[Conditional.scala 37:30] when _T_1956 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 364:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 366:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1957 = eq(UInt<15>("h02048"), address) @[Conditional.scala 37:30] when _T_1957 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 365:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 367:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1958 = eq(UInt<15>("h0204c"), address) @[Conditional.scala 37:30] when _T_1958 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 366:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 368:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1959 = eq(UInt<15>("h02050"), address) @[Conditional.scala 37:30] when _T_1959 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 367:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 369:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1960 = eq(UInt<15>("h02054"), address) @[Conditional.scala 37:30] when _T_1960 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 368:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 370:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1961 = eq(UInt<15>("h02058"), address) @[Conditional.scala 37:30] when _T_1961 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 369:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 371:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1962 = eq(UInt<15>("h0205c"), address) @[Conditional.scala 37:30] when _T_1962 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 370:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 372:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1963 = eq(UInt<15>("h02060"), address) @[Conditional.scala 37:30] when _T_1963 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 371:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 373:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1964 = eq(UInt<15>("h02064"), address) @[Conditional.scala 37:30] when _T_1964 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 372:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 374:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1965 = eq(UInt<15>("h02068"), address) @[Conditional.scala 37:30] when _T_1965 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 373:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 375:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1966 = eq(UInt<15>("h0206c"), address) @[Conditional.scala 37:30] when _T_1966 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 374:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 376:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1967 = eq(UInt<15>("h02070"), address) @[Conditional.scala 37:30] when _T_1967 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 375:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 377:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1968 = eq(UInt<15>("h02074"), address) @[Conditional.scala 37:30] when _T_1968 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 376:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 378:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1969 = eq(UInt<15>("h02078"), address) @[Conditional.scala 37:30] when _T_1969 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 377:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 379:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1970 = eq(UInt<15>("h0207c"), address) @[Conditional.scala 37:30] when _T_1970 : @[Conditional.scala 39:67] - mask <= UInt<4>("h04") @[el2_pic_ctl.scala 378:44] + mask <= UInt<4>("h04") @[el2_pic_ctl.scala 380:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1971 = eq(UInt<15>("h04"), address) @[Conditional.scala 37:30] when _T_1971 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 379:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 381:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1972 = eq(UInt<15>("h08"), address) @[Conditional.scala 37:30] when _T_1972 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 380:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 382:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1973 = eq(UInt<15>("h0c"), address) @[Conditional.scala 37:30] when _T_1973 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 381:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 383:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1974 = eq(UInt<15>("h010"), address) @[Conditional.scala 37:30] when _T_1974 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 382:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 384:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1975 = eq(UInt<15>("h014"), address) @[Conditional.scala 37:30] when _T_1975 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 383:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 385:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1976 = eq(UInt<15>("h018"), address) @[Conditional.scala 37:30] when _T_1976 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 384:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 386:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1977 = eq(UInt<15>("h01c"), address) @[Conditional.scala 37:30] when _T_1977 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 385:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 387:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1978 = eq(UInt<15>("h020"), address) @[Conditional.scala 37:30] when _T_1978 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 386:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 388:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1979 = eq(UInt<15>("h024"), address) @[Conditional.scala 37:30] when _T_1979 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 387:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 389:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1980 = eq(UInt<15>("h028"), address) @[Conditional.scala 37:30] when _T_1980 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 388:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 390:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1981 = eq(UInt<15>("h02c"), address) @[Conditional.scala 37:30] when _T_1981 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 389:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 391:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1982 = eq(UInt<15>("h030"), address) @[Conditional.scala 37:30] when _T_1982 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 390:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 392:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1983 = eq(UInt<15>("h034"), address) @[Conditional.scala 37:30] when _T_1983 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 391:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 393:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1984 = eq(UInt<15>("h038"), address) @[Conditional.scala 37:30] when _T_1984 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 392:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 394:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1985 = eq(UInt<15>("h03c"), address) @[Conditional.scala 37:30] when _T_1985 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 393:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 395:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1986 = eq(UInt<15>("h040"), address) @[Conditional.scala 37:30] when _T_1986 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 394:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 396:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1987 = eq(UInt<15>("h044"), address) @[Conditional.scala 37:30] when _T_1987 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 395:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 397:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1988 = eq(UInt<15>("h048"), address) @[Conditional.scala 37:30] when _T_1988 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 396:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 398:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1989 = eq(UInt<15>("h04c"), address) @[Conditional.scala 37:30] when _T_1989 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 397:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 399:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1990 = eq(UInt<15>("h050"), address) @[Conditional.scala 37:30] when _T_1990 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 398:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 400:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1991 = eq(UInt<15>("h054"), address) @[Conditional.scala 37:30] when _T_1991 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 399:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 401:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1992 = eq(UInt<15>("h058"), address) @[Conditional.scala 37:30] when _T_1992 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 400:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 402:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1993 = eq(UInt<15>("h05c"), address) @[Conditional.scala 37:30] when _T_1993 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 401:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 403:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1994 = eq(UInt<15>("h060"), address) @[Conditional.scala 37:30] when _T_1994 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 402:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 404:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1995 = eq(UInt<15>("h064"), address) @[Conditional.scala 37:30] when _T_1995 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 403:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 405:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1996 = eq(UInt<15>("h068"), address) @[Conditional.scala 37:30] when _T_1996 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 404:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 406:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1997 = eq(UInt<15>("h06c"), address) @[Conditional.scala 37:30] when _T_1997 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 405:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 407:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1998 = eq(UInt<15>("h070"), address) @[Conditional.scala 37:30] when _T_1998 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 406:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 408:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_1999 = eq(UInt<15>("h074"), address) @[Conditional.scala 37:30] when _T_1999 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 407:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 409:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2000 = eq(UInt<15>("h078"), address) @[Conditional.scala 37:30] when _T_2000 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 408:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 410:44] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2001 = eq(UInt<15>("h07c"), address) @[Conditional.scala 37:30] when _T_2001 : @[Conditional.scala 39:67] - mask <= UInt<4>("h02") @[el2_pic_ctl.scala 409:44] + mask <= UInt<4>("h02") @[el2_pic_ctl.scala 411:44] skip @[Conditional.scala 39:67] diff --git a/el2_pic_ctrl.v b/el2_pic_ctrl.v index 6ce0525d..729c0f35 100644 --- a/el2_pic_ctrl.v +++ b/el2_pic_ctrl.v @@ -27,18 +27,18 @@ module el2_pic_ctrl( input io_active_clk, input io_clk_override, input [31:0] io_extintsrc_req, - input [31:0] io_picm_rdaddr, - input [31:0] io_picm_wraddr, - input [31:0] io_picm_wr_data, - input io_picm_wren, - input io_picm_rden, - input io_picm_mken, + input io_lsu_pic_picm_wren, + input io_lsu_pic_picm_rden, + input io_lsu_pic_picm_mken, + input [31:0] io_lsu_pic_picm_rdaddr, + input [31:0] io_lsu_pic_picm_wraddr, + input [31:0] io_lsu_pic_picm_wr_data, + output [31:0] io_lsu_pic_picm_rd_data, input [3:0] io_meicurpl, input [3:0] io_meipt, output io_mexintpend, output [7:0] io_claimid, output [3:0] io_pl, - output [31:0] io_picm_rd_data, output io_mhwakeup ); `ifdef RANDOMIZE_REG_INIT @@ -200,479 +200,479 @@ module el2_pic_ctrl( wire rvclkhdr_4_io_clk; // @[el2_lib.scala 483:22] wire rvclkhdr_4_io_en; // @[el2_lib.scala 483:22] wire rvclkhdr_4_io_scan_mode; // @[el2_lib.scala 483:22] - wire pic_raddr_c1_clk = rvclkhdr_io_l1clk; // @[el2_pic_ctl.scala 101:42 el2_pic_ctl.scala 138:21] - reg [31:0] picm_raddr_ff; // @[el2_pic_ctl.scala 107:56] - wire pic_data_c1_clk = rvclkhdr_1_io_l1clk; // @[el2_pic_ctl.scala 102:42 el2_pic_ctl.scala 139:21] - reg [31:0] picm_waddr_ff; // @[el2_pic_ctl.scala 108:57] - reg picm_wren_ff; // @[el2_pic_ctl.scala 109:55] - reg picm_rden_ff; // @[el2_pic_ctl.scala 110:55] - reg picm_mken_ff; // @[el2_pic_ctl.scala 111:55] - reg [31:0] picm_wr_data_ff; // @[el2_pic_ctl.scala 112:58] - wire [31:0] _T_6 = picm_raddr_ff ^ 32'hf00c2000; // @[el2_pic_ctl.scala 114:59] - wire [31:0] temp_raddr_intenable_base_match = ~_T_6; // @[el2_pic_ctl.scala 114:43] - wire raddr_intenable_base_match = &temp_raddr_intenable_base_match[31:7]; // @[el2_pic_ctl.scala 115:89] - wire raddr_intpriority_base_match = picm_raddr_ff[31:7] == 25'h1e01800; // @[el2_pic_ctl.scala 117:71] - wire raddr_config_gw_base_match = picm_raddr_ff[31:7] == 25'h1e01880; // @[el2_pic_ctl.scala 118:71] - wire raddr_config_pic_match = picm_raddr_ff == 32'hf00c3000; // @[el2_pic_ctl.scala 119:71] - wire addr_intpend_base_match = picm_raddr_ff[31:6] == 26'h3c03040; // @[el2_pic_ctl.scala 120:71] - wire waddr_config_pic_match = picm_waddr_ff == 32'hf00c3000; // @[el2_pic_ctl.scala 122:71] - wire addr_clear_gw_base_match = picm_waddr_ff[31:7] == 25'h1e018a0; // @[el2_pic_ctl.scala 123:71] - wire waddr_intpriority_base_match = picm_waddr_ff[31:7] == 25'h1e01800; // @[el2_pic_ctl.scala 124:71] - wire waddr_intenable_base_match = picm_waddr_ff[31:7] == 25'h1e01840; // @[el2_pic_ctl.scala 125:71] - wire waddr_config_gw_base_match = picm_waddr_ff[31:7] == 25'h1e01880; // @[el2_pic_ctl.scala 126:71] - wire _T_17 = picm_rden_ff & picm_wren_ff; // @[el2_pic_ctl.scala 127:53] - wire _T_18 = picm_raddr_ff == picm_waddr_ff; // @[el2_pic_ctl.scala 127:86] - wire picm_bypass_ff = _T_17 & _T_18; // @[el2_pic_ctl.scala 127:68] - wire _T_19 = io_picm_mken | io_picm_rden; // @[el2_pic_ctl.scala 131:42] - wire _T_20 = waddr_intpriority_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 133:59] - wire _T_21 = raddr_intpriority_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 133:108] - wire _T_22 = _T_20 | _T_21; // @[el2_pic_ctl.scala 133:76] - wire _T_23 = waddr_intenable_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 134:57] - wire _T_24 = raddr_intenable_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 134:104] - wire _T_25 = _T_23 | _T_24; // @[el2_pic_ctl.scala 134:74] - wire _T_26 = waddr_config_gw_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 135:59] - wire _T_27 = raddr_config_gw_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 135:108] - wire _T_28 = _T_26 | _T_27; // @[el2_pic_ctl.scala 135:76] + wire pic_raddr_c1_clk = rvclkhdr_io_l1clk; // @[el2_pic_ctl.scala 103:42 el2_pic_ctl.scala 140:21] + reg [31:0] picm_raddr_ff; // @[el2_pic_ctl.scala 109:56] + wire pic_data_c1_clk = rvclkhdr_1_io_l1clk; // @[el2_pic_ctl.scala 104:42 el2_pic_ctl.scala 141:21] + reg [31:0] picm_waddr_ff; // @[el2_pic_ctl.scala 110:57] + reg picm_wren_ff; // @[el2_pic_ctl.scala 111:55] + reg picm_rden_ff; // @[el2_pic_ctl.scala 112:55] + reg picm_mken_ff; // @[el2_pic_ctl.scala 113:55] + reg [31:0] picm_wr_data_ff; // @[el2_pic_ctl.scala 114:58] + wire [31:0] _T_6 = picm_raddr_ff ^ 32'hf00c2000; // @[el2_pic_ctl.scala 116:59] + wire [31:0] temp_raddr_intenable_base_match = ~_T_6; // @[el2_pic_ctl.scala 116:43] + wire raddr_intenable_base_match = &temp_raddr_intenable_base_match[31:7]; // @[el2_pic_ctl.scala 117:89] + wire raddr_intpriority_base_match = picm_raddr_ff[31:7] == 25'h1e01800; // @[el2_pic_ctl.scala 119:71] + wire raddr_config_gw_base_match = picm_raddr_ff[31:7] == 25'h1e01880; // @[el2_pic_ctl.scala 120:71] + wire raddr_config_pic_match = picm_raddr_ff == 32'hf00c3000; // @[el2_pic_ctl.scala 121:71] + wire addr_intpend_base_match = picm_raddr_ff[31:6] == 26'h3c03040; // @[el2_pic_ctl.scala 122:71] + wire waddr_config_pic_match = picm_waddr_ff == 32'hf00c3000; // @[el2_pic_ctl.scala 124:71] + wire addr_clear_gw_base_match = picm_waddr_ff[31:7] == 25'h1e018a0; // @[el2_pic_ctl.scala 125:71] + wire waddr_intpriority_base_match = picm_waddr_ff[31:7] == 25'h1e01800; // @[el2_pic_ctl.scala 126:71] + wire waddr_intenable_base_match = picm_waddr_ff[31:7] == 25'h1e01840; // @[el2_pic_ctl.scala 127:71] + wire waddr_config_gw_base_match = picm_waddr_ff[31:7] == 25'h1e01880; // @[el2_pic_ctl.scala 128:71] + wire _T_17 = picm_rden_ff & picm_wren_ff; // @[el2_pic_ctl.scala 129:53] + wire _T_18 = picm_raddr_ff == picm_waddr_ff; // @[el2_pic_ctl.scala 129:86] + wire picm_bypass_ff = _T_17 & _T_18; // @[el2_pic_ctl.scala 129:68] + wire _T_19 = io_lsu_pic_picm_mken | io_lsu_pic_picm_rden; // @[el2_pic_ctl.scala 133:50] + wire _T_20 = waddr_intpriority_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 135:59] + wire _T_21 = raddr_intpriority_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 135:108] + wire _T_22 = _T_20 | _T_21; // @[el2_pic_ctl.scala 135:76] + wire _T_23 = waddr_intenable_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 136:57] + wire _T_24 = raddr_intenable_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 136:104] + wire _T_25 = _T_23 | _T_24; // @[el2_pic_ctl.scala 136:74] + wire _T_26 = waddr_config_gw_base_match & picm_wren_ff; // @[el2_pic_ctl.scala 137:59] + wire _T_27 = raddr_config_gw_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 137:108] + wire _T_28 = _T_26 | _T_27; // @[el2_pic_ctl.scala 137:76] reg [30:0] _T_33; // @[el2_lib.scala 177:81] reg [30:0] _T_34; // @[el2_lib.scala 177:58] wire [31:0] extintsrc_req_sync = {_T_34,io_extintsrc_req[0]}; // @[Cat.scala 29:58] - wire _T_37 = picm_waddr_ff[6:2] == 5'h1; // @[el2_pic_ctl.scala 147:139] - wire _T_38 = waddr_intpriority_base_match & _T_37; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_1 = _T_38 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_40 = picm_waddr_ff[6:2] == 5'h2; // @[el2_pic_ctl.scala 147:139] - wire _T_41 = waddr_intpriority_base_match & _T_40; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_2 = _T_41 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_43 = picm_waddr_ff[6:2] == 5'h3; // @[el2_pic_ctl.scala 147:139] - wire _T_44 = waddr_intpriority_base_match & _T_43; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_3 = _T_44 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_46 = picm_waddr_ff[6:2] == 5'h4; // @[el2_pic_ctl.scala 147:139] - wire _T_47 = waddr_intpriority_base_match & _T_46; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_4 = _T_47 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_49 = picm_waddr_ff[6:2] == 5'h5; // @[el2_pic_ctl.scala 147:139] - wire _T_50 = waddr_intpriority_base_match & _T_49; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_5 = _T_50 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_52 = picm_waddr_ff[6:2] == 5'h6; // @[el2_pic_ctl.scala 147:139] - wire _T_53 = waddr_intpriority_base_match & _T_52; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_6 = _T_53 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_55 = picm_waddr_ff[6:2] == 5'h7; // @[el2_pic_ctl.scala 147:139] - wire _T_56 = waddr_intpriority_base_match & _T_55; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_7 = _T_56 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_58 = picm_waddr_ff[6:2] == 5'h8; // @[el2_pic_ctl.scala 147:139] - wire _T_59 = waddr_intpriority_base_match & _T_58; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_8 = _T_59 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_61 = picm_waddr_ff[6:2] == 5'h9; // @[el2_pic_ctl.scala 147:139] - wire _T_62 = waddr_intpriority_base_match & _T_61; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_9 = _T_62 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_64 = picm_waddr_ff[6:2] == 5'ha; // @[el2_pic_ctl.scala 147:139] - wire _T_65 = waddr_intpriority_base_match & _T_64; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_10 = _T_65 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_67 = picm_waddr_ff[6:2] == 5'hb; // @[el2_pic_ctl.scala 147:139] - wire _T_68 = waddr_intpriority_base_match & _T_67; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_11 = _T_68 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_70 = picm_waddr_ff[6:2] == 5'hc; // @[el2_pic_ctl.scala 147:139] - wire _T_71 = waddr_intpriority_base_match & _T_70; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_12 = _T_71 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_73 = picm_waddr_ff[6:2] == 5'hd; // @[el2_pic_ctl.scala 147:139] - wire _T_74 = waddr_intpriority_base_match & _T_73; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_13 = _T_74 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_76 = picm_waddr_ff[6:2] == 5'he; // @[el2_pic_ctl.scala 147:139] - wire _T_77 = waddr_intpriority_base_match & _T_76; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_14 = _T_77 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_79 = picm_waddr_ff[6:2] == 5'hf; // @[el2_pic_ctl.scala 147:139] - wire _T_80 = waddr_intpriority_base_match & _T_79; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_15 = _T_80 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_82 = picm_waddr_ff[6:2] == 5'h10; // @[el2_pic_ctl.scala 147:139] - wire _T_83 = waddr_intpriority_base_match & _T_82; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_16 = _T_83 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_85 = picm_waddr_ff[6:2] == 5'h11; // @[el2_pic_ctl.scala 147:139] - wire _T_86 = waddr_intpriority_base_match & _T_85; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_17 = _T_86 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_88 = picm_waddr_ff[6:2] == 5'h12; // @[el2_pic_ctl.scala 147:139] - wire _T_89 = waddr_intpriority_base_match & _T_88; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_18 = _T_89 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_91 = picm_waddr_ff[6:2] == 5'h13; // @[el2_pic_ctl.scala 147:139] - wire _T_92 = waddr_intpriority_base_match & _T_91; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_19 = _T_92 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_94 = picm_waddr_ff[6:2] == 5'h14; // @[el2_pic_ctl.scala 147:139] - wire _T_95 = waddr_intpriority_base_match & _T_94; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_20 = _T_95 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_97 = picm_waddr_ff[6:2] == 5'h15; // @[el2_pic_ctl.scala 147:139] - wire _T_98 = waddr_intpriority_base_match & _T_97; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_21 = _T_98 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_100 = picm_waddr_ff[6:2] == 5'h16; // @[el2_pic_ctl.scala 147:139] - wire _T_101 = waddr_intpriority_base_match & _T_100; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_22 = _T_101 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_103 = picm_waddr_ff[6:2] == 5'h17; // @[el2_pic_ctl.scala 147:139] - wire _T_104 = waddr_intpriority_base_match & _T_103; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_23 = _T_104 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_106 = picm_waddr_ff[6:2] == 5'h18; // @[el2_pic_ctl.scala 147:139] - wire _T_107 = waddr_intpriority_base_match & _T_106; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_24 = _T_107 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_109 = picm_waddr_ff[6:2] == 5'h19; // @[el2_pic_ctl.scala 147:139] - wire _T_110 = waddr_intpriority_base_match & _T_109; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_25 = _T_110 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_112 = picm_waddr_ff[6:2] == 5'h1a; // @[el2_pic_ctl.scala 147:139] - wire _T_113 = waddr_intpriority_base_match & _T_112; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_26 = _T_113 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_115 = picm_waddr_ff[6:2] == 5'h1b; // @[el2_pic_ctl.scala 147:139] - wire _T_116 = waddr_intpriority_base_match & _T_115; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_27 = _T_116 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_118 = picm_waddr_ff[6:2] == 5'h1c; // @[el2_pic_ctl.scala 147:139] - wire _T_119 = waddr_intpriority_base_match & _T_118; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_28 = _T_119 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_121 = picm_waddr_ff[6:2] == 5'h1d; // @[el2_pic_ctl.scala 147:139] - wire _T_122 = waddr_intpriority_base_match & _T_121; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_29 = _T_122 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_124 = picm_waddr_ff[6:2] == 5'h1e; // @[el2_pic_ctl.scala 147:139] - wire _T_125 = waddr_intpriority_base_match & _T_124; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_30 = _T_125 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_127 = picm_waddr_ff[6:2] == 5'h1f; // @[el2_pic_ctl.scala 147:139] - wire _T_128 = waddr_intpriority_base_match & _T_127; // @[el2_pic_ctl.scala 147:106] - wire intpriority_reg_we_31 = _T_128 & picm_wren_ff; // @[el2_pic_ctl.scala 147:153] - wire _T_130 = picm_raddr_ff[6:2] == 5'h1; // @[el2_pic_ctl.scala 148:139] - wire _T_131 = raddr_intpriority_base_match & _T_130; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_1 = _T_131 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_133 = picm_raddr_ff[6:2] == 5'h2; // @[el2_pic_ctl.scala 148:139] - wire _T_134 = raddr_intpriority_base_match & _T_133; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_2 = _T_134 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_136 = picm_raddr_ff[6:2] == 5'h3; // @[el2_pic_ctl.scala 148:139] - wire _T_137 = raddr_intpriority_base_match & _T_136; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_3 = _T_137 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_139 = picm_raddr_ff[6:2] == 5'h4; // @[el2_pic_ctl.scala 148:139] - wire _T_140 = raddr_intpriority_base_match & _T_139; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_4 = _T_140 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_142 = picm_raddr_ff[6:2] == 5'h5; // @[el2_pic_ctl.scala 148:139] - wire _T_143 = raddr_intpriority_base_match & _T_142; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_5 = _T_143 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_145 = picm_raddr_ff[6:2] == 5'h6; // @[el2_pic_ctl.scala 148:139] - wire _T_146 = raddr_intpriority_base_match & _T_145; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_6 = _T_146 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_148 = picm_raddr_ff[6:2] == 5'h7; // @[el2_pic_ctl.scala 148:139] - wire _T_149 = raddr_intpriority_base_match & _T_148; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_7 = _T_149 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_151 = picm_raddr_ff[6:2] == 5'h8; // @[el2_pic_ctl.scala 148:139] - wire _T_152 = raddr_intpriority_base_match & _T_151; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_8 = _T_152 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_154 = picm_raddr_ff[6:2] == 5'h9; // @[el2_pic_ctl.scala 148:139] - wire _T_155 = raddr_intpriority_base_match & _T_154; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_9 = _T_155 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_157 = picm_raddr_ff[6:2] == 5'ha; // @[el2_pic_ctl.scala 148:139] - wire _T_158 = raddr_intpriority_base_match & _T_157; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_10 = _T_158 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_160 = picm_raddr_ff[6:2] == 5'hb; // @[el2_pic_ctl.scala 148:139] - wire _T_161 = raddr_intpriority_base_match & _T_160; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_11 = _T_161 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_163 = picm_raddr_ff[6:2] == 5'hc; // @[el2_pic_ctl.scala 148:139] - wire _T_164 = raddr_intpriority_base_match & _T_163; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_12 = _T_164 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_166 = picm_raddr_ff[6:2] == 5'hd; // @[el2_pic_ctl.scala 148:139] - wire _T_167 = raddr_intpriority_base_match & _T_166; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_13 = _T_167 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_169 = picm_raddr_ff[6:2] == 5'he; // @[el2_pic_ctl.scala 148:139] - wire _T_170 = raddr_intpriority_base_match & _T_169; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_14 = _T_170 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_172 = picm_raddr_ff[6:2] == 5'hf; // @[el2_pic_ctl.scala 148:139] - wire _T_173 = raddr_intpriority_base_match & _T_172; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_15 = _T_173 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_175 = picm_raddr_ff[6:2] == 5'h10; // @[el2_pic_ctl.scala 148:139] - wire _T_176 = raddr_intpriority_base_match & _T_175; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_16 = _T_176 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_178 = picm_raddr_ff[6:2] == 5'h11; // @[el2_pic_ctl.scala 148:139] - wire _T_179 = raddr_intpriority_base_match & _T_178; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_17 = _T_179 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_181 = picm_raddr_ff[6:2] == 5'h12; // @[el2_pic_ctl.scala 148:139] - wire _T_182 = raddr_intpriority_base_match & _T_181; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_18 = _T_182 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_184 = picm_raddr_ff[6:2] == 5'h13; // @[el2_pic_ctl.scala 148:139] - wire _T_185 = raddr_intpriority_base_match & _T_184; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_19 = _T_185 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_187 = picm_raddr_ff[6:2] == 5'h14; // @[el2_pic_ctl.scala 148:139] - wire _T_188 = raddr_intpriority_base_match & _T_187; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_20 = _T_188 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_190 = picm_raddr_ff[6:2] == 5'h15; // @[el2_pic_ctl.scala 148:139] - wire _T_191 = raddr_intpriority_base_match & _T_190; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_21 = _T_191 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_193 = picm_raddr_ff[6:2] == 5'h16; // @[el2_pic_ctl.scala 148:139] - wire _T_194 = raddr_intpriority_base_match & _T_193; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_22 = _T_194 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_196 = picm_raddr_ff[6:2] == 5'h17; // @[el2_pic_ctl.scala 148:139] - wire _T_197 = raddr_intpriority_base_match & _T_196; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_23 = _T_197 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_199 = picm_raddr_ff[6:2] == 5'h18; // @[el2_pic_ctl.scala 148:139] - wire _T_200 = raddr_intpriority_base_match & _T_199; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_24 = _T_200 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_202 = picm_raddr_ff[6:2] == 5'h19; // @[el2_pic_ctl.scala 148:139] - wire _T_203 = raddr_intpriority_base_match & _T_202; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_25 = _T_203 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_205 = picm_raddr_ff[6:2] == 5'h1a; // @[el2_pic_ctl.scala 148:139] - wire _T_206 = raddr_intpriority_base_match & _T_205; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_26 = _T_206 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_208 = picm_raddr_ff[6:2] == 5'h1b; // @[el2_pic_ctl.scala 148:139] - wire _T_209 = raddr_intpriority_base_match & _T_208; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_27 = _T_209 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_211 = picm_raddr_ff[6:2] == 5'h1c; // @[el2_pic_ctl.scala 148:139] - wire _T_212 = raddr_intpriority_base_match & _T_211; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_28 = _T_212 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_214 = picm_raddr_ff[6:2] == 5'h1d; // @[el2_pic_ctl.scala 148:139] - wire _T_215 = raddr_intpriority_base_match & _T_214; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_29 = _T_215 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_217 = picm_raddr_ff[6:2] == 5'h1e; // @[el2_pic_ctl.scala 148:139] - wire _T_218 = raddr_intpriority_base_match & _T_217; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_30 = _T_218 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_220 = picm_raddr_ff[6:2] == 5'h1f; // @[el2_pic_ctl.scala 148:139] - wire _T_221 = raddr_intpriority_base_match & _T_220; // @[el2_pic_ctl.scala 148:106] - wire intpriority_reg_re_31 = _T_221 & picm_rden_ff; // @[el2_pic_ctl.scala 148:153] - wire _T_224 = waddr_intenable_base_match & _T_37; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_1 = _T_224 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_227 = waddr_intenable_base_match & _T_40; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_2 = _T_227 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_230 = waddr_intenable_base_match & _T_43; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_3 = _T_230 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_233 = waddr_intenable_base_match & _T_46; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_4 = _T_233 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_236 = waddr_intenable_base_match & _T_49; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_5 = _T_236 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_239 = waddr_intenable_base_match & _T_52; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_6 = _T_239 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_242 = waddr_intenable_base_match & _T_55; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_7 = _T_242 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_245 = waddr_intenable_base_match & _T_58; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_8 = _T_245 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_248 = waddr_intenable_base_match & _T_61; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_9 = _T_248 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_251 = waddr_intenable_base_match & _T_64; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_10 = _T_251 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_254 = waddr_intenable_base_match & _T_67; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_11 = _T_254 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_257 = waddr_intenable_base_match & _T_70; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_12 = _T_257 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_260 = waddr_intenable_base_match & _T_73; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_13 = _T_260 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_263 = waddr_intenable_base_match & _T_76; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_14 = _T_263 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_266 = waddr_intenable_base_match & _T_79; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_15 = _T_266 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_269 = waddr_intenable_base_match & _T_82; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_16 = _T_269 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_272 = waddr_intenable_base_match & _T_85; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_17 = _T_272 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_275 = waddr_intenable_base_match & _T_88; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_18 = _T_275 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_278 = waddr_intenable_base_match & _T_91; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_19 = _T_278 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_281 = waddr_intenable_base_match & _T_94; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_20 = _T_281 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_284 = waddr_intenable_base_match & _T_97; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_21 = _T_284 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_287 = waddr_intenable_base_match & _T_100; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_22 = _T_287 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_290 = waddr_intenable_base_match & _T_103; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_23 = _T_290 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_293 = waddr_intenable_base_match & _T_106; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_24 = _T_293 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_296 = waddr_intenable_base_match & _T_109; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_25 = _T_296 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_299 = waddr_intenable_base_match & _T_112; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_26 = _T_299 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_302 = waddr_intenable_base_match & _T_115; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_27 = _T_302 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_305 = waddr_intenable_base_match & _T_118; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_28 = _T_305 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_308 = waddr_intenable_base_match & _T_121; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_29 = _T_308 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_311 = waddr_intenable_base_match & _T_124; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_30 = _T_311 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_314 = waddr_intenable_base_match & _T_127; // @[el2_pic_ctl.scala 149:106] - wire intenable_reg_we_31 = _T_314 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] - wire _T_407 = raddr_intenable_base_match & _T_220; // @[el2_pic_ctl.scala 150:106] - wire intenable_reg_re_31 = _T_407 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] - wire _T_410 = waddr_config_gw_base_match & _T_37; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_1 = _T_410 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_413 = waddr_config_gw_base_match & _T_40; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_2 = _T_413 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_416 = waddr_config_gw_base_match & _T_43; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_3 = _T_416 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_419 = waddr_config_gw_base_match & _T_46; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_4 = _T_419 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_422 = waddr_config_gw_base_match & _T_49; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_5 = _T_422 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_425 = waddr_config_gw_base_match & _T_52; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_6 = _T_425 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_428 = waddr_config_gw_base_match & _T_55; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_7 = _T_428 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_431 = waddr_config_gw_base_match & _T_58; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_8 = _T_431 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_434 = waddr_config_gw_base_match & _T_61; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_9 = _T_434 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_437 = waddr_config_gw_base_match & _T_64; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_10 = _T_437 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_440 = waddr_config_gw_base_match & _T_67; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_11 = _T_440 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_443 = waddr_config_gw_base_match & _T_70; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_12 = _T_443 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_446 = waddr_config_gw_base_match & _T_73; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_13 = _T_446 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_449 = waddr_config_gw_base_match & _T_76; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_14 = _T_449 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_452 = waddr_config_gw_base_match & _T_79; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_15 = _T_452 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_455 = waddr_config_gw_base_match & _T_82; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_16 = _T_455 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_458 = waddr_config_gw_base_match & _T_85; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_17 = _T_458 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_461 = waddr_config_gw_base_match & _T_88; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_18 = _T_461 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_464 = waddr_config_gw_base_match & _T_91; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_19 = _T_464 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_467 = waddr_config_gw_base_match & _T_94; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_20 = _T_467 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_470 = waddr_config_gw_base_match & _T_97; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_21 = _T_470 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_473 = waddr_config_gw_base_match & _T_100; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_22 = _T_473 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_476 = waddr_config_gw_base_match & _T_103; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_23 = _T_476 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_479 = waddr_config_gw_base_match & _T_106; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_24 = _T_479 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_482 = waddr_config_gw_base_match & _T_109; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_25 = _T_482 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_485 = waddr_config_gw_base_match & _T_112; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_26 = _T_485 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_488 = waddr_config_gw_base_match & _T_115; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_27 = _T_488 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_491 = waddr_config_gw_base_match & _T_118; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_28 = _T_491 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_494 = waddr_config_gw_base_match & _T_121; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_29 = _T_494 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_497 = waddr_config_gw_base_match & _T_124; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_30 = _T_497 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_500 = waddr_config_gw_base_match & _T_127; // @[el2_pic_ctl.scala 151:106] - wire gw_config_reg_we_31 = _T_500 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] - wire _T_503 = raddr_config_gw_base_match & _T_130; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_1 = _T_503 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_506 = raddr_config_gw_base_match & _T_133; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_2 = _T_506 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_509 = raddr_config_gw_base_match & _T_136; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_3 = _T_509 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_512 = raddr_config_gw_base_match & _T_139; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_4 = _T_512 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_515 = raddr_config_gw_base_match & _T_142; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_5 = _T_515 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_518 = raddr_config_gw_base_match & _T_145; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_6 = _T_518 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_521 = raddr_config_gw_base_match & _T_148; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_7 = _T_521 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_524 = raddr_config_gw_base_match & _T_151; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_8 = _T_524 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_527 = raddr_config_gw_base_match & _T_154; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_9 = _T_527 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_530 = raddr_config_gw_base_match & _T_157; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_10 = _T_530 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_533 = raddr_config_gw_base_match & _T_160; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_11 = _T_533 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_536 = raddr_config_gw_base_match & _T_163; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_12 = _T_536 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_539 = raddr_config_gw_base_match & _T_166; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_13 = _T_539 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_542 = raddr_config_gw_base_match & _T_169; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_14 = _T_542 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_545 = raddr_config_gw_base_match & _T_172; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_15 = _T_545 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_548 = raddr_config_gw_base_match & _T_175; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_16 = _T_548 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_551 = raddr_config_gw_base_match & _T_178; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_17 = _T_551 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_554 = raddr_config_gw_base_match & _T_181; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_18 = _T_554 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_557 = raddr_config_gw_base_match & _T_184; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_19 = _T_557 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_560 = raddr_config_gw_base_match & _T_187; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_20 = _T_560 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_563 = raddr_config_gw_base_match & _T_190; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_21 = _T_563 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_566 = raddr_config_gw_base_match & _T_193; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_22 = _T_566 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_569 = raddr_config_gw_base_match & _T_196; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_23 = _T_569 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_572 = raddr_config_gw_base_match & _T_199; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_24 = _T_572 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_575 = raddr_config_gw_base_match & _T_202; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_25 = _T_575 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_578 = raddr_config_gw_base_match & _T_205; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_26 = _T_578 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_581 = raddr_config_gw_base_match & _T_208; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_27 = _T_581 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_584 = raddr_config_gw_base_match & _T_211; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_28 = _T_584 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_587 = raddr_config_gw_base_match & _T_214; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_29 = _T_587 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_590 = raddr_config_gw_base_match & _T_217; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_30 = _T_590 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_593 = raddr_config_gw_base_match & _T_220; // @[el2_pic_ctl.scala 152:106] - wire gw_config_reg_re_31 = _T_593 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] - wire _T_596 = addr_clear_gw_base_match & _T_37; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_1 = _T_596 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_599 = addr_clear_gw_base_match & _T_40; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_2 = _T_599 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_602 = addr_clear_gw_base_match & _T_43; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_3 = _T_602 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_605 = addr_clear_gw_base_match & _T_46; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_4 = _T_605 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_608 = addr_clear_gw_base_match & _T_49; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_5 = _T_608 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_611 = addr_clear_gw_base_match & _T_52; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_6 = _T_611 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_614 = addr_clear_gw_base_match & _T_55; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_7 = _T_614 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_617 = addr_clear_gw_base_match & _T_58; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_8 = _T_617 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_620 = addr_clear_gw_base_match & _T_61; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_9 = _T_620 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_623 = addr_clear_gw_base_match & _T_64; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_10 = _T_623 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_626 = addr_clear_gw_base_match & _T_67; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_11 = _T_626 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_629 = addr_clear_gw_base_match & _T_70; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_12 = _T_629 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_632 = addr_clear_gw_base_match & _T_73; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_13 = _T_632 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_635 = addr_clear_gw_base_match & _T_76; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_14 = _T_635 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_638 = addr_clear_gw_base_match & _T_79; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_15 = _T_638 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_641 = addr_clear_gw_base_match & _T_82; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_16 = _T_641 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_644 = addr_clear_gw_base_match & _T_85; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_17 = _T_644 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_647 = addr_clear_gw_base_match & _T_88; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_18 = _T_647 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_650 = addr_clear_gw_base_match & _T_91; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_19 = _T_650 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_653 = addr_clear_gw_base_match & _T_94; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_20 = _T_653 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_656 = addr_clear_gw_base_match & _T_97; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_21 = _T_656 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_659 = addr_clear_gw_base_match & _T_100; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_22 = _T_659 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_662 = addr_clear_gw_base_match & _T_103; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_23 = _T_662 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_665 = addr_clear_gw_base_match & _T_106; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_24 = _T_665 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_668 = addr_clear_gw_base_match & _T_109; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_25 = _T_668 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_671 = addr_clear_gw_base_match & _T_112; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_26 = _T_671 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_674 = addr_clear_gw_base_match & _T_115; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_27 = _T_674 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_677 = addr_clear_gw_base_match & _T_118; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_28 = _T_677 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_680 = addr_clear_gw_base_match & _T_121; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_29 = _T_680 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_683 = addr_clear_gw_base_match & _T_124; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_30 = _T_683 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire _T_686 = addr_clear_gw_base_match & _T_127; // @[el2_pic_ctl.scala 153:106] - wire gw_clear_reg_we_31 = _T_686 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] - wire pic_pri_c1_clk = rvclkhdr_2_io_l1clk; // @[el2_pic_ctl.scala 103:42 el2_pic_ctl.scala 140:21] + wire _T_37 = picm_waddr_ff[6:2] == 5'h1; // @[el2_pic_ctl.scala 149:139] + wire _T_38 = waddr_intpriority_base_match & _T_37; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_1 = _T_38 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_40 = picm_waddr_ff[6:2] == 5'h2; // @[el2_pic_ctl.scala 149:139] + wire _T_41 = waddr_intpriority_base_match & _T_40; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_2 = _T_41 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_43 = picm_waddr_ff[6:2] == 5'h3; // @[el2_pic_ctl.scala 149:139] + wire _T_44 = waddr_intpriority_base_match & _T_43; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_3 = _T_44 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_46 = picm_waddr_ff[6:2] == 5'h4; // @[el2_pic_ctl.scala 149:139] + wire _T_47 = waddr_intpriority_base_match & _T_46; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_4 = _T_47 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_49 = picm_waddr_ff[6:2] == 5'h5; // @[el2_pic_ctl.scala 149:139] + wire _T_50 = waddr_intpriority_base_match & _T_49; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_5 = _T_50 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_52 = picm_waddr_ff[6:2] == 5'h6; // @[el2_pic_ctl.scala 149:139] + wire _T_53 = waddr_intpriority_base_match & _T_52; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_6 = _T_53 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_55 = picm_waddr_ff[6:2] == 5'h7; // @[el2_pic_ctl.scala 149:139] + wire _T_56 = waddr_intpriority_base_match & _T_55; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_7 = _T_56 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_58 = picm_waddr_ff[6:2] == 5'h8; // @[el2_pic_ctl.scala 149:139] + wire _T_59 = waddr_intpriority_base_match & _T_58; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_8 = _T_59 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_61 = picm_waddr_ff[6:2] == 5'h9; // @[el2_pic_ctl.scala 149:139] + wire _T_62 = waddr_intpriority_base_match & _T_61; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_9 = _T_62 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_64 = picm_waddr_ff[6:2] == 5'ha; // @[el2_pic_ctl.scala 149:139] + wire _T_65 = waddr_intpriority_base_match & _T_64; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_10 = _T_65 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_67 = picm_waddr_ff[6:2] == 5'hb; // @[el2_pic_ctl.scala 149:139] + wire _T_68 = waddr_intpriority_base_match & _T_67; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_11 = _T_68 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_70 = picm_waddr_ff[6:2] == 5'hc; // @[el2_pic_ctl.scala 149:139] + wire _T_71 = waddr_intpriority_base_match & _T_70; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_12 = _T_71 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_73 = picm_waddr_ff[6:2] == 5'hd; // @[el2_pic_ctl.scala 149:139] + wire _T_74 = waddr_intpriority_base_match & _T_73; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_13 = _T_74 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_76 = picm_waddr_ff[6:2] == 5'he; // @[el2_pic_ctl.scala 149:139] + wire _T_77 = waddr_intpriority_base_match & _T_76; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_14 = _T_77 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_79 = picm_waddr_ff[6:2] == 5'hf; // @[el2_pic_ctl.scala 149:139] + wire _T_80 = waddr_intpriority_base_match & _T_79; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_15 = _T_80 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_82 = picm_waddr_ff[6:2] == 5'h10; // @[el2_pic_ctl.scala 149:139] + wire _T_83 = waddr_intpriority_base_match & _T_82; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_16 = _T_83 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_85 = picm_waddr_ff[6:2] == 5'h11; // @[el2_pic_ctl.scala 149:139] + wire _T_86 = waddr_intpriority_base_match & _T_85; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_17 = _T_86 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_88 = picm_waddr_ff[6:2] == 5'h12; // @[el2_pic_ctl.scala 149:139] + wire _T_89 = waddr_intpriority_base_match & _T_88; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_18 = _T_89 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_91 = picm_waddr_ff[6:2] == 5'h13; // @[el2_pic_ctl.scala 149:139] + wire _T_92 = waddr_intpriority_base_match & _T_91; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_19 = _T_92 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_94 = picm_waddr_ff[6:2] == 5'h14; // @[el2_pic_ctl.scala 149:139] + wire _T_95 = waddr_intpriority_base_match & _T_94; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_20 = _T_95 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_97 = picm_waddr_ff[6:2] == 5'h15; // @[el2_pic_ctl.scala 149:139] + wire _T_98 = waddr_intpriority_base_match & _T_97; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_21 = _T_98 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_100 = picm_waddr_ff[6:2] == 5'h16; // @[el2_pic_ctl.scala 149:139] + wire _T_101 = waddr_intpriority_base_match & _T_100; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_22 = _T_101 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_103 = picm_waddr_ff[6:2] == 5'h17; // @[el2_pic_ctl.scala 149:139] + wire _T_104 = waddr_intpriority_base_match & _T_103; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_23 = _T_104 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_106 = picm_waddr_ff[6:2] == 5'h18; // @[el2_pic_ctl.scala 149:139] + wire _T_107 = waddr_intpriority_base_match & _T_106; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_24 = _T_107 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_109 = picm_waddr_ff[6:2] == 5'h19; // @[el2_pic_ctl.scala 149:139] + wire _T_110 = waddr_intpriority_base_match & _T_109; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_25 = _T_110 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_112 = picm_waddr_ff[6:2] == 5'h1a; // @[el2_pic_ctl.scala 149:139] + wire _T_113 = waddr_intpriority_base_match & _T_112; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_26 = _T_113 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_115 = picm_waddr_ff[6:2] == 5'h1b; // @[el2_pic_ctl.scala 149:139] + wire _T_116 = waddr_intpriority_base_match & _T_115; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_27 = _T_116 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_118 = picm_waddr_ff[6:2] == 5'h1c; // @[el2_pic_ctl.scala 149:139] + wire _T_119 = waddr_intpriority_base_match & _T_118; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_28 = _T_119 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_121 = picm_waddr_ff[6:2] == 5'h1d; // @[el2_pic_ctl.scala 149:139] + wire _T_122 = waddr_intpriority_base_match & _T_121; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_29 = _T_122 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_124 = picm_waddr_ff[6:2] == 5'h1e; // @[el2_pic_ctl.scala 149:139] + wire _T_125 = waddr_intpriority_base_match & _T_124; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_30 = _T_125 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_127 = picm_waddr_ff[6:2] == 5'h1f; // @[el2_pic_ctl.scala 149:139] + wire _T_128 = waddr_intpriority_base_match & _T_127; // @[el2_pic_ctl.scala 149:106] + wire intpriority_reg_we_31 = _T_128 & picm_wren_ff; // @[el2_pic_ctl.scala 149:153] + wire _T_130 = picm_raddr_ff[6:2] == 5'h1; // @[el2_pic_ctl.scala 150:139] + wire _T_131 = raddr_intpriority_base_match & _T_130; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_1 = _T_131 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_133 = picm_raddr_ff[6:2] == 5'h2; // @[el2_pic_ctl.scala 150:139] + wire _T_134 = raddr_intpriority_base_match & _T_133; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_2 = _T_134 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_136 = picm_raddr_ff[6:2] == 5'h3; // @[el2_pic_ctl.scala 150:139] + wire _T_137 = raddr_intpriority_base_match & _T_136; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_3 = _T_137 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_139 = picm_raddr_ff[6:2] == 5'h4; // @[el2_pic_ctl.scala 150:139] + wire _T_140 = raddr_intpriority_base_match & _T_139; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_4 = _T_140 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_142 = picm_raddr_ff[6:2] == 5'h5; // @[el2_pic_ctl.scala 150:139] + wire _T_143 = raddr_intpriority_base_match & _T_142; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_5 = _T_143 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_145 = picm_raddr_ff[6:2] == 5'h6; // @[el2_pic_ctl.scala 150:139] + wire _T_146 = raddr_intpriority_base_match & _T_145; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_6 = _T_146 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_148 = picm_raddr_ff[6:2] == 5'h7; // @[el2_pic_ctl.scala 150:139] + wire _T_149 = raddr_intpriority_base_match & _T_148; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_7 = _T_149 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_151 = picm_raddr_ff[6:2] == 5'h8; // @[el2_pic_ctl.scala 150:139] + wire _T_152 = raddr_intpriority_base_match & _T_151; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_8 = _T_152 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_154 = picm_raddr_ff[6:2] == 5'h9; // @[el2_pic_ctl.scala 150:139] + wire _T_155 = raddr_intpriority_base_match & _T_154; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_9 = _T_155 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_157 = picm_raddr_ff[6:2] == 5'ha; // @[el2_pic_ctl.scala 150:139] + wire _T_158 = raddr_intpriority_base_match & _T_157; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_10 = _T_158 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_160 = picm_raddr_ff[6:2] == 5'hb; // @[el2_pic_ctl.scala 150:139] + wire _T_161 = raddr_intpriority_base_match & _T_160; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_11 = _T_161 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_163 = picm_raddr_ff[6:2] == 5'hc; // @[el2_pic_ctl.scala 150:139] + wire _T_164 = raddr_intpriority_base_match & _T_163; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_12 = _T_164 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_166 = picm_raddr_ff[6:2] == 5'hd; // @[el2_pic_ctl.scala 150:139] + wire _T_167 = raddr_intpriority_base_match & _T_166; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_13 = _T_167 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_169 = picm_raddr_ff[6:2] == 5'he; // @[el2_pic_ctl.scala 150:139] + wire _T_170 = raddr_intpriority_base_match & _T_169; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_14 = _T_170 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_172 = picm_raddr_ff[6:2] == 5'hf; // @[el2_pic_ctl.scala 150:139] + wire _T_173 = raddr_intpriority_base_match & _T_172; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_15 = _T_173 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_175 = picm_raddr_ff[6:2] == 5'h10; // @[el2_pic_ctl.scala 150:139] + wire _T_176 = raddr_intpriority_base_match & _T_175; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_16 = _T_176 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_178 = picm_raddr_ff[6:2] == 5'h11; // @[el2_pic_ctl.scala 150:139] + wire _T_179 = raddr_intpriority_base_match & _T_178; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_17 = _T_179 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_181 = picm_raddr_ff[6:2] == 5'h12; // @[el2_pic_ctl.scala 150:139] + wire _T_182 = raddr_intpriority_base_match & _T_181; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_18 = _T_182 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_184 = picm_raddr_ff[6:2] == 5'h13; // @[el2_pic_ctl.scala 150:139] + wire _T_185 = raddr_intpriority_base_match & _T_184; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_19 = _T_185 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_187 = picm_raddr_ff[6:2] == 5'h14; // @[el2_pic_ctl.scala 150:139] + wire _T_188 = raddr_intpriority_base_match & _T_187; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_20 = _T_188 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_190 = picm_raddr_ff[6:2] == 5'h15; // @[el2_pic_ctl.scala 150:139] + wire _T_191 = raddr_intpriority_base_match & _T_190; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_21 = _T_191 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_193 = picm_raddr_ff[6:2] == 5'h16; // @[el2_pic_ctl.scala 150:139] + wire _T_194 = raddr_intpriority_base_match & _T_193; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_22 = _T_194 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_196 = picm_raddr_ff[6:2] == 5'h17; // @[el2_pic_ctl.scala 150:139] + wire _T_197 = raddr_intpriority_base_match & _T_196; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_23 = _T_197 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_199 = picm_raddr_ff[6:2] == 5'h18; // @[el2_pic_ctl.scala 150:139] + wire _T_200 = raddr_intpriority_base_match & _T_199; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_24 = _T_200 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_202 = picm_raddr_ff[6:2] == 5'h19; // @[el2_pic_ctl.scala 150:139] + wire _T_203 = raddr_intpriority_base_match & _T_202; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_25 = _T_203 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_205 = picm_raddr_ff[6:2] == 5'h1a; // @[el2_pic_ctl.scala 150:139] + wire _T_206 = raddr_intpriority_base_match & _T_205; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_26 = _T_206 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_208 = picm_raddr_ff[6:2] == 5'h1b; // @[el2_pic_ctl.scala 150:139] + wire _T_209 = raddr_intpriority_base_match & _T_208; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_27 = _T_209 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_211 = picm_raddr_ff[6:2] == 5'h1c; // @[el2_pic_ctl.scala 150:139] + wire _T_212 = raddr_intpriority_base_match & _T_211; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_28 = _T_212 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_214 = picm_raddr_ff[6:2] == 5'h1d; // @[el2_pic_ctl.scala 150:139] + wire _T_215 = raddr_intpriority_base_match & _T_214; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_29 = _T_215 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_217 = picm_raddr_ff[6:2] == 5'h1e; // @[el2_pic_ctl.scala 150:139] + wire _T_218 = raddr_intpriority_base_match & _T_217; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_30 = _T_218 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_220 = picm_raddr_ff[6:2] == 5'h1f; // @[el2_pic_ctl.scala 150:139] + wire _T_221 = raddr_intpriority_base_match & _T_220; // @[el2_pic_ctl.scala 150:106] + wire intpriority_reg_re_31 = _T_221 & picm_rden_ff; // @[el2_pic_ctl.scala 150:153] + wire _T_224 = waddr_intenable_base_match & _T_37; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_1 = _T_224 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_227 = waddr_intenable_base_match & _T_40; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_2 = _T_227 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_230 = waddr_intenable_base_match & _T_43; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_3 = _T_230 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_233 = waddr_intenable_base_match & _T_46; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_4 = _T_233 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_236 = waddr_intenable_base_match & _T_49; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_5 = _T_236 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_239 = waddr_intenable_base_match & _T_52; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_6 = _T_239 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_242 = waddr_intenable_base_match & _T_55; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_7 = _T_242 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_245 = waddr_intenable_base_match & _T_58; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_8 = _T_245 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_248 = waddr_intenable_base_match & _T_61; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_9 = _T_248 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_251 = waddr_intenable_base_match & _T_64; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_10 = _T_251 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_254 = waddr_intenable_base_match & _T_67; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_11 = _T_254 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_257 = waddr_intenable_base_match & _T_70; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_12 = _T_257 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_260 = waddr_intenable_base_match & _T_73; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_13 = _T_260 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_263 = waddr_intenable_base_match & _T_76; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_14 = _T_263 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_266 = waddr_intenable_base_match & _T_79; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_15 = _T_266 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_269 = waddr_intenable_base_match & _T_82; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_16 = _T_269 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_272 = waddr_intenable_base_match & _T_85; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_17 = _T_272 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_275 = waddr_intenable_base_match & _T_88; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_18 = _T_275 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_278 = waddr_intenable_base_match & _T_91; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_19 = _T_278 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_281 = waddr_intenable_base_match & _T_94; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_20 = _T_281 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_284 = waddr_intenable_base_match & _T_97; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_21 = _T_284 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_287 = waddr_intenable_base_match & _T_100; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_22 = _T_287 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_290 = waddr_intenable_base_match & _T_103; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_23 = _T_290 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_293 = waddr_intenable_base_match & _T_106; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_24 = _T_293 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_296 = waddr_intenable_base_match & _T_109; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_25 = _T_296 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_299 = waddr_intenable_base_match & _T_112; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_26 = _T_299 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_302 = waddr_intenable_base_match & _T_115; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_27 = _T_302 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_305 = waddr_intenable_base_match & _T_118; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_28 = _T_305 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_308 = waddr_intenable_base_match & _T_121; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_29 = _T_308 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_311 = waddr_intenable_base_match & _T_124; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_30 = _T_311 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_314 = waddr_intenable_base_match & _T_127; // @[el2_pic_ctl.scala 151:106] + wire intenable_reg_we_31 = _T_314 & picm_wren_ff; // @[el2_pic_ctl.scala 151:153] + wire _T_407 = raddr_intenable_base_match & _T_220; // @[el2_pic_ctl.scala 152:106] + wire intenable_reg_re_31 = _T_407 & picm_rden_ff; // @[el2_pic_ctl.scala 152:153] + wire _T_410 = waddr_config_gw_base_match & _T_37; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_1 = _T_410 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_413 = waddr_config_gw_base_match & _T_40; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_2 = _T_413 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_416 = waddr_config_gw_base_match & _T_43; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_3 = _T_416 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_419 = waddr_config_gw_base_match & _T_46; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_4 = _T_419 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_422 = waddr_config_gw_base_match & _T_49; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_5 = _T_422 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_425 = waddr_config_gw_base_match & _T_52; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_6 = _T_425 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_428 = waddr_config_gw_base_match & _T_55; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_7 = _T_428 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_431 = waddr_config_gw_base_match & _T_58; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_8 = _T_431 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_434 = waddr_config_gw_base_match & _T_61; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_9 = _T_434 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_437 = waddr_config_gw_base_match & _T_64; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_10 = _T_437 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_440 = waddr_config_gw_base_match & _T_67; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_11 = _T_440 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_443 = waddr_config_gw_base_match & _T_70; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_12 = _T_443 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_446 = waddr_config_gw_base_match & _T_73; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_13 = _T_446 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_449 = waddr_config_gw_base_match & _T_76; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_14 = _T_449 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_452 = waddr_config_gw_base_match & _T_79; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_15 = _T_452 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_455 = waddr_config_gw_base_match & _T_82; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_16 = _T_455 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_458 = waddr_config_gw_base_match & _T_85; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_17 = _T_458 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_461 = waddr_config_gw_base_match & _T_88; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_18 = _T_461 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_464 = waddr_config_gw_base_match & _T_91; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_19 = _T_464 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_467 = waddr_config_gw_base_match & _T_94; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_20 = _T_467 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_470 = waddr_config_gw_base_match & _T_97; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_21 = _T_470 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_473 = waddr_config_gw_base_match & _T_100; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_22 = _T_473 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_476 = waddr_config_gw_base_match & _T_103; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_23 = _T_476 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_479 = waddr_config_gw_base_match & _T_106; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_24 = _T_479 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_482 = waddr_config_gw_base_match & _T_109; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_25 = _T_482 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_485 = waddr_config_gw_base_match & _T_112; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_26 = _T_485 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_488 = waddr_config_gw_base_match & _T_115; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_27 = _T_488 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_491 = waddr_config_gw_base_match & _T_118; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_28 = _T_491 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_494 = waddr_config_gw_base_match & _T_121; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_29 = _T_494 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_497 = waddr_config_gw_base_match & _T_124; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_30 = _T_497 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_500 = waddr_config_gw_base_match & _T_127; // @[el2_pic_ctl.scala 153:106] + wire gw_config_reg_we_31 = _T_500 & picm_wren_ff; // @[el2_pic_ctl.scala 153:153] + wire _T_503 = raddr_config_gw_base_match & _T_130; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_1 = _T_503 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_506 = raddr_config_gw_base_match & _T_133; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_2 = _T_506 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_509 = raddr_config_gw_base_match & _T_136; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_3 = _T_509 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_512 = raddr_config_gw_base_match & _T_139; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_4 = _T_512 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_515 = raddr_config_gw_base_match & _T_142; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_5 = _T_515 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_518 = raddr_config_gw_base_match & _T_145; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_6 = _T_518 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_521 = raddr_config_gw_base_match & _T_148; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_7 = _T_521 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_524 = raddr_config_gw_base_match & _T_151; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_8 = _T_524 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_527 = raddr_config_gw_base_match & _T_154; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_9 = _T_527 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_530 = raddr_config_gw_base_match & _T_157; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_10 = _T_530 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_533 = raddr_config_gw_base_match & _T_160; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_11 = _T_533 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_536 = raddr_config_gw_base_match & _T_163; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_12 = _T_536 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_539 = raddr_config_gw_base_match & _T_166; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_13 = _T_539 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_542 = raddr_config_gw_base_match & _T_169; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_14 = _T_542 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_545 = raddr_config_gw_base_match & _T_172; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_15 = _T_545 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_548 = raddr_config_gw_base_match & _T_175; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_16 = _T_548 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_551 = raddr_config_gw_base_match & _T_178; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_17 = _T_551 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_554 = raddr_config_gw_base_match & _T_181; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_18 = _T_554 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_557 = raddr_config_gw_base_match & _T_184; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_19 = _T_557 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_560 = raddr_config_gw_base_match & _T_187; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_20 = _T_560 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_563 = raddr_config_gw_base_match & _T_190; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_21 = _T_563 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_566 = raddr_config_gw_base_match & _T_193; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_22 = _T_566 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_569 = raddr_config_gw_base_match & _T_196; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_23 = _T_569 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_572 = raddr_config_gw_base_match & _T_199; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_24 = _T_572 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_575 = raddr_config_gw_base_match & _T_202; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_25 = _T_575 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_578 = raddr_config_gw_base_match & _T_205; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_26 = _T_578 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_581 = raddr_config_gw_base_match & _T_208; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_27 = _T_581 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_584 = raddr_config_gw_base_match & _T_211; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_28 = _T_584 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_587 = raddr_config_gw_base_match & _T_214; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_29 = _T_587 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_590 = raddr_config_gw_base_match & _T_217; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_30 = _T_590 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_593 = raddr_config_gw_base_match & _T_220; // @[el2_pic_ctl.scala 154:106] + wire gw_config_reg_re_31 = _T_593 & picm_rden_ff; // @[el2_pic_ctl.scala 154:153] + wire _T_596 = addr_clear_gw_base_match & _T_37; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_1 = _T_596 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_599 = addr_clear_gw_base_match & _T_40; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_2 = _T_599 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_602 = addr_clear_gw_base_match & _T_43; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_3 = _T_602 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_605 = addr_clear_gw_base_match & _T_46; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_4 = _T_605 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_608 = addr_clear_gw_base_match & _T_49; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_5 = _T_608 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_611 = addr_clear_gw_base_match & _T_52; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_6 = _T_611 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_614 = addr_clear_gw_base_match & _T_55; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_7 = _T_614 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_617 = addr_clear_gw_base_match & _T_58; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_8 = _T_617 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_620 = addr_clear_gw_base_match & _T_61; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_9 = _T_620 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_623 = addr_clear_gw_base_match & _T_64; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_10 = _T_623 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_626 = addr_clear_gw_base_match & _T_67; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_11 = _T_626 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_629 = addr_clear_gw_base_match & _T_70; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_12 = _T_629 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_632 = addr_clear_gw_base_match & _T_73; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_13 = _T_632 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_635 = addr_clear_gw_base_match & _T_76; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_14 = _T_635 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_638 = addr_clear_gw_base_match & _T_79; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_15 = _T_638 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_641 = addr_clear_gw_base_match & _T_82; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_16 = _T_641 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_644 = addr_clear_gw_base_match & _T_85; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_17 = _T_644 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_647 = addr_clear_gw_base_match & _T_88; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_18 = _T_647 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_650 = addr_clear_gw_base_match & _T_91; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_19 = _T_650 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_653 = addr_clear_gw_base_match & _T_94; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_20 = _T_653 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_656 = addr_clear_gw_base_match & _T_97; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_21 = _T_656 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_659 = addr_clear_gw_base_match & _T_100; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_22 = _T_659 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_662 = addr_clear_gw_base_match & _T_103; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_23 = _T_662 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_665 = addr_clear_gw_base_match & _T_106; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_24 = _T_665 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_668 = addr_clear_gw_base_match & _T_109; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_25 = _T_668 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_671 = addr_clear_gw_base_match & _T_112; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_26 = _T_671 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_674 = addr_clear_gw_base_match & _T_115; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_27 = _T_674 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_677 = addr_clear_gw_base_match & _T_118; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_28 = _T_677 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_680 = addr_clear_gw_base_match & _T_121; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_29 = _T_680 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_683 = addr_clear_gw_base_match & _T_124; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_30 = _T_683 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire _T_686 = addr_clear_gw_base_match & _T_127; // @[el2_pic_ctl.scala 155:106] + wire gw_clear_reg_we_31 = _T_686 & picm_wren_ff; // @[el2_pic_ctl.scala 155:153] + wire pic_pri_c1_clk = rvclkhdr_2_io_l1clk; // @[el2_pic_ctl.scala 105:42 el2_pic_ctl.scala 142:21] reg [3:0] intpriority_reg_1; // @[Reg.scala 27:20] reg [3:0] intpriority_reg_2; // @[Reg.scala 27:20] reg [3:0] intpriority_reg_3; // @[Reg.scala 27:20] @@ -704,7 +704,7 @@ module el2_pic_ctrl( reg [3:0] intpriority_reg_29; // @[Reg.scala 27:20] reg [3:0] intpriority_reg_30; // @[Reg.scala 27:20] reg [3:0] intpriority_reg_31; // @[Reg.scala 27:20] - wire pic_int_c1_clk = rvclkhdr_3_io_l1clk; // @[el2_pic_ctl.scala 104:42 el2_pic_ctl.scala 141:21] + wire pic_int_c1_clk = rvclkhdr_3_io_l1clk; // @[el2_pic_ctl.scala 106:42 el2_pic_ctl.scala 143:21] reg intenable_reg_1; // @[Reg.scala 27:20] reg intenable_reg_2; // @[Reg.scala 27:20] reg intenable_reg_3; // @[Reg.scala 27:20] @@ -736,7 +736,7 @@ module el2_pic_ctrl( reg intenable_reg_29; // @[Reg.scala 27:20] reg intenable_reg_30; // @[Reg.scala 27:20] reg intenable_reg_31; // @[Reg.scala 27:20] - wire gw_config_c1_clk = rvclkhdr_4_io_l1clk; // @[el2_pic_ctl.scala 105:42 el2_pic_ctl.scala 142:21] + wire gw_config_c1_clk = rvclkhdr_4_io_l1clk; // @[el2_pic_ctl.scala 107:42 el2_pic_ctl.scala 144:21] reg [1:0] gw_config_reg_1; // @[Reg.scala 27:20] reg [1:0] gw_config_reg_2; // @[Reg.scala 27:20] reg [1:0] gw_config_reg_3; // @[Reg.scala 27:20] @@ -768,649 +768,649 @@ module el2_pic_ctrl( reg [1:0] gw_config_reg_29; // @[Reg.scala 27:20] reg [1:0] gw_config_reg_30; // @[Reg.scala 27:20] reg [1:0] gw_config_reg_31; // @[Reg.scala 27:20] - wire _T_970 = extintsrc_req_sync[1] ^ gw_config_reg_1[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_971 = ~gw_clear_reg_we_1; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending; // @[el2_pic_ctl.scala 38:30] - wire _T_972 = gw_int_pending & _T_971; // @[el2_pic_ctl.scala 37:90] - wire _T_976 = _T_970 | gw_int_pending; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_1 = gw_config_reg_1[1] ? _T_976 : _T_970; // @[el2_pic_ctl.scala 39:8] - wire _T_982 = extintsrc_req_sync[2] ^ gw_config_reg_2[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_983 = ~gw_clear_reg_we_2; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_1; // @[el2_pic_ctl.scala 38:30] - wire _T_984 = gw_int_pending_1 & _T_983; // @[el2_pic_ctl.scala 37:90] - wire _T_988 = _T_982 | gw_int_pending_1; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_2 = gw_config_reg_2[1] ? _T_988 : _T_982; // @[el2_pic_ctl.scala 39:8] - wire _T_994 = extintsrc_req_sync[3] ^ gw_config_reg_3[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_995 = ~gw_clear_reg_we_3; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_2; // @[el2_pic_ctl.scala 38:30] - wire _T_996 = gw_int_pending_2 & _T_995; // @[el2_pic_ctl.scala 37:90] - wire _T_1000 = _T_994 | gw_int_pending_2; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_3 = gw_config_reg_3[1] ? _T_1000 : _T_994; // @[el2_pic_ctl.scala 39:8] - wire _T_1006 = extintsrc_req_sync[4] ^ gw_config_reg_4[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1007 = ~gw_clear_reg_we_4; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_3; // @[el2_pic_ctl.scala 38:30] - wire _T_1008 = gw_int_pending_3 & _T_1007; // @[el2_pic_ctl.scala 37:90] - wire _T_1012 = _T_1006 | gw_int_pending_3; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_4 = gw_config_reg_4[1] ? _T_1012 : _T_1006; // @[el2_pic_ctl.scala 39:8] - wire _T_1018 = extintsrc_req_sync[5] ^ gw_config_reg_5[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1019 = ~gw_clear_reg_we_5; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_4; // @[el2_pic_ctl.scala 38:30] - wire _T_1020 = gw_int_pending_4 & _T_1019; // @[el2_pic_ctl.scala 37:90] - wire _T_1024 = _T_1018 | gw_int_pending_4; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_5 = gw_config_reg_5[1] ? _T_1024 : _T_1018; // @[el2_pic_ctl.scala 39:8] - wire _T_1030 = extintsrc_req_sync[6] ^ gw_config_reg_6[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1031 = ~gw_clear_reg_we_6; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_5; // @[el2_pic_ctl.scala 38:30] - wire _T_1032 = gw_int_pending_5 & _T_1031; // @[el2_pic_ctl.scala 37:90] - wire _T_1036 = _T_1030 | gw_int_pending_5; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_6 = gw_config_reg_6[1] ? _T_1036 : _T_1030; // @[el2_pic_ctl.scala 39:8] - wire _T_1042 = extintsrc_req_sync[7] ^ gw_config_reg_7[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1043 = ~gw_clear_reg_we_7; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_6; // @[el2_pic_ctl.scala 38:30] - wire _T_1044 = gw_int_pending_6 & _T_1043; // @[el2_pic_ctl.scala 37:90] - wire _T_1048 = _T_1042 | gw_int_pending_6; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_7 = gw_config_reg_7[1] ? _T_1048 : _T_1042; // @[el2_pic_ctl.scala 39:8] - wire _T_1054 = extintsrc_req_sync[8] ^ gw_config_reg_8[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1055 = ~gw_clear_reg_we_8; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_7; // @[el2_pic_ctl.scala 38:30] - wire _T_1056 = gw_int_pending_7 & _T_1055; // @[el2_pic_ctl.scala 37:90] - wire _T_1060 = _T_1054 | gw_int_pending_7; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_8 = gw_config_reg_8[1] ? _T_1060 : _T_1054; // @[el2_pic_ctl.scala 39:8] - wire _T_1066 = extintsrc_req_sync[9] ^ gw_config_reg_9[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1067 = ~gw_clear_reg_we_9; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_8; // @[el2_pic_ctl.scala 38:30] - wire _T_1068 = gw_int_pending_8 & _T_1067; // @[el2_pic_ctl.scala 37:90] - wire _T_1072 = _T_1066 | gw_int_pending_8; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_9 = gw_config_reg_9[1] ? _T_1072 : _T_1066; // @[el2_pic_ctl.scala 39:8] - wire _T_1078 = extintsrc_req_sync[10] ^ gw_config_reg_10[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1079 = ~gw_clear_reg_we_10; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_9; // @[el2_pic_ctl.scala 38:30] - wire _T_1080 = gw_int_pending_9 & _T_1079; // @[el2_pic_ctl.scala 37:90] - wire _T_1084 = _T_1078 | gw_int_pending_9; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_10 = gw_config_reg_10[1] ? _T_1084 : _T_1078; // @[el2_pic_ctl.scala 39:8] - wire _T_1090 = extintsrc_req_sync[11] ^ gw_config_reg_11[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1091 = ~gw_clear_reg_we_11; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_10; // @[el2_pic_ctl.scala 38:30] - wire _T_1092 = gw_int_pending_10 & _T_1091; // @[el2_pic_ctl.scala 37:90] - wire _T_1096 = _T_1090 | gw_int_pending_10; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_11 = gw_config_reg_11[1] ? _T_1096 : _T_1090; // @[el2_pic_ctl.scala 39:8] - wire _T_1102 = extintsrc_req_sync[12] ^ gw_config_reg_12[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1103 = ~gw_clear_reg_we_12; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_11; // @[el2_pic_ctl.scala 38:30] - wire _T_1104 = gw_int_pending_11 & _T_1103; // @[el2_pic_ctl.scala 37:90] - wire _T_1108 = _T_1102 | gw_int_pending_11; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_12 = gw_config_reg_12[1] ? _T_1108 : _T_1102; // @[el2_pic_ctl.scala 39:8] - wire _T_1114 = extintsrc_req_sync[13] ^ gw_config_reg_13[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1115 = ~gw_clear_reg_we_13; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_12; // @[el2_pic_ctl.scala 38:30] - wire _T_1116 = gw_int_pending_12 & _T_1115; // @[el2_pic_ctl.scala 37:90] - wire _T_1120 = _T_1114 | gw_int_pending_12; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_13 = gw_config_reg_13[1] ? _T_1120 : _T_1114; // @[el2_pic_ctl.scala 39:8] - wire _T_1126 = extintsrc_req_sync[14] ^ gw_config_reg_14[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1127 = ~gw_clear_reg_we_14; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_13; // @[el2_pic_ctl.scala 38:30] - wire _T_1128 = gw_int_pending_13 & _T_1127; // @[el2_pic_ctl.scala 37:90] - wire _T_1132 = _T_1126 | gw_int_pending_13; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_14 = gw_config_reg_14[1] ? _T_1132 : _T_1126; // @[el2_pic_ctl.scala 39:8] - wire _T_1138 = extintsrc_req_sync[15] ^ gw_config_reg_15[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1139 = ~gw_clear_reg_we_15; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_14; // @[el2_pic_ctl.scala 38:30] - wire _T_1140 = gw_int_pending_14 & _T_1139; // @[el2_pic_ctl.scala 37:90] - wire _T_1144 = _T_1138 | gw_int_pending_14; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_15 = gw_config_reg_15[1] ? _T_1144 : _T_1138; // @[el2_pic_ctl.scala 39:8] - wire _T_1150 = extintsrc_req_sync[16] ^ gw_config_reg_16[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1151 = ~gw_clear_reg_we_16; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_15; // @[el2_pic_ctl.scala 38:30] - wire _T_1152 = gw_int_pending_15 & _T_1151; // @[el2_pic_ctl.scala 37:90] - wire _T_1156 = _T_1150 | gw_int_pending_15; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_16 = gw_config_reg_16[1] ? _T_1156 : _T_1150; // @[el2_pic_ctl.scala 39:8] - wire _T_1162 = extintsrc_req_sync[17] ^ gw_config_reg_17[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1163 = ~gw_clear_reg_we_17; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_16; // @[el2_pic_ctl.scala 38:30] - wire _T_1164 = gw_int_pending_16 & _T_1163; // @[el2_pic_ctl.scala 37:90] - wire _T_1168 = _T_1162 | gw_int_pending_16; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_17 = gw_config_reg_17[1] ? _T_1168 : _T_1162; // @[el2_pic_ctl.scala 39:8] - wire _T_1174 = extintsrc_req_sync[18] ^ gw_config_reg_18[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1175 = ~gw_clear_reg_we_18; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_17; // @[el2_pic_ctl.scala 38:30] - wire _T_1176 = gw_int_pending_17 & _T_1175; // @[el2_pic_ctl.scala 37:90] - wire _T_1180 = _T_1174 | gw_int_pending_17; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_18 = gw_config_reg_18[1] ? _T_1180 : _T_1174; // @[el2_pic_ctl.scala 39:8] - wire _T_1186 = extintsrc_req_sync[19] ^ gw_config_reg_19[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1187 = ~gw_clear_reg_we_19; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_18; // @[el2_pic_ctl.scala 38:30] - wire _T_1188 = gw_int_pending_18 & _T_1187; // @[el2_pic_ctl.scala 37:90] - wire _T_1192 = _T_1186 | gw_int_pending_18; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_19 = gw_config_reg_19[1] ? _T_1192 : _T_1186; // @[el2_pic_ctl.scala 39:8] - wire _T_1198 = extintsrc_req_sync[20] ^ gw_config_reg_20[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1199 = ~gw_clear_reg_we_20; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_19; // @[el2_pic_ctl.scala 38:30] - wire _T_1200 = gw_int_pending_19 & _T_1199; // @[el2_pic_ctl.scala 37:90] - wire _T_1204 = _T_1198 | gw_int_pending_19; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_20 = gw_config_reg_20[1] ? _T_1204 : _T_1198; // @[el2_pic_ctl.scala 39:8] - wire _T_1210 = extintsrc_req_sync[21] ^ gw_config_reg_21[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1211 = ~gw_clear_reg_we_21; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_20; // @[el2_pic_ctl.scala 38:30] - wire _T_1212 = gw_int_pending_20 & _T_1211; // @[el2_pic_ctl.scala 37:90] - wire _T_1216 = _T_1210 | gw_int_pending_20; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_21 = gw_config_reg_21[1] ? _T_1216 : _T_1210; // @[el2_pic_ctl.scala 39:8] - wire _T_1222 = extintsrc_req_sync[22] ^ gw_config_reg_22[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1223 = ~gw_clear_reg_we_22; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_21; // @[el2_pic_ctl.scala 38:30] - wire _T_1224 = gw_int_pending_21 & _T_1223; // @[el2_pic_ctl.scala 37:90] - wire _T_1228 = _T_1222 | gw_int_pending_21; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_22 = gw_config_reg_22[1] ? _T_1228 : _T_1222; // @[el2_pic_ctl.scala 39:8] - wire _T_1234 = extintsrc_req_sync[23] ^ gw_config_reg_23[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1235 = ~gw_clear_reg_we_23; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_22; // @[el2_pic_ctl.scala 38:30] - wire _T_1236 = gw_int_pending_22 & _T_1235; // @[el2_pic_ctl.scala 37:90] - wire _T_1240 = _T_1234 | gw_int_pending_22; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_23 = gw_config_reg_23[1] ? _T_1240 : _T_1234; // @[el2_pic_ctl.scala 39:8] - wire _T_1246 = extintsrc_req_sync[24] ^ gw_config_reg_24[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1247 = ~gw_clear_reg_we_24; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_23; // @[el2_pic_ctl.scala 38:30] - wire _T_1248 = gw_int_pending_23 & _T_1247; // @[el2_pic_ctl.scala 37:90] - wire _T_1252 = _T_1246 | gw_int_pending_23; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_24 = gw_config_reg_24[1] ? _T_1252 : _T_1246; // @[el2_pic_ctl.scala 39:8] - wire _T_1258 = extintsrc_req_sync[25] ^ gw_config_reg_25[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1259 = ~gw_clear_reg_we_25; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_24; // @[el2_pic_ctl.scala 38:30] - wire _T_1260 = gw_int_pending_24 & _T_1259; // @[el2_pic_ctl.scala 37:90] - wire _T_1264 = _T_1258 | gw_int_pending_24; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_25 = gw_config_reg_25[1] ? _T_1264 : _T_1258; // @[el2_pic_ctl.scala 39:8] - wire _T_1270 = extintsrc_req_sync[26] ^ gw_config_reg_26[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1271 = ~gw_clear_reg_we_26; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_25; // @[el2_pic_ctl.scala 38:30] - wire _T_1272 = gw_int_pending_25 & _T_1271; // @[el2_pic_ctl.scala 37:90] - wire _T_1276 = _T_1270 | gw_int_pending_25; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_26 = gw_config_reg_26[1] ? _T_1276 : _T_1270; // @[el2_pic_ctl.scala 39:8] - wire _T_1282 = extintsrc_req_sync[27] ^ gw_config_reg_27[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1283 = ~gw_clear_reg_we_27; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_26; // @[el2_pic_ctl.scala 38:30] - wire _T_1284 = gw_int_pending_26 & _T_1283; // @[el2_pic_ctl.scala 37:90] - wire _T_1288 = _T_1282 | gw_int_pending_26; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_27 = gw_config_reg_27[1] ? _T_1288 : _T_1282; // @[el2_pic_ctl.scala 39:8] - wire _T_1294 = extintsrc_req_sync[28] ^ gw_config_reg_28[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1295 = ~gw_clear_reg_we_28; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_27; // @[el2_pic_ctl.scala 38:30] - wire _T_1296 = gw_int_pending_27 & _T_1295; // @[el2_pic_ctl.scala 37:90] - wire _T_1300 = _T_1294 | gw_int_pending_27; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_28 = gw_config_reg_28[1] ? _T_1300 : _T_1294; // @[el2_pic_ctl.scala 39:8] - wire _T_1306 = extintsrc_req_sync[29] ^ gw_config_reg_29[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1307 = ~gw_clear_reg_we_29; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_28; // @[el2_pic_ctl.scala 38:30] - wire _T_1308 = gw_int_pending_28 & _T_1307; // @[el2_pic_ctl.scala 37:90] - wire _T_1312 = _T_1306 | gw_int_pending_28; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_29 = gw_config_reg_29[1] ? _T_1312 : _T_1306; // @[el2_pic_ctl.scala 39:8] - wire _T_1318 = extintsrc_req_sync[30] ^ gw_config_reg_30[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1319 = ~gw_clear_reg_we_30; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_29; // @[el2_pic_ctl.scala 38:30] - wire _T_1320 = gw_int_pending_29 & _T_1319; // @[el2_pic_ctl.scala 37:90] - wire _T_1324 = _T_1318 | gw_int_pending_29; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_30 = gw_config_reg_30[1] ? _T_1324 : _T_1318; // @[el2_pic_ctl.scala 39:8] - wire _T_1330 = extintsrc_req_sync[31] ^ gw_config_reg_31[0]; // @[el2_pic_ctl.scala 37:50] - wire _T_1331 = ~gw_clear_reg_we_31; // @[el2_pic_ctl.scala 37:92] - reg gw_int_pending_30; // @[el2_pic_ctl.scala 38:30] - wire _T_1332 = gw_int_pending_30 & _T_1331; // @[el2_pic_ctl.scala 37:90] - wire _T_1336 = _T_1330 | gw_int_pending_30; // @[el2_pic_ctl.scala 39:78] - wire extintsrc_req_gw_31 = gw_config_reg_31[1] ? _T_1336 : _T_1330; // @[el2_pic_ctl.scala 39:8] + wire _T_970 = extintsrc_req_sync[1] ^ gw_config_reg_1[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_971 = ~gw_clear_reg_we_1; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending; // @[el2_pic_ctl.scala 40:30] + wire _T_972 = gw_int_pending & _T_971; // @[el2_pic_ctl.scala 39:90] + wire _T_976 = _T_970 | gw_int_pending; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_1 = gw_config_reg_1[1] ? _T_976 : _T_970; // @[el2_pic_ctl.scala 41:8] + wire _T_982 = extintsrc_req_sync[2] ^ gw_config_reg_2[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_983 = ~gw_clear_reg_we_2; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_1; // @[el2_pic_ctl.scala 40:30] + wire _T_984 = gw_int_pending_1 & _T_983; // @[el2_pic_ctl.scala 39:90] + wire _T_988 = _T_982 | gw_int_pending_1; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_2 = gw_config_reg_2[1] ? _T_988 : _T_982; // @[el2_pic_ctl.scala 41:8] + wire _T_994 = extintsrc_req_sync[3] ^ gw_config_reg_3[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_995 = ~gw_clear_reg_we_3; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_2; // @[el2_pic_ctl.scala 40:30] + wire _T_996 = gw_int_pending_2 & _T_995; // @[el2_pic_ctl.scala 39:90] + wire _T_1000 = _T_994 | gw_int_pending_2; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_3 = gw_config_reg_3[1] ? _T_1000 : _T_994; // @[el2_pic_ctl.scala 41:8] + wire _T_1006 = extintsrc_req_sync[4] ^ gw_config_reg_4[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1007 = ~gw_clear_reg_we_4; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_3; // @[el2_pic_ctl.scala 40:30] + wire _T_1008 = gw_int_pending_3 & _T_1007; // @[el2_pic_ctl.scala 39:90] + wire _T_1012 = _T_1006 | gw_int_pending_3; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_4 = gw_config_reg_4[1] ? _T_1012 : _T_1006; // @[el2_pic_ctl.scala 41:8] + wire _T_1018 = extintsrc_req_sync[5] ^ gw_config_reg_5[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1019 = ~gw_clear_reg_we_5; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_4; // @[el2_pic_ctl.scala 40:30] + wire _T_1020 = gw_int_pending_4 & _T_1019; // @[el2_pic_ctl.scala 39:90] + wire _T_1024 = _T_1018 | gw_int_pending_4; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_5 = gw_config_reg_5[1] ? _T_1024 : _T_1018; // @[el2_pic_ctl.scala 41:8] + wire _T_1030 = extintsrc_req_sync[6] ^ gw_config_reg_6[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1031 = ~gw_clear_reg_we_6; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_5; // @[el2_pic_ctl.scala 40:30] + wire _T_1032 = gw_int_pending_5 & _T_1031; // @[el2_pic_ctl.scala 39:90] + wire _T_1036 = _T_1030 | gw_int_pending_5; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_6 = gw_config_reg_6[1] ? _T_1036 : _T_1030; // @[el2_pic_ctl.scala 41:8] + wire _T_1042 = extintsrc_req_sync[7] ^ gw_config_reg_7[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1043 = ~gw_clear_reg_we_7; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_6; // @[el2_pic_ctl.scala 40:30] + wire _T_1044 = gw_int_pending_6 & _T_1043; // @[el2_pic_ctl.scala 39:90] + wire _T_1048 = _T_1042 | gw_int_pending_6; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_7 = gw_config_reg_7[1] ? _T_1048 : _T_1042; // @[el2_pic_ctl.scala 41:8] + wire _T_1054 = extintsrc_req_sync[8] ^ gw_config_reg_8[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1055 = ~gw_clear_reg_we_8; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_7; // @[el2_pic_ctl.scala 40:30] + wire _T_1056 = gw_int_pending_7 & _T_1055; // @[el2_pic_ctl.scala 39:90] + wire _T_1060 = _T_1054 | gw_int_pending_7; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_8 = gw_config_reg_8[1] ? _T_1060 : _T_1054; // @[el2_pic_ctl.scala 41:8] + wire _T_1066 = extintsrc_req_sync[9] ^ gw_config_reg_9[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1067 = ~gw_clear_reg_we_9; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_8; // @[el2_pic_ctl.scala 40:30] + wire _T_1068 = gw_int_pending_8 & _T_1067; // @[el2_pic_ctl.scala 39:90] + wire _T_1072 = _T_1066 | gw_int_pending_8; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_9 = gw_config_reg_9[1] ? _T_1072 : _T_1066; // @[el2_pic_ctl.scala 41:8] + wire _T_1078 = extintsrc_req_sync[10] ^ gw_config_reg_10[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1079 = ~gw_clear_reg_we_10; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_9; // @[el2_pic_ctl.scala 40:30] + wire _T_1080 = gw_int_pending_9 & _T_1079; // @[el2_pic_ctl.scala 39:90] + wire _T_1084 = _T_1078 | gw_int_pending_9; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_10 = gw_config_reg_10[1] ? _T_1084 : _T_1078; // @[el2_pic_ctl.scala 41:8] + wire _T_1090 = extintsrc_req_sync[11] ^ gw_config_reg_11[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1091 = ~gw_clear_reg_we_11; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_10; // @[el2_pic_ctl.scala 40:30] + wire _T_1092 = gw_int_pending_10 & _T_1091; // @[el2_pic_ctl.scala 39:90] + wire _T_1096 = _T_1090 | gw_int_pending_10; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_11 = gw_config_reg_11[1] ? _T_1096 : _T_1090; // @[el2_pic_ctl.scala 41:8] + wire _T_1102 = extintsrc_req_sync[12] ^ gw_config_reg_12[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1103 = ~gw_clear_reg_we_12; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_11; // @[el2_pic_ctl.scala 40:30] + wire _T_1104 = gw_int_pending_11 & _T_1103; // @[el2_pic_ctl.scala 39:90] + wire _T_1108 = _T_1102 | gw_int_pending_11; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_12 = gw_config_reg_12[1] ? _T_1108 : _T_1102; // @[el2_pic_ctl.scala 41:8] + wire _T_1114 = extintsrc_req_sync[13] ^ gw_config_reg_13[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1115 = ~gw_clear_reg_we_13; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_12; // @[el2_pic_ctl.scala 40:30] + wire _T_1116 = gw_int_pending_12 & _T_1115; // @[el2_pic_ctl.scala 39:90] + wire _T_1120 = _T_1114 | gw_int_pending_12; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_13 = gw_config_reg_13[1] ? _T_1120 : _T_1114; // @[el2_pic_ctl.scala 41:8] + wire _T_1126 = extintsrc_req_sync[14] ^ gw_config_reg_14[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1127 = ~gw_clear_reg_we_14; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_13; // @[el2_pic_ctl.scala 40:30] + wire _T_1128 = gw_int_pending_13 & _T_1127; // @[el2_pic_ctl.scala 39:90] + wire _T_1132 = _T_1126 | gw_int_pending_13; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_14 = gw_config_reg_14[1] ? _T_1132 : _T_1126; // @[el2_pic_ctl.scala 41:8] + wire _T_1138 = extintsrc_req_sync[15] ^ gw_config_reg_15[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1139 = ~gw_clear_reg_we_15; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_14; // @[el2_pic_ctl.scala 40:30] + wire _T_1140 = gw_int_pending_14 & _T_1139; // @[el2_pic_ctl.scala 39:90] + wire _T_1144 = _T_1138 | gw_int_pending_14; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_15 = gw_config_reg_15[1] ? _T_1144 : _T_1138; // @[el2_pic_ctl.scala 41:8] + wire _T_1150 = extintsrc_req_sync[16] ^ gw_config_reg_16[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1151 = ~gw_clear_reg_we_16; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_15; // @[el2_pic_ctl.scala 40:30] + wire _T_1152 = gw_int_pending_15 & _T_1151; // @[el2_pic_ctl.scala 39:90] + wire _T_1156 = _T_1150 | gw_int_pending_15; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_16 = gw_config_reg_16[1] ? _T_1156 : _T_1150; // @[el2_pic_ctl.scala 41:8] + wire _T_1162 = extintsrc_req_sync[17] ^ gw_config_reg_17[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1163 = ~gw_clear_reg_we_17; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_16; // @[el2_pic_ctl.scala 40:30] + wire _T_1164 = gw_int_pending_16 & _T_1163; // @[el2_pic_ctl.scala 39:90] + wire _T_1168 = _T_1162 | gw_int_pending_16; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_17 = gw_config_reg_17[1] ? _T_1168 : _T_1162; // @[el2_pic_ctl.scala 41:8] + wire _T_1174 = extintsrc_req_sync[18] ^ gw_config_reg_18[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1175 = ~gw_clear_reg_we_18; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_17; // @[el2_pic_ctl.scala 40:30] + wire _T_1176 = gw_int_pending_17 & _T_1175; // @[el2_pic_ctl.scala 39:90] + wire _T_1180 = _T_1174 | gw_int_pending_17; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_18 = gw_config_reg_18[1] ? _T_1180 : _T_1174; // @[el2_pic_ctl.scala 41:8] + wire _T_1186 = extintsrc_req_sync[19] ^ gw_config_reg_19[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1187 = ~gw_clear_reg_we_19; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_18; // @[el2_pic_ctl.scala 40:30] + wire _T_1188 = gw_int_pending_18 & _T_1187; // @[el2_pic_ctl.scala 39:90] + wire _T_1192 = _T_1186 | gw_int_pending_18; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_19 = gw_config_reg_19[1] ? _T_1192 : _T_1186; // @[el2_pic_ctl.scala 41:8] + wire _T_1198 = extintsrc_req_sync[20] ^ gw_config_reg_20[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1199 = ~gw_clear_reg_we_20; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_19; // @[el2_pic_ctl.scala 40:30] + wire _T_1200 = gw_int_pending_19 & _T_1199; // @[el2_pic_ctl.scala 39:90] + wire _T_1204 = _T_1198 | gw_int_pending_19; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_20 = gw_config_reg_20[1] ? _T_1204 : _T_1198; // @[el2_pic_ctl.scala 41:8] + wire _T_1210 = extintsrc_req_sync[21] ^ gw_config_reg_21[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1211 = ~gw_clear_reg_we_21; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_20; // @[el2_pic_ctl.scala 40:30] + wire _T_1212 = gw_int_pending_20 & _T_1211; // @[el2_pic_ctl.scala 39:90] + wire _T_1216 = _T_1210 | gw_int_pending_20; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_21 = gw_config_reg_21[1] ? _T_1216 : _T_1210; // @[el2_pic_ctl.scala 41:8] + wire _T_1222 = extintsrc_req_sync[22] ^ gw_config_reg_22[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1223 = ~gw_clear_reg_we_22; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_21; // @[el2_pic_ctl.scala 40:30] + wire _T_1224 = gw_int_pending_21 & _T_1223; // @[el2_pic_ctl.scala 39:90] + wire _T_1228 = _T_1222 | gw_int_pending_21; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_22 = gw_config_reg_22[1] ? _T_1228 : _T_1222; // @[el2_pic_ctl.scala 41:8] + wire _T_1234 = extintsrc_req_sync[23] ^ gw_config_reg_23[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1235 = ~gw_clear_reg_we_23; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_22; // @[el2_pic_ctl.scala 40:30] + wire _T_1236 = gw_int_pending_22 & _T_1235; // @[el2_pic_ctl.scala 39:90] + wire _T_1240 = _T_1234 | gw_int_pending_22; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_23 = gw_config_reg_23[1] ? _T_1240 : _T_1234; // @[el2_pic_ctl.scala 41:8] + wire _T_1246 = extintsrc_req_sync[24] ^ gw_config_reg_24[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1247 = ~gw_clear_reg_we_24; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_23; // @[el2_pic_ctl.scala 40:30] + wire _T_1248 = gw_int_pending_23 & _T_1247; // @[el2_pic_ctl.scala 39:90] + wire _T_1252 = _T_1246 | gw_int_pending_23; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_24 = gw_config_reg_24[1] ? _T_1252 : _T_1246; // @[el2_pic_ctl.scala 41:8] + wire _T_1258 = extintsrc_req_sync[25] ^ gw_config_reg_25[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1259 = ~gw_clear_reg_we_25; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_24; // @[el2_pic_ctl.scala 40:30] + wire _T_1260 = gw_int_pending_24 & _T_1259; // @[el2_pic_ctl.scala 39:90] + wire _T_1264 = _T_1258 | gw_int_pending_24; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_25 = gw_config_reg_25[1] ? _T_1264 : _T_1258; // @[el2_pic_ctl.scala 41:8] + wire _T_1270 = extintsrc_req_sync[26] ^ gw_config_reg_26[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1271 = ~gw_clear_reg_we_26; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_25; // @[el2_pic_ctl.scala 40:30] + wire _T_1272 = gw_int_pending_25 & _T_1271; // @[el2_pic_ctl.scala 39:90] + wire _T_1276 = _T_1270 | gw_int_pending_25; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_26 = gw_config_reg_26[1] ? _T_1276 : _T_1270; // @[el2_pic_ctl.scala 41:8] + wire _T_1282 = extintsrc_req_sync[27] ^ gw_config_reg_27[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1283 = ~gw_clear_reg_we_27; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_26; // @[el2_pic_ctl.scala 40:30] + wire _T_1284 = gw_int_pending_26 & _T_1283; // @[el2_pic_ctl.scala 39:90] + wire _T_1288 = _T_1282 | gw_int_pending_26; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_27 = gw_config_reg_27[1] ? _T_1288 : _T_1282; // @[el2_pic_ctl.scala 41:8] + wire _T_1294 = extintsrc_req_sync[28] ^ gw_config_reg_28[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1295 = ~gw_clear_reg_we_28; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_27; // @[el2_pic_ctl.scala 40:30] + wire _T_1296 = gw_int_pending_27 & _T_1295; // @[el2_pic_ctl.scala 39:90] + wire _T_1300 = _T_1294 | gw_int_pending_27; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_28 = gw_config_reg_28[1] ? _T_1300 : _T_1294; // @[el2_pic_ctl.scala 41:8] + wire _T_1306 = extintsrc_req_sync[29] ^ gw_config_reg_29[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1307 = ~gw_clear_reg_we_29; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_28; // @[el2_pic_ctl.scala 40:30] + wire _T_1308 = gw_int_pending_28 & _T_1307; // @[el2_pic_ctl.scala 39:90] + wire _T_1312 = _T_1306 | gw_int_pending_28; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_29 = gw_config_reg_29[1] ? _T_1312 : _T_1306; // @[el2_pic_ctl.scala 41:8] + wire _T_1318 = extintsrc_req_sync[30] ^ gw_config_reg_30[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1319 = ~gw_clear_reg_we_30; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_29; // @[el2_pic_ctl.scala 40:30] + wire _T_1320 = gw_int_pending_29 & _T_1319; // @[el2_pic_ctl.scala 39:90] + wire _T_1324 = _T_1318 | gw_int_pending_29; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_30 = gw_config_reg_30[1] ? _T_1324 : _T_1318; // @[el2_pic_ctl.scala 41:8] + wire _T_1330 = extintsrc_req_sync[31] ^ gw_config_reg_31[0]; // @[el2_pic_ctl.scala 39:50] + wire _T_1331 = ~gw_clear_reg_we_31; // @[el2_pic_ctl.scala 39:92] + reg gw_int_pending_30; // @[el2_pic_ctl.scala 40:30] + wire _T_1332 = gw_int_pending_30 & _T_1331; // @[el2_pic_ctl.scala 39:90] + wire _T_1336 = _T_1330 | gw_int_pending_30; // @[el2_pic_ctl.scala 41:78] + wire extintsrc_req_gw_31 = gw_config_reg_31[1] ? _T_1336 : _T_1330; // @[el2_pic_ctl.scala 41:8] reg config_reg; // @[Reg.scala 27:20] - wire [3:0] intpriority_reg_0 = 4'h0; // @[el2_pic_ctl.scala 154:32 el2_pic_ctl.scala 155:208] - wire [3:0] _T_1342 = ~intpriority_reg_1; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_1 = config_reg ? _T_1342 : intpriority_reg_1; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1345 = ~intpriority_reg_2; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_2 = config_reg ? _T_1345 : intpriority_reg_2; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1348 = ~intpriority_reg_3; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_3 = config_reg ? _T_1348 : intpriority_reg_3; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1351 = ~intpriority_reg_4; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_4 = config_reg ? _T_1351 : intpriority_reg_4; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1354 = ~intpriority_reg_5; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_5 = config_reg ? _T_1354 : intpriority_reg_5; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1357 = ~intpriority_reg_6; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_6 = config_reg ? _T_1357 : intpriority_reg_6; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1360 = ~intpriority_reg_7; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_7 = config_reg ? _T_1360 : intpriority_reg_7; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1363 = ~intpriority_reg_8; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_8 = config_reg ? _T_1363 : intpriority_reg_8; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1366 = ~intpriority_reg_9; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_9 = config_reg ? _T_1366 : intpriority_reg_9; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1369 = ~intpriority_reg_10; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_10 = config_reg ? _T_1369 : intpriority_reg_10; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1372 = ~intpriority_reg_11; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_11 = config_reg ? _T_1372 : intpriority_reg_11; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1375 = ~intpriority_reg_12; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_12 = config_reg ? _T_1375 : intpriority_reg_12; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1378 = ~intpriority_reg_13; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_13 = config_reg ? _T_1378 : intpriority_reg_13; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1381 = ~intpriority_reg_14; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_14 = config_reg ? _T_1381 : intpriority_reg_14; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1384 = ~intpriority_reg_15; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_15 = config_reg ? _T_1384 : intpriority_reg_15; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1387 = ~intpriority_reg_16; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_16 = config_reg ? _T_1387 : intpriority_reg_16; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1390 = ~intpriority_reg_17; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_17 = config_reg ? _T_1390 : intpriority_reg_17; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1393 = ~intpriority_reg_18; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_18 = config_reg ? _T_1393 : intpriority_reg_18; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1396 = ~intpriority_reg_19; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_19 = config_reg ? _T_1396 : intpriority_reg_19; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1399 = ~intpriority_reg_20; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_20 = config_reg ? _T_1399 : intpriority_reg_20; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1402 = ~intpriority_reg_21; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_21 = config_reg ? _T_1402 : intpriority_reg_21; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1405 = ~intpriority_reg_22; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_22 = config_reg ? _T_1405 : intpriority_reg_22; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1408 = ~intpriority_reg_23; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_23 = config_reg ? _T_1408 : intpriority_reg_23; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1411 = ~intpriority_reg_24; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_24 = config_reg ? _T_1411 : intpriority_reg_24; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1414 = ~intpriority_reg_25; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_25 = config_reg ? _T_1414 : intpriority_reg_25; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1417 = ~intpriority_reg_26; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_26 = config_reg ? _T_1417 : intpriority_reg_26; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1420 = ~intpriority_reg_27; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_27 = config_reg ? _T_1420 : intpriority_reg_27; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1423 = ~intpriority_reg_28; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_28 = config_reg ? _T_1423 : intpriority_reg_28; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1426 = ~intpriority_reg_29; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_29 = config_reg ? _T_1426 : intpriority_reg_29; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1429 = ~intpriority_reg_30; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_30 = config_reg ? _T_1429 : intpriority_reg_30; // @[el2_pic_ctl.scala 166:70] - wire [3:0] _T_1432 = ~intpriority_reg_31; // @[el2_pic_ctl.scala 166:89] - wire [3:0] intpriority_reg_inv_31 = config_reg ? _T_1432 : intpriority_reg_31; // @[el2_pic_ctl.scala 166:70] - wire _T_1438 = extintsrc_req_gw_1 & intenable_reg_1; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpriority_reg_0 = 4'h0; // @[el2_pic_ctl.scala 156:32 el2_pic_ctl.scala 157:208] + wire [3:0] _T_1342 = ~intpriority_reg_1; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_1 = config_reg ? _T_1342 : intpriority_reg_1; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1345 = ~intpriority_reg_2; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_2 = config_reg ? _T_1345 : intpriority_reg_2; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1348 = ~intpriority_reg_3; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_3 = config_reg ? _T_1348 : intpriority_reg_3; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1351 = ~intpriority_reg_4; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_4 = config_reg ? _T_1351 : intpriority_reg_4; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1354 = ~intpriority_reg_5; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_5 = config_reg ? _T_1354 : intpriority_reg_5; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1357 = ~intpriority_reg_6; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_6 = config_reg ? _T_1357 : intpriority_reg_6; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1360 = ~intpriority_reg_7; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_7 = config_reg ? _T_1360 : intpriority_reg_7; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1363 = ~intpriority_reg_8; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_8 = config_reg ? _T_1363 : intpriority_reg_8; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1366 = ~intpriority_reg_9; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_9 = config_reg ? _T_1366 : intpriority_reg_9; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1369 = ~intpriority_reg_10; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_10 = config_reg ? _T_1369 : intpriority_reg_10; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1372 = ~intpriority_reg_11; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_11 = config_reg ? _T_1372 : intpriority_reg_11; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1375 = ~intpriority_reg_12; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_12 = config_reg ? _T_1375 : intpriority_reg_12; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1378 = ~intpriority_reg_13; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_13 = config_reg ? _T_1378 : intpriority_reg_13; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1381 = ~intpriority_reg_14; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_14 = config_reg ? _T_1381 : intpriority_reg_14; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1384 = ~intpriority_reg_15; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_15 = config_reg ? _T_1384 : intpriority_reg_15; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1387 = ~intpriority_reg_16; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_16 = config_reg ? _T_1387 : intpriority_reg_16; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1390 = ~intpriority_reg_17; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_17 = config_reg ? _T_1390 : intpriority_reg_17; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1393 = ~intpriority_reg_18; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_18 = config_reg ? _T_1393 : intpriority_reg_18; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1396 = ~intpriority_reg_19; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_19 = config_reg ? _T_1396 : intpriority_reg_19; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1399 = ~intpriority_reg_20; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_20 = config_reg ? _T_1399 : intpriority_reg_20; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1402 = ~intpriority_reg_21; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_21 = config_reg ? _T_1402 : intpriority_reg_21; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1405 = ~intpriority_reg_22; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_22 = config_reg ? _T_1405 : intpriority_reg_22; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1408 = ~intpriority_reg_23; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_23 = config_reg ? _T_1408 : intpriority_reg_23; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1411 = ~intpriority_reg_24; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_24 = config_reg ? _T_1411 : intpriority_reg_24; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1414 = ~intpriority_reg_25; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_25 = config_reg ? _T_1414 : intpriority_reg_25; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1417 = ~intpriority_reg_26; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_26 = config_reg ? _T_1417 : intpriority_reg_26; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1420 = ~intpriority_reg_27; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_27 = config_reg ? _T_1420 : intpriority_reg_27; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1423 = ~intpriority_reg_28; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_28 = config_reg ? _T_1423 : intpriority_reg_28; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1426 = ~intpriority_reg_29; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_29 = config_reg ? _T_1426 : intpriority_reg_29; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1429 = ~intpriority_reg_30; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_30 = config_reg ? _T_1429 : intpriority_reg_30; // @[el2_pic_ctl.scala 168:70] + wire [3:0] _T_1432 = ~intpriority_reg_31; // @[el2_pic_ctl.scala 168:89] + wire [3:0] intpriority_reg_inv_31 = config_reg ? _T_1432 : intpriority_reg_31; // @[el2_pic_ctl.scala 168:70] + wire _T_1438 = extintsrc_req_gw_1 & intenable_reg_1; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1440 = _T_1438 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_1 = _T_1440 & intpriority_reg_inv_1; // @[el2_pic_ctl.scala 167:129] - wire _T_1442 = extintsrc_req_gw_2 & intenable_reg_2; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_1 = _T_1440 & intpriority_reg_inv_1; // @[el2_pic_ctl.scala 169:129] + wire _T_1442 = extintsrc_req_gw_2 & intenable_reg_2; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1444 = _T_1442 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_2 = _T_1444 & intpriority_reg_inv_2; // @[el2_pic_ctl.scala 167:129] - wire _T_1446 = extintsrc_req_gw_3 & intenable_reg_3; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_2 = _T_1444 & intpriority_reg_inv_2; // @[el2_pic_ctl.scala 169:129] + wire _T_1446 = extintsrc_req_gw_3 & intenable_reg_3; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1448 = _T_1446 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_3 = _T_1448 & intpriority_reg_inv_3; // @[el2_pic_ctl.scala 167:129] - wire _T_1450 = extintsrc_req_gw_4 & intenable_reg_4; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_3 = _T_1448 & intpriority_reg_inv_3; // @[el2_pic_ctl.scala 169:129] + wire _T_1450 = extintsrc_req_gw_4 & intenable_reg_4; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1452 = _T_1450 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_4 = _T_1452 & intpriority_reg_inv_4; // @[el2_pic_ctl.scala 167:129] - wire _T_1454 = extintsrc_req_gw_5 & intenable_reg_5; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_4 = _T_1452 & intpriority_reg_inv_4; // @[el2_pic_ctl.scala 169:129] + wire _T_1454 = extintsrc_req_gw_5 & intenable_reg_5; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1456 = _T_1454 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_5 = _T_1456 & intpriority_reg_inv_5; // @[el2_pic_ctl.scala 167:129] - wire _T_1458 = extintsrc_req_gw_6 & intenable_reg_6; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_5 = _T_1456 & intpriority_reg_inv_5; // @[el2_pic_ctl.scala 169:129] + wire _T_1458 = extintsrc_req_gw_6 & intenable_reg_6; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1460 = _T_1458 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_6 = _T_1460 & intpriority_reg_inv_6; // @[el2_pic_ctl.scala 167:129] - wire _T_1462 = extintsrc_req_gw_7 & intenable_reg_7; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_6 = _T_1460 & intpriority_reg_inv_6; // @[el2_pic_ctl.scala 169:129] + wire _T_1462 = extintsrc_req_gw_7 & intenable_reg_7; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1464 = _T_1462 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_7 = _T_1464 & intpriority_reg_inv_7; // @[el2_pic_ctl.scala 167:129] - wire _T_1466 = extintsrc_req_gw_8 & intenable_reg_8; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_7 = _T_1464 & intpriority_reg_inv_7; // @[el2_pic_ctl.scala 169:129] + wire _T_1466 = extintsrc_req_gw_8 & intenable_reg_8; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1468 = _T_1466 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_8 = _T_1468 & intpriority_reg_inv_8; // @[el2_pic_ctl.scala 167:129] - wire _T_1470 = extintsrc_req_gw_9 & intenable_reg_9; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_8 = _T_1468 & intpriority_reg_inv_8; // @[el2_pic_ctl.scala 169:129] + wire _T_1470 = extintsrc_req_gw_9 & intenable_reg_9; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1472 = _T_1470 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_9 = _T_1472 & intpriority_reg_inv_9; // @[el2_pic_ctl.scala 167:129] - wire _T_1474 = extintsrc_req_gw_10 & intenable_reg_10; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_9 = _T_1472 & intpriority_reg_inv_9; // @[el2_pic_ctl.scala 169:129] + wire _T_1474 = extintsrc_req_gw_10 & intenable_reg_10; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1476 = _T_1474 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_10 = _T_1476 & intpriority_reg_inv_10; // @[el2_pic_ctl.scala 167:129] - wire _T_1478 = extintsrc_req_gw_11 & intenable_reg_11; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_10 = _T_1476 & intpriority_reg_inv_10; // @[el2_pic_ctl.scala 169:129] + wire _T_1478 = extintsrc_req_gw_11 & intenable_reg_11; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1480 = _T_1478 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_11 = _T_1480 & intpriority_reg_inv_11; // @[el2_pic_ctl.scala 167:129] - wire _T_1482 = extintsrc_req_gw_12 & intenable_reg_12; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_11 = _T_1480 & intpriority_reg_inv_11; // @[el2_pic_ctl.scala 169:129] + wire _T_1482 = extintsrc_req_gw_12 & intenable_reg_12; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1484 = _T_1482 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_12 = _T_1484 & intpriority_reg_inv_12; // @[el2_pic_ctl.scala 167:129] - wire _T_1486 = extintsrc_req_gw_13 & intenable_reg_13; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_12 = _T_1484 & intpriority_reg_inv_12; // @[el2_pic_ctl.scala 169:129] + wire _T_1486 = extintsrc_req_gw_13 & intenable_reg_13; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1488 = _T_1486 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_13 = _T_1488 & intpriority_reg_inv_13; // @[el2_pic_ctl.scala 167:129] - wire _T_1490 = extintsrc_req_gw_14 & intenable_reg_14; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_13 = _T_1488 & intpriority_reg_inv_13; // @[el2_pic_ctl.scala 169:129] + wire _T_1490 = extintsrc_req_gw_14 & intenable_reg_14; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1492 = _T_1490 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_14 = _T_1492 & intpriority_reg_inv_14; // @[el2_pic_ctl.scala 167:129] - wire _T_1494 = extintsrc_req_gw_15 & intenable_reg_15; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_14 = _T_1492 & intpriority_reg_inv_14; // @[el2_pic_ctl.scala 169:129] + wire _T_1494 = extintsrc_req_gw_15 & intenable_reg_15; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1496 = _T_1494 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_15 = _T_1496 & intpriority_reg_inv_15; // @[el2_pic_ctl.scala 167:129] - wire _T_1498 = extintsrc_req_gw_16 & intenable_reg_16; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_15 = _T_1496 & intpriority_reg_inv_15; // @[el2_pic_ctl.scala 169:129] + wire _T_1498 = extintsrc_req_gw_16 & intenable_reg_16; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1500 = _T_1498 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_16 = _T_1500 & intpriority_reg_inv_16; // @[el2_pic_ctl.scala 167:129] - wire _T_1502 = extintsrc_req_gw_17 & intenable_reg_17; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_16 = _T_1500 & intpriority_reg_inv_16; // @[el2_pic_ctl.scala 169:129] + wire _T_1502 = extintsrc_req_gw_17 & intenable_reg_17; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1504 = _T_1502 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_17 = _T_1504 & intpriority_reg_inv_17; // @[el2_pic_ctl.scala 167:129] - wire _T_1506 = extintsrc_req_gw_18 & intenable_reg_18; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_17 = _T_1504 & intpriority_reg_inv_17; // @[el2_pic_ctl.scala 169:129] + wire _T_1506 = extintsrc_req_gw_18 & intenable_reg_18; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1508 = _T_1506 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_18 = _T_1508 & intpriority_reg_inv_18; // @[el2_pic_ctl.scala 167:129] - wire _T_1510 = extintsrc_req_gw_19 & intenable_reg_19; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_18 = _T_1508 & intpriority_reg_inv_18; // @[el2_pic_ctl.scala 169:129] + wire _T_1510 = extintsrc_req_gw_19 & intenable_reg_19; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1512 = _T_1510 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_19 = _T_1512 & intpriority_reg_inv_19; // @[el2_pic_ctl.scala 167:129] - wire _T_1514 = extintsrc_req_gw_20 & intenable_reg_20; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_19 = _T_1512 & intpriority_reg_inv_19; // @[el2_pic_ctl.scala 169:129] + wire _T_1514 = extintsrc_req_gw_20 & intenable_reg_20; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1516 = _T_1514 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_20 = _T_1516 & intpriority_reg_inv_20; // @[el2_pic_ctl.scala 167:129] - wire _T_1518 = extintsrc_req_gw_21 & intenable_reg_21; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_20 = _T_1516 & intpriority_reg_inv_20; // @[el2_pic_ctl.scala 169:129] + wire _T_1518 = extintsrc_req_gw_21 & intenable_reg_21; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1520 = _T_1518 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_21 = _T_1520 & intpriority_reg_inv_21; // @[el2_pic_ctl.scala 167:129] - wire _T_1522 = extintsrc_req_gw_22 & intenable_reg_22; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_21 = _T_1520 & intpriority_reg_inv_21; // @[el2_pic_ctl.scala 169:129] + wire _T_1522 = extintsrc_req_gw_22 & intenable_reg_22; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1524 = _T_1522 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_22 = _T_1524 & intpriority_reg_inv_22; // @[el2_pic_ctl.scala 167:129] - wire _T_1526 = extintsrc_req_gw_23 & intenable_reg_23; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_22 = _T_1524 & intpriority_reg_inv_22; // @[el2_pic_ctl.scala 169:129] + wire _T_1526 = extintsrc_req_gw_23 & intenable_reg_23; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1528 = _T_1526 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_23 = _T_1528 & intpriority_reg_inv_23; // @[el2_pic_ctl.scala 167:129] - wire _T_1530 = extintsrc_req_gw_24 & intenable_reg_24; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_23 = _T_1528 & intpriority_reg_inv_23; // @[el2_pic_ctl.scala 169:129] + wire _T_1530 = extintsrc_req_gw_24 & intenable_reg_24; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1532 = _T_1530 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_24 = _T_1532 & intpriority_reg_inv_24; // @[el2_pic_ctl.scala 167:129] - wire _T_1534 = extintsrc_req_gw_25 & intenable_reg_25; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_24 = _T_1532 & intpriority_reg_inv_24; // @[el2_pic_ctl.scala 169:129] + wire _T_1534 = extintsrc_req_gw_25 & intenable_reg_25; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1536 = _T_1534 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_25 = _T_1536 & intpriority_reg_inv_25; // @[el2_pic_ctl.scala 167:129] - wire _T_1538 = extintsrc_req_gw_26 & intenable_reg_26; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_25 = _T_1536 & intpriority_reg_inv_25; // @[el2_pic_ctl.scala 169:129] + wire _T_1538 = extintsrc_req_gw_26 & intenable_reg_26; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1540 = _T_1538 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_26 = _T_1540 & intpriority_reg_inv_26; // @[el2_pic_ctl.scala 167:129] - wire _T_1542 = extintsrc_req_gw_27 & intenable_reg_27; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_26 = _T_1540 & intpriority_reg_inv_26; // @[el2_pic_ctl.scala 169:129] + wire _T_1542 = extintsrc_req_gw_27 & intenable_reg_27; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1544 = _T_1542 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_27 = _T_1544 & intpriority_reg_inv_27; // @[el2_pic_ctl.scala 167:129] - wire _T_1546 = extintsrc_req_gw_28 & intenable_reg_28; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_27 = _T_1544 & intpriority_reg_inv_27; // @[el2_pic_ctl.scala 169:129] + wire _T_1546 = extintsrc_req_gw_28 & intenable_reg_28; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1548 = _T_1546 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_28 = _T_1548 & intpriority_reg_inv_28; // @[el2_pic_ctl.scala 167:129] - wire _T_1550 = extintsrc_req_gw_29 & intenable_reg_29; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_28 = _T_1548 & intpriority_reg_inv_28; // @[el2_pic_ctl.scala 169:129] + wire _T_1550 = extintsrc_req_gw_29 & intenable_reg_29; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1552 = _T_1550 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_29 = _T_1552 & intpriority_reg_inv_29; // @[el2_pic_ctl.scala 167:129] - wire _T_1554 = extintsrc_req_gw_30 & intenable_reg_30; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_29 = _T_1552 & intpriority_reg_inv_29; // @[el2_pic_ctl.scala 169:129] + wire _T_1554 = extintsrc_req_gw_30 & intenable_reg_30; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1556 = _T_1554 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_30 = _T_1556 & intpriority_reg_inv_30; // @[el2_pic_ctl.scala 167:129] - wire _T_1558 = extintsrc_req_gw_31 & intenable_reg_31; // @[el2_pic_ctl.scala 167:109] + wire [3:0] intpend_w_prior_en_30 = _T_1556 & intpriority_reg_inv_30; // @[el2_pic_ctl.scala 169:129] + wire _T_1558 = extintsrc_req_gw_31 & intenable_reg_31; // @[el2_pic_ctl.scala 169:109] wire [3:0] _T_1560 = _T_1558 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] intpend_w_prior_en_31 = _T_1560 & intpriority_reg_inv_31; // @[el2_pic_ctl.scala 167:129] + wire [3:0] intpend_w_prior_en_31 = _T_1560 & intpriority_reg_inv_31; // @[el2_pic_ctl.scala 169:129] wire [7:0] _T_1564 = 8'hff; // @[Bitwise.scala 72:12] - wire [3:0] level_intpend_w_prior_en_0_0 = 4'h0; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1441 = intpend_w_prior_en_1; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_1 = intpend_w_prior_en_1; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1566 = intpriority_reg_0 < _T_1441; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_1 = 8'h1; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_1 = 8'h1; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_0 = 8'h0; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_0 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id = _T_1566 ? intpend_id_1 : intpend_id_0; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority = _T_1566 ? _T_1441 : intpriority_reg_0; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1445 = intpend_w_prior_en_2; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_2 = intpend_w_prior_en_2; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1449 = intpend_w_prior_en_3; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_3 = intpend_w_prior_en_3; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1568 = _T_1445 < _T_1449; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_3 = 8'h3; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_3 = 8'h3; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_2 = 8'h2; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_2 = 8'h2; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_1 = _T_1568 ? intpend_id_3 : intpend_id_2; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_1 = _T_1568 ? _T_1449 : _T_1445; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1453 = intpend_w_prior_en_4; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_4 = intpend_w_prior_en_4; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1457 = intpend_w_prior_en_5; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_5 = intpend_w_prior_en_5; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1570 = _T_1453 < _T_1457; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_5 = 8'h5; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_5 = 8'h5; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_4 = 8'h4; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_4 = 8'h4; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_2 = _T_1570 ? intpend_id_5 : intpend_id_4; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_2 = _T_1570 ? _T_1457 : _T_1453; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1461 = intpend_w_prior_en_6; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_6 = intpend_w_prior_en_6; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1465 = intpend_w_prior_en_7; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_7 = intpend_w_prior_en_7; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1572 = _T_1461 < _T_1465; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_7 = 8'h7; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_7 = 8'h7; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_6 = 8'h6; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_6 = 8'h6; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_3 = _T_1572 ? intpend_id_7 : intpend_id_6; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_3 = _T_1572 ? _T_1465 : _T_1461; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1469 = intpend_w_prior_en_8; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_8 = intpend_w_prior_en_8; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1473 = intpend_w_prior_en_9; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_9 = intpend_w_prior_en_9; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1574 = _T_1469 < _T_1473; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_9 = 8'h9; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_9 = 8'h9; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_8 = 8'h8; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_8 = 8'h8; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_4 = _T_1574 ? intpend_id_9 : intpend_id_8; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_4 = _T_1574 ? _T_1473 : _T_1469; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1477 = intpend_w_prior_en_10; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_10 = intpend_w_prior_en_10; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1481 = intpend_w_prior_en_11; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_11 = intpend_w_prior_en_11; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1576 = _T_1477 < _T_1481; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_11 = 8'hb; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_11 = 8'hb; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_10 = 8'ha; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_10 = 8'ha; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_5 = _T_1576 ? intpend_id_11 : intpend_id_10; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_5 = _T_1576 ? _T_1481 : _T_1477; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1485 = intpend_w_prior_en_12; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_12 = intpend_w_prior_en_12; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1489 = intpend_w_prior_en_13; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_13 = intpend_w_prior_en_13; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1578 = _T_1485 < _T_1489; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_13 = 8'hd; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_13 = 8'hd; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_12 = 8'hc; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_12 = 8'hc; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_6 = _T_1578 ? intpend_id_13 : intpend_id_12; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_6 = _T_1578 ? _T_1489 : _T_1485; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1493 = intpend_w_prior_en_14; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_14 = intpend_w_prior_en_14; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1497 = intpend_w_prior_en_15; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_15 = intpend_w_prior_en_15; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1580 = _T_1493 < _T_1497; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_15 = 8'hf; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_15 = 8'hf; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_14 = 8'he; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_14 = 8'he; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_7 = _T_1580 ? intpend_id_15 : intpend_id_14; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_7 = _T_1580 ? _T_1497 : _T_1493; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1501 = intpend_w_prior_en_16; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_16 = intpend_w_prior_en_16; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1505 = intpend_w_prior_en_17; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_17 = intpend_w_prior_en_17; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1582 = _T_1501 < _T_1505; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_17 = 8'h11; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_17 = 8'h11; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_16 = 8'h10; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_16 = 8'h10; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_8 = _T_1582 ? intpend_id_17 : intpend_id_16; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_8 = _T_1582 ? _T_1505 : _T_1501; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1509 = intpend_w_prior_en_18; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_18 = intpend_w_prior_en_18; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1513 = intpend_w_prior_en_19; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_19 = intpend_w_prior_en_19; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1584 = _T_1509 < _T_1513; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_19 = 8'h13; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_19 = 8'h13; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_18 = 8'h12; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_18 = 8'h12; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_9 = _T_1584 ? intpend_id_19 : intpend_id_18; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_9 = _T_1584 ? _T_1513 : _T_1509; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1517 = intpend_w_prior_en_20; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_20 = intpend_w_prior_en_20; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1521 = intpend_w_prior_en_21; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_21 = intpend_w_prior_en_21; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1586 = _T_1517 < _T_1521; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_21 = 8'h15; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_21 = 8'h15; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_20 = 8'h14; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_20 = 8'h14; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_10 = _T_1586 ? intpend_id_21 : intpend_id_20; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_10 = _T_1586 ? _T_1521 : _T_1517; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1525 = intpend_w_prior_en_22; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_22 = intpend_w_prior_en_22; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1529 = intpend_w_prior_en_23; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_23 = intpend_w_prior_en_23; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1588 = _T_1525 < _T_1529; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_23 = 8'h17; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_23 = 8'h17; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_22 = 8'h16; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_22 = 8'h16; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_11 = _T_1588 ? intpend_id_23 : intpend_id_22; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_11 = _T_1588 ? _T_1529 : _T_1525; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1533 = intpend_w_prior_en_24; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_24 = intpend_w_prior_en_24; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1537 = intpend_w_prior_en_25; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_25 = intpend_w_prior_en_25; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1590 = _T_1533 < _T_1537; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_25 = 8'h19; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_25 = 8'h19; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_24 = 8'h18; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_24 = 8'h18; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_12 = _T_1590 ? intpend_id_25 : intpend_id_24; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_12 = _T_1590 ? _T_1537 : _T_1533; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1541 = intpend_w_prior_en_26; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_26 = intpend_w_prior_en_26; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1545 = intpend_w_prior_en_27; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_27 = intpend_w_prior_en_27; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1592 = _T_1541 < _T_1545; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_27 = 8'h1b; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_27 = 8'h1b; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_26 = 8'h1a; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_26 = 8'h1a; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_13 = _T_1592 ? intpend_id_27 : intpend_id_26; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_13 = _T_1592 ? _T_1545 : _T_1541; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1549 = intpend_w_prior_en_28; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_28 = intpend_w_prior_en_28; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1553 = intpend_w_prior_en_29; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_29 = intpend_w_prior_en_29; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1594 = _T_1549 < _T_1553; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_29 = 8'h1d; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_29 = 8'h1d; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_28 = 8'h1c; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_28 = 8'h1c; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_14 = _T_1594 ? intpend_id_29 : intpend_id_28; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_14 = _T_1594 ? _T_1553 : _T_1549; // @[el2_pic_ctl.scala 33:49] - wire [3:0] _T_1557 = intpend_w_prior_en_30; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_30 = intpend_w_prior_en_30; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] _T_1561 = intpend_w_prior_en_31; // @[el2_pic_ctl.scala 76:42 el2_pic_ctl.scala 167:63] - wire [3:0] level_intpend_w_prior_en_0_31 = intpend_w_prior_en_31; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1596 = _T_1557 < _T_1561; // @[el2_pic_ctl.scala 33:20] - wire [7:0] intpend_id_31 = 8'h1f; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_31 = 8'h1f; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] intpend_id_30 = 8'h1e; // @[el2_pic_ctl.scala 77:42 el2_pic_ctl.scala 168:55] - wire [7:0] level_intpend_id_0_30 = 8'h1e; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_15 = _T_1596 ? intpend_id_31 : intpend_id_30; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_15 = _T_1596 ? _T_1561 : _T_1557; // @[el2_pic_ctl.scala 33:49] - wire [3:0] level_intpend_w_prior_en_0_32 = 4'h0; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire [3:0] level_intpend_w_prior_en_0_33 = 4'h0; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 226:33] - wire _T_1598 = intpriority_reg_0 < intpriority_reg_0; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_0_33 = 8'hff; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] level_intpend_id_0_32 = 8'hff; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 227:33] - wire [7:0] out_id_16 = _T_1598 ? _T_1564 : _T_1564; // @[el2_pic_ctl.scala 33:9] - wire _T_1600 = out_priority < out_priority_1; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_1 = out_id_1; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_0 = out_id; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_17 = _T_1600 ? level_intpend_id_1_1 : level_intpend_id_1_0; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_17 = _T_1600 ? out_priority_1 : out_priority; // @[el2_pic_ctl.scala 33:49] - wire _T_1602 = out_priority_2 < out_priority_3; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_3 = out_id_3; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_2 = out_id_2; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_18 = _T_1602 ? level_intpend_id_1_3 : level_intpend_id_1_2; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_18 = _T_1602 ? out_priority_3 : out_priority_2; // @[el2_pic_ctl.scala 33:49] - wire _T_1604 = out_priority_4 < out_priority_5; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_5 = out_id_5; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_4 = out_id_4; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_19 = _T_1604 ? level_intpend_id_1_5 : level_intpend_id_1_4; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_19 = _T_1604 ? out_priority_5 : out_priority_4; // @[el2_pic_ctl.scala 33:49] - wire _T_1606 = out_priority_6 < out_priority_7; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_7 = out_id_7; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_6 = out_id_6; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_20 = _T_1606 ? level_intpend_id_1_7 : level_intpend_id_1_6; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_20 = _T_1606 ? out_priority_7 : out_priority_6; // @[el2_pic_ctl.scala 33:49] - wire _T_1608 = out_priority_8 < out_priority_9; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_9 = out_id_9; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_8 = out_id_8; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_21 = _T_1608 ? level_intpend_id_1_9 : level_intpend_id_1_8; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_21 = _T_1608 ? out_priority_9 : out_priority_8; // @[el2_pic_ctl.scala 33:49] - wire _T_1610 = out_priority_10 < out_priority_11; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_11 = out_id_11; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_10 = out_id_10; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_22 = _T_1610 ? level_intpend_id_1_11 : level_intpend_id_1_10; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_22 = _T_1610 ? out_priority_11 : out_priority_10; // @[el2_pic_ctl.scala 33:49] - wire _T_1612 = out_priority_12 < out_priority_13; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_13 = out_id_13; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_12 = out_id_12; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_23 = _T_1612 ? level_intpend_id_1_13 : level_intpend_id_1_12; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_23 = _T_1612 ? out_priority_13 : out_priority_12; // @[el2_pic_ctl.scala 33:49] - wire _T_1614 = out_priority_14 < out_priority_15; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_1_15 = out_id_15; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_14 = out_id_14; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_24 = _T_1614 ? level_intpend_id_1_15 : level_intpend_id_1_14; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_24 = _T_1614 ? out_priority_15 : out_priority_14; // @[el2_pic_ctl.scala 33:49] - wire [7:0] level_intpend_id_1_17 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 235:46] - wire [7:0] level_intpend_id_1_16 = out_id_16; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_25 = level_intpend_id_1_16; // @[el2_pic_ctl.scala 33:9] - wire _T_1618 = out_priority_17 < out_priority_18; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_2_1 = out_id_18; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_2_0 = out_id_17; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_26 = _T_1618 ? level_intpend_id_2_1 : level_intpend_id_2_0; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_26 = _T_1618 ? out_priority_18 : out_priority_17; // @[el2_pic_ctl.scala 33:49] - wire _T_1620 = out_priority_19 < out_priority_20; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_2_3 = out_id_20; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_2_2 = out_id_19; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_27 = _T_1620 ? level_intpend_id_2_3 : level_intpend_id_2_2; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_27 = _T_1620 ? out_priority_20 : out_priority_19; // @[el2_pic_ctl.scala 33:49] - wire _T_1622 = out_priority_21 < out_priority_22; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_2_5 = out_id_22; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_2_4 = out_id_21; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_28 = _T_1622 ? level_intpend_id_2_5 : level_intpend_id_2_4; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_28 = _T_1622 ? out_priority_22 : out_priority_21; // @[el2_pic_ctl.scala 33:49] - wire _T_1624 = out_priority_23 < out_priority_24; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_2_7 = out_id_24; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_2_6 = out_id_23; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_29 = _T_1624 ? level_intpend_id_2_7 : level_intpend_id_2_6; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_29 = _T_1624 ? out_priority_24 : out_priority_23; // @[el2_pic_ctl.scala 33:49] - wire [7:0] level_intpend_id_2_9 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 235:46] - wire [7:0] level_intpend_id_2_8 = level_intpend_id_1_16; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_30 = out_id_25; // @[el2_pic_ctl.scala 33:9] - wire _T_1628 = out_priority_26 < out_priority_27; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_3_1 = out_id_27; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_3_0 = out_id_26; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_31 = _T_1628 ? level_intpend_id_3_1 : level_intpend_id_3_0; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_31 = _T_1628 ? out_priority_27 : out_priority_26; // @[el2_pic_ctl.scala 33:49] - wire _T_1630 = out_priority_28 < out_priority_29; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_3_3 = out_id_29; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_3_2 = out_id_28; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_32 = _T_1630 ? level_intpend_id_3_3 : level_intpend_id_3_2; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_32 = _T_1630 ? out_priority_29 : out_priority_28; // @[el2_pic_ctl.scala 33:49] - wire [7:0] level_intpend_id_3_5 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 235:46] - wire [7:0] level_intpend_id_3_4 = out_id_25; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_33 = out_id_30; // @[el2_pic_ctl.scala 33:9] - wire _T_1634 = out_priority_31 < out_priority_32; // @[el2_pic_ctl.scala 33:20] - wire [7:0] level_intpend_id_4_1 = out_id_32; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_4_0 = out_id_31; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] out_id_34 = _T_1634 ? level_intpend_id_4_1 : level_intpend_id_4_0; // @[el2_pic_ctl.scala 33:9] - wire [3:0] out_priority_34 = _T_1634 ? out_priority_32 : out_priority_31; // @[el2_pic_ctl.scala 33:49] - wire [7:0] level_intpend_id_4_3 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 235:46] - wire [7:0] level_intpend_id_4_2 = out_id_30; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire config_reg_we = waddr_config_pic_match & picm_wren_ff; // @[el2_pic_ctl.scala 255:47] - wire config_reg_re = raddr_config_pic_match & picm_rden_ff; // @[el2_pic_ctl.scala 256:47] - wire [3:0] level_intpend_w_prior_en_5_0 = out_priority_34; // @[el2_pic_ctl.scala 219:40 el2_pic_ctl.scala 223:38 el2_pic_ctl.scala 239:43] - wire [3:0] selected_int_priority = out_priority_34; // @[el2_pic_ctl.scala 243:29] - wire [3:0] _T_1641 = ~level_intpend_w_prior_en_5_0; // @[el2_pic_ctl.scala 267:38] - wire [3:0] pl_in_q = config_reg ? _T_1641 : level_intpend_w_prior_en_5_0; // @[el2_pic_ctl.scala 267:20] - reg [7:0] _T_1642; // @[el2_pic_ctl.scala 268:47] - reg [3:0] _T_1643; // @[el2_pic_ctl.scala 269:42] - wire [3:0] _T_1645 = ~io_meipt; // @[el2_pic_ctl.scala 270:40] - wire [3:0] meipt_inv = config_reg ? _T_1645 : io_meipt; // @[el2_pic_ctl.scala 270:22] - wire [3:0] _T_1647 = ~io_meicurpl; // @[el2_pic_ctl.scala 271:43] - wire [3:0] meicurpl_inv = config_reg ? _T_1647 : io_meicurpl; // @[el2_pic_ctl.scala 271:25] - wire _T_1648 = level_intpend_w_prior_en_5_0 > meipt_inv; // @[el2_pic_ctl.scala 272:47] - wire _T_1649 = level_intpend_w_prior_en_5_0 > meicurpl_inv; // @[el2_pic_ctl.scala 272:86] - reg _T_1650; // @[el2_pic_ctl.scala 273:50] - wire [3:0] maxint = config_reg ? 4'h0 : 4'hf; // @[el2_pic_ctl.scala 274:19] - reg _T_1652; // @[el2_pic_ctl.scala 276:48] - wire intpend_reg_read = addr_intpend_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 282:60] + wire [3:0] level_intpend_w_prior_en_0_0 = 4'h0; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1441 = intpend_w_prior_en_1; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_1 = intpend_w_prior_en_1; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1566 = intpriority_reg_0 < _T_1441; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_1 = 8'h1; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_1 = 8'h1; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_0 = 8'h0; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_0 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id = _T_1566 ? intpend_id_1 : intpend_id_0; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority = _T_1566 ? _T_1441 : intpriority_reg_0; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1445 = intpend_w_prior_en_2; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_2 = intpend_w_prior_en_2; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1449 = intpend_w_prior_en_3; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_3 = intpend_w_prior_en_3; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1568 = _T_1445 < _T_1449; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_3 = 8'h3; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_3 = 8'h3; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_2 = 8'h2; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_2 = 8'h2; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_1 = _T_1568 ? intpend_id_3 : intpend_id_2; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_1 = _T_1568 ? _T_1449 : _T_1445; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1453 = intpend_w_prior_en_4; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_4 = intpend_w_prior_en_4; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1457 = intpend_w_prior_en_5; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_5 = intpend_w_prior_en_5; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1570 = _T_1453 < _T_1457; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_5 = 8'h5; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_5 = 8'h5; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_4 = 8'h4; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_4 = 8'h4; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_2 = _T_1570 ? intpend_id_5 : intpend_id_4; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_2 = _T_1570 ? _T_1457 : _T_1453; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1461 = intpend_w_prior_en_6; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_6 = intpend_w_prior_en_6; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1465 = intpend_w_prior_en_7; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_7 = intpend_w_prior_en_7; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1572 = _T_1461 < _T_1465; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_7 = 8'h7; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_7 = 8'h7; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_6 = 8'h6; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_6 = 8'h6; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_3 = _T_1572 ? intpend_id_7 : intpend_id_6; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_3 = _T_1572 ? _T_1465 : _T_1461; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1469 = intpend_w_prior_en_8; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_8 = intpend_w_prior_en_8; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1473 = intpend_w_prior_en_9; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_9 = intpend_w_prior_en_9; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1574 = _T_1469 < _T_1473; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_9 = 8'h9; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_9 = 8'h9; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_8 = 8'h8; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_8 = 8'h8; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_4 = _T_1574 ? intpend_id_9 : intpend_id_8; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_4 = _T_1574 ? _T_1473 : _T_1469; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1477 = intpend_w_prior_en_10; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_10 = intpend_w_prior_en_10; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1481 = intpend_w_prior_en_11; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_11 = intpend_w_prior_en_11; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1576 = _T_1477 < _T_1481; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_11 = 8'hb; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_11 = 8'hb; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_10 = 8'ha; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_10 = 8'ha; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_5 = _T_1576 ? intpend_id_11 : intpend_id_10; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_5 = _T_1576 ? _T_1481 : _T_1477; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1485 = intpend_w_prior_en_12; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_12 = intpend_w_prior_en_12; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1489 = intpend_w_prior_en_13; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_13 = intpend_w_prior_en_13; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1578 = _T_1485 < _T_1489; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_13 = 8'hd; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_13 = 8'hd; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_12 = 8'hc; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_12 = 8'hc; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_6 = _T_1578 ? intpend_id_13 : intpend_id_12; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_6 = _T_1578 ? _T_1489 : _T_1485; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1493 = intpend_w_prior_en_14; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_14 = intpend_w_prior_en_14; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1497 = intpend_w_prior_en_15; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_15 = intpend_w_prior_en_15; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1580 = _T_1493 < _T_1497; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_15 = 8'hf; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_15 = 8'hf; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_14 = 8'he; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_14 = 8'he; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_7 = _T_1580 ? intpend_id_15 : intpend_id_14; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_7 = _T_1580 ? _T_1497 : _T_1493; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1501 = intpend_w_prior_en_16; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_16 = intpend_w_prior_en_16; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1505 = intpend_w_prior_en_17; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_17 = intpend_w_prior_en_17; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1582 = _T_1501 < _T_1505; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_17 = 8'h11; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_17 = 8'h11; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_16 = 8'h10; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_16 = 8'h10; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_8 = _T_1582 ? intpend_id_17 : intpend_id_16; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_8 = _T_1582 ? _T_1505 : _T_1501; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1509 = intpend_w_prior_en_18; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_18 = intpend_w_prior_en_18; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1513 = intpend_w_prior_en_19; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_19 = intpend_w_prior_en_19; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1584 = _T_1509 < _T_1513; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_19 = 8'h13; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_19 = 8'h13; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_18 = 8'h12; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_18 = 8'h12; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_9 = _T_1584 ? intpend_id_19 : intpend_id_18; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_9 = _T_1584 ? _T_1513 : _T_1509; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1517 = intpend_w_prior_en_20; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_20 = intpend_w_prior_en_20; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1521 = intpend_w_prior_en_21; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_21 = intpend_w_prior_en_21; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1586 = _T_1517 < _T_1521; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_21 = 8'h15; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_21 = 8'h15; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_20 = 8'h14; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_20 = 8'h14; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_10 = _T_1586 ? intpend_id_21 : intpend_id_20; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_10 = _T_1586 ? _T_1521 : _T_1517; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1525 = intpend_w_prior_en_22; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_22 = intpend_w_prior_en_22; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1529 = intpend_w_prior_en_23; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_23 = intpend_w_prior_en_23; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1588 = _T_1525 < _T_1529; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_23 = 8'h17; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_23 = 8'h17; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_22 = 8'h16; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_22 = 8'h16; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_11 = _T_1588 ? intpend_id_23 : intpend_id_22; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_11 = _T_1588 ? _T_1529 : _T_1525; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1533 = intpend_w_prior_en_24; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_24 = intpend_w_prior_en_24; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1537 = intpend_w_prior_en_25; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_25 = intpend_w_prior_en_25; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1590 = _T_1533 < _T_1537; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_25 = 8'h19; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_25 = 8'h19; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_24 = 8'h18; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_24 = 8'h18; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_12 = _T_1590 ? intpend_id_25 : intpend_id_24; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_12 = _T_1590 ? _T_1537 : _T_1533; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1541 = intpend_w_prior_en_26; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_26 = intpend_w_prior_en_26; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1545 = intpend_w_prior_en_27; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_27 = intpend_w_prior_en_27; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1592 = _T_1541 < _T_1545; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_27 = 8'h1b; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_27 = 8'h1b; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_26 = 8'h1a; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_26 = 8'h1a; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_13 = _T_1592 ? intpend_id_27 : intpend_id_26; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_13 = _T_1592 ? _T_1545 : _T_1541; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1549 = intpend_w_prior_en_28; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_28 = intpend_w_prior_en_28; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1553 = intpend_w_prior_en_29; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_29 = intpend_w_prior_en_29; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1594 = _T_1549 < _T_1553; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_29 = 8'h1d; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_29 = 8'h1d; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_28 = 8'h1c; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_28 = 8'h1c; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_14 = _T_1594 ? intpend_id_29 : intpend_id_28; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_14 = _T_1594 ? _T_1553 : _T_1549; // @[el2_pic_ctl.scala 35:49] + wire [3:0] _T_1557 = intpend_w_prior_en_30; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_30 = intpend_w_prior_en_30; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] _T_1561 = intpend_w_prior_en_31; // @[el2_pic_ctl.scala 78:42 el2_pic_ctl.scala 169:63] + wire [3:0] level_intpend_w_prior_en_0_31 = intpend_w_prior_en_31; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1596 = _T_1557 < _T_1561; // @[el2_pic_ctl.scala 35:20] + wire [7:0] intpend_id_31 = 8'h1f; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_31 = 8'h1f; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] intpend_id_30 = 8'h1e; // @[el2_pic_ctl.scala 79:42 el2_pic_ctl.scala 170:55] + wire [7:0] level_intpend_id_0_30 = 8'h1e; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_15 = _T_1596 ? intpend_id_31 : intpend_id_30; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_15 = _T_1596 ? _T_1561 : _T_1557; // @[el2_pic_ctl.scala 35:49] + wire [3:0] level_intpend_w_prior_en_0_32 = 4'h0; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire [3:0] level_intpend_w_prior_en_0_33 = 4'h0; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 228:33] + wire _T_1598 = intpriority_reg_0 < intpriority_reg_0; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_0_33 = 8'hff; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] level_intpend_id_0_32 = 8'hff; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 229:33] + wire [7:0] out_id_16 = _T_1598 ? _T_1564 : _T_1564; // @[el2_pic_ctl.scala 35:9] + wire _T_1600 = out_priority < out_priority_1; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_1 = out_id_1; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_0 = out_id; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_17 = _T_1600 ? level_intpend_id_1_1 : level_intpend_id_1_0; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_17 = _T_1600 ? out_priority_1 : out_priority; // @[el2_pic_ctl.scala 35:49] + wire _T_1602 = out_priority_2 < out_priority_3; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_3 = out_id_3; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_2 = out_id_2; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_18 = _T_1602 ? level_intpend_id_1_3 : level_intpend_id_1_2; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_18 = _T_1602 ? out_priority_3 : out_priority_2; // @[el2_pic_ctl.scala 35:49] + wire _T_1604 = out_priority_4 < out_priority_5; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_5 = out_id_5; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_4 = out_id_4; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_19 = _T_1604 ? level_intpend_id_1_5 : level_intpend_id_1_4; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_19 = _T_1604 ? out_priority_5 : out_priority_4; // @[el2_pic_ctl.scala 35:49] + wire _T_1606 = out_priority_6 < out_priority_7; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_7 = out_id_7; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_6 = out_id_6; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_20 = _T_1606 ? level_intpend_id_1_7 : level_intpend_id_1_6; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_20 = _T_1606 ? out_priority_7 : out_priority_6; // @[el2_pic_ctl.scala 35:49] + wire _T_1608 = out_priority_8 < out_priority_9; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_9 = out_id_9; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_8 = out_id_8; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_21 = _T_1608 ? level_intpend_id_1_9 : level_intpend_id_1_8; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_21 = _T_1608 ? out_priority_9 : out_priority_8; // @[el2_pic_ctl.scala 35:49] + wire _T_1610 = out_priority_10 < out_priority_11; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_11 = out_id_11; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_10 = out_id_10; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_22 = _T_1610 ? level_intpend_id_1_11 : level_intpend_id_1_10; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_22 = _T_1610 ? out_priority_11 : out_priority_10; // @[el2_pic_ctl.scala 35:49] + wire _T_1612 = out_priority_12 < out_priority_13; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_13 = out_id_13; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_12 = out_id_12; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_23 = _T_1612 ? level_intpend_id_1_13 : level_intpend_id_1_12; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_23 = _T_1612 ? out_priority_13 : out_priority_12; // @[el2_pic_ctl.scala 35:49] + wire _T_1614 = out_priority_14 < out_priority_15; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_1_15 = out_id_15; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_14 = out_id_14; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_24 = _T_1614 ? level_intpend_id_1_15 : level_intpend_id_1_14; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_24 = _T_1614 ? out_priority_15 : out_priority_14; // @[el2_pic_ctl.scala 35:49] + wire [7:0] level_intpend_id_1_17 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 237:46] + wire [7:0] level_intpend_id_1_16 = out_id_16; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_25 = level_intpend_id_1_16; // @[el2_pic_ctl.scala 35:9] + wire _T_1618 = out_priority_17 < out_priority_18; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_2_1 = out_id_18; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_2_0 = out_id_17; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_26 = _T_1618 ? level_intpend_id_2_1 : level_intpend_id_2_0; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_26 = _T_1618 ? out_priority_18 : out_priority_17; // @[el2_pic_ctl.scala 35:49] + wire _T_1620 = out_priority_19 < out_priority_20; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_2_3 = out_id_20; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_2_2 = out_id_19; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_27 = _T_1620 ? level_intpend_id_2_3 : level_intpend_id_2_2; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_27 = _T_1620 ? out_priority_20 : out_priority_19; // @[el2_pic_ctl.scala 35:49] + wire _T_1622 = out_priority_21 < out_priority_22; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_2_5 = out_id_22; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_2_4 = out_id_21; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_28 = _T_1622 ? level_intpend_id_2_5 : level_intpend_id_2_4; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_28 = _T_1622 ? out_priority_22 : out_priority_21; // @[el2_pic_ctl.scala 35:49] + wire _T_1624 = out_priority_23 < out_priority_24; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_2_7 = out_id_24; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_2_6 = out_id_23; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_29 = _T_1624 ? level_intpend_id_2_7 : level_intpend_id_2_6; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_29 = _T_1624 ? out_priority_24 : out_priority_23; // @[el2_pic_ctl.scala 35:49] + wire [7:0] level_intpend_id_2_9 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 237:46] + wire [7:0] level_intpend_id_2_8 = level_intpend_id_1_16; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_30 = out_id_25; // @[el2_pic_ctl.scala 35:9] + wire _T_1628 = out_priority_26 < out_priority_27; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_3_1 = out_id_27; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_3_0 = out_id_26; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_31 = _T_1628 ? level_intpend_id_3_1 : level_intpend_id_3_0; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_31 = _T_1628 ? out_priority_27 : out_priority_26; // @[el2_pic_ctl.scala 35:49] + wire _T_1630 = out_priority_28 < out_priority_29; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_3_3 = out_id_29; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_3_2 = out_id_28; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_32 = _T_1630 ? level_intpend_id_3_3 : level_intpend_id_3_2; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_32 = _T_1630 ? out_priority_29 : out_priority_28; // @[el2_pic_ctl.scala 35:49] + wire [7:0] level_intpend_id_3_5 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 237:46] + wire [7:0] level_intpend_id_3_4 = out_id_25; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_33 = out_id_30; // @[el2_pic_ctl.scala 35:9] + wire _T_1634 = out_priority_31 < out_priority_32; // @[el2_pic_ctl.scala 35:20] + wire [7:0] level_intpend_id_4_1 = out_id_32; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_4_0 = out_id_31; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] out_id_34 = _T_1634 ? level_intpend_id_4_1 : level_intpend_id_4_0; // @[el2_pic_ctl.scala 35:9] + wire [3:0] out_priority_34 = _T_1634 ? out_priority_32 : out_priority_31; // @[el2_pic_ctl.scala 35:49] + wire [7:0] level_intpend_id_4_3 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 237:46] + wire [7:0] level_intpend_id_4_2 = out_id_30; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire config_reg_we = waddr_config_pic_match & picm_wren_ff; // @[el2_pic_ctl.scala 257:47] + wire config_reg_re = raddr_config_pic_match & picm_rden_ff; // @[el2_pic_ctl.scala 258:47] + wire [3:0] level_intpend_w_prior_en_5_0 = out_priority_34; // @[el2_pic_ctl.scala 221:40 el2_pic_ctl.scala 225:38 el2_pic_ctl.scala 241:43] + wire [3:0] selected_int_priority = out_priority_34; // @[el2_pic_ctl.scala 245:29] + wire [3:0] _T_1641 = ~level_intpend_w_prior_en_5_0; // @[el2_pic_ctl.scala 269:38] + wire [3:0] pl_in_q = config_reg ? _T_1641 : level_intpend_w_prior_en_5_0; // @[el2_pic_ctl.scala 269:20] + reg [7:0] _T_1642; // @[el2_pic_ctl.scala 270:47] + reg [3:0] _T_1643; // @[el2_pic_ctl.scala 271:42] + wire [3:0] _T_1645 = ~io_meipt; // @[el2_pic_ctl.scala 272:40] + wire [3:0] meipt_inv = config_reg ? _T_1645 : io_meipt; // @[el2_pic_ctl.scala 272:22] + wire [3:0] _T_1647 = ~io_meicurpl; // @[el2_pic_ctl.scala 273:43] + wire [3:0] meicurpl_inv = config_reg ? _T_1647 : io_meicurpl; // @[el2_pic_ctl.scala 273:25] + wire _T_1648 = level_intpend_w_prior_en_5_0 > meipt_inv; // @[el2_pic_ctl.scala 274:47] + wire _T_1649 = level_intpend_w_prior_en_5_0 > meicurpl_inv; // @[el2_pic_ctl.scala 274:86] + reg _T_1650; // @[el2_pic_ctl.scala 275:50] + wire [3:0] maxint = config_reg ? 4'h0 : 4'hf; // @[el2_pic_ctl.scala 276:19] + reg _T_1652; // @[el2_pic_ctl.scala 278:48] + wire intpend_reg_read = addr_intpend_base_match & picm_rden_ff; // @[el2_pic_ctl.scala 284:60] wire [9:0] _T_1662 = {extintsrc_req_gw_31,extintsrc_req_gw_30,extintsrc_req_gw_29,extintsrc_req_gw_28,extintsrc_req_gw_27,extintsrc_req_gw_26,extintsrc_req_gw_25,extintsrc_req_gw_24,extintsrc_req_gw_23,extintsrc_req_gw_22}; // @[Cat.scala 29:58] wire [18:0] _T_1671 = {_T_1662,extintsrc_req_gw_21,extintsrc_req_gw_20,extintsrc_req_gw_19,extintsrc_req_gw_18,extintsrc_req_gw_17,extintsrc_req_gw_16,extintsrc_req_gw_15,extintsrc_req_gw_14,extintsrc_req_gw_13}; // @[Cat.scala 29:58] wire [27:0] _T_1680 = {_T_1671,extintsrc_req_gw_12,extintsrc_req_gw_11,extintsrc_req_gw_10,extintsrc_req_gw_9,extintsrc_req_gw_8,extintsrc_req_gw_7,extintsrc_req_gw_6,extintsrc_req_gw_5,extintsrc_req_gw_4}; // @[Cat.scala 29:58] wire [63:0] intpend_reg_extended = {32'h0,_T_1680,extintsrc_req_gw_3,extintsrc_req_gw_2,extintsrc_req_gw_1,1'h0}; // @[Cat.scala 29:58] - wire [3:0] _GEN_220 = {{3'd0}, intpend_reg_read}; // @[el2_pic_ctl.scala 290:83] - wire [3:0] _T_1687 = _GEN_220 & picm_raddr_ff[5:2]; // @[el2_pic_ctl.scala 290:83] - wire _T_1688 = _T_1687 == 4'h0; // @[el2_pic_ctl.scala 290:105] + wire [3:0] _GEN_220 = {{3'd0}, intpend_reg_read}; // @[el2_pic_ctl.scala 292:83] + wire [3:0] _T_1687 = _GEN_220 & picm_raddr_ff[5:2]; // @[el2_pic_ctl.scala 292:83] + wire _T_1688 = _T_1687 == 4'h0; // @[el2_pic_ctl.scala 292:105] wire [31:0] _T_1690 = _T_1688 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] intpend_rd_part_out_0 = _T_1690 & intpend_reg_extended[31:0]; // @[el2_pic_ctl.scala 290:119] - wire _T_1695 = _T_1687 == 4'h1; // @[el2_pic_ctl.scala 290:105] + wire [31:0] intpend_rd_part_out_0 = _T_1690 & intpend_reg_extended[31:0]; // @[el2_pic_ctl.scala 292:119] + wire _T_1695 = _T_1687 == 4'h1; // @[el2_pic_ctl.scala 292:105] wire [31:0] _T_1697 = _T_1695 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] intpend_rd_part_out_1 = _T_1697 & intpend_reg_extended[63:32]; // @[el2_pic_ctl.scala 290:119] - wire [31:0] intpend_rd_out = intpend_rd_part_out_0 | intpend_rd_part_out_1; // @[el2_pic_ctl.scala 291:89] - wire intenable_rd_out = intenable_reg_re_31 & intenable_reg_31; // @[el2_pic_ctl.scala 292:76] + wire [31:0] intpend_rd_part_out_1 = _T_1697 & intpend_reg_extended[63:32]; // @[el2_pic_ctl.scala 292:119] + wire [31:0] intpend_rd_out = intpend_rd_part_out_0 | intpend_rd_part_out_1; // @[el2_pic_ctl.scala 293:89] + wire intenable_rd_out = intenable_reg_re_31 & intenable_reg_31; // @[el2_pic_ctl.scala 294:76] wire [3:0] _T_1763 = intpriority_reg_re_31 ? intpriority_reg_31 : 4'h0; // @[Mux.scala 98:16] wire [3:0] _T_1764 = intpriority_reg_re_30 ? intpriority_reg_30 : _T_1763; // @[Mux.scala 98:16] wire [3:0] _T_1765 = intpriority_reg_re_29 ? intpriority_reg_29 : _T_1764; // @[Mux.scala 98:16] @@ -1477,7 +1477,7 @@ module el2_pic_ctrl( wire [31:0] _T_1862 = {31'h0,intenable_rd_out}; // @[Cat.scala 29:58] wire [31:0] _T_1865 = {30'h0,gw_config_rd_out}; // @[Cat.scala 29:58] wire [31:0] _T_1868 = {31'h0,config_reg}; // @[Cat.scala 29:58] - wire [14:0] address = picm_raddr_ff[14:0]; // @[el2_pic_ctl.scala 312:30] + wire [14:0] address = picm_raddr_ff[14:0]; // @[el2_pic_ctl.scala 314:30] wire _T_1908 = 15'h3000 == address; // @[Conditional.scala 37:30] wire _T_1909 = 15'h4004 == address; // @[Conditional.scala 37:30] wire _T_1910 = 15'h4008 == address; // @[Conditional.scala 37:30] @@ -1666,9 +1666,9 @@ module el2_pic_ctrl( wire [3:0] _GEN_217 = _T_1910 ? 4'h8 : _GEN_216; // @[Conditional.scala 39:67] wire [3:0] _GEN_218 = _T_1909 ? 4'h8 : _GEN_217; // @[Conditional.scala 39:67] wire [3:0] mask = _T_1908 ? 4'h4 : _GEN_218; // @[Conditional.scala 40:58] - wire _T_1870 = picm_mken_ff & mask[3]; // @[el2_pic_ctl.scala 305:19] - wire _T_1875 = picm_mken_ff & mask[2]; // @[el2_pic_ctl.scala 306:19] - wire _T_1880 = picm_mken_ff & mask[1]; // @[el2_pic_ctl.scala 307:19] + wire _T_1870 = picm_mken_ff & mask[3]; // @[el2_pic_ctl.scala 307:19] + wire _T_1875 = picm_mken_ff & mask[2]; // @[el2_pic_ctl.scala 308:19] + wire _T_1880 = picm_mken_ff & mask[1]; // @[el2_pic_ctl.scala 309:19] wire [31:0] _T_1888 = intpend_reg_read ? intpend_rd_out : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1889 = _T_21 ? _T_1859 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1890 = _T_24 ? _T_1862 : 32'h0; // @[Mux.scala 27:72] @@ -1684,138 +1684,138 @@ module el2_pic_ctrl( wire [31:0] _T_1901 = _T_1900 | _T_1893; // @[Mux.scala 27:72] wire [31:0] _T_1902 = _T_1901 | _T_1894; // @[Mux.scala 27:72] wire [31:0] picm_rd_data_in = _T_1902 | _T_1895; // @[Mux.scala 27:72] - wire [7:0] level_intpend_id_5_0 = out_id_34; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_1_18 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_19 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_20 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_21 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_22 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_23 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_24 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_25 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_26 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_27 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_28 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_29 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_30 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_31 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_32 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_1_33 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_10 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_11 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_12 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_13 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_14 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_15 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_16 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_17 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_18 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_19 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_20 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_21 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_22 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_23 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_24 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_25 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_26 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_27 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_28 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_29 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_30 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_31 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_32 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_2_33 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_6 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_7 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_8 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_9 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_10 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_11 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_12 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_13 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_14 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_15 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_16 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_17 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_18 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_19 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_20 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_21 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_22 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_23 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_24 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_25 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_26 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_27 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_28 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_29 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_30 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_31 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_32 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_3_33 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_4 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_5 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_6 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_7 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_8 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_9 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_10 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_11 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_12 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_13 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_14 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_15 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_16 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_17 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_18 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_19 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_20 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_21 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_22 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_23 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_24 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_25 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_26 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_27 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_28 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_29 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_30 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_31 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_32 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_4_33 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_1 = out_id_33; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 238:43] - wire [7:0] level_intpend_id_5_2 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30 el2_pic_ctl.scala 235:46] - wire [7:0] level_intpend_id_5_3 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_4 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_5 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_6 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_7 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_8 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_9 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_10 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_11 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_12 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_13 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_14 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_15 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_16 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_17 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_18 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_19 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_20 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_21 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_22 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_23 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_24 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_25 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_26 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_27 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_28 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_29 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_30 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_31 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_32 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] - wire [7:0] level_intpend_id_5_33 = 8'h0; // @[el2_pic_ctl.scala 220:32 el2_pic_ctl.scala 224:30] + wire [7:0] level_intpend_id_5_0 = out_id_34; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_1_18 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_19 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_20 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_21 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_22 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_23 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_24 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_25 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_26 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_27 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_28 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_29 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_30 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_31 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_32 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_1_33 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_10 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_11 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_12 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_13 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_14 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_15 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_16 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_17 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_18 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_19 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_20 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_21 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_22 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_23 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_24 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_25 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_26 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_27 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_28 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_29 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_30 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_31 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_32 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_2_33 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_6 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_7 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_8 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_9 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_10 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_11 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_12 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_13 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_14 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_15 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_16 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_17 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_18 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_19 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_20 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_21 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_22 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_23 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_24 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_25 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_26 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_27 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_28 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_29 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_30 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_31 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_32 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_3_33 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_4 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_5 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_6 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_7 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_8 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_9 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_10 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_11 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_12 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_13 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_14 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_15 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_16 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_17 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_18 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_19 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_20 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_21 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_22 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_23 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_24 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_25 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_26 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_27 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_28 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_29 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_30 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_31 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_32 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_4_33 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_1 = out_id_33; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 240:43] + wire [7:0] level_intpend_id_5_2 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30 el2_pic_ctl.scala 237:46] + wire [7:0] level_intpend_id_5_3 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_4 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_5 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_6 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_7 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_8 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_9 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_10 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_11 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_12 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_13 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_14 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_15 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_16 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_17 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_18 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_19 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_20 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_21 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_22 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_23 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_24 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_25 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_26 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_27 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_28 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_29 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_30 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_31 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_32 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] + wire [7:0] level_intpend_id_5_33 = 8'h0; // @[el2_pic_ctl.scala 222:32 el2_pic_ctl.scala 226:30] rvclkhdr rvclkhdr ( // @[el2_lib.scala 483:22] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -1846,16 +1846,16 @@ module el2_pic_ctrl( .io_en(rvclkhdr_4_io_en), .io_scan_mode(rvclkhdr_4_io_scan_mode) ); - assign io_mexintpend = _T_1650; // @[el2_pic_ctl.scala 273:17] - assign io_claimid = _T_1642; // @[el2_pic_ctl.scala 268:37] - assign io_pl = _T_1643; // @[el2_pic_ctl.scala 269:32] - assign io_picm_rd_data = picm_bypass_ff ? picm_wr_data_ff : picm_rd_data_in; // @[el2_pic_ctl.scala 311:19] - assign io_mhwakeup = _T_1652; // @[el2_pic_ctl.scala 276:15] + assign io_lsu_pic_picm_rd_data = picm_bypass_ff ? picm_wr_data_ff : picm_rd_data_in; // @[el2_pic_ctl.scala 313:27] + assign io_mexintpend = _T_1650; // @[el2_pic_ctl.scala 275:17] + assign io_claimid = _T_1642; // @[el2_pic_ctl.scala 270:37] + assign io_pl = _T_1643; // @[el2_pic_ctl.scala 271:32] + assign io_mhwakeup = _T_1652; // @[el2_pic_ctl.scala 278:15] assign rvclkhdr_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_io_en = _T_19 | io_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_1_io_clk = clock; // @[el2_lib.scala 484:17] - assign rvclkhdr_1_io_en = io_picm_wren | io_clk_override; // @[el2_lib.scala 485:16] + assign rvclkhdr_1_io_en = io_lsu_pic_picm_wren | io_clk_override; // @[el2_lib.scala 485:16] assign rvclkhdr_1_io_scan_mode = io_scan_mode; // @[el2_lib.scala 486:23] assign rvclkhdr_2_io_clk = clock; // @[el2_lib.scala 484:17] assign rvclkhdr_2_io_en = _T_22 | io_clk_override; // @[el2_lib.scala 485:16] @@ -2597,42 +2597,42 @@ end // initial if (reset) begin picm_raddr_ff <= 32'h0; end else begin - picm_raddr_ff <= io_picm_rdaddr; + picm_raddr_ff <= io_lsu_pic_picm_rdaddr; end end always @(posedge pic_data_c1_clk or posedge reset) begin if (reset) begin picm_waddr_ff <= 32'h0; end else begin - picm_waddr_ff <= io_picm_wraddr; + picm_waddr_ff <= io_lsu_pic_picm_wraddr; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin picm_wren_ff <= 1'h0; end else begin - picm_wren_ff <= io_picm_wren; + picm_wren_ff <= io_lsu_pic_picm_wren; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin picm_rden_ff <= 1'h0; end else begin - picm_rden_ff <= io_picm_rden; + picm_rden_ff <= io_lsu_pic_picm_rden; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin picm_mken_ff <= 1'h0; end else begin - picm_mken_ff <= io_picm_mken; + picm_mken_ff <= io_lsu_pic_picm_mken; end end always @(posedge pic_data_c1_clk or posedge reset) begin if (reset) begin picm_wr_data_ff <= 32'h0; end else begin - picm_wr_data_ff <= io_picm_wr_data; + picm_wr_data_ff <= io_lsu_pic_picm_wr_data; end end always @(posedge io_free_clk or posedge reset) begin diff --git a/src/main/scala/dec/el2_dec.scala b/src/main/scala/dec/el2_dec.scala index 527b3ba3..36ce296c 100644 --- a/src/main/scala/dec/el2_dec.scala +++ b/src/main/scala/dec/el2_dec.scala @@ -1,21 +1,87 @@ package dec import chisel3._ import chisel3.util._ +import exu._ +import ifu._ +import lsu._ import include._ import lib._ +//class aln_ib extends Bundle with el2_lib{ +// val ifu_i0_icaf = Output(Bool()) +// val ifu_i0_icaf_type = Output(UInt(2.W)) +// val ifu_i0_icaf_f1 = Output(Bool()) +// val ifu_i0_dbecc = Output(Bool()) +// val ifu_i0_bp_index = Output(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) +// val ifu_i0_bp_fghr = Output(UInt(BHT_GHR_SIZE.W)) +// val ifu_i0_bp_btag = Output(UInt(BTB_BTAG_SIZE.W)) +// val ifu_i0_valid = Output(Bool()) +// val ifu_i0_instr = Output(UInt(32.W)) +// val ifu_i0_pc = Output(UInt(31.W)) +// val ifu_i0_pc4 = Output(Bool()) +// val i0_brp = Valid(new el2_br_pkt_t) +//} +//class aln_dec extends Bundle{ +// val dec_i0_decode_d = Input(Bool()) // Dec +// val ifu_i0_cinst = Output(UInt(16.W)) // Dec +//} +//class dec_aln extends Bundle with el2_lib { +// val aln_dec = new aln_dec +// val aln_ib = new aln_ib +// val ifu_pmu_instr_aligned = Output(Bool()) // TLU +//} +// +// +//class dec_ifc extends Bundle{ +// val dec_tlu_flush_noredir_wb = Input(Bool()) +// val dec_tlu_mrac_ff = Input(UInt(32.W)) +// val ifu_pmu_fetch_stall = Output(Bool()) +//} +//class dec_bp extends Bundle{ +// val dec_tlu_br0_r_pkt = Flipped(Valid(new el2_br_tlu_pkt_t)) +// val dec_tlu_flush_lower_wb = Input(Bool())///////////// +// val dec_tlu_flush_leak_one_wb = Input(Bool()) +// val dec_tlu_bpred_disable = Input(Bool()) +//} +// +//class dec_mem_ctrl extends Bundle with el2_lib{ +// val dec_tlu_flush_lower_wb = Input(Bool()) +// val dec_tlu_flush_err_wb = Input(Bool()) +// val dec_tlu_i0_commit_cmt = Input(Bool()) +// val dec_tlu_force_halt = Input(Bool()) +// val dec_tlu_fence_i_wb = Input(Bool()) +// val dec_tlu_ic_diag_pkt = Input(new el2_cache_debug_pkt_t) +// val dec_tlu_core_ecc_disable = Input(Bool()) +// +// val ifu_pmu_ic_miss = Output(Bool()) +// val ifu_pmu_ic_hit = Output(Bool()) +// val ifu_pmu_bus_error = Output(Bool()) +// val ifu_pmu_bus_busy = Output(Bool()) +// val ifu_pmu_bus_trxn = Output(Bool()) +// val ifu_ic_error_start = Output(Bool()) +// val ifu_iccm_rd_ecc_single_err = Output(Bool()) +// val ifu_ic_debug_rd_data = Output(UInt(71.W)) +// val ifu_ic_debug_rd_data_valid = Output(Bool()) +// val ifu_miss_state_idle = Output(Bool()) +//} +//class ifu_dec extends Bundle{ +// val dec_aln = Flipped(new dec_aln) +// val dec_mem_ctrl = Flipped(new dec_mem_ctrl) +// val dec_ifc = Flipped(new dec_ifc) +// val dec_bp = Flipped(new dec_bp ) +//} +// + + class el2_dec_IO extends Bundle with el2_lib { //val clk = Input(Clock()) val free_clk = Input(Clock()) val active_clk = Input(Clock()) - val lsu_fastint_stall_any = Input(Bool()) // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle +// val dec_extint_stall = Output(Bool()) - val dec_extint_stall = Output(Bool()) - - val dec_i0_decode_d = Output(Bool()) +// val dec_i0_decode_d = Output(Bool()) val dec_pause_state_cg = Output(Bool()) // to top for active state clock gating - // val rst_l = Input(Bool()) // reset, active low val rst_vec = Input(UInt(31.W)) // [31:1] reset vector, from core pins @@ -40,27 +106,28 @@ class el2_dec_IO extends Bundle with el2_lib { val mpc_debug_run_ack = Output(Bool()) // Run ack val debug_brkpt_status = Output(Bool()) // debug breakpoint - val exu_pmu_i0_br_misp = Input(Bool()) // slot 0 branch misp - val exu_pmu_i0_br_ataken = Input(Bool()) // slot 0 branch actual taken - val exu_pmu_i0_pc4 = Input(Bool()) // slot 0 4 byte branch - - - val lsu_nonblock_load_valid_m = Input(Bool()) // valid nonblock load at m - val lsu_nonblock_load_tag_m = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_inv_r = Input(Bool()) // invalidate request for nonblock load r - val lsu_nonblock_load_inv_tag_r = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_data_valid = Input(Bool()) // valid nonblock load data back - val lsu_nonblock_load_data_error = Input(Bool()) // nonblock load bus error - val lsu_nonblock_load_data_tag = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_data = Input(UInt(32.W)) // nonblock load data - - val lsu_pmu_bus_trxn = Input(Bool()) // D side bus transaction - val lsu_pmu_bus_misaligned = Input(Bool()) // D side bus misaligned - val lsu_pmu_bus_error = Input(Bool()) // D side bus error - val lsu_pmu_bus_busy = Input(Bool()) // D side bus busy +// val exu_pmu_i0_br_misp = Input(Bool()) // slot 0 branch misp +// val exu_pmu_i0_br_ataken = Input(Bool()) // slot 0 branch actual taken +// val exu_pmu_i0_pc4 = Input(Bool()) // slot 0 4 byte branch +val lsu_dec = Flipped (new lsu_dec) + val lsu_tlu = Flipped (new lsu_tlu) +//val dctl_busbuff = Flipped (new dctl_busbuff)*********************************** +// val lsu_nonblock_load_valid_m = Input(Bool()) // valid nonblock load at m +// val lsu_nonblock_load_tag_m = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_inv_r = Input(Bool()) // invalidate request for nonblock load r +// val lsu_nonblock_load_inv_tag_r = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_data_valid = Input(Bool()) // valid nonblock load data back +// val lsu_nonblock_load_data_error = Input(Bool()) // nonblock load bus error +// val lsu_nonblock_load_data_tag = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_data = Input(UInt(32.W)) // nonblock load data + // val tlu_busbuff = Flipped (new tlu_busbuff)****************** + // val lsu_pmu_bus_trxn = Input(Bool()) // D side bus transaction + // val lsu_pmu_bus_misaligned = Input(Bool()) // D side bus misaligned +// val lsu_pmu_bus_error = Input(Bool()) // D side bus error +// val lsu_pmu_bus_busy = Input(Bool()) // D side bus busy val lsu_pmu_misaligned_m = Input(Bool()) // D side load or store misaligned - val lsu_pmu_load_external_m = Input(Bool()) // D side bus load - val lsu_pmu_store_external_m = Input(Bool()) // D side bus store + // val lsu_pmu_load_external_m = Input(Bool()) // D side bus load + // val lsu_pmu_store_external_m = Input(Bool()) // D side bus store val dma_pmu_dccm_read = Input(Bool()) // DMA DCCM read val dma_pmu_dccm_write = Input(Bool()) // DMA DCCM write val dma_pmu_any_read = Input(Bool()) // DMA read @@ -69,16 +136,16 @@ class el2_dec_IO extends Bundle with el2_lib { val lsu_fir_addr = Input(UInt(31.W)) //[31:1] Fast int address val lsu_fir_error = Input(UInt(2.W)) //[1:0] Fast int lookup error - val ifu_pmu_instr_aligned = Input(Bool()) // aligned instructions - val ifu_pmu_fetch_stall = Input(Bool()) // fetch unit stalled - val ifu_pmu_ic_miss = Input(Bool()) // icache miss - val ifu_pmu_ic_hit = Input(Bool()) // icache hit - val ifu_pmu_bus_error = Input(Bool()) // Instruction side bus error - val ifu_pmu_bus_busy = Input(Bool()) // Instruction side bus busy - val ifu_pmu_bus_trxn = Input(Bool()) // Instruction side bus transaction - - val ifu_ic_error_start = Input(Bool()) // IC single bit error - val ifu_iccm_rd_ecc_single_err = Input(Bool()) // ICCM single bit error +// val ifu_pmu_instr_aligned = Input(Bool()) // aligned instructions +// val ifu_pmu_fetch_stall = Input(Bool()) // fetch unit stalled +// val ifu_pmu_ic_miss = Input(Bool()) // icache miss +// val ifu_pmu_ic_hit = Input(Bool()) // icache hit +// val ifu_pmu_bus_error = Input(Bool()) // Instruction side bus error +// val ifu_pmu_bus_busy = Input(Bool()) // Instruction side bus busy +// val ifu_pmu_bus_trxn = Input(Bool()) // Instruction side bus transaction +// +// val ifu_ic_error_start = Input(Bool()) // IC single bit error +// val ifu_iccm_rd_ecc_single_err = Input(Bool()) // ICCM single bit error val lsu_trigger_match_m = Input(UInt(4.W)) val dbg_cmd_valid = Input(Bool()) // debugger abstract command valid @@ -88,29 +155,29 @@ class el2_dec_IO extends Bundle with el2_lib { val dbg_cmd_wrdata = Input(UInt(2.W)) // command write data, for fence/fence_i - val ifu_i0_icaf = Input(Bool()) // icache access fault - val ifu_i0_icaf_type = Input(UInt(2.W)) - - val ifu_i0_icaf_f1 = Input(Bool()) // i0 has access fault on second fetch group - val ifu_i0_dbecc = Input(Bool()) // icache/iccm double-bit error +// val ifu_i0_icaf = Input(Bool()) // icache access fault +// val ifu_i0_icaf_type = Input(UInt(2.W)) +// +// val ifu_i0_icaf_f1 = Input(Bool()) // i0 has access fault on second fetch group +// val ifu_i0_dbecc = Input(Bool()) // icache/iccm double-bit error val lsu_idle_any = Input(Bool()) // lsu idle for halting - val i0_brp = Flipped(Valid(new el2_br_pkt_t)) // branch packet - val ifu_i0_bp_index = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // BP index - val ifu_i0_bp_fghr = Input(UInt(BHT_GHR_SIZE.W)) // BP FGHR - val ifu_i0_bp_btag = Input(UInt(BTB_BTAG_SIZE.W)) // BP tag +// val i0_brp = Flipped(Valid(new el2_br_pkt_t)) // branch packet +// val ifu_i0_bp_index = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // BP index +// val ifu_i0_bp_fghr = Input(UInt(BHT_GHR_SIZE.W)) // BP FGHR +// val ifu_i0_bp_btag = Input(UInt(BTB_BTAG_SIZE.W)) // BP tag val lsu_error_pkt_r = Flipped(Valid(new el2_lsu_error_pkt_t)) // LSU exception/error packet val lsu_single_ecc_error_incr = Input(Bool())// LSU inc SB error counter - val lsu_imprecise_error_load_any = Input(Bool()) // LSU imprecise load bus error - val lsu_imprecise_error_store_any = Input(Bool()) // LSU imprecise store bus error - val lsu_imprecise_error_addr_any = Input(UInt(32.W)) // LSU imprecise bus error address + // val lsu_imprecise_error_load_any = Input(Bool()) // LSU imprecise load bus error + // val lsu_imprecise_error_store_any = Input(Bool()) // LSU imprecise store bus error + // val lsu_imprecise_error_addr_any = Input(UInt(32.W)) // LSU imprecise bus error address val exu_div_result = Input(UInt(32.W)) // final div result val exu_div_wren = Input(UInt(1.W)) // Divide write enable to GPR - val exu_csr_rs1_x = Input(UInt(32.W)) // rs1 for csr instruction +// val exu_csr_rs1_x = Input(UInt(32.W)) // rs1 for csr instruction val lsu_result_m = Input(UInt(32.W)) // load result val lsu_result_corr_r = Input(UInt(32.W)) // load result - corrected load data @@ -121,18 +188,18 @@ class el2_dec_IO extends Bundle with el2_lib { val iccm_dma_sb_error = Input(Bool()) // ICCM DMA single bit error - val exu_flush_final = Input(Bool()) // slot0 flush +// val exu_flush_final = Input(Bool()) // slot0 flush - val exu_npc_r = Input(UInt(31.W)) // next PC +// val exu_npc_r = Input(UInt(31.W)) // next PC - val exu_i0_result_x = Input(UInt(32.W)) // alu result x +// val exu_i0_result_x = Input(UInt(32.W)) // alu result x - val ifu_i0_valid = Input(Bool()) // fetch valids to instruction buffer - val ifu_i0_instr = Input(UInt(32.W)) // fetch inst's to instruction buffer - val ifu_i0_pc = Input(UInt(31.W)) // pc's for instruction buffer - val ifu_i0_pc4 = Input(Bool()) // indication of 4B or 2B for corresponding inst - val exu_i0_pc_x = Input(UInt(31.W)) // pc's for e1 from the alu's +// val ifu_i0_valid = Input(Bool()) // fetch valids to instruction buffer +// val ifu_i0_instr = Input(UInt(32.W)) // fetch inst's to instruction buffer +// val ifu_i0_pc = Input(UInt(31.W)) // pc's for instruction buffer +// val ifu_i0_pc4 = Input(Bool()) // indication of 4B or 2B for corresponding inst +// val exu_i0_pc_x = Input(UInt(31.W)) // pc's for e1 from the alu's val mexintpend = Input(Bool()) // External interrupt pending val timer_int = Input(Bool()) // Timer interrupt pending (from pin) @@ -145,26 +212,26 @@ class el2_dec_IO extends Bundle with el2_lib { val dec_tlu_meicurpl = Output(UInt(4.W)) // to PIC, Current priv level val dec_tlu_meipt = Output(UInt(4.W)) // to PIC - val ifu_ic_debug_rd_data = Input(UInt(71.W)) // diagnostic icache read data - val ifu_ic_debug_rd_data_valid = Input(Bool()) // diagnostic icache read data valid - val dec_tlu_ic_diag_pkt = Output(new el2_cache_debug_pkt_t) // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics +// val ifu_ic_debug_rd_data = Input(UInt(71.W)) // diagnostic icache read data +// val ifu_ic_debug_rd_data_valid = Input(Bool()) // diagnostic icache read data valid +// val dec_tlu_ic_diag_pkt = Output(new el2_cache_debug_pkt_t) // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics // Debug start val dbg_halt_req = Input(Bool()) // DM requests a halt val dbg_resume_req = Input(Bool()) // DM requests a resume - val ifu_miss_state_idle = Input(Bool()) // I-side miss buffer empty +// val ifu_miss_state_idle = Input(Bool()) // I-side miss buffer empty val dec_tlu_dbg_halted = Output(Bool()) // Core is halted and ready for debug command val dec_tlu_debug_mode = Output(Bool()) // Core is in debug mode val dec_tlu_resume_ack = Output(Bool()) // Resume acknowledge - val dec_tlu_flush_noredir_r = Output(Bool()) // Tell fetch to idle on this flush +// val dec_tlu_flush_noredir_r = Output(Bool()) // Tell fetch to idle on this flush val dec_tlu_mpc_halted_only = Output(Bool()) // Core is halted only due to MPC - val dec_tlu_flush_leak_one_r = Output(Bool()) // single step - val dec_tlu_flush_err_r = Output(Bool()) // iside perr/ecc rfpc - val dec_tlu_meihap = Output(UInt(30.W)) // Fast ext int base +// val dec_tlu_flush_leak_one_r = Output(Bool()) // single step +// val dec_tlu_flush_err_r = Output(Bool()) // iside perr/ecc rfpc +// val dec_tlu_meihap = Output(UInt(30.W)) // Fast ext int base - val dec_debug_wdata_rs1_d = Output(Bool()) // insert debug write data into rs1 at decode +// val dec_debug_wdata_rs1_d = Output(Bool()) // insert debug write data into rs1 at decode val dec_dbg_rddata = Output(UInt(32.W)) // debug command read data @@ -173,85 +240,85 @@ class el2_dec_IO extends Bundle with el2_lib { val trigger_pkt_any = Output(Vec(4,new el2_trigger_pkt_t)) // info needed by debug trigger blocks - val dec_tlu_force_halt = Output(Bool()) // halt has been forced +// val dec_tlu_force_halt = Output(Bool()) // halt has been forced // Debug end // branch info from pipe0 for errors or counter updates - val exu_i0_br_hist_r = Input(UInt(2.W)) // history - val exu_i0_br_error_r = Input(Bool()) // error - val exu_i0_br_start_error_r = Input(Bool()) // start error - val exu_i0_br_valid_r = Input(Bool()) // valid - val exu_i0_br_mp_r = Input(Bool()) // mispredict - val exu_i0_br_middle_r = Input(Bool()) // middle of bank - +// val exu_i0_br_hist_r = Input(UInt(2.W)) // history +// val exu_i0_br_error_r = Input(Bool()) // error +// val exu_i0_br_start_error_r = Input(Bool()) // start error +// val exu_i0_br_valid_r = Input(Bool()) // valid +// val exu_i0_br_mp_r = Input(Bool()) // mispredict +// val exu_i0_br_middle_r = Input(Bool()) // middle of bank +// val exu_i0_br_way_r = Input(Bool()) // way hit or repl - val dec_i0_rs1_en_d = Output(Bool()) // Qualify GPR RS1 data - val dec_i0_rs2_en_d = Output(Bool()) // Qualify GPR RS2 data - val gpr_i0_rs1_d = Output(UInt(32.W)) // gpr rs1 data - val gpr_i0_rs2_d = Output(UInt(32.W)) // gpr rs2 data +// val dec_i0_rs1_en_d = Output(Bool()) // Qualify GPR RS1 data +// val dec_i0_rs2_en_d = Output(Bool()) // Qualify GPR RS2 data +// val gpr_i0_rs1_d = Output(UInt(32.W)) // gpr rs1 data +// val gpr_i0_rs2_d = Output(UInt(32.W)) // gpr rs2 data - val dec_i0_immed_d = Output(UInt(32.W)) // immediate data - val dec_i0_br_immed_d = Output(UInt(12.W)) // br immediate data +// val dec_i0_immed_d = Output(UInt(32.W)) // immediate data +// val dec_i0_br_immed_d = Output(UInt(12.W)) // br immediate data +// +// val i0_ap = Output(new el2_alu_pkt_t)// alu packet +// +// val dec_i0_alu_decode_d = Output(Bool()) // schedule on D-stage alu - val i0_ap = Output(new el2_alu_pkt_t)// alu packet +// val dec_i0_select_pc_d = Output(Bool()) // select pc onto rs1 for jal's - val dec_i0_alu_decode_d = Output(Bool()) // schedule on D-stage alu +// val dec_i0_pc_d = Output(UInt(31.W)) // pc's at decode +// val dec_i0_rs1_bypass_en_d = Output(UInt(2.W)) // rs1 bypass enable +// val dec_i0_rs2_bypass_en_d = Output(UInt(2.W)) // rs2 bypass enable - val dec_i0_select_pc_d = Output(Bool()) // select pc onto rs1 for jal's - - val dec_i0_pc_d = Output(UInt(31.W)) // pc's at decode - val dec_i0_rs1_bypass_en_d = Output(UInt(2.W)) // rs1 bypass enable - val dec_i0_rs2_bypass_en_d = Output(UInt(2.W)) // rs2 bypass enable - - val dec_i0_rs1_bypass_data_d = Output(UInt(32.W)) // rs1 bypass data - val dec_i0_rs2_bypass_data_d = Output(UInt(32.W)) // rs2 bypass data +// val dec_i0_rs1_bypass_data_d = Output(UInt(32.W)) // rs1 bypass data +// val dec_i0_rs2_bypass_data_d = Output(UInt(32.W)) // rs2 bypass data val lsu_p = Valid(new el2_lsu_pkt_t) // lsu packet - val mul_p = Valid(new el2_mul_pkt_t) // mul packet - val div_p = Valid(new el2_div_pkt_t) // div packet - val dec_div_cancel = Output(Bool()) // cancel divide operation +// val mul_p = Valid(new el2_mul_pkt_t) // mul packet +// val div_p = Valid(new el2_div_pkt_t) // div packet +// val dec_div_cancel = Output(Bool()) // cancel divide operation val dec_lsu_offset_d = Output(UInt(12.W)) // 12b offset for load/store addresses - val dec_csr_ren_d = Output(Bool()) // csr read enable +// val dec_csr_ren_d = Output(Bool()) // csr read enable - val dec_tlu_flush_lower_r = Output(Bool()) // tlu flush due to late mp, exception, rfpc, or int - val dec_tlu_flush_path_r = Output(UInt(31.W)) // tlu flush target +// val dec_tlu_flush_lower_r = Output(Bool()) // tlu flush due to late mp, exception, rfpc, or int +// val dec_tlu_flush_path_r = Output(UInt(31.W)) // tlu flush target val dec_tlu_i0_kill_writeb_r = Output(Bool()) // I0 is flushed, don't writeback any results to arch state - val dec_tlu_fence_i_r = Output(Bool()) // flush is a fence_i rfnpc, flush icache +// val dec_tlu_fence_i_r = Output(Bool()) // flush is a fence_i rfnpc, flush icache - val pred_correct_npc_x = Output(UInt(31.W)) // npc if prediction is correct at e2 stage +// val pred_correct_npc_x = Output(UInt(31.W)) // npc if prediction is correct at e2 stage - val dec_tlu_br0_r_pkt = Valid(new el2_br_tlu_pkt_t) // slot 0 branch predictor update packet +// val dec_tlu_br0_r_pkt = Valid(new el2_br_tlu_pkt_t) // slot 0 branch predictor update packet val dec_tlu_perfcnt0 = Output(Bool()) // toggles when slot0 perf counter 0 has an event inc val dec_tlu_perfcnt1 = Output(Bool()) // toggles when slot0 perf counter 1 has an event inc val dec_tlu_perfcnt2 = Output(Bool()) // toggles when slot0 perf counter 2 has an event inc val dec_tlu_perfcnt3 = Output(Bool()) // toggles when slot0 perf counter 3 has an event inc - val dec_i0_predict_p_d = Valid(new el2_predict_pkt_t) // prediction packet to alus - val i0_predict_fghr_d = Output(UInt(BHT_GHR_SIZE.W)) // DEC predict fghr - val i0_predict_index_d = Output(UInt((BHT_ADDR_HI-BHT_ADDR_LO+1).W)) // DEC predict index - val i0_predict_btag_d = Output(UInt(BTB_BTAG_SIZE.W)) // DEC predict branch tag +// val dec_i0_predict_p_d = Valid(new el2_predict_pkt_t) // prediction packet to alus +// val i0_predict_fghr_d = Output(UInt(BHT_GHR_SIZE.W)) // DEC predict fghr +// val i0_predict_index_d = Output(UInt((BHT_ADDR_HI-BHT_ADDR_LO+1).W)) // DEC predict index +// val i0_predict_btag_d = Output(UInt(BTB_BTAG_SIZE.W)) // DEC predict branch tag val dec_lsu_valid_raw_d = Output(Bool()) - val dec_tlu_mrac_ff = Output(UInt(32.W)) // CSR for memory region control +// val dec_tlu_mrac_ff = Output(UInt(32.W)) // CSR for memory region control - val dec_data_en = Output(UInt(2.W)) // clock-gate control logic - val dec_ctl_en = Output(UInt(2.W)) +// val dec_data_en = Output(UInt(2.W)) // clock-gate control logic +// val dec_ctl_en = Output(UInt(2.W)) - val ifu_i0_cinst = Input(UInt(16.W)) // 16b compressed instruction +// val ifu_i0_cinst = Input(UInt(16.W)) // 16b compressed instruction val rv_trace_pkt = Output(new el2_trace_pkt_t) // trace packet // feature disable from mfdc - val dec_tlu_external_ldfwd_disable = Output(Bool()) // disable external load forwarding - val dec_tlu_sideeffect_posted_disable = Output(Bool()) // disable posted stores to side-effect address - val dec_tlu_core_ecc_disable = Output(Bool()) // disable core ECC - val dec_tlu_bpred_disable = Output(Bool()) // disable branch prediction - val dec_tlu_wb_coalescing_disable = Output(Bool()) // disable writebuffer coalescing + // val dec_tlu_external_ldfwd_disable = Output(Bool()) // disable external load forwarding +// val dec_tlu_sideeffect_posted_disable = Output(Bool()) // disable posted stores to side-effect address +// val dec_tlu_core_ecc_disable = Output(Bool()) // disable core ECC +// val dec_tlu_bpred_disable = Output(Bool()) // disable branch prediction + // val dec_tlu_wb_coalescing_disable = Output(Bool()) // disable writebuffer coalescing val dec_tlu_dma_qos_prty = Output(UInt(3.W)) // DMA QoS priority coming from MFDC [18:16] // clock gating overrides from mcgc @@ -263,9 +330,10 @@ class el2_dec_IO extends Bundle with el2_lib { val dec_tlu_dccm_clk_override = Output(Bool()) // override DCCM clock domain gating val dec_tlu_icm_clk_override = Output(Bool()) // override ICCM clock domain gating - val dec_tlu_i0_commit_cmt = Output(Bool()) // committed i0 instruction +// val dec_tlu_i0_commit_cmt = Output(Bool()) // committed i0 instruction val scan_mode = Input(Bool()) - + val ifu_dec = Flipped(new ifu_dec) + val dec_exu = Flipped(new dec_exu) } class el2_dec extends Module with param with RequireAsyncReset{ @@ -288,36 +356,38 @@ class el2_dec extends Module with param with RequireAsyncReset{ val tlu = Module(new el2_dec_tlu_ctl) val dec_trigger = Module(new el2_dec_trigger) - io.dec_i0_pc_d := instbuff.io.dec_i0_pc_d +// io.dec_i0_pc_d := instbuff.io.dec_i0_pc_d //instbuff.io <> io // error "Connection between left (el2_dec_ib_ctl_IO(IO io in el2_dec_ib_ctl)) and source (el2_dec_IO(" //--------------------------------------------------------------------------// //connections for el2_dec_Ib //inputs + instbuff.io.ifu_ib <> io.ifu_dec.dec_aln.aln_ib + instbuff.io.ib_exu <> io.dec_exu.ib_exu instbuff.io.dbg_cmd_valid := io.dbg_cmd_valid instbuff.io.dbg_cmd_write := io.dbg_cmd_write instbuff.io.dbg_cmd_type := io.dbg_cmd_type instbuff.io.dbg_cmd_addr := io.dbg_cmd_addr - instbuff.io.i0_brp := io.i0_brp - instbuff.io.ifu_i0_bp_index := io.ifu_i0_bp_index - instbuff.io.ifu_i0_bp_fghr := io.ifu_i0_bp_fghr - instbuff.io.ifu_i0_bp_btag := io.ifu_i0_bp_btag - instbuff.io.ifu_i0_pc4 := io.ifu_i0_pc4 - instbuff.io.ifu_i0_valid := io.ifu_i0_valid - instbuff.io.ifu_i0_icaf := io.ifu_i0_icaf - instbuff.io.ifu_i0_icaf_type := io.ifu_i0_icaf_type - instbuff.io.ifu_i0_icaf_f1 := io.ifu_i0_icaf_f1 - instbuff.io.ifu_i0_dbecc := io.ifu_i0_dbecc - instbuff.io.ifu_i0_instr := io.ifu_i0_instr - instbuff.io.ifu_i0_pc := io.ifu_i0_pc +// instbuff.io.ifu_ib.i0_brp := io.ifu_dec.ifu_ib.i0_brp +// instbuff.io.ifu_ib.ifu_i0_bp_index := io.ifu_dec.ifu_ib.ifu_i0_bp_index +// instbuff.io.ifu_ib.ifu_i0_bp_fghr := io.ifu_dec.ifu_ib.ifu_i0_bp_fghr +// instbuff.io.ifu_ib.ifu_i0_bp_btag := io.ifu_dec.ifu_ib.ifu_i0_bp_btag +// instbuff.io.ifu_ib.ifu_i0_pc4 := io.ifu_dec.ifu_ib.ifu_i0_pc4 +// instbuff.io.ifu_ib.ifu_i0_valid := io.ifu_dec.ifu_ib.ifu_i0_valid +// instbuff.io.ifu_ib.ifu_i0_icaf := io.ifu_dec.ifu_ib.ifu_i0_icaf +// instbuff.io.ifu_ib.ifu_i0_icaf_type := io.ifu_dec.ifu_ib.ifu_i0_icaf_type +// instbuff.io.ifu_ib.ifu_i0_icaf_f1 := io.ifu_dec.ifu_ib.ifu_i0_icaf_f1 +// instbuff.io.ifu_ib.ifu_i0_dbecc := io.ifu_dec.ifu_ib.ifu_i0_dbecc +// instbuff.io.ifu_ib.ifu_i0_instr := io.ifu_dec.ifu_ib.ifu_i0_instr +// instbuff.io.ifu_ib.ifu_i0_pc := io.ifu_dec.ifu_ib.ifu_i0_pc //outputs - io.dec_debug_wdata_rs1_d := instbuff.io.dec_debug_wdata_rs1_d +// io.dec_debug_wdata_rs1_d := instbuff.io.dec_debug_wdata_rs1_d //--------------------------------------------------------------------------// //connections for dec_trigger //dec_trigger.io <> io //inputs - dec_trigger.io.dec_i0_pc_d := instbuff.io.dec_i0_pc_d + dec_trigger.io.dec_i0_pc_d := instbuff.io.ib_exu.dec_i0_pc_d dec_trigger.io.trigger_pkt_any := tlu.io.trigger_pkt_any //output val dec_i0_trigger_match_d = dec_trigger.io.dec_i0_trigger_match_d @@ -327,24 +397,29 @@ class el2_dec extends Module with param with RequireAsyncReset{ //connections for el2_dec_decode // decode.io <> io //inputs + decode.io.dec_aln <> io.ifu_dec.dec_aln.aln_dec + decode.io.decode_exu<> io.dec_exu.decode_exu + decode.io.dec_alu<> io.dec_exu.dec_alu + decode.io.dec_div<> io.dec_exu.dec_div decode.io.dec_tlu_flush_extint := tlu.io.dec_tlu_flush_extint - decode.io.dec_tlu_force_halt := tlu.io.dec_tlu_force_halt - decode.io.ifu_i0_cinst := io.ifu_i0_cinst - decode.io.lsu_nonblock_load_valid_m := io.lsu_nonblock_load_valid_m - decode.io.lsu_nonblock_load_tag_m := io.lsu_nonblock_load_tag_m - decode.io.lsu_nonblock_load_inv_r := io.lsu_nonblock_load_inv_r - decode.io.lsu_nonblock_load_inv_tag_r := io.lsu_nonblock_load_inv_tag_r - decode.io.lsu_nonblock_load_data_valid := io.lsu_nonblock_load_data_valid - decode.io.lsu_nonblock_load_data_error := io.lsu_nonblock_load_data_error - decode.io.lsu_nonblock_load_data_tag := io.lsu_nonblock_load_data_tag - decode.io.lsu_nonblock_load_data := io.lsu_nonblock_load_data + decode.io.dec_tlu_force_halt := tlu.io.tlu_mem.dec_tlu_force_halt +// decode.io.ifu_decode.ifu_i0_cinst := io.ifu_dec.ifu_decode.ifu_i0_cinst + decode.io.dctl_busbuff <> io.lsu_dec.dctl_busbuff +// decode.io.lsu_nonblock_load_valid_m := io.lsu_nonblock_load_valid_m +// decode.io.lsu_nonblock_load_tag_m := io.lsu_nonblock_load_tag_m +// decode.io.lsu_nonblock_load_inv_r := io.lsu_nonblock_load_inv_r +// decode.io.lsu_nonblock_load_inv_tag_r := io.lsu_nonblock_load_inv_tag_r +// decode.io.lsu_nonblock_load_data_valid := io.lsu_nonblock_load_data_valid +// decode.io.lsu_nonblock_load_data_error := io.lsu_nonblock_load_data_error +// decode.io.lsu_nonblock_load_data_tag := io.lsu_nonblock_load_data_tag +// decode.io.lsu_nonblock_load_data := io.lsu_nonblock_load_data decode.io.dec_i0_trigger_match_d := dec_i0_trigger_match_d decode.io.dec_tlu_wr_pause_r := tlu.io.dec_tlu_wr_pause_r decode.io.dec_tlu_pipelining_disable := tlu.io.dec_tlu_pipelining_disable decode.io.lsu_trigger_match_m := io.lsu_trigger_match_m - decode.io.lsu_pmu_misaligned_m := io.lsu_pmu_bus_misaligned + decode.io.lsu_pmu_misaligned_m := io.lsu_pmu_misaligned_m decode.io.dec_tlu_debug_stall := tlu.io.dec_tlu_debug_stall - decode.io.dec_tlu_flush_leak_one_r := tlu.io.dec_tlu_flush_leak_one_r + decode.io.dec_tlu_flush_leak_one_r := tlu.io.tlu_bp.dec_tlu_flush_leak_one_wb decode.io.dec_debug_fence_d := instbuff.io.dec_debug_fence_d decode.io.dbg_cmd_wrdata := io.dbg_cmd_wrdata decode.io.dec_i0_icaf_d := instbuff.io.dec_i0_icaf_d @@ -355,30 +430,30 @@ class el2_dec extends Module with param with RequireAsyncReset{ decode.io.dec_i0_bp_index := instbuff.io.dec_i0_bp_index decode.io.dec_i0_bp_fghr := instbuff.io.dec_i0_bp_fghr decode.io.dec_i0_bp_btag := instbuff.io.dec_i0_bp_btag - decode.io.dec_i0_pc_d := instbuff.io.dec_i0_pc_d + decode.io.dec_i0_pc_d := instbuff.io.ib_exu.dec_i0_pc_d decode.io.lsu_idle_any := io.lsu_idle_any decode.io.lsu_load_stall_any := io.lsu_load_stall_any decode.io.lsu_store_stall_any := io.lsu_store_stall_any decode.io.dma_dccm_stall_any := io.dma_dccm_stall_any decode.io.exu_div_wren := io.exu_div_wren decode.io.dec_tlu_i0_kill_writeb_wb := tlu.io.dec_tlu_i0_kill_writeb_wb - decode.io.dec_tlu_flush_lower_wb := tlu.io.dec_tlu_flush_lower_wb + decode.io.dec_tlu_flush_lower_wb := tlu.io.tlu_bp.dec_tlu_flush_lower_wb decode.io.dec_tlu_i0_kill_writeb_r := tlu.io.dec_tlu_i0_kill_writeb_r - decode.io.dec_tlu_flush_lower_r := tlu.io.dec_tlu_flush_lower_r + decode.io.dec_tlu_flush_lower_r := tlu.io.tlu_exu.dec_tlu_flush_lower_r decode.io.dec_tlu_flush_pause_r := tlu.io.dec_tlu_flush_pause_r decode.io.dec_tlu_presync_d := tlu.io.dec_tlu_presync_d decode.io.dec_tlu_postsync_d := tlu.io.dec_tlu_postsync_d decode.io.dec_i0_pc4_d := instbuff.io.dec_i0_pc4_d decode.io.dec_csr_rddata_d := tlu.io.dec_csr_rddata_d decode.io.dec_csr_legal_d := tlu.io.dec_csr_legal_d - decode.io.exu_csr_rs1_x := io.exu_csr_rs1_x +// decode.io.exu_csr_rs1_x := io.exu_csr_rs1_x decode.io.lsu_result_m := io.lsu_result_m decode.io.lsu_result_corr_r := io.lsu_result_corr_r - decode.io.exu_flush_final := io.exu_flush_final - decode.io.exu_i0_pc_x := io.exu_i0_pc_x +// decode.io.exu_flush_final := io.exu_flush_final +// decode.io.exu_i0_pc_x := io.exu_i0_pc_x decode.io.dec_i0_instr_d := instbuff.io.dec_i0_instr_d decode.io.dec_ib0_valid_d := instbuff.io.dec_ib0_valid_d - decode.io.exu_i0_result_x := io.exu_i0_result_x +// decode.io.exu_i0_result_x := io.exu_i0_result_x //decode.io.clk := io.clk decode.io.free_clk := io.free_clk decode.io.active_clk := io.active_clk @@ -386,35 +461,38 @@ class el2_dec extends Module with param with RequireAsyncReset{ // decode.io.rst_l := io.rst_l decode.io.scan_mode := io.scan_mode //outputs - io.dec_extint_stall := decode.io.dec_extint_stall +// +// io.ifu_dec.dec_aln <> decode.io.dec_aln + +// io.dec_extint_stall := decode.io.dec_extint_stall dec_i0_inst_wb1 := decode.io.dec_i0_inst_wb1 //for tracer dec_i0_pc_wb1 := decode.io.dec_i0_pc_wb1 //for tracer - io.dec_i0_rs1_en_d := decode.io.dec_i0_rs1_en_d - io.dec_i0_rs2_en_d := decode.io.dec_i0_rs2_en_d - io.dec_i0_immed_d := decode.io.dec_i0_immed_d - io.dec_i0_br_immed_d := decode.io.dec_i0_br_immed_d - io.i0_ap := decode.io.i0_ap - io.dec_i0_decode_d := decode.io.dec_i0_decode_d - io.dec_i0_alu_decode_d := decode.io.dec_i0_alu_decode_d - io.dec_i0_rs1_bypass_data_d := decode.io.dec_i0_rs1_bypass_data_d - io.dec_i0_rs2_bypass_data_d := decode.io.dec_i0_rs2_bypass_data_d - io.dec_i0_select_pc_d := decode.io.dec_i0_select_pc_d - io.dec_i0_rs1_bypass_en_d := decode.io.dec_i0_rs1_bypass_en_d - io.dec_i0_rs2_bypass_en_d := decode.io.dec_i0_rs2_bypass_en_d +// io.dec_i0_rs1_en_d := decode.io.dec_i0_rs1_en_d +// io.dec_i0_rs2_en_d := decode.io.dec_i0_rs2_en_d +// io.dec_i0_immed_d := decode.io.dec_i0_immed_d +// io.dec_i0_br_immed_d := decode.io.dec_i0_br_immed_d +// io.i0_ap := decode.io.i0_ap +// io.ifu_dec.dec_aln.dec_i0_decode_d := decode.io.dec_aln.dec_i0_decode_d +// io.dec_i0_alu_decode_d := decode.io.dec_i0_alu_decode_d +// io.dec_i0_rs1_bypass_data_d := decode.io.dec_i0_rs1_bypass_data_d +// io.dec_i0_rs2_bypass_data_d := decode.io.dec_i0_rs2_bypass_data_d +// io.dec_i0_select_pc_d := decode.io.dec_i0_select_pc_d +// io.dec_i0_rs1_bypass_en_d := decode.io.dec_i0_rs1_bypass_en_d +// io.dec_i0_rs2_bypass_en_d := decode.io.dec_i0_rs2_bypass_en_d io.lsu_p := decode.io.lsu_p - io.mul_p := decode.io.mul_p - io.div_p := decode.io.div_p - io.dec_div_cancel := decode.io.dec_div_cancel +// io.mul_p := decode.io.mul_p +// io.div_p := decode.io.div_p +// io.dec_div_cancel := decode.io.dec_div_cancel io.dec_lsu_valid_raw_d := decode.io.dec_lsu_valid_raw_d io.dec_lsu_offset_d := decode.io.dec_lsu_offset_d - io.dec_csr_ren_d := decode.io.dec_csr_ren_d - io.pred_correct_npc_x := decode.io.pred_correct_npc_x - io.dec_i0_predict_p_d := decode.io.dec_i0_predict_p_d - io.i0_predict_fghr_d := decode.io.i0_predict_fghr_d - io.i0_predict_index_d := decode.io.i0_predict_index_d - io.i0_predict_btag_d := decode.io.i0_predict_btag_d - io.dec_data_en := decode.io.dec_data_en - io.dec_ctl_en := decode.io.dec_ctl_en +// io.dec_csr_ren_d := decode.io.dec_csr_ren_d +// io.pred_correct_npc_x := decode.io.pred_correct_npc_x +// io.dec_i0_predict_p_d := decode.io.dec_i0_predict_p_d +// io.i0_predict_fghr_d := decode.io.i0_predict_fghr_d +// io.i0_predict_index_d := decode.io.i0_predict_index_d +// io.i0_predict_btag_d := decode.io.i0_predict_btag_d +// io.dec_data_en := decode.io.dec_data_en +// io.dec_ctl_en := decode.io.dec_ctl_en io.dec_pause_state_cg := decode.io.dec_pause_state_cg //--------------------------------------------------------------------------// @@ -429,7 +507,7 @@ class el2_dec extends Module with param with RequireAsyncReset{ gpr.io.wd0 := decode.io.dec_i0_wdata_r gpr.io.wen1 := decode.io.dec_nonblock_load_wen gpr.io.waddr1 := decode.io.dec_nonblock_load_waddr - gpr.io.wd1 := io.lsu_nonblock_load_data + gpr.io.wd1 := io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data gpr.io.wen2 := io.exu_div_wren gpr.io.waddr2 := decode.io.div_waddr_wb gpr.io.wd2 := io.exu_div_result @@ -437,8 +515,7 @@ class el2_dec extends Module with param with RequireAsyncReset{ //gpr.io.rst_l := io.rst_l gpr.io.scan_mode := io.scan_mode // outputs - io.gpr_i0_rs1_d := gpr.io.rd0 - io.gpr_i0_rs2_d := gpr.io.rd1 + io.dec_exu.gpr_exu := gpr.io.gpr_exu //--------------------------------------------------------------------------// @@ -446,6 +523,10 @@ class el2_dec extends Module with param with RequireAsyncReset{ //connection for dec_tlu // tlu.io <> io //inputs + tlu.io.tlu_mem <> io.ifu_dec.dec_mem_ctrl + tlu.io.tlu_ifc <> io.ifu_dec.dec_ifc + tlu.io.tlu_bp <> io.ifu_dec.dec_bp + tlu.io.tlu_exu <> io.dec_exu.tlu_exu //tlu.io.clk := io.clk tlu.io.active_clk := io.active_clk tlu.io.free_clk := io.free_clk @@ -457,13 +538,13 @@ class el2_dec extends Module with param with RequireAsyncReset{ tlu.io.i_cpu_halt_req := io.i_cpu_halt_req tlu.io.i_cpu_run_req := io.i_cpu_run_req tlu.io.lsu_fastint_stall_any := io.lsu_fastint_stall_any - tlu.io.ifu_pmu_instr_aligned := io.ifu_pmu_instr_aligned - tlu.io.ifu_pmu_fetch_stall := io.ifu_pmu_fetch_stall - tlu.io.ifu_pmu_ic_miss := io.ifu_pmu_ic_miss - tlu.io.ifu_pmu_ic_hit := io.ifu_pmu_ic_hit - tlu.io.ifu_pmu_bus_error := io.ifu_pmu_bus_error - tlu.io.ifu_pmu_bus_busy := io.ifu_pmu_bus_busy - tlu.io.ifu_pmu_bus_trxn := io.ifu_pmu_bus_trxn + tlu.io.ifu_pmu_instr_aligned := io.ifu_dec.dec_aln.ifu_pmu_instr_aligned +// tlu.io.ifu_tlu.ifu_pmu_fetch_stall := io.ifu_dec.ifu_tlu.ifu_pmu_fetch_stall +// tlu.io.ifu_tlu.ifu_pmu_ic_miss := io.ifu_dec.ifu_tlu.ifu_pmu_ic_miss +// tlu.io.ifu_tlu.ifu_pmu_ic_hit := io.ifu_dec.ifu_tlu.ifu_pmu_ic_hit +// tlu.io.ifu_tlu.ifu_pmu_bus_error := io.ifu_dec.ifu_tlu.ifu_pmu_bus_error +// tlu.io.ifu_tlu.ifu_pmu_bus_busy := io.ifu_dec.ifu_tlu.ifu_pmu_bus_busy +// tlu.io.ifu_tlu.ifu_pmu_bus_trxn := io.ifu_dec.ifu_tlu.ifu_pmu_bus_trxn tlu.io.dec_pmu_instr_decoded := decode.io.dec_pmu_instr_decoded tlu.io.dec_pmu_decode_stall := decode.io.dec_pmu_decode_stall tlu.io.dec_pmu_presync_stall := decode.io.dec_pmu_presync_stall @@ -471,15 +552,23 @@ class el2_dec extends Module with param with RequireAsyncReset{ tlu.io.lsu_store_stall_any := io.lsu_store_stall_any tlu.io.dma_dccm_stall_any := io.dma_dccm_stall_any tlu.io.dma_iccm_stall_any := io.dma_iccm_stall_any - tlu.io.exu_pmu_i0_br_misp := io.exu_pmu_i0_br_misp - tlu.io.exu_pmu_i0_br_ataken := io.exu_pmu_i0_br_ataken - tlu.io.exu_pmu_i0_pc4 := io.exu_pmu_i0_pc4 - tlu.io.lsu_pmu_bus_trxn := io.lsu_pmu_bus_trxn - tlu.io.lsu_pmu_bus_misaligned := io.lsu_pmu_bus_misaligned - tlu.io.lsu_pmu_bus_error := io.lsu_pmu_bus_error - tlu.io.lsu_pmu_bus_busy := io.lsu_pmu_bus_busy - tlu.io.lsu_pmu_load_external_m := io.lsu_pmu_load_external_m - tlu.io.lsu_pmu_store_external_m := io.lsu_pmu_store_external_m +// tlu.io.exu_pmu_i0_br_misp := io.exu_pmu_i0_br_misp +// tlu.io.exu_pmu_i0_br_ataken := io.exu_pmu_i0_br_ataken +// tlu.io.exu_pmu_i0_pc4 := io.exu_pmu_i0_pc4 + io.lsu_dec.tlu_busbuff <> tlu.io.tlu_busbuff + io.lsu_tlu <> tlu.io.lsu_tlu +// tlu.io.lsu_pmu_bus_trxn := io.lsu_pmu_bus_trxn +// tlu.io.lsu_pmu_bus_misaligned := io.lsu_pmu_bus_misaligned +// tlu.io.lsu_pmu_bus_error := io.lsu_pmu_bus_error +// tlu.io.lsu_pmu_bus_busy := io.lsu_pmu_bus_busy +// tlu.io.lsu_imprecise_error_store_any := io.lsu_imprecise_error_store_any +// tlu.io.lsu_imprecise_error_load_any := io.lsu_imprecise_error_load_any +// tlu.io.lsu_imprecise_error_addr_any := io.lsu_imprecise_error_addr_any +// io.dec_tlu_external_ldfwd_disable := tlu.io.dec_tlu_external_ldfwd_disable +// io.dec_tlu_sideeffect_posted_disable := tlu.io.dec_tlu_sideeffect_posted_disable +// io.dec_tlu_wb_coalescing_disable := tlu.io.dec_tlu_wb_coalescing_disable + // tlu.io.lsu_pmu_load_external_m := io.lsu_pmu_load_external_m +// tlu.io.lsu_pmu_store_external_m := io.lsu_pmu_store_external_m tlu.io.dma_pmu_dccm_read := io.dma_pmu_dccm_read tlu.io.dma_pmu_dccm_write := io.dma_pmu_dccm_write tlu.io.dma_pmu_any_read := io.dma_pmu_any_read @@ -490,9 +579,7 @@ class el2_dec extends Module with param with RequireAsyncReset{ tlu.io.lsu_error_pkt_r := io.lsu_error_pkt_r tlu.io.lsu_single_ecc_error_incr := io.lsu_single_ecc_error_incr tlu.io.dec_pause_state := decode.io.dec_pause_state - tlu.io.lsu_imprecise_error_store_any := io.lsu_imprecise_error_store_any - tlu.io.lsu_imprecise_error_load_any := io.lsu_imprecise_error_load_any - tlu.io.lsu_imprecise_error_addr_any := io.lsu_imprecise_error_addr_any + tlu.io.dec_csr_wen_unq_d := decode.io.dec_csr_wen_unq_d tlu.io.dec_csr_any_unq_d := decode.io.dec_csr_any_unq_d tlu.io.dec_csr_rdaddr_d := decode.io.dec_csr_rdaddr_d @@ -501,27 +588,27 @@ class el2_dec extends Module with param with RequireAsyncReset{ tlu.io.dec_csr_wrdata_r := decode.io.dec_csr_wrdata_r tlu.io.dec_csr_stall_int_ff := decode.io.dec_csr_stall_int_ff tlu.io.dec_tlu_i0_valid_r := decode.io.dec_tlu_i0_valid_r - tlu.io.exu_npc_r := io.exu_npc_r +// tlu.io.exu_npc_r := io.exu_npc_r tlu.io.dec_tlu_i0_pc_r := decode.io.dec_tlu_i0_pc_r tlu.io.dec_tlu_packet_r := decode.io.dec_tlu_packet_r tlu.io.dec_illegal_inst := decode.io.dec_illegal_inst - tlu.io.dec_i0_decode_d := decode.io.dec_i0_decode_d - tlu.io.exu_i0_br_hist_r := io.exu_i0_br_hist_r - tlu.io.exu_i0_br_error_r := io.exu_i0_br_error_r - tlu.io.exu_i0_br_start_error_r := io.exu_i0_br_start_error_r - tlu.io.exu_i0_br_valid_r := io.exu_i0_br_valid_r - tlu.io.exu_i0_br_mp_r := io.exu_i0_br_mp_r - tlu.io.exu_i0_br_middle_r := io.exu_i0_br_middle_r + tlu.io.dec_i0_decode_d := decode.io.dec_aln.dec_i0_decode_d +// tlu.io.exu_i0_br_hist_r := io.exu_i0_br_hist_r +// tlu.io.exu_i0_br_error_r := io.exu_i0_br_error_r +// tlu.io.exu_i0_br_start_error_r := io.exu_i0_br_start_error_r +// tlu.io.exu_i0_br_valid_r := io.exu_i0_br_valid_r +// tlu.io.exu_i0_br_mp_r := io.exu_i0_br_mp_r +// tlu.io.exu_i0_br_middle_r := io.exu_i0_br_middle_r tlu.io.exu_i0_br_way_r := io.exu_i0_br_way_r tlu.io.dbg_halt_req := io.dbg_halt_req tlu.io.dbg_resume_req := io.dbg_resume_req - tlu.io.ifu_miss_state_idle := io.ifu_miss_state_idle +// tlu.io.ifu_tlu.ifu_miss_state_idle := io.ifu_dec.ifu_tlu.ifu_miss_state_idle tlu.io.lsu_idle_any := io.lsu_idle_any tlu.io.dec_div_active := decode.io.dec_div_active - tlu.io.ifu_ic_error_start := io.ifu_ic_error_start - tlu.io.ifu_iccm_rd_ecc_single_err := io.ifu_iccm_rd_ecc_single_err - tlu.io.ifu_ic_debug_rd_data := io.ifu_ic_debug_rd_data - tlu.io.ifu_ic_debug_rd_data_valid := io.ifu_ic_debug_rd_data_valid +// tlu.io.ifu_tlu.ifu_ic_error_start := io.ifu_dec.ifu_tlu.ifu_ic_error_start +// tlu.io.ifu_tlu.ifu_iccm_rd_ecc_single_err := io.ifu_dec.ifu_tlu.ifu_iccm_rd_ecc_single_err +// tlu.io.ifu_tlu.ifu_ic_debug_rd_data := io.ifu_dec.ifu_tlu.ifu_ic_debug_rd_data +// tlu.io.ifu_tlu.ifu_ic_debug_rd_data_valid := io.ifu_dec.ifu_tlu.ifu_ic_debug_rd_data_valid tlu.io.pic_claimid := io.pic_claimid tlu.io.pic_pl := io.pic_pl tlu.io.mhwakeup := io.mhwakeup @@ -533,18 +620,22 @@ class el2_dec extends Module with param with RequireAsyncReset{ tlu.io.mpc_debug_run_req := io.mpc_debug_run_req tlu.io.mpc_reset_run_req := io.mpc_reset_run_req //outputs +// io.ifu_dec.dec_mem_ctrl <> tlu.io.tlu_mem +// io.ifu_dec.dec_ifc <> tlu.io.tlu_ifc +// io.ifu_dec.dec_bp <> tlu.io.tlu_bp + io.dec_dbg_cmd_done := tlu.io.dec_dbg_cmd_done io.dec_dbg_cmd_fail := tlu.io.dec_dbg_cmd_fail io.dec_tlu_dbg_halted := tlu.io.dec_tlu_dbg_halted io.dec_tlu_debug_mode := tlu.io.dec_tlu_debug_mode io.dec_tlu_resume_ack := tlu.io.dec_tlu_resume_ack - io.dec_tlu_flush_noredir_r := tlu.io.dec_tlu_flush_noredir_r - io.dec_tlu_mpc_halted_only := tlu.io.dec_tlu_mpc_halted_only - io.dec_tlu_flush_leak_one_r := tlu.io.dec_tlu_flush_leak_one_r - io.dec_tlu_flush_err_r := tlu.io.dec_tlu_flush_err_r - io.dec_tlu_meihap := tlu.io.dec_tlu_meihap +// io.ifu_dec.tlu_ifc.dec_tlu_flush_noredir_wb := tlu.io.tlu_ifc.dec_tlu_flush_noredir_wb + io.dec_tlu_mpc_halted_only := tlu.io.dec_tlu_mpc_halted_only +// io.ifu_dec.tlu_bp.dec_tlu_flush_leak_one_wb := tlu.io.tlu_bp.dec_tlu_flush_leak_one_wb +// io.ifu_dec.tlu_mem.dec_tlu_flush_err_wb := tlu.io.tlu_mem.dec_tlu_flush_err_wb +// io.dec_tlu_meihap := tlu.io.dec_tlu_meihap io.trigger_pkt_any := tlu.io.trigger_pkt_any - io.dec_tlu_ic_diag_pkt := tlu.io.dec_tlu_ic_diag_pkt +// io.ifu_dec.tlu_mem.dec_tlu_ic_diag_pkt := tlu.io.tlu_mem.dec_tlu_ic_diag_pkt io.o_cpu_halt_status := tlu.io.o_cpu_halt_status io.o_cpu_halt_ack := tlu.io.o_cpu_halt_ack io.o_cpu_run_ack := tlu.io.o_cpu_run_ack @@ -554,14 +645,14 @@ class el2_dec extends Module with param with RequireAsyncReset{ io.debug_brkpt_status := tlu.io.debug_brkpt_status io.dec_tlu_meicurpl := tlu.io.dec_tlu_meicurpl io.dec_tlu_meipt := tlu.io.dec_tlu_meipt - io.dec_tlu_br0_r_pkt := tlu.io.dec_tlu_br0_r_pkt - io.dec_tlu_i0_commit_cmt := tlu.io.dec_tlu_i0_commit_cmt +// io.ifu_dec.tlu_bp.dec_tlu_br0_r_pkt := tlu.io.tlu_bp.dec_tlu_br0_r_pkt +// io.ifu_dec.tlu_mem.dec_tlu_i0_commit_cmt := tlu.io.tlu_mem.dec_tlu_i0_commit_cmt io.dec_tlu_i0_kill_writeb_r := tlu.io.dec_tlu_i0_kill_writeb_r - io.dec_tlu_flush_lower_r := tlu.io.dec_tlu_flush_lower_r - io.dec_tlu_flush_path_r := tlu.io.dec_tlu_flush_path_r - io.dec_tlu_fence_i_r := tlu.io.dec_tlu_fence_i_r - io.dec_tlu_mrac_ff := tlu.io.dec_tlu_mrac_ff - io.dec_tlu_force_halt := tlu.io.dec_tlu_force_halt +// io.dec_tlu_flush_lower_r := tlu.io.dec_tlu_flush_lower_r +// io.dec_tlu_flush_path_r := tlu.io.dec_tlu_flush_path_r +// io.ifu_dec.tlu_mem.dec_tlu_fence_i_wb := tlu.io.tlu_mem.dec_tlu_fence_i_wb +// io.ifu_dec.tlu_ifc.dec_tlu_mrac_ff := tlu.io.tlu_ifc.dec_tlu_mrac_ff +// io.ifu_dec.tlu_mem.dec_tlu_force_halt := tlu.io.tlu_mem.dec_tlu_force_halt io.dec_tlu_perfcnt0 := tlu.io.dec_tlu_perfcnt0 io.dec_tlu_perfcnt1 := tlu.io.dec_tlu_perfcnt1 io.dec_tlu_perfcnt2 := tlu.io.dec_tlu_perfcnt2 @@ -571,11 +662,6 @@ class el2_dec extends Module with param with RequireAsyncReset{ dec_tlu_int_valid_wb1 := tlu.io.dec_tlu_int_valid_wb1 dec_tlu_exc_cause_wb1 := tlu.io.dec_tlu_exc_cause_wb1 dec_tlu_mtval_wb1 := tlu.io.dec_tlu_mtval_wb1 - io.dec_tlu_external_ldfwd_disable := tlu.io.dec_tlu_external_ldfwd_disable - io.dec_tlu_sideeffect_posted_disable := tlu.io.dec_tlu_sideeffect_posted_disable - io.dec_tlu_core_ecc_disable := tlu.io.dec_tlu_core_ecc_disable - io.dec_tlu_bpred_disable := tlu.io.dec_tlu_bpred_disable - io.dec_tlu_wb_coalescing_disable := tlu.io.dec_tlu_wb_coalescing_disable io.dec_tlu_dma_qos_prty := tlu.io.dec_tlu_dma_qos_prty io.dec_tlu_misc_clk_override := tlu.io.dec_tlu_misc_clk_override io.dec_tlu_ifu_clk_override := tlu.io.dec_tlu_ifu_clk_override diff --git a/src/main/scala/dec/el2_dec_decode_ctl.scala b/src/main/scala/dec/el2_dec_decode_ctl.scala index 1ec20e5c..2b407ec2 100644 --- a/src/main/scala/dec/el2_dec_decode_ctl.scala +++ b/src/main/scala/dec/el2_dec_decode_ctl.scala @@ -1,27 +1,34 @@ package dec import chisel3._ + import scala.collection._ import chisel3.util._ import include._ import lib._ +import exu._ +import ifu._ +import lsu._ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val io = IO(new Bundle{ - + val decode_exu = Flipped(new decode_exu) + val dec_alu = Flipped(new dec_alu) + val dec_div = Flipped(new dec_div) + val dctl_busbuff = Flipped(new dctl_busbuff()) val dec_tlu_flush_extint = Input(Bool()) val dec_tlu_force_halt = Input(Bool()) // invalidate nonblock load cam on a force halt event - val dec_extint_stall = Output(Bool()) - val ifu_i0_cinst = Input(UInt(16.W)) // 16b compressed instruction +// val dec_extint_stall = Output(Bool()) + val dec_i0_inst_wb1 = Output(UInt(32.W)) // 32b instruction at wb+1 for trace encoder val dec_i0_pc_wb1 = Output(UInt(31.W)) // 31b pc at wb+1 for trace encoder - val lsu_nonblock_load_valid_m = Input(Bool()) // valid nonblock load at m - val lsu_nonblock_load_tag_m = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_inv_r = Input(Bool()) // invalidate request for nonblock load r - val lsu_nonblock_load_inv_tag_r = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_data_valid = Input(Bool()) // valid nonblock load data back - val lsu_nonblock_load_data_error = Input(Bool()) // nonblock load bus error - val lsu_nonblock_load_data_tag = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag - val lsu_nonblock_load_data = Input(UInt(32.W)) // nonblock load data +// val lsu_nonblock_load_valid_m = Input(Bool()) // valid nonblock load at m +// val lsu_nonblock_load_tag_m = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_inv_r = Input(Bool()) // invalidate request for nonblock load r +// val lsu_nonblock_load_inv_tag_r = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_data_valid = Input(Bool()) // valid nonblock load data back +// val lsu_nonblock_load_data_error = Input(Bool()) // nonblock load bus error +// val lsu_nonblock_load_data_tag = Input(UInt(LSU_NUM_NBLOAD_WIDTH.W)) // -> corresponding tag +// val lsu_nonblock_load_data = Input(UInt(32.W)) // nonblock load data val dec_i0_trigger_match_d = Input(UInt(4.W)) // i0 decode trigger matches val dec_tlu_wr_pause_r = Input(Bool()) // pause instruction at r val dec_tlu_pipelining_disable = Input(Bool()) // pipeline disable - presync, i0 decode only @@ -55,43 +62,43 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val dec_i0_pc4_d = Input(Bool()) // inst is 4B inst else 2B val dec_csr_rddata_d = Input(UInt(32.W)) // csr read data at wb val dec_csr_legal_d = Input(Bool()) // csr indicates legal operation - val exu_csr_rs1_x = Input(UInt(32.W)) // rs1 for csr instr +// val exu_csr_rs1_x = Input(UInt(32.W)) // rs1 for csr instr val lsu_result_m = Input(UInt(32.W)) // load result val lsu_result_corr_r = Input(UInt(32.W)) // load result - corrected data for writing gpr's, not for bypassing - val exu_flush_final = Input(Bool()) // lower flush or i0 flush at X or D - val exu_i0_pc_x = Input(UInt(31.W)) // pcs at e1 +// val exu_flush_final = Input(Bool()) // lower flush or i0 flush at X or D +// val exu_i0_pc_x = Input(UInt(31.W)) // pcs at e1 val dec_i0_instr_d = Input(UInt(32.W)) // inst at decode val dec_ib0_valid_d = Input(Bool()) // inst valid at decode - val exu_i0_result_x = Input(UInt(32.W)) // from primary alu's +// val exu_i0_result_x = Input(UInt(32.W)) // from primary alu's val free_clk = Input(Clock()) val active_clk = Input(Clock()) // clk except for halt / pause val clk_override = Input(Bool()) // test stuff - val dec_i0_rs1_en_d = Output(Bool()) // rs1 enable at decode - val dec_i0_rs2_en_d = Output(Bool()) +// val dec_i0_rs1_en_d = Output(Bool()) // rs1 enable at decode +// val dec_i0_rs2_en_d = Output(Bool()) val dec_i0_rs1_d = Output(UInt(5.W)) // rs1 logical source val dec_i0_rs2_d = Output(UInt(5.W)) - val dec_i0_immed_d = Output(UInt(32.W)) // 32b immediate data decode - val dec_i0_br_immed_d = Output(UInt(12.W)) // 12b branch immediate - val i0_ap = Output(new el2_alu_pkt_t) // alu packets - val dec_i0_decode_d = Output(Bool()) // i0 decode - val dec_i0_alu_decode_d = Output(Bool()) // decode to D-stage alu - val dec_i0_rs1_bypass_data_d = Output(UInt(32.W)) // i0 rs1 bypass data - val dec_i0_rs2_bypass_data_d = Output(UInt(32.W)) // i0 rs2 bypass data +// val dec_i0_immed_d = Output(UInt(32.W)) // 32b immediate data decode +// val dec_i0_br_immed_d = Output(UInt(12.W)) // 12b branch immediate +// val i0_ap = Output(new el2_alu_pkt_t) // alu packets +// val dec_i0_decode_d = Output(Bool()) // i0 decode +// val dec_i0_alu_decode_d = Output(Bool()) // decode to D-stage alu +// val dec_i0_rs1_bypass_data_d = Output(UInt(32.W)) // i0 rs1 bypass data +// val dec_i0_rs2_bypass_data_d = Output(UInt(32.W)) // i0 rs2 bypass data val dec_i0_waddr_r = Output(UInt(5.W)) // i0 logical source to write to gpr's val dec_i0_wen_r = Output(Bool()) // i0 write enable val dec_i0_wdata_r = Output(UInt(32.W)) // i0 write data - val dec_i0_select_pc_d = Output(Bool()) // i0 select pc for rs1 - branches - val dec_i0_rs1_bypass_en_d = Output(UInt(2.W)) // i0 rs1 bypass enable - val dec_i0_rs2_bypass_en_d = Output(UInt(2.W)) // i0 rs2 bypass enable +// val dec_i0_select_pc_d = Output(Bool()) // i0 select pc for rs1 - branches +// val dec_i0_rs1_bypass_en_d = Output(UInt(2.W)) // i0 rs1 bypass enable +// val dec_i0_rs2_bypass_en_d = Output(UInt(2.W)) // i0 rs2 bypass enable val lsu_p = Valid(new el2_lsu_pkt_t) // load/store packet - val mul_p = Valid(new el2_mul_pkt_t) // multiply packet - val div_p = Valid(new el2_div_pkt_t) // divide packet +// val mul_p = Valid(new el2_mul_pkt_t) // multiply packet +// val div_p = Valid(new el2_div_pkt_t) // divide packet val div_waddr_wb = Output(UInt(5.W)) // DIV write address to GPR - val dec_div_cancel = Output(Bool()) // cancel the divide operation +// val dec_div_cancel = Output(Bool()) // cancel the divide operation val dec_lsu_valid_raw_d = Output(Bool()) val dec_lsu_offset_d = Output(UInt(12.W)) - val dec_csr_ren_d = Output(Bool()) // valid csr decode +// val dec_csr_ren_d = Output(Bool()) // valid csr decode val dec_csr_wen_unq_d = Output(Bool()) // valid csr with write - for csr legal val dec_csr_any_unq_d = Output(Bool()) // valid csr - for csr legal val dec_csr_rdaddr_d = Output(UInt(12.W)) // read address for csr @@ -103,13 +110,14 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val dec_tlu_packet_r = Output(new el2_trap_pkt_t) // trap packet val dec_tlu_i0_pc_r = Output(UInt(31.W)) // i0 trap pc val dec_illegal_inst = Output(UInt(32.W)) // illegal inst - val pred_correct_npc_x = Output(UInt(31.W)) // npc e2 if the prediction is correct - val dec_i0_predict_p_d = Valid(new el2_predict_pkt_t) // i0 predict packet decode - val i0_predict_fghr_d = Output(UInt(BHT_GHR_SIZE.W)) // i0 predict fghr - val i0_predict_index_d = Output(UInt(((BHT_ADDR_HI-BHT_ADDR_LO)+1).W)) // i0 predict index - val i0_predict_btag_d = Output(UInt(BTB_BTAG_SIZE.W)) // i0_predict branch tag - val dec_data_en = Output(UInt(2.W)) // clock-gating logic - val dec_ctl_en = Output(UInt(2.W)) +// val pred_correct_npc_x = Output(UInt(31.W)) // npc e2 if the prediction is correct + +// val dec_i0_predict_p_d = Valid(new el2_predict_pkt_t) // i0 predict packet decode +// val i0_predict_fghr_d = Output(UInt(BHT_GHR_SIZE.W)) // i0 predict fghr +// val i0_predict_index_d = Output(UInt(((BHT_ADDR_HI-BHT_ADDR_LO)+1).W)) // i0 predict index +// val i0_predict_btag_d = Output(UInt(BTB_BTAG_SIZE.W)) // i0_predict branch tag +// val dec_data_en = Output(UInt(2.W)) // clock-gating logic +// val dec_ctl_en = Output(UInt(2.W)) val dec_pmu_instr_decoded = Output(Bool()) // number of instructions decode this cycle encoded val dec_pmu_decode_stall = Output(Bool()) // decode is stalled val dec_pmu_presync_stall = Output(Bool()) // decode has presync stall @@ -120,10 +128,12 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val dec_pause_state_cg = Output(Bool()) // pause state for clock-gating val dec_div_active = Output(Bool()) // non-block divide is active val scan_mode = Input(Bool()) - }) + + val dec_aln = Flipped(new aln_dec) +}) ///////////////////////////////////////////////////////////////////////////////////////// - // //packets zero initialization - io.mul_p := 0.U.asTypeOf(io.mul_p) +// //packets zero initialization + io.decode_exu.mul_p := 0.U.asTypeOf(io.decode_exu.mul_p) // Vals defined val leak1_i1_stall_in = WireInit(UInt(1.W), 0.U) val leak1_i0_stall_in = WireInit(UInt(1.W), 0.U) @@ -207,15 +217,14 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_result_r = WireInit(UInt(32.W), 0.U) ////////////////////////////////////////////////////////////////////// // Start - Data gating {{ - val data_gate_en = (io.dec_tlu_wr_pause_r ^ tlu_wr_pause_r1 ) | // replaces free_clk (tlu_wr_pause_r1 ^ tlu_wr_pause_r2 ) | // replaces free_clk - (io.dec_tlu_flush_extint ^ io.dec_extint_stall) | + (io.dec_tlu_flush_extint ^ io.decode_exu.dec_extint_stall) | (leak1_i1_stall_in ^ leak1_i1_stall ) | // replaces free_clk (leak1_i0_stall_in ^ leak1_i0_stall ) | // replaces free_clk (pause_state_in ^ pause_state ) | // replaces free_clk (ps_stall_in ^ postsync_stall ) | // replaces free_clk - (io.exu_flush_final ^ flush_final_r ) | // replaces free_clk + (io.dec_alu.exu_flush_final ^ flush_final_r ) | // replaces free_clk (illegal_lockout_in ^ illegal_lockout ) // replaces active_clk @@ -224,30 +233,30 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ // End - Data gating }} val i0_brp_valid = io.dec_i0_brp.valid & !leak1_mode - io.dec_i0_predict_p_d.bits.misp :=0.U - io.dec_i0_predict_p_d.bits.ataken :=0.U - io.dec_i0_predict_p_d.bits.boffset :=0.U - io.dec_i0_predict_p_d.bits.pcall := i0_pcall // don't mark as pcall if branch error - io.dec_i0_predict_p_d.bits.pja := i0_pja - io.dec_i0_predict_p_d.bits.pret := i0_pret - io.dec_i0_predict_p_d.bits.prett := io.dec_i0_brp.bits.prett - io.dec_i0_predict_p_d.bits.pc4 := io.dec_i0_pc4_d - io.dec_i0_predict_p_d.bits.hist := io.dec_i0_brp.bits.hist - io.dec_i0_predict_p_d.valid := i0_brp_valid & i0_legal_decode_d + io.decode_exu.dec_i0_predict_p_d.bits.misp :=0.U + io.decode_exu.dec_i0_predict_p_d.bits.ataken :=0.U + io.decode_exu.dec_i0_predict_p_d.bits.boffset :=0.U + io.decode_exu.dec_i0_predict_p_d.bits.pcall := i0_pcall // don't mark as pcall if branch error + io.decode_exu.dec_i0_predict_p_d.bits.pja := i0_pja + io.decode_exu.dec_i0_predict_p_d.bits.pret := i0_pret + io.decode_exu.dec_i0_predict_p_d.bits.prett := io.dec_i0_brp.bits.prett + io.decode_exu.dec_i0_predict_p_d.bits.pc4 := io.dec_i0_pc4_d + io.decode_exu.dec_i0_predict_p_d.bits.hist := io.dec_i0_brp.bits.hist + io.decode_exu.dec_i0_predict_p_d.valid := i0_brp_valid & i0_legal_decode_d val i0_notbr_error = i0_brp_valid & !(i0_dp_raw.condbr | i0_pcall_raw | i0_pja_raw | i0_pret_raw) // no toffset error for a pret val i0_br_toffset_error = i0_brp_valid & io.dec_i0_brp.bits.hist(1) & (io.dec_i0_brp.bits.toffset =/= i0_br_offset) & !i0_pret_raw val i0_ret_error = i0_brp_valid & io.dec_i0_brp.bits.ret & !i0_pret_raw; val i0_br_error = io.dec_i0_brp.bits.br_error | i0_notbr_error | i0_br_toffset_error | i0_ret_error - io.dec_i0_predict_p_d.bits.br_error := i0_br_error & i0_legal_decode_d & !leak1_mode - io.dec_i0_predict_p_d.bits.br_start_error := io.dec_i0_brp.bits.br_start_error & i0_legal_decode_d & !leak1_mode - io.i0_predict_index_d := io.dec_i0_bp_index - io.i0_predict_btag_d := io.dec_i0_bp_btag + io.decode_exu.dec_i0_predict_p_d.bits.br_error := i0_br_error & i0_legal_decode_d & !leak1_mode + io.decode_exu.dec_i0_predict_p_d.bits.br_start_error := io.dec_i0_brp.bits.br_start_error & i0_legal_decode_d & !leak1_mode + io.decode_exu.i0_predict_index_d := io.dec_i0_bp_index + io.decode_exu.i0_predict_btag_d := io.dec_i0_bp_btag val i0_br_error_all = (i0_br_error | io.dec_i0_brp.bits.br_start_error) & !leak1_mode - io.dec_i0_predict_p_d.bits.toffset := i0_br_offset - io.i0_predict_fghr_d := io.dec_i0_bp_fghr - io.dec_i0_predict_p_d.bits.way := io.dec_i0_brp.bits.way + io.decode_exu.dec_i0_predict_p_d.bits.toffset := i0_br_offset + io.decode_exu.i0_predict_fghr_d := io.dec_i0_bp_fghr + io.decode_exu.dec_i0_predict_p_d.bits.way := io.dec_i0_brp.bits.way // end // on br error turn anything into a nop @@ -268,54 +277,54 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ } val i0 = io.dec_i0_instr_d - io.dec_i0_select_pc_d := i0_dp.pc; + io.decode_exu.dec_i0_select_pc_d := i0_dp.pc // branches that can be predicted - val i0_predict_br = i0_dp.condbr | i0_pcall | i0_pja | i0_pret; + val i0_predict_br = i0_dp.condbr | i0_pcall | i0_pja | i0_pret; val i0_predict_nt = !(io.dec_i0_brp.bits.hist(1) & i0_brp_valid) & i0_predict_br val i0_predict_t = (io.dec_i0_brp.bits.hist(1) & i0_brp_valid) & i0_predict_br val i0_ap_pc2 = !io.dec_i0_pc4_d val i0_ap_pc4 = io.dec_i0_pc4_d - io.i0_ap.predict_nt := i0_predict_nt - io.i0_ap.predict_t := i0_predict_t - - io.i0_ap.add := i0_dp.add - io.i0_ap.sub := i0_dp.sub - io.i0_ap.land := i0_dp.land - io.i0_ap.lor := i0_dp.lor - io.i0_ap.lxor := i0_dp.lxor - io.i0_ap.sll := i0_dp.sll - io.i0_ap.srl := i0_dp.srl - io.i0_ap.sra := i0_dp.sra - io.i0_ap.slt := i0_dp.slt - io.i0_ap.unsign := i0_dp.unsign - io.i0_ap.beq := i0_dp.beq - io.i0_ap.bne := i0_dp.bne - io.i0_ap.blt := i0_dp.blt - io.i0_ap.bge := i0_dp.bge - io.i0_ap.csr_write := i0_csr_write_only_d - io.i0_ap.csr_imm := i0_dp.csr_imm - io.i0_ap.jal := i0_jal + io.decode_exu.i0_ap.predict_nt := i0_predict_nt + io.decode_exu.i0_ap.predict_t := i0_predict_t + io.decode_exu.i0_ap.add := i0_dp.add + io.decode_exu.i0_ap.sub := i0_dp.sub + io.decode_exu.i0_ap.land := i0_dp.land + io.decode_exu.i0_ap.lor := i0_dp.lor + io.decode_exu.i0_ap.lxor := i0_dp.lxor + io.decode_exu.i0_ap.sll := i0_dp.sll + io.decode_exu.i0_ap.srl := i0_dp.srl + io.decode_exu.i0_ap.sra := i0_dp.sra + io.decode_exu.i0_ap.slt := i0_dp.slt + io.decode_exu.i0_ap.unsign := i0_dp.unsign + io.decode_exu.i0_ap.beq := i0_dp.beq + io.decode_exu.i0_ap.bne := i0_dp.bne + io.decode_exu.i0_ap.blt := i0_dp.blt + io.decode_exu.i0_ap.bge := i0_dp.bge + io.decode_exu.i0_ap.csr_write := i0_csr_write_only_d + io.decode_exu.i0_ap.csr_imm := i0_dp.csr_imm + io.decode_exu.i0_ap.jal := i0_jal + // non block load cam logic // val found=Wire(UInt(1.W)) cam_wen := Mux1H((0 until LSU_NUM_NBLOAD).map(i=>(0 to i).map(j=> if(i==j) !cam(j).valid else cam(j).valid).reduce(_.asBool&_.asBool).asBool -> (cam_write << i))) - cam_write := io.lsu_nonblock_load_valid_m - val cam_write_tag = io.lsu_nonblock_load_tag_m(LSU_NUM_NBLOAD_WIDTH-1,0) + cam_write := io.dctl_busbuff.lsu_nonblock_load_valid_m + val cam_write_tag = io.dctl_busbuff.lsu_nonblock_load_tag_m(LSU_NUM_NBLOAD_WIDTH-1,0) - val cam_inv_reset = io.lsu_nonblock_load_inv_r - val cam_inv_reset_tag = io.lsu_nonblock_load_inv_tag_r + val cam_inv_reset = io.dctl_busbuff.lsu_nonblock_load_inv_r + val cam_inv_reset_tag = io.dctl_busbuff.lsu_nonblock_load_inv_tag_r - val cam_data_reset = io.lsu_nonblock_load_data_valid | io.lsu_nonblock_load_data_error - val cam_data_reset_tag = io.lsu_nonblock_load_data_tag + val cam_data_reset = io.dctl_busbuff.lsu_nonblock_load_data_valid | io.dctl_busbuff.lsu_nonblock_load_data_error + val cam_data_reset_tag = io.dctl_busbuff.lsu_nonblock_load_data_tag val nonblock_load_rd = Mux(x_d.bits.i0load.asBool, x_d.bits.i0rd, 0.U(5.W)) // rd data - val load_data_tag = io.lsu_nonblock_load_data_tag + val load_data_tag = io.dctl_busbuff.lsu_nonblock_load_data_tag // case of multiple loads to same dest ie. x1 ... you have to invalidate the older one // don't writeback a nonblock load - val nonblock_load_valid_m_delay=withClock(io.active_clk){RegEnable(io.lsu_nonblock_load_valid_m,0.U, i0_r_ctl_en.asBool)} + val nonblock_load_valid_m_delay=withClock(io.active_clk){RegEnable(io.dctl_busbuff.lsu_nonblock_load_valid_m,0.U, i0_r_ctl_en.asBool)} val i0_load_kill_wen_r = nonblock_load_valid_m_delay & r_d.bits.i0load for(i <- 0 until LSU_NUM_NBLOAD){ cam_inv_reset_val(i) := cam_inv_reset & (cam_inv_reset_tag === cam(i).bits.tag) & cam(i).valid @@ -336,7 +345,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ }.otherwise{ cam_in(i) := cam(i) } - when(nonblock_load_valid_m_delay===1.U && (io.lsu_nonblock_load_inv_tag_r === cam(i).bits.tag) && cam(i).valid===1.U){ + when(nonblock_load_valid_m_delay===1.U && (io.dctl_busbuff.lsu_nonblock_load_inv_tag_r === cam(i).bits.tag) && cam(i).valid===1.U){ cam_in(i).bits.wb := 1.U } // force debug halt forces cam valids to 0; highest priority @@ -351,12 +360,12 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ io.dec_nonblock_load_waddr:=0.U(5.W) // cancel if any younger inst (including another nonblock) committing this cycle val nonblock_load_cancel = ((r_d_in.bits.i0rd === io.dec_nonblock_load_waddr) & i0_wen_r) - io.dec_nonblock_load_wen := (io.lsu_nonblock_load_data_valid && nonblock_load_write.reduce(_|_).asBool && !nonblock_load_cancel) - val i0_nonblock_boundary_stall = ((nonblock_load_rd===i0r.rs1) & io.lsu_nonblock_load_valid_m & io.dec_i0_rs1_en_d)|((nonblock_load_rd===i0r.rs2) & io.lsu_nonblock_load_valid_m & io.dec_i0_rs2_en_d) + io.dec_nonblock_load_wen := (io.dctl_busbuff.lsu_nonblock_load_data_valid && nonblock_load_write.reduce(_|_).asBool && !nonblock_load_cancel) + val i0_nonblock_boundary_stall = ((nonblock_load_rd===i0r.rs1) & io.dctl_busbuff.lsu_nonblock_load_valid_m & io.decode_exu.dec_i0_rs1_en_d)|((nonblock_load_rd===i0r.rs2) & io.dctl_busbuff.lsu_nonblock_load_valid_m & io.decode_exu.dec_i0_rs2_en_d) i0_nonblock_load_stall := i0_nonblock_boundary_stall - val cal_temp= for(i <-0 until LSU_NUM_NBLOAD) yield ((Fill(5,nonblock_load_write(i)) & cam(i).bits.rd), io.dec_i0_rs1_en_d & cam(i).valid & (cam(i).bits.rd === i0r.rs1), io.dec_i0_rs2_en_d & cam(i).valid & (cam(i).bits.rd === i0r.rs2)) + val cal_temp= for(i <-0 until LSU_NUM_NBLOAD) yield ((Fill(5,nonblock_load_write(i)) & cam(i).bits.rd), io.decode_exu.dec_i0_rs1_en_d & cam(i).valid & (cam(i).bits.rd === i0r.rs1), io.decode_exu.dec_i0_rs2_en_d & cam(i).valid & (cam(i).bits.rd === i0r.rs2)) val (waddr, ld_stall_1, ld_stall_2) = (cal_temp.map(_._1).reduce(_|_) , cal_temp.map(_._2).reduce(_|_), cal_temp.map(_._3).reduce(_|_) ) io.dec_nonblock_load_waddr:=waddr i0_nonblock_load_stall:=ld_stall_1 | ld_stall_2 | i0_nonblock_boundary_stall @@ -399,7 +408,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ leak1_i1_stall_in := (io.dec_tlu_flush_leak_one_r | (leak1_i1_stall & !io.dec_tlu_flush_lower_r)) leak1_i1_stall := withClock(data_gate_clk){RegNext(leak1_i1_stall_in,0.U)} leak1_mode := leak1_i1_stall - leak1_i0_stall_in := ((io.dec_i0_decode_d & leak1_i1_stall) | (leak1_i0_stall & !io.dec_tlu_flush_lower_r)) + leak1_i0_stall_in := ((io.dec_aln.dec_i0_decode_d & leak1_i1_stall) | (leak1_i0_stall & !io.dec_tlu_flush_lower_r)) leak1_i0_stall := withClock(data_gate_clk){RegNext(leak1_i0_stall_in,0.U)} // 12b jal's can be predicted - these are calls @@ -420,19 +429,19 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ i0_jal := i0_dp.jal & !i0_pcall_case & !i0_pja_case & !i0_pret_case /////////////////////////////////////////////////////////////////////////////////////////////////////////// - io.div_p.valid := div_decode_d - io.div_p.bits.unsign := i0_dp.unsign - io.div_p.bits.rem := i0_dp.rem + io.dec_div.div_p.valid := div_decode_d + io.dec_div.div_p.bits.unsign := i0_dp.unsign + io.dec_div.div_p.bits.rem := i0_dp.rem - io.mul_p.valid := mul_decode_d - io.mul_p.bits.rs1_sign := i0_dp.rs1_sign - io.mul_p.bits.rs2_sign := i0_dp.rs2_sign - io.mul_p.bits.low := i0_dp.low + io.decode_exu.mul_p.valid := mul_decode_d + io.decode_exu.mul_p.bits.rs1_sign := i0_dp.rs1_sign + io.decode_exu.mul_p.bits.rs2_sign := i0_dp.rs2_sign + io.decode_exu.mul_p.bits.low := i0_dp.low - io.dec_extint_stall := withClock(data_gate_clk){RegNext(io.dec_tlu_flush_extint,0.U)} + io.decode_exu.dec_extint_stall := withClock(data_gate_clk){RegNext(io.dec_tlu_flush_extint,0.U)} io.lsu_p := 0.U.asTypeOf(io.lsu_p) - when (io.dec_extint_stall){ + when (io.decode_exu.dec_extint_stall){ io.lsu_p.bits.load := 1.U(1.W) io.lsu_p.bits.word := 1.U(1.W) io.lsu_p.bits.fast_int := 1.U(1.W) @@ -451,7 +460,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ } ////////////////////////////////////// - io.dec_csr_ren_d := i0_dp.csr_read //H: assigning csr read enable signal decoded from decode_ctl going as input to EXU + io.dec_alu.dec_csr_ren_d := i0_dp.csr_read //H: assigning csr read enable signal decoded from decode_ctl going as input to EXU csr_ren_qual_d := i0_dp.csr_read & i0_legal_decode_d.asBool //csr_ren_qual_d assigned as csr_read above val i0_csr_write = i0_dp.csr_write & !io.dec_debug_fence_d @@ -485,14 +494,14 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val csr_mask_x = Mux1H(Seq( csr_imm_x.asBool -> Cat(repl(27,0.U),csrimm_x(4,0)), - !csr_imm_x.asBool -> io.exu_csr_rs1_x)) + !csr_imm_x.asBool -> io.decode_exu.exu_csr_rs1_x)) val write_csr_data_x = Mux1H(Seq( csr_clr_x -> (csr_rddata_x & (~csr_mask_x).asUInt), csr_set_x -> (csr_rddata_x | csr_mask_x), csr_write_x -> ( csr_mask_x))) // pause instruction - val clear_pause = (io.dec_tlu_flush_lower_r & !io.dec_tlu_flush_pause_r) | (pause_state & (write_csr_data === 0.U(31.W))) // if 0 or 1 then exit pause state - 1 cycle pause + val clear_pause = (io.dec_tlu_flush_lower_r & !io.dec_tlu_flush_pause_r) | (pause_state & (write_csr_data === Cat(Fill(31,0.U),write_csr_data(0)))) // if 0 or 1 then exit pause state - 1 cycle pause pause_state_in := (io.dec_tlu_wr_pause_r | pause_state) & !clear_pause pause_state := withClock(data_gate_clk){RegNext(pause_state_in, 0.U)} io.dec_pause_state := pause_state @@ -528,17 +537,17 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val any_csr_d = i0_dp.csr_read | i0_csr_write io.dec_csr_any_unq_d := any_csr_d val i0_legal = i0_dp.legal & (!any_csr_d | io.dec_csr_legal_d) - val i0_inst_d = Mux(io.dec_i0_pc4_d,i0,Cat(repl(16,0.U), io.ifu_i0_cinst)) + val i0_inst_d = Mux(io.dec_i0_pc4_d,i0,Cat(repl(16,0.U), io.dec_aln.ifu_i0_cinst)) // illegal inst handling - val shift_illegal = io.dec_i0_decode_d & !i0_legal//lm: valid but not legal + val shift_illegal = io.dec_aln.dec_i0_decode_d & !i0_legal//lm: valid but not legal val illegal_inst_en = shift_illegal & !illegal_lockout io.dec_illegal_inst := rvdffe(i0_inst_d,illegal_inst_en,clock,io.scan_mode) illegal_lockout_in := (shift_illegal | illegal_lockout) & !flush_final_r illegal_lockout := withClock(data_gate_clk){RegNext(illegal_lockout_in, 0.U)} val i0_div_prior_div_stall = i0_dp.div & io.dec_div_active //stalls signals - val i0_block_raw_d = (i0_dp.csr_read & prior_csr_write) | io.dec_extint_stall | pause_stall | + val i0_block_raw_d = (i0_dp.csr_read & prior_csr_write) | io.decode_exu.dec_extint_stall | pause_stall | leak1_i0_stall | io.dec_tlu_debug_stall | postsync_stall | presync_stall | ((i0_dp.fence | debug_fence) & !lsu_idle) | i0_nonblock_load_stall | i0_load_block_d | i0_nonblock_div_stall | i0_div_prior_div_stall @@ -549,13 +558,13 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_exublock_d = i0_block_raw_d //decode valid - io.dec_i0_decode_d := io.dec_ib0_valid_d & !i0_block_d & !io.dec_tlu_flush_lower_r & !flush_final_r + io.dec_aln.dec_i0_decode_d := io.dec_ib0_valid_d & !i0_block_d & !io.dec_tlu_flush_lower_r & !flush_final_r val i0_exudecode_d = io.dec_ib0_valid_d & !i0_exublock_d & !io.dec_tlu_flush_lower_r & !flush_final_r val i0_exulegal_decode_d = i0_exudecode_d & i0_legal // performance monitor signals - io.dec_pmu_instr_decoded := io.dec_i0_decode_d - io.dec_pmu_decode_stall := io.dec_ib0_valid_d & !io.dec_i0_decode_d + io.dec_pmu_instr_decoded := io.dec_aln.dec_i0_decode_d + io.dec_pmu_decode_stall := io.dec_ib0_valid_d & !io.dec_aln.dec_i0_decode_d io.dec_pmu_postsync_stall := postsync_stall.asBool io.dec_pmu_presync_stall := presync_stall.asBool @@ -567,9 +576,9 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ presync_stall := (i0_presync & prior_inflight_eff) postsync_stall := withClock(data_gate_clk){RegNext(ps_stall_in, 0.U)} // illegals will postsync - ps_stall_in := (io.dec_i0_decode_d & (i0_postsync | !i0_legal) ) | ( postsync_stall & prior_inflight_x) + ps_stall_in := (io.dec_aln.dec_i0_decode_d & (i0_postsync | !i0_legal) ) | ( postsync_stall & prior_inflight_x) - io.dec_i0_alu_decode_d := i0_exulegal_decode_d & i0_dp.alu + io.dec_alu.dec_i0_alu_decode_d := i0_exulegal_decode_d & i0_dp.alu lsu_decode_d := i0_legal_decode_d & i0_dp.lsu mul_decode_d := i0_exulegal_decode_d & i0_dp.mul @@ -590,7 +599,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ d_t.pmu_divide := 0.U(1.W) d_t.pmu_lsu_misaligned := 0.U(1.W) - d_t.i0trigger := io.dec_i0_trigger_match_d & repl(4,io.dec_i0_decode_d) + d_t.i0trigger := io.dec_i0_trigger_match_d & repl(4,io.dec_aln.dec_i0_decode_d) x_t := rvdffe(d_t,i0_x_ctl_en.asBool,clock,io.scan_mode) @@ -613,16 +622,16 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ io.dec_tlu_packet_r.pmu_divide := r_d.bits.i0div & r_d.valid // end tlu stuff - flush_final_r := withClock(data_gate_clk){RegNext(io.exu_flush_final, 0.U)} + flush_final_r := withClock(data_gate_clk){RegNext(io.dec_alu.exu_flush_final, 0.U)} - io.dec_i0_decode_d := io.dec_ib0_valid_d & !i0_block_d & !io.dec_tlu_flush_lower_r & !flush_final_r + io.dec_aln.dec_i0_decode_d := io.dec_ib0_valid_d & !i0_block_d & !io.dec_tlu_flush_lower_r & !flush_final_r i0r.rs1 := i0(19,15) //H: assigning reg packets the instructions bits i0r.rs2 := i0(24,20) i0r.rd := i0(11,7) - io.dec_i0_rs1_en_d := i0_dp.rs1 & (i0r.rs1 =/= 0.U(5.W)) // if rs1_en=0 then read will be all 0's - io.dec_i0_rs2_en_d := i0_dp.rs2 & (i0r.rs2 =/= 0.U(5.W)) + io.decode_exu.dec_i0_rs1_en_d := i0_dp.rs1 & (i0r.rs1 =/= 0.U(5.W)) // if rs1_en=0 then read will be all 0's + io.decode_exu.dec_i0_rs2_en_d := i0_dp.rs2 & (i0r.rs2 =/= 0.U(5.W)) val i0_rd_en_d = i0_dp.rd & (i0r.rd =/= 0.U(5.W)) io.dec_i0_rs1_d := i0r.rs1//H:assiging packets to output signals leading to gprfile io.dec_i0_rs2_d := i0r.rs2 @@ -630,7 +639,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_jalimm20 = i0_dp.jal & i0_dp.imm20 // H:jal (used at line 915) val i0_uiimm20 = !i0_dp.jal & i0_dp.imm20 - io.dec_i0_immed_d := Mux1H(Seq( + io.decode_exu.dec_i0_immed_d := Mux1H(Seq( i0_dp.csr_read -> io.dec_csr_rddata_d, !i0_dp.csr_read -> i0_immed_d)) @@ -641,7 +650,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ i0_uiimm20 -> Cat(i0(31,12),repl(12,0.U)), (i0_csr_write_only_d & i0_dp.csr_imm).asBool -> Cat(repl(27,0.U),i0(19,15)))) // for csr's that only write - i0_legal_decode_d := io.dec_i0_decode_d & i0_legal + i0_legal_decode_d := io.dec_aln.dec_i0_decode_d & i0_legal i0_d_c.mul := i0_dp.mul & i0_legal_decode_d i0_d_c.load := i0_dp.load & i0_legal_decode_d @@ -649,7 +658,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_x_c = withClock(io.active_clk){RegEnable(i0_d_c, i0_x_ctl_en.asBool)} val i0_r_c = withClock(io.active_clk){RegEnable(i0_x_c, i0_r_ctl_en.asBool)} - i0_pipe_en := Cat(io.dec_i0_decode_d,withClock(io.active_clk){RegNext(i0_pipe_en(3,1), init=0.U)}) + i0_pipe_en := Cat(io.dec_aln.dec_i0_decode_d,withClock(io.active_clk){RegNext(i0_pipe_en(3,1), init=0.U)}) i0_x_ctl_en := (i0_pipe_en(3,2).orR | io.clk_override) i0_r_ctl_en := (i0_pipe_en(2,1).orR | io.clk_override) @@ -659,19 +668,19 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ i0_wb_data_en := ( i0_pipe_en(1) | io.clk_override) i0_wb1_data_en := ( i0_pipe_en(0) | io.clk_override) - io.dec_data_en := Cat(i0_x_data_en, i0_r_data_en) - io.dec_ctl_en := Cat(i0_x_ctl_en, i0_r_ctl_en) + io.decode_exu.dec_data_en := Cat(i0_x_data_en, i0_r_data_en) + io.decode_exu.dec_ctl_en := Cat(i0_x_ctl_en, i0_r_ctl_en) d_d.bits.i0rd := i0r.rd d_d.bits.i0v := i0_rd_en_d & i0_legal_decode_d - d_d.valid := io.dec_i0_decode_d // has flush_final_r + d_d.valid := io.dec_aln.dec_i0_decode_d // has flush_final_r d_d.bits.i0load := i0_dp.load & i0_legal_decode_d d_d.bits.i0store := i0_dp.store & i0_legal_decode_d d_d.bits.i0div := i0_dp.div & i0_legal_decode_d d_d.bits.csrwen := io.dec_csr_wen_unq_d & i0_legal_decode_d - d_d.bits.csrwonly := i0_csr_write_only_d & io.dec_i0_decode_d + d_d.bits.csrwonly := i0_csr_write_only_d & io.dec_aln.dec_i0_decode_d d_d.bits.csrwaddr := i0(31,20) x_d := rvdffe(d_d, i0_x_ctl_en.asBool,clock,io.scan_mode) @@ -698,19 +707,19 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_result_r_raw = rvdffe(i0_result_x,i0_r_data_en.asBool,clock,io.scan_mode) if ( LOAD_TO_USE_PLUS1 == 1 ) { - i0_result_x := io.exu_i0_result_x + i0_result_x := io.decode_exu.exu_i0_result_x i0_result_r := Mux((r_d.bits.i0v & r_d.bits.i0load).asBool,io.lsu_result_m, i0_result_r_raw) } else { - i0_result_x := Mux((x_d.bits.i0v & x_d.bits.i0load).asBool,io.lsu_result_m,io.exu_i0_result_x) + i0_result_x := Mux((x_d.bits.i0v & x_d.bits.i0load).asBool,io.lsu_result_m,io.decode_exu.exu_i0_result_x) i0_result_r := i0_result_r_raw } // correct lsu load data - don't use for bypass, do pass down the pipe i0_result_corr_r := Mux((r_d.bits.i0v & r_d.bits.i0load).asBool,io.lsu_result_corr_r,i0_result_r_raw) - io.dec_i0_br_immed_d := Mux((io.i0_ap.predict_nt & !i0_dp.jal).asBool,i0_br_offset,Cat(repl(10,0.U),i0_ap_pc4,i0_ap_pc2)) + io.dec_alu.dec_i0_br_immed_d := Mux((io.decode_exu.i0_ap.predict_nt & !i0_dp.jal).asBool,i0_br_offset,Cat(repl(10,0.U),i0_ap_pc4,i0_ap_pc2)) val last_br_immed_d = WireInit(UInt(12.W),0.U) - last_br_immed_d := Mux((io.i0_ap.predict_nt).asBool,Cat(repl(10,0.U),i0_ap_pc4,i0_ap_pc2),i0_br_offset) + last_br_immed_d := Mux((io.decode_exu.i0_ap.predict_nt).asBool,Cat(repl(10,0.U),i0_ap_pc4,i0_ap_pc2),i0_br_offset) val last_br_immed_x = WireInit(UInt(12.W),0.U) last_br_immed_x := rvdffe(last_br_immed_d,i0_x_data_en.asBool,clock,io.scan_mode) @@ -727,7 +736,7 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val nonblock_div_cancel = (io.dec_div_active & div_flush) | (io.dec_div_active & !div_e1_to_r & (r_d.bits.i0rd === io.div_waddr_wb) & i0_wen_r) - io.dec_div_cancel := nonblock_div_cancel.asBool + io.dec_div.dec_div_cancel := nonblock_div_cancel.asBool val i0_div_decode_d = i0_legal_decode_d & i0_dp.div val div_active_in = i0_div_decode_d | (io.dec_div_active & !io.exu_div_wren & !nonblock_div_cancel) @@ -735,8 +744,8 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ io.dec_div_active := withClock(io.free_clk){RegNext(div_active_in, 0.U)} // nonblocking div scheme - i0_nonblock_div_stall := (io.dec_i0_rs1_en_d & io.dec_div_active & (io.div_waddr_wb === i0r.rs1)) | - (io.dec_i0_rs2_en_d & io.dec_div_active & (io.div_waddr_wb === i0r.rs2)) + i0_nonblock_div_stall := (io.decode_exu.dec_i0_rs1_en_d & io.dec_div_active & (io.div_waddr_wb === i0r.rs1)) | + (io.decode_exu.dec_i0_rs2_en_d & io.dec_div_active & (io.div_waddr_wb === i0r.rs2)) io.div_waddr_wb := RegEnable(i0r.rd,0.U,i0_div_decode_d.asBool) ///div end @@ -754,22 +763,22 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ val i0_pc_wb = rvdffe(io.dec_tlu_i0_pc_r,i0_wb_en.asBool,clock,io.scan_mode) io.dec_i0_pc_wb1 := rvdffe(i0_pc_wb,i0_wb1_en.asBool,clock,io.scan_mode) - val dec_i0_pc_r = rvdffe(io.exu_i0_pc_x,i0_r_data_en.asBool,clock,io.scan_mode) + val dec_i0_pc_r = rvdffe(io.dec_alu.exu_i0_pc_x,i0_r_data_en.asBool,clock,io.scan_mode) io.dec_tlu_i0_pc_r := dec_i0_pc_r //end tracing - val temp_pred_correct_npc_x = rvbradder(Cat(io.exu_i0_pc_x,0.U),Cat(last_br_immed_x,0.U)) - io.pred_correct_npc_x := temp_pred_correct_npc_x(31,1) + val temp_pred_correct_npc_x = rvbradder(Cat(io.dec_alu.exu_i0_pc_x,0.U),Cat(last_br_immed_x,0.U)) + io.decode_exu.pred_correct_npc_x := temp_pred_correct_npc_x(31,1) // scheduling logic for primary alu's - val i0_rs1_depend_i0_x = io.dec_i0_rs1_en_d & x_d.bits.i0v & (x_d.bits.i0rd === i0r.rs1) - val i0_rs1_depend_i0_r = io.dec_i0_rs1_en_d & r_d.bits.i0v & (r_d.bits.i0rd === i0r.rs1) + val i0_rs1_depend_i0_x = io.decode_exu.dec_i0_rs1_en_d & x_d.bits.i0v & (x_d.bits.i0rd === i0r.rs1) + val i0_rs1_depend_i0_r = io.decode_exu.dec_i0_rs1_en_d & r_d.bits.i0v & (r_d.bits.i0rd === i0r.rs1) - val i0_rs2_depend_i0_x = io.dec_i0_rs2_en_d & x_d.bits.i0v & (x_d.bits.i0rd === i0r.rs2) - val i0_rs2_depend_i0_r = io.dec_i0_rs2_en_d & r_d.bits.i0v & (r_d.bits.i0rd === i0r.rs2) + val i0_rs2_depend_i0_x = io.decode_exu.dec_i0_rs2_en_d & x_d.bits.i0v & (x_d.bits.i0rd === i0r.rs2) + val i0_rs2_depend_i0_r = io.decode_exu.dec_i0_rs2_en_d & r_d.bits.i0v & (r_d.bits.i0rd === i0r.rs2) // order the producers as follows: , i0_x, i0_r, i0_wb i0_rs1_class_d := Mux(i0_rs1_depend_i0_x.asBool,i0_x_c,Mux(i0_rs1_depend_i0_r.asBool, i0_r_c, 0.U.asTypeOf(i0_rs1_class_d))) i0_rs1_depth_d := Mux(i0_rs1_depend_i0_x.asBool,1.U(2.W),Mux(i0_rs1_depend_i0_r.asBool, 2.U(2.W), 0.U)) @@ -791,35 +800,35 @@ class el2_dec_decode_ctl extends Module with el2_lib with RequireAsyncReset{ } // add nonblock load rs1/rs2 bypass cases - val i0_rs1_nonblock_load_bypass_en_d = io.dec_i0_rs1_en_d & io.dec_nonblock_load_wen & (io.dec_nonblock_load_waddr === i0r.rs1) + val i0_rs1_nonblock_load_bypass_en_d = io.decode_exu.dec_i0_rs1_en_d & io.dec_nonblock_load_wen & (io.dec_nonblock_load_waddr === i0r.rs1) - val i0_rs2_nonblock_load_bypass_en_d = io.dec_i0_rs2_en_d & io.dec_nonblock_load_wen & (io.dec_nonblock_load_waddr === i0r.rs2) + val i0_rs2_nonblock_load_bypass_en_d = io.decode_exu.dec_i0_rs2_en_d & io.dec_nonblock_load_wen & (io.dec_nonblock_load_waddr === i0r.rs2) // bit 2 is priority match, bit 0 lowest priority , i0_x, i0_r i0_rs1bypass := Cat((i0_rs1_depth_d(0) &(i0_rs1_class_d.alu | i0_rs1_class_d.mul)),(i0_rs1_depth_d(0) & (i0_rs1_class_d.load)), (i0_rs1_depth_d(1) & (i0_rs1_class_d.alu | i0_rs1_class_d.mul | i0_rs1_class_d.load))) i0_rs2bypass := Cat((i0_rs2_depth_d(0) & (i0_rs2_class_d.alu | i0_rs2_class_d.mul)),(i0_rs2_depth_d(0) & (i0_rs2_class_d.load)),(i0_rs2_depth_d(1) & (i0_rs2_class_d.alu | i0_rs2_class_d.mul | i0_rs2_class_d.load))) - io.dec_i0_rs1_bypass_en_d := Cat(i0_rs1bypass(2),(i0_rs1bypass(1) | i0_rs1bypass(0) | (!i0_rs1bypass(2) & i0_rs1_nonblock_load_bypass_en_d))) - io.dec_i0_rs2_bypass_en_d := Cat(i0_rs2bypass(2),(i0_rs2bypass(1) | i0_rs2bypass(0) | (!i0_rs2bypass(2) & i0_rs2_nonblock_load_bypass_en_d))) + io.decode_exu.dec_i0_rs1_bypass_en_d := Cat(i0_rs1bypass(2),(i0_rs1bypass(1) | i0_rs1bypass(0) | (!i0_rs1bypass(2) & i0_rs1_nonblock_load_bypass_en_d))) + io.decode_exu.dec_i0_rs2_bypass_en_d := Cat(i0_rs2bypass(2),(i0_rs2bypass(1) | i0_rs2bypass(0) | (!i0_rs2bypass(2) & i0_rs2_nonblock_load_bypass_en_d))) - io.dec_i0_rs1_bypass_data_d := Mux1H(Seq( + io.decode_exu.dec_i0_rs1_bypass_data_d := Mux1H(Seq( i0_rs1bypass(1).asBool -> io.lsu_result_m, i0_rs1bypass(0).asBool -> i0_result_r, - (!i0_rs1bypass(1) & !i0_rs1bypass(0) & i0_rs1_nonblock_load_bypass_en_d).asBool -> io.lsu_nonblock_load_data, + (!i0_rs1bypass(1) & !i0_rs1bypass(0) & i0_rs1_nonblock_load_bypass_en_d).asBool -> io.dctl_busbuff.lsu_nonblock_load_data, )) - io.dec_i0_rs2_bypass_data_d := Mux1H(Seq( + io.decode_exu.dec_i0_rs2_bypass_data_d := Mux1H(Seq( i0_rs2bypass(1).asBool -> io.lsu_result_m, i0_rs2bypass(0).asBool -> i0_result_r, - (!i0_rs2bypass(1) & !i0_rs2bypass(0) & i0_rs2_nonblock_load_bypass_en_d).asBool -> io.lsu_nonblock_load_data, + (!i0_rs2bypass(1) & !i0_rs2bypass(0) & i0_rs2_nonblock_load_bypass_en_d).asBool -> io.dctl_busbuff.lsu_nonblock_load_data, )) - io.dec_lsu_valid_raw_d := ((io.dec_ib0_valid_d & (i0_dp_raw.load | i0_dp_raw.store) & !io.dma_dccm_stall_any & !i0_block_raw_d) | io.dec_extint_stall) + io.dec_lsu_valid_raw_d := ((io.dec_ib0_valid_d & (i0_dp_raw.load | i0_dp_raw.store) & !io.dma_dccm_stall_any & !i0_block_raw_d) | io.decode_exu.dec_extint_stall) io.dec_lsu_offset_d := Mux1H(Seq( - (!io.dec_extint_stall & i0_dp.lsu & i0_dp.load).asBool -> i0(31,20), - (!io.dec_extint_stall & i0_dp.lsu & i0_dp.store).asBool -> Cat(i0(31,25),i0(11,7)))) + (!io.decode_exu.dec_extint_stall & i0_dp.lsu & i0_dp.load).asBool -> i0(31,20), + (!io.decode_exu.dec_extint_stall & i0_dp.lsu & i0_dp.store).asBool -> Cat(i0(31,25),i0(11,7)))) } object dec_decode extends App{ println(chisel3.Driver.emitVerilog(new el2_dec_decode_ctl)) -} +} \ No newline at end of file diff --git a/src/main/scala/dec/el2_dec_gpr_ctl.scala b/src/main/scala/dec/el2_dec_gpr_ctl.scala index 6dfc2509..a9f7fcb6 100644 --- a/src/main/scala/dec/el2_dec_gpr_ctl.scala +++ b/src/main/scala/dec/el2_dec_gpr_ctl.scala @@ -1,69 +1,72 @@ package dec import chisel3._ + import scala.collection._ import chisel3.util._ +import exu.gpr_exu import include._ import lib._ class el2_dec_gpr_ctl extends Module with el2_lib with RequireAsyncReset{ - val io =IO(new el2_dec_gpr_ctl_IO) - val w0v =Wire(Vec(32,UInt(1.W))) - w0v := (0 until 32).map(i => 0.U) + val io =IO(new el2_dec_gpr_ctl_IO) + val w0v =Wire(Vec(32,UInt(1.W))) + w0v := (0 until 32).map(i => 0.U) - val w1v =Wire(Vec(32,UInt(1.W))) - w1v := (0 until 32).map(i => 0.U) + val w1v =Wire(Vec(32,UInt(1.W))) + w1v := (0 until 32).map(i => 0.U) - val w2v =Wire(Vec(32,UInt(1.W))) - w2v := (0 until 32).map(i => 0.U) + val w2v =Wire(Vec(32,UInt(1.W))) + w2v := (0 until 32).map(i => 0.U) - val gpr_in =Wire(Vec(32,UInt(32.W))) - gpr_in := (0 until 32).map(i => 0.U) + val gpr_in =Wire(Vec(32,UInt(32.W))) + gpr_in := (0 until 32).map(i => 0.U) - val gpr_out =Wire(Vec(32,UInt(32.W))) - gpr_out := (0 until 32).map(i => 0.U) + val gpr_out =Wire(Vec(32,UInt(32.W))) + gpr_out := (0 until 32).map(i => 0.U) - val gpr_wr_en =WireInit(UInt(32.W),0.U) - w0v(0):=0.U - w1v(0):=0.U - w2v(0):=0.U - gpr_out(0):=0.U - gpr_in(0):=0.U - io.rd0:=0.U - io.rd1:=0.U - // GPR Write logic - for (j <-1 until 32){ - w0v(j) := io.wen0 & (io.waddr0===j.asUInt) - w1v(j) := io.wen1 & (io.waddr1===j.asUInt) - w2v(j) := io.wen2 & (io.waddr2===j.asUInt) - gpr_in(j) := (Fill(32,w0v(j)) & io.wd0) | (Fill(32,w1v(j)) & io.wd1) | (Fill(32,w2v(j)) & io.wd2) - } - gpr_wr_en:= (w0v.reverse).reduceRight(Cat(_,_)) | (w1v.reverse).reduceRight(Cat(_,_)) | (w2v.reverse).reduceRight(Cat(_,_)) + val gpr_wr_en =WireInit(UInt(32.W),0.U) + w0v(0):=0.U + w1v(0):=0.U + w2v(0):=0.U + gpr_out(0):=0.U + gpr_in(0):=0.U + io.gpr_exu.gpr_i0_rs1_d:=0.U + io.gpr_exu.gpr_i0_rs2_d:=0.U + // GPR Write logic + for (j <-1 until 32){ + w0v(j) := io.wen0 & (io.waddr0===j.asUInt) + w1v(j) := io.wen1 & (io.waddr1===j.asUInt) + w2v(j) := io.wen2 & (io.waddr2===j.asUInt) + gpr_in(j) := (Fill(32,w0v(j)) & io.wd0) | (Fill(32,w1v(j)) & io.wd1) | (Fill(32,w2v(j)) & io.wd2) + } + gpr_wr_en:= (w0v.reverse).reduceRight(Cat(_,_)) | (w1v.reverse).reduceRight(Cat(_,_)) | (w2v.reverse).reduceRight(Cat(_,_)) - // GPR Write Enables for power savings - for (j <-1 until 32){ - gpr_out(j):=rvdffe(gpr_in(j),gpr_wr_en(j),clock,io.scan_mode) - } - // GPR Read logic - io.rd0:=Mux1H((1 until 32).map(i => (io.raddr0===i.U).asBool -> gpr_out(i))) - io.rd1:=Mux1H((1 until 32).map(i => (io.raddr1===i.U).asBool -> gpr_out(i))) + // GPR Write Enables for power savings + for (j <-1 until 32){ + gpr_out(j):=rvdffe(gpr_in(j),gpr_wr_en(j),clock,io.scan_mode) + } + // GPR Read logic + io.gpr_exu.gpr_i0_rs1_d:=Mux1H((1 until 32).map(i => (io.raddr0===i.U).asBool -> gpr_out(i))) + io.gpr_exu.gpr_i0_rs2_d:=Mux1H((1 until 32).map(i => (io.raddr1===i.U).asBool -> gpr_out(i))) } class el2_dec_gpr_ctl_IO extends Bundle{ - val raddr0=Input(UInt(5.W)) // logical read addresses - val raddr1=Input(UInt(5.W)) - val wen0=Input(UInt(1.W)) // write enable - val waddr0=Input(UInt(5.W)) // write address - val wd0=Input(UInt(32.W)) // write data - val wen1=Input(UInt(1.W)) // write enable - val waddr1=Input(UInt(5.W)) // write address - val wd1=Input(UInt(32.W)) // write data - val wen2=Input(UInt(1.W)) // write enable - val waddr2=Input(UInt(5.W)) // write address - val wd2=Input(UInt(32.W)) // write data - val rd0=Output(UInt(32.W)) // read data - val rd1=Output(UInt(32.W)) - val scan_mode=Input(Bool()) + val raddr0=Input(UInt(5.W)) // logical read addresses + val raddr1=Input(UInt(5.W)) + val wen0=Input(UInt(1.W)) // write enable + val waddr0=Input(UInt(5.W)) // write address + val wd0=Input(UInt(32.W)) // write data + val wen1=Input(UInt(1.W)) // write enable + val waddr1=Input(UInt(5.W)) // write address + val wd1=Input(UInt(32.W)) // write data + val wen2=Input(UInt(1.W)) // write enable + val waddr2=Input(UInt(5.W)) // write address + val wd2=Input(UInt(32.W)) // write data +// val gpr_i0_rs1_d=Output(UInt(32.W)) // read data +// val gpr_i0_rs2_d=Output(UInt(32.W)) + val scan_mode=Input(Bool()) + val gpr_exu = Flipped(new gpr_exu) } object gpr_gen extends App{ - println(chisel3.Driver.emitVerilog(new el2_dec_gpr_ctl)) +println(chisel3.Driver.emitVerilog(new el2_dec_gpr_ctl)) } diff --git a/src/main/scala/dec/el2_dec_ib_ctl.scala b/src/main/scala/dec/el2_dec_ib_ctl.scala index ce739543..2072e91b 100644 --- a/src/main/scala/dec/el2_dec_ib_ctl.scala +++ b/src/main/scala/dec/el2_dec_ib_ctl.scala @@ -2,19 +2,21 @@ package dec import include._ import chisel3._ import chisel3.util._ +import exu._ +import ifu.aln_ib import lib._ class el2_dec_ib_ctl extends Module with param{ val io=IO(new el2_dec_ib_ctl_IO) - io.dec_i0_icaf_f1_d :=io.ifu_i0_icaf_f1 - io.dec_i0_dbecc_d :=io.ifu_i0_dbecc - io.dec_i0_icaf_d :=io.ifu_i0_icaf - io.dec_i0_pc_d :=io.ifu_i0_pc - io.dec_i0_pc4_d :=io.ifu_i0_pc4 - io.dec_i0_icaf_type_d :=io.ifu_i0_icaf_type - io.dec_i0_brp :=io.i0_brp - io.dec_i0_bp_index :=io.ifu_i0_bp_index - io.dec_i0_bp_fghr :=io.ifu_i0_bp_fghr - io.dec_i0_bp_btag :=io.ifu_i0_bp_btag + io.dec_i0_icaf_f1_d :=io.ifu_ib.ifu_i0_icaf_f1 + io.dec_i0_dbecc_d :=io.ifu_ib.ifu_i0_dbecc + io.dec_i0_icaf_d :=io.ifu_ib.ifu_i0_icaf + io.ib_exu.dec_i0_pc_d :=io.ifu_ib.ifu_i0_pc + io.dec_i0_pc4_d :=io.ifu_ib.ifu_i0_pc4 + io.dec_i0_icaf_type_d :=io.ifu_ib.ifu_i0_icaf_type + io.dec_i0_brp :=io.ifu_ib.i0_brp + io.dec_i0_bp_index :=io.ifu_ib.ifu_i0_bp_index + io.dec_i0_bp_fghr :=io.ifu_ib.ifu_i0_bp_fghr + io.dec_i0_bp_btag :=io.ifu_ib.ifu_i0_bp_btag // GPR accesses // put reg to read on rs1 @@ -41,45 +43,36 @@ class el2_dec_ib_ctl extends Module with param{ val dcsr = io.dbg_cmd_addr(11,0) val ib0_debug_in =Mux1H(Seq( - debug_read_gpr.asBool -> Cat(Fill(12,0.U(1.W)),dreg,"b110000000110011".U), - debug_write_gpr.asBool -> Cat("b00000000000000000110".U,dreg,"b0110011".U), - debug_read_csr.asBool -> Cat(dcsr,"b00000010000001110011".U), - debug_write_csr.asBool -> Cat(dcsr,"b00000001000001110011".U) - )) + debug_read_gpr.asBool -> Cat(Fill(12,0.U(1.W)),dreg,"b110000000110011".U), + debug_write_gpr.asBool -> Cat("b00000000000000000110".U(20.W),dreg,"b0110011".U(7.W)), + debug_read_csr.asBool -> Cat(dcsr,"b00000010000001110011".U(20.W)), + debug_write_csr.asBool -> Cat(dcsr,"b00000001000001110011".U(20.W)) + )) // machine is in halted state, pipe empty, write will always happen next cycle - io.dec_debug_wdata_rs1_d := debug_write_gpr | debug_write_csr + io.ib_exu.dec_debug_wdata_rs1_d := debug_write_gpr | debug_write_csr // special fence csr for use only in debug mode io.dec_debug_fence_d := debug_write_csr & (dcsr === 0x7C4.U) - io.dec_ib0_valid_d := io.ifu_i0_valid | debug_valid - io.dec_i0_instr_d := Mux(debug_valid.asBool,ib0_debug_in,io.ifu_i0_instr) + io.dec_ib0_valid_d := io.ifu_ib.ifu_i0_valid | debug_valid + io.dec_i0_instr_d := Mux(debug_valid.asBool,ib0_debug_in,io.ifu_ib.ifu_i0_instr) } + class el2_dec_ib_ctl_IO extends Bundle with param{ val dbg_cmd_valid =Input(UInt(1.W)) // valid dbg cmd val dbg_cmd_write =Input(UInt(1.W)) // dbg cmd is write val dbg_cmd_type =Input(UInt(2.W)) // dbg type val dbg_cmd_addr =Input(UInt(32.W)) // expand to 31:0 - val i0_brp =Flipped(Valid(new el2_br_pkt_t)) // i0 branch packet from aligner - val ifu_i0_bp_index =Input(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // BP index(Changed size) - val ifu_i0_bp_fghr =Input(UInt((BHT_GHR_SIZE).W)) // BP FGHR - val ifu_i0_bp_btag =Input(UInt((BTB_BTAG_SIZE).W)) // BP tag - val ifu_i0_pc4 =Input(UInt(1.W)) // i0 is 4B inst else 2B - val ifu_i0_valid =Input(UInt(1.W)) // i0 valid from ifu - val ifu_i0_icaf =Input(UInt(1.W)) // i0 instruction access fault - val ifu_i0_icaf_type =Input(UInt(2.W)) // i0 instruction access fault type - val ifu_i0_icaf_f1 =Input(UInt(1.W)) // i0 has access fault on second fetch group - val ifu_i0_dbecc =Input(UInt(1.W)) // i0 double-bit error - val ifu_i0_instr =Input(UInt(32.W)) // i0 instruction from the aligner - val ifu_i0_pc =Input(UInt(31.W)) // i0 pc from the aligner + val ifu_ib = Flipped(new aln_ib) + val ib_exu = Flipped(new ib_exu) val dec_ib0_valid_d =Output(UInt(1.W)) // ib0 valid val dec_i0_icaf_type_d =Output(UInt(2.W)) // i0 instruction access fault type val dec_i0_instr_d =Output(UInt(32.W)) // i0 inst at decode - val dec_i0_pc_d =Output(UInt(31.W)) // i0 pc at decode +// val dec_i0_pc_d =Output(UInt(31.W)) // i0 pc at decode val dec_i0_pc4_d =Output(UInt(1.W)) // i0 is 4B inst else 2B val dec_i0_brp =Valid(new el2_br_pkt_t) // i0 branch packet at decode val dec_i0_bp_index =Output(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // i0 branch index @@ -88,9 +81,9 @@ class el2_dec_ib_ctl_IO extends Bundle with param{ val dec_i0_icaf_d =Output(UInt(1.W)) // i0 instruction access fault at decode val dec_i0_icaf_f1_d =Output(UInt(1.W)) // i0 instruction access fault at decode for f1 fetch group val dec_i0_dbecc_d =Output(UInt(1.W)) // i0 double-bit error at decode - val dec_debug_wdata_rs1_d =Output(UInt(1.W)) // put debug write data onto rs1 source: machine is halted +// val dec_debug_wdata_rs1_d =Output(UInt(1.W)) // put debug write data onto rs1 source: machine is halted val dec_debug_fence_d =Output(UInt(1.W)) // debug fence inst } object ib_gen extends App{ - println(chisel3.Driver.emitVerilog(new el2_dec_ib_ctl)) + chisel3.Driver.emitVerilog(new el2_dec_ib_ctl) } diff --git a/src/main/scala/dec/el2_dec_tlu_ctl.scala b/src/main/scala/dec/el2_dec_tlu_ctl.scala index 57c94fd3..078c1c5f 100644 --- a/src/main/scala/dec/el2_dec_tlu_ctl.scala +++ b/src/main/scala/dec/el2_dec_tlu_ctl.scala @@ -4,335 +4,333 @@ import chisel3.util._ import lib._ import include._ import el2_inst_pkt_t._ -//import lib.beh_ib_func._ +import ifu._ +import lsu._ trait CSR_VAL { - val MSTATUS_MIE =0 - val MIP_MCEIP =5 - val MIP_MITIP0 =4 - val MIP_MITIP1 =3 - val MIP_MEIP =2 - val MIP_MTIP =1 - val MIP_MSIP =0 + val MSTATUS_MIE =0 + val MIP_MCEIP =5 + val MIP_MITIP0 =4 + val MIP_MITIP1 =3 + val MIP_MEIP =2 + val MIP_MTIP =1 + val MIP_MSIP =0 - val MIE_MCEIE =5 - val MIE_MITIE0 =4 - val MIE_MITIE1 =3 - val MIE_MEIE =2 - val MIE_MTIE =1 - val MIE_MSIE =0 + val MIE_MCEIE =5 + val MIE_MITIE0 =4 + val MIE_MITIE1 =3 + val MIE_MEIE =2 + val MIE_MTIE =1 + val MIE_MSIE =0 - val DCSR_EBREAKM =15 - val DCSR_STEPIE =11 - val DCSR_STOPC =10 - val DCSR_STEP =2 - - val MTDATA1_DMODE =9 - val MTDATA1_SEL =7 - val MTDATA1_ACTION =6 - val MTDATA1_CHAIN =5 - val MTDATA1_MATCH =4 - val MTDATA1_M_ENABLED =3 - val MTDATA1_EXE =2 - val MTDATA1_ST =1 - val MTDATA1_LD =0 + val DCSR_EBREAKM =15 + val DCSR_STEPIE =11 + val DCSR_STOPC =10 + val DCSR_STEP =2 + + val MTDATA1_DMODE =9 + val MTDATA1_SEL =7 + val MTDATA1_ACTION =6 + val MTDATA1_CHAIN =5 + val MTDATA1_MATCH =4 + val MTDATA1_M_ENABLED =3 + val MTDATA1_EXE =2 + val MTDATA1_ST =1 + val MTDATA1_LD =0 } +import exu._ class el2_dec_tlu_ctl_IO extends Bundle with el2_lib { + val tlu_exu = Flipped(new tlu_exu) + val active_clk = Input(Clock()) + val free_clk = Input(Clock()) + //val rst_l = Input(Bool()) + val scan_mode = Input(Bool()) + val tlu_busbuff = Flipped (new tlu_busbuff) + val lsu_tlu = Flipped (new lsu_tlu) - val active_clk = Input(Clock()) - val free_clk = Input(Clock()) - //val rst_l = Input(Bool()) - val scan_mode = Input(Bool()) + val rst_vec = Input(UInt(31.W)) // reset vector, from core pins + val nmi_int = Input(UInt(1.W)) // nmi pin + val nmi_vec = Input(UInt(31.W)) // nmi vector + val i_cpu_halt_req = Input(UInt(1.W)) // Asynchronous Halt request to CPU + val i_cpu_run_req = Input(UInt(1.W)) // Asynchronous Restart request to CPU - val rst_vec = Input(UInt(31.W)) // reset vector, from core pins - val nmi_int = Input(UInt(1.W)) // nmi pin - val nmi_vec = Input(UInt(31.W)) // nmi vector - val i_cpu_halt_req = Input(UInt(1.W)) // Asynchronous Halt request to CPU - val i_cpu_run_req = Input(UInt(1.W)) // Asynchronous Restart request to CPU + val lsu_fastint_stall_any = Input(UInt(1.W)) // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle - val lsu_fastint_stall_any = Input(UInt(1.W)) // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle + val lsu_idle_any = Input(UInt(1.W)) // lsu is idle + // perf counter inputs + + val dec_pmu_instr_decoded = Input(UInt(1.W))// decoded instructions + val dec_pmu_decode_stall = Input(UInt(1.W))// decode stall + val dec_pmu_presync_stall = Input(UInt(1.W))// decode stall due to presync'd inst + val dec_pmu_postsync_stall = Input(UInt(1.W))// decode stall due to postsync'd inst + val lsu_store_stall_any = Input(UInt(1.W))// SB or WB is full, stall decode + val dma_dccm_stall_any = Input(UInt(1.W))// DMA stall of lsu + val dma_iccm_stall_any = Input(UInt(1.W))// DMA stall of ifu +// val exu_pmu_i0_br_misp = Input(UInt(1.W))// pipe 0 branch misp +// val exu_pmu_i0_br_ataken = Input(UInt(1.W))// pipe 0 branch actual taken +// val exu_pmu_i0_pc4 = Input(UInt(1.W))// pipe 0 4 byte branch + // val lsu_pmu_bus_trxn = Input(UInt(1.W))// D side bus transaction + // val lsu_pmu_bus_misaligned = Input(UInt(1.W)) // D side bus misaligned + // val lsu_pmu_bus_error = Input(UInt(1.W)) // D side bus error + // val lsu_pmu_bus_busy = Input(UInt(1.W)) // D side bus busy + // val lsu_pmu_load_external_m = Input(UInt(1.W)) // D side bus load + // val lsu_pmu_store_external_m= Input(UInt(1.W)) // D side bus store + val dma_pmu_dccm_read = Input(UInt(1.W)) // DMA DCCM read + val dma_pmu_dccm_write = Input(UInt(1.W)) // DMA DCCM write + val dma_pmu_any_read = Input(UInt(1.W)) // DMA read + val dma_pmu_any_write = Input(UInt(1.W)) // DMA write + + val lsu_fir_addr = Input(UInt(31.W)) // Fast int address + val lsu_fir_error = Input(UInt(2.W)) // Fast int lookup error + + val iccm_dma_sb_error = Input(UInt(1.W)) // I side dma single bit error + + val lsu_error_pkt_r = Flipped(Valid(new el2_lsu_error_pkt_t))// lsu precise exception/error packet + val lsu_single_ecc_error_incr = Input(UInt(1.W)) // LSU inc SB error counter + + val dec_pause_state = Input(UInt(1.W)) // Pause counter not zero + // val lsu_imprecise_error_store_any = Input(UInt(1.W)) // store bus error + // val lsu_imprecise_error_load_any = Input(UInt(1.W)) // store bus error + // val lsu_imprecise_error_addr_any = Input(UInt(32.W)) // store bus error address + + val dec_csr_wen_unq_d = Input(UInt(1.W)) // valid csr with write - for csr legal + val dec_csr_any_unq_d = Input(UInt(1.W)) // valid csr - for csr legal + val dec_csr_rdaddr_d = Input(UInt(12.W)) // read address for csr + + val dec_csr_wen_r = Input(UInt(1.W)) // csr write enable at wb + val dec_csr_wraddr_r = Input(UInt(12.W)) // write address for csr + val dec_csr_wrdata_r = Input(UInt(32.W)) // csr write data at wb + + val dec_csr_stall_int_ff = Input(UInt(1.W)) // csr is mie/mstatus + + val dec_tlu_i0_valid_r = Input(UInt(1.W)) // pipe 0 op at e4 is valid + +// val exu_npc_r = Input(UInt(31.W)) // for NPC tracking + + val dec_tlu_i0_pc_r = Input(UInt(31.W)) // for PC/NPC tracking + + val dec_tlu_packet_r = Input(new el2_trap_pkt_t) // exceptions known at decode + + val dec_illegal_inst = Input(UInt(32.W)) // For mtval + val dec_i0_decode_d = Input(UInt(1.W)) // decode valid, used for clean icache diagnostics + + // branch info from pipe0 for errors or counter updates +// val exu_i0_br_hist_r = Input(UInt(2.W)) // history +// val exu_i0_br_error_r = Input(UInt(1.W)) // error +// val exu_i0_br_start_error_r = Input(UInt(1.W)) // start error +// val exu_i0_br_valid_r = Input(UInt(1.W)) // valid +// val exu_i0_br_mp_r = Input(UInt(1.W)) // mispredict +// val exu_i0_br_middle_r = Input(UInt(1.W)) // middle of bank + + // branch info from pipe1 for errors or counter updates + + val exu_i0_br_way_r = Input(UInt(1.W))// way hit or repl + + // Debug start + val dec_dbg_cmd_done = Output(UInt(1.W)) // abstract command done + val dec_dbg_cmd_fail = Output(UInt(1.W)) // abstract command failed + val dec_tlu_dbg_halted = Output(UInt(1.W)) // Core is halted and ready for debug command + val dec_tlu_debug_mode = Output(UInt(1.W)) // Core is in debug mode + val dec_tlu_resume_ack = Output(UInt(1.W)) // Resume acknowledge + val dec_tlu_debug_stall = Output(UInt(1.W)) // stall decode while waiting on core to empty + +// val dec_tlu_flush_noredir_r = Output(UInt(1.W)) // Tell fetch to idle on this flush + val dec_tlu_mpc_halted_only = Output(UInt(1.W)) // Core is halted only due to MPC +// val dec_tlu_flush_leak_one_wb = Output(UInt(1.W)) // single step +// val dec_tlu_flush_err_r = Output(UInt(1.W)) // iside perr/ecc rfpc. This is the D stage of the error + + val dec_tlu_flush_extint = Output(UInt(1.W)) // fast ext int started +// val dec_tlu_meihap = Output(UInt(30.W)) // meihap for fast int + + val dbg_halt_req = Input(UInt(1.W)) // DM requests a halt + val dbg_resume_req = Input(UInt(1.W)) // DM requests a resume + + val dec_div_active = Input(UInt(1.W)) // oop div is active + val trigger_pkt_any = Output(Vec(4,new el2_trigger_pkt_t))// trigger info for trigger blocks - // perf counter inputs - val ifu_pmu_instr_aligned = Input(UInt(1.W))// aligned instructions - val ifu_pmu_fetch_stall = Input(UInt(1.W))// fetch unit stalled - val ifu_pmu_ic_miss = Input(UInt(1.W))// icache miss - val ifu_pmu_ic_hit = Input(UInt(1.W))// icache hit - val ifu_pmu_bus_error = Input(UInt(1.W))// Instruction side bus error - val ifu_pmu_bus_busy = Input(UInt(1.W))// Instruction side bus busy - val ifu_pmu_bus_trxn = Input(UInt(1.W))// Instruction side bus transaction - val dec_pmu_instr_decoded = Input(UInt(1.W))// decoded instructions - val dec_pmu_decode_stall = Input(UInt(1.W))// decode stall - val dec_pmu_presync_stall = Input(UInt(1.W))// decode stall due to presync'd inst - val dec_pmu_postsync_stall = Input(UInt(1.W))// decode stall due to postsync'd inst - val lsu_store_stall_any = Input(UInt(1.W))// SB or WB is full, stall decode - val dma_dccm_stall_any = Input(UInt(1.W))// DMA stall of lsu - val dma_iccm_stall_any = Input(UInt(1.W))// DMA stall of ifu - val exu_pmu_i0_br_misp = Input(UInt(1.W))// pipe 0 branch misp - val exu_pmu_i0_br_ataken = Input(UInt(1.W))// pipe 0 branch actual taken - val exu_pmu_i0_pc4 = Input(UInt(1.W))// pipe 0 4 byte branch - val lsu_pmu_bus_trxn = Input(UInt(1.W))// D side bus transaction - val lsu_pmu_bus_misaligned = Input(UInt(1.W)) // D side bus misaligned - val lsu_pmu_bus_error = Input(UInt(1.W)) // D side bus error - val lsu_pmu_bus_busy = Input(UInt(1.W)) // D side bus busy - val lsu_pmu_load_external_m = Input(UInt(1.W)) // D side bus load - val lsu_pmu_store_external_m= Input(UInt(1.W)) // D side bus store - val dma_pmu_dccm_read = Input(UInt(1.W)) // DMA DCCM read - val dma_pmu_dccm_write = Input(UInt(1.W)) // DMA DCCM write - val dma_pmu_any_read = Input(UInt(1.W)) // DMA read - val dma_pmu_any_write = Input(UInt(1.W)) // DMA write +// val dec_tlu_ic_diag_pkt = Output(new el2_cache_debug_pkt_t) // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics + // Debug end - val lsu_fir_addr = Input(UInt(31.W)) // Fast int address - val lsu_fir_error = Input(UInt(2.W)) // Fast int lookup error + val pic_claimid = Input(UInt(8.W)) // pic claimid for csr + val pic_pl = Input(UInt(4.W)) // pic priv level for csr + val mhwakeup = Input(UInt(1.W)) // high priority external int, wakeup if halted - val iccm_dma_sb_error = Input(UInt(1.W)) // I side dma single bit error + val mexintpend= Input(UInt(1.W)) // external interrupt pending + val timer_int= Input(UInt(1.W)) // timer interrupt pending + val soft_int= Input(UInt(1.W)) // software interrupt pending - val lsu_error_pkt_r = Flipped(Valid(new el2_lsu_error_pkt_t))// lsu precise exception/error packet - val lsu_single_ecc_error_incr = Input(UInt(1.W)) // LSU inc SB error counter + val o_cpu_halt_status = Output(UInt(1.W)) // PMU interface, halted + val o_cpu_halt_ack = Output(UInt(1.W)) // halt req ack + val o_cpu_run_ack = Output(UInt(1.W)) // run req ack + val o_debug_mode_status = Output(UInt(1.W)) // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request - val dec_pause_state = Input(UInt(1.W)) // Pause counter not zero - val lsu_imprecise_error_store_any = Input(UInt(1.W)) // store bus error - val lsu_imprecise_error_load_any = Input(UInt(1.W)) // store bus error - val lsu_imprecise_error_addr_any = Input(UInt(32.W)) // store bus error address + val core_id = Input(UInt(28.W)) // Core ID - val dec_csr_wen_unq_d = Input(UInt(1.W)) // valid csr with write - for csr legal - val dec_csr_any_unq_d = Input(UInt(1.W)) // valid csr - for csr legal - val dec_csr_rdaddr_d = Input(UInt(12.W)) // read address for csr + // external MPC halt/run interface + val mpc_debug_halt_req = Input(UInt(1.W)) // Async halt request + val mpc_debug_run_req = Input(UInt(1.W)) // Async run request + val mpc_reset_run_req = Input(UInt(1.W)) // Run/halt after reset + val mpc_debug_halt_ack = Output(UInt(1.W)) // Halt ack + val mpc_debug_run_ack = Output(UInt(1.W)) // Run ack + val debug_brkpt_status = Output(UInt(1.W)) // debug breakpoint + val dec_tlu_meicurpl = Output(UInt(4.W)) // to PIC + val dec_tlu_meipt = Output(UInt(4.W)) // to PIC + val dec_csr_rddata_d = Output(UInt(32.W)) // csr read data at wb + val dec_csr_legal_d = Output(UInt(1.W)) // csr indicates legal operation +// val dec_tlu_br0_r_pkt = Output(new el2_br_tlu_pkt_t) // branch pkt to bp + val dec_tlu_i0_kill_writeb_wb = Output(UInt(1.W)) // I0 is flushed, don't writeback any results to arch state +// val dec_tlu_flush_lower_wb = Output(UInt(1.W)) // commit has a flush (exception, int, mispredict at e4) +// val dec_tlu_i0_commit_cmt = Output(UInt(1.W)) // committed an instruction + val dec_tlu_i0_kill_writeb_r = Output(UInt(1.W)) // I0 is flushed, don't writeback any results to arch state +// val dec_tlu_flush_lower_r = Output(UInt(1.W)) // commit has a flush (exception, int) +// val dec_tlu_flush_path_r = Output(UInt(31.W)) // flush pc +// val dec_tlu_fence_i_r = Output(UInt(1.W)) // flush is a fence_i rfnpc, flush icache + val dec_tlu_wr_pause_r = Output(UInt(1.W)) // CSR write to pause reg is at R. + val dec_tlu_flush_pause_r = Output(UInt(1.W)) // Flush is due to pause + val dec_tlu_presync_d = Output(UInt(1.W)) // CSR read needs to be presync'd + val dec_tlu_postsync_d = Output(UInt(1.W)) // CSR needs to be presync'd +// val dec_tlu_mrac_ff = Output(UInt(32.W)) // CSR for memory region control +// val dec_tlu_force_halt = Output(UInt(1.W)) // halt has been forced + val dec_tlu_perfcnt0 = Output(UInt(1.W)) // toggles when pipe0 perf counter 0 has an event inc + val dec_tlu_perfcnt1 = Output(UInt(1.W)) // toggles when pipe0 perf counter 1 has an event inc + val dec_tlu_perfcnt2 = Output(UInt(1.W)) // toggles when pipe0 perf counter 2 has an event inc + val dec_tlu_perfcnt3 = Output(UInt(1.W)) // toggles when pipe0 perf counter 3 has an event inc + val dec_tlu_i0_exc_valid_wb1 = Output(UInt(1.W)) // pipe 0 exception valid + val dec_tlu_i0_valid_wb1 = Output(UInt(1.W)) // pipe 0 valid + val dec_tlu_int_valid_wb1 = Output(UInt(1.W)) // pipe 2 int valid + val dec_tlu_exc_cause_wb1 = Output(UInt(5.W)) // exception or int cause + val dec_tlu_mtval_wb1 = Output(UInt(32.W)) // MTVAL value - val dec_csr_wen_r = Input(UInt(1.W)) // csr write enable at wb - val dec_csr_wraddr_r = Input(UInt(12.W)) // write address for csr - val dec_csr_wrdata_r = Input(UInt(32.W)) // csr write data at wb + // feature disable from mfdc + // val dec_tlu_external_ldfwd_disable = Output(UInt(1.W)) // disable external load forwarding + // val dec_tlu_sideeffect_posted_disable = Output(UInt(1.W)) // disable posted stores to side-effect address +// val dec_tlu_core_ecc_disable = Output(UInt(1.W)) // disable core ECC +// val dec_tlu_bpred_disable = Output(UInt(1.W)) // disable branch prediction + // val dec_tlu_wb_coalescing_disable = Output(UInt(1.W)) // disable writebuffer coalescing + val dec_tlu_pipelining_disable = Output(UInt(1.W)) // disable pipelining + val dec_tlu_dma_qos_prty = Output(UInt(3.W)) // DMA QoS priority coming from MFDC [18:16] - val dec_csr_stall_int_ff = Input(UInt(1.W)) // csr is mie/mstatus + // clock gating overrides from mcgc + val dec_tlu_misc_clk_override = Output(UInt(1.W)) // override misc clock domain gating + val dec_tlu_dec_clk_override = Output(UInt(1.W)) // override decode clock domain gating + val dec_tlu_ifu_clk_override = Output(UInt(1.W)) // override fetch clock domain gating + val dec_tlu_lsu_clk_override = Output(UInt(1.W)) // override load/store clock domain gating + val dec_tlu_bus_clk_override = Output(UInt(1.W)) // override bus clock domain gating + val dec_tlu_pic_clk_override = Output(UInt(1.W)) // override PIC clock domain gating + val dec_tlu_dccm_clk_override = Output(UInt(1.W)) // override DCCM clock domain gating + val dec_tlu_icm_clk_override = Output(UInt(1.W)) // override ICCM clock domain gating + val ifu_pmu_instr_aligned = Input(UInt(1.W)) - val dec_tlu_i0_valid_r = Input(UInt(1.W)) // pipe 0 op at e4 is valid - - val exu_npc_r = Input(UInt(31.W)) // for NPC tracking - - val dec_tlu_i0_pc_r = Input(UInt(31.W)) // for PC/NPC tracking - - val dec_tlu_packet_r = Input(new el2_trap_pkt_t) // exceptions known at decode - - val dec_illegal_inst = Input(UInt(32.W)) // For mtval - val dec_i0_decode_d = Input(UInt(1.W)) // decode valid, used for clean icache diagnostics - - // branch info from pipe0 for errors or counter updates - val exu_i0_br_hist_r = Input(UInt(2.W)) // history - val exu_i0_br_error_r = Input(UInt(1.W)) // error - val exu_i0_br_start_error_r = Input(UInt(1.W)) // start error - val exu_i0_br_valid_r = Input(UInt(1.W)) // valid - val exu_i0_br_mp_r = Input(UInt(1.W)) // mispredict - val exu_i0_br_middle_r = Input(UInt(1.W)) // middle of bank - - // branch info from pipe1 for errors or counter updates - - val exu_i0_br_way_r = Input(UInt(1.W))// way hit or repl - - // Debug start - val dec_dbg_cmd_done = Output(UInt(1.W)) // abstract command done - val dec_dbg_cmd_fail = Output(UInt(1.W)) // abstract command failed - val dec_tlu_dbg_halted = Output(UInt(1.W)) // Core is halted and ready for debug command - val dec_tlu_debug_mode = Output(UInt(1.W)) // Core is in debug mode - val dec_tlu_resume_ack = Output(UInt(1.W)) // Resume acknowledge - val dec_tlu_debug_stall = Output(UInt(1.W)) // stall decode while waiting on core to empty - - val dec_tlu_flush_noredir_r = Output(UInt(1.W)) // Tell fetch to idle on this flush - val dec_tlu_mpc_halted_only = Output(UInt(1.W)) // Core is halted only due to MPC - val dec_tlu_flush_leak_one_r = Output(UInt(1.W)) // single step - val dec_tlu_flush_err_r = Output(UInt(1.W)) // iside perr/ecc rfpc. This is the D stage of the error - - val dec_tlu_flush_extint = Output(UInt(1.W)) // fast ext int started - val dec_tlu_meihap = Output(UInt(30.W)) // meihap for fast int - - val dbg_halt_req = Input(UInt(1.W)) // DM requests a halt - val dbg_resume_req = Input(UInt(1.W)) // DM requests a resume - val ifu_miss_state_idle = Input(UInt(1.W)) // I-side miss buffer empty - val lsu_idle_any = Input(UInt(1.W)) // lsu is idle - val dec_div_active = Input(UInt(1.W)) // oop div is active - val trigger_pkt_any = Output(Vec(4,new el2_trigger_pkt_t))// trigger info for trigger blocks - - val ifu_ic_error_start = Input(UInt(1.W)) // IC single bit error - val ifu_iccm_rd_ecc_single_err = Input(UInt(1.W)) // ICCM single bit error - - - val ifu_ic_debug_rd_data = Input(UInt(71.W)) // diagnostic icache read data - val ifu_ic_debug_rd_data_valid = Input(UInt(1.W)) // diagnostic icache read data valid - val dec_tlu_ic_diag_pkt = Output(new el2_cache_debug_pkt_t) // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics - // Debug end - - val pic_claimid = Input(UInt(8.W)) // pic claimid for csr - val pic_pl = Input(UInt(4.W)) // pic priv level for csr - val mhwakeup = Input(UInt(1.W)) // high priority external int, wakeup if halted - - val mexintpend= Input(UInt(1.W)) // external interrupt pending - val timer_int= Input(UInt(1.W)) // timer interrupt pending - val soft_int= Input(UInt(1.W)) // software interrupt pending - - val o_cpu_halt_status = Output(UInt(1.W)) // PMU interface, halted - val o_cpu_halt_ack = Output(UInt(1.W)) // halt req ack - val o_cpu_run_ack = Output(UInt(1.W)) // run req ack - val o_debug_mode_status = Output(UInt(1.W)) // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request - - val core_id = Input(UInt(28.W)) // Core ID - - // external MPC halt/run interface - val mpc_debug_halt_req = Input(UInt(1.W)) // Async halt request - val mpc_debug_run_req = Input(UInt(1.W)) // Async run request - val mpc_reset_run_req = Input(UInt(1.W)) // Run/halt after reset - val mpc_debug_halt_ack = Output(UInt(1.W)) // Halt ack - val mpc_debug_run_ack = Output(UInt(1.W)) // Run ack - val debug_brkpt_status = Output(UInt(1.W)) // debug breakpoint - val dec_tlu_meicurpl = Output(UInt(4.W)) // to PIC - val dec_tlu_meipt = Output(UInt(4.W)) // to PIC - val dec_csr_rddata_d = Output(UInt(32.W)) // csr read data at wb - val dec_csr_legal_d = Output(UInt(1.W)) // csr indicates legal operation - val dec_tlu_br0_r_pkt = Valid(new el2_br_tlu_pkt_t) // branch pkt to bp - val dec_tlu_i0_kill_writeb_wb = Output(UInt(1.W)) // I0 is flushed, don't writeback any results to arch state - val dec_tlu_flush_lower_wb = Output(UInt(1.W)) // commit has a flush (exception, int, mispredict at e4) - val dec_tlu_i0_commit_cmt = Output(UInt(1.W)) // committed an instruction - val dec_tlu_i0_kill_writeb_r = Output(UInt(1.W)) // I0 is flushed, don't writeback any results to arch state - val dec_tlu_flush_lower_r = Output(UInt(1.W)) // commit has a flush (exception, int) - val dec_tlu_flush_path_r = Output(UInt(31.W)) // flush pc - val dec_tlu_fence_i_r = Output(UInt(1.W)) // flush is a fence_i rfnpc, flush icache - val dec_tlu_wr_pause_r = Output(UInt(1.W)) // CSR write to pause reg is at R. - val dec_tlu_flush_pause_r = Output(UInt(1.W)) // Flush is due to pause - val dec_tlu_presync_d = Output(UInt(1.W)) // CSR read needs to be presync'd - val dec_tlu_postsync_d = Output(UInt(1.W)) // CSR needs to be presync'd - val dec_tlu_mrac_ff = Output(UInt(32.W)) // CSR for memory region control - val dec_tlu_force_halt = Output(UInt(1.W)) // halt has been forced - val dec_tlu_perfcnt0 = Output(UInt(1.W)) // toggles when pipe0 perf counter 0 has an event inc - val dec_tlu_perfcnt1 = Output(UInt(1.W)) // toggles when pipe0 perf counter 1 has an event inc - val dec_tlu_perfcnt2 = Output(UInt(1.W)) // toggles when pipe0 perf counter 2 has an event inc - val dec_tlu_perfcnt3 = Output(UInt(1.W)) // toggles when pipe0 perf counter 3 has an event inc - val dec_tlu_i0_exc_valid_wb1 = Output(UInt(1.W)) // pipe 0 exception valid - val dec_tlu_i0_valid_wb1 = Output(UInt(1.W)) // pipe 0 valid - val dec_tlu_int_valid_wb1 = Output(UInt(1.W)) // pipe 2 int valid - val dec_tlu_exc_cause_wb1 = Output(UInt(5.W)) // exception or int cause - val dec_tlu_mtval_wb1 = Output(UInt(32.W)) // MTVAL value - - // feature disable from mfdc - val dec_tlu_external_ldfwd_disable = Output(UInt(1.W)) // disable external load forwarding - val dec_tlu_sideeffect_posted_disable = Output(UInt(1.W)) // disable posted stores to side-effect address - val dec_tlu_core_ecc_disable = Output(UInt(1.W)) // disable core ECC - val dec_tlu_bpred_disable = Output(UInt(1.W)) // disable branch prediction - val dec_tlu_wb_coalescing_disable = Output(UInt(1.W)) // disable writebuffer coalescing - val dec_tlu_pipelining_disable = Output(UInt(1.W)) // disable pipelining - val dec_tlu_dma_qos_prty = Output(UInt(3.W)) // DMA QoS priority coming from MFDC [18:16] - - // clock gating overrides from mcgc - val dec_tlu_misc_clk_override = Output(UInt(1.W)) // override misc clock domain gating - val dec_tlu_dec_clk_override = Output(UInt(1.W)) // override decode clock domain gating - val dec_tlu_ifu_clk_override = Output(UInt(1.W)) // override fetch clock domain gating - val dec_tlu_lsu_clk_override = Output(UInt(1.W)) // override load/store clock domain gating - val dec_tlu_bus_clk_override = Output(UInt(1.W)) // override bus clock domain gating - val dec_tlu_pic_clk_override = Output(UInt(1.W)) // override PIC clock domain gating - val dec_tlu_dccm_clk_override = Output(UInt(1.W)) // override DCCM clock domain gating - val dec_tlu_icm_clk_override = Output(UInt(1.W)) // override ICCM clock domain gating -} + val tlu_bp = Flipped(new dec_bp) + val tlu_ifc = Flipped(new dec_ifc) + val tlu_mem = Flipped(new dec_mem_ctrl) + } class el2_dec_tlu_ctl extends Module with el2_lib with RequireAsyncReset with CSR_VAL{ val io = IO(new el2_dec_tlu_ctl_IO) - val mtdata1_t = Wire(Vec(4,UInt(10.W))) - val pause_expired_wb =WireInit(UInt(1.W), 0.U) - val take_nmi_r_d1 =WireInit(UInt(1.W),0.U) - val exc_or_int_valid_r_d1 =WireInit(UInt(1.W),0.U) - val interrupt_valid_r_d1 =WireInit(UInt(1.W),0.U) - val tlu_flush_lower_r =WireInit(UInt(1.W),0.U) - val synchronous_flush_r =WireInit(UInt(1.W),0.U) - val interrupt_valid_r =WireInit(UInt(1.W),0.U) - val take_nmi =WireInit(UInt(1.W),0.U) - val take_reset =WireInit(UInt(1.W),0.U) - val take_int_timer1_int =WireInit(UInt(1.W),0.U) - val take_int_timer0_int =WireInit(UInt(1.W),0.U) - val take_timer_int =WireInit(UInt(1.W),0.U) - val take_soft_int =WireInit(UInt(1.W),0.U) - val take_ce_int =WireInit(UInt(1.W),0.U) - val take_ext_int_start =WireInit(UInt(1.W),0.U) - val ext_int_freeze =WireInit(UInt(1.W),0.U) - val ext_int_freeze_d1 =WireInit(UInt(1.W),0.U) - val take_ext_int_start_d1 =WireInit(UInt(1.W),0.U) - val take_ext_int_start_d2 =WireInit(UInt(1.W),0.U) - val take_ext_int_start_d3 =WireInit(UInt(1.W),0.U) - val fast_int_meicpct =WireInit(UInt(1.W),0.U) - val ignore_ext_int_due_to_lsu_stall =WireInit(UInt(1.W),0.U) - val take_ext_int =WireInit(UInt(1.W),0.U) - val internal_dbg_halt_timers =WireInit(UInt(1.W),0.U) - val int_timer1_int_hold =WireInit(UInt(1.W),0.U) - val int_timer0_int_hold =WireInit(UInt(1.W),0.U) - val mhwakeup_ready =WireInit(UInt(1.W),0.U) - val ext_int_ready =WireInit(UInt(1.W),0.U) - val ce_int_ready =WireInit(UInt(1.W),0.U) - val soft_int_ready =WireInit(UInt(1.W),0.U) - val timer_int_ready =WireInit(UInt(1.W),0.U) - val ebreak_to_debug_mode_r_d1 =WireInit(UInt(1.W),0.U) - val ebreak_to_debug_mode_r =WireInit(UInt(1.W),0.U) - val inst_acc_r =WireInit(UInt(1.W),0.U) - val inst_acc_r_raw =WireInit(UInt(1.W),0.U) - val iccm_sbecc_r =WireInit(UInt(1.W),0.U) - val ic_perr_r =WireInit(UInt(1.W),0.U) - val fence_i_r =WireInit(UInt(1.W),0.U) - val ebreak_r =WireInit(UInt(1.W),0.U) - val ecall_r =WireInit(UInt(1.W),0.U) - val illegal_r =WireInit(UInt(1.W),0.U) - val mret_r =WireInit(UInt(1.W),0.U) - val iccm_repair_state_ns =WireInit(UInt(1.W),0.U) - val rfpc_i0_r =WireInit(UInt(1.W),0.U) - val tlu_i0_kill_writeb_r =WireInit(UInt(1.W),0.U) - val lsu_exc_valid_r_d1 =WireInit(UInt(1.W),0.U) - val lsu_i0_exc_r_raw =WireInit(UInt(1.W),0.U) - val mdseac_locked_f =WireInit(UInt(1.W),0.U) - val i_cpu_run_req_d1 =WireInit(UInt(1.W),0.U) - val cpu_run_ack =WireInit(UInt(1.W),0.U) - val cpu_halt_status =WireInit(UInt(1.W),0.U) - val cpu_halt_ack =WireInit(UInt(1.W),0.U) - val pmu_fw_tlu_halted =WireInit(UInt(1.W),0.U) - val internal_pmu_fw_halt_mode =WireInit(UInt(1.W),0.U) - val pmu_fw_halt_req_ns =WireInit(UInt(1.W),0.U) - val pmu_fw_halt_req_f =WireInit(UInt(1.W),0.U) - val pmu_fw_tlu_halted_f =WireInit(UInt(1.W),0.U) - val int_timer0_int_hold_f =WireInit(UInt(1.W),0.U) - val int_timer1_int_hold_f =WireInit(UInt(1.W),0.U) - val trigger_hit_dmode_r =WireInit(UInt(1.W),0.U) - val i0_trigger_hit_r =WireInit(UInt(1.W),0.U) - val pause_expired_r =WireInit(UInt(1.W),0.U) - val dec_tlu_pmu_fw_halted =WireInit(UInt(1.W),0.U) - val dec_tlu_flush_noredir_r_d1 =WireInit(UInt(1.W),0.U) - val halt_taken_f =WireInit(UInt(1.W),0.U) - val lsu_idle_any_f =WireInit(UInt(1.W),0.U) - val ifu_miss_state_idle_f =WireInit(UInt(1.W),0.U) - val dbg_tlu_halted_f =WireInit(UInt(1.W),0.U) - val debug_halt_req_f =WireInit(UInt(1.W),0.U) - val debug_resume_req_f =WireInit(UInt(1.W),0.U) - val trigger_hit_dmode_r_d1 =WireInit(UInt(1.W),0.U) - val dcsr_single_step_done_f =WireInit(UInt(1.W),0.U) - val debug_halt_req_d1 =WireInit(UInt(1.W),0.U) - val request_debug_mode_r_d1 =WireInit(UInt(1.W),0.U) - val request_debug_mode_done_f =WireInit(UInt(1.W),0.U) - val dcsr_single_step_running_f =WireInit(UInt(1.W),0.U) - val dec_tlu_flush_pause_r_d1 =WireInit(UInt(1.W),0.U) - val dbg_halt_req_held =WireInit(UInt(1.W),0.U) - val debug_halt_req_ns =WireInit(UInt(1.W),0.U) - val internal_dbg_halt_mode =WireInit(UInt(1.W),0.U) - val core_empty =WireInit(UInt(1.W),0.U) - val dbg_halt_req_final =WireInit(UInt(1.W),0.U) - val debug_brkpt_status_ns =WireInit(UInt(1.W),0.U) - val mpc_debug_halt_ack_ns =WireInit(UInt(1.W),0.U) - val mpc_debug_run_ack_ns =WireInit(UInt(1.W),0.U) - val mpc_halt_state_ns =WireInit(UInt(1.W),0.U) - val mpc_run_state_ns =WireInit(UInt(1.W),0.U) - val dbg_halt_state_ns =WireInit(UInt(1.W),0.U) - val dbg_run_state_ns =WireInit(UInt(1.W),0.U) - val dbg_halt_state_f =WireInit(UInt(1.W),0.U) - val mpc_halt_state_f =WireInit(UInt(1.W),0.U) - val nmi_int_detected =WireInit(UInt(1.W),0.U) - val nmi_lsu_load_type =WireInit(UInt(1.W),0.U) - val nmi_lsu_store_type =WireInit(UInt(1.W),0.U) - val reset_delayed =WireInit(UInt(1.W),0.U) - val internal_dbg_halt_mode_f =WireInit(UInt(1.W),0.U) - val e5_valid =WireInit(UInt(1.W),0.U) - val ic_perr_r_d1 =WireInit(UInt(1.W),0.U) - val iccm_sbecc_r_d1 =WireInit(UInt(1.W),0.U) + + val mtdata1_t = Wire(Vec(4,UInt(10.W))) + val pause_expired_wb =WireInit(UInt(1.W), 0.U) + val take_nmi_r_d1 =WireInit(UInt(1.W),0.U) + val exc_or_int_valid_r_d1 =WireInit(UInt(1.W),0.U) + val interrupt_valid_r_d1 =WireInit(UInt(1.W),0.U) + val tlu_flush_lower_r =WireInit(UInt(1.W),0.U) + val synchronous_flush_r =WireInit(UInt(1.W),0.U) + val interrupt_valid_r =WireInit(UInt(1.W),0.U) + val take_nmi =WireInit(UInt(1.W),0.U) + val take_reset =WireInit(UInt(1.W),0.U) + val take_int_timer1_int =WireInit(UInt(1.W),0.U) + val take_int_timer0_int =WireInit(UInt(1.W),0.U) + val take_timer_int =WireInit(UInt(1.W),0.U) + val take_soft_int =WireInit(UInt(1.W),0.U) + val take_ce_int =WireInit(UInt(1.W),0.U) + val take_ext_int_start =WireInit(UInt(1.W),0.U) + val ext_int_freeze =WireInit(UInt(1.W),0.U) + val ext_int_freeze_d1 =WireInit(UInt(1.W),0.U) + val take_ext_int_start_d1 =WireInit(UInt(1.W),0.U) + val take_ext_int_start_d2 =WireInit(UInt(1.W),0.U) + val take_ext_int_start_d3 =WireInit(UInt(1.W),0.U) + val fast_int_meicpct =WireInit(UInt(1.W),0.U) + val ignore_ext_int_due_to_lsu_stall =WireInit(UInt(1.W),0.U) + val take_ext_int =WireInit(UInt(1.W),0.U) + val internal_dbg_halt_timers =WireInit(UInt(1.W),0.U) + val int_timer1_int_hold =WireInit(UInt(1.W),0.U) + val int_timer0_int_hold =WireInit(UInt(1.W),0.U) + val mhwakeup_ready =WireInit(UInt(1.W),0.U) + val ext_int_ready =WireInit(UInt(1.W),0.U) + val ce_int_ready =WireInit(UInt(1.W),0.U) + val soft_int_ready =WireInit(UInt(1.W),0.U) + val timer_int_ready =WireInit(UInt(1.W),0.U) + val ebreak_to_debug_mode_r_d1 =WireInit(UInt(1.W),0.U) + val ebreak_to_debug_mode_r =WireInit(UInt(1.W),0.U) + val inst_acc_r =WireInit(UInt(1.W),0.U) + val inst_acc_r_raw =WireInit(UInt(1.W),0.U) + val iccm_sbecc_r =WireInit(UInt(1.W),0.U) + val ic_perr_r =WireInit(UInt(1.W),0.U) + val fence_i_r =WireInit(UInt(1.W),0.U) + val ebreak_r =WireInit(UInt(1.W),0.U) + val ecall_r =WireInit(UInt(1.W),0.U) + val illegal_r =WireInit(UInt(1.W),0.U) + val mret_r =WireInit(UInt(1.W),0.U) + val iccm_repair_state_ns =WireInit(UInt(1.W),0.U) + val rfpc_i0_r =WireInit(UInt(1.W),0.U) + val tlu_i0_kill_writeb_r =WireInit(UInt(1.W),0.U) + val lsu_exc_valid_r_d1 =WireInit(UInt(1.W),0.U) + val lsu_i0_exc_r_raw =WireInit(UInt(1.W),0.U) + val mdseac_locked_f =WireInit(UInt(1.W),0.U) + val i_cpu_run_req_d1 =WireInit(UInt(1.W),0.U) + val cpu_run_ack =WireInit(UInt(1.W),0.U) + val cpu_halt_status =WireInit(UInt(1.W),0.U) + val cpu_halt_ack =WireInit(UInt(1.W),0.U) + val pmu_fw_tlu_halted =WireInit(UInt(1.W),0.U) + val internal_pmu_fw_halt_mode =WireInit(UInt(1.W),0.U) + val pmu_fw_halt_req_ns =WireInit(UInt(1.W),0.U) + val pmu_fw_halt_req_f =WireInit(UInt(1.W),0.U) + val pmu_fw_tlu_halted_f =WireInit(UInt(1.W),0.U) + val int_timer0_int_hold_f =WireInit(UInt(1.W),0.U) + val int_timer1_int_hold_f =WireInit(UInt(1.W),0.U) + val trigger_hit_dmode_r =WireInit(UInt(1.W),0.U) + val i0_trigger_hit_r =WireInit(UInt(1.W),0.U) + val pause_expired_r =WireInit(UInt(1.W),0.U) + val dec_tlu_pmu_fw_halted =WireInit(UInt(1.W),0.U) + val dec_tlu_flush_noredir_r_d1 =WireInit(UInt(1.W),0.U) + val halt_taken_f =WireInit(UInt(1.W),0.U) + val lsu_idle_any_f =WireInit(UInt(1.W),0.U) + val ifu_miss_state_idle_f =WireInit(UInt(1.W),0.U) + val dbg_tlu_halted_f =WireInit(UInt(1.W),0.U) + val debug_halt_req_f =WireInit(UInt(1.W),0.U) + val debug_resume_req_f =WireInit(UInt(1.W),0.U) + val trigger_hit_dmode_r_d1 =WireInit(UInt(1.W),0.U) + val dcsr_single_step_done_f =WireInit(UInt(1.W),0.U) + val debug_halt_req_d1 =WireInit(UInt(1.W),0.U) + val request_debug_mode_r_d1 =WireInit(UInt(1.W),0.U) + val request_debug_mode_done_f =WireInit(UInt(1.W),0.U) + val dcsr_single_step_running_f =WireInit(UInt(1.W),0.U) + val dec_tlu_flush_pause_r_d1 =WireInit(UInt(1.W),0.U) + val dbg_halt_req_held =WireInit(UInt(1.W),0.U) + val debug_halt_req_ns =WireInit(UInt(1.W),0.U) + val internal_dbg_halt_mode =WireInit(UInt(1.W),0.U) + val core_empty =WireInit(UInt(1.W),0.U) + val dbg_halt_req_final =WireInit(UInt(1.W),0.U) + val debug_brkpt_status_ns =WireInit(UInt(1.W),0.U) + val mpc_debug_halt_ack_ns =WireInit(UInt(1.W),0.U) + val mpc_debug_run_ack_ns =WireInit(UInt(1.W),0.U) + val mpc_halt_state_ns =WireInit(UInt(1.W),0.U) + val mpc_run_state_ns =WireInit(UInt(1.W),0.U) + val dbg_halt_state_ns =WireInit(UInt(1.W),0.U) + val dbg_run_state_ns =WireInit(UInt(1.W),0.U) + val dbg_halt_state_f =WireInit(UInt(1.W),0.U) + val mpc_halt_state_f =WireInit(UInt(1.W),0.U) + val nmi_int_detected =WireInit(UInt(1.W),0.U) + val nmi_lsu_load_type =WireInit(UInt(1.W),0.U) + val nmi_lsu_store_type =WireInit(UInt(1.W),0.U) + val reset_delayed =WireInit(UInt(1.W),0.U) + val internal_dbg_halt_mode_f =WireInit(UInt(1.W),0.U) + val e5_valid =WireInit(UInt(1.W),0.U) + val ic_perr_r_d1 =WireInit(UInt(1.W),0.U) + val iccm_sbecc_r_d1 =WireInit(UInt(1.W),0.U) val npc_r = WireInit(UInt(31.W),0.U) val npc_r_d1 = WireInit(UInt(31.W),0.U) @@ -350,902 +348,905 @@ class el2_dec_tlu_ctl extends Module with el2_lib with RequireAsyncReset with CS val mip = WireInit(UInt(6.W),0.U) val csr_pkt = Wire(new el2_dec_tlu_csr_pkt) val dec_tlu_mpc_halted_only_ns = WireInit(UInt(1.W),0.U) - // tell dbg we are only MPC halted - dec_tlu_mpc_halted_only_ns := ~dbg_halt_state_f & mpc_halt_state_f - val int_timers=Module(new el2_dec_timer_ctl) - int_timers.io.free_clk :=io.free_clk - int_timers.io.scan_mode :=io.scan_mode - int_timers.io.dec_csr_wen_r_mod :=dec_csr_wen_r_mod - int_timers.io.dec_csr_rdaddr_d :=io.dec_csr_rdaddr_d - int_timers.io.dec_csr_wraddr_r :=io.dec_csr_wraddr_r - int_timers.io.dec_csr_wrdata_r :=io.dec_csr_wrdata_r - int_timers.io.csr_mitctl0 :=csr_pkt.csr_mitctl0 - int_timers.io.csr_mitctl1 :=csr_pkt.csr_mitctl1 - int_timers.io.csr_mitb0 :=csr_pkt.csr_mitb0 - int_timers.io.csr_mitb1 :=csr_pkt.csr_mitb1 - int_timers.io.csr_mitcnt0 :=csr_pkt.csr_mitcnt0 - int_timers.io.csr_mitcnt1 :=csr_pkt.csr_mitcnt1 - int_timers.io.dec_pause_state :=io.dec_pause_state - int_timers.io.dec_tlu_pmu_fw_halted :=dec_tlu_pmu_fw_halted - int_timers.io.internal_dbg_halt_timers:=internal_dbg_halt_timers - - val dec_timer_rddata_d =int_timers.io.dec_timer_rddata_d - val dec_timer_read_d =int_timers.io.dec_timer_read_d - val dec_timer_t0_pulse =int_timers.io.dec_timer_t0_pulse - val dec_timer_t1_pulse =int_timers.io.dec_timer_t1_pulse - - val clk_override = io.dec_tlu_dec_clk_override - - // Async inputs to the core have to be sync'd to the core clock. - - val syncro_ff=rvsyncss(Cat(io.nmi_int, io.timer_int, io.soft_int, io.i_cpu_halt_req, io.i_cpu_run_req, io.mpc_debug_halt_req, io.mpc_debug_run_req),io.free_clk) - val nmi_int_sync =syncro_ff(6) - val timer_int_sync =syncro_ff(5) - val soft_int_sync =syncro_ff(4) - val i_cpu_halt_req_sync =syncro_ff(3) - val i_cpu_run_req_sync =syncro_ff(2) - val mpc_debug_halt_req_sync_raw =syncro_ff(1) - val mpc_debug_run_req_sync =syncro_ff(0) - - // for CSRs that have inpipe writes only - val csr_wr_clk=rvclkhdr(clock,(dec_csr_wen_r_mod | clk_override).asBool,io.scan_mode) - val lsu_r_wb_clk=rvclkhdr(clock,(io.lsu_error_pkt_r.valid | lsu_exc_valid_r_d1 | clk_override).asBool,io.scan_mode) - - val e4_valid = io.dec_tlu_i0_valid_r - val e4e5_valid = e4_valid | e5_valid - val flush_clkvalid = internal_dbg_halt_mode_f | i_cpu_run_req_d1 | interrupt_valid_r | interrupt_valid_r_d1 | reset_delayed | pause_expired_r | pause_expired_wb | ic_perr_r | ic_perr_r_d1 | iccm_sbecc_r | iccm_sbecc_r_d1 | clk_override - - val e4e5_clk=rvclkhdr(clock,(e4e5_valid | clk_override).asBool,io.scan_mode) - val e4e5_int_clk=rvclkhdr(clock,(e4e5_valid | flush_clkvalid).asBool,io.scan_mode) - - val iccm_repair_state_d1 =withClock(io.free_clk){RegNext(iccm_repair_state_ns,0.U)} - ic_perr_r_d1 :=withClock(io.free_clk){RegNext(ic_perr_r,0.U)} - iccm_sbecc_r_d1 :=withClock(io.free_clk){RegNext(iccm_sbecc_r,0.U)} - e5_valid :=withClock(io.free_clk){RegNext(e4_valid,0.U)} - internal_dbg_halt_mode_f :=withClock(io.free_clk){RegNext(internal_dbg_halt_mode,0.U)} - val lsu_pmu_load_external_r =withClock(io.free_clk){RegNext(io.lsu_pmu_load_external_m,0.U)} - val lsu_pmu_store_external_r =withClock(io.free_clk){RegNext(io.lsu_pmu_store_external_m,0.U)} - val tlu_flush_lower_r_d1 =withClock(io.free_clk){RegNext(tlu_flush_lower_r,0.U)} - io.dec_tlu_i0_kill_writeb_wb :=withClock(io.free_clk){RegNext(tlu_i0_kill_writeb_r,0.U)} - val internal_dbg_halt_mode_f2 =withClock(io.free_clk){RegNext(internal_dbg_halt_mode_f,0.U)} - io.dec_tlu_force_halt :=withClock(io.free_clk){RegNext(force_halt,0.U)} - - - - io.dec_tlu_i0_kill_writeb_r :=tlu_i0_kill_writeb_r - val reset_detect =withClock(io.free_clk){RegNext(1.U(1.W),0.U)} - val reset_detected =withClock(io.free_clk){RegNext(reset_detect,0.U)} - reset_delayed :=reset_detect ^ reset_detected - - val nmi_int_delayed =withClock(io.free_clk){RegNext(nmi_int_sync,0.U)} - val nmi_int_detected_f =withClock(io.free_clk){RegNext(nmi_int_detected,0.U)} - val nmi_lsu_load_type_f =withClock(io.free_clk){RegNext(nmi_lsu_load_type,0.U)} - val nmi_lsu_store_type_f =withClock(io.free_clk){RegNext(nmi_lsu_store_type,0.U)} - - - // Filter subsequent bus errors after the first, until the lock on MDSEAC is cleared - val nmi_lsu_detected = ~mdseac_locked_f & (io.lsu_imprecise_error_load_any | io.lsu_imprecise_error_store_any) + // tell dbg we are only MPC halted + dec_tlu_mpc_halted_only_ns := ~dbg_halt_state_f & mpc_halt_state_f + val int_timers=Module(new el2_dec_timer_ctl) + int_timers.io.free_clk :=io.free_clk + int_timers.io.scan_mode :=io.scan_mode + int_timers.io.dec_csr_wen_r_mod :=dec_csr_wen_r_mod + int_timers.io.dec_csr_rdaddr_d :=io.dec_csr_rdaddr_d + int_timers.io.dec_csr_wraddr_r :=io.dec_csr_wraddr_r + int_timers.io.dec_csr_wrdata_r :=io.dec_csr_wrdata_r + int_timers.io.csr_mitctl0 :=csr_pkt.csr_mitctl0 + int_timers.io.csr_mitctl1 :=csr_pkt.csr_mitctl1 + int_timers.io.csr_mitb0 :=csr_pkt.csr_mitb0 + int_timers.io.csr_mitb1 :=csr_pkt.csr_mitb1 + int_timers.io.csr_mitcnt0 :=csr_pkt.csr_mitcnt0 + int_timers.io.csr_mitcnt1 :=csr_pkt.csr_mitcnt1 + int_timers.io.dec_pause_state :=io.dec_pause_state + int_timers.io.dec_tlu_pmu_fw_halted :=dec_tlu_pmu_fw_halted + int_timers.io.internal_dbg_halt_timers:=internal_dbg_halt_timers + + val dec_timer_rddata_d =int_timers.io.dec_timer_rddata_d + val dec_timer_read_d =int_timers.io.dec_timer_read_d + val dec_timer_t0_pulse =int_timers.io.dec_timer_t0_pulse + val dec_timer_t1_pulse =int_timers.io.dec_timer_t1_pulse + + val clk_override = io.dec_tlu_dec_clk_override + + // Async inputs to the core have to be sync'd to the core clock. + + val syncro_ff=rvsyncss(Cat(io.nmi_int, io.timer_int, io.soft_int, io.i_cpu_halt_req, io.i_cpu_run_req, io.mpc_debug_halt_req, io.mpc_debug_run_req),io.free_clk) + val nmi_int_sync =syncro_ff(6) + val timer_int_sync =syncro_ff(5) + val soft_int_sync =syncro_ff(4) + val i_cpu_halt_req_sync =syncro_ff(3) + val i_cpu_run_req_sync =syncro_ff(2) + val mpc_debug_halt_req_sync_raw =syncro_ff(1) + val mpc_debug_run_req_sync =syncro_ff(0) + + // for CSRs that have inpipe writes only + val csr_wr_clk=rvclkhdr(clock,(dec_csr_wen_r_mod | clk_override).asBool,io.scan_mode) + val lsu_r_wb_clk=rvclkhdr(clock,(io.lsu_error_pkt_r.valid | lsu_exc_valid_r_d1 | clk_override).asBool,io.scan_mode) + + val e4_valid = io.dec_tlu_i0_valid_r + val e4e5_valid = e4_valid | e5_valid + val flush_clkvalid = internal_dbg_halt_mode_f | i_cpu_run_req_d1 | interrupt_valid_r | interrupt_valid_r_d1 | reset_delayed | pause_expired_r | pause_expired_wb | ic_perr_r | ic_perr_r_d1 | iccm_sbecc_r | iccm_sbecc_r_d1 | clk_override + + val e4e5_clk=rvclkhdr(clock,(e4e5_valid | clk_override).asBool,io.scan_mode) + val e4e5_int_clk=rvclkhdr(clock,(e4e5_valid | flush_clkvalid).asBool,io.scan_mode) + + val iccm_repair_state_d1 =withClock(io.free_clk){RegNext(iccm_repair_state_ns,0.U)} + ic_perr_r_d1 :=withClock(io.free_clk){RegNext(ic_perr_r,0.U)} + iccm_sbecc_r_d1 :=withClock(io.free_clk){RegNext(iccm_sbecc_r,0.U)} + e5_valid :=withClock(io.free_clk){RegNext(e4_valid,0.U)} + internal_dbg_halt_mode_f :=withClock(io.free_clk){RegNext(internal_dbg_halt_mode,0.U)} + val lsu_pmu_load_external_r =withClock(io.free_clk){RegNext(io.lsu_tlu.lsu_pmu_load_external_m,0.U)} + val lsu_pmu_store_external_r =withClock(io.free_clk){RegNext(io.lsu_tlu.lsu_pmu_store_external_m,0.U)} + val tlu_flush_lower_r_d1 =withClock(io.free_clk){RegNext(tlu_flush_lower_r,0.U)} + io.dec_tlu_i0_kill_writeb_wb :=withClock(io.free_clk){RegNext(tlu_i0_kill_writeb_r,0.U)} + val internal_dbg_halt_mode_f2 =withClock(io.free_clk){RegNext(internal_dbg_halt_mode_f,0.U)} + io.tlu_mem.dec_tlu_force_halt :=withClock(io.free_clk){RegNext(force_halt,0.U)} + + + + io.dec_tlu_i0_kill_writeb_r :=tlu_i0_kill_writeb_r + val reset_detect =withClock(io.free_clk){RegNext(1.U(1.W),0.U)} + val reset_detected =withClock(io.free_clk){RegNext(reset_detect,0.U)} + reset_delayed :=reset_detect ^ reset_detected + + val nmi_int_delayed =withClock(io.free_clk){RegNext(nmi_int_sync,0.U)} + val nmi_int_detected_f =withClock(io.free_clk){RegNext(nmi_int_detected,0.U)} + val nmi_lsu_load_type_f =withClock(io.free_clk){RegNext(nmi_lsu_load_type,0.U)} + val nmi_lsu_store_type_f =withClock(io.free_clk){RegNext(nmi_lsu_store_type,0.U)} + + + // Filter subsequent bus errors after the first, until the lock on MDSEAC is cleared + val nmi_lsu_detected = ~mdseac_locked_f & (io.tlu_busbuff.lsu_imprecise_error_load_any | io.tlu_busbuff.lsu_imprecise_error_store_any) + + nmi_int_detected := (nmi_int_sync & ~nmi_int_delayed) | nmi_lsu_detected | (nmi_int_detected_f & ~take_nmi_r_d1) |(take_ext_int_start_d3 & io.lsu_fir_error.orR) + // if the first nmi is a lsu type, note it. If there's already an nmi pending, ignore + nmi_lsu_load_type := (nmi_lsu_detected & io.tlu_busbuff.lsu_imprecise_error_load_any & ~(nmi_int_detected_f & ~take_nmi_r_d1)) | (nmi_lsu_load_type_f & ~take_nmi_r_d1) + nmi_lsu_store_type := (nmi_lsu_detected & io.tlu_busbuff.lsu_imprecise_error_store_any & ~(nmi_int_detected_f & ~take_nmi_r_d1)) | (nmi_lsu_store_type_f & ~take_nmi_r_d1) + + // ---------------------------------------------------------------------- + // MPC halt + // - can interact with debugger halt and v-v + + // fast ints in progress have priority + val mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & ~ext_int_freeze_d1 + val mpc_debug_halt_req_sync_f =withClock(io.free_clk){RegNext(mpc_debug_halt_req_sync,0.U)} + val mpc_debug_run_req_sync_f =withClock(io.free_clk){RegNext(mpc_debug_run_req_sync,0.U)} + mpc_halt_state_f :=withClock(io.free_clk){RegNext(mpc_halt_state_ns,0.U)} + val mpc_run_state_f =withClock(io.free_clk){RegNext(mpc_run_state_ns,0.U)} + val debug_brkpt_status_f =withClock(io.free_clk){RegNext(debug_brkpt_status_ns,0.U)} + val mpc_debug_halt_ack_f =withClock(io.free_clk){RegNext(mpc_debug_halt_ack_ns,0.U)} + val mpc_debug_run_ack_f =withClock(io.free_clk){RegNext(mpc_debug_run_ack_ns,0.U)} + dbg_halt_state_f :=withClock(io.free_clk){RegNext(dbg_halt_state_ns,0.U)} + val dbg_run_state_f =withClock(io.free_clk){RegNext(dbg_run_state_ns,0.U)} + io.dec_tlu_mpc_halted_only :=withClock(io.free_clk){RegNext(dec_tlu_mpc_halted_only_ns,0.U)} + + + // turn level sensitive requests into pulses + val mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & ~mpc_debug_halt_req_sync_f + val mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & ~mpc_debug_run_req_sync_f + // states + mpc_halt_state_ns := (mpc_halt_state_f | mpc_debug_halt_req_sync_pulse | (reset_delayed & ~io.mpc_reset_run_req)) & ~mpc_debug_run_req_sync + mpc_run_state_ns := (mpc_run_state_f | (mpc_debug_run_req_sync_pulse & ~mpc_debug_run_ack_f)) & (internal_dbg_halt_mode_f & ~dcsr_single_step_running_f) + + dbg_halt_state_ns := (dbg_halt_state_f | (dbg_halt_req_final | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1)) & ~io.dbg_resume_req + dbg_run_state_ns := (dbg_run_state_f | io.dbg_resume_req) & (internal_dbg_halt_mode_f & ~dcsr_single_step_running_f) + + // tell dbg we are only MPC halted + dec_tlu_mpc_halted_only_ns := ~dbg_halt_state_f & mpc_halt_state_f + + // this asserts from detection of bkpt until after we leave debug mode + val debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1 + debug_brkpt_status_ns := (debug_brkpt_valid | debug_brkpt_status_f) & (internal_dbg_halt_mode & ~dcsr_single_step_running_f) + + // acks back to interface + mpc_debug_halt_ack_ns := mpc_halt_state_f & internal_dbg_halt_mode_f & mpc_debug_halt_req_sync & core_empty + mpc_debug_run_ack_ns := (mpc_debug_run_req_sync & ~dbg_halt_state_ns & ~mpc_debug_halt_req_sync) | (mpc_debug_run_ack_f & mpc_debug_run_req_sync) + + // Pins + io.mpc_debug_halt_ack := mpc_debug_halt_ack_f + io.mpc_debug_run_ack := mpc_debug_run_ack_f + io.debug_brkpt_status := debug_brkpt_status_f + + // DBG halt req is a pulse, fast ext int in progress has priority + val dbg_halt_req_held_ns = (io.dbg_halt_req | dbg_halt_req_held) & ext_int_freeze_d1 + dbg_halt_req_final := (io.dbg_halt_req | dbg_halt_req_held) & ~ext_int_freeze_d1 + + // combine MPC and DBG halt requests + val debug_halt_req = (dbg_halt_req_final | mpc_debug_halt_req_sync | (reset_delayed & ~io.mpc_reset_run_req)) & ~internal_dbg_halt_mode_f & ~ext_int_freeze_d1 + + val debug_resume_req = ~debug_resume_req_f & ((mpc_run_state_ns & ~dbg_halt_state_ns) | (dbg_run_state_ns & ~mpc_halt_state_ns)) + + + // HALT + // dbg/pmu/fw requests halt, service as soon as lsu is not blocking interrupts + val take_halt = (debug_halt_req_f | pmu_fw_halt_req_f) & ~synchronous_flush_r & ~mret_r & ~halt_taken_f & ~dec_tlu_flush_noredir_r_d1 & ~take_reset + + // hold after we take a halt, so we don't keep taking halts + val halt_taken = (dec_tlu_flush_noredir_r_d1 & ~dec_tlu_flush_pause_r_d1 & ~take_ext_int_start_d1) | (halt_taken_f & ~dbg_tlu_halted_f & ~pmu_fw_tlu_halted_f & ~interrupt_valid_r_d1) + + // After doing halt flush (RFNPC) wait until core is idle before asserting a particular halt mode + // It takes a cycle for mb_empty to assert after a fetch, take_halt covers that cycle + core_empty := force_halt | (io.lsu_idle_any & lsu_idle_any_f & io.tlu_mem.ifu_miss_state_idle & ifu_miss_state_idle_f & ~debug_halt_req & ~debug_halt_req_d1 & ~io.dec_div_active) + +//-------------------------------------------------------------------------------- +// Debug start +// + + val enter_debug_halt_req = (~internal_dbg_halt_mode_f & debug_halt_req) | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1 + + // dbg halt state active from request until non-step resume + internal_dbg_halt_mode := debug_halt_req_ns | (internal_dbg_halt_mode_f & ~(debug_resume_req_f & ~dcsr(DCSR_STEP))) + // dbg halt can access csrs as long as we are not stepping + val allow_dbg_halt_csr_write = internal_dbg_halt_mode_f & ~dcsr_single_step_running_f + + + // hold debug_halt_req_ns high until we enter debug halt + + val dbg_tlu_halted = (debug_halt_req_f & core_empty & halt_taken) | (dbg_tlu_halted_f & ~debug_resume_req_f) + debug_halt_req_ns := enter_debug_halt_req | (debug_halt_req_f & ~dbg_tlu_halted) + val resume_ack_ns = (debug_resume_req_f & dbg_tlu_halted_f & dbg_run_state_ns) + + val dcsr_single_step_done = io.dec_tlu_i0_valid_r & ~io.dec_tlu_dbg_halted & dcsr(DCSR_STEP) & ~rfpc_i0_r + + val dcsr_single_step_running = (debug_resume_req_f & dcsr(DCSR_STEP)) | (dcsr_single_step_running_f & ~dcsr_single_step_done_f) - nmi_int_detected := (nmi_int_sync & ~nmi_int_delayed) | nmi_lsu_detected | (nmi_int_detected_f & ~take_nmi_r_d1) |(take_ext_int_start_d3 & io.lsu_fir_error.orR) - // if the first nmi is a lsu type, note it. If there's already an nmi pending, ignore - nmi_lsu_load_type := (nmi_lsu_detected & io.lsu_imprecise_error_load_any & ~(nmi_int_detected_f & ~take_nmi_r_d1)) | (nmi_lsu_load_type_f & ~take_nmi_r_d1) - nmi_lsu_store_type := (nmi_lsu_detected & io.lsu_imprecise_error_store_any & ~(nmi_int_detected_f & ~take_nmi_r_d1)) | (nmi_lsu_store_type_f & ~take_nmi_r_d1) - - // ---------------------------------------------------------------------- - // MPC halt - // - can interact with debugger halt and v-v - - // fast ints in progress have priority - val mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw & ~ext_int_freeze_d1 - val mpc_debug_halt_req_sync_f =withClock(io.free_clk){RegNext(mpc_debug_halt_req_sync,0.U)} - val mpc_debug_run_req_sync_f =withClock(io.free_clk){RegNext(mpc_debug_run_req_sync,0.U)} - mpc_halt_state_f :=withClock(io.free_clk){RegNext(mpc_halt_state_ns,0.U)} - val mpc_run_state_f =withClock(io.free_clk){RegNext(mpc_run_state_ns,0.U)} - val debug_brkpt_status_f =withClock(io.free_clk){RegNext(debug_brkpt_status_ns,0.U)} - val mpc_debug_halt_ack_f =withClock(io.free_clk){RegNext(mpc_debug_halt_ack_ns,0.U)} - val mpc_debug_run_ack_f =withClock(io.free_clk){RegNext(mpc_debug_run_ack_ns,0.U)} - dbg_halt_state_f :=withClock(io.free_clk){RegNext(dbg_halt_state_ns,0.U)} - val dbg_run_state_f =withClock(io.free_clk){RegNext(dbg_run_state_ns,0.U)} - io.dec_tlu_mpc_halted_only :=withClock(io.free_clk){RegNext(dec_tlu_mpc_halted_only_ns,0.U)} - - - // turn level sensitive requests into pulses - val mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync & ~mpc_debug_halt_req_sync_f - val mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync & ~mpc_debug_run_req_sync_f - // states - mpc_halt_state_ns := (mpc_halt_state_f | mpc_debug_halt_req_sync_pulse | (reset_delayed & ~io.mpc_reset_run_req)) & ~mpc_debug_run_req_sync - mpc_run_state_ns := (mpc_run_state_f | (mpc_debug_run_req_sync_pulse & ~mpc_debug_run_ack_f)) & (internal_dbg_halt_mode_f & ~dcsr_single_step_running_f) - - dbg_halt_state_ns := (dbg_halt_state_f | (dbg_halt_req_final | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1)) & ~io.dbg_resume_req - dbg_run_state_ns := (dbg_run_state_f | io.dbg_resume_req) & (internal_dbg_halt_mode_f & ~dcsr_single_step_running_f) - - // tell dbg we are only MPC halted - dec_tlu_mpc_halted_only_ns := ~dbg_halt_state_f & mpc_halt_state_f + val dbg_cmd_done_ns = io.dec_tlu_i0_valid_r & io.dec_tlu_dbg_halted - // this asserts from detection of bkpt until after we leave debug mode - val debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1 - debug_brkpt_status_ns := (debug_brkpt_valid | debug_brkpt_status_f) & (internal_dbg_halt_mode & ~dcsr_single_step_running_f) + // used to hold off commits after an in-pipe debug mode request (triggers, DCSR) + val request_debug_mode_r = (trigger_hit_dmode_r | ebreak_to_debug_mode_r) | (request_debug_mode_r_d1 & ~io.tlu_bp.dec_tlu_flush_lower_wb) - // acks back to interface - mpc_debug_halt_ack_ns := mpc_halt_state_f & internal_dbg_halt_mode_f & mpc_debug_halt_req_sync & core_empty - mpc_debug_run_ack_ns := (mpc_debug_run_req_sync & ~dbg_halt_state_ns & ~mpc_debug_halt_req_sync) | (mpc_debug_run_ack_f & mpc_debug_run_req_sync) + val request_debug_mode_done = (request_debug_mode_r_d1 | request_debug_mode_done_f) & ~dbg_tlu_halted_f + + + dec_tlu_flush_noredir_r_d1 :=withClock(io.free_clk){RegNext(io.tlu_ifc.dec_tlu_flush_noredir_wb,0.U)} + halt_taken_f :=withClock(io.free_clk){RegNext(halt_taken,0.U)} + lsu_idle_any_f :=withClock(io.free_clk){RegNext(io.lsu_idle_any,0.U)} + ifu_miss_state_idle_f :=withClock(io.free_clk){RegNext(io.tlu_mem.ifu_miss_state_idle,0.U)} + dbg_tlu_halted_f :=withClock(io.free_clk){RegNext(dbg_tlu_halted,0.U)} + io.dec_tlu_resume_ack :=withClock(io.free_clk){RegNext(resume_ack_ns,0.U)} + debug_halt_req_f :=withClock(io.free_clk){RegNext(debug_halt_req_ns,0.U)} + debug_resume_req_f :=withClock(io.free_clk){RegNext(debug_resume_req,0.U)} + trigger_hit_dmode_r_d1 :=withClock(io.free_clk){RegNext(trigger_hit_dmode_r,0.U)} + dcsr_single_step_done_f :=withClock(io.free_clk){RegNext(dcsr_single_step_done,0.U)} + debug_halt_req_d1 :=withClock(io.free_clk){RegNext(debug_halt_req,0.U)} + val dec_tlu_wr_pause_r_d1 =withClock(io.free_clk){RegNext(io.dec_tlu_wr_pause_r,0.U)} + val dec_pause_state_f =withClock(io.free_clk){RegNext(io.dec_pause_state,0.U)} + request_debug_mode_r_d1 :=withClock(io.free_clk){RegNext(request_debug_mode_r,0.U)} + request_debug_mode_done_f :=withClock(io.free_clk){RegNext(request_debug_mode_done,0.U)} + dcsr_single_step_running_f :=withClock(io.free_clk){RegNext(dcsr_single_step_running,0.U)} + dec_tlu_flush_pause_r_d1 :=withClock(io.free_clk){RegNext(io.dec_tlu_flush_pause_r,0.U)} + dbg_halt_req_held :=withClock(io.free_clk){RegNext(dbg_halt_req_held_ns,0.U)} + + + io.dec_tlu_debug_stall := debug_halt_req_f + io.dec_tlu_dbg_halted := dbg_tlu_halted_f + io.dec_tlu_debug_mode := internal_dbg_halt_mode_f + dec_tlu_pmu_fw_halted := pmu_fw_tlu_halted_f - // Pins - io.mpc_debug_halt_ack := mpc_debug_halt_ack_f - io.mpc_debug_run_ack := mpc_debug_run_ack_f - io.debug_brkpt_status := debug_brkpt_status_f + // kill fetch redirection on flush if going to halt, or if there's a fence during db-halt + io.tlu_ifc.dec_tlu_flush_noredir_wb := take_halt | (fence_i_r & internal_dbg_halt_mode) | io.dec_tlu_flush_pause_r | (i0_trigger_hit_r & trigger_hit_dmode_r) | take_ext_int_start - // DBG halt req is a pulse, fast ext int in progress has priority - val dbg_halt_req_held_ns = (io.dbg_halt_req | dbg_halt_req_held) & ext_int_freeze_d1 - dbg_halt_req_final := (io.dbg_halt_req | dbg_halt_req_held) & ~ext_int_freeze_d1 + io.dec_tlu_flush_extint := take_ext_int_start - // combine MPC and DBG halt requests - val debug_halt_req = (dbg_halt_req_final | mpc_debug_halt_req_sync | (reset_delayed & ~io.mpc_reset_run_req)) & ~internal_dbg_halt_mode_f & ~ext_int_freeze_d1 + // 1 cycle after writing the PAUSE counter, flush with noredir to idle F1-D. + io.dec_tlu_flush_pause_r := dec_tlu_wr_pause_r_d1 & ~interrupt_valid_r & ~take_ext_int_start + // detect end of pause counter and rfpc + pause_expired_r := ~io.dec_pause_state & dec_pause_state_f & ~(ext_int_ready | ce_int_ready | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | nmi_int_detected | ext_int_freeze_d1) & ~interrupt_valid_r_d1 & ~debug_halt_req_f & ~pmu_fw_halt_req_f & ~halt_taken_f - val debug_resume_req = ~debug_resume_req_f & ((mpc_run_state_ns & ~dbg_halt_state_ns) | (dbg_run_state_ns & ~mpc_halt_state_ns)) + io.tlu_bp.dec_tlu_flush_leak_one_wb := io.tlu_exu.dec_tlu_flush_lower_r & dcsr(DCSR_STEP) & (io.dec_tlu_resume_ack | dcsr_single_step_running) & ~io.tlu_ifc.dec_tlu_flush_noredir_wb + io.tlu_mem.dec_tlu_flush_err_wb := io.tlu_exu.dec_tlu_flush_lower_r & (ic_perr_r_d1 | iccm_sbecc_r_d1) + // If DM attempts to access an illegal CSR, send cmd_fail back + io.dec_dbg_cmd_done := dbg_cmd_done_ns + io.dec_dbg_cmd_fail := illegal_r & io.dec_dbg_cmd_done - // HALT - // dbg/pmu/fw requests halt, service as soon as lsu is not blocking interrupts - val take_halt = (debug_halt_req_f | pmu_fw_halt_req_f) & ~synchronous_flush_r & ~mret_r & ~halt_taken_f & ~dec_tlu_flush_noredir_r_d1 & ~take_reset - // hold after we take a halt, so we don't keep taking halts - val halt_taken = (dec_tlu_flush_noredir_r_d1 & ~dec_tlu_flush_pause_r_d1 & ~take_ext_int_start_d1) | (halt_taken_f & ~dbg_tlu_halted_f & ~pmu_fw_tlu_halted_f & ~interrupt_valid_r_d1) + //-------------------------------------------------------------------------------- + //-------------------------------------------------------------------------------- + // Triggers + // - // After doing halt flush (RFNPC) wait until core is idle before asserting a particular halt mode - // It takes a cycle for mb_empty to assert after a fetch, take_halt covers that cycle - core_empty := force_halt | (io.lsu_idle_any & lsu_idle_any_f & io.ifu_miss_state_idle & ifu_miss_state_idle_f & ~debug_halt_req & ~debug_halt_req_d1 & ~io.dec_div_active) + // Prioritize trigger hits with other exceptions. + // + // Trigger should have highest priority except: + // - trigger is an execute-data and there is an inst_access exception (lsu triggers won't fire, inst. is nop'd by decode) + // - trigger is a store-data and there is a lsu_acc_exc or lsu_ma_exc. + val trigger_execute = Cat(mtdata1_t(3)(MTDATA1_EXE), mtdata1_t(2)(MTDATA1_EXE), mtdata1_t(1)(MTDATA1_EXE), mtdata1_t(0)(MTDATA1_EXE)) + val trigger_data = Cat(mtdata1_t(3)(MTDATA1_SEL), mtdata1_t(2)(MTDATA1_SEL), mtdata1_t(1)(MTDATA1_SEL), mtdata1_t(0)(MTDATA1_SEL)) + val trigger_store = Cat(mtdata1_t(3)(MTDATA1_ST), mtdata1_t(2)(MTDATA1_ST), mtdata1_t(1)(MTDATA1_ST), mtdata1_t(0)(MTDATA1_ST)) - //-------------------------------------------------------------------------------- - // Debug start - // + // MSTATUS[MIE] needs to be on to take triggers unless the action is trigger to debug mode. + val trigger_enabled = Cat((mtdata1_t(3)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(3)(MTDATA1_M_ENABLED),(mtdata1_t(2)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(2)(MTDATA1_M_ENABLED), (mtdata1_t(1)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(1)(MTDATA1_M_ENABLED), (mtdata1_t(0)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(0)(MTDATA1_M_ENABLED)) + + // iside exceptions are always in i0 + val i0_iside_trigger_has_pri_r = ~((trigger_execute & trigger_data & Fill(4,inst_acc_r_raw)) | (Fill(4,io.tlu_exu.exu_i0_br_error_r | io.tlu_exu.exu_i0_br_start_error_r))) + + // lsu excs have to line up with their respective triggers since the lsu op can be i0 + val i0_lsu_trigger_has_pri_r = ~(trigger_store & trigger_data & Fill(4,lsu_i0_exc_r_raw)) + + // trigger hits have to be eval'd to cancel side effect lsu ops even though the pipe is already frozen + val i0_trigger_eval_r = io.dec_tlu_i0_valid_r + + val i0trigger_qual_r = Fill(4,i0_trigger_eval_r) & io.dec_tlu_packet_r.i0trigger(3,0) & i0_iside_trigger_has_pri_r & i0_lsu_trigger_has_pri_r & trigger_enabled + // Qual trigger hits + val i0_trigger_r = ~(Fill(4,io.tlu_bp.dec_tlu_flush_lower_wb | io.dec_tlu_dbg_halted)) & i0trigger_qual_r + + // chaining can mask raw trigger info + val i0_trigger_chain_masked_r = Cat(i0_trigger_r(3) & (~mtdata1_t(2)(MTDATA1_CHAIN) | i0_trigger_r(2)), i0_trigger_r(2) & (~mtdata1_t(2)(MTDATA1_CHAIN) | i0_trigger_r(3)), i0_trigger_r(1) & (~mtdata1_t(0)(MTDATA1_CHAIN) | i0_trigger_r(0)), i0_trigger_r(0) & (~mtdata1_t(0)(MTDATA1_CHAIN) | i0_trigger_r(1))) + + // This is the highest priority by this point. + val i0_trigger_hit_raw_r = i0_trigger_chain_masked_r.orR + + i0_trigger_hit_r := i0_trigger_hit_raw_r + + // Actions include breakpoint, or dmode. Dmode is only possible if the DMODE bit is set. + // Otherwise, take a breakpoint. + val trigger_action = Cat(mtdata1_t(3)(MTDATA1_ACTION) & mtdata1_t(3)(MTDATA1_DMODE), mtdata1_t(2)(MTDATA1_ACTION) & mtdata1_t(2)(MTDATA1_DMODE), mtdata1_t(1)(MTDATA1_ACTION) & mtdata1_t(1)(MTDATA1_DMODE), mtdata1_t(0)(MTDATA1_ACTION) & mtdata1_t(0)(MTDATA1_DMODE)) + + // this is needed to set the HIT bit in the triggers + val update_hit_bit_r = (Fill(4,i0_trigger_hit_r) & i0_trigger_chain_masked_r) + + // action, 1 means dmode. Simultaneous triggers with at least 1 set for dmode force entire action to dmode. + val i0_trigger_action_r = (i0_trigger_chain_masked_r & trigger_action).orR + + trigger_hit_dmode_r := (i0_trigger_hit_r & i0_trigger_action_r) + + val mepc_trigger_hit_sel_pc_r = i0_trigger_hit_r & ~trigger_hit_dmode_r + +// +// Debug end + + + //---------------------------------------------------------------------- + // + // Commit + // + //---------------------------------------------------------------------- + + + + //-------------------------------------------------------------------------------- + // External halt (not debug halt) + // - Fully interlocked handshake + // i_cpu_halt_req ____|--------------|_______________ + // core_empty ---------------|___________ + // o_cpu_halt_ack _________________|----|__________ + // o_cpu_halt_status _______________|---------------------|_________ + // i_cpu_run_req ______|----------|____ + // o_cpu_run_ack ____________|------|________ + // - val enter_debug_halt_req = (~internal_dbg_halt_mode_f & debug_halt_req) | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1 - // dbg halt state active from request until non-step resume - internal_dbg_halt_mode := debug_halt_req_ns | (internal_dbg_halt_mode_f & ~(debug_resume_req_f & ~dcsr(DCSR_STEP))) - // dbg halt can access csrs as long as we are not stepping - val allow_dbg_halt_csr_write = internal_dbg_halt_mode_f & ~dcsr_single_step_running_f + // debug mode has priority, ignore PMU/FW halt/run while in debug mode + val i_cpu_halt_req_sync_qual = i_cpu_halt_req_sync & ~io.dec_tlu_debug_mode & ~ext_int_freeze_d1 + val i_cpu_run_req_sync_qual = i_cpu_run_req_sync & ~io.dec_tlu_debug_mode & pmu_fw_tlu_halted_f & ~ext_int_freeze_d1 + val i_cpu_halt_req_d1 =withClock(io.free_clk){RegNext(i_cpu_halt_req_sync_qual,0.U)} + val i_cpu_run_req_d1_raw =withClock(io.free_clk){RegNext(i_cpu_run_req_sync_qual,0.U)} + io.o_cpu_halt_status :=withClock(io.free_clk){RegNext(cpu_halt_status,0.U)} + io.o_cpu_halt_ack :=withClock(io.free_clk){RegNext(cpu_halt_ack,0.U)} + io.o_cpu_run_ack :=withClock(io.free_clk){RegNext(cpu_run_ack,0.U)} + val internal_pmu_fw_halt_mode_f=withClock(io.free_clk){RegNext(internal_pmu_fw_halt_mode,0.U)} + pmu_fw_halt_req_f :=withClock(io.free_clk){RegNext(pmu_fw_halt_req_ns,0.U)} + pmu_fw_tlu_halted_f :=withClock(io.free_clk){RegNext(pmu_fw_tlu_halted,0.U)} + int_timer0_int_hold_f :=withClock(io.free_clk){RegNext(int_timer0_int_hold,0.U)} + int_timer1_int_hold_f :=withClock(io.free_clk){RegNext(int_timer1_int_hold,0.U)} + - // hold debug_halt_req_ns high until we enter debug halt + // only happens if we aren't in dgb_halt + val ext_halt_pulse = i_cpu_halt_req_sync_qual & ~i_cpu_halt_req_d1 + val enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req + pmu_fw_halt_req_ns := (enter_pmu_fw_halt_req | (pmu_fw_halt_req_f & ~pmu_fw_tlu_halted)) & ~debug_halt_req_f + internal_pmu_fw_halt_mode := pmu_fw_halt_req_ns | (internal_pmu_fw_halt_mode_f & ~i_cpu_run_req_d1 & ~debug_halt_req_f) - val dbg_tlu_halted = (debug_halt_req_f & core_empty & halt_taken) | (dbg_tlu_halted_f & ~debug_resume_req_f) - debug_halt_req_ns := enter_debug_halt_req | (debug_halt_req_f & ~dbg_tlu_halted) - val resume_ack_ns = (debug_resume_req_f & dbg_tlu_halted_f & dbg_run_state_ns) + // debug halt has priority + pmu_fw_tlu_halted := ((pmu_fw_halt_req_f & core_empty & halt_taken & ~enter_debug_halt_req) | (pmu_fw_tlu_halted_f & ~i_cpu_run_req_d1)) & ~debug_halt_req_f + + cpu_halt_ack := i_cpu_halt_req_d1 & pmu_fw_tlu_halted_f + cpu_halt_status := (pmu_fw_tlu_halted_f & ~i_cpu_run_req_d1) | (io.o_cpu_halt_status & ~i_cpu_run_req_d1 & ~internal_dbg_halt_mode_f) + cpu_run_ack := (io.o_cpu_halt_status & i_cpu_run_req_sync_qual) | (io.o_cpu_run_ack & i_cpu_run_req_sync_qual) + val debug_mode_status = internal_dbg_halt_mode_f + io.o_debug_mode_status := debug_mode_status + + // high priority interrupts can wakeup from external halt, so can unmasked timer interrupts + i_cpu_run_req_d1 := i_cpu_run_req_d1_raw | ((nmi_int_detected | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | (io.mhwakeup & mhwakeup_ready)) & io.o_cpu_halt_status & ~i_cpu_halt_req_d1) - val dcsr_single_step_done = io.dec_tlu_i0_valid_r & ~io.dec_tlu_dbg_halted & dcsr(DCSR_STEP) & ~rfpc_i0_r + //-------------------------------------------------------------------------------- + //-------------------------------------------------------------------------------- - val dcsr_single_step_running = (debug_resume_req_f & dcsr(DCSR_STEP)) | (dcsr_single_step_running_f & ~dcsr_single_step_done_f) + val lsu_single_ecc_error_r =io.lsu_single_ecc_error_incr + mdseac_locked_f :=withClock(io.free_clk){RegNext(mdseac_locked_ns,0.U)} + val lsu_single_ecc_error_r_d1 =withClock(io.free_clk){RegNext(lsu_single_ecc_error_r,0.U)} + val lsu_error_pkt_addr_r =io.lsu_error_pkt_r.bits.addr + val lsu_exc_valid_r_raw = io.lsu_error_pkt_r.valid & ~io.tlu_bp.dec_tlu_flush_lower_wb + lsu_i0_exc_r_raw := io.lsu_error_pkt_r.valid + val lsu_i0_exc_r = lsu_i0_exc_r_raw & lsu_exc_valid_r_raw & ~i0_trigger_hit_r & ~rfpc_i0_r + val lsu_exc_valid_r = lsu_i0_exc_r + lsu_exc_valid_r_d1 :=withClock(lsu_r_wb_clk){RegNext(lsu_exc_valid_r,0.U)} + val lsu_i0_exc_r_d1 =withClock(lsu_r_wb_clk){RegNext(lsu_i0_exc_r,0.U)} + val lsu_exc_ma_r = lsu_i0_exc_r & ~io.lsu_error_pkt_r.bits.exc_type + val lsu_exc_acc_r = lsu_i0_exc_r & io.lsu_error_pkt_r.bits.exc_type + val lsu_exc_st_r = lsu_i0_exc_r & io.lsu_error_pkt_r.bits.inst_type - val dbg_cmd_done_ns = io.dec_tlu_i0_valid_r & io.dec_tlu_dbg_halted + // Single bit ECC errors on loads are RFNPC corrected, with the corrected data written to the GPR. + // LSU turns the load into a store and patches the data in the DCCM + val lsu_i0_rfnpc_r = io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & (~io.lsu_error_pkt_r.bits.inst_type & io.lsu_error_pkt_r.bits.single_ecc_error) - // used to hold off commits after an in-pipe debug mode request (triggers, DCSR) - val request_debug_mode_r = (trigger_hit_dmode_r | ebreak_to_debug_mode_r) | (request_debug_mode_r_d1 & ~io.dec_tlu_flush_lower_wb) + // Final commit valids + val tlu_i0_commit_cmt = io.dec_tlu_i0_valid_r & ~rfpc_i0_r & ~lsu_i0_exc_r & ~inst_acc_r & ~io.dec_tlu_dbg_halted & ~request_debug_mode_r_d1 & ~i0_trigger_hit_r - val request_debug_mode_done = (request_debug_mode_r_d1 | request_debug_mode_done_f) & ~dbg_tlu_halted_f + // unified place to manage the killing of arch state writebacks + tlu_i0_kill_writeb_r := rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r & io.dec_tlu_dbg_halted) | i0_trigger_hit_r + io.tlu_mem.dec_tlu_i0_commit_cmt := tlu_i0_commit_cmt - - dec_tlu_flush_noredir_r_d1 :=withClock(io.free_clk){RegNext(io.dec_tlu_flush_noredir_r,0.U)} - halt_taken_f :=withClock(io.free_clk){RegNext(halt_taken,0.U)} - lsu_idle_any_f :=withClock(io.free_clk){RegNext(io.lsu_idle_any,0.U)} - ifu_miss_state_idle_f :=withClock(io.free_clk){RegNext(io.ifu_miss_state_idle,0.U)} - dbg_tlu_halted_f :=withClock(io.free_clk){RegNext(dbg_tlu_halted,0.U)} - io.dec_tlu_resume_ack :=withClock(io.free_clk){RegNext(resume_ack_ns,0.U)} - debug_halt_req_f :=withClock(io.free_clk){RegNext(debug_halt_req_ns,0.U)} - debug_resume_req_f :=withClock(io.free_clk){RegNext(debug_resume_req,0.U)} - trigger_hit_dmode_r_d1 :=withClock(io.free_clk){RegNext(trigger_hit_dmode_r,0.U)} - dcsr_single_step_done_f :=withClock(io.free_clk){RegNext(dcsr_single_step_done,0.U)} - debug_halt_req_d1 :=withClock(io.free_clk){RegNext(debug_halt_req,0.U)} - val dec_tlu_wr_pause_r_d1 =withClock(io.free_clk){RegNext(io.dec_tlu_wr_pause_r,0.U)} - val dec_pause_state_f =withClock(io.free_clk){RegNext(io.dec_pause_state,0.U)} - request_debug_mode_r_d1 :=withClock(io.free_clk){RegNext(request_debug_mode_r,0.U)} - request_debug_mode_done_f :=withClock(io.free_clk){RegNext(request_debug_mode_done,0.U)} - dcsr_single_step_running_f :=withClock(io.free_clk){RegNext(dcsr_single_step_running,0.U)} - dec_tlu_flush_pause_r_d1 :=withClock(io.free_clk){RegNext(io.dec_tlu_flush_pause_r,0.U)} - dbg_halt_req_held :=withClock(io.free_clk){RegNext(dbg_halt_req_held_ns,0.U)} - - - io.dec_tlu_debug_stall := debug_halt_req_f - io.dec_tlu_dbg_halted := dbg_tlu_halted_f - io.dec_tlu_debug_mode := internal_dbg_halt_mode_f - dec_tlu_pmu_fw_halted := pmu_fw_tlu_halted_f - - // kill fetch redirection on flush if going to halt, or if there's a fence during db-halt - io.dec_tlu_flush_noredir_r := take_halt | (fence_i_r & internal_dbg_halt_mode) | io.dec_tlu_flush_pause_r | (i0_trigger_hit_r & trigger_hit_dmode_r) | take_ext_int_start - - io.dec_tlu_flush_extint := take_ext_int_start - - // 1 cycle after writing the PAUSE counter, flush with noredir to idle F1-D. - io.dec_tlu_flush_pause_r := dec_tlu_wr_pause_r_d1 & ~interrupt_valid_r & ~take_ext_int_start - // detect end of pause counter and rfpc - pause_expired_r := ~io.dec_pause_state & dec_pause_state_f & ~(ext_int_ready | ce_int_ready | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | nmi_int_detected | ext_int_freeze_d1) & ~interrupt_valid_r_d1 & ~debug_halt_req_f & ~pmu_fw_halt_req_f & ~halt_taken_f - - io.dec_tlu_flush_leak_one_r := io.dec_tlu_flush_lower_r & dcsr(DCSR_STEP) & (io.dec_tlu_resume_ack | dcsr_single_step_running) & ~io.dec_tlu_flush_noredir_r - io.dec_tlu_flush_err_r := io.dec_tlu_flush_lower_r & (ic_perr_r_d1 | iccm_sbecc_r_d1) - - // If DM attempts to access an illegal CSR, send cmd_fail back - io.dec_dbg_cmd_done := dbg_cmd_done_ns - io.dec_dbg_cmd_fail := illegal_r & io.dec_dbg_cmd_done - - - //-------------------------------------------------------------------------------- - //-------------------------------------------------------------------------------- - // Triggers - // - - // Prioritize trigger hits with other exceptions. - // - // Trigger should have highest priority except: - // - trigger is an execute-data and there is an inst_access exception (lsu triggers won't fire, inst. is nop'd by decode) - // - trigger is a store-data and there is a lsu_acc_exc or lsu_ma_exc. - val trigger_execute = Cat(mtdata1_t(3)(MTDATA1_EXE), mtdata1_t(2)(MTDATA1_EXE), mtdata1_t(1)(MTDATA1_EXE), mtdata1_t(0)(MTDATA1_EXE)) - val trigger_data = Cat(mtdata1_t(3)(MTDATA1_SEL), mtdata1_t(2)(MTDATA1_SEL), mtdata1_t(1)(MTDATA1_SEL), mtdata1_t(0)(MTDATA1_SEL)) - val trigger_store = Cat(mtdata1_t(3)(MTDATA1_ST), mtdata1_t(2)(MTDATA1_ST), mtdata1_t(1)(MTDATA1_ST), mtdata1_t(0)(MTDATA1_ST)) - - // MSTATUS[MIE] needs to be on to take triggers unless the action is trigger to debug mode. - val trigger_enabled = Cat((mtdata1_t(3)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(3)(MTDATA1_M_ENABLED),(mtdata1_t(2)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(2)(MTDATA1_M_ENABLED), (mtdata1_t(1)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(1)(MTDATA1_M_ENABLED), (mtdata1_t(0)(MTDATA1_ACTION) | mstatus(MSTATUS_MIE)) & mtdata1_t(0)(MTDATA1_M_ENABLED)) - - // iside exceptions are always in i0 - val i0_iside_trigger_has_pri_r = ~((trigger_execute & trigger_data & Fill(4,inst_acc_r_raw)) | (Fill(4,io.exu_i0_br_error_r | io.exu_i0_br_start_error_r))) - - // lsu excs have to line up with their respective triggers since the lsu op can be i0 - val i0_lsu_trigger_has_pri_r = ~(trigger_store & trigger_data & Fill(4,lsu_i0_exc_r_raw)) - - // trigger hits have to be eval'd to cancel side effect lsu ops even though the pipe is already frozen - val i0_trigger_eval_r = io.dec_tlu_i0_valid_r - - val i0trigger_qual_r = Fill(4,i0_trigger_eval_r) & io.dec_tlu_packet_r.i0trigger(3,0) & i0_iside_trigger_has_pri_r & i0_lsu_trigger_has_pri_r & trigger_enabled - // Qual trigger hits - val i0_trigger_r = ~(Fill(4,io.dec_tlu_flush_lower_wb | io.dec_tlu_dbg_halted)) & i0trigger_qual_r - - // chaining can mask raw trigger info - val i0_trigger_chain_masked_r = Cat(i0_trigger_r(3) & (~mtdata1_t(2)(MTDATA1_CHAIN) | i0_trigger_r(2)), i0_trigger_r(2) & (~mtdata1_t(2)(MTDATA1_CHAIN) | i0_trigger_r(3)), i0_trigger_r(1) & (~mtdata1_t(0)(MTDATA1_CHAIN) | i0_trigger_r(0)), i0_trigger_r(0) & (~mtdata1_t(0)(MTDATA1_CHAIN) | i0_trigger_r(1))) - - // This is the highest priority by this point. - val i0_trigger_hit_raw_r = i0_trigger_chain_masked_r.orR - - i0_trigger_hit_r := i0_trigger_hit_raw_r - - // Actions include breakpoint, or dmode. Dmode is only possible if the DMODE bit is set. - // Otherwise, take a breakpoint. - val trigger_action = Cat(mtdata1_t(3)(MTDATA1_ACTION) & mtdata1_t(3)(MTDATA1_DMODE), mtdata1_t(2)(MTDATA1_ACTION) & mtdata1_t(2)(MTDATA1_DMODE), mtdata1_t(1)(MTDATA1_ACTION) & mtdata1_t(1)(MTDATA1_DMODE), mtdata1_t(0)(MTDATA1_ACTION) & mtdata1_t(0)(MTDATA1_DMODE)) - - // this is needed to set the HIT bit in the triggers - val update_hit_bit_r = (Fill(4,i0_trigger_hit_r) & i0_trigger_chain_masked_r) - - // action, 1 means dmode. Simultaneous triggers with at least 1 set for dmode force entire action to dmode. - val i0_trigger_action_r = (i0_trigger_chain_masked_r & trigger_action).orR - - trigger_hit_dmode_r := (i0_trigger_hit_r & i0_trigger_action_r) - - val mepc_trigger_hit_sel_pc_r = i0_trigger_hit_r & ~trigger_hit_dmode_r - - // - // Debug end - - - //---------------------------------------------------------------------- - // - // Commit - // - //---------------------------------------------------------------------- - - - - //-------------------------------------------------------------------------------- - // External halt (not debug halt) - // - Fully interlocked handshake - // i_cpu_halt_req ____|--------------|_______________ - // core_empty ---------------|___________ - // o_cpu_halt_ack _________________|----|__________ - // o_cpu_halt_status _______________|---------------------|_________ - // i_cpu_run_req ______|----------|____ - // o_cpu_run_ack ____________|------|________ - // - - - // debug mode has priority, ignore PMU/FW halt/run while in debug mode - val i_cpu_halt_req_sync_qual = i_cpu_halt_req_sync & ~io.dec_tlu_debug_mode & ~ext_int_freeze_d1 - val i_cpu_run_req_sync_qual = i_cpu_run_req_sync & ~io.dec_tlu_debug_mode & pmu_fw_tlu_halted_f & ~ext_int_freeze_d1 - - val i_cpu_halt_req_d1 =withClock(io.free_clk){RegNext(i_cpu_halt_req_sync_qual,0.U)} - val i_cpu_run_req_d1_raw =withClock(io.free_clk){RegNext(i_cpu_run_req_sync_qual,0.U)} - io.o_cpu_halt_status :=withClock(io.free_clk){RegNext(cpu_halt_status,0.U)} - io.o_cpu_halt_ack :=withClock(io.free_clk){RegNext(cpu_halt_ack,0.U)} - io.o_cpu_run_ack :=withClock(io.free_clk){RegNext(cpu_run_ack,0.U)} - val internal_pmu_fw_halt_mode_f=withClock(io.free_clk){RegNext(internal_pmu_fw_halt_mode,0.U)} - pmu_fw_halt_req_f :=withClock(io.free_clk){RegNext(pmu_fw_halt_req_ns,0.U)} - pmu_fw_tlu_halted_f :=withClock(io.free_clk){RegNext(pmu_fw_tlu_halted,0.U)} - int_timer0_int_hold_f :=withClock(io.free_clk){RegNext(int_timer0_int_hold,0.U)} - int_timer1_int_hold_f :=withClock(io.free_clk){RegNext(int_timer1_int_hold,0.U)} - - - // only happens if we aren't in dgb_halt - val ext_halt_pulse = i_cpu_halt_req_sync_qual & ~i_cpu_halt_req_d1 - val enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req - pmu_fw_halt_req_ns := (enter_pmu_fw_halt_req | (pmu_fw_halt_req_f & ~pmu_fw_tlu_halted)) & ~debug_halt_req_f - internal_pmu_fw_halt_mode := pmu_fw_halt_req_ns | (internal_pmu_fw_halt_mode_f & ~i_cpu_run_req_d1 & ~debug_halt_req_f) - - // debug halt has priority - pmu_fw_tlu_halted := ((pmu_fw_halt_req_f & core_empty & halt_taken & ~enter_debug_halt_req) | (pmu_fw_tlu_halted_f & ~i_cpu_run_req_d1)) & ~debug_halt_req_f - - cpu_halt_ack := i_cpu_halt_req_d1 & pmu_fw_tlu_halted_f - cpu_halt_status := (pmu_fw_tlu_halted_f & ~i_cpu_run_req_d1) | (io.o_cpu_halt_status & ~i_cpu_run_req_d1 & ~internal_dbg_halt_mode_f) - cpu_run_ack := (io.o_cpu_halt_status & i_cpu_run_req_sync_qual) | (io.o_cpu_run_ack & i_cpu_run_req_sync_qual) - val debug_mode_status = internal_dbg_halt_mode_f - io.o_debug_mode_status := debug_mode_status - - // high priority interrupts can wakeup from external halt, so can unmasked timer interrupts - i_cpu_run_req_d1 := i_cpu_run_req_d1_raw | ((nmi_int_detected | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | (io.mhwakeup & mhwakeup_ready)) & io.o_cpu_halt_status & ~i_cpu_halt_req_d1) - - //-------------------------------------------------------------------------------- - //-------------------------------------------------------------------------------- - - val lsu_single_ecc_error_r =io.lsu_single_ecc_error_incr - mdseac_locked_f :=withClock(io.free_clk){RegNext(mdseac_locked_ns,0.U)} - val lsu_single_ecc_error_r_d1 =withClock(io.free_clk){RegNext(lsu_single_ecc_error_r,0.U)} - val lsu_error_pkt_addr_r =io.lsu_error_pkt_r.bits.addr - val lsu_exc_valid_r_raw = io.lsu_error_pkt_r.valid & ~io.dec_tlu_flush_lower_wb - lsu_i0_exc_r_raw := io.lsu_error_pkt_r.valid - val lsu_i0_exc_r = lsu_i0_exc_r_raw & lsu_exc_valid_r_raw & ~i0_trigger_hit_r & ~rfpc_i0_r - val lsu_exc_valid_r = lsu_i0_exc_r - lsu_exc_valid_r_d1 :=withClock(lsu_r_wb_clk){RegNext(lsu_exc_valid_r,0.U)} - val lsu_i0_exc_r_d1 =withClock(lsu_r_wb_clk){RegNext(lsu_i0_exc_r,0.U)} - val lsu_exc_ma_r = lsu_i0_exc_r & ~io.lsu_error_pkt_r.bits.exc_type - val lsu_exc_acc_r = lsu_i0_exc_r & io.lsu_error_pkt_r.bits.exc_type - val lsu_exc_st_r = lsu_i0_exc_r & io.lsu_error_pkt_r.bits.inst_type - - // Single bit ECC errors on loads are RFNPC corrected, with the corrected data written to the GPR. - // LSU turns the load into a store and patches the data in the DCCM - val lsu_i0_rfnpc_r = io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & (~io.lsu_error_pkt_r.bits.inst_type & io.lsu_error_pkt_r.bits.single_ecc_error) - - // Final commit valids - val tlu_i0_commit_cmt = io.dec_tlu_i0_valid_r & ~rfpc_i0_r & ~lsu_i0_exc_r & ~inst_acc_r & ~io.dec_tlu_dbg_halted & ~request_debug_mode_r_d1 & ~i0_trigger_hit_r - - // unified place to manage the killing of arch state writebacks - tlu_i0_kill_writeb_r := rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r & io.dec_tlu_dbg_halted) | i0_trigger_hit_r - io.dec_tlu_i0_commit_cmt := tlu_i0_commit_cmt - - - // refetch PC, microarch flush - // ic errors only in pipe0 - rfpc_i0_r := ((io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 & (io.exu_i0_br_error_r | io.exu_i0_br_start_error_r)) | ((ic_perr_r_d1 | iccm_sbecc_r_d1) & ~ext_int_freeze_d1)) & ~i0_trigger_hit_r & ~lsu_i0_rfnpc_r - - // From the indication of a iccm single bit error until the first commit or flush, maintain a repair state. In the repair state, rfnpc i0 commits. - iccm_repair_state_ns := iccm_sbecc_r_d1 | (iccm_repair_state_d1 & ~io.dec_tlu_flush_lower_r) - - - val MCPC =0x7c2.U(12.W) - - // this is a flush of last resort, meaning only assert it if there is no other flush happening. - val iccm_repair_state_rfnpc = tlu_i0_commit_cmt & iccm_repair_state_d1 & ~(ebreak_r | ecall_r | mret_r | take_reset | illegal_r | (dec_csr_wen_r_mod & (io.dec_csr_wraddr_r ===MCPC))) - - // go ahead and repair the branch error on other flushes, doesn't have to be the rfpc flush - val dec_tlu_br0_error_r = io.exu_i0_br_error_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 - val dec_tlu_br0_start_error_r = io.exu_i0_br_start_error_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 - val dec_tlu_br0_v_r = io.exu_i0_br_valid_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 & (~io.exu_i0_br_mp_r | ~io.exu_pmu_i0_br_ataken) - - - io.dec_tlu_br0_r_pkt.bits.hist := io.exu_i0_br_hist_r - io.dec_tlu_br0_r_pkt.bits.br_error := dec_tlu_br0_error_r - io.dec_tlu_br0_r_pkt.bits.br_start_error := dec_tlu_br0_start_error_r - io.dec_tlu_br0_r_pkt.valid := dec_tlu_br0_v_r - io.dec_tlu_br0_r_pkt.bits.way := io.exu_i0_br_way_r - io.dec_tlu_br0_r_pkt.bits.middle := io.exu_i0_br_middle_r + + // refetch PC, microarch flush + // ic errors only in pipe0 + rfpc_i0_r := ((io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 & (io.tlu_exu.exu_i0_br_error_r | io.tlu_exu.exu_i0_br_start_error_r)) | ((ic_perr_r_d1 | iccm_sbecc_r_d1) & ~ext_int_freeze_d1)) & ~i0_trigger_hit_r & ~lsu_i0_rfnpc_r + + // From the indication of a iccm single bit error until the first commit or flush, maintain a repair state. In the repair state, rfnpc i0 commits. + iccm_repair_state_ns := iccm_sbecc_r_d1 | (iccm_repair_state_d1 & ~io.tlu_exu.dec_tlu_flush_lower_r) + + + val MCPC =0x7c2.U(12.W) + + // this is a flush of last resort, meaning only assert it if there is no other flush happening. + val iccm_repair_state_rfnpc = tlu_i0_commit_cmt & iccm_repair_state_d1 & ~(ebreak_r | ecall_r | mret_r | take_reset | illegal_r | (dec_csr_wen_r_mod & (io.dec_csr_wraddr_r ===MCPC))) + + // go ahead and repair the branch error on other flushes, doesn't have to be the rfpc flush + val dec_tlu_br0_error_r = io.tlu_exu.exu_i0_br_error_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 + val dec_tlu_br0_start_error_r = io.tlu_exu.exu_i0_br_start_error_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 + val dec_tlu_br0_v_r = io.tlu_exu.exu_i0_br_valid_r & io.dec_tlu_i0_valid_r & ~tlu_flush_lower_r_d1 & (~io.tlu_exu.exu_i0_br_mp_r | ~io.tlu_exu.exu_pmu_i0_br_ataken) + + + io.tlu_bp.dec_tlu_br0_r_pkt.bits.hist := io.tlu_exu.exu_i0_br_hist_r + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_error := dec_tlu_br0_error_r + io.tlu_bp.dec_tlu_br0_r_pkt.bits.br_start_error := dec_tlu_br0_start_error_r + io.tlu_bp.dec_tlu_br0_r_pkt.valid := dec_tlu_br0_v_r + io.tlu_bp.dec_tlu_br0_r_pkt.bits.way := io.exu_i0_br_way_r + io.tlu_bp.dec_tlu_br0_r_pkt.bits.middle := io.tlu_exu.exu_i0_br_middle_r ebreak_r := (io.dec_tlu_packet_r.pmu_i0_itype === EBREAK) & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & ~dcsr(DCSR_EBREAKM) & ~rfpc_i0_r ecall_r := (io.dec_tlu_packet_r.pmu_i0_itype === ECALL) & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & ~rfpc_i0_r illegal_r := ~io.dec_tlu_packet_r.legal & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & ~rfpc_i0_r mret_r := (io.dec_tlu_packet_r.pmu_i0_itype === MRET) & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & ~rfpc_i0_r - // fence_i includes debug only fence_i's - fence_i_r := (io.dec_tlu_packet_r.fence_i & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r) & ~rfpc_i0_r - ic_perr_r := io.ifu_ic_error_start & ~ext_int_freeze_d1 & (~internal_dbg_halt_mode_f | dcsr_single_step_running) & ~internal_pmu_fw_halt_mode_f - iccm_sbecc_r := io.ifu_iccm_rd_ecc_single_err & ~ext_int_freeze_d1 & (~internal_dbg_halt_mode_f | dcsr_single_step_running) & ~internal_pmu_fw_halt_mode_f - inst_acc_r_raw := io.dec_tlu_packet_r.icaf & io.dec_tlu_i0_valid_r - inst_acc_r := inst_acc_r_raw & ~rfpc_i0_r & ~i0_trigger_hit_r - val inst_acc_second_r = io.dec_tlu_packet_r.icaf_f1 + // fence_i includes debug only fence_i's + fence_i_r := (io.dec_tlu_packet_r.fence_i & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r) & ~rfpc_i0_r + ic_perr_r := io.tlu_mem.ifu_ic_error_start & ~ext_int_freeze_d1 & (~internal_dbg_halt_mode_f | dcsr_single_step_running) & ~internal_pmu_fw_halt_mode_f + iccm_sbecc_r := io.tlu_mem.ifu_iccm_rd_ecc_single_err & ~ext_int_freeze_d1 & (~internal_dbg_halt_mode_f | dcsr_single_step_running) & ~internal_pmu_fw_halt_mode_f + inst_acc_r_raw := io.dec_tlu_packet_r.icaf & io.dec_tlu_i0_valid_r + inst_acc_r := inst_acc_r_raw & ~rfpc_i0_r & ~i0_trigger_hit_r + val inst_acc_second_r = io.dec_tlu_packet_r.icaf_f1 - ebreak_to_debug_mode_r := (io.dec_tlu_packet_r.pmu_i0_itype === EBREAK) & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & dcsr(DCSR_EBREAKM) & ~rfpc_i0_r + ebreak_to_debug_mode_r := (io.dec_tlu_packet_r.pmu_i0_itype === EBREAK) & io.dec_tlu_i0_valid_r & ~i0_trigger_hit_r & dcsr(DCSR_EBREAKM) & ~rfpc_i0_r - ebreak_to_debug_mode_r_d1:= withClock(e4e5_clk){RegNext(ebreak_to_debug_mode_r,0.U)} - io.dec_tlu_fence_i_r := fence_i_r + ebreak_to_debug_mode_r_d1:= withClock(e4e5_clk){RegNext(ebreak_to_debug_mode_r,0.U)} + io.tlu_mem.dec_tlu_fence_i_wb := fence_i_r + + // + // Exceptions + // + // - MEPC <- PC + // - PC <- MTVEC, assert flush_lower + // - MCAUSE <- cause + // - MSCAUSE <- secondary cause + // - MTVAL <- + // - MPIE <- MIE + // - MIE <- 0 + // + val i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r) & ~rfpc_i0_r & ~io.dec_tlu_dbg_halted - // - // Exceptions - // - // - MEPC <- PC - // - PC <- MTVEC, assert flush_lower - // - MCAUSE <- cause - // - MSCAUSE <- secondary cause - // - MTVAL <- - // - MPIE <- MIE - // - MIE <- 0 - // - val i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r) & ~rfpc_i0_r & ~io.dec_tlu_dbg_halted + // Cause: + // + // 0x2 : illegal + // 0x3 : breakpoint + // 0xb : Environment call M-mode - // Cause: - // - // 0x2 : illegal - // 0x3 : breakpoint - // 0xb : Environment call M-mode + val exc_cause_r = Mux1H(Seq( + (take_ext_int & ~take_nmi).asBool -> 0x0b.U(5.W), + (take_timer_int & ~take_nmi).asBool -> 0x07.U(5.W), + (take_soft_int & ~take_nmi).asBool -> 0x03.U(5.W), + (take_int_timer0_int & ~take_nmi).asBool -> 0x1d.U(5.W), + (take_int_timer1_int & ~take_nmi).asBool -> 0x1c.U(5.W), + (take_ce_int & ~take_nmi).asBool -> 0x1e.U(5.W), + (illegal_r & ~take_nmi).asBool -> 0x02.U(5.W), + (ecall_r & ~take_nmi).asBool -> 0x0b.U(5.W), + (inst_acc_r & ~take_nmi).asBool -> 0x01.U(5.W), + ((ebreak_r | i0_trigger_hit_r) & ~take_nmi).asBool -> 0x03.U(5.W), + (lsu_exc_ma_r & ~lsu_exc_st_r & ~take_nmi).asBool -> 0x04.U(5.W), + (lsu_exc_acc_r & ~lsu_exc_st_r & ~take_nmi).asBool -> 0x05.U(5.W), + (lsu_exc_ma_r & lsu_exc_st_r & ~take_nmi).asBool -> 0x06.U(5.W), + (lsu_exc_acc_r & lsu_exc_st_r & ~take_nmi).asBool -> 0x07.U(5.W) + )) + // + // Interrupts + // + // exceptions that are committed have already happened and will cause an int at E4 to wait a cycle + // or more if MSTATUS[MIE] is cleared. + // + // -in priority order, highest to lowest + // -single cycle window where a csr write to MIE/MSTATUS is at E4 when the other conditions for externals are met. + // Hold off externals for a cycle to make sure we are consistent with what was just written + mhwakeup_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MEIP) & mie_ns(MIE_MEIE) + ext_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MEIP) & mie_ns(MIE_MEIE) & ~ignore_ext_int_due_to_lsu_stall + ce_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MCEIP) & mie_ns(MIE_MCEIE) + soft_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MSIP) & mie_ns(MIE_MSIE) + timer_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MTIP) & mie_ns(MIE_MTIE) - val exc_cause_r = Mux1H(Seq( - (take_ext_int & ~take_nmi).asBool -> 0x0b.U(5.W), - (take_timer_int & ~take_nmi).asBool -> 0x07.U(5.W), - (take_soft_int & ~take_nmi).asBool -> 0x03.U(5.W), - (take_int_timer0_int & ~take_nmi).asBool -> 0x1d.U(5.W), - (take_int_timer1_int & ~take_nmi).asBool -> 0x1c.U(5.W), - (take_ce_int & ~take_nmi).asBool -> 0x1e.U(5.W), - (illegal_r & ~take_nmi).asBool -> 0x02.U(5.W), - (ecall_r & ~take_nmi).asBool -> 0x0b.U(5.W), - (inst_acc_r & ~take_nmi).asBool -> 0x01.U(5.W), - ((ebreak_r | i0_trigger_hit_r) & ~take_nmi).asBool -> 0x03.U(5.W), - (lsu_exc_ma_r & ~lsu_exc_st_r & ~take_nmi).asBool -> 0x04.U(5.W), - (lsu_exc_acc_r & ~lsu_exc_st_r & ~take_nmi).asBool -> 0x05.U(5.W), - (lsu_exc_ma_r & lsu_exc_st_r & ~take_nmi).asBool -> 0x06.U(5.W), - (lsu_exc_acc_r & lsu_exc_st_r & ~take_nmi).asBool -> 0x07.U(5.W) - )) - // - // Interrupts - // - // exceptions that are committed have already happened and will cause an int at E4 to wait a cycle - // or more if MSTATUS[MIE] is cleared. - // - // -in priority order, highest to lowest - // -single cycle window where a csr write to MIE/MSTATUS is at E4 when the other conditions for externals are met. - // Hold off externals for a cycle to make sure we are consistent with what was just written - mhwakeup_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MEIP) & mie_ns(MIE_MEIE) - ext_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MEIP) & mie_ns(MIE_MEIE) & ~ignore_ext_int_due_to_lsu_stall - ce_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MCEIP) & mie_ns(MIE_MCEIE) - soft_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MSIP) & mie_ns(MIE_MSIE) - timer_int_ready := ~io.dec_csr_stall_int_ff & mstatus_mie_ns & mip(MIP_MTIP) & mie_ns(MIE_MTIE) + // MIP for internal timers pulses for 1 clock, resets the timer counter. Mip won't hold past the various stall conditions. + val int_timer0_int_possible = mstatus_mie_ns & mie_ns(MIE_MITIE0) + val int_timer0_int_ready = mip(MIP_MITIP0) & int_timer0_int_possible + val int_timer1_int_possible = mstatus_mie_ns & mie_ns(MIE_MITIE1) + val int_timer1_int_ready = mip(MIP_MITIP1) & int_timer1_int_possible - // MIP for internal timers pulses for 1 clock, resets the timer counter. Mip won't hold past the various stall conditions. - val int_timer0_int_possible = mstatus_mie_ns & mie_ns(MIE_MITIE0) - val int_timer0_int_ready = mip(MIP_MITIP0) & int_timer0_int_possible - val int_timer1_int_possible = mstatus_mie_ns & mie_ns(MIE_MITIE1) - val int_timer1_int_ready = mip(MIP_MITIP1) & int_timer1_int_possible + // Internal timers pulse and reset. If core is PMU/FW halted, the pulse will cause an exit from halt, but won't stick around + // Make it sticky, also for 1 cycle stall conditions. + val int_timer_stalled = io.dec_csr_stall_int_ff | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r - // Internal timers pulse and reset. If core is PMU/FW halted, the pulse will cause an exit from halt, but won't stick around - // Make it sticky, also for 1 cycle stall conditions. - val int_timer_stalled = io.dec_csr_stall_int_ff | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r + int_timer0_int_hold := (int_timer0_int_ready & (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer0_int_possible & int_timer0_int_hold_f & ~interrupt_valid_r & ~take_ext_int_start & ~internal_dbg_halt_mode_f) + int_timer1_int_hold := (int_timer1_int_ready & (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer1_int_possible & int_timer1_int_hold_f & ~interrupt_valid_r & ~take_ext_int_start & ~internal_dbg_halt_mode_f) - int_timer0_int_hold := (int_timer0_int_ready & (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer0_int_possible & int_timer0_int_hold_f & ~interrupt_valid_r & ~take_ext_int_start & ~internal_dbg_halt_mode_f) - int_timer1_int_hold := (int_timer1_int_ready & (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer1_int_possible & int_timer1_int_hold_f & ~interrupt_valid_r & ~take_ext_int_start & ~internal_dbg_halt_mode_f) + internal_dbg_halt_timers := internal_dbg_halt_mode_f & ~dcsr_single_step_running; - internal_dbg_halt_timers := internal_dbg_halt_mode_f & ~dcsr_single_step_running; - - val block_interrupts = ((internal_dbg_halt_mode & (~dcsr_single_step_running | io.dec_tlu_i0_valid_r)) | internal_pmu_fw_halt_mode | i_cpu_halt_req_d1 | take_nmi | ebreak_to_debug_mode_r | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r | ext_int_freeze_d1) + val block_interrupts = ((internal_dbg_halt_mode & (~dcsr_single_step_running | io.dec_tlu_i0_valid_r)) | internal_pmu_fw_halt_mode | i_cpu_halt_req_d1 | take_nmi | ebreak_to_debug_mode_r | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r | ext_int_freeze_d1) - if(FAST_INTERRUPT_REDIRECT==1) { - take_ext_int_start_d1:=withClock(io.free_clk){RegNext(take_ext_int_start,0.U)} - take_ext_int_start_d2:=withClock(io.free_clk){RegNext(take_ext_int_start_d1,0.U)} - take_ext_int_start_d3:=withClock(io.free_clk){RegNext(take_ext_int_start_d2,0.U)} - ext_int_freeze_d1 :=withClock(io.free_clk){RegNext(ext_int_freeze,0.U)} - take_ext_int_start := ext_int_ready & ~block_interrupts; + if(FAST_INTERRUPT_REDIRECT==1) { + take_ext_int_start_d1:=withClock(io.free_clk){RegNext(take_ext_int_start,0.U)} + take_ext_int_start_d2:=withClock(io.free_clk){RegNext(take_ext_int_start_d1,0.U)} + take_ext_int_start_d3:=withClock(io.free_clk){RegNext(take_ext_int_start_d2,0.U)} + ext_int_freeze_d1 :=withClock(io.free_clk){RegNext(ext_int_freeze,0.U)} + take_ext_int_start := ext_int_ready & ~block_interrupts; - ext_int_freeze := take_ext_int_start | take_ext_int_start_d1 | take_ext_int_start_d2 | take_ext_int_start_d3 - take_ext_int := take_ext_int_start_d3 & ~io.lsu_fir_error.orR - fast_int_meicpct := csr_pkt.csr_meicpct & io.dec_csr_any_unq_d // MEICPCT becomes illegal if fast ints are enabled - ignore_ext_int_due_to_lsu_stall := io.lsu_fastint_stall_any - }else{ - take_ext_int_start := 0.U(1.W) - ext_int_freeze := 0.U(1.W) - ext_int_freeze_d1 := 0.U(1.W) - take_ext_int_start_d1 := 0.U(1.W) - take_ext_int_start_d2 := 0.U(1.W) - take_ext_int_start_d3 := 0.U(1.W) - fast_int_meicpct := 0.U(1.W) - ignore_ext_int_due_to_lsu_stall := 0.U(1.W) - take_ext_int := ext_int_ready & ~block_interrupts - } + ext_int_freeze := take_ext_int_start | take_ext_int_start_d1 | take_ext_int_start_d2 | take_ext_int_start_d3 + take_ext_int := take_ext_int_start_d3 & ~io.lsu_fir_error.orR + fast_int_meicpct := csr_pkt.csr_meicpct & io.dec_csr_any_unq_d // MEICPCT becomes illegal if fast ints are enabled + ignore_ext_int_due_to_lsu_stall := io.lsu_fastint_stall_any + }else{ + take_ext_int_start := 0.U(1.W) + ext_int_freeze := 0.U(1.W) + ext_int_freeze_d1 := 0.U(1.W) + take_ext_int_start_d1 := 0.U(1.W) + take_ext_int_start_d2 := 0.U(1.W) + take_ext_int_start_d3 := 0.U(1.W) + fast_int_meicpct := 0.U(1.W) + ignore_ext_int_due_to_lsu_stall := 0.U(1.W) + take_ext_int := ext_int_ready & ~block_interrupts + } - take_ce_int := ce_int_ready & ~ext_int_ready & ~block_interrupts - take_soft_int := soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts - take_timer_int := timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts - take_int_timer0_int := (int_timer0_int_ready | int_timer0_int_hold_f) & int_timer0_int_possible & ~io.dec_csr_stall_int_ff & ~timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts - take_int_timer1_int := (int_timer1_int_ready | int_timer1_int_hold_f) & int_timer1_int_possible & ~io.dec_csr_stall_int_ff & ~(int_timer0_int_ready | int_timer0_int_hold_f) & ~timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts - take_reset := reset_delayed & io.mpc_reset_run_req - take_nmi := nmi_int_detected & ~internal_pmu_fw_halt_mode & (~internal_dbg_halt_mode | (dcsr_single_step_running_f & dcsr(DCSR_STEPIE) & ~io.dec_tlu_i0_valid_r & ~dcsr_single_step_done_f)) & ~synchronous_flush_r & ~mret_r & ~take_reset & ~ebreak_to_debug_mode_r & (~ext_int_freeze_d1 | (take_ext_int_start_d3 & io.lsu_fir_error.orR)) + take_ce_int := ce_int_ready & ~ext_int_ready & ~block_interrupts + take_soft_int := soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts + take_timer_int := timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts + take_int_timer0_int := (int_timer0_int_ready | int_timer0_int_hold_f) & int_timer0_int_possible & ~io.dec_csr_stall_int_ff & ~timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts + take_int_timer1_int := (int_timer1_int_ready | int_timer1_int_hold_f) & int_timer1_int_possible & ~io.dec_csr_stall_int_ff & ~(int_timer0_int_ready | int_timer0_int_hold_f) & ~timer_int_ready & ~soft_int_ready & ~ext_int_ready & ~ce_int_ready & ~block_interrupts + take_reset := reset_delayed & io.mpc_reset_run_req + take_nmi := nmi_int_detected & ~internal_pmu_fw_halt_mode & (~internal_dbg_halt_mode | (dcsr_single_step_running_f & dcsr(DCSR_STEPIE) & ~io.dec_tlu_i0_valid_r & ~dcsr_single_step_done_f)) & ~synchronous_flush_r & ~mret_r & ~take_reset & ~ebreak_to_debug_mode_r & (~ext_int_freeze_d1 | (take_ext_int_start_d3 & io.lsu_fir_error.orR)) + + + interrupt_valid_r := take_ext_int | take_timer_int | take_soft_int | take_nmi | take_ce_int | take_int_timer0_int | take_int_timer1_int - interrupt_valid_r := take_ext_int | take_timer_int | take_soft_int | take_nmi | take_ce_int | take_int_timer0_int | take_int_timer1_int + // Compute interrupt path: + // If vectored async is set in mtvec, flush path for interrupts is MTVEC + (4 * CAUSE); + val vectored_path = Cat(mtvec(30,1),0.U(1.W)) + Cat(0.U(25.W),exc_cause_r, 0.U(1.W)) ///After Combining Code revisit this + val interrupt_path = Mux(take_nmi.asBool, io.nmi_vec, Mux(mtvec(0) === 1.U, vectored_path, Cat(mtvec(30,1),0.U(1.W))))///After Combining Code revisit this + val sel_npc_r = lsu_i0_rfnpc_r | fence_i_r | iccm_repair_state_rfnpc | (i_cpu_run_req_d1 & ~interrupt_valid_r) | (rfpc_i0_r & ~io.dec_tlu_i0_valid_r) + val sel_npc_resume = (i_cpu_run_req_d1 & pmu_fw_tlu_halted_f) | pause_expired_r + val sel_fir_addr = take_ext_int_start_d3 & ~io.lsu_fir_error.orR + synchronous_flush_r := i0_exception_valid_r | rfpc_i0_r | lsu_exc_valid_r | fence_i_r | lsu_i0_rfnpc_r | iccm_repair_state_rfnpc | debug_resume_req_f | sel_npc_resume | dec_tlu_wr_pause_r_d1 | i0_trigger_hit_r + tlu_flush_lower_r := interrupt_valid_r | mret_r | synchronous_flush_r | take_halt | take_reset | take_ext_int_start + ///After Combining Code revisit this + val tlu_flush_path_r = Mux(take_reset.asBool, io.rst_vec,Mux1H(Seq( + (sel_fir_addr).asBool -> io.lsu_fir_addr, + (take_nmi===0.U & sel_npc_r===1.U) -> npc_r, + (take_nmi===0.U & rfpc_i0_r===1.U & io.dec_tlu_i0_valid_r===1.U & sel_npc_r===0.U) -> io.dec_tlu_i0_pc_r, + (interrupt_valid_r===1.U & sel_fir_addr===0.U) -> interrupt_path, + ((i0_exception_valid_r | lsu_exc_valid_r | (i0_trigger_hit_r & ~trigger_hit_dmode_r)) & ~interrupt_valid_r & ~sel_fir_addr).asBool -> Cat(mtvec(30,1),0.U(1.W)), + (~take_nmi & mret_r).asBool -> mepc, + (~take_nmi & debug_resume_req_f).asBool -> dpc, + (~take_nmi & sel_npc_resume).asBool -> npc_r_d1 + ))) + val tlu_flush_path_r_d1=withClock(e4e5_int_clk){RegNext(tlu_flush_path_r,0.U)} ///After Combining Code revisit this - // Compute interrupt path: - // If vectored async is set in mtvec, flush path for interrupts is MTVEC + (4 * CAUSE); - val vectored_path = Cat(mtvec(30,1),0.U(1.W)) + Cat(0.U(25.W),exc_cause_r, 0.U(1.W)) ///After Combining Code revisit this - val interrupt_path = Mux(take_nmi.asBool, io.nmi_vec, Mux(mtvec(0) === 1.U, vectored_path, Cat(mtvec(30,1),0.U(1.W))))///After Combining Code revisit this - val sel_npc_r = lsu_i0_rfnpc_r | fence_i_r | iccm_repair_state_rfnpc | (i_cpu_run_req_d1 & ~interrupt_valid_r) | (rfpc_i0_r & ~io.dec_tlu_i0_valid_r) - val sel_npc_resume = (i_cpu_run_req_d1 & pmu_fw_tlu_halted_f) | pause_expired_r - val sel_fir_addr = take_ext_int_start_d3 & ~io.lsu_fir_error.orR - synchronous_flush_r := i0_exception_valid_r | rfpc_i0_r | lsu_exc_valid_r | fence_i_r | lsu_i0_rfnpc_r | iccm_repair_state_rfnpc | debug_resume_req_f | sel_npc_resume | dec_tlu_wr_pause_r_d1 | i0_trigger_hit_r - tlu_flush_lower_r := interrupt_valid_r | mret_r | synchronous_flush_r | take_halt | take_reset | take_ext_int_start - ///After Combining Code revisit this - val tlu_flush_path_r = Mux(take_reset.asBool, io.rst_vec,Mux1H(Seq( - (sel_fir_addr).asBool -> io.lsu_fir_addr, - (take_nmi===0.U & sel_npc_r===1.U) -> npc_r, - (take_nmi===0.U & rfpc_i0_r===1.U & io.dec_tlu_i0_valid_r===1.U & sel_npc_r===0.U) -> io.dec_tlu_i0_pc_r, - (interrupt_valid_r===1.U & sel_fir_addr===0.U) -> interrupt_path, - ((i0_exception_valid_r | lsu_exc_valid_r | (i0_trigger_hit_r & ~trigger_hit_dmode_r)) & ~interrupt_valid_r & ~sel_fir_addr).asBool -> Cat(mtvec(30,1),0.U(1.W)), - (~take_nmi & mret_r).asBool -> mepc, - (~take_nmi & debug_resume_req_f).asBool -> dpc, - (~take_nmi & sel_npc_resume).asBool -> npc_r_d1 - ))) + io.tlu_bp.dec_tlu_flush_lower_wb := tlu_flush_lower_r_d1 + io.tlu_mem.dec_tlu_flush_lower_wb := io.tlu_bp.dec_tlu_flush_lower_wb + io.tlu_exu.dec_tlu_flush_lower_r := tlu_flush_lower_r + io.tlu_exu.dec_tlu_flush_path_r := tlu_flush_path_r ///After Combining Code revisit this - val tlu_flush_path_r_d1=withClock(e4e5_int_clk){RegNext(tlu_flush_path_r,0.U)} ///After Combining Code revisit this + // this is used to capture mepc, etc. + val exc_or_int_valid_r = lsu_exc_valid_r | i0_exception_valid_r | interrupt_valid_r | (i0_trigger_hit_r & ~trigger_hit_dmode_r) - io.dec_tlu_flush_lower_wb := tlu_flush_lower_r_d1 - io.dec_tlu_flush_lower_r := tlu_flush_lower_r - io.dec_tlu_flush_path_r := tlu_flush_path_r ///After Combining Code revisit this + interrupt_valid_r_d1 :=withClock(e4e5_int_clk){RegNext(interrupt_valid_r,0.U)} + val i0_exception_valid_r_d1 =withClock(e4e5_int_clk){RegNext(i0_exception_valid_r,0.U)} + exc_or_int_valid_r_d1 :=withClock(e4e5_int_clk){RegNext(exc_or_int_valid_r,0.U)} + val exc_cause_wb =withClock(e4e5_int_clk){RegNext(exc_cause_r,0.U)} + val i0_valid_wb =withClock(e4e5_int_clk){RegNext((tlu_i0_commit_cmt & ~illegal_r),0.U)} + val trigger_hit_r_d1 =withClock(e4e5_int_clk){RegNext(i0_trigger_hit_r,0.U)} + take_nmi_r_d1 :=withClock(e4e5_int_clk){RegNext(take_nmi,0.U)} + pause_expired_wb :=withClock(e4e5_int_clk){RegNext(pause_expired_r,0.U)} - // this is used to capture mepc, etc. - val exc_or_int_valid_r = lsu_exc_valid_r | i0_exception_valid_r | interrupt_valid_r | (i0_trigger_hit_r & ~trigger_hit_dmode_r) - - interrupt_valid_r_d1 :=withClock(e4e5_int_clk){RegNext(interrupt_valid_r,0.U)} - val i0_exception_valid_r_d1 =withClock(e4e5_int_clk){RegNext(i0_exception_valid_r,0.U)} - exc_or_int_valid_r_d1 :=withClock(e4e5_int_clk){RegNext(exc_or_int_valid_r,0.U)} - val exc_cause_wb =withClock(e4e5_int_clk){RegNext(exc_cause_r,0.U)} - val i0_valid_wb =withClock(e4e5_int_clk){RegNext((tlu_i0_commit_cmt & ~illegal_r),0.U)} - val trigger_hit_r_d1 =withClock(e4e5_int_clk){RegNext(i0_trigger_hit_r,0.U)} - take_nmi_r_d1 :=withClock(e4e5_int_clk){RegNext(take_nmi,0.U)} - pause_expired_wb :=withClock(e4e5_int_clk){RegNext(pause_expired_r,0.U)} - - val csr=Module(new csr_tlu) - csr.io.free_clk := io.free_clk - csr.io.active_clk := io.active_clk - csr.io.scan_mode := io.scan_mode - csr.io.dec_csr_wrdata_r := io.dec_csr_wrdata_r - csr.io.dec_csr_wraddr_r := io.dec_csr_wraddr_r - csr.io.dec_csr_rdaddr_d := io.dec_csr_rdaddr_d +val csr=Module(new csr_tlu) + csr.io.free_clk := io.free_clk + csr.io.active_clk := io.active_clk + csr.io.scan_mode := io.scan_mode + csr.io.dec_csr_wrdata_r := io.dec_csr_wrdata_r + csr.io.dec_csr_wraddr_r := io.dec_csr_wraddr_r + csr.io.dec_csr_rdaddr_d := io.dec_csr_rdaddr_d csr.io.dec_csr_wen_unq_d := io.dec_csr_wen_unq_d csr.io.dec_i0_decode_d := io.dec_i0_decode_d - csr.io.ifu_ic_debug_rd_data_valid := io.ifu_ic_debug_rd_data_valid - csr.io.ifu_pmu_bus_trxn := io.ifu_pmu_bus_trxn - csr.io.dma_iccm_stall_any :=io.dma_iccm_stall_any - csr.io.dma_dccm_stall_any :=io.dma_dccm_stall_any - csr.io.lsu_store_stall_any :=io.lsu_store_stall_any - csr.io.dec_pmu_presync_stall :=io.dec_pmu_presync_stall - csr.io.dec_pmu_postsync_stall :=io.dec_pmu_postsync_stall - csr.io.dec_pmu_decode_stall :=io.dec_pmu_decode_stall - csr.io.ifu_pmu_fetch_stall :=io.ifu_pmu_fetch_stall - csr.io.dec_tlu_packet_r :=io.dec_tlu_packet_r - csr.io.exu_pmu_i0_br_ataken :=io.exu_pmu_i0_br_ataken - csr.io.exu_pmu_i0_br_misp :=io.exu_pmu_i0_br_misp - csr.io.dec_pmu_instr_decoded :=io.dec_pmu_instr_decoded + csr.io.ifu_ic_debug_rd_data_valid := io.tlu_mem.ifu_ic_debug_rd_data_valid + csr.io.ifu_pmu_bus_trxn := io.tlu_mem.ifu_pmu_bus_trxn + csr.io.dma_iccm_stall_any :=io.dma_iccm_stall_any + csr.io.dma_dccm_stall_any :=io.dma_dccm_stall_any + csr.io.lsu_store_stall_any :=io.lsu_store_stall_any + csr.io.dec_pmu_presync_stall :=io.dec_pmu_presync_stall + csr.io.dec_pmu_postsync_stall :=io.dec_pmu_postsync_stall + csr.io.dec_pmu_decode_stall :=io.dec_pmu_decode_stall + csr.io.ifu_pmu_fetch_stall :=io.tlu_ifc.ifu_pmu_fetch_stall + csr.io.dec_tlu_packet_r :=io.dec_tlu_packet_r + csr.io.exu_pmu_i0_br_ataken :=io.tlu_exu.exu_pmu_i0_br_ataken + csr.io.exu_pmu_i0_br_misp :=io.tlu_exu.exu_pmu_i0_br_misp + csr.io.dec_pmu_instr_decoded :=io.dec_pmu_instr_decoded csr.io.ifu_pmu_instr_aligned :=io.ifu_pmu_instr_aligned - csr.io.exu_pmu_i0_pc4 :=io.exu_pmu_i0_pc4 - csr.io.ifu_pmu_ic_miss :=io.ifu_pmu_ic_miss - csr.io.ifu_pmu_ic_hit :=io.ifu_pmu_ic_hit + csr.io.exu_pmu_i0_pc4 :=io.tlu_exu.exu_pmu_i0_pc4 + csr.io.ifu_pmu_ic_miss :=io.tlu_mem.ifu_pmu_ic_miss + csr.io.ifu_pmu_ic_hit :=io.tlu_mem.ifu_pmu_ic_hit csr.io.dec_csr_wen_r := io.dec_csr_wen_r - csr.io.dec_tlu_dbg_halted := io.dec_tlu_dbg_halted - csr.io.dma_pmu_dccm_write := io.dma_pmu_dccm_write - csr.io.dma_pmu_dccm_read := io.dma_pmu_dccm_read - csr.io.dma_pmu_any_write := io.dma_pmu_any_write + csr.io.dec_tlu_dbg_halted := io.dec_tlu_dbg_halted + csr.io.dma_pmu_dccm_write := io.dma_pmu_dccm_write + csr.io.dma_pmu_dccm_read := io.dma_pmu_dccm_read + csr.io.dma_pmu_any_write := io.dma_pmu_any_write csr.io.dma_pmu_any_read := io.dma_pmu_any_read - csr.io.lsu_pmu_bus_busy := io.lsu_pmu_bus_busy csr.io.dec_tlu_i0_pc_r := io.dec_tlu_i0_pc_r - csr.io.dec_tlu_i0_valid_r := io.dec_tlu_i0_valid_r + csr.io.dec_tlu_i0_valid_r := io.dec_tlu_i0_valid_r csr.io.dec_csr_stall_int_ff := io.dec_csr_stall_int_ff - csr.io.dec_csr_any_unq_d := io.dec_csr_any_unq_d - csr.io.ifu_pmu_bus_busy := io.ifu_pmu_bus_busy - csr.io.lsu_pmu_bus_error := io.lsu_pmu_bus_error - csr.io.ifu_pmu_bus_error := io.ifu_pmu_bus_error - csr.io.lsu_pmu_bus_misaligned := io.lsu_pmu_bus_misaligned - csr.io.lsu_pmu_bus_trxn := io.lsu_pmu_bus_trxn - csr.io.ifu_ic_debug_rd_data := io.ifu_ic_debug_rd_data + csr.io.dec_csr_any_unq_d := io.dec_csr_any_unq_d + csr.io.ifu_pmu_bus_busy := io.tlu_mem.ifu_pmu_bus_busy + csr.io.ifu_pmu_bus_error := io.tlu_mem.ifu_pmu_bus_error + io.tlu_busbuff <> csr.io.tlu_busbuff +// csr.io.lsu_pmu_bus_busy := io.lsu_pmu_bus_busy +// csr.io.lsu_pmu_bus_error := io.lsu_pmu_bus_error +// csr.io.lsu_pmu_bus_misaligned := io.lsu_pmu_bus_misaligned +// csr.io.lsu_pmu_bus_trxn := io.lsu_pmu_bus_trxn +// csr.io.lsu_imprecise_error_addr_any := io.lsu_imprecise_error_addr_any +// csr.io.lsu_imprecise_error_load_any := io.lsu_imprecise_error_load_any +// csr.io.lsu_imprecise_error_store_any := io.lsu_imprecise_error_store_any +// io.dec_tlu_wb_coalescing_disable := csr.io.dec_tlu_wb_coalescing_disable +// io.dec_tlu_sideeffect_posted_disable := csr.io.dec_tlu_sideeffect_posted_disable +// io.dec_tlu_external_ldfwd_disable := csr.io.dec_tlu_external_ldfwd_disable + csr.io.ifu_ic_debug_rd_data := io.tlu_mem.ifu_ic_debug_rd_data csr.io.pic_pl := io.pic_pl - csr.io.pic_claimid := io.pic_claimid - csr.io.iccm_dma_sb_error := io.iccm_dma_sb_error - csr.io.lsu_imprecise_error_addr_any := io.lsu_imprecise_error_addr_any - csr.io.lsu_imprecise_error_load_any := io.lsu_imprecise_error_load_any - csr.io.lsu_imprecise_error_store_any := io.lsu_imprecise_error_store_any - csr.io.dec_illegal_inst := io.dec_illegal_inst - csr.io.lsu_error_pkt_r := io.lsu_error_pkt_r - csr.io.mexintpend := io.mexintpend - csr.io.exu_npc_r := io.exu_npc_r - csr.io.mpc_reset_run_req := io.mpc_reset_run_req - csr.io.rst_vec := io.rst_vec - csr.io.core_id := io.core_id + csr.io.pic_claimid := io.pic_claimid + csr.io.iccm_dma_sb_error := io.iccm_dma_sb_error + + csr.io.dec_illegal_inst := io.dec_illegal_inst + csr.io.lsu_error_pkt_r := io.lsu_error_pkt_r + csr.io.mexintpend := io.mexintpend + csr.io.exu_npc_r := io.tlu_exu.exu_npc_r + csr.io.mpc_reset_run_req := io.mpc_reset_run_req + csr.io.rst_vec := io.rst_vec + csr.io.core_id := io.core_id csr.io.dec_timer_rddata_d := dec_timer_rddata_d - csr.io.dec_timer_read_d := dec_timer_read_d + csr.io.dec_timer_read_d := dec_timer_read_d io.dec_tlu_meicurpl := csr.io.dec_tlu_meicurpl - io.dec_tlu_meihap := csr.io.dec_tlu_meihap - io.dec_tlu_meipt := csr.io.dec_tlu_meipt - io.dec_tlu_int_valid_wb1 := csr.io.dec_tlu_int_valid_wb1 + io.tlu_exu.dec_tlu_meihap := csr.io.dec_tlu_meihap + io.dec_tlu_meipt := csr.io.dec_tlu_meipt + io.dec_tlu_int_valid_wb1 := csr.io.dec_tlu_int_valid_wb1 io.dec_tlu_i0_exc_valid_wb1 := csr.io.dec_tlu_i0_exc_valid_wb1 - io.dec_tlu_i0_valid_wb1 := csr.io.dec_tlu_i0_valid_wb1 - io.dec_tlu_ic_diag_pkt := csr.io.dec_tlu_ic_diag_pkt + io.dec_tlu_i0_valid_wb1 := csr.io.dec_tlu_i0_valid_wb1 + io.tlu_mem.dec_tlu_ic_diag_pkt := csr.io.dec_tlu_ic_diag_pkt io.trigger_pkt_any := csr.io.trigger_pkt_any - io.dec_tlu_mtval_wb1 := csr.io.dec_tlu_mtval_wb1 - io.dec_tlu_exc_cause_wb1 := csr.io.dec_tlu_exc_cause_wb1 - io.dec_tlu_perfcnt0 := csr.io.dec_tlu_perfcnt0 - io.dec_tlu_perfcnt1 := csr.io.dec_tlu_perfcnt1 - io.dec_tlu_perfcnt2 := csr.io.dec_tlu_perfcnt2 - io.dec_tlu_perfcnt3 := csr.io.dec_tlu_perfcnt3 - io.dec_tlu_misc_clk_override := csr.io.dec_tlu_misc_clk_override - io.dec_tlu_dec_clk_override := csr.io.dec_tlu_dec_clk_override - io.dec_tlu_ifu_clk_override := csr.io.dec_tlu_ifu_clk_override - io.dec_tlu_lsu_clk_override := csr.io.dec_tlu_lsu_clk_override - io.dec_tlu_bus_clk_override := csr.io.dec_tlu_bus_clk_override - io.dec_tlu_pic_clk_override := csr.io.dec_tlu_pic_clk_override - io.dec_tlu_dccm_clk_override := csr.io.dec_tlu_dccm_clk_override - io.dec_tlu_icm_clk_override := csr.io.dec_tlu_icm_clk_override - io.dec_csr_rddata_d := csr.io.dec_csr_rddata_d - io.dec_tlu_pipelining_disable := csr.io.dec_tlu_pipelining_disable - io.dec_tlu_wr_pause_r := csr.io.dec_tlu_wr_pause_r - io.dec_tlu_mrac_ff := csr.io.dec_tlu_mrac_ff - io.dec_tlu_wb_coalescing_disable := csr.io.dec_tlu_wb_coalescing_disable - io.dec_tlu_bpred_disable := csr.io.dec_tlu_bpred_disable - io.dec_tlu_sideeffect_posted_disable := csr.io.dec_tlu_sideeffect_posted_disable - io.dec_tlu_core_ecc_disable := csr.io.dec_tlu_core_ecc_disable - io.dec_tlu_external_ldfwd_disable := csr.io.dec_tlu_external_ldfwd_disable - io.dec_tlu_dma_qos_prty := csr.io.dec_tlu_dma_qos_prty - csr.io.dec_illegal_inst := io.dec_illegal_inst - csr.io.lsu_error_pkt_r := io.lsu_error_pkt_r - csr.io.mexintpend := io.mexintpend - csr.io.exu_npc_r := io.exu_npc_r - csr.io.mpc_reset_run_req := io.mpc_reset_run_req - csr.io.rst_vec := io.rst_vec - csr.io.core_id := io.core_id - csr.io.dec_timer_rddata_d := dec_timer_rddata_d - csr.io.dec_timer_read_d := dec_timer_read_d + io.dec_tlu_mtval_wb1 := csr.io.dec_tlu_mtval_wb1 + io.dec_tlu_exc_cause_wb1 := csr.io.dec_tlu_exc_cause_wb1 + io.dec_tlu_perfcnt0 := csr.io.dec_tlu_perfcnt0 + io.dec_tlu_perfcnt1 := csr.io.dec_tlu_perfcnt1 + io.dec_tlu_perfcnt2 := csr.io.dec_tlu_perfcnt2 + io.dec_tlu_perfcnt3 := csr.io.dec_tlu_perfcnt3 + io.dec_tlu_misc_clk_override := csr.io.dec_tlu_misc_clk_override + io.dec_tlu_dec_clk_override := csr.io.dec_tlu_dec_clk_override + io.dec_tlu_ifu_clk_override := csr.io.dec_tlu_ifu_clk_override + io.dec_tlu_lsu_clk_override := csr.io.dec_tlu_lsu_clk_override + io.dec_tlu_bus_clk_override := csr.io.dec_tlu_bus_clk_override + io.dec_tlu_pic_clk_override := csr.io.dec_tlu_pic_clk_override + io.dec_tlu_dccm_clk_override := csr.io.dec_tlu_dccm_clk_override + io.dec_tlu_icm_clk_override := csr.io.dec_tlu_icm_clk_override + io.dec_csr_rddata_d := csr.io.dec_csr_rddata_d + io.dec_tlu_pipelining_disable := csr.io.dec_tlu_pipelining_disable + io.dec_tlu_wr_pause_r := csr.io.dec_tlu_wr_pause_r + io.tlu_ifc.dec_tlu_mrac_ff := csr.io.dec_tlu_mrac_ff + io.tlu_bp.dec_tlu_bpred_disable := csr.io.dec_tlu_bpred_disable + io.tlu_mem.dec_tlu_core_ecc_disable := csr.io.dec_tlu_core_ecc_disable + io.dec_tlu_dma_qos_prty := csr.io.dec_tlu_dma_qos_prty + csr.io.dec_illegal_inst := io.dec_illegal_inst + csr.io.lsu_error_pkt_r := io.lsu_error_pkt_r + csr.io.mexintpend := io.mexintpend + csr.io.exu_npc_r := io.tlu_exu.exu_npc_r + csr.io.mpc_reset_run_req := io.mpc_reset_run_req + csr.io.rst_vec := io.rst_vec + csr.io.core_id := io.core_id + csr.io.dec_timer_rddata_d := dec_timer_rddata_d + csr.io.dec_timer_read_d := dec_timer_read_d - csr.io.rfpc_i0_r := rfpc_i0_r - csr.io.i0_trigger_hit_r := i0_trigger_hit_r - csr.io.exc_or_int_valid_r := exc_or_int_valid_r - csr.io.mret_r := mret_r - csr.io.dcsr_single_step_running_f := dcsr_single_step_running_f - csr.io.dec_timer_t0_pulse := dec_timer_t0_pulse - csr.io.dec_timer_t1_pulse := dec_timer_t1_pulse - csr.io.timer_int_sync := timer_int_sync - csr.io.soft_int_sync := soft_int_sync - csr.io.csr_wr_clk := csr_wr_clk - csr.io.ebreak_to_debug_mode_r := ebreak_to_debug_mode_r - csr.io.dec_tlu_pmu_fw_halted := dec_tlu_pmu_fw_halted - csr.io.lsu_fir_error := io.lsu_fir_error - csr.io.tlu_flush_lower_r_d1 := tlu_flush_lower_r_d1 - csr.io.dec_tlu_flush_noredir_r_d1 := dec_tlu_flush_noredir_r_d1 - csr.io.tlu_flush_path_r_d1 := tlu_flush_path_r_d1 - csr.io.reset_delayed := reset_delayed - csr.io.interrupt_valid_r := interrupt_valid_r - csr.io.i0_exception_valid_r := i0_exception_valid_r - csr.io.lsu_exc_valid_r := lsu_exc_valid_r - csr.io.mepc_trigger_hit_sel_pc_r := mepc_trigger_hit_sel_pc_r - csr.io.e4e5_int_clk := e4e5_int_clk - csr.io.lsu_i0_exc_r := lsu_i0_exc_r - csr.io.inst_acc_r := inst_acc_r - csr.io.inst_acc_second_r := inst_acc_second_r - csr.io.take_nmi := take_nmi - csr.io.lsu_error_pkt_addr_r := lsu_error_pkt_addr_r - csr.io.exc_cause_r := exc_cause_r - csr.io.i0_valid_wb := i0_valid_wb - csr.io.exc_or_int_valid_r_d1 := exc_or_int_valid_r_d1 - csr.io.interrupt_valid_r_d1 := interrupt_valid_r_d1 - csr.io.clk_override := clk_override - csr.io.i0_exception_valid_r_d1 := i0_exception_valid_r_d1 - csr.io.lsu_i0_exc_r_d1 := lsu_i0_exc_r_d1 - csr.io.exc_cause_wb := exc_cause_wb - csr.io.nmi_lsu_store_type := nmi_lsu_store_type - csr.io.nmi_lsu_load_type := nmi_lsu_load_type - csr.io.tlu_i0_commit_cmt := tlu_i0_commit_cmt - csr.io.ebreak_r := ebreak_r - csr.io.ecall_r := ecall_r - csr.io.illegal_r := illegal_r - csr.io.mdseac_locked_f := mdseac_locked_f - csr.io.nmi_int_detected_f := nmi_int_detected_f - csr.io.internal_dbg_halt_mode_f2 := internal_dbg_halt_mode_f2 - csr.io.ext_int_freeze_d1 := ext_int_freeze_d1 - csr.io.ic_perr_r_d1 := ic_perr_r_d1 - csr.io.iccm_sbecc_r_d1 := iccm_sbecc_r_d1 - csr.io.lsu_single_ecc_error_r_d1 := lsu_single_ecc_error_r_d1 - csr.io.ifu_miss_state_idle_f := ifu_miss_state_idle_f - csr.io.lsu_idle_any_f := lsu_idle_any_f - csr.io.dbg_tlu_halted_f := dbg_tlu_halted_f - csr.io.dbg_tlu_halted := dbg_tlu_halted - csr.io.debug_halt_req_f := debug_halt_req_f - csr.io.take_ext_int_start := take_ext_int_start - csr.io.trigger_hit_dmode_r_d1 := trigger_hit_dmode_r_d1 - csr.io.trigger_hit_r_d1 := trigger_hit_r_d1 - csr.io.dcsr_single_step_done_f := dcsr_single_step_done_f - csr.io.ebreak_to_debug_mode_r_d1 := ebreak_to_debug_mode_r_d1 - csr.io.debug_halt_req := debug_halt_req - csr.io.allow_dbg_halt_csr_write := allow_dbg_halt_csr_write - csr.io.internal_dbg_halt_mode_f := internal_dbg_halt_mode_f - csr.io.enter_debug_halt_req := enter_debug_halt_req - csr.io.internal_dbg_halt_mode := internal_dbg_halt_mode - csr.io.request_debug_mode_done := request_debug_mode_done - csr.io.request_debug_mode_r := request_debug_mode_r - csr.io.update_hit_bit_r := update_hit_bit_r - csr.io.take_timer_int := take_timer_int - csr.io.take_int_timer0_int := take_int_timer0_int - csr.io.take_int_timer1_int := take_int_timer1_int - csr.io.take_ext_int := take_ext_int - csr.io.tlu_flush_lower_r := tlu_flush_lower_r - csr.io.dec_tlu_br0_error_r := dec_tlu_br0_error_r - csr.io.dec_tlu_br0_start_error_r := dec_tlu_br0_start_error_r - csr.io.lsu_pmu_load_external_r := lsu_pmu_load_external_r - csr.io.lsu_pmu_store_external_r := lsu_pmu_store_external_r - csr.io.csr_pkt := csr_pkt + csr.io.rfpc_i0_r := rfpc_i0_r + csr.io.i0_trigger_hit_r := i0_trigger_hit_r + csr.io.exc_or_int_valid_r := exc_or_int_valid_r + csr.io.mret_r := mret_r + csr.io.dcsr_single_step_running_f := dcsr_single_step_running_f + csr.io.dec_timer_t0_pulse := dec_timer_t0_pulse + csr.io.dec_timer_t1_pulse := dec_timer_t1_pulse + csr.io.timer_int_sync := timer_int_sync + csr.io.soft_int_sync := soft_int_sync + csr.io.csr_wr_clk := csr_wr_clk + csr.io.ebreak_to_debug_mode_r := ebreak_to_debug_mode_r + csr.io.dec_tlu_pmu_fw_halted := dec_tlu_pmu_fw_halted + csr.io.lsu_fir_error := io.lsu_fir_error + csr.io.tlu_flush_lower_r_d1 := tlu_flush_lower_r_d1 + csr.io.dec_tlu_flush_noredir_r_d1 := dec_tlu_flush_noredir_r_d1 + csr.io.tlu_flush_path_r_d1 := tlu_flush_path_r_d1 + csr.io.reset_delayed := reset_delayed + csr.io.interrupt_valid_r := interrupt_valid_r + csr.io.i0_exception_valid_r := i0_exception_valid_r + csr.io.lsu_exc_valid_r := lsu_exc_valid_r + csr.io.mepc_trigger_hit_sel_pc_r := mepc_trigger_hit_sel_pc_r + csr.io.e4e5_int_clk := e4e5_int_clk + csr.io.lsu_i0_exc_r := lsu_i0_exc_r + csr.io.inst_acc_r := inst_acc_r + csr.io.inst_acc_second_r := inst_acc_second_r + csr.io.take_nmi := take_nmi + csr.io.lsu_error_pkt_addr_r := lsu_error_pkt_addr_r + csr.io.exc_cause_r := exc_cause_r + csr.io.i0_valid_wb := i0_valid_wb + csr.io.exc_or_int_valid_r_d1 := exc_or_int_valid_r_d1 + csr.io.interrupt_valid_r_d1 := interrupt_valid_r_d1 + csr.io.clk_override := clk_override + csr.io.i0_exception_valid_r_d1 := i0_exception_valid_r_d1 + csr.io.lsu_i0_exc_r_d1 := lsu_i0_exc_r_d1 + csr.io.exc_cause_wb := exc_cause_wb + csr.io.nmi_lsu_store_type := nmi_lsu_store_type + csr.io.nmi_lsu_load_type := nmi_lsu_load_type + csr.io.tlu_i0_commit_cmt := tlu_i0_commit_cmt + csr.io.ebreak_r := ebreak_r + csr.io.ecall_r := ecall_r + csr.io.illegal_r := illegal_r + csr.io.mdseac_locked_f := mdseac_locked_f + csr.io.nmi_int_detected_f := nmi_int_detected_f + csr.io.internal_dbg_halt_mode_f2 := internal_dbg_halt_mode_f2 + csr.io.ext_int_freeze_d1 := ext_int_freeze_d1 + csr.io.ic_perr_r_d1 := ic_perr_r_d1 + csr.io.iccm_sbecc_r_d1 := iccm_sbecc_r_d1 + csr.io.lsu_single_ecc_error_r_d1 := lsu_single_ecc_error_r_d1 + csr.io.ifu_miss_state_idle_f := ifu_miss_state_idle_f + csr.io.lsu_idle_any_f := lsu_idle_any_f + csr.io.dbg_tlu_halted_f := dbg_tlu_halted_f + csr.io.dbg_tlu_halted := dbg_tlu_halted + csr.io.debug_halt_req_f := debug_halt_req_f + csr.io.take_ext_int_start := take_ext_int_start + csr.io.trigger_hit_dmode_r_d1 := trigger_hit_dmode_r_d1 + csr.io.trigger_hit_r_d1 := trigger_hit_r_d1 + csr.io.dcsr_single_step_done_f := dcsr_single_step_done_f + csr.io.ebreak_to_debug_mode_r_d1 := ebreak_to_debug_mode_r_d1 + csr.io.debug_halt_req := debug_halt_req + csr.io.allow_dbg_halt_csr_write := allow_dbg_halt_csr_write + csr.io.internal_dbg_halt_mode_f := internal_dbg_halt_mode_f + csr.io.enter_debug_halt_req := enter_debug_halt_req + csr.io.internal_dbg_halt_mode := internal_dbg_halt_mode + csr.io.request_debug_mode_done := request_debug_mode_done + csr.io.request_debug_mode_r := request_debug_mode_r + csr.io.update_hit_bit_r := update_hit_bit_r + csr.io.take_timer_int := take_timer_int + csr.io.take_int_timer0_int := take_int_timer0_int + csr.io.take_int_timer1_int := take_int_timer1_int + csr.io.take_ext_int := take_ext_int + csr.io.tlu_flush_lower_r := tlu_flush_lower_r + csr.io.dec_tlu_br0_error_r := dec_tlu_br0_error_r + csr.io.dec_tlu_br0_start_error_r := dec_tlu_br0_start_error_r + csr.io.lsu_pmu_load_external_r := lsu_pmu_load_external_r + csr.io.lsu_pmu_store_external_r := lsu_pmu_store_external_r + csr.io.csr_pkt := csr_pkt - npc_r := csr.io.npc_r - npc_r_d1 := csr.io.npc_r_d1 - mie_ns := csr.io.mie_ns - mepc := csr.io.mepc - mdseac_locked_ns := csr.io.mdseac_locked_ns - force_halt := csr.io.force_halt - dpc := csr.io.dpc - mstatus_mie_ns := csr.io.mstatus_mie_ns + npc_r := csr.io.npc_r + npc_r_d1 := csr.io.npc_r_d1 + mie_ns := csr.io.mie_ns + mepc := csr.io.mepc + mdseac_locked_ns := csr.io.mdseac_locked_ns + force_halt := csr.io.force_halt + dpc := csr.io.dpc + mstatus_mie_ns := csr.io.mstatus_mie_ns dec_csr_wen_r_mod := csr.io.dec_csr_wen_r_mod - fw_halt_req := csr.io.fw_halt_req - mstatus := csr.io.mstatus - dcsr := csr.io.dcsr - mtvec := csr.io.mtvec - mip := csr.io.mip + fw_halt_req := csr.io.fw_halt_req + mstatus := csr.io.mstatus + dcsr := csr.io.dcsr + mtvec := csr.io.mtvec + mip := csr.io.mip mtdata1_t :=csr.io.mtdata1_t - val csr_read=Module(new el2_dec_decode_csr_read) - csr_read.io.dec_csr_rdaddr_d:=io.dec_csr_rdaddr_d - csr_pkt:=csr_read.io.csr_pkt + val csr_read=Module(new el2_dec_decode_csr_read) + csr_read.io.dec_csr_rdaddr_d:=io.dec_csr_rdaddr_d + csr_pkt:=csr_read.io.csr_pkt - io.dec_tlu_presync_d := csr_pkt.presync & io.dec_csr_any_unq_d & ~io.dec_csr_wen_unq_d - io.dec_tlu_postsync_d := csr_pkt.postsync & io.dec_csr_any_unq_d +io.dec_tlu_presync_d := csr_pkt.presync & io.dec_csr_any_unq_d & ~io.dec_csr_wen_unq_d +io.dec_tlu_postsync_d := csr_pkt.postsync & io.dec_csr_any_unq_d - // allow individual configuration of these features - val conditionally_illegal = (csr_pkt.csr_mitcnt0 | csr_pkt.csr_mitcnt1 | csr_pkt.csr_mitb0 | csr_pkt.csr_mitb1 | csr_pkt.csr_mitctl0 | csr_pkt.csr_mitctl1) & ~TIMER_LEGAL_EN.asUInt - val valid_csr = ( csr_pkt.legal & (~(csr_pkt.csr_dcsr | csr_pkt.csr_dpc | csr_pkt.csr_dmst | csr_pkt.csr_dicawics | csr_pkt.csr_dicad0 | csr_pkt.csr_dicad0h | csr_pkt.csr_dicad1 | csr_pkt.csr_dicago) | dbg_tlu_halted_f) & ~fast_int_meicpct & ~conditionally_illegal) + // allow individual configuration of these features +val conditionally_illegal = (csr_pkt.csr_mitcnt0 | csr_pkt.csr_mitcnt1 | csr_pkt.csr_mitb0 | csr_pkt.csr_mitb1 | csr_pkt.csr_mitctl0 | csr_pkt.csr_mitctl1) & ~TIMER_LEGAL_EN.asUInt +val valid_csr = ( csr_pkt.legal & (~(csr_pkt.csr_dcsr | csr_pkt.csr_dpc | csr_pkt.csr_dmst | csr_pkt.csr_dicawics | csr_pkt.csr_dicad0 | csr_pkt.csr_dicad0h | csr_pkt.csr_dicad1 | csr_pkt.csr_dicago) | dbg_tlu_halted_f) & ~fast_int_meicpct & ~conditionally_illegal) - io.dec_csr_legal_d := ( io.dec_csr_any_unq_d &valid_csr & ~(io.dec_csr_wen_unq_d & (csr_pkt.csr_mvendorid | csr_pkt.csr_marchid | csr_pkt.csr_mimpid | csr_pkt.csr_mhartid | csr_pkt.csr_mdseac | csr_pkt.csr_meihap)) ) +io.dec_csr_legal_d := ( io.dec_csr_any_unq_d &valid_csr & ~(io.dec_csr_wen_unq_d & (csr_pkt.csr_mvendorid | csr_pkt.csr_marchid | csr_pkt.csr_mimpid | csr_pkt.csr_mhartid | csr_pkt.csr_mdseac | csr_pkt.csr_meihap)) ) } trait CSRs{ - val MISA = "h301".U(12.W) - val MVENDORID = "hf11".U(12.W) - val MARCHID = "hf12".U(12.W) - val MIMPID = "hf13".U(12.W) - val MHARTID = "hf14".U(12.W) - val MSTATUS = "h300".U(12.W) - val MTVEC = "h305".U(12.W) - val MIP = "h344".U(12.W) - val MIE = "h304".U(12.W) - val MCYCLEL = "hb00".U(12.W) - val MCYCLEH = "hb80".U(12.W) - val MINSTRETL = "hb02".U(12.W) - val MINSTRETH = "hb82".U(12.W) - val MSCRATCH = "h340".U(12.W) - val MEPC = "h341".U(12.W) - val MCAUSE = "h342".U(12.W) - val MSCAUSE = "h7ff".U(12.W) - val MTVAL = "h343".U(12.W) - val MCGC = "h7f8".U(12.W) - val MFDC = "h7f9".U(12.W) - val MCPC = "h7c2".U(12.W) - val MRAC = "h7c0".U(12.W) - val MDEAU = "hbc0".U(12.W) - val MDSEAC = "hfc0".U(12.W) - val MPMC = "h7c6".U(12.W) - val MICECT = "h7f0".U(12.W) - val MICCMECT = "h7f1".U(12.W) - val MDCCMECT = "h7f2".U(12.W) - val MFDHT = "h7ce".U(12.W) - val MFDHS = "h7cf".U(12.W) - val MEIVT = "hbc8".U(12.W) - val MEIHAP = "hfc8".U(12.W) - val MEICURPL = "hbcc".U(12.W) - val MEICIDPL = "hbcb".U(12.W) - val MEICPCT = "hbca".U(12.W) - val MEIPT = "hbc9".U(12.W) - val DCSR = "h7b0".U(12.W) - val DPC = "h7b1".U(12.W) - val DICAWICS = "h7c8".U(12.W) - val DICAD0 = "h7c9".U(12.W) - val DICAD0H = "h7cc".U(12.W) - val DICAD1 = "h7ca".U(12.W) - val DICAGO = "h7cb".U(12.W) - val MTSEL = "h7a0".U(12.W) - val MTDATA1 = "h7a1".U(12.W) - val MTDATA2 = "h7a2".U(12.W) - val MHPMC3 = "hB03".U(12.W) - val MHPMC3H = "hB83".U(12.W) - val MHPMC4 = "hB04".U(12.W) - val MHPMC4H = "hB84".U(12.W) - val MHPMC5 = "hB05".U(12.W) - val MHPMC5H = "hB85".U(12.W) - val MHPMC6 = "hB06".U(12.W) - val MHPMC6H = "hB86".U(12.W) - val MHPME3 = "h323".U(12.W) - val MHPME4 = "h324".U(12.W) - val MHPME5 = "h325".U(12.W) - val MHPME6 = "h326".U(12.W) - val MCOUNTINHIBIT = "h320".U(12.W) - val MSTATUS_MIE = 0.U - val MIP_MCEIP = 5.U - val MIP_MITIP0 = 4.U - val MIP_MITIP1 = 3.U - val MIP_MEIP = 2 - val MIP_MTIP = 1 - val MIP_MSIP = 0 - val MIE_MCEIE = 5 - val MIE_MITIE0 = 4 - val MIE_MITIE1 = 3 - val MIE_MEIE = 2 - val MIE_MTIE = 1 - val MIE_MSIE = 0 - val DCSR_EBREAKM = 15 - val DCSR_STEPIE = 11 - val DCSR_STOPC = 10 - val DCSR_STEP = 2 - val MTDATA1_DMODE = 9 - val MTDATA1_SEL = 7 - val MTDATA1_ACTION = 6 - val MTDATA1_CHAIN = 5 - val MTDATA1_MATCH = 4 - val MTDATA1_M_ENABLED = 3 - val MTDATA1_EXE = 2 - val MTDATA1_ST = 1 - val MTDATA1_LD = 0 - val MHPME_NOEVENT = 0.U - val MHPME_CLK_ACTIVE = 1.U // OOP - out of pipe - val MHPME_ICACHE_HIT = 2.U // OOP - val MHPME_ICACHE_MISS = 3.U // OOP - val MHPME_INST_COMMIT = 4.U - val MHPME_INST_COMMIT_16B = 5.U - val MHPME_INST_COMMIT_32B = 6.U - val MHPME_INST_ALIGNED = 7.U // OOP - val MHPME_INST_DECODED = 8.U // OOP - val MHPME_INST_MUL = 9.U - val MHPME_INST_DIV = 10.U - val MHPME_INST_LOAD = 11.U - val MHPME_INST_STORE = 12.U - val MHPME_INST_MALOAD = 13.U - val MHPME_INST_MASTORE = 14.U - val MHPME_INST_ALU = 15.U - val MHPME_INST_CSRREAD = 16.U - val MHPME_INST_CSRRW = 17.U - val MHPME_INST_CSRWRITE = 18.U - val MHPME_INST_EBREAK = 19.U - val MHPME_INST_ECALL = 20.U - val MHPME_INST_FENCE = 21.U - val MHPME_INST_FENCEI = 22.U - val MHPME_INST_MRET = 23.U - val MHPME_INST_BRANCH = 24.U - val MHPME_BRANCH_MP = 25.U - val MHPME_BRANCH_TAKEN = 26.U - val MHPME_BRANCH_NOTP = 27.U - val MHPME_FETCH_STALL = 28.U // OOP - val MHPME_ALGNR_STALL = 29.U // OOP - val MHPME_DECODE_STALL = 30.U // OOP - val MHPME_POSTSYNC_STALL = 31.U // OOP - val MHPME_PRESYNC_STALL = 32.U // OOP - val MHPME_LSU_SB_WB_STALL = 34.U // OOP - val MHPME_DMA_DCCM_STALL = 35.U // OOP - val MHPME_DMA_ICCM_STALL = 36.U // OOP - val MHPME_EXC_TAKEN = 37.U - val MHPME_TIMER_INT_TAKEN = 38.U - val MHPME_EXT_INT_TAKEN = 39.U - val MHPME_FLUSH_LOWER = 40.U - val MHPME_BR_ERROR = 41.U - val MHPME_IBUS_TRANS = 42.U // OOP - val MHPME_DBUS_TRANS = 43.U // OOP - val MHPME_DBUS_MA_TRANS = 44.U // OOP - val MHPME_IBUS_ERROR = 45.U // OOP - val MHPME_DBUS_ERROR = 46.U // OOP - val MHPME_IBUS_STALL = 47.U // OOP - val MHPME_DBUS_STALL = 48.U // OOP - val MHPME_INT_DISABLED = 49.U // OOP - val MHPME_INT_STALLED = 50.U // OOP - val MHPME_INST_BITMANIP = 54.U - val MHPME_DBUS_LOAD = 55.U - val MHPME_DBUS_STORE = 56.U - // Counts even during sleep state - val MHPME_SLEEP_CYC = 512.U // OOP - val MHPME_DMA_READ_ALL = 513.U // OOP - val MHPME_DMA_WRITE_ALL = 514.U // OOP - val MHPME_DMA_READ_DCCM = 515.U // OOP - val MHPME_DMA_WRITE_DCCM = 516.U // OOP + val MISA = "h301".U(12.W) + val MVENDORID = "hf11".U(12.W) + val MARCHID = "hf12".U(12.W) + val MIMPID = "hf13".U(12.W) + val MHARTID = "hf14".U(12.W) + val MSTATUS = "h300".U(12.W) + val MTVEC = "h305".U(12.W) + val MIP = "h344".U(12.W) + val MIE = "h304".U(12.W) + val MCYCLEL = "hb00".U(12.W) + val MCYCLEH = "hb80".U(12.W) + val MINSTRETL = "hb02".U(12.W) + val MINSTRETH = "hb82".U(12.W) + val MSCRATCH = "h340".U(12.W) + val MEPC = "h341".U(12.W) + val MCAUSE = "h342".U(12.W) + val MSCAUSE = "h7ff".U(12.W) + val MTVAL = "h343".U(12.W) + val MCGC = "h7f8".U(12.W) + val MFDC = "h7f9".U(12.W) + val MCPC = "h7c2".U(12.W) + val MRAC = "h7c0".U(12.W) + val MDEAU = "hbc0".U(12.W) + val MDSEAC = "hfc0".U(12.W) + val MPMC = "h7c6".U(12.W) + val MICECT = "h7f0".U(12.W) + val MICCMECT = "h7f1".U(12.W) + val MDCCMECT = "h7f2".U(12.W) + val MFDHT = "h7ce".U(12.W) + val MFDHS = "h7cf".U(12.W) + val MEIVT = "hbc8".U(12.W) + val MEIHAP = "hfc8".U(12.W) + val MEICURPL = "hbcc".U(12.W) + val MEICIDPL = "hbcb".U(12.W) + val MEICPCT = "hbca".U(12.W) + val MEIPT = "hbc9".U(12.W) + val DCSR = "h7b0".U(12.W) + val DPC = "h7b1".U(12.W) + val DICAWICS = "h7c8".U(12.W) + val DICAD0 = "h7c9".U(12.W) + val DICAD0H = "h7cc".U(12.W) + val DICAD1 = "h7ca".U(12.W) + val DICAGO = "h7cb".U(12.W) + val MTSEL = "h7a0".U(12.W) + val MTDATA1 = "h7a1".U(12.W) + val MTDATA2 = "h7a2".U(12.W) + val MHPMC3 = "hB03".U(12.W) + val MHPMC3H = "hB83".U(12.W) + val MHPMC4 = "hB04".U(12.W) + val MHPMC4H = "hB84".U(12.W) + val MHPMC5 = "hB05".U(12.W) + val MHPMC5H = "hB85".U(12.W) + val MHPMC6 = "hB06".U(12.W) + val MHPMC6H = "hB86".U(12.W) + val MHPME3 = "h323".U(12.W) + val MHPME4 = "h324".U(12.W) + val MHPME5 = "h325".U(12.W) + val MHPME6 = "h326".U(12.W) + val MCOUNTINHIBIT = "h320".U(12.W) + val MSTATUS_MIE = 0.U + val MIP_MCEIP = 5.U + val MIP_MITIP0 = 4.U + val MIP_MITIP1 = 3.U + val MIP_MEIP = 2 + val MIP_MTIP = 1 + val MIP_MSIP = 0 + val MIE_MCEIE = 5 + val MIE_MITIE0 = 4 + val MIE_MITIE1 = 3 + val MIE_MEIE = 2 + val MIE_MTIE = 1 + val MIE_MSIE = 0 + val DCSR_EBREAKM = 15 + val DCSR_STEPIE = 11 + val DCSR_STOPC = 10 + val DCSR_STEP = 2 + val MTDATA1_DMODE = 9 + val MTDATA1_SEL = 7 + val MTDATA1_ACTION = 6 + val MTDATA1_CHAIN = 5 + val MTDATA1_MATCH = 4 + val MTDATA1_M_ENABLED = 3 + val MTDATA1_EXE = 2 + val MTDATA1_ST = 1 + val MTDATA1_LD = 0 + val MHPME_NOEVENT = 0.U + val MHPME_CLK_ACTIVE = 1.U // OOP - out of pipe + val MHPME_ICACHE_HIT = 2.U // OOP + val MHPME_ICACHE_MISS = 3.U // OOP + val MHPME_INST_COMMIT = 4.U + val MHPME_INST_COMMIT_16B = 5.U + val MHPME_INST_COMMIT_32B = 6.U + val MHPME_INST_ALIGNED = 7.U // OOP + val MHPME_INST_DECODED = 8.U // OOP + val MHPME_INST_MUL = 9.U + val MHPME_INST_DIV = 10.U + val MHPME_INST_LOAD = 11.U + val MHPME_INST_STORE = 12.U + val MHPME_INST_MALOAD = 13.U + val MHPME_INST_MASTORE = 14.U + val MHPME_INST_ALU = 15.U + val MHPME_INST_CSRREAD = 16.U + val MHPME_INST_CSRRW = 17.U + val MHPME_INST_CSRWRITE = 18.U + val MHPME_INST_EBREAK = 19.U + val MHPME_INST_ECALL = 20.U + val MHPME_INST_FENCE = 21.U + val MHPME_INST_FENCEI = 22.U + val MHPME_INST_MRET = 23.U + val MHPME_INST_BRANCH = 24.U + val MHPME_BRANCH_MP = 25.U + val MHPME_BRANCH_TAKEN = 26.U + val MHPME_BRANCH_NOTP = 27.U + val MHPME_FETCH_STALL = 28.U // OOP + val MHPME_ALGNR_STALL = 29.U // OOP + val MHPME_DECODE_STALL = 30.U // OOP + val MHPME_POSTSYNC_STALL = 31.U // OOP + val MHPME_PRESYNC_STALL = 32.U // OOP + val MHPME_LSU_SB_WB_STALL = 34.U // OOP + val MHPME_DMA_DCCM_STALL = 35.U // OOP + val MHPME_DMA_ICCM_STALL = 36.U // OOP + val MHPME_EXC_TAKEN = 37.U + val MHPME_TIMER_INT_TAKEN = 38.U + val MHPME_EXT_INT_TAKEN = 39.U + val MHPME_FLUSH_LOWER = 40.U + val MHPME_BR_ERROR = 41.U + val MHPME_IBUS_TRANS = 42.U // OOP + val MHPME_DBUS_TRANS = 43.U // OOP + val MHPME_DBUS_MA_TRANS = 44.U // OOP + val MHPME_IBUS_ERROR = 45.U // OOP + val MHPME_DBUS_ERROR = 46.U // OOP + val MHPME_IBUS_STALL = 47.U // OOP + val MHPME_DBUS_STALL = 48.U // OOP + val MHPME_INT_DISABLED = 49.U // OOP + val MHPME_INT_STALLED = 50.U // OOP + val MHPME_INST_BITMANIP = 54.U + val MHPME_DBUS_LOAD = 55.U + val MHPME_DBUS_STORE = 56.U + // Counts even during sleep state + val MHPME_SLEEP_CYC = 512.U // OOP + val MHPME_DMA_READ_ALL = 513.U // OOP + val MHPME_DMA_WRITE_ALL = 514.U // OOP + val MHPME_DMA_READ_DCCM = 515.U // OOP + val MHPME_DMA_WRITE_DCCM = 516.U // OOP } @@ -1270,7 +1271,7 @@ class el2_CSR_IO extends Bundle with el2_lib { val dec_pmu_decode_stall = Input(UInt(1.W)) val ifu_pmu_fetch_stall = Input(UInt(1.W)) val dec_tlu_packet_r = Input(new el2_trap_pkt_t) - val exu_pmu_i0_br_ataken = Input(UInt(1.W)) + val exu_pmu_i0_br_ataken = Input(UInt(1.W)) val exu_pmu_i0_br_misp = Input(UInt(1.W)) val dec_pmu_instr_decoded = Input(UInt(1.W)) val ifu_pmu_instr_aligned = Input(UInt(1.W)) @@ -1294,37 +1295,38 @@ class el2_CSR_IO extends Bundle with el2_lib { val dma_pmu_dccm_read = Input(UInt(1.W)) val dma_pmu_any_write = Input(UInt(1.W)) val dma_pmu_any_read = Input(UInt(1.W)) - val lsu_pmu_bus_busy = Input(UInt(1.W)) + // val lsu_pmu_bus_busy = Input(UInt(1.W)) val dec_tlu_i0_pc_r = Input(UInt(31.W)) val dec_tlu_i0_valid_r = Input(UInt(1.W)) val dec_csr_stall_int_ff = Input(UInt(1.W)) val dec_csr_any_unq_d = Input(UInt(1.W)) val dec_tlu_misc_clk_override = Output(UInt(1.W)) - val dec_tlu_dec_clk_override = Output(UInt(1.W)) - val dec_tlu_ifu_clk_override = Output(UInt(1.W)) - val dec_tlu_lsu_clk_override = Output(UInt(1.W)) - val dec_tlu_bus_clk_override = Output(UInt(1.W)) - val dec_tlu_pic_clk_override = Output(UInt(1.W)) + val dec_tlu_dec_clk_override = Output(UInt(1.W)) + val dec_tlu_ifu_clk_override = Output(UInt(1.W)) + val dec_tlu_lsu_clk_override = Output(UInt(1.W)) + val dec_tlu_bus_clk_override = Output(UInt(1.W)) + val dec_tlu_pic_clk_override = Output(UInt(1.W)) val dec_tlu_dccm_clk_override = Output(UInt(1.W)) - val dec_tlu_icm_clk_override = Output(UInt(1.W)) + val dec_tlu_icm_clk_override = Output(UInt(1.W)) //val dec_csr_legal_d = Output(UInt(1.W)) val dec_csr_rddata_d = Output(UInt(32.W)) - //val dec_tlu_postsync_d = Output(UInt(1.W)) + //val dec_tlu_postsync_d = Output(UInt(1.W)) //val dec_tlu_presync_d = Output(UInt(1.W)) //val dec_tlu_flush_pause_r = Output(UInt(1.W)) //val dec_tlu_flush_lower_r = Output(UInt(1.W)) //val dec_tlu_i0_kill_writeb_r = Output(UInt(1.W)) //val dec_tlu_flush_lower_wb = Output(UInt(1.W)) //val dec_tlu_i0_kill_writeb_wb = Output(UInt(1.W)) - // val dec_tlu_flush_leak_one_r = Output(UInt(1.W)) + // val dec_tlu_flush_leak_one_wb = Output(UInt(1.W)) //val dec_tlu_debug_stall = Output(UInt(1.W)) val dec_tlu_pipelining_disable = Output(UInt(1.W)) val dec_tlu_wr_pause_r = Output(UInt(1.W)) val ifu_pmu_bus_busy = Input(UInt(1.W)) - val lsu_pmu_bus_error = Input(UInt(1.W)) + val tlu_busbuff = Flipped (new tlu_busbuff) + // val lsu_pmu_bus_error = Input(UInt(1.W)) val ifu_pmu_bus_error = Input(UInt(1.W)) - val lsu_pmu_bus_misaligned = Input(UInt(1.W)) - val lsu_pmu_bus_trxn = Input(UInt(1.W)) + // val lsu_pmu_bus_misaligned = Input(UInt(1.W)) + // val lsu_pmu_bus_trxn = Input(UInt(1.W)) val ifu_ic_debug_rd_data = Input(UInt(71.W)) val dec_tlu_meipt = Output(UInt(4.W)) val pic_pl = Input(UInt(4.W)) @@ -1332,18 +1334,18 @@ class el2_CSR_IO extends Bundle with el2_lib { val dec_tlu_meihap = Output(UInt(30.W)) val pic_claimid = Input(UInt(8.W)) val iccm_dma_sb_error = Input(UInt(1.W)) - val lsu_imprecise_error_addr_any = Input(UInt(32.W)) - val lsu_imprecise_error_load_any = Input(UInt(1.W)) - val lsu_imprecise_error_store_any = Input(UInt(1.W)) + // val lsu_imprecise_error_addr_any = Input(UInt(32.W)) + // val lsu_imprecise_error_load_any = Input(UInt(1.W)) + // val lsu_imprecise_error_store_any = Input(UInt(1.W)) val dec_tlu_mrac_ff = Output(UInt(32.W)) - val dec_tlu_wb_coalescing_disable = Output(UInt(1.W)) +// val dec_tlu_wb_coalescing_disable = Output(UInt(1.W)) val dec_tlu_bpred_disable = Output(UInt(1.W)) - val dec_tlu_sideeffect_posted_disable = Output(UInt(1.W)) + // val dec_tlu_sideeffect_posted_disable = Output(UInt(1.W)) val dec_tlu_core_ecc_disable = Output(UInt(1.W)) - val dec_tlu_external_ldfwd_disable = Output(UInt(1.W)) + // val dec_tlu_external_ldfwd_disable = Output(UInt(1.W)) val dec_tlu_dma_qos_prty = Output(UInt(3.W)) val dec_illegal_inst = Input(UInt(32.W)) - val lsu_error_pkt_r = Flipped(Valid(new el2_lsu_error_pkt_t)) + val lsu_error_pkt_r = Flipped(Valid(new el2_lsu_error_pkt_t))// lsu precise exception/error packet val mexintpend = Input(UInt(1.W)) val exu_npc_r = Input(UInt(31.W)) val mpc_reset_run_req = Input(UInt(1.W)) @@ -1351,8 +1353,8 @@ class el2_CSR_IO extends Bundle with el2_lib { val core_id = Input(UInt(28.W)) val dec_timer_rddata_d = Input(UInt(32.W)) val dec_timer_read_d = Input(UInt(1.W)) - - + + ////////////////////////////////////////////////// val dec_csr_wen_r_mod = Output(UInt(1.W)) val rfpc_i0_r = Input(UInt(1.W)) @@ -1448,38 +1450,38 @@ class el2_CSR_IO extends Bundle with el2_lib { } class csr_tlu extends Module with el2_lib with CSRs with RequireAsyncReset { - val io = IO(new el2_CSR_IO) + val io = IO(new el2_CSR_IO) - ////////////////////////////////wires/////////////////////////////// +////////////////////////////////wires/////////////////////////////// val miccme_ce_req = WireInit(UInt(1.W),0.U) val mice_ce_req = WireInit(UInt(1.W),0.U) val mdccme_ce_req = WireInit(UInt(1.W),0.U) val pc_r_d1 = WireInit(UInt(31.W),0.U) val mpmc_b_ns = WireInit(UInt(1.W),0.U) val mpmc_b = WireInit(UInt(1.W),0.U) - val wr_mcycleh_r = WireInit(UInt(1.W), 0.U) - val mcycleh = WireInit(UInt(32.W),0.U) - val minstretl_inc = WireInit(UInt(33.W),0.U) - val wr_minstreth_r = WireInit(UInt(1.W),0.U) - val minstretl = WireInit(UInt(32.W),0.U) - val minstreth_inc = WireInit(UInt(32.W),0.U) - val minstreth = WireInit(UInt(32.W),0.U) - val mfdc_ns = WireInit(UInt(15.W),0.U) - val mfdc_int = WireInit(UInt(15.W),0.U) - val mhpmc6_incr = WireInit(UInt(64.W),0.U) - val mhpmc5_incr = WireInit(UInt(64.W),0.U) - val mhpmc4_incr = WireInit(UInt(64.W),0.U) - val perfcnt_halted = WireInit(UInt(1.W),0.U) - val mhpmc3_incr = WireInit(UInt(64.W),0.U) - val mhpme_vec = Wire(Vec(4,UInt(10.W))) +val wr_mcycleh_r = WireInit(UInt(1.W), 0.U) + val mcycleh = WireInit(UInt(32.W),0.U) + val minstretl_inc = WireInit(UInt(33.W),0.U) + val wr_minstreth_r = WireInit(UInt(1.W),0.U) + val minstretl = WireInit(UInt(32.W),0.U) + val minstreth_inc = WireInit(UInt(32.W),0.U) + val minstreth = WireInit(UInt(32.W),0.U) + val mfdc_ns = WireInit(UInt(15.W),0.U) + val mfdc_int = WireInit(UInt(15.W),0.U) + val mhpmc6_incr = WireInit(UInt(64.W),0.U) + val mhpmc5_incr = WireInit(UInt(64.W),0.U) + val mhpmc4_incr = WireInit(UInt(64.W),0.U) + val perfcnt_halted = WireInit(UInt(1.W),0.U) + val mhpmc3_incr = WireInit(UInt(64.W),0.U) + val mhpme_vec = Wire(Vec(4,UInt(10.W))) val mtdata2_t = Wire(Vec(4,UInt(32.W))) - val wr_meicpct_r = WireInit(UInt(1.W),0.U) - val force_halt_ctr_f = WireInit(UInt(32.W),0.U) - val mdccmect_inc = WireInit(UInt(27.W),0.U) - val miccmect_inc = WireInit(UInt(27.W),0.U) - val fw_halted = WireInit(UInt(1.W),0.U) - val micect_inc = WireInit(UInt(27.W),0.U) - val mdseac_en = WireInit(UInt(1.W),0.U) + val wr_meicpct_r = WireInit(UInt(1.W),0.U) + val force_halt_ctr_f = WireInit(UInt(32.W),0.U) + val mdccmect_inc = WireInit(UInt(27.W),0.U) + val miccmect_inc = WireInit(UInt(27.W),0.U) + //val fw_halted = WireInit(UInt(1.W),0.U) + val micect_inc = WireInit(UInt(27.W),0.U) + val mdseac_en = WireInit(UInt(1.W),0.U) val mie = WireInit(UInt(6.W),0.U) val mcyclel = WireInit(UInt(32.W),0.U) val mscratch = WireInit(UInt(32.W),0.U) @@ -1511,1362 +1513,1363 @@ class csr_tlu extends Module with el2_lib with CSRs with RequireAsyncReset { val mcountinhibit = WireInit(UInt(7.W),0.U) val mpmc = WireInit(UInt(1.W),0.U) val dicad1 = WireInit(UInt(32.W),0.U) - ///////////////////////////////////////////////////////////////////////// - //---------------------------------------------------------------------- - // - // CSRs - // - //---------------------------------------------------------------------- - - // ---------------------------------------------------------------------- - // MSTATUS (RW) - // [12:11] MPP : Prior priv level, always 2'b11, not flopped - // [7] MPIE : Int enable previous [1] - // [3] MIE : Int enable [0] - - //When executing a MRET instruction, supposing MPP holds the value 3, MIE - //is set to MPIE; the privilege mode is changed to 3; MPIE is set to 1; and MPP is set to 3 - - io.dec_csr_wen_r_mod := io.dec_csr_wen_r & !io.i0_trigger_hit_r & !io.rfpc_i0_r - val wr_mstatus_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSTATUS) - - // set this even if we don't go to fwhalt due to debug halt. We committed the inst, so ... - val set_mie_pmu_fw_halt = !mpmc_b_ns & io.fw_halt_req - - val mstatus_ns = Mux1H(Seq( - (!wr_mstatus_r & io.exc_or_int_valid_r).asBool -> Cat(io.mstatus(MSTATUS_MIE)), - (wr_mstatus_r & io.exc_or_int_valid_r).asBool -> Cat(io.dec_csr_wrdata_r(3)), - (io.mret_r & !io.exc_or_int_valid_r).asBool -> Cat(1.U, io.mstatus(1)), - (set_mie_pmu_fw_halt).asBool -> Cat(io.mstatus(1), 1.U), - (wr_mstatus_r & !io.exc_or_int_valid_r).asBool -> Cat(io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(3)), - (!wr_mstatus_r & !io.exc_or_int_valid_r & !io.mret_r & !set_mie_pmu_fw_halt).asBool -> io.mstatus)) - - // gate MIE if we are single stepping and DCSR[STEPIE] is off - io.mstatus_mie_ns := io.mstatus(MSTATUS_MIE) & (~io.dcsr_single_step_running_f | io.dcsr(DCSR_STEPIE)) - io.mstatus := withClock(io.free_clk) { - RegNext(mstatus_ns,0.U) - } - - // ---------------------------------------------------------------------- - // MTVEC (RW) - // [31:2] BASE : Trap vector base address - // [1] - Reserved, not implemented, reads zero - // [0] MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE) - - val wr_mtvec_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTVEC) - val mtvec_ns = Cat(io.dec_csr_wrdata_r(31, 2), io.dec_csr_wrdata_r(0)) - io.mtvec := rvdffe(mtvec_ns, wr_mtvec_r.asBool, clock, io.scan_mode) - - // ---------------------------------------------------------------------- - // MIP (RW) - // - // [30] MCEIP : (RO) M-Mode Correctable Error interrupt pending - // [29] MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending - // [28] MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending - // [11] MEIP : (RO) M-Mode external interrupt pending - // [7] MTIP : (RO) M-Mode timer interrupt pending - // [3] MSIP : (RO) M-Mode software interrupt pending +///////////////////////////////////////////////////////////////////////// + //---------------------------------------------------------------------- + // + // CSRs + // + //---------------------------------------------------------------------- + + // ---------------------------------------------------------------------- + // MSTATUS (RW) + // [12:11] MPP : Prior priv level, always 2'b11, not flopped + // [7] MPIE : Int enable previous [1] + // [3] MIE : Int enable [0] + + //When executing a MRET instruction, supposing MPP holds the value 3, MIE + //is set to MPIE; the privilege mode is changed to 3; MPIE is set to 1; and MPP is set to 3 + + io.dec_csr_wen_r_mod := io.dec_csr_wen_r & !io.i0_trigger_hit_r & !io.rfpc_i0_r + val wr_mstatus_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSTATUS) + + // set this even if we don't go to fwhalt due to debug halt. We committed the inst, so ... + val set_mie_pmu_fw_halt = !mpmc_b_ns & io.fw_halt_req + + val mstatus_ns = Mux1H(Seq( + (!wr_mstatus_r & io.exc_or_int_valid_r).asBool -> Cat(io.mstatus(MSTATUS_MIE),0.U), + (wr_mstatus_r & io.exc_or_int_valid_r).asBool -> Cat(io.dec_csr_wrdata_r(3),0.U), + (io.mret_r & !io.exc_or_int_valid_r).asBool -> Cat(1.U, io.mstatus(1)), + (set_mie_pmu_fw_halt).asBool -> Cat(io.mstatus(1), 1.U), + (wr_mstatus_r & !io.exc_or_int_valid_r).asBool -> Cat(io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(3)), + (!wr_mstatus_r & !io.exc_or_int_valid_r & !io.mret_r & !set_mie_pmu_fw_halt).asBool -> io.mstatus)) + + // gate MIE if we are single stepping and DCSR[STEPIE] is off + io.mstatus_mie_ns := io.mstatus(MSTATUS_MIE) & (~io.dcsr_single_step_running_f | io.dcsr(DCSR_STEPIE)) + io.mstatus := withClock(io.free_clk) { + RegNext(mstatus_ns,0.U) + } + + // ---------------------------------------------------------------------- + // MTVEC (RW) + // [31:2] BASE : Trap vector base address + // [1] - Reserved, not implemented, reads zero + // [0] MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE) + + val wr_mtvec_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTVEC) + val mtvec_ns = Cat(io.dec_csr_wrdata_r(31, 2), io.dec_csr_wrdata_r(0)) + io.mtvec := rvdffe(mtvec_ns, wr_mtvec_r.asBool, clock, io.scan_mode) + + // ---------------------------------------------------------------------- + // MIP (RW) + // + // [30] MCEIP : (RO) M-Mode Correctable Error interrupt pending + // [29] MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending + // [28] MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending + // [11] MEIP : (RO) M-Mode external interrupt pending + // [7] MTIP : (RO) M-Mode timer interrupt pending + // [3] MSIP : (RO) M-Mode software interrupt pending + + val ce_int = (mdccme_ce_req | miccme_ce_req | mice_ce_req) + + val mip_ns = Cat(ce_int, io.dec_timer_t0_pulse, io.dec_timer_t1_pulse, io.mexintpend, io.timer_int_sync, io.soft_int_sync) + io.mip := withClock(io.free_clk) { + RegNext(mip_ns,0.U) + } - val ce_int = (mdccme_ce_req | miccme_ce_req | mice_ce_req) + // ---------------------------------------------------------------------- + // MIE (RW) + // [30] MCEIE : (RO) M-Mode Correctable Error interrupt enable + // [29] MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable + // [28] MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable + // [11] MEIE : (RW) M-Mode external interrupt enable + // [7] MTIE : (RW) M-Mode timer interrupt enable + // [3] MSIE : (RW) M-Mode software interrupt enable + + val wr_mie_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MIE) + io.mie_ns := Mux(wr_mie_r.asBool, Cat(io.dec_csr_wrdata_r(30, 28), io.dec_csr_wrdata_r(11), io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(3)), mie) + mie := withClock(io.csr_wr_clk) { + RegNext(io.mie_ns,0.U) + } + + // ---------------------------------------------------------------------- + // MCYCLEL (RW) + // [31:0] : Lower Cycle count + + val kill_ebreak_count_r = io.ebreak_to_debug_mode_r & io.dcsr(DCSR_STOPC) + + val wr_mcyclel_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCYCLEL) - val mip_ns = Cat(ce_int, io.dec_timer_t0_pulse, io.dec_timer_t1_pulse, io.mexintpend, io.timer_int_sync, io.soft_int_sync) - io.mip := withClock(io.free_clk) { - RegNext(mip_ns,0.U) - } + val mcyclel_cout_in = ~(kill_ebreak_count_r | (io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)) | io.dec_tlu_pmu_fw_halted | mcountinhibit(0)) + + + val mcyclel_inc = WireInit(UInt(33.W),0.U) + mcyclel_inc := mcyclel +& Cat(0.U(31.W), mcyclel_cout_in) + val mcyclel_ns = Mux(wr_mcyclel_r.asBool, io.dec_csr_wrdata_r, mcyclel_inc(31,0)) + val mcyclel_cout = mcyclel_inc(32).asBool + mcyclel := rvdffe(mcyclel_ns, (wr_mcyclel_r | mcyclel_cout_in.asUInt).asBool, clock, io.scan_mode) + val mcyclel_cout_f = withClock(io.free_clk) {RegNext((mcyclel_cout & !wr_mcycleh_r),0.U)} + // ---------------------------------------------------------------------- + // MCYCLEH (RW) + // [63:32] : Higher Cycle count + // Chained with mcyclel. Note: mcyclel overflow due to a mcycleh write gets ignored. - // ---------------------------------------------------------------------- - // MIE (RW) - // [30] MCEIE : (RO) M-Mode Correctable Error interrupt enable - // [29] MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable - // [28] MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable - // [11] MEIE : (RW) M-Mode external interrupt enable - // [7] MTIE : (RW) M-Mode timer interrupt enable - // [3] MSIE : (RW) M-Mode software interrupt enable + wr_mcycleh_r := io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCYCLEH) - val wr_mie_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MIE) - io.mie_ns := Mux(wr_mie_r.asBool, Cat(io.dec_csr_wrdata_r(30, 28), io.dec_csr_wrdata_r(11), io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(3)), mie) - mie := withClock(io.csr_wr_clk) { - RegNext(io.mie_ns,0.U) - } + val mcycleh_inc = mcycleh + Cat(0.U(31.W), mcyclel_cout_f) + val mcycleh_ns = Mux(wr_mcycleh_r.asBool, io.dec_csr_wrdata_r, mcycleh_inc) - // ---------------------------------------------------------------------- - // MCYCLEL (RW) - // [31:0] : Lower Cycle count + mcycleh := rvdffe(mcycleh_ns, (wr_mcycleh_r | mcyclel_cout_f).asBool, clock, io.scan_mode) - val kill_ebreak_count_r = io.ebreak_to_debug_mode_r & io.dcsr(DCSR_STOPC) - val wr_mcyclel_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCYCLEL) + // ---------------------------------------------------------------------- + // MINSTRETL (RW) + // [31:0] : Lower Instruction retired count + // From the spec "Some CSRs, such as the instructions retired counter, instret, may be modified as side effects + // of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the + // value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the + // update occurs after the execution of the instruction. In particular, a value written to instret by + // one instruction will be the value read by the following instruction (i.e., the increment of instret + // caused by the first instruction retiring happens before the write of the new value)." + + + val i0_valid_no_ebreak_ecall_r = io.tlu_i0_commit_cmt & ~(io.ebreak_r | io.ecall_r | io.ebreak_to_debug_mode_r | io.illegal_r | mcountinhibit(2)).asBool + + val wr_minstretl_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MINSTRETL) + + minstretl_inc := minstretl +& Cat(0.U(31.W),i0_valid_no_ebreak_ecall_r) + val minstretl_cout = minstretl_inc(32) + val minstret_enable = (i0_valid_no_ebreak_ecall_r | wr_minstretl_r).asBool - val mcyclel_cout_in = ~(kill_ebreak_count_r | (io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)) | io.dec_tlu_pmu_fw_halted | mcountinhibit(0)) + val minstretl_ns = Mux(wr_minstretl_r.asBool, io.dec_csr_wrdata_r , minstretl_inc(31,0)) + minstretl := rvdffe(minstretl_ns,minstret_enable.asBool,clock,io.scan_mode) + val minstret_enable_f = withClock(io.free_clk){RegNext(minstret_enable,0.U)} + val minstretl_cout_f = withClock(io.free_clk){RegNext((minstretl_cout & ~wr_minstreth_r),0.U)} + val minstretl_read = minstretl + // ---------------------------------------------------------------------- + // MINSTRETH (RW) + // [63:32] : Higher Instret count + // Chained with minstretl. Note: minstretl overflow due to a minstreth write gets ignored. - val mcyclel_inc = WireInit(UInt(33.W),0.U) - mcyclel_inc := mcyclel + Cat(0.U(31.W), mcyclel_cout_in) - val mcyclel_ns = Mux(wr_mcyclel_r.asBool, io.dec_csr_wrdata_r, mcyclel_inc) - val mcyclel_cout = mcyclel_inc(32).asBool - mcyclel := rvdffe(mcyclel_ns, (wr_mcyclel_r | mcyclel_cout_in.asUInt).asBool, clock, io.scan_mode) - val mcyclel_cout_f = withClock(io.free_clk) {RegNext((mcyclel_cout & !wr_mcycleh_r),0.U)} - // ---------------------------------------------------------------------- - // MCYCLEH (RW) - // [63:32] : Higher Cycle count - // Chained with mcyclel. Note: mcyclel overflow due to a mcycleh write gets ignored. + wr_minstreth_r := (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MINSTRETH)).asBool - wr_mcycleh_r := io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCYCLEH) - val mcycleh_inc = mcycleh + Cat(0.U(31.W), mcyclel_cout_f) - val mcycleh_ns = Mux(wr_mcycleh_r.asBool, io.dec_csr_wrdata_r, mcycleh_inc) + minstreth_inc := minstreth + Cat(0.U(31.W), minstretl_cout_f) + val minstreth_ns = Mux(wr_minstreth_r.asBool, io.dec_csr_wrdata_r, minstreth_inc) - mcycleh := rvdffe(mcycleh_ns, (wr_mcycleh_r | mcyclel_cout_f).asBool, clock, io.scan_mode) + minstreth := rvdffe(minstreth_ns, (minstret_enable_f | wr_minstreth_r).asBool, clock, io.scan_mode) + + val minstreth_read = minstreth_inc + // ---------------------------------------------------------------------- + // mscratch (RW) + // [31:0] : Scratch register - // ---------------------------------------------------------------------- - // MINSTRETL (RW) - // [31:0] : Lower Instruction retired count - // From the spec "Some CSRs, such as the instructions retired counter, instret, may be modified as side effects - // of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the - // value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the - // update occurs after the execution of the instruction. In particular, a value written to instret by - // one instruction will be the value read by the following instruction (i.e., the increment of instret - // caused by the first instruction retiring happens before the write of the new value)." + val wr_mscratch_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSCRATCH) + mscratch := rvdffe(io.dec_csr_wrdata_r,wr_mscratch_r.asBool,clock,io.scan_mode) - val i0_valid_no_ebreak_ecall_r = io.tlu_i0_commit_cmt & ~(io.ebreak_r | io.ecall_r | io.ebreak_to_debug_mode_r | io.illegal_r | mcountinhibit(2)).asBool - val wr_minstretl_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MINSTRETL) + // ---------------------------meivt------------------------------------------- + // MEPC (RW) + // [31:1] : Exception PC - minstretl_inc := minstretl + Cat(0.U(31.W),i0_valid_no_ebreak_ecall_r) - val minstretl_cout = minstretl_inc(32) - val minstret_enable = (i0_valid_no_ebreak_ecall_r | wr_minstretl_r).asBool + // NPC - val minstretl_ns = Mux(wr_minstretl_r.asBool, io.dec_csr_wrdata_r , minstretl_inc) - minstretl := rvdffe(minstretl_ns,minstret_enable.asBool,clock,io.scan_mode) - val minstret_enable_f = withClock(io.free_clk){RegNext(minstret_enable,0.U)} - val minstretl_cout_f = withClock(io.free_clk){RegNext((minstretl_cout & ~wr_minstreth_r),0.U)} + val sel_exu_npc_r = !io.dec_tlu_dbg_halted & !io.tlu_flush_lower_r_d1 & io.dec_tlu_i0_valid_r + val sel_flush_npc_r = !io.dec_tlu_dbg_halted & io.tlu_flush_lower_r_d1 & !io.dec_tlu_flush_noredir_r_d1 + val sel_hold_npc_r = !sel_exu_npc_r & !sel_flush_npc_r - val minstretl_read = minstretl - // ---------------------------------------------------------------------- - // MINSTRETH (RW) - // [63:32] : Higher Instret count - // Chained with minstretl. Note: minstretl overflow due to a minstreth write gets ignored. + io.npc_r := Mux1H(Seq( + sel_exu_npc_r.asBool -> io.exu_npc_r, + (!io.mpc_reset_run_req & io.reset_delayed).asBool -> io.rst_vec, // init to reset vector for mpc halt on reset case + sel_flush_npc_r.asBool -> io.tlu_flush_path_r_d1, + sel_hold_npc_r.asBool -> io.npc_r_d1 )) - wr_minstreth_r := (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MINSTRETH)).asBool + io.npc_r_d1 := rvdffe(io.npc_r,(sel_exu_npc_r | sel_flush_npc_r | io.reset_delayed).asBool,clock,io.scan_mode) + // PC has to be captured for exceptions and interrupts. For MRET, we could execute it and then take an + // interrupt before the next instruction. + val pc0_valid_r = (!io.dec_tlu_dbg_halted & io.dec_tlu_i0_valid_r).asBool + val pc_r = Mux1H( Seq( + pc0_valid_r -> io.dec_tlu_i0_pc_r, + ~pc0_valid_r -> pc_r_d1 )) - minstreth_inc := minstreth + Cat(0.U(31.W), minstretl_cout_f) - val minstreth_ns = Mux(wr_minstreth_r.asBool, io.dec_csr_wrdata_r, minstreth_inc) + pc_r_d1 := rvdffe(pc_r, pc0_valid_r, clock, io.scan_mode) - minstreth := rvdffe(minstreth_ns, (minstret_enable_f | wr_minstreth_r).asBool, clock, io.scan_mode) + val wr_mepc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEPC) - val minstreth_read = minstreth_inc + val mepc_ns = Mux1H( Seq( + (io.i0_exception_valid_r | io.lsu_exc_valid_r | io.mepc_trigger_hit_sel_pc_r).asBool -> pc_r, + (io.interrupt_valid_r).asBool -> io.npc_r, + (wr_mepc_r & !io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r(31,1), + (!wr_mepc_r & !io.exc_or_int_valid_r).asBool -> io.mepc) ) - // ---------------------------------------------------------------------- - // mscratch (RW) - // [31:0] : Scratch register + io.mepc := withClock(io.e4e5_int_clk){RegNext(mepc_ns,0.U)} - val wr_mscratch_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSCRATCH) - mscratch := rvdffe(io.dec_csr_wrdata_r,wr_mscratch_r.asBool,clock,io.scan_mode) + // ---------------------------------------------------------------------- + // MCAUSE (RW) + // [31:0] : Exception Cause + val wr_mcause_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCAUSE) + val mcause_sel_nmi_store = io.exc_or_int_valid_r & io.take_nmi & io.nmi_lsu_store_type + val mcause_sel_nmi_load = io.exc_or_int_valid_r & io.take_nmi & io.nmi_lsu_load_type + val mcause_sel_nmi_ext = io.exc_or_int_valid_r & io.take_nmi & io.lsu_fir_error.orR + // FIR value decoder + // 0 –no error + // 1 –uncorrectable ecc => f000_1000 + // 2 –dccm region access error => f000_1001 + // 3 –non dccm region access error => f000_1002 + val mcause_fir_error_type = Cat(io.lsu_fir_error.andR, (io.lsu_fir_error(1) & ~io.lsu_fir_error(0))) + + val mcause_ns = Mux1H(Seq( + mcause_sel_nmi_store.asBool -> "hf000_0000".U(32.W), + mcause_sel_nmi_load.asBool -> "hf000_0001".U(32.W), + mcause_sel_nmi_ext.asBool -> Cat("hf000_100".U(28.W), 0.U(2.W), mcause_fir_error_type), + (io.exc_or_int_valid_r & ~io.take_nmi).asBool -> Cat(io.interrupt_valid_r, 0.U(26.W), io.exc_cause_r), + (wr_mcause_r & ~io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r, + (~wr_mcause_r & ~io.exc_or_int_valid_r).asBool -> mcause) ) - // ---------------------------------------------------------------------- - // MEPC (RW) - // [31:1] : Exception PC + mcause := withClock(io.e4e5_int_clk){RegNext(mcause_ns,0.U)} - // NPC - val sel_exu_npc_r = !io.dec_tlu_dbg_halted & !io.tlu_flush_lower_r_d1 & io.dec_tlu_i0_valid_r - val sel_flush_npc_r = !io.dec_tlu_dbg_halted & io.tlu_flush_lower_r_d1 & !io.dec_tlu_flush_noredir_r_d1 - val sel_hold_npc_r = !sel_exu_npc_r & !sel_flush_npc_r + // ---------------------------------------------------------------------- + // MSCAUSE (RW) + // [2:0] : Secondary exception Cause + + val wr_mscause_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSCAUSE) + + val ifu_mscause = Mux((io.dec_tlu_packet_r.icaf_type === 0.U(2.W)), "b1001".U, Cat(0.U(2.W) , io.dec_tlu_packet_r.icaf_type)) + + val mscause_type = Mux1H( Seq( + io.lsu_i0_exc_r.asBool -> io.lsu_error_pkt_r.bits.mscause, + io.i0_trigger_hit_r.asBool -> "b0001".U, + io.ebreak_r.asBool -> "b0010".U, + io.inst_acc_r.asBool -> ifu_mscause )) + - io.npc_r := Mux1H(Seq( - sel_exu_npc_r.asBool -> io.exu_npc_r, - (!io.mpc_reset_run_req & io.reset_delayed).asBool -> io.rst_vec, // init to reset vector for mpc halt on reset case - sel_flush_npc_r.asBool -> io.tlu_flush_path_r_d1, - sel_hold_npc_r.asBool -> io.npc_r_d1 )) - - io.npc_r_d1 := rvdffe(io.npc_r,(sel_exu_npc_r | sel_flush_npc_r | io.reset_delayed).asBool,clock,io.scan_mode) - // PC has to be captured for exceptions and interrupts. For MRET, we could execute it and then take an - // interrupt before the next instruction. - val pc0_valid_r = (!io.dec_tlu_dbg_halted & io.dec_tlu_i0_valid_r).asBool - - val pc_r = Mux1H( Seq( - pc0_valid_r -> io.dec_tlu_i0_pc_r, - ~pc0_valid_r -> pc_r_d1 )) - - pc_r_d1 := rvdffe(pc_r, pc0_valid_r, clock, io.scan_mode) - - val wr_mepc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEPC) - - val mepc_ns = Mux1H( Seq( - (io.i0_exception_valid_r | io.lsu_exc_valid_r | io.mepc_trigger_hit_sel_pc_r).asBool -> pc_r, - (io.interrupt_valid_r).asBool -> io.npc_r, - (wr_mepc_r & !io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r(31,1), - (!wr_mepc_r & !io.exc_or_int_valid_r).asBool -> io.mepc) ) - - io.mepc := withClock(io.e4e5_int_clk){RegNext(mepc_ns,0.U)} - - - // ---------------------------------------------------------------------- - // MCAUSE (RW) - // [31:0] : Exception Cause - - val wr_mcause_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCAUSE) - val mcause_sel_nmi_store = io.exc_or_int_valid_r & io.take_nmi & io.nmi_lsu_store_type - val mcause_sel_nmi_load = io.exc_or_int_valid_r & io.take_nmi & io.nmi_lsu_load_type - val mcause_sel_nmi_ext = io.exc_or_int_valid_r & io.take_nmi & io.lsu_fir_error.orR - // FIR value decoder - // 0 –no error - // 1 –uncorrectable ecc => f000_1000 - // 2 –dccm region access error => f000_1001 - // 3 –non dccm region access error => f000_1002 - val mcause_fir_error_type = Cat(io.lsu_fir_error.andR, (io.lsu_fir_error(1) & ~io.lsu_fir_error(0))) - - val mcause_ns = Mux1H(Seq( - mcause_sel_nmi_store.asBool -> "hf000_0000".U(32.W), - mcause_sel_nmi_load.asBool -> "hf000_0001".U(32.W), - mcause_sel_nmi_ext.asBool -> Cat("hf000_100".U(28.W), 0.U(2.W), mcause_fir_error_type), - (io.exc_or_int_valid_r & ~io.take_nmi).asBool -> Cat(io.interrupt_valid_r, 0.U(26.W), io.exc_cause_r), - (wr_mcause_r & ~io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r, - (~wr_mcause_r & ~io.exc_or_int_valid_r).asBool -> mcause) ) - - mcause := withClock(io.e4e5_int_clk){RegNext(mcause_ns,0.U)} - - - // ---------------------------------------------------------------------- - // MSCAUSE (RW) - // [2:0] : Secondary exception Cause - - val wr_mscause_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MSCAUSE) - - val ifu_mscause = Mux((io.dec_tlu_packet_r.icaf_type === 0.U(2.W)), "b1001".U, Cat(0.U(2.W) , io.dec_tlu_packet_r.icaf_type)) - - val mscause_type = Mux1H( Seq( - io.lsu_i0_exc_r.asBool -> io.lsu_error_pkt_r.bits.mscause, - io.i0_trigger_hit_r.asBool -> "b0001".U, - io.ebreak_r.asBool -> "b0010".U, - io.inst_acc_r.asBool -> ifu_mscause )) - - - val mscause_ns = Mux1H( Seq( - (io.exc_or_int_valid_r).asBool -> mscause_type, - (wr_mscause_r & !io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r(3,0), - (!wr_mscause_r & !io.exc_or_int_valid_r).asBool -> mscause)) - - mscause := withClock(io.e4e5_int_clk){RegNext(mscause_ns,0.U)} - - // ---------------------------------------------------------------------- - // MTVAL (RW) - // [31:0] : Exception address if relevant - - - val wr_mtval_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTVAL) - val mtval_capture_pc_r = io.exc_or_int_valid_r & (io.ebreak_r | (io.inst_acc_r & ~io.inst_acc_second_r) | io.mepc_trigger_hit_sel_pc_r) & ~io.take_nmi - val mtval_capture_pc_plus2_r = io.exc_or_int_valid_r & (io.inst_acc_r & io.inst_acc_second_r) & ~io.take_nmi - val mtval_capture_inst_r = io.exc_or_int_valid_r & io.illegal_r & ~io.take_nmi - val mtval_capture_lsu_r = io.exc_or_int_valid_r & io.lsu_exc_valid_r & ~io.take_nmi - val mtval_clear_r = io.exc_or_int_valid_r & ~mtval_capture_pc_r & ~mtval_capture_inst_r & ~mtval_capture_lsu_r & ~io.mepc_trigger_hit_sel_pc_r - - - val mtval_ns = Mux1H(Seq( - (mtval_capture_pc_r).asBool -> Cat(pc_r, 0.U(1.W)), - (mtval_capture_pc_plus2_r).asBool -> Cat(pc_r + 1.U(31.W), 0.U(1.W)), - (mtval_capture_inst_r).asBool -> io.dec_illegal_inst, - (mtval_capture_lsu_r).asBool -> io.lsu_error_pkt_addr_r, - (wr_mtval_r & ~io.interrupt_valid_r.asUInt).asBool -> io.dec_csr_wrdata_r, - (~io.take_nmi & ~wr_mtval_r & ~mtval_capture_pc_r & ~mtval_capture_inst_r & ~mtval_clear_r & ~mtval_capture_lsu_r).asBool -> mtval )) - - mtval := withClock(io.e4e5_int_clk){RegNext(mtval_ns,0.U)} - - // ---------------------------------------------------------------------- - // MCGC (RW) Clock gating control - // [31:9] : Reserved, reads 0x0 - // [8] : misc_clk_override - // [7] : dec_clk_override - // [6] : unused - // [5] : ifu_clk_override - // [4] : lsu_clk_override - // [3] : bus_clk_override - // [2] : pic_clk_override - // [1] : dccm_clk_override - // [0] : icm_clk_override - // - val wr_mcgc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCGC) - - val mcgc = rvdffe(io.dec_csr_wrdata_r(8,0),wr_mcgc_r.asBool,clock,io.scan_mode) - - io.dec_tlu_misc_clk_override := mcgc(8) - io.dec_tlu_dec_clk_override := mcgc(7) - io.dec_tlu_ifu_clk_override := mcgc(5) - io.dec_tlu_lsu_clk_override := mcgc(4) - io.dec_tlu_bus_clk_override := mcgc(3) - io.dec_tlu_pic_clk_override := mcgc(2) - io.dec_tlu_dccm_clk_override := mcgc(1) - io.dec_tlu_icm_clk_override := mcgc(0) - - // ---------------------------------------------------------------------- - // MFDC (RW) Feature Disable Control - // [31:19] : Reserved, reads 0x0 - // [18:16] : DMA QoS Prty - // [15:12] : Reserved, reads 0x0 - // [11] : Disable external load forwarding - // [10] : Disable dual issue - // [9] : Disable pic multiple ints - // [8] : Disable core ecc - // [7] : Unused, 0x0 - // [6] : Disable Sideeffect lsu posting - // [5:4] : Unused, 0x0 - // [3] : Disable branch prediction and return stack - // [2] : Disable write buffer coalescing - // [1] : Unused, 0x0 - // [0] : Disable pipelining - Enable single instruction execution - // - val wr_mfdc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDC) - - - - mfdc_int := rvdffe(mfdc_ns,wr_mfdc_r.asBool,clock,io.scan_mode) - // rvdffe #(15) mfdc_ff (.*, .en(wr_mfdc_r), .din({mfdc_ns[14:0]}), .dout(mfdc_int[14:0])); - - if(BUILD_AXI4 == true){ - // flip poweron value of bit 6 for AXI build + val mscause_ns = Mux1H( Seq( + (io.exc_or_int_valid_r).asBool -> mscause_type, + (wr_mscause_r & !io.exc_or_int_valid_r).asBool -> io.dec_csr_wrdata_r(3,0), + (!wr_mscause_r & !io.exc_or_int_valid_r).asBool -> mscause)) + + mscause := withClock(io.e4e5_int_clk){RegNext(mscause_ns,0.U)} + + // ---------------------------------------------------------------------- + // MTVAL (RW) + // [31:0] : Exception address if relevant + + + val wr_mtval_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTVAL) + val mtval_capture_pc_r = io.exc_or_int_valid_r & (io.ebreak_r | (io.inst_acc_r & ~io.inst_acc_second_r) | io.mepc_trigger_hit_sel_pc_r) & ~io.take_nmi + val mtval_capture_pc_plus2_r = io.exc_or_int_valid_r & (io.inst_acc_r & io.inst_acc_second_r) & ~io.take_nmi + val mtval_capture_inst_r = io.exc_or_int_valid_r & io.illegal_r & ~io.take_nmi + val mtval_capture_lsu_r = io.exc_or_int_valid_r & io.lsu_exc_valid_r & ~io.take_nmi + val mtval_clear_r = io.exc_or_int_valid_r & ~mtval_capture_pc_r & ~mtval_capture_inst_r & ~mtval_capture_lsu_r & ~io.mepc_trigger_hit_sel_pc_r + + + val mtval_ns = Mux1H(Seq( + (mtval_capture_pc_r).asBool -> Cat(pc_r, 0.U(1.W)), + (mtval_capture_pc_plus2_r).asBool -> Cat(pc_r + 1.U(31.W), 0.U(1.W)), + (mtval_capture_inst_r).asBool -> io.dec_illegal_inst, + (mtval_capture_lsu_r).asBool -> io.lsu_error_pkt_addr_r, + (wr_mtval_r & ~io.interrupt_valid_r.asUInt).asBool -> io.dec_csr_wrdata_r, + (~io.take_nmi & ~wr_mtval_r & ~mtval_capture_pc_r & ~mtval_capture_inst_r & ~mtval_clear_r & ~mtval_capture_lsu_r).asBool -> mtval )) + + mtval := withClock(io.e4e5_int_clk){RegNext(mtval_ns,0.U)} + + // ---------------------------------------------------------------------- + // MCGC (RW) Clock gating control + // [31:9] : Reserved, reads 0x0 + // [8] : misc_clk_override + // [7] : dec_clk_override + // [6] : unused + // [5] : ifu_clk_override + // [4] : lsu_clk_override + // [3] : bus_clk_override + // [2] : pic_clk_override + // [1] : dccm_clk_override + // [0] : icm_clk_override + // + val wr_mcgc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCGC) + + val mcgc = rvdffe(io.dec_csr_wrdata_r(8,0),wr_mcgc_r.asBool,clock,io.scan_mode) + + io.dec_tlu_misc_clk_override := mcgc(8) + io.dec_tlu_dec_clk_override := mcgc(7) + io.dec_tlu_ifu_clk_override := mcgc(5) + io.dec_tlu_lsu_clk_override := mcgc(4) + io.dec_tlu_bus_clk_override := mcgc(3) + io.dec_tlu_pic_clk_override := mcgc(2) + io.dec_tlu_dccm_clk_override := mcgc(1) + io.dec_tlu_icm_clk_override := mcgc(0) + + // ---------------------------------------------------------------------- + // MFDC (RW) Feature Disable Control + // [31:19] : Reserved, reads 0x0 + // [18:16] : DMA QoS Prty + // [15:12] : Reserved, reads 0x0 + // [11] : Disable external load forwarding + // [10] : Disable dual issue + // [9] : Disable pic multiple ints + // [8] : Disable core ecc + // [7] : Unused, 0x0 + // [6] : Disable Sideeffect lsu posting + // [5:4] : Unused, 0x0 + // [3] : Disable branch prediction and return stack + // [2] : Disable write buffer coalescing + // [1] : Unused, 0x0 + // [0] : Disable pipelining - Enable single instruction execution + // + val wr_mfdc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDC) + + + + mfdc_int := rvdffe(mfdc_ns,wr_mfdc_r.asBool,clock,io.scan_mode) +// rvdffe #(15) mfdc_ff (.*, .en(wr_mfdc_r), .din({mfdc_ns[14:0]}), .dout(mfdc_int[14:0])); + + if(BUILD_AXI4 == true){ + // flip poweron value of bit 6 for AXI build mfdc_ns := Cat(~io.dec_csr_wrdata_r(18,16),io.dec_csr_wrdata_r(11,7), ~io.dec_csr_wrdata_r(6), io.dec_csr_wrdata_r(5,0)) mfdc := Cat(~mfdc_int(14,12),0.U(4.W), mfdc_int(11,7), ~mfdc_int(6), mfdc_int(5,0)) - } - else { - mfdc_ns := Cat(~io.dec_csr_wrdata_r(18,16),io.dec_csr_wrdata_r(11,0)) - mfdc := Cat(~mfdc_int(14,12),0.U(4.W), mfdc_int(11,0)) - } + } + else { + mfdc_ns := Cat(~io.dec_csr_wrdata_r(18,16),io.dec_csr_wrdata_r(11,0)) + mfdc := Cat(~mfdc_int(14,12),0.U(4.W), mfdc_int(11,0)) + } - io.dec_tlu_dma_qos_prty := mfdc(18,16) - io.dec_tlu_external_ldfwd_disable := mfdc(11) - io.dec_tlu_core_ecc_disable := mfdc(8) - io.dec_tlu_sideeffect_posted_disable := mfdc(6) - io.dec_tlu_bpred_disable := mfdc(3) - io.dec_tlu_wb_coalescing_disable := mfdc(2) - io.dec_tlu_pipelining_disable := mfdc(0) + io.dec_tlu_dma_qos_prty := mfdc(18,16) + io.tlu_busbuff.dec_tlu_external_ldfwd_disable := mfdc(11) + io.dec_tlu_core_ecc_disable := mfdc(8) + io.tlu_busbuff.dec_tlu_sideeffect_posted_disable := mfdc(6) + io.dec_tlu_bpred_disable := mfdc(3) + io.tlu_busbuff.dec_tlu_wb_coalescing_disable := mfdc(2) + io.dec_tlu_pipelining_disable := mfdc(0) - // ---------------------------------------------------------------------- - // MCPC (RW) Pause counter - // [31:0] : Reads 0x0, decs in the wb register in decode_ctl + // ---------------------------------------------------------------------- + // MCPC (RW) Pause counter + // [31:0] : Reads 0x0, decs in the wb register in decode_ctl - io.dec_tlu_wr_pause_r := io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCPC) & ~io.interrupt_valid_r & ~io.take_ext_int_start + io.dec_tlu_wr_pause_r := io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCPC) & ~io.interrupt_valid_r & ~io.take_ext_int_start - // ---------------------------------------------------------------------- - // MRAC (RW) - // [31:0] : Region Access Control Register, 16 regions, {side_effect, cachable} pairs + // ---------------------------------------------------------------------- + // MRAC (RW) + // [31:0] : Region Access Control Register, 16 regions, {side_effect, cachable} pairs - val wr_mrac_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MRAC) + val wr_mrac_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MRAC) - // prevent pairs of 0x11, side_effect and cacheable - val mrac_in = Cat(io.dec_csr_wrdata_r(31), io.dec_csr_wrdata_r(30) & ~io.dec_csr_wrdata_r(31), - io.dec_csr_wrdata_r(29), io.dec_csr_wrdata_r(28) & ~io.dec_csr_wrdata_r(29), - io.dec_csr_wrdata_r(27), io.dec_csr_wrdata_r(26) & ~io.dec_csr_wrdata_r(27), - io.dec_csr_wrdata_r(25), io.dec_csr_wrdata_r(24) & ~io.dec_csr_wrdata_r(25), - io.dec_csr_wrdata_r(23), io.dec_csr_wrdata_r(22) & ~io.dec_csr_wrdata_r(23), - io.dec_csr_wrdata_r(21), io.dec_csr_wrdata_r(20) & ~io.dec_csr_wrdata_r(21), - io.dec_csr_wrdata_r(19), io.dec_csr_wrdata_r(18) & ~io.dec_csr_wrdata_r(19), - io.dec_csr_wrdata_r(17), io.dec_csr_wrdata_r(16) & ~io.dec_csr_wrdata_r(17), - io.dec_csr_wrdata_r(15), io.dec_csr_wrdata_r(14) & ~io.dec_csr_wrdata_r(15), - io.dec_csr_wrdata_r(13), io.dec_csr_wrdata_r(12) & ~io.dec_csr_wrdata_r(13), - io.dec_csr_wrdata_r(11), io.dec_csr_wrdata_r(10) & ~io.dec_csr_wrdata_r(11), - io.dec_csr_wrdata_r(9), io.dec_csr_wrdata_r(8) & ~io.dec_csr_wrdata_r(9), - io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(6) & ~io.dec_csr_wrdata_r(7), - io.dec_csr_wrdata_r(5), io.dec_csr_wrdata_r(4) & ~io.dec_csr_wrdata_r(5), - io.dec_csr_wrdata_r(3), io.dec_csr_wrdata_r(2) & ~io.dec_csr_wrdata_r(3), - io.dec_csr_wrdata_r(1), io.dec_csr_wrdata_r(0) & ~io.dec_csr_wrdata_r(1)) + // prevent pairs of 0x11, side_effect and cacheable + val mrac_in = Cat(io.dec_csr_wrdata_r(31), io.dec_csr_wrdata_r(30) & ~io.dec_csr_wrdata_r(31), + io.dec_csr_wrdata_r(29), io.dec_csr_wrdata_r(28) & ~io.dec_csr_wrdata_r(29), + io.dec_csr_wrdata_r(27), io.dec_csr_wrdata_r(26) & ~io.dec_csr_wrdata_r(27), + io.dec_csr_wrdata_r(25), io.dec_csr_wrdata_r(24) & ~io.dec_csr_wrdata_r(25), + io.dec_csr_wrdata_r(23), io.dec_csr_wrdata_r(22) & ~io.dec_csr_wrdata_r(23), + io.dec_csr_wrdata_r(21), io.dec_csr_wrdata_r(20) & ~io.dec_csr_wrdata_r(21), + io.dec_csr_wrdata_r(19), io.dec_csr_wrdata_r(18) & ~io.dec_csr_wrdata_r(19), + io.dec_csr_wrdata_r(17), io.dec_csr_wrdata_r(16) & ~io.dec_csr_wrdata_r(17), + io.dec_csr_wrdata_r(15), io.dec_csr_wrdata_r(14) & ~io.dec_csr_wrdata_r(15), + io.dec_csr_wrdata_r(13), io.dec_csr_wrdata_r(12) & ~io.dec_csr_wrdata_r(13), + io.dec_csr_wrdata_r(11), io.dec_csr_wrdata_r(10) & ~io.dec_csr_wrdata_r(11), + io.dec_csr_wrdata_r(9), io.dec_csr_wrdata_r(8) & ~io.dec_csr_wrdata_r(9), + io.dec_csr_wrdata_r(7), io.dec_csr_wrdata_r(6) & ~io.dec_csr_wrdata_r(7), + io.dec_csr_wrdata_r(5), io.dec_csr_wrdata_r(4) & ~io.dec_csr_wrdata_r(5), + io.dec_csr_wrdata_r(3), io.dec_csr_wrdata_r(2) & ~io.dec_csr_wrdata_r(3), + io.dec_csr_wrdata_r(1), io.dec_csr_wrdata_r(0) & ~io.dec_csr_wrdata_r(1)) - val mrac = rvdffe(mrac_in,wr_mrac_r.asBool,clock,io.scan_mode) - // drive to LSU/IFU - io.dec_tlu_mrac_ff := mrac + val mrac = rvdffe(mrac_in,wr_mrac_r.asBool,clock,io.scan_mode) + // drive to LSU/IFU + io.dec_tlu_mrac_ff := mrac - // ---------------------------------------------------------------------- - // MDEAU (WAR0) - // [31:0] : Dbus Error Address Unlock register - // + // ---------------------------------------------------------------------- + // MDEAU (WAR0) + // [31:0] : Dbus Error Address Unlock register + // - val wr_mdeau_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MDEAU) + val wr_mdeau_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MDEAU) - // ---------------------------------------------------------------------- - // MDSEAC (R) - // [31:0] : Dbus Store Error Address Capture register - // + // ---------------------------------------------------------------------- + // MDSEAC (R) + // [31:0] : Dbus Store Error Address Capture register + // - // only capture error bus if the MDSEAC reg is not locked - io.mdseac_locked_ns := mdseac_en | (io.mdseac_locked_f & ~wr_mdeau_r) + // only capture error bus if the MDSEAC reg is not locked + io.mdseac_locked_ns := mdseac_en | (io.mdseac_locked_f & ~wr_mdeau_r) - mdseac_en := (io.lsu_imprecise_error_store_any | io.lsu_imprecise_error_load_any) & ~io.nmi_int_detected_f & ~io.mdseac_locked_f + mdseac_en := (io.tlu_busbuff.lsu_imprecise_error_store_any | io.tlu_busbuff.lsu_imprecise_error_load_any) & ~io.nmi_int_detected_f & ~io.mdseac_locked_f - val mdseac = rvdffe(io.lsu_imprecise_error_addr_any,mdseac_en.asBool,clock,io.scan_mode) + val mdseac = rvdffe(io.tlu_busbuff.lsu_imprecise_error_addr_any,mdseac_en.asBool,clock,io.scan_mode) - // ---------------------------------------------------------------------- - // MPMC (R0W1) - // [0] : FW halt - // [1] : Set MSTATUS[MIE] on halt + // ---------------------------------------------------------------------- + // MPMC (R0W1) + // [0] : FW halt + // [1] : Set MSTATUS[MIE] on halt - val wr_mpmc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MPMC) + val wr_mpmc_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MPMC) - // allow the cycle of the dbg halt flush that contains the wr_mpmc_r to - // set the io.mstatus bit potentially, use delayed version of internal dbg halt. - io.fw_halt_req := wr_mpmc_r & io.dec_csr_wrdata_r(0) & ~io.internal_dbg_halt_mode_f2 & ~io.ext_int_freeze_d1 + // allow the cycle of the dbg halt flush that contains the wr_mpmc_r to + // set the io.mstatus bit potentially, use delayed version of internal dbg halt. + io.fw_halt_req := wr_mpmc_r & io.dec_csr_wrdata_r(0) & ~io.internal_dbg_halt_mode_f2 & ~io.ext_int_freeze_d1 + val fw_halted_ns = WireInit(UInt(1.W),0.U) + val fw_halted = withClock(io.free_clk){RegNext(fw_halted_ns,0.U)} + fw_halted_ns := (io.fw_halt_req | fw_halted) & ~set_mie_pmu_fw_halt + mpmc_b_ns := Mux(wr_mpmc_r.asBool, ~io.dec_csr_wrdata_r(1), ~mpmc) - val fw_halted_ns = (io.fw_halt_req | fw_halted) & ~set_mie_pmu_fw_halt - mpmc_b_ns := Mux(wr_mpmc_r.asBool, ~io.dec_csr_wrdata_r(1), ~mpmc) + mpmc_b := withClock(io.csr_wr_clk){RegNext(mpmc_b_ns,0.U)} - mpmc_b := withClock(io.csr_wr_clk){RegNext(mpmc_b_ns,0.U)} - fw_halted := withClock(io.free_clk){RegNext(fw_halted_ns,0.U)} - mpmc := ~mpmc_b + mpmc := ~mpmc_b - // ---------------------------------------------------------------------- - // MICECT (I-Cache error counter/threshold) - // [31:27] : Icache parity error threshold - // [26:0] : Icache parity error count + // ---------------------------------------------------------------------- + // MICECT (I-Cache error counter/threshold) + // [31:27] : Icache parity error threshold + // [26:0] : Icache parity error count - val csr_sat = Mux((io.dec_csr_wrdata_r(31,27) > 26.U(5.W)), 26.U(5.W), io.dec_csr_wrdata_r(31,27)) + val csr_sat = Mux((io.dec_csr_wrdata_r(31,27) > 26.U(5.W)), 26.U(5.W), io.dec_csr_wrdata_r(31,27)) - val wr_micect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MICECT) - micect_inc := micect + Cat(0.U(26.W), io.ic_perr_r_d1) - val micect_ns = Mux(wr_micect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(micect(31,27), micect_inc)) + val wr_micect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MICECT) + micect_inc := micect + Cat(0.U(26.W), io.ic_perr_r_d1) + val micect_ns = Mux(wr_micect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(micect(31,27), micect_inc)) - micect := rvdffe(micect_ns,(wr_micect_r | io.ic_perr_r_d1).asBool,clock,io.scan_mode) + micect := rvdffe(micect_ns,(wr_micect_r | io.ic_perr_r_d1).asBool,clock,io.scan_mode) - mice_ce_req := ("hffffffff".U(32.W) << micect(31,27)).orR & Cat(0.U(5.W), micect(26,0)) + mice_ce_req := (("hffffffff".U(32.W) << micect(31,27)) & Cat(0.U(5.W), micect(26,0))).orR - // ---------------------------------------------------------------------- - // MICCMECT (ICCM error counter/threshold) - // [31:27] : ICCM parity error threshold - // [26:0] : ICCM parity error count + // ---------------------------------------------------------------------- + // MICCMECT (ICCM error counter/threshold) + // [31:27] : ICCM parity error threshold + // [26:0] : ICCM parity error count - val wr_miccmect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MICCMECT) - miccmect_inc := miccmect(26,0) + Cat(0.U(26.W), (io.iccm_sbecc_r_d1 | io.iccm_dma_sb_error)) - val miccmect_ns = Mux(wr_miccmect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(miccmect(31,27), miccmect_inc)) + val wr_miccmect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MICCMECT) + miccmect_inc := miccmect(26,0) + Cat(0.U(26.W), (io.iccm_sbecc_r_d1 | io.iccm_dma_sb_error)) + val miccmect_ns = Mux(wr_miccmect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(miccmect(31,27), miccmect_inc)) - miccmect := rvdffe(miccmect_ns,(wr_miccmect_r | io.iccm_sbecc_r_d1 | io.iccm_dma_sb_error).asBool,clock,io.scan_mode) - miccme_ce_req := (("hffffffff".U(32.W) << miccmect(31,27)) & Cat(0.U(5.W), miccmect(26,0))).orR + miccmect := rvdffe(miccmect_ns,(wr_miccmect_r | io.iccm_sbecc_r_d1 | io.iccm_dma_sb_error).asBool,clock,io.scan_mode) - // ---------------------------------------------------------------------- - // MDCCMECT (DCCM error counter/threshold) - // [31:27] : DCCM parity error threshold - // [26:0] : DCCM parity error count +miccme_ce_req := (("hffffffff".U(32.W) << miccmect(31,27)) & Cat(0.U(5.W), miccmect(26,0))).orR +//miccme_ce_req := (Bits("hffffffff".U(32.W)) << miccmect(31,27) & Cat(0.U(5.W), miccmect(26,0))).orR + // ---------------------------------------------------------------------- + // MDCCMECT (DCCM error counter/threshold) + // [31:27] : DCCM parity error threshold + // [26:0] : DCCM parity error count - val wr_mdccmect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MDCCMECT) - mdccmect_inc := mdccmect(26,0) + Cat(0.U(26.W), io.lsu_single_ecc_error_r_d1) - val mdccmect_ns = Mux(wr_mdccmect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(mdccmect(31,27), mdccmect_inc)) + val wr_mdccmect_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MDCCMECT) + mdccmect_inc := mdccmect(26,0) + Cat(0.U(26.W), io.lsu_single_ecc_error_r_d1) + val mdccmect_ns = Mux(wr_mdccmect_r.asBool, Cat(csr_sat, io.dec_csr_wrdata_r(26,0)) , Cat(mdccmect(31,27), mdccmect_inc)) - mdccmect := rvdffe(mdccmect_ns, (wr_mdccmect_r | io.lsu_single_ecc_error_r_d1).asBool, clock, io.scan_mode) + mdccmect := rvdffe(mdccmect_ns, (wr_mdccmect_r | io.lsu_single_ecc_error_r_d1).asBool, clock, io.scan_mode) - mdccme_ce_req := (("hffffffff".U(32.W) << mdccmect(31,27)) & Cat(0.U(5.W), mdccmect(26,0))).orR + mdccme_ce_req := (("hffffffff".U(32.W) << mdccmect(31,27)) & Cat(0.U(5.W), mdccmect(26,0))).orR - // ---------------------------------------------------------------------- - // MFDHT (Force Debug Halt Threshold) - // [5:1] : Halt timeout threshold (power of 2) - // [0] : Halt timeout enabled + // ---------------------------------------------------------------------- + // MFDHT (Force Debug Halt Threshold) + // [5:1] : Halt timeout threshold (power of 2) + // [0] : Halt timeout enabled - val wr_mfdht_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDHT) + val wr_mfdht_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDHT) - val mfdht_ns = Mux(wr_mfdht_r.asBool, io.dec_csr_wrdata_r(5,0) , mfdht) + val mfdht_ns = Mux(wr_mfdht_r.asBool, io.dec_csr_wrdata_r(5,0) , mfdht) - mfdht := withClock(io.active_clk){RegNext(mfdht_ns,0.U)} + mfdht := withClock(io.active_clk){RegNext(mfdht_ns,0.U)} - // ---------------------------------------------------------------------- - // MFDHS(RW) - // [1] : LSU operation pending when debug halt threshold reached - // [0] : IFU operation pending when debug halt threshold reached + // ---------------------------------------------------------------------- + // MFDHS(RW) + // [1] : LSU operation pending when debug halt threshold reached + // [0] : IFU operation pending when debug halt threshold reached - val wr_mfdhs_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDHS) + val wr_mfdhs_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MFDHS) - val mfdhs_ns = Mux(wr_mfdhs_r.asBool, io.dec_csr_wrdata_r(1,0) , - Mux((io.dbg_tlu_halted & ~io.dbg_tlu_halted_f).asBool, Cat(~io.lsu_idle_any_f, ~io.ifu_miss_state_idle_f) , mfdhs)) + val mfdhs_ns = Mux(wr_mfdhs_r.asBool, io.dec_csr_wrdata_r(1,0) , + Mux((io.dbg_tlu_halted & ~io.dbg_tlu_halted_f).asBool, Cat(~io.lsu_idle_any_f, ~io.ifu_miss_state_idle_f) , mfdhs)) - mfdhs := withClock(io.active_clk){RegEnable(mfdhs_ns,0.U,(wr_mfdhs_r | io.dbg_tlu_halted).asBool)} + mfdhs := withClock(io.active_clk){RegEnable(mfdhs_ns,0.U,(wr_mfdhs_r | io.dbg_tlu_halted).asBool)} - val force_halt_ctr = Mux(io.debug_halt_req_f.asBool, (force_halt_ctr_f + 1.U(32.W)) , - Mux(io.dbg_tlu_halted_f.asBool, 0.U(32.W) , force_halt_ctr_f)) + val force_halt_ctr = Mux(io.debug_halt_req_f.asBool, (force_halt_ctr_f + 1.U(32.W)) , + Mux(io.dbg_tlu_halted_f.asBool, 0.U(32.W) , force_halt_ctr_f)) - force_halt_ctr_f := withClock(io.active_clk){RegEnable(force_halt_ctr,0.U,mfdht(0))} + force_halt_ctr_f := withClock(io.active_clk){RegEnable(force_halt_ctr,0.U,mfdht(0))} - io.force_halt := mfdht(0) & (force_halt_ctr_f & ("hffffffff".U(32.W) << mfdht(5,1))).orR + io.force_halt := mfdht(0) & (force_halt_ctr_f & ("hffffffff".U(32.W) << mfdht(5,1))).orR - // ---------------------------------------------------------------------- - // MEIVT (External Interrupt Vector Table (R/W)) - // [31:10]: Base address (R/W) - // [9:0] : Reserved, reads 0x0 + // ---------------------------------------------------------------------- + // MEIVT (External Interrupt Vector Table (R/W)) + // [31:10]: Base address (R/W) + // [9:0] : Reserved, reads 0x0 - val wr_meivt_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEIVT) + val wr_meivt_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEIVT) - val meivt = rvdffe(io.dec_csr_wrdata_r(31,10),wr_meivt_r.asBool,clock,io.scan_mode) + val meivt = rvdffe(io.dec_csr_wrdata_r(31,10),wr_meivt_r.asBool,clock,io.scan_mode) - // ---------------------------------------------------------------------- - // MEIHAP (External Interrupt Handler Access Pointer (R)) - // [31:10]: Base address (R/W) - // [9:2] : ClaimID (R) - // [1:0] : Reserved, 0x0 + // ---------------------------------------------------------------------- + // MEIHAP (External Interrupt Handler Access Pointer (R)) + // [31:10]: Base address (R/W) + // [9:2] : ClaimID (R) + // [1:0] : Reserved, 0x0 + + val wr_meihap_r = wr_meicpct_r - val wr_meihap_r = wr_meicpct_r + val meihap = rvdffe(io.pic_claimid,wr_meihap_r.asBool,clock,io.scan_mode) + io.dec_tlu_meihap := Cat(meivt, meihap) - val meihap = rvdffe(io.pic_claimid,wr_meihap_r.asBool,clock,io.scan_mode) - io.dec_tlu_meihap := Cat(meivt, meihap,0.U(2.W)) + // ---------------------------------------------------------------------- + // MEICURPL (R/W) + // [31:4] : Reserved (read 0x0) + // [3:0] : CURRPRI - Priority level of current interrupt service routine (R/W) - // ---------------------------------------------------------------------- - // MEICURPL (R/W) - // [31:4] : Reserved (read 0x0) - // [3:0] : CURRPRI - Priority level of current interrupt service routine (R/W) + val wr_meicurpl_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICURPL) + val meicurpl_ns = Mux(wr_meicurpl_r.asBool, io.dec_csr_wrdata_r(3,0) , meicurpl) - val wr_meicurpl_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICURPL) - val meicurpl_ns = Mux(wr_meicurpl_r.asBool, io.dec_csr_wrdata_r(3,0) , meicurpl) + meicurpl := withClock(io.csr_wr_clk){RegNext(meicurpl_ns,0.U)} + // PIC needs this reg + io.dec_tlu_meicurpl := meicurpl - meicurpl := withClock(io.csr_wr_clk){RegNext(meicurpl_ns,0.U)} - // PIC needs this reg - io.dec_tlu_meicurpl := meicurpl + // ---------------------------------------------------------------------- + // MEICIDPL (R/W) + // [31:4] : Reserved (read 0x0) + // [3:0] : External Interrupt Claim ID's Priority Level Register - // ---------------------------------------------------------------------- - // MEICIDPL (R/W) - // [31:4] : Reserved (read 0x0) - // [3:0] : External Interrupt Claim ID's Priority Level Register + val wr_meicidpl_r = (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICIDPL)) | io.take_ext_int_start - val wr_meicidpl_r = (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICIDPL)) | io.take_ext_int_start + val meicidpl_ns = Mux(wr_meicpct_r.asBool, io.pic_pl, + Mux(wr_meicidpl_r.asBool, io.dec_csr_wrdata_r(3,0) , meicidpl)) - val meicidpl_ns = Mux(wr_meicpct_r.asBool, io.pic_pl, - Mux(wr_meicidpl_r.asBool, io.dec_csr_wrdata_r(3,0) , meicidpl)) + meicidpl := withClock(io.free_clk){RegNext(meicidpl_ns,0.U)} - meicidpl := withClock(io.free_clk){RegNext(meicidpl_ns,0.U)} + // ---------------------------------------------------------------------- + // MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL + // [31:1] : Reserved (read 0x0) + // [0] : Capture (W1, Read 0) - // ---------------------------------------------------------------------- - // MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL - // [31:1] : Reserved (read 0x0) - // [0] : Capture (W1, Read 0) + wr_meicpct_r := (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICPCT)) | io.take_ext_int_start - wr_meicpct_r := (io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEICPCT)) | io.take_ext_int_start + // ---------------------------------------------------------------------- + // MEIPT (External Interrupt Priority Threshold) + // [31:4] : Reserved (read 0x0) + // [3:0] : PRITHRESH - // ---------------------------------------------------------------------- - // MEIPT (External Interrupt Priority Threshold) - // [31:4] : Reserved (read 0x0) - // [3:0] : PRITHRESH + val wr_meipt_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEIPT) + val meipt_ns = Mux(wr_meipt_r.asBool, io.dec_csr_wrdata_r(3,0), meipt) - val wr_meipt_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MEIPT) - val meipt_ns = Mux(wr_meipt_r.asBool, io.dec_csr_wrdata_r(3,0), meipt) + meipt := withClock(io.active_clk){RegNext(meipt_ns,0.U)} + // to PIC + io.dec_tlu_meipt := meipt - meipt := withClock(io.active_clk){RegNext(meipt_ns,0.U)} - // to PIC - io.dec_tlu_meipt := meipt + // ---------------------------------------------------------------------- + // DCSR (R/W) (Only accessible in debug mode) + // [31:28] : xdebugver (hard coded to 0x4) RO + // [27:16] : 0x0, reserved + // [15] : ebreakm + // [14] : 0x0, reserved + // [13] : ebreaks (0x0 for this core) + // [12] : ebreaku (0x0 for this core) + // [11] : stepie + // [10] : stopcount + // [9] : 0x0 //stoptime + // [8:6] : cause (RO) + // [5:4] : 0x0, reserved + // [3] : nmip + // [2] : step + // [1:0] : prv (0x3 for this core) + // - // ---------------------------------------------------------------------- - // DCSR (R/W) (Only accessible in debug mode) - // [31:28] : xdebugver (hard coded to 0x4) RO - // [27:16] : 0x0, reserved - // [15] : ebreakm - // [14] : 0x0, reserved - // [13] : ebreaks (0x0 for this core) - // [12] : ebreaku (0x0 for this core) - // [11] : stepie - // [10] : stopcount - // [9] : 0x0 //stoptime - // [8:6] : cause (RO) - // [5:4] : 0x0, reserved - // [3] : nmip - // [2] : step - // [1:0] : prv (0x3 for this core) - // + // RV has clarified that 'priority 4' in the spec means top priority. + // 4. single step. 3. Debugger request. 2. Ebreak. 1. Trigger. - // RV has clarified that 'priority 4' in the spec means top priority. - // 4. single step. 3. Debugger request. 2. Ebreak. 1. Trigger. + // RV debug spec indicates a cause priority change for trigger hits during single step. - // RV debug spec indicates a cause priority change for trigger hits during single step. + val trigger_hit_for_dscr_cause_r_d1 = io.trigger_hit_dmode_r_d1 | (io.trigger_hit_r_d1 & io.dcsr_single_step_done_f); - val trigger_hit_for_dscr_cause_r_d1 = io.trigger_hit_dmode_r_d1 | (io.trigger_hit_r_d1 & io.dcsr_single_step_done_f); + val dcsr_cause = Mux1H(Seq( +(io.dcsr_single_step_done_f & ~io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1 & ~io.debug_halt_req).asBool -> "b100".U(3.W), + (io.debug_halt_req & ~io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1).asBool -> "b011".U(3.W), + (io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1).asBool -> "b001".U(3.W), + (trigger_hit_for_dscr_cause_r_d1).asBool -> "b010".U(3.W) )) - val dcsr_cause = Mux1H(Seq( - (io.dcsr_single_step_done_f & ~io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1 & ~io.debug_halt_req).asBool -> "b100".U(3.W), - (io.debug_halt_req & ~io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1).asBool -> "b011".U(3.W), - (io.ebreak_to_debug_mode_r_d1 & ~trigger_hit_for_dscr_cause_r_d1).asBool -> "b001".U(3.W), - (trigger_hit_for_dscr_cause_r_d1).asBool -> "b010".U(3.W) )) + val wr_dcsr_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DCSR) - val wr_dcsr_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DCSR) + // Multiple halt enter requests can happen before we are halted. + // We have to continue to upgrade based on dcsr_cause priority but we can't downgrade. + val dcsr_cause_upgradeable = io.internal_dbg_halt_mode_f & (io.dcsr(8,6) === "b011".U(3.W)) + val enter_debug_halt_req_le = io.enter_debug_halt_req & (~io.dbg_tlu_halted | dcsr_cause_upgradeable) - // Multiple halt enter requests can happen before we are halted. - // We have to continue to upgrade based on dcsr_cause priority but we can't downgrade. - val dcsr_cause_upgradeable = io.internal_dbg_halt_mode_f & (io.dcsr(8,6) === "b011".U(3.W)) - val enter_debug_halt_req_le = io.enter_debug_halt_req & (~io.dbg_tlu_halted | dcsr_cause_upgradeable) + val nmi_in_debug_mode = io.nmi_int_detected_f & io.internal_dbg_halt_mode_f + val dcsr_ns = Mux(enter_debug_halt_req_le.asBool, Cat(io.dcsr(15,9), dcsr_cause, io.dcsr(5,2),"b11".U(2.W)) ,//prv 0x3 for this core + Mux(wr_dcsr_r.asBool, Cat(io.dec_csr_wrdata_r(15), 0.U(3.W), io.dec_csr_wrdata_r(11,10), 0.U(1.W), io.dcsr(8,6), 0.U(2.W), nmi_in_debug_mode | io.dcsr(3), io.dec_csr_wrdata_r(2), "b11".U(2.W)) , Cat(io.dcsr(15,4), nmi_in_debug_mode, io.dcsr(2),"b11".U(2.W)))) - val nmi_in_debug_mode = io.nmi_int_detected_f & io.internal_dbg_halt_mode_f - val dcsr_ns = Mux(enter_debug_halt_req_le.asBool, Cat(io.dcsr(15,9), dcsr_cause, io.dcsr(5,2),"b11".U(2.W)) ,//prv 0x3 for this core - Mux(wr_dcsr_r.asBool, Cat(io.dec_csr_wrdata_r(15), 0.U(3.W), io.dec_csr_wrdata_r(11,10), 0.U(1.W), io.dcsr(8,6), 0.U(2.W), nmi_in_debug_mode | io.dcsr(3), io.dec_csr_wrdata_r(2), "b11".U(2.W)) , Cat(io.dcsr(15,4), nmi_in_debug_mode, io.dcsr(2),"b11".U(2.W)))) + io.dcsr := rvdffe(dcsr_ns, (enter_debug_halt_req_le | wr_dcsr_r | io.internal_dbg_halt_mode | io.take_nmi).asBool, clock, io.scan_mode) - io.dcsr := rvdffe(dcsr_ns, (enter_debug_halt_req_le | wr_dcsr_r | io.internal_dbg_halt_mode | io.take_nmi).asBool, clock, io.scan_mode) + // ---------------------------------------------------------------------- + // DPC (R/W) (Only accessible in debug mode) + // [31:0] : Debug PC - // ---------------------------------------------------------------------- - // DPC (R/W) (Only accessible in debug mode) - // [31:0] : Debug PC + val wr_dpc_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DPC) + val dpc_capture_npc = io.dbg_tlu_halted & ~io.dbg_tlu_halted_f & ~io.request_debug_mode_done + val dpc_capture_pc = io.request_debug_mode_r - val wr_dpc_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DPC) - val dpc_capture_npc = io.dbg_tlu_halted & ~io.dbg_tlu_halted_f & ~io.request_debug_mode_done - val dpc_capture_pc = io.request_debug_mode_r + val dpc_ns = Mux1H(Seq( + (~dpc_capture_pc & ~dpc_capture_npc & wr_dpc_r).asBool -> io.dec_csr_wrdata_r(31,1), + (dpc_capture_pc).asBool -> pc_r, + (~dpc_capture_pc & dpc_capture_npc).asBool -> io.npc_r )) - val dpc_ns = Mux1H(Seq( - (~dpc_capture_pc & ~dpc_capture_npc & wr_dpc_r).asBool -> io.dec_csr_wrdata_r(31,1), - (dpc_capture_pc).asBool -> pc_r, - (~dpc_capture_pc & dpc_capture_npc).asBool -> io.npc_r )) + io.dpc := rvdffe(dpc_ns,(wr_dpc_r | dpc_capture_pc | dpc_capture_npc).asBool,clock,io.scan_mode) - io.dpc := rvdffe(dpc_ns,(wr_dpc_r | dpc_capture_pc | dpc_capture_npc).asBool,clock,io.scan_mode) + // ---------------------------------------------------------------------- + // DICAWICS (R/W) (Only accessible in debug mode) + // [31:25] : Reserved + // [24] : Array select, 0 is data, 1 is tag + // [23:22] : Reserved + // [21:20] : Way select + // [19:17] : Reserved + // [16:3] : Index + // [2:0] : Reserved - // ---------------------------------------------------------------------- - // DICAWICS (R/W) (Only accessible in debug mode) - // [31:25] : Reserved - // [24] : Array select, 0 is data, 1 is tag - // [23:22] : Reserved - // [21:20] : Way select - // [19:17] : Reserved - // [16:3] : Index - // [2:0] : Reserved + + val dicawics_ns = Cat(io.dec_csr_wrdata_r(24), io.dec_csr_wrdata_r(21,20), io.dec_csr_wrdata_r(16,3)) + val wr_dicawics_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAWICS) + val dicawics = rvdffe(dicawics_ns,wr_dicawics_r.asBool,clock,io.scan_mode) - val dicawics_ns = Cat(io.dec_csr_wrdata_r(24), io.dec_csr_wrdata_r(21,20), io.dec_csr_wrdata_r(16,3)) - val wr_dicawics_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAWICS) + // ---------------------------------------------------------------------- + // DICAD0 (R/W) (Only accessible in debug mode) + // + // If io.dicawics[array] is 0 + // [31:0] : inst data + // + // If io.dicawics[array] is 1 + // [31:16] : Tag + // [15:7] : Reserved + // [6:4] : LRU + // [3:1] : Reserved + // [0] : Valid - val dicawics = rvdffe(dicawics_ns,wr_dicawics_r.asBool,clock,io.scan_mode) - // ---------------------------------------------------------------------- - // DICAD0 (R/W) (Only accessible in debug mode) - // - // If io.dicawics[array] is 0 - // [31:0] : inst data - // - // If io.dicawics[array] is 1 - // [31:16] : Tag - // [15:7] : Reserved - // [6:4] : LRU - // [3:1] : Reserved - // [0] : Valid + val wr_dicad0_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD0) + val dicad0_ns = Mux(wr_dicad0_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) + val dicad0 = rvdffe(dicad0_ns, (wr_dicad0_r | io.ifu_ic_debug_rd_data_valid).asBool, clock, io.scan_mode) - val wr_dicad0_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD0) - val dicad0_ns = Mux(wr_dicad0_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data) + // ---------------------------------------------------------------------- + // DICAD0H (R/W) (Only accessible in debug mode) + // + // If io.dicawics[array] is 0 + // [63:32] : inst data + // - val dicad0 = rvdffe(dicad0_ns, (wr_dicad0_r | io.ifu_ic_debug_rd_data_valid).asBool, clock, io.scan_mode) - // ---------------------------------------------------------------------- - // DICAD0H (R/W) (Only accessible in debug mode) - // - // If io.dicawics[array] is 0 - // [63:32] : inst data - // + val wr_dicad0h_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD0H) + val dicad0h_ns = Mux(wr_dicad0h_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data(63,32)) - val wr_dicad0h_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD0H) + val dicad0h = rvdffe(dicad0h_ns,(wr_dicad0h_r | io.ifu_ic_debug_rd_data_valid).asBool,clock,io.scan_mode) - val dicad0h_ns = Mux(wr_dicad0h_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data(63,32)) + if (ICACHE_ECC == true) { + // ---------------------------------------------------------------------- + // DICAD1 (R/W) (Only accessible in debug mode) + // [6:0] : ECC - val dicad0h = rvdffe(dicad0h_ns,(wr_dicad0h_r | io.ifu_ic_debug_rd_data_valid).asBool,clock,io.scan_mode) + val dicad1_raw = WireInit(UInt(7.W),0.U) + val wr_dicad1_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD1) - if (ICACHE_ECC == true) { - // ---------------------------------------------------------------------- - // DICAD1 (R/W) (Only accessible in debug mode) - // [6:0] : ECC + val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data(70,64)) - val dicad1_raw = WireInit(UInt(7.W),0.U) - val wr_dicad1_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD1) + dicad1_raw := withClock(io.active_clk){RegEnable(dicad1_ns,0.U,(wr_dicad1_r | io.ifu_ic_debug_rd_data_valid).asBool)} + dicad1 := Cat(0.U(25.W), dicad1_raw) - val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data(70,64)) + } + else { + // ---------------------------------------------------------------------- + // DICAD1 (R/W) (Only accessible in debug mode) + // [3:0] : Parity - dicad1_raw := withClock(io.active_clk){RegEnable(dicad1_ns,0.U,(wr_dicad1_r | io.ifu_ic_debug_rd_data_valid).asBool)} - dicad1 := Cat(0.U(25.W), dicad1_raw) - } - else { - // ---------------------------------------------------------------------- - // DICAD1 (R/W) (Only accessible in debug mode) - // [3:0] : Parity + val dicad1_raw = WireInit(UInt(4.W),0.U) + val wr_dicad1_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD1) + val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r(3,0), io.ifu_ic_debug_rd_data(67,64)) - val dicad1_raw = WireInit(UInt(4.W),0.U) - val wr_dicad1_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD1) + dicad1_raw :=withClock(io.active_clk){RegEnable(dicad1_ns,0.U,(wr_dicad1_r | io.ifu_ic_debug_rd_data_valid).asBool)} + dicad1 := Cat(0.U(28.W), dicad1_raw) + } - val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r(3,0), io.ifu_ic_debug_rd_data(67,64)) + // ---------------------------------------------------------------------- + // DICAGO (R/W) (Only accessible in debug mode) + // [0] : Go - dicad1_raw :=withClock(io.active_clk){RegEnable(dicad1_ns,0.U,(wr_dicad1_r | io.ifu_ic_debug_rd_data_valid).asBool)} - dicad1 := Cat(0.U(28.W), dicad1_raw) - } + if (ICACHE_ECC == true) io.dec_tlu_ic_diag_pkt.icache_wrdata := Cat(dicad1(6,0), dicad0h(31,0), dicad0(31,0)) + else io.dec_tlu_ic_diag_pkt.icache_wrdata := Cat(0.U(2.W),dicad1(3,0), dicad0h(31,0), dicad0(31,0)) - // ---------------------------------------------------------------------- - // DICAGO (R/W) (Only accessible in debug mode) - // [0] : Go + io.dec_tlu_ic_diag_pkt.icache_dicawics := dicawics - if (ICACHE_ECC == true) io.dec_tlu_ic_diag_pkt.icache_wrdata := Cat(dicad1(6,0), dicad0h(31,0), dicad0(31,0)) - else io.dec_tlu_ic_diag_pkt.icache_wrdata := Cat(0.U(2.W),dicad1(3,0), dicad0h(31,0), dicad0(31,0)) + val icache_rd_valid = io.allow_dbg_halt_csr_write & io.dec_csr_any_unq_d & io.dec_i0_decode_d & ~io.dec_csr_wen_unq_d & (io.dec_csr_rdaddr_d(11,0) === DICAGO) + val icache_wr_valid = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAGO) - io.dec_tlu_ic_diag_pkt.icache_dicawics := dicawics + val icache_rd_valid_f = withClock(io.active_clk){RegNext(icache_rd_valid,0.U)} + val icache_wr_valid_f = withClock(io.active_clk){RegNext(icache_wr_valid,0.U)} - val icache_rd_valid = io.allow_dbg_halt_csr_write & io.dec_csr_any_unq_d & io.dec_i0_decode_d & ~io.dec_csr_wen_unq_d & (io.dec_csr_rdaddr_d(11,0) === DICAGO) - val icache_wr_valid = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAGO) + io.dec_tlu_ic_diag_pkt.icache_rd_valid := icache_rd_valid_f + io.dec_tlu_ic_diag_pkt.icache_wr_valid := icache_wr_valid_f - val icache_rd_valid_f = withClock(io.active_clk){RegNext(icache_rd_valid,0.U)} - val icache_wr_valid_f = withClock(io.active_clk){RegNext(icache_wr_valid,0.U)} + // ---------------------------------------------------------------------- + // MTSEL (R/W) + // [1:0] : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count - io.dec_tlu_ic_diag_pkt.icache_rd_valid := icache_rd_valid_f - io.dec_tlu_ic_diag_pkt.icache_wr_valid := icache_wr_valid_f - // ---------------------------------------------------------------------- - // MTSEL (R/W) - // [1:0] : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count + val wr_mtsel_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTSEL) + val mtsel_ns = Mux(wr_mtsel_r.asBool, io.dec_csr_wrdata_r(1,0), mtsel) - - val wr_mtsel_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTSEL) - val mtsel_ns = Mux(wr_mtsel_r.asBool, io.dec_csr_wrdata_r(1,0), mtsel) - - mtsel := withClock(io.csr_wr_clk){RegNext(mtsel_ns,0.U)} - // ---------------------------------------------------------------------- - // MTDATA1 (R/W) - // [31:0] : Trigger Data 1 - // for triggers 0, 1, 2 and 3 aka Match Control - // [31:28] : type, hard coded to 0x2 - // [27] : dmode - // [26:21] : hard coded to 0x1f - // [20] : hit - // [19] : select (0 - address, 1 - data) - // [18] : timing, always 'before', reads 0x0 - // [17:12] : action, bits [17:13] not implemented and reads 0x0 - // [11] : chain - // [10:7] : match, bits [10:8] not implemented and reads 0x0 - // [6] : M - // [5:3] : not implemented, reads 0x0 - // [2] : execute - // [1] : store - // [0] : load - // - // decoder ring - // [27] : => 9 - // [20] : => 8 - // [19] : => 7 - // [12] : => 6 - // [11] : => 5 - // [7] : => 4 - // [6] : => 3 - // [2] : => 2 - // [1] : => 1 - // [0] : => 0 - - - - // don't allow setting load-data. - val tdata_load = io.dec_csr_wrdata_r(0) & ~io.dec_csr_wrdata_r(19) - // don't allow setting execute-data. - val tdata_opcode = io.dec_csr_wrdata_r(2) & ~io.dec_csr_wrdata_r(19) - // don't allow clearing DMODE and action=1 - val tdata_action = (io.dec_csr_wrdata_r(27) & io.dbg_tlu_halted_f) & io.dec_csr_wrdata_r(12) - - val tdata_wrdata_r = Cat(io.dec_csr_wrdata_r(27) & io.dbg_tlu_halted_f, io.dec_csr_wrdata_r(20,19), tdata_action, io.dec_csr_wrdata_r(11), - io.dec_csr_wrdata_r(7,6), tdata_opcode, io.dec_csr_wrdata_r(1), tdata_load) - - // If the DMODE bit is set, tdata1 can only be updated in debug_mode - val wr_mtdata1_t_r = VecInit.tabulate(4)(i => io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTDATA1) & (mtsel === 0.U(2.W)) & (~io.mtdata1_t(i)(MTDATA1_DMODE) | io.dbg_tlu_halted_f)) - val mtdata1_t_ns = VecInit.tabulate(4)(i => Mux(wr_mtdata1_t_r(i).asBool, tdata_wrdata_r, Cat(io.mtdata1_t(i)(9), io.update_hit_bit_r(i) | io.mtdata1_t(i)(8), io.mtdata1_t(i)(7,0)))) - - for(i <- 0 until 4) { io.mtdata1_t(i) := withClock(io.active_clk){RegNext(mtdata1_t_ns(i),0.U)}} - - - val mtdata1_tsel_out = Mux1H((0 until 4).map(i => (mtsel === i.U(2.W)) -> Cat(2.U(4.W), io.mtdata1_t(i)(9), "b011111".U(6.W), io.mtdata1_t(i)(8,7), 0.U(6.W), io.mtdata1_t(i)(6,5), 0.U(3.W), io.mtdata1_t(i)(4,3), 0.U(3.W), io.mtdata1_t(i)(2,0)))) - for(i <- 0 until 4 ){ - io.trigger_pkt_any(i).select := io.mtdata1_t(i)(MTDATA1_SEL) - io.trigger_pkt_any(i).match_pkt := io.mtdata1_t(i)(MTDATA1_MATCH) - io.trigger_pkt_any(i).store := io.mtdata1_t(i)(MTDATA1_ST) - io.trigger_pkt_any(i).load := io.mtdata1_t(i)(MTDATA1_LD) - io.trigger_pkt_any(i).execute := io.mtdata1_t(i)(MTDATA1_EXE) - io.trigger_pkt_any(i).m := io.mtdata1_t(i)(MTDATA1_M_ENABLED) - } - - // ---------------------------------------------------------------------- - // MTDATA2 (R/W) - // [31:0] : Trigger Data 2 - // If the DMODE bit is set, tdata2 can only be updated in debug_mode - val wr_mtdata2_t_r = VecInit.tabulate(4)(i => io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTDATA2) & (mtsel === i.U(2.W)) & (~io.mtdata1_t(i)(MTDATA1_DMODE) | io.dbg_tlu_halted_f)) - for(i <- 0 until 4) { mtdata2_t(i) := rvdffe(io.dec_csr_wrdata_r,wr_mtdata2_t_r(i).asBool,clock,io.scan_mode)} - - - - val mtdata2_tsel_out = Mux1H((0 until 4).map(i =>(mtsel === i.U(2.W)) -> mtdata2_t(i))) - for(i <- 0 until 4) {io.trigger_pkt_any(i).tdata2 := mtdata2_t(i)} - - - //---------------------------------------------------------------------- - // Performance Monitor Counters section starts - //---------------------------------------------------------------------- - - - - // Pack the event selects into a vector for genvar - mhpme_vec(0) := mhpme3 - mhpme_vec(1) := mhpme4 - mhpme_vec(2) := mhpme5 - mhpme_vec(3) := mhpme6 - - import el2_inst_pkt_t._ - // only consider committed itypes - - - val pmu_i0_itype_qual = io.dec_tlu_packet_r.pmu_i0_itype & Fill(4,io.tlu_i0_commit_cmt) - val mhpmc_inc_r = Wire(Vec(4,UInt(1.W))) - val mhpmc_inc_r_d1 = Wire(Vec(4,UInt(1.W))) - - // Generate the muxed incs for all counters based on event type - for(i <- 0 until 4) { - mhpmc_inc_r(i) := (~mcountinhibit(i+3) & (Mux1H(Seq( - (mhpme_vec(i) === MHPME_CLK_ACTIVE ).asBool -> 1.U, - (mhpme_vec(i) === MHPME_ICACHE_HIT ).asBool -> io.ifu_pmu_ic_hit, - (mhpme_vec(i) === MHPME_ICACHE_MISS ).asBool -> io.ifu_pmu_ic_miss, - (mhpme_vec(i) === MHPME_INST_COMMIT ).asBool -> (io.tlu_i0_commit_cmt & ~io.illegal_r), - (mhpme_vec(i) === MHPME_INST_COMMIT_16B ).asBool -> (io.tlu_i0_commit_cmt & ~io.exu_pmu_i0_pc4 & ~io.illegal_r), - (mhpme_vec(i) === MHPME_INST_COMMIT_32B ).asBool -> (io.tlu_i0_commit_cmt & io.exu_pmu_i0_pc4 & ~io.illegal_r), - (mhpme_vec(i) === MHPME_INST_ALIGNED ).asBool -> io.ifu_pmu_instr_aligned, - (mhpme_vec(i) === MHPME_INST_DECODED ).asBool -> io.dec_pmu_instr_decoded, - (mhpme_vec(i) === MHPME_DECODE_STALL ).asBool -> io.dec_pmu_decode_stall, - (mhpme_vec(i) === MHPME_INST_MUL ).asBool -> (pmu_i0_itype_qual === MUL), - (mhpme_vec(i) === MHPME_INST_DIV ).asBool -> (io.dec_tlu_packet_r.pmu_divide & io.tlu_i0_commit_cmt), - (mhpme_vec(i) === MHPME_INST_LOAD ).asBool -> (pmu_i0_itype_qual === LOAD), - (mhpme_vec(i) === MHPME_INST_STORE ).asBool -> (pmu_i0_itype_qual === STORE), - (mhpme_vec(i) === MHPME_INST_MALOAD ).asBool -> ((pmu_i0_itype_qual === LOAD) & io.dec_tlu_packet_r.pmu_lsu_misaligned - (mhpme_vec(i) === MHPME_INST_MASTORE) & (pmu_i0_itype_qual === STORE) & - io.dec_tlu_packet_r.pmu_lsu_misaligned.asBool), - (mhpme_vec(i) === MHPME_INST_ALU).asBool -> (pmu_i0_itype_qual === ALU), - (mhpme_vec(i) === MHPME_INST_CSRREAD ).asBool -> (pmu_i0_itype_qual === CSRREAD), - (mhpme_vec(i) === MHPME_INST_CSRWRITE).asBool -> (pmu_i0_itype_qual === CSRWRITE), - (mhpme_vec(i) === MHPME_INST_CSRRW ).asBool -> (pmu_i0_itype_qual === CSRRW), - (mhpme_vec(i) === MHPME_INST_EBREAK ).asBool -> (pmu_i0_itype_qual === EBREAK), - (mhpme_vec(i) === MHPME_INST_ECALL ).asBool -> (pmu_i0_itype_qual === ECALL), - (mhpme_vec(i) === MHPME_INST_FENCE ).asBool -> (pmu_i0_itype_qual === FENCE), - (mhpme_vec(i) === MHPME_INST_FENCEI ).asBool -> (pmu_i0_itype_qual === FENCEI), - (mhpme_vec(i) === MHPME_INST_MRET ).asBool -> (pmu_i0_itype_qual === MRET), - (mhpme_vec(i) === MHPME_INST_BRANCH ).asBool -> ((pmu_i0_itype_qual === CONDBR) | (pmu_i0_itype_qual === JAL)), - (mhpme_vec(i) === MHPME_BRANCH_MP ).asBool -> (io.exu_pmu_i0_br_misp & io.tlu_i0_commit_cmt), - (mhpme_vec(i) === MHPME_BRANCH_TAKEN ).asBool -> (io.exu_pmu_i0_br_ataken & io.tlu_i0_commit_cmt), - (mhpme_vec(i) === MHPME_BRANCH_NOTP ).asBool -> (io.dec_tlu_packet_r.pmu_i0_br_unpred & io.tlu_i0_commit_cmt), - (mhpme_vec(i) === MHPME_FETCH_STALL ).asBool -> io.ifu_pmu_fetch_stall, - (mhpme_vec(i) === MHPME_DECODE_STALL ).asBool -> io.dec_pmu_decode_stall, - (mhpme_vec(i) === MHPME_POSTSYNC_STALL ).asBool -> io.dec_pmu_postsync_stall, - (mhpme_vec(i) === MHPME_PRESYNC_STALL ).asBool -> io.dec_pmu_presync_stall, - (mhpme_vec(i) === MHPME_LSU_SB_WB_STALL ).asBool -> io.lsu_store_stall_any, - (mhpme_vec(i) === MHPME_DMA_DCCM_STALL ).asBool -> io.dma_dccm_stall_any, - (mhpme_vec(i) === MHPME_DMA_ICCM_STALL ).asBool -> io.dma_iccm_stall_any, - (mhpme_vec(i) === MHPME_EXC_TAKEN ).asBool -> (io.i0_exception_valid_r | io.i0_trigger_hit_r | io.lsu_exc_valid_r), - (mhpme_vec(i) === MHPME_TIMER_INT_TAKEN ).asBool -> (io.take_timer_int | io.take_int_timer0_int | io.take_int_timer1_int), - (mhpme_vec(i) === MHPME_EXT_INT_TAKEN ).asBool -> io.take_ext_int, - (mhpme_vec(i) === MHPME_FLUSH_LOWER ).asBool -> io.tlu_flush_lower_r, - (mhpme_vec(i) === MHPME_BR_ERROR ).asBool -> ((io.dec_tlu_br0_error_r | io.dec_tlu_br0_start_error_r) & io.rfpc_i0_r), - (mhpme_vec(i) === MHPME_IBUS_TRANS ).asBool -> io.ifu_pmu_bus_trxn, - (mhpme_vec(i) === MHPME_DBUS_TRANS ).asBool -> io.lsu_pmu_bus_trxn, - (mhpme_vec(i) === MHPME_DBUS_MA_TRANS ).asBool -> io.lsu_pmu_bus_misaligned, - (mhpme_vec(i) === MHPME_IBUS_ERROR ).asBool -> io.ifu_pmu_bus_error, - (mhpme_vec(i) === MHPME_DBUS_ERROR ).asBool -> io.lsu_pmu_bus_error, - (mhpme_vec(i) === MHPME_IBUS_STALL ).asBool -> io.ifu_pmu_bus_busy, - (mhpme_vec(i) === MHPME_DBUS_STALL ).asBool -> io.lsu_pmu_bus_busy, - (mhpme_vec(i) === MHPME_INT_DISABLED ).asBool -> (~io.mstatus(MSTATUS_MIE)), - (mhpme_vec(i) === MHPME_INT_STALLED ).asBool -> (~io.mstatus(MSTATUS_MIE) & (io.mip(5,0) & mie(5,0))), - (mhpme_vec(i) === MHPME_INST_BITMANIP ).asBool -> (pmu_i0_itype_qual === BITMANIPU), - (mhpme_vec(i) === MHPME_DBUS_LOAD ).asBool -> (io.tlu_i0_commit_cmt & io.lsu_pmu_load_external_r), - (mhpme_vec(i) === MHPME_DBUS_STORE ).asBool -> (io.tlu_i0_commit_cmt & io.lsu_pmu_store_external_r), - // These count even during sleep - (mhpme_vec(i) === MHPME_SLEEP_CYC ).asBool -> io.dec_tlu_pmu_fw_halted, - (mhpme_vec(i) === MHPME_DMA_READ_ALL ).asBool -> io.dma_pmu_any_read, - (mhpme_vec(i) === MHPME_DMA_WRITE_ALL ).asBool -> io.dma_pmu_any_write, - (mhpme_vec(i) === MHPME_DMA_READ_DCCM ).asBool -> io.dma_pmu_dccm_read, - (mhpme_vec(i) === MHPME_DMA_WRITE_DCCM ).asBool -> io.dma_pmu_dccm_write )))) - } - - mhpmc_inc_r_d1(0) := withClock(io.free_clk){RegNext(mhpmc_inc_r(0),0.U)} - mhpmc_inc_r_d1(1) := withClock(io.free_clk){RegNext(mhpmc_inc_r(1),0.U)} - mhpmc_inc_r_d1(2) := withClock(io.free_clk){RegNext(mhpmc_inc_r(2),0.U)} - mhpmc_inc_r_d1(3) := withClock(io.free_clk){RegNext(mhpmc_inc_r(3),0.U)} - val perfcnt_halted_d1 = withClock(io.free_clk){RegNext(perfcnt_halted,0.U)} - - - perfcnt_halted := ((io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)) | io.dec_tlu_pmu_fw_halted) - val perfcnt_during_sleep = (Fill(4,~(io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)))) & Cat(mhpme_vec(3)(9),mhpme_vec(2)(9),mhpme_vec(1)(9),mhpme_vec(0)(9)) - - io.dec_tlu_perfcnt0 := mhpmc_inc_r_d1(0) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(0)) - io.dec_tlu_perfcnt1 := mhpmc_inc_r_d1(1) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(1)) - io.dec_tlu_perfcnt2 := mhpmc_inc_r_d1(2) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(2)) - io.dec_tlu_perfcnt3 := mhpmc_inc_r_d1(3) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(3)) - - // ---------------------------------------------------------------------- - // MHPMC3H(RW), MHPMC3(RW) - // [63:32][31:0] : Hardware Performance Monitor Counter 3 - - val mhpmc3_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC3) - val mhpmc3_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(0)) & ((mhpmc_inc_r(0)).orR) - val mhpmc3_wr_en = mhpmc3_wr_en0 | mhpmc3_wr_en1 - - - mhpmc3_incr := Cat(mhpmc3h(31,0),mhpmc3(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(0)) - val mhpmc3_ns = Mux(mhpmc3_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc3_incr(31,0)) - - mhpmc3 := rvdffe(mhpmc3_ns,mhpmc3_wr_en.asBool,clock,io.scan_mode) - - val mhpmc3h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC3H) - val mhpmc3h_wr_en = mhpmc3h_wr_en0 | mhpmc3_wr_en1 - val mhpmc3h_ns = Mux(mhpmc3h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc3_incr(63,32)) - - mhpmc3h := rvdffe(mhpmc3h_ns, mhpmc3h_wr_en.asBool, clock, io.scan_mode) - // ---------------------------------------------------------------------- - // MHPMC4H(RW), MHPMC4(RW) - // [63:32][31:0] : Hardware Performance Monitor Counter 4 - - val mhpmc4_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC4) - val mhpmc4_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(1)) & ((mhpmc_inc_r(1)).orR) - val mhpmc4_wr_en = mhpmc4_wr_en0 | mhpmc4_wr_en1 - - - - mhpmc4_incr := Cat(mhpmc4h(31,0),mhpmc4(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(1)) - val mhpmc4_ns = Mux(mhpmc4_wr_en0.asBool, io.dec_csr_wrdata_r(31,0), mhpmc4_incr(31,0)) - mhpmc4 := rvdffe(mhpmc4_ns, mhpmc4_wr_en.asBool, clock, io.scan_mode) - - val mhpmc4h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC4H) - val mhpmc4h_wr_en = mhpmc4h_wr_en0 | mhpmc4_wr_en1 - val mhpmc4h_ns = Mux(mhpmc4h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc4_incr(63,32)) - mhpmc4h := rvdffe(mhpmc4h_ns, mhpmc4h_wr_en.asBool, clock, io.scan_mode) - - // ---------------------------------------------------------------------- - // MHPMC5H(RW), MHPMC5(RW) - // [63:32][31:0] : Hardware Performance Monitor Counter 5 - - val mhpmc5_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC5) - val mhpmc5_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(2)) & ((mhpmc_inc_r(2)).orR) - val mhpmc5_wr_en = mhpmc5_wr_en0 | mhpmc5_wr_en1 - - mhpmc5_incr := Cat(mhpmc5h(31,0),mhpmc5(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(2)) - val mhpmc5_ns = Mux(mhpmc5_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc5_incr(31,0)) - - mhpmc5 := rvdffe(mhpmc5_ns, mhpmc5_wr_en.asBool, clock, io.scan_mode) - - val mhpmc5h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC5H) - val mhpmc5h_wr_en = mhpmc5h_wr_en0 | mhpmc5_wr_en1 - val mhpmc5h_ns = Mux(mhpmc5h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc5_incr(63,32)) - - mhpmc5h := rvdffe(mhpmc5h_ns, mhpmc5h_wr_en.asBool, clock, io.scan_mode) - // ---------------------------------------------------------------------- - // MHPMC6H(RW), MHPMC6(RW) - // [63:32][31:0] : Hardware Performance Monitor Counter 6 - - val mhpmc6_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC6) - val mhpmc6_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(3)) & ((mhpmc_inc_r(3)).orR) - val mhpmc6_wr_en = mhpmc6_wr_en0 | mhpmc6_wr_en1 - - mhpmc6_incr := Cat(mhpmc6h(31,0),mhpmc6(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(3)) - val mhpmc6_ns = Mux(mhpmc6_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc6_incr(31,0)) - - mhpmc6 := rvdffe(mhpmc6_ns, mhpmc6_wr_en.asBool, clock, io.scan_mode) - - val mhpmc6h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC6H) - val mhpmc6h_wr_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1 - val mhpmc6h_ns = Mux(mhpmc6h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc6_incr(63,32)) - - mhpmc6h := rvdffe(mhpmc6h_ns, mhpmc6h_wr_en.asBool, clock, io.scan_mode) - - // ---------------------------------------------------------------------- - // MHPME3(RW) - // [9:0] : Hardware Performance Monitor Event 3 - - // we only have events 0-56, 512-516, HPME* are WARL so saturate otherwise - val event_saturate_r = Mux(((io.dec_csr_wrdata_r(9,0) > 516.U(10.W)) | (io.dec_csr_wrdata_r(31,10)).orR), 516.U(10.W), io.dec_csr_wrdata_r(9,0)) - - val wr_mhpme3_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME3) - - mhpme3 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme3_r.asBool)} - // ---------------------------------------------------------------------- - // MHPME4(RW) - // [9:0] : Hardware Performance Monitor Event 4 - - val wr_mhpme4_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME4) - mhpme4 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme4_r.asBool)} - - // ---------------------------------------------------------------------- - // MHPME5(RW) - // [9:0] : Hardware Performance Monitor Event 5 - - val wr_mhpme5_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME5) - mhpme5 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme5_r.asBool)} - - // ---------------------------------------------------------------------- - // MHPME6(RW) - // [9:0] : Hardware Performance Monitor Event 6 - - val wr_mhpme6_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME6) - mhpme6 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme6_r.asBool)} - //---------------------------------------------------------------------- - // Performance Monitor Counters section ends - //---------------------------------------------------------------------- - // ---------------------------------------------------------------------- - - // MCOUNTINHIBIT(RW) - // [31:7] : Reserved, read 0x0 - // [6] : HPM6 disable - // [5] : HPM5 disable - // [4] : HPM4 disable - // [3] : HPM3 disable - // [2] : MINSTRET disable - // [1] : reserved, read 0x0 - // [0] : MCYCLE disable - - val wr_mcountinhibit_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCOUNTINHIBIT) - - val temp_ncount0 = WireInit(UInt(1.W),mcountinhibit(0)) - val temp_ncount1 = WireInit(UInt(1.W),mcountinhibit(1)) - val temp_ncount6_2 = WireInit(UInt(5.W),mcountinhibit(6,2)) - temp_ncount6_2 := withClock(io.active_clk){RegEnable(io.dec_csr_wrdata_r(6,2),0.U,wr_mcountinhibit_r.asBool)} - - temp_ncount0 := withClock(io.active_clk){RegEnable(io.dec_csr_wrdata_r(0),0.U,wr_mcountinhibit_r.asBool)} - mcountinhibit := Cat(temp_ncount6_2, 0.U(1.W),temp_ncount0) - //-------------------------------------------------------------------------------- - // trace - //-------------------------------------------------------------------------------- - - - - val trace_tclk = rvclkhdr(clock, (io.i0_valid_wb | io.exc_or_int_valid_r_d1 | io.interrupt_valid_r_d1 | io.dec_tlu_i0_valid_wb1 | - io.dec_tlu_i0_exc_valid_wb1 | io.dec_tlu_int_valid_wb1 | io.clk_override).asBool, io.scan_mode) - - io.dec_tlu_i0_valid_wb1 := withClock(trace_tclk){RegNext(io.i0_valid_wb,0.U)} - io.dec_tlu_i0_exc_valid_wb1 := withClock(trace_tclk){RegNext((io.i0_exception_valid_r_d1 | io.lsu_i0_exc_r_d1 | (io.trigger_hit_r_d1 & ~io.trigger_hit_dmode_r_d1)),0.U)} - io.dec_tlu_exc_cause_wb1 := withClock(trace_tclk){RegNext(io.exc_cause_wb,0.U)} - io.dec_tlu_int_valid_wb1 := withClock(trace_tclk){RegNext(io.interrupt_valid_r_d1,0.U)} - - io.dec_tlu_mtval_wb1 := mtval - - // end trace - //-------------------------------------------------------------------------------- - // CSR read mux - io.dec_csr_rddata_d:=Mux1H(Seq( - io.csr_pkt.csr_misa.asBool -> 0x40001104.U(32.W), - io.csr_pkt.csr_mvendorid.asBool -> 0x00000045.U(32.W), - io.csr_pkt.csr_marchid.asBool -> 0x00000010.U(32.W), - io.csr_pkt.csr_mimpid.asBool -> 0x2.U(32.W), - io.csr_pkt.csr_mhartid.asBool -> Cat(io.core_id,0.U(4.W)), - io.csr_pkt.csr_mstatus.asBool -> Cat(0.U(19.W), 3.U(2.W), 0.U(3.W), io.mstatus(1), 0.U(3.W), io.mstatus(0), 0.U(3.W)), - io.csr_pkt.csr_mtvec.asBool -> Cat(io.mtvec(30,1), 0.U(1.W), io.mtvec(0)), - io.csr_pkt.csr_mip.asBool -> Cat(0.U(1.W), io.mip(5,3), 0.U(16.W), io.mip(2), 0.U(3.W), io.mip(1), 0.U(3.W), io.mip(0), 0.U(3.W)), - io.csr_pkt.csr_mie.asBool -> Cat(0.U(1.W), mie(5,3), 0.U(16.W), mie(2), 0.U(3.W), mie(1), 0.U(3.W), mie(0), 0.U(3.W)), - io.csr_pkt.csr_mcyclel.asBool -> mcyclel(31,0), - io.csr_pkt.csr_mcycleh.asBool -> mcycleh_inc(31,0), - io.csr_pkt.csr_minstretl.asBool -> minstretl_read(31,0), - io.csr_pkt.csr_minstreth.asBool -> minstreth_read(31,0), - io.csr_pkt.csr_mscratch.asBool -> mscratch(31,0), - io.csr_pkt.csr_mepc.asBool -> Cat(io.mepc,0.U(1.W)), - io.csr_pkt.csr_mcause.asBool -> mcause(31,0), - io.csr_pkt.csr_mscause.asBool -> Cat(0.U(28.W), mscause(3,0)), - io.csr_pkt.csr_mtval.asBool -> mtval(31,0), - io.csr_pkt.csr_mrac.asBool -> mrac(31,0), - io.csr_pkt.csr_mdseac.asBool -> mdseac(31,0), - io.csr_pkt.csr_meivt.asBool -> Cat(meivt, 0.U(10.W)), - io.csr_pkt.csr_meihap.asBool -> Cat(meivt, meihap, 0.U(2.W)), - io.csr_pkt.csr_meicurpl.asBool -> Cat(0.U(28.W), meicurpl(3,0)), - io.csr_pkt.csr_meicidpl.asBool -> Cat(0.U(28.W), meicidpl(3,0)), - io.csr_pkt.csr_meipt.asBool -> Cat(0.U(28.W), meipt(3,0)), - io.csr_pkt.csr_mcgc.asBool -> Cat(0.U(23.W), mcgc(8,0)), - io.csr_pkt.csr_mfdc.asBool -> Cat(0.U(13.W), mfdc(18,0)), - io.csr_pkt.csr_dcsr.asBool -> Cat(0x4000.U(16.W), io.dcsr(15,2), 3.U(2.W)), - io.csr_pkt.csr_dpc.asBool -> Cat(io.dpc, 0.U(1.W)), - io.csr_pkt.csr_dicad0.asBool -> dicad0(31,0), - io.csr_pkt.csr_dicad0h.asBool -> dicad0h(31,0), - io.csr_pkt.csr_dicad1.asBool -> dicad1(31,0), - io.csr_pkt.csr_dicawics.asBool -> Cat(0.U(7.W), dicawics(16), 0.U(2.W), dicawics(15,14), 0.U(3.W), dicawics(13,0), 0.U(3.W)), - io.csr_pkt.csr_mtsel.asBool -> Cat(0.U(30.W), mtsel(1,0)), - io.csr_pkt.csr_mtdata1.asBool -> mtdata1_tsel_out(31,0), - io.csr_pkt.csr_mtdata2.asBool -> mtdata2_tsel_out(31,0), - io.csr_pkt.csr_micect.asBool -> micect(31,0), - io.csr_pkt.csr_miccmect.asBool -> miccmect(31,0), - io.csr_pkt.csr_mdccmect.asBool -> mdccmect(31,0), - io.csr_pkt.csr_mhpmc3.asBool -> mhpmc3(31,0), - io.csr_pkt.csr_mhpmc4.asBool -> mhpmc4(31,0), - io.csr_pkt.csr_mhpmc5.asBool -> mhpmc5(31,0), - io.csr_pkt.csr_mhpmc6.asBool -> mhpmc6(31,0), - io.csr_pkt.csr_mhpmc3h.asBool -> mhpmc3h(31,0), - io.csr_pkt.csr_mhpmc4h.asBool -> mhpmc4h(31,0), - io.csr_pkt.csr_mhpmc5h.asBool -> mhpmc5h(31,0), - io.csr_pkt.csr_mhpmc6h.asBool -> mhpmc6h(31,0), - io.csr_pkt.csr_mfdht.asBool -> Cat(0.U(26.W), mfdht(5,0)), - io.csr_pkt.csr_mfdhs.asBool -> Cat(0.U(30.W), mfdhs(1,0)), - io.csr_pkt.csr_mhpme3.asBool -> Cat(0.U(22.W), mhpme3(9,0)), - io.csr_pkt.csr_mhpme4.asBool -> Cat(0.U(22.W), mhpme4(9,0)), - io.csr_pkt.csr_mhpme5.asBool -> Cat(0.U(22.W),mhpme5(9,0)), - io.csr_pkt.csr_mhpme6.asBool -> Cat(0.U(22.W),mhpme6(9,0)), - io.csr_pkt.csr_mcountinhibit.asBool -> Cat(0.U(25.W), mcountinhibit(6,0)), - io.csr_pkt.csr_mpmc.asBool -> Cat(0.U(30.W), mpmc, 0.U(1.W)), - io.dec_timer_read_d.asBool -> io.dec_timer_rddata_d(31,0) - )) - + mtsel := withClock(io.csr_wr_clk){RegNext(mtsel_ns,0.U)} + // ---------------------------------------------------------------------- + // MTDATA1 (R/W) + // [31:0] : Trigger Data 1 + // for triggers 0, 1, 2 and 3 aka Match Control + // [31:28] : type, hard coded to 0x2 + // [27] : dmode + // [26:21] : hard coded to 0x1f + // [20] : hit + // [19] : select (0 - address, 1 - data) + // [18] : timing, always 'before', reads 0x0 + // [17:12] : action, bits [17:13] not implemented and reads 0x0 + // [11] : chain + // [10:7] : match, bits [10:8] not implemented and reads 0x0 + // [6] : M + // [5:3] : not implemented, reads 0x0 + // [2] : execute + // [1] : store + // [0] : load + // + // decoder ring + // [27] : => 9 + // [20] : => 8 + // [19] : => 7 + // [12] : => 6 + // [11] : => 5 + // [7] : => 4 + // [6] : => 3 + // [2] : => 2 + // [1] : => 1 + // [0] : => 0 + + + + // don't allow setting load-data. + val tdata_load = io.dec_csr_wrdata_r(0) & ~io.dec_csr_wrdata_r(19) + // don't allow setting execute-data. + val tdata_opcode = io.dec_csr_wrdata_r(2) & ~io.dec_csr_wrdata_r(19) + // don't allow clearing DMODE and action=1 + val tdata_action = (io.dec_csr_wrdata_r(27) & io.dbg_tlu_halted_f) & io.dec_csr_wrdata_r(12) + + val tdata_wrdata_r = Cat(io.dec_csr_wrdata_r(27) & io.dbg_tlu_halted_f, io.dec_csr_wrdata_r(20,19), tdata_action, io.dec_csr_wrdata_r(11), + io.dec_csr_wrdata_r(7,6), tdata_opcode, io.dec_csr_wrdata_r(1), tdata_load) + + // If the DMODE bit is set, tdata1 can only be updated in debug_mode + val wr_mtdata1_t_r = VecInit.tabulate(4)(i => io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTDATA1) & (mtsel === i.U(2.W)) & (~io.mtdata1_t(i)(MTDATA1_DMODE) | io.dbg_tlu_halted_f)) + val mtdata1_t_ns = VecInit.tabulate(4)(i => Mux(wr_mtdata1_t_r(i).asBool, tdata_wrdata_r, Cat(io.mtdata1_t(i)(9), io.update_hit_bit_r(i) | io.mtdata1_t(i)(8), io.mtdata1_t(i)(7,0)))) + +for(i <- 0 until 4) { io.mtdata1_t(i) := withClock(io.active_clk){RegNext(mtdata1_t_ns(i),0.U)}} + + +val mtdata1_tsel_out = Mux1H((0 until 4).map(i => (mtsel === i.U(2.W)) -> Cat(2.U(4.W), io.mtdata1_t(i)(9), "b011111".U(6.W), io.mtdata1_t(i)(8,7), 0.U(6.W), io.mtdata1_t(i)(6,5), 0.U(3.W), io.mtdata1_t(i)(4,3), 0.U(3.W), io.mtdata1_t(i)(2,0)))) +for(i <- 0 until 4 ){ + io.trigger_pkt_any(i).select := io.mtdata1_t(i)(MTDATA1_SEL) + io.trigger_pkt_any(i).match_pkt := io.mtdata1_t(i)(MTDATA1_MATCH) + io.trigger_pkt_any(i).store := io.mtdata1_t(i)(MTDATA1_ST) + io.trigger_pkt_any(i).load := io.mtdata1_t(i)(MTDATA1_LD) + io.trigger_pkt_any(i).execute := io.mtdata1_t(i)(MTDATA1_EXE) + io.trigger_pkt_any(i).m := io.mtdata1_t(i)(MTDATA1_M_ENABLED) +} + + // ---------------------------------------------------------------------- + // MTDATA2 (R/W) + // [31:0] : Trigger Data 2 + // If the DMODE bit is set, tdata2 can only be updated in debug_mode + val wr_mtdata2_t_r = VecInit.tabulate(4)(i => io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MTDATA2) & (mtsel === i.U(2.W)) & (~io.mtdata1_t(i)(MTDATA1_DMODE) | io.dbg_tlu_halted_f)) +for(i <- 0 until 4) { mtdata2_t(i) := rvdffe(io.dec_csr_wrdata_r,wr_mtdata2_t_r(i).asBool,clock,io.scan_mode)} + + + +val mtdata2_tsel_out = Mux1H((0 until 4).map(i =>(mtsel === i.U(2.W)) -> mtdata2_t(i))) +for(i <- 0 until 4) {io.trigger_pkt_any(i).tdata2 := mtdata2_t(i)} + + + //---------------------------------------------------------------------- + // Performance Monitor Counters section starts + //---------------------------------------------------------------------- + + + + // Pack the event selects into a vector for genvar + mhpme_vec(0) := mhpme3 + mhpme_vec(1) := mhpme4 + mhpme_vec(2) := mhpme5 + mhpme_vec(3) := mhpme6 + + import el2_inst_pkt_t._ + // only consider committed itypes + + + val pmu_i0_itype_qual = io.dec_tlu_packet_r.pmu_i0_itype & Fill(4,io.tlu_i0_commit_cmt) + val mhpmc_inc_r = Wire(Vec(4,UInt(1.W))) + val mhpmc_inc_r_d1 = Wire(Vec(4,UInt(1.W))) + + // Generate the muxed incs for all counters based on event type + for(i <- 0 until 4) { + mhpmc_inc_r(i) := (~mcountinhibit(i+3) & (Mux1H(Seq( + (mhpme_vec(i) === MHPME_CLK_ACTIVE ).asBool -> 1.U, + (mhpme_vec(i) === MHPME_ICACHE_HIT ).asBool -> io.ifu_pmu_ic_hit, + (mhpme_vec(i) === MHPME_ICACHE_MISS ).asBool -> io.ifu_pmu_ic_miss, + (mhpme_vec(i) === MHPME_INST_COMMIT ).asBool -> (io.tlu_i0_commit_cmt & ~io.illegal_r), + (mhpme_vec(i) === MHPME_INST_COMMIT_16B ).asBool -> (io.tlu_i0_commit_cmt & ~io.exu_pmu_i0_pc4 & ~io.illegal_r), + (mhpme_vec(i) === MHPME_INST_COMMIT_32B ).asBool -> (io.tlu_i0_commit_cmt & io.exu_pmu_i0_pc4 & ~io.illegal_r), + (mhpme_vec(i) === MHPME_INST_ALIGNED ).asBool -> io.ifu_pmu_instr_aligned, + (mhpme_vec(i) === MHPME_INST_DECODED ).asBool -> io.dec_pmu_instr_decoded, + (mhpme_vec(i) === MHPME_DECODE_STALL ).asBool -> io.dec_pmu_decode_stall, + (mhpme_vec(i) === MHPME_INST_MUL ).asBool -> (pmu_i0_itype_qual === MUL), + (mhpme_vec(i) === MHPME_INST_DIV ).asBool -> (io.dec_tlu_packet_r.pmu_divide & io.tlu_i0_commit_cmt), + (mhpme_vec(i) === MHPME_INST_LOAD ).asBool -> (pmu_i0_itype_qual === LOAD), + (mhpme_vec(i) === MHPME_INST_STORE ).asBool -> (pmu_i0_itype_qual === STORE), + (mhpme_vec(i) === MHPME_INST_MALOAD ).asBool -> (pmu_i0_itype_qual === LOAD & io.dec_tlu_packet_r.pmu_lsu_misaligned), + (mhpme_vec(i) === MHPME_INST_MASTORE ).asBool -> (pmu_i0_itype_qual === STORE & io.dec_tlu_packet_r.pmu_lsu_misaligned.asBool), + (mhpme_vec(i) === MHPME_INST_ALU ).asBool -> (pmu_i0_itype_qual === ALU), + (mhpme_vec(i) === MHPME_INST_CSRREAD ).asBool -> (pmu_i0_itype_qual === CSRREAD), + (mhpme_vec(i) === MHPME_INST_CSRWRITE).asBool -> (pmu_i0_itype_qual === CSRWRITE), + (mhpme_vec(i) === MHPME_INST_CSRRW ).asBool -> (pmu_i0_itype_qual === CSRRW), + (mhpme_vec(i) === MHPME_INST_EBREAK ).asBool -> (pmu_i0_itype_qual === EBREAK), + (mhpme_vec(i) === MHPME_INST_ECALL ).asBool -> (pmu_i0_itype_qual === ECALL), + (mhpme_vec(i) === MHPME_INST_FENCE ).asBool -> (pmu_i0_itype_qual === FENCE), + (mhpme_vec(i) === MHPME_INST_FENCEI ).asBool -> (pmu_i0_itype_qual === FENCEI), + (mhpme_vec(i) === MHPME_INST_MRET ).asBool -> (pmu_i0_itype_qual === MRET), + (mhpme_vec(i) === MHPME_INST_BRANCH ).asBool -> ((pmu_i0_itype_qual === CONDBR) | (pmu_i0_itype_qual === JAL)), + (mhpme_vec(i) === MHPME_BRANCH_MP ).asBool -> (io.exu_pmu_i0_br_misp & io.tlu_i0_commit_cmt), + (mhpme_vec(i) === MHPME_BRANCH_TAKEN ).asBool -> (io.exu_pmu_i0_br_ataken & io.tlu_i0_commit_cmt), + (mhpme_vec(i) === MHPME_BRANCH_NOTP ).asBool -> (io.dec_tlu_packet_r.pmu_i0_br_unpred & io.tlu_i0_commit_cmt), + (mhpme_vec(i) === MHPME_FETCH_STALL ).asBool -> io.ifu_pmu_fetch_stall, + (mhpme_vec(i) === MHPME_DECODE_STALL ).asBool -> io.dec_pmu_decode_stall, + (mhpme_vec(i) === MHPME_POSTSYNC_STALL ).asBool -> io.dec_pmu_postsync_stall, + (mhpme_vec(i) === MHPME_PRESYNC_STALL ).asBool -> io.dec_pmu_presync_stall, + (mhpme_vec(i) === MHPME_LSU_SB_WB_STALL ).asBool -> io.lsu_store_stall_any, + (mhpme_vec(i) === MHPME_DMA_DCCM_STALL ).asBool -> io.dma_dccm_stall_any, + (mhpme_vec(i) === MHPME_DMA_ICCM_STALL ).asBool -> io.dma_iccm_stall_any, + (mhpme_vec(i) === MHPME_EXC_TAKEN ).asBool -> (io.i0_exception_valid_r | io.i0_trigger_hit_r | io.lsu_exc_valid_r), + (mhpme_vec(i) === MHPME_TIMER_INT_TAKEN ).asBool -> (io.take_timer_int | io.take_int_timer0_int | io.take_int_timer1_int), + (mhpme_vec(i) === MHPME_EXT_INT_TAKEN ).asBool -> io.take_ext_int, + (mhpme_vec(i) === MHPME_FLUSH_LOWER ).asBool -> io.tlu_flush_lower_r, + (mhpme_vec(i) === MHPME_BR_ERROR ).asBool -> ((io.dec_tlu_br0_error_r | io.dec_tlu_br0_start_error_r) & io.rfpc_i0_r), + (mhpme_vec(i) === MHPME_IBUS_TRANS ).asBool -> io.ifu_pmu_bus_trxn, + (mhpme_vec(i) === MHPME_DBUS_TRANS ).asBool -> io.tlu_busbuff.lsu_pmu_bus_trxn, + (mhpme_vec(i) === MHPME_DBUS_MA_TRANS ).asBool -> io.tlu_busbuff.lsu_pmu_bus_misaligned, + (mhpme_vec(i) === MHPME_IBUS_ERROR ).asBool -> io.ifu_pmu_bus_error, + (mhpme_vec(i) === MHPME_DBUS_ERROR ).asBool -> io.tlu_busbuff.lsu_pmu_bus_error, + (mhpme_vec(i) === MHPME_IBUS_STALL ).asBool -> io.ifu_pmu_bus_busy, + (mhpme_vec(i) === MHPME_DBUS_STALL ).asBool -> io.tlu_busbuff.lsu_pmu_bus_busy, + (mhpme_vec(i) === MHPME_INT_DISABLED ).asBool -> (~io.mstatus(MSTATUS_MIE)), + (mhpme_vec(i) === MHPME_INT_STALLED ).asBool -> (~io.mstatus(MSTATUS_MIE) & (io.mip(5,0) & mie(5,0)).orR), + (mhpme_vec(i) === MHPME_INST_BITMANIP ).asBool -> (pmu_i0_itype_qual === BITMANIPU), + (mhpme_vec(i) === MHPME_DBUS_LOAD ).asBool -> (io.tlu_i0_commit_cmt & io.lsu_pmu_load_external_r), + (mhpme_vec(i) === MHPME_DBUS_STORE ).asBool -> (io.tlu_i0_commit_cmt & io.lsu_pmu_store_external_r), + // These count even during sleep + (mhpme_vec(i) === MHPME_SLEEP_CYC ).asBool -> io.dec_tlu_pmu_fw_halted, + (mhpme_vec(i) === MHPME_DMA_READ_ALL ).asBool -> io.dma_pmu_any_read, + (mhpme_vec(i) === MHPME_DMA_WRITE_ALL ).asBool -> io.dma_pmu_any_write, + (mhpme_vec(i) === MHPME_DMA_READ_DCCM ).asBool -> io.dma_pmu_dccm_read, + (mhpme_vec(i) === MHPME_DMA_WRITE_DCCM ).asBool -> io.dma_pmu_dccm_write )))) + } + + mhpmc_inc_r_d1(0) := withClock(io.free_clk){RegNext(mhpmc_inc_r(0),0.U)} + mhpmc_inc_r_d1(1) := withClock(io.free_clk){RegNext(mhpmc_inc_r(1),0.U)} + mhpmc_inc_r_d1(2) := withClock(io.free_clk){RegNext(mhpmc_inc_r(2),0.U)} + mhpmc_inc_r_d1(3) := withClock(io.free_clk){RegNext(mhpmc_inc_r(3),0.U)} + val perfcnt_halted_d1 = withClock(io.free_clk){RegNext(perfcnt_halted,0.U)} + + + perfcnt_halted := ((io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)) | io.dec_tlu_pmu_fw_halted) + val perfcnt_during_sleep = (Fill(4,~(io.dec_tlu_dbg_halted & io.dcsr(DCSR_STOPC)))) & Cat(mhpme_vec(3)(9),mhpme_vec(2)(9),mhpme_vec(1)(9),mhpme_vec(0)(9)) + + io.dec_tlu_perfcnt0 := mhpmc_inc_r_d1(0) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(0)) + io.dec_tlu_perfcnt1 := mhpmc_inc_r_d1(1) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(1)) + io.dec_tlu_perfcnt2 := mhpmc_inc_r_d1(2) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(2)) + io.dec_tlu_perfcnt3 := mhpmc_inc_r_d1(3) & ~(perfcnt_halted_d1 & ~perfcnt_during_sleep(3)) + + // ---------------------------------------------------------------------- + // MHPMC3H(RW), MHPMC3(RW) + // [63:32][31:0] : Hardware Performance Monitor Counter 3 + + val mhpmc3_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC3) + val mhpmc3_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(0)) & ((mhpmc_inc_r(0)).orR) + val mhpmc3_wr_en = mhpmc3_wr_en0 | mhpmc3_wr_en1 + + + mhpmc3_incr := Cat(mhpmc3h(31,0),mhpmc3(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(0)) + val mhpmc3_ns = Mux(mhpmc3_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc3_incr(31,0)) + + mhpmc3 := rvdffe(mhpmc3_ns,mhpmc3_wr_en.asBool,clock,io.scan_mode) + + val mhpmc3h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC3H) + val mhpmc3h_wr_en = mhpmc3h_wr_en0 | mhpmc3_wr_en1 + val mhpmc3h_ns = Mux(mhpmc3h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc3_incr(63,32)) + + mhpmc3h := rvdffe(mhpmc3h_ns, mhpmc3h_wr_en.asBool, clock, io.scan_mode) + // ---------------------------------------------------------------------- + // MHPMC4H(RW), MHPMC4(RW) + // [63:32][31:0] : Hardware Performance Monitor Counter 4 + + val mhpmc4_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC4) + val mhpmc4_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(1)) & ((mhpmc_inc_r(1)).orR) + val mhpmc4_wr_en = mhpmc4_wr_en0 | mhpmc4_wr_en1 + + + + mhpmc4_incr := Cat(mhpmc4h(31,0),mhpmc4(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(1)) + val mhpmc4_ns = Mux(mhpmc4_wr_en0.asBool, io.dec_csr_wrdata_r(31,0), mhpmc4_incr(31,0)) + mhpmc4 := rvdffe(mhpmc4_ns, mhpmc4_wr_en.asBool, clock, io.scan_mode) + + val mhpmc4h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC4H) + val mhpmc4h_wr_en = mhpmc4h_wr_en0 | mhpmc4_wr_en1 + val mhpmc4h_ns = Mux(mhpmc4h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc4_incr(63,32)) + mhpmc4h := rvdffe(mhpmc4h_ns, mhpmc4h_wr_en.asBool, clock, io.scan_mode) + + // ---------------------------------------------------------------------- + // MHPMC5H(RW), MHPMC5(RW) + // [63:32][31:0] : Hardware Performance Monitor Counter 5 + + val mhpmc5_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC5) + val mhpmc5_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(2)) & ((mhpmc_inc_r(2)).orR) + val mhpmc5_wr_en = mhpmc5_wr_en0 | mhpmc5_wr_en1 + + mhpmc5_incr := Cat(mhpmc5h(31,0),mhpmc5(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(2)) + val mhpmc5_ns = Mux(mhpmc5_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc5_incr(31,0)) + + mhpmc5 := rvdffe(mhpmc5_ns, mhpmc5_wr_en.asBool, clock, io.scan_mode) + + val mhpmc5h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC5H) + val mhpmc5h_wr_en = mhpmc5h_wr_en0 | mhpmc5_wr_en1 + val mhpmc5h_ns = Mux(mhpmc5h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc5_incr(63,32)) + + mhpmc5h := rvdffe(mhpmc5h_ns, mhpmc5h_wr_en.asBool, clock, io.scan_mode) + // ---------------------------------------------------------------------- + // MHPMC6H(RW), MHPMC6(RW) + // [63:32][31:0] : Hardware Performance Monitor Counter 6 + + val mhpmc6_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC6) + val mhpmc6_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep(3)) & ((mhpmc_inc_r(3)).orR) + val mhpmc6_wr_en = mhpmc6_wr_en0 | mhpmc6_wr_en1 + + mhpmc6_incr := Cat(mhpmc6h(31,0),mhpmc6(31,0)) + Cat(0.U(63.W),mhpmc_inc_r(3)) + val mhpmc6_ns = Mux(mhpmc6_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc6_incr(31,0)) + + mhpmc6 := rvdffe(mhpmc6_ns, mhpmc6_wr_en.asBool, clock, io.scan_mode) + + val mhpmc6h_wr_en0 = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPMC6H) + val mhpmc6h_wr_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1 + val mhpmc6h_ns = Mux(mhpmc6h_wr_en0.asBool, io.dec_csr_wrdata_r, mhpmc6_incr(63,32)) + + mhpmc6h := rvdffe(mhpmc6h_ns, mhpmc6h_wr_en.asBool, clock, io.scan_mode) + + // ---------------------------------------------------------------------- + // MHPME3(RW) + // [9:0] : Hardware Performance Monitor Event 3 + + // we only have events 0-56, 512-516, HPME* are WARL so saturate otherwise + val event_saturate_r = Mux(((io.dec_csr_wrdata_r(9,0) > 516.U(10.W)) | (io.dec_csr_wrdata_r(31,10)).orR), 516.U(10.W), io.dec_csr_wrdata_r(9,0)) + + val wr_mhpme3_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME3) + + mhpme3 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme3_r.asBool)} + // ---------------------------------------------------------------------- + // MHPME4(RW) + // [9:0] : Hardware Performance Monitor Event 4 + + val wr_mhpme4_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME4) + mhpme4 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme4_r.asBool)} + + // ---------------------------------------------------------------------- + // MHPME5(RW) + // [9:0] : Hardware Performance Monitor Event 5 + + val wr_mhpme5_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME5) + mhpme5 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme5_r.asBool)} + + // ---------------------------------------------------------------------- + // MHPME6(RW) + // [9:0] : Hardware Performance Monitor Event 6 + + val wr_mhpme6_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MHPME6) + mhpme6 := withClock(io.active_clk){RegEnable(event_saturate_r,0.U,wr_mhpme6_r.asBool)} + //---------------------------------------------------------------------- + // Performance Monitor Counters section ends + //---------------------------------------------------------------------- + // ---------------------------------------------------------------------- + + // MCOUNTINHIBIT(RW) + // [31:7] : Reserved, read 0x0 + // [6] : HPM6 disable + // [5] : HPM5 disable + // [4] : HPM4 disable + // [3] : HPM3 disable + // [2] : MINSTRET disable + // [1] : reserved, read 0x0 + // [0] : MCYCLE disable + + val wr_mcountinhibit_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === MCOUNTINHIBIT) + + val temp_ncount0 = WireInit(UInt(1.W),mcountinhibit(0)) + val temp_ncount1 = WireInit(UInt(1.W),mcountinhibit(1)) + val temp_ncount6_2 = WireInit(UInt(5.W),mcountinhibit(6,2)) + temp_ncount6_2 := withClock(io.active_clk){RegEnable(io.dec_csr_wrdata_r(6,2),0.U,wr_mcountinhibit_r.asBool)} + + temp_ncount0 := withClock(io.active_clk){RegEnable(io.dec_csr_wrdata_r(0),0.U,wr_mcountinhibit_r.asBool)} + mcountinhibit := Cat(temp_ncount6_2, 0.U(1.W),temp_ncount0) + //-------------------------------------------------------------------------------- + // trace + //-------------------------------------------------------------------------------- + + + + val trace_tclk = rvclkhdr(clock, (io.i0_valid_wb | io.exc_or_int_valid_r_d1 | io.interrupt_valid_r_d1 | io.dec_tlu_i0_valid_wb1 | + io.dec_tlu_i0_exc_valid_wb1 | io.dec_tlu_int_valid_wb1 | io.clk_override).asBool, io.scan_mode) + + io.dec_tlu_i0_valid_wb1 := withClock(trace_tclk){RegNext(io.i0_valid_wb,0.U)} + io.dec_tlu_i0_exc_valid_wb1 := withClock(trace_tclk){RegNext((io.i0_exception_valid_r_d1 | io.lsu_i0_exc_r_d1 | (io.trigger_hit_r_d1 & ~io.trigger_hit_dmode_r_d1)),0.U)} + io.dec_tlu_exc_cause_wb1 := withClock(trace_tclk){RegNext(io.exc_cause_wb,0.U)} + io.dec_tlu_int_valid_wb1 := withClock(trace_tclk){RegNext(io.interrupt_valid_r_d1,0.U)} + + io.dec_tlu_mtval_wb1 := mtval + + // end trace + //-------------------------------------------------------------------------------- + // CSR read mux + io.dec_csr_rddata_d:=Mux1H(Seq( + io.csr_pkt.csr_misa.asBool -> 0x40001104.U(32.W), + io.csr_pkt.csr_mvendorid.asBool -> 0x00000045.U(32.W), + io.csr_pkt.csr_marchid.asBool -> 0x00000010.U(32.W), + io.csr_pkt.csr_mimpid.asBool -> 0x2.U(32.W), + io.csr_pkt.csr_mhartid.asBool -> Cat(io.core_id,0.U(4.W)), + io.csr_pkt.csr_mstatus.asBool -> Cat(0.U(19.W), 3.U(2.W), 0.U(3.W), io.mstatus(1), 0.U(3.W), io.mstatus(0), 0.U(3.W)), + io.csr_pkt.csr_mtvec.asBool -> Cat(io.mtvec(30,1), 0.U(1.W), io.mtvec(0)), + io.csr_pkt.csr_mip.asBool -> Cat(0.U(1.W), io.mip(5,3), 0.U(16.W), io.mip(2), 0.U(3.W), io.mip(1), 0.U(3.W), io.mip(0), 0.U(3.W)), + io.csr_pkt.csr_mie.asBool -> Cat(0.U(1.W), mie(5,3), 0.U(16.W), mie(2), 0.U(3.W), mie(1), 0.U(3.W), mie(0), 0.U(3.W)), + io.csr_pkt.csr_mcyclel.asBool -> mcyclel(31,0), + io.csr_pkt.csr_mcycleh.asBool -> mcycleh_inc(31,0), + io.csr_pkt.csr_minstretl.asBool -> minstretl_read(31,0), + io.csr_pkt.csr_minstreth.asBool -> minstreth_read(31,0), + io.csr_pkt.csr_mscratch.asBool -> mscratch(31,0), + io.csr_pkt.csr_mepc.asBool -> Cat(io.mepc,0.U(1.W)), + io.csr_pkt.csr_mcause.asBool -> mcause(31,0), + io.csr_pkt.csr_mscause.asBool -> Cat(0.U(28.W), mscause(3,0)), + io.csr_pkt.csr_mtval.asBool -> mtval(31,0), + io.csr_pkt.csr_mrac.asBool -> mrac(31,0), + io.csr_pkt.csr_mdseac.asBool -> mdseac(31,0), + io.csr_pkt.csr_meivt.asBool -> Cat(meivt, 0.U(10.W)), + io.csr_pkt.csr_meihap.asBool -> Cat(meivt, meihap, 0.U(2.W)), + io.csr_pkt.csr_meicurpl.asBool -> Cat(0.U(28.W), meicurpl(3,0)), + io.csr_pkt.csr_meicidpl.asBool -> Cat(0.U(28.W), meicidpl(3,0)), + io.csr_pkt.csr_meipt.asBool -> Cat(0.U(28.W), meipt(3,0)), + io.csr_pkt.csr_mcgc.asBool -> Cat(0.U(23.W), mcgc(8,0)), + io.csr_pkt.csr_mfdc.asBool -> Cat(0.U(13.W), mfdc(18,0)), + io.csr_pkt.csr_dcsr.asBool -> Cat(0x4000.U(16.W), io.dcsr(15,2), 3.U(2.W)), + io.csr_pkt.csr_dpc.asBool -> Cat(io.dpc, 0.U(1.W)), + io.csr_pkt.csr_dicad0.asBool -> dicad0(31,0), + io.csr_pkt.csr_dicad0h.asBool -> dicad0h(31,0), + io.csr_pkt.csr_dicad1.asBool -> dicad1(31,0), + io.csr_pkt.csr_dicawics.asBool -> Cat(0.U(7.W), dicawics(16), 0.U(2.W), dicawics(15,14), 0.U(3.W), dicawics(13,0), 0.U(3.W)), + io.csr_pkt.csr_mtsel.asBool -> Cat(0.U(30.W), mtsel(1,0)), + io.csr_pkt.csr_mtdata1.asBool -> mtdata1_tsel_out(31,0), + io.csr_pkt.csr_mtdata2.asBool -> mtdata2_tsel_out(31,0), + io.csr_pkt.csr_micect.asBool -> micect(31,0), + io.csr_pkt.csr_miccmect.asBool -> miccmect(31,0), + io.csr_pkt.csr_mdccmect.asBool -> mdccmect(31,0), + io.csr_pkt.csr_mhpmc3.asBool -> mhpmc3(31,0), + io.csr_pkt.csr_mhpmc4.asBool -> mhpmc4(31,0), + io.csr_pkt.csr_mhpmc5.asBool -> mhpmc5(31,0), + io.csr_pkt.csr_mhpmc6.asBool -> mhpmc6(31,0), + io.csr_pkt.csr_mhpmc3h.asBool -> mhpmc3h(31,0), + io.csr_pkt.csr_mhpmc4h.asBool -> mhpmc4h(31,0), + io.csr_pkt.csr_mhpmc5h.asBool -> mhpmc5h(31,0), + io.csr_pkt.csr_mhpmc6h.asBool -> mhpmc6h(31,0), + io.csr_pkt.csr_mfdht.asBool -> Cat(0.U(26.W), mfdht(5,0)), + io.csr_pkt.csr_mfdhs.asBool -> Cat(0.U(30.W), mfdhs(1,0)), + io.csr_pkt.csr_mhpme3.asBool -> Cat(0.U(22.W), mhpme3(9,0)), + io.csr_pkt.csr_mhpme4.asBool -> Cat(0.U(22.W), mhpme4(9,0)), + io.csr_pkt.csr_mhpme5.asBool -> Cat(0.U(22.W),mhpme5(9,0)), + io.csr_pkt.csr_mhpme6.asBool -> Cat(0.U(22.W),mhpme6(9,0)), + io.csr_pkt.csr_mcountinhibit.asBool -> Cat(0.U(25.W), mcountinhibit(6,0)), + io.csr_pkt.csr_mpmc.asBool -> Cat(0.U(30.W), mpmc, 0.U(1.W)), + io.dec_timer_read_d.asBool -> io.dec_timer_rddata_d(31,0) + )) + } class el2_dec_decode_csr_read_IO extends Bundle{ - val dec_csr_rdaddr_d=Input(UInt(12.W)) - val csr_pkt=Output(new el2_dec_tlu_csr_pkt) + val dec_csr_rdaddr_d=Input(UInt(12.W)) + val csr_pkt=Output(new el2_dec_tlu_csr_pkt) } class el2_dec_decode_csr_read extends Module with RequireAsyncReset{ - val io=IO(new el2_dec_decode_csr_read_IO) + val io=IO(new el2_dec_decode_csr_read_IO) - def pattern(y : List[Int]) = (0 until y.size).map(i=> if(y(i)>=0 & y(i)!='z') io.dec_csr_rdaddr_d(y(i)) else if(y(i)<0) !io.dec_csr_rdaddr_d(y(i).abs) else !io.dec_csr_rdaddr_d(0)).reduce(_&_) - // 'z' is used for !io.dec_csr_rdaddr_d(0) - io.csr_pkt.csr_misa :=pattern(List(-11,-6,-5,-2,0)) - io.csr_pkt.csr_mvendorid :=pattern(List(10,-7,-1,0)) - io.csr_pkt.csr_marchid :=pattern(List(10,-7,1,'z')) - io.csr_pkt.csr_mimpid :=pattern(List(10,-6,1,0)) - io.csr_pkt.csr_mhartid :=pattern(List(10,-7,2)) - io.csr_pkt.csr_mstatus :=pattern(List(-11,-6,-5,-2,'z')) - io.csr_pkt.csr_mtvec :=pattern(List(-11,-6,-5,2,0)) - io.csr_pkt.csr_mip :=pattern(List(-7,6,2)) - io.csr_pkt.csr_mie :=pattern(List(-11,-6,-5,2,'z')) - io.csr_pkt.csr_mcyclel :=pattern(List(11,-7,-4,-3,-2,-1)) - io.csr_pkt.csr_mcycleh :=pattern(List(7,-6,-5,-4,-3,-2,-1)) - io.csr_pkt.csr_minstretl :=pattern(List(-7,-6,-4,-3,-2,1,'z')) - io.csr_pkt.csr_minstreth :=pattern(List(-10,7,-4,-3,-2,1,'z')) - io.csr_pkt.csr_mscratch :=pattern(List(-7,6,-2,-1,'z')) - io.csr_pkt.csr_mepc :=pattern(List(-7,6,-1,0)) - io.csr_pkt.csr_mcause :=pattern(List(-7,6,1,'z')) - io.csr_pkt.csr_mscause :=pattern(List(6,5,2)) - io.csr_pkt.csr_mtval :=pattern(List(-7,6,1,0)) - io.csr_pkt.csr_mrac :=pattern(List(-11,7,-5,-3,-2,-1)) - io.csr_pkt.csr_dmst :=pattern(List(10,-4,-3,2,-1)) - io.csr_pkt.csr_mdseac :=pattern(List(11,10,-4,-3)) - io.csr_pkt.csr_meihap :=pattern(List(11,10,3)) - io.csr_pkt.csr_meivt :=pattern(List(-10,6,3,-2,-1,'z')) - io.csr_pkt.csr_meipt :=pattern(List(11,6,-1,0)) - io.csr_pkt.csr_meicurpl :=pattern(List(11,6,2)) - io.csr_pkt.csr_meicidpl :=pattern(List(11,6,1,0)) - io.csr_pkt.csr_dcsr :=pattern(List(10,-6,5,4,'z')) - io.csr_pkt.csr_mcgc :=pattern(List(10,4,3,'z')) - io.csr_pkt.csr_mfdc :=pattern(List(10,4,3,-1,0)) - io.csr_pkt.csr_dpc :=pattern(List(10,-6,5,4,0)) - io.csr_pkt.csr_mtsel :=pattern(List(10,5,-4,-1,'z')) - io.csr_pkt.csr_mtdata1 :=pattern(List(10,-4,-3,0)) - io.csr_pkt.csr_mtdata2 :=pattern(List(10,5,-4,1)) - io.csr_pkt.csr_mhpmc3 :=pattern(List(11,-7,-4,-3,-2,0)) - io.csr_pkt.csr_mhpmc4 :=pattern(List(11,-7,-4,-3,2,-1,'z')) - io.csr_pkt.csr_mhpmc5 :=pattern(List(11,-7,-4,-3,-1,0)) - io.csr_pkt.csr_mhpmc6 :=pattern(List(-7,-5,-4,-3,2,1,'z')) - io.csr_pkt.csr_mhpmc3h :=pattern(List(7,-4,-3,-2,1,0)) - io.csr_pkt.csr_mhpmc4h :=pattern(List(7,-6,-4,-3,2,-1,'z')) - io.csr_pkt.csr_mhpmc5h :=pattern(List(7,-4,-3,2,-1,0)) - io.csr_pkt.csr_mhpmc6h :=pattern(List(7,-6,-4,-3,2,1,'z')) - io.csr_pkt.csr_mhpme3 :=pattern(List(-7,5,-4,-3,-2,0)) - io.csr_pkt.csr_mhpme4 :=pattern(List(5,-4,-3,2,-1,'z')) - io.csr_pkt.csr_mhpme5 :=pattern(List(5,-4,-3,2,-1,0)) - io.csr_pkt.csr_mhpme6 :=pattern(List(5,-4,-3,2,1,'z')) - io.csr_pkt.csr_mcountinhibit :=pattern(List(-7,5,-4,-3,-2,'z')) - io.csr_pkt.csr_mitctl0 :=pattern(List(6,-5,4,-1,'z')) - io.csr_pkt.csr_mitctl1 :=pattern(List(6,-3,2,1,0)) - io.csr_pkt.csr_mitb0 :=pattern(List(6,-5,4,-2,0)) - io.csr_pkt.csr_mitb1 :=pattern(List(6,4,2,1,'z')) - io.csr_pkt.csr_mitcnt0 :=pattern(List(6,-5,4,-2,'z')) - io.csr_pkt.csr_mitcnt1 :=pattern(List(6,2,-1,0)) - io.csr_pkt.csr_mpmc :=pattern(List(6,-4,-3,2,1)) - io.csr_pkt.csr_mcpc :=pattern(List(10,6,-4,-3,-2,1)) - io.csr_pkt.csr_meicpct :=pattern(List(11,6,1,'z')) - io.csr_pkt.csr_mdeau :=pattern(List(-10,7,6,-3)) - io.csr_pkt.csr_micect :=pattern(List(6,5,-3,-1,'z')) - io.csr_pkt.csr_miccmect :=pattern(List(6,5,-3,0)) - io.csr_pkt.csr_mdccmect :=pattern(List(6,5,1,'z')) - io.csr_pkt.csr_mfdht :=pattern(List(6,3,2,1,'z')) - io.csr_pkt.csr_mfdhs :=pattern(List(6,-4,2,0)) - io.csr_pkt.csr_dicawics :=pattern(List(-11,-5,3,-2,-1,'z')) - io.csr_pkt.csr_dicad0h :=pattern(List(10,3,2,-1)) - io.csr_pkt.csr_dicad0 :=pattern(List(10,-4,3,-1,0)) - io.csr_pkt.csr_dicad1 :=pattern(List(10,3,-2,1,'z')) - io.csr_pkt.csr_dicago :=pattern(List(10,3,-2,1,0)) - io.csr_pkt.presync := pattern(List(10,4,3,-1,0)) | pattern(List(-7,5,-4,-3,-2,'z')) | pattern(List(-6,-5,-4,-3,-2,1)) | - pattern(List(11,-4,-3,2,-1)) | pattern(List(11,-4,-3,1,'z')) | pattern(List(7,-5,-4,-3,-2,1)) - io.csr_pkt.postsync := pattern(List(10,4,3,-1,0)) | pattern(List(-11,-6,-5,2,0)) | pattern(List(-7,6,-1,0)) | - pattern(List(10,-4,-3,0)) | pattern(List(-11,-7,-6,-4,-3,-2,'z')) | pattern(List(-11,7,6,-4,-3,-1))| - pattern(List(10,-4,-3,-2,1)) - io.csr_pkt.legal := pattern(List(-11,10,9,8,7,6,4,-3,-2,1,'z')) | pattern(List(-11,-10,9,8,-7,-6,-5,-4,-3,-1)) | - pattern(List(-11,-10,9,8,-7,-6,5,-1,'z')) | pattern(List(11,9,8,7,6,-5,-4,-2,-1,'z')) | - pattern(List(11,-10,9,8,-6,-5,'z')) | pattern(List(-11,10,9,8,7,6,5,4,3,2,1,0)) | - pattern(List(-11,10,9,8,7,6,5,4,-2,-1)) | pattern(List(11,9,8,-7,-6,-5,4,-3,-2,0)) | - pattern(List(-11,10,9,8,7,-6,5,-3,-2,-1)) | pattern(List(-11,-10,9,8,-7,-6,5,2)) | - pattern(List(11,9,8,-7,-6,-5,4,-3,2,-1,'z')) | pattern(List(-11,10,9,8,7,6,-5,-4,3,1)) | - pattern(List(-11,10,9,8,7,6,-5,4,-3,2)) | pattern(List(11,9,8,-7,-6,-5,4,-3,-2,1)) | - pattern(List(-11,-10,9,8,-7,-6,5,1,0)) | pattern(List(11,-10,9,8,7,-5,-4,3,-2)) | - pattern(List(11,-10,9,8,7,-5,-4,3,-1,'z')) | pattern(List(11,-10,9,8,-6,-5,2)) | - pattern(List(-11,10,9,8,7,6,-5 ,4,-3,1)) | pattern(List(-11,10,9,8,7,6 ,-5,-4,'z')) | - pattern(List(-11,10,9,8,7,6 ,-5,-4,3,-2)) | pattern(List(-11,10,9,8,7,-6,5,-4,-3,-2,'z')) | - pattern(List(11,-10,9,8,-6,-5,1)) | pattern(List(-11,-10,9,8,-7,6,-5,-4,-3,-2)) | - pattern(List(-11,-10,9,8,-7,-5,-4,-3,-1,'z')) | pattern(List(-11,-10,9,8,-7,-6,5,3)) | - pattern(List(11,-10,9,8,-6,-5,3)) | pattern(List(-11,-10,9,8,-7,-6,5,4)) | - pattern(List(11,-10,9,8,-6,-5,4)) + def pattern(y : List[Int]) = (0 until y.size).map(i=> if(y(i)>=0 & y(i)!='z') io.dec_csr_rdaddr_d(y(i)) else if(y(i)<0) !io.dec_csr_rdaddr_d(y(i).abs) else !io.dec_csr_rdaddr_d(0)).reduce(_&_) + // 'z' is used for !io.dec_csr_rdaddr_d(0) + io.csr_pkt.csr_misa :=pattern(List(-11,-6,-5,-2,0)) + io.csr_pkt.csr_mvendorid :=pattern(List(10,-7,-1,0)) + io.csr_pkt.csr_marchid :=pattern(List(10,-7,1,'z')) + io.csr_pkt.csr_mimpid :=pattern(List(10,-6,1,0)) + io.csr_pkt.csr_mhartid :=pattern(List(10,-7,2)) + io.csr_pkt.csr_mstatus :=pattern(List(-11,-6,-5,-2,'z')) + io.csr_pkt.csr_mtvec :=pattern(List(-11,-6,-5,2,0)) + io.csr_pkt.csr_mip :=pattern(List(-7,6,2)) + io.csr_pkt.csr_mie :=pattern(List(-11,-6,-5,2,'z')) + io.csr_pkt.csr_mcyclel :=pattern(List(11,-7,-4,-3,-2,-1)) + io.csr_pkt.csr_mcycleh :=pattern(List(7,-6,-5,-4,-3,-2,-1)) + io.csr_pkt.csr_minstretl :=pattern(List(-7,-6,-4,-3,-2,1,'z')) + io.csr_pkt.csr_minstreth :=pattern(List(-10,7,-4,-3,-2,1,'z')) + io.csr_pkt.csr_mscratch :=pattern(List(-7,6,-2,-1,'z')) + io.csr_pkt.csr_mepc :=pattern(List(-7,6,-1,0)) + io.csr_pkt.csr_mcause :=pattern(List(-7,6,1,'z')) + io.csr_pkt.csr_mscause :=pattern(List(6,5,2)) + io.csr_pkt.csr_mtval :=pattern(List(-7,6,1,0)) + io.csr_pkt.csr_mrac :=pattern(List(-11,7,-5,-3,-2,-1)) + io.csr_pkt.csr_dmst :=pattern(List(10,-4,-3,2,-1)) + io.csr_pkt.csr_mdseac :=pattern(List(11,10,-4,-3)) + io.csr_pkt.csr_meihap :=pattern(List(11,10,3)) + io.csr_pkt.csr_meivt :=pattern(List(-10,6,3,-2,-1,'z')) + io.csr_pkt.csr_meipt :=pattern(List(11,6,-1,0)) + io.csr_pkt.csr_meicurpl :=pattern(List(11,6,2)) + io.csr_pkt.csr_meicidpl :=pattern(List(11,6,1,0)) + io.csr_pkt.csr_dcsr :=pattern(List(10,-6,5,4,'z')) + io.csr_pkt.csr_mcgc :=pattern(List(10,4,3,'z')) + io.csr_pkt.csr_mfdc :=pattern(List(10,4,3,-1,0)) + io.csr_pkt.csr_dpc :=pattern(List(10,-6,5,4,0)) + io.csr_pkt.csr_mtsel :=pattern(List(10,5,-4,-1,'z')) + io.csr_pkt.csr_mtdata1 :=pattern(List(10,-4,-3,0)) + io.csr_pkt.csr_mtdata2 :=pattern(List(10,5,-4,1)) + io.csr_pkt.csr_mhpmc3 :=pattern(List(11,-7,-4,-3,-2,0)) + io.csr_pkt.csr_mhpmc4 :=pattern(List(11,-7,-4,-3,2,-1,'z')) + io.csr_pkt.csr_mhpmc5 :=pattern(List(11,-7,-4,-3,-1,0)) + io.csr_pkt.csr_mhpmc6 :=pattern(List(-7,-5,-4,-3,2,1,'z')) + io.csr_pkt.csr_mhpmc3h :=pattern(List(7,-4,-3,-2,1,0)) + io.csr_pkt.csr_mhpmc4h :=pattern(List(7,-6,-4,-3,2,-1,'z')) + io.csr_pkt.csr_mhpmc5h :=pattern(List(7,-4,-3,2,-1,0)) + io.csr_pkt.csr_mhpmc6h :=pattern(List(7,-6,-4,-3,2,1,'z')) + io.csr_pkt.csr_mhpme3 :=pattern(List(-7,5,-4,-3,-2,0)) + io.csr_pkt.csr_mhpme4 :=pattern(List(5,-4,-3,2,-1,'z')) + io.csr_pkt.csr_mhpme5 :=pattern(List(5,-4,-3,2,-1,0)) + io.csr_pkt.csr_mhpme6 :=pattern(List(5,-4,-3,2,1,'z')) + io.csr_pkt.csr_mcountinhibit :=pattern(List(-7,5,-4,-3,-2,'z')) + io.csr_pkt.csr_mitctl0 :=pattern(List(6,-5,4,-1,'z')) + io.csr_pkt.csr_mitctl1 :=pattern(List(6,-3,2,1,0)) + io.csr_pkt.csr_mitb0 :=pattern(List(6,-5,4,-2,0)) + io.csr_pkt.csr_mitb1 :=pattern(List(6,4,2,1,'z')) + io.csr_pkt.csr_mitcnt0 :=pattern(List(6,-5,4,-2,'z')) + io.csr_pkt.csr_mitcnt1 :=pattern(List(6,2,-1,0)) + io.csr_pkt.csr_mpmc :=pattern(List(6,-4,-3,2,1)) + io.csr_pkt.csr_mcpc :=pattern(List(10,6,-4,-3,-2,1)) + io.csr_pkt.csr_meicpct :=pattern(List(11,6,1,'z')) + io.csr_pkt.csr_mdeau :=pattern(List(-10,7,6,-3)) + io.csr_pkt.csr_micect :=pattern(List(6,5,-3,-1,'z')) + io.csr_pkt.csr_miccmect :=pattern(List(6,5,-3,0)) + io.csr_pkt.csr_mdccmect :=pattern(List(6,5,1,'z')) + io.csr_pkt.csr_mfdht :=pattern(List(6,3,2,1,'z')) + io.csr_pkt.csr_mfdhs :=pattern(List(6,-4,2,0)) + io.csr_pkt.csr_dicawics :=pattern(List(-11,-5,3,-2,-1,'z')) + io.csr_pkt.csr_dicad0h :=pattern(List(10,3,2,-1)) + io.csr_pkt.csr_dicad0 :=pattern(List(10,-4,3,-1,0)) + io.csr_pkt.csr_dicad1 :=pattern(List(10,3,-2,1,'z')) + io.csr_pkt.csr_dicago :=pattern(List(10,3,-2,1,0)) + io.csr_pkt.presync := pattern(List(10,4,3,-1,0)) | pattern(List(-7,5,-4,-3,-2,'z')) | pattern(List(-6,-5,-4,-3,-2,1)) | + pattern(List(11,-4,-3,2,-1)) | pattern(List(11,-4,-3,1,'z')) | pattern(List(7,-5,-4,-3,-2,1)) + io.csr_pkt.postsync := pattern(List(10,4,3,-1,0)) | pattern(List(-11,-6,-5,2,0)) | pattern(List(-7,6,-1,0)) | + pattern(List(10,-4,-3,0)) | pattern(List(-11,-7,-6,-4,-3,-2,'z')) | pattern(List(-11,7,6,-4,-3,-1))| + pattern(List(10,-4,-3,-2,1)) + io.csr_pkt.legal := pattern(List(-11,10,9,8,7,6,4,-3,-2,1,'z')) | pattern(List(-11,-10,9,8,-7,-6,-5,-4,-3,-1)) | + pattern(List(-11,-10,9,8,-7,-6,5,-1,'z')) | pattern(List(11,9,8,7,6,-5,-4,-2,-1,'z')) | + pattern(List(11,-10,9,8,-6,-5,'z')) | pattern(List(-11,10,9,8,7,6,5,4,3,2,1,0)) | + pattern(List(-11,10,9,8,7,6,5,4,-2,-1)) | pattern(List(11,9,8,-7,-6,-5,4,-3,-2,0)) | + pattern(List(-11,10,9,8,7,-6,5,-3,-2,-1)) | pattern(List(-11,-10,9,8,-7,-6,5,2)) | + pattern(List(11,9,8,-7,-6,-5,4,-3,2,-1,'z')) | pattern(List(-11,10,9,8,7,6,-5,-4,3,1)) | + pattern(List(-11,10,9,8,7,6,-5,4,-3,2)) | pattern(List(11,9,8,-7,-6,-5,4,-3,-2,1)) | + pattern(List(-11,-10,9,8,-7,-6,5,1,0)) | pattern(List(11,-10,9,8,7,-5,-4,3,-2)) | + pattern(List(11,-10,9,8,7,-5,-4,3,-1,'z')) | pattern(List(11,-10,9,8,-6,-5,2)) | + pattern(List(-11,10,9,8,7,6,-5 ,4,-3,1)) | pattern(List(-11,10,9,8,7,6 ,-5,-4,'z')) | + pattern(List(-11,10,9,8,7,6 ,-5,-4,3,-2)) | pattern(List(-11,10,9,8,7,-6,5,-4,-3,-2,'z')) | + pattern(List(11,-10,9,8,-6,-5,1)) | pattern(List(-11,-10,9,8,-7,6,-5,-4,-3,-2)) | + pattern(List(-11,-10,9,8,-7,-5,-4,-3,-1,'z')) | pattern(List(-11,-10,9,8,-7,-6,5,3)) | + pattern(List(11,-10,9,8,-6,-5,3)) | pattern(List(-11,-10,9,8,-7,-6,5,4)) | + pattern(List(11,-10,9,8,-6,-5,4)) } class el2_dec_timer_ctl extends Module with el2_lib with RequireAsyncReset{ - val io=IO(new el2_dec_timer_ctl_IO) - val MITCTL_ENABLE=0 - val MITCTL_ENABLE_HALTED=1 - val MITCTL_ENABLE_PAUSED=2 + val io=IO(new el2_dec_timer_ctl_IO) + val MITCTL_ENABLE=0 + val MITCTL_ENABLE_HALTED=1 + val MITCTL_ENABLE_PAUSED=2 + + val mitctl1=WireInit(UInt(4.W),0.U) + val mitctl0=WireInit(UInt(3.W),0.U) + val mitb1 =WireInit(UInt(32.W),0.U) + val mitb0 =WireInit(UInt(32.W),0.U) + val mitcnt1=WireInit(UInt(32.W),0.U) + val mitcnt0=WireInit(UInt(32.W),0.U) + + val mit0_match_ns=(mitcnt0 >= mitb0).asUInt + val mit1_match_ns=(mitcnt1 >= mitb1).asUInt - val mitctl1=WireInit(UInt(4.W),0.U) - val mitctl0=WireInit(UInt(3.W),0.U) - val mitb1 =WireInit(UInt(32.W),0.U) - val mitb0 =WireInit(UInt(32.W),0.U) - val mitcnt1=WireInit(UInt(32.W),0.U) - val mitcnt0=WireInit(UInt(32.W),0.U) + io.dec_timer_t0_pulse := mit0_match_ns + io.dec_timer_t1_pulse := mit1_match_ns + // ---------------------------------------------------------------------- + // MITCNT0 (RW) + // [31:0] : Internal Timer Counter 0 - val mit0_match_ns=(mitcnt0 >= mitb0).asUInt - val mit1_match_ns=(mitcnt1 >= mitb1).asUInt + val MITCNT0 =0x7d2.U(12.W) - io.dec_timer_t0_pulse := mit0_match_ns - io.dec_timer_t1_pulse := mit1_match_ns - // ---------------------------------------------------------------------- - // MITCNT0 (RW) - // [31:0] : Internal Timer Counter 0 + val wr_mitcnt0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCNT0) - val MITCNT0 =0x7d2.U(12.W) + val mitcnt0_inc_ok = mitctl0(MITCTL_ENABLE) & (~io.dec_pause_state | mitctl0(MITCTL_ENABLE_PAUSED)) & (~io.dec_tlu_pmu_fw_halted | mitctl0(MITCTL_ENABLE_HALTED)) & ~io.internal_dbg_halt_timers + val mitcnt0_inc = mitcnt0 + 1.U(32.W) + val mitcnt0_ns =Mux(mit0_match_ns.asBool, 0.U, Mux(wr_mitcnt0_r.asBool, io.dec_csr_wrdata_r, mitcnt0_inc)) + mitcnt0 :=rvdffe(mitcnt0_ns,(wr_mitcnt0_r | mitcnt0_inc_ok | mit0_match_ns).asBool,clock,io.scan_mode) - val wr_mitcnt0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCNT0) + // ---------------------------------------------------------------------- + // MITCNT1 (RW) + // [31:0] : Internal Timer Counter 0 - val mitcnt0_inc_ok = mitctl0(MITCTL_ENABLE) & (~io.dec_pause_state | mitctl0(MITCTL_ENABLE_PAUSED)) & (~io.dec_tlu_pmu_fw_halted | mitctl0(MITCTL_ENABLE_HALTED)) & ~io.internal_dbg_halt_timers - val mitcnt0_inc = mitcnt0 + 1.U(32.W) - val mitcnt0_ns =Mux(mit0_match_ns.asBool, 0.U, Mux(wr_mitcnt0_r.asBool, io.dec_csr_wrdata_r, mitcnt0_inc)) - mitcnt0 :=rvdffe(mitcnt0_ns,(wr_mitcnt0_r | mitcnt0_inc_ok | mit0_match_ns).asBool,clock,io.scan_mode) + val MITCNT1=0x7d5.U(12.W) + val wr_mitcnt1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCNT1).asUInt - // ---------------------------------------------------------------------- - // MITCNT1 (RW) - // [31:0] : Internal Timer Counter 0 + val mitcnt1_inc_ok = mitctl1(MITCTL_ENABLE) & (~io.dec_pause_state | mitctl1(MITCTL_ENABLE_PAUSED)) & (~io.dec_tlu_pmu_fw_halted | mitctl1(MITCTL_ENABLE_HALTED)) & ~io.internal_dbg_halt_timers - val MITCNT1=0x7d5.U(12.W) - val wr_mitcnt1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCNT1).asUInt + // only inc MITCNT1 if not cascaded with 0, or if 0 overflows + val mitcnt1_inc = mitcnt1 + Cat(Fill(31,0.U(1.W)),(~mitctl1(3) | mit0_match_ns)) + val mitcnt1_ns = Mux(mit1_match_ns.asBool, 0.U, Mux(wr_mitcnt1_r.asBool, io.dec_csr_wrdata_r,mitcnt1_inc)) + mitcnt1 := rvdffe(mitcnt1_ns,(wr_mitcnt1_r | mitcnt1_inc_ok | mit1_match_ns).asBool,clock,io.scan_mode) - val mitcnt1_inc_ok = mitctl1(MITCTL_ENABLE) & (~io.dec_pause_state | mitctl1(MITCTL_ENABLE_PAUSED)) & (~io.dec_tlu_pmu_fw_halted | mitctl1(MITCTL_ENABLE_HALTED)) & ~io.internal_dbg_halt_timers + // ---------------------------------------------------------------------- + // MITB0 (RW) + // [31:0] : Internal Timer Bound 0 + val MITB0 =0x7d3.U(12.W) - // only inc MITCNT1 if not cascaded with 0, or if 0 overflows - val mitcnt1_inc = mitcnt1 + Cat(Fill(31,0.U(1.W)),(~mitctl1(3) | mit0_match_ns)) - val mitcnt1_ns = Mux(mit1_match_ns.asBool, 0.U, Mux(wr_mitcnt1_r.asBool, io.dec_csr_wrdata_r,mitcnt1_inc)) - mitcnt1 := rvdffe(mitcnt1_ns,(wr_mitcnt1_r | mitcnt1_inc_ok | mit1_match_ns).asBool,clock,io.scan_mode) + val wr_mitb0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITB0) + val mitb0_b = rvdffe((~io.dec_csr_wrdata_r),wr_mitb0_r.asBool,clock,io.scan_mode) + mitb0 := ~mitb0_b - // ---------------------------------------------------------------------- - // MITB0 (RW) - // [31:0] : Internal Timer Bound 0 - val MITB0 =0x7d3.U(12.W) + // ---------------------------------------------------------------------- + // MITB1 (RW) + // [31:0] : Internal Timer Bound 1 - val wr_mitb0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITB0) - val mitb0_b = rvdffe((~io.dec_csr_wrdata_r),wr_mitb0_r.asBool,clock,io.scan_mode) - mitb0 := ~mitb0_b + val MITB1 =0x7d6.U(12.W) + val wr_mitb1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r=== MITB1) + val mitb1_b=rvdffe((~io.dec_csr_wrdata_r),wr_mitb1_r.asBool,clock,io.scan_mode) + mitb1 := ~mitb1_b - // ---------------------------------------------------------------------- - // MITB1 (RW) - // [31:0] : Internal Timer Bound 1 + // ---------------------------------------------------------------------- + // MITCTL0 (RW) Internal Timer Ctl 0 + // [31:3] : Reserved, reads 0x0 + // [2] : Enable while PAUSEd + // [1] : Enable while HALTed + // [0] : Enable (resets to 0x1) - val MITB1 =0x7d6.U(12.W) - val wr_mitb1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r=== MITB1) - val mitb1_b=rvdffe((~io.dec_csr_wrdata_r),wr_mitb1_r.asBool,clock,io.scan_mode) - mitb1 := ~mitb1_b + val MITCTL0 =0x7d4.U(12.W) - // ---------------------------------------------------------------------- - // MITCTL0 (RW) Internal Timer Ctl 0 - // [31:3] : Reserved, reads 0x0 - // [2] : Enable while PAUSEd - // [1] : Enable while HALTed - // [0] : Enable (resets to 0x1) + val wr_mitctl0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCTL0) + val mitctl0_ns = Mux(wr_mitctl0_r.asBool, io.dec_csr_wrdata_r(2,0), mitctl0(2,0)) - val MITCTL0 =0x7d4.U(12.W) + val mitctl0_0_b_ns = ~mitctl0_ns(0) + val mitctl0_0_b = withClock(io.free_clk){RegNext(mitctl0_0_b_ns,0.U)} + mitctl0 :=Cat(withClock(io.free_clk){RegNext(mitctl0_ns(2,1),0.U)},~mitctl0_0_b) - val wr_mitctl0_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r === MITCTL0) - val mitctl0_ns = Mux(wr_mitctl0_r.asBool, io.dec_csr_wrdata_r(2,0), mitctl0(2,0)) + // ---------------------------------------------------------------------- + // MITCTL1 (RW) Internal Timer Ctl 1 + // [31:4] : Reserved, reads 0x0 + // [3] : Cascade + // [2] : Enable while PAUSEd + // [1] : Enable while HALTed + // [0] : Enable (resets to 0x1) + val MITCTL1 =0x7d7.U(12.W) + val wr_mitctl1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r=== MITCTL1) + val mitctl1_ns = Mux(wr_mitctl1_r.asBool,io.dec_csr_wrdata_r(3,0), mitctl1(3,0)) + val mitctl1_0_b_ns= ~mitctl1_ns(0) + val mitctl1_0_b=withClock(io.free_clk){RegNext(mitctl1_0_b_ns,0.U)} + mitctl1:=Cat(withClock(io.free_clk){RegNext(mitctl1_ns(3,1),0.U)},~mitctl1_0_b) - val mitctl0_0_b_ns = ~mitctl0_ns(0) - val mitctl0_0_b = withClock(io.free_clk){RegNext(mitctl0_0_b_ns,0.U)} - mitctl0 :=Cat(withClock(io.free_clk){RegNext(mitctl0_ns(2,1),0.U)},~mitctl0_0_b) - - // ---------------------------------------------------------------------- - // MITCTL1 (RW) Internal Timer Ctl 1 - // [31:4] : Reserved, reads 0x0 - // [3] : Cascade - // [2] : Enable while PAUSEd - // [1] : Enable while HALTed - // [0] : Enable (resets to 0x1) - val MITCTL1 =0x7d7.U(12.W) - val wr_mitctl1_r = io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r=== MITCTL1) - val mitctl1_ns = Mux(wr_mitctl1_r.asBool,io.dec_csr_wrdata_r(3,0), mitctl1(3,0)) - val mitctl1_0_b_ns= ~mitctl1_ns(0) - val mitctl1_0_b=withClock(io.free_clk){RegNext(mitctl1_0_b_ns,0.U)} - mitctl1:=Cat(withClock(io.free_clk){RegNext(mitctl1_ns(3,1),0.U)},~mitctl1_0_b) - - io.dec_timer_read_d := io.csr_mitcnt1 | io.csr_mitcnt0 | io.csr_mitb1 | io.csr_mitb0 | io.csr_mitctl0 | io.csr_mitctl1 - io.dec_timer_rddata_d :=Mux1H(Seq( - io.csr_mitcnt0.asBool -> mitcnt0(31,0), - io.csr_mitcnt1.asBool -> mitcnt1, - io.csr_mitb0.asBool -> mitb0, - io.csr_mitb1.asBool -> mitb1, - io.csr_mitctl0.asBool -> Cat(Fill(29,0.U(1.W)),mitctl0), - io.csr_mitctl1.asBool -> Cat(Fill(28,0.U(1.W)),mitctl1) - )) + io.dec_timer_read_d := io.csr_mitcnt1 | io.csr_mitcnt0 | io.csr_mitb1 | io.csr_mitb0 | io.csr_mitctl0 | io.csr_mitctl1 + io.dec_timer_rddata_d :=Mux1H(Seq( + io.csr_mitcnt0.asBool -> mitcnt0(31,0), + io.csr_mitcnt1.asBool -> mitcnt1, + io.csr_mitb0.asBool -> mitb0, + io.csr_mitb1.asBool -> mitb1, + io.csr_mitctl0.asBool -> Cat(Fill(29,0.U(1.W)),mitctl0), + io.csr_mitctl1.asBool -> Cat(Fill(28,0.U(1.W)),mitctl1) + )) } class el2_dec_timer_ctl_IO extends Bundle{ - val free_clk =Input(Clock()) - val scan_mode =Input(Bool()) - val dec_csr_wen_r_mod =Input(UInt(1.W)) // csr write enable at wb - val dec_csr_rdaddr_d =Input(UInt(12.W)) // read address for csr - val dec_csr_wraddr_r =Input(UInt(12.W)) // write address for csr - val dec_csr_wrdata_r =Input(UInt(32.W)) // csr write data at wb + val free_clk =Input(Clock()) + val scan_mode =Input(Bool()) + val dec_csr_wen_r_mod =Input(UInt(1.W)) // csr write enable at wb + val dec_csr_rdaddr_d =Input(UInt(12.W)) // read address for csr + val dec_csr_wraddr_r =Input(UInt(12.W)) // write address for csr + val dec_csr_wrdata_r =Input(UInt(32.W)) // csr write data at wb - val csr_mitctl0 =Input(UInt(1.W)) - val csr_mitctl1 =Input(UInt(1.W)) - val csr_mitb0 =Input(UInt(1.W)) - val csr_mitb1 =Input(UInt(1.W)) - val csr_mitcnt0 =Input(UInt(1.W)) - val csr_mitcnt1 =Input(UInt(1.W)) + val csr_mitctl0 =Input(UInt(1.W)) + val csr_mitctl1 =Input(UInt(1.W)) + val csr_mitb0 =Input(UInt(1.W)) + val csr_mitb1 =Input(UInt(1.W)) + val csr_mitcnt0 =Input(UInt(1.W)) + val csr_mitcnt1 =Input(UInt(1.W)) - val dec_pause_state =Input(UInt(1.W)) // Paused - val dec_tlu_pmu_fw_halted =Input(UInt(1.W)) // pmu/fw halted - val internal_dbg_halt_timers=Input(UInt(1.W)) // debug halted + val dec_pause_state =Input(UInt(1.W)) // Paused + val dec_tlu_pmu_fw_halted =Input(UInt(1.W)) // pmu/fw halted + val internal_dbg_halt_timers=Input(UInt(1.W)) // debug halted - val dec_timer_rddata_d =Output(UInt(32.W)) // timer CSR read data - val dec_timer_read_d =Output(UInt(1.W)) // timer CSR address match - val dec_timer_t0_pulse =Output(UInt(1.W)) // timer0 int - val dec_timer_t1_pulse =Output(UInt(1.W)) // timer1 int + val dec_timer_rddata_d =Output(UInt(32.W)) // timer CSR read data + val dec_timer_read_d =Output(UInt(1.W)) // timer CSR address match + val dec_timer_t0_pulse =Output(UInt(1.W)) // timer0 int + val dec_timer_t1_pulse =Output(UInt(1.W)) // timer1 int } object tlu_gen extends App{ - println(chisel3.Driver.emitVerilog(new el2_dec_tlu_ctl)) +println(chisel3.Driver.emitVerilog(new el2_dec_tlu_ctl)) } diff --git a/src/main/scala/dec/el2_dec_trigger.scala b/src/main/scala/dec/el2_dec_trigger.scala index 6bdeb63a..843d8d03 100644 --- a/src/main/scala/dec/el2_dec_trigger.scala +++ b/src/main/scala/dec/el2_dec_trigger.scala @@ -16,5 +16,5 @@ class el2_dec_trigger extends Module with el2_lib { } object dec_trig extends App { - println(chisel3.Driver.emitVerilog(new el2_dec_trigger)) + chisel3.Driver execute(args, () => new el2_dec_trigger()) } diff --git a/src/main/scala/dec/test.scala b/src/main/scala/dec/test.scala new file mode 100644 index 00000000..cf612d9b --- /dev/null +++ b/src/main/scala/dec/test.scala @@ -0,0 +1,13 @@ +package dec +import chisel3._ +import chisel3.util._ +class test extends Module{ +val io = IO(new Bundle{ + val in = Input(UInt(3.W)) + val out = Output(UInt()) +}) + io.out := Cat(io.in, "b100000000000010101".U) +} +object test extends App{ + println(chisel3.Driver.emitVerilog(new test)) +} \ No newline at end of file diff --git a/src/main/scala/el2_dma_ctrl.scala b/src/main/scala/el2_dma_ctrl.scala index 9b41cc3c..faad0288 100644 --- a/src/main/scala/el2_dma_ctrl.scala +++ b/src/main/scala/el2_dma_ctrl.scala @@ -2,6 +2,7 @@ import chisel3._ import chisel3.util._ import scala.collection._ import lib._ +import lsu._ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { val io = IO(new Bundle { @@ -9,6 +10,7 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { val dma_bus_clk_en = Input(Bool()) // slave bus clock enable val clk_override = Input(Bool()) val scan_mode = Input(Bool()) + val lsu_dma = Flipped(new lsu_dma) // Debug signals val dbg_cmd_addr = Input(UInt(32.W)) @@ -25,17 +27,17 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { val dma_dbg_rddata = Output(UInt(32.W)) // Core side signals - val dma_dccm_req = Output(Bool()) // DMA dccm request (only one of dccm/iccm will be set) + // val dma_dccm_req = Output(Bool()) // DMA dccm request (only one of dccm/iccm will be set) val dma_iccm_req = Output(Bool()) // DMA iccm request - val dma_mem_tag = Output(UInt(3.W)) // DMA Buffer entry number - val dma_mem_addr = Output(UInt(32.W))// DMA request address - val dma_mem_sz = Output(UInt(3.W)) // DMA request size - val dma_mem_write = Output(Bool()) // DMA write to dccm/iccm - val dma_mem_wdata = Output(UInt(64.W))// DMA write data - val dccm_dma_rvalid = Input(Bool()) // dccm data valid for DMA read - val dccm_dma_ecc_error = Input(Bool()) // ECC error on DMA read - val dccm_dma_rtag = Input(UInt(3.W)) // Tag of the DMA req - val dccm_dma_rdata = Input(UInt(64.W)) // dccm data for DMA read + // val dma_mem_tag = Output(UInt(3.W)) // DMA Buffer entry number + // val dma_mem_addr = Output(UInt(32.W))// DMA request address + // val dma_mem_sz = Output(UInt(3.W)) // DMA request size + // val dma_mem_write = Output(Bool()) // DMA write to dccm/iccm + // val dma_mem_wdata = Output(UInt(64.W))// DMA write data + // val dccm_dma_rvalid = Input(Bool()) // dccm data valid for DMA read + // val dccm_dma_ecc_error = Input(Bool()) // ECC error on DMA read + // val dccm_dma_rtag = Input(UInt(3.W)) // Tag of the DMA req + // val dccm_dma_rdata = Input(UInt(64.W)) // dccm data for DMA read val iccm_dma_rvalid = Input(Bool()) // iccm data valid for DMA read val iccm_dma_ecc_error = Input(Bool()) // ECC error on DMA read val iccm_dma_rtag = Input(UInt(3.W)) // Tag of the DMA req @@ -43,7 +45,7 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { val dma_dccm_stall_any = Output(Bool()) // stall dccm pipe (bubble) so that DMA can proceed val dma_iccm_stall_any = Output(Bool()) // stall iccm pipe (bubble) so that DMA can proceed - val dccm_ready = Input(Bool()) // dccm ready to accept DMA request + // val dccm_ready = Input(Bool()) // dccm ready to accept DMA request val iccm_ready = Input(Bool()) // iccm ready to accept DMA request val dec_tlu_dma_qos_prty = Input(UInt(3.W)) // DMA QoS priority coming from MFDC [18:15] @@ -261,23 +263,23 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { fifo_cmd_en := (0 until DMA_BUF_DEPTH).map(i => (((bus_cmd_sent.asBool & io.dma_bus_clk_en) | (io.dbg_cmd_valid & io.dbg_cmd_type(1).asBool)) & (i.U === WrPtr)).asUInt).reverse.reduce(Cat(_,_)) - fifo_data_en := (0 until DMA_BUF_DEPTH).map(i => (((bus_cmd_sent & fifo_write_in & io.dma_bus_clk_en) | (io.dbg_cmd_valid & io.dbg_cmd_type(1) & io.dbg_cmd_write)) & (i.U === WrPtr)) | ((dma_address_error | dma_alignment_error) & (i.U === RdPtr)) | (io.dccm_dma_rvalid & (i.U === io.dccm_dma_rtag)) | (io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag))).reverse.reduce(Cat(_,_)) + fifo_data_en := (0 until DMA_BUF_DEPTH).map(i => (((bus_cmd_sent & fifo_write_in & io.dma_bus_clk_en) | (io.dbg_cmd_valid & io.dbg_cmd_type(1) & io.dbg_cmd_write)) & (i.U === WrPtr)) | ((dma_address_error | dma_alignment_error) & (i.U === RdPtr)) | (io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid & (i.U === io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag)) | (io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag))).reverse.reduce(Cat(_,_)) - fifo_pend_en := (0 until DMA_BUF_DEPTH).map(i => ((io.dma_dccm_req | io.dma_iccm_req) & !io.dma_mem_write & (i.U === RdPtr)).asUInt).reverse.reduce(Cat(_,_)) + fifo_pend_en := (0 until DMA_BUF_DEPTH).map(i => ((io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req) & !io.lsu_dma.dma_lsc_ctl.dma_mem_write & (i.U === RdPtr)).asUInt).reverse.reduce(Cat(_,_)) - fifo_error_en := (0 until DMA_BUF_DEPTH).map(i => (((dma_address_error.asBool | dma_alignment_error.asBool | dma_dbg_cmd_error) & (i.U === RdPtr)) | ((io.dccm_dma_rvalid & io.dccm_dma_ecc_error) & (i.U === io.dccm_dma_rtag)) | ((io.iccm_dma_rvalid & io.iccm_dma_ecc_error) & (i.U === io.iccm_dma_rtag))).asUInt).reverse.reduce(Cat(_,_)) + fifo_error_en := (0 until DMA_BUF_DEPTH).map(i => (((dma_address_error.asBool | dma_alignment_error.asBool | dma_dbg_cmd_error) & (i.U === RdPtr)) | ((io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid & io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error) & (i.U === io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag)) | ((io.iccm_dma_rvalid & io.iccm_dma_ecc_error) & (i.U === io.iccm_dma_rtag))).asUInt).reverse.reduce(Cat(_,_)) fifo_error_bus_en := (0 until DMA_BUF_DEPTH).map(i => ((((fifo_error_in(i)(1,0).orR) & fifo_error_en(i)) | (fifo_error(i).orR)) & io.dma_bus_clk_en).asUInt).reverse.reduce(Cat(_,_)) - fifo_done_en := (0 until DMA_BUF_DEPTH).map(i => (((fifo_error(i).orR | fifo_error_en(i) | ((io.dma_dccm_req | io.dma_iccm_req) & io.dma_mem_write)) & (i.U === RdPtr)) | (io.dccm_dma_rvalid & (i.U === io.dccm_dma_rtag)) | (io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag))).asUInt).reverse.reduce(Cat(_,_)) + fifo_done_en := (0 until DMA_BUF_DEPTH).map(i => (((fifo_error(i).orR | fifo_error_en(i) | ((io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req) & io.lsu_dma.dma_lsc_ctl.dma_mem_write)) & (i.U === RdPtr)) | (io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid & (i.U === io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag)) | (io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag))).asUInt).reverse.reduce(Cat(_,_)) fifo_done_bus_en := (0 until DMA_BUF_DEPTH).map(i => ((fifo_done_en(i) | fifo_done(i)) & io.dma_bus_clk_en).asUInt).reverse.reduce(Cat(_,_)) fifo_reset := (0 until DMA_BUF_DEPTH).map(i => ((((bus_rsp_sent | bus_posted_write_done) & io.dma_bus_clk_en) | io.dma_dbg_cmd_done) & (i.U === RspPtr))).reverse.reduce(Cat(_,_)) - (0 until DMA_BUF_DEPTH).map(i => fifo_error_in(i) := (Mux(io.dccm_dma_rvalid & (i.U === io.dccm_dma_rtag), Cat(0.U, io.dccm_dma_ecc_error), Mux(io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag), (Cat(0.U, io.iccm_dma_ecc_error)), (Cat((dma_address_error | dma_alignment_error | dma_dbg_cmd_error), dma_alignment_error)))))) + (0 until DMA_BUF_DEPTH).map(i => fifo_error_in(i) := (Mux(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid & (i.U === io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag), Cat(0.U, io.lsu_dma.dma_dccm_ctl.dccm_dma_ecc_error), Mux(io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag), (Cat(0.U, io.iccm_dma_ecc_error)), (Cat((dma_address_error | dma_alignment_error | dma_dbg_cmd_error), dma_alignment_error)))))) - (0 until DMA_BUF_DEPTH).map(i => fifo_data_in(i) := (Mux(fifo_error_en(i) & (fifo_error_in(i).orR), Cat(Fill(32, 0.U), fifo_addr(i)), Mux(io.dccm_dma_rvalid & (i.U === io.dccm_dma_rtag), io.dccm_dma_rdata, Mux(io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag), io.iccm_dma_rdata, Mux(io.dbg_cmd_valid, Fill(2, io.dbg_cmd_wrdata), bus_cmd_wdata(63,0))))))) + (0 until DMA_BUF_DEPTH).map(i => fifo_data_in(i) := (Mux(fifo_error_en(i) & (fifo_error_in(i).orR), Cat(Fill(32, 0.U), fifo_addr(i)), Mux(io.lsu_dma.dma_dccm_ctl.dccm_dma_rvalid & (i.U === io.lsu_dma.dma_dccm_ctl.dccm_dma_rtag), io.lsu_dma.dma_dccm_ctl.dccm_dma_rdata, Mux(io.iccm_dma_rvalid & (i.U === io.iccm_dma_rtag), io.iccm_dma_rdata, Mux(io.dbg_cmd_valid, Fill(2, io.dbg_cmd_wrdata), bus_cmd_wdata(63,0))))))) fifo_valid := (0 until DMA_BUF_DEPTH).map(i => withClock(dma_free_clk) {RegNext(Mux(fifo_cmd_en(i), 1.U, fifo_valid(i)) & !fifo_reset(i), 0.U)}).reverse.reduce(Cat(_,_)) @@ -321,7 +323,7 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { val WrPtrEn = fifo_cmd_en.orR - val RdPtrEn = (io.dma_dccm_req | io.dma_iccm_req | (dma_address_error.asBool | dma_alignment_error.asBool | dma_dbg_cmd_error)) + val RdPtrEn = (io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req | (dma_address_error.asBool | dma_alignment_error.asBool | dma_dbg_cmd_error)) val RspPtrEn = (io.dma_dbg_cmd_done | (bus_rsp_sent | bus_posted_write_done) & io.dma_bus_clk_en) @@ -362,12 +364,12 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { ((dma_mem_sz_int(2,0) === 2.U) & (dma_mem_addr_int(1, 0).orR)) | // W size but unaligned ((dma_mem_sz_int(2,0) === 3.U) & (dma_mem_addr_int(2, 0).orR)) | // DW size but unaligned (dma_mem_addr_in_iccm & ~((dma_mem_sz_int(1, 0) === 2.U) | (dma_mem_sz_int(1, 0) === 3.U)).asUInt ) | // ICCM access not word size - (dma_mem_addr_in_dccm & io.dma_mem_write & ~((dma_mem_sz_int(1, 0) === 2.U) | (dma_mem_sz_int(1, 0) === 3.U)).asUInt) | // DCCM write not word size - (io.dma_mem_write & (dma_mem_sz_int(2, 0) === 2.U) & (Mux1H(Seq((dma_mem_addr_int(2,0) === 0.U) -> (dma_mem_byteen(3,0)), + (dma_mem_addr_in_dccm & io.lsu_dma.dma_lsc_ctl.dma_mem_write & ~((dma_mem_sz_int(1, 0) === 2.U) | (dma_mem_sz_int(1, 0) === 3.U)).asUInt) | // DCCM write not word size + (io.lsu_dma.dma_lsc_ctl.dma_mem_write & (dma_mem_sz_int(2, 0) === 2.U) & (Mux1H(Seq((dma_mem_addr_int(2,0) === 0.U) -> (dma_mem_byteen(3,0)), (dma_mem_addr_int(2,0) === 1.U) -> (dma_mem_byteen(4,1)), (dma_mem_addr_int(2,0) === 2.U) -> (dma_mem_byteen(5,2)), (dma_mem_addr_int(2,0) === 3.U) -> (dma_mem_byteen(6,3)))) =/= 15.U)) | // Write byte enables not aligned for word store - (io.dma_mem_write & (dma_mem_sz_int(2, 0) === 3.U) & !((dma_mem_byteen(7,0) === "h0f".U) | (dma_mem_byteen(7,0) === "hf0".U) | (dma_mem_byteen(7,0) === "hff".U)))) // Write byte enables not aligned for dword store + (io.lsu_dma.dma_lsc_ctl.dma_mem_write & (dma_mem_sz_int(2, 0) === 3.U) & !((dma_mem_byteen(7,0) === "h0f".U) | (dma_mem_byteen(7,0) === "hf0".U) | (dma_mem_byteen(7,0) === "hff".U)))) // Write byte enables not aligned for dword store //Dbg outputs @@ -390,7 +392,7 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { // Nack counter, stall the lsu pipe if 7 nacks dma_nack_count_csr := io.dec_tlu_dma_qos_prty - val dma_nack_count_d = Mux(dma_nack_count >= dma_nack_count_csr, (Fill(3, !(io.dma_dccm_req | io.dma_iccm_req)) & dma_nack_count(2,0)), Mux((dma_mem_req.asBool & !(io.dma_dccm_req | io.dma_iccm_req)), dma_nack_count(2,0) + 1.U, 0.U)) + val dma_nack_count_d = Mux(dma_nack_count >= dma_nack_count_csr, (Fill(3, !(io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req)) & dma_nack_count(2,0)), Mux((dma_mem_req.asBool & !(io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req)), dma_nack_count(2,0) + 1.U, 0.U)) dma_nack_count := withClock(dma_free_clk) { RegEnable(dma_nack_count_d(2,0), 0.U, dma_mem_req.asBool) @@ -399,23 +401,23 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { // Core outputs dma_mem_req := fifo_valid(RdPtr) & !fifo_rpend(RdPtr) & !fifo_done(RdPtr) & !(dma_address_error | dma_alignment_error | dma_dbg_cmd_error) - io.dma_dccm_req := dma_mem_req & (dma_mem_addr_in_dccm | dma_mem_addr_in_pic) & io.dccm_ready; + io.lsu_dma.dma_lsc_ctl.dma_dccm_req := dma_mem_req & (dma_mem_addr_in_dccm | dma_mem_addr_in_pic) & io.lsu_dma.dccm_ready; io.dma_iccm_req := dma_mem_req & dma_mem_addr_in_iccm & io.iccm_ready; - io.dma_mem_tag := RdPtr + io.lsu_dma.dma_mem_tag := RdPtr dma_mem_addr_int := fifo_addr(RdPtr) dma_mem_sz_int := fifo_sz(RdPtr) - io.dma_mem_addr := Mux(io.dma_mem_write & (dma_mem_byteen(7,0) === "hf0".U), Cat(dma_mem_addr_int(31, 3), 1.U, dma_mem_addr_int(1, 0)), dma_mem_addr_int(31,0)) - io.dma_mem_sz := Mux(io.dma_mem_write & ((dma_mem_byteen(7,0) === "h0f".U) | (dma_mem_byteen(7,0) === "hf0".U)), 2.U, dma_mem_sz_int(2,0)) + io.lsu_dma.dma_lsc_ctl.dma_mem_addr := Mux(io.lsu_dma.dma_lsc_ctl.dma_mem_write & (dma_mem_byteen(7,0) === "hf0".U), Cat(dma_mem_addr_int(31, 3), 1.U, dma_mem_addr_int(1, 0)), dma_mem_addr_int(31,0)) + io.lsu_dma.dma_lsc_ctl.dma_mem_sz := Mux(io.lsu_dma.dma_lsc_ctl.dma_mem_write & ((dma_mem_byteen(7,0) === "h0f".U) | (dma_mem_byteen(7,0) === "hf0".U)), 2.U, dma_mem_sz_int(2,0)) dma_mem_byteen := fifo_byteen(RdPtr) - io.dma_mem_write := fifo_write(RdPtr) - io.dma_mem_wdata := fifo_data(RdPtr) + io.lsu_dma.dma_lsc_ctl.dma_mem_write := fifo_write(RdPtr) + io.lsu_dma.dma_lsc_ctl.dma_mem_wdata := fifo_data(RdPtr) // PMU outputs - io.dma_pmu_dccm_read := io.dma_dccm_req & !io.dma_mem_write; - io.dma_pmu_dccm_write := io.dma_dccm_req & io.dma_mem_write; - io.dma_pmu_any_read := (io.dma_dccm_req | io.dma_iccm_req) & !io.dma_mem_write; - io.dma_pmu_any_write := (io.dma_dccm_req | io.dma_iccm_req) & io.dma_mem_write; + io.dma_pmu_dccm_read := io.lsu_dma.dma_lsc_ctl.dma_dccm_req & !io.lsu_dma.dma_lsc_ctl.dma_mem_write + io.dma_pmu_dccm_write := io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write + io.dma_pmu_any_read := (io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req) & !io.lsu_dma.dma_lsc_ctl.dma_mem_write + io.dma_pmu_any_write := (io.lsu_dma.dma_lsc_ctl.dma_dccm_req | io.dma_iccm_req) & io.lsu_dma.dma_lsc_ctl.dma_mem_write // Inputs @@ -550,6 +552,9 @@ class el2_dma_ctrl extends Module with el2_lib with RequireAsyncReset { bus_posted_write_done := 0.U bus_rsp_valid := (io.dma_axi_bvalid | io.dma_axi_rvalid) bus_rsp_sent := ((io.dma_axi_bvalid & io.dma_axi_bready) | (io.dma_axi_rvalid & io.dma_axi_rready)) + io.lsu_dma.dma_dccm_ctl.dma_mem_addr := io.lsu_dma.dma_lsc_ctl.dma_mem_addr + io.lsu_dma.dma_dccm_ctl.dma_mem_wdata := io.lsu_dma.dma_lsc_ctl.dma_mem_wdata + } object dma extends App{ println(chisel3.Driver.emitVerilog(new el2_dma_ctrl)) diff --git a/src/main/scala/el2_mem.scala b/src/main/scala/el2_mem.scala index 9da64394..86fbb622 100644 --- a/src/main/scala/el2_mem.scala +++ b/src/main/scala/el2_mem.scala @@ -2,21 +2,37 @@ package el2_mem import chisel3._ import chisel3.util.HasBlackBoxResource import lib._ + +class mem_lsu extends Bundle with el2_lib{ + val dccm_wren = Input(Bool()) + val dccm_rden = Input(Bool()) + val dccm_wr_addr_lo = Input(UInt(DCCM_BITS.W)) + val dccm_wr_addr_hi = Input(UInt(DCCM_BITS.W)) + val dccm_rd_addr_lo = Input(UInt(DCCM_BITS.W)) + val dccm_rd_addr_hi = Input(UInt(DCCM_BITS.W)) + val dccm_wr_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) + val dccm_wr_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) + val dccm_rd_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) + val dccm_rd_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) +} + + class Mem_bundle extends Bundle with el2_lib { val clk = Input(Clock()) val rst_l = Input(AsyncReset()) val dccm_clk_override = Input(Bool()) val icm_clk_override = Input(Bool()) val dec_tlu_core_ecc_disable = Input(Bool()) - val dccm_wren = Input(Bool()) - val dccm_rden = Input(Bool()) - val dccm_wr_addr_lo = Input(UInt(DCCM_BITS.W)) - val dccm_wr_addr_hi = Input(UInt(DCCM_BITS.W)) - val dccm_rd_addr_lo = Input(UInt(DCCM_BITS.W)) - val dccm_rd_addr_hi = Input(UInt(DCCM_BITS.W)) - val dccm_wr_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_wr_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) + val mem_lsu = new mem_lsu + // val dccm_wren = Input(Bool()) +// val dccm_rden = Input(Bool()) +// val dccm_wr_addr_lo = Input(UInt(DCCM_BITS.W)) + // val dccm_wr_addr_hi = Input(UInt(DCCM_BITS.W)) + // val dccm_rd_addr_lo = Input(UInt(DCCM_BITS.W)) + // val dccm_rd_addr_hi = Input(UInt(DCCM_BITS.W)) + // val dccm_wr_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_wr_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_rd_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) val iccm_rw_addr = Input(UInt((ICCM_BITS-1).W)) val iccm_buf_correct_ecc = Input(Bool()) @@ -44,7 +60,7 @@ class Mem_bundle extends Bundle with el2_lib { val scan_mode = Input(Bool()) val iccm_rd_data_ecc = Output(UInt(78.W)) - val dccm_rd_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_rd_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) val ic_rd_data = Output(UInt(64.W)) val ictag_debug_rd_data = Output(UInt(26.W)) val ic_eccerr = Output(UInt(ICACHE_BANKS_WAY.W)) diff --git a/src/main/scala/el2_pic_ctl.scala b/src/main/scala/el2_pic_ctl.scala index 70c4659d..7e659536 100644 --- a/src/main/scala/el2_pic_ctl.scala +++ b/src/main/scala/el2_pic_ctl.scala @@ -2,6 +2,7 @@ import chisel3._ import chisel3.util._ import include._ import lib._ +import lsu._ import chisel3.experimental.chiselName @chiselName class el2_pic_ctrl extends Module with RequireAsyncReset with el2_lib { @@ -11,19 +12,20 @@ class el2_pic_ctrl extends Module with RequireAsyncReset with el2_lib { val active_clk = Input(Clock () ) val clk_override = Input(Bool () ) val extintsrc_req = Input(UInt (PIC_TOTAL_INT_PLUS1.W)) - val picm_rdaddr = Input(UInt(32.W)) - val picm_wraddr = Input(UInt(32.W)) - val picm_wr_data = Input(UInt(32.W)) - val picm_wren = Input(Bool()) - val picm_rden = Input(Bool()) - val picm_mken = Input(Bool()) - val meicurpl = Input(UInt(4.W)) - val meipt = Input(UInt(4.W)) + val lsu_pic = Flipped(new lsu_pic) + // val picm_rdaddr = Input(UInt(32.W)) + // val picm_wraddr = Input(UInt(32.W)) + // val picm_wr_data = Input(UInt(32.W)) + // val picm_wren = Input(Bool()) + // val picm_rden = Input(Bool()) + // val picm_mken = Input(Bool()) + val meicurpl = Input(UInt(4.W)) + val meipt = Input(UInt(4.W)) val mexintpend = Output(Bool()) val claimid = Output(UInt(8.W)) val pl = Output(UInt(4.W)) - val picm_rd_data = Output(UInt(32.W)) + // val picm_rd_data = Output(UInt(32.W)) val mhwakeup = Output(Bool()) //val level_intpend_w_prior_en = Output(Vec((NUM_LEVELS/2)+1, Vec(PIC_TOTAL_INT_PLUS1+3, UInt(INTPRIORITY_BITS.W)))) @@ -104,12 +106,12 @@ class el2_pic_ctrl extends Module with RequireAsyncReset with el2_lib { val pic_int_c1_clk = Wire(Clock()) val gw_config_c1_clk = Wire(Clock()) - withClock(pic_raddr_c1_clk) {picm_raddr_ff := RegNext(io.picm_rdaddr,0.U)} - withClock(pic_data_c1_clk) {picm_waddr_ff := RegNext (io.picm_wraddr,0.U)} - withClock(io.active_clk) {picm_wren_ff := RegNext(io.picm_wren,0.U)} - withClock(io.active_clk) {picm_rden_ff := RegNext(io.picm_rden,0.U)} - withClock(io.active_clk) {picm_mken_ff := RegNext(io.picm_mken,0.U)} - withClock(pic_data_c1_clk) {picm_wr_data_ff := RegNext(io.picm_wr_data,0.U)} + withClock(pic_raddr_c1_clk) {picm_raddr_ff := RegNext(io.lsu_pic.picm_rdaddr,0.U)} + withClock(pic_data_c1_clk) {picm_waddr_ff := RegNext (io.lsu_pic.picm_wraddr,0.U)} + withClock(io.active_clk) {picm_wren_ff := RegNext(io.lsu_pic.picm_wren,0.U)} + withClock(io.active_clk) {picm_rden_ff := RegNext(io.lsu_pic.picm_rden,0.U)} + withClock(io.active_clk) {picm_mken_ff := RegNext(io.lsu_pic.picm_mken,0.U)} + withClock(pic_data_c1_clk) {picm_wr_data_ff := RegNext(io.lsu_pic.picm_wr_data,0.U)} val temp_raddr_intenable_base_match = ~(picm_raddr_ff ^ INTENABLE_BASE_ADDR.asUInt) val raddr_intenable_base_match = temp_raddr_intenable_base_match(31,NUM_LEVELS+2).andR//// (31,NUM_LEVELS+2) @@ -128,8 +130,8 @@ class el2_pic_ctrl extends Module with RequireAsyncReset with el2_lib { // ---- Clock gating section ------ // c1 clock enables - val pic_raddr_c1_clken = io.picm_mken | io.picm_rden | io.clk_override - val pic_data_c1_clken = io.picm_wren | io.clk_override + val pic_raddr_c1_clken = io.lsu_pic.picm_mken | io.lsu_pic.picm_rden | io.clk_override + val pic_data_c1_clken = io.lsu_pic.picm_wren | io.clk_override val pic_pri_c1_clken = (waddr_intpriority_base_match & picm_wren_ff) | (raddr_intpriority_base_match & picm_rden_ff) | io.clk_override val pic_int_c1_clken = (waddr_intenable_base_match & picm_wren_ff) | (raddr_intenable_base_match & picm_rden_ff) | io.clk_override val gw_config_c1_clken = (waddr_config_gw_base_match & picm_wren_ff) | (raddr_config_gw_base_match & picm_rden_ff) | io.clk_override @@ -308,7 +310,7 @@ class el2_pic_ctrl extends Module with RequireAsyncReset with el2_lib { (picm_mken_ff & mask(0)).asBool -> Fill(32,0.U) )) - io.picm_rd_data := Mux(picm_bypass_ff.asBool, picm_wr_data_ff, picm_rd_data_in) + io.lsu_pic.picm_rd_data := Mux(picm_bypass_ff.asBool, picm_wr_data_ff, picm_rd_data_in) val address = picm_raddr_ff(14,0) mask := 1.U(4.W) diff --git a/src/main/scala/el2_swerv.scala b/src/main/scala/el2_swerv.scala index 40df1be9..2038591d 100644 --- a/src/main/scala/el2_swerv.scala +++ b/src/main/scala/el2_swerv.scala @@ -7,6 +7,7 @@ import lsu._ import lib._ import include._ import dbg._ +import el2_mem._ class el2_swerv_bundle extends Bundle with el2_lib{ val dbg_rst_l = Input(AsyncReset()) val rst_vec = Input(UInt(31.W)) @@ -40,17 +41,18 @@ class el2_swerv_bundle extends Bundle with el2_lib{ val dec_tlu_perfcnt1 = Output(Bool()) val dec_tlu_perfcnt2 = Output(Bool()) val dec_tlu_perfcnt3 = Output(Bool()) - val dccm_wren = Output(Bool()) - val dccm_rden = Output(Bool()) - val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) + val swerv_mem = Flipped(new mem_lsu) + // val dccm_wren = Output(Bool()) + // val dccm_rden = Output(Bool()) + // val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) + // val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) +// val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) + // val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) val iccm_rw_addr = Output(UInt((ICCM_BITS-1).W)) val iccm_wren = Output(Bool()) @@ -549,8 +551,8 @@ class el2_swerv extends Module with RequireAsyncReset with el2_lib { lsu.io.dec_lsu_valid_raw_d := dec.io.dec_lsu_valid_raw_d lsu.io.dec_tlu_mrac_ff := dec.io.dec_tlu_mrac_ff lsu.io.trigger_pkt_any <> dec.io.trigger_pkt_any - lsu.io.dccm_rd_data_lo := io.dccm_rd_data_lo - lsu.io.dccm_rd_data_hi := io.dccm_rd_data_hi +// lsu.io.dccm_rd_data_lo := io.dccm_rd_data_lo +// lsu.io.dccm_rd_data_hi := io.dccm_rd_data_hi lsu.io.lsu_axi_awready := Mux(BUILD_AHB_LITE.B, 0.U, io.lsu_axi_awready) lsu.io.lsu_axi_wready := Mux(BUILD_AHB_LITE.B, 0.U, io.lsu_axi_wready) lsu.io.lsu_axi_bvalid := Mux(BUILD_AHB_LITE.B, 0.U, io.lsu_axi_bvalid) @@ -685,14 +687,17 @@ class el2_swerv extends Module with RequireAsyncReset with el2_lib { io.dec_tlu_perfcnt2 := dec.io.dec_tlu_perfcnt2 io.dec_tlu_perfcnt3 := dec.io.dec_tlu_perfcnt3 // LSU Outputs - io.dccm_wren := lsu.io.dccm_wren - io.dccm_rden := lsu.io.dccm_rden - io.dccm_wr_addr_lo := lsu.io.dccm_wr_addr_lo - io.dccm_wr_addr_hi := lsu.io.dccm_wr_addr_hi - io.dccm_rd_addr_lo := lsu.io.dccm_rd_addr_lo - io.dccm_rd_addr_hi := lsu.io.dccm_rd_addr_hi - io.dccm_wr_data_lo := lsu.io.dccm_wr_data_lo - io.dccm_wr_data_hi := lsu.io.dccm_wr_data_hi + io.swerv_mem <> lsu.io.lsu_mem +// io.dccm_wren := lsu.io.dccm_wren +// io.dccm_rden := lsu.io.dccm_rden +// io.dccm_wr_addr_lo := lsu.io.dccm_wr_addr_lo +// io.dccm_wr_addr_hi := lsu.io.dccm_wr_addr_hi +// io.dccm_rd_addr_lo := lsu.io.dccm_rd_addr_lo +// io.dccm_rd_addr_hi := lsu.io.dccm_rd_addr_hi +// io.dccm_wr_data_lo := lsu.io.dccm_wr_data_lo +// io.dccm_wr_data_hi := lsu.io.dccm_wr_data_hi +// lsu.io.dccm_rd_data_lo := io.dccm_rd_data_lo +// lsu.io.dccm_rd_data_hi := io.dccm_rd_data_hi // IFU Outputs io.iccm_rw_addr := ifu.io.iccm_rw_addr io.iccm_wren := ifu.io.iccm_wren diff --git a/src/main/scala/el2_swerv_wrapper.scala b/src/main/scala/el2_swerv_wrapper.scala index a0ae42c2..0d4a18ba 100644 --- a/src/main/scala/el2_swerv_wrapper.scala +++ b/src/main/scala/el2_swerv_wrapper.scala @@ -1,705 +1,706 @@ -import chisel3._ -import el2_mem._ -import chisel3.util._ -import dmi._ -import lib._ -class el2_swerv_wrapper extends Module with el2_lib with RequireAsyncReset { - val io = IO(new Bundle{ - val dbg_rst_l = Input(AsyncReset()) - val rst_vec = Input(UInt(31.W)) - val nmi_int = Input(Bool()) - val nmi_vec = Input(UInt(31.W)) - val jtag_id = Input(UInt(31.W)) - - val trace_rv_i_insn_ip = Output(UInt(32.W)) - val trace_rv_i_address_ip = Output(UInt(32.W)) - val trace_rv_i_valid_ip = Output(UInt(2.W)) - val trace_rv_i_exception_ip = Output(UInt(2.W)) - val trace_rv_i_ecause_ip = Output(UInt(5.W)) - val trace_rv_i_interrupt_ip = Output(UInt(2.W)) - val trace_rv_i_tval_ip = Output(UInt(32.W)) - - // AXI Signals - val lsu_axi_awvalid = Output(Bool()) - val lsu_axi_awready = Input(Bool()) - val lsu_axi_awid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_awaddr = Output(UInt(32.W)) - val lsu_axi_awregion = Output(UInt(4.W)) - val lsu_axi_awlen = Output(UInt(8.W)) - val lsu_axi_awsize = Output(UInt(3.W)) - val lsu_axi_awburst = Output(UInt(2.W)) - val lsu_axi_awlock = Output(Bool()) - val lsu_axi_awcache = Output(UInt(4.W)) - val lsu_axi_awprot = Output(UInt(3.W)) - val lsu_axi_awqos = Output(UInt(4.W)) - val lsu_axi_wvalid = Output(Bool()) - val lsu_axi_wready = Input(Bool()) - val lsu_axi_wdata = Output(UInt(64.W)) - val lsu_axi_wstrb = Output(UInt(8.W)) - val lsu_axi_wlast = Output(Bool()) - - val lsu_axi_bvalid = Input(Bool()) - val lsu_axi_bready = Output(Bool()) - val lsu_axi_bresp = Input(UInt(2.W)) - val lsu_axi_bid = Input(UInt(LSU_BUS_TAG.W)) - - val lsu_axi_arvalid = Output(Bool()) - val lsu_axi_arready = Input(Bool()) - val lsu_axi_arid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_araddr = Output(UInt(32.W)) - val lsu_axi_arregion = Output(UInt(4.W)) - val lsu_axi_arlen = Output(UInt(8.W)) - val lsu_axi_arsize = Output(UInt(3.W)) - val lsu_axi_arburst = Output(UInt(2.W)) - val lsu_axi_arlock = Output(Bool()) - val lsu_axi_arcache = Output(UInt(4.W)) - val lsu_axi_arprot = Output(UInt(3.W)) - val lsu_axi_arqos = Output(UInt(4.W)) - - val lsu_axi_rvalid = Input(Bool()) - val lsu_axi_rready = Output(Bool()) - val lsu_axi_rid = Input(UInt(LSU_BUS_TAG.W)) - val lsu_axi_rdata = Input(UInt(64.W)) - val lsu_axi_rresp = Input(UInt(2.W)) - val lsu_axi_rlast = Input(Bool()) - - - // AXI IFU Signals - val ifu_axi_awvalid = Output(Bool()) - val ifu_axi_awready = Input(Bool()) - val ifu_axi_awid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_awaddr = Output(UInt(32.W)) - val ifu_axi_awregion = Output(UInt(4.W)) - val ifu_axi_awlen = Output(UInt(8.W)) - val ifu_axi_awsize = Output(UInt(3.W)) - val ifu_axi_awburst = Output(UInt(2.W)) - val ifu_axi_awlock = Output(Bool()) - val ifu_axi_awcache = Output(UInt(4.W)) - val ifu_axi_awprot = Output(UInt(3.W)) - val ifu_axi_awqos = Output(UInt(4.W)) - - val ifu_axi_wvalid = Output(Bool()) - val ifu_axi_wready = Input(Bool()) - val ifu_axi_wdata = Output(UInt(64.W)) - val ifu_axi_wstrb = Output(UInt(8.W)) - val ifu_axi_wlast = Output(Bool()) - - val ifu_axi_bvalid = Input(Bool()) - val ifu_axi_bready = Output(Bool()) - val ifu_axi_bresp = Input(UInt(2.W)) - val ifu_axi_bid = Input(UInt(IFU_BUS_TAG.W)) - - val ifu_axi_arvalid = Output(Bool()) - val ifu_axi_arready = Input(Bool()) - val ifu_axi_arid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_araddr = Output(UInt(32.W)) - val ifu_axi_arregion = Output(UInt(4.W)) - val ifu_axi_arlen = Output(UInt(8.W)) - val ifu_axi_arsize = Output(UInt(3.W)) - val ifu_axi_arburst = Output(UInt(2.W)) - val ifu_axi_arlock = Output(Bool()) - val ifu_axi_arcache = Output(UInt(4.W)) - val ifu_axi_arprot = Output(UInt(3.W)) - val ifu_axi_arqos = Output(UInt(4.W)) - - val ifu_axi_rvalid = Input(Bool()) - val ifu_axi_rready = Output(Bool()) - val ifu_axi_rid = Input(UInt(IFU_BUS_TAG.W)) - val ifu_axi_rdata = Input(UInt(64.W)) - val ifu_axi_rresp = Input(UInt(2.W)) - val ifu_axi_rlast = Input(Bool()) - - // SB AXI Signals - val sb_axi_awvalid = Output(Bool()) - val sb_axi_awready = Input(Bool()) - val sb_axi_awid = Output(UInt(SB_BUS_TAG.W)) - val sb_axi_awaddr = Output(UInt(32.W)) - val sb_axi_awregion = Output(UInt(4.W)) - val sb_axi_awlen = Output(UInt(8.W)) - val sb_axi_awsize = Output(UInt(3.W)) - val sb_axi_awburst = Output(UInt(2.W)) - val sb_axi_awlock = Output(Bool()) - val sb_axi_awcache = Output(UInt(4.W)) - val sb_axi_awprot = Output(UInt(3.W)) - val sb_axi_awqos = Output(UInt(4.W)) - - val sb_axi_wvalid = Output(Bool()) - val sb_axi_wready = Input(Bool()) - val sb_axi_wdata = Output(UInt(64.W)) - val sb_axi_wstrb = Output(UInt(8.W)) - val sb_axi_wlast = Output(Bool()) - - val sb_axi_bvalid = Input(Bool()) - val sb_axi_bready = Output(Bool()) - val sb_axi_bresp = Input(UInt(2.W)) - val sb_axi_bid = Input(UInt(SB_BUS_TAG.W)) - - val sb_axi_arvalid = Output(Bool()) - val sb_axi_arready = Input(Bool()) - val sb_axi_arid = Output(UInt(SB_BUS_TAG.W)) - val sb_axi_araddr = Output(UInt(32.W)) - val sb_axi_arregion = Output(UInt(4.W)) - val sb_axi_arlen = Output(UInt(8.W)) - val sb_axi_arsize = Output(UInt(3.W)) - val sb_axi_arburst = Output(UInt(2.W)) - val sb_axi_arlock = Output(Bool()) - val sb_axi_arcache = Output(UInt(4.W)) - val sb_axi_arprot = Output(UInt(3.W)) - val sb_axi_arqos = Output(UInt(4.W)) - - val sb_axi_rvalid = Input(Bool()) - val sb_axi_rready = Output(Bool()) - val sb_axi_rid = Input(UInt(SB_BUS_TAG.W)) - val sb_axi_rdata = Input(UInt(64.W)) - val sb_axi_rresp = Input(UInt(2.W)) - val sb_axi_rlast = Input(Bool()) - - // DMA signals - val dma_axi_awvalid = Input(Bool()) - val dma_axi_awready = Output(Bool()) - val dma_axi_awid = Input(UInt(DMA_BUS_TAG.W)) - val dma_axi_awaddr = Input(UInt(32.W)) - val dma_axi_awsize = Input(UInt(3.W)) - val dma_axi_awprot = Input(UInt(3.W)) - val dma_axi_awlen = Input(UInt(8.W)) - val dma_axi_awburst = Input(UInt(2.W)) - - val dma_axi_wvalid = Input(Bool()) - val dma_axi_wready = Output(Bool()) - val dma_axi_wdata = Input(UInt(64.W)) - val dma_axi_wstrb = Input(UInt(8.W)) - val dma_axi_wlast = Input(Bool()) - - val dma_axi_bvalid = Output(Bool()) - val dma_axi_bready = Input(Bool()) - val dma_axi_bresp = Output(UInt(2.W)) - val dma_axi_bid = Output(UInt(DMA_BUS_TAG.W)) - - // AXI Read Channels - val dma_axi_arvalid = Input(Bool()) - val dma_axi_arready = Output(Bool()) - val dma_axi_arid = Input(UInt(DMA_BUS_TAG.W)) - val dma_axi_araddr = Input(UInt(32.W)) - val dma_axi_arsize = Input(UInt(3.W)) - val dma_axi_arprot = Input(UInt(3.W)) - val dma_axi_arlen = Input(UInt(8.W)) - val dma_axi_arburst = Input(UInt(2.W)) - - val dma_axi_rvalid = Output(Bool()) - val dma_axi_rready = Input(Bool()) - val dma_axi_rid = Output(UInt(DMA_BUS_TAG.W)) - val dma_axi_rdata = Output(UInt(64.W)) - val dma_axi_rresp = Output(UInt(2.W)) - val dma_axi_rlast = Output(Bool()) - - // AHB Lite Bus -// val haddr = Output(UInt(32.W)) -// val hburst = Output(UInt(3.W)) -// val hmastlock = Output(Bool()) -// val hprot = Output(UInt(4.W)) -// val hsize = Output(UInt(3.W)) -// val htrans = Output(UInt(2.W)) -// val hwrite = Output(Bool()) -// val hrdata = Input(UInt(64.W)) -// val hready = Input(Bool()) -// val hresp = Input(Bool()) +//import chisel3._ +//import el2_mem._ +//import chisel3.util._ +//import dmi._ +//import lib._ +//class el2_swerv_wrapper extends Module with el2_lib with RequireAsyncReset { +// val io = IO(new Bundle{ +// val dbg_rst_l = Input(AsyncReset()) +// val rst_vec = Input(UInt(31.W)) +// val nmi_int = Input(Bool()) +// val nmi_vec = Input(UInt(31.W)) +// val jtag_id = Input(UInt(31.W)) // -// // AHB Master -// val lsu_haddr = Output(UInt(32.W)) -// val lsu_hburst = Output(UInt(3.W)) -// val lsu_hmastlock = Output(Bool()) -// val lsu_hprot = Output(UInt(4.W)) -// val lsu_hsize = Output(UInt(3.W)) -// val lsu_htrans = Output(UInt(2.W)) -// val lsu_hwrite = Output(Bool()) -// val lsu_hwdata = Output(UInt(64.W)) -// val lsu_hrdata = Input(UInt(64.W)) -// val lsu_hready = Input(Bool()) -// val lsu_hresp = Input(Bool()) - - // System Bus Debug Master -// val sb_haddr = Output(UInt(32.W)) -// val sb_hburst = Output(UInt(3.W)) -// val sb_hmastlock = Output(Bool()) -// val sb_hprot = Output(UInt(4.W)) -// val sb_hsize = Output(UInt(3.W)) -// val sb_htrans = Output(UInt(2.W)) -// val sb_hwrite = Output(Bool()) -// val sb_hwdata = Output(UInt(64.W)) -// val sb_hrdata = Input(UInt(64.W)) -// val sb_hready = Input(Bool()) -// val sb_hresp = Input(Bool()) - - // DMA slave - val dma_hsel = Input(Bool()) - val dma_haddr = Input(UInt(32.W)) - val dma_hburst = Input(UInt(3.W)) - val dma_hmastlock = Input(Bool()) - val dma_hprot = Input(UInt(4.W)) - val dma_hsize = Input(UInt(3.W)) - val dma_htrans = Input(UInt(2.W)) - val dma_hwrite = Input(Bool()) - val dma_hwdata = Input(UInt(64.W)) - val dma_hreadyin = Input(Bool()) - val dma_hrdata = Output(UInt(64.W)) - val dma_hreadyout = Output(Bool()) - val dma_hresp = Output(Bool()) - - val lsu_bus_clk_en = Input(Bool()) - val ifu_bus_clk_en = Input(Bool()) - val dbg_bus_clk_en = Input(Bool()) - val dma_bus_clk_en = Input(Bool()) - - val timer_int = Input(Bool()) - val soft_int = Input(Bool()) - - val extintsrc_req = Input(UInt(PIC_TOTAL_INT.W)) - - val dec_tlu_perfcnt0 = Output(Bool()) - val dec_tlu_perfcnt1 = Output(Bool()) - val dec_tlu_perfcnt2 = Output(Bool()) - val dec_tlu_perfcnt3 = Output(Bool()) - - val jtag_tck = Input(Clock()) - val jtag_tms = Input(Bool()) - val jtag_tdi = Input(Bool()) - val jtag_trst_n = Input(Bool()) - val jtag_tdo = Output(Bool()) - - val core_id = Input(UInt(28.W)) - - val mpc_debug_halt_req = Input(Bool()) - val mpc_debug_run_req = Input(Bool()) - val mpc_reset_run_req = Input(Bool()) - val mpc_debug_halt_ack = Output(Bool()) - val mpc_debug_run_ack = Output(Bool()) - val debug_brkpt_status = Output(Bool()) - - val i_cpu_halt_req = Input(Bool()) - val i_cpu_run_req = Input(Bool()) - val o_cpu_halt_ack = Output(Bool()) - val o_cpu_halt_status = Output(Bool()) - val o_debug_mode_status = Output(Bool()) - val o_cpu_run_ack = Output(Bool()) - val mbist_mode = Input(Bool()) - - val scan_mode = Input(Bool()) - - // AHB signals - /*val haddr = Output(UInt(32.W)) - val hburst = Output(UInt(3.W)) - val hmastlock = Output(Bool()) - val hprot = Output(UInt(4.W)) - val hsize = Output(UInt(3.W)) - val htrans = Output(UInt(2.W)) - val hwrite = Output(Bool()) - - val hrdata = Input(UInt(64.W)) - val hready = Input(Bool()) - val hresp = Input(Bool()) - - // LSU AHB Master - val lsu_haddr = Output(UInt(32.W)) - val lsu_hburst = Output(UInt(3.W)) - val lsu_hmastlock = Output(Bool()) - val lsu_hprot = Output(UInt(4.W)) - val lsu_hsize = Output(UInt(3.W)) - val lsu_htrans = Output(UInt(2.W)) - val lsu_hwrite = Output(Bool()) - val lsu_hwdata = Output(UInt(64.W)) - - val lsu_hrdata = Input(UInt(64.W)) - val lsu_hready = Input(Bool()) - val lsu_hresp = Input(Bool()) - // Debug Syster Bus AHB - val sb_haddr = Output(UInt(32.W)) - val sb_hburst = Output(UInt(3.W)) - val sb_hmastlock = Output(Bool()) - val sb_hprot = Output(UInt(4.W)) - val sb_hsize = Output(UInt(3.W)) - val sb_htrans = Output(UInt(2.W)) - val sb_hwrite = Output(Bool()) - val sb_hwdata = Output(UInt(64.W)) - - val sb_hrdata = Input(UInt(64.W)) - val sb_hready = Input(Bool()) - val sb_hresp = Input(Bool()) - - // DMA Slave - val dma_hsel = Input(Bool()) - val dma_haddr = Input(UInt(32.W)) - val dma_hburst = Input(UInt(3.W)) - val dma_hmastlock = Input(Bool()) - val dma_hprot = Input(UInt(4.W)) - val dma_hsize = Input(UInt(3.W)) - val dma_htrans = Input(UInt(2.W)) - val dma_hwrite = Input(Bool()) - val dma_hwdata = Input(UInt(64.W)) - val dma_hreadyin = Input(Bool()) - - val dma_hrdata = Output(UInt(64.W)) - val dma_hreadyout = Output(Bool()) - val dma_hresp = Output(Bool()) - */ -}) - val mem = Module(new quasar.el2_mem()) - val dmi_wrapper = Module(new dmi_wrapper()) - val swerv = Module(new el2_swerv()) - dmi_wrapper.io.trst_n := io.jtag_trst_n - dmi_wrapper.io.tck := io.jtag_tck - dmi_wrapper.io.tms := io.jtag_tms - dmi_wrapper.io.tdi := io.jtag_tdi - dmi_wrapper.io.core_clk := clock - dmi_wrapper.io.jtag_id := io.jtag_id - dmi_wrapper.io.rd_data := swerv.io.dmi_reg_rdata - - - dmi_wrapper.io.core_rst_n := io.dbg_rst_l - swerv.io.dmi_reg_wdata := dmi_wrapper.io.reg_wr_data - swerv.io.dmi_reg_addr := dmi_wrapper.io.reg_wr_addr - swerv.io.dmi_reg_en := dmi_wrapper.io.reg_en - swerv.io.dmi_reg_wr_en := dmi_wrapper.io.reg_wr_en - swerv.io.dmi_hard_reset := dmi_wrapper.io.dmi_hard_reset - io.jtag_tdo := dmi_wrapper.io.tdo - - // Memory signals - mem.io.dccm_clk_override := swerv.io.dccm_clk_override - mem.io.icm_clk_override := swerv.io.icm_clk_override - mem.io.dec_tlu_core_ecc_disable := swerv.io.dec_tlu_core_ecc_disable - mem.io.dccm_wren := swerv.io.dccm_wren - mem.io.dccm_rden := swerv.io.dccm_rden - mem.io.dccm_wr_addr_lo := swerv.io.dccm_wr_addr_lo - mem.io.dccm_wr_addr_hi := swerv.io.dccm_wr_addr_hi - mem.io.dccm_rd_addr_lo := swerv.io.dccm_rd_addr_lo - - mem.io.dccm_wr_data_lo := swerv.io.dccm_wr_data_lo - mem.io.dccm_wr_data_hi := swerv.io.dccm_wr_data_hi - swerv.io.dccm_rd_data_lo := mem.io.dccm_rd_data_lo - mem.io.dccm_rd_addr_hi := swerv.io.dccm_rd_addr_hi - mem.io.iccm_rw_addr := swerv.io.iccm_rw_addr - mem.io.iccm_buf_correct_ecc := swerv.io.iccm_buf_correct_ecc - mem.io.iccm_correction_state := swerv.io.iccm_correction_state - mem.io.iccm_wren := swerv.io.iccm_wren - mem.io.iccm_rden := swerv.io.iccm_rden - mem.io.iccm_wr_size := swerv.io.iccm_wr_size - mem.io.iccm_wr_data := swerv.io.iccm_wr_data - - - mem.io.ic_rw_addr := swerv.io.ic_rw_addr - mem.io.ic_tag_valid := swerv.io.ic_tag_valid - mem.io.ic_wr_en := swerv.io.ic_wr_en - mem.io.ic_rd_en := swerv.io.ic_rd_en - mem.io.ic_premux_data := swerv.io.ic_premux_data - mem.io.ic_sel_premux_data := swerv.io.ic_sel_premux_data - mem.io.ic_wr_data := swerv.io.ic_wr_data - mem.io.ic_debug_wr_data := swerv.io.ic_debug_wr_data - - mem.io.ic_debug_addr := swerv.io.ic_debug_addr - mem.io.ic_debug_rd_en := swerv.io.ic_debug_rd_en - mem.io.ic_debug_wr_en := swerv.io.ic_debug_wr_en - mem.io.ic_debug_tag_array := swerv.io.ic_debug_tag_array - mem.io.ic_debug_way := swerv.io.ic_debug_way - mem.io.rst_l := reset - mem.io.clk := clock - mem.io.scan_mode := io.scan_mode - // Memory outputs - swerv.io.dbg_rst_l := io.dbg_rst_l - swerv.io.iccm_rd_data_ecc := mem.io.iccm_rd_data_ecc - swerv.io.dccm_rd_data_hi := mem.io.dccm_rd_data_hi - swerv.io.ic_rd_data := mem.io.ic_rd_data - swerv.io.ictag_debug_rd_data := mem.io.ictag_debug_rd_data - swerv.io.ic_eccerr := mem.io.ic_eccerr - swerv.io.ic_parerr := mem.io.ic_parerr - swerv.io.ic_rd_hit := mem.io.ic_rd_hit - swerv.io.ic_tag_perr := mem.io.ic_tag_perr - swerv.io.ic_debug_rd_data := mem.io.ic_debug_rd_data - swerv.io.iccm_rd_data := mem.io.iccm_rd_data - swerv.io.sb_hready := 0.U - swerv.io.hrdata := 0.U - swerv.io.sb_hresp := 0.U - swerv.io.lsu_hrdata := 0.U - swerv.io.lsu_hresp := 0.U - swerv.io.lsu_hready := 0.U - swerv.io.hready := 0.U - swerv.io.hresp := 0.U - swerv.io.sb_hrdata := 0.U - swerv.io.scan_mode := io.scan_mode - // SweRV Inputs - swerv.io.dbg_rst_l := io.dbg_rst_l - swerv.io.rst_vec := io.rst_vec - swerv.io.nmi_int := io.nmi_int - swerv.io.nmi_vec := io.nmi_vec - - // external halt/run interface - swerv.io.i_cpu_halt_req := io.i_cpu_halt_req - swerv.io.i_cpu_run_req := io.i_cpu_run_req - swerv.io.core_id := io.core_id - - // external MPC halt/run interface - swerv.io.mpc_debug_halt_req := io.mpc_debug_halt_req - swerv.io.mpc_debug_run_req := io.mpc_debug_run_req - swerv.io.mpc_reset_run_req := io.mpc_reset_run_req - - //-------------------------- LSU AXI signals-------------------------- - // AXI Write Channels - swerv.io.lsu_axi_awready := io.lsu_axi_awready - swerv.io.lsu_axi_wready := io.lsu_axi_wready - - swerv.io.lsu_axi_bvalid := io.lsu_axi_bvalid - swerv.io.lsu_axi_bresp := io.lsu_axi_bresp - swerv.io.lsu_axi_bid := io.lsu_axi_bid - - // AXI Read Channels - swerv.io.lsu_axi_arready := io.lsu_axi_arready - swerv.io.lsu_axi_rvalid := io.lsu_axi_rvalid - swerv.io.lsu_axi_rid := io.lsu_axi_rid - swerv.io.lsu_axi_rdata := io.lsu_axi_rdata - swerv.io.lsu_axi_rresp := io.lsu_axi_rresp - swerv.io.lsu_axi_rlast := io.lsu_axi_rlast - - //-------------------------- IFU AXI signals-------------------------- - // AXI Write Channels - swerv.io.ifu_axi_awready := io.ifu_axi_awready - swerv.io.ifu_axi_wready := io.ifu_axi_wready - swerv.io.ifu_axi_bvalid := io.ifu_axi_bvalid - swerv.io.ifu_axi_bresp := io.ifu_axi_bresp - swerv.io.ifu_axi_bid := io.ifu_axi_bid - - // AXI Read Channels - swerv.io.ifu_axi_arready := io.ifu_axi_arready - swerv.io.ifu_axi_rvalid := io.ifu_axi_rvalid - swerv.io.ifu_axi_rid := io.ifu_axi_rid - swerv.io.ifu_axi_rdata := io.ifu_axi_rdata - swerv.io.ifu_axi_rresp := io.ifu_axi_rresp - swerv.io.ifu_axi_rlast := io.ifu_axi_rlast - - //-------------------------- SB AXI signals-------------------------- - // AXI Write Channels - swerv.io.sb_axi_awready := io.sb_axi_awready - swerv.io.sb_axi_wready := io.sb_axi_wready - - swerv.io.sb_axi_bvalid := io.sb_axi_bvalid - swerv.io.sb_axi_bresp := io.sb_axi_bresp - swerv.io.sb_axi_bid := io.sb_axi_bid - - // AXI Read Channels - swerv.io.sb_axi_arready := io.sb_axi_arready - swerv.io.sb_axi_rvalid := io.sb_axi_rvalid - swerv.io.sb_axi_rid := io.sb_axi_rid - swerv.io.sb_axi_rdata := io.sb_axi_rdata - swerv.io.sb_axi_rresp := io.sb_axi_rresp - swerv.io.sb_axi_rlast := io.sb_axi_rlast - - //-------------------------- DMA AXI signals-------------------------- - // AXI Write Channels - swerv.io.dma_axi_awvalid := io.dma_axi_awvalid - swerv.io.dma_axi_awid := io.dma_axi_awid - swerv.io.dma_axi_awaddr := io.dma_axi_awaddr - swerv.io.dma_axi_awsize := io.dma_axi_awsize - swerv.io.dma_axi_awprot := io.dma_axi_awprot - swerv.io.dma_axi_awlen := io.dma_axi_awlen - swerv.io.dma_axi_awburst := io.dma_axi_awburst - - swerv.io.dma_axi_wvalid := io.dma_axi_wvalid - swerv.io.dma_axi_wdata := io.dma_axi_wdata - swerv.io.dma_axi_wstrb := io.dma_axi_wstrb - swerv.io.dma_axi_wlast := io.dma_axi_wlast - swerv.io.dma_axi_bready := io.dma_axi_bready - - // AXI Read Channels - swerv.io.dma_axi_arvalid := io.dma_axi_arvalid - swerv.io.dma_axi_arid := io.dma_axi_arid - swerv.io.dma_axi_araddr := io.dma_axi_araddr - swerv.io.dma_axi_arsize := io.dma_axi_arsize - swerv.io.dma_axi_arprot := io.dma_axi_arprot - swerv.io.dma_axi_arlen := io.dma_axi_arlen - swerv.io.dma_axi_arburst := io.dma_axi_arburst - swerv.io.dma_axi_rready := io.dma_axi_rready - - // DMA Slave - swerv.io.dma_hsel := io.dma_hsel - swerv.io.dma_haddr := io.dma_haddr - swerv.io.dma_hburst := io.dma_hburst - swerv.io.dma_hmastlock := io.dma_hmastlock - swerv.io.dma_hprot := io.dma_hprot - swerv.io.dma_hsize := io.dma_hsize - swerv.io.dma_htrans := io.dma_htrans - swerv.io.dma_hwrite := io.dma_hwrite - swerv.io.dma_hwdata := io.dma_hwdata - swerv.io.dma_hreadyin := io.dma_hreadyin - - swerv.io.lsu_bus_clk_en - swerv.io.ifu_bus_clk_en - swerv.io.dbg_bus_clk_en - swerv.io.dma_bus_clk_en - - swerv.io.dmi_reg_en - swerv.io.dmi_reg_addr - swerv.io.dmi_reg_wr_en - swerv.io.dmi_reg_wdata - swerv.io.dmi_hard_reset - - swerv.io.extintsrc_req - swerv.io.timer_int - swerv.io.soft_int - swerv.io.scan_mode - - swerv.io.lsu_bus_clk_en := io.lsu_bus_clk_en - swerv.io.ifu_bus_clk_en := io.ifu_bus_clk_en - swerv.io.dbg_bus_clk_en := io.dbg_bus_clk_en - swerv.io.dma_bus_clk_en := io.dma_bus_clk_en - - swerv.io.timer_int := io.timer_int - swerv.io.soft_int := io.soft_int - swerv.io.extintsrc_req := io.extintsrc_req - - // Outputs - val core_rst_l = swerv.io.core_rst_l - io.trace_rv_i_insn_ip := swerv.io.trace_rv_i_insn_ip - io.trace_rv_i_address_ip := swerv.io.trace_rv_i_address_ip - io.trace_rv_i_valid_ip := swerv.io.trace_rv_i_valid_ip - io.trace_rv_i_exception_ip := swerv.io.trace_rv_i_exception_ip - io.trace_rv_i_ecause_ip := swerv.io.trace_rv_i_ecause_ip - io.trace_rv_i_interrupt_ip := swerv.io.trace_rv_i_interrupt_ip - io.trace_rv_i_tval_ip := swerv.io.trace_rv_i_tval_ip - - // external halt/run interface - io.o_cpu_halt_ack := swerv.io.o_cpu_halt_ack - io.o_cpu_halt_status := swerv.io.o_cpu_halt_status - io.o_cpu_run_ack := swerv.io.o_cpu_run_ack - io.o_debug_mode_status := swerv.io.o_debug_mode_status - - io.mpc_debug_halt_ack := swerv.io.mpc_debug_halt_ack - io.mpc_debug_run_ack := swerv.io.mpc_debug_run_ack - io.debug_brkpt_status := swerv.io.debug_brkpt_status - - io.dec_tlu_perfcnt0 := swerv.io.dec_tlu_perfcnt0 - io.dec_tlu_perfcnt1 := swerv.io.dec_tlu_perfcnt1 - io.dec_tlu_perfcnt2 := swerv.io.dec_tlu_perfcnt2 - io.dec_tlu_perfcnt3 := swerv.io.dec_tlu_perfcnt3 - - - //-------------------------- LSU AXI signals-------------------------- - // AXI Write Channels - io.lsu_axi_awvalid := swerv.io.lsu_axi_awvalid - io.lsu_axi_awid := swerv.io.lsu_axi_awid - io.lsu_axi_awaddr := swerv.io.lsu_axi_awaddr - io.lsu_axi_awregion := swerv.io.lsu_axi_awregion - io.lsu_axi_awlen := swerv.io.lsu_axi_awlen - io.lsu_axi_awsize := swerv.io.lsu_axi_awsize - io.lsu_axi_awburst := swerv.io.lsu_axi_awburst - io.lsu_axi_awlock := swerv.io.lsu_axi_awlock - io.lsu_axi_awcache := swerv.io.lsu_axi_awcache - io.lsu_axi_awprot := swerv.io.lsu_axi_awprot - io.lsu_axi_awqos := swerv.io.lsu_axi_awqos - - io.lsu_axi_wvalid := swerv.io.lsu_axi_wvalid - io.lsu_axi_wdata := swerv.io.lsu_axi_wdata - io.lsu_axi_wstrb := swerv.io.lsu_axi_wstrb - io.lsu_axi_wlast := swerv.io.lsu_axi_wlast - io.lsu_axi_bready := swerv.io.lsu_axi_bready - - // AXI Read Channels - io.lsu_axi_arvalid := swerv.io.lsu_axi_arvalid - io.lsu_axi_arid := swerv.io.lsu_axi_arid - io.lsu_axi_araddr := swerv.io.lsu_axi_araddr - io.lsu_axi_arregion := swerv.io.lsu_axi_arregion - io.lsu_axi_arlen := swerv.io.lsu_axi_arlen - io.lsu_axi_arsize := swerv.io.lsu_axi_arsize - io.lsu_axi_arburst := swerv.io.lsu_axi_arburst - io.lsu_axi_arlock := swerv.io.lsu_axi_arlock - io.lsu_axi_arcache := swerv.io.lsu_axi_arcache - io.lsu_axi_arprot := swerv.io.lsu_axi_arprot - io.lsu_axi_arqos := swerv.io.lsu_axi_arqos - io.lsu_axi_rready := swerv.io.lsu_axi_rready - // AXI Write Channels - io.ifu_axi_awvalid := swerv.io.ifu_axi_awvalid - io.ifu_axi_awid := swerv.io.ifu_axi_awid - io.ifu_axi_awaddr := swerv.io.ifu_axi_awaddr - io.ifu_axi_awregion := swerv.io.ifu_axi_awregion - io.ifu_axi_awlen := swerv.io.ifu_axi_awlen - io.ifu_axi_awsize := swerv.io.ifu_axi_awsize - io.ifu_axi_awburst := swerv.io.ifu_axi_awburst - io.ifu_axi_awlock := swerv.io.ifu_axi_awlock - io.ifu_axi_awcache := swerv.io.ifu_axi_awcache - io.ifu_axi_awprot := swerv.io.ifu_axi_awprot - io.ifu_axi_awqos := swerv.io.ifu_axi_awqos - io.ifu_axi_wvalid := swerv.io.ifu_axi_wvalid - io.ifu_axi_wdata := swerv.io.ifu_axi_wdata - io.ifu_axi_wstrb := swerv.io.ifu_axi_wstrb - io.ifu_axi_wlast := swerv.io.ifu_axi_wlast - - io.ifu_axi_bready := swerv.io.ifu_axi_bready - - // AXI Read Channels - io.ifu_axi_arvalid := swerv.io.ifu_axi_arvalid - io.ifu_axi_arid := swerv.io.ifu_axi_arid - io.ifu_axi_araddr := swerv.io.ifu_axi_araddr - io.ifu_axi_arregion := swerv.io.ifu_axi_arregion - io.ifu_axi_arlen := swerv.io.ifu_axi_arlen - io.ifu_axi_arsize := swerv.io.ifu_axi_arsize - io.ifu_axi_arburst := swerv.io.ifu_axi_arburst - io.ifu_axi_arlock := swerv.io.ifu_axi_arlock - io.ifu_axi_arcache := swerv.io.ifu_axi_arcache - io.ifu_axi_arprot := swerv.io.ifu_axi_arprot - io.ifu_axi_arqos := swerv.io.ifu_axi_arqos - io.ifu_axi_rready := swerv.io.ifu_axi_rready - //-------------------------- SB AXI signals-------------------------- - // AXI Write Channels - io.sb_axi_awvalid := swerv.io.sb_axi_awvalid - io.sb_axi_awid := swerv.io.sb_axi_awid - io.sb_axi_awaddr := swerv.io.sb_axi_awaddr - io.sb_axi_awregion := swerv.io.sb_axi_awregion - io.sb_axi_awlen := swerv.io.sb_axi_awlen - io.sb_axi_awsize := swerv.io.sb_axi_awsize - io.sb_axi_awburst := swerv.io.sb_axi_awburst - io.sb_axi_awlock := swerv.io.sb_axi_awlock - io.sb_axi_awcache := swerv.io.sb_axi_awcache - io.sb_axi_awprot := swerv.io.sb_axi_awprot - io.sb_axi_awqos := swerv.io.sb_axi_awqos - - io.sb_axi_wvalid:= swerv.io.sb_axi_wvalid - io.sb_axi_wdata := swerv.io.sb_axi_wdata - io.sb_axi_wstrb := swerv.io.sb_axi_wstrb - io.sb_axi_wlast := swerv.io.sb_axi_wlast - io.sb_axi_bready := swerv.io.sb_axi_bready - - // AXI Read Channels - io.sb_axi_arvalid := swerv.io.sb_axi_arvalid - io.sb_axi_arid := swerv.io.sb_axi_arid - io.sb_axi_araddr := swerv.io.sb_axi_araddr - io.sb_axi_arregion := swerv.io.sb_axi_arregion - io.sb_axi_arlen := swerv.io.sb_axi_arlen - io.sb_axi_arsize := swerv.io.sb_axi_arsize - io.sb_axi_arburst := swerv.io.sb_axi_arburst - io.sb_axi_arlock := swerv.io.sb_axi_arlock - io.sb_axi_arcache := swerv.io.sb_axi_arcache - io.sb_axi_arprot := swerv.io.sb_axi_arprot - io.sb_axi_arqos := swerv.io.sb_axi_arqos - io.sb_axi_rready := swerv.io.sb_axi_rready - //-------------------------- DMA AXI signals-------------------------- - // AXI Write Channels - io.dma_axi_awready := swerv.io.dma_axi_awready - io.dma_axi_wready := swerv.io.dma_axi_wready - - io.dma_axi_bvalid := swerv.io.dma_axi_bvalid - io.dma_axi_bresp := swerv.io.dma_axi_bresp - io.dma_axi_bid := swerv.io.dma_axi_bid - - // AXI Read Channels - io.dma_axi_arready := swerv.io.dma_axi_arready - io.dma_axi_rvalid := swerv.io.dma_axi_rvalid - io.dma_axi_rid := swerv.io.dma_axi_rid - io.dma_axi_rdata := swerv.io.dma_axi_rdata - io.dma_axi_rresp := swerv.io.dma_axi_rresp - io.dma_axi_rlast := swerv.io.dma_axi_rlast - - // DMA Slave - io.dma_hrdata := swerv.io.dma_hrdata - io.dma_hreadyout := swerv.io.dma_hreadyout - io.dma_hresp := swerv.io.dma_hresp - -} -object SWERV_Wrp extends App { - println((new chisel3.stage.ChiselStage).emitVerilog(new el2_swerv_wrapper())) -} \ No newline at end of file +// val trace_rv_i_insn_ip = Output(UInt(32.W)) +// val trace_rv_i_address_ip = Output(UInt(32.W)) +// val trace_rv_i_valid_ip = Output(UInt(2.W)) +// val trace_rv_i_exception_ip = Output(UInt(2.W)) +// val trace_rv_i_ecause_ip = Output(UInt(5.W)) +// val trace_rv_i_interrupt_ip = Output(UInt(2.W)) +// val trace_rv_i_tval_ip = Output(UInt(32.W)) +// +// // AXI Signals +// val lsu_axi_awvalid = Output(Bool()) +// val lsu_axi_awready = Input(Bool()) +// val lsu_axi_awid = Output(UInt(LSU_BUS_TAG.W)) +// val lsu_axi_awaddr = Output(UInt(32.W)) +// val lsu_axi_awregion = Output(UInt(4.W)) +// val lsu_axi_awlen = Output(UInt(8.W)) +// val lsu_axi_awsize = Output(UInt(3.W)) +// val lsu_axi_awburst = Output(UInt(2.W)) +// val lsu_axi_awlock = Output(Bool()) +// val lsu_axi_awcache = Output(UInt(4.W)) +// val lsu_axi_awprot = Output(UInt(3.W)) +// val lsu_axi_awqos = Output(UInt(4.W)) +// val lsu_axi_wvalid = Output(Bool()) +// val lsu_axi_wready = Input(Bool()) +// val lsu_axi_wdata = Output(UInt(64.W)) +// val lsu_axi_wstrb = Output(UInt(8.W)) +// val lsu_axi_wlast = Output(Bool()) +// +// val lsu_axi_bvalid = Input(Bool()) +// val lsu_axi_bready = Output(Bool()) +// val lsu_axi_bresp = Input(UInt(2.W)) +// val lsu_axi_bid = Input(UInt(LSU_BUS_TAG.W)) +// +// val lsu_axi_arvalid = Output(Bool()) +// val lsu_axi_arready = Input(Bool()) +// val lsu_axi_arid = Output(UInt(LSU_BUS_TAG.W)) +// val lsu_axi_araddr = Output(UInt(32.W)) +// val lsu_axi_arregion = Output(UInt(4.W)) +// val lsu_axi_arlen = Output(UInt(8.W)) +// val lsu_axi_arsize = Output(UInt(3.W)) +// val lsu_axi_arburst = Output(UInt(2.W)) +// val lsu_axi_arlock = Output(Bool()) +// val lsu_axi_arcache = Output(UInt(4.W)) +// val lsu_axi_arprot = Output(UInt(3.W)) +// val lsu_axi_arqos = Output(UInt(4.W)) +// +// val lsu_axi_rvalid = Input(Bool()) +// val lsu_axi_rready = Output(Bool()) +// val lsu_axi_rid = Input(UInt(LSU_BUS_TAG.W)) +// val lsu_axi_rdata = Input(UInt(64.W)) +// val lsu_axi_rresp = Input(UInt(2.W)) +// val lsu_axi_rlast = Input(Bool()) +// +// +// // AXI IFU Signals +// val ifu_axi_awvalid = Output(Bool()) +// val ifu_axi_awready = Input(Bool()) +// val ifu_axi_awid = Output(UInt(IFU_BUS_TAG.W)) +// val ifu_axi_awaddr = Output(UInt(32.W)) +// val ifu_axi_awregion = Output(UInt(4.W)) +// val ifu_axi_awlen = Output(UInt(8.W)) +// val ifu_axi_awsize = Output(UInt(3.W)) +// val ifu_axi_awburst = Output(UInt(2.W)) +// val ifu_axi_awlock = Output(Bool()) +// val ifu_axi_awcache = Output(UInt(4.W)) +// val ifu_axi_awprot = Output(UInt(3.W)) +// val ifu_axi_awqos = Output(UInt(4.W)) +// +// val ifu_axi_wvalid = Output(Bool()) +// val ifu_axi_wready = Input(Bool()) +// val ifu_axi_wdata = Output(UInt(64.W)) +// val ifu_axi_wstrb = Output(UInt(8.W)) +// val ifu_axi_wlast = Output(Bool()) +// +// val ifu_axi_bvalid = Input(Bool()) +// val ifu_axi_bready = Output(Bool()) +// val ifu_axi_bresp = Input(UInt(2.W)) +// val ifu_axi_bid = Input(UInt(IFU_BUS_TAG.W)) +// +// val ifu_axi_arvalid = Output(Bool()) +// val ifu_axi_arready = Input(Bool()) +// val ifu_axi_arid = Output(UInt(IFU_BUS_TAG.W)) +// val ifu_axi_araddr = Output(UInt(32.W)) +// val ifu_axi_arregion = Output(UInt(4.W)) +// val ifu_axi_arlen = Output(UInt(8.W)) +// val ifu_axi_arsize = Output(UInt(3.W)) +// val ifu_axi_arburst = Output(UInt(2.W)) +// val ifu_axi_arlock = Output(Bool()) +// val ifu_axi_arcache = Output(UInt(4.W)) +// val ifu_axi_arprot = Output(UInt(3.W)) +// val ifu_axi_arqos = Output(UInt(4.W)) +// +// val ifu_axi_rvalid = Input(Bool()) +// val ifu_axi_rready = Output(Bool()) +// val ifu_axi_rid = Input(UInt(IFU_BUS_TAG.W)) +// val ifu_axi_rdata = Input(UInt(64.W)) +// val ifu_axi_rresp = Input(UInt(2.W)) +// val ifu_axi_rlast = Input(Bool()) +// +// // SB AXI Signals +// val sb_axi_awvalid = Output(Bool()) +// val sb_axi_awready = Input(Bool()) +// val sb_axi_awid = Output(UInt(SB_BUS_TAG.W)) +// val sb_axi_awaddr = Output(UInt(32.W)) +// val sb_axi_awregion = Output(UInt(4.W)) +// val sb_axi_awlen = Output(UInt(8.W)) +// val sb_axi_awsize = Output(UInt(3.W)) +// val sb_axi_awburst = Output(UInt(2.W)) +// val sb_axi_awlock = Output(Bool()) +// val sb_axi_awcache = Output(UInt(4.W)) +// val sb_axi_awprot = Output(UInt(3.W)) +// val sb_axi_awqos = Output(UInt(4.W)) +// +// val sb_axi_wvalid = Output(Bool()) +// val sb_axi_wready = Input(Bool()) +// val sb_axi_wdata = Output(UInt(64.W)) +// val sb_axi_wstrb = Output(UInt(8.W)) +// val sb_axi_wlast = Output(Bool()) +// +// val sb_axi_bvalid = Input(Bool()) +// val sb_axi_bready = Output(Bool()) +// val sb_axi_bresp = Input(UInt(2.W)) +// val sb_axi_bid = Input(UInt(SB_BUS_TAG.W)) +// +// val sb_axi_arvalid = Output(Bool()) +// val sb_axi_arready = Input(Bool()) +// val sb_axi_arid = Output(UInt(SB_BUS_TAG.W)) +// val sb_axi_araddr = Output(UInt(32.W)) +// val sb_axi_arregion = Output(UInt(4.W)) +// val sb_axi_arlen = Output(UInt(8.W)) +// val sb_axi_arsize = Output(UInt(3.W)) +// val sb_axi_arburst = Output(UInt(2.W)) +// val sb_axi_arlock = Output(Bool()) +// val sb_axi_arcache = Output(UInt(4.W)) +// val sb_axi_arprot = Output(UInt(3.W)) +// val sb_axi_arqos = Output(UInt(4.W)) +// +// val sb_axi_rvalid = Input(Bool()) +// val sb_axi_rready = Output(Bool()) +// val sb_axi_rid = Input(UInt(SB_BUS_TAG.W)) +// val sb_axi_rdata = Input(UInt(64.W)) +// val sb_axi_rresp = Input(UInt(2.W)) +// val sb_axi_rlast = Input(Bool()) +// +// // DMA signals +// val dma_axi_awvalid = Input(Bool()) +// val dma_axi_awready = Output(Bool()) +// val dma_axi_awid = Input(UInt(DMA_BUS_TAG.W)) +// val dma_axi_awaddr = Input(UInt(32.W)) +// val dma_axi_awsize = Input(UInt(3.W)) +// val dma_axi_awprot = Input(UInt(3.W)) +// val dma_axi_awlen = Input(UInt(8.W)) +// val dma_axi_awburst = Input(UInt(2.W)) +// +// val dma_axi_wvalid = Input(Bool()) +// val dma_axi_wready = Output(Bool()) +// val dma_axi_wdata = Input(UInt(64.W)) +// val dma_axi_wstrb = Input(UInt(8.W)) +// val dma_axi_wlast = Input(Bool()) +// +// val dma_axi_bvalid = Output(Bool()) +// val dma_axi_bready = Input(Bool()) +// val dma_axi_bresp = Output(UInt(2.W)) +// val dma_axi_bid = Output(UInt(DMA_BUS_TAG.W)) +// +// // AXI Read Channels +// val dma_axi_arvalid = Input(Bool()) +// val dma_axi_arready = Output(Bool()) +// val dma_axi_arid = Input(UInt(DMA_BUS_TAG.W)) +// val dma_axi_araddr = Input(UInt(32.W)) +// val dma_axi_arsize = Input(UInt(3.W)) +// val dma_axi_arprot = Input(UInt(3.W)) +// val dma_axi_arlen = Input(UInt(8.W)) +// val dma_axi_arburst = Input(UInt(2.W)) +// +// val dma_axi_rvalid = Output(Bool()) +// val dma_axi_rready = Input(Bool()) +// val dma_axi_rid = Output(UInt(DMA_BUS_TAG.W)) +// val dma_axi_rdata = Output(UInt(64.W)) +// val dma_axi_rresp = Output(UInt(2.W)) +// val dma_axi_rlast = Output(Bool()) +// +// // AHB Lite Bus +//// val haddr = Output(UInt(32.W)) +//// val hburst = Output(UInt(3.W)) +//// val hmastlock = Output(Bool()) +//// val hprot = Output(UInt(4.W)) +//// val hsize = Output(UInt(3.W)) +//// val htrans = Output(UInt(2.W)) +//// val hwrite = Output(Bool()) +//// val hrdata = Input(UInt(64.W)) +//// val hready = Input(Bool()) +//// val hresp = Input(Bool()) +//// +//// // AHB Master +//// val lsu_haddr = Output(UInt(32.W)) +//// val lsu_hburst = Output(UInt(3.W)) +//// val lsu_hmastlock = Output(Bool()) +//// val lsu_hprot = Output(UInt(4.W)) +//// val lsu_hsize = Output(UInt(3.W)) +//// val lsu_htrans = Output(UInt(2.W)) +//// val lsu_hwrite = Output(Bool()) +//// val lsu_hwdata = Output(UInt(64.W)) +//// val lsu_hrdata = Input(UInt(64.W)) +//// val lsu_hready = Input(Bool()) +//// val lsu_hresp = Input(Bool()) +// +// // System Bus Debug Master +//// val sb_haddr = Output(UInt(32.W)) +//// val sb_hburst = Output(UInt(3.W)) +//// val sb_hmastlock = Output(Bool()) +//// val sb_hprot = Output(UInt(4.W)) +//// val sb_hsize = Output(UInt(3.W)) +//// val sb_htrans = Output(UInt(2.W)) +//// val sb_hwrite = Output(Bool()) +//// val sb_hwdata = Output(UInt(64.W)) +//// val sb_hrdata = Input(UInt(64.W)) +//// val sb_hready = Input(Bool()) +//// val sb_hresp = Input(Bool()) +// +// // DMA slave +// val dma_hsel = Input(Bool()) +// val dma_haddr = Input(UInt(32.W)) +// val dma_hburst = Input(UInt(3.W)) +// val dma_hmastlock = Input(Bool()) +// val dma_hprot = Input(UInt(4.W)) +// val dma_hsize = Input(UInt(3.W)) +// val dma_htrans = Input(UInt(2.W)) +// val dma_hwrite = Input(Bool()) +// val dma_hwdata = Input(UInt(64.W)) +// val dma_hreadyin = Input(Bool()) +// val dma_hrdata = Output(UInt(64.W)) +// val dma_hreadyout = Output(Bool()) +// val dma_hresp = Output(Bool()) +// +// val lsu_bus_clk_en = Input(Bool()) +// val ifu_bus_clk_en = Input(Bool()) +// val dbg_bus_clk_en = Input(Bool()) +// val dma_bus_clk_en = Input(Bool()) +// +// val timer_int = Input(Bool()) +// val soft_int = Input(Bool()) +// +// val extintsrc_req = Input(UInt(PIC_TOTAL_INT.W)) +// +// val dec_tlu_perfcnt0 = Output(Bool()) +// val dec_tlu_perfcnt1 = Output(Bool()) +// val dec_tlu_perfcnt2 = Output(Bool()) +// val dec_tlu_perfcnt3 = Output(Bool()) +// +// val jtag_tck = Input(Clock()) +// val jtag_tms = Input(Bool()) +// val jtag_tdi = Input(Bool()) +// val jtag_trst_n = Input(Bool()) +// val jtag_tdo = Output(Bool()) +// +// val core_id = Input(UInt(28.W)) +// +// val mpc_debug_halt_req = Input(Bool()) +// val mpc_debug_run_req = Input(Bool()) +// val mpc_reset_run_req = Input(Bool()) +// val mpc_debug_halt_ack = Output(Bool()) +// val mpc_debug_run_ack = Output(Bool()) +// val debug_brkpt_status = Output(Bool()) +// +// val i_cpu_halt_req = Input(Bool()) +// val i_cpu_run_req = Input(Bool()) +// val o_cpu_halt_ack = Output(Bool()) +// val o_cpu_halt_status = Output(Bool()) +// val o_debug_mode_status = Output(Bool()) +// val o_cpu_run_ack = Output(Bool()) +// val mbist_mode = Input(Bool()) +// +// val scan_mode = Input(Bool()) +// +// // AHB signals +// /*val haddr = Output(UInt(32.W)) +// val hburst = Output(UInt(3.W)) +// val hmastlock = Output(Bool()) +// val hprot = Output(UInt(4.W)) +// val hsize = Output(UInt(3.W)) +// val htrans = Output(UInt(2.W)) +// val hwrite = Output(Bool()) +// +// val hrdata = Input(UInt(64.W)) +// val hready = Input(Bool()) +// val hresp = Input(Bool()) +// +// // LSU AHB Master +// val lsu_haddr = Output(UInt(32.W)) +// val lsu_hburst = Output(UInt(3.W)) +// val lsu_hmastlock = Output(Bool()) +// val lsu_hprot = Output(UInt(4.W)) +// val lsu_hsize = Output(UInt(3.W)) +// val lsu_htrans = Output(UInt(2.W)) +// val lsu_hwrite = Output(Bool()) +// val lsu_hwdata = Output(UInt(64.W)) +// +// val lsu_hrdata = Input(UInt(64.W)) +// val lsu_hready = Input(Bool()) +// val lsu_hresp = Input(Bool()) +// // Debug Syster Bus AHB +// val sb_haddr = Output(UInt(32.W)) +// val sb_hburst = Output(UInt(3.W)) +// val sb_hmastlock = Output(Bool()) +// val sb_hprot = Output(UInt(4.W)) +// val sb_hsize = Output(UInt(3.W)) +// val sb_htrans = Output(UInt(2.W)) +// val sb_hwrite = Output(Bool()) +// val sb_hwdata = Output(UInt(64.W)) +// +// val sb_hrdata = Input(UInt(64.W)) +// val sb_hready = Input(Bool()) +// val sb_hresp = Input(Bool()) +// +// // DMA Slave +// val dma_hsel = Input(Bool()) +// val dma_haddr = Input(UInt(32.W)) +// val dma_hburst = Input(UInt(3.W)) +// val dma_hmastlock = Input(Bool()) +// val dma_hprot = Input(UInt(4.W)) +// val dma_hsize = Input(UInt(3.W)) +// val dma_htrans = Input(UInt(2.W)) +// val dma_hwrite = Input(Bool()) +// val dma_hwdata = Input(UInt(64.W)) +// val dma_hreadyin = Input(Bool()) +// +// val dma_hrdata = Output(UInt(64.W)) +// val dma_hreadyout = Output(Bool()) +// val dma_hresp = Output(Bool()) +// */ +//}) +// val mem = Module(new quasar.el2_mem()) +// val dmi_wrapper = Module(new dmi_wrapper()) +// val swerv = Module(new el2_swerv()) +// dmi_wrapper.io.trst_n := io.jtag_trst_n +// dmi_wrapper.io.tck := io.jtag_tck +// dmi_wrapper.io.tms := io.jtag_tms +// dmi_wrapper.io.tdi := io.jtag_tdi +// dmi_wrapper.io.core_clk := clock +// dmi_wrapper.io.jtag_id := io.jtag_id +// dmi_wrapper.io.rd_data := swerv.io.dmi_reg_rdata +// +// +// dmi_wrapper.io.core_rst_n := io.dbg_rst_l +// swerv.io.dmi_reg_wdata := dmi_wrapper.io.reg_wr_data +// swerv.io.dmi_reg_addr := dmi_wrapper.io.reg_wr_addr +// swerv.io.dmi_reg_en := dmi_wrapper.io.reg_en +// swerv.io.dmi_reg_wr_en := dmi_wrapper.io.reg_wr_en +// swerv.io.dmi_hard_reset := dmi_wrapper.io.dmi_hard_reset +// io.jtag_tdo := dmi_wrapper.io.tdo +// +// // Memory signals +// mem.io.dccm_clk_override := swerv.io.dccm_clk_override +// mem.io.icm_clk_override := swerv.io.icm_clk_override +// mem.io.dec_tlu_core_ecc_disable := swerv.io.dec_tlu_core_ecc_disable +// +//// mem.io.dccm_wren := swerv.io.dccm_wren +//// mem.io.dccm_rden := swerv.io.dccm_rden +//// mem.io.dccm_wr_addr_lo := swerv.io.dccm_wr_addr_lo +//// mem.io.dccm_wr_addr_hi := swerv.io.dccm_wr_addr_hi +//// mem.io.dccm_rd_addr_lo := swerv.io.dccm_rd_addr_lo +//// +//// mem.io.dccm_wr_data_lo := swerv.io.dccm_wr_data_lo +//// mem.io.dccm_wr_data_hi := swerv.io.dccm_wr_data_hi +//// swerv.io.dccm_rd_data_lo := mem.io.dccm_rd_data_lo +//// mem.io.dccm_rd_addr_hi := swerv.io.dccm_rd_addr_hi +// mem.io.iccm_rw_addr := swerv.io.iccm_rw_addr +// mem.io.iccm_buf_correct_ecc := swerv.io.iccm_buf_correct_ecc +// mem.io.iccm_correction_state := swerv.io.iccm_correction_state +// mem.io.iccm_wren := swerv.io.iccm_wren +// mem.io.iccm_rden := swerv.io.iccm_rden +// mem.io.iccm_wr_size := swerv.io.iccm_wr_size +// mem.io.iccm_wr_data := swerv.io.iccm_wr_data +// +// +// mem.io.ic_rw_addr := swerv.io.ic_rw_addr +// mem.io.ic_tag_valid := swerv.io.ic_tag_valid +// mem.io.ic_wr_en := swerv.io.ic_wr_en +// mem.io.ic_rd_en := swerv.io.ic_rd_en +// mem.io.ic_premux_data := swerv.io.ic_premux_data +// mem.io.ic_sel_premux_data := swerv.io.ic_sel_premux_data +// mem.io.ic_wr_data := swerv.io.ic_wr_data +// mem.io.ic_debug_wr_data := swerv.io.ic_debug_wr_data +// +// mem.io.ic_debug_addr := swerv.io.ic_debug_addr +// mem.io.ic_debug_rd_en := swerv.io.ic_debug_rd_en +// mem.io.ic_debug_wr_en := swerv.io.ic_debug_wr_en +// mem.io.ic_debug_tag_array := swerv.io.ic_debug_tag_array +// mem.io.ic_debug_way := swerv.io.ic_debug_way +// mem.io.rst_l := reset +// mem.io.clk := clock +// mem.io.scan_mode := io.scan_mode +// // Memory outputs +// swerv.io.dbg_rst_l := io.dbg_rst_l +// swerv.io.iccm_rd_data_ecc := mem.io.iccm_rd_data_ecc +// swerv.io.dccm_rd_data_hi := mem.io.dccm_rd_data_hi +// swerv.io.ic_rd_data := mem.io.ic_rd_data +// swerv.io.ictag_debug_rd_data := mem.io.ictag_debug_rd_data +// swerv.io.ic_eccerr := mem.io.ic_eccerr +// swerv.io.ic_parerr := mem.io.ic_parerr +// swerv.io.ic_rd_hit := mem.io.ic_rd_hit +// swerv.io.ic_tag_perr := mem.io.ic_tag_perr +// swerv.io.ic_debug_rd_data := mem.io.ic_debug_rd_data +// swerv.io.iccm_rd_data := mem.io.iccm_rd_data +// swerv.io.sb_hready := 0.U +// swerv.io.hrdata := 0.U +// swerv.io.sb_hresp := 0.U +// swerv.io.lsu_hrdata := 0.U +// swerv.io.lsu_hresp := 0.U +// swerv.io.lsu_hready := 0.U +// swerv.io.hready := 0.U +// swerv.io.hresp := 0.U +// swerv.io.sb_hrdata := 0.U +// swerv.io.scan_mode := io.scan_mode +// // SweRV Inputs +// swerv.io.dbg_rst_l := io.dbg_rst_l +// swerv.io.rst_vec := io.rst_vec +// swerv.io.nmi_int := io.nmi_int +// swerv.io.nmi_vec := io.nmi_vec +// +// // external halt/run interface +// swerv.io.i_cpu_halt_req := io.i_cpu_halt_req +// swerv.io.i_cpu_run_req := io.i_cpu_run_req +// swerv.io.core_id := io.core_id +// +// // external MPC halt/run interface +// swerv.io.mpc_debug_halt_req := io.mpc_debug_halt_req +// swerv.io.mpc_debug_run_req := io.mpc_debug_run_req +// swerv.io.mpc_reset_run_req := io.mpc_reset_run_req +// +// //-------------------------- LSU AXI signals-------------------------- +// // AXI Write Channels +// swerv.io.lsu_axi_awready := io.lsu_axi_awready +// swerv.io.lsu_axi_wready := io.lsu_axi_wready +// +// swerv.io.lsu_axi_bvalid := io.lsu_axi_bvalid +// swerv.io.lsu_axi_bresp := io.lsu_axi_bresp +// swerv.io.lsu_axi_bid := io.lsu_axi_bid +// +// // AXI Read Channels +// swerv.io.lsu_axi_arready := io.lsu_axi_arready +// swerv.io.lsu_axi_rvalid := io.lsu_axi_rvalid +// swerv.io.lsu_axi_rid := io.lsu_axi_rid +// swerv.io.lsu_axi_rdata := io.lsu_axi_rdata +// swerv.io.lsu_axi_rresp := io.lsu_axi_rresp +// swerv.io.lsu_axi_rlast := io.lsu_axi_rlast +// +// //-------------------------- IFU AXI signals-------------------------- +// // AXI Write Channels +// swerv.io.ifu_axi_awready := io.ifu_axi_awready +// swerv.io.ifu_axi_wready := io.ifu_axi_wready +// swerv.io.ifu_axi_bvalid := io.ifu_axi_bvalid +// swerv.io.ifu_axi_bresp := io.ifu_axi_bresp +// swerv.io.ifu_axi_bid := io.ifu_axi_bid +// +// // AXI Read Channels +// swerv.io.ifu_axi_arready := io.ifu_axi_arready +// swerv.io.ifu_axi_rvalid := io.ifu_axi_rvalid +// swerv.io.ifu_axi_rid := io.ifu_axi_rid +// swerv.io.ifu_axi_rdata := io.ifu_axi_rdata +// swerv.io.ifu_axi_rresp := io.ifu_axi_rresp +// swerv.io.ifu_axi_rlast := io.ifu_axi_rlast +// +// //-------------------------- SB AXI signals-------------------------- +// // AXI Write Channels +// swerv.io.sb_axi_awready := io.sb_axi_awready +// swerv.io.sb_axi_wready := io.sb_axi_wready +// +// swerv.io.sb_axi_bvalid := io.sb_axi_bvalid +// swerv.io.sb_axi_bresp := io.sb_axi_bresp +// swerv.io.sb_axi_bid := io.sb_axi_bid +// +// // AXI Read Channels +// swerv.io.sb_axi_arready := io.sb_axi_arready +// swerv.io.sb_axi_rvalid := io.sb_axi_rvalid +// swerv.io.sb_axi_rid := io.sb_axi_rid +// swerv.io.sb_axi_rdata := io.sb_axi_rdata +// swerv.io.sb_axi_rresp := io.sb_axi_rresp +// swerv.io.sb_axi_rlast := io.sb_axi_rlast +// +// //-------------------------- DMA AXI signals-------------------------- +// // AXI Write Channels +// swerv.io.dma_axi_awvalid := io.dma_axi_awvalid +// swerv.io.dma_axi_awid := io.dma_axi_awid +// swerv.io.dma_axi_awaddr := io.dma_axi_awaddr +// swerv.io.dma_axi_awsize := io.dma_axi_awsize +// swerv.io.dma_axi_awprot := io.dma_axi_awprot +// swerv.io.dma_axi_awlen := io.dma_axi_awlen +// swerv.io.dma_axi_awburst := io.dma_axi_awburst +// +// swerv.io.dma_axi_wvalid := io.dma_axi_wvalid +// swerv.io.dma_axi_wdata := io.dma_axi_wdata +// swerv.io.dma_axi_wstrb := io.dma_axi_wstrb +// swerv.io.dma_axi_wlast := io.dma_axi_wlast +// swerv.io.dma_axi_bready := io.dma_axi_bready +// +// // AXI Read Channels +// swerv.io.dma_axi_arvalid := io.dma_axi_arvalid +// swerv.io.dma_axi_arid := io.dma_axi_arid +// swerv.io.dma_axi_araddr := io.dma_axi_araddr +// swerv.io.dma_axi_arsize := io.dma_axi_arsize +// swerv.io.dma_axi_arprot := io.dma_axi_arprot +// swerv.io.dma_axi_arlen := io.dma_axi_arlen +// swerv.io.dma_axi_arburst := io.dma_axi_arburst +// swerv.io.dma_axi_rready := io.dma_axi_rready +// +// // DMA Slave +// swerv.io.dma_hsel := io.dma_hsel +// swerv.io.dma_haddr := io.dma_haddr +// swerv.io.dma_hburst := io.dma_hburst +// swerv.io.dma_hmastlock := io.dma_hmastlock +// swerv.io.dma_hprot := io.dma_hprot +// swerv.io.dma_hsize := io.dma_hsize +// swerv.io.dma_htrans := io.dma_htrans +// swerv.io.dma_hwrite := io.dma_hwrite +// swerv.io.dma_hwdata := io.dma_hwdata +// swerv.io.dma_hreadyin := io.dma_hreadyin +// +// swerv.io.lsu_bus_clk_en +// swerv.io.ifu_bus_clk_en +// swerv.io.dbg_bus_clk_en +// swerv.io.dma_bus_clk_en +// +// swerv.io.dmi_reg_en +// swerv.io.dmi_reg_addr +// swerv.io.dmi_reg_wr_en +// swerv.io.dmi_reg_wdata +// swerv.io.dmi_hard_reset +// +// swerv.io.extintsrc_req +// swerv.io.timer_int +// swerv.io.soft_int +// swerv.io.scan_mode +// +// swerv.io.lsu_bus_clk_en := io.lsu_bus_clk_en +// swerv.io.ifu_bus_clk_en := io.ifu_bus_clk_en +// swerv.io.dbg_bus_clk_en := io.dbg_bus_clk_en +// swerv.io.dma_bus_clk_en := io.dma_bus_clk_en +// +// swerv.io.timer_int := io.timer_int +// swerv.io.soft_int := io.soft_int +// swerv.io.extintsrc_req := io.extintsrc_req +// +// // Outputs +// val core_rst_l = swerv.io.core_rst_l +// io.trace_rv_i_insn_ip := swerv.io.trace_rv_i_insn_ip +// io.trace_rv_i_address_ip := swerv.io.trace_rv_i_address_ip +// io.trace_rv_i_valid_ip := swerv.io.trace_rv_i_valid_ip +// io.trace_rv_i_exception_ip := swerv.io.trace_rv_i_exception_ip +// io.trace_rv_i_ecause_ip := swerv.io.trace_rv_i_ecause_ip +// io.trace_rv_i_interrupt_ip := swerv.io.trace_rv_i_interrupt_ip +// io.trace_rv_i_tval_ip := swerv.io.trace_rv_i_tval_ip +// +// // external halt/run interface +// io.o_cpu_halt_ack := swerv.io.o_cpu_halt_ack +// io.o_cpu_halt_status := swerv.io.o_cpu_halt_status +// io.o_cpu_run_ack := swerv.io.o_cpu_run_ack +// io.o_debug_mode_status := swerv.io.o_debug_mode_status +// +// io.mpc_debug_halt_ack := swerv.io.mpc_debug_halt_ack +// io.mpc_debug_run_ack := swerv.io.mpc_debug_run_ack +// io.debug_brkpt_status := swerv.io.debug_brkpt_status +// +// io.dec_tlu_perfcnt0 := swerv.io.dec_tlu_perfcnt0 +// io.dec_tlu_perfcnt1 := swerv.io.dec_tlu_perfcnt1 +// io.dec_tlu_perfcnt2 := swerv.io.dec_tlu_perfcnt2 +// io.dec_tlu_perfcnt3 := swerv.io.dec_tlu_perfcnt3 +// +// +// //-------------------------- LSU AXI signals-------------------------- +// // AXI Write Channels +// io.lsu_axi_awvalid := swerv.io.lsu_axi_awvalid +// io.lsu_axi_awid := swerv.io.lsu_axi_awid +// io.lsu_axi_awaddr := swerv.io.lsu_axi_awaddr +// io.lsu_axi_awregion := swerv.io.lsu_axi_awregion +// io.lsu_axi_awlen := swerv.io.lsu_axi_awlen +// io.lsu_axi_awsize := swerv.io.lsu_axi_awsize +// io.lsu_axi_awburst := swerv.io.lsu_axi_awburst +// io.lsu_axi_awlock := swerv.io.lsu_axi_awlock +// io.lsu_axi_awcache := swerv.io.lsu_axi_awcache +// io.lsu_axi_awprot := swerv.io.lsu_axi_awprot +// io.lsu_axi_awqos := swerv.io.lsu_axi_awqos +// +// io.lsu_axi_wvalid := swerv.io.lsu_axi_wvalid +// io.lsu_axi_wdata := swerv.io.lsu_axi_wdata +// io.lsu_axi_wstrb := swerv.io.lsu_axi_wstrb +// io.lsu_axi_wlast := swerv.io.lsu_axi_wlast +// io.lsu_axi_bready := swerv.io.lsu_axi_bready +// +// // AXI Read Channels +// io.lsu_axi_arvalid := swerv.io.lsu_axi_arvalid +// io.lsu_axi_arid := swerv.io.lsu_axi_arid +// io.lsu_axi_araddr := swerv.io.lsu_axi_araddr +// io.lsu_axi_arregion := swerv.io.lsu_axi_arregion +// io.lsu_axi_arlen := swerv.io.lsu_axi_arlen +// io.lsu_axi_arsize := swerv.io.lsu_axi_arsize +// io.lsu_axi_arburst := swerv.io.lsu_axi_arburst +// io.lsu_axi_arlock := swerv.io.lsu_axi_arlock +// io.lsu_axi_arcache := swerv.io.lsu_axi_arcache +// io.lsu_axi_arprot := swerv.io.lsu_axi_arprot +// io.lsu_axi_arqos := swerv.io.lsu_axi_arqos +// io.lsu_axi_rready := swerv.io.lsu_axi_rready +// // AXI Write Channels +// io.ifu_axi_awvalid := swerv.io.ifu_axi_awvalid +// io.ifu_axi_awid := swerv.io.ifu_axi_awid +// io.ifu_axi_awaddr := swerv.io.ifu_axi_awaddr +// io.ifu_axi_awregion := swerv.io.ifu_axi_awregion +// io.ifu_axi_awlen := swerv.io.ifu_axi_awlen +// io.ifu_axi_awsize := swerv.io.ifu_axi_awsize +// io.ifu_axi_awburst := swerv.io.ifu_axi_awburst +// io.ifu_axi_awlock := swerv.io.ifu_axi_awlock +// io.ifu_axi_awcache := swerv.io.ifu_axi_awcache +// io.ifu_axi_awprot := swerv.io.ifu_axi_awprot +// io.ifu_axi_awqos := swerv.io.ifu_axi_awqos +// io.ifu_axi_wvalid := swerv.io.ifu_axi_wvalid +// io.ifu_axi_wdata := swerv.io.ifu_axi_wdata +// io.ifu_axi_wstrb := swerv.io.ifu_axi_wstrb +// io.ifu_axi_wlast := swerv.io.ifu_axi_wlast +// +// io.ifu_axi_bready := swerv.io.ifu_axi_bready +// +// // AXI Read Channels +// io.ifu_axi_arvalid := swerv.io.ifu_axi_arvalid +// io.ifu_axi_arid := swerv.io.ifu_axi_arid +// io.ifu_axi_araddr := swerv.io.ifu_axi_araddr +// io.ifu_axi_arregion := swerv.io.ifu_axi_arregion +// io.ifu_axi_arlen := swerv.io.ifu_axi_arlen +// io.ifu_axi_arsize := swerv.io.ifu_axi_arsize +// io.ifu_axi_arburst := swerv.io.ifu_axi_arburst +// io.ifu_axi_arlock := swerv.io.ifu_axi_arlock +// io.ifu_axi_arcache := swerv.io.ifu_axi_arcache +// io.ifu_axi_arprot := swerv.io.ifu_axi_arprot +// io.ifu_axi_arqos := swerv.io.ifu_axi_arqos +// io.ifu_axi_rready := swerv.io.ifu_axi_rready +// //-------------------------- SB AXI signals-------------------------- +// // AXI Write Channels +// io.sb_axi_awvalid := swerv.io.sb_axi_awvalid +// io.sb_axi_awid := swerv.io.sb_axi_awid +// io.sb_axi_awaddr := swerv.io.sb_axi_awaddr +// io.sb_axi_awregion := swerv.io.sb_axi_awregion +// io.sb_axi_awlen := swerv.io.sb_axi_awlen +// io.sb_axi_awsize := swerv.io.sb_axi_awsize +// io.sb_axi_awburst := swerv.io.sb_axi_awburst +// io.sb_axi_awlock := swerv.io.sb_axi_awlock +// io.sb_axi_awcache := swerv.io.sb_axi_awcache +// io.sb_axi_awprot := swerv.io.sb_axi_awprot +// io.sb_axi_awqos := swerv.io.sb_axi_awqos +// +// io.sb_axi_wvalid:= swerv.io.sb_axi_wvalid +// io.sb_axi_wdata := swerv.io.sb_axi_wdata +// io.sb_axi_wstrb := swerv.io.sb_axi_wstrb +// io.sb_axi_wlast := swerv.io.sb_axi_wlast +// io.sb_axi_bready := swerv.io.sb_axi_bready +// +// // AXI Read Channels +// io.sb_axi_arvalid := swerv.io.sb_axi_arvalid +// io.sb_axi_arid := swerv.io.sb_axi_arid +// io.sb_axi_araddr := swerv.io.sb_axi_araddr +// io.sb_axi_arregion := swerv.io.sb_axi_arregion +// io.sb_axi_arlen := swerv.io.sb_axi_arlen +// io.sb_axi_arsize := swerv.io.sb_axi_arsize +// io.sb_axi_arburst := swerv.io.sb_axi_arburst +// io.sb_axi_arlock := swerv.io.sb_axi_arlock +// io.sb_axi_arcache := swerv.io.sb_axi_arcache +// io.sb_axi_arprot := swerv.io.sb_axi_arprot +// io.sb_axi_arqos := swerv.io.sb_axi_arqos +// io.sb_axi_rready := swerv.io.sb_axi_rready +// //-------------------------- DMA AXI signals-------------------------- +// // AXI Write Channels +// io.dma_axi_awready := swerv.io.dma_axi_awready +// io.dma_axi_wready := swerv.io.dma_axi_wready +// +// io.dma_axi_bvalid := swerv.io.dma_axi_bvalid +// io.dma_axi_bresp := swerv.io.dma_axi_bresp +// io.dma_axi_bid := swerv.io.dma_axi_bid +// +// // AXI Read Channels +// io.dma_axi_arready := swerv.io.dma_axi_arready +// io.dma_axi_rvalid := swerv.io.dma_axi_rvalid +// io.dma_axi_rid := swerv.io.dma_axi_rid +// io.dma_axi_rdata := swerv.io.dma_axi_rdata +// io.dma_axi_rresp := swerv.io.dma_axi_rresp +// io.dma_axi_rlast := swerv.io.dma_axi_rlast +// +// // DMA Slave +// io.dma_hrdata := swerv.io.dma_hrdata +// io.dma_hreadyout := swerv.io.dma_hreadyout +// io.dma_hresp := swerv.io.dma_hresp +// +//} +//object SWERV_Wrp extends App { +// println((new chisel3.stage.ChiselStage).emitVerilog(new el2_swerv_wrapper())) +//} \ No newline at end of file diff --git a/src/main/scala/exu/el2_exu.scala b/src/main/scala/exu/el2_exu.scala index dbd80114..f932474a 100644 --- a/src/main/scala/exu/el2_exu.scala +++ b/src/main/scala/exu/el2_exu.scala @@ -5,70 +5,110 @@ import chisel3.util._ import include._ import lib._ import chisel3.experimental.chiselName +import lsu._ @chiselName +class dec_alu extends Bundle { + val dec_i0_alu_decode_d = Input(UInt(1.W)) // Valid + val dec_csr_ren_d = Input(Bool()) // extra decode + val dec_i0_br_immed_d = Input(UInt(12.W)) // Branch offset + val exu_flush_final = Output(UInt(1.W)) // Branch flush or flush entire pipeline + val exu_i0_pc_x = Output(UInt(31.W)) // flopped PC +} +class dec_div extends Bundle { + val div_p =Flipped(Valid(new el2_div_pkt_t)) // DEC {valid, unsigned, rem} + val dec_div_cancel =Input(UInt(1.W)) // Cancel the divide operation + +} + + +class tlu_exu extends Bundle with el2_lib{ + + val dec_tlu_meihap =Input(UInt(30.W)) // External stall mux data + val dec_tlu_flush_lower_r =Input(UInt(1.W)) // Flush divide and secondary ALUs + val dec_tlu_flush_path_r =Input(UInt(31.W)) // Redirect target + val exu_i0_br_hist_r =Output(UInt(2.W)) // to DEC I0 branch history + val exu_i0_br_error_r =Output(UInt(1.W)) // to DEC I0 branch error + val exu_i0_br_start_error_r =Output(UInt(1.W)) // to DEC I0 branch start error + val exu_i0_br_index_r =Output(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // to DEC I0 branch index + val exu_i0_br_valid_r =Output(UInt(1.W)) // to DEC I0 branch valid + val exu_i0_br_mp_r =Output(UInt(1.W)) // to DEC I0 branch mispredict + val exu_i0_br_middle_r =Output(UInt(1.W)) // to DEC I0 branch middle + val exu_pmu_i0_br_misp =Output(UInt(1.W)) // to PMU - I0 E4 branch mispredict + val exu_pmu_i0_br_ataken =Output(UInt(1.W)) // to PMU - I0 E4 taken + val exu_pmu_i0_pc4 =Output(UInt(1.W)) // to PMU - I0 E4 PC + val exu_npc_r =Output(UInt(31.W)) // Divide NPC +} +class ib_exu extends Bundle { + + val dec_i0_pc_d =Input(UInt(31.W)) // Instruction PC + val dec_debug_wdata_rs1_d =Input(UInt(1.W)) // Debug select to primary I0 RS1 +} +class gpr_exu extends Bundle{ + val gpr_i0_rs1_d =Input(UInt(32.W)) // DEC data gpr + val gpr_i0_rs2_d =Input(UInt(32.W)) // DEC data gpr +} +class decode_exu extends Bundle with el2_lib{ + val dec_data_en =Input(UInt(2.W)) // Clock enable {x,r}, one cycle pulse + val dec_ctl_en =Input(UInt(2.W)) // Clock enable {x,r}, two cycle pulse + val i0_ap =Input(new el2_alu_pkt_t) // DEC alu {valid,predecodes} + val dec_i0_predict_p_d =Flipped(Valid(new el2_predict_pkt_t)) // DEC branch predict packet + val i0_predict_fghr_d =Input(UInt(BHT_GHR_SIZE.W)) // DEC predict fghr + val i0_predict_index_d =Input(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // DEC predict index + val i0_predict_btag_d =Input(UInt(BTB_BTAG_SIZE.W)) // DEC predict branch tag + val dec_i0_rs1_en_d =Input(UInt(1.W)) // Qualify GPR RS1 data + val dec_i0_rs2_en_d =Input(UInt(1.W)) // Qualify GPR RS2 data + val dec_i0_immed_d =Input(UInt(32.W)) // DEC data immediate + val dec_i0_rs1_bypass_data_d=Input(UInt(32.W)) // DEC bypass data + val dec_i0_rs2_bypass_data_d=Input(UInt(32.W)) // DEC bypass data + val dec_i0_select_pc_d =Input(UInt(1.W)) // PC select to RS1 + val dec_i0_rs1_bypass_en_d =Input(UInt(2.W)) // DEC bypass select 1 - X-stage, 0 - dec bypass data + val dec_i0_rs2_bypass_en_d =Input(UInt(2.W)) // DEC bypass select 1 - X-stage, 0 - dec bypass data + val mul_p =Flipped(Valid(new el2_mul_pkt_t)) // DEC {valid, operand signs, low, operand bypass} + val pred_correct_npc_x =Input(UInt(31.W)) // DEC NPC for correctly predicted branch + val dec_extint_stall =Input(Bool()) // External stall mux select + + + val exu_i0_result_x =Output(UInt(32.W)) // Primary ALU result to DEC + + + val exu_csr_rs1_x =Output(UInt(32.W)) // RS1 source for a CSR instruction + +} +class dec_exu extends Bundle with el2_lib{ + val dec_alu = new dec_alu + val dec_div = new dec_div + val decode_exu = new decode_exu + val tlu_exu = new tlu_exu + val ib_exu = new ib_exu + val gpr_exu = new gpr_exu +// val gpr_div = new gpr_div + ////////////////// + +} class el2_exu extends Module with el2_lib with RequireAsyncReset{ val io=IO(new Bundle{ - val scan_mode =Input(Bool()) // Scan control - val dec_data_en =Input(UInt(2.W)) // Clock enable {x,r}, one cycle pulse - val dec_ctl_en =Input(UInt(2.W)) // Clock enable {x,r}, two cycle pulse - val dbg_cmd_wrdata =Input(UInt(32.W)) // Debug data to primary I0 RS1 - val i0_ap =Input(new el2_alu_pkt_t) // DEC alu {valid,predecodes} - val dec_debug_wdata_rs1_d =Input(UInt(1.W)) // Debug select to primary I0 RS1 - val dec_i0_predict_p_d =Flipped(Valid(new el2_predict_pkt_t)) // DEC branch predict packet - val i0_predict_fghr_d =Input(UInt(BHT_GHR_SIZE.W)) // DEC predict fghr - val i0_predict_index_d =Input(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // DEC predict index - val i0_predict_btag_d =Input(UInt(BTB_BTAG_SIZE.W)) // DEC predict branch tag - val dec_i0_rs1_en_d =Input(UInt(1.W)) // Qualify GPR RS1 data - val dec_i0_rs2_en_d =Input(UInt(1.W)) // Qualify GPR RS2 data - val gpr_i0_rs1_d =Input(UInt(32.W)) // DEC data gpr - val gpr_i0_rs2_d =Input(UInt(32.W)) // DEC data gpr - val dec_i0_immed_d =Input(UInt(32.W)) // DEC data immediate - val dec_i0_rs1_bypass_data_d=Input(UInt(32.W)) // DEC bypass data - val dec_i0_rs2_bypass_data_d=Input(UInt(32.W)) // DEC bypass data - val dec_i0_br_immed_d =Input(UInt(12.W)) // Branch immediate - val dec_i0_alu_decode_d =Input(UInt(1.W)) // Valid to X-stage ALU - val dec_i0_select_pc_d =Input(UInt(1.W)) // PC select to RS1 - val dec_i0_pc_d =Input(UInt(31.W)) // Instruction PC - val dec_i0_rs1_bypass_en_d =Input(UInt(2.W)) // DEC bypass select 1 - X-stage, 0 - dec bypass data - val dec_i0_rs2_bypass_en_d =Input(UInt(2.W)) // DEC bypass select 1 - X-stage, 0 - dec bypass data - val dec_csr_ren_d =Input(UInt(1.W)) // Clear I0 RS1 primary - val mul_p =Flipped(Valid(new el2_mul_pkt_t)) // DEC {valid, operand signs, low, operand bypass} - val div_p =Flipped(Valid(new el2_div_pkt_t)) // DEC {valid, unsigned, rem} - val dec_div_cancel =Input(UInt(1.W)) // Cancel the divide operation - val pred_correct_npc_x =Input(UInt(31.W)) // DEC NPC for correctly predicted branch - val dec_tlu_flush_lower_r =Input(UInt(1.W)) // Flush divide and secondary ALUs - val dec_tlu_flush_path_r =Input(UInt(31.W)) // Redirect target - val dec_extint_stall =Input(UInt(1.W)) // External stall mux select - val dec_tlu_meihap =Input(UInt(30.W)) // External stall mux data - - val exu_lsu_rs1_d =Output(UInt(32.W)) // LSU operand - val exu_lsu_rs2_d =Output(UInt(32.W)) // LSU operand - val exu_flush_final =Output(UInt(1.W)) // Pipe is being flushed this cycle - val exu_flush_path_final =Output(UInt(31.W)) // Target for the oldest flush source - val exu_i0_result_x =Output(UInt(32.W)) // Primary ALU result to DEC - val exu_i0_pc_x =Output(UInt(31.W)) // Primary PC result to DEC - val exu_csr_rs1_x =Output(UInt(32.W)) // RS1 source for a CSR instruction - val exu_npc_r =Output(UInt(31.W)) // Divide NPC - val exu_i0_br_hist_r =Output(UInt(2.W)) // to DEC I0 branch history - val exu_i0_br_error_r =Output(UInt(1.W)) // to DEC I0 branch error - val exu_i0_br_start_error_r =Output(UInt(1.W)) // to DEC I0 branch start error - val exu_i0_br_index_r =Output(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // to DEC I0 branch index - val exu_i0_br_valid_r =Output(UInt(1.W)) // to DEC I0 branch valid - val exu_i0_br_mp_r =Output(UInt(1.W)) // to DEC I0 branch mispredict - val exu_i0_br_middle_r =Output(UInt(1.W)) // to DEC I0 branch middle + val dec_exu = new dec_exu + val exu_div_result =Output(UInt(32.W)) // Divide result + val exu_div_wren =Output(UInt(1.W)) // Divide write enable to GPR val exu_i0_br_fghr_r =Output(UInt(BHT_GHR_SIZE.W)) // to DEC I0 branch fghr val exu_i0_br_way_r =Output(UInt(1.W)) // to DEC I0 branch way + val scan_mode =Input(Bool()) // Scan control + val dbg_cmd_wrdata =Input(UInt(32.W)) // Debug data to primary I0 RS1 + val lsu_exu = Flipped(new lsu_exu) +// val dec_i0_br_immed_d =Input(UInt(12.W)) // Branch immediate +// val dec_i0_alu_decode_d =Input(UInt(1.W)) // Valid to X-stage ALU +// val dec_csr_ren_d =Input(UInt(1.W)) // Clear I0 RS1 primary +// val exu_lsu_rs1_d =Output(UInt(32.W)) // LSU operand + // val exu_lsu_rs2_d =Output(UInt(32.W)) // LSU operand +// val exu_flush_final =Output(UInt(1.W)) // Pipe is being flushed this cycle + val exu_flush_path_final =Output(UInt(31.W)) // Target for the oldest flush source +// val exu_i0_pc_x =Output(UInt(31.W)) // Primary PC result to DEC val exu_mp_pkt =Valid(new el2_predict_pkt_t) // Mispredict branch packet val exu_mp_eghr =Output(UInt(BHT_GHR_SIZE.W)) // Mispredict global history val exu_mp_fghr =Output(UInt(BHT_GHR_SIZE.W)) // Mispredict fghr val exu_mp_index =Output(UInt(((BTB_ADDR_HI-BTB_ADDR_LO)+1).W)) // Mispredict index val exu_mp_btag =Output(UInt(BTB_BTAG_SIZE.W)) // Mispredict btag - val exu_pmu_i0_br_misp =Output(UInt(1.W)) // to PMU - I0 E4 branch mispredict - val exu_pmu_i0_br_ataken =Output(UInt(1.W)) // to PMU - I0 E4 taken - val exu_pmu_i0_pc4 =Output(UInt(1.W)) // to PMU - I0 E4 PC - val exu_div_result =Output(UInt(32.W)) // Divide result - val exu_div_wren =Output(UInt(1.W)) // Divide write enable to GPR }) val PREDPIPESIZE = BTB_ADDR_HI - BTB_ADDR_LO + BHT_GHR_SIZE + BTB_BTAG_SIZE +1 @@ -96,15 +136,15 @@ class el2_exu extends Module with el2_lib with RequireAsyncReset{ io.exu_mp_pkt.valid :=0.U i0_pp_r.bits.toffset := 0.U - val x_data_en = io.dec_data_en(1) - val r_data_en = io.dec_data_en(0) - val x_ctl_en = io.dec_ctl_en(1) - val r_ctl_en = io.dec_ctl_en(0) - val predpipe_d = Cat(io.i0_predict_fghr_d, io.i0_predict_index_d, io.i0_predict_btag_d) + val x_data_en = io.dec_exu.decode_exu.dec_data_en(1) + val r_data_en = io.dec_exu.decode_exu.dec_data_en(0) + val x_ctl_en = io.dec_exu.decode_exu.dec_ctl_en(1) + val r_ctl_en = io.dec_exu.decode_exu.dec_ctl_en(0) + val predpipe_d = Cat(io.dec_exu.decode_exu.i0_predict_fghr_d, io.dec_exu.decode_exu.i0_predict_index_d, io.dec_exu.decode_exu.i0_predict_btag_d) val i0_flush_path_x =rvdffe(i0_flush_path_d,x_data_en.asBool,clock,io.scan_mode) - io.exu_csr_rs1_x :=rvdffe(csr_rs1_in_d,x_data_en.asBool,clock,io.scan_mode) + io.dec_exu.decode_exu.exu_csr_rs1_x :=rvdffe(csr_rs1_in_d,x_data_en.asBool,clock,io.scan_mode) i0_predict_p_x :=rvdffe(i0_predict_p_d,x_data_en.asBool,clock,io.scan_mode) val predpipe_x =rvdffe(predpipe_d,x_data_en.asBool,clock,io.scan_mode) val predpipe_r =rvdffe(predpipe_x ,r_data_en.asBool,clock,io.scan_mode) @@ -114,150 +154,147 @@ class el2_exu extends Module with el2_lib with RequireAsyncReset{ val i0_taken_x =rvdffe(i0_taken_d ,x_ctl_en.asBool,clock,io.scan_mode) val i0_valid_x =rvdffe(i0_valid_d ,x_ctl_en.asBool,clock,io.scan_mode) i0_pp_r :=rvdffe(i0_predict_p_x,r_ctl_en.asBool,clock,io.scan_mode) - val pred_temp1 =rvdffe(io.pred_correct_npc_x(5,0) ,r_ctl_en.asBool,clock,io.scan_mode) + val pred_temp1 =rvdffe(io.dec_exu.decode_exu.pred_correct_npc_x(5,0) ,r_ctl_en.asBool,clock,io.scan_mode) val i0_pred_correct_upper_r =rvdffe(i0_pred_correct_upper_x ,r_ctl_en.asBool,clock,io.scan_mode) val i0_flush_path_upper_r =rvdffe(i0_flush_path_x ,r_data_en.asBool,clock,io.scan_mode) - val pred_temp2 =rvdffe(io.pred_correct_npc_x(30,6) ,r_data_en.asBool,clock,io.scan_mode) + val pred_temp2 =rvdffe(io.dec_exu.decode_exu.pred_correct_npc_x(30,6) ,r_data_en.asBool,clock,io.scan_mode) pred_correct_npc_r :=Cat(pred_temp2,pred_temp1) when (BHT_SIZE.asUInt===32.U || BHT_SIZE.asUInt===64.U){ ghr_d :=RegEnable(ghr_d_ns,0.U,data_gate_en.asBool) - mul_valid_x :=RegEnable(io.mul_p.valid,0.U,data_gate_en.asBool) - flush_lower_ff :=RegEnable(io.dec_tlu_flush_lower_r,0.U,data_gate_en.asBool) + mul_valid_x :=RegEnable(io.dec_exu.decode_exu.mul_p.valid,0.U,data_gate_en.asBool) + flush_lower_ff :=RegEnable(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r,0.U,data_gate_en.asBool) }.otherwise{ ghr_d :=rvdffe(ghr_d_ns ,data_gate_en.asBool,clock,io.scan_mode) - mul_valid_x :=rvdffe(io.mul_p.valid ,data_gate_en.asBool,clock,io.scan_mode) - flush_lower_ff :=rvdffe(io.dec_tlu_flush_lower_r ,data_gate_en.asBool,clock,io.scan_mode) + mul_valid_x :=rvdffe(io.dec_exu.decode_exu.mul_p.valid ,data_gate_en.asBool,clock,io.scan_mode) + flush_lower_ff :=rvdffe(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r ,data_gate_en.asBool,clock,io.scan_mode) } - data_gate_en := (ghr_d_ns =/= ghr_d) | ( io.mul_p.valid =/= mul_valid_x) | ( io.dec_tlu_flush_lower_r =/= flush_lower_ff) - val i0_rs1_bypass_en_d = io.dec_i0_rs1_bypass_en_d(0) | io.dec_i0_rs1_bypass_en_d(1) - val i0_rs2_bypass_en_d = io.dec_i0_rs2_bypass_en_d(0) | io.dec_i0_rs2_bypass_en_d(1) + data_gate_en := (ghr_d_ns =/= ghr_d) | ( io.dec_exu.decode_exu.mul_p.valid =/= mul_valid_x) | ( io.dec_exu.tlu_exu.dec_tlu_flush_lower_r =/= flush_lower_ff) + val i0_rs1_bypass_en_d = io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d(0) | io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d(1) + val i0_rs2_bypass_en_d = io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d(0) | io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d(1) val i0_rs1_bypass_data_d = Mux1H(Seq( - io.dec_i0_rs1_bypass_en_d(0).asBool -> io.dec_i0_rs1_bypass_data_d, - io.dec_i0_rs1_bypass_en_d(1).asBool -> io.exu_i0_result_x + io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d(0).asBool -> io.dec_exu.decode_exu.dec_i0_rs1_bypass_data_d, + io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d(1).asBool -> io.dec_exu.decode_exu.exu_i0_result_x )) val i0_rs2_bypass_data_d = Mux1H(Seq( - io.dec_i0_rs2_bypass_en_d(0).asBool -> io.dec_i0_rs2_bypass_data_d, - io.dec_i0_rs2_bypass_en_d(1).asBool -> io.exu_i0_result_x + io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d(0).asBool -> io.dec_exu.decode_exu.dec_i0_rs2_bypass_data_d, + io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d(1).asBool -> io.dec_exu.decode_exu.exu_i0_result_x )) val i0_rs1_d = Mux1H(Seq( i0_rs1_bypass_en_d.asBool -> i0_rs1_bypass_data_d, - (!i0_rs1_bypass_en_d & io.dec_i0_select_pc_d).asBool -> Cat(io.dec_i0_pc_d,0.U(1.W)), - (!i0_rs1_bypass_en_d & io.dec_debug_wdata_rs1_d).asBool -> io.dbg_cmd_wrdata, - (!i0_rs1_bypass_en_d & !io.dec_debug_wdata_rs1_d & io.dec_i0_rs1_en_d).asBool -> io.gpr_i0_rs1_d + (!i0_rs1_bypass_en_d & io.dec_exu.decode_exu.dec_i0_select_pc_d).asBool -> Cat(io.dec_exu.ib_exu.dec_i0_pc_d,0.U(1.W)), + (!i0_rs1_bypass_en_d & io.dec_exu.ib_exu.dec_debug_wdata_rs1_d).asBool -> io.dbg_cmd_wrdata, + (!i0_rs1_bypass_en_d & !io.dec_exu.ib_exu.dec_debug_wdata_rs1_d & io.dec_exu.decode_exu.dec_i0_rs1_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs1_d )) val i0_rs2_d = Mux1H(Seq( - (!i0_rs2_bypass_en_d & io.dec_i0_rs2_en_d).asBool -> io.gpr_i0_rs2_d, - (!i0_rs2_bypass_en_d).asBool -> io.dec_i0_immed_d, + (!i0_rs2_bypass_en_d & io.dec_exu.decode_exu.dec_i0_rs2_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs2_d, + (!i0_rs2_bypass_en_d).asBool -> io.dec_exu.decode_exu.dec_i0_immed_d, (i0_rs2_bypass_en_d).asBool -> i0_rs2_bypass_data_d )) dontTouch(i0_rs2_d) - io.exu_lsu_rs1_d:=Mux1H(Seq( - (!i0_rs1_bypass_en_d & !io.dec_extint_stall & io.dec_i0_rs1_en_d).asBool -> io.gpr_i0_rs1_d, - (i0_rs1_bypass_en_d & !io.dec_extint_stall).asBool -> i0_rs1_bypass_data_d, - (io.dec_extint_stall).asBool -> Cat(io.dec_tlu_meihap,0.U(2.W)) + io.lsu_exu.exu_lsu_rs1_d:=Mux1H(Seq( + (!i0_rs1_bypass_en_d & !io.dec_exu.decode_exu.dec_extint_stall & io.dec_exu.decode_exu.dec_i0_rs1_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs1_d, + (i0_rs1_bypass_en_d & !io.dec_exu.decode_exu.dec_extint_stall).asBool -> i0_rs1_bypass_data_d, + (io.dec_exu.decode_exu.dec_extint_stall).asBool -> Cat(io.dec_exu.tlu_exu.dec_tlu_meihap,0.U(2.W)) )) - io.exu_lsu_rs2_d:=Mux1H(Seq( - (!i0_rs2_bypass_en_d & !io.dec_extint_stall & io.dec_i0_rs2_en_d).asBool -> io.gpr_i0_rs2_d, - (i0_rs2_bypass_en_d & !io.dec_extint_stall).asBool -> i0_rs2_bypass_data_d + io.lsu_exu.exu_lsu_rs2_d:=Mux1H(Seq( + (!i0_rs2_bypass_en_d & !io.dec_exu.decode_exu.dec_extint_stall & io.dec_exu.decode_exu.dec_i0_rs2_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs2_d, + (i0_rs2_bypass_en_d & !io.dec_exu.decode_exu.dec_extint_stall).asBool -> i0_rs2_bypass_data_d )) val muldiv_rs1_d=Mux1H(Seq( - (!i0_rs1_bypass_en_d & io.dec_i0_rs1_en_d).asBool -> io.gpr_i0_rs1_d, + (!i0_rs1_bypass_en_d & io.dec_exu.decode_exu.dec_i0_rs1_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs1_d, (i0_rs1_bypass_en_d).asBool -> i0_rs1_bypass_data_d )) val muldiv_rs2_d=Mux1H(Seq( - (!i0_rs2_bypass_en_d & io.dec_i0_rs2_en_d).asBool -> io.gpr_i0_rs2_d, - (!i0_rs2_bypass_en_d).asBool -> io.dec_i0_immed_d, + (!i0_rs2_bypass_en_d & io.dec_exu.decode_exu.dec_i0_rs2_en_d).asBool -> io.dec_exu.gpr_exu.gpr_i0_rs2_d, + (!i0_rs2_bypass_en_d).asBool -> io.dec_exu.decode_exu.dec_i0_immed_d, (i0_rs2_bypass_en_d).asBool -> i0_rs2_bypass_data_d )) - csr_rs1_in_d := Mux( io.dec_csr_ren_d.asBool, i0_rs1_d, io.exu_csr_rs1_x) + csr_rs1_in_d := Mux( io.dec_exu.dec_alu.dec_csr_ren_d.asBool, i0_rs1_d, io.dec_exu.decode_exu.exu_csr_rs1_x) val i_alu=Module(new el2_exu_alu_ctl) + i_alu.io.dec_alu <> io.dec_exu.dec_alu i_alu.io.scan_mode :=io.scan_mode i_alu.io.enable :=x_ctl_en i_alu.io.pp_in :=i0_predict_newp_d - i_alu.io.valid_in :=io.dec_i0_alu_decode_d i_alu.io.flush_upper_x :=i0_flush_upper_x - i_alu.io.flush_lower_r :=io.dec_tlu_flush_lower_r + i_alu.io.dec_tlu_flush_lower_r :=io.dec_exu.tlu_exu.dec_tlu_flush_lower_r i_alu.io.a_in :=i0_rs1_d.asSInt i_alu.io.b_in :=i0_rs2_d - i_alu.io.pc_in :=io.dec_i0_pc_d - i_alu.io.brimm_in :=io.dec_i0_br_immed_d - i_alu.io.ap :=io.i0_ap - i_alu.io.csr_ren_in :=io.dec_csr_ren_d + i_alu.io.dec_i0_pc_d :=io.dec_exu.ib_exu.dec_i0_pc_d + i_alu.io.i0_ap :=io.dec_exu.decode_exu.i0_ap val alu_result_x =i_alu.io.result_ff i0_flush_upper_d :=i_alu.io.flush_upper_out - io.exu_flush_final :=i_alu.io.flush_final_out i0_flush_path_d :=i_alu.io.flush_path_out i0_predict_p_d :=i_alu.io.predict_p_out i0_pred_correct_upper_d :=i_alu.io.pred_correct_out - io.exu_i0_pc_x :=i_alu.io.pc_ff val i_mul=Module(new el2_exu_mul_ctl) i_mul.io.scan_mode :=io.scan_mode - i_mul.io.mul_p :=io.mul_p + i_mul.io.mul_p :=io.dec_exu.decode_exu.mul_p i_mul.io.rs1_in :=muldiv_rs1_d i_mul.io.rs2_in :=muldiv_rs2_d val mul_result_x =i_mul.io.result_x val i_div=Module(new el2_exu_div_ctl) + i_div.io.dec_div <> io.dec_exu.dec_div i_div.io.scan_mode :=io.scan_mode - i_div.io.cancel :=io.dec_div_cancel - i_div.io.dp :=io.div_p +// i_div.io.dec_div_cancel :=io.dec_exu.dec_div.dec_div_cancel +// i_div.io.div_p :=io.dec_exu.dec_div.div_p i_div.io.dividend :=muldiv_rs1_d i_div.io.divisor :=muldiv_rs2_d - io.exu_div_wren :=i_div.io.finish_dly - io.exu_div_result :=i_div.io.out + io.exu_div_wren :=i_div.io.exu_div_wren + io.exu_div_result :=i_div.io.exu_div_result - io.exu_i0_result_x := Mux(mul_valid_x.asBool, mul_result_x, alu_result_x) - i0_predict_newp_d := io.dec_i0_predict_p_d - i0_predict_newp_d.bits.boffset := io.dec_i0_pc_d(0) // from the start of inst + io.dec_exu.decode_exu.exu_i0_result_x := Mux(mul_valid_x.asBool, mul_result_x, alu_result_x) + i0_predict_newp_d := io.dec_exu.decode_exu.dec_i0_predict_p_d + i0_predict_newp_d.bits.boffset := io.dec_exu.ib_exu.dec_i0_pc_d(0) // from the start of inst - io.exu_pmu_i0_br_misp := i0_pp_r.bits.misp - io.exu_pmu_i0_br_ataken := i0_pp_r.bits.ataken - io.exu_pmu_i0_pc4 := i0_pp_r.bits.pc4 + io.dec_exu.tlu_exu.exu_pmu_i0_br_misp := i0_pp_r.bits.misp + io.dec_exu.tlu_exu.exu_pmu_i0_br_ataken := i0_pp_r.bits.ataken + io.dec_exu.tlu_exu.exu_pmu_i0_pc4 := i0_pp_r.bits.pc4 - i0_valid_d := i0_predict_p_d.valid & io.dec_i0_alu_decode_d & !io.dec_tlu_flush_lower_r - i0_taken_d := (i0_predict_p_d.bits.ataken & io.dec_i0_alu_decode_d) + i0_valid_d := i0_predict_p_d.valid & io.dec_exu.dec_alu.dec_i0_alu_decode_d & !io.dec_exu.tlu_exu.dec_tlu_flush_lower_r + i0_taken_d := (i0_predict_p_d.bits.ataken & io.dec_exu.dec_alu.dec_i0_alu_decode_d) // maintain GHR at D ghr_d_ns:=Mux1H(Seq( - (!io.dec_tlu_flush_lower_r & i0_valid_d).asBool -> Cat(ghr_d(BHT_GHR_SIZE-2,0),i0_taken_d), - (!io.dec_tlu_flush_lower_r & !i0_valid_d).asBool -> ghr_d, - (io.dec_tlu_flush_lower_r).asBool -> ghr_x + (!io.dec_exu.tlu_exu.dec_tlu_flush_lower_r & i0_valid_d).asBool -> Cat(ghr_d(BHT_GHR_SIZE-2,0),i0_taken_d), + (!io.dec_exu.tlu_exu.dec_tlu_flush_lower_r & !i0_valid_d).asBool -> ghr_d, + (io.dec_exu.tlu_exu.dec_tlu_flush_lower_r).asBool -> ghr_x )) // maintain GHR at X ghr_x_ns:=Mux(i0_valid_x===1.U, Cat(ghr_x(BHT_GHR_SIZE-2,0),i0_taken_x), ghr_x ) - io.exu_i0_br_valid_r := i0_pp_r.valid - io.exu_i0_br_mp_r := i0_pp_r.bits.misp + io.dec_exu.tlu_exu.exu_i0_br_valid_r := i0_pp_r.valid + io.dec_exu.tlu_exu.exu_i0_br_mp_r := i0_pp_r.bits.misp io.exu_i0_br_way_r := i0_pp_r.bits.way - io.exu_i0_br_hist_r := i0_pp_r.bits.hist - io.exu_i0_br_error_r := i0_pp_r.bits.br_error - io.exu_i0_br_middle_r := i0_pp_r.bits.pc4 ^ i0_pp_r.bits.boffset - io.exu_i0_br_start_error_r := i0_pp_r.bits.br_start_error + io.dec_exu.tlu_exu.exu_i0_br_hist_r := i0_pp_r.bits.hist + io.dec_exu.tlu_exu.exu_i0_br_error_r := i0_pp_r.bits.br_error + io.dec_exu.tlu_exu.exu_i0_br_middle_r := i0_pp_r.bits.pc4 ^ i0_pp_r.bits.boffset + io.dec_exu.tlu_exu.exu_i0_br_start_error_r := i0_pp_r.bits.br_start_error io.exu_i0_br_fghr_r := predpipe_r(PREDPIPESIZE-1,BTB_ADDR_HI+BTB_BTAG_SIZE-BTB_ADDR_LO+1) - io.exu_i0_br_index_r := predpipe_r(BTB_ADDR_HI+BTB_BTAG_SIZE-BTB_ADDR_LO,BTB_BTAG_SIZE) + io.dec_exu.tlu_exu.exu_i0_br_index_r := predpipe_r(BTB_ADDR_HI+BTB_BTAG_SIZE-BTB_ADDR_LO,BTB_BTAG_SIZE) final_predict_mp := Mux(i0_flush_upper_x===1.U,i0_predict_p_x,0.U.asTypeOf(i0_predict_p_x)) val final_predpipe_mp = Mux(i0_flush_upper_x===1.U,predpipe_x,0.U) - val after_flush_eghr = Mux((i0_flush_upper_x===1.U & !(io.dec_tlu_flush_lower_r===1.U)), ghr_d, ghr_x) + val after_flush_eghr = Mux((i0_flush_upper_x===1.U & !(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r===1.U)), ghr_d, ghr_x) io.exu_mp_pkt.bits.way := final_predict_mp.bits.way @@ -274,8 +311,8 @@ class el2_exu extends Module with el2_lib with RequireAsyncReset{ io.exu_mp_index := final_predpipe_mp(PREDPIPESIZE-BHT_GHR_SIZE-1,BTB_BTAG_SIZE) io.exu_mp_btag := final_predpipe_mp(BTB_BTAG_SIZE-1,0) io.exu_mp_eghr := final_predpipe_mp(PREDPIPESIZE-1,BTB_ADDR_HI-BTB_ADDR_LO+BTB_BTAG_SIZE+1) // mp ghr for bht write - io.exu_flush_path_final := Mux(io.dec_tlu_flush_lower_r.asBool, io.dec_tlu_flush_path_r, i0_flush_path_d) - io.exu_npc_r := Mux(i0_pred_correct_upper_r===1.U, pred_correct_npc_r, i0_flush_path_upper_r) + io.exu_flush_path_final := Mux(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r.asBool, io.dec_exu.tlu_exu.dec_tlu_flush_path_r, i0_flush_path_d) + io.dec_exu.tlu_exu.exu_npc_r := Mux(i0_pred_correct_upper_r===1.U, pred_correct_npc_r, i0_flush_path_upper_r) } object exu_gen extends App{ diff --git a/src/main/scala/exu/el2_exu_alu_ctl.scala b/src/main/scala/exu/el2_exu_alu_ctl.scala index 58306c26..deab67ab 100644 --- a/src/main/scala/exu/el2_exu_alu_ctl.scala +++ b/src/main/scala/exu/el2_exu_alu_ctl.scala @@ -5,41 +5,39 @@ import chisel3.util._ import include._ import lib._ + class el2_exu_alu_ctl extends Module with el2_lib with RequireAsyncReset{ val io = IO(new Bundle{ ////////// Inputs ///////// // val clk = Input(Clock()) // Top level clock // val rst_l = Input(UInt(1.W)) // Reset - val scan_mode = Input(UInt(1.W)) // Scan control - val flush_upper_x = Input(UInt(1.W)) // Branch flush from previous cycle - val flush_lower_r = Input(UInt(1.W)) // Master flush of entire pipeline - val enable = Input(Bool()) // Clock enable - val valid_in = Input(UInt(1.W)) // Valid - val ap = Input( new el2_alu_pkt_t ) // predecodes - val csr_ren_in = Input(UInt(1.W)) // extra decode - val a_in = Input(SInt(32.W)) // A operand - val b_in = Input(UInt(32.W)) // B operand - val pc_in = Input(UInt(31.W)) // for pc=pc+2,4 calculations - val pp_in = Flipped(Valid(new el2_predict_pkt_t)) // Predicted branch structure - val brimm_in = Input(UInt(12.W)) // Branch offset + val dec_alu = new dec_alu + + val dec_i0_pc_d = Input(UInt(31.W)) // for pc=pc+2,4 calculations + val scan_mode = Input(UInt(1.W)) // Scan control + val flush_upper_x = Input(UInt(1.W)) // Branch flush from previous cycle + val dec_tlu_flush_lower_r = Input(UInt(1.W)) // Master flush of entire pipeline + val enable = Input(Bool()) // Clock enable + val i0_ap = Input( new el2_alu_pkt_t ) // predecodes + val a_in = Input(SInt(32.W)) // A operand + val b_in = Input(UInt(32.W)) // B operand + val pp_in = Flipped(Valid(new el2_predict_pkt_t)) // Predicted branch structure ////////// Outputs ///////// val result_ff = Output(UInt(32.W)) // final result val flush_upper_out = Output(UInt(1.W)) // Branch flush - val flush_final_out = Output(UInt(1.W)) // Branch flush or flush entire pipeline val flush_path_out = Output(UInt(31.W)) // Branch flush PC - val pc_ff = Output(UInt(31.W)) // flopped PC val pred_correct_out = Output(UInt(1.W)) // NPC control val predict_p_out = Valid(new el2_predict_pkt_t) // Predicted branch structure }) - io.pc_ff := rvdffe(io.pc_in,io.enable,clock,io.scan_mode.asBool) // any PC is run through here - doesn't have to be alu + io.dec_alu.exu_i0_pc_x := rvdffe(io.dec_i0_pc_d,io.enable,clock,io.scan_mode.asBool) // any PC is run through here - doesn't have to be alu val result = WireInit(UInt(32.W),0.U) io.result_ff := rvdffe(result,io.enable,clock,io.scan_mode.asBool) - val bm = Mux( io.ap.sub.asBool, ~io.b_in, io.b_in) //H:b modified + val bm = Mux( io.i0_ap.sub.asBool, ~io.b_in, io.b_in) //H:b modified val aout = WireInit(UInt(33.W),0.U) - aout := Mux(io.ap.sub.asBool,(Cat(0.U(1.W),io.a_in) + Cat(0.U(1.W),~io.b_in) + Cat(0.U(32.W),io.ap.sub)), (Cat(0.U(1.W),io.a_in) + Cat(0.U(1.W), io.b_in) + Cat(0.U(32.W),io.ap.sub))) + aout := Mux(io.i0_ap.sub.asBool,(Cat(0.U(1.W),io.a_in) + Cat(0.U(1.W),~io.b_in) + Cat(0.U(32.W),io.i0_ap.sub)), (Cat(0.U(1.W),io.a_in) + Cat(0.U(1.W), io.b_in) + Cat(0.U(32.W),io.i0_ap.sub))) val cout = aout(32) val ov = (!io.a_in(31) & !bm(31) & aout(31)) | ( io.a_in(31) & bm(31) & !aout(31) ) //overflow check from last bits @@ -47,26 +45,26 @@ class el2_exu_alu_ctl extends Module with el2_lib with RequireAsyncReset{ val eq = (io.a_in === io.b_in.asSInt) val ne = ~eq val neg = aout(31)// check for the last signed bit (for neg) - val lt = (!io.ap.unsign & (neg ^ ov)) | ( io.ap.unsign & !cout) //if alu packet sends unsigned and there is no cout(i.e no overflow and unsigned pkt) + val lt = (!io.i0_ap.unsign & (neg ^ ov)) | ( io.i0_ap.unsign & !cout) //if alu packet sends unsigned and there is no cout(i.e no overflow and unsigned pkt) val ge = !lt // if not less then val lout = Mux1H(Seq( - io.csr_ren_in.asBool -> io.b_in.asSInt, //read enable read rs2 - io.ap.land.asBool -> (io.a_in & io.b_in.asSInt), //and rs1 and 2 - io.ap.lor.asBool -> (io.a_in | io.b_in.asSInt), - io.ap.lxor.asBool -> (io.a_in ^ io.b_in.asSInt))) + io.dec_alu.dec_csr_ren_d.asBool -> io.b_in.asSInt, //read enable read rs2 + io.i0_ap.land.asBool -> (io.a_in & io.b_in.asSInt), //and rs1 and 2 + io.i0_ap.lor.asBool -> (io.a_in | io.b_in.asSInt), + io.i0_ap.lxor.asBool -> (io.a_in ^ io.b_in.asSInt))) val shift_amount = Mux1H(Seq ( - io.ap.sll.asBool -> (32.U(6.W) - Cat(0.U(1.W),io.b_in(4,0))), // [5] unused - io.ap.srl.asBool -> Cat(0.U(1.W),io.b_in(4,0)) , - io.ap.sra.asBool -> Cat(0.U(1.W),io.b_in(4,0)) )) + io.i0_ap.sll.asBool -> (32.U(6.W) - Cat(0.U(1.W),io.b_in(4,0))), // [5] unused + io.i0_ap.srl.asBool -> Cat(0.U(1.W),io.b_in(4,0)) , + io.i0_ap.sra.asBool -> Cat(0.U(1.W),io.b_in(4,0)) )) val shift_mask = WireInit(UInt(32.W),0.U) - shift_mask := ( "hffffffff".U(32.W) << (repl(5,io.ap.sll) & io.b_in(4,0)) ) + shift_mask := ( "hffffffff".U(32.W) << (repl(5,io.i0_ap.sll) & io.b_in(4,0)) ) val shift_extend = WireInit(UInt(63.W),0.U) - shift_extend := Cat((repl(31,io.ap.sra) & repl(31,io.a_in(31))) | (repl(31,io.ap.sll) & io.a_in(30,0)),io.a_in) + shift_extend := Cat((repl(31,io.i0_ap.sra) & repl(31,io.a_in(31))) | (repl(31,io.i0_ap.sll) & io.a_in(30,0)),io.a_in) val shift_long = WireInit(UInt(63.W),0.U) shift_long := ( shift_extend >> shift_amount(4,0) ); // 62-32 unused @@ -74,48 +72,48 @@ class el2_exu_alu_ctl extends Module with el2_lib with RequireAsyncReset{ val sout = ( shift_long(31,0) & shift_mask(31,0) ); //incase of sra shift_mask is 1 - val sel_shift = io.ap.sll | io.ap.srl | io.ap.sra - val sel_adder = (io.ap.add | io.ap.sub) & !io.ap.slt - val sel_pc = io.ap.jal | io.pp_in.bits.pcall | io.pp_in.bits.pja | io.pp_in.bits.pret - val csr_write_data = Mux(io.ap.csr_imm.asBool, io.b_in.asSInt, io.a_in) + val sel_shift = io.i0_ap.sll | io.i0_ap.srl | io.i0_ap.sra + val sel_adder = (io.i0_ap.add | io.i0_ap.sub) & !io.i0_ap.slt + val sel_pc = io.i0_ap.jal | io.pp_in.bits.pcall | io.pp_in.bits.pja | io.pp_in.bits.pret + val csr_write_data = Mux(io.i0_ap.csr_imm.asBool, io.b_in.asSInt, io.a_in) - val slt_one = io.ap.slt & lt + val slt_one = io.i0_ap.slt & lt // for a conditional br pcout[] will be the opposite of the branch prediction // for jal or pcall, it will be the link address pc+2 or pc+4 - val pcout = rvbradder(Cat(io.pc_in,0.U),Cat(io.brimm_in,0.U)) + val pcout = rvbradder(Cat(io.dec_i0_pc_d,0.U),Cat(io.dec_alu.dec_i0_br_immed_d,0.U)) result := lout(31,0) | Cat(0.U(31.W),slt_one) | (Mux1H(Seq( sel_shift.asBool -> sout(31,0), sel_adder.asBool -> aout(31,0), sel_pc.asBool -> pcout, - io.ap.csr_write.asBool -> csr_write_data(31,0)))) + io.i0_ap.csr_write.asBool -> csr_write_data(31,0)))) // *** branch handling *** - val any_jal = io.ap.jal | //jal + val any_jal = io.i0_ap.jal | //jal io.pp_in.bits.pcall | //branch is a call inst io.pp_in.bits.pja | //branch is a jump always io.pp_in.bits.pret //return inst - val actual_taken = (io.ap.beq & eq) | (io.ap.bne & ne.asUInt) | (io.ap.blt & lt) | (io.ap.bge & ge) | any_jal + val actual_taken = (io.i0_ap.beq & eq) | (io.i0_ap.bne & ne.asUInt) | (io.i0_ap.blt & lt) | (io.i0_ap.bge & ge) | any_jal // pred_correct is for the npc logic // pred_correct indicates not to use the flush_path // for any_jal pred_correct==0 - io.pred_correct_out := (io.valid_in & io.ap.predict_nt & !actual_taken & !any_jal) | (io.valid_in & io.ap.predict_t & actual_taken & !any_jal) + io.pred_correct_out := (io.dec_alu.dec_i0_alu_decode_d & io.i0_ap.predict_nt & !actual_taken & !any_jal) | (io.dec_alu.dec_i0_alu_decode_d & io.i0_ap.predict_t & actual_taken & !any_jal) // for any_jal adder output is the flush path io.flush_path_out := Mux(any_jal.asBool, aout(31,1), pcout(31,1)) // pcall and pret are included here - val cond_mispredict = (io.ap.predict_t & !actual_taken) | (io.ap.predict_nt & actual_taken.asUInt) + val cond_mispredict = (io.i0_ap.predict_t & !actual_taken) | (io.i0_ap.predict_nt & actual_taken.asUInt) // target mispredicts on ret's val target_mispredict = io.pp_in.bits.pret & (io.pp_in.bits.prett =/= aout(31,1)) //predicted return target != aout - io.flush_upper_out := (io.ap.jal | cond_mispredict | target_mispredict) & io.valid_in & !io.flush_upper_x & !io.flush_lower_r + io.flush_upper_out := (io.i0_ap.jal | cond_mispredict | target_mispredict) & io.dec_alu.dec_i0_alu_decode_d & !io.flush_upper_x & !io.dec_tlu_flush_lower_r //there was no entire pipe flush (& previous cycle flush ofc(why check?)) therfore signAL 1 to flush instruction before X stage - io.flush_final_out := ( (io.ap.jal | cond_mispredict | target_mispredict) & io.valid_in & !io.flush_upper_x ) | io.flush_lower_r + io.dec_alu.exu_flush_final := ( (io.i0_ap.jal | cond_mispredict | target_mispredict) & io.dec_alu.dec_i0_alu_decode_d & !io.flush_upper_x ) | io.dec_tlu_flush_lower_r //there was entire pipe flush or (there is mispred or a jal) therfore signAL 1 to flush entire pipe val newhist = WireInit(UInt(2.W),0.U) @@ -123,7 +121,7 @@ class el2_exu_alu_ctl extends Module with el2_lib with RequireAsyncReset{ (!io.pp_in.bits.hist(1) & !actual_taken) | (io.pp_in.bits.hist(1) & actual_taken)) //newhist[0] io.predict_p_out := io.pp_in - io.predict_p_out.bits.misp := !io.flush_upper_x & !io.flush_lower_r & (cond_mispredict | target_mispredict)// if 1 tells that it was a misprediction becauseprevious cycle was not a flush and these was no master flush(lower pipe flush) and ifu predicted taken but actually its nt + io.predict_p_out.bits.misp := !io.flush_upper_x & !io.dec_tlu_flush_lower_r & (cond_mispredict | target_mispredict)// if 1 tells that it was a misprediction becauseprevious cycle was not a flush and these was no master flush(lower pipe flush) and ifu predicted taken but actually its nt io.predict_p_out.bits.ataken := actual_taken; // send a control signal telling it branch taken or not io.predict_p_out.bits.hist := newhist } diff --git a/src/main/scala/exu/el2_exu_div_ctl.scala b/src/main/scala/exu/el2_exu_div_ctl.scala index 976debdd..f53254b8 100644 --- a/src/main/scala/exu/el2_exu_div_ctl.scala +++ b/src/main/scala/exu/el2_exu_div_ctl.scala @@ -10,13 +10,14 @@ import lib._ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { val io = IO(new Bundle{ val scan_mode = Input(Bool()) - val dp = Flipped(Valid(new el2_div_pkt_t )) +// val div_p = Flipped(Valid(new el2_div_pkt_t )) val dividend = Input(UInt(32.W)) val divisor = Input(UInt(32.W)) - val cancel = Input(UInt(1.W)) +// val dec_div_cancel = Input(UInt(1.W)) - val out = Output(UInt(32.W)) - val finish_dly = Output(UInt(1.W)) + val exu_div_result = Output(UInt(32.W)) + val exu_div_wren = Output(UInt(1.W)) + val dec_div = new dec_div }) // val exu_div_clk = Wire(Clock()) val run_state = WireInit(0.U(1.W)) @@ -47,11 +48,11 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { val dividend_eff = WireInit(0.U(32.W)) val a_shift = WireInit(0.U(33.W)) - io.out := 0.U - io.finish_dly := 0.U +// io.exu_div_result := 0.U +// io.exu_div_wren := 0.U - val valid_x = valid_ff_x & !io.cancel + val valid_x = valid_ff_x & !io.dec_div.dec_div_cancel // START - short circuit logic for small numbers {{ // small number divides - any 4b / 4b is done in 1 cycle (divisor != 0) @@ -157,13 +158,13 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { // *** End Short *** }} val finish = smallnum_case | Mux(!rem_ff ,count === 32.U(6.W) ,count === 33.U(6.W)) - val div_clken = io.dp.valid | run_state | finish | finish_ff - val run_in = (io.dp.valid | run_state) & !finish & !io.cancel - count_in := Fill(6,(run_state & !finish & !io.cancel & !shortq_enable)) & (count + Cat(0.U,shortq_shift_ff) + (1.U)(6.W)) + val div_clken = io.dec_div.div_p.valid | run_state | finish | finish_ff + val run_in = (io.dec_div.div_p.valid | run_state) & !finish & !io.dec_div.dec_div_cancel + count_in := Fill(6,(run_state & !finish & !io.dec_div.dec_div_cancel & !shortq_enable)) & (count + Cat(0.U,shortq_shift_ff) + (1.U)(6.W)) //io.test := count_in - io.finish_dly := finish_ff & !io.cancel - val sign_eff = !io.dp.bits.unsign & (io.divisor =/= 0.U(32.W)) + io.exu_div_wren := finish_ff & !io.dec_div.dec_div_cancel + val sign_eff = !io.dec_div.div_p.bits.unsign & (io.divisor =/= 0.U(32.W)) q_in := Mux1H(Seq( @@ -171,7 +172,7 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { (run_state & (valid_ff_x | shortq_enable_ff)).asBool -> (Cat(dividend_eff(31,0),!a_in(32)) << shortq_shift_ff) , (run_state & !(valid_ff_x | shortq_enable_ff)).asBool -> Cat(q_ff(31,0),!a_in(32)) )) - val qff_enable = io.dp.valid | (run_state & !shortq_enable) + val qff_enable = io.dec_div.div_p.valid | (run_state & !shortq_enable) dividend_eff := Mux((sign_ff & dividend_neg_ff).asBool, rvtwoscomp(q_ff(31,0)),q_ff(31,0)) @@ -182,7 +183,7 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { (!rem_correct & !shortq_enable_ff).asBool -> Cat(a_ff(31,0), q_ff(32)) , (!rem_correct & shortq_enable_ff).asBool -> Cat(0.U(9.W),a_eff_shift(55,32)) )) - val aff_enable = io.dp.valid | (run_state & !shortq_enable & (count =/= 33.U(6.W))) | rem_correct + val aff_enable = io.dec_div.div_p.valid | (run_state & !shortq_enable & (count =/= 33.U(6.W))) | rem_correct a_shift := Fill(33,run_state) & a_eff a_in := Fill(33,run_state) & (a_shift + m_eff + Cat(0.U(32.W),!add)) val m_already_comp = divisor_neg_ff & sign_ff @@ -192,7 +193,7 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { val q_ff_eff = Mux((sign_ff & (dividend_neg_ff ^ divisor_neg_ff)).asBool,rvtwoscomp(q_ff(31,0)), q_ff(31,0)) val a_ff_eff = Mux((sign_ff & dividend_neg_ff ).asBool, rvtwoscomp(a_ff(31,0)), a_ff(31,0)) - io.out := Mux1H(Seq( + io.exu_div_result := Mux1H(Seq( smallnum_case_ff.asBool -> Cat(0.U(28.W), smallnum_ff), rem_ff.asBool -> a_ff_eff , (!smallnum_case_ff & !rem_ff).asBool -> q_ff_eff @@ -201,14 +202,14 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { val exu_div_cgc = rvclkhdr(clock,div_clken.asBool,io.scan_mode) withClock(exu_div_cgc) { - valid_ff_x := RegNext(io.dp.valid & !io.cancel, 0.U) - finish_ff := RegNext(finish & !io.cancel, 0.U) + valid_ff_x := RegNext(io.dec_div.div_p.valid & !io.dec_div.dec_div_cancel, 0.U) + finish_ff := RegNext(finish & !io.dec_div.dec_div_cancel, 0.U) run_state := RegNext(run_in, 0.U) count := RegNext(count_in, 0.U) - dividend_neg_ff := RegEnable(io.dividend(31), 0.U, io.dp.valid.asBool) - divisor_neg_ff := RegEnable(io.divisor(31), 0.U, io.dp.valid.asBool) - sign_ff := RegEnable(sign_eff, 0.U, io.dp.valid.asBool) - rem_ff := RegEnable(io.dp.bits.rem, 0.U, io.dp.valid.asBool) + dividend_neg_ff := RegEnable(io.dividend(31), 0.U, io.dec_div.div_p.valid.asBool) + divisor_neg_ff := RegEnable(io.divisor(31), 0.U, io.dec_div.div_p.valid.asBool) + sign_ff := RegEnable(sign_eff, 0.U, io.dec_div.div_p.valid.asBool) + rem_ff := RegEnable(io.dec_div.div_p.bits.rem, 0.U, io.dec_div.div_p.valid.asBool) smallnum_case_ff := RegNext(smallnum_case, 0.U) smallnum_ff := RegNext(smallnum, 0.U) shortq_enable_ff := RegNext(shortq_enable, 0.U) @@ -216,7 +217,7 @@ class el2_exu_div_ctl extends Module with RequireAsyncReset with el2_lib { } q_ff := rvdffe(q_in, qff_enable.asBool,clock,io.scan_mode) a_ff := rvdffe(a_in, aff_enable.asBool,clock,io.scan_mode) - m_ff := rvdffe(Cat(!io.dp.bits.unsign & io.divisor(31), io.divisor), io.dp.valid.asBool,clock,io.scan_mode) + m_ff := rvdffe(Cat(!io.dec_div.div_p.bits.unsign & io.divisor(31), io.divisor), io.dec_div.div_p.valid.asBool,clock,io.scan_mode) } object div_main extends App{ diff --git a/src/main/scala/ifu/el2_ifu.scala b/src/main/scala/ifu/el2_ifu.scala index 89311c3d..b437b5a1 100644 --- a/src/main/scala/ifu/el2_ifu.scala +++ b/src/main/scala/ifu/el2_ifu.scala @@ -4,58 +4,28 @@ import chisel3.internal.naming.chiselName import chisel3.util._ import lib._ import include._ +class ifu_dec extends Bundle{ + val dec_aln = new dec_aln + val dec_mem_ctrl = new dec_mem_ctrl + val dec_ifc = new dec_ifc + val dec_bp = new dec_bp +} +class exu_ifu extends Bundle{ + val exu_bp = new exu_bp() + val exu_ifc = new exu_ifc +} + +@chiselName class el2_ifu extends Module with el2_lib with RequireAsyncReset { val io = IO(new Bundle{ val free_clk = Input(Clock()) val active_clk = Input(Clock()) - val dec_i0_decode_d = Input(Bool()) - val exu_flush_final = Input(Bool()) - val dec_tlu_i0_commit_cmt = Input(Bool()) - val dec_tlu_flush_err_wb = Input(Bool()) - val dec_tlu_flush_noredir_wb = Input(Bool()) - val exu_flush_path_final = Input(UInt(31.W)) - val dec_tlu_mrac_ff = Input(UInt(32.W)) - val dec_tlu_fence_i_wb = Input(Bool()) - val dec_tlu_flush_leak_one_wb = Input(Bool()) - val dec_tlu_bpred_disable = Input(Bool()) - val dec_tlu_core_ecc_disable = Input(Bool()) - val dec_tlu_force_halt = Input(Bool()) + val ifu_dec = new ifu_dec + val exu_ifu = new exu_ifu // AXI Write Channel - val ifu_axi_awvalid = Output(Bool()) - val ifu_axi_awid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_awaddr = Output(UInt(32.W)) - val ifu_axi_awregion = Output(UInt(4.W)) - val ifu_axi_awlen = Output(UInt(8.W)) - val ifu_axi_awsize = Output(UInt(3.W)) - val ifu_axi_awburst = Output(UInt(2.W)) - val ifu_axi_awlock = Output(Bool()) - val ifu_axi_awcache = Output(UInt(4.W)) - val ifu_axi_awprot = Output(UInt(3.W)) - val ifu_axi_awqos = Output(UInt(4.W)) - val ifu_axi_wvalid = Output(Bool()) - val ifu_axi_wdata = Output(UInt(64.W)) - val ifu_axi_wstrb = Output(UInt(8.W)) - val ifu_axi_wlast = Output(Bool()) - val ifu_axi_bready = Output(Bool()) - // AXI Read Channel - val ifu_axi_arvalid = Output(Bool()) - val ifu_axi_arready = Input(Bool()) - val ifu_axi_arid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_araddr = Output(UInt(32.W)) - val ifu_axi_arregion = Output(UInt(4.W)) - val ifu_axi_arlen = Output(UInt(8.W)) - val ifu_axi_arsize = Output(UInt(3.W)) - val ifu_axi_arburst = Output(UInt(2.W)) - val ifu_axi_arlock = Output(Bool()) - val ifu_axi_arcache = Output(UInt(4.W)) - val ifu_axi_arprot = Output(UInt(3.W)) - val ifu_axi_arqos = Output(UInt(4.W)) - val ifu_axi_rvalid = Input(Bool()) - val ifu_axi_rready = Output(Bool()) - val ifu_axi_rid = Input(UInt(IFU_BUS_TAG.W)) - val ifu_axi_rdata = Input(UInt(64.W)) - val ifu_axi_rresp = Input(UInt(2.W)) + val ifu = new axi_channels() val ifu_bus_clk_en = Input(Bool()) + // DMA signals val dma_iccm_req = Input(Bool()) val dma_mem_addr = Input(UInt(32.W)) @@ -64,15 +34,14 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { val dma_mem_wdata = Input(UInt(64.W)) val dma_mem_tag = Input(UInt(3.W)) val dma_iccm_stall_any = Input(Bool()) + // ICCM val iccm_dma_ecc_error = Output(Bool()) val iccm_dma_rvalid = Output(Bool()) val iccm_dma_rdata = Output(UInt(64.W)) val iccm_dma_rtag = Output(UInt(3.W)) val iccm_ready = Output(Bool()) - val ifu_pmu_instr_aligned = Output(Bool()) - val ifu_pmu_fetch_stall = Output(Bool()) - val ifu_ic_error_start = Output(Bool()) + // I$ val ic_rw_addr = Output(UInt(31.W)) val ic_wr_en = Output(UInt(ICACHE_NUM_WAYS.W)) @@ -82,7 +51,6 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { val ic_debug_rd_data = Input(UInt(71.W)) val ictag_debug_rd_data = Input(UInt(26.W)) val ic_debug_wr_data = Output(UInt(71.W)) - val ifu_ic_debug_rd_data = Output(UInt(71.W)) val ic_eccerr = Input(UInt(ICACHE_BANKS_WAY.W)) val ic_parerr = Input(UInt(ICACHE_BANKS_WAY.W)) val ic_premux_data = Output(UInt(64.W)) @@ -95,6 +63,7 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { val ic_tag_valid = Output(UInt(ICACHE_NUM_WAYS.W)) val ic_rd_hit = Input(UInt(ICACHE_NUM_WAYS.W)) val ic_tag_perr = Input(Bool()) + // ICCM cont'd val iccm_rw_addr = Output(UInt((ICCM_BITS-1).W)) val iccm_wren = Output(Bool()) @@ -103,42 +72,9 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { val iccm_wr_size = Output(UInt(3.W)) val iccm_rd_data = Input(UInt(64.W)) val iccm_rd_data_ecc = Input(UInt(78.W)) - val ifu_iccm_rd_ecc_single_err = Output(Bool()) + // Performance counter - val ifu_pmu_ic_miss = Output(Bool()) - val ifu_pmu_ic_hit = Output(Bool()) - val ifu_pmu_bus_error = Output(Bool()) - val ifu_pmu_bus_busy = Output(Bool()) - val ifu_pmu_bus_trxn = Output(Bool()) - // - val ifu_i0_icaf = Output(Bool()) - val ifu_i0_icaf_type = Output(UInt(2.W)) - val ifu_i0_valid = Output(Bool()) - val ifu_i0_icaf_f1 = Output(Bool()) - val ifu_i0_dbecc = Output(Bool()) val iccm_dma_sb_error = Output(Bool()) - val ifu_i0_instr = Output(UInt(32.W)) - val ifu_i0_pc = Output(UInt(31.W)) - val ifu_i0_pc4 = Output(Bool()) - val ifu_miss_state_idle = Output(Bool()) - // Aligner branch data - val i0_brp = Valid(new el2_br_pkt_t) - val ifu_i0_bp_index = Output(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) - val ifu_i0_bp_fghr = Output(UInt(BHT_GHR_SIZE.W)) - val ifu_i0_bp_btag = Output(UInt(BTB_BTAG_SIZE.W)) - // BP Inputs - val exu_mp_pkt = Flipped(Valid(new el2_predict_pkt_t)) - val exu_mp_eghr = Input(UInt(BHT_GHR_SIZE.W)) - val exu_mp_fghr = Input(UInt(BHT_GHR_SIZE.W)) - val exu_mp_index = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // Misprediction index - val exu_mp_btag = Input(UInt(BTB_BTAG_SIZE.W)) - val dec_tlu_br0_r_pkt = Flipped(Valid(new el2_br_tlu_pkt_t)) - val exu_i0_br_fghr_r = Input(UInt(BHT_GHR_SIZE.W)) // Updated GHR from the exu - val exu_i0_br_index_r = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) - val dec_tlu_flush_lower_wb = Input(Bool()) - val ifu_i0_cinst = Output(UInt(16.W)) - val dec_tlu_ic_diag_pkt = Input(new el2_cache_debug_pkt_t) - val ifu_ic_debug_rd_data_valid = Output(Bool()) val iccm_buf_correct_ecc = Output(Bool()) val iccm_correction_state = Output(Bool()) val scan_mode = Input(Bool()) @@ -147,6 +83,7 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { val bp_ctl_ch = Module(new el2_ifu_bp_ctl) val aln_ctl_ch = Module(new el2_ifu_aln_ctl) val ifc_ctl_ch = Module(new el2_ifu_ifc_ctl) + // IFC wiring Inputs ifc_ctl_ch.io.active_clk := io.active_clk ifc_ctl_ch.io.free_clk := io.free_clk @@ -154,18 +91,14 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { ifc_ctl_ch.io.ic_hit_f := mem_ctl_ch.io.ic_hit_f ifc_ctl_ch.io.ifu_fb_consume1 := aln_ctl_ch.io.ifu_fb_consume1 ifc_ctl_ch.io.ifu_fb_consume2 := aln_ctl_ch.io.ifu_fb_consume2 - ifc_ctl_ch.io.dec_tlu_flush_noredir_wb := io.dec_tlu_flush_noredir_wb - ifc_ctl_ch.io.exu_flush_final := io.exu_flush_final - ifc_ctl_ch.io.exu_flush_path_final := io.exu_flush_path_final + ifc_ctl_ch.io.dec_ifc <> io.ifu_dec.dec_ifc + ifc_ctl_ch.io.exu_ifc <> io.exu_ifu.exu_ifc ifc_ctl_ch.io.ifu_bp_hit_taken_f := bp_ctl_ch.io.ifu_bp_hit_taken_f ifc_ctl_ch.io.ifu_bp_btb_target_f := bp_ctl_ch.io.ifu_bp_btb_target_f ifc_ctl_ch.io.ic_dma_active := mem_ctl_ch.io.ic_dma_active ifc_ctl_ch.io.ic_write_stall := mem_ctl_ch.io.ic_write_stall ifc_ctl_ch.io.dma_iccm_stall_any := io.dma_iccm_stall_any - ifc_ctl_ch.io.dec_tlu_mrac_ff := io.dec_tlu_mrac_ff ifc_ctl_ch.io.ifu_ic_mb_empty := mem_ctl_ch.io.ifu_ic_mb_empty - // Input complete - // ALN wiring Inputs aln_ctl_ch.io.scan_mode := io.scan_mode @@ -183,8 +116,8 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { aln_ctl_ch.io.ifu_bp_way_f := bp_ctl_ch.io.ifu_bp_way_f aln_ctl_ch.io.ifu_bp_valid_f := bp_ctl_ch.io.ifu_bp_valid_f aln_ctl_ch.io.ifu_bp_ret_f := bp_ctl_ch.io.ifu_bp_ret_f - aln_ctl_ch.io.exu_flush_final := io.exu_flush_final - aln_ctl_ch.io.dec_i0_decode_d := io.dec_i0_decode_d + aln_ctl_ch.io.exu_flush_final := io.exu_ifu.exu_ifc.exu_flush_final + aln_ctl_ch.io.dec_aln <> io.ifu_dec.dec_aln aln_ctl_ch.io.ifu_fetch_data_f := mem_ctl_ch.io.ic_data_f aln_ctl_ch.io.ifu_fetch_val := mem_ctl_ch.io.ifu_fetch_val aln_ctl_ch.io.ifu_fetch_pc := ifc_ctl_ch.io.ifc_fetch_addr_f @@ -195,27 +128,14 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { bp_ctl_ch.io.ic_hit_f := mem_ctl_ch.io.ic_hit_f bp_ctl_ch.io.ifc_fetch_addr_f := ifc_ctl_ch.io.ifc_fetch_addr_f bp_ctl_ch.io.ifc_fetch_req_f := ifc_ctl_ch.io.ifc_fetch_req_f - bp_ctl_ch.io.dec_tlu_br0_r_pkt := io.dec_tlu_br0_r_pkt - bp_ctl_ch.io.exu_i0_br_fghr_r := io.exu_i0_br_fghr_r - bp_ctl_ch.io.exu_i0_br_index_r := io.exu_i0_br_index_r - bp_ctl_ch.io.dec_tlu_flush_lower_wb := io.dec_tlu_flush_lower_wb - bp_ctl_ch.io.dec_tlu_flush_leak_one_wb := io.dec_tlu_flush_leak_one_wb - bp_ctl_ch.io.dec_tlu_bpred_disable := io.dec_tlu_bpred_disable - bp_ctl_ch.io.exu_mp_pkt <> io.exu_mp_pkt - bp_ctl_ch.io.exu_mp_eghr := io.exu_mp_eghr - bp_ctl_ch.io.exu_mp_fghr := io.exu_mp_fghr - bp_ctl_ch.io.exu_mp_index := io.exu_mp_index - bp_ctl_ch.io.exu_mp_btag := io.exu_mp_btag - bp_ctl_ch.io.exu_flush_final := io.exu_flush_final + bp_ctl_ch.io.dec_bp <> io.ifu_dec.dec_bp + bp_ctl_ch.io.exu_bp <> io.exu_ifu.exu_bp // mem-ctl wiring mem_ctl_ch.io.free_clk := io.free_clk mem_ctl_ch.io.active_clk := io.active_clk - mem_ctl_ch.io.exu_flush_final := io.exu_flush_final - mem_ctl_ch.io.dec_tlu_flush_lower_wb := io.dec_tlu_flush_lower_wb - mem_ctl_ch.io.dec_tlu_flush_err_wb := io.dec_tlu_flush_err_wb - mem_ctl_ch.io.dec_tlu_i0_commit_cmt := io.dec_tlu_i0_commit_cmt - mem_ctl_ch.io.dec_tlu_force_halt := io.dec_tlu_force_halt + mem_ctl_ch.io.exu_flush_final := io.exu_ifu.exu_ifc.exu_flush_final + mem_ctl_ch.io.dec_mem_ctrl <> io.ifu_dec.dec_mem_ctrl mem_ctl_ch.io.ifc_fetch_addr_bf := ifc_ctl_ch.io.ifc_fetch_addr_bf mem_ctl_ch.io.ifc_fetch_uncacheable_bf := ifc_ctl_ch.io.ifc_fetch_uncacheable_bf mem_ctl_ch.io.ifc_fetch_req_bf := ifc_ctl_ch.io.ifc_fetch_req_bf @@ -223,14 +143,9 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { mem_ctl_ch.io.ifc_iccm_access_bf := ifc_ctl_ch.io.ifc_iccm_access_bf mem_ctl_ch.io.ifc_region_acc_fault_bf := ifc_ctl_ch.io.ifc_region_acc_fault_bf mem_ctl_ch.io.ifc_dma_access_ok := ifc_ctl_ch.io.ifc_dma_access_ok - mem_ctl_ch.io.dec_tlu_fence_i_wb := io.dec_tlu_fence_i_wb mem_ctl_ch.io.ifu_bp_hit_taken_f := bp_ctl_ch.io.ifu_bp_hit_taken_f mem_ctl_ch.io.ifu_bp_inst_mask_f := bp_ctl_ch.io.ifu_bp_inst_mask_f - mem_ctl_ch.io.ifu_axi_arready := io.ifu_axi_arready - mem_ctl_ch.io.ifu_axi_rvalid := io.ifu_axi_rvalid - mem_ctl_ch.io.ifu_axi_rid := io.ifu_axi_rid - mem_ctl_ch.io.ifu_axi_rdata := io.ifu_axi_rdata - mem_ctl_ch.io.ifu_axi_rresp := io.ifu_axi_rresp + mem_ctl_ch.io.ifu_axi <> io.ifu mem_ctl_ch.io.ifu_bus_clk_en := io.ifu_bus_clk_en mem_ctl_ch.io.dma_iccm_req := io.dma_iccm_req mem_ctl_ch.io.dma_mem_addr := io.dma_mem_addr @@ -248,55 +163,21 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { mem_ctl_ch.io.iccm_rd_data := io.iccm_rd_data mem_ctl_ch.io.iccm_rd_data_ecc := io.iccm_rd_data_ecc mem_ctl_ch.io.ifu_fetch_val := mem_ctl_ch.io.ic_fetch_val_f - mem_ctl_ch.io.dec_tlu_ic_diag_pkt <> io.dec_tlu_ic_diag_pkt - mem_ctl_ch.io.dec_tlu_core_ecc_disable := io.dec_tlu_core_ecc_disable mem_ctl_ch.io.scan_mode := io.scan_mode // Connecting the final outputs - io.ifu_axi_awvalid := mem_ctl_ch.io.ifu_axi_awvalid - io.ifu_axi_awid := mem_ctl_ch.io.ifu_axi_awid - io.ifu_axi_awaddr := mem_ctl_ch.io.ifu_axi_awaddr - io.ifu_axi_awregion := mem_ctl_ch.io.ifu_axi_awregion - io.ifu_axi_awlen := mem_ctl_ch.io.ifu_axi_awlen - io.ifu_axi_awsize := mem_ctl_ch.io.ifu_axi_awsize - io.ifu_axi_awburst := mem_ctl_ch.io.ifu_axi_awburst - io.ifu_axi_awlock := mem_ctl_ch.io.ifu_axi_awlock - io.ifu_axi_awcache := mem_ctl_ch.io.ifu_axi_awcache - io.ifu_axi_awprot := mem_ctl_ch.io.ifu_axi_awprot - io.ifu_axi_awqos := mem_ctl_ch.io.ifu_axi_awqos - io.ifu_axi_wvalid := mem_ctl_ch.io.ifu_axi_wvalid - io.ifu_axi_wdata := mem_ctl_ch.io.ifu_axi_wdata - io.ifu_axi_wstrb := mem_ctl_ch.io.ifu_axi_wstrb - io.ifu_axi_wlast := mem_ctl_ch.io.ifu_axi_wlast - io.ifu_axi_bready := mem_ctl_ch.io.ifu_axi_bready - // AXI Read Channel - io.ifu_axi_arvalid := mem_ctl_ch.io.ifu_axi_arvalid - io.ifu_axi_arid := mem_ctl_ch.io.ifu_axi_arid - io.ifu_axi_araddr := mem_ctl_ch.io.ifu_axi_araddr - io.ifu_axi_arregion := mem_ctl_ch.io.ifu_axi_arregion - io.ifu_axi_arlen := mem_ctl_ch.io.ifu_axi_arlen - io.ifu_axi_arsize := mem_ctl_ch.io.ifu_axi_arsize - io.ifu_axi_arburst := mem_ctl_ch.io.ifu_axi_arburst - io.ifu_axi_arlock := mem_ctl_ch.io.ifu_axi_arlock - io.ifu_axi_arcache := mem_ctl_ch.io.ifu_axi_arcache - io.ifu_axi_arprot := mem_ctl_ch.io.ifu_axi_arprot - io.ifu_axi_arqos := mem_ctl_ch.io.ifu_axi_arqos - io.ifu_axi_rready := mem_ctl_ch.io.ifu_axi_rready io.iccm_dma_ecc_error := mem_ctl_ch.io.iccm_dma_ecc_error io.iccm_dma_rvalid := mem_ctl_ch.io.iccm_dma_rvalid io.iccm_dma_rdata := mem_ctl_ch.io.iccm_dma_rdata io.iccm_dma_rtag := mem_ctl_ch.io.iccm_dma_rtag io.iccm_ready := mem_ctl_ch.io.iccm_ready - io.ifu_pmu_instr_aligned := aln_ctl_ch.io.ifu_pmu_instr_aligned - io.ifu_pmu_fetch_stall := ifc_ctl_ch.io.ifu_pmu_fetch_stall - io.ifu_ic_error_start := mem_ctl_ch.io.ic_error_start + // I$ io.ic_rw_addr := mem_ctl_ch.io.ic_rw_addr io.ic_wr_en := mem_ctl_ch.io.ic_wr_en io.ic_rd_en := mem_ctl_ch.io.ic_rd_en io.ic_wr_data := mem_ctl_ch.io.ic_wr_data io.ic_debug_wr_data := mem_ctl_ch.io.ic_debug_wr_data - io.ifu_ic_debug_rd_data := mem_ctl_ch.io.ifu_ic_debug_rd_data io.ic_sel_premux_data := mem_ctl_ch.io.ic_sel_premux_data io.ic_debug_addr := mem_ctl_ch.io.ic_debug_addr io.ic_debug_rd_en := mem_ctl_ch.io.ic_debug_rd_en @@ -309,36 +190,16 @@ class el2_ifu extends Module with el2_lib with RequireAsyncReset { io.iccm_rden := mem_ctl_ch.io.iccm_rden io.iccm_wr_data := mem_ctl_ch.io.iccm_wr_data io.iccm_wr_size := mem_ctl_ch.io.iccm_wr_size - io.ifu_iccm_rd_ecc_single_err := mem_ctl_ch.io.iccm_rd_ecc_single_err + // Performance counter - io.ifu_pmu_ic_miss := mem_ctl_ch.io.ifu_pmu_ic_miss - io.ifu_pmu_ic_hit := mem_ctl_ch.io.ifu_pmu_ic_hit - io.ifu_pmu_bus_error := mem_ctl_ch.io.ifu_pmu_bus_error - io.ifu_pmu_bus_busy := mem_ctl_ch.io.ifu_pmu_bus_busy - io.ifu_pmu_bus_trxn := mem_ctl_ch.io.ifu_pmu_bus_trxn - // - io.ifu_i0_icaf := aln_ctl_ch.io.ifu_i0_icaf - io.ifu_i0_icaf_type := aln_ctl_ch.io.ifu_i0_icaf_type - io.ifu_i0_valid := aln_ctl_ch.io.ifu_i0_valid - io.ifu_i0_icaf_f1 := aln_ctl_ch.io.ifu_i0_icaf_f1 - io.ifu_i0_dbecc := aln_ctl_ch.io.ifu_i0_dbecc io.iccm_dma_sb_error := mem_ctl_ch.io.iccm_dma_sb_error - io.ifu_i0_instr := aln_ctl_ch.io.ifu_i0_instr - io.ifu_i0_pc := aln_ctl_ch.io.ifu_i0_pc - io.ifu_i0_pc4 := aln_ctl_ch.io.ifu_i0_pc4 - io.ifu_miss_state_idle := mem_ctl_ch.io.ifu_miss_state_idle + // Aligner branch data - io.i0_brp := aln_ctl_ch.io.i0_brp - io.ifu_i0_bp_index := aln_ctl_ch.io.ifu_i0_bp_index - io.ifu_i0_bp_fghr := aln_ctl_ch.io.ifu_i0_bp_fghr - io.ifu_i0_bp_btag := aln_ctl_ch.io.ifu_i0_bp_btag - io.ifu_i0_cinst := aln_ctl_ch.io.ifu_i0_cinst - io.ifu_ic_debug_rd_data_valid := mem_ctl_ch.io.ifu_ic_debug_rd_data_valid io.iccm_buf_correct_ecc := mem_ctl_ch.io.iccm_buf_correct_ecc io.iccm_correction_state := mem_ctl_ch.io.iccm_correction_state io.ic_premux_data := mem_ctl_ch.io.ic_premux_data } -object ifu_comp extends App { +object ifu_top extends App { println((new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu())) } diff --git a/src/main/scala/ifu/el2_ifu_aln_ctl.scala b/src/main/scala/ifu/el2_ifu_aln_ctl.scala index ac2ea554..28ca0b69 100644 --- a/src/main/scala/ifu/el2_ifu_aln_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_aln_ctl.scala @@ -3,6 +3,29 @@ import lib._ import chisel3._ import chisel3.util._ import include._ +class aln_ib extends Bundle with el2_lib{ + val ifu_i0_icaf = Output(Bool()) + val ifu_i0_icaf_type = Output(UInt(2.W)) + val ifu_i0_icaf_f1 = Output(Bool()) + val ifu_i0_dbecc = Output(Bool()) + val ifu_i0_bp_index = Output(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) + val ifu_i0_bp_fghr = Output(UInt(BHT_GHR_SIZE.W)) + val ifu_i0_bp_btag = Output(UInt(BTB_BTAG_SIZE.W)) + val ifu_i0_valid = Output(Bool()) + val ifu_i0_instr = Output(UInt(32.W)) + val ifu_i0_pc = Output(UInt(31.W)) + val ifu_i0_pc4 = Output(Bool()) + val i0_brp = Valid(new el2_br_pkt_t) +} +class aln_dec extends Bundle{ + val dec_i0_decode_d = Input(Bool()) // Dec + val ifu_i0_cinst = Output(UInt(16.W)) // Dec +} +class dec_aln extends Bundle with el2_lib { + val aln_dec = new aln_dec + val aln_ib = new aln_ib + val ifu_pmu_instr_aligned = Output(Bool()) // TLU +} class el2_ifu_aln_ctl extends Module with el2_lib with RequireAsyncReset { val io = IO(new Bundle{ @@ -22,43 +45,30 @@ class el2_ifu_aln_ctl extends Module with el2_lib with RequireAsyncReset { val ifu_bp_valid_f = Input(UInt(2.W)) val ifu_bp_ret_f = Input(UInt(2.W)) val exu_flush_final = Input(Bool()) - val dec_i0_decode_d = Input(Bool()) + val dec_aln = new dec_aln val ifu_fetch_data_f = Input(UInt(32.W)) val ifu_fetch_val = Input(UInt(2.W)) val ifu_fetch_pc = Input(UInt(31.W)) ///////////////////////////////////////////////// - val ifu_i0_valid = Output(Bool()) - val ifu_i0_icaf = Output(Bool()) - val ifu_i0_icaf_type = Output(UInt(2.W)) - val ifu_i0_icaf_f1 = Output(Bool()) - val ifu_i0_dbecc = Output(Bool()) - val ifu_i0_instr = Output(UInt(32.W)) - val ifu_i0_pc = Output(UInt(31.W)) - val ifu_i0_pc4 = Output(Bool()) val ifu_fb_consume1 = Output(Bool()) val ifu_fb_consume2 = Output(Bool()) - val ifu_i0_bp_index = Output(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) - val ifu_i0_bp_fghr = Output(UInt(BHT_GHR_SIZE.W)) - val ifu_i0_bp_btag = Output(UInt(BTB_BTAG_SIZE.W)) - val ifu_pmu_instr_aligned = Output(Bool()) - val ifu_i0_cinst = Output(UInt(16.W)) - val i0_brp = Valid(new el2_br_pkt_t) + }) - io.ifu_i0_valid := 0.U - io.ifu_i0_icaf := 0.U - io.ifu_i0_icaf_type := 0.U - io.ifu_i0_icaf_f1 := 0.U - io.ifu_i0_dbecc := 0.U - io.ifu_i0_instr := 0.U - io.ifu_i0_pc := 0.U - io.ifu_i0_pc4 := 0.U + io.dec_aln.aln_ib.ifu_i0_valid := 0.U + io.dec_aln.aln_ib.ifu_i0_icaf := 0.U + io.dec_aln.aln_ib.ifu_i0_icaf_type := 0.U + io.dec_aln.aln_ib.ifu_i0_icaf_f1 := 0.U + io.dec_aln.aln_ib.ifu_i0_dbecc := 0.U + io.dec_aln.aln_ib.ifu_i0_instr := 0.U + io.dec_aln.aln_ib.ifu_i0_pc := 0.U + io.dec_aln.aln_ib.ifu_i0_pc4 := 0.U io.ifu_fb_consume1 := 0.U io.ifu_fb_consume2 := 0.U - io.ifu_i0_bp_index := 0.U - io.ifu_i0_bp_fghr := 0.U - io.ifu_i0_bp_btag := 0.U - io.ifu_pmu_instr_aligned := 0.U - io.ifu_i0_cinst := 0.U + io.dec_aln.aln_ib.ifu_i0_bp_index := 0.U + io.dec_aln.aln_ib.ifu_i0_bp_fghr := 0.U + io.dec_aln.aln_ib.ifu_i0_bp_btag := 0.U + io.dec_aln.ifu_pmu_instr_aligned := 0.U + io.dec_aln.aln_dec.ifu_i0_cinst := 0.U val MHI = 46+BHT_GHR_SIZE // 54 val MSIZE = 47+BHT_GHR_SIZE // 55 val BRDATA_SIZE = 12 @@ -337,35 +347,35 @@ class el2_ifu_aln_ctl extends Module with el2_lib with RequireAsyncReset { val secondpc = Mux1H(Seq(f0val(1).asBool()->f0pc_plus1 , (!f0val(1) & f0val(0)).asBool->f1pc)) - io.ifu_i0_pc := f0pc + io.dec_aln.aln_ib.ifu_i0_pc := f0pc val firstpc = f0pc - io.ifu_i0_pc4 := first4B + io.dec_aln.aln_ib.ifu_i0_pc4 := first4B - io.ifu_i0_cinst := aligndata(15,0) + io.dec_aln.aln_dec.ifu_i0_cinst := aligndata(15,0) first4B := aligndata(1,0) === 3.U val first2B = ~first4B - io.ifu_i0_valid := Mux1H(Seq(first4B.asBool -> alignval(1), first2B.asBool -> alignval(0))) + io.dec_aln.aln_ib.ifu_i0_valid := Mux1H(Seq(first4B.asBool -> alignval(1), first2B.asBool -> alignval(0))) - io.ifu_i0_icaf := Mux1H(Seq(first4B.asBool -> alignicaf.orR, first2B.asBool -> alignicaf(0))) + io.dec_aln.aln_ib.ifu_i0_icaf := Mux1H(Seq(first4B.asBool -> alignicaf.orR, first2B.asBool -> alignicaf(0))) - io.ifu_i0_icaf_type := Mux((first4B & !f0val(1) & f0val(0) & !alignicaf(0) & !aligndbecc(0)).asBool, f1ictype, f0ictype) + io.dec_aln.aln_ib.ifu_i0_icaf_type := Mux((first4B & !f0val(1) & f0val(0) & !alignicaf(0) & !aligndbecc(0)).asBool, f1ictype, f0ictype) val icaf_eff = alignicaf(1) | aligndbecc(1) - io.ifu_i0_icaf_f1 := first4B & icaf_eff & alignfromf1 + io.dec_aln.aln_ib.ifu_i0_icaf_f1 := first4B & icaf_eff & alignfromf1 - io.ifu_i0_dbecc := Mux1H(Seq(first4B.asBool->aligndbecc.orR, first2B.asBool->aligndbecc(0))) + io.dec_aln.aln_ib.ifu_i0_dbecc := Mux1H(Seq(first4B.asBool->aligndbecc.orR, first2B.asBool->aligndbecc(0))) val ifirst = aligndata val decompressed = Module(new el2_ifu_compress_ctl()) - io.ifu_i0_instr := Mux1H(Seq(first4B.asBool -> ifirst, first2B.asBool -> decompressed.io.dout)) + io.dec_aln.aln_ib.ifu_i0_instr := Mux1H(Seq(first4B.asBool -> ifirst, first2B.asBool -> decompressed.io.dout)) val firstpc_hash = el2_btb_addr_hash(f0pc) @@ -375,39 +385,39 @@ class el2_ifu_aln_ctl extends Module with el2_lib with RequireAsyncReset { val secondbrtag_hash = if(BTB_BTAG_FOLD) el2_btb_tag_hash_fold(secondpc) else el2_btb_tag_hash(secondpc) - io.i0_brp.valid :=(first2B & alignbrend(0)) | (first4B & alignbrend(1)) | (first4B & alignval(1) & alignbrend(0)) + io.dec_aln.aln_ib.i0_brp.valid :=(first2B & alignbrend(0)) | (first4B & alignbrend(1)) | (first4B & alignval(1) & alignbrend(0)) - io.i0_brp.bits.ret := (first2B & alignret(0)) | (first4B & alignret(1)) + io.dec_aln.aln_ib.i0_brp.bits.ret := (first2B & alignret(0)) | (first4B & alignret(1)) val i0_brp_pc4 = (first2B & alignpc4(0)) | (first4B & alignpc4(1)) - io.i0_brp.bits.way := Mux((first2B | alignbrend(0)).asBool, alignway(0), alignway(1)) + io.dec_aln.aln_ib.i0_brp.bits.way := Mux((first2B | alignbrend(0)).asBool, alignway(0), alignway(1)) - io.i0_brp.bits.hist := Cat((first2B & alignhist1(0)) | (first4B & alignhist1(1)), + io.dec_aln.aln_ib.i0_brp.bits.hist := Cat((first2B & alignhist1(0)) | (first4B & alignhist1(1)), (first2B & alignhist0(0)) | (first4B & alignhist0(1))) val i0_ends_f1 = first4B & alignfromf1 - io.i0_brp.bits.toffset := Mux(i0_ends_f1.asBool, f1poffset, f0poffset) + io.dec_aln.aln_ib.i0_brp.bits.toffset := Mux(i0_ends_f1.asBool, f1poffset, f0poffset) - io.i0_brp.bits.prett := Mux(i0_ends_f1.asBool, f1prett, f0prett) + io.dec_aln.aln_ib.i0_brp.bits.prett := Mux(i0_ends_f1.asBool, f1prett, f0prett) - io.i0_brp.bits.br_start_error := (first4B & alignval(1) & alignbrend(0)) + io.dec_aln.aln_ib.i0_brp.bits.br_start_error := (first4B & alignval(1) & alignbrend(0)) - io.i0_brp.bits.bank := Mux((first2B | alignbrend(0)).asBool, firstpc(0), secondpc(0)) + io.dec_aln.aln_ib.i0_brp.bits.bank := Mux((first2B | alignbrend(0)).asBool, firstpc(0), secondpc(0)) - io.i0_brp.bits.br_error := (io.i0_brp.valid & i0_brp_pc4 & first2B) | (io.i0_brp.valid & !i0_brp_pc4 & first4B) + io.dec_aln.aln_ib.i0_brp.bits.br_error := (io.dec_aln.aln_ib.i0_brp.valid & i0_brp_pc4 & first2B) | (io.dec_aln.aln_ib.i0_brp.valid & !i0_brp_pc4 & first4B) - io.ifu_i0_bp_index := Mux((first2B | alignbrend(0)).asBool, firstpc_hash, secondpc_hash) + io.dec_aln.aln_ib.ifu_i0_bp_index := Mux((first2B | alignbrend(0)).asBool, firstpc_hash, secondpc_hash) - io.ifu_i0_bp_fghr := Mux((first4B & alignfromf1).asBool, f1fghr, f0fghr) + io.dec_aln.aln_ib.ifu_i0_bp_fghr := Mux((first4B & alignfromf1).asBool, f1fghr, f0fghr) - io.ifu_i0_bp_btag := Mux((first2B | alignbrend(0)).asBool, firstbrtag_hash, secondbrtag_hash) + io.dec_aln.aln_ib.ifu_i0_bp_btag := Mux((first2B | alignbrend(0)).asBool, firstbrtag_hash, secondbrtag_hash) decompressed.io.din := aligndata - val i0_shift = io.dec_i0_decode_d & ~error_stall + val i0_shift = io.dec_aln.aln_dec.dec_i0_decode_d & ~error_stall - io.ifu_pmu_instr_aligned := i0_shift + io.dec_aln.ifu_pmu_instr_aligned := i0_shift shift_2B := i0_shift & first2B shift_4B := i0_shift & first4B @@ -416,6 +426,7 @@ class el2_ifu_aln_ctl extends Module with el2_lib with RequireAsyncReset { f1_shift_2B := f0val(0) & !f0val(1) & shift_4B } -object ifu_aln extends App { + +object ifc_aln extends App { println((new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu_aln_ctl())) } \ No newline at end of file diff --git a/src/main/scala/ifu/el2_ifu_bp_ctl.scala b/src/main/scala/ifu/el2_ifu_bp_ctl.scala index f9329764..5905447b 100644 --- a/src/main/scala/ifu/el2_ifu_bp_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_bp_ctl.scala @@ -6,6 +6,23 @@ import chisel3.util._ import chisel3.experimental.chiselName @chiselName +class dec_bp extends Bundle{ + val dec_tlu_br0_r_pkt = Flipped(Valid(new el2_br_tlu_pkt_t)) + val dec_tlu_flush_lower_wb = Input(Bool()) + val dec_tlu_flush_leak_one_wb = Input(Bool()) + val dec_tlu_bpred_disable = Input(Bool()) +} +class exu_bp extends Bundle with el2_lib { + val exu_i0_br_fghr_r = Input(UInt(BHT_GHR_SIZE.W)) // Updated GHR from the exu + val exu_i0_br_index_r = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // Way from where the btb got a hit + val exu_mp_pkt = Flipped(Valid(new el2_predict_pkt_t)) + val exu_mp_eghr = Input(UInt(BHT_GHR_SIZE.W)) + val exu_mp_fghr = Input(UInt(BHT_GHR_SIZE.W)) + val exu_mp_index = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // Misprediction index + val exu_mp_btag = Input(UInt(BTB_BTAG_SIZE.W)) + val exu_flush_final = Input(Bool()) + +} class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val io = IO (new Bundle { val active_clk = Input(Clock()) @@ -13,19 +30,9 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val ifc_fetch_addr_f = Input(UInt(31.W)) val ifc_fetch_req_f = Input(Bool()) // Fetch request generated by the IFC // Decode packet containing information if its a brnach or not - val dec_tlu_br0_r_pkt = Flipped(Valid(new el2_br_tlu_pkt_t)) - val exu_i0_br_fghr_r = Input(UInt(BHT_GHR_SIZE.W)) // Updated GHR from the exu - val exu_i0_br_index_r = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // Way from where the btb got a hit - val dec_tlu_flush_lower_wb = Input(Bool()) - val dec_tlu_flush_leak_one_wb = Input(Bool()) - val dec_tlu_bpred_disable = Input(Bool()) + val dec_bp = new dec_bp() + val exu_bp = new exu_bp() // Exu misprediction packet - val exu_mp_pkt = Flipped(Valid(new el2_predict_pkt_t)) - val exu_mp_eghr = Input(UInt(BHT_GHR_SIZE.W)) - val exu_mp_fghr = Input(UInt(BHT_GHR_SIZE.W)) - val exu_mp_index = Input(UInt((BTB_ADDR_HI-BTB_ADDR_LO+1).W)) // Misprediction index - val exu_mp_btag = Input(UInt(BTB_BTAG_SIZE.W)) - val exu_flush_final = Input(Bool()) // Signals to the IFU containing information about brnach val ifu_bp_hit_taken_f = Output(Bool()) val ifu_bp_btb_target_f = Output(UInt(31.W)) @@ -39,7 +46,6 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val ifu_bp_valid_f = Output(UInt(2.W)) val ifu_bp_poffset_f = Output(UInt(12.W)) val scan_mode = Input(Bool()) - val test = Output(UInt()) }) val TAG_START = 16+BTB_BTAG_SIZE @@ -65,31 +71,30 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val btb_bank0_rd_data_way1_p1_f = WireInit(UInt((TAG_START+1).W), 0.U) val eoc_mask = WireInit(Bool(), 0.U) val btb_lru_b0_f = WireInit(UInt(LRU_SIZE.W), init = 0.U) - io.test := btb_lru_b0_f val dec_tlu_way_wb = WireInit(Bool(), 0.U) ///////////////////////////////////////////////////////// // Misprediction packet - val exu_mp_valid = io.exu_mp_pkt.bits.misp & !leak_one_f - val exu_mp_boffset = io.exu_mp_pkt.bits.boffset - val exu_mp_pc4 = io.exu_mp_pkt.bits.pc4 - val exu_mp_call = io.exu_mp_pkt.bits.pcall - val exu_mp_ret = io.exu_mp_pkt.bits.pret - val exu_mp_ja = io.exu_mp_pkt.bits.pja - val exu_mp_way = io.exu_mp_pkt.bits.way - val exu_mp_hist = io.exu_mp_pkt.bits.hist - val exu_mp_tgt = io.exu_mp_pkt.bits.toffset - val exu_mp_addr = io.exu_mp_index - val exu_mp_ataken = io.exu_mp_pkt.bits.ataken + val exu_mp_valid = io.exu_bp.exu_mp_pkt.bits.misp & !leak_one_f + val exu_mp_boffset = io.exu_bp.exu_mp_pkt.bits.boffset + val exu_mp_pc4 = io.exu_bp.exu_mp_pkt.bits.pc4 + val exu_mp_call = io.exu_bp.exu_mp_pkt.bits.pcall + val exu_mp_ret = io.exu_bp.exu_mp_pkt.bits.pret + val exu_mp_ja = io.exu_bp.exu_mp_pkt.bits.pja + val exu_mp_way = io.exu_bp.exu_mp_pkt.bits.way + val exu_mp_hist = io.exu_bp.exu_mp_pkt.bits.hist + val exu_mp_tgt = io.exu_bp.exu_mp_pkt.bits.toffset + val exu_mp_addr = io.exu_bp.exu_mp_index + val exu_mp_ataken = io.exu_bp.exu_mp_pkt.bits.ataken // Its a commit or update packet - val dec_tlu_br0_v_wb = io.dec_tlu_br0_r_pkt.valid - val dec_tlu_br0_hist_wb = io.dec_tlu_br0_r_pkt.bits.hist - val dec_tlu_br0_addr_wb = io.exu_i0_br_index_r - val dec_tlu_br0_error_wb = io.dec_tlu_br0_r_pkt.bits.br_error - val dec_tlu_br0_middle_wb = io.dec_tlu_br0_r_pkt.bits.middle - val dec_tlu_br0_way_wb = io.dec_tlu_br0_r_pkt.bits.way - val dec_tlu_br0_start_error_wb = io.dec_tlu_br0_r_pkt.bits.br_start_error - val exu_i0_br_fghr_wb = io.exu_i0_br_fghr_r + val dec_tlu_br0_v_wb = io.dec_bp.dec_tlu_br0_r_pkt.valid + val dec_tlu_br0_hist_wb = io.dec_bp.dec_tlu_br0_r_pkt.bits.hist + val dec_tlu_br0_addr_wb = io.exu_bp.exu_i0_br_index_r + val dec_tlu_br0_error_wb = io.dec_bp.dec_tlu_br0_r_pkt.bits.br_error + val dec_tlu_br0_middle_wb = io.dec_bp.dec_tlu_br0_r_pkt.bits.middle + val dec_tlu_br0_way_wb = io.dec_bp.dec_tlu_br0_r_pkt.bits.way + val dec_tlu_br0_start_error_wb = io.dec_bp.dec_tlu_br0_r_pkt.bits.br_start_error + val exu_i0_br_fghr_wb = io.exu_bp.exu_i0_br_fghr_r dec_tlu_error_wb := dec_tlu_br0_start_error_wb | dec_tlu_br0_error_wb btb_error_addr_wb := dec_tlu_br0_addr_wb @@ -123,16 +128,16 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val fetch_rd_tag_p1_f = if(BTB_BTAG_FOLD) el2_btb_tag_hash_fold(Cat(fetch_addr_p1_f,0.U)) else el2_btb_tag_hash(Cat(fetch_addr_p1_f,0.U)) // There is a misprediction and the exu is writing back - val fetch_mp_collision_f = (io.exu_mp_btag === fetch_rd_tag_f) & exu_mp_valid & io.ifc_fetch_req_f & (exu_mp_addr === btb_rd_addr_f) - val fetch_mp_collision_p1_f = (io.exu_mp_btag === fetch_rd_tag_p1_f) & exu_mp_valid & io.ifc_fetch_req_f & (exu_mp_addr === btb_rd_addr_p1_f) + val fetch_mp_collision_f = (io.exu_bp.exu_mp_btag === fetch_rd_tag_f) & exu_mp_valid & io.ifc_fetch_req_f & (exu_mp_addr === btb_rd_addr_f) + val fetch_mp_collision_p1_f = (io.exu_bp.exu_mp_btag === fetch_rd_tag_p1_f) & exu_mp_valid & io.ifc_fetch_req_f & (exu_mp_addr === btb_rd_addr_p1_f) val leak_one_f_d1 = withClock(io.active_clk) {RegNext(leak_one_f, init = 0.U)} val dec_tlu_way_wb_f = withClock(io.active_clk) {RegNext(dec_tlu_way_wb, init = 0.U)} val exu_mp_way_f = withClock(io.active_clk) {RegNext(exu_mp_way, init = 0.U)} - val exu_flush_final_d1 = withClock(io.active_clk) {RegNext(io.exu_flush_final, init = 0.U)} + val exu_flush_final_d1 = withClock(io.active_clk) {RegNext(io.exu_bp.exu_flush_final, init = 0.U)} // If there is a flush from the lower pipe wait until the flush gets deasserted from the (decode) side - leak_one_f := (io.dec_tlu_flush_leak_one_wb & io.dec_tlu_flush_lower_wb) | (leak_one_f_d1 & io.dec_tlu_flush_lower_wb) + leak_one_f := (io.dec_bp.dec_tlu_flush_leak_one_wb & io.dec_bp.dec_tlu_flush_lower_wb) | (leak_one_f_d1 & !io.dec_bp.dec_tlu_flush_lower_wb) // For a tag to match the branch should be valid tag should match and a fetch request should be generated // Also there should be no bank conflict or leak-one @@ -145,10 +150,10 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { // Similar to above matches val tag_match_way0_p1_f = btb_bank0_rd_data_way0_p1_f(BV) & (btb_bank0_rd_data_way0_p1_f(TAG_START,17) === fetch_rd_tag_p1_f) & - !(dec_tlu_way_wb_f & branch_error_bank_conflict_f) & io.ifc_fetch_req_f & !leak_one_f + !(dec_tlu_way_wb_f & branch_error_bank_conflict_p1_f) & io.ifc_fetch_req_f & !leak_one_f // Similar to above matches val tag_match_way1_p1_f = btb_bank0_rd_data_way1_p1_f(BV) & (btb_bank0_rd_data_way1_p1_f(TAG_START,17) === fetch_rd_tag_p1_f) & - !(dec_tlu_way_wb_f & branch_error_bank_conflict_f) & io.ifc_fetch_req_f & !leak_one_f + !(dec_tlu_way_wb_f & branch_error_bank_conflict_p1_f) & io.ifc_fetch_req_f & !leak_one_f // Reordering to avoid multiple hit val tag_match_way0_expanded_f = Cat(tag_match_way0_f & (btb_bank0_rd_data_way0_f(BOFF) ^ btb_bank0_rd_data_way0_f(PC4)), @@ -270,7 +275,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { btb_sel_f(0).asBool-> btb_vbank0_rd_data_f(16,1))) // No lower flush or bp-disabple and a fetch request is generated with virtual way hit - io.ifu_bp_hit_taken_f := (vwayhit_f & hist1_raw).orR & io.ifc_fetch_req_f & !leak_one_f_d1 & !io.dec_tlu_bpred_disable + io.ifu_bp_hit_taken_f := (vwayhit_f & hist1_raw).orR & io.ifc_fetch_req_f & !leak_one_f_d1 & !io.dec_bp.dec_tlu_bpred_disable // If the prediction is a call or ret btb entry then do not check the bht just force a taken with data from the RAS val bht_force_taken_f = Cat( btb_vbank1_rd_data_f(CALL) | btb_vbank1_rd_data_f(RET) , @@ -322,7 +327,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { (num_valids===1.U).asBool->Cat(fghr(BHT_GHR_SIZE-2,0), final_h), (num_valids===0.U).asBool->Cat(fghr(BHT_GHR_SIZE-1,0)))) - val exu_flush_ghr = io.exu_mp_fghr + val exu_flush_ghr = io.exu_bp.exu_mp_fghr val fghr_ns = Wire(UInt(BHT_GHR_SIZE.W)) // If there is a exu-flush use its ghr @@ -339,7 +344,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { io.ifu_bp_hist0_f := hist0_raw io.ifu_bp_pc4_f := pc4_raw - io.ifu_bp_valid_f := vwayhit_f & ~Fill(2, io.dec_tlu_bpred_disable) + io.ifu_bp_valid_f := vwayhit_f & ~Fill(2, io.dec_bp.dec_tlu_bpred_disable) io.ifu_bp_ret_f := pret_raw // block fetch to calculate if there is a hit with fetch request and a taken branch then compute the branch offset @@ -390,7 +395,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { rets_out := (0 until RET_STACK_SIZE).map(i=>rvdffe(rets_in(i), rsenable(i).asBool, clock, io.scan_mode)) val btb_valid = exu_mp_valid & (!dec_tlu_error_wb) - val btb_wr_tag = io.exu_mp_btag + val btb_wr_tag = io.exu_bp.exu_mp_btag // Making the data to write into the BTB according the structure discribed above val btb_wr_data = Cat(btb_wr_tag, exu_mp_tgt, exu_mp_pc4, exu_mp_boffset, exu_mp_call | exu_mp_ja, exu_mp_ret | exu_mp_ja, btb_valid) @@ -411,7 +416,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { val bht_wr_data2 = dec_tlu_br0_hist_wb // Hash each read and write address - val mp_hashed = el2_btb_ghr_hash(Cat(exu_mp_addr,0.U(2.W)), io.exu_mp_eghr) + val mp_hashed = el2_btb_ghr_hash(Cat(exu_mp_addr,0.U(2.W)), io.exu_bp.exu_mp_eghr) val br0_hashed_wb = el2_btb_ghr_hash(Cat(dec_tlu_br0_addr_wb,0.U(2.W)), exu_i0_br_fghr_wb) val bht_rd_addr_hashed_f = el2_btb_ghr_hash(Cat(btb_rd_addr_f,0.U(2.W)), fghr) val bht_rd_addr_hashed_p1_f = el2_btb_ghr_hash(Cat(btb_rd_addr_p1_f,0.U(2.W)), fghr) @@ -471,4 +476,3 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset { object ifu_bp extends App { println((new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu_bp_ctl())) } - diff --git a/src/main/scala/ifu/el2_ifu_compress_ctl.scala b/src/main/scala/ifu/el2_ifu_compress_ctl.scala index 18c0c38a..e6e42e3c 100644 --- a/src/main/scala/ifu/el2_ifu_compress_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_compress_ctl.scala @@ -172,7 +172,6 @@ class el2_ifu_compress_ctl extends Module with el2_lib{ io.dout:= l3 & repl(32, legal) } - -object ifu_compress extends App { - println((new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu_compress_ctl())) -} +object compress extends App { + (new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu_compress_ctl()) +} \ No newline at end of file diff --git a/src/main/scala/ifu/el2_ifu_ifc_ctl.scala b/src/main/scala/ifu/el2_ifu_ifc_ctl.scala index 390ff4e8..62aec1b6 100644 --- a/src/main/scala/ifu/el2_ifu_ifc_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_ifc_ctl.scala @@ -3,6 +3,17 @@ import lib._ import chisel3._ import chisel3.util._ +class dec_ifc extends Bundle{ + val dec_tlu_flush_noredir_wb = Input(Bool()) + val dec_tlu_mrac_ff = Input(UInt(32.W)) + val ifu_pmu_fetch_stall = Output(Bool()) +} + +class exu_ifc extends Bundle{ + val exu_flush_final = Input(Bool()) + val exu_flush_path_final = Input(UInt(31.W)) +} + class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { val io = IO(new Bundle{ val free_clk = Input(Clock()) @@ -12,21 +23,18 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { val ifu_ic_mb_empty = Input(Bool()) val ifu_fb_consume1 = Input(Bool()) val ifu_fb_consume2 = Input(Bool()) - val dec_tlu_flush_noredir_wb = Input(Bool()) - val exu_flush_final = Input(Bool()) - val exu_flush_path_final = Input(UInt(31.W)) + val exu_ifc = new exu_ifc() val ifu_bp_hit_taken_f = Input(Bool()) val ifu_bp_btb_target_f = Input(UInt(31.W)) val ic_dma_active = Input(Bool()) val ic_write_stall = Input(Bool()) val dma_iccm_stall_any = Input(Bool()) - val dec_tlu_mrac_ff = Input(UInt(32.W)) - + val dec_ifc = new dec_ifc() val ifc_fetch_addr_f = Output(UInt(31.W)) val ifc_fetch_addr_bf = Output(UInt(31.W)) val ifc_fetch_req_f = Output(Bool()) - val ifu_pmu_fetch_stall = Output(Bool()) + val ifc_fetch_uncacheable_bf = Output(Bool()) val ifc_fetch_req_bf = Output(Bool()) val ifc_fetch_req_bf_raw = Output(Bool()) @@ -64,15 +72,15 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { miss_a := withClock(io.free_clk) {RegNext(miss_f, init=0.U)} - val sel_last_addr_bf = !io.exu_flush_final & (!io.ifc_fetch_req_f | !io.ic_hit_f) - val sel_btb_addr_bf = !io.exu_flush_final & io.ifc_fetch_req_f & io.ifu_bp_hit_taken_f & io.ic_hit_f - val sel_next_addr_bf = !io.exu_flush_final & io.ifc_fetch_req_f & !io.ifu_bp_hit_taken_f & io.ic_hit_f + val sel_last_addr_bf = !io.exu_ifc.exu_flush_final & (!io.ifc_fetch_req_f | !io.ic_hit_f) + val sel_btb_addr_bf = !io.exu_ifc.exu_flush_final & io.ifc_fetch_req_f & io.ifu_bp_hit_taken_f & io.ic_hit_f + val sel_next_addr_bf = !io.exu_ifc.exu_flush_final & io.ifc_fetch_req_f & !io.ifu_bp_hit_taken_f & io.ic_hit_f // TODO: Make an assertion for the 1H-Mux under here - io.ifc_fetch_addr_bf := Mux1H(Seq(io.exu_flush_final.asBool -> io.exu_flush_path_final, // Replay PC - sel_last_addr_bf.asBool -> io.ifc_fetch_addr_f, // Hold the current PC - sel_btb_addr_bf.asBool -> io.ifu_bp_btb_target_f, // Take the predicted PC - sel_next_addr_bf.asBool -> fetch_addr_next)) // PC+4 + io.ifc_fetch_addr_bf := Mux1H(Seq(io.exu_ifc.exu_flush_final.asBool -> io.exu_ifc.exu_flush_path_final, // Replay PC + sel_last_addr_bf.asBool -> io.ifc_fetch_addr_f, // Hold the current PC + sel_btb_addr_bf.asBool -> io.ifu_bp_btb_target_f, // Take the predicted PC + sel_next_addr_bf.asBool -> fetch_addr_next)) // PC+4 val address_upper = io.ifc_fetch_addr_f(30,1)+1.U fetch_addr_next_0 := !(address_upper(ICACHE_TAG_INDEX_LO-2) ^ io.ifc_fetch_addr_f(ICACHE_TAG_INDEX_LO-1)) & io.ifc_fetch_addr_f(0) @@ -82,17 +90,17 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { io.ifc_fetch_req_bf_raw := ~idle io.ifc_fetch_req_bf := io.ifc_fetch_req_bf_raw & !(fb_full_f_ns & !(io.ifu_fb_consume2 | io.ifu_fb_consume1)) & - !dma_stall & !io.ic_write_stall & !io.dec_tlu_flush_noredir_wb + !dma_stall & !io.ic_write_stall & !io.dec_ifc.dec_tlu_flush_noredir_wb - fetch_bf_en := io.exu_flush_final | io.ifc_fetch_req_f + fetch_bf_en := io.exu_ifc.exu_flush_final | io.ifc_fetch_req_f - miss_f := io.ifc_fetch_req_f & !io.ic_hit_f & !io.exu_flush_final + miss_f := io.ifc_fetch_req_f & !io.ic_hit_f & !io.exu_ifc.exu_flush_final - mb_empty_mod := (io.ifu_ic_mb_empty | io.exu_flush_final) & !dma_stall & !miss_f & !miss_a + mb_empty_mod := (io.ifu_ic_mb_empty | io.exu_ifc.exu_flush_final) & !dma_stall & !miss_f & !miss_a - goto_idle := io.exu_flush_final & io.dec_tlu_flush_noredir_wb + goto_idle := io.exu_ifc.exu_flush_final & io.dec_ifc.dec_tlu_flush_noredir_wb - leave_idle := io.exu_flush_final & !io.dec_tlu_flush_noredir_wb & idle + leave_idle := io.exu_ifc.exu_flush_final & !io.dec_ifc.dec_tlu_flush_noredir_wb & idle val next_state_1 = (!state(1) & state(0) & miss_f & !goto_idle) | (state(1) & !mb_empty_mod & !goto_idle) @@ -101,7 +109,7 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { state := withClock(io.active_clk) {RegNext(Cat(next_state_1, next_state_0), init = 0.U)} - flush_fb := io.exu_flush_final + flush_fb := io.exu_ifc.exu_flush_final fb_right := ( io.ifu_fb_consume1 & !io.ifu_fb_consume2 & (!io.ifc_fetch_req_f | miss_f)) | (io.ifu_fb_consume2 & io.ifc_fetch_req_f) @@ -123,8 +131,8 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { val fb_full_f = withClock(io.active_clk) {RegNext(fb_full_f_ns, init = 0.U)} fb_write_f := withClock(io.active_clk) {RegNext(fb_write_ns, 0.U)} - io.ifu_pmu_fetch_stall := wfm | (io.ifc_fetch_req_bf_raw & - ((fb_full_f & !(io.ifu_fb_consume2 | io.ifu_fb_consume1 | io.exu_flush_final)) | dma_stall)) + io.dec_ifc.ifu_pmu_fetch_stall := wfm | (io.ifc_fetch_req_bf_raw & + ((fb_full_f & !(io.ifu_fb_consume2 | io.ifu_fb_consume1 | io.exu_ifc.exu_flush_final)) | dma_stall)) val (iccm_acc_in_region_bf, iccm_acc_in_range_bf) = if(ICCM_ENABLE) rvrangecheck(ICCM_SADR, ICCM_SIZE, Cat(io.ifc_fetch_addr_bf,0.U)) @@ -132,18 +140,16 @@ class el2_ifu_ifc_ctl extends Module with el2_lib with RequireAsyncReset { io.ifc_iccm_access_bf := iccm_acc_in_range_bf io.ifc_dma_access_ok := ( (!io.ifc_iccm_access_bf | (fb_full_f & !(io.ifu_fb_consume2 | io.ifu_fb_consume1)) | - (wfm & !io.ifc_fetch_req_bf) | idle ) & !io.exu_flush_final) | dma_iccm_stall_any_f + (wfm & !io.ifc_fetch_req_bf) | idle ) & !io.exu_ifc.exu_flush_final) | dma_iccm_stall_any_f io.ifc_region_acc_fault_bf := !iccm_acc_in_range_bf & iccm_acc_in_region_bf - io.ifc_fetch_uncacheable_bf := ~io.dec_tlu_mrac_ff(Cat(io.ifc_fetch_addr_bf(30,27), 0.U)) + io.ifc_fetch_uncacheable_bf := ~io.dec_ifc.dec_tlu_mrac_ff(Cat(io.ifc_fetch_addr_bf(30,27), 0.U)) io.ifc_fetch_req_f := withClock(io.active_clk){RegNext(io.ifc_fetch_req_bf, init=0.U)} - io.ifc_fetch_addr_f := rvdffe(io.ifc_fetch_addr_bf, io.exu_flush_final|io.ifc_fetch_req_f, clock, io.scan_mode) - //rvdffe(io.ifc_fetch_addr_bf,(io.exu_flush_final|io.ifc_fetch_req_f).asBool,clock,io.scan_mode) + io.ifc_fetch_addr_f := rvdffe(io.ifc_fetch_addr_bf, io.exu_ifc.exu_flush_final|io.ifc_fetch_req_f, clock, io.scan_mode) } -object ifu_ifc extends App { +object ifc_ctl extends App { println((new chisel3.stage.ChiselStage).emitVerilog(new el2_ifu_ifc_ctl())) -} - +} \ No newline at end of file diff --git a/src/main/scala/ifu/el2_ifu_mem_ctl.scala b/src/main/scala/ifu/el2_ifu_mem_ctl.scala index 704f2b2e..8f97564d 100644 --- a/src/main/scala/ifu/el2_ifu_mem_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_mem_ctl.scala @@ -6,15 +6,78 @@ import lib._ import include._ import scala.math.pow + +class axi_channels extends Bundle with el2_lib{ + val aw = Decoupled(new write_addr()) + val w = Decoupled(new write_data()) + val b = Flipped(Decoupled(new write_resp())) + val ar = Decoupled(new read_addr()) + val r = Flipped(Decoupled(new read_data())) +} +class read_addr extends Bundle with el2_lib { // read_address + val id = UInt(LSU_BUS_TAG.W) + val addr = UInt(32.W) + val region = UInt(4.W) + val len = UInt(8.W) + val size = UInt(3.W) + val burst = UInt(2.W) + val lock = Bool() + val cache = UInt(4.W) + val prot = UInt(3.W) + val qos = UInt(4.W) +} +class read_data extends Bundle with el2_lib { // read_data + val id = UInt(LSU_BUS_TAG.W) + val data = UInt(64.W) + val resp = UInt(2.W) + val last = Bool() +} +class write_addr extends Bundle with el2_lib { // write_address + val id = UInt(LSU_BUS_TAG.W) + val addr = UInt(32.W) + val region = UInt(4.W) + val len = UInt(8.W) + val size = UInt(3.W) + val burst = UInt(2.W) + val lock = Bool() + val cache = UInt(4.W) + val prot = UInt(3.W) + val qos = UInt(4.W) +} +class write_data extends Bundle with el2_lib{ // write_data + val data = UInt(64.W) + val strb = UInt(8.W) + val last = Bool() +} +class write_resp extends Bundle with el2_lib{ // write_response + val resp = UInt(2.W) + val id = UInt(LSU_BUS_TAG.W) +} @chiselName -class mem_ctl_bundle extends Bundle with el2_lib{ - val free_clk = Input(Clock()) - val active_clk = Input(Clock()) - val exu_flush_final = Input(Bool()) +class dec_mem_ctrl extends Bundle with el2_lib{ val dec_tlu_flush_lower_wb = Input(Bool()) val dec_tlu_flush_err_wb = Input(Bool()) val dec_tlu_i0_commit_cmt = Input(Bool()) val dec_tlu_force_halt = Input(Bool()) + val dec_tlu_fence_i_wb = Input(Bool()) + val dec_tlu_ic_diag_pkt = Input(new el2_cache_debug_pkt_t) + val dec_tlu_core_ecc_disable = Input(Bool()) + val ifu_pmu_ic_miss = Output(Bool()) + val ifu_pmu_ic_hit = Output(Bool()) + val ifu_pmu_bus_error = Output(Bool()) + val ifu_pmu_bus_busy = Output(Bool()) + val ifu_pmu_bus_trxn = Output(Bool()) + val ifu_ic_error_start = Output(Bool()) + val ifu_iccm_rd_ecc_single_err = Output(Bool()) + val ifu_ic_debug_rd_data = Output(UInt(71.W)) + val ifu_ic_debug_rd_data_valid = Output(Bool()) + val ifu_miss_state_idle = Output(Bool()) +} +class mem_ctl_bundle extends Bundle with el2_lib{ + val free_clk = Input(Clock()) + val active_clk = Input(Clock()) + val exu_flush_final = Input(Bool()) + val dec_mem_ctrl = new dec_mem_ctrl val ifc_fetch_addr_bf = Input(UInt(31.W)) val ifc_fetch_uncacheable_bf = Input(Bool()) val ifc_fetch_req_bf = Input(Bool()) @@ -22,14 +85,9 @@ class mem_ctl_bundle extends Bundle with el2_lib{ val ifc_iccm_access_bf = Input(Bool()) val ifc_region_acc_fault_bf = Input(Bool()) val ifc_dma_access_ok = Input(Bool()) - val dec_tlu_fence_i_wb = Input(Bool()) val ifu_bp_hit_taken_f = Input(Bool()) val ifu_bp_inst_mask_f = Input(Bool()) - val ifu_axi_arready = Input(Bool()) - val ifu_axi_rvalid = Input(Bool()) - val ifu_axi_rid = Input(UInt(IFU_BUS_TAG.W)) - val ifu_axi_rdata = Input(UInt(64.W)) - val ifu_axi_rresp = Input(UInt(2.W)) + val ifu_axi = new axi_channels() val ifu_bus_clk_en = Input(Bool()) val dma_iccm_req = Input(Bool()) val dma_mem_addr = Input(UInt(32.W)) @@ -47,48 +105,11 @@ class mem_ctl_bundle extends Bundle with el2_lib{ val iccm_rd_data = Input(UInt(64.W)) val iccm_rd_data_ecc = Input(UInt(78.W)) val ifu_fetch_val = Input(UInt(2.W)) - val dec_tlu_ic_diag_pkt = Input(new el2_cache_debug_pkt_t) - - val ifu_miss_state_idle = Output(Bool()) val ifu_ic_mb_empty = Output(Bool()) val ic_dma_active = Output(Bool()) val ic_write_stall = Output(Bool()) - val ifu_pmu_ic_miss = Output(Bool()) - val ifu_pmu_ic_hit = Output(Bool()) - val ifu_pmu_bus_error = Output(Bool()) - val ifu_pmu_bus_busy = Output(Bool()) - val ifu_pmu_bus_trxn = Output(Bool()) - - val ifu_axi_awvalid = Output(Bool()) - val ifu_axi_awid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_awaddr = Output(UInt(32.W)) - val ifu_axi_awregion = Output(UInt(4.W)) - val ifu_axi_awlen = Output(UInt(8.W)) - val ifu_axi_awsize = Output(UInt(3.W)) - val ifu_axi_awburst = Output(UInt(2.W)) - val ifu_axi_awlock = Output(Bool()) - val ifu_axi_awcache = Output(UInt(4.W)) - val ifu_axi_awprot = Output(UInt(3.W)) - val ifu_axi_awqos = Output(UInt(4.W)) - val ifu_axi_wvalid = Output(Bool()) - val ifu_axi_wdata = Output(UInt(64.W)) - val ifu_axi_wstrb = Output(UInt(8.W)) - val ifu_axi_wlast = Output(Bool()) - val ifu_axi_bready = Output(Bool()) - val ifu_axi_arvalid = Output(Bool()) - val ifu_axi_arid = Output(UInt(IFU_BUS_TAG.W)) - val ifu_axi_araddr = Output(UInt(32.W)) - val ifu_axi_arregion = Output(UInt(4.W)) - val ifu_axi_arlen = Output(UInt(8.W)) - val ifu_axi_arsize = Output(UInt(3.W)) - val ifu_axi_arburst = Output(UInt(2.W)) - val ifu_axi_arlock = Output(Bool()) - val ifu_axi_arcache = Output(UInt(4.W)) - val ifu_axi_arprot = Output(UInt(3.W)) - val ifu_axi_arqos = Output(UInt(4.W)) - val ifu_axi_rready = Output(Bool()) val iccm_dma_ecc_error = Output(Bool()) val iccm_dma_rvalid = Output(Bool()) val iccm_dma_rdata = Output(UInt(64.W)) @@ -99,7 +120,6 @@ class mem_ctl_bundle extends Bundle with el2_lib{ val ic_rd_en = Output(Bool()) val ic_wr_data = Output(Vec(ICACHE_BANKS_WAY, UInt(71.W))) val ic_debug_wr_data = Output(UInt(71.W)) - val ifu_ic_debug_rd_data = Output(UInt(71.W)) val ic_debug_addr = Output(UInt((ICACHE_INDEX_HI-2).W)) val ic_debug_rd_en = Output(Bool()) val ic_debug_wr_en = Output(Bool()) @@ -114,44 +134,39 @@ class mem_ctl_bundle extends Bundle with el2_lib{ val ic_hit_f = Output(Bool()) val ic_access_fault_f = Output(Bool()) val ic_access_fault_type_f = Output(UInt(2.W)) - val iccm_rd_ecc_single_err = Output(Bool()) val iccm_rd_ecc_double_err = Output(Bool()) - val ic_error_start = Output(Bool()) val ifu_async_error_start = Output(Bool()) val iccm_dma_sb_error = Output(Bool()) val ic_fetch_val_f = Output(UInt(2.W)) val ic_data_f = Output(UInt(32.W)) val ic_premux_data = Output(UInt(64.W)) val ic_sel_premux_data = Output(Bool()) - val dec_tlu_core_ecc_disable = Input(Bool()) - val ifu_ic_debug_rd_data_valid = Output(Bool()) val iccm_buf_correct_ecc = Output(Bool()) val iccm_correction_state = Output(Bool()) val scan_mode = Input(Bool()) - } class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val io = IO(new mem_ctl_bundle) - io.ifu_axi_wvalid := 0.U - io.ifu_axi_wdata := 0.U - io.ifu_axi_awqos := 0.U - io.ifu_axi_awaddr := 0.U - io.ifu_axi_awprot := 0.U - io.ifu_axi_awlen := 0.U - io.ifu_axi_arlock := 0.U - io.ifu_axi_awregion := 0.U - io.ifu_axi_awid := 0.U - io.ifu_axi_awvalid := 0.U - io.ifu_axi_wstrb := 0.U - io.ifu_axi_awcache := 0.U - io.ifu_axi_arqos := 0.U - io.ifu_axi_awlock := 0.U - io.ifu_axi_bready := 0.U - io.ifu_axi_arlen := 0.U - io.ifu_axi_awsize := 0.U - io.ifu_axi_arprot := 0.U - io.ifu_axi_awburst := 0.U - io.ifu_axi_wlast := 0.U + io.ifu_axi.w.valid := 0.U + io.ifu_axi.w.bits.data := 0.U + io.ifu_axi.aw.bits.qos := 0.U + io.ifu_axi.aw.bits.addr := 0.U + io.ifu_axi.aw.bits.prot := 0.U + io.ifu_axi.aw.bits.len := 0.U + io.ifu_axi.ar.bits.lock := 0.U + io.ifu_axi.aw.bits.region := 0.U + io.ifu_axi.aw.bits.id := 0.U + io.ifu_axi.aw.valid := 0.U + io.ifu_axi.w.bits.strb := 0.U + io.ifu_axi.aw.bits.cache := 0.U + io.ifu_axi.ar.bits.qos := 0.U + io.ifu_axi.aw.bits.lock := 0.U + io.ifu_axi.b.ready := 0.U + io.ifu_axi.ar.bits.len := 0.U + io.ifu_axi.aw.bits.size := 0.U + io.ifu_axi.ar.bits.prot := 0.U + io.ifu_axi.aw.bits.burst := 0.U + io.ifu_axi.w.bits.last := 0.U val idle_C :: crit_byp_ok_C :: hit_u_miss_C :: miss_wait_C :: crit_wrd_rdy_C :: scnd_miss_C :: stream_C :: stall_scnd_miss_C :: Nil = Enum(8) val err_stop_idle_C :: err_fetch1_C :: err_fetch2_C :: err_stop_fetch_C :: Nil = Enum(4) val err_idle_C :: ic_wff_C :: ecc_wff_C :: ecc_cor_C :: dma_sb_err_C :: Nil = Enum(5) @@ -189,8 +204,8 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val debug_c1_clk = rvclkhdr(clock, debug_c1_clken, io.scan_mode) val fetch_bf_f_c1_clk = rvclkhdr(clock, fetch_bf_f_c1_clken, io.scan_mode) io.iccm_dma_sb_error := iccm_single_ecc_error.orR() & dma_iccm_req_f.asBool() - io.ifu_async_error_start := io.iccm_rd_ecc_single_err | io.ic_error_start - io.ic_dma_active := iccm_correct_ecc | (perr_state === dma_sb_err_C) | (err_stop_state === err_stop_fetch_C) | err_stop_fetch | io.dec_tlu_flush_err_wb + io.ifu_async_error_start := io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err | io.dec_mem_ctrl.ifu_ic_error_start + io.ic_dma_active := iccm_correct_ecc | (perr_state === dma_sb_err_C) | (err_stop_state === err_stop_fetch_C) | err_stop_fetch | io.dec_mem_ctrl.dec_tlu_flush_err_wb val scnd_miss_req_in = ifu_bus_rsp_valid & bus_ifu_bus_clk_en & ifu_bus_rsp_ready & (bus_new_data_beat_count.andR) & !uncacheable_miss_ff & ((miss_state === scnd_miss_C)|(miss_nxtstate === scnd_miss_C)) & !io.exu_flush_final @@ -200,45 +215,45 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { switch(miss_state){ is (idle_C){ miss_nxtstate := Mux((ic_act_miss_f & !io.exu_flush_final).asBool, crit_byp_ok_C, hit_u_miss_C) - miss_state_en := ic_act_miss_f & !io.dec_tlu_force_halt} + miss_state_en := ic_act_miss_f & !io.dec_mem_ctrl.dec_tlu_force_halt} is (crit_byp_ok_C){ - miss_nxtstate := Mux((io.dec_tlu_force_halt | (ic_byp_hit_f & (last_data_recieved_ff | (bus_ifu_wr_en_ff & last_beat)) & uncacheable_miss_ff)).asBool, idle_C, + miss_nxtstate := Mux((io.dec_mem_ctrl.dec_tlu_force_halt | (ic_byp_hit_f & (last_data_recieved_ff | (bus_ifu_wr_en_ff & last_beat)) & uncacheable_miss_ff)).asBool, idle_C, Mux((ic_byp_hit_f & !last_data_recieved_ff & uncacheable_miss_ff).asBool, miss_wait_C, Mux((!ic_byp_hit_f & !io.exu_flush_final & (bus_ifu_wr_en_ff & last_beat) & uncacheable_miss_ff).asBool, crit_wrd_rdy_C, Mux(((bus_ifu_wr_en_ff & last_beat) & !uncacheable_miss_ff).asBool, idle_C, Mux((ic_byp_hit_f & !io.exu_flush_final & !(bus_ifu_wr_en_ff & last_beat) & !ifu_bp_hit_taken_q_f & !uncacheable_miss_ff).asBool, stream_C, Mux((bus_ifu_wr_en_ff & !io.exu_flush_final & !(bus_ifu_wr_en_ff & last_beat) & !ifu_bp_hit_taken_q_f & !uncacheable_miss_ff).asBool, stream_C, - Mux((!ic_byp_hit_f & !io.exu_flush_final & (bus_ifu_wr_en_ff & last_beat) & !uncacheable_miss_ff).asBool, idle_C, - Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f) & !(bus_ifu_wr_en_ff & last_beat)).asBool, hit_u_miss_C, idle_C)))))))) - miss_state_en := io.dec_tlu_force_halt | io.exu_flush_final | ic_byp_hit_f | ifu_bp_hit_taken_q_f | (bus_ifu_wr_en_ff & last_beat) | (bus_ifu_wr_en_ff & !uncacheable_miss_ff) + Mux((!ic_byp_hit_f & !io.exu_flush_final & (bus_ifu_wr_en_ff & last_beat) & !uncacheable_miss_ff).asBool, idle_C, + Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f) & !(bus_ifu_wr_en_ff & last_beat)).asBool, hit_u_miss_C, idle_C)))))))) + miss_state_en := io.dec_mem_ctrl.dec_tlu_force_halt | io.exu_flush_final | ic_byp_hit_f | ifu_bp_hit_taken_q_f | (bus_ifu_wr_en_ff & last_beat) | (bus_ifu_wr_en_ff & !uncacheable_miss_ff) } is (crit_wrd_rdy_C){ miss_nxtstate := idle_C - miss_state_en := io.exu_flush_final | flush_final_f | ic_byp_hit_f | io.dec_tlu_force_halt + miss_state_en := io.exu_flush_final | flush_final_f | ic_byp_hit_f | io.dec_mem_ctrl.dec_tlu_force_halt } is (stream_C){ - miss_nxtstate := Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f)&(!(bus_ifu_wr_en_ff & last_beat)) & !io.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) - miss_state_en := io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f | (bus_ifu_wr_en_ff & last_beat) | io.dec_tlu_force_halt + miss_nxtstate := Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f)&(!(bus_ifu_wr_en_ff & last_beat)) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) + miss_state_en := io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f | (bus_ifu_wr_en_ff & last_beat) | io.dec_mem_ctrl.dec_tlu_force_halt } is (miss_wait_C){ - miss_nxtstate := Mux((io.exu_flush_final & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) - miss_state_en := io.exu_flush_final | (bus_ifu_wr_en_ff & last_beat) | io.dec_tlu_force_halt + miss_nxtstate := Mux((io.exu_flush_final & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) + miss_state_en := io.exu_flush_final | (bus_ifu_wr_en_ff & last_beat) | io.dec_mem_ctrl.dec_tlu_force_halt } is (hit_u_miss_C){ - miss_nxtstate := Mux((ic_miss_under_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_tlu_force_halt).asBool, scnd_miss_C, - Mux((ic_ignore_2nd_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_tlu_force_halt).asBool, stall_scnd_miss_C, idle_C)) - miss_state_en := (bus_ifu_wr_en_ff & last_beat) | ic_miss_under_miss_f | ic_ignore_2nd_miss_f | io.dec_tlu_force_halt + miss_nxtstate := Mux((ic_miss_under_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, scnd_miss_C, + Mux((ic_ignore_2nd_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, stall_scnd_miss_C, idle_C)) + miss_state_en := (bus_ifu_wr_en_ff & last_beat) | ic_miss_under_miss_f | ic_ignore_2nd_miss_f | io.dec_mem_ctrl.dec_tlu_force_halt } is (scnd_miss_C){ - miss_nxtstate := Mux(io.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, + miss_nxtstate := Mux(io.dec_mem_ctrl.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, Mux((bus_ifu_wr_en_ff & last_beat).asBool, idle_C, hit_u_miss_C), crit_byp_ok_C)) - miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_tlu_force_halt + miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_mem_ctrl.dec_tlu_force_halt } is (stall_scnd_miss_C){ - miss_nxtstate := Mux(io.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, + miss_nxtstate := Mux(io.dec_mem_ctrl.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, Mux((bus_ifu_wr_en_ff & last_beat).asBool, idle_C, hit_u_miss_C), idle_C)) - miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_tlu_force_halt + miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_mem_ctrl.dec_tlu_force_halt } } miss_state := withClock(io.free_clk){RegEnable(miss_nxtstate, 0.U, miss_state_en.asBool)} @@ -254,7 +269,7 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { miss_pending := miss_state =/= idle_C val crit_wd_byp_ok_ff = (miss_state === crit_byp_ok_C) | ((miss_state === crit_wrd_rdy_C) & !flush_final_f) val sel_hold_imb = (miss_pending & !(bus_ifu_wr_en_ff & last_beat) & !((miss_state === crit_wrd_rdy_C) & io.exu_flush_final) & - !((miss_state === crit_wrd_rdy_C) & crit_byp_hit_f) ) | ic_act_miss_f | + !((miss_state === crit_wrd_rdy_C) & crit_byp_hit_f) ) | ic_act_miss_f | (miss_pending & (miss_nxtstate === crit_wrd_rdy_C)) val sel_hold_imb_scnd = ((miss_state === scnd_miss_C) | ic_miss_under_miss_f) & !flush_final_f @@ -295,25 +310,25 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val way_status_mb_ff = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) val way_status_rep_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) val way_status_mb_in = Mux((scnd_miss_req & !scnd_miss_index_match).asBool, way_status_mb_scnd_ff, - Mux((scnd_miss_req & scnd_miss_index_match).asBool, way_status_rep_new, - Mux(miss_pending.asBool, way_status_mb_ff, way_status))) + Mux((scnd_miss_req & scnd_miss_index_match).asBool, way_status_rep_new, + Mux(miss_pending.asBool, way_status_mb_ff, way_status))) val replace_way_mb_any = Wire(Vec(ICACHE_NUM_WAYS, UInt(1.W))) val tagv_mb_ff = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) val tagv_mb_in = Mux(scnd_miss_req.asBool, tagv_mb_scnd_ff | (Fill(ICACHE_NUM_WAYS, scnd_miss_index_match) & replace_way_mb_any.reverse.reduce(Cat(_,_))), - Mux(miss_pending.asBool, tagv_mb_ff, io.ic_tag_valid & Fill(ICACHE_NUM_WAYS, !reset_all_tags))) + Mux(miss_pending.asBool, tagv_mb_ff, io.ic_tag_valid & Fill(ICACHE_NUM_WAYS, !reset_all_tags))) val scnd_miss_req_q = WireInit(Bool(), false.B) val reset_ic_ff = WireInit(Bool(), false.B) val reset_ic_in = miss_pending & !scnd_miss_req_q & (reset_all_tags | reset_ic_ff) - reset_ic_ff := withClock(io.free_clk){RegNext(reset_ic_in)} + reset_ic_ff := withClock(io.free_clk){RegNext(reset_ic_in, false.B)} val fetch_uncacheable_ff = withClock(io.active_clk){RegNext(io.ifc_fetch_uncacheable_bf, 0.U)} ifu_fetch_addr_int_f := withClock(fetch_bf_f_c1_clk){RegNext(io.ifc_fetch_addr_bf, 0.U)} val vaddr_f = ifu_fetch_addr_int_f(ICACHE_BEAT_ADDR_HI-1, 0) uncacheable_miss_ff := withClock(fetch_bf_f_c1_clk){RegNext(uncacheable_miss_in, 0.U)} - imb_ff := withClock(fetch_bf_f_c1_clk){RegNext(imb_in)} + imb_ff := withClock(fetch_bf_f_c1_clk){RegNext(imb_in, 0.U)} val miss_addr = WireInit(UInt((31-ICACHE_BEAT_ADDR_HI).W), 0.U) val miss_addr_in = Mux(!miss_pending, imb_ff(30, ICACHE_BEAT_ADDR_HI), Mux(scnd_miss_req_q.asBool, imb_scnd_ff(30, ICACHE_BEAT_ADDR_HI), miss_addr)) - val busclk_reset = rvclkhdr(clock, bus_ifu_bus_clk_en | ic_act_miss_f | io.dec_tlu_force_halt, io.scan_mode) + val busclk_reset = rvclkhdr(clock, bus_ifu_bus_clk_en | ic_act_miss_f | io.dec_mem_ctrl.dec_tlu_force_halt, io.scan_mode) miss_addr := withClock(busclk_reset) {RegNext(miss_addr_in, 0.U)} way_status_mb_ff := withClock(fetch_bf_f_c1_clk){RegNext(way_status_mb_in, 0.U)} tagv_mb_ff := withClock(fetch_bf_f_c1_clk){RegNext(tagv_mb_in, 0.U)} @@ -327,14 +342,14 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ifc_region_acc_fault_f = withClock(fetch_bf_f_c1_clk){RegNext(io.ifc_region_acc_fault_bf, 0.U)} val ifu_ic_req_addr_f = Cat(miss_addr, ic_req_addr_bits_hi_3) io.ifu_ic_mb_empty := (((miss_state===hit_u_miss_C) | (miss_state===stream_C)) & !(bus_ifu_wr_en_ff & last_beat)) | !miss_pending - io.ifu_miss_state_idle := miss_state === idle_C + io.dec_mem_ctrl.ifu_miss_state_idle := miss_state === idle_C val write_ic_16_bytes = WireInit(Bool(), false.B) val reset_tag_valid_for_miss = WireInit(Bool(), false.B) val sel_mb_addr = (miss_pending & write_ic_16_bytes & !uncacheable_miss_ff) | reset_tag_valid_for_miss val ifu_ic_rw_int_addr = Mux1H(Seq(sel_mb_addr -> Cat(imb_ff(30,ICACHE_BEAT_ADDR_HI) , ic_wr_addr_bits_hi_3 , imb_ff(1,0)), - !sel_mb_addr -> io.ifc_fetch_addr_bf)) + !sel_mb_addr -> io.ifc_fetch_addr_bf)) val bus_ifu_wr_en_ff_q = WireInit(Bool(), false.B) - val sel_mb_status_addr = miss_pending & write_ic_16_bytes & !uncacheable_miss_ff & last_beat & bus_ifu_wr_en_ff_q + val sel_mb_status_addr = (miss_pending & write_ic_16_bytes & !uncacheable_miss_ff & last_beat & bus_ifu_wr_en_ff_q) | reset_tag_valid_for_miss val ifu_status_wr_addr = Mux(sel_mb_status_addr, Cat(imb_ff(30, ICACHE_BEAT_ADDR_HI),ic_wr_addr_bits_hi_3, imb_ff(1,0)), ifu_fetch_addr_int_f) io.ic_rw_addr := ifu_ic_rw_int_addr sel_mb_addr_ff := withClock(io.free_clk){RegNext(sel_mb_addr, 0.U)} @@ -344,15 +359,15 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ic_miss_buff_ecc = rvecc_encode_64(ic_miss_buff_half) val ic_wr_16bytes_data = WireInit(UInt((ICACHE_BANKS_WAY * (if(ICACHE_ECC) 71 else 68)).W), 0.U) io.ic_wr_data := (0 until ICACHE_BANKS_WAY).map(i=>ic_wr_16bytes_data((i*(if(ICACHE_ECC) 71 else 68))+(if(ICACHE_ECC) 70 else 67),(if(ICACHE_ECC) 71 else 68)*i)) - io.ic_debug_wr_data := io.dec_tlu_ic_diag_pkt.icache_wrdata + io.ic_debug_wr_data := io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata val ic_rd_parity_final_err = WireInit(Bool(), 0.U) - io.ic_error_start := ((if(ICACHE_ECC)io.ic_eccerr.orR()else io.ic_parerr.orR()) & ic_act_hit_f) | ic_rd_parity_final_err + io.dec_mem_ctrl.ifu_ic_error_start := ((if(ICACHE_ECC)io.ic_eccerr.orR()else io.ic_parerr.orR()) & ic_act_hit_f) | ic_rd_parity_final_err val ic_debug_tag_val_rd_out = WireInit(Bool(), 0.U) val ic_debug_ict_array_sel_ff = WireInit(Bool(), 0.U) val ifu_ic_debug_rd_data_in = Mux(ic_debug_ict_array_sel_ff.asBool, if(ICACHE_ECC) Cat(0.U(2.W),io.ictag_debug_rd_data(25,21),0.U(32.W),io.ictag_debug_rd_data(20,0), 0.U((7-ICACHE_STATUS_BITS).W), way_status, 0.U(3.W),ic_debug_tag_val_rd_out) else Cat(0.U(6.W),io.ictag_debug_rd_data(21),0.U(32.W),io.ictag_debug_rd_data(20,0),0.U(7-ICACHE_STATUS_BITS),way_status ,0.U(3.W) ,ic_debug_tag_val_rd_out) , io.ic_debug_rd_data) - io.ifu_ic_debug_rd_data := withClock(debug_data_clk){RegNext(ifu_ic_debug_rd_data_in, 0.U)} + io.dec_mem_ctrl.ifu_ic_debug_rd_data := withClock(debug_data_clk){RegNext(ifu_ic_debug_rd_data_in, 0.U)} val ic_wr_parity = (0 until 4).map(i=>rveven_paritygen(ifu_bus_rdata_ff((16*i)+15,16*i))).reverse.reduce(Cat(_,_)) val ic_miss_buff_parity = (0 until 4).map(i=>rveven_paritygen(ic_miss_buff_half((16*i)+15,16*i))).reverse.reduce(Cat(_,_)) @@ -373,8 +388,14 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val sel_iccm_data = fetch_req_iccm_f val ic_byp_data_only_new = WireInit(UInt(80.W), 0.U) - val ic_final_data = Mux1H(Seq((sel_byp_data | (if(ICCM_ICACHE) (sel_iccm_data | sel_ic_data) else if(ICACHE_ONLY) sel_ic_data else 0.U)).asBool-> - (if(ICCM_ICACHE) io.ic_rd_data else ic_byp_data_only_new(63,0)))) + val final_data_sel1 = VecInit(sel_byp_data | sel_iccm_data | sel_ic_data, sel_byp_data, sel_byp_data | sel_ic_data, sel_byp_data) + val final_data_sel2 = VecInit(true.B, sel_iccm_data, true.B, true.B) + val final_data_out1 = VecInit(io.ic_rd_data, ic_byp_data_only_new, io.ic_rd_data, ic_byp_data_only_new) + val final_data_out2 = VecInit(1.U, io.iccm_rd_data, 1.U, 1.U) + val ic_final_data = if(ICCM_ICACHE) Fill(64, sel_byp_data | sel_iccm_data | sel_ic_data) & io.ic_rd_data else + if (ICCM_ONLY) (Fill(64, sel_byp_data) & ic_byp_data_only_new) | (Fill(64, sel_iccm_data) & io.iccm_rd_data) else + if (ICACHE_ONLY) Fill(64, sel_byp_data | sel_ic_data) & io.ic_rd_data else + if (NO_ICCM_NO_ICACHE) Fill(64, sel_byp_data) & ic_byp_data_only_new else 0.U val ic_premux_data_temp = if(ICCM_ICACHE) (Fill(64,sel_iccm_data) & io.iccm_rd_data) | (Fill(64, sel_byp_data) & ic_byp_data_only_new) else if(ICACHE_ONLY) Fill(64, sel_byp_data) & ic_byp_data_only_new else 0.U val ic_sel_premux_data_temp = if(ICCM_ICACHE) sel_iccm_data | sel_byp_data else if(ICACHE_ONLY) sel_byp_data else 0.U @@ -399,8 +420,8 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ic_miss_buff_data = Wire(Vec(2*ICACHE_NUM_BEATS, UInt(32.W))) for(i<- 0 until ICACHE_NUM_BEATS){ val wr_data_c1_clk = write_fill_data.map(rvclkhdr(clock, _ , io.scan_mode)) - ic_miss_buff_data(2*i) := withClock(wr_data_c1_clk(i)){RegNext(ic_miss_buff_data_in(31,0), 0.U)} - ic_miss_buff_data(2*i+1) := withClock(wr_data_c1_clk(i)){RegNext(ic_miss_buff_data_in(63,32), 0.U)}} + ic_miss_buff_data(2*i) := withClock(wr_data_c1_clk(i)){RegNext(ic_miss_buff_data_in(31,0), 0.U)} + ic_miss_buff_data(2*i+1) := withClock(wr_data_c1_clk(i)){RegNext(ic_miss_buff_data_in(63,32), 0.U)}} val ic_miss_buff_data_valid = WireInit(UInt(ICACHE_NUM_BEATS.W), 0.U) val ic_miss_buff_data_valid_in = (0 until ICACHE_NUM_BEATS).map(i=>write_fill_data(i)|(ic_miss_buff_data_valid(i)&(!ic_act_miss_f))) ic_miss_buff_data_valid := withClock(io.free_clk){RegNext(ic_miss_buff_data_valid_in.map(i=>i.asUInt()).reverse.reduce(Cat(_,_)), 0.U)} @@ -415,16 +436,16 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val bypass_index_5_3_inc = bypass_index(bypass_index.getWidth-1,2) + 1.U val bypass_valid_value_check = Mux1H((0 until ICACHE_NUM_BEATS).map(i=>(bypass_index(bypass_index.getWidth-1,2)===i.U).asBool->ic_miss_buff_data_valid_in(i))) val bypass_data_ready_in = (bypass_valid_value_check & !bypass_index(1) & !bypass_index(0)) | - (bypass_valid_value_check & !bypass_index(1) & bypass_index(0)) | - (bypass_valid_value_check & bypass_index(1) & !bypass_index(0)) | - (bypass_valid_value_check & bypass_index(1) & bypass_index(0) & Mux1H((0 until ICACHE_NUM_BEATS).map(i=>(bypass_index_5_3_inc===i.U).asBool->ic_miss_buff_data_valid_in(i)))) | - (bypass_valid_value_check & bypass_index(ICACHE_BEAT_ADDR_HI-1,2)===Fill(ICACHE_BEAT_ADDR_HI,1.U)) + (bypass_valid_value_check & !bypass_index(1) & bypass_index(0)) | + (bypass_valid_value_check & bypass_index(1) & !bypass_index(0)) | + (bypass_valid_value_check & bypass_index(1) & bypass_index(0) & Mux1H((0 until ICACHE_NUM_BEATS).map(i=>(bypass_index_5_3_inc===i.U).asBool->ic_miss_buff_data_valid_in(i)))) | + (bypass_valid_value_check & bypass_index(ICACHE_BEAT_ADDR_HI-1,2)===Fill(ICACHE_BEAT_ADDR_HI,1.U)) val ic_crit_wd_rdy_new_ff = WireInit(Bool(), 0.U) val ic_crit_wd_rdy_new_in = (bypass_data_ready_in & crit_wd_byp_ok_ff & uncacheable_miss_ff & !io.exu_flush_final & !ifu_bp_hit_taken_q_f) | - ( crit_wd_byp_ok_ff & !uncacheable_miss_ff & !io.exu_flush_final & !ifu_bp_hit_taken_q_f) | - (ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff & !fetch_req_icache_f & !io.exu_flush_final) + ( crit_wd_byp_ok_ff & !uncacheable_miss_ff & !io.exu_flush_final & !ifu_bp_hit_taken_q_f) | + (ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff & !fetch_req_icache_f & !io.exu_flush_final) ic_crit_wd_rdy_new_ff := withClock(io.free_clk){RegNext(ic_crit_wd_rdy_new_in, 0.U)} val byp_fetch_index = ifu_fetch_addr_int_f(ICACHE_BEAT_ADDR_HI-1,0) val byp_fetch_index_0 = Cat(ifu_fetch_addr_int_f(ICACHE_BEAT_ADDR_HI-1,2), 0.U) @@ -434,12 +455,12 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val byp_fetch_index_inc_1 = Cat(byp_fetch_index_inc, 1.U) val ic_miss_buff_data_error_bypass = Mux1H((0 until ICACHE_NUM_BEATS).map(i=>(bypass_index(ICACHE_BEAT_ADDR_HI-1,2)===i.U).asBool->ic_miss_buff_data_error(i))) val ic_miss_buff_data_error_bypass_inc = Mux1H((0 until ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_inc===i.U).asBool->ic_miss_buff_data_error(i))) - - - when(ifu_fetch_addr_int_f(1)&ifu_fetch_addr_int_f(0)){ - ifu_byp_data_err_new := ic_miss_buff_data_error_bypass - } otherwise{ifu_byp_data_err_new := ic_miss_buff_data_error_bypass | ic_miss_buff_data_error_bypass_inc} - + ifu_byp_data_err_new := (!ifu_fetch_addr_int_f(1) & !ifu_fetch_addr_int_f(0) & ic_miss_buff_data_error(byp_fetch_index(ICACHE_BEAT_ADDR_HI-1,2))) | + (!ifu_fetch_addr_int_f(1) & ifu_fetch_addr_int_f(0) & ic_miss_buff_data_error(byp_fetch_index(ICACHE_BEAT_ADDR_HI-1,2))) | + (!ifu_fetch_addr_int_f(1) & ifu_fetch_addr_int_f(0) & ic_miss_buff_data_error(byp_fetch_index(ICACHE_BEAT_ADDR_HI-1,2))) | + ( ifu_fetch_addr_int_f(1) & !ifu_fetch_addr_int_f(0) & ic_miss_buff_data_error(byp_fetch_index(ICACHE_BEAT_ADDR_HI-1,2))) | + (ifu_fetch_addr_int_f(1) & ifu_fetch_addr_int_f(0) & (ic_miss_buff_data_error(byp_fetch_index(ICACHE_BEAT_ADDR_HI-1,2)) | + ic_miss_buff_data_error(byp_fetch_index_inc(ICACHE_BEAT_ADDR_HI-3,0)))) val ic_byp_data_only_pre_new = Mux(!ifu_fetch_addr_int_f(1).asBool, Cat(Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_inc_0===i.U).asBool->ic_miss_buff_data(i)(15,0))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_1===i.U).asBool->ic_miss_buff_data(i)(31,0))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_0===i.U).asBool->ic_miss_buff_data(i)(31,0)))), Cat(Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_inc_1===i.U).asBool->ic_miss_buff_data(i)(15,0))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_inc_0===i.U).asBool->ic_miss_buff_data(i)(31,0))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(byp_fetch_index_1===i.U).asBool->ic_miss_buff_data(i)(31,0))))) @@ -467,8 +488,6 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { ic_miss_buff_half := Cat(Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(Cat(other_tag,1.U)===i.U).asBool->ic_miss_buff_data(i))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(Cat(other_tag,0.U)===i.U).asBool->ic_miss_buff_data(i)))) - - ic_rd_parity_final_err := io.ic_tag_perr & sel_ic_data & !(ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f) val ifu_ic_rw_int_addr_ff = WireInit(UInt((ICACHE_INDEX_HI-ICACHE_TAG_INDEX_LO+1).W), 0.U) @@ -488,21 +507,21 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val iccm_error_start = WireInit(Bool(), false.B) switch(perr_state){ is(err_idle_C){ - perr_nxtstate := Mux(io.iccm_dma_sb_error, dma_sb_err_C, Mux((io.ic_error_start & !io.exu_flush_final).asBool, ic_wff_C, ecc_wff_C)) - perr_state_en := (((iccm_error_start | io.ic_error_start) & !io.exu_flush_final) | io.iccm_dma_sb_error) & !io.dec_tlu_force_halt + perr_nxtstate := Mux(io.iccm_dma_sb_error, dma_sb_err_C, Mux((io.dec_mem_ctrl.ifu_ic_error_start & !io.exu_flush_final).asBool, ic_wff_C, ecc_wff_C)) + perr_state_en := (((iccm_error_start | io.dec_mem_ctrl.ifu_ic_error_start) & !io.exu_flush_final) | io.iccm_dma_sb_error) & !io.dec_mem_ctrl.dec_tlu_force_halt perr_sb_write_status := perr_state_en } is(ic_wff_C){ perr_nxtstate := err_idle_C - perr_state_en := io.dec_tlu_flush_lower_wb | io.dec_tlu_force_halt - perr_sel_invalidate := io.dec_tlu_flush_lower_wb & io.dec_tlu_force_halt + perr_state_en := io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_force_halt + perr_sel_invalidate := io.dec_mem_ctrl.dec_tlu_flush_lower_wb & io.dec_mem_ctrl.dec_tlu_flush_err_wb } is(ecc_wff_C){ - perr_nxtstate := Mux(((!io.dec_tlu_flush_err_wb & io.dec_tlu_flush_lower_wb ) | io.dec_tlu_force_halt).asBool(), err_idle_C, ecc_cor_C) - perr_state_en := io.dec_tlu_flush_lower_wb | io.dec_tlu_force_halt + perr_nxtstate := Mux(((!io.dec_mem_ctrl.dec_tlu_flush_err_wb & io.dec_mem_ctrl.dec_tlu_flush_lower_wb ) | io.dec_mem_ctrl.dec_tlu_force_halt).asBool(), err_idle_C, ecc_cor_C) + perr_state_en := io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_force_halt } is(dma_sb_err_C){ - perr_nxtstate := Mux(io.dec_tlu_force_halt, err_idle_C, ecc_cor_C) + perr_nxtstate := Mux(io.dec_mem_ctrl.dec_tlu_force_halt, err_idle_C, ecc_cor_C) perr_state_en := true.B } is(ecc_cor_C){ @@ -515,39 +534,39 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val err_stop_nxtstate = WireInit(UInt(2.W), 0.U) val err_stop_state_en = WireInit(Bool(), false.B) io.iccm_correction_state := false.B - // val err_stop_fetch := WireInit(Bool(), false.B) +// val err_stop_fetch := WireInit(Bool(), false.B) switch(err_stop_state){ is(err_stop_idle_C){ err_stop_nxtstate := err_fetch1_C - err_stop_state_en := io.dec_tlu_flush_err_wb & (perr_state === ecc_wff_C) & !io.dec_tlu_force_halt + err_stop_state_en := io.dec_mem_ctrl.dec_tlu_flush_err_wb & (perr_state === ecc_wff_C) & !io.dec_mem_ctrl.dec_tlu_force_halt } is(err_fetch1_C){ - err_stop_nxtstate := Mux((io.dec_tlu_flush_lower_wb | io.dec_tlu_i0_commit_cmt | io.dec_tlu_force_halt).asBool(), err_stop_idle_C, + err_stop_nxtstate := Mux((io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.dec_mem_ctrl.dec_tlu_force_halt).asBool(), err_stop_idle_C, Mux(((io.ifu_fetch_val===3.U)|(io.ifu_fetch_val(0)&two_byte_instr)).asBool(), err_stop_fetch_C, Mux(io.ifu_fetch_val(0).asBool(), err_fetch2_C, err_fetch1_C))) - err_stop_state_en := io.dec_tlu_flush_lower_wb | io.dec_tlu_i0_commit_cmt | io.ifu_fetch_val(0) | ifu_bp_hit_taken_q_f | io.dec_tlu_force_halt - err_stop_fetch := ((io.ifu_fetch_val(1,0)===3.U) | (io.ifu_fetch_val(0) & two_byte_instr)) & !(io.exu_flush_final | io.dec_tlu_i0_commit_cmt) + err_stop_state_en := io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.ifu_fetch_val(0) | ifu_bp_hit_taken_q_f | io.dec_mem_ctrl.dec_tlu_force_halt + err_stop_fetch := ((io.ifu_fetch_val(1,0)===3.U) | (io.ifu_fetch_val(0) & two_byte_instr)) & !(io.exu_flush_final | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) io.iccm_correction_state := true.B } is(err_fetch2_C){ - err_stop_nxtstate := Mux((io.dec_tlu_flush_lower_wb | io.dec_tlu_i0_commit_cmt | io.dec_tlu_force_halt).asBool, + err_stop_nxtstate := Mux((io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.dec_mem_ctrl.dec_tlu_force_halt).asBool, err_stop_idle_C, Mux(io.ifu_fetch_val(0).asBool, err_stop_fetch_C, err_fetch2_C)) - err_stop_state_en := io.dec_tlu_flush_lower_wb | io.dec_tlu_i0_commit_cmt | io.ifu_fetch_val(0) | io.dec_tlu_force_halt - err_stop_fetch := io.ifu_fetch_val(0) & !io.exu_flush_final & !io.dec_tlu_i0_commit_cmt + err_stop_state_en := io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.ifu_fetch_val(0) | io.dec_mem_ctrl.dec_tlu_force_halt + err_stop_fetch := io.ifu_fetch_val(0) & !io.exu_flush_final & !io.dec_mem_ctrl.dec_tlu_i0_commit_cmt io.iccm_correction_state := true.B } is(err_stop_fetch_C){ - err_stop_nxtstate := Mux(((io.dec_tlu_flush_lower_wb & !io.dec_tlu_flush_err_wb) | io.dec_tlu_i0_commit_cmt | io.dec_tlu_force_halt).asBool, - err_stop_idle_C, Mux(io.dec_tlu_flush_err_wb.asBool(), err_fetch1_C, err_stop_fetch_C)) - err_stop_state_en := io.dec_tlu_flush_lower_wb | io.dec_tlu_i0_commit_cmt | io.dec_tlu_force_halt + err_stop_nxtstate := Mux(((io.dec_mem_ctrl.dec_tlu_flush_lower_wb & !io.dec_mem_ctrl.dec_tlu_flush_err_wb) | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.dec_mem_ctrl.dec_tlu_force_halt).asBool, + err_stop_idle_C, Mux(io.dec_mem_ctrl.dec_tlu_flush_err_wb.asBool(), err_fetch1_C, err_stop_fetch_C)) + err_stop_state_en := io.dec_mem_ctrl.dec_tlu_flush_lower_wb | io.dec_mem_ctrl.dec_tlu_i0_commit_cmt | io.dec_mem_ctrl.dec_tlu_force_halt err_stop_fetch := true.B io.iccm_correction_state := true.B } } err_stop_state := withClock(io.free_clk){RegEnable(err_stop_nxtstate, 0.U, err_stop_state_en)} bus_ifu_bus_clk_en := io.ifu_bus_clk_en - val busclk = rvclkhdr(clock, bus_ifu_bus_clk_en, io.scan_mode) - val busclk_force = rvclkhdr(clock, bus_ifu_bus_clk_en | io.dec_tlu_force_halt , io.scan_mode) + val busclk = rvclkhdr(clock, bus_ifu_bus_clk_en, io.scan_mode) + val busclk_force = rvclkhdr(clock, bus_ifu_bus_clk_en | io.dec_mem_ctrl.dec_tlu_force_halt , io.scan_mode) val bus_ifu_bus_clk_en_ff = withClock(io.free_clk){RegNext(bus_ifu_bus_clk_en, 0.U)} scnd_miss_req_q := withClock(io.free_clk){RegNext(scnd_miss_req_in, 0.U)} val scnd_miss_req_ff2 = withClock(io.free_clk){RegNext(scnd_miss_req, 0.U)} @@ -556,45 +575,45 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ifu_bus_cmd_valid = WireInit(Bool(), false.B) val bus_cmd_beat_count = WireInit(UInt(ICACHE_BEAT_BITS.W), 0.U) val ifu_bus_cmd_ready = WireInit(Bool(), false.B) - val ifc_bus_ic_req_ff_in = (ic_act_miss_f | bus_cmd_req_hold | ifu_bus_cmd_valid) & !io.dec_tlu_force_halt & !((bus_cmd_beat_count===Fill(ICACHE_BEAT_BITS,1.U)) & ifu_bus_cmd_valid & ifu_bus_cmd_ready & miss_pending) + val ifc_bus_ic_req_ff_in = (ic_act_miss_f | bus_cmd_req_hold | ifu_bus_cmd_valid) & !io.dec_mem_ctrl.dec_tlu_force_halt & !((bus_cmd_beat_count===Fill(ICACHE_BEAT_BITS,1.U)) & ifu_bus_cmd_valid & ifu_bus_cmd_ready & miss_pending) ifu_bus_cmd_valid := withClock(busclk_force){RegNext(ifc_bus_ic_req_ff_in, 0.U)} val bus_cmd_sent = WireInit(Bool(), false.B) - val bus_cmd_req_in = (ic_act_miss_f | bus_cmd_req_hold) & !bus_cmd_sent & !io.dec_tlu_force_halt + val bus_cmd_req_in = (ic_act_miss_f | bus_cmd_req_hold) & !bus_cmd_sent & !io.dec_mem_ctrl.dec_tlu_force_halt bus_cmd_req_hold := withClock(io.free_clk){RegNext(bus_cmd_req_in, false.B)} // AXI Read-Channel - io.ifu_axi_arvalid := ifu_bus_cmd_valid - io.ifu_axi_arid := bus_rd_addr_count & Fill(IFU_BUS_TAG, ifu_bus_cmd_valid) - io.ifu_axi_araddr := Cat(ifu_ic_req_addr_f, 0.U(3.W)) & Fill(32, ifu_bus_cmd_valid) - io.ifu_axi_arsize := 3.U(3.W) - io.ifu_axi_arcache := 15.U - io.ifu_axi_arregion := ifu_ic_req_addr_f(28,25) - io.ifu_axi_arburst := 1.U - io.ifu_axi_rready := true.B + io.ifu_axi.ar.valid := ifu_bus_cmd_valid + io.ifu_axi.ar.bits.id := bus_rd_addr_count & Fill(IFU_BUS_TAG, ifu_bus_cmd_valid) + io.ifu_axi.ar.bits.addr := Cat(ifu_ic_req_addr_f, 0.U(3.W)) & Fill(32, ifu_bus_cmd_valid) + io.ifu_axi.ar.bits.size := 3.U(3.W) + io.ifu_axi.ar.bits.cache := 15.U + io.ifu_axi.ar.bits.region := ifu_ic_req_addr_f(28,25) + io.ifu_axi.ar.bits.burst := 1.U + io.ifu_axi.r.ready := true.B - val ifu_bus_arready_unq = io.ifu_axi_arready - val ifu_bus_rvalid_unq = io.ifu_axi_rvalid - val ifu_bus_arvalid = io.ifu_axi_arvalid + val ifu_bus_arready_unq = io.ifu_axi.ar.ready + val ifu_bus_rvalid_unq = io.ifu_axi.r.valid + val ifu_bus_arvalid = io.ifu_axi.ar.valid bus_ifu_bus_clk_en val ifu_bus_arready_unq_ff = withClock(busclk){RegNext(ifu_bus_arready_unq, false.B)} val ifu_bus_rvalid_unq_ff = withClock(busclk){RegNext(ifu_bus_rvalid_unq, false.B)} val ifu_bus_arvalid_ff = withClock(busclk){RegNext(ifu_bus_arvalid, false.B)} - val ifu_bus_rresp_ff = withClock(busclk){RegNext(io.ifu_axi_rresp, 0.U)} - ifu_bus_rdata_ff := withClock(busclk){RegNext(io.ifu_axi_rdata, 0.U)} - ifu_bus_rid_ff := withClock(busclk){RegNext(io.ifu_axi_rid, 0.U)} - ifu_bus_cmd_ready := io.ifu_axi_arready - ifu_bus_rsp_valid := io.ifu_axi_rvalid - ifu_bus_rsp_ready := io.ifu_axi_rready - ifu_bus_rsp_tag := io.ifu_axi_rid - ifu_bus_rsp_rdata := io.ifu_axi_rdata - val ifu_bus_rsp_opc = io.ifu_axi_rresp + val ifu_bus_rresp_ff = withClock(busclk){RegNext(io.ifu_axi.r.bits.resp, 0.U)} + ifu_bus_rdata_ff := withClock(busclk){RegNext(io.ifu_axi.r.bits.data, 0.U)} + ifu_bus_rid_ff := withClock(busclk){RegNext(io.ifu_axi.r.bits.id, 0.U)} + ifu_bus_cmd_ready := io.ifu_axi.ar.ready + ifu_bus_rsp_valid := io.ifu_axi.r.valid + ifu_bus_rsp_ready := io.ifu_axi.r.ready + ifu_bus_rsp_tag := io.ifu_axi.r.bits.id + ifu_bus_rsp_rdata := io.ifu_axi.r.bits.data + val ifu_bus_rsp_opc = io.ifu_axi.r.bits.resp val ifu_bus_rvalid = ifu_bus_rsp_valid & bus_ifu_bus_clk_en val ifu_bus_arready = ifu_bus_arready_unq & bus_ifu_bus_clk_en val ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff val ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff - bus_cmd_sent := ifu_bus_arvalid & ifu_bus_arready & miss_pending & !io.dec_tlu_force_halt + bus_cmd_sent := ifu_bus_arvalid & ifu_bus_arready & miss_pending & !io.dec_mem_ctrl.dec_tlu_force_halt val bus_last_data_beat = WireInit(Bool(), false.B) - val bus_inc_data_beat_cnt = bus_ifu_wr_en_ff & !bus_last_data_beat & !io.dec_tlu_force_halt - val bus_reset_data_beat_cnt = ic_act_miss_f | (bus_ifu_wr_en_ff & bus_last_data_beat) | io.dec_tlu_force_halt + val bus_inc_data_beat_cnt = bus_ifu_wr_en_ff & !bus_last_data_beat & !io.dec_mem_ctrl.dec_tlu_force_halt + val bus_reset_data_beat_cnt = ic_act_miss_f | (bus_ifu_wr_en_ff & bus_last_data_beat) | io.dec_mem_ctrl.dec_tlu_force_halt val bus_hold_data_beat_cnt = !bus_inc_data_beat_cnt & !bus_reset_data_beat_cnt val bus_data_beat_count = WireInit(UInt(ICACHE_BEAT_BITS.W), 0.U) bus_new_data_beat_count := Mux1H(Seq(bus_reset_data_beat_cnt->0.U, bus_inc_data_beat_cnt-> (bus_data_beat_count + 1.U), bus_hold_data_beat_cnt->bus_data_beat_count)) @@ -603,15 +622,15 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { last_data_recieved_ff := withClock(io.free_clk){RegNext(last_data_recieved_in, 0.U)} // Request Address Count val bus_new_rd_addr_count = Mux(!miss_pending, imb_ff(ICACHE_BEAT_ADDR_HI-1, 2), - Mux(scnd_miss_req_q, imb_scnd_ff(ICACHE_BEAT_ADDR_HI-1, 2), - Mux(bus_cmd_sent, bus_rd_addr_count + 1.U, bus_rd_addr_count))) + Mux(scnd_miss_req_q, imb_scnd_ff(ICACHE_BEAT_ADDR_HI-1, 2), + Mux(bus_cmd_sent, bus_rd_addr_count + 1.U, bus_rd_addr_count))) bus_rd_addr_count := withClock(busclk_reset){RegNext(bus_new_rd_addr_count, 0.U)} // Command beat Count - val bus_inc_cmd_beat_cnt = ifu_bus_cmd_valid & ifu_bus_cmd_ready & miss_pending & !io.dec_tlu_force_halt - val bus_reset_cmd_beat_cnt_0 = (ic_act_miss_f & !uncacheable_miss_in) | io.dec_tlu_force_halt + val bus_inc_cmd_beat_cnt = ifu_bus_cmd_valid & ifu_bus_cmd_ready & miss_pending & !io.dec_mem_ctrl.dec_tlu_force_halt + val bus_reset_cmd_beat_cnt_0 = (ic_act_miss_f & !uncacheable_miss_in) | io.dec_mem_ctrl.dec_tlu_force_halt val bus_reset_cmd_beat_cnt_secondlast = ic_act_miss_f & uncacheable_miss_in - val bus_hold_cmd_beat_cnt = !bus_inc_cmd_beat_cnt & !(ic_act_miss_f | scnd_miss_req | io.dec_tlu_force_halt) - val bus_cmd_beat_en = bus_inc_cmd_beat_cnt | ic_act_miss_f | io.dec_tlu_force_halt + val bus_hold_cmd_beat_cnt = !bus_inc_cmd_beat_cnt & !(ic_act_miss_f | scnd_miss_req | io.dec_mem_ctrl.dec_tlu_force_halt) + val bus_cmd_beat_en = bus_inc_cmd_beat_cnt | ic_act_miss_f | io.dec_mem_ctrl.dec_tlu_force_halt val bus_new_cmd_beat_count = Mux1H(Seq(bus_reset_cmd_beat_cnt_0->0.U, bus_reset_cmd_beat_cnt_secondlast.asBool->ICACHE_SCND_LAST.U, bus_inc_cmd_beat_cnt->(bus_cmd_beat_count+1.U), bus_hold_cmd_beat_cnt->bus_cmd_beat_count)) bus_cmd_beat_count := withClock(busclk_reset){RegEnable(bus_new_cmd_beat_count, 0.U, bus_cmd_beat_en)} @@ -670,21 +689,21 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ic_fetch_val_shift_right = ic_fetch_val_int_f << ifu_fetch_addr_int_f(0) val iccm_rdmux_data = io.iccm_rd_data_ecc - val iccm_ecc_word_enable = (0 until 2).map(i=>((ic_fetch_val_shift_right((2*i+1),(2*i)) & !io.exu_flush_final & sel_iccm_data) | iccm_dma_rvalid_in) & !io.dec_tlu_core_ecc_disable).reverse.reduce(Cat(_,_)) + val iccm_ecc_word_enable = (0 until 2).map(i=>((ic_fetch_val_shift_right((2*i+1),(2*i)).orR & !io.exu_flush_final & sel_iccm_data) | iccm_dma_rvalid_in) & !io.dec_mem_ctrl.dec_tlu_core_ecc_disable).reverse.reduce(Cat(_,_)) val ecc_decoded = (0 until 2).map(i=>rvecc_decode(iccm_ecc_word_enable(i), iccm_rdmux_data((39*i+31),(39*i)), iccm_rdmux_data((39*i+38),(39*i+32)), 0.U)) val iccm_corrected_ecc = Wire(Vec(2, UInt(7.W))) iccm_corrected_ecc := VecInit(ecc_decoded(0)._1,ecc_decoded(1)._1) iccm_corrected_data := VecInit(ecc_decoded(0)._2,ecc_decoded(1)._2) - iccm_single_ecc_error := Cat(ecc_decoded(0)._3,ecc_decoded(1)._3) - iccm_double_ecc_error := Cat(ecc_decoded(0)._4,ecc_decoded(1)._4) - io.iccm_rd_ecc_single_err := iccm_single_ecc_error.orR & ifc_iccm_access_f & ifc_fetch_req_f + iccm_single_ecc_error := Cat(ecc_decoded(1)._3,ecc_decoded(0)._3) + iccm_double_ecc_error := Cat(ecc_decoded(1)._4,ecc_decoded(0)._4) + io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err := iccm_single_ecc_error.orR & ifc_iccm_access_f & ifc_fetch_req_f io.iccm_rd_ecc_double_err := iccm_double_ecc_error.orR & ifc_iccm_access_f val iccm_corrected_data_f_mux = Mux(iccm_single_ecc_error(0).asBool, iccm_corrected_data(0), iccm_corrected_data(1)) val iccm_corrected_ecc_f_mux = Mux(iccm_single_ecc_error(0).asBool, iccm_corrected_ecc(0), iccm_corrected_ecc(1)) val iccm_rd_ecc_single_err_ff = WireInit(Bool(), false.B) - val iccm_ecc_write_status = if(ICCM_ENABLE)((io.iccm_rd_ecc_single_err & !iccm_rd_ecc_single_err_ff) & !io.exu_flush_final) | io.iccm_dma_sb_error else 0.U - val iccm_rd_ecc_single_err_hold_in = (io.iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff) & !io.exu_flush_final - iccm_error_start := io.iccm_rd_ecc_single_err + val iccm_ecc_write_status = if(ICCM_ENABLE)((io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err & !iccm_rd_ecc_single_err_ff) & !io.exu_flush_final) | io.iccm_dma_sb_error else 0.U + val iccm_rd_ecc_single_err_hold_in = (io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff) & !io.exu_flush_final + iccm_error_start := io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err val iccm_rw_addr_f = WireInit(UInt((ICCM_BITS-2).W), 0.U) val iccm_ecc_corr_index_in = Mux(iccm_single_ecc_error(0).asBool(), iccm_rw_addr_f, iccm_rw_addr_f + 1.U) iccm_rw_addr_f := withClock(io.free_clk){RegNext(io.iccm_rw_addr(ICCM_BITS-2,1), 0.U)} @@ -698,106 +717,106 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { ((miss_state===miss_wait_C) & !miss_state_en) | ((miss_state===crit_wrd_rdy_C) & !miss_state_en) | ((miss_state===crit_byp_ok_C) & miss_state_en & (miss_nxtstate===miss_wait_C)) )) | - (io.ifc_fetch_req_bf & io.exu_flush_final & !io.ifc_fetch_uncacheable_bf & !io.ifc_iccm_access_bf) + (io.ifc_fetch_req_bf & io.exu_flush_final & !io.ifc_fetch_uncacheable_bf & !io.ifc_iccm_access_bf) val bus_ic_wr_en = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) io.ic_wr_en := bus_ic_wr_en & Fill(ICACHE_NUM_WAYS, write_ic_16_bytes) io.ic_write_stall := write_ic_16_bytes & !((((miss_state===crit_byp_ok_C) | ((miss_state===stream_C) & !(io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f ))) & !(bus_ifu_wr_en_ff & last_beat & !uncacheable_miss_ff))) - reset_all_tags := withClock(io.active_clk){RegNext(io.dec_tlu_fence_i_wb, false.B)} + reset_all_tags := withClock(io.active_clk){RegNext(io.dec_mem_ctrl.dec_tlu_fence_i_wb, false.B)} - val ic_valid = !ifu_wr_cumulative_err_data & !(reset_ic_in | reset_ic_ff) & !reset_tag_valid_for_miss - val ifu_status_wr_addr_w_debug = Mux((io.ic_debug_rd_en | io.ic_debug_wr_en) & io.ic_debug_tag_array, io.ic_debug_addr(ICACHE_INDEX_HI - 3, ICACHE_TAG_INDEX_LO - 3), - ifu_status_wr_addr(ICACHE_INDEX_HI - 1, ICACHE_TAG_INDEX_LO - 1)) - val ifu_status_wr_addr_ff = withClock(io.free_clk) { - RegNext(ifu_status_wr_addr_w_debug, 0.U) - } - val way_status_wr_en = WireInit(Bool(), false.B) - val way_status_wr_en_w_debug = way_status_wr_en | (io.ic_debug_wr_en & io.ic_debug_tag_array) - val way_status_wr_en_ff = withClock(io.free_clk) { - RegNext(way_status_wr_en_w_debug, false.B) - } - val way_status_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) - val way_status_new_w_debug = Mux(io.ic_debug_wr_en & io.ic_debug_tag_array, - if (ICACHE_STATUS_BITS == 1) io.ic_debug_wr_data(4) else io.ic_debug_wr_data(6, 4), way_status_new) - val way_status_new_ff = withClock(io.free_clk) { - RegNext(way_status_new_w_debug, 0.U) - } - val way_status_clken = (0 until ICACHE_TAG_DEPTH / 8).map(i => ifu_status_wr_addr_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 3) === i.U) - val way_status_clk = way_status_clken.map(rvclkhdr(clock, _, io.scan_mode)) - val way_status_out = Wire(Vec(ICACHE_TAG_DEPTH, UInt(ICACHE_STATUS_BITS.W))) - for (i <- 0 until ICACHE_TAG_DEPTH / 8; j <- 0 until 8) - way_status_out((8 * i) + j) := withClock(way_status_clk(i)){RegEnable(way_status_new_ff, 0.U, (ifu_status_wr_addr_ff(2,0)===j.U) & way_status_wr_en_ff)} + val ic_valid = !ifu_wr_cumulative_err_data & !(reset_ic_in | reset_ic_ff) & !reset_tag_valid_for_miss + val ifu_status_wr_addr_w_debug = Mux((io.ic_debug_rd_en | io.ic_debug_wr_en) & io.ic_debug_tag_array, io.ic_debug_addr(ICACHE_INDEX_HI - 3, ICACHE_TAG_INDEX_LO - 3), + ifu_status_wr_addr(ICACHE_INDEX_HI - 1, ICACHE_TAG_INDEX_LO - 1)) + val ifu_status_wr_addr_ff = withClock(io.free_clk) { + RegNext(ifu_status_wr_addr_w_debug, 0.U) + } + val way_status_wr_en = WireInit(Bool(), false.B) + val way_status_wr_en_w_debug = way_status_wr_en | (io.ic_debug_wr_en & io.ic_debug_tag_array) + val way_status_wr_en_ff = withClock(io.free_clk) { + RegNext(way_status_wr_en_w_debug, false.B) + } + val way_status_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) + val way_status_new_w_debug = Mux(io.ic_debug_wr_en & io.ic_debug_tag_array, + if (ICACHE_STATUS_BITS == 1) io.ic_debug_wr_data(4) else io.ic_debug_wr_data(6, 4), way_status_new) + val way_status_new_ff = withClock(io.free_clk) { + RegNext(way_status_new_w_debug, 0.U) + } + val way_status_clken = (0 until ICACHE_TAG_DEPTH / 8).map(i => ifu_status_wr_addr_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 3) === i.U) + val way_status_clk = way_status_clken.map(rvclkhdr(clock, _, io.scan_mode)) + val way_status_out = Wire(Vec(ICACHE_TAG_DEPTH, UInt(ICACHE_STATUS_BITS.W))) + for (i <- 0 until ICACHE_TAG_DEPTH / 8; j <- 0 until 8) + way_status_out((8 * i) + j) := withClock(way_status_clk(i)){RegEnable(way_status_new_ff, 0.U, (ifu_status_wr_addr_ff(2,0)===j.U) & way_status_wr_en_ff)} val test_way_status_out = (0 until ICACHE_TAG_DEPTH).map(i=>way_status_out(i).asUInt).reverse.reduce(Cat(_,_)) - // io.test_way_status_out := test_way_status_out + // io.test_way_status_out := test_way_status_out val test_way_status_clken = (0 until ICACHE_TAG_DEPTH/8).map(i=>way_status_clken(i).asUInt()).reverse.reduce(Cat(_,_)) //io.test_way_status_clken := test_way_status_clken way_status := Mux1H((0 until ICACHE_TAG_DEPTH).map(i=>(ifu_ic_rw_int_addr_ff === i.U) -> way_status_out(i))) - val ifu_ic_rw_int_addr_w_debug = Mux((io.ic_debug_rd_en | io.ic_debug_wr_en) & io.ic_debug_tag_array, - io.ic_debug_addr(ICACHE_INDEX_HI - 3, ICACHE_TAG_INDEX_LO - 3), ifu_ic_rw_int_addr(ICACHE_INDEX_HI - 1, ICACHE_TAG_INDEX_LO - 1)) - ifu_ic_rw_int_addr_ff := withClock(io.free_clk) { - RegNext(ifu_ic_rw_int_addr_w_debug, 0.U) - } - val ifu_tag_wren = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) - val ic_debug_tag_wr_en = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) - val ifu_tag_wren_w_debug = ifu_tag_wren | ic_debug_tag_wr_en - val ifu_tag_wren_ff = withClock(io.free_clk) { - RegNext(ifu_tag_wren_w_debug, 0.U) - } - val ic_valid_w_debug = Mux(io.ic_debug_wr_en & io.ic_debug_tag_array, io.ic_debug_wr_data(0), ic_valid) - val ic_valid_ff = withClock(io.free_clk) { - RegNext(ic_valid_w_debug, false.B) - } - val tag_valid_clken = (0 until (ICACHE_TAG_DEPTH / 32)).map(i => (0 until ICACHE_NUM_WAYS).map(j => - if (ICACHE_TAG_DEPTH == 32) ifu_tag_wren_ff(j) | perr_err_inv_way(j) | reset_all_tags - else ((ifu_ic_rw_int_addr_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 5) === i.U) & ifu_tag_wren_ff(j)) | - ((perr_ic_index_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 5) === i.U) & perr_err_inv_way(j)) | - reset_all_tags).reverse.reduce(Cat(_, _))) - val tag_valid_clk = (0 until ICACHE_TAG_DEPTH / 32).map(i => (0 until ICACHE_NUM_WAYS).map(j => rvclkhdr(clock, tag_valid_clken(i)(j), io.scan_mode))) - val ic_tag_valid_out = Wire(Vec(ICACHE_NUM_WAYS, Vec(ICACHE_TAG_DEPTH, Bool()))) - // io.valids := Cat((0 until ICACHE_TAG_DEPTH).map(i=>ic_tag_valid_out(1)(i).asUInt()).reverse.reduce(Cat(_,_)), - // (0 until ICACHE_TAG_DEPTH).map(i=>ic_tag_valid_out(0)(i).asUInt()).reverse.reduce(Cat(_,_))) + val ifu_ic_rw_int_addr_w_debug = Mux((io.ic_debug_rd_en | io.ic_debug_wr_en) & io.ic_debug_tag_array, + io.ic_debug_addr(ICACHE_INDEX_HI - 3, ICACHE_TAG_INDEX_LO - 3), ifu_ic_rw_int_addr(ICACHE_INDEX_HI - 1, ICACHE_TAG_INDEX_LO - 1)) + ifu_ic_rw_int_addr_ff := withClock(io.free_clk) { + RegNext(ifu_ic_rw_int_addr_w_debug, 0.U) + } + val ifu_tag_wren = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) + val ic_debug_tag_wr_en = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) + val ifu_tag_wren_w_debug = ifu_tag_wren | ic_debug_tag_wr_en + val ifu_tag_wren_ff = withClock(io.free_clk) { + RegNext(ifu_tag_wren_w_debug, 0.U) + } + val ic_valid_w_debug = Mux(io.ic_debug_wr_en & io.ic_debug_tag_array, io.ic_debug_wr_data(0), ic_valid) + val ic_valid_ff = withClock(io.free_clk) { + RegNext(ic_valid_w_debug, false.B) + } + val tag_valid_clken = (0 until (ICACHE_TAG_DEPTH / 32)).map(i => (0 until ICACHE_NUM_WAYS).map(j => + if (ICACHE_TAG_DEPTH == 32) ifu_tag_wren_ff(j) | perr_err_inv_way(j) | reset_all_tags + else ((ifu_ic_rw_int_addr_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 5) === i.U) & ifu_tag_wren_ff(j)) | + ((perr_ic_index_ff(ICACHE_INDEX_HI - ICACHE_TAG_INDEX_LO, 5) === i.U) & perr_err_inv_way(j)) | + reset_all_tags).reverse.reduce(Cat(_, _))) + val tag_valid_clk = (0 until ICACHE_TAG_DEPTH / 32).map(i => (0 until ICACHE_NUM_WAYS).map(j => rvclkhdr(clock, tag_valid_clken(i)(j), io.scan_mode))) + val ic_tag_valid_out = Wire(Vec(ICACHE_NUM_WAYS, Vec(ICACHE_TAG_DEPTH, Bool()))) + // io.valids := Cat((0 until ICACHE_TAG_DEPTH).map(i=>ic_tag_valid_out(1)(i).asUInt()).reverse.reduce(Cat(_,_)), + // (0 until ICACHE_TAG_DEPTH).map(i=>ic_tag_valid_out(0)(i).asUInt()).reverse.reduce(Cat(_,_))) - for (i <- 0 until (ICACHE_TAG_DEPTH / 32); j <- 0 until ICACHE_NUM_WAYS; k <- 0 until 32) - ic_tag_valid_out(j)((32 * i) + k) := withClock(tag_valid_clk(i)(j)){RegEnable(ic_valid_ff & !reset_all_tags.asBool & !perr_sel_invalidate, false.B, - ((((ifu_ic_rw_int_addr_ff === (k + (32 * i)).U) & ifu_tag_wren_ff(j)) | ((perr_ic_index_ff === (k + (32 * i)).U) & perr_err_inv_way(j)) | reset_all_tags)).asBool)} + for (i <- 0 until (ICACHE_TAG_DEPTH / 32); j <- 0 until ICACHE_NUM_WAYS; k <- 0 until 32) + ic_tag_valid_out(j)((32 * i) + k) := withClock(tag_valid_clk(i)(j)){RegEnable(ic_valid_ff & !reset_all_tags.asBool & !perr_sel_invalidate, false.B, + ((((ifu_ic_rw_int_addr_ff === (k + (32 * i)).U) & ifu_tag_wren_ff(j)) | ((perr_ic_index_ff === (k + (32 * i)).U) & perr_err_inv_way(j)) | reset_all_tags)).asBool)} - val ic_tag_valid_unq = (0 until ICACHE_NUM_WAYS).map(k => (0 until ICACHE_TAG_DEPTH).map(j => - Mux(ifu_ic_rw_int_addr_ff === j.U, ic_tag_valid_out(k)(j), false.B).asUInt).reduce(_|_)).reverse.reduce(Cat(_,_)) + val ic_tag_valid_unq = (0 until ICACHE_NUM_WAYS).map(k => (0 until ICACHE_TAG_DEPTH).map(j => + Mux(ifu_ic_rw_int_addr_ff === j.U, ic_tag_valid_out(k)(j), false.B).asUInt).reduce(_|_)).reverse.reduce(Cat(_,_)) - // Making a sudo LRU - // val replace_way_mb_any = Wire(Vec(ICACHE_NUM_WAYS, Bool())) - val way_status_hit_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) - if (ICACHE_NUM_WAYS == 4) { - replace_way_mb_any(3) := (way_status_mb_ff(2) & way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | - (!tagv_mb_ff(3) & tagv_mb_ff(2) & tagv_mb_ff(1) & tagv_mb_ff(0)) - replace_way_mb_any(2) := (!way_status_mb_ff(2) & way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | - (!tagv_mb_ff(2) & tagv_mb_ff(1) & tagv_mb_ff(0)) - replace_way_mb_any(1) := (way_status_mb_ff(1) & !way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | - (!tagv_mb_ff(1) & tagv_mb_ff(0)) - replace_way_mb_any(0) := (!way_status_mb_ff(1) & !way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | !tagv_mb_ff(0) + // Making a sudo LRU + // val replace_way_mb_any = Wire(Vec(ICACHE_NUM_WAYS, Bool())) + val way_status_hit_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) + if (ICACHE_NUM_WAYS == 4) { + replace_way_mb_any(3) := (way_status_mb_ff(2) & way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | + (!tagv_mb_ff(3) & tagv_mb_ff(2) & tagv_mb_ff(1) & tagv_mb_ff(0)) + replace_way_mb_any(2) := (!way_status_mb_ff(2) & way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | + (!tagv_mb_ff(2) & tagv_mb_ff(1) & tagv_mb_ff(0)) + replace_way_mb_any(1) := (way_status_mb_ff(1) & !way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | + (!tagv_mb_ff(1) & tagv_mb_ff(0)) + replace_way_mb_any(0) := (!way_status_mb_ff(1) & !way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | !tagv_mb_ff(0) - way_status_hit_new := Mux1H(Seq(io.ic_rd_hit(0) -> Cat(way_status(2), 3.U), - io.ic_rd_hit(1) -> Cat(way_status(2), 1.U(2.W)), - io.ic_rd_hit(2) -> Cat(1.U, way_status(1), 0.U), - io.ic_rd_hit(3) -> Cat(0.U, way_status(1), 0.U))) + way_status_hit_new := Mux1H(Seq(io.ic_rd_hit(0) -> Cat(way_status(2), 3.U), + io.ic_rd_hit(1) -> Cat(way_status(2), 1.U(2.W)), + io.ic_rd_hit(2) -> Cat(1.U, way_status(1), 0.U), + io.ic_rd_hit(3) -> Cat(0.U, way_status(1), 0.U))) - way_status_rep_new := Mux1H(Seq(io.ic_rd_hit(0) -> Cat(way_status_mb_ff(2), 3.U), - io.ic_rd_hit(1) -> Cat(way_status_mb_ff(2), 1.U(2.W)), - io.ic_rd_hit(2) -> Cat(1.U, way_status_mb_ff(1), 0.U), - io.ic_rd_hit(3) -> Cat(0.U, way_status_mb_ff(1), 0.U))) - } - else { - replace_way_mb_any(0) := (!way_status_mb_ff & tagv_mb_ff(0) & tagv_mb_ff(1)) | !tagv_mb_ff(0) - replace_way_mb_any(1) := (way_status_mb_ff & tagv_mb_ff(0) & tagv_mb_ff(1)) | !tagv_mb_ff(1) & tagv_mb_ff(0) - way_status_hit_new := io.ic_rd_hit(0) - way_status_rep_new := replace_way_mb_any(0) - } - way_status_new := Mux((bus_ifu_wr_en_ff_q & last_beat).asBool, way_status_rep_new, way_status_hit_new) - way_status_wr_en := (bus_ifu_wr_en_ff_q & last_beat) | ic_act_hit_f - val bus_wren = (0 until ICACHE_NUM_WAYS).map(i => bus_ifu_wr_en_ff_q & replace_way_mb_any(i) & miss_pending) + way_status_rep_new := Mux1H(Seq(io.ic_rd_hit(0) -> Cat(way_status_mb_ff(2), 3.U), + io.ic_rd_hit(1) -> Cat(way_status_mb_ff(2), 1.U(2.W)), + io.ic_rd_hit(2) -> Cat(1.U, way_status_mb_ff(1), 0.U), + io.ic_rd_hit(3) -> Cat(0.U, way_status_mb_ff(1), 0.U))) + } + else { + replace_way_mb_any(0) := (!way_status_mb_ff & tagv_mb_ff(0) & tagv_mb_ff(1)) | !tagv_mb_ff(0) + replace_way_mb_any(1) := (way_status_mb_ff & tagv_mb_ff(0) & tagv_mb_ff(1)) | !tagv_mb_ff(1) & tagv_mb_ff(0) + way_status_hit_new := io.ic_rd_hit(0) + way_status_rep_new := replace_way_mb_any(0) + } + way_status_new := Mux((bus_ifu_wr_en_ff_q & last_beat).asBool, way_status_rep_new, way_status_hit_new) + way_status_wr_en := (bus_ifu_wr_en_ff_q & last_beat) | ic_act_hit_f + val bus_wren = (0 until ICACHE_NUM_WAYS).map(i => bus_ifu_wr_en_ff_q & replace_way_mb_any(i) & miss_pending) - val bus_wren_last = (0 until ICACHE_NUM_WAYS).map(i => bus_ifu_wr_en_ff_wo_err & replace_way_mb_any(i) & miss_pending & bus_last_data_beat) - val wren_reset_miss = (0 until ICACHE_NUM_WAYS).map(i => replace_way_mb_any(i) & reset_tag_valid_for_miss) - ifu_tag_wren := (0 until ICACHE_NUM_WAYS).map(i => bus_wren_last(i) | wren_reset_miss(i)).reverse.reduce(Cat(_, _)) + val bus_wren_last = (0 until ICACHE_NUM_WAYS).map(i => bus_ifu_wr_en_ff_wo_err & replace_way_mb_any(i) & miss_pending & bus_last_data_beat) + val wren_reset_miss = (0 until ICACHE_NUM_WAYS).map(i => replace_way_mb_any(i) & reset_tag_valid_for_miss) + ifu_tag_wren := (0 until ICACHE_NUM_WAYS).map(i => bus_wren_last(i) | wren_reset_miss(i)).reverse.reduce(Cat(_, _)) bus_ic_wr_en := bus_wren.reverse.reduce(Cat(_,_)) if(!ICACHE_ENABLE){ @@ -818,34 +837,34 @@ class el2_ifu_mem_ctl extends Module with el2_lib with RequireAsyncReset { val ic_debug_way_ff = WireInit(UInt(ICACHE_NUM_WAYS.W), 0.U) ic_debug_tag_val_rd_out := (ic_tag_valid_unq & (ic_debug_way_ff & Fill(ICACHE_NUM_WAYS, ic_debug_rd_en_ff))).orR() - io.ifu_pmu_ic_miss := withClock(io.active_clk){RegNext(ic_act_miss_f, false.B)} - io.ifu_pmu_ic_hit := withClock(io.active_clk){RegNext(ic_act_hit_f, false.B)} - io.ifu_pmu_bus_error := withClock(io.active_clk){RegNext(ifc_bus_acc_fault_f, false.B)} - io.ifu_pmu_bus_busy := withClock(io.active_clk){RegNext(ifu_bus_arvalid_ff & !ifu_bus_arready_ff & miss_pending, false.B)} - io.ifu_pmu_bus_trxn := withClock(io.active_clk){RegNext(bus_cmd_sent, false.B)} + io.dec_mem_ctrl.ifu_pmu_ic_miss := withClock(io.active_clk){RegNext(ic_act_miss_f, false.B)} + io.dec_mem_ctrl.ifu_pmu_ic_hit := withClock(io.active_clk){RegNext(ic_act_hit_f, false.B)} + io.dec_mem_ctrl.ifu_pmu_bus_error := withClock(io.active_clk){RegNext(ifc_bus_acc_fault_f, false.B)} + io.dec_mem_ctrl.ifu_pmu_bus_busy := withClock(io.active_clk){RegNext(ifu_bus_arvalid_ff & !ifu_bus_arready_ff & miss_pending, false.B)} + io.dec_mem_ctrl.ifu_pmu_bus_trxn := withClock(io.active_clk){RegNext(bus_cmd_sent, false.B)} - io.ic_debug_addr := io.dec_tlu_ic_diag_pkt.icache_dicawics - io.ic_debug_tag_array := io.dec_tlu_ic_diag_pkt.icache_dicawics(16) - io.ic_debug_rd_en := io.dec_tlu_ic_diag_pkt.icache_rd_valid - io.ic_debug_wr_en := io.dec_tlu_ic_diag_pkt.icache_wr_valid - io.ic_debug_way := Cat(io.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===3.U, io.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===2.U, - io.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===1.U, io.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===0.U) + io.ic_debug_addr := io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics + io.ic_debug_tag_array := io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics(16) + io.ic_debug_rd_en := io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid + io.ic_debug_wr_en := io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid + io.ic_debug_way := Cat(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===3.U, io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===2.U, + io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===1.U, io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics(15,14)===0.U) ic_debug_tag_wr_en := Fill(ICACHE_NUM_WAYS, io.ic_debug_wr_en & io.ic_debug_tag_array) & io.ic_debug_way val ic_debug_ict_array_sel_in = io.ic_debug_rd_en & io.ic_debug_tag_array ic_debug_way_ff := withClock(debug_c1_clk){RegNext(io.ic_debug_way, 0.U)} ic_debug_ict_array_sel_ff := withClock(debug_c1_clk){RegNext(ic_debug_ict_array_sel_in, 0.U)} ic_debug_rd_en_ff := withClock(io.free_clk){RegNext(io.ic_debug_rd_en, false.B)} - io.ifu_ic_debug_rd_data_valid := withClock(io.free_clk){RegEnable(ic_debug_rd_en_ff, 0.U, ic_debug_rd_en_ff.asBool)} + io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid := withClock(io.free_clk){RegNext(ic_debug_rd_en_ff, 0.U)} val ifc_region_acc_okay = !(Cat(INST_ACCESS_ENABLE0.U,INST_ACCESS_ENABLE1.U,INST_ACCESS_ENABLE2.U,INST_ACCESS_ENABLE3.U,INST_ACCESS_ENABLE4.U,INST_ACCESS_ENABLE5.U,INST_ACCESS_ENABLE6.U,INST_ACCESS_ENABLE7.U).orR()) | - (INST_ACCESS_ENABLE0.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK0).U) === (aslong(INST_ACCESS_ADDR0).U | aslong(INST_ACCESS_MASK0).U))) | - (INST_ACCESS_ENABLE1.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK1).U) === (aslong(INST_ACCESS_ADDR1).U | aslong(INST_ACCESS_MASK1).U))) | - (INST_ACCESS_ENABLE2.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK2).U) === (aslong(INST_ACCESS_ADDR2).U | aslong(INST_ACCESS_MASK2).U))) | - (INST_ACCESS_ENABLE3.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK3).U) === (aslong(INST_ACCESS_ADDR3).U | aslong(INST_ACCESS_MASK3).U))) | - (INST_ACCESS_ENABLE4.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK4).U) === (aslong(INST_ACCESS_ADDR4).U | aslong(INST_ACCESS_MASK4).U))) | - (INST_ACCESS_ENABLE5.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK5).U) === (aslong(INST_ACCESS_ADDR5).U | aslong(INST_ACCESS_MASK5).U))) | - (INST_ACCESS_ENABLE6.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK6).U) === (aslong(INST_ACCESS_ADDR6).U | aslong(INST_ACCESS_MASK6).U))) | - (INST_ACCESS_ENABLE7.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK7).U) === (aslong(INST_ACCESS_ADDR7).U | aslong(INST_ACCESS_MASK7).U))) + (INST_ACCESS_ENABLE0.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK0).U) === (aslong(INST_ACCESS_ADDR0).U | aslong(INST_ACCESS_MASK0).U))) | + (INST_ACCESS_ENABLE1.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK1).U) === (aslong(INST_ACCESS_ADDR1).U | aslong(INST_ACCESS_MASK1).U))) | + (INST_ACCESS_ENABLE2.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK2).U) === (aslong(INST_ACCESS_ADDR2).U | aslong(INST_ACCESS_MASK2).U))) | + (INST_ACCESS_ENABLE3.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK3).U) === (aslong(INST_ACCESS_ADDR3).U | aslong(INST_ACCESS_MASK3).U))) | + (INST_ACCESS_ENABLE4.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK4).U) === (aslong(INST_ACCESS_ADDR4).U | aslong(INST_ACCESS_MASK4).U))) | + (INST_ACCESS_ENABLE5.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK5).U) === (aslong(INST_ACCESS_ADDR5).U | aslong(INST_ACCESS_MASK5).U))) | + (INST_ACCESS_ENABLE6.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK6).U) === (aslong(INST_ACCESS_ADDR6).U | aslong(INST_ACCESS_MASK6).U))) | + (INST_ACCESS_ENABLE7.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK7).U) === (aslong(INST_ACCESS_ADDR7).U | aslong(INST_ACCESS_MASK7).U))) val ifc_region_acc_fault_memory_bf = !io.ifc_iccm_access_bf & !ifc_region_acc_okay & io.ifc_fetch_req_bf ifc_region_acc_fault_final_bf := io.ifc_region_acc_fault_bf | ifc_region_acc_fault_memory_bf ifc_region_acc_fault_memory_f := withClock(io.free_clk){RegNext(ifc_region_acc_fault_memory_bf, false.B)} diff --git a/src/main/scala/lsu/el2_lsu.scala b/src/main/scala/lsu/el2_lsu.scala index add8bbcd..40bd9420 100644 --- a/src/main/scala/lsu/el2_lsu.scala +++ b/src/main/scala/lsu/el2_lsu.scala @@ -3,22 +3,97 @@ import lib._ import chisel3._ import chisel3.util._ import include._ +import el2_mem._ +import ifu._ +class lsu_pic extends Bundle { + val picm_wren = Output(Bool()) + val picm_rden = Output(Bool()) + val picm_mken = Output(Bool()) + val picm_rdaddr = Output(UInt(32.W)) + val picm_wraddr = Output(UInt(32.W)) + val picm_wr_data = Output(UInt(32.W)) + val picm_rd_data = Input(UInt(32.W)) +} +class lsu_dma extends Bundle{ + val dma_lsc_ctl = new dma_lsc_ctl + val dma_dccm_ctl = new dma_dccm_ctl + val dccm_ready = Output(Bool()) + val dma_mem_tag = Input(UInt(3.W)) +} + class dma_lsc_ctl extends Bundle { + val dma_dccm_req = Input(Bool()) + val dma_mem_addr = Input(UInt(32.W)) + val dma_mem_sz = Input(UInt(3.W)) + val dma_mem_write = Input(Bool()) + val dma_mem_wdata = Input(UInt(64.W)) + } + class dma_dccm_ctl extends Bundle{ + val dma_mem_addr = Input(UInt(32.W)) + val dma_mem_wdata = Input(UInt(64.W)) + val dccm_dma_rvalid = Output(Bool()) + val dccm_dma_ecc_error = Output(Bool()) + val dccm_dma_rtag = Output(UInt(3.W)) + val dccm_dma_rdata = Output(UInt(64.W)) + } +class lsu_exu extends Bundle{ + val exu_lsu_rs1_d = Input(UInt(32.W)) + val exu_lsu_rs2_d = Input(UInt(32.W)) +} +class lsu_dec extends Bundle { + val tlu_busbuff = new tlu_busbuff + val dctl_busbuff = new dctl_busbuff +} +class tlu_busbuff extends Bundle { + val lsu_pmu_bus_trxn = Output(Bool()) + val lsu_pmu_bus_misaligned = Output(Bool()) + val lsu_pmu_bus_error = Output(Bool()) + val lsu_pmu_bus_busy = Output(Bool()) + val dec_tlu_external_ldfwd_disable = Input(Bool()) + val dec_tlu_wb_coalescing_disable = Input(Bool()) + val dec_tlu_sideeffect_posted_disable = Input(Bool()) + val lsu_imprecise_error_load_any = Output(Bool()) + val lsu_imprecise_error_store_any = Output(Bool()) + val lsu_imprecise_error_addr_any = Output(UInt(32.W)) + +} +class dctl_busbuff extends Bundle with el2_lib{ + val lsu_nonblock_load_valid_m = Output(Bool()) + val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + val lsu_nonblock_load_inv_r = Output(Bool()) + val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + val lsu_nonblock_load_data_valid = Output(Bool()) + val lsu_nonblock_load_data_error = Output(Bool()) + val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + val lsu_nonblock_load_data = Output(UInt(32.W)) +} +class lsu_tlu extends Bundle { + val lsu_pmu_load_external_m = Output(Bool()) + val lsu_pmu_store_external_m = Output(Bool()) +} class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { val io = IO (new Bundle { val clk_override = Input(Bool()) + val lsu_dma = new lsu_dma + val lsu_pic = new lsu_pic + val lsu_exu = new lsu_exu + val lsu_dec = new lsu_dec + val lsu_mem = Flipped(new mem_lsu) + val lsu_tlu = new lsu_tlu + val axi = new axi_channels() + val dec_tlu_flush_lower_r = Input(Bool()) val dec_tlu_i0_kill_writeb_r = Input(Bool()) val dec_tlu_force_halt = Input(Bool()) // chicken signals - val dec_tlu_external_ldfwd_disable = Input(Bool()) - val dec_tlu_wb_coalescing_disable = Input(Bool()) - val dec_tlu_sideeffect_posted_disable = Input(Bool()) +// val dec_tlu_external_ldfwd_disable = Input(Bool()) +// val dec_tlu_wb_coalescing_disable = Input(Bool()) +// val dec_tlu_sideeffect_posted_disable = Input(Bool()) val dec_tlu_core_ecc_disable = Input(Bool()) - val exu_lsu_rs1_d = Input(UInt(32.W)) - val exu_lsu_rs2_d = Input(UInt(32.W)) +// val exu_lsu_rs1_d = Input(UInt(32.W)) +// val exu_lsu_rs2_d = Input(UInt(32.W)) val dec_lsu_offset_d = Input(UInt(12.W)) val lsu_p = Flipped(Valid(new el2_lsu_pkt_t)) val trigger_pkt_any = Input(Vec(4, new el2_trigger_pkt_t)) @@ -37,108 +112,64 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { val lsu_fir_error = Output(UInt(2.W)) val lsu_single_ecc_error_incr = Output(Bool()) val lsu_error_pkt_r = Valid(new el2_lsu_error_pkt_t) - val lsu_imprecise_error_load_any = Output(Bool()) - val lsu_imprecise_error_store_any = Output(Bool()) - val lsu_imprecise_error_addr_any = Output(UInt(32.W)) + // val lsu_imprecise_error_load_any = Output(Bool()) + // val lsu_imprecise_error_store_any = Output(Bool()) + // val lsu_imprecise_error_addr_any = Output(UInt(32.W)) // Non-blocking loads - val lsu_nonblock_load_valid_m = Output(Bool()) - val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_inv_r = Output(Bool()) - val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data_valid = Output(Bool()) - val lsu_nonblock_load_data_error = Output(Bool()) - val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data = Output(UInt(32.W)) +// val lsu_nonblock_load_valid_m = Output(Bool()) +// val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) +// val lsu_nonblock_load_inv_r = Output(Bool()) +// val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) +// val lsu_nonblock_load_data_valid = Output(Bool()) +// val lsu_nonblock_load_data_error = Output(Bool()) +// val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) +// val lsu_nonblock_load_data = Output(UInt(32.W)) - val lsu_pmu_load_external_m = Output(Bool()) - val lsu_pmu_store_external_m = Output(Bool()) + // val lsu_pmu_load_external_m = Output(Bool()) + // val lsu_pmu_store_external_m = Output(Bool()) val lsu_pmu_misaligned_m = Output(Bool()) - val lsu_pmu_bus_trxn = Output(Bool()) - val lsu_pmu_bus_misaligned = Output(Bool()) - val lsu_pmu_bus_error = Output(Bool()) - val lsu_pmu_bus_busy = Output(Bool()) +// val lsu_pmu_bus_trxn = Output(Bool()) +// val lsu_pmu_bus_misaligned = Output(Bool()) +// val lsu_pmu_bus_error = Output(Bool()) +// val lsu_pmu_bus_busy = Output(Bool()) val lsu_trigger_match_m = Output(UInt(4.W)) // DCCM ports - val dccm_wren = Output(Bool()) - val dccm_rden = Output(Bool()) - val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_wren = Output(Bool()) +// val dccm_rden = Output(Bool()) +// val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) +// val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) +// val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) +// val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) +// val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) +// val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) // PIC ports - val picm_wren = Output(Bool()) - val picm_rden = Output(Bool()) - val picm_mken = Output(Bool()) - val picm_rdaddr = Output(UInt(32.W)) - val picm_wraddr = Output(UInt(32.W)) - val picm_wr_data = Output(UInt(32.W)) - val picm_rd_data = Input(UInt(32.W)) +// val picm_wren = Output(Bool()) +// val picm_rden = Output(Bool()) +// val picm_mken = Output(Bool()) +// val picm_rdaddr = Output(UInt(32.W)) +// val picm_wraddr = Output(UInt(32.W)) +// val picm_wr_data = Output(UInt(32.W)) +// val picm_rd_data = Input(UInt(32.W)) - // AXI Write Channels - - val lsu_axi_awvalid = Output(Bool()) - val lsu_axi_awlock = Output(Bool()) - val lsu_axi_awready = Input(Bool()) - val lsu_axi_awid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_awaddr = Output(UInt(32.W)) - val lsu_axi_awregion = Output(UInt(4.W)) - val lsu_axi_awlen = Output(UInt(8.W)) - val lsu_axi_awsize = Output(UInt(3.W)) - val lsu_axi_awburst = Output(UInt(2.W)) - val lsu_axi_awcache = Output(UInt(4.W)) - val lsu_axi_awprot = Output(UInt(3.W)) - val lsu_axi_awqos = Output(UInt(4.W)) - val lsu_axi_wvalid = Output(Bool()) - val lsu_axi_wready = Input(Bool()) - val lsu_axi_wdata = Output(UInt(64.W)) - val lsu_axi_wstrb = Output(UInt(8.W)) - val lsu_axi_wlast = Output(Bool()) - val lsu_axi_bvalid = Input(Bool()) - val lsu_axi_bready = Output(Bool()) - val lsu_axi_bresp = Input(UInt(2.W)) - val lsu_axi_bid = Input(UInt(LSU_BUS_TAG.W)) - - // AXI Read Channels - - val lsu_axi_arvalid = Output(Bool()) - val lsu_axi_arlock = Output(Bool()) - val lsu_axi_arready = Input(Bool()) - val lsu_axi_arid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_araddr = Output(UInt(32.W)) - val lsu_axi_arregion = Output(UInt(4.W)) - val lsu_axi_arlen = Output(UInt(8.W)) - val lsu_axi_arsize = Output(UInt(3.W)) - val lsu_axi_arburst = Output(UInt(2.W)) - val lsu_axi_arcache = Output(UInt(4.W)) - val lsu_axi_arprot = Output(UInt(3.W)) - val lsu_axi_arqos = Output(UInt(4.W)) - val lsu_axi_rvalid = Input(Bool()) - val lsu_axi_rready = Output(Bool()) - val lsu_axi_rdata = Input(UInt(64.W)) - val lsu_axi_rlast = Input(Bool()) - val lsu_axi_rresp = Input(UInt(2.W)) - val lsu_axi_rid = Input(UInt(LSU_BUS_TAG.W)) val lsu_bus_clk_en = Input(Bool()) // DMA slave - val dma_dccm_req = Input(Bool()) - val dma_mem_write = Input(Bool()) - val dccm_dma_rvalid = Output(Bool()) - val dccm_dma_ecc_error = Output(Bool()) - val dma_mem_tag = Input(UInt(3.W)) - val dma_mem_addr = Input(UInt(32.W)) - val dma_mem_sz = Input(UInt(3.W)) - val dma_mem_wdata = Input(UInt(64.W)) - val dccm_dma_rtag = Output(UInt(3.W)) - val dccm_dma_rdata = Output(UInt(64.W)) - val dccm_ready = Output(Bool()) +// val dma_dccm_req = Input(Bool()) +// val dma_mem_write = Input(Bool()) +// val dccm_dma_rvalid = Output(Bool()) +// val dccm_dma_ecc_error = Output(Bool()) +// val dma_mem_tag = Input(UInt(3.W)) +// val dma_mem_addr = Input(UInt(32.W)) +// val dma_mem_sz = Input(UInt(3.W)) +// val dma_mem_wdata = Input(UInt(64.W)) +// val dccm_dma_rtag = Output(UInt(3.W)) +// val dccm_dma_rdata = Output(UInt(64.W)) +// val dccm_ready = Output(Bool()) val scan_mode = Input(Bool()) val free_clk = Input(Clock()) @@ -171,12 +202,12 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { // Ready to accept dma trxns // There can't be any inpipe forwarding from non-dma packet to dma packet since they can be flushed so we can't have st in r when dma is in m - val dma_mem_tag_d = io.dma_mem_tag + val dma_mem_tag_d = io.lsu_dma.dma_mem_tag val ldst_nodma_mtor = lsu_lsc_ctl.io.lsu_pkt_m.valid & !lsu_lsc_ctl.io.lsu_pkt_m.bits.dma & (lsu_lsc_ctl.io.addr_in_dccm_m | lsu_lsc_ctl.io.addr_in_pic_m) & lsu_lsc_ctl.io.lsu_pkt_m.bits.store - io.dccm_ready := !(io.dec_lsu_valid_raw_d | ldst_nodma_mtor | dccm_ctl.io.ld_single_ecc_error_r_ff) - val dma_dccm_wen = io.dma_dccm_req & io.dma_mem_write & lsu_lsc_ctl.io.addr_in_dccm_d - val dma_pic_wen = io.dma_dccm_req & io.dma_mem_write & lsu_lsc_ctl.io.addr_in_pic_d - dma_dccm_wdata := io.dma_mem_wdata >> Cat(io.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores + io.lsu_dma.dccm_ready := !(io.dec_lsu_valid_raw_d | ldst_nodma_mtor | dccm_ctl.io.ld_single_ecc_error_r_ff) + val dma_dccm_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_dccm_d + val dma_pic_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_pic_d + dma_dccm_wdata := io.lsu_dma.dma_lsc_ctl.dma_mem_wdata >> Cat(io.lsu_dma.dma_lsc_ctl.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores dma_dccm_wdata_hi := dma_dccm_wdata(63,32) dma_dccm_wdata_lo := dma_dccm_wdata(31,0) @@ -196,8 +227,8 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { val lsu_busreq_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & lsu_lsc_ctl.io.addr_external_m) & !flush_m_up & !lsu_lsc_ctl.io.lsu_exc_m & !lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int // PMU signals io.lsu_pmu_misaligned_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.half & lsu_lsc_ctl.io.lsu_addr_m(0)) | (lsu_lsc_ctl.io.lsu_pkt_m.bits.word & lsu_lsc_ctl.io.lsu_addr_m(1,0).orR)) - io.lsu_pmu_load_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.load & lsu_lsc_ctl.io.addr_external_m - io.lsu_pmu_store_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.store & lsu_lsc_ctl.io.addr_external_m + io.lsu_tlu.lsu_pmu_load_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.load & lsu_lsc_ctl.io.addr_external_m + io.lsu_tlu.lsu_pmu_store_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.store & lsu_lsc_ctl.io.addr_external_m //LSU_LSC_Control //Inputs @@ -215,18 +246,20 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { lsu_lsc_ctl.io.lsu_double_ecc_error_m := ecc.io.lsu_double_ecc_error_m lsu_lsc_ctl.io.flush_m_up := flush_m_up lsu_lsc_ctl.io.flush_r := flush_r - lsu_lsc_ctl.io.exu_lsu_rs1_d := io.exu_lsu_rs1_d - lsu_lsc_ctl.io.exu_lsu_rs2_d := io.exu_lsu_rs2_d + lsu_lsc_ctl.io.lsu_exu <> io.lsu_exu +// lsu_lsc_ctl.io.exu_lsu_rs1_d := io.exu_lsu_rs1_d +// lsu_lsc_ctl.io.exu_lsu_rs2_d := io.exu_lsu_rs2_d lsu_lsc_ctl.io.lsu_p <> io.lsu_p lsu_lsc_ctl.io.dec_lsu_valid_raw_d := io.dec_lsu_valid_raw_d lsu_lsc_ctl.io.dec_lsu_offset_d := io.dec_lsu_offset_d lsu_lsc_ctl.io.picm_mask_data_m := dccm_ctl.io.picm_mask_data_m lsu_lsc_ctl.io.bus_read_data_m := bus_intf.io.bus_read_data_m - lsu_lsc_ctl.io.dma_dccm_req := io.dma_dccm_req - lsu_lsc_ctl.io.dma_mem_addr := io.dma_mem_addr - lsu_lsc_ctl.io.dma_mem_sz := io.dma_mem_sz - lsu_lsc_ctl.io.dma_mem_write := io.dma_mem_write - lsu_lsc_ctl.io.dma_mem_wdata := io.dma_mem_wdata + lsu_lsc_ctl.io.dma_lsc_ctl <> io.lsu_dma.dma_lsc_ctl +// lsu_lsc_ctl.io.dma_dccm_req := io.dma_dccm_req +// lsu_lsc_ctl.io.dma_mem_addr := io.dma_mem_addr +// lsu_lsc_ctl.io.dma_mem_sz := io.dma_mem_sz +// lsu_lsc_ctl.io.dma_mem_write := io.dma_mem_write +// lsu_lsc_ctl.io.dma_mem_wdata := io.dma_mem_wdata lsu_lsc_ctl.io.dec_tlu_mrac_ff := io.dec_tlu_mrac_ff lsu_lsc_ctl.io.scan_mode := io.scan_mode //Outputs @@ -285,35 +318,44 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { dccm_ctl.io.dma_dccm_wen := dma_dccm_wen dccm_ctl.io.dma_pic_wen := dma_pic_wen dccm_ctl.io.dma_mem_tag_m := dma_mem_tag_m - dccm_ctl.io.dma_mem_addr := io.dma_mem_addr - dccm_ctl.io.dma_mem_wdata := io.dma_mem_wdata +// dccm_ctl.io.dma_mem_addr := io.dma_mem_addr +// dccm_ctl.io.dma_mem_wdata := io.dma_mem_wdata dccm_ctl.io.dma_dccm_wdata_lo := dma_dccm_wdata_lo dccm_ctl.io.dma_dccm_wdata_hi := dma_dccm_wdata_hi dccm_ctl.io.dma_dccm_wdata_ecc_hi := ecc.io.dma_dccm_wdata_ecc_hi dccm_ctl.io.dma_dccm_wdata_ecc_lo := ecc.io.dma_dccm_wdata_ecc_lo - dccm_ctl.io.dccm_rd_data_lo := io.dccm_rd_data_lo - dccm_ctl.io.dccm_rd_data_hi := io.dccm_rd_data_hi - dccm_ctl.io.picm_rd_data := io.picm_rd_data +// dccm_ctl.io.dccm_rd_data_lo := io.dccm_rd_data_lo +// dccm_ctl.io.dccm_rd_data_hi := io.dccm_rd_data_hi +// dccm_ctl.io.picm_rd_data := io.picm_rd_data dccm_ctl.io.scan_mode := io.scan_mode //Outputs - io.dccm_dma_rvalid := dccm_ctl.io.dccm_dma_rvalid - io.dccm_dma_ecc_error := dccm_ctl.io.dccm_dma_ecc_error - io.dccm_dma_rtag := dccm_ctl.io.dccm_dma_rtag - io.dccm_dma_rdata := dccm_ctl.io.dccm_dma_rdata - io.dccm_wren := dccm_ctl.io.dccm_wren - io.dccm_rden := dccm_ctl.io.dccm_rden - io.dccm_wr_addr_lo := dccm_ctl.io.dccm_wr_addr_lo - io.dccm_wr_data_lo := dccm_ctl.io.dccm_wr_data_lo - io.dccm_rd_addr_lo := dccm_ctl.io.dccm_rd_addr_lo - io.dccm_wr_addr_hi := dccm_ctl.io.dccm_wr_addr_hi - io.dccm_wr_data_hi := dccm_ctl.io.dccm_wr_data_hi - io.dccm_rd_addr_hi := dccm_ctl.io.dccm_rd_addr_hi - io.picm_wren := dccm_ctl.io.picm_wren - io.picm_rden := dccm_ctl.io.picm_rden - io.picm_mken := dccm_ctl.io.picm_mken - io.picm_rdaddr := dccm_ctl.io.picm_rdaddr - io.picm_wraddr := dccm_ctl.io.picm_wraddr - io.picm_wr_data := dccm_ctl.io.picm_wr_data + io.lsu_dma.dma_dccm_ctl <> dccm_ctl.io.dma_dccm_ctl +// dccm_ctl.io.dma_mem_addr := io.dma_mem_addr +// dccm_ctl.io.dma_mem_wdata := io.dma_mem_wdata +// io.dccm_dma_rvalid := dccm_ctl.io.dccm_dma_rvalid +// io.dccm_dma_ecc_error := dccm_ctl.io.dccm_dma_ecc_error +// io.dccm_dma_rtag := dccm_ctl.io.dccm_dma_rtag +// io.dccm_dma_rdata := dccm_ctl.io.dccm_dma_rdata +// io.dccm_wren := dccm_ctl.io.dccm_wren +// io.dccm_rden := dccm_ctl.io.dccm_rden +// io.dccm_wr_addr_lo := dccm_ctl.io.dccm_wr_addr_lo +// io.dccm_wr_data_lo := dccm_ctl.io.dccm_wr_data_lo +// io.dccm_rd_addr_lo := dccm_ctl.io.dccm_rd_addr_lo +// io.dccm_wr_addr_hi := dccm_ctl.io.dccm_wr_addr_hi +// io.dccm_wr_data_hi := dccm_ctl.io.dccm_wr_data_hi +// io.dccm_rd_addr_hi := dccm_ctl.io.dccm_rd_addr_hi +// dccm_ctl.io.dccm_rd_data_lo := io.dccm_rd_data_lo +// dccm_ctl.io.dccm_rd_data_hi := io.dccm_rd_data_hi + io.lsu_mem <> dccm_ctl.io.lsu_mem + io.lsu_pic <> dccm_ctl.io.lsu_pic +// dccm_ctl.io.picm_rd_data := io.picm_rd_data +// io.picm_wren := dccm_ctl.io.picm_wren +// io.picm_rden := dccm_ctl.io.picm_rden + // io.picm_mken := dccm_ctl.io.picm_mken + // io.picm_rdaddr := dccm_ctl.io.picm_rdaddr + // io.picm_wraddr := dccm_ctl.io.picm_wraddr + // io.picm_wr_data := dccm_ctl.io.picm_wr_data + //dccm_ctl.io.picm_rd_data := io.picm_rd_data //Store Buffer //Inputs stbuf.io.lsu_c1_m_clk := clkdomain.io.lsu_c1_m_clk @@ -385,7 +427,7 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { clkdomain.io.free_clk := io.free_clk clkdomain.io.clk_override := io.clk_override clkdomain.io.addr_in_dccm_m := lsu_lsc_ctl.io.addr_in_dccm_m - clkdomain.io.dma_dccm_req := io.dma_dccm_req + clkdomain.io.dma_dccm_req := io.lsu_dma.dma_lsc_ctl.dma_dccm_req clkdomain.io.ldst_stbuf_reqvld_r := stbuf.io.ldst_stbuf_reqvld_r clkdomain.io.stbuf_reqvld_any := stbuf.io.stbuf_reqvld_any clkdomain.io.stbuf_reqvld_flushed_any := stbuf.io.stbuf_reqvld_flushed_any @@ -403,9 +445,17 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { //Bus Interface //Inputs bus_intf.io.scan_mode := io.scan_mode - bus_intf.io.dec_tlu_external_ldfwd_disable := io.dec_tlu_external_ldfwd_disable - bus_intf.io.dec_tlu_wb_coalescing_disable := io.dec_tlu_wb_coalescing_disable - bus_intf.io.dec_tlu_sideeffect_posted_disable := io.dec_tlu_sideeffect_posted_disable + io.lsu_dec.tlu_busbuff <> bus_intf.io.tlu_busbuff +// bus_intf.io.dec_tlu_external_ldfwd_disable := io.dec_tlu_external_ldfwd_disable +// bus_intf.io.dec_tlu_wb_coalescing_disable := io.dec_tlu_wb_coalescing_disable +// bus_intf.io.dec_tlu_sideeffect_posted_disable := io.dec_tlu_sideeffect_posted_disable + // io.lsu_pmu_bus_trxn := bus_intf.io.lsu_pmu_bus_trxn + // io.lsu_pmu_bus_misaligned := bus_intf.io.lsu_pmu_bus_misaligned + // io.lsu_pmu_bus_error := bus_intf.io.lsu_pmu_bus_error + // io.lsu_pmu_bus_busy := bus_intf.io.lsu_pmu_bus_busy +// io.lsu_imprecise_error_load_any := bus_intf.io.lsu_imprecise_error_load_any +// io.lsu_imprecise_error_store_any := bus_intf.io.lsu_imprecise_error_store_any +// io.lsu_imprecise_error_addr_any := bus_intf.io.lsu_imprecise_error_addr_any bus_intf.io.lsu_c1_m_clk := clkdomain.io.lsu_c1_m_clk bus_intf.io.lsu_c1_r_clk := clkdomain.io.lsu_c1_r_clk bus_intf.io.lsu_c2_r_clk := clkdomain.io.lsu_c2_r_clk @@ -433,60 +483,62 @@ class el2_lsu extends Module with RequireAsyncReset with param with el2_lib { bus_intf.io.flush_r := flush_r //Outputs - io.lsu_imprecise_error_load_any := bus_intf.io.lsu_imprecise_error_load_any - io.lsu_imprecise_error_store_any := bus_intf.io.lsu_imprecise_error_store_any - io.lsu_imprecise_error_addr_any := bus_intf.io.lsu_imprecise_error_addr_any - io.lsu_nonblock_load_valid_m := bus_intf.io.lsu_nonblock_load_valid_m - io.lsu_nonblock_load_tag_m := bus_intf.io.lsu_nonblock_load_tag_m - io.lsu_nonblock_load_inv_r := bus_intf.io.lsu_nonblock_load_inv_r - io.lsu_nonblock_load_inv_tag_r := bus_intf.io.lsu_nonblock_load_inv_tag_r - io.lsu_nonblock_load_data_valid := bus_intf.io.lsu_nonblock_load_data_valid - io.lsu_nonblock_load_data_error := bus_intf.io.lsu_nonblock_load_data_error - io.lsu_nonblock_load_data_tag := bus_intf.io.lsu_nonblock_load_data_tag - io.lsu_nonblock_load_data := bus_intf.io.lsu_nonblock_load_data - io.lsu_pmu_bus_trxn := bus_intf.io.lsu_pmu_bus_trxn - io.lsu_pmu_bus_misaligned := bus_intf.io.lsu_pmu_bus_misaligned - io.lsu_pmu_bus_error := bus_intf.io.lsu_pmu_bus_error - io.lsu_pmu_bus_busy := bus_intf.io.lsu_pmu_bus_busy - io.lsu_axi_awvalid := bus_intf.io.lsu_axi_awvalid - bus_intf.io.lsu_axi_awready := io.lsu_axi_awready - io.lsu_axi_awid := bus_intf.io.lsu_axi_awid - io.lsu_axi_awaddr := bus_intf.io.lsu_axi_awaddr - io.lsu_axi_awregion := bus_intf.io.lsu_axi_awregion - io.lsu_axi_awlen := bus_intf.io.lsu_axi_awlen - io.lsu_axi_awsize := bus_intf.io.lsu_axi_awsize - io.lsu_axi_awburst := bus_intf.io.lsu_axi_awburst - io.lsu_axi_awlock := bus_intf.io.lsu_axi_awlock - io.lsu_axi_awcache := bus_intf.io.lsu_axi_awcache - io.lsu_axi_awprot := bus_intf.io.lsu_axi_awprot - io.lsu_axi_awqos := bus_intf.io.lsu_axi_awqos - io.lsu_axi_wvalid := bus_intf.io.lsu_axi_wvalid - bus_intf.io.lsu_axi_wready := io.lsu_axi_wready - io.lsu_axi_wdata := bus_intf.io.lsu_axi_wdata - io.lsu_axi_wstrb := bus_intf.io.lsu_axi_wstrb - io.lsu_axi_wlast := bus_intf.io.lsu_axi_wlast - bus_intf.io.lsu_axi_bvalid := io.lsu_axi_bvalid - io.lsu_axi_bready := bus_intf.io.lsu_axi_bready - bus_intf.io.lsu_axi_bresp := io.lsu_axi_bresp - bus_intf.io.lsu_axi_bid := io.lsu_axi_bid - io.lsu_axi_arvalid := bus_intf.io.lsu_axi_arvalid - bus_intf.io.lsu_axi_arready := io.lsu_axi_arready - io.lsu_axi_arid := bus_intf.io.lsu_axi_arid - io.lsu_axi_araddr := bus_intf.io.lsu_axi_araddr - io.lsu_axi_arregion := bus_intf.io.lsu_axi_arregion - io.lsu_axi_arlen := bus_intf.io.lsu_axi_arlen - io.lsu_axi_arsize := bus_intf.io.lsu_axi_arsize - io.lsu_axi_arburst := bus_intf.io.lsu_axi_arburst - io.lsu_axi_arlock := bus_intf.io.lsu_axi_arlock - io.lsu_axi_arcache := bus_intf.io.lsu_axi_arcache - io.lsu_axi_arprot := bus_intf.io.lsu_axi_arprot - io.lsu_axi_arqos := bus_intf.io.lsu_axi_arqos - bus_intf.io.lsu_axi_rvalid := io.lsu_axi_rvalid - io.lsu_axi_rready := bus_intf.io.lsu_axi_rready - bus_intf.io.lsu_axi_rid := io.lsu_axi_rid - bus_intf.io.lsu_axi_rdata := io.lsu_axi_rdata - bus_intf.io.lsu_axi_rresp := io.lsu_axi_rresp - bus_intf.io.lsu_axi_rlast := io.lsu_axi_rlast +// io.lsu_imprecise_error_load_any := bus_intf.io.lsu_imprecise_error_load_any +// io.lsu_imprecise_error_store_any := bus_intf.io.lsu_imprecise_error_store_any +// io.lsu_imprecise_error_addr_any := bus_intf.io.lsu_imprecise_error_addr_any + io.lsu_dec.dctl_busbuff <> bus_intf.io.dctl_busbuff +// io.lsu_nonblock_load_valid_m := bus_intf.io.lsu_nonblock_load_valid_m +// io.lsu_nonblock_load_tag_m := bus_intf.io.lsu_nonblock_load_tag_m +// io.lsu_nonblock_load_inv_r := bus_intf.io.lsu_nonblock_load_inv_r +// io.lsu_nonblock_load_inv_tag_r := bus_intf.io.lsu_nonblock_load_inv_tag_r +// io.lsu_nonblock_load_data_valid := bus_intf.io.lsu_nonblock_load_data_valid +// io.lsu_nonblock_load_data_error := bus_intf.io.lsu_nonblock_load_data_error +// io.lsu_nonblock_load_data_tag := bus_intf.io.lsu_nonblock_load_data_tag +// io.lsu_nonblock_load_data := bus_intf.io.lsu_nonblock_load_data +// io.lsu_pmu_bus_trxn := bus_intf.io.lsu_pmu_bus_trxn +// io.lsu_pmu_bus_misaligned := bus_intf.io.lsu_pmu_bus_misaligned +// io.lsu_pmu_bus_error := bus_intf.io.lsu_pmu_bus_error + // io.lsu_pmu_bus_busy := bus_intf.io.lsu_pmu_bus_busy + io.axi <> bus_intf.io.axi +// io.lsu_axi_awvalid := bus_intf.io.lsu_axi_awvalid +// bus_intf.io.lsu_axi_awready := io.lsu_axi_awready +// io.lsu_axi_awid := bus_intf.io.lsu_axi_awid +// io.lsu_axi_awaddr := bus_intf.io.lsu_axi_awaddr +// io.lsu_axi_awregion := bus_intf.io.lsu_axi_awregion +// io.lsu_axi_awlen := bus_intf.io.lsu_axi_awlen +// io.lsu_axi_awsize := bus_intf.io.lsu_axi_awsize +// io.lsu_axi_awburst := bus_intf.io.lsu_axi_awburst +// io.lsu_axi_awlock := bus_intf.io.lsu_axi_awlock +// io.lsu_axi_awcache := bus_intf.io.lsu_axi_awcache +// io.lsu_axi_awprot := bus_intf.io.lsu_axi_awprot +// io.lsu_axi_awqos := bus_intf.io.lsu_axi_awqos +// io.lsu_axi_wvalid := bus_intf.io.lsu_axi_wvalid +// bus_intf.io.lsu_axi_wready := io.lsu_axi_wready +// io.lsu_axi_wdata := bus_intf.io.lsu_axi_wdata +// io.lsu_axi_wstrb := bus_intf.io.lsu_axi_wstrb +// io.lsu_axi_wlast := bus_intf.io.lsu_axi_wlast +// bus_intf.io.lsu_axi_bvalid := io.lsu_axi_bvalid +// io.lsu_axi_bready := bus_intf.io.lsu_axi_bready +// bus_intf.io.lsu_axi_bresp := io.lsu_axi_bresp +// bus_intf.io.lsu_axi_bid := io.lsu_axi_bid +// io.lsu_axi_arvalid := bus_intf.io.lsu_axi_arvalid +// bus_intf.io.lsu_axi_arready := io.lsu_axi_arready +// io.lsu_axi_arid := bus_intf.io.lsu_axi_arid +// io.lsu_axi_araddr := bus_intf.io.lsu_axi_araddr +// io.lsu_axi_arregion := bus_intf.io.lsu_axi_arregion +// io.lsu_axi_arlen := bus_intf.io.lsu_axi_arlen +// io.lsu_axi_arsize := bus_intf.io.lsu_axi_arsize +// io.lsu_axi_arburst := bus_intf.io.lsu_axi_arburst +// io.lsu_axi_arlock := bus_intf.io.lsu_axi_arlock +// io.lsu_axi_arcache := bus_intf.io.lsu_axi_arcache +// io.lsu_axi_arprot := bus_intf.io.lsu_axi_arprot +// io.lsu_axi_arqos := bus_intf.io.lsu_axi_arqos +// bus_intf.io.lsu_axi_rvalid := io.lsu_axi_rvalid +// io.lsu_axi_rready := bus_intf.io.lsu_axi_rready +// bus_intf.io.lsu_axi_rid := io.lsu_axi_rid +// bus_intf.io.lsu_axi_rdata := io.lsu_axi_rdata +// bus_intf.io.lsu_axi_rresp := io.lsu_axi_rresp +// bus_intf.io.lsu_axi_rlast := io.lsu_axi_rlast bus_intf.io.lsu_bus_clk_en := io.lsu_bus_clk_en withClock(clkdomain.io.lsu_c1_m_clk){dma_mem_tag_m := RegNext(dma_mem_tag_d,0.U)} diff --git a/src/main/scala/lsu/el2_lsu_bus_buffer.scala b/src/main/scala/lsu/el2_lsu_bus_buffer.scala index 5c418650..b28415d3 100644 --- a/src/main/scala/lsu/el2_lsu_bus_buffer.scala +++ b/src/main/scala/lsu/el2_lsu_bus_buffer.scala @@ -5,14 +5,17 @@ import lib._ import include._ import chisel3.experimental.{ChiselEnum, chiselName} import chisel3.util.ImplicitConversions.intToUInt +import ifu._ @chiselName class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { val io = IO(new Bundle { val scan_mode = Input(Bool()) - val dec_tlu_external_ldfwd_disable = Input(Bool()) - val dec_tlu_wb_coalescing_disable = Input(Bool()) - val dec_tlu_sideeffect_posted_disable = Input(Bool()) + val tlu_busbuff = new tlu_busbuff + val dctl_busbuff = new dctl_busbuff + // val dec_tlu_external_ldfwd_disable = Input(Bool()) + // val dec_tlu_wb_coalescing_disable = Input(Bool()) + // val dec_tlu_sideeffect_posted_disable = Input(Bool()) val dec_tlu_force_halt = Input(Bool()) val lsu_c2_r_clk = Input(Clock()) val lsu_bus_ibuf_c1_clk = Input(Clock()) @@ -40,15 +43,7 @@ class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { val ldst_dual_m = Input(Bool()) val ldst_dual_r = Input(Bool()) val ldst_byteen_ext_m = Input(UInt(8.W)) - val lsu_axi_wready = Input(Bool()) - val lsu_axi_bvalid = Input(Bool()) - val lsu_axi_bresp = Input(UInt(2.W)) - val lsu_axi_bid = Input(UInt(LSU_BUS_TAG.W)) - val lsu_axi_arready = Input(Bool()) - val lsu_axi_rvalid = Input(Bool()) - val lsu_axi_rid = Input(UInt(LSU_BUS_TAG.W)) - val lsu_axi_rdata = Input(UInt(64.W)) - val lsu_axi_rresp = Input(UInt(2.W)) + val lsu_axi = new axi_channels val lsu_bus_clk_en = Input(Bool()) val lsu_bus_clk_en_q = Input(Bool()) @@ -61,52 +56,23 @@ class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { val ld_byte_hit_buf_hi = Output((UInt(4.W))) val ld_fwddata_buf_lo = Output((UInt(32.W))) val ld_fwddata_buf_hi = Output((UInt(32.W))) - val lsu_imprecise_error_load_any = Output(Bool()) - val lsu_imprecise_error_store_any = Output(Bool()) - val lsu_imprecise_error_addr_any = Output(UInt(32.W)) - val lsu_nonblock_load_valid_m = Output(Bool()) - val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_inv_r = Output(Bool()) - val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data_valid = Output(Bool()) - val lsu_nonblock_load_data_error = Output(Bool()) - val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data = Output(UInt(32.W)) - val lsu_pmu_bus_trxn = Output(Bool()) - val lsu_pmu_bus_misaligned = Output(Bool()) - val lsu_pmu_bus_error = Output(Bool()) - val lsu_pmu_bus_busy = Output(Bool()) + // val lsu_imprecise_error_load_any = Output(Bool()) + // val lsu_imprecise_error_store_any = Output(Bool()) + // val lsu_imprecise_error_addr_any = Output(UInt(32.W)) + // val lsu_nonblock_load_valid_m = Output(Bool()) + // val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_inv_r = Output(Bool()) + // val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_data_valid = Output(Bool()) + // val lsu_nonblock_load_data_error = Output(Bool()) + // val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_data = Output(UInt(32.W)) + // val lsu_pmu_bus_trxn = Output(Bool()) + // val lsu_pmu_bus_misaligned = Output(Bool()) + // val lsu_pmu_bus_error = Output(Bool()) + // val lsu_pmu_bus_busy = Output(Bool()) // AXI Signals - val lsu_axi_awvalid = Output(Bool()) - val lsu_axi_awready = Input(Bool()) - val lsu_axi_awid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_awaddr = Output(UInt(32.W)) - val lsu_axi_awregion = Output(UInt(4.W)) - val lsu_axi_awlen = Output(UInt(8.W)) - val lsu_axi_awsize = Output(UInt(3.W)) - val lsu_axi_awburst = Output(UInt(2.W)) - val lsu_axi_awlock = Output(Bool()) - val lsu_axi_awcache = Output(UInt(4.W)) - val lsu_axi_awprot = Output(UInt(3.W)) - val lsu_axi_awqos = Output(UInt(4.W)) - val lsu_axi_wvalid = Output(Bool()) - val lsu_axi_wdata = Output(UInt(64.W)) - val lsu_axi_wstrb = Output(UInt(8.W)) - val lsu_axi_wlast = Output(Bool()) - val lsu_axi_bready = Output(Bool()) - val lsu_axi_arvalid = Output(Bool()) - val lsu_axi_arid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_araddr = Output(UInt(32.W)) - val lsu_axi_arregion = Output(UInt(4.W)) - val lsu_axi_arlen = Output(UInt(8.W)) - val lsu_axi_arsize = Output(UInt(3.W)) - val lsu_axi_arburst = Output(UInt(2.W)) - val lsu_axi_arlock = Output(Bool()) - val lsu_axi_arcache = Output(UInt(4.W)) - val lsu_axi_arprot = Output(UInt(3.W)) - val lsu_axi_arqos = Output(UInt(4.W)) - val lsu_axi_rready = Output(Bool()) }) def indexing(in : UInt, index : UInt) = Mux1H((0 until math.pow(2, index.getWidth).asInstanceOf[Int]).map(i=>(index===i.U)->in(i))) def indexing(in : Vec[UInt], index : UInt) = Mux1H((0 until math.pow(2, index.getWidth).asInstanceOf[Int]).map(i=>(index===i.U)->in(i))) @@ -228,7 +194,7 @@ class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { (0 until DEPTH).map(i => Fill(8, ld_byte_hitvecfn_hi(0)(i)) & buf_data(i)(7 , 0)).reduce(_ | _)) | (ld_fwddata_buf_hi_initial & ibuf_data) - val bus_coalescing_disable = io.dec_tlu_wb_coalescing_disable | BUILD_AHB_LITE.B + val bus_coalescing_disable = io.tlu_busbuff.dec_tlu_wb_coalescing_disable | BUILD_AHB_LITE.B val ldst_byteen_r = Mux1H(Seq(io.lsu_pkt_r.bits.by -> 1.U(4.W), io.lsu_pkt_r.bits.half -> 3.U(4.W), io.lsu_pkt_r.bits.word -> 15.U(4.W))) @@ -373,7 +339,7 @@ class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { val obuf_rdrsp_tag_in = Mux(bus_cmd_sent & !obuf_write, obuf_tag0, obuf_rdrsp_tag) val obuf_addr = WireInit(UInt(32.W), 0.U) val obuf_sideeffect = WireInit(Bool(), false.B) - obuf_nosend_in := (obuf_addr_in(31,3)===obuf_addr(31,3)) & obuf_aligned_in & !obuf_sideeffect & !obuf_write & !obuf_write_in & !io.dec_tlu_external_ldfwd_disable & + obuf_nosend_in := (obuf_addr_in(31,3)===obuf_addr(31,3)) & obuf_aligned_in & !obuf_sideeffect & !obuf_write & !obuf_write_in & !io.tlu_busbuff.dec_tlu_external_ldfwd_disable & ((obuf_valid & !obuf_nosend) | (obuf_rdrsp_pend & !(bus_rsp_read & (bus_rsp_read_tag === obuf_rdrsp_tag)))) val obuf_byteen0_in = Mux(ibuf_buf_byp, Mux(io.lsu_addr_r(2), Cat(ldst_byteen_lo_r, 0.U(4.W)), Cat(0.U(4.W), ldst_byteen_lo_r)), Mux(indexing(buf_addr, CmdPtr0)(2).asBool(), Cat(indexing(buf_byteen, CmdPtr0), 0.U(4.W)), Cat(0.U(4.W),indexing(buf_byteen, CmdPtr0)))) @@ -581,95 +547,95 @@ class el2_lsu_bus_buffer extends Module with RequireAsyncReset with el2_lib { io.lsu_bus_buffer_full_any := Mux(io.ldst_dual_d & io.dec_lsu_valid_raw_d, buf_numvld_any>=(DEPTH-1).U, buf_numvld_any===DEPTH.U) io.lsu_bus_buffer_empty_any := !(buf_state.map(_.orR).reduce(_|_)) & !ibuf_valid & !obuf_valid - io.lsu_nonblock_load_valid_m := io.lsu_busreq_m & io.lsu_pkt_m.valid & io.lsu_pkt_m.bits.load & !io.flush_m_up & !io.ld_full_hit_m - io.lsu_nonblock_load_tag_m := WrPtr0_m + io.dctl_busbuff.lsu_nonblock_load_valid_m := io.lsu_busreq_m & io.lsu_pkt_m.valid & io.lsu_pkt_m.bits.load & !io.flush_m_up & !io.ld_full_hit_m + io.dctl_busbuff.lsu_nonblock_load_tag_m := WrPtr0_m val lsu_nonblock_load_valid_r = WireInit(Bool(), false.B) - io.lsu_nonblock_load_inv_r := lsu_nonblock_load_valid_r & !io.lsu_commit_r - io.lsu_nonblock_load_inv_tag_r := WrPtr0_r + io.dctl_busbuff.lsu_nonblock_load_inv_r := lsu_nonblock_load_valid_r & !io.lsu_commit_r + io.dctl_busbuff.lsu_nonblock_load_inv_tag_r := WrPtr0_r val lsu_nonblock_load_data_ready = Mux1H((0 until DEPTH).map(i=>(buf_state(i)===done_C) -> (!(BUILD_AXI_NATIVE.B & buf_write(i))))) - io.lsu_nonblock_load_data_error := Mux1H((0 until DEPTH).map(i=>(buf_state(i)===done_C) -> (buf_error(i) & !buf_write(i)))) - io.lsu_nonblock_load_data_tag := Mux1H((0 until DEPTH).map(i=>((buf_state(i)===done_C) & !buf_write(i) & (!buf_dual(i) | !buf_dualhi(i))) -> i.U)) + io.dctl_busbuff.lsu_nonblock_load_data_error := Mux1H((0 until DEPTH).map(i=>(buf_state(i)===done_C) -> (buf_error(i) & !buf_write(i)))) + io.dctl_busbuff.lsu_nonblock_load_data_tag := Mux1H((0 until DEPTH).map(i=>((buf_state(i)===done_C) & !buf_write(i) & (!buf_dual(i) | !buf_dualhi(i))) -> i.U)) val lsu_nonblock_load_data_lo = Mux1H((0 until DEPTH).map(i=>((buf_state(i)===done_C) & !buf_write(i) & (!buf_dual(i) | !buf_dualhi(i))) -> buf_data(i))) val lsu_nonblock_load_data_hi = Mux1H((0 until DEPTH).map(i=>((buf_state(i)===done_C) & !buf_write(i) & (buf_dual(i) & buf_dualhi(i))) -> buf_data(i))) - val lsu_nonblock_addr_offset = indexing(buf_addr, io.lsu_nonblock_load_data_tag)(1,0) - val lsu_nonblock_sz = indexing(buf_sz, io.lsu_nonblock_load_data_tag) - val lsu_nonblock_unsign = indexing(buf_unsign, io.lsu_nonblock_load_data_tag) - val lsu_nonblock_dual = indexing(buf_dual.map(_.asUInt).reverse.reduce(Cat(_,_)), io.lsu_nonblock_load_data_tag) + val lsu_nonblock_addr_offset = indexing(buf_addr, io.dctl_busbuff.lsu_nonblock_load_data_tag)(1,0) + val lsu_nonblock_sz = indexing(buf_sz, io.dctl_busbuff.lsu_nonblock_load_data_tag) + val lsu_nonblock_unsign = indexing(buf_unsign, io.dctl_busbuff.lsu_nonblock_load_data_tag) + val lsu_nonblock_dual = indexing(buf_dual.map(_.asUInt).reverse.reduce(Cat(_,_)), io.dctl_busbuff.lsu_nonblock_load_data_tag) val lsu_nonblock_data_unalgn = Cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) >> (lsu_nonblock_addr_offset * 8.U) - io.lsu_nonblock_load_data_valid := lsu_nonblock_load_data_ready & !io.lsu_nonblock_load_data_error - io.lsu_nonblock_load_data := Mux1H(Seq((lsu_nonblock_unsign & (lsu_nonblock_sz===0.U)) -> Cat(0.U(24.W),lsu_nonblock_data_unalgn(7,0)), + io.dctl_busbuff.lsu_nonblock_load_data_valid := lsu_nonblock_load_data_ready & !io.dctl_busbuff.lsu_nonblock_load_data_error + io.dctl_busbuff.lsu_nonblock_load_data := Mux1H(Seq((lsu_nonblock_unsign & (lsu_nonblock_sz===0.U)) -> Cat(0.U(24.W),lsu_nonblock_data_unalgn(7,0)), (lsu_nonblock_unsign & (lsu_nonblock_sz===1.U)) -> Cat(0.U(16.W),lsu_nonblock_data_unalgn(15,0)), (!lsu_nonblock_unsign & (lsu_nonblock_sz===0.U)) -> Cat(Fill(24,lsu_nonblock_data_unalgn(7)), lsu_nonblock_data_unalgn(7,0)), (!lsu_nonblock_unsign & (lsu_nonblock_sz===1.U)) -> Cat(Fill(16,lsu_nonblock_data_unalgn(15)), lsu_nonblock_data_unalgn(15,0)), (lsu_nonblock_sz===2.U) -> lsu_nonblock_data_unalgn)) - bus_sideeffect_pend := (0 until DEPTH).map(i=>(buf_state(i)===resp_C) & buf_sideeffect(i) & io.dec_tlu_sideeffect_posted_disable).reduce(_|_) + bus_sideeffect_pend := (0 until DEPTH).map(i=>(buf_state(i)===resp_C) & buf_sideeffect(i) & io.tlu_busbuff.dec_tlu_sideeffect_posted_disable).reduce(_|_) bus_addr_match_pending := Mux1H((0 until DEPTH).map(i=>(buf_state(i)===resp_C)-> (BUILD_AXI_NATIVE.B & obuf_valid & (obuf_addr(31,3)===buf_addr(i)(31,3)) & !((obuf_tag0===i.U) | (obuf_merge & (obuf_tag1===i.U)))))) - bus_cmd_ready := Mux(obuf_write, Mux(obuf_cmd_done | obuf_data_done, Mux(obuf_cmd_done, io.lsu_axi_wready, io.lsu_axi_awready), io.lsu_axi_awready & io.lsu_axi_awready), io.lsu_axi_arready) - bus_wcmd_sent := io.lsu_axi_awvalid & io.lsu_axi_awready - bus_wdata_sent := io.lsu_axi_wvalid & io.lsu_axi_wready - bus_cmd_sent := ((obuf_cmd_done | bus_wcmd_sent) & (obuf_data_done | bus_wdata_sent)) | (io.lsu_axi_arvalid & io.lsu_axi_arready) - bus_rsp_read := io.lsu_axi_rvalid & io.lsu_axi_rready - bus_rsp_write := io.lsu_axi_bvalid & io.lsu_axi_bready - bus_rsp_read_tag := io.lsu_axi_rid - bus_rsp_write_tag := io.lsu_axi_bid - bus_rsp_write_error := bus_rsp_write & (io.lsu_axi_bresp =/= 0.U) - bus_rsp_read_error := bus_rsp_read & (io.lsu_axi_bresp =/= 0.U) - bus_rsp_rdata := io.lsu_axi_rdata + bus_cmd_ready := Mux(obuf_write, Mux(obuf_cmd_done | obuf_data_done, Mux(obuf_cmd_done, io.lsu_axi.w.ready, io.lsu_axi.aw.ready), io.lsu_axi.aw.ready & io.lsu_axi.aw.ready), io.lsu_axi.ar.ready) + bus_wcmd_sent := io.lsu_axi.aw.valid & io.lsu_axi.aw.ready + bus_wdata_sent := io.lsu_axi.w.valid & io.lsu_axi.w.ready + bus_cmd_sent := ((obuf_cmd_done | bus_wcmd_sent) & (obuf_data_done | bus_wdata_sent)) | (io.lsu_axi.ar.valid & io.lsu_axi.ar.ready) + bus_rsp_read := io.lsu_axi.r.valid & io.lsu_axi.r.ready + bus_rsp_write := io.lsu_axi.b.valid & io.lsu_axi.b.ready + bus_rsp_read_tag := io.lsu_axi.r.bits.id + bus_rsp_write_tag := io.lsu_axi.b.bits.id + bus_rsp_write_error := bus_rsp_write & (io.lsu_axi.b.bits.resp =/= 0.U) + bus_rsp_read_error := bus_rsp_read & (io.lsu_axi.b.bits.resp =/= 0.U) + bus_rsp_rdata := io.lsu_axi.r.bits.data // AXI Command signals - io.lsu_axi_awvalid := obuf_valid & obuf_write & !obuf_cmd_done & !bus_addr_match_pending - io.lsu_axi_awid := obuf_tag0 - io.lsu_axi_awaddr := Mux(obuf_sideeffect, obuf_addr, Cat(obuf_addr(31,3), 0.U(3.W))) - io.lsu_axi_awsize := Mux(obuf_sideeffect, Cat(0.U, obuf_sz), 3.U(3.W)) - io.lsu_axi_awprot := 0.U - io.lsu_axi_awcache := Mux(obuf_sideeffect, 0.U, 15.U) - io.lsu_axi_awregion := obuf_addr(31,28) - io.lsu_axi_awlen := 0.U - io.lsu_axi_awburst := 1.U(2.W) - io.lsu_axi_awqos := 0.U - io.lsu_axi_awlock := 0.U + io.lsu_axi.aw.valid := obuf_valid & obuf_write & !obuf_cmd_done & !bus_addr_match_pending + io.lsu_axi.aw.bits.id := obuf_tag0 + io.lsu_axi.aw.bits.addr := Mux(obuf_sideeffect, obuf_addr, Cat(obuf_addr(31,3), 0.U(3.W))) + io.lsu_axi.aw.bits.size := Mux(obuf_sideeffect, Cat(0.U, obuf_sz), 3.U(3.W)) + io.lsu_axi.aw.bits.prot := 0.U + io.lsu_axi.aw.bits.cache := Mux(obuf_sideeffect, 0.U, 15.U) + io.lsu_axi.aw.bits.region := obuf_addr(31,28) + io.lsu_axi.aw.bits.len := 0.U + io.lsu_axi.aw.bits.burst := 1.U(2.W) + io.lsu_axi.aw.bits.qos := 0.U + io.lsu_axi.aw.bits.lock := 0.U - io.lsu_axi_wvalid := obuf_valid & obuf_write & !obuf_data_done & !bus_addr_match_pending - io.lsu_axi_wstrb := obuf_byteen & Fill(8, obuf_write) - io.lsu_axi_wdata := obuf_data - io.lsu_axi_wlast := 1.U + io.lsu_axi.w.valid := obuf_valid & obuf_write & !obuf_data_done & !bus_addr_match_pending + io.lsu_axi.w.bits.strb := obuf_byteen & Fill(8, obuf_write) + io.lsu_axi.w.bits.data := obuf_data + io.lsu_axi.w.bits.last := 1.U - io.lsu_axi_arvalid := obuf_valid & !obuf_write & !obuf_nosend & !bus_addr_match_pending - io.lsu_axi_arid := obuf_tag0 - io.lsu_axi_araddr := Mux(obuf_sideeffect, obuf_addr, Cat(obuf_addr(31,3),0.U(3.W))) - io.lsu_axi_arsize := Mux(obuf_sideeffect, Cat(0.U, obuf_sz), 3.U(3.W)) - io.lsu_axi_arprot := 0.U - io.lsu_axi_arcache := Mux(obuf_sideeffect, 0.U(4.W), 15.U) - io.lsu_axi_arregion := obuf_addr(31,28) - io.lsu_axi_arlen := 0.U - io.lsu_axi_arburst := 1.U(2.W) - io.lsu_axi_arqos := 0.U - io.lsu_axi_arlock := 0.U - io.lsu_axi_bready := 1.U - io.lsu_axi_rready := 1.U - io.lsu_imprecise_error_store_any := Mux1H((0 until DEPTH).map(i=>(buf_state(i)===done_C)->(io.lsu_bus_clk_en_q & buf_error(i) & buf_write(i)))) + io.lsu_axi.ar.valid := obuf_valid & !obuf_write & !obuf_nosend & !bus_addr_match_pending + io.lsu_axi.ar.bits.id := obuf_tag0 + io.lsu_axi.ar.bits.addr := Mux(obuf_sideeffect, obuf_addr, Cat(obuf_addr(31,3),0.U(3.W))) + io.lsu_axi.ar.bits.size := Mux(obuf_sideeffect, Cat(0.U, obuf_sz), 3.U(3.W)) + io.lsu_axi.ar.bits.prot := 0.U + io.lsu_axi.ar.bits.cache := Mux(obuf_sideeffect, 0.U(4.W), 15.U) + io.lsu_axi.ar.bits.region := obuf_addr(31,28) + io.lsu_axi.ar.bits.len := 0.U + io.lsu_axi.ar.bits.burst := 1.U(2.W) + io.lsu_axi.ar.bits.qos := 0.U + io.lsu_axi.ar.bits.lock := 0.U + io.lsu_axi.b.ready := 1.U + io.lsu_axi.r.ready := 1.U + io.tlu_busbuff.lsu_imprecise_error_store_any := Mux1H((0 until DEPTH).map(i=>(buf_state(i)===done_C)->(io.lsu_bus_clk_en_q & buf_error(i) & buf_write(i)))) val lsu_imprecise_error_store_tag = Mux1H((0 until DEPTH).map(i=>((buf_state(i)===done_C) & buf_error(i) & buf_write(i))->i.U)) - io.lsu_imprecise_error_load_any := io.lsu_nonblock_load_data_error & !io.lsu_imprecise_error_store_any - io.lsu_imprecise_error_addr_any := Mux(io.lsu_imprecise_error_store_any, buf_addr(lsu_imprecise_error_store_tag), buf_addr(io.lsu_nonblock_load_data_tag)) + io.tlu_busbuff.lsu_imprecise_error_load_any := io.dctl_busbuff.lsu_nonblock_load_data_error & !io.tlu_busbuff.lsu_imprecise_error_store_any + io.tlu_busbuff.lsu_imprecise_error_addr_any := Mux(io.tlu_busbuff.lsu_imprecise_error_store_any, buf_addr(lsu_imprecise_error_store_tag), buf_addr(io.dctl_busbuff.lsu_nonblock_load_data_tag)) lsu_bus_cntr_overflow := 0.U io.lsu_bus_idle_any := 1.U // PMU signals - io.lsu_pmu_bus_trxn := (io.lsu_axi_awvalid & io.lsu_axi_awready) | (io.lsu_axi_wvalid & io.lsu_axi_wready) | (io.lsu_axi_arvalid & io.lsu_axi_arready) - io.lsu_pmu_bus_misaligned := io.lsu_busreq_r & io.ldst_dual_r & io.lsu_commit_r - io.lsu_pmu_bus_error := io.lsu_imprecise_error_load_any | io.lsu_imprecise_error_store_any + io.tlu_busbuff.lsu_pmu_bus_trxn := (io.lsu_axi.aw.valid & io.lsu_axi.aw.ready) | (io.lsu_axi.w.valid & io.lsu_axi.w.ready) | (io.lsu_axi.ar.valid & io.lsu_axi.ar.ready) + io.tlu_busbuff.lsu_pmu_bus_misaligned := io.lsu_busreq_r & io.ldst_dual_r & io.lsu_commit_r + io.tlu_busbuff.lsu_pmu_bus_error := io.tlu_busbuff.lsu_imprecise_error_load_any | io.tlu_busbuff.lsu_imprecise_error_store_any - io.lsu_pmu_bus_busy := (io.lsu_axi_awvalid & !io.lsu_axi_awready) | (io.lsu_axi_wvalid & !io.lsu_axi_wready) | (io.lsu_axi_arvalid & !io.lsu_axi_arready) + io.tlu_busbuff.lsu_pmu_bus_busy := (io.lsu_axi.aw.valid & !io.lsu_axi.aw.ready) | (io.lsu_axi.w.valid & !io.lsu_axi.w.ready) | (io.lsu_axi.ar.valid & !io.lsu_axi.ar.ready) WrPtr0_r := withClock(io.lsu_c2_r_clk){RegNext(WrPtr0_m, 0.U)} WrPtr1_r := withClock(io.lsu_c2_r_clk){RegNext(WrPtr1_m, 0.U)} io.lsu_busreq_r := withClock(io.lsu_c2_r_clk){RegNext(io.lsu_busreq_m & !io.flush_r & !io.ld_full_hit_m, false.B)} - lsu_nonblock_load_valid_r := withClock(io.lsu_c2_r_clk){RegNext(io.lsu_nonblock_load_valid_m, false.B)} + lsu_nonblock_load_valid_r := withClock(io.lsu_c2_r_clk){RegNext(io.dctl_busbuff.lsu_nonblock_load_valid_m, false.B)} } object BusBufmain extends App{ diff --git a/src/main/scala/lsu/el2_lsu_bus_intf.scala b/src/main/scala/lsu/el2_lsu_bus_intf.scala index 199112d6..2c701a7b 100644 --- a/src/main/scala/lsu/el2_lsu_bus_intf.scala +++ b/src/main/scala/lsu/el2_lsu_bus_intf.scala @@ -1,16 +1,18 @@ - package lsu import chisel3._ import chisel3.util._ import lib._ import include._ import snapshot._ +import ifu._ + class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { val io = IO (new Bundle { val scan_mode = Input(Bool()) - val dec_tlu_external_ldfwd_disable = Input(Bool()) // disable load to load forwarding for externals - val dec_tlu_wb_coalescing_disable = Input(Bool()) // disable write buffer coalescing - val dec_tlu_sideeffect_posted_disable = Input(Bool()) // disable the posted sideeffect load store to the bus + val tlu_busbuff = new tlu_busbuff + // val dec_tlu_external_ldfwd_disable = Input(Bool()) // disable load to load forwarding for externals + // val dec_tlu_wb_coalescing_disable = Input(Bool()) // disable write buffer coalescing + // val dec_tlu_sideeffect_posted_disable = Input(Bool()) // disable the posted sideeffect load store to the bus val lsu_c1_m_clk = Input(Clock()) val lsu_c1_r_clk = Input(Clock()) val lsu_c2_r_clk = Input(Clock()) @@ -20,7 +22,7 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { val lsu_free_c2_clk = Input(Clock()) val free_clk = Input(Clock()) val lsu_busm_clk = Input(Clock()) - + val axi = new axi_channels() val dec_lsu_valid_raw_d = Input(Bool()) val lsu_busreq_m = Input(Bool()) @@ -43,10 +45,6 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { val flush_m_up = Input(Bool()) val flush_r = Input(Bool()) - - - - val lsu_busreq_r = Output(Bool()) val lsu_bus_buffer_pend_any = Output(Bool()) val lsu_bus_buffer_full_any = Output(Bool()) @@ -54,67 +52,23 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { val lsu_bus_idle_any = Output(Bool()) val bus_read_data_m = Output(UInt(32.W)) - val lsu_imprecise_error_load_any = Output(Bool()) - val lsu_imprecise_error_store_any = Output(Bool()) - val lsu_imprecise_error_addr_any = Output(UInt(32.W)) +// val lsu_imprecise_error_load_any = Output(Bool()) + // val lsu_imprecise_error_store_any = Output(Bool()) + // val lsu_imprecise_error_addr_any = Output(UInt(32.W)) + val dctl_busbuff = new dctl_busbuff + // val lsu_nonblock_load_valid_m = Output(Bool()) + // val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_inv_r = Output(Bool()) + // val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_data_valid = Output(Bool()) + // val lsu_nonblock_load_data_error = Output(Bool()) + // val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) + // val lsu_nonblock_load_data = Output(UInt(32.W)) - val lsu_nonblock_load_valid_m = Output(Bool()) - val lsu_nonblock_load_tag_m = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_inv_r = Output(Bool()) - val lsu_nonblock_load_inv_tag_r = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data_valid = Output(Bool()) - val lsu_nonblock_load_data_error = Output(Bool()) - val lsu_nonblock_load_data_tag = Output(UInt(LSU_NUM_NBLOAD_WIDTH.W)) - val lsu_nonblock_load_data = Output(UInt(32.W)) - - val lsu_pmu_bus_trxn = Output(Bool()) - val lsu_pmu_bus_misaligned = Output(Bool()) - val lsu_pmu_bus_error = Output(Bool()) - val lsu_pmu_bus_busy = Output(Bool()) - - val lsu_axi_awvalid = Output(Bool()) - val lsu_axi_awready = Input(Bool()) - val lsu_axi_awid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_awaddr = Output(UInt(32.W)) - val lsu_axi_awregion = Output(UInt(4.W)) - val lsu_axi_awlen = Output(UInt(8.W)) - val lsu_axi_awsize = Output(UInt(3.W)) - val lsu_axi_awburst = Output(UInt(2.W)) - val lsu_axi_awlock = Output(Bool()) - val lsu_axi_awcache = Output(UInt(4.W)) - val lsu_axi_awprot = Output(UInt(3.W)) - val lsu_axi_awqos = Output(UInt(4.W)) - - val lsu_axi_wvalid = Output(Bool()) - val lsu_axi_wready = Input(Bool()) - val lsu_axi_wdata = Output(UInt(64.W)) - val lsu_axi_wstrb = Output(UInt(8.W)) - val lsu_axi_wlast = Output(Bool()) - - val lsu_axi_bvalid = Input(Bool()) - val lsu_axi_bready = Output(Bool()) - val lsu_axi_bresp = Input(UInt(2.W)) - val lsu_axi_bid = Input(UInt(LSU_BUS_TAG.W)) - - val lsu_axi_arvalid = Output(Bool()) - val lsu_axi_arready = Input(Bool()) - val lsu_axi_arid = Output(UInt(LSU_BUS_TAG.W)) - val lsu_axi_araddr = Output(UInt(32.W)) - val lsu_axi_arregion = Output(UInt(4.W)) - val lsu_axi_arlen = Output(UInt(8.W)) - val lsu_axi_arsize = Output(UInt(3.W)) - val lsu_axi_arburst = Output(UInt(2.W)) - val lsu_axi_arlock = Output(Bool()) - val lsu_axi_arcache = Output(UInt(4.W)) - val lsu_axi_arprot = Output(UInt(3.W)) - val lsu_axi_arqos = Output(UInt(4.W)) - - val lsu_axi_rvalid = Input(Bool()) - val lsu_axi_rready = Output(Bool()) - val lsu_axi_rid = Input(UInt(LSU_BUS_TAG.W)) - val lsu_axi_rdata = Input(UInt(64.W)) - val lsu_axi_rresp = Input(UInt(2.W)) - val lsu_axi_rlast = Input(Bool()) + // val lsu_pmu_bus_trxn = Output(Bool()) + // val lsu_pmu_bus_misaligned = Output(Bool()) + // val lsu_pmu_bus_error = Output(Bool()) + // val lsu_pmu_bus_busy = Output(Bool()) val lsu_bus_clk_en = Input(Bool()) }) @@ -167,10 +121,18 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { val bus_buffer = Module(new el2_lsu_bus_buffer) bus_buffer.io.scan_mode := io.scan_mode + io.tlu_busbuff <> bus_buffer.io.tlu_busbuff - bus_buffer.io.dec_tlu_external_ldfwd_disable := io.dec_tlu_external_ldfwd_disable - bus_buffer.io.dec_tlu_wb_coalescing_disable := io.dec_tlu_wb_coalescing_disable - bus_buffer.io.dec_tlu_sideeffect_posted_disable := io.dec_tlu_sideeffect_posted_disable +// bus_buffer.io.dec_tlu_external_ldfwd_disable := io.dec_tlu_external_ldfwd_disable +// bus_buffer.io.dec_tlu_wb_coalescing_disable := io.dec_tlu_wb_coalescing_disable +// bus_buffer.io.dec_tlu_sideeffect_posted_disable := io.dec_tlu_sideeffect_posted_disable +// io.lsu_imprecise_error_load_any := bus_buffer.io.lsu_imprecise_error_load_any +// io.lsu_imprecise_error_store_any := bus_buffer.io.lsu_imprecise_error_store_any +// io.lsu_imprecise_error_addr_any := bus_buffer.io.lsu_imprecise_error_addr_any +// io.lsu_pmu_bus_trxn := bus_buffer.io.lsu_pmu_bus_trxn +// io.lsu_pmu_bus_misaligned := bus_buffer.io.lsu_pmu_bus_misaligned +// io.lsu_pmu_bus_error := bus_buffer.io.lsu_pmu_bus_error +// io.lsu_pmu_bus_busy := bus_buffer.io.lsu_pmu_bus_busy bus_buffer.io.dec_tlu_force_halt := io.dec_tlu_force_halt bus_buffer.io.lsu_c2_r_clk := io.lsu_c2_r_clk bus_buffer.io.lsu_bus_ibuf_c1_clk := io.lsu_bus_ibuf_c1_clk @@ -195,16 +157,7 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { bus_buffer.io.flush_m_up := io.flush_m_up bus_buffer.io.flush_r := io.flush_r bus_buffer.io.lsu_commit_r := io.lsu_commit_r - bus_buffer.io.lsu_axi_awready := io.lsu_axi_awready - bus_buffer.io.lsu_axi_wready := io.lsu_axi_wready - bus_buffer.io.lsu_axi_bvalid := io.lsu_axi_bvalid - bus_buffer.io.lsu_axi_bresp := io.lsu_axi_bresp - bus_buffer.io.lsu_axi_bid := io.lsu_axi_bid - bus_buffer.io.lsu_axi_arready := io.lsu_axi_arready - bus_buffer.io.lsu_axi_rvalid := io.lsu_axi_rvalid - bus_buffer.io.lsu_axi_rid := io.lsu_axi_rid - bus_buffer.io.lsu_axi_rdata := io.lsu_axi_rdata - bus_buffer.io.lsu_axi_rresp := io.lsu_axi_rresp + bus_buffer.io.lsu_axi <> io.axi bus_buffer.io.lsu_bus_clk_en := io.lsu_bus_clk_en io.lsu_busreq_r := bus_buffer.io.lsu_busreq_r @@ -216,49 +169,22 @@ class el2_lsu_bus_intf extends Module with RequireAsyncReset with el2_lib { ld_byte_hit_buf_hi := bus_buffer.io.ld_byte_hit_buf_hi ld_fwddata_buf_lo := bus_buffer.io.ld_fwddata_buf_lo ld_fwddata_buf_hi := bus_buffer.io.ld_fwddata_buf_hi - io.lsu_imprecise_error_load_any := bus_buffer.io.lsu_imprecise_error_load_any - io.lsu_imprecise_error_store_any := bus_buffer.io.lsu_imprecise_error_store_any - io.lsu_imprecise_error_addr_any := bus_buffer.io.lsu_imprecise_error_addr_any - io.lsu_nonblock_load_valid_m := bus_buffer.io.lsu_nonblock_load_valid_m - io.lsu_nonblock_load_tag_m := bus_buffer.io.lsu_nonblock_load_tag_m - io.lsu_nonblock_load_inv_r := bus_buffer.io.lsu_nonblock_load_inv_r - io.lsu_nonblock_load_inv_tag_r := bus_buffer.io.lsu_nonblock_load_inv_tag_r - io.lsu_nonblock_load_data_valid := bus_buffer.io.lsu_nonblock_load_data_valid - io.lsu_nonblock_load_data_error := bus_buffer.io.lsu_nonblock_load_data_error - io.lsu_nonblock_load_data_tag := bus_buffer.io.lsu_nonblock_load_data_tag - io.lsu_nonblock_load_data := bus_buffer.io.lsu_nonblock_load_data - io.lsu_pmu_bus_trxn := bus_buffer.io.lsu_pmu_bus_trxn - io.lsu_pmu_bus_misaligned := bus_buffer.io.lsu_pmu_bus_misaligned - io.lsu_pmu_bus_error := bus_buffer.io.lsu_pmu_bus_error - io.lsu_pmu_bus_busy := bus_buffer.io.lsu_pmu_bus_busy - io.lsu_axi_awvalid := bus_buffer.io.lsu_axi_awvalid - io.lsu_axi_awid := bus_buffer.io.lsu_axi_awid - io.lsu_axi_awaddr := bus_buffer.io.lsu_axi_awaddr - io.lsu_axi_awregion := bus_buffer.io.lsu_axi_awregion - io.lsu_axi_awlen := bus_buffer.io.lsu_axi_awlen - io.lsu_axi_awsize := bus_buffer.io.lsu_axi_awsize - io.lsu_axi_awburst := bus_buffer.io.lsu_axi_awburst - io.lsu_axi_awlock := bus_buffer.io.lsu_axi_awlock - io.lsu_axi_awcache := bus_buffer.io.lsu_axi_awcache - io.lsu_axi_awprot := bus_buffer.io.lsu_axi_awprot - io.lsu_axi_awqos := bus_buffer.io.lsu_axi_awqos - io.lsu_axi_wvalid := bus_buffer.io.lsu_axi_wvalid - io.lsu_axi_wdata := bus_buffer.io.lsu_axi_wdata - io.lsu_axi_wstrb := bus_buffer.io.lsu_axi_wstrb - io.lsu_axi_wlast := bus_buffer.io.lsu_axi_wlast - io.lsu_axi_bready := bus_buffer.io.lsu_axi_bready - io.lsu_axi_arvalid := bus_buffer.io.lsu_axi_arvalid - io.lsu_axi_arid := bus_buffer.io.lsu_axi_arid - io.lsu_axi_araddr := bus_buffer.io.lsu_axi_araddr - io.lsu_axi_arregion := bus_buffer.io.lsu_axi_arregion - io.lsu_axi_arlen := bus_buffer.io.lsu_axi_arlen - io.lsu_axi_arsize := bus_buffer.io.lsu_axi_arsize - io.lsu_axi_arburst := bus_buffer.io.lsu_axi_arburst - io.lsu_axi_arlock := bus_buffer.io.lsu_axi_arlock - io.lsu_axi_arcache := bus_buffer.io.lsu_axi_arcache - io.lsu_axi_arprot := bus_buffer.io.lsu_axi_arprot - io.lsu_axi_arqos := bus_buffer.io.lsu_axi_arqos - io.lsu_axi_rready := bus_buffer.io.lsu_axi_rready + io.dctl_busbuff <> bus_buffer.io.dctl_busbuff +// io.lsu_imprecise_error_load_any := bus_buffer.io.lsu_imprecise_error_load_any +// io.lsu_imprecise_error_store_any := bus_buffer.io.lsu_imprecise_error_store_any +// io.lsu_imprecise_error_addr_any := bus_buffer.io.lsu_imprecise_error_addr_any +// io.lsu_nonblock_load_valid_m := bus_buffer.io.lsu_nonblock_load_valid_m +// io.lsu_nonblock_load_tag_m := bus_buffer.io.lsu_nonblock_load_tag_m +// io.lsu_nonblock_load_inv_r := bus_buffer.io.lsu_nonblock_load_inv_r +// io.lsu_nonblock_load_inv_tag_r := bus_buffer.io.lsu_nonblock_load_inv_tag_r +// io.lsu_nonblock_load_data_valid := bus_buffer.io.lsu_nonblock_load_data_valid +// io.lsu_nonblock_load_data_error := bus_buffer.io.lsu_nonblock_load_data_error +// io.lsu_nonblock_load_data_tag := bus_buffer.io.lsu_nonblock_load_data_tag +// io.lsu_nonblock_load_data := bus_buffer.io.lsu_nonblock_load_data +// io.lsu_pmu_bus_trxn := bus_buffer.io.lsu_pmu_bus_trxn +// io.lsu_pmu_bus_misaligned := bus_buffer.io.lsu_pmu_bus_misaligned +// io.lsu_pmu_bus_error := bus_buffer.io.lsu_pmu_bus_error +// io.lsu_pmu_bus_busy := bus_buffer.io.lsu_pmu_bus_busy bus_buffer.io.no_word_merge_r := no_word_merge_r bus_buffer.io.no_dword_merge_r := no_dword_merge_r diff --git a/src/main/scala/lsu/el2_lsu_dccm_ctl.scala b/src/main/scala/lsu/el2_lsu_dccm_ctl.scala index 56c135ba..e86ba841 100644 --- a/src/main/scala/lsu/el2_lsu_dccm_ctl.scala +++ b/src/main/scala/lsu/el2_lsu_dccm_ctl.scala @@ -3,9 +3,7 @@ import include._ import lib._ import chisel3._ import chisel3.util._ - - - +import el2_mem._ import chisel3.experimental.chiselName @chiselName class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib @@ -78,9 +76,9 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib val store_data_m = Input(UInt(32.W)) val dma_dccm_wen = Input(UInt(1.W)) val dma_pic_wen = Input(UInt(1.W)) - val dma_mem_tag_m = Input(UInt(3.W)) - val dma_mem_addr = Input(UInt(32.W)) - val dma_mem_wdata = Input(UInt(64.W)) + val dma_mem_tag_m = Input(UInt(3.W)) +// val dma_mem_addr = Input(UInt(32.W)) + // val dma_mem_wdata = Input(UInt(64.W)) val dma_dccm_wdata_lo = Input(UInt(32.W)) val dma_dccm_wdata_hi = Input(UInt(32.W)) val dma_dccm_wdata_ecc_hi = Input(UInt(DCCM_ECC_WIDTH.W)) @@ -96,30 +94,33 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib val lsu_stbuf_commit_any = Output(UInt(1.W)) val lsu_dccm_rden_m = Output(UInt(1.W)) val lsu_dccm_rden_r = Output(UInt(1.W)) - val dccm_dma_rvalid = Output(UInt(1.W)) - val dccm_dma_ecc_error = Output(UInt(1.W)) - val dccm_dma_rtag = Output(UInt(3.W)) - val dccm_dma_rdata = Output(UInt(64.W)) - val dccm_wren = Output(UInt(1.W)) - val dccm_rden = Output(UInt(1.W)) - val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) - val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) - val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) - val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) - val picm_wren = Output(UInt(1.W)) - val picm_rden = Output(UInt(1.W)) - val picm_mken = Output(UInt(1.W)) - val picm_rdaddr = Output(UInt(32.W)) - val picm_wraddr = Output(UInt(32.W)) - val picm_wr_data = Output(UInt(32.W)) - val picm_rd_data = Input(UInt(32.W)) + val dma_dccm_ctl = new dma_dccm_ctl +// val dccm_dma_rvalid = Output(UInt(1.W)) +// val dccm_dma_ecc_error = Output(UInt(1.W)) +// val dccm_dma_rtag = Output(UInt(3.W)) +// val dccm_dma_rdata = Output(UInt(64.W)) + // val dccm_wren = Output(UInt(1.W)) + // val dccm_rden = Output(UInt(1.W)) + // val dccm_wr_addr_lo = Output(UInt(DCCM_BITS.W)) + // val dccm_wr_data_lo = Output(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_rd_addr_lo = Output(UInt(DCCM_BITS.W)) + // val dccm_rd_data_lo = Input(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_wr_addr_hi = Output(UInt(DCCM_BITS.W)) + // val dccm_wr_data_hi = Output(UInt(DCCM_FDATA_WIDTH.W)) + // val dccm_rd_addr_hi = Output(UInt(DCCM_BITS.W)) + // val dccm_rd_data_hi = Input(UInt(DCCM_FDATA_WIDTH.W)) + val lsu_mem = Flipped(new mem_lsu) + val lsu_pic = new lsu_pic +// val picm_wren = Output(UInt(1.W)) +// val picm_rden = Output(UInt(1.W)) +// val picm_mken = Output(UInt(1.W)) +// val picm_rdaddr = Output(UInt(32.W)) +// val picm_wraddr = Output(UInt(32.W)) +// val picm_wr_data = Output(UInt(32.W)) +// val picm_rd_data = Input(UInt(32.W)) val scan_mode = Input(UInt(1.W)) }) - val picm_rd_data_m = Cat(io.picm_rd_data,io.picm_rd_data) //used in both if and else + val picm_rd_data_m = Cat(io.lsu_pic.picm_rd_data,io.lsu_pic.picm_rd_data) //used in both if and else val dccm_rdata_corr_r = Cat(io.sec_data_hi_r,io.sec_data_lo_r) val dccm_rdata_corr_m = Cat(io.sec_data_hi_m,io.sec_data_lo_m) val dccm_rdata_r = Cat(io.dccm_rdata_hi_r,io.dccm_rdata_lo_r) @@ -137,9 +138,9 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib //Forwarding stbuf if (LOAD_TO_USE_PLUS1 == 1){ - io.dccm_dma_rvalid := io.lsu_pkt_r.valid & io.lsu_pkt_r.bits.load & io.lsu_pkt_r.bits.dma - io.dccm_dma_ecc_error := io.lsu_double_ecc_error_r //from ecc - io.dccm_dma_rdata := lsu_rdata_corr_r + io.dma_dccm_ctl.dccm_dma_rvalid := io.lsu_pkt_r.valid & io.lsu_pkt_r.bits.load & io.lsu_pkt_r.bits.dma + io.dma_dccm_ctl.dccm_dma_ecc_error := io.lsu_double_ecc_error_r //from ecc + io.dma_dccm_ctl.dccm_dma_rdata := lsu_rdata_corr_r //Registers io.dccm_rdata_hi_r := rvdffe(io.dccm_rdata_hi_m,io.lsu_dccm_rden_m.asBool,clock,io.scan_mode.asBool) io.dccm_rdata_lo_r := rvdffe(io.dccm_rdata_lo_m,io.lsu_dccm_rden_m.asBool,clock,io.scan_mode.asBool) @@ -149,7 +150,7 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib stbuf_fwddata_r := withClock(io.lsu_c2_r_clk){RegNext(Cat(io.stbuf_fwddata_hi_m ,io.stbuf_fwddata_lo_m ),0.U)} picm_rd_data_r_32 := withClock(io.lsu_c2_r_clk){RegNext(picm_rd_data_m(31,0),0.U)} picm_rd_data_r := Cat(picm_rd_data_r_32,picm_rd_data_r_32) - io.dccm_dma_rtag := withClock(io.lsu_c1_r_clk){RegNext(io.dma_mem_tag_m,0.U)} + io.dma_dccm_ctl.dccm_dma_rtag := withClock(io.lsu_c1_r_clk){RegNext(io.dma_mem_tag_m,0.U)} lsu_rdata_corr_r := Reverse(Cat(VecInit.tabulate(8)(i=> Reverse(Mux(stbuf_fwdbyteen_r(i).asBool,stbuf_fwddata_r((8*i)+7,8*i),Mux(io.addr_in_pic_r.asBool,picm_rd_data_r((8*i)+7,8*i),dccm_rdata_corr_r((8*i)+7,8*i))))))) lsu_rdata_r := Reverse(Cat(VecInit.tabulate(8)(i=> Reverse(Mux(stbuf_fwdbyteen_r(i).asBool,stbuf_fwddata_r((8*i)+7,8*i),Mux(io.addr_in_pic_r.asBool,picm_rd_data_r((8*i)+7,8*i),dccm_rdata_r((8*i)+7,8*i))))))) @@ -158,10 +159,10 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib } else{ - io.dccm_dma_rvalid := io.lsu_pkt_m.valid & io.lsu_pkt_m.bits.load & io.lsu_pkt_m.bits.dma - io.dccm_dma_ecc_error := io.lsu_double_ecc_error_m //from ecc - io.dccm_dma_rdata := lsu_rdata_corr_m - io.dccm_dma_rtag := io.dma_mem_tag_m + io.dma_dccm_ctl.dccm_dma_rvalid := io.lsu_pkt_m.valid & io.lsu_pkt_m.bits.load & io.lsu_pkt_m.bits.dma + io.dma_dccm_ctl.dccm_dma_ecc_error := io.lsu_double_ecc_error_m //from ecc + io.dma_dccm_ctl.dccm_dma_rdata := lsu_rdata_corr_m + io.dma_dccm_ctl.dccm_dma_rtag := io.dma_mem_tag_m io.dccm_rdata_lo_r := 0.U io.dccm_rdata_hi_r := 0.U io.dccm_data_ecc_hi_r := 0.U @@ -204,27 +205,27 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib //DCCM inputs - io.dccm_wren := lsu_dccm_wren_d | io.lsu_stbuf_commit_any | io.ld_single_ecc_error_r_ff - io.dccm_rden := lsu_dccm_rden_d & io.addr_in_dccm_d + io.lsu_mem.dccm_wren := lsu_dccm_wren_d | io.lsu_stbuf_commit_any | io.ld_single_ecc_error_r_ff + io.lsu_mem.dccm_rden := lsu_dccm_rden_d & io.addr_in_dccm_d - io.dccm_wr_addr_lo := Mux(io.ld_single_ecc_error_r_ff.asBool, + io.lsu_mem.dccm_wr_addr_lo := Mux(io.ld_single_ecc_error_r_ff.asBool, Mux(ld_single_ecc_error_lo_r_ff===1.U,ld_sec_addr_lo_r_ff(DCCM_BITS-1,0),ld_sec_addr_hi_r_ff(DCCM_BITS-1,0)), Mux(lsu_dccm_wren_d.asBool,io.lsu_addr_d(DCCM_BITS-1,0),io.stbuf_addr_any(DCCM_BITS-1,0))) - io.dccm_wr_addr_hi := Mux(io.ld_single_ecc_error_r_ff.asBool, + io.lsu_mem.dccm_wr_addr_hi := Mux(io.ld_single_ecc_error_r_ff.asBool, Mux(ld_single_ecc_error_hi_r_ff===1.U, ld_sec_addr_hi_r_ff(DCCM_BITS-1,0), ld_sec_addr_lo_r_ff(DCCM_BITS-1,0)), Mux(lsu_dccm_wren_d.asBool, io.end_addr_d(DCCM_BITS-1,0),io.stbuf_addr_any(DCCM_BITS-1,0))) - io.dccm_rd_addr_lo := io.lsu_addr_d(DCCM_BITS-1,0) - io.dccm_rd_addr_hi := io.end_addr_d(DCCM_BITS-1,0) + io.lsu_mem.dccm_rd_addr_lo := io.lsu_addr_d(DCCM_BITS-1,0) + io.lsu_mem.dccm_rd_addr_hi := io.end_addr_d(DCCM_BITS-1,0) - io.dccm_wr_data_lo := Mux(io.ld_single_ecc_error_r_ff.asBool, + io.lsu_mem.dccm_wr_data_lo := Mux(io.ld_single_ecc_error_r_ff.asBool, Mux(ld_single_ecc_error_lo_r_ff===1.U,Cat(io.sec_data_ecc_lo_r_ff(DCCM_ECC_WIDTH-1,0),io.sec_data_lo_r_ff(DCCM_DATA_WIDTH-1,0)) , Cat(io.sec_data_ecc_hi_r_ff(DCCM_ECC_WIDTH-1,0),io.sec_data_hi_r_ff(DCCM_DATA_WIDTH-1,0))) , Mux(io.dma_dccm_wen.asBool,Cat(io.dma_dccm_wdata_ecc_lo(DCCM_ECC_WIDTH-1,0),io.dma_dccm_wdata_lo(DCCM_DATA_WIDTH-1,0)), Cat(io.stbuf_ecc_any(DCCM_ECC_WIDTH-1,0),io.stbuf_data_any(DCCM_DATA_WIDTH-1,0)))) - io.dccm_wr_data_hi := Mux(io.ld_single_ecc_error_r_ff.asBool, + io.lsu_mem.dccm_wr_data_hi := Mux(io.ld_single_ecc_error_r_ff.asBool, Mux(ld_single_ecc_error_hi_r_ff===1.U, Cat(io.sec_data_ecc_hi_r_ff(DCCM_ECC_WIDTH-1,0),io.sec_data_hi_r_ff(DCCM_DATA_WIDTH-1,0)), Cat(io.sec_data_ecc_lo_r_ff(DCCM_ECC_WIDTH-1,0),io.sec_data_lo_r_ff(DCCM_DATA_WIDTH-1,0))), Mux(io.dma_dccm_wen.asBool, Cat(io.dma_dccm_wdata_ecc_hi(DCCM_ECC_WIDTH-1,0),io.dma_dccm_wdata_hi(DCCM_DATA_WIDTH-1,0)), @@ -286,18 +287,18 @@ class el2_lsu_dccm_ctl extends Module with RequireAsyncReset with el2_lib io.store_datafn_hi_r := Reverse(Cat(VecInit.tabulate(4)(i=> Reverse(Mux((io.lsu_stbuf_commit_any & dccm_wr_bypass_d_r_hi & !store_byteen_ext_r(i+4)).asBool,io.stbuf_data_any((8*i)+7,8*i),io.store_data_hi_r((8*i)+7,8*i)))))) io.store_data_r := (Cat(io.store_data_hi_r(31,0),io.store_data_lo_r(31,0)) >> 8.U*io.lsu_addr_r(1,0)) & Reverse(Cat(VecInit.tabulate(4)(i=> Fill(8,store_byteen_r(i))))) } - io.dccm_rdata_lo_m := io.dccm_rd_data_lo(DCCM_DATA_WIDTH-1,0) //4 lines - io.dccm_rdata_hi_m := io.dccm_rd_data_hi(DCCM_DATA_WIDTH-1,0) - io.dccm_data_ecc_lo_m := io.dccm_rd_data_lo(DCCM_FDATA_WIDTH-1,DCCM_DATA_WIDTH) - io.dccm_data_ecc_hi_m := io.dccm_rd_data_hi(DCCM_FDATA_WIDTH-1,DCCM_DATA_WIDTH) + io.dccm_rdata_lo_m := io.lsu_mem.dccm_rd_data_lo(DCCM_DATA_WIDTH-1,0) //4 lines + io.dccm_rdata_hi_m := io.lsu_mem.dccm_rd_data_hi(DCCM_DATA_WIDTH-1,0) + io.dccm_data_ecc_lo_m := io.lsu_mem.dccm_rd_data_lo(DCCM_FDATA_WIDTH-1,DCCM_DATA_WIDTH) + io.dccm_data_ecc_hi_m := io.lsu_mem.dccm_rd_data_hi(DCCM_FDATA_WIDTH-1,DCCM_DATA_WIDTH) - io.picm_wren := (io.lsu_pkt_r.valid & io.lsu_pkt_r.bits.store & io.addr_in_pic_r & io.lsu_commit_r) | io.dma_pic_wen - io.picm_rden := io.lsu_pkt_d.valid & io.lsu_pkt_d.bits.load & io.addr_in_pic_d - io.picm_mken := io.lsu_pkt_d.valid & io.lsu_pkt_d.bits.store & io.addr_in_pic_d - io.picm_rdaddr := aslong(PIC_BASE_ADDR).U | Cat(Fill(32-PIC_BITS,0.U),io.lsu_addr_d(PIC_BITS-1,0)) - io.picm_wraddr := aslong(PIC_BASE_ADDR).U | Cat(Fill(32-PIC_BITS,0.U),Mux(io.dma_pic_wen.asBool,io.dma_mem_addr(PIC_BITS-1,0),io.lsu_addr_r(PIC_BITS-1,0))) + io.lsu_pic.picm_wren := (io.lsu_pkt_r.valid & io.lsu_pkt_r.bits.store & io.addr_in_pic_r & io.lsu_commit_r) | io.dma_pic_wen + io.lsu_pic.picm_rden := io.lsu_pkt_d.valid & io.lsu_pkt_d.bits.load & io.addr_in_pic_d + io.lsu_pic.picm_mken := io.lsu_pkt_d.valid & io.lsu_pkt_d.bits.store & io.addr_in_pic_d + io.lsu_pic.picm_rdaddr := aslong(PIC_BASE_ADDR).U | Cat(Fill(32-PIC_BITS,0.U),io.lsu_addr_d(PIC_BITS-1,0)) + io.lsu_pic.picm_wraddr := aslong(PIC_BASE_ADDR).U | Cat(Fill(32-PIC_BITS,0.U),Mux(io.dma_pic_wen.asBool,io.dma_dccm_ctl.dma_mem_addr(PIC_BITS-1,0),io.lsu_addr_r(PIC_BITS-1,0))) io.picm_mask_data_m := picm_rd_data_m(31,0) - io.picm_wr_data := Mux(io.dma_pic_wen.asBool,io.dma_mem_wdata(31,0),io.store_datafn_lo_r(31,0)) + io.lsu_pic.picm_wr_data := Mux(io.dma_pic_wen.asBool,io.dma_dccm_ctl.dma_mem_wdata(31,0),io.store_datafn_lo_r(31,0)) if(DCCM_ENABLE){ io.lsu_dccm_rden_m := withClock(io.lsu_c2_m_clk){RegNext(lsu_dccm_rden_d,0.U)} diff --git a/src/main/scala/lsu/el2_lsu_lsc_ctl.scala b/src/main/scala/lsu/el2_lsu_lsc_ctl.scala index c49e5da0..a8d75107 100644 --- a/src/main/scala/lsu/el2_lsu_lsc_ctl.scala +++ b/src/main/scala/lsu/el2_lsu_lsc_ctl.scala @@ -29,8 +29,10 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib val flush_m_up = Input(UInt(1.W)) val flush_r = Input(UInt(1.W)) - val exu_lsu_rs1_d = Input(UInt(32.W)) // address - val exu_lsu_rs2_d = Input(UInt(32.W)) // store data + val lsu_exu = new lsu_exu + + // val exu_lsu_rs1_d = Input(UInt(32.W)) // address + // val exu_lsu_rs2_d = Input(UInt(32.W)) // store data val lsu_p = Flipped(Valid(new el2_lsu_pkt_t())) // lsu control packet //coming from decode val dec_lsu_valid_raw_d = Input(UInt(1.W)) // Raw valid for address computation @@ -78,11 +80,12 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib val addr_external_m = Output(UInt(1.W)) // DMA slave - val dma_dccm_req = Input(UInt(1.W)) - val dma_mem_addr = Input(UInt(32.W)) - val dma_mem_sz = Input(UInt(3.W)) - val dma_mem_write = Input(UInt(1.W)) - val dma_mem_wdata = Input(UInt(64.W)) + val dma_lsc_ctl = new dma_lsc_ctl +// val dma_dccm_req = Input(UInt(1.W)) +// val dma_mem_addr = Input(UInt(32.W)) +// val dma_mem_sz = Input(UInt(3.W)) +// val dma_mem_write = Input(UInt(1.W)) +// val dma_mem_wdata = Input(UInt(64.W)) // Store buffer related signals val lsu_pkt_d = Valid(new el2_lsu_pkt_t()) @@ -98,7 +101,7 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib val lsu_pkt_r_in = Wire(Valid(new el2_lsu_pkt_t())) val lsu_error_pkt_m = Wire(Valid(new el2_lsu_error_pkt_t())) - val lsu_rs1_d = Mux(io.dec_lsu_valid_raw_d.asBool,io.exu_lsu_rs1_d,io.dma_mem_addr) + val lsu_rs1_d = Mux(io.dec_lsu_valid_raw_d.asBool,io.lsu_exu.exu_lsu_rs1_d,io.dma_lsc_ctl.dma_mem_addr) val lsu_offset_d = io.dec_lsu_offset_d(11,0) & Fill(12,io.dec_lsu_valid_raw_d) val rs1_d_raw = lsu_rs1_d val offset_d = lsu_offset_d @@ -188,14 +191,14 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib } dma_pkt_d.bits.unsign := 0.U dma_pkt_d.bits.fast_int := 0.U - dma_pkt_d.valid := io.dma_dccm_req + dma_pkt_d.valid := io.dma_lsc_ctl.dma_dccm_req dma_pkt_d.bits.dma := 1.U - dma_pkt_d.bits.store := io.dma_mem_write - dma_pkt_d.bits.load := ~io.dma_mem_write - dma_pkt_d.bits.by := (io.dma_mem_sz(2,0) === 0.U(3.W)) - dma_pkt_d.bits.half := (io.dma_mem_sz(2,0) === 1.U(3.W)) - dma_pkt_d.bits.word := (io.dma_mem_sz(2,0) === 2.U(3.W)) - dma_pkt_d.bits.dword := (io.dma_mem_sz(2,0) === 3.U(3.W)) + dma_pkt_d.bits.store := io.dma_lsc_ctl.dma_mem_write + dma_pkt_d.bits.load := ~io.dma_lsc_ctl.dma_mem_write + dma_pkt_d.bits.by := (io.dma_lsc_ctl.dma_mem_sz(2,0) === 0.U(3.W)) + dma_pkt_d.bits.half := (io.dma_lsc_ctl.dma_mem_sz(2,0) === 1.U(3.W)) + dma_pkt_d.bits.word := (io.dma_lsc_ctl.dma_mem_sz(2,0) === 2.U(3.W)) + dma_pkt_d.bits.dword := (io.dma_lsc_ctl.dma_mem_sz(2,0) === 3.U(3.W)) dma_pkt_d.bits.store_data_bypass_d := 0.U dma_pkt_d.bits.load_ldst_bypass_d := 0.U dma_pkt_d.bits.store_data_bypass_m := 0.U @@ -208,7 +211,7 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib lsu_pkt_m_in := io.lsu_pkt_d lsu_pkt_r_in := io.lsu_pkt_m - io.lsu_pkt_d.valid := (io.lsu_p.valid & !(io.flush_m_up & !io.lsu_p.bits.fast_int)) | io.dma_dccm_req + io.lsu_pkt_d.valid := (io.lsu_p.valid & !(io.flush_m_up & !io.lsu_p.bits.fast_int)) | io.dma_lsc_ctl.dma_dccm_req lsu_pkt_m_in.valid := io.lsu_pkt_d.valid & !(io.flush_m_up & !io.lsu_pkt_d.bits.dma) lsu_pkt_r_in.valid := io.lsu_pkt_m.valid & !(io.flush_m_up & !io.lsu_pkt_m.bits.dma) @@ -217,8 +220,8 @@ class el2_lsu_lsc_ctl extends Module with RequireAsyncReset with el2_lib io.lsu_pkt_m.valid := withClock(io.lsu_c2_m_clk){RegNext(lsu_pkt_m_in.valid,0.U)} io.lsu_pkt_r.valid := withClock(io.lsu_c2_r_clk){RegNext(lsu_pkt_r_in.valid,0.U)} - val dma_mem_wdata_shifted = io.dma_mem_wdata(63,0) >> Cat(io.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores - val store_data_d = Mux(io.dma_dccm_req.asBool,dma_mem_wdata_shifted(31,0),io.exu_lsu_rs2_d(31,0)) // Write to PIC still happens in r stage + val dma_mem_wdata_shifted = io.dma_lsc_ctl.dma_mem_wdata(63,0) >> Cat(io.dma_lsc_ctl.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores + val store_data_d = Mux(io.dma_lsc_ctl.dma_dccm_req.asBool,dma_mem_wdata_shifted(31,0),io.lsu_exu.exu_lsu_rs2_d(31,0)) // Write to PIC still happens in r stage val store_data_m_in = Mux(io.lsu_pkt_d.bits.store_data_bypass_d.asBool,io.lsu_result_m(31,0),store_data_d(31,0)) val store_data_pre_m = withClock(io.lsu_store_c1_m_clk){RegNext(store_data_m_in,0.U)} diff --git a/target/scala-2.12/classes/SWERV$.class b/target/scala-2.12/classes/SWERV$.class deleted file mode 100644 index 6ec8b31c..00000000 Binary files a/target/scala-2.12/classes/SWERV$.class and /dev/null differ diff --git a/target/scala-2.12/classes/SWERV$delayedInit$body.class b/target/scala-2.12/classes/SWERV$delayedInit$body.class deleted file mode 100644 index 97329215..00000000 Binary files a/target/scala-2.12/classes/SWERV$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/SWERV_Wrp$.class b/target/scala-2.12/classes/SWERV_Wrp$.class deleted file mode 100644 index 8b271e1a..00000000 Binary files a/target/scala-2.12/classes/SWERV_Wrp$.class and /dev/null differ diff --git a/target/scala-2.12/classes/SWERV_Wrp$delayedInit$body.class b/target/scala-2.12/classes/SWERV_Wrp$delayedInit$body.class deleted file mode 100644 index a9e71660..00000000 Binary files a/target/scala-2.12/classes/SWERV_Wrp$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/SWERV_Wrp.class b/target/scala-2.12/classes/SWERV_Wrp.class deleted file mode 100644 index 935632a0..00000000 Binary files a/target/scala-2.12/classes/SWERV_Wrp.class and /dev/null differ diff --git a/target/scala-2.12/classes/dec/CSR_VAL.class b/target/scala-2.12/classes/dec/CSR_VAL.class index a8013ffb..64e20ab8 100644 Binary files a/target/scala-2.12/classes/dec/CSR_VAL.class and b/target/scala-2.12/classes/dec/CSR_VAL.class differ diff --git a/target/scala-2.12/classes/dec/csr_tlu.class b/target/scala-2.12/classes/dec/csr_tlu.class index 807e9fde..083b14d3 100644 Binary files a/target/scala-2.12/classes/dec/csr_tlu.class and b/target/scala-2.12/classes/dec/csr_tlu.class differ diff --git a/target/scala-2.12/classes/dec/dec_decode$.class b/target/scala-2.12/classes/dec/dec_decode$.class index 5ea0b6d8..93a6bd18 100644 Binary files a/target/scala-2.12/classes/dec/dec_decode$.class and b/target/scala-2.12/classes/dec/dec_decode$.class differ diff --git a/target/scala-2.12/classes/dec/dec_decode$delayedInit$body.class b/target/scala-2.12/classes/dec/dec_decode$delayedInit$body.class index ed3efb6c..bc6de0c5 100644 Binary files a/target/scala-2.12/classes/dec/dec_decode$delayedInit$body.class and b/target/scala-2.12/classes/dec/dec_decode$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dec/dec_main$.class b/target/scala-2.12/classes/dec/dec_main$.class index 06e1c9cd..9d859ba2 100644 Binary files a/target/scala-2.12/classes/dec/dec_main$.class and b/target/scala-2.12/classes/dec/dec_main$.class differ diff --git a/target/scala-2.12/classes/dec/dec_main$delayedInit$body.class b/target/scala-2.12/classes/dec/dec_main$delayedInit$body.class index 5e5f07bc..12594056 100644 Binary files a/target/scala-2.12/classes/dec/dec_main$delayedInit$body.class and b/target/scala-2.12/classes/dec/dec_main$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dec/dec_trig$.class b/target/scala-2.12/classes/dec/dec_trig$.class index 8687e58c..8945d2df 100644 Binary files a/target/scala-2.12/classes/dec/dec_trig$.class and b/target/scala-2.12/classes/dec/dec_trig$.class differ diff --git a/target/scala-2.12/classes/dec/el2_CSR_IO.class b/target/scala-2.12/classes/dec/el2_CSR_IO.class index e53299f8..9fe331e1 100644 Binary files a/target/scala-2.12/classes/dec/el2_CSR_IO.class and b/target/scala-2.12/classes/dec/el2_CSR_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec.class b/target/scala-2.12/classes/dec/el2_dec.class index 090cc101..c8665116 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec.class and b/target/scala-2.12/classes/dec/el2_dec.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_IO.class b/target/scala-2.12/classes/dec/el2_dec_IO.class index 9d3c06fe..5ef23dbb 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_IO.class and b/target/scala-2.12/classes/dec/el2_dec_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_decode_csr_read.class b/target/scala-2.12/classes/dec/el2_dec_decode_csr_read.class index 1d4513ce..a8b14d03 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_decode_csr_read.class and b/target/scala-2.12/classes/dec/el2_dec_decode_csr_read.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_decode_csr_read_IO.class b/target/scala-2.12/classes/dec/el2_dec_decode_csr_read_IO.class index 33c59c57..9d5a5730 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_decode_csr_read_IO.class and b/target/scala-2.12/classes/dec/el2_dec_decode_csr_read_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_decode_ctl$$anon$1.class b/target/scala-2.12/classes/dec/el2_dec_decode_ctl$$anon$1.class index e6335dd8..bc160574 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_decode_ctl$$anon$1.class and b/target/scala-2.12/classes/dec/el2_dec_decode_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_decode_ctl.class b/target/scala-2.12/classes/dec/el2_dec_decode_ctl.class index 61f09e8d..2afda1c1 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_decode_ctl.class and b/target/scala-2.12/classes/dec/el2_dec_decode_ctl.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_gpr_ctl.class b/target/scala-2.12/classes/dec/el2_dec_gpr_ctl.class index 14393ca7..7771be56 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_gpr_ctl.class and b/target/scala-2.12/classes/dec/el2_dec_gpr_ctl.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_gpr_ctl_IO.class b/target/scala-2.12/classes/dec/el2_dec_gpr_ctl_IO.class index caf8f2c0..376cc48c 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_gpr_ctl_IO.class and b/target/scala-2.12/classes/dec/el2_dec_gpr_ctl_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_ib_ctl.class b/target/scala-2.12/classes/dec/el2_dec_ib_ctl.class index 09404dd9..c3ef4cf1 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_ib_ctl.class and b/target/scala-2.12/classes/dec/el2_dec_ib_ctl.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_ib_ctl_IO.class b/target/scala-2.12/classes/dec/el2_dec_ib_ctl_IO.class index a860587f..951374a0 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_ib_ctl_IO.class and b/target/scala-2.12/classes/dec/el2_dec_ib_ctl_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_timer_ctl.class b/target/scala-2.12/classes/dec/el2_dec_timer_ctl.class index f236217e..5981e9fe 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_timer_ctl.class and b/target/scala-2.12/classes/dec/el2_dec_timer_ctl.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_timer_ctl_IO.class b/target/scala-2.12/classes/dec/el2_dec_timer_ctl_IO.class index 50056f93..f4b8ef9d 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_timer_ctl_IO.class and b/target/scala-2.12/classes/dec/el2_dec_timer_ctl_IO.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_tlu_ctl.class b/target/scala-2.12/classes/dec/el2_dec_tlu_ctl.class index e51eff16..aaff68f7 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_tlu_ctl.class and b/target/scala-2.12/classes/dec/el2_dec_tlu_ctl.class differ diff --git a/target/scala-2.12/classes/dec/el2_dec_tlu_ctl_IO.class b/target/scala-2.12/classes/dec/el2_dec_tlu_ctl_IO.class index cc823c9d..5b7f1ba7 100644 Binary files a/target/scala-2.12/classes/dec/el2_dec_tlu_ctl_IO.class and b/target/scala-2.12/classes/dec/el2_dec_tlu_ctl_IO.class differ diff --git a/target/scala-2.12/classes/dec/gpr_gen$.class b/target/scala-2.12/classes/dec/gpr_gen$.class index b7e43ff7..bb3cbe10 100644 Binary files a/target/scala-2.12/classes/dec/gpr_gen$.class and b/target/scala-2.12/classes/dec/gpr_gen$.class differ diff --git a/target/scala-2.12/classes/dec/gpr_gen$delayedInit$body.class b/target/scala-2.12/classes/dec/gpr_gen$delayedInit$body.class index d9dd5627..962506d4 100644 Binary files a/target/scala-2.12/classes/dec/gpr_gen$delayedInit$body.class and b/target/scala-2.12/classes/dec/gpr_gen$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dec/ib_gen$.class b/target/scala-2.12/classes/dec/ib_gen$.class index bb9777d5..85add907 100644 Binary files a/target/scala-2.12/classes/dec/ib_gen$.class and b/target/scala-2.12/classes/dec/ib_gen$.class differ diff --git a/target/scala-2.12/classes/dec/ib_gen$delayedInit$body.class b/target/scala-2.12/classes/dec/ib_gen$delayedInit$body.class index 7a7468cb..dd4d7348 100644 Binary files a/target/scala-2.12/classes/dec/ib_gen$delayedInit$body.class and b/target/scala-2.12/classes/dec/ib_gen$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dec/test$$anon$1.class b/target/scala-2.12/classes/dec/test$$anon$1.class new file mode 100644 index 00000000..3d7ced94 Binary files /dev/null and b/target/scala-2.12/classes/dec/test$$anon$1.class differ diff --git a/target/scala-2.12/classes/dec/test$.class b/target/scala-2.12/classes/dec/test$.class new file mode 100644 index 00000000..487a3005 Binary files /dev/null and b/target/scala-2.12/classes/dec/test$.class differ diff --git a/target/scala-2.12/classes/dec/test$delayedInit$body.class b/target/scala-2.12/classes/dec/test$delayedInit$body.class new file mode 100644 index 00000000..fafaf80c Binary files /dev/null and b/target/scala-2.12/classes/dec/test$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dec/test.class b/target/scala-2.12/classes/dec/test.class new file mode 100644 index 00000000..03a4de53 Binary files /dev/null and b/target/scala-2.12/classes/dec/test.class differ diff --git a/target/scala-2.12/classes/dec/tlu_gen$.class b/target/scala-2.12/classes/dec/tlu_gen$.class index fcd63799..ede240df 100644 Binary files a/target/scala-2.12/classes/dec/tlu_gen$.class and b/target/scala-2.12/classes/dec/tlu_gen$.class differ diff --git a/target/scala-2.12/classes/dec/tlu_gen$delayedInit$body.class b/target/scala-2.12/classes/dec/tlu_gen$delayedInit$body.class index e75369cd..2be23186 100644 Binary files a/target/scala-2.12/classes/dec/tlu_gen$delayedInit$body.class and b/target/scala-2.12/classes/dec/tlu_gen$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/dma$.class b/target/scala-2.12/classes/dma$.class index 45df66bf..d216fd10 100644 Binary files a/target/scala-2.12/classes/dma$.class and b/target/scala-2.12/classes/dma$.class differ diff --git a/target/scala-2.12/classes/dma$delayedInit$body.class b/target/scala-2.12/classes/dma$delayedInit$body.class index 6287d167..4ca64117 100644 Binary files a/target/scala-2.12/classes/dma$delayedInit$body.class and b/target/scala-2.12/classes/dma$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/el2_dma_ctrl$$anon$1.class b/target/scala-2.12/classes/el2_dma_ctrl$$anon$1.class index 981928fc..29fb6c8c 100644 Binary files a/target/scala-2.12/classes/el2_dma_ctrl$$anon$1.class and b/target/scala-2.12/classes/el2_dma_ctrl$$anon$1.class differ diff --git a/target/scala-2.12/classes/el2_dma_ctrl.class b/target/scala-2.12/classes/el2_dma_ctrl.class index cba2003d..32e8e97c 100644 Binary files a/target/scala-2.12/classes/el2_dma_ctrl.class and b/target/scala-2.12/classes/el2_dma_ctrl.class differ diff --git a/target/scala-2.12/classes/el2_mem/Mem_bundle.class b/target/scala-2.12/classes/el2_mem/Mem_bundle.class index e6256ad1..1f162cbb 100644 Binary files a/target/scala-2.12/classes/el2_mem/Mem_bundle.class and b/target/scala-2.12/classes/el2_mem/Mem_bundle.class differ diff --git a/target/scala-2.12/classes/el2_mem/blackbox_mem.class b/target/scala-2.12/classes/el2_mem/blackbox_mem.class index c5a99cf6..e7f3a0a3 100644 Binary files a/target/scala-2.12/classes/el2_mem/blackbox_mem.class and b/target/scala-2.12/classes/el2_mem/blackbox_mem.class differ diff --git a/target/scala-2.12/classes/el2_mem/mem$.class b/target/scala-2.12/classes/el2_mem/mem$.class index bb96516c..0b60725d 100644 Binary files a/target/scala-2.12/classes/el2_mem/mem$.class and b/target/scala-2.12/classes/el2_mem/mem$.class differ diff --git a/target/scala-2.12/classes/el2_mem/mem$delayedInit$body.class b/target/scala-2.12/classes/el2_mem/mem$delayedInit$body.class index edf28143..a1b6dd36 100644 Binary files a/target/scala-2.12/classes/el2_mem/mem$delayedInit$body.class and b/target/scala-2.12/classes/el2_mem/mem$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/el2_mem/mem_lsu.class b/target/scala-2.12/classes/el2_mem/mem_lsu.class new file mode 100644 index 00000000..5772c0f5 Binary files /dev/null and b/target/scala-2.12/classes/el2_mem/mem_lsu.class differ diff --git a/target/scala-2.12/classes/el2_mem/quasar$.class b/target/scala-2.12/classes/el2_mem/quasar$.class index f5d3b160..042fc96c 100644 Binary files a/target/scala-2.12/classes/el2_mem/quasar$.class and b/target/scala-2.12/classes/el2_mem/quasar$.class differ diff --git a/target/scala-2.12/classes/el2_mem/quasar$el2_mem.class b/target/scala-2.12/classes/el2_mem/quasar$el2_mem.class index 85c666c4..b777050c 100644 Binary files a/target/scala-2.12/classes/el2_mem/quasar$el2_mem.class and b/target/scala-2.12/classes/el2_mem/quasar$el2_mem.class differ diff --git a/target/scala-2.12/classes/el2_pic_ctrl$$anon$1.class b/target/scala-2.12/classes/el2_pic_ctrl$$anon$1.class index 1b511aef..ad5c73bf 100644 Binary files a/target/scala-2.12/classes/el2_pic_ctrl$$anon$1.class and b/target/scala-2.12/classes/el2_pic_ctrl$$anon$1.class differ diff --git a/target/scala-2.12/classes/el2_pic_ctrl.class b/target/scala-2.12/classes/el2_pic_ctrl.class index a8aaa520..4778f115 100644 Binary files a/target/scala-2.12/classes/el2_pic_ctrl.class and b/target/scala-2.12/classes/el2_pic_ctrl.class differ diff --git a/target/scala-2.12/classes/el2_swerv.class b/target/scala-2.12/classes/el2_swerv.class deleted file mode 100644 index d8d4d66b..00000000 Binary files a/target/scala-2.12/classes/el2_swerv.class and /dev/null differ diff --git a/target/scala-2.12/classes/el2_swerv_bundle.class b/target/scala-2.12/classes/el2_swerv_bundle.class deleted file mode 100644 index 7b080a3c..00000000 Binary files a/target/scala-2.12/classes/el2_swerv_bundle.class and /dev/null differ diff --git a/target/scala-2.12/classes/el2_swerv_wrapper$$anon$1.class b/target/scala-2.12/classes/el2_swerv_wrapper$$anon$1.class deleted file mode 100644 index 94343a6e..00000000 Binary files a/target/scala-2.12/classes/el2_swerv_wrapper$$anon$1.class and /dev/null differ diff --git a/target/scala-2.12/classes/el2_swerv_wrapper.class b/target/scala-2.12/classes/el2_swerv_wrapper.class deleted file mode 100644 index b58e85fb..00000000 Binary files a/target/scala-2.12/classes/el2_swerv_wrapper.class and /dev/null differ diff --git a/target/scala-2.12/classes/exu/alu$.class b/target/scala-2.12/classes/exu/alu$.class index 5bb5b74d..d4a612ea 100644 Binary files a/target/scala-2.12/classes/exu/alu$.class and b/target/scala-2.12/classes/exu/alu$.class differ diff --git a/target/scala-2.12/classes/exu/alu$delayedInit$body.class b/target/scala-2.12/classes/exu/alu$delayedInit$body.class index 3acca475..5b5e11ba 100644 Binary files a/target/scala-2.12/classes/exu/alu$delayedInit$body.class and b/target/scala-2.12/classes/exu/alu$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/exu/dec_alu.class b/target/scala-2.12/classes/exu/dec_alu.class new file mode 100644 index 00000000..5cea1b6a Binary files /dev/null and b/target/scala-2.12/classes/exu/dec_alu.class differ diff --git a/target/scala-2.12/classes/exu/dec_div.class b/target/scala-2.12/classes/exu/dec_div.class new file mode 100644 index 00000000..831b1755 Binary files /dev/null and b/target/scala-2.12/classes/exu/dec_div.class differ diff --git a/target/scala-2.12/classes/exu/dec_exu.class b/target/scala-2.12/classes/exu/dec_exu.class new file mode 100644 index 00000000..cf5783b0 Binary files /dev/null and b/target/scala-2.12/classes/exu/dec_exu.class differ diff --git a/target/scala-2.12/classes/exu/decode_exu.class b/target/scala-2.12/classes/exu/decode_exu.class new file mode 100644 index 00000000..3ec40522 Binary files /dev/null and b/target/scala-2.12/classes/exu/decode_exu.class differ diff --git a/target/scala-2.12/classes/exu/div_main$.class b/target/scala-2.12/classes/exu/div_main$.class index d017d4c9..2b31c343 100644 Binary files a/target/scala-2.12/classes/exu/div_main$.class and b/target/scala-2.12/classes/exu/div_main$.class differ diff --git a/target/scala-2.12/classes/exu/div_main$delayedInit$body.class b/target/scala-2.12/classes/exu/div_main$delayedInit$body.class index 3628da1c..afce25ef 100644 Binary files a/target/scala-2.12/classes/exu/div_main$delayedInit$body.class and b/target/scala-2.12/classes/exu/div_main$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu$$anon$1.class b/target/scala-2.12/classes/exu/el2_exu$$anon$1.class index 0f59853a..02d34594 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu$$anon$1.class and b/target/scala-2.12/classes/exu/el2_exu$$anon$1.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu.class b/target/scala-2.12/classes/exu/el2_exu.class index 7d9f69fe..7a6ae273 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu.class and b/target/scala-2.12/classes/exu/el2_exu.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu_alu_ctl$$anon$1.class b/target/scala-2.12/classes/exu/el2_exu_alu_ctl$$anon$1.class index c2e7cf66..b7790850 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu_alu_ctl$$anon$1.class and b/target/scala-2.12/classes/exu/el2_exu_alu_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu_alu_ctl.class b/target/scala-2.12/classes/exu/el2_exu_alu_ctl.class index f11a2081..d473bdad 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu_alu_ctl.class and b/target/scala-2.12/classes/exu/el2_exu_alu_ctl.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu_div_ctl$$anon$1.class b/target/scala-2.12/classes/exu/el2_exu_div_ctl$$anon$1.class index 514bff40..1d65e845 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu_div_ctl$$anon$1.class and b/target/scala-2.12/classes/exu/el2_exu_div_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/exu/el2_exu_div_ctl.class b/target/scala-2.12/classes/exu/el2_exu_div_ctl.class index 1b6c84c6..c59df68e 100644 Binary files a/target/scala-2.12/classes/exu/el2_exu_div_ctl.class and b/target/scala-2.12/classes/exu/el2_exu_div_ctl.class differ diff --git a/target/scala-2.12/classes/exu/exu_gen$.class b/target/scala-2.12/classes/exu/exu_gen$.class index 69890610..e917289e 100644 Binary files a/target/scala-2.12/classes/exu/exu_gen$.class and b/target/scala-2.12/classes/exu/exu_gen$.class differ diff --git a/target/scala-2.12/classes/exu/exu_gen$delayedInit$body.class b/target/scala-2.12/classes/exu/exu_gen$delayedInit$body.class index 4f8b540a..78bbf302 100644 Binary files a/target/scala-2.12/classes/exu/exu_gen$delayedInit$body.class and b/target/scala-2.12/classes/exu/exu_gen$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/exu/gpr_exu.class b/target/scala-2.12/classes/exu/gpr_exu.class new file mode 100644 index 00000000..7452d0c8 Binary files /dev/null and b/target/scala-2.12/classes/exu/gpr_exu.class differ diff --git a/target/scala-2.12/classes/exu/ib_exu.class b/target/scala-2.12/classes/exu/ib_exu.class new file mode 100644 index 00000000..0acc5fcd Binary files /dev/null and b/target/scala-2.12/classes/exu/ib_exu.class differ diff --git a/target/scala-2.12/classes/exu/tlu_exu.class b/target/scala-2.12/classes/exu/tlu_exu.class new file mode 100644 index 00000000..35c702e9 Binary files /dev/null and b/target/scala-2.12/classes/exu/tlu_exu.class differ diff --git a/target/scala-2.12/classes/ifu/aln_dec.class b/target/scala-2.12/classes/ifu/aln_dec.class new file mode 100644 index 00000000..efc6b6f5 Binary files /dev/null and b/target/scala-2.12/classes/ifu/aln_dec.class differ diff --git a/target/scala-2.12/classes/ifu/aln_ib.class b/target/scala-2.12/classes/ifu/aln_ib.class new file mode 100644 index 00000000..35825c04 Binary files /dev/null and b/target/scala-2.12/classes/ifu/aln_ib.class differ diff --git a/target/scala-2.12/classes/ifu/axi_channels.class b/target/scala-2.12/classes/ifu/axi_channels.class new file mode 100644 index 00000000..d09a106f Binary files /dev/null and b/target/scala-2.12/classes/ifu/axi_channels.class differ diff --git a/target/scala-2.12/classes/ifu/compress$.class b/target/scala-2.12/classes/ifu/compress$.class new file mode 100644 index 00000000..a0c263b8 Binary files /dev/null and b/target/scala-2.12/classes/ifu/compress$.class differ diff --git a/target/scala-2.12/classes/ifu/compress$delayedInit$body.class b/target/scala-2.12/classes/ifu/compress$delayedInit$body.class new file mode 100644 index 00000000..2821c353 Binary files /dev/null and b/target/scala-2.12/classes/ifu/compress$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/ifu/compress.class b/target/scala-2.12/classes/ifu/compress.class new file mode 100644 index 00000000..db08050a Binary files /dev/null and b/target/scala-2.12/classes/ifu/compress.class differ diff --git a/target/scala-2.12/classes/ifu/dec_aln.class b/target/scala-2.12/classes/ifu/dec_aln.class new file mode 100644 index 00000000..39ab18a9 Binary files /dev/null and b/target/scala-2.12/classes/ifu/dec_aln.class differ diff --git a/target/scala-2.12/classes/ifu/dec_bp.class b/target/scala-2.12/classes/ifu/dec_bp.class new file mode 100644 index 00000000..28ab0aa2 Binary files /dev/null and b/target/scala-2.12/classes/ifu/dec_bp.class differ diff --git a/target/scala-2.12/classes/ifu/dec_ifc.class b/target/scala-2.12/classes/ifu/dec_ifc.class new file mode 100644 index 00000000..c8ca3ea6 Binary files /dev/null and b/target/scala-2.12/classes/ifu/dec_ifc.class differ diff --git a/target/scala-2.12/classes/ifu/dec_mem_ctrl.class b/target/scala-2.12/classes/ifu/dec_mem_ctrl.class new file mode 100644 index 00000000..74aa545f Binary files /dev/null and b/target/scala-2.12/classes/ifu/dec_mem_ctrl.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu$$anon$1.class b/target/scala-2.12/classes/ifu/el2_ifu$$anon$1.class index 51940f08..19ffd1b3 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu$$anon$1.class and b/target/scala-2.12/classes/ifu/el2_ifu$$anon$1.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu.class b/target/scala-2.12/classes/ifu/el2_ifu.class index e121784b..9758f592 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu.class and b/target/scala-2.12/classes/ifu/el2_ifu.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl$$anon$1.class b/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl$$anon$1.class index 2e23d08a..d0af87ec 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl$$anon$1.class and b/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl.class b/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl.class index d3b6a78e..1032bb57 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl.class and b/target/scala-2.12/classes/ifu/el2_ifu_aln_ctl.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl$$anon$1.class b/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl$$anon$1.class index d3785206..ee7cea68 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl$$anon$1.class and b/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl.class b/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl.class index cd0b1c4f..92497b00 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl.class and b/target/scala-2.12/classes/ifu/el2_ifu_bp_ctl.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl$$anon$1.class b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl$$anon$1.class index f00c67e0..ca781db5 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl$$anon$1.class and b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl.class b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl.class index 60ef164f..b580b70a 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl.class and b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctl.class differ diff --git a/target/scala-2.12/classes/ifu/el2_ifu_mem_ctl.class b/target/scala-2.12/classes/ifu/el2_ifu_mem_ctl.class index 0906ebec..7a2d2ab4 100644 Binary files a/target/scala-2.12/classes/ifu/el2_ifu_mem_ctl.class and b/target/scala-2.12/classes/ifu/el2_ifu_mem_ctl.class differ diff --git a/target/scala-2.12/classes/ifu/exu_bp.class b/target/scala-2.12/classes/ifu/exu_bp.class new file mode 100644 index 00000000..191b9a18 Binary files /dev/null and b/target/scala-2.12/classes/ifu/exu_bp.class differ diff --git a/target/scala-2.12/classes/ifu/exu_ifc.class b/target/scala-2.12/classes/ifu/exu_ifc.class new file mode 100644 index 00000000..81bd8227 Binary files /dev/null and b/target/scala-2.12/classes/ifu/exu_ifc.class differ diff --git a/target/scala-2.12/classes/ifu/exu_ifu.class b/target/scala-2.12/classes/ifu/exu_ifu.class new file mode 100644 index 00000000..d2c4408b Binary files /dev/null and b/target/scala-2.12/classes/ifu/exu_ifu.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_aln$.class b/target/scala-2.12/classes/ifu/ifc_aln$.class similarity index 74% rename from target/scala-2.12/classes/ifu/ifu_aln$.class rename to target/scala-2.12/classes/ifu/ifc_aln$.class index 566ff2db..a2bf07f7 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_aln$.class and b/target/scala-2.12/classes/ifu/ifc_aln$.class differ diff --git a/target/scala-2.12/classes/ifu/ifc_aln$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifc_aln$delayedInit$body.class new file mode 100644 index 00000000..c5eec6c4 Binary files /dev/null and b/target/scala-2.12/classes/ifu/ifc_aln$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_ifc.class b/target/scala-2.12/classes/ifu/ifc_aln.class similarity index 66% rename from target/scala-2.12/classes/ifu/ifu_ifc.class rename to target/scala-2.12/classes/ifu/ifc_aln.class index 43e42332..e29d05c5 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_ifc.class and b/target/scala-2.12/classes/ifu/ifc_aln.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_ifc$.class b/target/scala-2.12/classes/ifu/ifc_ctl$.class similarity index 74% rename from target/scala-2.12/classes/ifu/ifu_ifc$.class rename to target/scala-2.12/classes/ifu/ifc_ctl$.class index 2b97909f..d6e30634 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_ifc$.class and b/target/scala-2.12/classes/ifu/ifc_ctl$.class differ diff --git a/target/scala-2.12/classes/ifu/ifc_ctl$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifc_ctl$delayedInit$body.class new file mode 100644 index 00000000..25e9fd13 Binary files /dev/null and b/target/scala-2.12/classes/ifu/ifc_ctl$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_aln.class b/target/scala-2.12/classes/ifu/ifc_ctl.class similarity index 66% rename from target/scala-2.12/classes/ifu/ifu_aln.class rename to target/scala-2.12/classes/ifu/ifc_ctl.class index a6d58211..a3cb36b5 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_aln.class and b/target/scala-2.12/classes/ifu/ifc_ctl.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_aln$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_aln$delayedInit$body.class deleted file mode 100644 index dcce67b6..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_aln$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_bp$.class b/target/scala-2.12/classes/ifu/ifu_bp$.class index 556cbf6e..f9d454eb 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_bp$.class and b/target/scala-2.12/classes/ifu/ifu_bp$.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_bp$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_bp$delayedInit$body.class index f148e590..141c813f 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_bp$delayedInit$body.class and b/target/scala-2.12/classes/ifu/ifu_bp$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_comp$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_comp$delayedInit$body.class deleted file mode 100644 index 5831062d..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_comp$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_comp.class b/target/scala-2.12/classes/ifu/ifu_comp.class deleted file mode 100644 index 3d95c97d..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_comp.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_compress$.class b/target/scala-2.12/classes/ifu/ifu_compress$.class deleted file mode 100644 index b14c40df..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_compress$.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_compress$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_compress$delayedInit$body.class deleted file mode 100644 index 2a385451..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_compress$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_compress.class b/target/scala-2.12/classes/ifu/ifu_compress.class deleted file mode 100644 index 3b841371..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_compress.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_dec.class b/target/scala-2.12/classes/ifu/ifu_dec.class new file mode 100644 index 00000000..8592a9e0 Binary files /dev/null and b/target/scala-2.12/classes/ifu/ifu_dec.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_ifc$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_ifc$delayedInit$body.class deleted file mode 100644 index 54d2682b..00000000 Binary files a/target/scala-2.12/classes/ifu/ifu_ifc$delayedInit$body.class and /dev/null differ diff --git a/target/scala-2.12/classes/ifu/ifu_mem$.class b/target/scala-2.12/classes/ifu/ifu_mem$.class index 1d8764bc..189d21eb 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_mem$.class and b/target/scala-2.12/classes/ifu/ifu_mem$.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_mem$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_mem$delayedInit$body.class index ef2ad9a3..e288fee1 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_mem$delayedInit$body.class and b/target/scala-2.12/classes/ifu/ifu_mem$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_comp$.class b/target/scala-2.12/classes/ifu/ifu_top$.class similarity index 64% rename from target/scala-2.12/classes/ifu/ifu_comp$.class rename to target/scala-2.12/classes/ifu/ifu_top$.class index 14c9b5bc..4b75f8bf 100644 Binary files a/target/scala-2.12/classes/ifu/ifu_comp$.class and b/target/scala-2.12/classes/ifu/ifu_top$.class differ diff --git a/target/scala-2.12/classes/ifu/ifu_top$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_top$delayedInit$body.class new file mode 100644 index 00000000..1a17d7cc Binary files /dev/null and b/target/scala-2.12/classes/ifu/ifu_top$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/SWERV.class b/target/scala-2.12/classes/ifu/ifu_top.class similarity index 50% rename from target/scala-2.12/classes/SWERV.class rename to target/scala-2.12/classes/ifu/ifu_top.class index 02be0530..edb2bb99 100644 Binary files a/target/scala-2.12/classes/SWERV.class and b/target/scala-2.12/classes/ifu/ifu_top.class differ diff --git a/target/scala-2.12/classes/ifu/mem_ctl_bundle.class b/target/scala-2.12/classes/ifu/mem_ctl_bundle.class index efda252d..b8008d7a 100644 Binary files a/target/scala-2.12/classes/ifu/mem_ctl_bundle.class and b/target/scala-2.12/classes/ifu/mem_ctl_bundle.class differ diff --git a/target/scala-2.12/classes/ifu/read_addr.class b/target/scala-2.12/classes/ifu/read_addr.class new file mode 100644 index 00000000..558c6cce Binary files /dev/null and b/target/scala-2.12/classes/ifu/read_addr.class differ diff --git a/target/scala-2.12/classes/ifu/read_data.class b/target/scala-2.12/classes/ifu/read_data.class new file mode 100644 index 00000000..d51e6089 Binary files /dev/null and b/target/scala-2.12/classes/ifu/read_data.class differ diff --git a/target/scala-2.12/classes/ifu/write_addr.class b/target/scala-2.12/classes/ifu/write_addr.class new file mode 100644 index 00000000..c7f59a7e Binary files /dev/null and b/target/scala-2.12/classes/ifu/write_addr.class differ diff --git a/target/scala-2.12/classes/ifu/write_data.class b/target/scala-2.12/classes/ifu/write_data.class new file mode 100644 index 00000000..0436d37e Binary files /dev/null and b/target/scala-2.12/classes/ifu/write_data.class differ diff --git a/target/scala-2.12/classes/ifu/write_resp.class b/target/scala-2.12/classes/ifu/write_resp.class new file mode 100644 index 00000000..40cc7e13 Binary files /dev/null and b/target/scala-2.12/classes/ifu/write_resp.class differ diff --git a/target/scala-2.12/classes/lsu/BusBufmain$.class b/target/scala-2.12/classes/lsu/BusBufmain$.class index 3f701d94..02245325 100644 Binary files a/target/scala-2.12/classes/lsu/BusBufmain$.class and b/target/scala-2.12/classes/lsu/BusBufmain$.class differ diff --git a/target/scala-2.12/classes/lsu/BusBufmain$delayedInit$body.class b/target/scala-2.12/classes/lsu/BusBufmain$delayedInit$body.class index 15d4cd9c..8a5b90f9 100644 Binary files a/target/scala-2.12/classes/lsu/BusBufmain$delayedInit$body.class and b/target/scala-2.12/classes/lsu/BusBufmain$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/lsu/BusIntfMain$.class b/target/scala-2.12/classes/lsu/BusIntfMain$.class index 95b39d9c..bfbfe41f 100644 Binary files a/target/scala-2.12/classes/lsu/BusIntfMain$.class and b/target/scala-2.12/classes/lsu/BusIntfMain$.class differ diff --git a/target/scala-2.12/classes/lsu/BusIntfMain$delayedInit$body.class b/target/scala-2.12/classes/lsu/BusIntfMain$delayedInit$body.class index 07499944..0e45c5c0 100644 Binary files a/target/scala-2.12/classes/lsu/BusIntfMain$delayedInit$body.class and b/target/scala-2.12/classes/lsu/BusIntfMain$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/lsu/dccm_ctl$.class b/target/scala-2.12/classes/lsu/dccm_ctl$.class index ee8eb708..3be1d0b6 100644 Binary files a/target/scala-2.12/classes/lsu/dccm_ctl$.class and b/target/scala-2.12/classes/lsu/dccm_ctl$.class differ diff --git a/target/scala-2.12/classes/lsu/dccm_ctl$delayedInit$body.class b/target/scala-2.12/classes/lsu/dccm_ctl$delayedInit$body.class index 835ec212..e7ce6efa 100644 Binary files a/target/scala-2.12/classes/lsu/dccm_ctl$delayedInit$body.class and b/target/scala-2.12/classes/lsu/dccm_ctl$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/lsu/dctl_busbuff.class b/target/scala-2.12/classes/lsu/dctl_busbuff.class new file mode 100644 index 00000000..2af750d8 Binary files /dev/null and b/target/scala-2.12/classes/lsu/dctl_busbuff.class differ diff --git a/target/scala-2.12/classes/lsu/dma_dccm_ctl.class b/target/scala-2.12/classes/lsu/dma_dccm_ctl.class new file mode 100644 index 00000000..553093a7 Binary files /dev/null and b/target/scala-2.12/classes/lsu/dma_dccm_ctl.class differ diff --git a/target/scala-2.12/classes/lsu/dma_lsc_ctl.class b/target/scala-2.12/classes/lsu/dma_lsc_ctl.class new file mode 100644 index 00000000..821307ea Binary files /dev/null and b/target/scala-2.12/classes/lsu/dma_lsc_ctl.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu$$anon$1.class b/target/scala-2.12/classes/lsu/el2_lsu$$anon$1.class index d03f976d..64acd27b 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu$$anon$1.class and b/target/scala-2.12/classes/lsu/el2_lsu$$anon$1.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu.class b/target/scala-2.12/classes/lsu/el2_lsu.class index 42837340..fcb4d2fe 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu.class and b/target/scala-2.12/classes/lsu/el2_lsu.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer$$anon$1.class b/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer$$anon$1.class index 6711f721..9f9e44bb 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer$$anon$1.class and b/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer$$anon$1.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer.class b/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer.class index 5415eb2c..74a4003d 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer.class and b/target/scala-2.12/classes/lsu/el2_lsu_bus_buffer.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_bus_intf$$anon$1.class b/target/scala-2.12/classes/lsu/el2_lsu_bus_intf$$anon$1.class index c3d03594..e0afdb66 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_bus_intf$$anon$1.class and b/target/scala-2.12/classes/lsu/el2_lsu_bus_intf$$anon$1.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_bus_intf.class b/target/scala-2.12/classes/lsu/el2_lsu_bus_intf.class index 31586325..5d57cb63 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_bus_intf.class and b/target/scala-2.12/classes/lsu/el2_lsu_bus_intf.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl$$anon$1.class b/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl$$anon$1.class index ca50119d..13751316 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl$$anon$1.class and b/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl.class b/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl.class index 73ee3575..0719da20 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl.class and b/target/scala-2.12/classes/lsu/el2_lsu_dccm_ctl.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl$$anon$1.class b/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl$$anon$1.class index 10665e75..5d40cb5b 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl$$anon$1.class and b/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl$$anon$1.class differ diff --git a/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl.class b/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl.class index 631251df..0835d7b3 100644 Binary files a/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl.class and b/target/scala-2.12/classes/lsu/el2_lsu_lsc_ctl.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_dec.class b/target/scala-2.12/classes/lsu/lsu_dec.class new file mode 100644 index 00000000..24911d35 Binary files /dev/null and b/target/scala-2.12/classes/lsu/lsu_dec.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_dma.class b/target/scala-2.12/classes/lsu/lsu_dma.class new file mode 100644 index 00000000..8dd6b807 Binary files /dev/null and b/target/scala-2.12/classes/lsu/lsu_dma.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_exu.class b/target/scala-2.12/classes/lsu/lsu_exu.class new file mode 100644 index 00000000..01c28264 Binary files /dev/null and b/target/scala-2.12/classes/lsu/lsu_exu.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_lsc_ctl$.class b/target/scala-2.12/classes/lsu/lsu_lsc_ctl$.class index 4cbebb19..7ed1a239 100644 Binary files a/target/scala-2.12/classes/lsu/lsu_lsc_ctl$.class and b/target/scala-2.12/classes/lsu/lsu_lsc_ctl$.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_lsc_ctl$delayedInit$body.class b/target/scala-2.12/classes/lsu/lsu_lsc_ctl$delayedInit$body.class index dbaef6a2..e702d745 100644 Binary files a/target/scala-2.12/classes/lsu/lsu_lsc_ctl$delayedInit$body.class and b/target/scala-2.12/classes/lsu/lsu_lsc_ctl$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/lsu/lsu_pic.class b/target/scala-2.12/classes/lsu/lsu_pic.class new file mode 100644 index 00000000..f194a5ac Binary files /dev/null and b/target/scala-2.12/classes/lsu/lsu_pic.class differ diff --git a/target/scala-2.12/classes/lsu/main_lsu_top$.class b/target/scala-2.12/classes/lsu/main_lsu_top$.class index 1252761d..71682ccb 100644 Binary files a/target/scala-2.12/classes/lsu/main_lsu_top$.class and b/target/scala-2.12/classes/lsu/main_lsu_top$.class differ diff --git a/target/scala-2.12/classes/lsu/main_lsu_top$delayedInit$body.class b/target/scala-2.12/classes/lsu/main_lsu_top$delayedInit$body.class index 07d5a3f7..68c86185 100644 Binary files a/target/scala-2.12/classes/lsu/main_lsu_top$delayedInit$body.class and b/target/scala-2.12/classes/lsu/main_lsu_top$delayedInit$body.class differ diff --git a/target/scala-2.12/classes/lsu/tlu_busbuff.class b/target/scala-2.12/classes/lsu/tlu_busbuff.class new file mode 100644 index 00000000..093abe2c Binary files /dev/null and b/target/scala-2.12/classes/lsu/tlu_busbuff.class differ diff --git a/target/scala-2.12/classes/pic_main$.class b/target/scala-2.12/classes/pic_main$.class index 9dc2a818..71ba6c8a 100644 Binary files a/target/scala-2.12/classes/pic_main$.class and b/target/scala-2.12/classes/pic_main$.class differ diff --git a/target/scala-2.12/classes/pic_main$delayedInit$body.class b/target/scala-2.12/classes/pic_main$delayedInit$body.class index cb9314d5..df2248b8 100644 Binary files a/target/scala-2.12/classes/pic_main$delayedInit$body.class and b/target/scala-2.12/classes/pic_main$delayedInit$body.class differ